
DMA_UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001832c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a38  080184c0  080184c0  000284c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08018ef8  08018ef8  00031008  2**0
                  CONTENTS
  4 .ARM          00000008  08018ef8  08018ef8  00028ef8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08018f00  08018f00  00031008  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08018f00  08018f00  00028f00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08018f04  08018f04  00028f04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00001008  20000000  08018f08  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005b8c  20001008  08019f10  00031008  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20006b94  08019f10  00036b94  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00031008  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002d2c2  00000000  00000000  00031038  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000617a  00000000  00000000  0005e2fa  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001ca8  00000000  00000000  00064478  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001a28  00000000  00000000  00066120  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00029840  00000000  00000000  00067b48  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001ecec  00000000  00000000  00091388  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000dbee9  00000000  00000000  000b0074  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0018bf5d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008a84  00000000  00000000  0018bfd8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20001008 	.word	0x20001008
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080184a4 	.word	0x080184a4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000100c 	.word	0x2000100c
 80001cc:	080184a4 	.word	0x080184a4

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003de:	f1a4 0401 	sub.w	r4, r4, #1
 80003e2:	d1e9      	bne.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b972 	b.w	8000fa4 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f806 	bl	8000cd8 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__udivmoddi4>:
 8000cd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cdc:	9e08      	ldr	r6, [sp, #32]
 8000cde:	4604      	mov	r4, r0
 8000ce0:	4688      	mov	r8, r1
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d14b      	bne.n	8000d7e <__udivmoddi4+0xa6>
 8000ce6:	428a      	cmp	r2, r1
 8000ce8:	4615      	mov	r5, r2
 8000cea:	d967      	bls.n	8000dbc <__udivmoddi4+0xe4>
 8000cec:	fab2 f282 	clz	r2, r2
 8000cf0:	b14a      	cbz	r2, 8000d06 <__udivmoddi4+0x2e>
 8000cf2:	f1c2 0720 	rsb	r7, r2, #32
 8000cf6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cfa:	fa20 f707 	lsr.w	r7, r0, r7
 8000cfe:	4095      	lsls	r5, r2
 8000d00:	ea47 0803 	orr.w	r8, r7, r3
 8000d04:	4094      	lsls	r4, r2
 8000d06:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d0a:	0c23      	lsrs	r3, r4, #16
 8000d0c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d10:	fa1f fc85 	uxth.w	ip, r5
 8000d14:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d18:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d1c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d20:	4299      	cmp	r1, r3
 8000d22:	d909      	bls.n	8000d38 <__udivmoddi4+0x60>
 8000d24:	18eb      	adds	r3, r5, r3
 8000d26:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d2a:	f080 811b 	bcs.w	8000f64 <__udivmoddi4+0x28c>
 8000d2e:	4299      	cmp	r1, r3
 8000d30:	f240 8118 	bls.w	8000f64 <__udivmoddi4+0x28c>
 8000d34:	3f02      	subs	r7, #2
 8000d36:	442b      	add	r3, r5
 8000d38:	1a5b      	subs	r3, r3, r1
 8000d3a:	b2a4      	uxth	r4, r4
 8000d3c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d40:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d48:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d4c:	45a4      	cmp	ip, r4
 8000d4e:	d909      	bls.n	8000d64 <__udivmoddi4+0x8c>
 8000d50:	192c      	adds	r4, r5, r4
 8000d52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d56:	f080 8107 	bcs.w	8000f68 <__udivmoddi4+0x290>
 8000d5a:	45a4      	cmp	ip, r4
 8000d5c:	f240 8104 	bls.w	8000f68 <__udivmoddi4+0x290>
 8000d60:	3802      	subs	r0, #2
 8000d62:	442c      	add	r4, r5
 8000d64:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d68:	eba4 040c 	sub.w	r4, r4, ip
 8000d6c:	2700      	movs	r7, #0
 8000d6e:	b11e      	cbz	r6, 8000d78 <__udivmoddi4+0xa0>
 8000d70:	40d4      	lsrs	r4, r2
 8000d72:	2300      	movs	r3, #0
 8000d74:	e9c6 4300 	strd	r4, r3, [r6]
 8000d78:	4639      	mov	r1, r7
 8000d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0xbe>
 8000d82:	2e00      	cmp	r6, #0
 8000d84:	f000 80eb 	beq.w	8000f5e <__udivmoddi4+0x286>
 8000d88:	2700      	movs	r7, #0
 8000d8a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d8e:	4638      	mov	r0, r7
 8000d90:	4639      	mov	r1, r7
 8000d92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d96:	fab3 f783 	clz	r7, r3
 8000d9a:	2f00      	cmp	r7, #0
 8000d9c:	d147      	bne.n	8000e2e <__udivmoddi4+0x156>
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d302      	bcc.n	8000da8 <__udivmoddi4+0xd0>
 8000da2:	4282      	cmp	r2, r0
 8000da4:	f200 80fa 	bhi.w	8000f9c <__udivmoddi4+0x2c4>
 8000da8:	1a84      	subs	r4, r0, r2
 8000daa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dae:	2001      	movs	r0, #1
 8000db0:	4698      	mov	r8, r3
 8000db2:	2e00      	cmp	r6, #0
 8000db4:	d0e0      	beq.n	8000d78 <__udivmoddi4+0xa0>
 8000db6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dba:	e7dd      	b.n	8000d78 <__udivmoddi4+0xa0>
 8000dbc:	b902      	cbnz	r2, 8000dc0 <__udivmoddi4+0xe8>
 8000dbe:	deff      	udf	#255	; 0xff
 8000dc0:	fab2 f282 	clz	r2, r2
 8000dc4:	2a00      	cmp	r2, #0
 8000dc6:	f040 808f 	bne.w	8000ee8 <__udivmoddi4+0x210>
 8000dca:	1b49      	subs	r1, r1, r5
 8000dcc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dd0:	fa1f f885 	uxth.w	r8, r5
 8000dd4:	2701      	movs	r7, #1
 8000dd6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dda:	0c23      	lsrs	r3, r4, #16
 8000ddc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000de0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000de4:	fb08 f10c 	mul.w	r1, r8, ip
 8000de8:	4299      	cmp	r1, r3
 8000dea:	d907      	bls.n	8000dfc <__udivmoddi4+0x124>
 8000dec:	18eb      	adds	r3, r5, r3
 8000dee:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000df2:	d202      	bcs.n	8000dfa <__udivmoddi4+0x122>
 8000df4:	4299      	cmp	r1, r3
 8000df6:	f200 80cd 	bhi.w	8000f94 <__udivmoddi4+0x2bc>
 8000dfa:	4684      	mov	ip, r0
 8000dfc:	1a59      	subs	r1, r3, r1
 8000dfe:	b2a3      	uxth	r3, r4
 8000e00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e04:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e08:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e0c:	fb08 f800 	mul.w	r8, r8, r0
 8000e10:	45a0      	cmp	r8, r4
 8000e12:	d907      	bls.n	8000e24 <__udivmoddi4+0x14c>
 8000e14:	192c      	adds	r4, r5, r4
 8000e16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e1a:	d202      	bcs.n	8000e22 <__udivmoddi4+0x14a>
 8000e1c:	45a0      	cmp	r8, r4
 8000e1e:	f200 80b6 	bhi.w	8000f8e <__udivmoddi4+0x2b6>
 8000e22:	4618      	mov	r0, r3
 8000e24:	eba4 0408 	sub.w	r4, r4, r8
 8000e28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e2c:	e79f      	b.n	8000d6e <__udivmoddi4+0x96>
 8000e2e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e32:	40bb      	lsls	r3, r7
 8000e34:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e38:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e3c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e40:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e44:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e48:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e4c:	4325      	orrs	r5, r4
 8000e4e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e52:	0c2c      	lsrs	r4, r5, #16
 8000e54:	fb08 3319 	mls	r3, r8, r9, r3
 8000e58:	fa1f fa8e 	uxth.w	sl, lr
 8000e5c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e60:	fb09 f40a 	mul.w	r4, r9, sl
 8000e64:	429c      	cmp	r4, r3
 8000e66:	fa02 f207 	lsl.w	r2, r2, r7
 8000e6a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e6e:	d90b      	bls.n	8000e88 <__udivmoddi4+0x1b0>
 8000e70:	eb1e 0303 	adds.w	r3, lr, r3
 8000e74:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e78:	f080 8087 	bcs.w	8000f8a <__udivmoddi4+0x2b2>
 8000e7c:	429c      	cmp	r4, r3
 8000e7e:	f240 8084 	bls.w	8000f8a <__udivmoddi4+0x2b2>
 8000e82:	f1a9 0902 	sub.w	r9, r9, #2
 8000e86:	4473      	add	r3, lr
 8000e88:	1b1b      	subs	r3, r3, r4
 8000e8a:	b2ad      	uxth	r5, r5
 8000e8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e90:	fb08 3310 	mls	r3, r8, r0, r3
 8000e94:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e98:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e9c:	45a2      	cmp	sl, r4
 8000e9e:	d908      	bls.n	8000eb2 <__udivmoddi4+0x1da>
 8000ea0:	eb1e 0404 	adds.w	r4, lr, r4
 8000ea4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ea8:	d26b      	bcs.n	8000f82 <__udivmoddi4+0x2aa>
 8000eaa:	45a2      	cmp	sl, r4
 8000eac:	d969      	bls.n	8000f82 <__udivmoddi4+0x2aa>
 8000eae:	3802      	subs	r0, #2
 8000eb0:	4474      	add	r4, lr
 8000eb2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000eb6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eba:	eba4 040a 	sub.w	r4, r4, sl
 8000ebe:	454c      	cmp	r4, r9
 8000ec0:	46c2      	mov	sl, r8
 8000ec2:	464b      	mov	r3, r9
 8000ec4:	d354      	bcc.n	8000f70 <__udivmoddi4+0x298>
 8000ec6:	d051      	beq.n	8000f6c <__udivmoddi4+0x294>
 8000ec8:	2e00      	cmp	r6, #0
 8000eca:	d069      	beq.n	8000fa0 <__udivmoddi4+0x2c8>
 8000ecc:	ebb1 050a 	subs.w	r5, r1, sl
 8000ed0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ed4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ed8:	40fd      	lsrs	r5, r7
 8000eda:	40fc      	lsrs	r4, r7
 8000edc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ee0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ee4:	2700      	movs	r7, #0
 8000ee6:	e747      	b.n	8000d78 <__udivmoddi4+0xa0>
 8000ee8:	f1c2 0320 	rsb	r3, r2, #32
 8000eec:	fa20 f703 	lsr.w	r7, r0, r3
 8000ef0:	4095      	lsls	r5, r2
 8000ef2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ef6:	fa21 f303 	lsr.w	r3, r1, r3
 8000efa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000efe:	4338      	orrs	r0, r7
 8000f00:	0c01      	lsrs	r1, r0, #16
 8000f02:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f06:	fa1f f885 	uxth.w	r8, r5
 8000f0a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f12:	fb07 f308 	mul.w	r3, r7, r8
 8000f16:	428b      	cmp	r3, r1
 8000f18:	fa04 f402 	lsl.w	r4, r4, r2
 8000f1c:	d907      	bls.n	8000f2e <__udivmoddi4+0x256>
 8000f1e:	1869      	adds	r1, r5, r1
 8000f20:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f24:	d22f      	bcs.n	8000f86 <__udivmoddi4+0x2ae>
 8000f26:	428b      	cmp	r3, r1
 8000f28:	d92d      	bls.n	8000f86 <__udivmoddi4+0x2ae>
 8000f2a:	3f02      	subs	r7, #2
 8000f2c:	4429      	add	r1, r5
 8000f2e:	1acb      	subs	r3, r1, r3
 8000f30:	b281      	uxth	r1, r0
 8000f32:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f36:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f3a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f3e:	fb00 f308 	mul.w	r3, r0, r8
 8000f42:	428b      	cmp	r3, r1
 8000f44:	d907      	bls.n	8000f56 <__udivmoddi4+0x27e>
 8000f46:	1869      	adds	r1, r5, r1
 8000f48:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f4c:	d217      	bcs.n	8000f7e <__udivmoddi4+0x2a6>
 8000f4e:	428b      	cmp	r3, r1
 8000f50:	d915      	bls.n	8000f7e <__udivmoddi4+0x2a6>
 8000f52:	3802      	subs	r0, #2
 8000f54:	4429      	add	r1, r5
 8000f56:	1ac9      	subs	r1, r1, r3
 8000f58:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f5c:	e73b      	b.n	8000dd6 <__udivmoddi4+0xfe>
 8000f5e:	4637      	mov	r7, r6
 8000f60:	4630      	mov	r0, r6
 8000f62:	e709      	b.n	8000d78 <__udivmoddi4+0xa0>
 8000f64:	4607      	mov	r7, r0
 8000f66:	e6e7      	b.n	8000d38 <__udivmoddi4+0x60>
 8000f68:	4618      	mov	r0, r3
 8000f6a:	e6fb      	b.n	8000d64 <__udivmoddi4+0x8c>
 8000f6c:	4541      	cmp	r1, r8
 8000f6e:	d2ab      	bcs.n	8000ec8 <__udivmoddi4+0x1f0>
 8000f70:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f74:	eb69 020e 	sbc.w	r2, r9, lr
 8000f78:	3801      	subs	r0, #1
 8000f7a:	4613      	mov	r3, r2
 8000f7c:	e7a4      	b.n	8000ec8 <__udivmoddi4+0x1f0>
 8000f7e:	4660      	mov	r0, ip
 8000f80:	e7e9      	b.n	8000f56 <__udivmoddi4+0x27e>
 8000f82:	4618      	mov	r0, r3
 8000f84:	e795      	b.n	8000eb2 <__udivmoddi4+0x1da>
 8000f86:	4667      	mov	r7, ip
 8000f88:	e7d1      	b.n	8000f2e <__udivmoddi4+0x256>
 8000f8a:	4681      	mov	r9, r0
 8000f8c:	e77c      	b.n	8000e88 <__udivmoddi4+0x1b0>
 8000f8e:	3802      	subs	r0, #2
 8000f90:	442c      	add	r4, r5
 8000f92:	e747      	b.n	8000e24 <__udivmoddi4+0x14c>
 8000f94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f98:	442b      	add	r3, r5
 8000f9a:	e72f      	b.n	8000dfc <__udivmoddi4+0x124>
 8000f9c:	4638      	mov	r0, r7
 8000f9e:	e708      	b.n	8000db2 <__udivmoddi4+0xda>
 8000fa0:	4637      	mov	r7, r6
 8000fa2:	e6e9      	b.n	8000d78 <__udivmoddi4+0xa0>

08000fa4 <__aeabi_idiv0>:
 8000fa4:	4770      	bx	lr
 8000fa6:	bf00      	nop

08000fa8 <commandRead>:
												"STOP",
												"ERRO",
												"OKAY"};


Robot_CommandTypedef 	commandRead	(uint8_t *message, int32_t *id_command, DUTY_Command_TypeDef *duty_cmd) {
 8000fa8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000fac:	b0b4      	sub	sp, #208	; 0xd0
 8000fae:	af0a      	add	r7, sp, #40	; 0x28
 8000fb0:	60f8      	str	r0, [r7, #12]
 8000fb2:	60b9      	str	r1, [r7, #8]
 8000fb4:	607a      	str	r2, [r7, #4]
	char command[10];
	char para[70];
	int32_t result;
	memset(para, 0, 70*sizeof(char));
 8000fb6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000fba:	2246      	movs	r2, #70	; 0x46
 8000fbc:	2100      	movs	r1, #0
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f011 fc3a 	bl	8012838 <memset>
	result = sscanf((char*)message, "%d %s %70c",(int*) id_command, command, para);
 8000fc4:	f107 0298 	add.w	r2, r7, #152	; 0x98
 8000fc8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000fcc:	9300      	str	r3, [sp, #0]
 8000fce:	4613      	mov	r3, r2
 8000fd0:	68ba      	ldr	r2, [r7, #8]
 8000fd2:	49b4      	ldr	r1, [pc, #720]	; (80012a4 <commandRead+0x2fc>)
 8000fd4:	68f8      	ldr	r0, [r7, #12]
 8000fd6:	f012 fb87 	bl	80136e8 <siscanf>
 8000fda:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
	duty_cmd->id_command = *id_command;
 8000fde:	68bb      	ldr	r3, [r7, #8]
 8000fe0:	681a      	ldr	r2, [r3, #0]
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	605a      	str	r2, [r3, #4]
	// Stop Now
	if ( 0 == strcmp( command, ROBOTCOMMAND[CMD_STOPNOW])) {
 8000fe6:	4bb0      	ldr	r3, [pc, #704]	; (80012a8 <commandRead+0x300>)
 8000fe8:	681a      	ldr	r2, [r3, #0]
 8000fea:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000fee:	4611      	mov	r1, r2
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f7ff f8ed 	bl	80001d0 <strcmp>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d104      	bne.n	8001006 <commandRead+0x5e>
		duty_cmd->robot_mode = SCARA_MODE_STOP;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	2200      	movs	r2, #0
 8001000:	701a      	strb	r2, [r3, #0]
		return CMD_STOPNOW;
 8001002:	2300      	movs	r3, #0
 8001004:	e23c      	b.n	8001480 <commandRead+0x4d8>

	// Scan Limit
	} else if  ( 0 == strcmp( command, ROBOTCOMMAND[CMD_SCAN_LIMIT])) {
 8001006:	4ba8      	ldr	r3, [pc, #672]	; (80012a8 <commandRead+0x300>)
 8001008:	685a      	ldr	r2, [r3, #4]
 800100a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800100e:	4611      	mov	r1, r2
 8001010:	4618      	mov	r0, r3
 8001012:	f7ff f8dd 	bl	80001d0 <strcmp>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d104      	bne.n	8001026 <commandRead+0x7e>
		duty_cmd->robot_mode = SCARA_MODE_SCAN;
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	2201      	movs	r2, #1
 8001020:	701a      	strb	r2, [r3, #0]
		return CMD_SCAN_LIMIT;
 8001022:	2301      	movs	r3, #1
 8001024:	e22c      	b.n	8001480 <commandRead+0x4d8>

	// Move Home
	} else if  ( 0 == strcmp( command, ROBOTCOMMAND[CMD_MOVE_HOME])) {
 8001026:	4ba0      	ldr	r3, [pc, #640]	; (80012a8 <commandRead+0x300>)
 8001028:	689a      	ldr	r2, [r3, #8]
 800102a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800102e:	4611      	mov	r1, r2
 8001030:	4618      	mov	r0, r3
 8001032:	f7ff f8cd 	bl	80001d0 <strcmp>
 8001036:	4603      	mov	r3, r0
 8001038:	2b00      	cmp	r3, #0
 800103a:	d120      	bne.n	800107e <commandRead+0xd6>
		if (3 == result) {
 800103c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001040:	2b03      	cmp	r3, #3
 8001042:	d112      	bne.n	800106a <commandRead+0xc2>
			result = sscanf( para, "%lf %lf",
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	f103 02f8 	add.w	r2, r3, #248	; 0xf8
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001050:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8001054:	4995      	ldr	r1, [pc, #596]	; (80012ac <commandRead+0x304>)
 8001056:	f012 fb47 	bl	80136e8 <siscanf>
 800105a:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
							&(duty_cmd->v_factor),
							&(duty_cmd->a_factor));
			if (2 != result) {
 800105e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001062:	2b02      	cmp	r3, #2
 8001064:	d003      	beq.n	800106e <commandRead+0xc6>
				return CMD_ERROR;
 8001066:	230b      	movs	r3, #11
 8001068:	e20a      	b.n	8001480 <commandRead+0x4d8>
			}
		} else {
			return CMD_ERROR;
 800106a:	230b      	movs	r3, #11
 800106c:	e208      	b.n	8001480 <commandRead+0x4d8>
		}
		duty_cmd->space_type = DUTY_SPACE_JOINT;
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	2201      	movs	r2, #1
 8001072:	725a      	strb	r2, [r3, #9]
		duty_cmd->robot_mode = SCARA_MODE_DUTY;
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2202      	movs	r2, #2
 8001078:	701a      	strb	r2, [r3, #0]
		return CMD_MOVE_HOME;
 800107a:	2302      	movs	r3, #2
 800107c:	e200      	b.n	8001480 <commandRead+0x4d8>

	// Move Line
	} else if  ( 0 == strcmp( command, ROBOTCOMMAND[CMD_MOVE_LINE])) {
 800107e:	4b8a      	ldr	r3, [pc, #552]	; (80012a8 <commandRead+0x300>)
 8001080:	68da      	ldr	r2, [r3, #12]
 8001082:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001086:	4611      	mov	r1, r2
 8001088:	4618      	mov	r0, r3
 800108a:	f7ff f8a1 	bl	80001d0 <strcmp>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d151      	bne.n	8001138 <commandRead+0x190>
		if (3 == result) {
 8001094:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001098:	2b03      	cmp	r3, #3
 800109a:	d149      	bne.n	8001130 <commandRead+0x188>
			double temp_fl;
			int8_t mode_init;
			result = sscanf( para, "%lf %lf %lf %lf %lf %d %lf",
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	f103 0550 	add.w	r5, r3, #80	; 0x50
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	f103 0658 	add.w	r6, r3, #88	; 0x58
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	3360      	adds	r3, #96	; 0x60
 80010ac:	687a      	ldr	r2, [r7, #4]
 80010ae:	3268      	adds	r2, #104	; 0x68
 80010b0:	6879      	ldr	r1, [r7, #4]
 80010b2:	31f8      	adds	r1, #248	; 0xf8
 80010b4:	f107 0450 	add.w	r4, r7, #80	; 0x50
 80010b8:	f107 0048 	add.w	r0, r7, #72	; 0x48
 80010bc:	9004      	str	r0, [sp, #16]
 80010be:	f107 0047 	add.w	r0, r7, #71	; 0x47
 80010c2:	9003      	str	r0, [sp, #12]
 80010c4:	9102      	str	r1, [sp, #8]
 80010c6:	9201      	str	r2, [sp, #4]
 80010c8:	9300      	str	r3, [sp, #0]
 80010ca:	4633      	mov	r3, r6
 80010cc:	462a      	mov	r2, r5
 80010ce:	4978      	ldr	r1, [pc, #480]	; (80012b0 <commandRead+0x308>)
 80010d0:	4620      	mov	r0, r4
 80010d2:	f012 fb09 	bl	80136e8 <siscanf>
 80010d6:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
							&(duty_cmd->target_point.roll),
							&(duty_cmd->v_factor),
							(int *)&mode_init,
							&temp_fl);

			if (7 != result) {
 80010da:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80010de:	2b07      	cmp	r3, #7
 80010e0:	d001      	beq.n	80010e6 <commandRead+0x13e>
				return CMD_ERROR;
 80010e2:	230b      	movs	r3, #11
 80010e4:	e1cc      	b.n	8001480 <commandRead+0x4d8>
			}
			duty_cmd->path_type = DUTY_PATH_LINE;
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	2200      	movs	r2, #0
 80010ea:	729a      	strb	r2, [r3, #10]
			duty_cmd->space_type = DUTY_SPACE_TASK;
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	2200      	movs	r2, #0
 80010f0:	725a      	strb	r2, [r3, #9]
			duty_cmd->robot_mode = SCARA_MODE_DUTY;
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	2202      	movs	r2, #2
 80010f6:	701a      	strb	r2, [r3, #0]

			if ( DUTY_MODE_INIT_QVA == mode_init) {
 80010f8:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d108      	bne.n	8001112 <commandRead+0x16a>
				duty_cmd->modeInit_type = DUTY_MODE_INIT_QVA;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	2200      	movs	r2, #0
 8001104:	735a      	strb	r2, [r3, #13]
				duty_cmd->a_factor		= temp_fl;
 8001106:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 800110a:	687a      	ldr	r2, [r7, #4]
 800110c:	e9c2 3440 	strd	r3, r4, [r2, #256]	; 0x100
 8001110:	e010      	b.n	8001134 <commandRead+0x18c>
			} else if ( DUTY_MODE_INIT_QVT == mode_init) {
 8001112:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8001116:	2b01      	cmp	r3, #1
 8001118:	d108      	bne.n	800112c <commandRead+0x184>
				duty_cmd->modeInit_type = DUTY_MODE_INIT_QVT;
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	2201      	movs	r2, #1
 800111e:	735a      	strb	r2, [r3, #13]
				duty_cmd->time_total	= temp_fl;
 8001120:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 8001124:	687a      	ldr	r2, [r7, #4]
 8001126:	e9c2 3408 	strd	r3, r4, [r2, #32]
 800112a:	e003      	b.n	8001134 <commandRead+0x18c>
			} else {
				return CMD_ERROR;
 800112c:	230b      	movs	r3, #11
 800112e:	e1a7      	b.n	8001480 <commandRead+0x4d8>
			}
		} else {
			return CMD_ERROR;
 8001130:	230b      	movs	r3, #11
 8001132:	e1a5      	b.n	8001480 <commandRead+0x4d8>
		}
		return CMD_MOVE_LINE;
 8001134:	2303      	movs	r3, #3
 8001136:	e1a3      	b.n	8001480 <commandRead+0x4d8>

	// Move Circle
	} else if  ( 0 == strcmp( command, ROBOTCOMMAND[CMD_MOVE_CIRCLE])) {
 8001138:	4b5b      	ldr	r3, [pc, #364]	; (80012a8 <commandRead+0x300>)
 800113a:	691a      	ldr	r2, [r3, #16]
 800113c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001140:	4611      	mov	r1, r2
 8001142:	4618      	mov	r0, r3
 8001144:	f7ff f844 	bl	80001d0 <strcmp>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d15f      	bne.n	800120e <commandRead+0x266>
		if (3 == result) {
 800114e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001152:	2b03      	cmp	r3, #3
 8001154:	d157      	bne.n	8001206 <commandRead+0x25e>
			double temp_fl;
			int8_t mode_init;
			result = sscanf( para, "%lf %lf %lf %lf %lf %lf %lf %d %lf %d %lf",
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	f103 0e50 	add.w	lr, r3, #80	; 0x50
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	f103 0858 	add.w	r8, r3, #88	; 0x58
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	3360      	adds	r3, #96	; 0x60
 8001166:	603b      	str	r3, [r7, #0]
 8001168:	687a      	ldr	r2, [r7, #4]
 800116a:	3268      	adds	r2, #104	; 0x68
 800116c:	6879      	ldr	r1, [r7, #4]
 800116e:	31b8      	adds	r1, #184	; 0xb8
 8001170:	6878      	ldr	r0, [r7, #4]
 8001172:	30c0      	adds	r0, #192	; 0xc0
 8001174:	687c      	ldr	r4, [r7, #4]
 8001176:	34c8      	adds	r4, #200	; 0xc8
							&(duty_cmd->target_point.z),
							&(duty_cmd->target_point.roll),
							&(duty_cmd->sub_point.x),
							&(duty_cmd->sub_point.y),
							&(duty_cmd->sub_point.z),
							(int *)&(duty_cmd->sub_para_int), // dir
 8001178:	687d      	ldr	r5, [r7, #4]
 800117a:	3510      	adds	r5, #16
			result = sscanf( para, "%lf %lf %lf %lf %lf %lf %lf %d %lf %d %lf",
 800117c:	687e      	ldr	r6, [r7, #4]
 800117e:	36f8      	adds	r6, #248	; 0xf8
 8001180:	f107 0c50 	add.w	ip, r7, #80	; 0x50
 8001184:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001188:	9308      	str	r3, [sp, #32]
 800118a:	f107 0337 	add.w	r3, r7, #55	; 0x37
 800118e:	9307      	str	r3, [sp, #28]
 8001190:	9606      	str	r6, [sp, #24]
 8001192:	9505      	str	r5, [sp, #20]
 8001194:	9404      	str	r4, [sp, #16]
 8001196:	9003      	str	r0, [sp, #12]
 8001198:	9102      	str	r1, [sp, #8]
 800119a:	9201      	str	r2, [sp, #4]
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	9300      	str	r3, [sp, #0]
 80011a0:	4643      	mov	r3, r8
 80011a2:	4672      	mov	r2, lr
 80011a4:	4943      	ldr	r1, [pc, #268]	; (80012b4 <commandRead+0x30c>)
 80011a6:	4660      	mov	r0, ip
 80011a8:	f012 fa9e 	bl	80136e8 <siscanf>
 80011ac:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
							&(duty_cmd->v_factor),
							(int *)&mode_init,
							&temp_fl);

			if (11 != result) {
 80011b0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80011b4:	2b0b      	cmp	r3, #11
 80011b6:	d001      	beq.n	80011bc <commandRead+0x214>
				return CMD_ERROR;
 80011b8:	230b      	movs	r3, #11
 80011ba:	e161      	b.n	8001480 <commandRead+0x4d8>
			}
			duty_cmd->path_type = DUTY_PATH_CIRCLE;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	2201      	movs	r2, #1
 80011c0:	729a      	strb	r2, [r3, #10]
			duty_cmd->space_type = DUTY_SPACE_TASK;
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	2200      	movs	r2, #0
 80011c6:	725a      	strb	r2, [r3, #9]
			duty_cmd->robot_mode = SCARA_MODE_DUTY;
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	2202      	movs	r2, #2
 80011cc:	701a      	strb	r2, [r3, #0]

			if ( DUTY_MODE_INIT_QVA == mode_init) {
 80011ce:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d108      	bne.n	80011e8 <commandRead+0x240>
				duty_cmd->modeInit_type = DUTY_MODE_INIT_QVA;
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	2200      	movs	r2, #0
 80011da:	735a      	strb	r2, [r3, #13]
				duty_cmd->a_factor		= temp_fl;
 80011dc:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 80011e0:	687a      	ldr	r2, [r7, #4]
 80011e2:	e9c2 3440 	strd	r3, r4, [r2, #256]	; 0x100
 80011e6:	e010      	b.n	800120a <commandRead+0x262>
			} else if ( DUTY_MODE_INIT_QVT == mode_init) {
 80011e8:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 80011ec:	2b01      	cmp	r3, #1
 80011ee:	d108      	bne.n	8001202 <commandRead+0x25a>
				duty_cmd->modeInit_type = DUTY_MODE_INIT_QVT;
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	2201      	movs	r2, #1
 80011f4:	735a      	strb	r2, [r3, #13]
				duty_cmd->time_total	= temp_fl;
 80011f6:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 80011fa:	687a      	ldr	r2, [r7, #4]
 80011fc:	e9c2 3408 	strd	r3, r4, [r2, #32]
 8001200:	e003      	b.n	800120a <commandRead+0x262>
			} else {
				return CMD_ERROR;
 8001202:	230b      	movs	r3, #11
 8001204:	e13c      	b.n	8001480 <commandRead+0x4d8>
			}
		} else {
			return CMD_ERROR;
 8001206:	230b      	movs	r3, #11
 8001208:	e13a      	b.n	8001480 <commandRead+0x4d8>
		}
		return CMD_MOVE_CIRCLE;
 800120a:	2304      	movs	r3, #4
 800120c:	e138      	b.n	8001480 <commandRead+0x4d8>

	// Move Joint
	} else if  ( 0 == strcmp( command, ROBOTCOMMAND[CMD_MOVE_JOINT])) {
 800120e:	4b26      	ldr	r3, [pc, #152]	; (80012a8 <commandRead+0x300>)
 8001210:	695a      	ldr	r2, [r3, #20]
 8001212:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001216:	4611      	mov	r1, r2
 8001218:	4618      	mov	r0, r3
 800121a:	f7fe ffd9 	bl	80001d0 <strcmp>
 800121e:	4603      	mov	r3, r0
 8001220:	2b00      	cmp	r3, #0
 8001222:	d15c      	bne.n	80012de <commandRead+0x336>
		if (3 == result) {
 8001224:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001228:	2b03      	cmp	r3, #3
 800122a:	d154      	bne.n	80012d6 <commandRead+0x32e>
			double temp_fl;
			int8_t mode_init;
			result = sscanf( para, "%lf %lf %lf %lf %lf %d %lf",
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	f103 0550 	add.w	r5, r3, #80	; 0x50
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	f103 0658 	add.w	r6, r3, #88	; 0x58
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	3360      	adds	r3, #96	; 0x60
 800123c:	687a      	ldr	r2, [r7, #4]
 800123e:	3268      	adds	r2, #104	; 0x68
 8001240:	6879      	ldr	r1, [r7, #4]
 8001242:	31f8      	adds	r1, #248	; 0xf8
 8001244:	f107 0450 	add.w	r4, r7, #80	; 0x50
 8001248:	f107 0028 	add.w	r0, r7, #40	; 0x28
 800124c:	9004      	str	r0, [sp, #16]
 800124e:	f107 0027 	add.w	r0, r7, #39	; 0x27
 8001252:	9003      	str	r0, [sp, #12]
 8001254:	9102      	str	r1, [sp, #8]
 8001256:	9201      	str	r2, [sp, #4]
 8001258:	9300      	str	r3, [sp, #0]
 800125a:	4633      	mov	r3, r6
 800125c:	462a      	mov	r2, r5
 800125e:	4914      	ldr	r1, [pc, #80]	; (80012b0 <commandRead+0x308>)
 8001260:	4620      	mov	r0, r4
 8001262:	f012 fa41 	bl	80136e8 <siscanf>
 8001266:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
							&(duty_cmd->target_point.roll),
							&(duty_cmd->v_factor),
							(int *)&mode_init,
							&temp_fl);

			if (7 != result) {
 800126a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800126e:	2b07      	cmp	r3, #7
 8001270:	d001      	beq.n	8001276 <commandRead+0x2ce>
				return CMD_ERROR;
 8001272:	230b      	movs	r3, #11
 8001274:	e104      	b.n	8001480 <commandRead+0x4d8>
			}
			duty_cmd->space_type = DUTY_SPACE_JOINT;
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	2201      	movs	r2, #1
 800127a:	725a      	strb	r2, [r3, #9]
			duty_cmd->joint_type = DUTY_JOINT_4DOF;
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	2201      	movs	r2, #1
 8001280:	72da      	strb	r2, [r3, #11]
			duty_cmd->robot_mode = SCARA_MODE_DUTY;
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	2202      	movs	r2, #2
 8001286:	701a      	strb	r2, [r3, #0]

			if ( DUTY_MODE_INIT_QVA == mode_init) {
 8001288:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800128c:	2b00      	cmp	r3, #0
 800128e:	d113      	bne.n	80012b8 <commandRead+0x310>
				duty_cmd->modeInit_type = DUTY_MODE_INIT_QVA;
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	2200      	movs	r2, #0
 8001294:	735a      	strb	r2, [r3, #13]
				duty_cmd->a_factor		= temp_fl;
 8001296:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 800129a:	687a      	ldr	r2, [r7, #4]
 800129c:	e9c2 3440 	strd	r3, r4, [r2, #256]	; 0x100
 80012a0:	e01b      	b.n	80012da <commandRead+0x332>
 80012a2:	bf00      	nop
 80012a4:	08018550 	.word	0x08018550
 80012a8:	20000000 	.word	0x20000000
 80012ac:	0801855c 	.word	0x0801855c
 80012b0:	08018564 	.word	0x08018564
 80012b4:	08018580 	.word	0x08018580
			} else if ( DUTY_MODE_INIT_QVT == mode_init) {
 80012b8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80012bc:	2b01      	cmp	r3, #1
 80012be:	d108      	bne.n	80012d2 <commandRead+0x32a>
				duty_cmd->modeInit_type = DUTY_MODE_INIT_QVT;
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	2201      	movs	r2, #1
 80012c4:	735a      	strb	r2, [r3, #13]
				duty_cmd->time_total	= temp_fl;
 80012c6:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 80012ca:	687a      	ldr	r2, [r7, #4]
 80012cc:	e9c2 3408 	strd	r3, r4, [r2, #32]
 80012d0:	e003      	b.n	80012da <commandRead+0x332>
			} else {
				return CMD_ERROR;
 80012d2:	230b      	movs	r3, #11
 80012d4:	e0d4      	b.n	8001480 <commandRead+0x4d8>
			}
		} else {
			return CMD_ERROR;
 80012d6:	230b      	movs	r3, #11
 80012d8:	e0d2      	b.n	8001480 <commandRead+0x4d8>
		}
		return CMD_MOVE_JOINT;
 80012da:	2305      	movs	r3, #5
 80012dc:	e0d0      	b.n	8001480 <commandRead+0x4d8>

	// Rotate Single
	} else if  ( 0 == strcmp( command, ROBOTCOMMAND[CMD_ROTATE_SINGLE])) {
 80012de:	4b6b      	ldr	r3, [pc, #428]	; (800148c <commandRead+0x4e4>)
 80012e0:	699a      	ldr	r2, [r3, #24]
 80012e2:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80012e6:	4611      	mov	r1, r2
 80012e8:	4618      	mov	r0, r3
 80012ea:	f7fe ff71 	bl	80001d0 <strcmp>
 80012ee:	4603      	mov	r3, r0
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d14a      	bne.n	800138a <commandRead+0x3e2>
		if (3 == result) {
 80012f4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80012f8:	2b03      	cmp	r3, #3
 80012fa:	d142      	bne.n	8001382 <commandRead+0x3da>
			double temp_fl;
			int8_t mode_init;
			result = sscanf( para, "%d %lf %lf %d %lf",
							(int *)&(duty_cmd->sub_para_int),
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	f103 0110 	add.w	r1, r3, #16
			result = sscanf( para, "%d %lf %lf %d %lf",
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	f103 0418 	add.w	r4, r3, #24
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	33f8      	adds	r3, #248	; 0xf8
 800130c:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8001310:	f107 0218 	add.w	r2, r7, #24
 8001314:	9202      	str	r2, [sp, #8]
 8001316:	f107 0217 	add.w	r2, r7, #23
 800131a:	9201      	str	r2, [sp, #4]
 800131c:	9300      	str	r3, [sp, #0]
 800131e:	4623      	mov	r3, r4
 8001320:	460a      	mov	r2, r1
 8001322:	495b      	ldr	r1, [pc, #364]	; (8001490 <commandRead+0x4e8>)
 8001324:	f012 f9e0 	bl	80136e8 <siscanf>
 8001328:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
							&(duty_cmd->sub_para_double),
							&(duty_cmd->v_factor),
							(int *)&mode_init,
							&temp_fl);

			if (5 != result) {
 800132c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001330:	2b05      	cmp	r3, #5
 8001332:	d001      	beq.n	8001338 <commandRead+0x390>
				return CMD_ERROR;
 8001334:	230b      	movs	r3, #11
 8001336:	e0a3      	b.n	8001480 <commandRead+0x4d8>
			}
			duty_cmd->space_type = DUTY_SPACE_JOINT;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	2201      	movs	r2, #1
 800133c:	725a      	strb	r2, [r3, #9]
			duty_cmd->joint_type = DUTY_JOINT_SINGLE;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	2200      	movs	r2, #0
 8001342:	72da      	strb	r2, [r3, #11]
			duty_cmd->robot_mode = SCARA_MODE_DUTY;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	2202      	movs	r2, #2
 8001348:	701a      	strb	r2, [r3, #0]

			if ( DUTY_MODE_INIT_QVA == mode_init) {
 800134a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800134e:	2b00      	cmp	r3, #0
 8001350:	d108      	bne.n	8001364 <commandRead+0x3bc>
				duty_cmd->modeInit_type = DUTY_MODE_INIT_QVA;
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	2200      	movs	r2, #0
 8001356:	735a      	strb	r2, [r3, #13]
				duty_cmd->a_factor		= temp_fl;
 8001358:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800135c:	687a      	ldr	r2, [r7, #4]
 800135e:	e9c2 3440 	strd	r3, r4, [r2, #256]	; 0x100
 8001362:	e010      	b.n	8001386 <commandRead+0x3de>
			} else if ( DUTY_MODE_INIT_QVT == mode_init) {
 8001364:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001368:	2b01      	cmp	r3, #1
 800136a:	d108      	bne.n	800137e <commandRead+0x3d6>
				duty_cmd->modeInit_type = DUTY_MODE_INIT_QVT;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	2201      	movs	r2, #1
 8001370:	735a      	strb	r2, [r3, #13]
				duty_cmd->time_total	= temp_fl;
 8001372:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8001376:	687a      	ldr	r2, [r7, #4]
 8001378:	e9c2 3408 	strd	r3, r4, [r2, #32]
 800137c:	e003      	b.n	8001386 <commandRead+0x3de>
			} else {
				return CMD_ERROR;
 800137e:	230b      	movs	r3, #11
 8001380:	e07e      	b.n	8001480 <commandRead+0x4d8>
			}
		} else {
			return CMD_ERROR;
 8001382:	230b      	movs	r3, #11
 8001384:	e07c      	b.n	8001480 <commandRead+0x4d8>
		}
		return CMD_ROTATE_SINGLE;
 8001386:	2306      	movs	r3, #6
 8001388:	e07a      	b.n	8001480 <commandRead+0x4d8>

	// Set Output
	} else if  ( 0 == strcmp( command, ROBOTCOMMAND[CMD_OUTPUT])) {
 800138a:	4b40      	ldr	r3, [pc, #256]	; (800148c <commandRead+0x4e4>)
 800138c:	69da      	ldr	r2, [r3, #28]
 800138e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001392:	4611      	mov	r1, r2
 8001394:	4618      	mov	r0, r3
 8001396:	f7fe ff1b 	bl	80001d0 <strcmp>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	d112      	bne.n	80013c6 <commandRead+0x41e>
		result = sscanf( para, "%d",(int *)&(duty_cmd->sub_para_int));
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	f103 0210 	add.w	r2, r3, #16
 80013a6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80013aa:	493a      	ldr	r1, [pc, #232]	; (8001494 <commandRead+0x4ec>)
 80013ac:	4618      	mov	r0, r3
 80013ae:	f012 f99b 	bl	80136e8 <siscanf>
 80013b2:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4

		if (1 != result) {
 80013b6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80013ba:	2b01      	cmp	r3, #1
 80013bc:	d001      	beq.n	80013c2 <commandRead+0x41a>
			return CMD_ERROR;
 80013be:	230b      	movs	r3, #11
 80013c0:	e05e      	b.n	8001480 <commandRead+0x4d8>
		}

		return CMD_OUTPUT;
 80013c2:	2307      	movs	r3, #7
 80013c4:	e05c      	b.n	8001480 <commandRead+0x4d8>

	// Read Status
	} else if  ( 0 == strcmp( command, ROBOTCOMMAND[CMD_READ_STATUS])) {
 80013c6:	4b31      	ldr	r3, [pc, #196]	; (800148c <commandRead+0x4e4>)
 80013c8:	6a1a      	ldr	r2, [r3, #32]
 80013ca:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80013ce:	4611      	mov	r1, r2
 80013d0:	4618      	mov	r0, r3
 80013d2:	f7fe fefd 	bl	80001d0 <strcmp>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d101      	bne.n	80013e0 <commandRead+0x438>
		return CMD_READ_STATUS;
 80013dc:	2308      	movs	r3, #8
 80013de:	e04f      	b.n	8001480 <commandRead+0x4d8>

	// Read Position
	} else if  ( 0 == strcmp( command, ROBOTCOMMAND[CMD_READ_POSITION])) {
 80013e0:	4b2a      	ldr	r3, [pc, #168]	; (800148c <commandRead+0x4e4>)
 80013e2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80013e4:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80013e8:	4611      	mov	r1, r2
 80013ea:	4618      	mov	r0, r3
 80013ec:	f7fe fef0 	bl	80001d0 <strcmp>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d101      	bne.n	80013fa <commandRead+0x452>
			return CMD_READ_POSITION;
 80013f6:	2309      	movs	r3, #9
 80013f8:	e042      	b.n	8001480 <commandRead+0x4d8>

	// Setting
	} else if  ( 0 == strcmp( command, ROBOTCOMMAND[CMD_SETTING])) {
 80013fa:	4b24      	ldr	r3, [pc, #144]	; (800148c <commandRead+0x4e4>)
 80013fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80013fe:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001402:	4611      	mov	r1, r2
 8001404:	4618      	mov	r0, r3
 8001406:	f7fe fee3 	bl	80001d0 <strcmp>
 800140a:	4603      	mov	r3, r0
 800140c:	2b00      	cmp	r3, #0
 800140e:	d136      	bne.n	800147e <commandRead+0x4d6>
		int8_t mode_trajec;
		int8_t mode_coordinate;
		result = sscanf( para, "%d %d",
 8001410:	f107 0316 	add.w	r3, r7, #22
 8001414:	f107 0215 	add.w	r2, r7, #21
 8001418:	f107 0050 	add.w	r0, r7, #80	; 0x50
 800141c:	491e      	ldr	r1, [pc, #120]	; (8001498 <commandRead+0x4f0>)
 800141e:	f012 f963 	bl	80136e8 <siscanf>
 8001422:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
						(int *)&mode_coordinate,
						(int *)&mode_trajec);

		if (2 != result) {
 8001426:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800142a:	2b02      	cmp	r3, #2
 800142c:	d001      	beq.n	8001432 <commandRead+0x48a>
			return CMD_ERROR;
 800142e:	230b      	movs	r3, #11
 8001430:	e026      	b.n	8001480 <commandRead+0x4d8>
		}

		if ( DUTY_COORDINATES_ABS == mode_coordinate) {
 8001432:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d103      	bne.n	8001442 <commandRead+0x49a>
			duty_cmd->coordinate_type = DUTY_COORDINATES_ABS;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	2200      	movs	r2, #0
 800143e:	721a      	strb	r2, [r3, #8]
 8001440:	e009      	b.n	8001456 <commandRead+0x4ae>
		} else if ( DUTY_COORDINATES_REL == mode_coordinate) {
 8001442:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001446:	2b01      	cmp	r3, #1
 8001448:	d103      	bne.n	8001452 <commandRead+0x4aa>
			duty_cmd->coordinate_type = DUTY_COORDINATES_REL;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2201      	movs	r2, #1
 800144e:	721a      	strb	r2, [r3, #8]
 8001450:	e001      	b.n	8001456 <commandRead+0x4ae>
		} else {
			return CMD_ERROR;
 8001452:	230b      	movs	r3, #11
 8001454:	e014      	b.n	8001480 <commandRead+0x4d8>
		}

		if ( DUTY_TRAJECTORY_LSPB == mode_trajec) {
 8001456:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d103      	bne.n	8001466 <commandRead+0x4be>
			duty_cmd->trajec_type = DUTY_TRAJECTORY_LSPB;
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	2200      	movs	r2, #0
 8001462:	731a      	strb	r2, [r3, #12]
 8001464:	e009      	b.n	800147a <commandRead+0x4d2>
		} else if ( DUTY_TRAJECTORY_SCURVE == mode_trajec) {
 8001466:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800146a:	2b01      	cmp	r3, #1
 800146c:	d103      	bne.n	8001476 <commandRead+0x4ce>
			duty_cmd->trajec_type = DUTY_TRAJECTORY_SCURVE;
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	2201      	movs	r2, #1
 8001472:	731a      	strb	r2, [r3, #12]
 8001474:	e001      	b.n	800147a <commandRead+0x4d2>
		} else {
			return CMD_ERROR;
 8001476:	230b      	movs	r3, #11
 8001478:	e002      	b.n	8001480 <commandRead+0x4d8>
		}
		return CMD_SETTING;
 800147a:	230a      	movs	r3, #10
 800147c:	e000      	b.n	8001480 <commandRead+0x4d8>

	// Error command
	} else {
		return CMD_ERROR;
 800147e:	230b      	movs	r3, #11
	}
}
 8001480:	4618      	mov	r0, r3
 8001482:	37a8      	adds	r7, #168	; 0xa8
 8001484:	46bd      	mov	sp, r7
 8001486:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800148a:	bf00      	nop
 800148c:	20000000 	.word	0x20000000
 8001490:	080185ac 	.word	0x080185ac
 8001494:	080185c0 	.word	0x080185c0
 8001498:	080185c4 	.word	0x080185c4

0800149c <commandReply>:

Robot_RespondTypedef	commandReply	(Robot_CommandTypedef cmd_type,
										DUTY_Command_TypeDef duty_cmd,
										uint8_t *detail) {
 800149c:	b082      	sub	sp, #8
 800149e:	b5b0      	push	{r4, r5, r7, lr}
 80014a0:	b0b6      	sub	sp, #216	; 0xd8
 80014a2:	af18      	add	r7, sp, #96	; 0x60
 80014a4:	4601      	mov	r1, r0
 80014a6:	f107 0088 	add.w	r0, r7, #136	; 0x88
 80014aa:	e880 000c 	stmia.w	r0, {r2, r3}
 80014ae:	460b      	mov	r3, r1
 80014b0:	71fb      	strb	r3, [r7, #7]
	Robot_RespondTypedef ret;

	switch(cmd_type) {
 80014b2:	79fb      	ldrb	r3, [r7, #7]
 80014b4:	2b0b      	cmp	r3, #11
 80014b6:	f200 80f2 	bhi.w	800169e <commandReply+0x202>
 80014ba:	a201      	add	r2, pc, #4	; (adr r2, 80014c0 <commandReply+0x24>)
 80014bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014c0:	080014f1 	.word	0x080014f1
 80014c4:	080014f1 	.word	0x080014f1
 80014c8:	080014f1 	.word	0x080014f1
 80014cc:	080014f1 	.word	0x080014f1
 80014d0:	080014f1 	.word	0x080014f1
 80014d4:	080014f1 	.word	0x080014f1
 80014d8:	080014f1 	.word	0x080014f1
 80014dc:	080014f9 	.word	0x080014f9
 80014e0:	08001563 	.word	0x08001563
 80014e4:	08001597 	.word	0x08001597
 80014e8:	080015c5 	.word	0x080015c5
 80014ec:	0800167f 	.word	0x0800167f
	case CMD_MOVE_HOME:
	case CMD_MOVE_LINE:
	case CMD_MOVE_CIRCLE:
	case CMD_MOVE_JOINT:
	case CMD_ROTATE_SINGLE:
		ret = RPD_DUTY;
 80014f0:	2309      	movs	r3, #9
 80014f2:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		break;
 80014f6:	e0e1      	b.n	80016bc <commandReply+0x220>
	case CMD_OUTPUT:
		{
			if (1 == duty_cmd.sub_para_int) {
 80014f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80014fc:	2b01      	cmp	r3, #1
 80014fe:	d10d      	bne.n	800151c <commandReply+0x80>
				scaraSetOutput(1);
 8001500:	2001      	movs	r0, #1
 8001502:	f006 f88f 	bl	8007624 <scaraSetOutput>
				strcpy( (char *)detail, "Output ON");
 8001506:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 800150a:	4971      	ldr	r1, [pc, #452]	; (80016d0 <commandReply+0x234>)
 800150c:	461a      	mov	r2, r3
 800150e:	460b      	mov	r3, r1
 8001510:	cb03      	ldmia	r3!, {r0, r1}
 8001512:	6010      	str	r0, [r2, #0]
 8001514:	6051      	str	r1, [r2, #4]
 8001516:	881b      	ldrh	r3, [r3, #0]
 8001518:	8113      	strh	r3, [r2, #8]
 800151a:	e01e      	b.n	800155a <commandReply+0xbe>
			} else if (0 == duty_cmd.sub_para_int) {
 800151c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001520:	2b00      	cmp	r3, #0
 8001522:	d10f      	bne.n	8001544 <commandReply+0xa8>
				scaraSetOutput(0);
 8001524:	2000      	movs	r0, #0
 8001526:	f006 f87d 	bl	8007624 <scaraSetOutput>
				strcpy( (char *)detail, "Output OFF");
 800152a:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 800152e:	4969      	ldr	r1, [pc, #420]	; (80016d4 <commandReply+0x238>)
 8001530:	461a      	mov	r2, r3
 8001532:	460b      	mov	r3, r1
 8001534:	cb03      	ldmia	r3!, {r0, r1}
 8001536:	6010      	str	r0, [r2, #0]
 8001538:	6051      	str	r1, [r2, #4]
 800153a:	8819      	ldrh	r1, [r3, #0]
 800153c:	789b      	ldrb	r3, [r3, #2]
 800153e:	8111      	strh	r1, [r2, #8]
 8001540:	7293      	strb	r3, [r2, #10]
 8001542:	e00a      	b.n	800155a <commandReply+0xbe>
			} else {
				strcpy( (char *)detail, "Wrong Value");
 8001544:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8001548:	4a63      	ldr	r2, [pc, #396]	; (80016d8 <commandReply+0x23c>)
 800154a:	461c      	mov	r4, r3
 800154c:	4613      	mov	r3, r2
 800154e:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001550:	6020      	str	r0, [r4, #0]
 8001552:	6061      	str	r1, [r4, #4]
 8001554:	60a2      	str	r2, [r4, #8]
				return RPD_ERROR;
 8001556:	2307      	movs	r3, #7
 8001558:	e0b2      	b.n	80016c0 <commandReply+0x224>
			}
			ret = RPD_OK;
 800155a:	2308      	movs	r3, #8
 800155c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		}
		break;
 8001560:	e0ac      	b.n	80016bc <commandReply+0x220>
	case CMD_READ_STATUS:
		{
			SCARA_ModeTypeDef		current_mode;
			SCARA_DutyStateTypeDef 	current_state;
			current_mode	 = scaraGetMode();
 8001562:	f006 f8a1 	bl	80076a8 <scaraGetMode>
 8001566:	4603      	mov	r3, r0
 8001568:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
			current_state	 = scaraGetDutyState();
 800156c:	f006 f8a8 	bl	80076c0 <scaraGetDutyState>
 8001570:	4603      	mov	r3, r0
 8001572:	f887 3075 	strb.w	r3, [r7, #117]	; 0x75
			if ( SCARA_MODE_DUTY == current_mode && SCARA_DUTY_STATE_READY == current_state) {
 8001576:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800157a:	2b02      	cmp	r3, #2
 800157c:	d107      	bne.n	800158e <commandReply+0xf2>
 800157e:	f897 3075 	ldrb.w	r3, [r7, #117]	; 0x75
 8001582:	2b00      	cmp	r3, #0
 8001584:	d103      	bne.n	800158e <commandReply+0xf2>
				ret = RPD_IDLE;
 8001586:	2300      	movs	r3, #0
 8001588:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
			} else {
				ret = RPD_BUSY;
			}
		}
		break;
 800158c:	e096      	b.n	80016bc <commandReply+0x220>
				ret = RPD_BUSY;
 800158e:	2301      	movs	r3, #1
 8001590:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		break;
 8001594:	e092      	b.n	80016bc <commandReply+0x220>

	case CMD_READ_POSITION:
		{
			SCARA_PositionTypeDef position;
			scaraGetPosition(&position);
 8001596:	f107 0308 	add.w	r3, r7, #8
 800159a:	4618      	mov	r0, r3
 800159c:	f006 f864 	bl	8007668 <scaraGetPosition>
			scaraPosition2String((char *)detail, position);
 80015a0:	4668      	mov	r0, sp
 80015a2:	f107 0310 	add.w	r3, r7, #16
 80015a6:	2260      	movs	r2, #96	; 0x60
 80015a8:	4619      	mov	r1, r3
 80015aa:	f011 f921 	bl	80127f0 <memcpy>
 80015ae:	f107 0308 	add.w	r3, r7, #8
 80015b2:	cb0c      	ldmia	r3, {r2, r3}
 80015b4:	f8d7 0190 	ldr.w	r0, [r7, #400]	; 0x190
 80015b8:	f006 f8c6 	bl	8007748 <scaraPosition2String>
			ret =  RPD_POSITION;
 80015bc:	2302      	movs	r3, #2
 80015be:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		}
		break;
 80015c2:	e07b      	b.n	80016bc <commandReply+0x220>

	case CMD_SETTING:
		if ( DUTY_COORDINATES_ABS == duty_cmd.coordinate_type) {
 80015c4:	f897 3090 	ldrb.w	r3, [r7, #144]	; 0x90
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d10a      	bne.n	80015e2 <commandReply+0x146>
			strcpy( (char *)detail, "Absolute.");
 80015cc:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80015d0:	4942      	ldr	r1, [pc, #264]	; (80016dc <commandReply+0x240>)
 80015d2:	461a      	mov	r2, r3
 80015d4:	460b      	mov	r3, r1
 80015d6:	cb03      	ldmia	r3!, {r0, r1}
 80015d8:	6010      	str	r0, [r2, #0]
 80015da:	6051      	str	r1, [r2, #4]
 80015dc:	881b      	ldrh	r3, [r3, #0]
 80015de:	8113      	strh	r3, [r2, #8]
 80015e0:	e017      	b.n	8001612 <commandReply+0x176>
		} else if ( DUTY_COORDINATES_REL == duty_cmd.coordinate_type) {
 80015e2:	f897 3090 	ldrb.w	r3, [r7, #144]	; 0x90
 80015e6:	2b01      	cmp	r3, #1
 80015e8:	d10a      	bne.n	8001600 <commandReply+0x164>
			strcpy( (char *)detail, "Relative.");
 80015ea:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80015ee:	493c      	ldr	r1, [pc, #240]	; (80016e0 <commandReply+0x244>)
 80015f0:	461a      	mov	r2, r3
 80015f2:	460b      	mov	r3, r1
 80015f4:	cb03      	ldmia	r3!, {r0, r1}
 80015f6:	6010      	str	r0, [r2, #0]
 80015f8:	6051      	str	r1, [r2, #4]
 80015fa:	881b      	ldrh	r3, [r3, #0]
 80015fc:	8113      	strh	r3, [r2, #8]
 80015fe:	e008      	b.n	8001612 <commandReply+0x176>
		} else {
			strcat((char *)detail, DETAIL_STATUS[SCARA_STATUS_ERROR_COORDINATE]);
 8001600:	4b38      	ldr	r3, [pc, #224]	; (80016e4 <commandReply+0x248>)
 8001602:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001604:	4619      	mov	r1, r3
 8001606:	f8d7 0190 	ldr.w	r0, [r7, #400]	; 0x190
 800160a:	f012 f899 	bl	8013740 <strcat>
			return RPD_ERROR;
 800160e:	2307      	movs	r3, #7
 8001610:	e056      	b.n	80016c0 <commandReply+0x224>
		}

		if ( DUTY_TRAJECTORY_LSPB == duty_cmd.trajec_type) {
 8001612:	f897 3094 	ldrb.w	r3, [r7, #148]	; 0x94
 8001616:	2b00      	cmp	r3, #0
 8001618:	d10e      	bne.n	8001638 <commandReply+0x19c>
			strcat((char *)detail, " LSPB");
 800161a:	f8d7 0190 	ldr.w	r0, [r7, #400]	; 0x190
 800161e:	f7fe fde1 	bl	80001e4 <strlen>
 8001622:	4603      	mov	r3, r0
 8001624:	461a      	mov	r2, r3
 8001626:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 800162a:	4413      	add	r3, r2
 800162c:	4a2e      	ldr	r2, [pc, #184]	; (80016e8 <commandReply+0x24c>)
 800162e:	6810      	ldr	r0, [r2, #0]
 8001630:	6018      	str	r0, [r3, #0]
 8001632:	8892      	ldrh	r2, [r2, #4]
 8001634:	809a      	strh	r2, [r3, #4]
 8001636:	e01e      	b.n	8001676 <commandReply+0x1da>
		} else if ( DUTY_TRAJECTORY_SCURVE == duty_cmd.trajec_type) {
 8001638:	f897 3094 	ldrb.w	r3, [r7, #148]	; 0x94
 800163c:	2b01      	cmp	r3, #1
 800163e:	d111      	bne.n	8001664 <commandReply+0x1c8>
			strcat((char *)detail, " S-curve");
 8001640:	f8d7 0190 	ldr.w	r0, [r7, #400]	; 0x190
 8001644:	f7fe fdce 	bl	80001e4 <strlen>
 8001648:	4603      	mov	r3, r0
 800164a:	461a      	mov	r2, r3
 800164c:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8001650:	4413      	add	r3, r2
 8001652:	4926      	ldr	r1, [pc, #152]	; (80016ec <commandReply+0x250>)
 8001654:	461a      	mov	r2, r3
 8001656:	460b      	mov	r3, r1
 8001658:	cb03      	ldmia	r3!, {r0, r1}
 800165a:	6010      	str	r0, [r2, #0]
 800165c:	6051      	str	r1, [r2, #4]
 800165e:	781b      	ldrb	r3, [r3, #0]
 8001660:	7213      	strb	r3, [r2, #8]
 8001662:	e008      	b.n	8001676 <commandReply+0x1da>
		} else {
			strcat((char *)detail, DETAIL_STATUS[SCARA_STATUS_ERROR_TRAJECTORY]);
 8001664:	4b1f      	ldr	r3, [pc, #124]	; (80016e4 <commandReply+0x248>)
 8001666:	695b      	ldr	r3, [r3, #20]
 8001668:	4619      	mov	r1, r3
 800166a:	f8d7 0190 	ldr.w	r0, [r7, #400]	; 0x190
 800166e:	f012 f867 	bl	8013740 <strcat>
			return RPD_ERROR;
 8001672:	2307      	movs	r3, #7
 8001674:	e024      	b.n	80016c0 <commandReply+0x224>
		}
		ret = RPD_OK;
 8001676:	2308      	movs	r3, #8
 8001678:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		break;
 800167c:	e01e      	b.n	80016bc <commandReply+0x220>
	case CMD_ERROR:
		strcpy( (char *)detail, "Check parameters");
 800167e:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8001682:	4a1b      	ldr	r2, [pc, #108]	; (80016f0 <commandReply+0x254>)
 8001684:	461d      	mov	r5, r3
 8001686:	4614      	mov	r4, r2
 8001688:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800168a:	6028      	str	r0, [r5, #0]
 800168c:	6069      	str	r1, [r5, #4]
 800168e:	60aa      	str	r2, [r5, #8]
 8001690:	60eb      	str	r3, [r5, #12]
 8001692:	7823      	ldrb	r3, [r4, #0]
 8001694:	742b      	strb	r3, [r5, #16]
		ret = RPD_ERROR;
 8001696:	2307      	movs	r3, #7
 8001698:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		break;
 800169c:	e00e      	b.n	80016bc <commandReply+0x220>
	default:
		strcpy( (char *)detail, "Check parameters");
 800169e:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80016a2:	4a13      	ldr	r2, [pc, #76]	; (80016f0 <commandReply+0x254>)
 80016a4:	461d      	mov	r5, r3
 80016a6:	4614      	mov	r4, r2
 80016a8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016aa:	6028      	str	r0, [r5, #0]
 80016ac:	6069      	str	r1, [r5, #4]
 80016ae:	60aa      	str	r2, [r5, #8]
 80016b0:	60eb      	str	r3, [r5, #12]
 80016b2:	7823      	ldrb	r3, [r4, #0]
 80016b4:	742b      	strb	r3, [r5, #16]
		ret = RPD_ERROR;
 80016b6:	2307      	movs	r3, #7
 80016b8:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	}
	return ret;
 80016bc:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 80016c0:	4618      	mov	r0, r3
 80016c2:	3778      	adds	r7, #120	; 0x78
 80016c4:	46bd      	mov	sp, r7
 80016c6:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 80016ca:	b002      	add	sp, #8
 80016cc:	4770      	bx	lr
 80016ce:	bf00      	nop
 80016d0:	080185cc 	.word	0x080185cc
 80016d4:	080185d8 	.word	0x080185d8
 80016d8:	080185e4 	.word	0x080185e4
 80016dc:	080185f0 	.word	0x080185f0
 80016e0:	080185fc 	.word	0x080185fc
 80016e4:	20000c80 	.word	0x20000c80
 80016e8:	08018608 	.word	0x08018608
 80016ec:	08018610 	.word	0x08018610
 80016f0:	0801861c 	.word	0x0801861c

080016f4 <commandRespond>:


int32_t				commandRespond	(Robot_RespondTypedef rpd,
										int32_t id_command,
										char *detail,
										char *respond) {
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b088      	sub	sp, #32
 80016f8:	af02      	add	r7, sp, #8
 80016fa:	60b9      	str	r1, [r7, #8]
 80016fc:	607a      	str	r2, [r7, #4]
 80016fe:	603b      	str	r3, [r7, #0]
 8001700:	4603      	mov	r3, r0
 8001702:	73fb      	strb	r3, [r7, #15]
	int out_lenght;
	switch(rpd) {
 8001704:	7bfb      	ldrb	r3, [r7, #15]
 8001706:	2b08      	cmp	r3, #8
 8001708:	d836      	bhi.n	8001778 <commandRespond+0x84>
 800170a:	a201      	add	r2, pc, #4	; (adr r2, 8001710 <commandRespond+0x1c>)
 800170c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001710:	08001735 	.word	0x08001735
 8001714:	08001735 	.word	0x08001735
 8001718:	0800175b 	.word	0x0800175b
 800171c:	0800175b 	.word	0x0800175b
 8001720:	0800175b 	.word	0x0800175b
 8001724:	0800175b 	.word	0x0800175b
 8001728:	0800175b 	.word	0x0800175b
 800172c:	0800175b 	.word	0x0800175b
 8001730:	0800175b 	.word	0x0800175b
	case RPD_IDLE:
	case RPD_BUSY:
		{
			uint8_t		isScanLitmit;
			isScanLitmit = scaraIsScanLimit();
 8001734:	f005 ffd0 	bl	80076d8 <scaraIsScanLimit>
 8001738:	4603      	mov	r3, r0
 800173a:	74fb      	strb	r3, [r7, #19]
			out_lenght = snprintf( (char *)respond,
 800173c:	7bfb      	ldrb	r3, [r7, #15]
 800173e:	4a12      	ldr	r2, [pc, #72]	; (8001788 <commandRespond+0x94>)
 8001740:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001744:	7cfa      	ldrb	r2, [r7, #19]
 8001746:	9201      	str	r2, [sp, #4]
 8001748:	9300      	str	r3, [sp, #0]
 800174a:	68bb      	ldr	r3, [r7, #8]
 800174c:	4a0f      	ldr	r2, [pc, #60]	; (800178c <commandRespond+0x98>)
 800174e:	2114      	movs	r1, #20
 8001750:	6838      	ldr	r0, [r7, #0]
 8001752:	f011 ff75 	bl	8013640 <sniprintf>
 8001756:	6178      	str	r0, [r7, #20]
									"%d %s %d",
									(int)id_command,
									ROBOTRESPOND[rpd],
									(int)isScanLitmit);
		}
		break;
 8001758:	e010      	b.n	800177c <commandRespond+0x88>
	case RPD_STOP:
	case RPD_ERROR:
	case RPD_OK:

		{
			out_lenght = snprintf( (char *)respond,
 800175a:	7bfb      	ldrb	r3, [r7, #15]
 800175c:	4a0a      	ldr	r2, [pc, #40]	; (8001788 <commandRespond+0x94>)
 800175e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001762:	687a      	ldr	r2, [r7, #4]
 8001764:	9201      	str	r2, [sp, #4]
 8001766:	9300      	str	r3, [sp, #0]
 8001768:	68bb      	ldr	r3, [r7, #8]
 800176a:	4a09      	ldr	r2, [pc, #36]	; (8001790 <commandRespond+0x9c>)
 800176c:	2191      	movs	r1, #145	; 0x91
 800176e:	6838      	ldr	r0, [r7, #0]
 8001770:	f011 ff66 	bl	8013640 <sniprintf>
 8001774:	6178      	str	r0, [r7, #20]
									"%d %s %s",
									(int)id_command,
									ROBOTRESPOND[rpd],
									(char *)detail);
		}
		break;
 8001776:	e001      	b.n	800177c <commandRespond+0x88>
	default:
		out_lenght = 0;
 8001778:	2300      	movs	r3, #0
 800177a:	617b      	str	r3, [r7, #20]
	}

	return (int32_t)out_lenght;
 800177c:	697b      	ldr	r3, [r7, #20]
}
 800177e:	4618      	mov	r0, r3
 8001780:	3718      	adds	r7, #24
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	2000002c 	.word	0x2000002c
 800178c:	08018630 	.word	0x08018630
 8001790:	0801863c 	.word	0x0801863c

08001794 <LOG_REPORT>:
 *  line		: line code number
 *
 *  returns:	: TRUE if success
 *  			  FALSE if fail
 */
uint8_t LOG_REPORT(char *message, uint16_t line) {
 8001794:	b580      	push	{r7, lr}
 8001796:	b096      	sub	sp, #88	; 0x58
 8001798:	af02      	add	r7, sp, #8
 800179a:	6078      	str	r0, [r7, #4]
 800179c:	460b      	mov	r3, r1
 800179e:	807b      	strh	r3, [r7, #2]
	uint8_t temp_buff[64];
	int32_t len;

	len = snprintf((char*)temp_buff, 63, "LINE:%d, %s\n", line, message);
 80017a0:	887a      	ldrh	r2, [r7, #2]
 80017a2:	f107 0008 	add.w	r0, r7, #8
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	9300      	str	r3, [sp, #0]
 80017aa:	4613      	mov	r3, r2
 80017ac:	4a17      	ldr	r2, [pc, #92]	; (800180c <LOG_REPORT+0x78>)
 80017ae:	213f      	movs	r1, #63	; 0x3f
 80017b0:	f011 ff46 	bl	8013640 <sniprintf>
 80017b4:	64f8      	str	r0, [r7, #76]	; 0x4c
	if (-1 == len) {
 80017b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80017b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017bc:	d101      	bne.n	80017c2 <LOG_REPORT+0x2e>
		return FALSE;
 80017be:	2300      	movs	r3, #0
 80017c0:	e01f      	b.n	8001802 <LOG_REPORT+0x6e>
	}
	ringBuff_PushArray(&uart_tx_ringbuff, temp_buff, len);
 80017c2:	f107 0308 	add.w	r3, r7, #8
 80017c6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80017c8:	4619      	mov	r1, r3
 80017ca:	4811      	ldr	r0, [pc, #68]	; (8001810 <LOG_REPORT+0x7c>)
 80017cc:	f001 fe3b 	bl	8003446 <ringBuff_PushArray>
	if (HAL_DMA_GetState(&hdma_uart4_tx) == HAL_DMA_STATE_BUSY) {
 80017d0:	4810      	ldr	r0, [pc, #64]	; (8001814 <LOG_REPORT+0x80>)
 80017d2:	f006 ff4f 	bl	8008674 <HAL_DMA_GetState>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2b02      	cmp	r3, #2
 80017da:	d101      	bne.n	80017e0 <LOG_REPORT+0x4c>
		return TRUE;
 80017dc:	2301      	movs	r3, #1
 80017de:	e010      	b.n	8001802 <LOG_REPORT+0x6e>
	}// dma busy
	uint16_t size_dma;
	size_dma = ringBuff_PopArray(&uart_tx_ringbuff, log_uart_dma_buff, LOG_BUFFER_SIZE);
 80017e0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80017e4:	490c      	ldr	r1, [pc, #48]	; (8001818 <LOG_REPORT+0x84>)
 80017e6:	480a      	ldr	r0, [pc, #40]	; (8001810 <LOG_REPORT+0x7c>)
 80017e8:	f001 fe55 	bl	8003496 <ringBuff_PopArray>
 80017ec:	4603      	mov	r3, r0
 80017ee:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
	HAL_UART_Transmit_DMA(&huart4, log_uart_dma_buff, size_dma);
 80017f2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80017f6:	461a      	mov	r2, r3
 80017f8:	4907      	ldr	r1, [pc, #28]	; (8001818 <LOG_REPORT+0x84>)
 80017fa:	4808      	ldr	r0, [pc, #32]	; (800181c <LOG_REPORT+0x88>)
 80017fc:	f009 fb4c 	bl	800ae98 <HAL_UART_Transmit_DMA>
	return TRUE;
 8001800:	2301      	movs	r3, #1
}
 8001802:	4618      	mov	r0, r3
 8001804:	3750      	adds	r7, #80	; 0x50
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	08018648 	.word	0x08018648
 8001810:	2000086c 	.word	0x2000086c
 8001814:	20005e80 	.word	0x20005e80
 8001818:	200051dc 	.word	0x200051dc
 800181c:	20005e40 	.word	0x20005e40

08001820 <double2string>:

int32_t	double2string( uint8_t *result, double value, uint8_t precision) {
 8001820:	b5b0      	push	{r4, r5, r7, lr}
 8001822:	b090      	sub	sp, #64	; 0x40
 8001824:	af00      	add	r7, sp, #0
 8001826:	60f8      	str	r0, [r7, #12]
 8001828:	ed87 0b00 	vstr	d0, [r7]
 800182c:	460b      	mov	r3, r1
 800182e:	72fb      	strb	r3, [r7, #11]
	uint8_t le[6];
	int8_t sign;
	double temp1, temp2;
	int32_t index;

	if((precision < 0) || (6 < precision)) {
 8001830:	7afb      	ldrb	r3, [r7, #11]
 8001832:	2b06      	cmp	r3, #6
 8001834:	d901      	bls.n	800183a <double2string+0x1a>
		precision = 6;
 8001836:	2306      	movs	r3, #6
 8001838:	72fb      	strb	r3, [r7, #11]
	}

	if(value < 0) {
 800183a:	f04f 0200 	mov.w	r2, #0
 800183e:	f04f 0300 	mov.w	r3, #0
 8001842:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001846:	f7ff f959 	bl	8000afc <__aeabi_dcmplt>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d003      	beq.n	8001858 <double2string+0x38>
		sign = -1;
 8001850:	23ff      	movs	r3, #255	; 0xff
 8001852:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8001856:	e002      	b.n	800185e <double2string+0x3e>
	} else {
		sign = 1;
 8001858:	2301      	movs	r3, #1
 800185a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	}
	value = value*sign;
 800185e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8001862:	4618      	mov	r0, r3
 8001864:	f7fe fe6e 	bl	8000544 <__aeabi_i2d>
 8001868:	4603      	mov	r3, r0
 800186a:	460c      	mov	r4, r1
 800186c:	461a      	mov	r2, r3
 800186e:	4623      	mov	r3, r4
 8001870:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001874:	f7fe fed0 	bl	8000618 <__aeabi_dmul>
 8001878:	4603      	mov	r3, r0
 800187a:	460c      	mov	r4, r1
 800187c:	e9c7 3400 	strd	r3, r4, [r7]

	if (value > 10000.0f) {
 8001880:	a307      	add	r3, pc, #28	; (adr r3, 80018a0 <double2string+0x80>)
 8001882:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001886:	e9d7 0100 	ldrd	r0, r1, [r7]
 800188a:	f7ff f955 	bl	8000b38 <__aeabi_dcmpgt>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	d009      	beq.n	80018a8 <double2string+0x88>
		return -1;
 8001894:	f04f 33ff 	mov.w	r3, #4294967295
 8001898:	e265      	b.n	8001d66 <double2string+0x546>
 800189a:	bf00      	nop
 800189c:	f3af 8000 	nop.w
 80018a0:	00000000 	.word	0x00000000
 80018a4:	40c38800 	.word	0x40c38800
	}

	nguyen[0] 	= (int32_t)value/1000;
 80018a8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80018ac:	f7ff f964 	bl	8000b78 <__aeabi_d2iz>
 80018b0:	4603      	mov	r3, r0
 80018b2:	4acf      	ldr	r2, [pc, #828]	; (8001bf0 <double2string+0x3d0>)
 80018b4:	fb82 1203 	smull	r1, r2, r2, r3
 80018b8:	1192      	asrs	r2, r2, #6
 80018ba:	17db      	asrs	r3, r3, #31
 80018bc:	1ad3      	subs	r3, r2, r3
 80018be:	b2db      	uxtb	r3, r3
 80018c0:	773b      	strb	r3, [r7, #28]
	nguyen[1]	= (int32_t)value/100 - nguyen[0]*10;
 80018c2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80018c6:	f7ff f957 	bl	8000b78 <__aeabi_d2iz>
 80018ca:	4603      	mov	r3, r0
 80018cc:	4ac9      	ldr	r2, [pc, #804]	; (8001bf4 <double2string+0x3d4>)
 80018ce:	fb82 1203 	smull	r1, r2, r2, r3
 80018d2:	1152      	asrs	r2, r2, #5
 80018d4:	17db      	asrs	r3, r3, #31
 80018d6:	1ad3      	subs	r3, r2, r3
 80018d8:	b2da      	uxtb	r2, r3
 80018da:	7f3b      	ldrb	r3, [r7, #28]
 80018dc:	4619      	mov	r1, r3
 80018de:	0149      	lsls	r1, r1, #5
 80018e0:	1ac9      	subs	r1, r1, r3
 80018e2:	0089      	lsls	r1, r1, #2
 80018e4:	1acb      	subs	r3, r1, r3
 80018e6:	005b      	lsls	r3, r3, #1
 80018e8:	b2db      	uxtb	r3, r3
 80018ea:	4413      	add	r3, r2
 80018ec:	b2db      	uxtb	r3, r3
 80018ee:	777b      	strb	r3, [r7, #29]
	nguyen[2]	= (int32_t)value/10 - nguyen[0]*100 - nguyen[1]*10;
 80018f0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80018f4:	f7ff f940 	bl	8000b78 <__aeabi_d2iz>
 80018f8:	4603      	mov	r3, r0
 80018fa:	4abf      	ldr	r2, [pc, #764]	; (8001bf8 <double2string+0x3d8>)
 80018fc:	fb82 1203 	smull	r1, r2, r2, r3
 8001900:	1092      	asrs	r2, r2, #2
 8001902:	17db      	asrs	r3, r3, #31
 8001904:	1ad3      	subs	r3, r2, r3
 8001906:	b2da      	uxtb	r2, r3
 8001908:	7f7b      	ldrb	r3, [r7, #29]
 800190a:	4619      	mov	r1, r3
 800190c:	0149      	lsls	r1, r1, #5
 800190e:	1ac9      	subs	r1, r1, r3
 8001910:	0089      	lsls	r1, r1, #2
 8001912:	1acb      	subs	r3, r1, r3
 8001914:	005b      	lsls	r3, r3, #1
 8001916:	b2d9      	uxtb	r1, r3
 8001918:	7f3b      	ldrb	r3, [r7, #28]
 800191a:	4618      	mov	r0, r3
 800191c:	0080      	lsls	r0, r0, #2
 800191e:	4418      	add	r0, r3
 8001920:	00c0      	lsls	r0, r0, #3
 8001922:	1ac3      	subs	r3, r0, r3
 8001924:	009b      	lsls	r3, r3, #2
 8001926:	b2db      	uxtb	r3, r3
 8001928:	440b      	add	r3, r1
 800192a:	b2db      	uxtb	r3, r3
 800192c:	4413      	add	r3, r2
 800192e:	b2db      	uxtb	r3, r3
 8001930:	77bb      	strb	r3, [r7, #30]
	nguyen[3]	= (int32_t)value - nguyen[0]*1000 - nguyen[1]*100 - nguyen[2]*10;
 8001932:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001936:	f7ff f91f 	bl	8000b78 <__aeabi_d2iz>
 800193a:	4603      	mov	r3, r0
 800193c:	b2da      	uxtb	r2, r3
 800193e:	7f7b      	ldrb	r3, [r7, #29]
 8001940:	4619      	mov	r1, r3
 8001942:	0089      	lsls	r1, r1, #2
 8001944:	4419      	add	r1, r3
 8001946:	00c9      	lsls	r1, r1, #3
 8001948:	1acb      	subs	r3, r1, r3
 800194a:	009b      	lsls	r3, r3, #2
 800194c:	b2d9      	uxtb	r1, r3
 800194e:	7f3b      	ldrb	r3, [r7, #28]
 8001950:	4618      	mov	r0, r3
 8001952:	0040      	lsls	r0, r0, #1
 8001954:	4403      	add	r3, r0
 8001956:	00db      	lsls	r3, r3, #3
 8001958:	b2db      	uxtb	r3, r3
 800195a:	440b      	add	r3, r1
 800195c:	b2db      	uxtb	r3, r3
 800195e:	4413      	add	r3, r2
 8001960:	b2da      	uxtb	r2, r3
 8001962:	7fbb      	ldrb	r3, [r7, #30]
 8001964:	4619      	mov	r1, r3
 8001966:	0149      	lsls	r1, r1, #5
 8001968:	1ac9      	subs	r1, r1, r3
 800196a:	0089      	lsls	r1, r1, #2
 800196c:	1acb      	subs	r3, r1, r3
 800196e:	005b      	lsls	r3, r3, #1
 8001970:	b2db      	uxtb	r3, r3
 8001972:	4413      	add	r3, r2
 8001974:	b2db      	uxtb	r3, r3
 8001976:	77fb      	strb	r3, [r7, #31]

	temp1	= (value - nguyen[0]*1000 - nguyen[1]*100 - nguyen[2]*10 - nguyen[3])*1000;
 8001978:	7f3b      	ldrb	r3, [r7, #28]
 800197a:	461a      	mov	r2, r3
 800197c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001980:	fb03 f302 	mul.w	r3, r3, r2
 8001984:	4618      	mov	r0, r3
 8001986:	f7fe fddd 	bl	8000544 <__aeabi_i2d>
 800198a:	4603      	mov	r3, r0
 800198c:	460c      	mov	r4, r1
 800198e:	461a      	mov	r2, r3
 8001990:	4623      	mov	r3, r4
 8001992:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001996:	f7fe fc87 	bl	80002a8 <__aeabi_dsub>
 800199a:	4603      	mov	r3, r0
 800199c:	460c      	mov	r4, r1
 800199e:	4625      	mov	r5, r4
 80019a0:	461c      	mov	r4, r3
 80019a2:	7f7b      	ldrb	r3, [r7, #29]
 80019a4:	461a      	mov	r2, r3
 80019a6:	2364      	movs	r3, #100	; 0x64
 80019a8:	fb03 f302 	mul.w	r3, r3, r2
 80019ac:	4618      	mov	r0, r3
 80019ae:	f7fe fdc9 	bl	8000544 <__aeabi_i2d>
 80019b2:	4602      	mov	r2, r0
 80019b4:	460b      	mov	r3, r1
 80019b6:	4620      	mov	r0, r4
 80019b8:	4629      	mov	r1, r5
 80019ba:	f7fe fc75 	bl	80002a8 <__aeabi_dsub>
 80019be:	4603      	mov	r3, r0
 80019c0:	460c      	mov	r4, r1
 80019c2:	4625      	mov	r5, r4
 80019c4:	461c      	mov	r4, r3
 80019c6:	7fbb      	ldrb	r3, [r7, #30]
 80019c8:	461a      	mov	r2, r3
 80019ca:	4613      	mov	r3, r2
 80019cc:	009b      	lsls	r3, r3, #2
 80019ce:	4413      	add	r3, r2
 80019d0:	005b      	lsls	r3, r3, #1
 80019d2:	4618      	mov	r0, r3
 80019d4:	f7fe fdb6 	bl	8000544 <__aeabi_i2d>
 80019d8:	4602      	mov	r2, r0
 80019da:	460b      	mov	r3, r1
 80019dc:	4620      	mov	r0, r4
 80019de:	4629      	mov	r1, r5
 80019e0:	f7fe fc62 	bl	80002a8 <__aeabi_dsub>
 80019e4:	4603      	mov	r3, r0
 80019e6:	460c      	mov	r4, r1
 80019e8:	4625      	mov	r5, r4
 80019ea:	461c      	mov	r4, r3
 80019ec:	7ffb      	ldrb	r3, [r7, #31]
 80019ee:	4618      	mov	r0, r3
 80019f0:	f7fe fda8 	bl	8000544 <__aeabi_i2d>
 80019f4:	4602      	mov	r2, r0
 80019f6:	460b      	mov	r3, r1
 80019f8:	4620      	mov	r0, r4
 80019fa:	4629      	mov	r1, r5
 80019fc:	f7fe fc54 	bl	80002a8 <__aeabi_dsub>
 8001a00:	4603      	mov	r3, r0
 8001a02:	460c      	mov	r4, r1
 8001a04:	4618      	mov	r0, r3
 8001a06:	4621      	mov	r1, r4
 8001a08:	f04f 0200 	mov.w	r2, #0
 8001a0c:	4b7b      	ldr	r3, [pc, #492]	; (8001bfc <double2string+0x3dc>)
 8001a0e:	f7fe fe03 	bl	8000618 <__aeabi_dmul>
 8001a12:	4603      	mov	r3, r0
 8001a14:	460c      	mov	r4, r1
 8001a16:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	le[0] 	= (int32_t)temp1/100;
 8001a1a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001a1e:	f7ff f8ab 	bl	8000b78 <__aeabi_d2iz>
 8001a22:	4603      	mov	r3, r0
 8001a24:	4a73      	ldr	r2, [pc, #460]	; (8001bf4 <double2string+0x3d4>)
 8001a26:	fb82 1203 	smull	r1, r2, r2, r3
 8001a2a:	1152      	asrs	r2, r2, #5
 8001a2c:	17db      	asrs	r3, r3, #31
 8001a2e:	1ad3      	subs	r3, r2, r3
 8001a30:	b2db      	uxtb	r3, r3
 8001a32:	753b      	strb	r3, [r7, #20]
	le[1] 	= (int32_t)temp1/10 - le[0]*10;
 8001a34:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001a38:	f7ff f89e 	bl	8000b78 <__aeabi_d2iz>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	4a6e      	ldr	r2, [pc, #440]	; (8001bf8 <double2string+0x3d8>)
 8001a40:	fb82 1203 	smull	r1, r2, r2, r3
 8001a44:	1092      	asrs	r2, r2, #2
 8001a46:	17db      	asrs	r3, r3, #31
 8001a48:	1ad3      	subs	r3, r2, r3
 8001a4a:	b2da      	uxtb	r2, r3
 8001a4c:	7d3b      	ldrb	r3, [r7, #20]
 8001a4e:	4619      	mov	r1, r3
 8001a50:	0149      	lsls	r1, r1, #5
 8001a52:	1ac9      	subs	r1, r1, r3
 8001a54:	0089      	lsls	r1, r1, #2
 8001a56:	1acb      	subs	r3, r1, r3
 8001a58:	005b      	lsls	r3, r3, #1
 8001a5a:	b2db      	uxtb	r3, r3
 8001a5c:	4413      	add	r3, r2
 8001a5e:	b2db      	uxtb	r3, r3
 8001a60:	757b      	strb	r3, [r7, #21]
	le[2]	= (int32_t)temp1 - le[0]*100 - le[1]*10;
 8001a62:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001a66:	f7ff f887 	bl	8000b78 <__aeabi_d2iz>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	b2da      	uxtb	r2, r3
 8001a6e:	7d7b      	ldrb	r3, [r7, #21]
 8001a70:	4619      	mov	r1, r3
 8001a72:	0149      	lsls	r1, r1, #5
 8001a74:	1ac9      	subs	r1, r1, r3
 8001a76:	0089      	lsls	r1, r1, #2
 8001a78:	1acb      	subs	r3, r1, r3
 8001a7a:	005b      	lsls	r3, r3, #1
 8001a7c:	b2d9      	uxtb	r1, r3
 8001a7e:	7d3b      	ldrb	r3, [r7, #20]
 8001a80:	4618      	mov	r0, r3
 8001a82:	0080      	lsls	r0, r0, #2
 8001a84:	4418      	add	r0, r3
 8001a86:	00c0      	lsls	r0, r0, #3
 8001a88:	1ac3      	subs	r3, r0, r3
 8001a8a:	009b      	lsls	r3, r3, #2
 8001a8c:	b2db      	uxtb	r3, r3
 8001a8e:	440b      	add	r3, r1
 8001a90:	b2db      	uxtb	r3, r3
 8001a92:	4413      	add	r3, r2
 8001a94:	b2db      	uxtb	r3, r3
 8001a96:	75bb      	strb	r3, [r7, #22]

	temp2	= (temp1 - le[0]*100 - le[1]*10 - le[2])*1000;
 8001a98:	7d3b      	ldrb	r3, [r7, #20]
 8001a9a:	461a      	mov	r2, r3
 8001a9c:	2364      	movs	r3, #100	; 0x64
 8001a9e:	fb03 f302 	mul.w	r3, r3, r2
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f7fe fd4e 	bl	8000544 <__aeabi_i2d>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	460c      	mov	r4, r1
 8001aac:	461a      	mov	r2, r3
 8001aae:	4623      	mov	r3, r4
 8001ab0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001ab4:	f7fe fbf8 	bl	80002a8 <__aeabi_dsub>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	460c      	mov	r4, r1
 8001abc:	4625      	mov	r5, r4
 8001abe:	461c      	mov	r4, r3
 8001ac0:	7d7b      	ldrb	r3, [r7, #21]
 8001ac2:	461a      	mov	r2, r3
 8001ac4:	4613      	mov	r3, r2
 8001ac6:	009b      	lsls	r3, r3, #2
 8001ac8:	4413      	add	r3, r2
 8001aca:	005b      	lsls	r3, r3, #1
 8001acc:	4618      	mov	r0, r3
 8001ace:	f7fe fd39 	bl	8000544 <__aeabi_i2d>
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	460b      	mov	r3, r1
 8001ad6:	4620      	mov	r0, r4
 8001ad8:	4629      	mov	r1, r5
 8001ada:	f7fe fbe5 	bl	80002a8 <__aeabi_dsub>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	460c      	mov	r4, r1
 8001ae2:	4625      	mov	r5, r4
 8001ae4:	461c      	mov	r4, r3
 8001ae6:	7dbb      	ldrb	r3, [r7, #22]
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f7fe fd2b 	bl	8000544 <__aeabi_i2d>
 8001aee:	4602      	mov	r2, r0
 8001af0:	460b      	mov	r3, r1
 8001af2:	4620      	mov	r0, r4
 8001af4:	4629      	mov	r1, r5
 8001af6:	f7fe fbd7 	bl	80002a8 <__aeabi_dsub>
 8001afa:	4603      	mov	r3, r0
 8001afc:	460c      	mov	r4, r1
 8001afe:	4618      	mov	r0, r3
 8001b00:	4621      	mov	r1, r4
 8001b02:	f04f 0200 	mov.w	r2, #0
 8001b06:	4b3d      	ldr	r3, [pc, #244]	; (8001bfc <double2string+0x3dc>)
 8001b08:	f7fe fd86 	bl	8000618 <__aeabi_dmul>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	460c      	mov	r4, r1
 8001b10:	e9c7 3408 	strd	r3, r4, [r7, #32]
	le[3] 	= (int32_t)temp2/100;
 8001b14:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001b18:	f7ff f82e 	bl	8000b78 <__aeabi_d2iz>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	4a35      	ldr	r2, [pc, #212]	; (8001bf4 <double2string+0x3d4>)
 8001b20:	fb82 1203 	smull	r1, r2, r2, r3
 8001b24:	1152      	asrs	r2, r2, #5
 8001b26:	17db      	asrs	r3, r3, #31
 8001b28:	1ad3      	subs	r3, r2, r3
 8001b2a:	b2db      	uxtb	r3, r3
 8001b2c:	75fb      	strb	r3, [r7, #23]
	le[4] 	= (int32_t)temp2/10 - le[3]*10;
 8001b2e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001b32:	f7ff f821 	bl	8000b78 <__aeabi_d2iz>
 8001b36:	4603      	mov	r3, r0
 8001b38:	4a2f      	ldr	r2, [pc, #188]	; (8001bf8 <double2string+0x3d8>)
 8001b3a:	fb82 1203 	smull	r1, r2, r2, r3
 8001b3e:	1092      	asrs	r2, r2, #2
 8001b40:	17db      	asrs	r3, r3, #31
 8001b42:	1ad3      	subs	r3, r2, r3
 8001b44:	b2da      	uxtb	r2, r3
 8001b46:	7dfb      	ldrb	r3, [r7, #23]
 8001b48:	4619      	mov	r1, r3
 8001b4a:	0149      	lsls	r1, r1, #5
 8001b4c:	1ac9      	subs	r1, r1, r3
 8001b4e:	0089      	lsls	r1, r1, #2
 8001b50:	1acb      	subs	r3, r1, r3
 8001b52:	005b      	lsls	r3, r3, #1
 8001b54:	b2db      	uxtb	r3, r3
 8001b56:	4413      	add	r3, r2
 8001b58:	b2db      	uxtb	r3, r3
 8001b5a:	763b      	strb	r3, [r7, #24]
	le[5]	= (int32_t)temp2 - le[3]*100 - le[4]*10;
 8001b5c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001b60:	f7ff f80a 	bl	8000b78 <__aeabi_d2iz>
 8001b64:	4603      	mov	r3, r0
 8001b66:	b2da      	uxtb	r2, r3
 8001b68:	7e3b      	ldrb	r3, [r7, #24]
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	0149      	lsls	r1, r1, #5
 8001b6e:	1ac9      	subs	r1, r1, r3
 8001b70:	0089      	lsls	r1, r1, #2
 8001b72:	1acb      	subs	r3, r1, r3
 8001b74:	005b      	lsls	r3, r3, #1
 8001b76:	b2d9      	uxtb	r1, r3
 8001b78:	7dfb      	ldrb	r3, [r7, #23]
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	0080      	lsls	r0, r0, #2
 8001b7e:	4418      	add	r0, r3
 8001b80:	00c0      	lsls	r0, r0, #3
 8001b82:	1ac3      	subs	r3, r0, r3
 8001b84:	009b      	lsls	r3, r3, #2
 8001b86:	b2db      	uxtb	r3, r3
 8001b88:	440b      	add	r3, r1
 8001b8a:	b2db      	uxtb	r3, r3
 8001b8c:	4413      	add	r3, r2
 8001b8e:	b2db      	uxtb	r3, r3
 8001b90:	767b      	strb	r3, [r7, #25]
	// Rounding
	if ((temp2 - le[3]*1000 - le[4]*100 - le[5]) >= 0.5) {
 8001b92:	7dfb      	ldrb	r3, [r7, #23]
 8001b94:	461a      	mov	r2, r3
 8001b96:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b9a:	fb03 f302 	mul.w	r3, r3, r2
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f7fe fcd0 	bl	8000544 <__aeabi_i2d>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	460c      	mov	r4, r1
 8001ba8:	461a      	mov	r2, r3
 8001baa:	4623      	mov	r3, r4
 8001bac:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001bb0:	f7fe fb7a 	bl	80002a8 <__aeabi_dsub>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	460c      	mov	r4, r1
 8001bb8:	4625      	mov	r5, r4
 8001bba:	461c      	mov	r4, r3
 8001bbc:	7e3b      	ldrb	r3, [r7, #24]
 8001bbe:	461a      	mov	r2, r3
 8001bc0:	2364      	movs	r3, #100	; 0x64
 8001bc2:	fb03 f302 	mul.w	r3, r3, r2
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f7fe fcbc 	bl	8000544 <__aeabi_i2d>
 8001bcc:	4602      	mov	r2, r0
 8001bce:	460b      	mov	r3, r1
 8001bd0:	4620      	mov	r0, r4
 8001bd2:	4629      	mov	r1, r5
 8001bd4:	f7fe fb68 	bl	80002a8 <__aeabi_dsub>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	460c      	mov	r4, r1
 8001bdc:	4625      	mov	r5, r4
 8001bde:	461c      	mov	r4, r3
 8001be0:	7e7b      	ldrb	r3, [r7, #25]
 8001be2:	4618      	mov	r0, r3
 8001be4:	f7fe fcae 	bl	8000544 <__aeabi_i2d>
 8001be8:	4602      	mov	r2, r0
 8001bea:	460b      	mov	r3, r1
 8001bec:	e008      	b.n	8001c00 <double2string+0x3e0>
 8001bee:	bf00      	nop
 8001bf0:	10624dd3 	.word	0x10624dd3
 8001bf4:	51eb851f 	.word	0x51eb851f
 8001bf8:	66666667 	.word	0x66666667
 8001bfc:	408f4000 	.word	0x408f4000
 8001c00:	4620      	mov	r0, r4
 8001c02:	4629      	mov	r1, r5
 8001c04:	f7fe fb50 	bl	80002a8 <__aeabi_dsub>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	460c      	mov	r4, r1
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	4621      	mov	r1, r4
 8001c10:	f04f 0200 	mov.w	r2, #0
 8001c14:	4b56      	ldr	r3, [pc, #344]	; (8001d70 <double2string+0x550>)
 8001c16:	f7fe ff85 	bl	8000b24 <__aeabi_dcmpge>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d003      	beq.n	8001c28 <double2string+0x408>
		le[5]++;
 8001c20:	7e7b      	ldrb	r3, [r7, #25]
 8001c22:	3301      	adds	r3, #1
 8001c24:	b2db      	uxtb	r3, r3
 8001c26:	767b      	strb	r3, [r7, #25]
	}

	index = 0;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	63bb      	str	r3, [r7, #56]	; 0x38

	if( -1 == sign) {
 8001c2c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8001c30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c34:	d107      	bne.n	8001c46 <double2string+0x426>
		*(result + index++) = '-'; // Negative
 8001c36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c38:	1c5a      	adds	r2, r3, #1
 8001c3a:	63ba      	str	r2, [r7, #56]	; 0x38
 8001c3c:	461a      	mov	r2, r3
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	4413      	add	r3, r2
 8001c42:	222d      	movs	r2, #45	; 0x2d
 8001c44:	701a      	strb	r2, [r3, #0]
	}
	// Find first position
	if ( value < 1) {
 8001c46:	f04f 0200 	mov.w	r2, #0
 8001c4a:	4b4a      	ldr	r3, [pc, #296]	; (8001d74 <double2string+0x554>)
 8001c4c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001c50:	f7fe ff54 	bl	8000afc <__aeabi_dcmplt>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d008      	beq.n	8001c6c <double2string+0x44c>
		*(result + index++) = 0x30;
 8001c5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c5c:	1c5a      	adds	r2, r3, #1
 8001c5e:	63ba      	str	r2, [r7, #56]	; 0x38
 8001c60:	461a      	mov	r2, r3
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	4413      	add	r3, r2
 8001c66:	2230      	movs	r2, #48	; 0x30
 8001c68:	701a      	strb	r2, [r3, #0]
 8001c6a:	e04b      	b.n	8001d04 <double2string+0x4e4>
	} else {
		int8_t i = 0;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		for( ; i < 4; i++) {
 8001c72:	e027      	b.n	8001cc4 <double2string+0x4a4>
			if (nguyen[i] > 0) {
 8001c74:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001c78:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001c7c:	4413      	add	r3, r2
 8001c7e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d017      	beq.n	8001cb6 <double2string+0x496>
				*(result + index++) = nguyen[i] + 0x30;
 8001c86:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001c8a:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001c8e:	4413      	add	r3, r2
 8001c90:	f813 2c24 	ldrb.w	r2, [r3, #-36]
 8001c94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c96:	1c59      	adds	r1, r3, #1
 8001c98:	63b9      	str	r1, [r7, #56]	; 0x38
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	440b      	add	r3, r1
 8001ca0:	3230      	adds	r2, #48	; 0x30
 8001ca2:	b2d2      	uxtb	r2, r2
 8001ca4:	701a      	strb	r2, [r3, #0]
				i++;
 8001ca6:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001caa:	b2db      	uxtb	r3, r3
 8001cac:	3301      	adds	r3, #1
 8001cae:	b2db      	uxtb	r3, r3
 8001cb0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				break;
 8001cb4:	e00a      	b.n	8001ccc <double2string+0x4ac>
		for( ; i < 4; i++) {
 8001cb6:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001cba:	b2db      	uxtb	r3, r3
 8001cbc:	3301      	adds	r3, #1
 8001cbe:	b2db      	uxtb	r3, r3
 8001cc0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8001cc4:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001cc8:	2b03      	cmp	r3, #3
 8001cca:	ddd3      	ble.n	8001c74 <double2string+0x454>
			}
		}

		for( ; i < 4; i++) {
 8001ccc:	e016      	b.n	8001cfc <double2string+0x4dc>
		*(result + index++) = nguyen[i] + 0x30;
 8001cce:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001cd2:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001cd6:	4413      	add	r3, r2
 8001cd8:	f813 2c24 	ldrb.w	r2, [r3, #-36]
 8001cdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001cde:	1c59      	adds	r1, r3, #1
 8001ce0:	63b9      	str	r1, [r7, #56]	; 0x38
 8001ce2:	4619      	mov	r1, r3
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	440b      	add	r3, r1
 8001ce8:	3230      	adds	r2, #48	; 0x30
 8001cea:	b2d2      	uxtb	r2, r2
 8001cec:	701a      	strb	r2, [r3, #0]
		for( ; i < 4; i++) {
 8001cee:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001cf2:	b2db      	uxtb	r3, r3
 8001cf4:	3301      	adds	r3, #1
 8001cf6:	b2db      	uxtb	r3, r3
 8001cf8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8001cfc:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001d00:	2b03      	cmp	r3, #3
 8001d02:	dde4      	ble.n	8001cce <double2string+0x4ae>
		}
	}
	*(result + index++) = '.';
 8001d04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d06:	1c5a      	adds	r2, r3, #1
 8001d08:	63ba      	str	r2, [r7, #56]	; 0x38
 8001d0a:	461a      	mov	r2, r3
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	4413      	add	r3, r2
 8001d10:	222e      	movs	r2, #46	; 0x2e
 8001d12:	701a      	strb	r2, [r3, #0]
	for( int8_t i = 0; i < precision; i++) {
 8001d14:	2300      	movs	r3, #0
 8001d16:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8001d1a:	e016      	b.n	8001d4a <double2string+0x52a>
			*(result + index++) = le[i] + 0x30;
 8001d1c:	f997 3036 	ldrsb.w	r3, [r7, #54]	; 0x36
 8001d20:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001d24:	4413      	add	r3, r2
 8001d26:	f813 2c2c 	ldrb.w	r2, [r3, #-44]
 8001d2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d2c:	1c59      	adds	r1, r3, #1
 8001d2e:	63b9      	str	r1, [r7, #56]	; 0x38
 8001d30:	4619      	mov	r1, r3
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	440b      	add	r3, r1
 8001d36:	3230      	adds	r2, #48	; 0x30
 8001d38:	b2d2      	uxtb	r2, r2
 8001d3a:	701a      	strb	r2, [r3, #0]
	for( int8_t i = 0; i < precision; i++) {
 8001d3c:	f997 3036 	ldrsb.w	r3, [r7, #54]	; 0x36
 8001d40:	b2db      	uxtb	r3, r3
 8001d42:	3301      	adds	r3, #1
 8001d44:	b2db      	uxtb	r3, r3
 8001d46:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8001d4a:	f997 2036 	ldrsb.w	r2, [r7, #54]	; 0x36
 8001d4e:	7afb      	ldrb	r3, [r7, #11]
 8001d50:	429a      	cmp	r2, r3
 8001d52:	dbe3      	blt.n	8001d1c <double2string+0x4fc>
	}

	// Chua giai quyet van de lam tron chu so thap phan
	*(result + index++) = 0;
 8001d54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d56:	1c5a      	adds	r2, r3, #1
 8001d58:	63ba      	str	r2, [r7, #56]	; 0x38
 8001d5a:	461a      	mov	r2, r3
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	4413      	add	r3, r2
 8001d60:	2200      	movs	r2, #0
 8001d62:	701a      	strb	r2, [r3, #0]
	return index;
 8001d64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8001d66:	4618      	mov	r0, r3
 8001d68:	3740      	adds	r7, #64	; 0x40
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bdb0      	pop	{r4, r5, r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	3fe00000 	.word	0x3fe00000
 8001d74:	3ff00000 	.word	0x3ff00000

08001d78 <packPayload>:
 *  in_lenght		: lenght of input_buff
 *
 *  returns:		: lenght of output_buff
 *  				  -1 if error
 */
int32_t	packPayload		(uint8_t *input_buff, uint8_t *output_buff, int32_t in_lenght) {
 8001d78:	b5b0      	push	{r4, r5, r7, lr}
 8001d7a:	b088      	sub	sp, #32
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	60f8      	str	r0, [r7, #12]
 8001d80:	60b9      	str	r1, [r7, #8]
 8001d82:	607a      	str	r2, [r7, #4]
 8001d84:	466b      	mov	r3, sp
 8001d86:	461d      	mov	r5, r3
	if (NULL == input_buff) {
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d102      	bne.n	8001d94 <packPayload+0x1c>
		return -1;
 8001d8e:	f04f 33ff 	mov.w	r3, #4294967295
 8001d92:	e056      	b.n	8001e42 <packPayload+0xca>
	}

	if (NULL == output_buff) {
 8001d94:	68bb      	ldr	r3, [r7, #8]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d102      	bne.n	8001da0 <packPayload+0x28>
		return -1;
 8001d9a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d9e:	e050      	b.n	8001e42 <packPayload+0xca>
	}

	int32_t out_lenght = 0;
 8001da0:	2300      	movs	r3, #0
 8001da2:	61bb      	str	r3, [r7, #24]

	out_lenght = in_lenght + 2;//lenght of start char and end char
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	3302      	adds	r3, #2
 8001da8:	61bb      	str	r3, [r7, #24]
//		if ( (START_CHAR == input_buff[i]) ||	(END_CHAR == input_buff[i])	|| (ADD_CHAR == input_buff[i]) ) {
//			out_lenght++;
//		}
//	}// compute output buffer lenght

	uint8_t temp_buff[out_lenght];
 8001daa:	69b8      	ldr	r0, [r7, #24]
 8001dac:	1e43      	subs	r3, r0, #1
 8001dae:	617b      	str	r3, [r7, #20]
 8001db0:	4603      	mov	r3, r0
 8001db2:	4619      	mov	r1, r3
 8001db4:	f04f 0200 	mov.w	r2, #0
 8001db8:	f04f 0300 	mov.w	r3, #0
 8001dbc:	f04f 0400 	mov.w	r4, #0
 8001dc0:	00d4      	lsls	r4, r2, #3
 8001dc2:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8001dc6:	00cb      	lsls	r3, r1, #3
 8001dc8:	4603      	mov	r3, r0
 8001dca:	4619      	mov	r1, r3
 8001dcc:	f04f 0200 	mov.w	r2, #0
 8001dd0:	f04f 0300 	mov.w	r3, #0
 8001dd4:	f04f 0400 	mov.w	r4, #0
 8001dd8:	00d4      	lsls	r4, r2, #3
 8001dda:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8001dde:	00cb      	lsls	r3, r1, #3
 8001de0:	4603      	mov	r3, r0
 8001de2:	3307      	adds	r3, #7
 8001de4:	08db      	lsrs	r3, r3, #3
 8001de6:	00db      	lsls	r3, r3, #3
 8001de8:	ebad 0d03 	sub.w	sp, sp, r3
 8001dec:	466b      	mov	r3, sp
 8001dee:	3300      	adds	r3, #0
 8001df0:	613b      	str	r3, [r7, #16]

	out_lenght = 0;
 8001df2:	2300      	movs	r3, #0
 8001df4:	61bb      	str	r3, [r7, #24]
	temp_buff[out_lenght++] = START_CHAR;
 8001df6:	69bb      	ldr	r3, [r7, #24]
 8001df8:	1c5a      	adds	r2, r3, #1
 8001dfa:	61ba      	str	r2, [r7, #24]
 8001dfc:	693a      	ldr	r2, [r7, #16]
 8001dfe:	2128      	movs	r1, #40	; 0x28
 8001e00:	54d1      	strb	r1, [r2, r3]
	for (int32_t i = 0; i < in_lenght; i++) {
 8001e02:	2300      	movs	r3, #0
 8001e04:	61fb      	str	r3, [r7, #28]
 8001e06:	e00b      	b.n	8001e20 <packPayload+0xa8>
//			temp_buff[out_lenght++] = ADD_CHAR;
//			temp_buff[out_lenght++] = input_buff[i] ^ XOR_CHAR;
//		} else {
//			temp_buff[out_lenght++] = input_buff[i];
//		}
		temp_buff[out_lenght++] = input_buff[i];
 8001e08:	69fb      	ldr	r3, [r7, #28]
 8001e0a:	68fa      	ldr	r2, [r7, #12]
 8001e0c:	441a      	add	r2, r3
 8001e0e:	69bb      	ldr	r3, [r7, #24]
 8001e10:	1c59      	adds	r1, r3, #1
 8001e12:	61b9      	str	r1, [r7, #24]
 8001e14:	7811      	ldrb	r1, [r2, #0]
 8001e16:	693a      	ldr	r2, [r7, #16]
 8001e18:	54d1      	strb	r1, [r2, r3]
	for (int32_t i = 0; i < in_lenght; i++) {
 8001e1a:	69fb      	ldr	r3, [r7, #28]
 8001e1c:	3301      	adds	r3, #1
 8001e1e:	61fb      	str	r3, [r7, #28]
 8001e20:	69fa      	ldr	r2, [r7, #28]
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	429a      	cmp	r2, r3
 8001e26:	dbef      	blt.n	8001e08 <packPayload+0x90>
	}
	temp_buff[out_lenght++] = END_CHAR;
 8001e28:	69bb      	ldr	r3, [r7, #24]
 8001e2a:	1c5a      	adds	r2, r3, #1
 8001e2c:	61ba      	str	r2, [r7, #24]
 8001e2e:	693a      	ldr	r2, [r7, #16]
 8001e30:	2129      	movs	r1, #41	; 0x29
 8001e32:	54d1      	strb	r1, [r2, r3]

	memmove(output_buff, temp_buff, out_lenght);
 8001e34:	693b      	ldr	r3, [r7, #16]
 8001e36:	69ba      	ldr	r2, [r7, #24]
 8001e38:	4619      	mov	r1, r3
 8001e3a:	68b8      	ldr	r0, [r7, #8]
 8001e3c:	f010 fce3 	bl	8012806 <memmove>

	return out_lenght;
 8001e40:	69bb      	ldr	r3, [r7, #24]
 8001e42:	46ad      	mov	sp, r5
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	3720      	adds	r7, #32
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bdb0      	pop	{r4, r5, r7, pc}

08001e4c <unPackPayload>:
 *  in_lenght		: lenght of input_buff
 *
 *  returns:		: lenght of output_buff
 *  				  -1 if error
 */
int32_t	unPackPayload	(uint8_t *message_buff, int32_t in_lenght) {
 8001e4c:	b5b0      	push	{r4, r5, r7, lr}
 8001e4e:	b086      	sub	sp, #24
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
 8001e54:	6039      	str	r1, [r7, #0]
 8001e56:	466b      	mov	r3, sp
 8001e58:	461d      	mov	r5, r3
	if (in_lenght < MIN_MESSAGE_LENGHT) {
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	2b05      	cmp	r3, #5
 8001e5e:	dc02      	bgt.n	8001e66 <unPackPayload+0x1a>
		return -1;
 8001e60:	f04f 33ff 	mov.w	r3, #4294967295
 8001e64:	e063      	b.n	8001f2e <unPackPayload+0xe2>
	}// check minimum lenght

	if ( (START_CHAR != message_buff[0]) || (END_CHAR != message_buff[in_lenght - 1]) ) {
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	781b      	ldrb	r3, [r3, #0]
 8001e6a:	2b28      	cmp	r3, #40	; 0x28
 8001e6c:	d106      	bne.n	8001e7c <unPackPayload+0x30>
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	3b01      	subs	r3, #1
 8001e72:	687a      	ldr	r2, [r7, #4]
 8001e74:	4413      	add	r3, r2
 8001e76:	781b      	ldrb	r3, [r3, #0]
 8001e78:	2b29      	cmp	r3, #41	; 0x29
 8001e7a:	d002      	beq.n	8001e82 <unPackPayload+0x36>
		return -1;
 8001e7c:	f04f 33ff 	mov.w	r3, #4294967295
 8001e80:	e055      	b.n	8001f2e <unPackPayload+0xe2>
	}// check start char and end char

	int32_t out_lenght = in_lenght - 2;
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	3b02      	subs	r3, #2
 8001e86:	613b      	str	r3, [r7, #16]
//		if ( (START_CHAR == message_buff[i]) || (END_CHAR == message_buff[i]) || (ADD_CHAR == message_buff[i]) ) {
//			out_lenght--;
//		}
//	}// compute output buffer lenght

	uint8_t temp_buff[out_lenght];
 8001e88:	6938      	ldr	r0, [r7, #16]
 8001e8a:	1e43      	subs	r3, r0, #1
 8001e8c:	60fb      	str	r3, [r7, #12]
 8001e8e:	4603      	mov	r3, r0
 8001e90:	4619      	mov	r1, r3
 8001e92:	f04f 0200 	mov.w	r2, #0
 8001e96:	f04f 0300 	mov.w	r3, #0
 8001e9a:	f04f 0400 	mov.w	r4, #0
 8001e9e:	00d4      	lsls	r4, r2, #3
 8001ea0:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8001ea4:	00cb      	lsls	r3, r1, #3
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	4619      	mov	r1, r3
 8001eaa:	f04f 0200 	mov.w	r2, #0
 8001eae:	f04f 0300 	mov.w	r3, #0
 8001eb2:	f04f 0400 	mov.w	r4, #0
 8001eb6:	00d4      	lsls	r4, r2, #3
 8001eb8:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8001ebc:	00cb      	lsls	r3, r1, #3
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	3307      	adds	r3, #7
 8001ec2:	08db      	lsrs	r3, r3, #3
 8001ec4:	00db      	lsls	r3, r3, #3
 8001ec6:	ebad 0d03 	sub.w	sp, sp, r3
 8001eca:	466b      	mov	r3, sp
 8001ecc:	3300      	adds	r3, #0
 8001ece:	60bb      	str	r3, [r7, #8]

	out_lenght = 0;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	613b      	str	r3, [r7, #16]
	for (int32_t i = 0; i < (in_lenght - 1); i++) {
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	617b      	str	r3, [r7, #20]
 8001ed8:	e017      	b.n	8001f0a <unPackPayload+0xbe>
		if ( (START_CHAR == message_buff[i]) ||	(END_CHAR == message_buff[i]) ) {
 8001eda:	697b      	ldr	r3, [r7, #20]
 8001edc:	687a      	ldr	r2, [r7, #4]
 8001ede:	4413      	add	r3, r2
 8001ee0:	781b      	ldrb	r3, [r3, #0]
 8001ee2:	2b28      	cmp	r3, #40	; 0x28
 8001ee4:	d00e      	beq.n	8001f04 <unPackPayload+0xb8>
 8001ee6:	697b      	ldr	r3, [r7, #20]
 8001ee8:	687a      	ldr	r2, [r7, #4]
 8001eea:	4413      	add	r3, r2
 8001eec:	781b      	ldrb	r3, [r3, #0]
 8001eee:	2b29      	cmp	r3, #41	; 0x29
 8001ef0:	d008      	beq.n	8001f04 <unPackPayload+0xb8>
			;
//		} else if ( (ADD_CHAR == message_buff[i]) ) {
//			temp_buff[out_lenght++] = message_buff[++i] ^ XOR_CHAR;
		}
		else {
			temp_buff[out_lenght++] = message_buff[i];
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	687a      	ldr	r2, [r7, #4]
 8001ef6:	441a      	add	r2, r3
 8001ef8:	693b      	ldr	r3, [r7, #16]
 8001efa:	1c59      	adds	r1, r3, #1
 8001efc:	6139      	str	r1, [r7, #16]
 8001efe:	7811      	ldrb	r1, [r2, #0]
 8001f00:	68ba      	ldr	r2, [r7, #8]
 8001f02:	54d1      	strb	r1, [r2, r3]
	for (int32_t i = 0; i < (in_lenght - 1); i++) {
 8001f04:	697b      	ldr	r3, [r7, #20]
 8001f06:	3301      	adds	r3, #1
 8001f08:	617b      	str	r3, [r7, #20]
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	3b01      	subs	r3, #1
 8001f0e:	697a      	ldr	r2, [r7, #20]
 8001f10:	429a      	cmp	r2, r3
 8001f12:	dbe2      	blt.n	8001eda <unPackPayload+0x8e>
		}
	}
	memset((uint8_t*)message_buff, 0, in_lenght);
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	461a      	mov	r2, r3
 8001f18:	2100      	movs	r1, #0
 8001f1a:	6878      	ldr	r0, [r7, #4]
 8001f1c:	f010 fc8c 	bl	8012838 <memset>
	memmove(message_buff, temp_buff, out_lenght);
 8001f20:	68bb      	ldr	r3, [r7, #8]
 8001f22:	693a      	ldr	r2, [r7, #16]
 8001f24:	4619      	mov	r1, r3
 8001f26:	6878      	ldr	r0, [r7, #4]
 8001f28:	f010 fc6d 	bl	8012806 <memmove>

	return out_lenght;
 8001f2c:	693b      	ldr	r3, [r7, #16]
 8001f2e:	46ad      	mov	sp, r5
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	3718      	adds	r7, #24
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bdb0      	pop	{r4, r5, r7, pc}

08001f38 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b082      	sub	sp, #8
 8001f3c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001f3e:	2300      	movs	r3, #0
 8001f40:	607b      	str	r3, [r7, #4]
 8001f42:	4b0c      	ldr	r3, [pc, #48]	; (8001f74 <MX_DMA_Init+0x3c>)
 8001f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f46:	4a0b      	ldr	r2, [pc, #44]	; (8001f74 <MX_DMA_Init+0x3c>)
 8001f48:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001f4c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f4e:	4b09      	ldr	r3, [pc, #36]	; (8001f74 <MX_DMA_Init+0x3c>)
 8001f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f52:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f56:	607b      	str	r3, [r7, #4]
 8001f58:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	2105      	movs	r1, #5
 8001f5e:	200f      	movs	r0, #15
 8001f60:	f006 f8ac 	bl	80080bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001f64:	200f      	movs	r0, #15
 8001f66:	f006 f8c5 	bl	80080f4 <HAL_NVIC_EnableIRQ>

}
 8001f6a:	bf00      	nop
 8001f6c:	3708      	adds	r7, #8
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	bf00      	nop
 8001f74:	40023800 	.word	0x40023800

08001f78 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b085      	sub	sp, #20
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	60f8      	str	r0, [r7, #12]
 8001f80:	60b9      	str	r1, [r7, #8]
 8001f82:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	4a07      	ldr	r2, [pc, #28]	; (8001fa4 <vApplicationGetIdleTaskMemory+0x2c>)
 8001f88:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001f8a:	68bb      	ldr	r3, [r7, #8]
 8001f8c:	4a06      	ldr	r2, [pc, #24]	; (8001fa8 <vApplicationGetIdleTaskMemory+0x30>)
 8001f8e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001f96:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 8001f98:	bf00      	nop
 8001f9a:	3714      	adds	r7, #20
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa2:	4770      	bx	lr
 8001fa4:	20001024 	.word	0x20001024
 8001fa8:	20001078 	.word	0x20001078

08001fac <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001fac:	b5b0      	push	{r4, r5, r7, lr}
 8001fae:	b094      	sub	sp, #80	; 0x50
 8001fb0:	af00      	add	r7, sp, #0
       
  /* USER CODE END Init */

  /* Create the mutex(es) */
  /* definition and creation of usbTxMutex */
  osMutexDef(usbTxMutex);
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	64bb      	str	r3, [r7, #72]	; 0x48
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	64fb      	str	r3, [r7, #76]	; 0x4c
  usbTxMutexHandle = osMutexCreate(osMutex(usbTxMutex));
 8001fba:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f00c fe22 	bl	800ec08 <osMutexCreate>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	4b1d      	ldr	r3, [pc, #116]	; (800203c <MX_FREERTOS_Init+0x90>)
 8001fc8:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
	  /* Create the queue(s) */
	  /* definition and creation of commandMail */
	  osMailQDef(commandMail, 1, DUTY_Command_TypeDef);
 8001fca:	2301      	movs	r3, #1
 8001fcc:	63bb      	str	r3, [r7, #56]	; 0x38
 8001fce:	f44f 7384 	mov.w	r3, #264	; 0x108
 8001fd2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001fd4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001fd8:	643b      	str	r3, [r7, #64]	; 0x40
	  commandMailHandle = osMailCreate(osMailQ(commandMail), NULL);
 8001fda:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001fde:	2100      	movs	r1, #0
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f00c ffad 	bl	800ef40 <osMailCreate>
 8001fe6:	4602      	mov	r2, r0
 8001fe8:	4b15      	ldr	r3, [pc, #84]	; (8002040 <MX_FREERTOS_Init+0x94>)
 8001fea:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityHigh, 0, 2048);
 8001fec:	4b15      	ldr	r3, [pc, #84]	; (8002044 <MX_FREERTOS_Init+0x98>)
 8001fee:	f107 041c 	add.w	r4, r7, #28
 8001ff2:	461d      	mov	r5, r3
 8001ff4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ff6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ff8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001ffc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8002000:	f107 031c 	add.w	r3, r7, #28
 8002004:	2100      	movs	r1, #0
 8002006:	4618      	mov	r0, r3
 8002008:	f00c fd11 	bl	800ea2e <osThreadCreate>
 800200c:	4602      	mov	r2, r0
 800200e:	4b0e      	ldr	r3, [pc, #56]	; (8002048 <MX_FREERTOS_Init+0x9c>)
 8002010:	601a      	str	r2, [r3, #0]

  /* definition and creation of USB_RX_Check_ */
  osThreadDef(USB_RX_Check_, Start_USB_RX_Task, osPriorityNormal, 0, 1024);
 8002012:	4b0e      	ldr	r3, [pc, #56]	; (800204c <MX_FREERTOS_Init+0xa0>)
 8002014:	463c      	mov	r4, r7
 8002016:	461d      	mov	r5, r3
 8002018:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800201a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800201c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002020:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  USB_RX_Check_Handle = osThreadCreate(osThread(USB_RX_Check_), NULL);
 8002024:	463b      	mov	r3, r7
 8002026:	2100      	movs	r1, #0
 8002028:	4618      	mov	r0, r3
 800202a:	f00c fd00 	bl	800ea2e <osThreadCreate>
 800202e:	4602      	mov	r2, r0
 8002030:	4b07      	ldr	r3, [pc, #28]	; (8002050 <MX_FREERTOS_Init+0xa4>)
 8002032:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8002034:	bf00      	nop
 8002036:	3750      	adds	r7, #80	; 0x50
 8002038:	46bd      	mov	sp, r7
 800203a:	bdb0      	pop	{r4, r5, r7, pc}
 800203c:	200052e0 	.word	0x200052e0
 8002040:	200052e4 	.word	0x200052e4
 8002044:	08018664 	.word	0x08018664
 8002048:	200052dc 	.word	0x200052dc
 800204c:	08018690 	.word	0x08018690
 8002050:	200052e8 	.word	0x200052e8
 8002054:	00000000 	.word	0x00000000

08002058 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8002058:	b5b0      	push	{r4, r5, r7, lr}
 800205a:	f5ad 6dcf 	sub.w	sp, sp, #1656	; 0x678
 800205e:	af3e      	add	r7, sp, #248	; 0xf8
 8002060:	f107 0314 	add.w	r3, r7, #20
 8002064:	6018      	str	r0, [r3, #0]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8002066:	f00f fe49 	bl	8011cfc <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN StartDefaultTask */
  osEvent 				ret_mail;
  DUTY_Command_TypeDef 	duty_cmd;
  DUTY_Command_TypeDef 	*dataMail;
  uint8_t 				isNewDuty = FALSE;
 800206a:	2300      	movs	r3, #0
 800206c:	f887 357f 	strb.w	r3, [r7, #1407]	; 0x57f
  // Robot variable
  SCARA_ModeTypeDef			current_mode;
  SCARA_DutyStateTypeDef 	current_state;
  double						run_time;

  LOG_REPORT("free_rtos.c: PROGRAM START...", __LINE__);
 8002070:	21c5      	movs	r1, #197	; 0xc5
 8002072:	48b7      	ldr	r0, [pc, #732]	; (8002350 <StartDefaultTask+0x2f8>)
 8002074:	f7ff fb8e 	bl	8001794 <LOG_REPORT>

  // Init value
  no_stop = 0;
 8002078:	2300      	movs	r3, #0
 800207a:	f8c7 3578 	str.w	r3, [r7, #1400]	; 0x578
  no_scan = 0;
 800207e:	2300      	movs	r3, #0
 8002080:	f8c7 3574 	str.w	r3, [r7, #1396]	; 0x574
  no_duty = 0;
 8002084:	2300      	movs	r3, #0
 8002086:	f8c7 3570 	str.w	r3, [r7, #1392]	; 0x570
  no_duty_success	= 0;
 800208a:	2300      	movs	r3, #0
 800208c:	f8c7 356c 	str.w	r3, [r7, #1388]	; 0x56c
  no_duty_fail		= 0;
 8002090:	2300      	movs	r3, #0
 8002092:	f8c7 3568 	str.w	r3, [r7, #1384]	; 0x568
  current_mode	 = scaraGetMode();
 8002096:	f005 fb07 	bl	80076a8 <scaraGetMode>
 800209a:	4603      	mov	r3, r0
 800209c:	f887 3557 	strb.w	r3, [r7, #1367]	; 0x557
  current_state	 = scaraGetDutyState();
 80020a0:	f005 fb0e 	bl	80076c0 <scaraGetDutyState>
 80020a4:	4603      	mov	r3, r0
 80020a6:	f887 3556 	strb.w	r3, [r7, #1366]	; 0x556

#ifdef SIMULATION
	  positionNext.Theta1 = -PI/3;
 80020aa:	4aaa      	ldr	r2, [pc, #680]	; (8002354 <StartDefaultTask+0x2fc>)
 80020ac:	a4a4      	add	r4, pc, #656	; (adr r4, 8002340 <StartDefaultTask+0x2e8>)
 80020ae:	e9d4 3400 	ldrd	r3, r4, [r4]
 80020b2:	e9c2 3412 	strd	r3, r4, [r2, #72]	; 0x48
	  positionNext.Theta2 = PI/3;
 80020b6:	4aa7      	ldr	r2, [pc, #668]	; (8002354 <StartDefaultTask+0x2fc>)
 80020b8:	a4a3      	add	r4, pc, #652	; (adr r4, 8002348 <StartDefaultTask+0x2f0>)
 80020ba:	e9d4 3400 	ldrd	r3, r4, [r4]
 80020be:	e9c2 3414 	strd	r3, r4, [r2, #80]	; 0x50
	  positionNext.D3 = 10;
 80020c2:	4aa4      	ldr	r2, [pc, #656]	; (8002354 <StartDefaultTask+0x2fc>)
 80020c4:	f04f 0300 	mov.w	r3, #0
 80020c8:	4ca3      	ldr	r4, [pc, #652]	; (8002358 <StartDefaultTask+0x300>)
 80020ca:	e9c2 3416 	strd	r3, r4, [r2, #88]	; 0x58
	  positionNext.Theta4 = 0;
 80020ce:	4aa1      	ldr	r2, [pc, #644]	; (8002354 <StartDefaultTask+0x2fc>)
 80020d0:	f04f 0300 	mov.w	r3, #0
 80020d4:	f04f 0400 	mov.w	r4, #0
 80020d8:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60
	  positionNext.t = 0;
 80020dc:	4a9d      	ldr	r2, [pc, #628]	; (8002354 <StartDefaultTask+0x2fc>)
 80020de:	f04f 0300 	mov.w	r3, #0
 80020e2:	f04f 0400 	mov.w	r4, #0
 80020e6:	e9c2 3406 	strd	r3, r4, [r2, #24]
	  kinematicForward(&positionNext);
 80020ea:	489a      	ldr	r0, [pc, #616]	; (8002354 <StartDefaultTask+0x2fc>)
 80020ec:	f000 fd70 	bl	8002bd0 <kinematicForward>
#endif
  /* Infinite loop */
//Start Timer 7
	  HAL_TIM_Base_Start_IT(&htim7);
 80020f0:	489a      	ldr	r0, [pc, #616]	; (800235c <StartDefaultTask+0x304>)
 80020f2:	f008 fbfe 	bl	800a8f2 <HAL_TIM_Base_Start_IT>
  for(;;)
  {
	  /*---------Wait for Timer Trigger-----------*/
	  osSignalWait(0x01, osWaitForever); // Very Important
 80020f6:	463b      	mov	r3, r7
 80020f8:	f04f 32ff 	mov.w	r2, #4294967295
 80020fc:	2101      	movs	r1, #1
 80020fe:	4618      	mov	r0, r3
 8002100:	f00c fd36 	bl	800eb70 <osSignalWait>
	  /* 1--- Reset Value ---*/
	  respond_lenght		= 0;
 8002104:	2300      	movs	r3, #0
 8002106:	f8c7 3564 	str.w	r3, [r7, #1380]	; 0x564
	  respond_packed_lenght = 0;
 800210a:	2300      	movs	r3, #0
 800210c:	f8c7 355c 	str.w	r3, [r7, #1372]	; 0x55c
	  infor_lenght			= 0;
 8002110:	2300      	movs	r3, #0
 8002112:	f8c7 3560 	str.w	r3, [r7, #1376]	; 0x560
	  infor_packed_lenght	= 0;
 8002116:	2300      	movs	r3, #0
 8002118:	f8c7 3558 	str.w	r3, [r7, #1368]	; 0x558
	  task_usb_lenght		= 0;
 800211c:	2300      	movs	r3, #0
 800211e:	f8c7 3544 	str.w	r3, [r7, #1348]	; 0x544
	  usb_lenght			= 0;
 8002122:	2300      	movs	r3, #0
 8002124:	f8c7 3540 	str.w	r3, [r7, #1344]	; 0x540
	  // Update new position
#ifdef SIMULATION
	  memcpy(&positionPrevios, &positionCurrent, sizeof(SCARA_PositionTypeDef));
 8002128:	4a8d      	ldr	r2, [pc, #564]	; (8002360 <StartDefaultTask+0x308>)
 800212a:	4b8e      	ldr	r3, [pc, #568]	; (8002364 <StartDefaultTask+0x30c>)
 800212c:	4610      	mov	r0, r2
 800212e:	4619      	mov	r1, r3
 8002130:	2368      	movs	r3, #104	; 0x68
 8002132:	461a      	mov	r2, r3
 8002134:	f010 fb5c 	bl	80127f0 <memcpy>
	  memcpy(&positionCurrent, &positionNext, sizeof(SCARA_PositionTypeDef));
 8002138:	4a8a      	ldr	r2, [pc, #552]	; (8002364 <StartDefaultTask+0x30c>)
 800213a:	4b86      	ldr	r3, [pc, #536]	; (8002354 <StartDefaultTask+0x2fc>)
 800213c:	4610      	mov	r0, r2
 800213e:	4619      	mov	r1, r3
 8002140:	2368      	movs	r3, #104	; 0x68
 8002142:	461a      	mov	r2, r3
 8002144:	f010 fb54 	bl	80127f0 <memcpy>
#endif

	  /* 2--- Check New Duty Phase ---*/
	  // Check mail
	  ret_mail = osMailGet(commandMailHandle, 0);
 8002148:	4b87      	ldr	r3, [pc, #540]	; (8002368 <StartDefaultTask+0x310>)
 800214a:	6819      	ldr	r1, [r3, #0]
 800214c:	f207 532c 	addw	r3, r7, #1324	; 0x52c
 8002150:	2200      	movs	r2, #0
 8002152:	4618      	mov	r0, r3
 8002154:	f00c ffa0 	bl	800f098 <osMailGet>
	  if ( ret_mail.status == osEventMail) {
 8002158:	f8d7 352c 	ldr.w	r3, [r7, #1324]	; 0x52c
 800215c:	2b20      	cmp	r3, #32
 800215e:	d11a      	bne.n	8002196 <StartDefaultTask+0x13e>
		   dataMail = ret_mail.value.p;
 8002160:	f8d7 3530 	ldr.w	r3, [r7, #1328]	; 0x530
 8002164:	f8c7 353c 	str.w	r3, [r7, #1340]	; 0x53c
		   memcpy( &duty_cmd, dataMail, sizeof(DUTY_Command_TypeDef));
 8002168:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 800216c:	f44f 7284 	mov.w	r2, #264	; 0x108
 8002170:	f8d7 153c 	ldr.w	r1, [r7, #1340]	; 0x53c
 8002174:	4618      	mov	r0, r3
 8002176:	f010 fb3b 	bl	80127f0 <memcpy>
		   isNewDuty = TRUE;
 800217a:	2301      	movs	r3, #1
 800217c:	f887 357f 	strb.w	r3, [r7, #1407]	; 0x57f
		   osMailFree(commandMailHandle, dataMail);/* free memory allocated for mail */
 8002180:	4b79      	ldr	r3, [pc, #484]	; (8002368 <StartDefaultTask+0x310>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f8d7 153c 	ldr.w	r1, [r7, #1340]	; 0x53c
 8002188:	4618      	mov	r0, r3
 800218a:	f00c fff9 	bl	800f180 <osMailFree>
		   LOG_REPORT("Receive mail", __LINE__);
 800218e:	21f4      	movs	r1, #244	; 0xf4
 8002190:	4876      	ldr	r0, [pc, #472]	; (800236c <StartDefaultTask+0x314>)
 8002192:	f7ff faff 	bl	8001794 <LOG_REPORT>
	  }
	  if(isNewDuty) {
 8002196:	f897 357f 	ldrb.w	r3, [r7, #1407]	; 0x57f
 800219a:	2b00      	cmp	r3, #0
 800219c:	f000 80a5 	beq.w	80022ea <StartDefaultTask+0x292>
		  memset(respond, 0, 40);
 80021a0:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 80021a4:	2228      	movs	r2, #40	; 0x28
 80021a6:	2100      	movs	r1, #0
 80021a8:	4618      	mov	r0, r3
 80021aa:	f010 fb45 	bl	8012838 <memset>
		  switch( duty_cmd.robot_mode) {
 80021ae:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 80021b2:	781b      	ldrb	r3, [r3, #0]
 80021b4:	2b01      	cmp	r3, #1
 80021b6:	d01d      	beq.n	80021f4 <StartDefaultTask+0x19c>
 80021b8:	2b02      	cmp	r3, #2
 80021ba:	d048      	beq.n	800224e <StartDefaultTask+0x1f6>
 80021bc:	2b00      	cmp	r3, #0
 80021be:	f040 808c 	bne.w	80022da <StartDefaultTask+0x282>
		  case SCARA_MODE_STOP:
			  {
				  no_stop++;
 80021c2:	f8d7 3578 	ldr.w	r3, [r7, #1400]	; 0x578
 80021c6:	3301      	adds	r3, #1
 80021c8:	f8c7 3578 	str.w	r3, [r7, #1400]	; 0x578
				  current_mode	 = SCARA_MODE_STOP;
 80021cc:	2300      	movs	r3, #0
 80021ce:	f887 3557 	strb.w	r3, [r7, #1367]	; 0x557
				  respond_lenght = commandRespond(RPD_OK,
 80021d2:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 80021d6:	6859      	ldr	r1, [r3, #4]
 80021d8:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 80021dc:	4a64      	ldr	r2, [pc, #400]	; (8002370 <StartDefaultTask+0x318>)
 80021de:	2008      	movs	r0, #8
 80021e0:	f7ff fa88 	bl	80016f4 <commandRespond>
 80021e4:	f8c7 0564 	str.w	r0, [r7, #1380]	; 0x564
						  	  	  	  	  	  	  duty_cmd.id_command,
												  "Stop Now",
												  (char *)respond);
				  LOG_REPORT("ROBOT STOP !!!", __LINE__);
 80021e8:	f240 1101 	movw	r1, #257	; 0x101
 80021ec:	4861      	ldr	r0, [pc, #388]	; (8002374 <StartDefaultTask+0x31c>)
 80021ee:	f7ff fad1 	bl	8001794 <LOG_REPORT>
			  }
			  break;
 80021f2:	e077      	b.n	80022e4 <StartDefaultTask+0x28c>
		  case SCARA_MODE_SCAN:
			  {
				  if (SCARA_MODE_DUTY == current_mode && SCARA_DUTY_STATE_READY == current_state) {
 80021f4:	f897 3557 	ldrb.w	r3, [r7, #1367]	; 0x557
 80021f8:	2b02      	cmp	r3, #2
 80021fa:	d117      	bne.n	800222c <StartDefaultTask+0x1d4>
 80021fc:	f897 3556 	ldrb.w	r3, [r7, #1366]	; 0x556
 8002200:	2b00      	cmp	r3, #0
 8002202:	d113      	bne.n	800222c <StartDefaultTask+0x1d4>
					  no_scan++;
 8002204:	f8d7 3574 	ldr.w	r3, [r7, #1396]	; 0x574
 8002208:	3301      	adds	r3, #1
 800220a:	f8c7 3574 	str.w	r3, [r7, #1396]	; 0x574
					  current_mode = SCARA_MODE_SCAN;
 800220e:	2301      	movs	r3, #1
 8002210:	f887 3557 	strb.w	r3, [r7, #1367]	; 0x557
					  respond_lenght = commandRespond(RPD_OK,
 8002214:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 8002218:	6859      	ldr	r1, [r3, #4]
 800221a:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 800221e:	4a56      	ldr	r2, [pc, #344]	; (8002378 <StartDefaultTask+0x320>)
 8002220:	2008      	movs	r0, #8
 8002222:	f7ff fa67 	bl	80016f4 <commandRespond>
 8002226:	f8c7 0564 	str.w	r0, [r7, #1380]	; 0x564
													  "Busy",
													  (char *)respond);
					  LOG_REPORT("SCAN FAIL: BUSY", __LINE__);
				  }
			  }
			  break;
 800222a:	e05b      	b.n	80022e4 <StartDefaultTask+0x28c>
					  respond_lenght = commandRespond(RPD_ERROR,
 800222c:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 8002230:	6859      	ldr	r1, [r3, #4]
 8002232:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 8002236:	4a51      	ldr	r2, [pc, #324]	; (800237c <StartDefaultTask+0x324>)
 8002238:	2007      	movs	r0, #7
 800223a:	f7ff fa5b 	bl	80016f4 <commandRespond>
 800223e:	f8c7 0564 	str.w	r0, [r7, #1380]	; 0x564
					  LOG_REPORT("SCAN FAIL: BUSY", __LINE__);
 8002242:	f44f 7189 	mov.w	r1, #274	; 0x112
 8002246:	484e      	ldr	r0, [pc, #312]	; (8002380 <StartDefaultTask+0x328>)
 8002248:	f7ff faa4 	bl	8001794 <LOG_REPORT>
			  break;
 800224c:	e04a      	b.n	80022e4 <StartDefaultTask+0x28c>
		  case SCARA_MODE_DUTY:
			  {
				  no_duty++;
 800224e:	f8d7 3570 	ldr.w	r3, [r7, #1392]	; 0x570
 8002252:	3301      	adds	r3, #1
 8002254:	f8c7 3570 	str.w	r3, [r7, #1392]	; 0x570
				  if (SCARA_MODE_DUTY == current_mode && SCARA_DUTY_STATE_READY == current_state) {
 8002258:	f897 3557 	ldrb.w	r3, [r7, #1367]	; 0x557
 800225c:	2b02      	cmp	r3, #2
 800225e:	d125      	bne.n	80022ac <StartDefaultTask+0x254>
 8002260:	f897 3556 	ldrb.w	r3, [r7, #1366]	; 0x556
 8002264:	2b00      	cmp	r3, #0
 8002266:	d121      	bne.n	80022ac <StartDefaultTask+0x254>
					  if (scaraIsScanLimit()) {
 8002268:	f005 fa36 	bl	80076d8 <scaraIsScanLimit>
 800226c:	4603      	mov	r3, r0
 800226e:	2b00      	cmp	r3, #0
 8002270:	d006      	beq.n	8002280 <StartDefaultTask+0x228>
						  current_mode	 = SCARA_MODE_DUTY;
 8002272:	2302      	movs	r3, #2
 8002274:	f887 3557 	strb.w	r3, [r7, #1367]	; 0x557
						  current_state	 = SCARA_DUTY_STATE_INIT;
 8002278:	2301      	movs	r3, #1
 800227a:	f887 3556 	strb.w	r3, [r7, #1366]	; 0x556
					  if (scaraIsScanLimit()) {
 800227e:	e02b      	b.n	80022d8 <StartDefaultTask+0x280>
					  } else {
						  no_duty_fail++;
 8002280:	f8d7 3568 	ldr.w	r3, [r7, #1384]	; 0x568
 8002284:	3301      	adds	r3, #1
 8002286:	f8c7 3568 	str.w	r3, [r7, #1384]	; 0x568
						  respond_lenght = commandRespond(RPD_ERROR,
 800228a:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 800228e:	6859      	ldr	r1, [r3, #4]
 8002290:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 8002294:	4a3b      	ldr	r2, [pc, #236]	; (8002384 <StartDefaultTask+0x32c>)
 8002296:	2007      	movs	r0, #7
 8002298:	f7ff fa2c 	bl	80016f4 <commandRespond>
 800229c:	f8c7 0564 	str.w	r0, [r7, #1380]	; 0x564
						  							  	  duty_cmd.id_command,
														  "Has Not Scan Yet.",
														  (char *)respond);
						  LOG_REPORT("MOVE FAIL:NOT SCAN", __LINE__);
 80022a0:	f240 1123 	movw	r1, #291	; 0x123
 80022a4:	4838      	ldr	r0, [pc, #224]	; (8002388 <StartDefaultTask+0x330>)
 80022a6:	f7ff fa75 	bl	8001794 <LOG_REPORT>
					  if (scaraIsScanLimit()) {
 80022aa:	e015      	b.n	80022d8 <StartDefaultTask+0x280>
					  }
				  } else {
					  no_duty_fail++;
 80022ac:	f8d7 3568 	ldr.w	r3, [r7, #1384]	; 0x568
 80022b0:	3301      	adds	r3, #1
 80022b2:	f8c7 3568 	str.w	r3, [r7, #1384]	; 0x568
					  respond_lenght	= commandRespond(RPD_ERROR,
 80022b6:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 80022ba:	6859      	ldr	r1, [r3, #4]
 80022bc:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 80022c0:	4a32      	ldr	r2, [pc, #200]	; (800238c <StartDefaultTask+0x334>)
 80022c2:	2007      	movs	r0, #7
 80022c4:	f7ff fa16 	bl	80016f4 <commandRespond>
 80022c8:	f8c7 0564 	str.w	r0, [r7, #1380]	; 0x564
					  							  	  	  duty_cmd.id_command,
														  "Busy.",
														  (char *)respond);
					  LOG_REPORT("MOVE FAIL:BUSY", __LINE__);
 80022cc:	f240 112b 	movw	r1, #299	; 0x12b
 80022d0:	482f      	ldr	r0, [pc, #188]	; (8002390 <StartDefaultTask+0x338>)
 80022d2:	f7ff fa5f 	bl	8001794 <LOG_REPORT>
				  }
			  }
			  break;
 80022d6:	e005      	b.n	80022e4 <StartDefaultTask+0x28c>
 80022d8:	e004      	b.n	80022e4 <StartDefaultTask+0x28c>
		  default:
			  {
				  LOG_REPORT("CMD Error Mode !!!", __LINE__);
 80022da:	f240 1131 	movw	r1, #305	; 0x131
 80022de:	482d      	ldr	r0, [pc, #180]	; (8002394 <StartDefaultTask+0x33c>)
 80022e0:	f7ff fa58 	bl	8001794 <LOG_REPORT>
			  }
		  }
		  isNewDuty = FALSE;
 80022e4:	2300      	movs	r3, #0
 80022e6:	f887 357f 	strb.w	r3, [r7, #1407]	; 0x57f
	  }

	/* 3--- Execute Phase ---*/
	  switch( current_mode) {
 80022ea:	f897 3557 	ldrb.w	r3, [r7, #1367]	; 0x557
 80022ee:	2b01      	cmp	r3, #1
 80022f0:	d00b      	beq.n	800230a <StartDefaultTask+0x2b2>
 80022f2:	2b02      	cmp	r3, #2
 80022f4:	d010      	beq.n	8002318 <StartDefaultTask+0x2c0>
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	f040 8155 	bne.w	80025a6 <StartDefaultTask+0x54e>
	  case SCARA_MODE_STOP:
		  {
			  current_mode 	= SCARA_MODE_DUTY;
 80022fc:	2302      	movs	r3, #2
 80022fe:	f887 3557 	strb.w	r3, [r7, #1367]	; 0x557
			  current_state = SCARA_DUTY_STATE_READY;
 8002302:	2300      	movs	r3, #0
 8002304:	f887 3556 	strb.w	r3, [r7, #1366]	; 0x556
		  }
		  break;
 8002308:	e153      	b.n	80025b2 <StartDefaultTask+0x55a>
	  case SCARA_MODE_SCAN:
		  {
			  current_mode 	= SCARA_MODE_DUTY;
 800230a:	2302      	movs	r3, #2
 800230c:	f887 3557 	strb.w	r3, [r7, #1367]	; 0x557
			  current_state = SCARA_DUTY_STATE_READY;
 8002310:	2300      	movs	r3, #0
 8002312:	f887 3556 	strb.w	r3, [r7, #1366]	; 0x556
		  }
		  break;
 8002316:	e14c      	b.n	80025b2 <StartDefaultTask+0x55a>
	  case SCARA_MODE_DUTY:
		  {
			  switch (current_state){
 8002318:	f897 3556 	ldrb.w	r3, [r7, #1366]	; 0x556
 800231c:	2b03      	cmp	r3, #3
 800231e:	f200 813b 	bhi.w	8002598 <StartDefaultTask+0x540>
 8002322:	a201      	add	r2, pc, #4	; (adr r2, 8002328 <StartDefaultTask+0x2d0>)
 8002324:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002328:	08002339 	.word	0x08002339
 800232c:	08002399 	.word	0x08002399
 8002330:	0800246d 	.word	0x0800246d
 8002334:	08002535 	.word	0x08002535
			  case SCARA_DUTY_STATE_READY:
				  {
					  // Do nothing();
					  __NOP();
 8002338:	bf00      	nop
				  }
			  break;
 800233a:	e133      	b.n	80025a4 <StartDefaultTask+0x54c>
 800233c:	f3af 8000 	nop.w
 8002340:	40000000 	.word	0x40000000
 8002344:	bff0c152 	.word	0xbff0c152
 8002348:	40000000 	.word	0x40000000
 800234c:	3ff0c152 	.word	0x3ff0c152
 8002350:	080186ac 	.word	0x080186ac
 8002354:	20005d58 	.word	0x20005d58
 8002358:	40240000 	.word	0x40240000
 800235c:	20005e00 	.word	0x20005e00
 8002360:	20005c88 	.word	0x20005c88
 8002364:	20005cf0 	.word	0x20005cf0
 8002368:	200052e4 	.word	0x200052e4
 800236c:	080186cc 	.word	0x080186cc
 8002370:	080186dc 	.word	0x080186dc
 8002374:	080186e8 	.word	0x080186e8
 8002378:	080186f8 	.word	0x080186f8
 800237c:	08018704 	.word	0x08018704
 8002380:	0801870c 	.word	0x0801870c
 8002384:	0801871c 	.word	0x0801871c
 8002388:	08018730 	.word	0x08018730
 800238c:	08018744 	.word	0x08018744
 8002390:	0801874c 	.word	0x0801874c
 8002394:	0801875c 	.word	0x0801875c
			  case SCARA_DUTY_STATE_INIT:
				  {
					  SCARA_StatusTypeDef status;
					  status = scaraInitDuty(duty_cmd);
 8002398:	f507 6484 	add.w	r4, r7, #1056	; 0x420
 800239c:	4668      	mov	r0, sp
 800239e:	f104 0310 	add.w	r3, r4, #16
 80023a2:	22f8      	movs	r2, #248	; 0xf8
 80023a4:	4619      	mov	r1, r3
 80023a6:	f010 fa23 	bl	80127f0 <memcpy>
 80023aa:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80023ae:	f001 f90b 	bl	80035c8 <scaraInitDuty>
 80023b2:	4603      	mov	r3, r0
 80023b4:	f887 353a 	strb.w	r3, [r7, #1338]	; 0x53a
					  if ( SCARA_STATUS_OK == status) {
 80023b8:	f897 353a 	ldrb.w	r3, [r7, #1338]	; 0x53a
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d138      	bne.n	8002432 <StartDefaultTask+0x3da>
						  no_duty_success++;
 80023c0:	f8d7 356c 	ldr.w	r3, [r7, #1388]	; 0x56c
 80023c4:	3301      	adds	r3, #1
 80023c6:	f8c7 356c 	str.w	r3, [r7, #1388]	; 0x56c
						  current_state		= SCARA_DUTY_STATE_FLOW;
 80023ca:	2302      	movs	r3, #2
 80023cc:	f887 3556 	strb.w	r3, [r7, #1366]	; 0x556
						  run_time			= 0;
 80023d0:	f04f 0300 	mov.w	r3, #0
 80023d4:	f04f 0400 	mov.w	r4, #0
 80023d8:	f507 62a9 	add.w	r2, r7, #1352	; 0x548
 80023dc:	e9c2 3400 	strd	r3, r4, [r2]
						  // Respond
						  respond_lenght 	= commandRespond(RPD_OK,
 80023e0:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 80023e4:	6859      	ldr	r1, [r3, #4]
 80023e6:	f897 353a 	ldrb.w	r3, [r7, #1338]	; 0x53a
								  	  	  	  	  	  	  	  duty_cmd.id_command,
															  (char *)DETAIL_STATUS[status],
 80023ea:	4ab5      	ldr	r2, [pc, #724]	; (80026c0 <StartDefaultTask+0x668>)
 80023ec:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
						  respond_lenght 	= commandRespond(RPD_OK,
 80023f0:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 80023f4:	2008      	movs	r0, #8
 80023f6:	f7ff f97d 	bl	80016f4 <commandRespond>
 80023fa:	f8c7 0564 	str.w	r0, [r7, #1380]	; 0x564
															  (char *)respond);
						  scaraPosition2String((char *)position, positionCurrent);
 80023fe:	4cb1      	ldr	r4, [pc, #708]	; (80026c4 <StartDefaultTask+0x66c>)
 8002400:	f507 755c 	add.w	r5, r7, #880	; 0x370
 8002404:	4668      	mov	r0, sp
 8002406:	f104 0308 	add.w	r3, r4, #8
 800240a:	2260      	movs	r2, #96	; 0x60
 800240c:	4619      	mov	r1, r3
 800240e:	f010 f9ef 	bl	80127f0 <memcpy>
 8002412:	e894 000c 	ldmia.w	r4, {r2, r3}
 8002416:	4628      	mov	r0, r5
 8002418:	f005 f996 	bl	8007748 <scaraPosition2String>
						  // Start Inform
						  infor_lenght 		= commandRespond(RPD_START,
 800241c:	f507 7337 	add.w	r3, r7, #732	; 0x2dc
 8002420:	f507 725c 	add.w	r2, r7, #880	; 0x370
 8002424:	2100      	movs	r1, #0
 8002426:	2003      	movs	r0, #3
 8002428:	f7ff f964 	bl	80016f4 <commandRespond>
 800242c:	f8c7 0560 	str.w	r0, [r7, #1376]	; 0x560
															  (char *)DETAIL_STATUS[status],
															  (char *)respond);
						  LOG_REPORT("INIT FAIL", __LINE__);
					  }
				  }
			  break;
 8002430:	e0b8      	b.n	80025a4 <StartDefaultTask+0x54c>
						  no_duty_fail++;
 8002432:	f8d7 3568 	ldr.w	r3, [r7, #1384]	; 0x568
 8002436:	3301      	adds	r3, #1
 8002438:	f8c7 3568 	str.w	r3, [r7, #1384]	; 0x568
						  current_state 	= SCARA_DUTY_STATE_READY;
 800243c:	2300      	movs	r3, #0
 800243e:	f887 3556 	strb.w	r3, [r7, #1366]	; 0x556
						  respond_lenght	= commandRespond(RPD_ERROR,
 8002442:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 8002446:	6859      	ldr	r1, [r3, #4]
 8002448:	f897 353a 	ldrb.w	r3, [r7, #1338]	; 0x53a
															  (char *)DETAIL_STATUS[status],
 800244c:	4a9c      	ldr	r2, [pc, #624]	; (80026c0 <StartDefaultTask+0x668>)
 800244e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
						  respond_lenght	= commandRespond(RPD_ERROR,
 8002452:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 8002456:	2007      	movs	r0, #7
 8002458:	f7ff f94c 	bl	80016f4 <commandRespond>
 800245c:	f8c7 0564 	str.w	r0, [r7, #1380]	; 0x564
						  LOG_REPORT("INIT FAIL", __LINE__);
 8002460:	f44f 71b4 	mov.w	r1, #360	; 0x168
 8002464:	4898      	ldr	r0, [pc, #608]	; (80026c8 <StartDefaultTask+0x670>)
 8002466:	f7ff f995 	bl	8001794 <LOG_REPORT>
			  break;
 800246a:	e09b      	b.n	80025a4 <StartDefaultTask+0x54c>
			  case SCARA_DUTY_STATE_FLOW:
				  {
					  SCARA_StatusTypeDef status;
					  // Increase run time
					  run_time += T_SAMPLING;
 800246c:	a392      	add	r3, pc, #584	; (adr r3, 80026b8 <StartDefaultTask+0x660>)
 800246e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002472:	f507 61a9 	add.w	r1, r7, #1352	; 0x548
 8002476:	e9d1 0100 	ldrd	r0, r1, [r1]
 800247a:	f7fd ff17 	bl	80002ac <__adddf3>
 800247e:	4603      	mov	r3, r0
 8002480:	460c      	mov	r4, r1
 8002482:	f507 62a9 	add.w	r2, r7, #1352	; 0x548
 8002486:	e9c2 3400 	strd	r3, r4, [r2]
					  // Check Time Out
					  if (scaraIsFinish(run_time)) {
 800248a:	f507 63a9 	add.w	r3, r7, #1352	; 0x548
 800248e:	ed93 0b00 	vldr	d0, [r3]
 8002492:	f005 f92d 	bl	80076f0 <scaraIsFinish>
 8002496:	4603      	mov	r3, r0
 8002498:	2b00      	cmp	r3, #0
 800249a:	d003      	beq.n	80024a4 <StartDefaultTask+0x44c>
						  current_state = SCARA_DUTY_STATE_FINISH;// Work Done
 800249c:	2303      	movs	r3, #3
 800249e:	f887 3556 	strb.w	r3, [r7, #1366]	; 0x556
															(char *)infor);
							  LOG_REPORT("STOP", __LINE__);
						  }
					  }
				  }
			  break;
 80024a2:	e07f      	b.n	80025a4 <StartDefaultTask+0x54c>
						  status = scaraFlowDuty(run_time , &positionNext, positionCurrent);
 80024a4:	4c87      	ldr	r4, [pc, #540]	; (80026c4 <StartDefaultTask+0x66c>)
 80024a6:	4668      	mov	r0, sp
 80024a8:	f104 0308 	add.w	r3, r4, #8
 80024ac:	2260      	movs	r2, #96	; 0x60
 80024ae:	4619      	mov	r1, r3
 80024b0:	f010 f99e 	bl	80127f0 <memcpy>
 80024b4:	e894 000c 	ldmia.w	r4, {r2, r3}
 80024b8:	4884      	ldr	r0, [pc, #528]	; (80026cc <StartDefaultTask+0x674>)
 80024ba:	f507 61a9 	add.w	r1, r7, #1352	; 0x548
 80024be:	ed91 0b00 	vldr	d0, [r1]
 80024c2:	f003 fb6b 	bl	8005b9c <scaraFlowDuty>
 80024c6:	4603      	mov	r3, r0
 80024c8:	f887 353b 	strb.w	r3, [r7, #1339]	; 0x53b
						  if ( SCARA_STATUS_OK == status) {
 80024cc:	f897 353b 	ldrb.w	r3, [r7, #1339]	; 0x53b
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d119      	bne.n	8002508 <StartDefaultTask+0x4b0>
							  scaraPosition2String((char *)position, positionCurrent);
 80024d4:	4c7b      	ldr	r4, [pc, #492]	; (80026c4 <StartDefaultTask+0x66c>)
 80024d6:	f507 755c 	add.w	r5, r7, #880	; 0x370
 80024da:	4668      	mov	r0, sp
 80024dc:	f104 0308 	add.w	r3, r4, #8
 80024e0:	2260      	movs	r2, #96	; 0x60
 80024e2:	4619      	mov	r1, r3
 80024e4:	f010 f984 	bl	80127f0 <memcpy>
 80024e8:	e894 000c 	ldmia.w	r4, {r2, r3}
 80024ec:	4628      	mov	r0, r5
 80024ee:	f005 f92b 	bl	8007748 <scaraPosition2String>
							  infor_lenght = commandRespond(RPD_RUNNING,
 80024f2:	f507 7337 	add.w	r3, r7, #732	; 0x2dc
 80024f6:	f507 725c 	add.w	r2, r7, #880	; 0x370
 80024fa:	2100      	movs	r1, #0
 80024fc:	2004      	movs	r0, #4
 80024fe:	f7ff f8f9 	bl	80016f4 <commandRespond>
 8002502:	f8c7 0560 	str.w	r0, [r7, #1376]	; 0x560
			  break;
 8002506:	e04d      	b.n	80025a4 <StartDefaultTask+0x54c>
							  current_state = SCARA_DUTY_STATE_FINISH;
 8002508:	2303      	movs	r3, #3
 800250a:	f887 3556 	strb.w	r3, [r7, #1366]	; 0x556
							  infor_lenght = commandRespond(RPD_STOP,
 800250e:	f897 353b 	ldrb.w	r3, [r7, #1339]	; 0x53b
															(char *)DETAIL_STATUS[status],
 8002512:	4a6b      	ldr	r2, [pc, #428]	; (80026c0 <StartDefaultTask+0x668>)
 8002514:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
							  infor_lenght = commandRespond(RPD_STOP,
 8002518:	f507 7337 	add.w	r3, r7, #732	; 0x2dc
 800251c:	2100      	movs	r1, #0
 800251e:	2006      	movs	r0, #6
 8002520:	f7ff f8e8 	bl	80016f4 <commandRespond>
 8002524:	f8c7 0560 	str.w	r0, [r7, #1376]	; 0x560
							  LOG_REPORT("STOP", __LINE__);
 8002528:	f44f 71c3 	mov.w	r1, #390	; 0x186
 800252c:	4868      	ldr	r0, [pc, #416]	; (80026d0 <StartDefaultTask+0x678>)
 800252e:	f7ff f931 	bl	8001794 <LOG_REPORT>
			  break;
 8002532:	e037      	b.n	80025a4 <StartDefaultTask+0x54c>
			  case SCARA_DUTY_STATE_FINISH:
				  {
					  current_state = SCARA_DUTY_STATE_READY;
 8002534:	2300      	movs	r3, #0
 8002536:	f887 3556 	strb.w	r3, [r7, #1366]	; 0x556
					  positionNext.t = 0;
 800253a:	4a64      	ldr	r2, [pc, #400]	; (80026cc <StartDefaultTask+0x674>)
 800253c:	f04f 0300 	mov.w	r3, #0
 8002540:	f04f 0400 	mov.w	r4, #0
 8002544:	e9c2 3406 	strd	r3, r4, [r2, #24]
					  positionNext.total_time = 0;
 8002548:	4a60      	ldr	r2, [pc, #384]	; (80026cc <StartDefaultTask+0x674>)
 800254a:	f04f 0300 	mov.w	r3, #0
 800254e:	f04f 0400 	mov.w	r4, #0
 8002552:	e9c2 3408 	strd	r3, r4, [r2, #32]
					  positionNext.q = 0;
 8002556:	4a5d      	ldr	r2, [pc, #372]	; (80026cc <StartDefaultTask+0x674>)
 8002558:	f04f 0300 	mov.w	r3, #0
 800255c:	f04f 0400 	mov.w	r4, #0
 8002560:	e9c2 3400 	strd	r3, r4, [r2]
					  // Done Inform
					  scaraPosition2String((char *)position, positionCurrent);
 8002564:	4c57      	ldr	r4, [pc, #348]	; (80026c4 <StartDefaultTask+0x66c>)
 8002566:	f507 755c 	add.w	r5, r7, #880	; 0x370
 800256a:	4668      	mov	r0, sp
 800256c:	f104 0308 	add.w	r3, r4, #8
 8002570:	2260      	movs	r2, #96	; 0x60
 8002572:	4619      	mov	r1, r3
 8002574:	f010 f93c 	bl	80127f0 <memcpy>
 8002578:	e894 000c 	ldmia.w	r4, {r2, r3}
 800257c:	4628      	mov	r0, r5
 800257e:	f005 f8e3 	bl	8007748 <scaraPosition2String>
					  infor_lenght 		= commandRespond(RPD_DONE,
 8002582:	f507 7337 	add.w	r3, r7, #732	; 0x2dc
 8002586:	f507 725c 	add.w	r2, r7, #880	; 0x370
 800258a:	2100      	movs	r1, #0
 800258c:	2005      	movs	r0, #5
 800258e:	f7ff f8b1 	bl	80016f4 <commandRespond>
 8002592:	f8c7 0560 	str.w	r0, [r7, #1376]	; 0x560
	  	  	  	  	  	  	  	  	  	  	  	  	  	 0,
														 (char *)position,
														 (char *)infor);
				  }
			  break;
 8002596:	e005      	b.n	80025a4 <StartDefaultTask+0x54c>
			  default:
				  {
					  LOG_REPORT("ERROR STATE !!!", __LINE__);
 8002598:	f240 119b 	movw	r1, #411	; 0x19b
 800259c:	484d      	ldr	r0, [pc, #308]	; (80026d4 <StartDefaultTask+0x67c>)
 800259e:	f7ff f8f9 	bl	8001794 <LOG_REPORT>
					  while(1);
 80025a2:	e7fe      	b.n	80025a2 <StartDefaultTask+0x54a>
				  }
			  }

		  }
		  break;
 80025a4:	e005      	b.n	80025b2 <StartDefaultTask+0x55a>
	  default:
		  {
			  LOG_REPORT("ERROR MODE !!!", __LINE__);
 80025a6:	f44f 71d2 	mov.w	r1, #420	; 0x1a4
 80025aa:	484b      	ldr	r0, [pc, #300]	; (80026d8 <StartDefaultTask+0x680>)
 80025ac:	f7ff f8f2 	bl	8001794 <LOG_REPORT>
			  while(1);
 80025b0:	e7fe      	b.n	80025b0 <StartDefaultTask+0x558>
		  }
	  }

	  /* 4--- Send to PC Phase ---*/
	  // Check buffer from USB task
	  osMutexWait(usbTxMutexHandle, osWaitForever);
 80025b2:	4b4a      	ldr	r3, [pc, #296]	; (80026dc <StartDefaultTask+0x684>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f04f 31ff 	mov.w	r1, #4294967295
 80025ba:	4618      	mov	r0, r3
 80025bc:	f00c fb3c 	bl	800ec38 <osMutexWait>
	  task_usb_lenght = ringBuff_PopArray(&cmd_tx_ringbuff, task_usb, RINGBUFFER_SIZE);
 80025c0:	f507 7311 	add.w	r3, r7, #580	; 0x244
 80025c4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80025c8:	4619      	mov	r1, r3
 80025ca:	4845      	ldr	r0, [pc, #276]	; (80026e0 <StartDefaultTask+0x688>)
 80025cc:	f000 ff63 	bl	8003496 <ringBuff_PopArray>
 80025d0:	f8c7 0544 	str.w	r0, [r7, #1348]	; 0x544
	  osMutexRelease(usbTxMutexHandle);
 80025d4:	4b41      	ldr	r3, [pc, #260]	; (80026dc <StartDefaultTask+0x684>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4618      	mov	r0, r3
 80025da:	f00c fb7b 	bl	800ecd4 <osMutexRelease>
	  // Intergrate to 1 buffer
	  if (respond_lenght > 0) {
 80025de:	f8d7 3564 	ldr.w	r3, [r7, #1380]	; 0x564
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	dd13      	ble.n	800260e <StartDefaultTask+0x5b6>
		  respond_packed_lenght = packPayload(respond, respond_packed, respond_lenght);
 80025e6:	f507 7104 	add.w	r1, r7, #528	; 0x210
 80025ea:	f507 737e 	add.w	r3, r7, #1016	; 0x3f8
 80025ee:	f8d7 2564 	ldr.w	r2, [r7, #1380]	; 0x564
 80025f2:	4618      	mov	r0, r3
 80025f4:	f7ff fbc0 	bl	8001d78 <packPayload>
 80025f8:	f8c7 055c 	str.w	r0, [r7, #1372]	; 0x55c
		  memcpy(usb_buff, respond_packed, respond_packed_lenght);
 80025fc:	f8d7 255c 	ldr.w	r2, [r7, #1372]	; 0x55c
 8002600:	f507 7104 	add.w	r1, r7, #528	; 0x210
 8002604:	f107 0318 	add.w	r3, r7, #24
 8002608:	4618      	mov	r0, r3
 800260a:	f010 f8f1 	bl	80127f0 <memcpy>
	  }
	  if (task_usb_lenght > 0) {
 800260e:	f8d7 3544 	ldr.w	r3, [r7, #1348]	; 0x544
 8002612:	2b00      	cmp	r3, #0
 8002614:	dd0b      	ble.n	800262e <StartDefaultTask+0x5d6>
		  memcpy(usb_buff + respond_packed_lenght, task_usb, task_usb_lenght);
 8002616:	f8d7 355c 	ldr.w	r3, [r7, #1372]	; 0x55c
 800261a:	f107 0218 	add.w	r2, r7, #24
 800261e:	4413      	add	r3, r2
 8002620:	f8d7 2544 	ldr.w	r2, [r7, #1348]	; 0x544
 8002624:	f507 7111 	add.w	r1, r7, #580	; 0x244
 8002628:	4618      	mov	r0, r3
 800262a:	f010 f8e1 	bl	80127f0 <memcpy>
	  }
	  if (infor_lenght > 0) {
 800262e:	f8d7 3560 	ldr.w	r3, [r7, #1376]	; 0x560
 8002632:	2b00      	cmp	r3, #0
 8002634:	dd19      	ble.n	800266a <StartDefaultTask+0x612>
		  infor_packed_lenght 	= packPayload(infor, infor_packed, infor_lenght);
 8002636:	f507 71bc 	add.w	r1, r7, #376	; 0x178
 800263a:	f507 7337 	add.w	r3, r7, #732	; 0x2dc
 800263e:	f8d7 2560 	ldr.w	r2, [r7, #1376]	; 0x560
 8002642:	4618      	mov	r0, r3
 8002644:	f7ff fb98 	bl	8001d78 <packPayload>
 8002648:	f8c7 0558 	str.w	r0, [r7, #1368]	; 0x558
		  memcpy(usb_buff + respond_packed_lenght + task_usb_lenght, infor_packed, infor_packed_lenght);
 800264c:	f8d7 255c 	ldr.w	r2, [r7, #1372]	; 0x55c
 8002650:	f8d7 3544 	ldr.w	r3, [r7, #1348]	; 0x544
 8002654:	4413      	add	r3, r2
 8002656:	f107 0218 	add.w	r2, r7, #24
 800265a:	4413      	add	r3, r2
 800265c:	f8d7 2558 	ldr.w	r2, [r7, #1368]	; 0x558
 8002660:	f507 71bc 	add.w	r1, r7, #376	; 0x178
 8002664:	4618      	mov	r0, r3
 8002666:	f010 f8c3 	bl	80127f0 <memcpy>
	  }
	  usb_lenght = respond_packed_lenght + task_usb_lenght + infor_packed_lenght;
 800266a:	f8d7 255c 	ldr.w	r2, [r7, #1372]	; 0x55c
 800266e:	f8d7 3544 	ldr.w	r3, [r7, #1348]	; 0x544
 8002672:	4413      	add	r3, r2
 8002674:	f8d7 2558 	ldr.w	r2, [r7, #1368]	; 0x558
 8002678:	4413      	add	r3, r2
 800267a:	f8c7 3540 	str.w	r3, [r7, #1344]	; 0x540
	  // Send through USB
	  if (usb_lenght > 0) {
 800267e:	f8d7 3540 	ldr.w	r3, [r7, #1344]	; 0x540
 8002682:	2b00      	cmp	r3, #0
 8002684:	dd08      	ble.n	8002698 <StartDefaultTask+0x640>
		  CDC_Transmit_FS(usb_buff, (uint16_t)usb_lenght);
 8002686:	f8d7 3540 	ldr.w	r3, [r7, #1344]	; 0x540
 800268a:	b29a      	uxth	r2, r3
 800268c:	f107 0318 	add.w	r3, r7, #24
 8002690:	4611      	mov	r1, r2
 8002692:	4618      	mov	r0, r3
 8002694:	f00f fc3e 	bl	8011f14 <CDC_Transmit_FS>
	  }

	  /* 5--- Update ---*/
	  scaraSetMode(current_mode);
 8002698:	f897 3557 	ldrb.w	r3, [r7, #1367]	; 0x557
 800269c:	4618      	mov	r0, r3
 800269e:	f004 fff3 	bl	8007688 <scaraSetMode>
	  scaraSetDutyState(current_state);
 80026a2:	f897 3556 	ldrb.w	r3, [r7, #1366]	; 0x556
 80026a6:	4618      	mov	r0, r3
 80026a8:	f004 ffce 	bl	8007648 <scaraSetDutyState>

    osDelay(1);
 80026ac:	2001      	movs	r0, #1
 80026ae:	f00c fa0a 	bl	800eac6 <osDelay>
	  osSignalWait(0x01, osWaitForever); // Very Important
 80026b2:	e520      	b.n	80020f6 <StartDefaultTask+0x9e>
 80026b4:	f3af 8000 	nop.w
 80026b8:	40000000 	.word	0x40000000
 80026bc:	3f847ae1 	.word	0x3f847ae1
 80026c0:	20000c80 	.word	0x20000c80
 80026c4:	20005cf0 	.word	0x20005cf0
 80026c8:	08018770 	.word	0x08018770
 80026cc:	20005d58 	.word	0x20005d58
 80026d0:	0801877c 	.word	0x0801877c
 80026d4:	08018784 	.word	0x08018784
 80026d8:	08018794 	.word	0x08018794
 80026dc:	200052e0 	.word	0x200052e0
 80026e0:	20000460 	.word	0x20000460

080026e4 <Start_USB_RX_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_USB_RX_Task */
void Start_USB_RX_Task(void const * argument)
{
 80026e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80026e6:	f2ad 4d04 	subw	sp, sp, #1028	; 0x404
 80026ea:	af42      	add	r7, sp, #264	; 0x108
 80026ec:	1d3b      	adds	r3, r7, #4
 80026ee:	6018      	str	r0, [r3, #0]
	uint8_t				respond[145];
	uint8_t				message[150];
	int32_t				respond_lenght;
	int32_t				message_lenght;

	no_duty	 = 0;
 80026f0:	2300      	movs	r3, #0
 80026f2:	f8c7 32f0 	str.w	r3, [r7, #752]	; 0x2f0
	no_other = 0;
 80026f6:	2300      	movs	r3, #0
 80026f8:	f8c7 32f4 	str.w	r3, [r7, #756]	; 0x2f4

  /* Infinite loop */
  for(;;)
  {
	  for(;;) {
		  distance = ringBuff_DistanceOf(&usb_rx_ringbuff, END_CHAR);
 80026fc:	2129      	movs	r1, #41	; 0x29
 80026fe:	4884      	ldr	r0, [pc, #528]	; (8002910 <Start_USB_RX_Task+0x22c>)
 8002700:	f000 feea 	bl	80034d8 <ringBuff_DistanceOf>
 8002704:	f8c7 02e8 	str.w	r0, [r7, #744]	; 0x2e8
		  if ( -1 != distance ) {
 8002708:	f8d7 32e8 	ldr.w	r3, [r7, #744]	; 0x2e8
 800270c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002710:	d0f4      	beq.n	80026fc <Start_USB_RX_Task+0x18>
 8002712:	466b      	mov	r3, sp
 8002714:	461e      	mov	r6, r3
			  LOG_REPORT("NEW PACKET", __LINE__);
 8002716:	f240 11e9 	movw	r1, #489	; 0x1e9
 800271a:	487e      	ldr	r0, [pc, #504]	; (8002914 <Start_USB_RX_Task+0x230>)
 800271c:	f7ff f83a 	bl	8001794 <LOG_REPORT>
			  uint8_t temp[distance+1];
 8002720:	f8d7 32e8 	ldr.w	r3, [r7, #744]	; 0x2e8
 8002724:	1c58      	adds	r0, r3, #1
 8002726:	1e43      	subs	r3, r0, #1
 8002728:	f8c7 32e4 	str.w	r3, [r7, #740]	; 0x2e4
 800272c:	4603      	mov	r3, r0
 800272e:	4619      	mov	r1, r3
 8002730:	f04f 0200 	mov.w	r2, #0
 8002734:	f04f 0300 	mov.w	r3, #0
 8002738:	f04f 0400 	mov.w	r4, #0
 800273c:	00d4      	lsls	r4, r2, #3
 800273e:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8002742:	00cb      	lsls	r3, r1, #3
 8002744:	4603      	mov	r3, r0
 8002746:	4619      	mov	r1, r3
 8002748:	f04f 0200 	mov.w	r2, #0
 800274c:	f04f 0300 	mov.w	r3, #0
 8002750:	f04f 0400 	mov.w	r4, #0
 8002754:	00d4      	lsls	r4, r2, #3
 8002756:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800275a:	00cb      	lsls	r3, r1, #3
 800275c:	4603      	mov	r3, r0
 800275e:	3307      	adds	r3, #7
 8002760:	08db      	lsrs	r3, r3, #3
 8002762:	00db      	lsls	r3, r3, #3
 8002764:	ebad 0d03 	sub.w	sp, sp, r3
 8002768:	ab42      	add	r3, sp, #264	; 0x108
 800276a:	3300      	adds	r3, #0
 800276c:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0
			  int32_t ret;
			  ringBuff_PopArray(&usb_rx_ringbuff, temp, distance + 1);
 8002770:	f8d7 12e0 	ldr.w	r1, [r7, #736]	; 0x2e0
 8002774:	f8d7 32e8 	ldr.w	r3, [r7, #744]	; 0x2e8
 8002778:	3301      	adds	r3, #1
 800277a:	461a      	mov	r2, r3
 800277c:	4864      	ldr	r0, [pc, #400]	; (8002910 <Start_USB_RX_Task+0x22c>)
 800277e:	f000 fe8a 	bl	8003496 <ringBuff_PopArray>
			  ret = unPackPayload(temp, distance + 1);
 8002782:	f8d7 22e0 	ldr.w	r2, [r7, #736]	; 0x2e0
 8002786:	f8d7 32e8 	ldr.w	r3, [r7, #744]	; 0x2e8
 800278a:	3301      	adds	r3, #1
 800278c:	4619      	mov	r1, r3
 800278e:	4610      	mov	r0, r2
 8002790:	f7ff fb5c 	bl	8001e4c <unPackPayload>
 8002794:	f8c7 02dc 	str.w	r0, [r7, #732]	; 0x2dc
			  if( -1 == ret) {
 8002798:	f8d7 32dc 	ldr.w	r3, [r7, #732]	; 0x2dc
 800279c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027a0:	d105      	bne.n	80027ae <Start_USB_RX_Task+0xca>
				  LOG_REPORT("UNPACK FAIL", __LINE__);
 80027a2:	f240 11ef 	movw	r1, #495	; 0x1ef
 80027a6:	485c      	ldr	r0, [pc, #368]	; (8002918 <Start_USB_RX_Task+0x234>)
 80027a8:	f7fe fff4 	bl	8001794 <LOG_REPORT>
 80027ac:	e0ae      	b.n	800290c <Start_USB_RX_Task+0x228>
			  } else {
				  LOG_REPORT("UNPACK SUCCESS", __LINE__);
 80027ae:	f240 11f1 	movw	r1, #497	; 0x1f1
 80027b2:	485a      	ldr	r0, [pc, #360]	; (800291c <Start_USB_RX_Task+0x238>)
 80027b4:	f7fe ffee 	bl	8001794 <LOG_REPORT>
				  LOG_REPORT((char*) temp, __LINE__);
 80027b8:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 80027bc:	f44f 71f9 	mov.w	r1, #498	; 0x1f2
 80027c0:	4618      	mov	r0, r3
 80027c2:	f7fe ffe7 	bl	8001794 <LOG_REPORT>
				  cmd_type = commandRead(temp, &id_command, &duty_cmd);
 80027c6:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 80027ca:	f507 72e0 	add.w	r2, r7, #448	; 0x1c0
 80027ce:	f507 7132 	add.w	r1, r7, #712	; 0x2c8
 80027d2:	4618      	mov	r0, r3
 80027d4:	f7fe fbe8 	bl	8000fa8 <commandRead>
 80027d8:	4603      	mov	r3, r0
 80027da:	f887 32db 	strb.w	r3, [r7, #731]	; 0x2db
				  memset(detail, 0, sizeof(detail));
 80027de:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80027e2:	2287      	movs	r2, #135	; 0x87
 80027e4:	2100      	movs	r1, #0
 80027e6:	4618      	mov	r0, r3
 80027e8:	f010 f826 	bl	8012838 <memset>
				  rpd_type = commandReply(cmd_type, duty_cmd, detail);
 80027ec:	f507 74e0 	add.w	r4, r7, #448	; 0x1c0
 80027f0:	f897 52db 	ldrb.w	r5, [r7, #731]	; 0x2db
 80027f4:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80027f8:	9340      	str	r3, [sp, #256]	; 0x100
 80027fa:	4668      	mov	r0, sp
 80027fc:	f104 0308 	add.w	r3, r4, #8
 8002800:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002804:	4619      	mov	r1, r3
 8002806:	f00f fff3 	bl	80127f0 <memcpy>
 800280a:	e894 000c 	ldmia.w	r4, {r2, r3}
 800280e:	4628      	mov	r0, r5
 8002810:	f7fe fe44 	bl	800149c <commandReply>
 8002814:	4603      	mov	r3, r0
 8002816:	f887 32da 	strb.w	r3, [r7, #730]	; 0x2da

				  if ( RPD_DUTY == rpd_type) {
 800281a:	f897 32da 	ldrb.w	r3, [r7, #730]	; 0x2da
 800281e:	2b09      	cmp	r3, #9
 8002820:	d131      	bne.n	8002886 <Start_USB_RX_Task+0x1a2>
					  no_duty++;
 8002822:	f8d7 32f0 	ldr.w	r3, [r7, #752]	; 0x2f0
 8002826:	3301      	adds	r3, #1
 8002828:	f8c7 32f0 	str.w	r3, [r7, #752]	; 0x2f0
					  DUTY_Command_TypeDef *dataMail;
					  dataMail = NULL;
 800282c:	2300      	movs	r3, #0
 800282e:	f8c7 32ec 	str.w	r3, [r7, #748]	; 0x2ec
					  // Wait allocate
					  while (dataMail == NULL) {
 8002832:	e008      	b.n	8002846 <Start_USB_RX_Task+0x162>
						  dataMail = osMailAlloc(commandMailHandle, osWaitForever);
 8002834:	4b3a      	ldr	r3, [pc, #232]	; (8002920 <Start_USB_RX_Task+0x23c>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f04f 31ff 	mov.w	r1, #4294967295
 800283c:	4618      	mov	r0, r3
 800283e:	f00c fbd7 	bl	800eff0 <osMailAlloc>
 8002842:	f8c7 02ec 	str.w	r0, [r7, #748]	; 0x2ec
					  while (dataMail == NULL) {
 8002846:	f8d7 32ec 	ldr.w	r3, [r7, #748]	; 0x2ec
 800284a:	2b00      	cmp	r3, #0
 800284c:	d0f2      	beq.n	8002834 <Start_USB_RX_Task+0x150>
					  }
					  memcpy( dataMail, &duty_cmd, sizeof(DUTY_Command_TypeDef));
 800284e:	f507 73e0 	add.w	r3, r7, #448	; 0x1c0
 8002852:	f44f 7284 	mov.w	r2, #264	; 0x108
 8002856:	4619      	mov	r1, r3
 8002858:	f8d7 02ec 	ldr.w	r0, [r7, #748]	; 0x2ec
 800285c:	f00f ffc8 	bl	80127f0 <memcpy>
					  osStatus result;
					  result = osMailPut(commandMailHandle, dataMail);
 8002860:	4b2f      	ldr	r3, [pc, #188]	; (8002920 <Start_USB_RX_Task+0x23c>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f8d7 12ec 	ldr.w	r1, [r7, #748]	; 0x2ec
 8002868:	4618      	mov	r0, r3
 800286a:	f00c fbd7 	bl	800f01c <osMailPut>
 800286e:	f8c7 02cc 	str.w	r0, [r7, #716]	; 0x2cc
					  if (osOK == result) {
 8002872:	f8d7 32cc 	ldr.w	r3, [r7, #716]	; 0x2cc
 8002876:	2b00      	cmp	r3, #0
 8002878:	d148      	bne.n	800290c <Start_USB_RX_Task+0x228>
						  LOG_REPORT("DUTY SEND", __LINE__);
 800287a:	f240 2103 	movw	r1, #515	; 0x203
 800287e:	4829      	ldr	r0, [pc, #164]	; (8002924 <Start_USB_RX_Task+0x240>)
 8002880:	f7fe ff88 	bl	8001794 <LOG_REPORT>
 8002884:	e042      	b.n	800290c <Start_USB_RX_Task+0x228>
					  }

				  } else {
					  no_other++;
 8002886:	f8d7 32f4 	ldr.w	r3, [r7, #756]	; 0x2f4
 800288a:	3301      	adds	r3, #1
 800288c:	f8c7 32f4 	str.w	r3, [r7, #756]	; 0x2f4
					  memset(respond, 0, sizeof(respond));
 8002890:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002894:	2291      	movs	r2, #145	; 0x91
 8002896:	2100      	movs	r1, #0
 8002898:	4618      	mov	r0, r3
 800289a:	f00f ffcd 	bl	8012838 <memset>
					  memset(message, 0, sizeof(message));
 800289e:	f107 030c 	add.w	r3, r7, #12
 80028a2:	2296      	movs	r2, #150	; 0x96
 80028a4:	2100      	movs	r1, #0
 80028a6:	4618      	mov	r0, r3
 80028a8:	f00f ffc6 	bl	8012838 <memset>
					  respond_lenght	= commandRespond(rpd_type, id_command,
 80028ac:	f8d7 12c8 	ldr.w	r1, [r7, #712]	; 0x2c8
 80028b0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80028b4:	f507 729c 	add.w	r2, r7, #312	; 0x138
 80028b8:	f897 02da 	ldrb.w	r0, [r7, #730]	; 0x2da
 80028bc:	f7fe ff1a 	bl	80016f4 <commandRespond>
 80028c0:	f8c7 02d4 	str.w	r0, [r7, #724]	; 0x2d4
							  	  	  	  (char *)detail,
										  (char *)respond);
					  message_lenght	= packPayload(respond, message, respond_lenght);
 80028c4:	f107 010c 	add.w	r1, r7, #12
 80028c8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80028cc:	f8d7 22d4 	ldr.w	r2, [r7, #724]	; 0x2d4
 80028d0:	4618      	mov	r0, r3
 80028d2:	f7ff fa51 	bl	8001d78 <packPayload>
 80028d6:	f8c7 02d0 	str.w	r0, [r7, #720]	; 0x2d0
					  // Mutex
					  osMutexWait(usbTxMutexHandle, osWaitForever);
 80028da:	4b13      	ldr	r3, [pc, #76]	; (8002928 <Start_USB_RX_Task+0x244>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f04f 31ff 	mov.w	r1, #4294967295
 80028e2:	4618      	mov	r0, r3
 80028e4:	f00c f9a8 	bl	800ec38 <osMutexWait>
					  ringBuff_PushArray(&cmd_tx_ringbuff, message, message_lenght);
 80028e8:	f107 030c 	add.w	r3, r7, #12
 80028ec:	f8d7 22d0 	ldr.w	r2, [r7, #720]	; 0x2d0
 80028f0:	4619      	mov	r1, r3
 80028f2:	480e      	ldr	r0, [pc, #56]	; (800292c <Start_USB_RX_Task+0x248>)
 80028f4:	f000 fda7 	bl	8003446 <ringBuff_PushArray>
					  LOG_REPORT("ADD RINGBUFF", __LINE__);
 80028f8:	f240 2111 	movw	r1, #529	; 0x211
 80028fc:	480c      	ldr	r0, [pc, #48]	; (8002930 <Start_USB_RX_Task+0x24c>)
 80028fe:	f7fe ff49 	bl	8001794 <LOG_REPORT>
					  osMutexRelease(usbTxMutexHandle);
 8002902:	4b09      	ldr	r3, [pc, #36]	; (8002928 <Start_USB_RX_Task+0x244>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4618      	mov	r0, r3
 8002908:	f00c f9e4 	bl	800ecd4 <osMutexRelease>
 800290c:	46b5      	mov	sp, r6
		  distance = ringBuff_DistanceOf(&usb_rx_ringbuff, END_CHAR);
 800290e:	e6f5      	b.n	80026fc <Start_USB_RX_Task+0x18>
 8002910:	20000054 	.word	0x20000054
 8002914:	080187a4 	.word	0x080187a4
 8002918:	080187b0 	.word	0x080187b0
 800291c:	080187bc 	.word	0x080187bc
 8002920:	200052e4 	.word	0x200052e4
 8002924:	080187cc 	.word	0x080187cc
 8002928:	200052e0 	.word	0x200052e0
 800292c:	20000460 	.word	0x20000460
 8002930:	080187d8 	.word	0x080187d8

08002934 <MX_FSMC_Init>:

NOR_HandleTypeDef hnor1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b088      	sub	sp, #32
 8002938:	af00      	add	r7, sp, #0
  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 800293a:	1d3b      	adds	r3, r7, #4
 800293c:	2200      	movs	r2, #0
 800293e:	601a      	str	r2, [r3, #0]
 8002940:	605a      	str	r2, [r3, #4]
 8002942:	609a      	str	r2, [r3, #8]
 8002944:	60da      	str	r2, [r3, #12]
 8002946:	611a      	str	r2, [r3, #16]
 8002948:	615a      	str	r2, [r3, #20]
 800294a:	619a      	str	r2, [r3, #24]

  /** Perform the NOR1 memory initialization sequence
  */
  hnor1.Instance = FSMC_NORSRAM_DEVICE;
 800294c:	4b26      	ldr	r3, [pc, #152]	; (80029e8 <MX_FSMC_Init+0xb4>)
 800294e:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8002952:	601a      	str	r2, [r3, #0]
  hnor1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8002954:	4b24      	ldr	r3, [pc, #144]	; (80029e8 <MX_FSMC_Init+0xb4>)
 8002956:	4a25      	ldr	r2, [pc, #148]	; (80029ec <MX_FSMC_Init+0xb8>)
 8002958:	605a      	str	r2, [r3, #4]
  /* hnor1.Init */
  hnor1.Init.NSBank = FSMC_NORSRAM_BANK1;
 800295a:	4b23      	ldr	r3, [pc, #140]	; (80029e8 <MX_FSMC_Init+0xb4>)
 800295c:	2200      	movs	r2, #0
 800295e:	609a      	str	r2, [r3, #8]
  hnor1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_ENABLE;
 8002960:	4b21      	ldr	r3, [pc, #132]	; (80029e8 <MX_FSMC_Init+0xb4>)
 8002962:	2202      	movs	r2, #2
 8002964:	60da      	str	r2, [r3, #12]
  hnor1.Init.MemoryType = FSMC_MEMORY_TYPE_NOR;
 8002966:	4b20      	ldr	r3, [pc, #128]	; (80029e8 <MX_FSMC_Init+0xb4>)
 8002968:	2208      	movs	r2, #8
 800296a:	611a      	str	r2, [r3, #16]
  hnor1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 800296c:	4b1e      	ldr	r3, [pc, #120]	; (80029e8 <MX_FSMC_Init+0xb4>)
 800296e:	2210      	movs	r2, #16
 8002970:	615a      	str	r2, [r3, #20]
  hnor1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8002972:	4b1d      	ldr	r3, [pc, #116]	; (80029e8 <MX_FSMC_Init+0xb4>)
 8002974:	2200      	movs	r2, #0
 8002976:	619a      	str	r2, [r3, #24]
  hnor1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8002978:	4b1b      	ldr	r3, [pc, #108]	; (80029e8 <MX_FSMC_Init+0xb4>)
 800297a:	2200      	movs	r2, #0
 800297c:	61da      	str	r2, [r3, #28]
  hnor1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 800297e:	4b1a      	ldr	r3, [pc, #104]	; (80029e8 <MX_FSMC_Init+0xb4>)
 8002980:	2200      	movs	r2, #0
 8002982:	621a      	str	r2, [r3, #32]
  hnor1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8002984:	4b18      	ldr	r3, [pc, #96]	; (80029e8 <MX_FSMC_Init+0xb4>)
 8002986:	2200      	movs	r2, #0
 8002988:	625a      	str	r2, [r3, #36]	; 0x24
  hnor1.Init.WriteOperation = FSMC_WRITE_OPERATION_DISABLE;
 800298a:	4b17      	ldr	r3, [pc, #92]	; (80029e8 <MX_FSMC_Init+0xb4>)
 800298c:	2200      	movs	r2, #0
 800298e:	629a      	str	r2, [r3, #40]	; 0x28
  hnor1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8002990:	4b15      	ldr	r3, [pc, #84]	; (80029e8 <MX_FSMC_Init+0xb4>)
 8002992:	2200      	movs	r2, #0
 8002994:	62da      	str	r2, [r3, #44]	; 0x2c
  hnor1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8002996:	4b14      	ldr	r3, [pc, #80]	; (80029e8 <MX_FSMC_Init+0xb4>)
 8002998:	2200      	movs	r2, #0
 800299a:	631a      	str	r2, [r3, #48]	; 0x30
  hnor1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 800299c:	4b12      	ldr	r3, [pc, #72]	; (80029e8 <MX_FSMC_Init+0xb4>)
 800299e:	2200      	movs	r2, #0
 80029a0:	635a      	str	r2, [r3, #52]	; 0x34
  hnor1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 80029a2:	4b11      	ldr	r3, [pc, #68]	; (80029e8 <MX_FSMC_Init+0xb4>)
 80029a4:	2200      	movs	r2, #0
 80029a6:	639a      	str	r2, [r3, #56]	; 0x38
  hnor1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 80029a8:	4b0f      	ldr	r3, [pc, #60]	; (80029e8 <MX_FSMC_Init+0xb4>)
 80029aa:	2200      	movs	r2, #0
 80029ac:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 15;
 80029ae:	230f      	movs	r3, #15
 80029b0:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 80029b2:	230f      	movs	r3, #15
 80029b4:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 80029b6:	23ff      	movs	r3, #255	; 0xff
 80029b8:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 80029ba:	230f      	movs	r3, #15
 80029bc:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 80029be:	2310      	movs	r3, #16
 80029c0:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 80029c2:	2311      	movs	r3, #17
 80029c4:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 80029c6:	2300      	movs	r3, #0
 80029c8:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_NOR_Init(&hnor1, &Timing, NULL) != HAL_OK)
 80029ca:	1d3b      	adds	r3, r7, #4
 80029cc:	2200      	movs	r2, #0
 80029ce:	4619      	mov	r1, r3
 80029d0:	4805      	ldr	r0, [pc, #20]	; (80029e8 <MX_FSMC_Init+0xb4>)
 80029d2:	f006 f8ef 	bl	8008bb4 <HAL_NOR_Init>
 80029d6:	4603      	mov	r3, r0
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d001      	beq.n	80029e0 <MX_FSMC_Init+0xac>
  {
    Error_Handler( );
 80029dc:	f000 fcbc 	bl	8003358 <Error_Handler>
  }

}
 80029e0:	bf00      	nop
 80029e2:	3720      	adds	r7, #32
 80029e4:	46bd      	mov	sp, r7
 80029e6:	bd80      	pop	{r7, pc}
 80029e8:	200052ec 	.word	0x200052ec
 80029ec:	a0000104 	.word	0xa0000104

080029f0 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b086      	sub	sp, #24
 80029f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029f6:	1d3b      	adds	r3, r7, #4
 80029f8:	2200      	movs	r2, #0
 80029fa:	601a      	str	r2, [r3, #0]
 80029fc:	605a      	str	r2, [r3, #4]
 80029fe:	609a      	str	r2, [r3, #8]
 8002a00:	60da      	str	r2, [r3, #12]
 8002a02:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8002a04:	4b24      	ldr	r3, [pc, #144]	; (8002a98 <HAL_FSMC_MspInit+0xa8>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d140      	bne.n	8002a8e <HAL_FSMC_MspInit+0x9e>
    return;
  }
  FSMC_Initialized = 1;
 8002a0c:	4b22      	ldr	r3, [pc, #136]	; (8002a98 <HAL_FSMC_MspInit+0xa8>)
 8002a0e:	2201      	movs	r2, #1
 8002a10:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8002a12:	2300      	movs	r3, #0
 8002a14:	603b      	str	r3, [r7, #0]
 8002a16:	4b21      	ldr	r3, [pc, #132]	; (8002a9c <HAL_FSMC_MspInit+0xac>)
 8002a18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a1a:	4a20      	ldr	r2, [pc, #128]	; (8002a9c <HAL_FSMC_MspInit+0xac>)
 8002a1c:	f043 0301 	orr.w	r3, r3, #1
 8002a20:	6393      	str	r3, [r2, #56]	; 0x38
 8002a22:	4b1e      	ldr	r3, [pc, #120]	; (8002a9c <HAL_FSMC_MspInit+0xac>)
 8002a24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a26:	f003 0301 	and.w	r3, r3, #1
 8002a2a:	603b      	str	r3, [r7, #0]
 8002a2c:	683b      	ldr	r3, [r7, #0]
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  PB7   ------> FSMC_NL
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10 
 8002a2e:	f64f 7380 	movw	r3, #65408	; 0xff80
 8002a32:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14 
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a34:	2302      	movs	r3, #2
 8002a36:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a3c:	2303      	movs	r3, #3
 8002a3e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8002a40:	230c      	movs	r3, #12
 8002a42:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002a44:	1d3b      	adds	r3, r7, #4
 8002a46:	4619      	mov	r1, r3
 8002a48:	4815      	ldr	r0, [pc, #84]	; (8002aa0 <HAL_FSMC_MspInit+0xb0>)
 8002a4a:	f005 feff 	bl	800884c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14 
 8002a4e:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 8002a52:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4 
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a54:	2302      	movs	r3, #2
 8002a56:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a58:	2300      	movs	r3, #0
 8002a5a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a5c:	2303      	movs	r3, #3
 8002a5e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8002a60:	230c      	movs	r3, #12
 8002a62:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002a64:	1d3b      	adds	r3, r7, #4
 8002a66:	4619      	mov	r1, r3
 8002a68:	480e      	ldr	r0, [pc, #56]	; (8002aa4 <HAL_FSMC_MspInit+0xb4>)
 8002a6a:	f005 feef 	bl	800884c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002a6e:	2380      	movs	r3, #128	; 0x80
 8002a70:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a72:	2302      	movs	r3, #2
 8002a74:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a76:	2300      	movs	r3, #0
 8002a78:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a7a:	2303      	movs	r3, #3
 8002a7c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8002a7e:	230c      	movs	r3, #12
 8002a80:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a82:	1d3b      	adds	r3, r7, #4
 8002a84:	4619      	mov	r1, r3
 8002a86:	4808      	ldr	r0, [pc, #32]	; (8002aa8 <HAL_FSMC_MspInit+0xb8>)
 8002a88:	f005 fee0 	bl	800884c <HAL_GPIO_Init>
 8002a8c:	e000      	b.n	8002a90 <HAL_FSMC_MspInit+0xa0>
    return;
 8002a8e:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8002a90:	3718      	adds	r7, #24
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}
 8002a96:	bf00      	nop
 8002a98:	20001478 	.word	0x20001478
 8002a9c:	40023800 	.word	0x40023800
 8002aa0:	40021000 	.word	0x40021000
 8002aa4:	40020c00 	.word	0x40020c00
 8002aa8:	40020400 	.word	0x40020400

08002aac <HAL_NOR_MspInit>:

void HAL_NOR_MspInit(NOR_HandleTypeDef* norHandle){
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b082      	sub	sp, #8
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN NOR_MspInit 0 */

  /* USER CODE END NOR_MspInit 0 */
  HAL_FSMC_MspInit();
 8002ab4:	f7ff ff9c 	bl	80029f0 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN NOR_MspInit 1 */

  /* USER CODE END NOR_MspInit 1 */
}
 8002ab8:	bf00      	nop
 8002aba:	3708      	adds	r7, #8
 8002abc:	46bd      	mov	sp, r7
 8002abe:	bd80      	pop	{r7, pc}

08002ac0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b08a      	sub	sp, #40	; 0x28
 8002ac4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ac6:	f107 0314 	add.w	r3, r7, #20
 8002aca:	2200      	movs	r2, #0
 8002acc:	601a      	str	r2, [r3, #0]
 8002ace:	605a      	str	r2, [r3, #4]
 8002ad0:	609a      	str	r2, [r3, #8]
 8002ad2:	60da      	str	r2, [r3, #12]
 8002ad4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	613b      	str	r3, [r7, #16]
 8002ada:	4b39      	ldr	r3, [pc, #228]	; (8002bc0 <MX_GPIO_Init+0x100>)
 8002adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ade:	4a38      	ldr	r2, [pc, #224]	; (8002bc0 <MX_GPIO_Init+0x100>)
 8002ae0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002ae4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ae6:	4b36      	ldr	r3, [pc, #216]	; (8002bc0 <MX_GPIO_Init+0x100>)
 8002ae8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002aee:	613b      	str	r3, [r7, #16]
 8002af0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002af2:	2300      	movs	r3, #0
 8002af4:	60fb      	str	r3, [r7, #12]
 8002af6:	4b32      	ldr	r3, [pc, #200]	; (8002bc0 <MX_GPIO_Init+0x100>)
 8002af8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002afa:	4a31      	ldr	r2, [pc, #196]	; (8002bc0 <MX_GPIO_Init+0x100>)
 8002afc:	f043 0301 	orr.w	r3, r3, #1
 8002b00:	6313      	str	r3, [r2, #48]	; 0x30
 8002b02:	4b2f      	ldr	r3, [pc, #188]	; (8002bc0 <MX_GPIO_Init+0x100>)
 8002b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b06:	f003 0301 	and.w	r3, r3, #1
 8002b0a:	60fb      	str	r3, [r7, #12]
 8002b0c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002b0e:	2300      	movs	r3, #0
 8002b10:	60bb      	str	r3, [r7, #8]
 8002b12:	4b2b      	ldr	r3, [pc, #172]	; (8002bc0 <MX_GPIO_Init+0x100>)
 8002b14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b16:	4a2a      	ldr	r2, [pc, #168]	; (8002bc0 <MX_GPIO_Init+0x100>)
 8002b18:	f043 0310 	orr.w	r3, r3, #16
 8002b1c:	6313      	str	r3, [r2, #48]	; 0x30
 8002b1e:	4b28      	ldr	r3, [pc, #160]	; (8002bc0 <MX_GPIO_Init+0x100>)
 8002b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b22:	f003 0310 	and.w	r3, r3, #16
 8002b26:	60bb      	str	r3, [r7, #8]
 8002b28:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	607b      	str	r3, [r7, #4]
 8002b2e:	4b24      	ldr	r3, [pc, #144]	; (8002bc0 <MX_GPIO_Init+0x100>)
 8002b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b32:	4a23      	ldr	r2, [pc, #140]	; (8002bc0 <MX_GPIO_Init+0x100>)
 8002b34:	f043 0302 	orr.w	r3, r3, #2
 8002b38:	6313      	str	r3, [r2, #48]	; 0x30
 8002b3a:	4b21      	ldr	r3, [pc, #132]	; (8002bc0 <MX_GPIO_Init+0x100>)
 8002b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b3e:	f003 0302 	and.w	r3, r3, #2
 8002b42:	607b      	str	r3, [r7, #4]
 8002b44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002b46:	2300      	movs	r3, #0
 8002b48:	603b      	str	r3, [r7, #0]
 8002b4a:	4b1d      	ldr	r3, [pc, #116]	; (8002bc0 <MX_GPIO_Init+0x100>)
 8002b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b4e:	4a1c      	ldr	r2, [pc, #112]	; (8002bc0 <MX_GPIO_Init+0x100>)
 8002b50:	f043 0308 	orr.w	r3, r3, #8
 8002b54:	6313      	str	r3, [r2, #48]	; 0x30
 8002b56:	4b1a      	ldr	r3, [pc, #104]	; (8002bc0 <MX_GPIO_Init+0x100>)
 8002b58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b5a:	f003 0308 	and.w	r3, r3, #8
 8002b5e:	603b      	str	r3, [r7, #0]
 8002b60:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OUTPUT_1_Pin|OUTPUT_2_Pin|USB_SIGN_Pin, GPIO_PIN_RESET);
 8002b62:	2200      	movs	r2, #0
 8002b64:	f44f 6141 	mov.w	r1, #3088	; 0xc10
 8002b68:	4816      	ldr	r0, [pc, #88]	; (8002bc4 <MX_GPIO_Init+0x104>)
 8002b6a:	f006 f809 	bl	8008b80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, ENCODER_RESET_Pin|PULSE_WRITE_Pin|STOP_Pin, GPIO_PIN_RESET);
 8002b6e:	2200      	movs	r2, #0
 8002b70:	f44f 51c2 	mov.w	r1, #6208	; 0x1840
 8002b74:	4814      	ldr	r0, [pc, #80]	; (8002bc8 <MX_GPIO_Init+0x108>)
 8002b76:	f006 f803 	bl	8008b80 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = OUTPUT_1_Pin|OUTPUT_2_Pin|USB_SIGN_Pin;
 8002b7a:	f44f 6341 	mov.w	r3, #3088	; 0xc10
 8002b7e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b80:	2301      	movs	r3, #1
 8002b82:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b84:	2300      	movs	r3, #0
 8002b86:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b88:	2300      	movs	r3, #0
 8002b8a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b8c:	f107 0314 	add.w	r3, r7, #20
 8002b90:	4619      	mov	r1, r3
 8002b92:	480c      	ldr	r0, [pc, #48]	; (8002bc4 <MX_GPIO_Init+0x104>)
 8002b94:	f005 fe5a 	bl	800884c <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = ENCODER_RESET_Pin|PULSE_WRITE_Pin|STOP_Pin;
 8002b98:	f44f 53c2 	mov.w	r3, #6208	; 0x1840
 8002b9c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002baa:	f107 0314 	add.w	r3, r7, #20
 8002bae:	4619      	mov	r1, r3
 8002bb0:	4805      	ldr	r0, [pc, #20]	; (8002bc8 <MX_GPIO_Init+0x108>)
 8002bb2:	f005 fe4b 	bl	800884c <HAL_GPIO_Init>

}
 8002bb6:	bf00      	nop
 8002bb8:	3728      	adds	r7, #40	; 0x28
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bd80      	pop	{r7, pc}
 8002bbe:	bf00      	nop
 8002bc0:	40023800 	.word	0x40023800
 8002bc4:	40020400 	.word	0x40020400
 8002bc8:	40020c00 	.word	0x40020c00
 8002bcc:	00000000 	.word	0x00000000

08002bd0 <kinematicForward>:
#include "kinematic.h"
#include "common_def.h"
#include "math.h"
#include "system_params.h"

uint8_t		kinematicForward(SCARA_PositionTypeDef *pnt) {
 8002bd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002bd2:	b08b      	sub	sp, #44	; 0x2c
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
	double x, y, z, roll;

	x =   a1*cos(pnt->Theta1)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	ed93 7b12 	vldr	d7, [r3, #72]	; 0x48
 8002bde:	eeb0 0a47 	vmov.f32	s0, s14
 8002be2:	eef0 0a67 	vmov.f32	s1, s15
 8002be6:	f014 f833 	bl	8016c50 <cos>
 8002bea:	ec51 0b10 	vmov	r0, r1, d0
 8002bee:	a38c      	add	r3, pc, #560	; (adr r3, 8002e20 <kinematicForward+0x250>)
 8002bf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bf4:	f7fd fd10 	bl	8000618 <__aeabi_dmul>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	460c      	mov	r4, r1
 8002bfc:	461d      	mov	r5, r3
 8002bfe:	4626      	mov	r6, r4
		+ a2*cos(pnt->Theta1 + pnt->Theta2)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	e9d3 3414 	ldrd	r3, r4, [r3, #80]	; 0x50
 8002c0c:	461a      	mov	r2, r3
 8002c0e:	4623      	mov	r3, r4
 8002c10:	f7fd fb4c 	bl	80002ac <__adddf3>
 8002c14:	4603      	mov	r3, r0
 8002c16:	460c      	mov	r4, r1
 8002c18:	ec44 3b17 	vmov	d7, r3, r4
 8002c1c:	eeb0 0a47 	vmov.f32	s0, s14
 8002c20:	eef0 0a67 	vmov.f32	s1, s15
 8002c24:	f014 f814 	bl	8016c50 <cos>
 8002c28:	ec51 0b10 	vmov	r0, r1, d0
 8002c2c:	f04f 0200 	mov.w	r2, #0
 8002c30:	4b7f      	ldr	r3, [pc, #508]	; (8002e30 <kinematicForward+0x260>)
 8002c32:	f7fd fcf1 	bl	8000618 <__aeabi_dmul>
 8002c36:	4603      	mov	r3, r0
 8002c38:	460c      	mov	r4, r1
 8002c3a:	461a      	mov	r2, r3
 8002c3c:	4623      	mov	r3, r4
 8002c3e:	4628      	mov	r0, r5
 8002c40:	4631      	mov	r1, r6
 8002c42:	f7fd fb33 	bl	80002ac <__adddf3>
 8002c46:	4603      	mov	r3, r0
 8002c48:	460c      	mov	r4, r1
 8002c4a:	461d      	mov	r5, r3
 8002c4c:	4626      	mov	r6, r4
		+ a4*cos(pnt->Theta1 + pnt->Theta2 - pnt->Theta4);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	e9d3 3414 	ldrd	r3, r4, [r3, #80]	; 0x50
 8002c5a:	461a      	mov	r2, r3
 8002c5c:	4623      	mov	r3, r4
 8002c5e:	f7fd fb25 	bl	80002ac <__adddf3>
 8002c62:	4603      	mov	r3, r0
 8002c64:	460c      	mov	r4, r1
 8002c66:	4618      	mov	r0, r3
 8002c68:	4621      	mov	r1, r4
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	e9d3 3418 	ldrd	r3, r4, [r3, #96]	; 0x60
 8002c70:	461a      	mov	r2, r3
 8002c72:	4623      	mov	r3, r4
 8002c74:	f7fd fb18 	bl	80002a8 <__aeabi_dsub>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	460c      	mov	r4, r1
 8002c7c:	ec44 3b17 	vmov	d7, r3, r4
 8002c80:	eeb0 0a47 	vmov.f32	s0, s14
 8002c84:	eef0 0a67 	vmov.f32	s1, s15
 8002c88:	f013 ffe2 	bl	8016c50 <cos>
 8002c8c:	ec51 0b10 	vmov	r0, r1, d0
 8002c90:	f04f 0200 	mov.w	r2, #0
 8002c94:	4b67      	ldr	r3, [pc, #412]	; (8002e34 <kinematicForward+0x264>)
 8002c96:	f7fd fcbf 	bl	8000618 <__aeabi_dmul>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	460c      	mov	r4, r1
	x =   a1*cos(pnt->Theta1)
 8002c9e:	461a      	mov	r2, r3
 8002ca0:	4623      	mov	r3, r4
 8002ca2:	4628      	mov	r0, r5
 8002ca4:	4631      	mov	r1, r6
 8002ca6:	f7fd fb01 	bl	80002ac <__adddf3>
 8002caa:	4603      	mov	r3, r0
 8002cac:	460c      	mov	r4, r1
 8002cae:	e9c7 3408 	strd	r3, r4, [r7, #32]
	y =   a1*sin(pnt->Theta1)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	ed93 7b12 	vldr	d7, [r3, #72]	; 0x48
 8002cb8:	eeb0 0a47 	vmov.f32	s0, s14
 8002cbc:	eef0 0a67 	vmov.f32	s1, s15
 8002cc0:	f014 f80a 	bl	8016cd8 <sin>
 8002cc4:	ec51 0b10 	vmov	r0, r1, d0
 8002cc8:	a355      	add	r3, pc, #340	; (adr r3, 8002e20 <kinematicForward+0x250>)
 8002cca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cce:	f7fd fca3 	bl	8000618 <__aeabi_dmul>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	460c      	mov	r4, r1
 8002cd6:	461d      	mov	r5, r3
 8002cd8:	4626      	mov	r6, r4
		+ a2*sin(pnt->Theta1 + pnt->Theta2)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	e9d3 3414 	ldrd	r3, r4, [r3, #80]	; 0x50
 8002ce6:	461a      	mov	r2, r3
 8002ce8:	4623      	mov	r3, r4
 8002cea:	f7fd fadf 	bl	80002ac <__adddf3>
 8002cee:	4603      	mov	r3, r0
 8002cf0:	460c      	mov	r4, r1
 8002cf2:	ec44 3b17 	vmov	d7, r3, r4
 8002cf6:	eeb0 0a47 	vmov.f32	s0, s14
 8002cfa:	eef0 0a67 	vmov.f32	s1, s15
 8002cfe:	f013 ffeb 	bl	8016cd8 <sin>
 8002d02:	ec51 0b10 	vmov	r0, r1, d0
 8002d06:	f04f 0200 	mov.w	r2, #0
 8002d0a:	4b49      	ldr	r3, [pc, #292]	; (8002e30 <kinematicForward+0x260>)
 8002d0c:	f7fd fc84 	bl	8000618 <__aeabi_dmul>
 8002d10:	4603      	mov	r3, r0
 8002d12:	460c      	mov	r4, r1
 8002d14:	461a      	mov	r2, r3
 8002d16:	4623      	mov	r3, r4
 8002d18:	4628      	mov	r0, r5
 8002d1a:	4631      	mov	r1, r6
 8002d1c:	f7fd fac6 	bl	80002ac <__adddf3>
 8002d20:	4603      	mov	r3, r0
 8002d22:	460c      	mov	r4, r1
 8002d24:	461d      	mov	r5, r3
 8002d26:	4626      	mov	r6, r4
		+ a4*sin(pnt->Theta1 + pnt->Theta2 - pnt->Theta4);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	e9d3 3414 	ldrd	r3, r4, [r3, #80]	; 0x50
 8002d34:	461a      	mov	r2, r3
 8002d36:	4623      	mov	r3, r4
 8002d38:	f7fd fab8 	bl	80002ac <__adddf3>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	460c      	mov	r4, r1
 8002d40:	4618      	mov	r0, r3
 8002d42:	4621      	mov	r1, r4
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	e9d3 3418 	ldrd	r3, r4, [r3, #96]	; 0x60
 8002d4a:	461a      	mov	r2, r3
 8002d4c:	4623      	mov	r3, r4
 8002d4e:	f7fd faab 	bl	80002a8 <__aeabi_dsub>
 8002d52:	4603      	mov	r3, r0
 8002d54:	460c      	mov	r4, r1
 8002d56:	ec44 3b17 	vmov	d7, r3, r4
 8002d5a:	eeb0 0a47 	vmov.f32	s0, s14
 8002d5e:	eef0 0a67 	vmov.f32	s1, s15
 8002d62:	f013 ffb9 	bl	8016cd8 <sin>
 8002d66:	ec51 0b10 	vmov	r0, r1, d0
 8002d6a:	f04f 0200 	mov.w	r2, #0
 8002d6e:	4b31      	ldr	r3, [pc, #196]	; (8002e34 <kinematicForward+0x264>)
 8002d70:	f7fd fc52 	bl	8000618 <__aeabi_dmul>
 8002d74:	4603      	mov	r3, r0
 8002d76:	460c      	mov	r4, r1
	y =   a1*sin(pnt->Theta1)
 8002d78:	461a      	mov	r2, r3
 8002d7a:	4623      	mov	r3, r4
 8002d7c:	4628      	mov	r0, r5
 8002d7e:	4631      	mov	r1, r6
 8002d80:	f7fd fa94 	bl	80002ac <__adddf3>
 8002d84:	4603      	mov	r3, r0
 8002d86:	460c      	mov	r4, r1
 8002d88:	e9c7 3406 	strd	r3, r4, [r7, #24]
	z =   d1 - pnt->D3 - d4;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	e9d3 3416 	ldrd	r3, r4, [r3, #88]	; 0x58
 8002d92:	461a      	mov	r2, r3
 8002d94:	4623      	mov	r3, r4
 8002d96:	a124      	add	r1, pc, #144	; (adr r1, 8002e28 <kinematicForward+0x258>)
 8002d98:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002d9c:	f7fd fa84 	bl	80002a8 <__aeabi_dsub>
 8002da0:	4603      	mov	r3, r0
 8002da2:	460c      	mov	r4, r1
 8002da4:	4618      	mov	r0, r3
 8002da6:	4621      	mov	r1, r4
 8002da8:	f04f 0200 	mov.w	r2, #0
 8002dac:	4b22      	ldr	r3, [pc, #136]	; (8002e38 <kinematicForward+0x268>)
 8002dae:	f7fd fa7b 	bl	80002a8 <__aeabi_dsub>
 8002db2:	4603      	mov	r3, r0
 8002db4:	460c      	mov	r4, r1
 8002db6:	e9c7 3404 	strd	r3, r4, [r7, #16]
	roll = pnt->Theta1 + pnt->Theta2 - pnt->Theta4;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	e9d3 3414 	ldrd	r3, r4, [r3, #80]	; 0x50
 8002dc6:	461a      	mov	r2, r3
 8002dc8:	4623      	mov	r3, r4
 8002dca:	f7fd fa6f 	bl	80002ac <__adddf3>
 8002dce:	4603      	mov	r3, r0
 8002dd0:	460c      	mov	r4, r1
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	4621      	mov	r1, r4
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	e9d3 3418 	ldrd	r3, r4, [r3, #96]	; 0x60
 8002ddc:	461a      	mov	r2, r3
 8002dde:	4623      	mov	r3, r4
 8002de0:	f7fd fa62 	bl	80002a8 <__aeabi_dsub>
 8002de4:	4603      	mov	r3, r0
 8002de6:	460c      	mov	r4, r1
 8002de8:	e9c7 3402 	strd	r3, r4, [r7, #8]

	pnt->x = x;
 8002dec:	687a      	ldr	r2, [r7, #4]
 8002dee:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8002df2:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	pnt->y = y;
 8002df6:	687a      	ldr	r2, [r7, #4]
 8002df8:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8002dfc:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
	pnt->z = z;
 8002e00:	687a      	ldr	r2, [r7, #4]
 8002e02:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8002e06:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38
	pnt->roll = roll;
 8002e0a:	687a      	ldr	r2, [r7, #4]
 8002e0c:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8002e10:	e9c2 3410 	strd	r3, r4, [r2, #64]	; 0x40

	return TRUE;
 8002e14:	2301      	movs	r3, #1
}
 8002e16:	4618      	mov	r0, r3
 8002e18:	372c      	adds	r7, #44	; 0x2c
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e1e:	bf00      	nop
 8002e20:	00000000 	.word	0x00000000
 8002e24:	4068a000 	.word	0x4068a000
 8002e28:	00000000 	.word	0x00000000
 8002e2c:	406a6000 	.word	0x406a6000
 8002e30:	40640000 	.word	0x40640000
 8002e34:	403e0000 	.word	0x403e0000
 8002e38:	40534000 	.word	0x40534000
 8002e3c:	00000000 	.word	0x00000000

08002e40 <kinematicInverse>:

uint8_t		kinematicInverse(SCARA_PositionTypeDef *pnt, SCARA_PositionTypeDef current) {
 8002e40:	b082      	sub	sp, #8
 8002e42:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e46:	b0a0      	sub	sp, #128	; 0x80
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
 8002e4c:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 8002e50:	e881 000c 	stmia.w	r1, {r2, r3}
	double theta1, theta2, theta2_positive, theta2_negative, d3, theta4 , pWx, pWy;
	double s1, c1, s2, s2_positive, s2_negative, c2 , temp;

	d3  = d1 - d4 - pnt->z;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002e5a:	a174      	add	r1, pc, #464	; (adr r1, 800302c <kinematicInverse+0x1ec>)
 8002e5c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002e60:	f7fd fa22 	bl	80002a8 <__aeabi_dsub>
 8002e64:	4602      	mov	r2, r0
 8002e66:	460b      	mov	r3, r1
 8002e68:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
	pWx = pnt->x - a4*cos(pnt->roll);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	e9d3 ab0a 	ldrd	sl, fp, [r3, #40]	; 0x28
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	ed93 7b10 	vldr	d7, [r3, #64]	; 0x40
 8002e78:	eeb0 0a47 	vmov.f32	s0, s14
 8002e7c:	eef0 0a67 	vmov.f32	s1, s15
 8002e80:	f013 fee6 	bl	8016c50 <cos>
 8002e84:	ec51 0b10 	vmov	r0, r1, d0
 8002e88:	f04f 0200 	mov.w	r2, #0
 8002e8c:	4b64      	ldr	r3, [pc, #400]	; (8003020 <kinematicInverse+0x1e0>)
 8002e8e:	f7fd fbc3 	bl	8000618 <__aeabi_dmul>
 8002e92:	4602      	mov	r2, r0
 8002e94:	460b      	mov	r3, r1
 8002e96:	4650      	mov	r0, sl
 8002e98:	4659      	mov	r1, fp
 8002e9a:	f7fd fa05 	bl	80002a8 <__aeabi_dsub>
 8002e9e:	4602      	mov	r2, r0
 8002ea0:	460b      	mov	r3, r1
 8002ea2:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
	pWy = pnt->y - a4*sin(pnt->roll);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	e9d3 ab0c 	ldrd	sl, fp, [r3, #48]	; 0x30
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	ed93 7b10 	vldr	d7, [r3, #64]	; 0x40
 8002eb2:	eeb0 0a47 	vmov.f32	s0, s14
 8002eb6:	eef0 0a67 	vmov.f32	s1, s15
 8002eba:	f013 ff0d 	bl	8016cd8 <sin>
 8002ebe:	ec51 0b10 	vmov	r0, r1, d0
 8002ec2:	f04f 0200 	mov.w	r2, #0
 8002ec6:	4b56      	ldr	r3, [pc, #344]	; (8003020 <kinematicInverse+0x1e0>)
 8002ec8:	f7fd fba6 	bl	8000618 <__aeabi_dmul>
 8002ecc:	4602      	mov	r2, r0
 8002ece:	460b      	mov	r3, r1
 8002ed0:	4650      	mov	r0, sl
 8002ed2:	4659      	mov	r1, fp
 8002ed4:	f7fd f9e8 	bl	80002a8 <__aeabi_dsub>
 8002ed8:	4602      	mov	r2, r0
 8002eda:	460b      	mov	r3, r1
 8002edc:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
	c2  = (pWx*pWx + pWy*pWy - a1*a1 - a2*a2) / (2*a1*a2);
 8002ee0:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8002ee4:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8002ee8:	f7fd fb96 	bl	8000618 <__aeabi_dmul>
 8002eec:	4602      	mov	r2, r0
 8002eee:	460b      	mov	r3, r1
 8002ef0:	4692      	mov	sl, r2
 8002ef2:	469b      	mov	fp, r3
 8002ef4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002ef8:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8002efc:	f7fd fb8c 	bl	8000618 <__aeabi_dmul>
 8002f00:	4602      	mov	r2, r0
 8002f02:	460b      	mov	r3, r1
 8002f04:	4650      	mov	r0, sl
 8002f06:	4659      	mov	r1, fp
 8002f08:	f7fd f9d0 	bl	80002ac <__adddf3>
 8002f0c:	4602      	mov	r2, r0
 8002f0e:	460b      	mov	r3, r1
 8002f10:	4610      	mov	r0, r2
 8002f12:	4619      	mov	r1, r3
 8002f14:	a33e      	add	r3, pc, #248	; (adr r3, 8003010 <kinematicInverse+0x1d0>)
 8002f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f1a:	f7fd f9c5 	bl	80002a8 <__aeabi_dsub>
 8002f1e:	4602      	mov	r2, r0
 8002f20:	460b      	mov	r3, r1
 8002f22:	4610      	mov	r0, r2
 8002f24:	4619      	mov	r1, r3
 8002f26:	f04f 0200 	mov.w	r2, #0
 8002f2a:	4b3e      	ldr	r3, [pc, #248]	; (8003024 <kinematicInverse+0x1e4>)
 8002f2c:	f7fd f9bc 	bl	80002a8 <__aeabi_dsub>
 8002f30:	4602      	mov	r2, r0
 8002f32:	460b      	mov	r3, r1
 8002f34:	4610      	mov	r0, r2
 8002f36:	4619      	mov	r1, r3
 8002f38:	a337      	add	r3, pc, #220	; (adr r3, 8003018 <kinematicInverse+0x1d8>)
 8002f3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f3e:	f7fd fc95 	bl	800086c <__aeabi_ddiv>
 8002f42:	4602      	mov	r2, r0
 8002f44:	460b      	mov	r3, r1
 8002f46:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
	temp = 1 - c2*c2;
 8002f4a:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002f4e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8002f52:	f7fd fb61 	bl	8000618 <__aeabi_dmul>
 8002f56:	4602      	mov	r2, r0
 8002f58:	460b      	mov	r3, r1
 8002f5a:	f04f 0000 	mov.w	r0, #0
 8002f5e:	4932      	ldr	r1, [pc, #200]	; (8003028 <kinematicInverse+0x1e8>)
 8002f60:	f7fd f9a2 	bl	80002a8 <__aeabi_dsub>
 8002f64:	4602      	mov	r2, r0
 8002f66:	460b      	mov	r3, r1
 8002f68:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
	if ( temp < 0 ) {
 8002f6c:	f04f 0200 	mov.w	r2, #0
 8002f70:	f04f 0300 	mov.w	r3, #0
 8002f74:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8002f78:	f7fd fdc0 	bl	8000afc <__aeabi_dcmplt>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d001      	beq.n	8002f86 <kinematicInverse+0x146>
		return FALSE;
 8002f82:	2300      	movs	r3, #0
 8002f84:	e149      	b.n	800321a <kinematicInverse+0x3da>
	}
	s2_positive  = sqrt(temp); // Note that there are 2 solution: elbow up & elbow down
 8002f86:	ed97 0b12 	vldr	d0, [r7, #72]	; 0x48
 8002f8a:	f013 ff2f 	bl	8016dec <sqrt>
 8002f8e:	ed87 0b10 	vstr	d0, [r7, #64]	; 0x40
	s2_negative	 = -s2_positive;
 8002f92:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002f94:	63bb      	str	r3, [r7, #56]	; 0x38
 8002f96:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002f98:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002f9c:	63fb      	str	r3, [r7, #60]	; 0x3c

	theta2_positive = atan2(s2_positive,c2);
 8002f9e:	ed97 1b14 	vldr	d1, [r7, #80]	; 0x50
 8002fa2:	ed97 0b10 	vldr	d0, [r7, #64]	; 0x40
 8002fa6:	f013 ff1f 	bl	8016de8 <atan2>
 8002faa:	ed87 0b0c 	vstr	d0, [r7, #48]	; 0x30
	theta2_negative = atan2(s2_negative,c2);
 8002fae:	ed97 1b14 	vldr	d1, [r7, #80]	; 0x50
 8002fb2:	ed97 0b0e 	vldr	d0, [r7, #56]	; 0x38
 8002fb6:	f013 ff17 	bl	8016de8 <atan2>
 8002fba:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
	// Choose relevant situation : nearest
	if ( fabs( theta2_positive - current.Theta2) <= fabs( theta2_negative - current.Theta2)) {
 8002fbe:	e9d7 233c 	ldrd	r2, r3, [r7, #240]	; 0xf0
 8002fc2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8002fc6:	f7fd f96f 	bl	80002a8 <__aeabi_dsub>
 8002fca:	4602      	mov	r2, r0
 8002fcc:	460b      	mov	r3, r1
 8002fce:	4614      	mov	r4, r2
 8002fd0:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8002fd4:	e9d7 233c 	ldrd	r2, r3, [r7, #240]	; 0xf0
 8002fd8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002fdc:	f7fd f964 	bl	80002a8 <__aeabi_dsub>
 8002fe0:	4602      	mov	r2, r0
 8002fe2:	460b      	mov	r3, r1
 8002fe4:	4690      	mov	r8, r2
 8002fe6:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 8002fea:	4642      	mov	r2, r8
 8002fec:	464b      	mov	r3, r9
 8002fee:	4620      	mov	r0, r4
 8002ff0:	4629      	mov	r1, r5
 8002ff2:	f7fd fd8d 	bl	8000b10 <__aeabi_dcmple>
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d01b      	beq.n	8003034 <kinematicInverse+0x1f4>
		s2 		= s2_positive;
 8002ffc:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8003000:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
		theta2 	= theta2_positive;
 8003004:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8003008:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
 800300c:	e01a      	b.n	8003044 <kinematicInverse+0x204>
 800300e:	bf00      	nop
 8003010:	00000000 	.word	0x00000000
 8003014:	40e2f320 	.word	0x40e2f320
 8003018:	00000000 	.word	0x00000000
 800301c:	40eec800 	.word	0x40eec800
 8003020:	403e0000 	.word	0x403e0000
 8003024:	40d90000 	.word	0x40d90000
 8003028:	3ff00000 	.word	0x3ff00000
 800302c:	00000000 	.word	0x00000000
 8003030:	4060c000 	.word	0x4060c000
	} else {
		s2 		= s2_negative;
 8003034:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 8003038:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
		theta2 	= theta2_negative;
 800303c:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 8003040:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
	}

	s1 = ((a1 + a2*c2)*pWy - a2*s2*pWx) / (pWx*pWx + pWy*pWy);
 8003044:	f04f 0200 	mov.w	r2, #0
 8003048:	4b79      	ldr	r3, [pc, #484]	; (8003230 <kinematicInverse+0x3f0>)
 800304a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800304e:	f7fd fae3 	bl	8000618 <__aeabi_dmul>
 8003052:	4603      	mov	r3, r0
 8003054:	460c      	mov	r4, r1
 8003056:	4618      	mov	r0, r3
 8003058:	4621      	mov	r1, r4
 800305a:	a373      	add	r3, pc, #460	; (adr r3, 8003228 <kinematicInverse+0x3e8>)
 800305c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003060:	f7fd f924 	bl	80002ac <__adddf3>
 8003064:	4603      	mov	r3, r0
 8003066:	460c      	mov	r4, r1
 8003068:	4618      	mov	r0, r3
 800306a:	4621      	mov	r1, r4
 800306c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003070:	f7fd fad2 	bl	8000618 <__aeabi_dmul>
 8003074:	4603      	mov	r3, r0
 8003076:	460c      	mov	r4, r1
 8003078:	4625      	mov	r5, r4
 800307a:	461c      	mov	r4, r3
 800307c:	f04f 0200 	mov.w	r2, #0
 8003080:	4b6b      	ldr	r3, [pc, #428]	; (8003230 <kinematicInverse+0x3f0>)
 8003082:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8003086:	f7fd fac7 	bl	8000618 <__aeabi_dmul>
 800308a:	4602      	mov	r2, r0
 800308c:	460b      	mov	r3, r1
 800308e:	4610      	mov	r0, r2
 8003090:	4619      	mov	r1, r3
 8003092:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8003096:	f7fd fabf 	bl	8000618 <__aeabi_dmul>
 800309a:	4602      	mov	r2, r0
 800309c:	460b      	mov	r3, r1
 800309e:	4620      	mov	r0, r4
 80030a0:	4629      	mov	r1, r5
 80030a2:	f7fd f901 	bl	80002a8 <__aeabi_dsub>
 80030a6:	4603      	mov	r3, r0
 80030a8:	460c      	mov	r4, r1
 80030aa:	4625      	mov	r5, r4
 80030ac:	461c      	mov	r4, r3
 80030ae:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80030b2:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80030b6:	f7fd faaf 	bl	8000618 <__aeabi_dmul>
 80030ba:	4602      	mov	r2, r0
 80030bc:	460b      	mov	r3, r1
 80030be:	4690      	mov	r8, r2
 80030c0:	4699      	mov	r9, r3
 80030c2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80030c6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80030ca:	f7fd faa5 	bl	8000618 <__aeabi_dmul>
 80030ce:	4602      	mov	r2, r0
 80030d0:	460b      	mov	r3, r1
 80030d2:	4640      	mov	r0, r8
 80030d4:	4649      	mov	r1, r9
 80030d6:	f7fd f8e9 	bl	80002ac <__adddf3>
 80030da:	4602      	mov	r2, r0
 80030dc:	460b      	mov	r3, r1
 80030de:	4620      	mov	r0, r4
 80030e0:	4629      	mov	r1, r5
 80030e2:	f7fd fbc3 	bl	800086c <__aeabi_ddiv>
 80030e6:	4603      	mov	r3, r0
 80030e8:	460c      	mov	r4, r1
 80030ea:	e9c7 3408 	strd	r3, r4, [r7, #32]
	c1 = ((a1 + a2*c2)*pWx + a2*s2*pWy) / (pWx*pWx + pWy*pWy);
 80030ee:	f04f 0200 	mov.w	r2, #0
 80030f2:	4b4f      	ldr	r3, [pc, #316]	; (8003230 <kinematicInverse+0x3f0>)
 80030f4:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80030f8:	f7fd fa8e 	bl	8000618 <__aeabi_dmul>
 80030fc:	4603      	mov	r3, r0
 80030fe:	460c      	mov	r4, r1
 8003100:	4618      	mov	r0, r3
 8003102:	4621      	mov	r1, r4
 8003104:	a348      	add	r3, pc, #288	; (adr r3, 8003228 <kinematicInverse+0x3e8>)
 8003106:	e9d3 2300 	ldrd	r2, r3, [r3]
 800310a:	f7fd f8cf 	bl	80002ac <__adddf3>
 800310e:	4603      	mov	r3, r0
 8003110:	460c      	mov	r4, r1
 8003112:	4618      	mov	r0, r3
 8003114:	4621      	mov	r1, r4
 8003116:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800311a:	f7fd fa7d 	bl	8000618 <__aeabi_dmul>
 800311e:	4603      	mov	r3, r0
 8003120:	460c      	mov	r4, r1
 8003122:	4625      	mov	r5, r4
 8003124:	461c      	mov	r4, r3
 8003126:	f04f 0200 	mov.w	r2, #0
 800312a:	4b41      	ldr	r3, [pc, #260]	; (8003230 <kinematicInverse+0x3f0>)
 800312c:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8003130:	f7fd fa72 	bl	8000618 <__aeabi_dmul>
 8003134:	4602      	mov	r2, r0
 8003136:	460b      	mov	r3, r1
 8003138:	4610      	mov	r0, r2
 800313a:	4619      	mov	r1, r3
 800313c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003140:	f7fd fa6a 	bl	8000618 <__aeabi_dmul>
 8003144:	4602      	mov	r2, r0
 8003146:	460b      	mov	r3, r1
 8003148:	4620      	mov	r0, r4
 800314a:	4629      	mov	r1, r5
 800314c:	f7fd f8ae 	bl	80002ac <__adddf3>
 8003150:	4603      	mov	r3, r0
 8003152:	460c      	mov	r4, r1
 8003154:	4625      	mov	r5, r4
 8003156:	461c      	mov	r4, r3
 8003158:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800315c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8003160:	f7fd fa5a 	bl	8000618 <__aeabi_dmul>
 8003164:	4602      	mov	r2, r0
 8003166:	460b      	mov	r3, r1
 8003168:	4690      	mov	r8, r2
 800316a:	4699      	mov	r9, r3
 800316c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003170:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8003174:	f7fd fa50 	bl	8000618 <__aeabi_dmul>
 8003178:	4602      	mov	r2, r0
 800317a:	460b      	mov	r3, r1
 800317c:	4640      	mov	r0, r8
 800317e:	4649      	mov	r1, r9
 8003180:	f7fd f894 	bl	80002ac <__adddf3>
 8003184:	4602      	mov	r2, r0
 8003186:	460b      	mov	r3, r1
 8003188:	4620      	mov	r0, r4
 800318a:	4629      	mov	r1, r5
 800318c:	f7fd fb6e 	bl	800086c <__aeabi_ddiv>
 8003190:	4603      	mov	r3, r0
 8003192:	460c      	mov	r4, r1
 8003194:	e9c7 3406 	strd	r3, r4, [r7, #24]
	theta1 = atan2(s1,c1);
 8003198:	ed97 1b06 	vldr	d1, [r7, #24]
 800319c:	ed97 0b08 	vldr	d0, [r7, #32]
 80031a0:	f013 fe22 	bl	8016de8 <atan2>
 80031a4:	ed87 0b04 	vstr	d0, [r7, #16]
 	theta4 = theta1 + theta2 - pnt->roll;
 80031a8:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 80031ac:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80031b0:	f7fd f87c 	bl	80002ac <__adddf3>
 80031b4:	4603      	mov	r3, r0
 80031b6:	460c      	mov	r4, r1
 80031b8:	4618      	mov	r0, r3
 80031ba:	4621      	mov	r1, r4
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	e9d3 3410 	ldrd	r3, r4, [r3, #64]	; 0x40
 80031c2:	461a      	mov	r2, r3
 80031c4:	4623      	mov	r3, r4
 80031c6:	f7fd f86f 	bl	80002a8 <__aeabi_dsub>
 80031ca:	4603      	mov	r3, r0
 80031cc:	460c      	mov	r4, r1
 80031ce:	e9c7 3402 	strd	r3, r4, [r7, #8]

	if ( SCARA_STATUS_OK != scaraCheckWorkSpace4(theta1, theta2, d3, theta4)) {
 80031d2:	ed97 3b02 	vldr	d3, [r7, #8]
 80031d6:	ed97 2b1a 	vldr	d2, [r7, #104]	; 0x68
 80031da:	ed97 1b1e 	vldr	d1, [r7, #120]	; 0x78
 80031de:	ed97 0b04 	vldr	d0, [r7, #16]
 80031e2:	f004 f901 	bl	80073e8 <scaraCheckWorkSpace4>
 80031e6:	4603      	mov	r3, r0
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d001      	beq.n	80031f0 <kinematicInverse+0x3b0>
		return FALSE; // Over workspace !!!
 80031ec:	2300      	movs	r3, #0
 80031ee:	e014      	b.n	800321a <kinematicInverse+0x3da>
	}
	pnt->Theta1 = theta1;
 80031f0:	687a      	ldr	r2, [r7, #4]
 80031f2:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80031f6:	e9c2 3412 	strd	r3, r4, [r2, #72]	; 0x48
	pnt->Theta2 = theta2;
 80031fa:	687a      	ldr	r2, [r7, #4]
 80031fc:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 8003200:	e9c2 3414 	strd	r3, r4, [r2, #80]	; 0x50
	pnt->D3		= d3;
 8003204:	687a      	ldr	r2, [r7, #4]
 8003206:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 800320a:	e9c2 3416 	strd	r3, r4, [r2, #88]	; 0x58
	pnt->Theta4 = theta4;
 800320e:	687a      	ldr	r2, [r7, #4]
 8003210:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8003214:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60

	return TRUE; // All is well
 8003218:	2301      	movs	r3, #1
}
 800321a:	4618      	mov	r0, r3
 800321c:	3780      	adds	r7, #128	; 0x80
 800321e:	46bd      	mov	sp, r7
 8003220:	e8bd 4fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003224:	b002      	add	sp, #8
 8003226:	4770      	bx	lr
 8003228:	00000000 	.word	0x00000000
 800322c:	4068a000 	.word	0x4068a000
 8003230:	40640000 	.word	0x40640000

08003234 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003238:	f004 fe24 	bl	8007e84 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800323c:	f000 f810 	bl	8003260 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003240:	f7ff fc3e 	bl	8002ac0 <MX_GPIO_Init>
  MX_DMA_Init();
 8003244:	f7fe fe78 	bl	8001f38 <MX_DMA_Init>
  MX_UART4_Init();
 8003248:	f004 fd1e 	bl	8007c88 <MX_UART4_Init>
  MX_FSMC_Init();
 800324c:	f7ff fb72 	bl	8002934 <MX_FSMC_Init>
  MX_TIM7_Init();
 8003250:	f004 fcbc 	bl	8007bcc <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init(); 
 8003254:	f7fe feaa 	bl	8001fac <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8003258:	f00b fbe2 	bl	800ea20 <osKernelStart>
  
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800325c:	e7fe      	b.n	800325c <main+0x28>
	...

08003260 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b094      	sub	sp, #80	; 0x50
 8003264:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003266:	f107 0320 	add.w	r3, r7, #32
 800326a:	2230      	movs	r2, #48	; 0x30
 800326c:	2100      	movs	r1, #0
 800326e:	4618      	mov	r0, r3
 8003270:	f00f fae2 	bl	8012838 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003274:	f107 030c 	add.w	r3, r7, #12
 8003278:	2200      	movs	r2, #0
 800327a:	601a      	str	r2, [r3, #0]
 800327c:	605a      	str	r2, [r3, #4]
 800327e:	609a      	str	r2, [r3, #8]
 8003280:	60da      	str	r2, [r3, #12]
 8003282:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003284:	2300      	movs	r3, #0
 8003286:	60bb      	str	r3, [r7, #8]
 8003288:	4b28      	ldr	r3, [pc, #160]	; (800332c <SystemClock_Config+0xcc>)
 800328a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800328c:	4a27      	ldr	r2, [pc, #156]	; (800332c <SystemClock_Config+0xcc>)
 800328e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003292:	6413      	str	r3, [r2, #64]	; 0x40
 8003294:	4b25      	ldr	r3, [pc, #148]	; (800332c <SystemClock_Config+0xcc>)
 8003296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003298:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800329c:	60bb      	str	r3, [r7, #8]
 800329e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80032a0:	2300      	movs	r3, #0
 80032a2:	607b      	str	r3, [r7, #4]
 80032a4:	4b22      	ldr	r3, [pc, #136]	; (8003330 <SystemClock_Config+0xd0>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4a21      	ldr	r2, [pc, #132]	; (8003330 <SystemClock_Config+0xd0>)
 80032aa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80032ae:	6013      	str	r3, [r2, #0]
 80032b0:	4b1f      	ldr	r3, [pc, #124]	; (8003330 <SystemClock_Config+0xd0>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80032b8:	607b      	str	r3, [r7, #4]
 80032ba:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80032bc:	2301      	movs	r3, #1
 80032be:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80032c0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80032c4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80032c6:	2302      	movs	r3, #2
 80032c8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80032ca:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80032ce:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80032d0:	2308      	movs	r3, #8
 80032d2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80032d4:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80032d8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80032da:	2302      	movs	r3, #2
 80032dc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80032de:	2307      	movs	r3, #7
 80032e0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80032e2:	f107 0320 	add.w	r3, r7, #32
 80032e6:	4618      	mov	r0, r3
 80032e8:	f006 fe44 	bl	8009f74 <HAL_RCC_OscConfig>
 80032ec:	4603      	mov	r3, r0
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d001      	beq.n	80032f6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80032f2:	f000 f831 	bl	8003358 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80032f6:	230f      	movs	r3, #15
 80032f8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80032fa:	2302      	movs	r3, #2
 80032fc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80032fe:	2300      	movs	r3, #0
 8003300:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003302:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003306:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003308:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800330c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800330e:	f107 030c 	add.w	r3, r7, #12
 8003312:	2105      	movs	r1, #5
 8003314:	4618      	mov	r0, r3
 8003316:	f007 f89d 	bl	800a454 <HAL_RCC_ClockConfig>
 800331a:	4603      	mov	r3, r0
 800331c:	2b00      	cmp	r3, #0
 800331e:	d001      	beq.n	8003324 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8003320:	f000 f81a 	bl	8003358 <Error_Handler>
  }
}
 8003324:	bf00      	nop
 8003326:	3750      	adds	r7, #80	; 0x50
 8003328:	46bd      	mov	sp, r7
 800332a:	bd80      	pop	{r7, pc}
 800332c:	40023800 	.word	0x40023800
 8003330:	40007000 	.word	0x40007000

08003334 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b082      	sub	sp, #8
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4a04      	ldr	r2, [pc, #16]	; (8003354 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003342:	4293      	cmp	r3, r2
 8003344:	d101      	bne.n	800334a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8003346:	f004 fdbf 	bl	8007ec8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800334a:	bf00      	nop
 800334c:	3708      	adds	r7, #8
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}
 8003352:	bf00      	nop
 8003354:	40001000 	.word	0x40001000

08003358 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003358:	b480      	push	{r7}
 800335a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800335c:	bf00      	nop
 800335e:	46bd      	mov	sp, r7
 8003360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003364:	4770      	bx	lr

08003366 <ringBuff_PushChar>:
 *  data		: data to write
 *
 *  returns:	: TRUE if success
 *  			  FALSE if fail
 */
uint8_t	ringBuff_PushChar(RINGBUFFER_TypeDef *ringbuff, uint8_t data) {
 8003366:	b480      	push	{r7}
 8003368:	b083      	sub	sp, #12
 800336a:	af00      	add	r7, sp, #0
 800336c:	6078      	str	r0, [r7, #4]
 800336e:	460b      	mov	r3, r1
 8003370:	70fb      	strb	r3, [r7, #3]
	if (ringbuff->isFull_Flag) {
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	f893 3408 	ldrb.w	r3, [r3, #1032]	; 0x408
 8003378:	2b00      	cmp	r3, #0
 800337a:	d001      	beq.n	8003380 <ringBuff_PushChar+0x1a>
		return FALSE;
 800337c:	2300      	movs	r3, #0
 800337e:	e024      	b.n	80033ca <ringBuff_PushChar+0x64>
	} else {
			ringbuff->Array[ringbuff->head]	= data;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8003386:	687a      	ldr	r2, [r7, #4]
 8003388:	78f9      	ldrb	r1, [r7, #3]
 800338a:	54d1      	strb	r1, [r2, r3]
			ringbuff->head					= (ringbuff->head + 1) % RINGBUFFER_SIZE;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8003392:	3301      	adds	r3, #1
 8003394:	425a      	negs	r2, r3
 8003396:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800339a:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800339e:	bf58      	it	pl
 80033a0:	4253      	negpl	r3, r2
 80033a2:	687a      	ldr	r2, [r7, #4]
 80033a4:	f8c2 3400 	str.w	r3, [r2, #1024]	; 0x400
			if (ringbuff->head == ringbuff->tail) {
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80033b4:	429a      	cmp	r2, r3
 80033b6:	d103      	bne.n	80033c0 <ringBuff_PushChar+0x5a>
				ringbuff->isFull_Flag = TRUE;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2201      	movs	r2, #1
 80033bc:	f883 2408 	strb.w	r2, [r3, #1032]	; 0x408
			}
			ringbuff->isEmpty_Flag = FALSE;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2200      	movs	r2, #0
 80033c4:	f883 2409 	strb.w	r2, [r3, #1033]	; 0x409
			return TRUE;
 80033c8:	2301      	movs	r3, #1
	}
}
 80033ca:	4618      	mov	r0, r3
 80033cc:	370c      	adds	r7, #12
 80033ce:	46bd      	mov	sp, r7
 80033d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d4:	4770      	bx	lr

080033d6 <ringBuff_PopChar>:
 *  *ptr_data	: pointer of destination
 *
 *  returns:	: TRUE if success
 *  			  FALSE if fail
 */
uint8_t	ringBuff_PopChar(RINGBUFFER_TypeDef *ringbuff, uint8_t *ptr_data) {
 80033d6:	b480      	push	{r7}
 80033d8:	b083      	sub	sp, #12
 80033da:	af00      	add	r7, sp, #0
 80033dc:	6078      	str	r0, [r7, #4]
 80033de:	6039      	str	r1, [r7, #0]
	if (ringbuff->isEmpty_Flag) {
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	f893 3409 	ldrb.w	r3, [r3, #1033]	; 0x409
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d001      	beq.n	80033ee <ringBuff_PopChar+0x18>
		return FALSE;
 80033ea:	2300      	movs	r3, #0
 80033ec:	e025      	b.n	800343a <ringBuff_PopChar+0x64>
	} else {
			*ptr_data		= ringbuff->Array[ringbuff->tail];
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80033f4:	687a      	ldr	r2, [r7, #4]
 80033f6:	5cd2      	ldrb	r2, [r2, r3]
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	701a      	strb	r2, [r3, #0]
			ringbuff->tail	= (ringbuff->tail +1) % RINGBUFFER_SIZE;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8003402:	3301      	adds	r3, #1
 8003404:	425a      	negs	r2, r3
 8003406:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800340a:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800340e:	bf58      	it	pl
 8003410:	4253      	negpl	r3, r2
 8003412:	687a      	ldr	r2, [r7, #4]
 8003414:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
			if (ringbuff->head == ringbuff->tail) {
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8003424:	429a      	cmp	r2, r3
 8003426:	d103      	bne.n	8003430 <ringBuff_PopChar+0x5a>
				ringbuff->isEmpty_Flag = TRUE;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2201      	movs	r2, #1
 800342c:	f883 2409 	strb.w	r2, [r3, #1033]	; 0x409
			}
			ringbuff->isFull_Flag = FALSE;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2200      	movs	r2, #0
 8003434:	f883 2408 	strb.w	r2, [r3, #1032]	; 0x408
			return TRUE;
 8003438:	2301      	movs	r3, #1
	}
}
 800343a:	4618      	mov	r0, r3
 800343c:	370c      	adds	r7, #12
 800343e:	46bd      	mov	sp, r7
 8003440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003444:	4770      	bx	lr

08003446 <ringBuff_PushArray>:
 *  *ptr_data	: pointer of source
 *  len			: maximum number of bytes that want to copy
 *
 *  returns:	: number of bytes copied
 */
int32_t ringBuff_PushArray(RINGBUFFER_TypeDef *ringbuff, uint8_t *ptr_data, int32_t len) {
 8003446:	b580      	push	{r7, lr}
 8003448:	b086      	sub	sp, #24
 800344a:	af00      	add	r7, sp, #0
 800344c:	60f8      	str	r0, [r7, #12]
 800344e:	60b9      	str	r1, [r7, #8]
 8003450:	607a      	str	r2, [r7, #4]
	int16_t success_number;

	for (success_number = 0; success_number < len; success_number++) {
 8003452:	2300      	movs	r3, #0
 8003454:	82fb      	strh	r3, [r7, #22]
 8003456:	e011      	b.n	800347c <ringBuff_PushArray+0x36>
		if ( !ringBuff_PushChar(ringbuff, *(ptr_data + success_number))) {
 8003458:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800345c:	68ba      	ldr	r2, [r7, #8]
 800345e:	4413      	add	r3, r2
 8003460:	781b      	ldrb	r3, [r3, #0]
 8003462:	4619      	mov	r1, r3
 8003464:	68f8      	ldr	r0, [r7, #12]
 8003466:	f7ff ff7e 	bl	8003366 <ringBuff_PushChar>
 800346a:	4603      	mov	r3, r0
 800346c:	2b00      	cmp	r3, #0
 800346e:	d00b      	beq.n	8003488 <ringBuff_PushArray+0x42>
	for (success_number = 0; success_number < len; success_number++) {
 8003470:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8003474:	b29b      	uxth	r3, r3
 8003476:	3301      	adds	r3, #1
 8003478:	b29b      	uxth	r3, r3
 800347a:	82fb      	strh	r3, [r7, #22]
 800347c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8003480:	687a      	ldr	r2, [r7, #4]
 8003482:	429a      	cmp	r2, r3
 8003484:	dce8      	bgt.n	8003458 <ringBuff_PushArray+0x12>
 8003486:	e000      	b.n	800348a <ringBuff_PushArray+0x44>
			break;
 8003488:	bf00      	nop
		}// stop when ring buffer FULL
	}
	return success_number;
 800348a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 800348e:	4618      	mov	r0, r3
 8003490:	3718      	adds	r7, #24
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}

08003496 <ringBuff_PopArray>:
 *  *ptr_data	: pointer of destination
 *  len			: maximum number of bytes that want to copy
 *
 *  returns:	: number of bytes copied
 */
int32_t ringBuff_PopArray(RINGBUFFER_TypeDef *ringbuff, uint8_t *ptr_data, int32_t len) {
 8003496:	b580      	push	{r7, lr}
 8003498:	b086      	sub	sp, #24
 800349a:	af00      	add	r7, sp, #0
 800349c:	60f8      	str	r0, [r7, #12]
 800349e:	60b9      	str	r1, [r7, #8]
 80034a0:	607a      	str	r2, [r7, #4]
	int32_t success_number;

	for (success_number = 0; success_number < len; success_number++) {
 80034a2:	2300      	movs	r3, #0
 80034a4:	617b      	str	r3, [r7, #20]
 80034a6:	e00c      	b.n	80034c2 <ringBuff_PopArray+0x2c>
		if ( !ringBuff_PopChar(ringbuff, (ptr_data + success_number))) {
 80034a8:	697b      	ldr	r3, [r7, #20]
 80034aa:	68ba      	ldr	r2, [r7, #8]
 80034ac:	4413      	add	r3, r2
 80034ae:	4619      	mov	r1, r3
 80034b0:	68f8      	ldr	r0, [r7, #12]
 80034b2:	f7ff ff90 	bl	80033d6 <ringBuff_PopChar>
 80034b6:	4603      	mov	r3, r0
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d007      	beq.n	80034cc <ringBuff_PopArray+0x36>
	for (success_number = 0; success_number < len; success_number++) {
 80034bc:	697b      	ldr	r3, [r7, #20]
 80034be:	3301      	adds	r3, #1
 80034c0:	617b      	str	r3, [r7, #20]
 80034c2:	697a      	ldr	r2, [r7, #20]
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	429a      	cmp	r2, r3
 80034c8:	dbee      	blt.n	80034a8 <ringBuff_PopArray+0x12>
 80034ca:	e000      	b.n	80034ce <ringBuff_PopArray+0x38>
			break;
 80034cc:	bf00      	nop
		}// stop when ring buffer EMPTY
	}
	return success_number;
 80034ce:	697b      	ldr	r3, [r7, #20]
}
 80034d0:	4618      	mov	r0, r3
 80034d2:	3718      	adds	r7, #24
 80034d4:	46bd      	mov	sp, r7
 80034d6:	bd80      	pop	{r7, pc}

080034d8 <ringBuff_DistanceOf>:
 *  cmp_char	: compare character
 *
 *  returns:	: distance from 'tail' to 'cmp_char'
 *  			  -1 'cmp_char' could not be found.
 */
int32_t	ringBuff_DistanceOf	(RINGBUFFER_TypeDef *ringbuff, uint8_t cmp_char) {
 80034d8:	b480      	push	{r7}
 80034da:	b087      	sub	sp, #28
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
 80034e0:	460b      	mov	r3, r1
 80034e2:	70fb      	strb	r3, [r7, #3]
	int32_t index;
	int32_t distance = 0;
 80034e4:	2300      	movs	r3, #0
 80034e6:	613b      	str	r3, [r7, #16]

	index = ringbuff->tail;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80034ee:	617b      	str	r3, [r7, #20]
	if (ringbuff->isFull_Flag) {
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	f893 3408 	ldrb.w	r3, [r3, #1032]	; 0x408
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d036      	beq.n	8003568 <ringBuff_DistanceOf+0x90>
		for ( int32_t i = 0; i < RINGBUFFER_SIZE; i++, index = (index + 1) % RINGBUFFER_SIZE) {
 80034fa:	2300      	movs	r3, #0
 80034fc:	60fb      	str	r3, [r7, #12]
 80034fe:	e018      	b.n	8003532 <ringBuff_DistanceOf+0x5a>
				if ( cmp_char == ringbuff->Array[index]) {
 8003500:	687a      	ldr	r2, [r7, #4]
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	4413      	add	r3, r2
 8003506:	781b      	ldrb	r3, [r3, #0]
 8003508:	78fa      	ldrb	r2, [r7, #3]
 800350a:	429a      	cmp	r2, r3
 800350c:	d101      	bne.n	8003512 <ringBuff_DistanceOf+0x3a>
					return distance;
 800350e:	693b      	ldr	r3, [r7, #16]
 8003510:	e037      	b.n	8003582 <ringBuff_DistanceOf+0xaa>
				}
				distance++;
 8003512:	693b      	ldr	r3, [r7, #16]
 8003514:	3301      	adds	r3, #1
 8003516:	613b      	str	r3, [r7, #16]
		for ( int32_t i = 0; i < RINGBUFFER_SIZE; i++, index = (index + 1) % RINGBUFFER_SIZE) {
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	3301      	adds	r3, #1
 800351c:	60fb      	str	r3, [r7, #12]
 800351e:	697b      	ldr	r3, [r7, #20]
 8003520:	3301      	adds	r3, #1
 8003522:	425a      	negs	r2, r3
 8003524:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003528:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800352c:	bf58      	it	pl
 800352e:	4253      	negpl	r3, r2
 8003530:	617b      	str	r3, [r7, #20]
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003538:	dbe2      	blt.n	8003500 <ringBuff_DistanceOf+0x28>
 800353a:	e020      	b.n	800357e <ringBuff_DistanceOf+0xa6>
			}

	} else {
		for ( ; (index != ringbuff->head) || !ringbuff->isEmpty_Flag; index = (index + 1) % RINGBUFFER_SIZE) {
				if ( cmp_char == ringbuff->Array[index]) {
 800353c:	687a      	ldr	r2, [r7, #4]
 800353e:	697b      	ldr	r3, [r7, #20]
 8003540:	4413      	add	r3, r2
 8003542:	781b      	ldrb	r3, [r3, #0]
 8003544:	78fa      	ldrb	r2, [r7, #3]
 8003546:	429a      	cmp	r2, r3
 8003548:	d101      	bne.n	800354e <ringBuff_DistanceOf+0x76>
					return distance;
 800354a:	693b      	ldr	r3, [r7, #16]
 800354c:	e019      	b.n	8003582 <ringBuff_DistanceOf+0xaa>
				}
				distance++;
 800354e:	693b      	ldr	r3, [r7, #16]
 8003550:	3301      	adds	r3, #1
 8003552:	613b      	str	r3, [r7, #16]
		for ( ; (index != ringbuff->head) || !ringbuff->isEmpty_Flag; index = (index + 1) % RINGBUFFER_SIZE) {
 8003554:	697b      	ldr	r3, [r7, #20]
 8003556:	3301      	adds	r3, #1
 8003558:	425a      	negs	r2, r3
 800355a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800355e:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8003562:	bf58      	it	pl
 8003564:	4253      	negpl	r3, r2
 8003566:	617b      	str	r3, [r7, #20]
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 800356e:	697a      	ldr	r2, [r7, #20]
 8003570:	429a      	cmp	r2, r3
 8003572:	d1e3      	bne.n	800353c <ringBuff_DistanceOf+0x64>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	f893 3409 	ldrb.w	r3, [r3, #1033]	; 0x409
 800357a:	2b00      	cmp	r3, #0
 800357c:	d0de      	beq.n	800353c <ringBuff_DistanceOf+0x64>
			}
	}
	return -1;
 800357e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003582:	4618      	mov	r0, r3
 8003584:	371c      	adds	r7, #28
 8003586:	46bd      	mov	sp, r7
 8003588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358c:	4770      	bx	lr
	...

08003590 <lowlayer_setOutput>:
	uint16_t read_data = FSMC_Read(ADDRESS_LIMIT);

	return (uint8_t)read_data;
}

void	lowlayer_setOutput(uint8_t value) {
 8003590:	b580      	push	{r7, lr}
 8003592:	b082      	sub	sp, #8
 8003594:	af00      	add	r7, sp, #0
 8003596:	4603      	mov	r3, r0
 8003598:	71fb      	strb	r3, [r7, #7]
	if (value > 0) {
 800359a:	79fb      	ldrb	r3, [r7, #7]
 800359c:	2b00      	cmp	r3, #0
 800359e:	d006      	beq.n	80035ae <lowlayer_setOutput+0x1e>
		HAL_GPIO_WritePin(OUTPUT_1_GPIO_Port, OUTPUT_1_Pin, GPIO_PIN_SET);
 80035a0:	2201      	movs	r2, #1
 80035a2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80035a6:	4807      	ldr	r0, [pc, #28]	; (80035c4 <lowlayer_setOutput+0x34>)
 80035a8:	f005 faea 	bl	8008b80 <HAL_GPIO_WritePin>
	} else {
		HAL_GPIO_WritePin(OUTPUT_1_GPIO_Port, OUTPUT_1_Pin, GPIO_PIN_RESET);
	}
}
 80035ac:	e005      	b.n	80035ba <lowlayer_setOutput+0x2a>
		HAL_GPIO_WritePin(OUTPUT_1_GPIO_Port, OUTPUT_1_Pin, GPIO_PIN_RESET);
 80035ae:	2200      	movs	r2, #0
 80035b0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80035b4:	4803      	ldr	r0, [pc, #12]	; (80035c4 <lowlayer_setOutput+0x34>)
 80035b6:	f005 fae3 	bl	8008b80 <HAL_GPIO_WritePin>
}
 80035ba:	bf00      	nop
 80035bc:	3708      	adds	r7, #8
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd80      	pop	{r7, pc}
 80035c2:	bf00      	nop
 80035c4:	40020400 	.word	0x40020400

080035c8 <scaraInitDuty>:
											 "Wrong Coordinate"
											};


/* Compute duty corresponding to new command */
SCARA_StatusTypeDef	scaraInitDuty		(DUTY_Command_TypeDef command) {
 80035c8:	b084      	sub	sp, #16
 80035ca:	b5b0      	push	{r4, r5, r7, lr}
 80035cc:	f5ad 7d12 	sub.w	sp, sp, #584	; 0x248
 80035d0:	af4e      	add	r7, sp, #312	; 0x138
 80035d2:	f507 7c90 	add.w	ip, r7, #288	; 0x120
 80035d6:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	SCARA_StatusTypeDef status, status1, status2;

	/*----------- Space Task ------------*/
	if 			(DUTY_SPACE_TASK == command.space_type) {
 80035da:	f897 3129 	ldrb.w	r3, [r7, #297]	; 0x129
 80035de:	2b00      	cmp	r3, #0
 80035e0:	f040 82ba 	bne.w	8003b58 <scaraInitDuty+0x590>
		double total_s, angle_s;
		int8_t dir_angle;
		SCARA_PositionTypeDef	target_point;
		// Change Degree --> Radian
		command.target_point.roll = command.target_point.roll*PI/180.0;
 80035e4:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 80035e8:	a3ab      	add	r3, pc, #684	; (adr r3, 8003898 <scaraInitDuty+0x2d0>)
 80035ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035ee:	f7fd f813 	bl	8000618 <__aeabi_dmul>
 80035f2:	4602      	mov	r2, r0
 80035f4:	460b      	mov	r3, r1
 80035f6:	4610      	mov	r0, r2
 80035f8:	4619      	mov	r1, r3
 80035fa:	f04f 0200 	mov.w	r2, #0
 80035fe:	4ba8      	ldr	r3, [pc, #672]	; (80038a0 <scaraInitDuty+0x2d8>)
 8003600:	f7fd f934 	bl	800086c <__aeabi_ddiv>
 8003604:	4602      	mov	r2, r0
 8003606:	460b      	mov	r3, r1
 8003608:	e9c7 2362 	strd	r2, r3, [r7, #392]	; 0x188
		// Coordinate
		if( DUTY_COORDINATES_REL == command.coordinate_type) {
 800360c:	f897 3128 	ldrb.w	r3, [r7, #296]	; 0x128
 8003610:	2b01      	cmp	r3, #1
 8003612:	d130      	bne.n	8003676 <scaraInitDuty+0xae>
			target_point.x 		= positionCurrent.x + command.target_point.x;
 8003614:	4ba3      	ldr	r3, [pc, #652]	; (80038a4 <scaraInitDuty+0x2dc>)
 8003616:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 800361a:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 800361e:	f7fc fe45 	bl	80002ac <__adddf3>
 8003622:	4602      	mov	r2, r0
 8003624:	460b      	mov	r3, r1
 8003626:	4639      	mov	r1, r7
 8003628:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
			target_point.y 		= positionCurrent.y + command.target_point.y;
 800362c:	4b9d      	ldr	r3, [pc, #628]	; (80038a4 <scaraInitDuty+0x2dc>)
 800362e:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8003632:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	; 0x178
 8003636:	f7fc fe39 	bl	80002ac <__adddf3>
 800363a:	4602      	mov	r2, r0
 800363c:	460b      	mov	r3, r1
 800363e:	4639      	mov	r1, r7
 8003640:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
			target_point.z 		= positionCurrent.z + command.target_point.z;
 8003644:	4b97      	ldr	r3, [pc, #604]	; (80038a4 <scaraInitDuty+0x2dc>)
 8003646:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 800364a:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	; 0x180
 800364e:	f7fc fe2d 	bl	80002ac <__adddf3>
 8003652:	4602      	mov	r2, r0
 8003654:	460b      	mov	r3, r1
 8003656:	4639      	mov	r1, r7
 8003658:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
			target_point.roll	= positionCurrent.roll + command.target_point.roll;
 800365c:	4b91      	ldr	r3, [pc, #580]	; (80038a4 <scaraInitDuty+0x2dc>)
 800365e:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8003662:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	; 0x188
 8003666:	f7fc fe21 	bl	80002ac <__adddf3>
 800366a:	4602      	mov	r2, r0
 800366c:	460b      	mov	r3, r1
 800366e:	4639      	mov	r1, r7
 8003670:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
 8003674:	e01b      	b.n	80036ae <scaraInitDuty+0xe6>
		} else if (DUTY_COORDINATES_ABS == command.coordinate_type) {
 8003676:	f897 3128 	ldrb.w	r3, [r7, #296]	; 0x128
 800367a:	2b00      	cmp	r3, #0
 800367c:	d114      	bne.n	80036a8 <scaraInitDuty+0xe0>
			target_point.x 		= command.target_point.x;
 800367e:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 8003682:	4639      	mov	r1, r7
 8003684:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
			target_point.y 		= command.target_point.y;
 8003688:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	; 0x178
 800368c:	4639      	mov	r1, r7
 800368e:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
			target_point.z 		= command.target_point.z;
 8003692:	e9d7 2360 	ldrd	r2, r3, [r7, #384]	; 0x180
 8003696:	4639      	mov	r1, r7
 8003698:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
			target_point.roll	= command.target_point.roll;
 800369c:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	; 0x188
 80036a0:	4639      	mov	r1, r7
 80036a2:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
 80036a6:	e002      	b.n	80036ae <scaraInitDuty+0xe6>
		} else {
			return SCARA_STATUS_ERROR_COORDINATE;
 80036a8:	230c      	movs	r3, #12
 80036aa:	f001 b91e 	b.w	80048ea <scaraInitDuty+0x1322>
		}

		angle_s = target_point.roll - positionCurrent.roll;
 80036ae:	463b      	mov	r3, r7
 80036b0:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 80036b4:	4b7b      	ldr	r3, [pc, #492]	; (80038a4 <scaraInitDuty+0x2dc>)
 80036b6:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 80036ba:	f7fc fdf5 	bl	80002a8 <__aeabi_dsub>
 80036be:	4602      	mov	r2, r0
 80036c0:	460b      	mov	r3, r1
 80036c2:	e9c7 233e 	strd	r2, r3, [r7, #248]	; 0xf8
		dir_angle = 1;
 80036c6:	2301      	movs	r3, #1
 80036c8:	f887 30f7 	strb.w	r3, [r7, #247]	; 0xf7
		if ( angle_s < 0) {
 80036cc:	f04f 0200 	mov.w	r2, #0
 80036d0:	f04f 0300 	mov.w	r3, #0
 80036d4:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 80036d8:	f7fd fa10 	bl	8000afc <__aeabi_dcmplt>
 80036dc:	4603      	mov	r3, r0
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d002      	beq.n	80036e8 <scaraInitDuty+0x120>
			dir_angle = -1;
 80036e2:	23ff      	movs	r3, #255	; 0xff
 80036e4:	f887 30f7 	strb.w	r3, [r7, #247]	; 0xf7
		}
		if ( fabs(angle_s) > PI) {
 80036e8:	f8d7 40f8 	ldr.w	r4, [r7, #248]	; 0xf8
 80036ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80036f0:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 80036f4:	a368      	add	r3, pc, #416	; (adr r3, 8003898 <scaraInitDuty+0x2d0>)
 80036f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036fa:	4620      	mov	r0, r4
 80036fc:	4629      	mov	r1, r5
 80036fe:	f7fd fa1b 	bl	8000b38 <__aeabi_dcmpgt>
 8003702:	4603      	mov	r3, r0
 8003704:	2b00      	cmp	r3, #0
 8003706:	d021      	beq.n	800374c <scaraInitDuty+0x184>
			dir_angle = -dir_angle;
 8003708:	f897 30f7 	ldrb.w	r3, [r7, #247]	; 0xf7
 800370c:	425b      	negs	r3, r3
 800370e:	b2db      	uxtb	r3, r3
 8003710:	f887 30f7 	strb.w	r3, [r7, #247]	; 0xf7
			angle_s = (2*PI - fabsf(angle_s))*dir_angle;
 8003714:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 8003718:	f7fd fa76 	bl	8000c08 <__aeabi_d2f>
 800371c:	ee07 0a90 	vmov	s15, r0
 8003720:	eef0 7ae7 	vabs.f32	s15, s15
 8003724:	ed9f 7a60 	vldr	s14, [pc, #384]	; 80038a8 <scaraInitDuty+0x2e0>
 8003728:	ee37 7a67 	vsub.f32	s14, s14, s15
 800372c:	f997 30f7 	ldrsb.w	r3, [r7, #247]	; 0xf7
 8003730:	ee07 3a90 	vmov	s15, r3
 8003734:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003738:	ee67 7a27 	vmul.f32	s15, s14, s15
 800373c:	ee17 0a90 	vmov	r0, s15
 8003740:	f7fc ff12 	bl	8000568 <__aeabi_f2d>
 8003744:	4603      	mov	r3, r0
 8003746:	460c      	mov	r4, r1
 8003748:	e9c7 343e 	strd	r3, r4, [r7, #248]	; 0xf8
		}


		myDUTY.space_type = DUTY_SPACE_TASK;// Change type
 800374c:	4b57      	ldr	r3, [pc, #348]	; (80038ac <scaraInitDuty+0x2e4>)
 800374e:	2200      	movs	r2, #0
 8003750:	701a      	strb	r2, [r3, #0]
		myDUTY.task.roll_start = positionCurrent.roll;
 8003752:	4b54      	ldr	r3, [pc, #336]	; (80038a4 <scaraInitDuty+0x2dc>)
 8003754:	e9d3 3410 	ldrd	r3, r4, [r3, #64]	; 0x40
 8003758:	4a54      	ldr	r2, [pc, #336]	; (80038ac <scaraInitDuty+0x2e4>)
 800375a:	e9c2 34f0 	strd	r3, r4, [r2, #960]	; 0x3c0
		// 1-Path Planning
			// Straight Line
		if ( DUTY_PATH_LINE == command.path_type ) {
 800375e:	f897 312a 	ldrb.w	r3, [r7, #298]	; 0x12a
 8003762:	2b00      	cmp	r3, #0
 8003764:	d11f      	bne.n	80037a6 <scaraInitDuty+0x1de>
			myDUTY.task.path.path_type = DUTY_PATH_LINE;
 8003766:	4b51      	ldr	r3, [pc, #324]	; (80038ac <scaraInitDuty+0x2e4>)
 8003768:	2200      	movs	r2, #0
 800376a:	721a      	strb	r2, [r3, #8]
			status = scaraInitLine(&(myDUTY.task.path.line), positionCurrent, target_point);
 800376c:	4c4d      	ldr	r4, [pc, #308]	; (80038a4 <scaraInitDuty+0x2dc>)
 800376e:	463b      	mov	r3, r7
 8003770:	a818      	add	r0, sp, #96	; 0x60
 8003772:	4619      	mov	r1, r3
 8003774:	2368      	movs	r3, #104	; 0x68
 8003776:	461a      	mov	r2, r3
 8003778:	f00f f83a 	bl	80127f0 <memcpy>
 800377c:	4668      	mov	r0, sp
 800377e:	f104 0308 	add.w	r3, r4, #8
 8003782:	2260      	movs	r2, #96	; 0x60
 8003784:	4619      	mov	r1, r3
 8003786:	f00f f833 	bl	80127f0 <memcpy>
 800378a:	e894 000c 	ldmia.w	r4, {r2, r3}
 800378e:	4848      	ldr	r0, [pc, #288]	; (80038b0 <scaraInitDuty+0x2e8>)
 8003790:	f001 f8bc 	bl	800490c <scaraInitLine>
 8003794:	4603      	mov	r3, r0
 8003796:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
			total_s = myDUTY.task.path.line.total_s;
 800379a:	4b44      	ldr	r3, [pc, #272]	; (80038ac <scaraInitDuty+0x2e4>)
 800379c:	e9d3 3416 	ldrd	r3, r4, [r3, #88]	; 0x58
 80037a0:	e9c7 3440 	strd	r3, r4, [r7, #256]	; 0x100
 80037a4:	e070      	b.n	8003888 <scaraInitDuty+0x2c0>
			// Circular
		} else if ( DUTY_PATH_CIRCLE == command.path_type ) {
 80037a6:	f897 312a 	ldrb.w	r3, [r7, #298]	; 0x12a
 80037aa:	2b01      	cmp	r3, #1
 80037ac:	d169      	bne.n	8003882 <scaraInitDuty+0x2ba>
			SCARA_PositionTypeDef	center_point;
			if( DUTY_COORDINATES_REL == command.coordinate_type) {
 80037ae:	f897 3128 	ldrb.w	r3, [r7, #296]	; 0x128
 80037b2:	2b01      	cmp	r3, #1
 80037b4:	d127      	bne.n	8003806 <scaraInitDuty+0x23e>
				center_point.x 		= positionCurrent.x + command.sub_point.x;
 80037b6:	4b3b      	ldr	r3, [pc, #236]	; (80038a4 <scaraInitDuty+0x2dc>)
 80037b8:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 80037bc:	e9d7 3476 	ldrd	r3, r4, [r7, #472]	; 0x1d8
 80037c0:	461a      	mov	r2, r3
 80037c2:	4623      	mov	r3, r4
 80037c4:	f7fc fd72 	bl	80002ac <__adddf3>
 80037c8:	4603      	mov	r3, r0
 80037ca:	460c      	mov	r4, r1
 80037cc:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
				center_point.y 		= positionCurrent.y + command.sub_point.y;
 80037d0:	4b34      	ldr	r3, [pc, #208]	; (80038a4 <scaraInitDuty+0x2dc>)
 80037d2:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 80037d6:	e9d7 3478 	ldrd	r3, r4, [r7, #480]	; 0x1e0
 80037da:	461a      	mov	r2, r3
 80037dc:	4623      	mov	r3, r4
 80037de:	f7fc fd65 	bl	80002ac <__adddf3>
 80037e2:	4603      	mov	r3, r0
 80037e4:	460c      	mov	r4, r1
 80037e6:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
				center_point.z 		= positionCurrent.z + command.sub_point.z;
 80037ea:	4b2e      	ldr	r3, [pc, #184]	; (80038a4 <scaraInitDuty+0x2dc>)
 80037ec:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 80037f0:	e9d7 347a 	ldrd	r3, r4, [r7, #488]	; 0x1e8
 80037f4:	461a      	mov	r2, r3
 80037f6:	4623      	mov	r3, r4
 80037f8:	f7fc fd58 	bl	80002ac <__adddf3>
 80037fc:	4603      	mov	r3, r0
 80037fe:	460c      	mov	r4, r1
 8003800:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
 8003804:	e013      	b.n	800382e <scaraInitDuty+0x266>
			} else if (DUTY_COORDINATES_ABS == command.coordinate_type) {
 8003806:	f897 3128 	ldrb.w	r3, [r7, #296]	; 0x128
 800380a:	2b00      	cmp	r3, #0
 800380c:	d10c      	bne.n	8003828 <scaraInitDuty+0x260>
				center_point.x 		= command.target_point.x;
 800380e:	e9d7 345c 	ldrd	r3, r4, [r7, #368]	; 0x170
 8003812:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
				center_point.y 		= command.target_point.y;
 8003816:	e9d7 345e 	ldrd	r3, r4, [r7, #376]	; 0x178
 800381a:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
				center_point.z 		= command.target_point.z;
 800381e:	e9d7 3460 	ldrd	r3, r4, [r7, #384]	; 0x180
 8003822:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
 8003826:	e002      	b.n	800382e <scaraInitDuty+0x266>
			} else {
				return SCARA_STATUS_ERROR_COORDINATE;
 8003828:	230c      	movs	r3, #12
			return SCARA_STATUS_ERROR_COORDINATE;
 800382a:	f001 b85e 	b.w	80048ea <scaraInitDuty+0x1322>
			}

			myDUTY.task.path.path_type = DUTY_PATH_CIRCLE;
 800382e:	4b1f      	ldr	r3, [pc, #124]	; (80038ac <scaraInitDuty+0x2e4>)
 8003830:	2201      	movs	r2, #1
 8003832:	721a      	strb	r2, [r3, #8]
			status = scaraInitCircle(&(myDUTY.task.path.circle),
 8003834:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8003838:	4c1a      	ldr	r4, [pc, #104]	; (80038a4 <scaraInitDuty+0x2dc>)
 800383a:	934c      	str	r3, [sp, #304]	; 0x130
 800383c:	a832      	add	r0, sp, #200	; 0xc8
 800383e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8003842:	2268      	movs	r2, #104	; 0x68
 8003844:	4619      	mov	r1, r3
 8003846:	f00e ffd3 	bl	80127f0 <memcpy>
 800384a:	463b      	mov	r3, r7
 800384c:	a818      	add	r0, sp, #96	; 0x60
 800384e:	4619      	mov	r1, r3
 8003850:	2368      	movs	r3, #104	; 0x68
 8003852:	461a      	mov	r2, r3
 8003854:	f00e ffcc 	bl	80127f0 <memcpy>
 8003858:	4668      	mov	r0, sp
 800385a:	f104 0308 	add.w	r3, r4, #8
 800385e:	2260      	movs	r2, #96	; 0x60
 8003860:	4619      	mov	r1, r3
 8003862:	f00e ffc5 	bl	80127f0 <memcpy>
 8003866:	e894 000c 	ldmia.w	r4, {r2, r3}
 800386a:	4812      	ldr	r0, [pc, #72]	; (80038b4 <scaraInitDuty+0x2ec>)
 800386c:	f001 f914 	bl	8004a98 <scaraInitCircle>
 8003870:	4603      	mov	r3, r0
 8003872:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
										positionCurrent,
										target_point,
										center_point,
										command.sub_para_int );
			total_s = myDUTY.task.path.circle.total_s;
 8003876:	4b0d      	ldr	r3, [pc, #52]	; (80038ac <scaraInitDuty+0x2e4>)
 8003878:	e9d3 343a 	ldrd	r3, r4, [r3, #232]	; 0xe8
 800387c:	e9c7 3440 	strd	r3, r4, [r7, #256]	; 0x100
 8003880:	e002      	b.n	8003888 <scaraInitDuty+0x2c0>

		} else {
			return SCARA_STATUS_ERROR_TASK;
 8003882:	2303      	movs	r3, #3
 8003884:	f001 b831 	b.w	80048ea <scaraInitDuty+0x1322>
		}

		if ( SCARA_STATUS_OK != status) {
 8003888:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800388c:	2b00      	cmp	r3, #0
 800388e:	d013      	beq.n	80038b8 <scaraInitDuty+0x2f0>
			return status;
 8003890:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8003894:	f001 b829 	b.w	80048ea <scaraInitDuty+0x1322>
 8003898:	60000000 	.word	0x60000000
 800389c:	400921fb 	.word	0x400921fb
 80038a0:	40668000 	.word	0x40668000
 80038a4:	20005cf0 	.word	0x20005cf0
 80038a8:	40c90fdb 	.word	0x40c90fdb
 80038ac:	20005338 	.word	0x20005338
 80038b0:	20005348 	.word	0x20005348
 80038b4:	200053b8 	.word	0x200053b8
		}

		// 2-Trajectory Planning
			// LSPB
		if ( DUTY_TRAJECTORY_LSPB == command.trajec_type ) {
 80038b8:	f897 312c 	ldrb.w	r3, [r7, #300]	; 0x12c
 80038bc:	2b00      	cmp	r3, #0
 80038be:	f040 8094 	bne.w	80039ea <scaraInitDuty+0x422>

			if ( DUTY_MODE_INIT_QVT == command.modeInit_type) {
 80038c2:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 80038c6:	2b01      	cmp	r3, #1
 80038c8:	d12d      	bne.n	8003926 <scaraInitDuty+0x35e>
				myDUTY.task.trajectory_3d.lspb.Tf = command.time_total;
 80038ca:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 80038ce:	4a9d      	ldr	r2, [pc, #628]	; (8003b44 <scaraInitDuty+0x57c>)
 80038d0:	e9c2 345a 	strd	r3, r4, [r2, #360]	; 0x168
				myDUTY.task.trajectory_3d.trajectory_type = DUTY_TRAJECTORY_LSPB;
 80038d4:	4b9b      	ldr	r3, [pc, #620]	; (8003b44 <scaraInitDuty+0x57c>)
 80038d6:	2200      	movs	r2, #0
 80038d8:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
				status1 = scaraInitLSPB(&(myDUTY.task.trajectory_3d.lspb), TRAJECTORY_3D,
 80038dc:	2201      	movs	r2, #1
 80038de:	ed97 0b40 	vldr	d0, [r7, #256]	; 0x100
 80038e2:	2104      	movs	r1, #4
 80038e4:	4898      	ldr	r0, [pc, #608]	; (8003b48 <scaraInitDuty+0x580>)
 80038e6:	f001 fa4f 	bl	8004d88 <scaraInitLSPB>
 80038ea:	4603      	mov	r3, r0
 80038ec:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
						 total_s, DUTY_MODE_INIT_QVT);

				myDUTY.task.trajectory_roll.lspb.Tf = command.time_total;
 80038f0:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 80038f4:	4a93      	ldr	r2, [pc, #588]	; (8003b44 <scaraInitDuty+0x57c>)
 80038f6:	e9c2 34b0 	strd	r3, r4, [r2, #704]	; 0x2c0
				myDUTY.task.trajectory_roll.trajectory_type = DUTY_TRAJECTORY_LSPB;
 80038fa:	4b92      	ldr	r3, [pc, #584]	; (8003b44 <scaraInitDuty+0x57c>)
 80038fc:	2200      	movs	r2, #0
 80038fe:	f883 2268 	strb.w	r2, [r3, #616]	; 0x268
				status2 = scaraInitLSPB(&(myDUTY.task.trajectory_roll.lspb), TRAJECTORY_ROLL,
 8003902:	2201      	movs	r2, #1
 8003904:	ed97 0b3e 	vldr	d0, [r7, #248]	; 0xf8
 8003908:	2105      	movs	r1, #5
 800390a:	4890      	ldr	r0, [pc, #576]	; (8003b4c <scaraInitDuty+0x584>)
 800390c:	f001 fa3c 	bl	8004d88 <scaraInitLSPB>
 8003910:	4603      	mov	r3, r0
 8003912:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
						 angle_s, DUTY_MODE_INIT_QVT);
				myDUTY.time_total = command.time_total;
 8003916:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 800391a:	4a8a      	ldr	r2, [pc, #552]	; (8003b44 <scaraInitDuty+0x57c>)
 800391c:	f602 1248 	addw	r2, r2, #2376	; 0x948
 8003920:	e9c2 3400 	strd	r3, r4, [r2]
 8003924:	e0fd      	b.n	8003b22 <scaraInitDuty+0x55a>

			} else if (DUTY_MODE_INIT_QVA == command.modeInit_type) {
 8003926:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 800392a:	2b00      	cmp	r3, #0
 800392c:	d15a      	bne.n	80039e4 <scaraInitDuty+0x41c>
				myDUTY.task.trajectory_3d.trajectory_type = DUTY_TRAJECTORY_LSPB;
 800392e:	4b85      	ldr	r3, [pc, #532]	; (8003b44 <scaraInitDuty+0x57c>)
 8003930:	2200      	movs	r2, #0
 8003932:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
				status1 = scaraInitLSPB(&(myDUTY.task.trajectory_3d.lspb), TRAJECTORY_3D,
 8003936:	2200      	movs	r2, #0
 8003938:	ed97 0b40 	vldr	d0, [r7, #256]	; 0x100
 800393c:	2104      	movs	r1, #4
 800393e:	4882      	ldr	r0, [pc, #520]	; (8003b48 <scaraInitDuty+0x580>)
 8003940:	f001 fa22 	bl	8004d88 <scaraInitLSPB>
 8003944:	4603      	mov	r3, r0
 8003946:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
						 total_s, DUTY_MODE_INIT_QVA);
				myDUTY.task.trajectory_roll.trajectory_type = DUTY_TRAJECTORY_LSPB;
 800394a:	4b7e      	ldr	r3, [pc, #504]	; (8003b44 <scaraInitDuty+0x57c>)
 800394c:	2200      	movs	r2, #0
 800394e:	f883 2268 	strb.w	r2, [r3, #616]	; 0x268
				status2 = scaraInitLSPB(&(myDUTY.task.trajectory_roll.lspb), TRAJECTORY_ROLL,
 8003952:	2200      	movs	r2, #0
 8003954:	ed97 0b3e 	vldr	d0, [r7, #248]	; 0xf8
 8003958:	2105      	movs	r1, #5
 800395a:	487c      	ldr	r0, [pc, #496]	; (8003b4c <scaraInitDuty+0x584>)
 800395c:	f001 fa14 	bl	8004d88 <scaraInitLSPB>
 8003960:	4603      	mov	r3, r0
 8003962:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
						 angle_s, DUTY_MODE_INIT_QVA);
				// Synchronous time end
				if(myDUTY.task.trajectory_3d.lspb.Tf > myDUTY.task.trajectory_roll.lspb.Tf) {
 8003966:	4b77      	ldr	r3, [pc, #476]	; (8003b44 <scaraInitDuty+0x57c>)
 8003968:	e9d3 015a 	ldrd	r0, r1, [r3, #360]	; 0x168
 800396c:	4b75      	ldr	r3, [pc, #468]	; (8003b44 <scaraInitDuty+0x57c>)
 800396e:	e9d3 34b0 	ldrd	r3, r4, [r3, #704]	; 0x2c0
 8003972:	461a      	mov	r2, r3
 8003974:	4623      	mov	r3, r4
 8003976:	f7fd f8df 	bl	8000b38 <__aeabi_dcmpgt>
 800397a:	4603      	mov	r3, r0
 800397c:	2b00      	cmp	r3, #0
 800397e:	d018      	beq.n	80039b2 <scaraInitDuty+0x3ea>
					myDUTY.task.trajectory_roll.lspb.Tf = myDUTY.task.trajectory_3d.lspb.Tf;
 8003980:	4b70      	ldr	r3, [pc, #448]	; (8003b44 <scaraInitDuty+0x57c>)
 8003982:	e9d3 345a 	ldrd	r3, r4, [r3, #360]	; 0x168
 8003986:	4a6f      	ldr	r2, [pc, #444]	; (8003b44 <scaraInitDuty+0x57c>)
 8003988:	e9c2 34b0 	strd	r3, r4, [r2, #704]	; 0x2c0
					status2 = scaraInitLSPB(&(myDUTY.task.trajectory_roll.lspb), TRAJECTORY_ROLL,
 800398c:	2201      	movs	r2, #1
 800398e:	ed97 0b3e 	vldr	d0, [r7, #248]	; 0xf8
 8003992:	2105      	movs	r1, #5
 8003994:	486d      	ldr	r0, [pc, #436]	; (8003b4c <scaraInitDuty+0x584>)
 8003996:	f001 f9f7 	bl	8004d88 <scaraInitLSPB>
 800399a:	4603      	mov	r3, r0
 800399c:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
							 angle_s, DUTY_MODE_INIT_QVT);
					myDUTY.time_total = myDUTY.task.trajectory_3d.lspb.Tf;
 80039a0:	4b68      	ldr	r3, [pc, #416]	; (8003b44 <scaraInitDuty+0x57c>)
 80039a2:	e9d3 345a 	ldrd	r3, r4, [r3, #360]	; 0x168
 80039a6:	4a67      	ldr	r2, [pc, #412]	; (8003b44 <scaraInitDuty+0x57c>)
 80039a8:	f602 1248 	addw	r2, r2, #2376	; 0x948
 80039ac:	e9c2 3400 	strd	r3, r4, [r2]
 80039b0:	e0b7      	b.n	8003b22 <scaraInitDuty+0x55a>
				} else {
					myDUTY.task.trajectory_3d.lspb.Tf = myDUTY.task.trajectory_roll.lspb.Tf;
 80039b2:	4b64      	ldr	r3, [pc, #400]	; (8003b44 <scaraInitDuty+0x57c>)
 80039b4:	e9d3 34b0 	ldrd	r3, r4, [r3, #704]	; 0x2c0
 80039b8:	4a62      	ldr	r2, [pc, #392]	; (8003b44 <scaraInitDuty+0x57c>)
 80039ba:	e9c2 345a 	strd	r3, r4, [r2, #360]	; 0x168
					status1 = scaraInitLSPB(&(myDUTY.task.trajectory_3d.lspb), TRAJECTORY_3D,
 80039be:	2201      	movs	r2, #1
 80039c0:	ed97 0b40 	vldr	d0, [r7, #256]	; 0x100
 80039c4:	2104      	movs	r1, #4
 80039c6:	4860      	ldr	r0, [pc, #384]	; (8003b48 <scaraInitDuty+0x580>)
 80039c8:	f001 f9de 	bl	8004d88 <scaraInitLSPB>
 80039cc:	4603      	mov	r3, r0
 80039ce:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
							 total_s, DUTY_MODE_INIT_QVT);
					myDUTY.time_total = myDUTY.task.trajectory_roll.lspb.Tf;
 80039d2:	4b5c      	ldr	r3, [pc, #368]	; (8003b44 <scaraInitDuty+0x57c>)
 80039d4:	e9d3 34b0 	ldrd	r3, r4, [r3, #704]	; 0x2c0
 80039d8:	4a5a      	ldr	r2, [pc, #360]	; (8003b44 <scaraInitDuty+0x57c>)
 80039da:	f602 1248 	addw	r2, r2, #2376	; 0x948
 80039de:	e9c2 3400 	strd	r3, r4, [r2]
 80039e2:	e09e      	b.n	8003b22 <scaraInitDuty+0x55a>
				}
			} else {
				return SCARA_STATUS_ERROR_MODE_INIT ;
 80039e4:	2308      	movs	r3, #8
 80039e6:	f000 bf80 	b.w	80048ea <scaraInitDuty+0x1322>
			}
			// SCURVE
		} else if 	( DUTY_TRAJECTORY_SCURVE == command.trajec_type ){
 80039ea:	f897 312c 	ldrb.w	r3, [r7, #300]	; 0x12c
 80039ee:	2b01      	cmp	r3, #1
 80039f0:	f040 8094 	bne.w	8003b1c <scaraInitDuty+0x554>

			if ( DUTY_MODE_INIT_QVT == command.modeInit_type) {
 80039f4:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 80039f8:	2b01      	cmp	r3, #1
 80039fa:	d12d      	bne.n	8003a58 <scaraInitDuty+0x490>
				myDUTY.task.trajectory_3d.scurve.Tf = command.time_total;
 80039fc:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 8003a00:	4a50      	ldr	r2, [pc, #320]	; (8003b44 <scaraInitDuty+0x57c>)
 8003a02:	e9c2 347e 	strd	r3, r4, [r2, #504]	; 0x1f8
				myDUTY.task.trajectory_3d.trajectory_type = DUTY_TRAJECTORY_SCURVE;
 8003a06:	4b4f      	ldr	r3, [pc, #316]	; (8003b44 <scaraInitDuty+0x57c>)
 8003a08:	2201      	movs	r2, #1
 8003a0a:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
				status1 = scaraInitScurve(&(myDUTY.task.trajectory_3d.scurve), TRAJECTORY_3D,
 8003a0e:	2201      	movs	r2, #1
 8003a10:	ed97 0b40 	vldr	d0, [r7, #256]	; 0x100
 8003a14:	2104      	movs	r1, #4
 8003a16:	484e      	ldr	r0, [pc, #312]	; (8003b50 <scaraInitDuty+0x588>)
 8003a18:	f001 fd62 	bl	80054e0 <scaraInitScurve>
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
						 total_s, DUTY_MODE_INIT_QVT);

				myDUTY.task.trajectory_roll.scurve.Tf = command.time_total;
 8003a22:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 8003a26:	4a47      	ldr	r2, [pc, #284]	; (8003b44 <scaraInitDuty+0x57c>)
 8003a28:	e9c2 34d4 	strd	r3, r4, [r2, #848]	; 0x350
				myDUTY.task.trajectory_roll.trajectory_type = DUTY_TRAJECTORY_SCURVE;
 8003a2c:	4b45      	ldr	r3, [pc, #276]	; (8003b44 <scaraInitDuty+0x57c>)
 8003a2e:	2201      	movs	r2, #1
 8003a30:	f883 2268 	strb.w	r2, [r3, #616]	; 0x268
				status2 = scaraInitScurve(&(myDUTY.task.trajectory_roll.scurve), TRAJECTORY_ROLL,
 8003a34:	2201      	movs	r2, #1
 8003a36:	ed97 0b3e 	vldr	d0, [r7, #248]	; 0xf8
 8003a3a:	2105      	movs	r1, #5
 8003a3c:	4845      	ldr	r0, [pc, #276]	; (8003b54 <scaraInitDuty+0x58c>)
 8003a3e:	f001 fd4f 	bl	80054e0 <scaraInitScurve>
 8003a42:	4603      	mov	r3, r0
 8003a44:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
						 angle_s, DUTY_MODE_INIT_QVT);
				myDUTY.time_total = command.time_total;
 8003a48:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 8003a4c:	4a3d      	ldr	r2, [pc, #244]	; (8003b44 <scaraInitDuty+0x57c>)
 8003a4e:	f602 1248 	addw	r2, r2, #2376	; 0x948
 8003a52:	e9c2 3400 	strd	r3, r4, [r2]
 8003a56:	e064      	b.n	8003b22 <scaraInitDuty+0x55a>

			} else if (DUTY_MODE_INIT_QVA == command.modeInit_type) {
 8003a58:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d15a      	bne.n	8003b16 <scaraInitDuty+0x54e>
				myDUTY.task.trajectory_3d.trajectory_type = DUTY_TRAJECTORY_SCURVE;
 8003a60:	4b38      	ldr	r3, [pc, #224]	; (8003b44 <scaraInitDuty+0x57c>)
 8003a62:	2201      	movs	r2, #1
 8003a64:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
				status1 = scaraInitScurve(&(myDUTY.task.trajectory_3d.scurve), TRAJECTORY_3D,
 8003a68:	2200      	movs	r2, #0
 8003a6a:	ed97 0b40 	vldr	d0, [r7, #256]	; 0x100
 8003a6e:	2104      	movs	r1, #4
 8003a70:	4837      	ldr	r0, [pc, #220]	; (8003b50 <scaraInitDuty+0x588>)
 8003a72:	f001 fd35 	bl	80054e0 <scaraInitScurve>
 8003a76:	4603      	mov	r3, r0
 8003a78:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
						 total_s, DUTY_MODE_INIT_QVA);
				myDUTY.task.trajectory_roll.trajectory_type = DUTY_TRAJECTORY_SCURVE;
 8003a7c:	4b31      	ldr	r3, [pc, #196]	; (8003b44 <scaraInitDuty+0x57c>)
 8003a7e:	2201      	movs	r2, #1
 8003a80:	f883 2268 	strb.w	r2, [r3, #616]	; 0x268
				status2 = scaraInitScurve(&(myDUTY.task.trajectory_roll.scurve), TRAJECTORY_ROLL,
 8003a84:	2200      	movs	r2, #0
 8003a86:	ed97 0b3e 	vldr	d0, [r7, #248]	; 0xf8
 8003a8a:	2105      	movs	r1, #5
 8003a8c:	4831      	ldr	r0, [pc, #196]	; (8003b54 <scaraInitDuty+0x58c>)
 8003a8e:	f001 fd27 	bl	80054e0 <scaraInitScurve>
 8003a92:	4603      	mov	r3, r0
 8003a94:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
						 angle_s, DUTY_MODE_INIT_QVA);
				// synchronous time end
				if(myDUTY.task.trajectory_3d.scurve.Tf > myDUTY.task.trajectory_roll.scurve.Tf) {
 8003a98:	4b2a      	ldr	r3, [pc, #168]	; (8003b44 <scaraInitDuty+0x57c>)
 8003a9a:	e9d3 017e 	ldrd	r0, r1, [r3, #504]	; 0x1f8
 8003a9e:	4b29      	ldr	r3, [pc, #164]	; (8003b44 <scaraInitDuty+0x57c>)
 8003aa0:	e9d3 34d4 	ldrd	r3, r4, [r3, #848]	; 0x350
 8003aa4:	461a      	mov	r2, r3
 8003aa6:	4623      	mov	r3, r4
 8003aa8:	f7fd f846 	bl	8000b38 <__aeabi_dcmpgt>
 8003aac:	4603      	mov	r3, r0
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d018      	beq.n	8003ae4 <scaraInitDuty+0x51c>
					myDUTY.task.trajectory_roll.scurve.Tf = myDUTY.task.trajectory_3d.scurve.Tf;
 8003ab2:	4b24      	ldr	r3, [pc, #144]	; (8003b44 <scaraInitDuty+0x57c>)
 8003ab4:	e9d3 347e 	ldrd	r3, r4, [r3, #504]	; 0x1f8
 8003ab8:	4a22      	ldr	r2, [pc, #136]	; (8003b44 <scaraInitDuty+0x57c>)
 8003aba:	e9c2 34d4 	strd	r3, r4, [r2, #848]	; 0x350
					status2 = scaraInitScurve(&(myDUTY.task.trajectory_roll.scurve), TRAJECTORY_ROLL,
 8003abe:	2201      	movs	r2, #1
 8003ac0:	ed97 0b3e 	vldr	d0, [r7, #248]	; 0xf8
 8003ac4:	2105      	movs	r1, #5
 8003ac6:	4823      	ldr	r0, [pc, #140]	; (8003b54 <scaraInitDuty+0x58c>)
 8003ac8:	f001 fd0a 	bl	80054e0 <scaraInitScurve>
 8003acc:	4603      	mov	r3, r0
 8003ace:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
							 angle_s, DUTY_MODE_INIT_QVT);
					myDUTY.time_total = myDUTY.task.trajectory_3d.scurve.Tf;
 8003ad2:	4b1c      	ldr	r3, [pc, #112]	; (8003b44 <scaraInitDuty+0x57c>)
 8003ad4:	e9d3 347e 	ldrd	r3, r4, [r3, #504]	; 0x1f8
 8003ad8:	4a1a      	ldr	r2, [pc, #104]	; (8003b44 <scaraInitDuty+0x57c>)
 8003ada:	f602 1248 	addw	r2, r2, #2376	; 0x948
 8003ade:	e9c2 3400 	strd	r3, r4, [r2]
 8003ae2:	e01e      	b.n	8003b22 <scaraInitDuty+0x55a>
				} else {
					myDUTY.task.trajectory_3d.scurve.Tf = myDUTY.task.trajectory_roll.scurve.Tf;
 8003ae4:	4b17      	ldr	r3, [pc, #92]	; (8003b44 <scaraInitDuty+0x57c>)
 8003ae6:	e9d3 34d4 	ldrd	r3, r4, [r3, #848]	; 0x350
 8003aea:	4a16      	ldr	r2, [pc, #88]	; (8003b44 <scaraInitDuty+0x57c>)
 8003aec:	e9c2 347e 	strd	r3, r4, [r2, #504]	; 0x1f8
					status1 = scaraInitScurve(&(myDUTY.task.trajectory_3d.scurve), TRAJECTORY_3D,
 8003af0:	2201      	movs	r2, #1
 8003af2:	ed97 0b40 	vldr	d0, [r7, #256]	; 0x100
 8003af6:	2104      	movs	r1, #4
 8003af8:	4815      	ldr	r0, [pc, #84]	; (8003b50 <scaraInitDuty+0x588>)
 8003afa:	f001 fcf1 	bl	80054e0 <scaraInitScurve>
 8003afe:	4603      	mov	r3, r0
 8003b00:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
							 total_s, DUTY_MODE_INIT_QVT);
					myDUTY.time_total = myDUTY.task.trajectory_roll.scurve.Tf;
 8003b04:	4b0f      	ldr	r3, [pc, #60]	; (8003b44 <scaraInitDuty+0x57c>)
 8003b06:	e9d3 34d4 	ldrd	r3, r4, [r3, #848]	; 0x350
 8003b0a:	4a0e      	ldr	r2, [pc, #56]	; (8003b44 <scaraInitDuty+0x57c>)
 8003b0c:	f602 1248 	addw	r2, r2, #2376	; 0x948
 8003b10:	e9c2 3400 	strd	r3, r4, [r2]
 8003b14:	e005      	b.n	8003b22 <scaraInitDuty+0x55a>
				}
			} else {
				return SCARA_STATUS_ERROR_MODE_INIT;
 8003b16:	2308      	movs	r3, #8
 8003b18:	f000 bee7 	b.w	80048ea <scaraInitDuty+0x1322>
			}
		} else {
			return SCARA_STATUS_ERROR_TRAJECTORY;
 8003b1c:	2305      	movs	r3, #5
 8003b1e:	f000 bee4 	b.w	80048ea <scaraInitDuty+0x1322>
		}
		// Check Init Status
		if ( SCARA_STATUS_OK != status1) {
 8003b22:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d003      	beq.n	8003b32 <scaraInitDuty+0x56a>
			return status1;
 8003b2a:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 8003b2e:	f000 bedc 	b.w	80048ea <scaraInitDuty+0x1322>
		}
		if ( SCARA_STATUS_OK != status2) {
 8003b32:	f897 310d 	ldrb.w	r3, [r7, #269]	; 0x10d
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	f000 86b8 	beq.w	80048ac <scaraInitDuty+0x12e4>
			return status2;
 8003b3c:	f897 310d 	ldrb.w	r3, [r7, #269]	; 0x10d
 8003b40:	f000 bed3 	b.w	80048ea <scaraInitDuty+0x1322>
 8003b44:	20005338 	.word	0x20005338
 8003b48:	20005450 	.word	0x20005450
 8003b4c:	200055a8 	.word	0x200055a8
 8003b50:	200054d0 	.word	0x200054d0
 8003b54:	20005628 	.word	0x20005628
		}


	/*----------- Space Joint ------------*/
	} else if (DUTY_SPACE_JOINT == command.space_type) {
 8003b58:	f897 3129 	ldrb.w	r3, [r7, #297]	; 0x129
 8003b5c:	2b01      	cmp	r3, #1
 8003b5e:	f040 86a3 	bne.w	80048a8 <scaraInitDuty+0x12e0>

		myDUTY.space_type = DUTY_SPACE_JOINT;// Change type
 8003b62:	4ba7      	ldr	r3, [pc, #668]	; (8003e00 <scaraInitDuty+0x838>)
 8003b64:	2201      	movs	r2, #1
 8003b66:	701a      	strb	r2, [r3, #0]
		myDUTY.joint.theta1_start	 = positionCurrent.Theta1;
 8003b68:	4ba6      	ldr	r3, [pc, #664]	; (8003e04 <scaraInitDuty+0x83c>)
 8003b6a:	e9d3 3412 	ldrd	r3, r4, [r3, #72]	; 0x48
 8003b6e:	4aa4      	ldr	r2, [pc, #656]	; (8003e00 <scaraInitDuty+0x838>)
 8003b70:	f602 1228 	addw	r2, r2, #2344	; 0x928
 8003b74:	e9c2 3400 	strd	r3, r4, [r2]
		myDUTY.joint.theta2_start	 = positionCurrent.Theta2;
 8003b78:	4ba2      	ldr	r3, [pc, #648]	; (8003e04 <scaraInitDuty+0x83c>)
 8003b7a:	e9d3 3414 	ldrd	r3, r4, [r3, #80]	; 0x50
 8003b7e:	4aa0      	ldr	r2, [pc, #640]	; (8003e00 <scaraInitDuty+0x838>)
 8003b80:	f502 6213 	add.w	r2, r2, #2352	; 0x930
 8003b84:	e9c2 3400 	strd	r3, r4, [r2]
		myDUTY.joint.d3_start		 = positionCurrent.D3;
 8003b88:	4b9e      	ldr	r3, [pc, #632]	; (8003e04 <scaraInitDuty+0x83c>)
 8003b8a:	e9d3 3416 	ldrd	r3, r4, [r3, #88]	; 0x58
 8003b8e:	4a9c      	ldr	r2, [pc, #624]	; (8003e00 <scaraInitDuty+0x838>)
 8003b90:	f602 1238 	addw	r2, r2, #2360	; 0x938
 8003b94:	e9c2 3400 	strd	r3, r4, [r2]
		myDUTY.joint.theta4_start 	 = positionCurrent.Theta4;
 8003b98:	4b9a      	ldr	r3, [pc, #616]	; (8003e04 <scaraInitDuty+0x83c>)
 8003b9a:	e9d3 3418 	ldrd	r3, r4, [r3, #96]	; 0x60
 8003b9e:	4a98      	ldr	r2, [pc, #608]	; (8003e00 <scaraInitDuty+0x838>)
 8003ba0:	f502 6214 	add.w	r2, r2, #2368	; 0x940
 8003ba4:	e9c2 3400 	strd	r3, r4, [r2]

		//-----Joint Single
		if ( DUTY_JOINT_SINGLE == command.joint_type) {
 8003ba8:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	f040 836d 	bne.w	800428c <scaraInitDuty+0xcc4>
			// Trajectory 1 profile
			double s, abs_position;
			switch(command.sub_para_int) {
 8003bb2:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8003bb6:	2b03      	cmp	r3, #3
 8003bb8:	f200 814e 	bhi.w	8003e58 <scaraInitDuty+0x890>
 8003bbc:	a201      	add	r2, pc, #4	; (adr r2, 8003bc4 <scaraInitDuty+0x5fc>)
 8003bbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bc2:	bf00      	nop
 8003bc4:	08003bd5 	.word	0x08003bd5
 8003bc8:	08003c7b 	.word	0x08003c7b
 8003bcc:	08003d21 	.word	0x08003d21
 8003bd0:	08003d9d 	.word	0x08003d9d
			case 0:
				// Change Degree --> Radian
				command.sub_para_double = command.sub_para_double*PI/180.0;
 8003bd4:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	; 0x138
 8003bd8:	a387      	add	r3, pc, #540	; (adr r3, 8003df8 <scaraInitDuty+0x830>)
 8003bda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bde:	f7fc fd1b 	bl	8000618 <__aeabi_dmul>
 8003be2:	4603      	mov	r3, r0
 8003be4:	460c      	mov	r4, r1
 8003be6:	4618      	mov	r0, r3
 8003be8:	4621      	mov	r1, r4
 8003bea:	f04f 0200 	mov.w	r2, #0
 8003bee:	4b86      	ldr	r3, [pc, #536]	; (8003e08 <scaraInitDuty+0x840>)
 8003bf0:	f7fc fe3c 	bl	800086c <__aeabi_ddiv>
 8003bf4:	4603      	mov	r3, r0
 8003bf6:	460c      	mov	r4, r1
 8003bf8:	e9c7 344e 	strd	r3, r4, [r7, #312]	; 0x138
				// Coordinate
				if( DUTY_COORDINATES_REL == command.coordinate_type) {
 8003bfc:	f897 3128 	ldrb.w	r3, [r7, #296]	; 0x128
 8003c00:	2b01      	cmp	r3, #1
 8003c02:	d113      	bne.n	8003c2c <scaraInitDuty+0x664>
					abs_position = myDUTY.joint.theta1_start + command.sub_para_double;
 8003c04:	4b7e      	ldr	r3, [pc, #504]	; (8003e00 <scaraInitDuty+0x838>)
 8003c06:	f603 1328 	addw	r3, r3, #2344	; 0x928
 8003c0a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003c0e:	e9d7 344e 	ldrd	r3, r4, [r7, #312]	; 0x138
 8003c12:	461a      	mov	r2, r3
 8003c14:	4623      	mov	r3, r4
 8003c16:	f7fc fb49 	bl	80002ac <__adddf3>
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	460c      	mov	r4, r1
 8003c1e:	e9c7 3438 	strd	r3, r4, [r7, #224]	; 0xe0
					s			 = command.sub_para_double;
 8003c22:	e9d7 344e 	ldrd	r3, r4, [r7, #312]	; 0x138
 8003c26:	e9c7 343a 	strd	r3, r4, [r7, #232]	; 0xe8
 8003c2a:	e01a      	b.n	8003c62 <scaraInitDuty+0x69a>
				} else if (DUTY_COORDINATES_ABS == command.coordinate_type) {
 8003c2c:	f897 3128 	ldrb.w	r3, [r7, #296]	; 0x128
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d113      	bne.n	8003c5c <scaraInitDuty+0x694>
					abs_position = command.sub_para_double;
 8003c34:	e9d7 344e 	ldrd	r3, r4, [r7, #312]	; 0x138
 8003c38:	e9c7 3438 	strd	r3, r4, [r7, #224]	; 0xe0
					s			 = command.sub_para_double - myDUTY.joint.theta1_start;
 8003c3c:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	; 0x138
 8003c40:	4b6f      	ldr	r3, [pc, #444]	; (8003e00 <scaraInitDuty+0x838>)
 8003c42:	f603 1328 	addw	r3, r3, #2344	; 0x928
 8003c46:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003c4a:	461a      	mov	r2, r3
 8003c4c:	4623      	mov	r3, r4
 8003c4e:	f7fc fb2b 	bl	80002a8 <__aeabi_dsub>
 8003c52:	4603      	mov	r3, r0
 8003c54:	460c      	mov	r4, r1
 8003c56:	e9c7 343a 	strd	r3, r4, [r7, #232]	; 0xe8
 8003c5a:	e002      	b.n	8003c62 <scaraInitDuty+0x69a>
				} else {
					return SCARA_STATUS_ERROR_COORDINATE;
 8003c5c:	230c      	movs	r3, #12
 8003c5e:	f000 be44 	b.w	80048ea <scaraInitDuty+0x1322>
				}

				if( SCARA_STATUS_OK != scaraCheckWorkSpace1(TRAJECTORY_J0, abs_position)) {
 8003c62:	ed97 0b38 	vldr	d0, [r7, #224]	; 0xe0
 8003c66:	2000      	movs	r0, #0
 8003c68:	f003 fc46 	bl	80074f8 <scaraCheckWorkSpace1>
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	f000 80f5 	beq.w	8003e5e <scaraInitDuty+0x896>
					return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8003c74:	2307      	movs	r3, #7
 8003c76:	f000 be38 	b.w	80048ea <scaraInitDuty+0x1322>
				}
				break;
			case 1:
				// Change Degree --> Radian
				command.sub_para_double = command.sub_para_double*PI/180.0;
 8003c7a:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	; 0x138
 8003c7e:	a35e      	add	r3, pc, #376	; (adr r3, 8003df8 <scaraInitDuty+0x830>)
 8003c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c84:	f7fc fcc8 	bl	8000618 <__aeabi_dmul>
 8003c88:	4603      	mov	r3, r0
 8003c8a:	460c      	mov	r4, r1
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	4621      	mov	r1, r4
 8003c90:	f04f 0200 	mov.w	r2, #0
 8003c94:	4b5c      	ldr	r3, [pc, #368]	; (8003e08 <scaraInitDuty+0x840>)
 8003c96:	f7fc fde9 	bl	800086c <__aeabi_ddiv>
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	460c      	mov	r4, r1
 8003c9e:	e9c7 344e 	strd	r3, r4, [r7, #312]	; 0x138
				// Coordinate
				if( DUTY_COORDINATES_REL == command.coordinate_type) {
 8003ca2:	f897 3128 	ldrb.w	r3, [r7, #296]	; 0x128
 8003ca6:	2b01      	cmp	r3, #1
 8003ca8:	d113      	bne.n	8003cd2 <scaraInitDuty+0x70a>
					abs_position = myDUTY.joint.theta2_start + command.sub_para_double;
 8003caa:	4b55      	ldr	r3, [pc, #340]	; (8003e00 <scaraInitDuty+0x838>)
 8003cac:	f503 6313 	add.w	r3, r3, #2352	; 0x930
 8003cb0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003cb4:	e9d7 344e 	ldrd	r3, r4, [r7, #312]	; 0x138
 8003cb8:	461a      	mov	r2, r3
 8003cba:	4623      	mov	r3, r4
 8003cbc:	f7fc faf6 	bl	80002ac <__adddf3>
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	460c      	mov	r4, r1
 8003cc4:	e9c7 3438 	strd	r3, r4, [r7, #224]	; 0xe0
					s			 = command.sub_para_double;
 8003cc8:	e9d7 344e 	ldrd	r3, r4, [r7, #312]	; 0x138
 8003ccc:	e9c7 343a 	strd	r3, r4, [r7, #232]	; 0xe8
 8003cd0:	e01a      	b.n	8003d08 <scaraInitDuty+0x740>
				} else if (DUTY_COORDINATES_ABS == command.coordinate_type) {
 8003cd2:	f897 3128 	ldrb.w	r3, [r7, #296]	; 0x128
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d113      	bne.n	8003d02 <scaraInitDuty+0x73a>
					abs_position = command.sub_para_double;
 8003cda:	e9d7 344e 	ldrd	r3, r4, [r7, #312]	; 0x138
 8003cde:	e9c7 3438 	strd	r3, r4, [r7, #224]	; 0xe0
					s			 = command.sub_para_double - myDUTY.joint.theta2_start;
 8003ce2:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	; 0x138
 8003ce6:	4b46      	ldr	r3, [pc, #280]	; (8003e00 <scaraInitDuty+0x838>)
 8003ce8:	f503 6313 	add.w	r3, r3, #2352	; 0x930
 8003cec:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003cf0:	461a      	mov	r2, r3
 8003cf2:	4623      	mov	r3, r4
 8003cf4:	f7fc fad8 	bl	80002a8 <__aeabi_dsub>
 8003cf8:	4603      	mov	r3, r0
 8003cfa:	460c      	mov	r4, r1
 8003cfc:	e9c7 343a 	strd	r3, r4, [r7, #232]	; 0xe8
 8003d00:	e002      	b.n	8003d08 <scaraInitDuty+0x740>
				} else {
					return SCARA_STATUS_ERROR_COORDINATE;
 8003d02:	230c      	movs	r3, #12
 8003d04:	f000 bdf1 	b.w	80048ea <scaraInitDuty+0x1322>
				}

				if( SCARA_STATUS_OK != scaraCheckWorkSpace1(TRAJECTORY_J1, abs_position)) {
 8003d08:	ed97 0b38 	vldr	d0, [r7, #224]	; 0xe0
 8003d0c:	2001      	movs	r0, #1
 8003d0e:	f003 fbf3 	bl	80074f8 <scaraCheckWorkSpace1>
 8003d12:	4603      	mov	r3, r0
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	f000 80a4 	beq.w	8003e62 <scaraInitDuty+0x89a>
					return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8003d1a:	2307      	movs	r3, #7
 8003d1c:	f000 bde5 	b.w	80048ea <scaraInitDuty+0x1322>
				}
				break;
			case 2:
				if( DUTY_COORDINATES_REL == command.coordinate_type) {
 8003d20:	f897 3128 	ldrb.w	r3, [r7, #296]	; 0x128
 8003d24:	2b01      	cmp	r3, #1
 8003d26:	d113      	bne.n	8003d50 <scaraInitDuty+0x788>
					abs_position = myDUTY.joint.d3_start + command.sub_para_double;
 8003d28:	4b35      	ldr	r3, [pc, #212]	; (8003e00 <scaraInitDuty+0x838>)
 8003d2a:	f603 1338 	addw	r3, r3, #2360	; 0x938
 8003d2e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003d32:	e9d7 344e 	ldrd	r3, r4, [r7, #312]	; 0x138
 8003d36:	461a      	mov	r2, r3
 8003d38:	4623      	mov	r3, r4
 8003d3a:	f7fc fab7 	bl	80002ac <__adddf3>
 8003d3e:	4603      	mov	r3, r0
 8003d40:	460c      	mov	r4, r1
 8003d42:	e9c7 3438 	strd	r3, r4, [r7, #224]	; 0xe0
					s			 = command.sub_para_double;
 8003d46:	e9d7 344e 	ldrd	r3, r4, [r7, #312]	; 0x138
 8003d4a:	e9c7 343a 	strd	r3, r4, [r7, #232]	; 0xe8
 8003d4e:	e01a      	b.n	8003d86 <scaraInitDuty+0x7be>
				} else if (DUTY_COORDINATES_ABS == command.coordinate_type) {
 8003d50:	f897 3128 	ldrb.w	r3, [r7, #296]	; 0x128
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d113      	bne.n	8003d80 <scaraInitDuty+0x7b8>
					abs_position = command.sub_para_double;
 8003d58:	e9d7 344e 	ldrd	r3, r4, [r7, #312]	; 0x138
 8003d5c:	e9c7 3438 	strd	r3, r4, [r7, #224]	; 0xe0
					s			 = command.sub_para_double - myDUTY.joint.d3_start;
 8003d60:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	; 0x138
 8003d64:	4b26      	ldr	r3, [pc, #152]	; (8003e00 <scaraInitDuty+0x838>)
 8003d66:	f603 1338 	addw	r3, r3, #2360	; 0x938
 8003d6a:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003d6e:	461a      	mov	r2, r3
 8003d70:	4623      	mov	r3, r4
 8003d72:	f7fc fa99 	bl	80002a8 <__aeabi_dsub>
 8003d76:	4603      	mov	r3, r0
 8003d78:	460c      	mov	r4, r1
 8003d7a:	e9c7 343a 	strd	r3, r4, [r7, #232]	; 0xe8
 8003d7e:	e002      	b.n	8003d86 <scaraInitDuty+0x7be>
				} else {
					return SCARA_STATUS_ERROR_COORDINATE;
 8003d80:	230c      	movs	r3, #12
 8003d82:	f000 bdb2 	b.w	80048ea <scaraInitDuty+0x1322>
				}

				if( SCARA_STATUS_OK != scaraCheckWorkSpace1(TRAJECTORY_J2, abs_position)) {
 8003d86:	ed97 0b38 	vldr	d0, [r7, #224]	; 0xe0
 8003d8a:	2002      	movs	r0, #2
 8003d8c:	f003 fbb4 	bl	80074f8 <scaraCheckWorkSpace1>
 8003d90:	4603      	mov	r3, r0
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d067      	beq.n	8003e66 <scaraInitDuty+0x89e>
					return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8003d96:	2307      	movs	r3, #7
 8003d98:	f000 bda7 	b.w	80048ea <scaraInitDuty+0x1322>
				}
				break;
			case 3:
				// Change Degree --> Radian
				command.sub_para_double = command.sub_para_double*PI/180.0;
 8003d9c:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	; 0x138
 8003da0:	a315      	add	r3, pc, #84	; (adr r3, 8003df8 <scaraInitDuty+0x830>)
 8003da2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003da6:	f7fc fc37 	bl	8000618 <__aeabi_dmul>
 8003daa:	4603      	mov	r3, r0
 8003dac:	460c      	mov	r4, r1
 8003dae:	4618      	mov	r0, r3
 8003db0:	4621      	mov	r1, r4
 8003db2:	f04f 0200 	mov.w	r2, #0
 8003db6:	4b14      	ldr	r3, [pc, #80]	; (8003e08 <scaraInitDuty+0x840>)
 8003db8:	f7fc fd58 	bl	800086c <__aeabi_ddiv>
 8003dbc:	4603      	mov	r3, r0
 8003dbe:	460c      	mov	r4, r1
 8003dc0:	e9c7 344e 	strd	r3, r4, [r7, #312]	; 0x138
				// Coordinate
				if( DUTY_COORDINATES_REL == command.coordinate_type) {
 8003dc4:	f897 3128 	ldrb.w	r3, [r7, #296]	; 0x128
 8003dc8:	2b01      	cmp	r3, #1
 8003dca:	d11f      	bne.n	8003e0c <scaraInitDuty+0x844>
					abs_position = myDUTY.joint.theta4_start + command.sub_para_double;
 8003dcc:	4b0c      	ldr	r3, [pc, #48]	; (8003e00 <scaraInitDuty+0x838>)
 8003dce:	f503 6314 	add.w	r3, r3, #2368	; 0x940
 8003dd2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003dd6:	e9d7 344e 	ldrd	r3, r4, [r7, #312]	; 0x138
 8003dda:	461a      	mov	r2, r3
 8003ddc:	4623      	mov	r3, r4
 8003dde:	f7fc fa65 	bl	80002ac <__adddf3>
 8003de2:	4603      	mov	r3, r0
 8003de4:	460c      	mov	r4, r1
 8003de6:	e9c7 3438 	strd	r3, r4, [r7, #224]	; 0xe0
					s			 = command.sub_para_double;
 8003dea:	e9d7 344e 	ldrd	r3, r4, [r7, #312]	; 0x138
 8003dee:	e9c7 343a 	strd	r3, r4, [r7, #232]	; 0xe8
 8003df2:	e026      	b.n	8003e42 <scaraInitDuty+0x87a>
 8003df4:	f3af 8000 	nop.w
 8003df8:	60000000 	.word	0x60000000
 8003dfc:	400921fb 	.word	0x400921fb
 8003e00:	20005338 	.word	0x20005338
 8003e04:	20005cf0 	.word	0x20005cf0
 8003e08:	40668000 	.word	0x40668000
				} else if (DUTY_COORDINATES_ABS == command.coordinate_type) {
 8003e0c:	f897 3128 	ldrb.w	r3, [r7, #296]	; 0x128
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d113      	bne.n	8003e3c <scaraInitDuty+0x874>
					abs_position = command.sub_para_double;
 8003e14:	e9d7 344e 	ldrd	r3, r4, [r7, #312]	; 0x138
 8003e18:	e9c7 3438 	strd	r3, r4, [r7, #224]	; 0xe0
					s			 = command.sub_para_double - myDUTY.joint.theta4_start;
 8003e1c:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	; 0x138
 8003e20:	4bb5      	ldr	r3, [pc, #724]	; (80040f8 <scaraInitDuty+0xb30>)
 8003e22:	f503 6314 	add.w	r3, r3, #2368	; 0x940
 8003e26:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003e2a:	461a      	mov	r2, r3
 8003e2c:	4623      	mov	r3, r4
 8003e2e:	f7fc fa3b 	bl	80002a8 <__aeabi_dsub>
 8003e32:	4603      	mov	r3, r0
 8003e34:	460c      	mov	r4, r1
 8003e36:	e9c7 343a 	strd	r3, r4, [r7, #232]	; 0xe8
 8003e3a:	e002      	b.n	8003e42 <scaraInitDuty+0x87a>
				} else {
					return SCARA_STATUS_ERROR_COORDINATE;
 8003e3c:	230c      	movs	r3, #12
 8003e3e:	f000 bd54 	b.w	80048ea <scaraInitDuty+0x1322>
				}

				if( SCARA_STATUS_OK != scaraCheckWorkSpace1(TRAJECTORY_J3, abs_position)) {
 8003e42:	ed97 0b38 	vldr	d0, [r7, #224]	; 0xe0
 8003e46:	2003      	movs	r0, #3
 8003e48:	f003 fb56 	bl	80074f8 <scaraCheckWorkSpace1>
 8003e4c:	4603      	mov	r3, r0
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d00b      	beq.n	8003e6a <scaraInitDuty+0x8a2>
					return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8003e52:	2307      	movs	r3, #7
 8003e54:	f000 bd49 	b.w	80048ea <scaraInitDuty+0x1322>
				}
				break;
			default:
				return SCARA_STATUS_ERROR_JOINT_NUM;
 8003e58:	230b      	movs	r3, #11
 8003e5a:	f000 bd46 	b.w	80048ea <scaraInitDuty+0x1322>
				break;
 8003e5e:	bf00      	nop
 8003e60:	e004      	b.n	8003e6c <scaraInitDuty+0x8a4>
				break;
 8003e62:	bf00      	nop
 8003e64:	e002      	b.n	8003e6c <scaraInitDuty+0x8a4>
				break;
 8003e66:	bf00      	nop
 8003e68:	e000      	b.n	8003e6c <scaraInitDuty+0x8a4>
				break;
 8003e6a:	bf00      	nop
			}

			// LSPB
			if ( DUTY_TRAJECTORY_LSPB == command.trajec_type) {
 8003e6c:	f897 312c 	ldrb.w	r3, [r7, #300]	; 0x12c
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	f040 80f5 	bne.w	8004060 <scaraInitDuty+0xa98>
				// Mode Init Time
				if ( DUTY_MODE_INIT_QVT == command.modeInit_type) {
 8003e76:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 8003e7a:	2b01      	cmp	r3, #1
 8003e7c:	d17d      	bne.n	8003f7a <scaraInitDuty+0x9b2>
					for ( uint8_t i = 0; i < 4; i++) {
 8003e7e:	2300      	movs	r3, #0
 8003e80:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
 8003e84:	e074      	b.n	8003f70 <scaraInitDuty+0x9a8>
						if ( i == command.sub_para_int) {
 8003e86:	f897 20df 	ldrb.w	r2, [r7, #223]	; 0xdf
 8003e8a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8003e8e:	429a      	cmp	r2, r3
 8003e90:	d131      	bne.n	8003ef6 <scaraInitDuty+0x92e>
							myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_LSPB;
 8003e92:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8003e96:	4a98      	ldr	r2, [pc, #608]	; (80040f8 <scaraInitDuty+0xb30>)
 8003e98:	f44f 71ac 	mov.w	r1, #344	; 0x158
 8003e9c:	fb01 f303 	mul.w	r3, r1, r3
 8003ea0:	4413      	add	r3, r2
 8003ea2:	f503 7372 	add.w	r3, r3, #968	; 0x3c8
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	701a      	strb	r2, [r3, #0]
							myDUTY.joint.trajectory[i].lspb.Tf = command.time_total;
 8003eaa:	f897 20df 	ldrb.w	r2, [r7, #223]	; 0xdf
 8003eae:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 8003eb2:	4991      	ldr	r1, [pc, #580]	; (80040f8 <scaraInitDuty+0xb30>)
 8003eb4:	f44f 70ac 	mov.w	r0, #344	; 0x158
 8003eb8:	fb00 f202 	mul.w	r2, r0, r2
 8003ebc:	440a      	add	r2, r1
 8003ebe:	f502 6284 	add.w	r2, r2, #1056	; 0x420
 8003ec2:	e9c2 3400 	strd	r3, r4, [r2]
							status1 = scaraInitLSPB(&(myDUTY.joint.trajectory[i].lspb), joint_taget[i],
 8003ec6:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8003eca:	f44f 72ac 	mov.w	r2, #344	; 0x158
 8003ece:	fb02 f303 	mul.w	r3, r2, r3
 8003ed2:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
 8003ed6:	4a88      	ldr	r2, [pc, #544]	; (80040f8 <scaraInitDuty+0xb30>)
 8003ed8:	1898      	adds	r0, r3, r2
 8003eda:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8003ede:	4a87      	ldr	r2, [pc, #540]	; (80040fc <scaraInitDuty+0xb34>)
 8003ee0:	5cd3      	ldrb	r3, [r2, r3]
 8003ee2:	2201      	movs	r2, #1
 8003ee4:	ed97 0b3a 	vldr	d0, [r7, #232]	; 0xe8
 8003ee8:	4619      	mov	r1, r3
 8003eea:	f000 ff4d 	bl	8004d88 <scaraInitLSPB>
 8003eee:	4603      	mov	r3, r0
 8003ef0:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
 8003ef4:	e030      	b.n	8003f58 <scaraInitDuty+0x990>
											s, DUTY_MODE_INIT_QVT);
						} else {
							myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_LSPB;
 8003ef6:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8003efa:	4a7f      	ldr	r2, [pc, #508]	; (80040f8 <scaraInitDuty+0xb30>)
 8003efc:	f44f 71ac 	mov.w	r1, #344	; 0x158
 8003f00:	fb01 f303 	mul.w	r3, r1, r3
 8003f04:	4413      	add	r3, r2
 8003f06:	f503 7372 	add.w	r3, r3, #968	; 0x3c8
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	701a      	strb	r2, [r3, #0]
							myDUTY.joint.trajectory[i].lspb.Tf = command.time_total;
 8003f0e:	f897 20df 	ldrb.w	r2, [r7, #223]	; 0xdf
 8003f12:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 8003f16:	4978      	ldr	r1, [pc, #480]	; (80040f8 <scaraInitDuty+0xb30>)
 8003f18:	f44f 70ac 	mov.w	r0, #344	; 0x158
 8003f1c:	fb00 f202 	mul.w	r2, r0, r2
 8003f20:	440a      	add	r2, r1
 8003f22:	f502 6284 	add.w	r2, r2, #1056	; 0x420
 8003f26:	e9c2 3400 	strd	r3, r4, [r2]
							status2 = scaraInitLSPB(&(myDUTY.joint.trajectory[i].lspb), joint_taget[i],
 8003f2a:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8003f2e:	f44f 72ac 	mov.w	r2, #344	; 0x158
 8003f32:	fb02 f303 	mul.w	r3, r2, r3
 8003f36:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
 8003f3a:	4a6f      	ldr	r2, [pc, #444]	; (80040f8 <scaraInitDuty+0xb30>)
 8003f3c:	1898      	adds	r0, r3, r2
 8003f3e:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8003f42:	4a6e      	ldr	r2, [pc, #440]	; (80040fc <scaraInitDuty+0xb34>)
 8003f44:	5cd3      	ldrb	r3, [r2, r3]
 8003f46:	2201      	movs	r2, #1
 8003f48:	ed9f 0b69 	vldr	d0, [pc, #420]	; 80040f0 <scaraInitDuty+0xb28>
 8003f4c:	4619      	mov	r1, r3
 8003f4e:	f000 ff1b 	bl	8004d88 <scaraInitLSPB>
 8003f52:	4603      	mov	r3, r0
 8003f54:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
											0, DUTY_MODE_INIT_QVT);
						}
						myDUTY.time_total = command.time_total;
 8003f58:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 8003f5c:	4a66      	ldr	r2, [pc, #408]	; (80040f8 <scaraInitDuty+0xb30>)
 8003f5e:	f602 1248 	addw	r2, r2, #2376	; 0x948
 8003f62:	e9c2 3400 	strd	r3, r4, [r2]
					for ( uint8_t i = 0; i < 4; i++) {
 8003f66:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8003f6a:	3301      	adds	r3, #1
 8003f6c:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
 8003f70:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8003f74:	2b03      	cmp	r3, #3
 8003f76:	d986      	bls.n	8003e86 <scaraInitDuty+0x8be>
 8003f78:	e179      	b.n	800426e <scaraInitDuty+0xca6>
					}
				// Mode Init Acc
				} else if  ( DUTY_MODE_INIT_QVA == command.modeInit_type) {
 8003f7a:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d16b      	bne.n	800405a <scaraInitDuty+0xa92>
					for ( uint8_t i = 0; i < 4; i++) {
 8003f82:	2300      	movs	r3, #0
 8003f84:	f887 30de 	strb.w	r3, [r7, #222]	; 0xde
 8003f88:	e062      	b.n	8004050 <scaraInitDuty+0xa88>
						if ( i == command.sub_para_int) {
 8003f8a:	f897 20de 	ldrb.w	r2, [r7, #222]	; 0xde
 8003f8e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8003f92:	429a      	cmp	r2, r3
 8003f94:	d134      	bne.n	8004000 <scaraInitDuty+0xa38>
							myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_LSPB;
 8003f96:	f897 30de 	ldrb.w	r3, [r7, #222]	; 0xde
 8003f9a:	4a57      	ldr	r2, [pc, #348]	; (80040f8 <scaraInitDuty+0xb30>)
 8003f9c:	f44f 71ac 	mov.w	r1, #344	; 0x158
 8003fa0:	fb01 f303 	mul.w	r3, r1, r3
 8003fa4:	4413      	add	r3, r2
 8003fa6:	f503 7372 	add.w	r3, r3, #968	; 0x3c8
 8003faa:	2200      	movs	r2, #0
 8003fac:	701a      	strb	r2, [r3, #0]
							status1 = scaraInitLSPB(&(myDUTY.joint.trajectory[i].lspb), joint_taget[i],
 8003fae:	f897 30de 	ldrb.w	r3, [r7, #222]	; 0xde
 8003fb2:	f44f 72ac 	mov.w	r2, #344	; 0x158
 8003fb6:	fb02 f303 	mul.w	r3, r2, r3
 8003fba:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
 8003fbe:	4a4e      	ldr	r2, [pc, #312]	; (80040f8 <scaraInitDuty+0xb30>)
 8003fc0:	1898      	adds	r0, r3, r2
 8003fc2:	f897 30de 	ldrb.w	r3, [r7, #222]	; 0xde
 8003fc6:	4a4d      	ldr	r2, [pc, #308]	; (80040fc <scaraInitDuty+0xb34>)
 8003fc8:	5cd3      	ldrb	r3, [r2, r3]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	ed97 0b3a 	vldr	d0, [r7, #232]	; 0xe8
 8003fd0:	4619      	mov	r1, r3
 8003fd2:	f000 fed9 	bl	8004d88 <scaraInitLSPB>
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
											s, DUTY_MODE_INIT_QVA);
							myDUTY.time_total = myDUTY.joint.trajectory[i].lspb.Tf;
 8003fdc:	f897 30de 	ldrb.w	r3, [r7, #222]	; 0xde
 8003fe0:	4a45      	ldr	r2, [pc, #276]	; (80040f8 <scaraInitDuty+0xb30>)
 8003fe2:	f44f 71ac 	mov.w	r1, #344	; 0x158
 8003fe6:	fb01 f303 	mul.w	r3, r1, r3
 8003fea:	4413      	add	r3, r2
 8003fec:	f503 6384 	add.w	r3, r3, #1056	; 0x420
 8003ff0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003ff4:	4a40      	ldr	r2, [pc, #256]	; (80040f8 <scaraInitDuty+0xb30>)
 8003ff6:	f602 1248 	addw	r2, r2, #2376	; 0x948
 8003ffa:	e9c2 3400 	strd	r3, r4, [r2]
 8003ffe:	e022      	b.n	8004046 <scaraInitDuty+0xa7e>
						} else {
							myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_LSPB;
 8004000:	f897 30de 	ldrb.w	r3, [r7, #222]	; 0xde
 8004004:	4a3c      	ldr	r2, [pc, #240]	; (80040f8 <scaraInitDuty+0xb30>)
 8004006:	f44f 71ac 	mov.w	r1, #344	; 0x158
 800400a:	fb01 f303 	mul.w	r3, r1, r3
 800400e:	4413      	add	r3, r2
 8004010:	f503 7372 	add.w	r3, r3, #968	; 0x3c8
 8004014:	2200      	movs	r2, #0
 8004016:	701a      	strb	r2, [r3, #0]
							status2 = scaraInitLSPB(&(myDUTY.joint.trajectory[i].lspb), joint_taget[i],
 8004018:	f897 30de 	ldrb.w	r3, [r7, #222]	; 0xde
 800401c:	f44f 72ac 	mov.w	r2, #344	; 0x158
 8004020:	fb02 f303 	mul.w	r3, r2, r3
 8004024:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
 8004028:	4a33      	ldr	r2, [pc, #204]	; (80040f8 <scaraInitDuty+0xb30>)
 800402a:	1898      	adds	r0, r3, r2
 800402c:	f897 30de 	ldrb.w	r3, [r7, #222]	; 0xde
 8004030:	4a32      	ldr	r2, [pc, #200]	; (80040fc <scaraInitDuty+0xb34>)
 8004032:	5cd3      	ldrb	r3, [r2, r3]
 8004034:	2200      	movs	r2, #0
 8004036:	ed9f 0b2e 	vldr	d0, [pc, #184]	; 80040f0 <scaraInitDuty+0xb28>
 800403a:	4619      	mov	r1, r3
 800403c:	f000 fea4 	bl	8004d88 <scaraInitLSPB>
 8004040:	4603      	mov	r3, r0
 8004042:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
					for ( uint8_t i = 0; i < 4; i++) {
 8004046:	f897 30de 	ldrb.w	r3, [r7, #222]	; 0xde
 800404a:	3301      	adds	r3, #1
 800404c:	f887 30de 	strb.w	r3, [r7, #222]	; 0xde
 8004050:	f897 30de 	ldrb.w	r3, [r7, #222]	; 0xde
 8004054:	2b03      	cmp	r3, #3
 8004056:	d998      	bls.n	8003f8a <scaraInitDuty+0x9c2>
 8004058:	e109      	b.n	800426e <scaraInitDuty+0xca6>
											0, DUTY_MODE_INIT_QVA);
						}
					}
				} else {
					return SCARA_STATUS_ERROR_MODE_INIT;
 800405a:	2308      	movs	r3, #8
 800405c:	f000 bc45 	b.w	80048ea <scaraInitDuty+0x1322>
				}
			// SCURVE
			} else if ( DUTY_TRAJECTORY_SCURVE == command.trajec_type) {
 8004060:	f897 312c 	ldrb.w	r3, [r7, #300]	; 0x12c
 8004064:	2b01      	cmp	r3, #1
 8004066:	f040 8100 	bne.w	800426a <scaraInitDuty+0xca2>
					// Mode Init Time
					if ( DUTY_MODE_INIT_QVT == command.modeInit_type) {
 800406a:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 800406e:	2b01      	cmp	r3, #1
 8004070:	f040 8089 	bne.w	8004186 <scaraInitDuty+0xbbe>
						for ( uint8_t i = 0; i < 4; i++) {
 8004074:	2300      	movs	r3, #0
 8004076:	f887 30dd 	strb.w	r3, [r7, #221]	; 0xdd
 800407a:	e07e      	b.n	800417a <scaraInitDuty+0xbb2>
							if ( i == command.sub_para_int) {
 800407c:	f897 20dd 	ldrb.w	r2, [r7, #221]	; 0xdd
 8004080:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8004084:	429a      	cmp	r2, r3
 8004086:	d13b      	bne.n	8004100 <scaraInitDuty+0xb38>
								myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_SCURVE;
 8004088:	f897 30dd 	ldrb.w	r3, [r7, #221]	; 0xdd
 800408c:	4a1a      	ldr	r2, [pc, #104]	; (80040f8 <scaraInitDuty+0xb30>)
 800408e:	f44f 71ac 	mov.w	r1, #344	; 0x158
 8004092:	fb01 f303 	mul.w	r3, r1, r3
 8004096:	4413      	add	r3, r2
 8004098:	f503 7372 	add.w	r3, r3, #968	; 0x3c8
 800409c:	2201      	movs	r2, #1
 800409e:	701a      	strb	r2, [r3, #0]
								myDUTY.joint.trajectory[i].scurve.Tf = command.time_total;
 80040a0:	f897 20dd 	ldrb.w	r2, [r7, #221]	; 0xdd
 80040a4:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 80040a8:	4913      	ldr	r1, [pc, #76]	; (80040f8 <scaraInitDuty+0xb30>)
 80040aa:	f44f 70ac 	mov.w	r0, #344	; 0x158
 80040ae:	fb00 f202 	mul.w	r2, r0, r2
 80040b2:	440a      	add	r2, r1
 80040b4:	f502 6296 	add.w	r2, r2, #1200	; 0x4b0
 80040b8:	e9c2 3400 	strd	r3, r4, [r2]
								status1 = scaraInitScurve(&(myDUTY.joint.trajectory[i].scurve),
 80040bc:	f897 30dd 	ldrb.w	r3, [r7, #221]	; 0xdd
 80040c0:	f44f 72ac 	mov.w	r2, #344	; 0x158
 80040c4:	fb02 f303 	mul.w	r3, r2, r3
 80040c8:	f503 638a 	add.w	r3, r3, #1104	; 0x450
 80040cc:	4a0a      	ldr	r2, [pc, #40]	; (80040f8 <scaraInitDuty+0xb30>)
 80040ce:	1898      	adds	r0, r3, r2
 80040d0:	f897 30dd 	ldrb.w	r3, [r7, #221]	; 0xdd
 80040d4:	4a09      	ldr	r2, [pc, #36]	; (80040fc <scaraInitDuty+0xb34>)
 80040d6:	5cd3      	ldrb	r3, [r2, r3]
 80040d8:	2201      	movs	r2, #1
 80040da:	ed97 0b3a 	vldr	d0, [r7, #232]	; 0xe8
 80040de:	4619      	mov	r1, r3
 80040e0:	f001 f9fe 	bl	80054e0 <scaraInitScurve>
 80040e4:	4603      	mov	r3, r0
 80040e6:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
 80040ea:	e03a      	b.n	8004162 <scaraInitDuty+0xb9a>
 80040ec:	f3af 8000 	nop.w
	...
 80040f8:	20005338 	.word	0x20005338
 80040fc:	20000c7c 	.word	0x20000c7c
											joint_taget[i],
											s, DUTY_MODE_INIT_QVT);
							} else {
								myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_SCURVE;
 8004100:	f897 30dd 	ldrb.w	r3, [r7, #221]	; 0xdd
 8004104:	4aa4      	ldr	r2, [pc, #656]	; (8004398 <scaraInitDuty+0xdd0>)
 8004106:	f44f 71ac 	mov.w	r1, #344	; 0x158
 800410a:	fb01 f303 	mul.w	r3, r1, r3
 800410e:	4413      	add	r3, r2
 8004110:	f503 7372 	add.w	r3, r3, #968	; 0x3c8
 8004114:	2201      	movs	r2, #1
 8004116:	701a      	strb	r2, [r3, #0]
								myDUTY.joint.trajectory[i].scurve.Tf = command.time_total;
 8004118:	f897 20dd 	ldrb.w	r2, [r7, #221]	; 0xdd
 800411c:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 8004120:	499d      	ldr	r1, [pc, #628]	; (8004398 <scaraInitDuty+0xdd0>)
 8004122:	f44f 70ac 	mov.w	r0, #344	; 0x158
 8004126:	fb00 f202 	mul.w	r2, r0, r2
 800412a:	440a      	add	r2, r1
 800412c:	f502 6296 	add.w	r2, r2, #1200	; 0x4b0
 8004130:	e9c2 3400 	strd	r3, r4, [r2]
								status2 = scaraInitScurve(&(myDUTY.joint.trajectory[i].scurve),
 8004134:	f897 30dd 	ldrb.w	r3, [r7, #221]	; 0xdd
 8004138:	f44f 72ac 	mov.w	r2, #344	; 0x158
 800413c:	fb02 f303 	mul.w	r3, r2, r3
 8004140:	f503 638a 	add.w	r3, r3, #1104	; 0x450
 8004144:	4a94      	ldr	r2, [pc, #592]	; (8004398 <scaraInitDuty+0xdd0>)
 8004146:	1898      	adds	r0, r3, r2
 8004148:	f897 30dd 	ldrb.w	r3, [r7, #221]	; 0xdd
 800414c:	4a93      	ldr	r2, [pc, #588]	; (800439c <scaraInitDuty+0xdd4>)
 800414e:	5cd3      	ldrb	r3, [r2, r3]
 8004150:	2201      	movs	r2, #1
 8004152:	ed9f 0b8d 	vldr	d0, [pc, #564]	; 8004388 <scaraInitDuty+0xdc0>
 8004156:	4619      	mov	r1, r3
 8004158:	f001 f9c2 	bl	80054e0 <scaraInitScurve>
 800415c:	4603      	mov	r3, r0
 800415e:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
											joint_taget[i],
											0, DUTY_MODE_INIT_QVT);
							}
							myDUTY.time_total = command.time_total;
 8004162:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 8004166:	4a8c      	ldr	r2, [pc, #560]	; (8004398 <scaraInitDuty+0xdd0>)
 8004168:	f602 1248 	addw	r2, r2, #2376	; 0x948
 800416c:	e9c2 3400 	strd	r3, r4, [r2]
						for ( uint8_t i = 0; i < 4; i++) {
 8004170:	f897 30dd 	ldrb.w	r3, [r7, #221]	; 0xdd
 8004174:	3301      	adds	r3, #1
 8004176:	f887 30dd 	strb.w	r3, [r7, #221]	; 0xdd
 800417a:	f897 30dd 	ldrb.w	r3, [r7, #221]	; 0xdd
 800417e:	2b03      	cmp	r3, #3
 8004180:	f67f af7c 	bls.w	800407c <scaraInitDuty+0xab4>
 8004184:	e073      	b.n	800426e <scaraInitDuty+0xca6>
						}
					// Mode Init Acc
					} else if  ( DUTY_MODE_INIT_QVA == command.modeInit_type) {
 8004186:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 800418a:	2b00      	cmp	r3, #0
 800418c:	d16b      	bne.n	8004266 <scaraInitDuty+0xc9e>
						for ( uint8_t i = 0; i < 4; i++) {
 800418e:	2300      	movs	r3, #0
 8004190:	f887 30dc 	strb.w	r3, [r7, #220]	; 0xdc
 8004194:	e062      	b.n	800425c <scaraInitDuty+0xc94>
							if ( i == command.sub_para_int) {
 8004196:	f897 20dc 	ldrb.w	r2, [r7, #220]	; 0xdc
 800419a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800419e:	429a      	cmp	r2, r3
 80041a0:	d134      	bne.n	800420c <scaraInitDuty+0xc44>
								myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_SCURVE;
 80041a2:	f897 30dc 	ldrb.w	r3, [r7, #220]	; 0xdc
 80041a6:	4a7c      	ldr	r2, [pc, #496]	; (8004398 <scaraInitDuty+0xdd0>)
 80041a8:	f44f 71ac 	mov.w	r1, #344	; 0x158
 80041ac:	fb01 f303 	mul.w	r3, r1, r3
 80041b0:	4413      	add	r3, r2
 80041b2:	f503 7372 	add.w	r3, r3, #968	; 0x3c8
 80041b6:	2201      	movs	r2, #1
 80041b8:	701a      	strb	r2, [r3, #0]
								status1 = scaraInitScurve(&(myDUTY.joint.trajectory[i].scurve),
 80041ba:	f897 30dc 	ldrb.w	r3, [r7, #220]	; 0xdc
 80041be:	f44f 72ac 	mov.w	r2, #344	; 0x158
 80041c2:	fb02 f303 	mul.w	r3, r2, r3
 80041c6:	f503 638a 	add.w	r3, r3, #1104	; 0x450
 80041ca:	4a73      	ldr	r2, [pc, #460]	; (8004398 <scaraInitDuty+0xdd0>)
 80041cc:	1898      	adds	r0, r3, r2
 80041ce:	f897 30dc 	ldrb.w	r3, [r7, #220]	; 0xdc
 80041d2:	4a72      	ldr	r2, [pc, #456]	; (800439c <scaraInitDuty+0xdd4>)
 80041d4:	5cd3      	ldrb	r3, [r2, r3]
 80041d6:	2200      	movs	r2, #0
 80041d8:	ed97 0b3a 	vldr	d0, [r7, #232]	; 0xe8
 80041dc:	4619      	mov	r1, r3
 80041de:	f001 f97f 	bl	80054e0 <scaraInitScurve>
 80041e2:	4603      	mov	r3, r0
 80041e4:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
											joint_taget[i],
											s, DUTY_MODE_INIT_QVA);
								myDUTY.time_total = myDUTY.joint.trajectory[i].scurve.Tf;
 80041e8:	f897 30dc 	ldrb.w	r3, [r7, #220]	; 0xdc
 80041ec:	4a6a      	ldr	r2, [pc, #424]	; (8004398 <scaraInitDuty+0xdd0>)
 80041ee:	f44f 71ac 	mov.w	r1, #344	; 0x158
 80041f2:	fb01 f303 	mul.w	r3, r1, r3
 80041f6:	4413      	add	r3, r2
 80041f8:	f503 6396 	add.w	r3, r3, #1200	; 0x4b0
 80041fc:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004200:	4a65      	ldr	r2, [pc, #404]	; (8004398 <scaraInitDuty+0xdd0>)
 8004202:	f602 1248 	addw	r2, r2, #2376	; 0x948
 8004206:	e9c2 3400 	strd	r3, r4, [r2]
 800420a:	e022      	b.n	8004252 <scaraInitDuty+0xc8a>
							} else {
								myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_SCURVE;
 800420c:	f897 30dc 	ldrb.w	r3, [r7, #220]	; 0xdc
 8004210:	4a61      	ldr	r2, [pc, #388]	; (8004398 <scaraInitDuty+0xdd0>)
 8004212:	f44f 71ac 	mov.w	r1, #344	; 0x158
 8004216:	fb01 f303 	mul.w	r3, r1, r3
 800421a:	4413      	add	r3, r2
 800421c:	f503 7372 	add.w	r3, r3, #968	; 0x3c8
 8004220:	2201      	movs	r2, #1
 8004222:	701a      	strb	r2, [r3, #0]
								status2 = scaraInitScurve(&(myDUTY.joint.trajectory[i].scurve),
 8004224:	f897 30dc 	ldrb.w	r3, [r7, #220]	; 0xdc
 8004228:	f44f 72ac 	mov.w	r2, #344	; 0x158
 800422c:	fb02 f303 	mul.w	r3, r2, r3
 8004230:	f503 638a 	add.w	r3, r3, #1104	; 0x450
 8004234:	4a58      	ldr	r2, [pc, #352]	; (8004398 <scaraInitDuty+0xdd0>)
 8004236:	1898      	adds	r0, r3, r2
 8004238:	f897 30dc 	ldrb.w	r3, [r7, #220]	; 0xdc
 800423c:	4a57      	ldr	r2, [pc, #348]	; (800439c <scaraInitDuty+0xdd4>)
 800423e:	5cd3      	ldrb	r3, [r2, r3]
 8004240:	2200      	movs	r2, #0
 8004242:	ed9f 0b51 	vldr	d0, [pc, #324]	; 8004388 <scaraInitDuty+0xdc0>
 8004246:	4619      	mov	r1, r3
 8004248:	f001 f94a 	bl	80054e0 <scaraInitScurve>
 800424c:	4603      	mov	r3, r0
 800424e:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
						for ( uint8_t i = 0; i < 4; i++) {
 8004252:	f897 30dc 	ldrb.w	r3, [r7, #220]	; 0xdc
 8004256:	3301      	adds	r3, #1
 8004258:	f887 30dc 	strb.w	r3, [r7, #220]	; 0xdc
 800425c:	f897 30dc 	ldrb.w	r3, [r7, #220]	; 0xdc
 8004260:	2b03      	cmp	r3, #3
 8004262:	d998      	bls.n	8004196 <scaraInitDuty+0xbce>
 8004264:	e003      	b.n	800426e <scaraInitDuty+0xca6>
											0, DUTY_MODE_INIT_QVA);
							}
						}

					} else {
						return SCARA_STATUS_ERROR_MODE_INIT;
 8004266:	2308      	movs	r3, #8
 8004268:	e33f      	b.n	80048ea <scaraInitDuty+0x1322>
					}

			} else {
				return SCARA_STATUS_ERROR_TRAJECTORY;
 800426a:	2305      	movs	r3, #5
 800426c:	e33d      	b.n	80048ea <scaraInitDuty+0x1322>
			}
		// Check Init Status
			if ( SCARA_STATUS_OK != status1) {
 800426e:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 8004272:	2b00      	cmp	r3, #0
 8004274:	d002      	beq.n	800427c <scaraInitDuty+0xcb4>
				return status1;
 8004276:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 800427a:	e336      	b.n	80048ea <scaraInitDuty+0x1322>
			}
			if ( SCARA_STATUS_OK != status2) {
 800427c:	f897 310d 	ldrb.w	r3, [r7, #269]	; 0x10d
 8004280:	2b00      	cmp	r3, #0
 8004282:	f000 8313 	beq.w	80048ac <scaraInitDuty+0x12e4>
				return status2;
 8004286:	f897 310d 	ldrb.w	r3, [r7, #269]	; 0x10d
 800428a:	e32e      	b.n	80048ea <scaraInitDuty+0x1322>
			}

		//----Joint Quadra
		} else if 	( DUTY_JOINT_4DOF == command.joint_type) {
 800428c:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8004290:	2b01      	cmp	r3, #1
 8004292:	f040 8307 	bne.w	80048a4 <scaraInitDuty+0x12dc>
			SCARA_PositionTypeDef	target_point;
			// Change Degree --> Radian
			command.target_point.roll = command.target_point.roll*PI/180.0;
 8004296:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 800429a:	a33d      	add	r3, pc, #244	; (adr r3, 8004390 <scaraInitDuty+0xdc8>)
 800429c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042a0:	f7fc f9ba 	bl	8000618 <__aeabi_dmul>
 80042a4:	4603      	mov	r3, r0
 80042a6:	460c      	mov	r4, r1
 80042a8:	4618      	mov	r0, r3
 80042aa:	4621      	mov	r1, r4
 80042ac:	f04f 0200 	mov.w	r2, #0
 80042b0:	4b3b      	ldr	r3, [pc, #236]	; (80043a0 <scaraInitDuty+0xdd8>)
 80042b2:	f7fc fadb 	bl	800086c <__aeabi_ddiv>
 80042b6:	4603      	mov	r3, r0
 80042b8:	460c      	mov	r4, r1
 80042ba:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188
			// Coordinate
			if( DUTY_COORDINATES_REL == command.coordinate_type) {
 80042be:	f897 3128 	ldrb.w	r3, [r7, #296]	; 0x128
 80042c2:	2b01      	cmp	r3, #1
 80042c4:	d134      	bne.n	8004330 <scaraInitDuty+0xd68>
				target_point.x 		= positionCurrent.x + command.target_point.x;
 80042c6:	4b37      	ldr	r3, [pc, #220]	; (80043a4 <scaraInitDuty+0xddc>)
 80042c8:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 80042cc:	e9d7 345c 	ldrd	r3, r4, [r7, #368]	; 0x170
 80042d0:	461a      	mov	r2, r3
 80042d2:	4623      	mov	r3, r4
 80042d4:	f7fb ffea 	bl	80002ac <__adddf3>
 80042d8:	4603      	mov	r3, r0
 80042da:	460c      	mov	r4, r1
 80042dc:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
				target_point.y 		= positionCurrent.y + command.target_point.y;
 80042e0:	4b30      	ldr	r3, [pc, #192]	; (80043a4 <scaraInitDuty+0xddc>)
 80042e2:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 80042e6:	e9d7 345e 	ldrd	r3, r4, [r7, #376]	; 0x178
 80042ea:	461a      	mov	r2, r3
 80042ec:	4623      	mov	r3, r4
 80042ee:	f7fb ffdd 	bl	80002ac <__adddf3>
 80042f2:	4603      	mov	r3, r0
 80042f4:	460c      	mov	r4, r1
 80042f6:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
				target_point.z 		= positionCurrent.z + command.target_point.z;
 80042fa:	4b2a      	ldr	r3, [pc, #168]	; (80043a4 <scaraInitDuty+0xddc>)
 80042fc:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8004300:	e9d7 3460 	ldrd	r3, r4, [r7, #384]	; 0x180
 8004304:	461a      	mov	r2, r3
 8004306:	4623      	mov	r3, r4
 8004308:	f7fb ffd0 	bl	80002ac <__adddf3>
 800430c:	4603      	mov	r3, r0
 800430e:	460c      	mov	r4, r1
 8004310:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
				target_point.roll	= positionCurrent.roll + command.target_point.roll;
 8004314:	4b23      	ldr	r3, [pc, #140]	; (80043a4 <scaraInitDuty+0xddc>)
 8004316:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 800431a:	e9d7 3462 	ldrd	r3, r4, [r7, #392]	; 0x188
 800431e:	461a      	mov	r2, r3
 8004320:	4623      	mov	r3, r4
 8004322:	f7fb ffc3 	bl	80002ac <__adddf3>
 8004326:	4603      	mov	r3, r0
 8004328:	460c      	mov	r4, r1
 800432a:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
 800432e:	e016      	b.n	800435e <scaraInitDuty+0xd96>
			} else if (DUTY_COORDINATES_ABS == command.coordinate_type) {
 8004330:	f897 3128 	ldrb.w	r3, [r7, #296]	; 0x128
 8004334:	2b00      	cmp	r3, #0
 8004336:	d110      	bne.n	800435a <scaraInitDuty+0xd92>
				target_point.x 		= command.target_point.x;
 8004338:	e9d7 345c 	ldrd	r3, r4, [r7, #368]	; 0x170
 800433c:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
				target_point.y 		= command.target_point.y;
 8004340:	e9d7 345e 	ldrd	r3, r4, [r7, #376]	; 0x178
 8004344:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
				target_point.z 		= command.target_point.z;
 8004348:	e9d7 3460 	ldrd	r3, r4, [r7, #384]	; 0x180
 800434c:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
				target_point.roll	= command.target_point.roll;
 8004350:	e9d7 3462 	ldrd	r3, r4, [r7, #392]	; 0x188
 8004354:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
 8004358:	e001      	b.n	800435e <scaraInitDuty+0xd96>
			} else {
				return SCARA_STATUS_ERROR_COORDINATE;
 800435a:	230c      	movs	r3, #12
 800435c:	e2c5      	b.n	80048ea <scaraInitDuty+0x1322>
			}

			if( FALSE == kinematicInverse(&target_point, positionCurrent)) {
 800435e:	4c11      	ldr	r4, [pc, #68]	; (80043a4 <scaraInitDuty+0xddc>)
 8004360:	f107 0568 	add.w	r5, r7, #104	; 0x68
 8004364:	4668      	mov	r0, sp
 8004366:	f104 0308 	add.w	r3, r4, #8
 800436a:	2260      	movs	r2, #96	; 0x60
 800436c:	4619      	mov	r1, r3
 800436e:	f00e fa3f 	bl	80127f0 <memcpy>
 8004372:	e894 000c 	ldmia.w	r4, {r2, r3}
 8004376:	4628      	mov	r0, r5
 8004378:	f7fe fd62 	bl	8002e40 <kinematicInverse>
 800437c:	4603      	mov	r3, r0
 800437e:	2b00      	cmp	r3, #0
 8004380:	d112      	bne.n	80043a8 <scaraInitDuty+0xde0>
				return SCARA_STATUS_ERROR_OVER_WORKSPACE;// Exit with error
 8004382:	2307      	movs	r3, #7
 8004384:	e2b1      	b.n	80048ea <scaraInitDuty+0x1322>
 8004386:	bf00      	nop
	...
 8004390:	60000000 	.word	0x60000000
 8004394:	400921fb 	.word	0x400921fb
 8004398:	20005338 	.word	0x20005338
 800439c:	20000c7c 	.word	0x20000c7c
 80043a0:	40668000 	.word	0x40668000
 80043a4:	20005cf0 	.word	0x20005cf0
			}
			// Trajectory 4 profile
			double q[4];
			q[0] = target_point.Theta1 - positionCurrent.Theta1;
 80043a8:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80043ac:	4bb0      	ldr	r3, [pc, #704]	; (8004670 <scaraInitDuty+0x10a8>)
 80043ae:	e9d3 3412 	ldrd	r3, r4, [r3, #72]	; 0x48
 80043b2:	461a      	mov	r2, r3
 80043b4:	4623      	mov	r3, r4
 80043b6:	f7fb ff77 	bl	80002a8 <__aeabi_dsub>
 80043ba:	4603      	mov	r3, r0
 80043bc:	460c      	mov	r4, r1
 80043be:	463a      	mov	r2, r7
 80043c0:	e9c2 3400 	strd	r3, r4, [r2]
			q[1] = target_point.Theta2 - positionCurrent.Theta2;
 80043c4:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 80043c8:	4ba9      	ldr	r3, [pc, #676]	; (8004670 <scaraInitDuty+0x10a8>)
 80043ca:	e9d3 3414 	ldrd	r3, r4, [r3, #80]	; 0x50
 80043ce:	461a      	mov	r2, r3
 80043d0:	4623      	mov	r3, r4
 80043d2:	f7fb ff69 	bl	80002a8 <__aeabi_dsub>
 80043d6:	4603      	mov	r3, r0
 80043d8:	460c      	mov	r4, r1
 80043da:	463a      	mov	r2, r7
 80043dc:	e9c2 3402 	strd	r3, r4, [r2, #8]
			q[2] = target_point.D3 	   - positionCurrent.D3;
 80043e0:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 80043e4:	4ba2      	ldr	r3, [pc, #648]	; (8004670 <scaraInitDuty+0x10a8>)
 80043e6:	e9d3 3416 	ldrd	r3, r4, [r3, #88]	; 0x58
 80043ea:	461a      	mov	r2, r3
 80043ec:	4623      	mov	r3, r4
 80043ee:	f7fb ff5b 	bl	80002a8 <__aeabi_dsub>
 80043f2:	4603      	mov	r3, r0
 80043f4:	460c      	mov	r4, r1
 80043f6:	463a      	mov	r2, r7
 80043f8:	e9c2 3404 	strd	r3, r4, [r2, #16]
			q[3] = target_point.Theta4 - positionCurrent.Theta4;
 80043fc:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004400:	4b9b      	ldr	r3, [pc, #620]	; (8004670 <scaraInitDuty+0x10a8>)
 8004402:	e9d3 3418 	ldrd	r3, r4, [r3, #96]	; 0x60
 8004406:	461a      	mov	r2, r3
 8004408:	4623      	mov	r3, r4
 800440a:	f7fb ff4d 	bl	80002a8 <__aeabi_dsub>
 800440e:	4603      	mov	r3, r0
 8004410:	460c      	mov	r4, r1
 8004412:	463a      	mov	r2, r7
 8004414:	e9c2 3406 	strd	r3, r4, [r2, #24]

			// LSPB
			if ( DUTY_TRAJECTORY_LSPB == command.trajec_type) {
 8004418:	f897 312c 	ldrb.w	r3, [r7, #300]	; 0x12c
 800441c:	2b00      	cmp	r3, #0
 800441e:	f040 811a 	bne.w	8004656 <scaraInitDuty+0x108e>
				// Mode Init Time
				if ( DUTY_MODE_INIT_QVT == command.modeInit_type) {
 8004422:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 8004426:	2b01      	cmp	r3, #1
 8004428:	d14d      	bne.n	80044c6 <scaraInitDuty+0xefe>
					for ( uint8_t i = 0; i < 4; i++) {
 800442a:	2300      	movs	r3, #0
 800442c:	f887 30db 	strb.w	r3, [r7, #219]	; 0xdb
 8004430:	e03d      	b.n	80044ae <scaraInitDuty+0xee6>
						myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_LSPB;
 8004432:	f897 30db 	ldrb.w	r3, [r7, #219]	; 0xdb
 8004436:	4a8f      	ldr	r2, [pc, #572]	; (8004674 <scaraInitDuty+0x10ac>)
 8004438:	f44f 71ac 	mov.w	r1, #344	; 0x158
 800443c:	fb01 f303 	mul.w	r3, r1, r3
 8004440:	4413      	add	r3, r2
 8004442:	f503 7372 	add.w	r3, r3, #968	; 0x3c8
 8004446:	2200      	movs	r2, #0
 8004448:	701a      	strb	r2, [r3, #0]
						myDUTY.joint.trajectory[i].lspb.Tf = command.time_total;
 800444a:	f897 20db 	ldrb.w	r2, [r7, #219]	; 0xdb
 800444e:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 8004452:	4988      	ldr	r1, [pc, #544]	; (8004674 <scaraInitDuty+0x10ac>)
 8004454:	f44f 70ac 	mov.w	r0, #344	; 0x158
 8004458:	fb00 f202 	mul.w	r2, r0, r2
 800445c:	440a      	add	r2, r1
 800445e:	f502 6284 	add.w	r2, r2, #1056	; 0x420
 8004462:	e9c2 3400 	strd	r3, r4, [r2]
						status1 = scaraInitLSPB(&(myDUTY.joint.trajectory[i].lspb), joint_taget[i],
 8004466:	f897 30db 	ldrb.w	r3, [r7, #219]	; 0xdb
 800446a:	f44f 72ac 	mov.w	r2, #344	; 0x158
 800446e:	fb02 f303 	mul.w	r3, r2, r3
 8004472:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
 8004476:	4a7f      	ldr	r2, [pc, #508]	; (8004674 <scaraInitDuty+0x10ac>)
 8004478:	1898      	adds	r0, r3, r2
 800447a:	f897 30db 	ldrb.w	r3, [r7, #219]	; 0xdb
 800447e:	4a7e      	ldr	r2, [pc, #504]	; (8004678 <scaraInitDuty+0x10b0>)
 8004480:	5cd1      	ldrb	r1, [r2, r3]
 8004482:	f897 30db 	ldrb.w	r3, [r7, #219]	; 0xdb
 8004486:	463a      	mov	r2, r7
 8004488:	00db      	lsls	r3, r3, #3
 800448a:	4413      	add	r3, r2
 800448c:	ed93 7b00 	vldr	d7, [r3]
 8004490:	2201      	movs	r2, #1
 8004492:	eeb0 0a47 	vmov.f32	s0, s14
 8004496:	eef0 0a67 	vmov.f32	s1, s15
 800449a:	f000 fc75 	bl	8004d88 <scaraInitLSPB>
 800449e:	4603      	mov	r3, r0
 80044a0:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
					for ( uint8_t i = 0; i < 4; i++) {
 80044a4:	f897 30db 	ldrb.w	r3, [r7, #219]	; 0xdb
 80044a8:	3301      	adds	r3, #1
 80044aa:	f887 30db 	strb.w	r3, [r7, #219]	; 0xdb
 80044ae:	f897 30db 	ldrb.w	r3, [r7, #219]	; 0xdb
 80044b2:	2b03      	cmp	r3, #3
 80044b4:	d9bd      	bls.n	8004432 <scaraInitDuty+0xe6a>
											q[i], DUTY_MODE_INIT_QVT);

					}
					myDUTY.time_total = command.time_total;
 80044b6:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 80044ba:	4a6e      	ldr	r2, [pc, #440]	; (8004674 <scaraInitDuty+0x10ac>)
 80044bc:	f602 1248 	addw	r2, r2, #2376	; 0x948
 80044c0:	e9c2 3400 	strd	r3, r4, [r2]
 80044c4:	e1f2      	b.n	80048ac <scaraInitDuty+0x12e4>
				// Mode Init Acc
				} else if  ( DUTY_MODE_INIT_QVA == command.modeInit_type) {
 80044c6:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	f040 80c1 	bne.w	8004652 <scaraInitDuty+0x108a>
					for ( uint8_t i = 0; i < 4; i++) {
 80044d0:	2300      	movs	r3, #0
 80044d2:	f887 30da 	strb.w	r3, [r7, #218]	; 0xda
 80044d6:	e02f      	b.n	8004538 <scaraInitDuty+0xf70>
						myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_LSPB;
 80044d8:	f897 30da 	ldrb.w	r3, [r7, #218]	; 0xda
 80044dc:	4a65      	ldr	r2, [pc, #404]	; (8004674 <scaraInitDuty+0x10ac>)
 80044de:	f44f 71ac 	mov.w	r1, #344	; 0x158
 80044e2:	fb01 f303 	mul.w	r3, r1, r3
 80044e6:	4413      	add	r3, r2
 80044e8:	f503 7372 	add.w	r3, r3, #968	; 0x3c8
 80044ec:	2200      	movs	r2, #0
 80044ee:	701a      	strb	r2, [r3, #0]
						status1 = scaraInitLSPB(&(myDUTY.joint.trajectory[i].lspb), joint_taget[i],
 80044f0:	f897 30da 	ldrb.w	r3, [r7, #218]	; 0xda
 80044f4:	f44f 72ac 	mov.w	r2, #344	; 0x158
 80044f8:	fb02 f303 	mul.w	r3, r2, r3
 80044fc:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
 8004500:	4a5c      	ldr	r2, [pc, #368]	; (8004674 <scaraInitDuty+0x10ac>)
 8004502:	1898      	adds	r0, r3, r2
 8004504:	f897 30da 	ldrb.w	r3, [r7, #218]	; 0xda
 8004508:	4a5b      	ldr	r2, [pc, #364]	; (8004678 <scaraInitDuty+0x10b0>)
 800450a:	5cd1      	ldrb	r1, [r2, r3]
 800450c:	f897 30da 	ldrb.w	r3, [r7, #218]	; 0xda
 8004510:	463a      	mov	r2, r7
 8004512:	00db      	lsls	r3, r3, #3
 8004514:	4413      	add	r3, r2
 8004516:	ed93 7b00 	vldr	d7, [r3]
 800451a:	2200      	movs	r2, #0
 800451c:	eeb0 0a47 	vmov.f32	s0, s14
 8004520:	eef0 0a67 	vmov.f32	s1, s15
 8004524:	f000 fc30 	bl	8004d88 <scaraInitLSPB>
 8004528:	4603      	mov	r3, r0
 800452a:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
					for ( uint8_t i = 0; i < 4; i++) {
 800452e:	f897 30da 	ldrb.w	r3, [r7, #218]	; 0xda
 8004532:	3301      	adds	r3, #1
 8004534:	f887 30da 	strb.w	r3, [r7, #218]	; 0xda
 8004538:	f897 30da 	ldrb.w	r3, [r7, #218]	; 0xda
 800453c:	2b03      	cmp	r3, #3
 800453e:	d9cb      	bls.n	80044d8 <scaraInitDuty+0xf10>
													q[i], DUTY_MODE_INIT_QVA);
					}
					myDUTY.time_total = 0;
 8004540:	4b4c      	ldr	r3, [pc, #304]	; (8004674 <scaraInitDuty+0x10ac>)
 8004542:	f603 1248 	addw	r2, r3, #2376	; 0x948
 8004546:	f04f 0300 	mov.w	r3, #0
 800454a:	f04f 0400 	mov.w	r4, #0
 800454e:	e9c2 3400 	strd	r3, r4, [r2]
					for ( uint8_t i = 0; i < 4; i++) {
 8004552:	2300      	movs	r3, #0
 8004554:	f887 30d9 	strb.w	r3, [r7, #217]	; 0xd9
 8004558:	e02d      	b.n	80045b6 <scaraInitDuty+0xfee>
						if ( myDUTY.joint.trajectory[i].lspb.Tf > myDUTY.time_total) {
 800455a:	f897 30d9 	ldrb.w	r3, [r7, #217]	; 0xd9
 800455e:	4a45      	ldr	r2, [pc, #276]	; (8004674 <scaraInitDuty+0x10ac>)
 8004560:	f44f 71ac 	mov.w	r1, #344	; 0x158
 8004564:	fb01 f303 	mul.w	r3, r1, r3
 8004568:	4413      	add	r3, r2
 800456a:	f503 6384 	add.w	r3, r3, #1056	; 0x420
 800456e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004572:	4b40      	ldr	r3, [pc, #256]	; (8004674 <scaraInitDuty+0x10ac>)
 8004574:	f603 1348 	addw	r3, r3, #2376	; 0x948
 8004578:	e9d3 3400 	ldrd	r3, r4, [r3]
 800457c:	461a      	mov	r2, r3
 800457e:	4623      	mov	r3, r4
 8004580:	f7fc fada 	bl	8000b38 <__aeabi_dcmpgt>
 8004584:	4603      	mov	r3, r0
 8004586:	2b00      	cmp	r3, #0
 8004588:	d010      	beq.n	80045ac <scaraInitDuty+0xfe4>
							myDUTY.time_total = myDUTY.joint.trajectory[i].lspb.Tf;
 800458a:	f897 30d9 	ldrb.w	r3, [r7, #217]	; 0xd9
 800458e:	4a39      	ldr	r2, [pc, #228]	; (8004674 <scaraInitDuty+0x10ac>)
 8004590:	f44f 71ac 	mov.w	r1, #344	; 0x158
 8004594:	fb01 f303 	mul.w	r3, r1, r3
 8004598:	4413      	add	r3, r2
 800459a:	f503 6384 	add.w	r3, r3, #1056	; 0x420
 800459e:	e9d3 3400 	ldrd	r3, r4, [r3]
 80045a2:	4a34      	ldr	r2, [pc, #208]	; (8004674 <scaraInitDuty+0x10ac>)
 80045a4:	f602 1248 	addw	r2, r2, #2376	; 0x948
 80045a8:	e9c2 3400 	strd	r3, r4, [r2]
					for ( uint8_t i = 0; i < 4; i++) {
 80045ac:	f897 30d9 	ldrb.w	r3, [r7, #217]	; 0xd9
 80045b0:	3301      	adds	r3, #1
 80045b2:	f887 30d9 	strb.w	r3, [r7, #217]	; 0xd9
 80045b6:	f897 30d9 	ldrb.w	r3, [r7, #217]	; 0xd9
 80045ba:	2b03      	cmp	r3, #3
 80045bc:	d9cd      	bls.n	800455a <scaraInitDuty+0xf92>
						}
					}
					for ( uint8_t i = 0; i < 4; i++) {
 80045be:	2300      	movs	r3, #0
 80045c0:	f887 30d8 	strb.w	r3, [r7, #216]	; 0xd8
 80045c4:	e040      	b.n	8004648 <scaraInitDuty+0x1080>
						myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_LSPB;
 80045c6:	f897 30d8 	ldrb.w	r3, [r7, #216]	; 0xd8
 80045ca:	4a2a      	ldr	r2, [pc, #168]	; (8004674 <scaraInitDuty+0x10ac>)
 80045cc:	f44f 71ac 	mov.w	r1, #344	; 0x158
 80045d0:	fb01 f303 	mul.w	r3, r1, r3
 80045d4:	4413      	add	r3, r2
 80045d6:	f503 7372 	add.w	r3, r3, #968	; 0x3c8
 80045da:	2200      	movs	r2, #0
 80045dc:	701a      	strb	r2, [r3, #0]
						myDUTY.joint.trajectory[i].lspb.Tf = myDUTY.time_total;
 80045de:	f897 20d8 	ldrb.w	r2, [r7, #216]	; 0xd8
 80045e2:	4b24      	ldr	r3, [pc, #144]	; (8004674 <scaraInitDuty+0x10ac>)
 80045e4:	f603 1348 	addw	r3, r3, #2376	; 0x948
 80045e8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80045ec:	4921      	ldr	r1, [pc, #132]	; (8004674 <scaraInitDuty+0x10ac>)
 80045ee:	f44f 70ac 	mov.w	r0, #344	; 0x158
 80045f2:	fb00 f202 	mul.w	r2, r0, r2
 80045f6:	440a      	add	r2, r1
 80045f8:	f502 6284 	add.w	r2, r2, #1056	; 0x420
 80045fc:	e9c2 3400 	strd	r3, r4, [r2]
						status1 = scaraInitLSPB(&(myDUTY.joint.trajectory[i].lspb), joint_taget[i],
 8004600:	f897 30d8 	ldrb.w	r3, [r7, #216]	; 0xd8
 8004604:	f44f 72ac 	mov.w	r2, #344	; 0x158
 8004608:	fb02 f303 	mul.w	r3, r2, r3
 800460c:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
 8004610:	4a18      	ldr	r2, [pc, #96]	; (8004674 <scaraInitDuty+0x10ac>)
 8004612:	1898      	adds	r0, r3, r2
 8004614:	f897 30d8 	ldrb.w	r3, [r7, #216]	; 0xd8
 8004618:	4a17      	ldr	r2, [pc, #92]	; (8004678 <scaraInitDuty+0x10b0>)
 800461a:	5cd1      	ldrb	r1, [r2, r3]
 800461c:	f897 30d8 	ldrb.w	r3, [r7, #216]	; 0xd8
 8004620:	463a      	mov	r2, r7
 8004622:	00db      	lsls	r3, r3, #3
 8004624:	4413      	add	r3, r2
 8004626:	ed93 7b00 	vldr	d7, [r3]
 800462a:	2201      	movs	r2, #1
 800462c:	eeb0 0a47 	vmov.f32	s0, s14
 8004630:	eef0 0a67 	vmov.f32	s1, s15
 8004634:	f000 fba8 	bl	8004d88 <scaraInitLSPB>
 8004638:	4603      	mov	r3, r0
 800463a:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
					for ( uint8_t i = 0; i < 4; i++) {
 800463e:	f897 30d8 	ldrb.w	r3, [r7, #216]	; 0xd8
 8004642:	3301      	adds	r3, #1
 8004644:	f887 30d8 	strb.w	r3, [r7, #216]	; 0xd8
 8004648:	f897 30d8 	ldrb.w	r3, [r7, #216]	; 0xd8
 800464c:	2b03      	cmp	r3, #3
 800464e:	d9ba      	bls.n	80045c6 <scaraInitDuty+0xffe>
 8004650:	e12c      	b.n	80048ac <scaraInitDuty+0x12e4>
													q[i], DUTY_MODE_INIT_QVT);
					}

				} else {
					return SCARA_STATUS_ERROR_MODE_INIT;
 8004652:	2308      	movs	r3, #8
 8004654:	e149      	b.n	80048ea <scaraInitDuty+0x1322>
				}
				// SCURVE
			} else if ( DUTY_TRAJECTORY_SCURVE == command.trajec_type) {
 8004656:	f897 312c 	ldrb.w	r3, [r7, #300]	; 0x12c
 800465a:	2b01      	cmp	r3, #1
 800465c:	f040 8120 	bne.w	80048a0 <scaraInitDuty+0x12d8>
				// Mode Init Time
				if ( DUTY_MODE_INIT_QVT == command.modeInit_type) {
 8004660:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 8004664:	2b01      	cmp	r3, #1
 8004666:	d153      	bne.n	8004710 <scaraInitDuty+0x1148>
					for ( uint8_t i = 0; i < 4; i++) {
 8004668:	2300      	movs	r3, #0
 800466a:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 800466e:	e043      	b.n	80046f8 <scaraInitDuty+0x1130>
 8004670:	20005cf0 	.word	0x20005cf0
 8004674:	20005338 	.word	0x20005338
 8004678:	20000c7c 	.word	0x20000c7c
						myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_SCURVE;
 800467c:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 8004680:	4a9e      	ldr	r2, [pc, #632]	; (80048fc <scaraInitDuty+0x1334>)
 8004682:	f44f 71ac 	mov.w	r1, #344	; 0x158
 8004686:	fb01 f303 	mul.w	r3, r1, r3
 800468a:	4413      	add	r3, r2
 800468c:	f503 7372 	add.w	r3, r3, #968	; 0x3c8
 8004690:	2201      	movs	r2, #1
 8004692:	701a      	strb	r2, [r3, #0]
						myDUTY.joint.trajectory[i].scurve.Tf = command.time_total;
 8004694:	f897 20d7 	ldrb.w	r2, [r7, #215]	; 0xd7
 8004698:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 800469c:	4997      	ldr	r1, [pc, #604]	; (80048fc <scaraInitDuty+0x1334>)
 800469e:	f44f 70ac 	mov.w	r0, #344	; 0x158
 80046a2:	fb00 f202 	mul.w	r2, r0, r2
 80046a6:	440a      	add	r2, r1
 80046a8:	f502 6296 	add.w	r2, r2, #1200	; 0x4b0
 80046ac:	e9c2 3400 	strd	r3, r4, [r2]
						status1 = scaraInitScurve(&(myDUTY.joint.trajectory[i].scurve), joint_taget[i],
 80046b0:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 80046b4:	f44f 72ac 	mov.w	r2, #344	; 0x158
 80046b8:	fb02 f303 	mul.w	r3, r2, r3
 80046bc:	f503 638a 	add.w	r3, r3, #1104	; 0x450
 80046c0:	4a8e      	ldr	r2, [pc, #568]	; (80048fc <scaraInitDuty+0x1334>)
 80046c2:	1898      	adds	r0, r3, r2
 80046c4:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 80046c8:	4a8d      	ldr	r2, [pc, #564]	; (8004900 <scaraInitDuty+0x1338>)
 80046ca:	5cd1      	ldrb	r1, [r2, r3]
 80046cc:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 80046d0:	463a      	mov	r2, r7
 80046d2:	00db      	lsls	r3, r3, #3
 80046d4:	4413      	add	r3, r2
 80046d6:	ed93 7b00 	vldr	d7, [r3]
 80046da:	2201      	movs	r2, #1
 80046dc:	eeb0 0a47 	vmov.f32	s0, s14
 80046e0:	eef0 0a67 	vmov.f32	s1, s15
 80046e4:	f000 fefc 	bl	80054e0 <scaraInitScurve>
 80046e8:	4603      	mov	r3, r0
 80046ea:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
					for ( uint8_t i = 0; i < 4; i++) {
 80046ee:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 80046f2:	3301      	adds	r3, #1
 80046f4:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 80046f8:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 80046fc:	2b03      	cmp	r3, #3
 80046fe:	d9bd      	bls.n	800467c <scaraInitDuty+0x10b4>
											q[i], DUTY_MODE_INIT_QVT);

					}
					myDUTY.time_total = command.time_total;
 8004700:	e9d7 3450 	ldrd	r3, r4, [r7, #320]	; 0x140
 8004704:	4a7d      	ldr	r2, [pc, #500]	; (80048fc <scaraInitDuty+0x1334>)
 8004706:	f602 1248 	addw	r2, r2, #2376	; 0x948
 800470a:	e9c2 3400 	strd	r3, r4, [r2]
 800470e:	e0cd      	b.n	80048ac <scaraInitDuty+0x12e4>
				// Mode Init Acc
				} else if  ( DUTY_MODE_INIT_QVA == command.modeInit_type) {
 8004710:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 8004714:	2b00      	cmp	r3, #0
 8004716:	f040 80c1 	bne.w	800489c <scaraInitDuty+0x12d4>
					for ( uint8_t i = 0; i < 4; i++) {
 800471a:	2300      	movs	r3, #0
 800471c:	f887 30d6 	strb.w	r3, [r7, #214]	; 0xd6
 8004720:	e02f      	b.n	8004782 <scaraInitDuty+0x11ba>
						myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_SCURVE;
 8004722:	f897 30d6 	ldrb.w	r3, [r7, #214]	; 0xd6
 8004726:	4a75      	ldr	r2, [pc, #468]	; (80048fc <scaraInitDuty+0x1334>)
 8004728:	f44f 71ac 	mov.w	r1, #344	; 0x158
 800472c:	fb01 f303 	mul.w	r3, r1, r3
 8004730:	4413      	add	r3, r2
 8004732:	f503 7372 	add.w	r3, r3, #968	; 0x3c8
 8004736:	2201      	movs	r2, #1
 8004738:	701a      	strb	r2, [r3, #0]
						status1 = scaraInitScurve(&(myDUTY.joint.trajectory[i].scurve), joint_taget[i],
 800473a:	f897 30d6 	ldrb.w	r3, [r7, #214]	; 0xd6
 800473e:	f44f 72ac 	mov.w	r2, #344	; 0x158
 8004742:	fb02 f303 	mul.w	r3, r2, r3
 8004746:	f503 638a 	add.w	r3, r3, #1104	; 0x450
 800474a:	4a6c      	ldr	r2, [pc, #432]	; (80048fc <scaraInitDuty+0x1334>)
 800474c:	1898      	adds	r0, r3, r2
 800474e:	f897 30d6 	ldrb.w	r3, [r7, #214]	; 0xd6
 8004752:	4a6b      	ldr	r2, [pc, #428]	; (8004900 <scaraInitDuty+0x1338>)
 8004754:	5cd1      	ldrb	r1, [r2, r3]
 8004756:	f897 30d6 	ldrb.w	r3, [r7, #214]	; 0xd6
 800475a:	463a      	mov	r2, r7
 800475c:	00db      	lsls	r3, r3, #3
 800475e:	4413      	add	r3, r2
 8004760:	ed93 7b00 	vldr	d7, [r3]
 8004764:	2200      	movs	r2, #0
 8004766:	eeb0 0a47 	vmov.f32	s0, s14
 800476a:	eef0 0a67 	vmov.f32	s1, s15
 800476e:	f000 feb7 	bl	80054e0 <scaraInitScurve>
 8004772:	4603      	mov	r3, r0
 8004774:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
					for ( uint8_t i = 0; i < 4; i++) {
 8004778:	f897 30d6 	ldrb.w	r3, [r7, #214]	; 0xd6
 800477c:	3301      	adds	r3, #1
 800477e:	f887 30d6 	strb.w	r3, [r7, #214]	; 0xd6
 8004782:	f897 30d6 	ldrb.w	r3, [r7, #214]	; 0xd6
 8004786:	2b03      	cmp	r3, #3
 8004788:	d9cb      	bls.n	8004722 <scaraInitDuty+0x115a>
													q[i], DUTY_MODE_INIT_QVA);
					}
					myDUTY.time_total = 0;
 800478a:	4b5c      	ldr	r3, [pc, #368]	; (80048fc <scaraInitDuty+0x1334>)
 800478c:	f603 1248 	addw	r2, r3, #2376	; 0x948
 8004790:	f04f 0300 	mov.w	r3, #0
 8004794:	f04f 0400 	mov.w	r4, #0
 8004798:	e9c2 3400 	strd	r3, r4, [r2]
					for ( uint8_t i = 0; i < 4; i++) {
 800479c:	2300      	movs	r3, #0
 800479e:	f887 30d5 	strb.w	r3, [r7, #213]	; 0xd5
 80047a2:	e02d      	b.n	8004800 <scaraInitDuty+0x1238>
						if ( myDUTY.joint.trajectory[i].scurve.Tf > myDUTY.time_total) {
 80047a4:	f897 30d5 	ldrb.w	r3, [r7, #213]	; 0xd5
 80047a8:	4a54      	ldr	r2, [pc, #336]	; (80048fc <scaraInitDuty+0x1334>)
 80047aa:	f44f 71ac 	mov.w	r1, #344	; 0x158
 80047ae:	fb01 f303 	mul.w	r3, r1, r3
 80047b2:	4413      	add	r3, r2
 80047b4:	f503 6396 	add.w	r3, r3, #1200	; 0x4b0
 80047b8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80047bc:	4b4f      	ldr	r3, [pc, #316]	; (80048fc <scaraInitDuty+0x1334>)
 80047be:	f603 1348 	addw	r3, r3, #2376	; 0x948
 80047c2:	e9d3 3400 	ldrd	r3, r4, [r3]
 80047c6:	461a      	mov	r2, r3
 80047c8:	4623      	mov	r3, r4
 80047ca:	f7fc f9b5 	bl	8000b38 <__aeabi_dcmpgt>
 80047ce:	4603      	mov	r3, r0
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d010      	beq.n	80047f6 <scaraInitDuty+0x122e>
							myDUTY.time_total = myDUTY.joint.trajectory[i].scurve.Tf;
 80047d4:	f897 30d5 	ldrb.w	r3, [r7, #213]	; 0xd5
 80047d8:	4a48      	ldr	r2, [pc, #288]	; (80048fc <scaraInitDuty+0x1334>)
 80047da:	f44f 71ac 	mov.w	r1, #344	; 0x158
 80047de:	fb01 f303 	mul.w	r3, r1, r3
 80047e2:	4413      	add	r3, r2
 80047e4:	f503 6396 	add.w	r3, r3, #1200	; 0x4b0
 80047e8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80047ec:	4a43      	ldr	r2, [pc, #268]	; (80048fc <scaraInitDuty+0x1334>)
 80047ee:	f602 1248 	addw	r2, r2, #2376	; 0x948
 80047f2:	e9c2 3400 	strd	r3, r4, [r2]
					for ( uint8_t i = 0; i < 4; i++) {
 80047f6:	f897 30d5 	ldrb.w	r3, [r7, #213]	; 0xd5
 80047fa:	3301      	adds	r3, #1
 80047fc:	f887 30d5 	strb.w	r3, [r7, #213]	; 0xd5
 8004800:	f897 30d5 	ldrb.w	r3, [r7, #213]	; 0xd5
 8004804:	2b03      	cmp	r3, #3
 8004806:	d9cd      	bls.n	80047a4 <scaraInitDuty+0x11dc>
						}
					}
					for ( uint8_t i = 0; i < 4; i++) {
 8004808:	2300      	movs	r3, #0
 800480a:	f887 30d4 	strb.w	r3, [r7, #212]	; 0xd4
 800480e:	e040      	b.n	8004892 <scaraInitDuty+0x12ca>
						myDUTY.joint.trajectory[i].trajectory_type = DUTY_TRAJECTORY_SCURVE;
 8004810:	f897 30d4 	ldrb.w	r3, [r7, #212]	; 0xd4
 8004814:	4a39      	ldr	r2, [pc, #228]	; (80048fc <scaraInitDuty+0x1334>)
 8004816:	f44f 71ac 	mov.w	r1, #344	; 0x158
 800481a:	fb01 f303 	mul.w	r3, r1, r3
 800481e:	4413      	add	r3, r2
 8004820:	f503 7372 	add.w	r3, r3, #968	; 0x3c8
 8004824:	2201      	movs	r2, #1
 8004826:	701a      	strb	r2, [r3, #0]
						myDUTY.joint.trajectory[i].scurve.Tf = myDUTY.time_total;
 8004828:	f897 20d4 	ldrb.w	r2, [r7, #212]	; 0xd4
 800482c:	4b33      	ldr	r3, [pc, #204]	; (80048fc <scaraInitDuty+0x1334>)
 800482e:	f603 1348 	addw	r3, r3, #2376	; 0x948
 8004832:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004836:	4931      	ldr	r1, [pc, #196]	; (80048fc <scaraInitDuty+0x1334>)
 8004838:	f44f 70ac 	mov.w	r0, #344	; 0x158
 800483c:	fb00 f202 	mul.w	r2, r0, r2
 8004840:	440a      	add	r2, r1
 8004842:	f502 6296 	add.w	r2, r2, #1200	; 0x4b0
 8004846:	e9c2 3400 	strd	r3, r4, [r2]
						status1 = scaraInitScurve(&(myDUTY.joint.trajectory[i].scurve), joint_taget[i],
 800484a:	f897 30d4 	ldrb.w	r3, [r7, #212]	; 0xd4
 800484e:	f44f 72ac 	mov.w	r2, #344	; 0x158
 8004852:	fb02 f303 	mul.w	r3, r2, r3
 8004856:	f503 638a 	add.w	r3, r3, #1104	; 0x450
 800485a:	4a28      	ldr	r2, [pc, #160]	; (80048fc <scaraInitDuty+0x1334>)
 800485c:	1898      	adds	r0, r3, r2
 800485e:	f897 30d4 	ldrb.w	r3, [r7, #212]	; 0xd4
 8004862:	4a27      	ldr	r2, [pc, #156]	; (8004900 <scaraInitDuty+0x1338>)
 8004864:	5cd1      	ldrb	r1, [r2, r3]
 8004866:	f897 30d4 	ldrb.w	r3, [r7, #212]	; 0xd4
 800486a:	463a      	mov	r2, r7
 800486c:	00db      	lsls	r3, r3, #3
 800486e:	4413      	add	r3, r2
 8004870:	ed93 7b00 	vldr	d7, [r3]
 8004874:	2201      	movs	r2, #1
 8004876:	eeb0 0a47 	vmov.f32	s0, s14
 800487a:	eef0 0a67 	vmov.f32	s1, s15
 800487e:	f000 fe2f 	bl	80054e0 <scaraInitScurve>
 8004882:	4603      	mov	r3, r0
 8004884:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
					for ( uint8_t i = 0; i < 4; i++) {
 8004888:	f897 30d4 	ldrb.w	r3, [r7, #212]	; 0xd4
 800488c:	3301      	adds	r3, #1
 800488e:	f887 30d4 	strb.w	r3, [r7, #212]	; 0xd4
 8004892:	f897 30d4 	ldrb.w	r3, [r7, #212]	; 0xd4
 8004896:	2b03      	cmp	r3, #3
 8004898:	d9ba      	bls.n	8004810 <scaraInitDuty+0x1248>
 800489a:	e007      	b.n	80048ac <scaraInitDuty+0x12e4>
													q[i], DUTY_MODE_INIT_QVT);
					}

				} else {
					return SCARA_STATUS_ERROR_MODE_INIT;
 800489c:	2308      	movs	r3, #8
 800489e:	e024      	b.n	80048ea <scaraInitDuty+0x1322>
				}

			} else {
				return SCARA_STATUS_ERROR_TRAJECTORY;
 80048a0:	2305      	movs	r3, #5
 80048a2:	e022      	b.n	80048ea <scaraInitDuty+0x1322>
			}

		} else {
			return SCARA_STATUS_ERROR_JOINT;
 80048a4:	2304      	movs	r3, #4
 80048a6:	e020      	b.n	80048ea <scaraInitDuty+0x1322>
		}

	} else {
		return SCARA_STATUS_ERROR_SPACE;
 80048a8:	2302      	movs	r3, #2
 80048aa:	e01e      	b.n	80048ea <scaraInitDuty+0x1322>
	}

	// Reset time and distance
	positionCurrent.t = 0;
 80048ac:	4a15      	ldr	r2, [pc, #84]	; (8004904 <scaraInitDuty+0x133c>)
 80048ae:	f04f 0300 	mov.w	r3, #0
 80048b2:	f04f 0400 	mov.w	r4, #0
 80048b6:	e9c2 3406 	strd	r3, r4, [r2, #24]
	positionCurrent.total_time = myDUTY.time_total;
 80048ba:	4b10      	ldr	r3, [pc, #64]	; (80048fc <scaraInitDuty+0x1334>)
 80048bc:	f603 1348 	addw	r3, r3, #2376	; 0x948
 80048c0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80048c4:	4a0f      	ldr	r2, [pc, #60]	; (8004904 <scaraInitDuty+0x133c>)
 80048c6:	e9c2 3408 	strd	r3, r4, [r2, #32]
	positionNext.t = 0;
 80048ca:	4a0f      	ldr	r2, [pc, #60]	; (8004908 <scaraInitDuty+0x1340>)
 80048cc:	f04f 0300 	mov.w	r3, #0
 80048d0:	f04f 0400 	mov.w	r4, #0
 80048d4:	e9c2 3406 	strd	r3, r4, [r2, #24]
	positionNext.total_time = myDUTY.time_total;
 80048d8:	4b08      	ldr	r3, [pc, #32]	; (80048fc <scaraInitDuty+0x1334>)
 80048da:	f603 1348 	addw	r3, r3, #2376	; 0x948
 80048de:	e9d3 3400 	ldrd	r3, r4, [r3]
 80048e2:	4a09      	ldr	r2, [pc, #36]	; (8004908 <scaraInitDuty+0x1340>)
 80048e4:	e9c2 3408 	strd	r3, r4, [r2, #32]
	return SCARA_STATUS_OK;
 80048e8:	2300      	movs	r3, #0
}
 80048ea:	4618      	mov	r0, r3
 80048ec:	f507 7788 	add.w	r7, r7, #272	; 0x110
 80048f0:	46bd      	mov	sp, r7
 80048f2:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 80048f6:	b004      	add	sp, #16
 80048f8:	4770      	bx	lr
 80048fa:	bf00      	nop
 80048fc:	20005338 	.word	0x20005338
 8004900:	20000c7c 	.word	0x20000c7c
 8004904:	20005cf0 	.word	0x20005cf0
 8004908:	20005d58 	.word	0x20005d58

0800490c <scaraInitLine>:

/* Compute straight line path parameters */
SCARA_StatusTypeDef	scaraInitLine		(Path_Line_TypeDef *line,
										SCARA_PositionTypeDef start,
										SCARA_PositionTypeDef end) {
 800490c:	b082      	sub	sp, #8
 800490e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004910:	b09b      	sub	sp, #108	; 0x6c
 8004912:	af18      	add	r7, sp, #96	; 0x60
 8004914:	6078      	str	r0, [r7, #4]
 8004916:	f107 0120 	add.w	r1, r7, #32
 800491a:	e881 000c 	stmia.w	r1, {r2, r3}
	// Check limit workspace
	if ( FALSE ==  kinematicInverse(&end, start)) {
 800491e:	f107 0488 	add.w	r4, r7, #136	; 0x88
 8004922:	4668      	mov	r0, sp
 8004924:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004928:	2260      	movs	r2, #96	; 0x60
 800492a:	4619      	mov	r1, r3
 800492c:	f00d ff60 	bl	80127f0 <memcpy>
 8004930:	f107 0320 	add.w	r3, r7, #32
 8004934:	cb0c      	ldmia	r3, {r2, r3}
 8004936:	4620      	mov	r0, r4
 8004938:	f7fe fa82 	bl	8002e40 <kinematicInverse>
 800493c:	4603      	mov	r3, r0
 800493e:	2b00      	cmp	r3, #0
 8004940:	d101      	bne.n	8004946 <scaraInitLine+0x3a>
		return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8004942:	2307      	movs	r3, #7
 8004944:	e09e      	b.n	8004a84 <scaraInitLine+0x178>
	}
	// Init line params
	line->x1 = end.x;
 8004946:	e9d7 342c 	ldrd	r3, r4, [r7, #176]	; 0xb0
 800494a:	687a      	ldr	r2, [r7, #4]
 800494c:	e9c2 3402 	strd	r3, r4, [r2, #8]
	line->y1 = end.y;
 8004950:	e9d7 342e 	ldrd	r3, r4, [r7, #184]	; 0xb8
 8004954:	687a      	ldr	r2, [r7, #4]
 8004956:	e9c2 3406 	strd	r3, r4, [r2, #24]
	line->z1 = end.z;
 800495a:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	; 0xc0
 800495e:	687a      	ldr	r2, [r7, #4]
 8004960:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	line->x0 = start.x;
 8004964:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 8004968:	687a      	ldr	r2, [r7, #4]
 800496a:	e9c2 3400 	strd	r3, r4, [r2]
	line->y0 = start.y;
 800496e:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
 8004972:	687a      	ldr	r2, [r7, #4]
 8004974:	e9c2 3404 	strd	r3, r4, [r2, #16]
	line->z0 = start.z;
 8004978:	e9d7 3416 	ldrd	r3, r4, [r7, #88]	; 0x58
 800497c:	687a      	ldr	r2, [r7, #4]
 800497e:	e9c2 3408 	strd	r3, r4, [r2, #32]
	line->denta_x = end.x  -  start.x;
 8004982:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004986:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 800498a:	461a      	mov	r2, r3
 800498c:	4623      	mov	r3, r4
 800498e:	f7fb fc8b 	bl	80002a8 <__aeabi_dsub>
 8004992:	4603      	mov	r3, r0
 8004994:	460c      	mov	r4, r1
 8004996:	687a      	ldr	r2, [r7, #4]
 8004998:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
	line->denta_y = end.y  -  start.y;
 800499c:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 80049a0:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
 80049a4:	461a      	mov	r2, r3
 80049a6:	4623      	mov	r3, r4
 80049a8:	f7fb fc7e 	bl	80002a8 <__aeabi_dsub>
 80049ac:	4603      	mov	r3, r0
 80049ae:	460c      	mov	r4, r1
 80049b0:	687a      	ldr	r2, [r7, #4]
 80049b2:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38
	line->denta_z = end.z  -  start.z;
 80049b6:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 80049ba:	e9d7 3416 	ldrd	r3, r4, [r7, #88]	; 0x58
 80049be:	461a      	mov	r2, r3
 80049c0:	4623      	mov	r3, r4
 80049c2:	f7fb fc71 	bl	80002a8 <__aeabi_dsub>
 80049c6:	4603      	mov	r3, r0
 80049c8:	460c      	mov	r4, r1
 80049ca:	687a      	ldr	r2, [r7, #4]
 80049cc:	e9c2 3410 	strd	r3, r4, [r2, #64]	; 0x40
	line->total_s = sqrt((line->denta_x)*(line->denta_x)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	e9d3 340c 	ldrd	r3, r4, [r3, #48]	; 0x30
 80049dc:	461a      	mov	r2, r3
 80049de:	4623      	mov	r3, r4
 80049e0:	f7fb fe1a 	bl	8000618 <__aeabi_dmul>
 80049e4:	4603      	mov	r3, r0
 80049e6:	460c      	mov	r4, r1
 80049e8:	461d      	mov	r5, r3
 80049ea:	4626      	mov	r6, r4
			       +(line->denta_y)*(line->denta_y)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	e9d3 340e 	ldrd	r3, r4, [r3, #56]	; 0x38
 80049f8:	461a      	mov	r2, r3
 80049fa:	4623      	mov	r3, r4
 80049fc:	f7fb fe0c 	bl	8000618 <__aeabi_dmul>
 8004a00:	4603      	mov	r3, r0
 8004a02:	460c      	mov	r4, r1
 8004a04:	461a      	mov	r2, r3
 8004a06:	4623      	mov	r3, r4
 8004a08:	4628      	mov	r0, r5
 8004a0a:	4631      	mov	r1, r6
 8004a0c:	f7fb fc4e 	bl	80002ac <__adddf3>
 8004a10:	4603      	mov	r3, r0
 8004a12:	460c      	mov	r4, r1
 8004a14:	461d      	mov	r5, r3
 8004a16:	4626      	mov	r6, r4
				   +(line->denta_z)*(line->denta_z));
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	e9d3 3410 	ldrd	r3, r4, [r3, #64]	; 0x40
 8004a24:	461a      	mov	r2, r3
 8004a26:	4623      	mov	r3, r4
 8004a28:	f7fb fdf6 	bl	8000618 <__aeabi_dmul>
 8004a2c:	4603      	mov	r3, r0
 8004a2e:	460c      	mov	r4, r1
	line->total_s = sqrt((line->denta_x)*(line->denta_x)
 8004a30:	461a      	mov	r2, r3
 8004a32:	4623      	mov	r3, r4
 8004a34:	4628      	mov	r0, r5
 8004a36:	4631      	mov	r1, r6
 8004a38:	f7fb fc38 	bl	80002ac <__adddf3>
 8004a3c:	4603      	mov	r3, r0
 8004a3e:	460c      	mov	r4, r1
 8004a40:	ec44 3b17 	vmov	d7, r3, r4
 8004a44:	eeb0 0a47 	vmov.f32	s0, s14
 8004a48:	eef0 0a67 	vmov.f32	s1, s15
 8004a4c:	f012 f9ce 	bl	8016dec <sqrt>
 8004a50:	eeb0 7a40 	vmov.f32	s14, s0
 8004a54:	eef0 7a60 	vmov.f32	s15, s1
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	ed83 7b12 	vstr	d7, [r3, #72]	; 0x48
	line->x_current = line->x0;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004a64:	687a      	ldr	r2, [r7, #4]
 8004a66:	e9c2 3416 	strd	r3, r4, [r2, #88]	; 0x58
	line->y_current = line->y0;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8004a70:	687a      	ldr	r2, [r7, #4]
 8004a72:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60
	line->z_current = line->z0;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	e9d3 3408 	ldrd	r3, r4, [r3, #32]
 8004a7c:	687a      	ldr	r2, [r7, #4]
 8004a7e:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68

	return SCARA_STATUS_OK;
 8004a82:	2300      	movs	r3, #0
}
 8004a84:	4618      	mov	r0, r3
 8004a86:	370c      	adds	r7, #12
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8004a8e:	b002      	add	sp, #8
 8004a90:	4770      	bx	lr
 8004a92:	0000      	movs	r0, r0
 8004a94:	0000      	movs	r0, r0
	...

08004a98 <scaraInitCircle>:
/* Compute circular path parameters */
SCARA_StatusTypeDef	scaraInitCircle		(Path_Circle_TypeDef *circle,
										SCARA_PositionTypeDef start,
										SCARA_PositionTypeDef end,
										SCARA_PositionTypeDef center,
										int32_t dir){
 8004a98:	b082      	sub	sp, #8
 8004a9a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004a9e:	b0ad      	sub	sp, #180	; 0xb4
 8004aa0:	af18      	add	r7, sp, #96	; 0x60
 8004aa2:	6078      	str	r0, [r7, #4]
 8004aa4:	f107 0170 	add.w	r1, r7, #112	; 0x70
 8004aa8:	e881 000c 	stmia.w	r1, {r2, r3}
	// Check limit workspace
	if ( FALSE == kinematicInverse(&end, start) ) {
 8004aac:	f107 06d8 	add.w	r6, r7, #216	; 0xd8
 8004ab0:	4668      	mov	r0, sp
 8004ab2:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8004ab6:	2260      	movs	r2, #96	; 0x60
 8004ab8:	4619      	mov	r1, r3
 8004aba:	f00d fe99 	bl	80127f0 <memcpy>
 8004abe:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8004ac2:	cb0c      	ldmia	r3, {r2, r3}
 8004ac4:	4630      	mov	r0, r6
 8004ac6:	f7fe f9bb 	bl	8002e40 <kinematicInverse>
 8004aca:	4603      	mov	r3, r0
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d101      	bne.n	8004ad4 <scaraInitCircle+0x3c>
		return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8004ad0:	2307      	movs	r3, #7
 8004ad2:	e146      	b.n	8004d62 <scaraInitCircle+0x2ca>
	}

	if( 1 != dir && -1 != dir) {
 8004ad4:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8004ad8:	2b01      	cmp	r3, #1
 8004ada:	d006      	beq.n	8004aea <scaraInitCircle+0x52>
 8004adc:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8004ae0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ae4:	d001      	beq.n	8004aea <scaraInitCircle+0x52>
		return SCARA_STATUS_ERROR_PARA;// error direction param !!!
 8004ae6:	2306      	movs	r3, #6
 8004ae8:	e13b      	b.n	8004d62 <scaraInitCircle+0x2ca>
	}

	double v_x_start, v_y_start, v_x_stop, v_y_stop;
	double r1, r2, angle_start, angle_stop, delta_angle;
	v_x_start = start.x - center.x;
 8004aea:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004aee:	e9d7 235a 	ldrd	r2, r3, [r7, #360]	; 0x168
 8004af2:	f7fb fbd9 	bl	80002a8 <__aeabi_dsub>
 8004af6:	4602      	mov	r2, r0
 8004af8:	460b      	mov	r3, r1
 8004afa:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	v_y_start = start.y - center.y;
 8004afe:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8004b02:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 8004b06:	f7fb fbcf 	bl	80002a8 <__aeabi_dsub>
 8004b0a:	4602      	mov	r2, r0
 8004b0c:	460b      	mov	r3, r1
 8004b0e:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	v_x_stop  = end.x  - center.x;
 8004b12:	e9d7 0140 	ldrd	r0, r1, [r7, #256]	; 0x100
 8004b16:	e9d7 235a 	ldrd	r2, r3, [r7, #360]	; 0x168
 8004b1a:	f7fb fbc5 	bl	80002a8 <__aeabi_dsub>
 8004b1e:	4602      	mov	r2, r0
 8004b20:	460b      	mov	r3, r1
 8004b22:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	v_y_stop  = end.y  - center.y;
 8004b26:	e9d7 0142 	ldrd	r0, r1, [r7, #264]	; 0x108
 8004b2a:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	; 0x170
 8004b2e:	f7fb fbbb 	bl	80002a8 <__aeabi_dsub>
 8004b32:	4602      	mov	r2, r0
 8004b34:	460b      	mov	r3, r1
 8004b36:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	r1 = sqrt(v_x_start*v_x_start + v_y_start*v_y_start);
 8004b3a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004b3e:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8004b42:	f7fb fd69 	bl	8000618 <__aeabi_dmul>
 8004b46:	4602      	mov	r2, r0
 8004b48:	460b      	mov	r3, r1
 8004b4a:	4690      	mov	r8, r2
 8004b4c:	4699      	mov	r9, r3
 8004b4e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004b52:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8004b56:	f7fb fd5f 	bl	8000618 <__aeabi_dmul>
 8004b5a:	4602      	mov	r2, r0
 8004b5c:	460b      	mov	r3, r1
 8004b5e:	4640      	mov	r0, r8
 8004b60:	4649      	mov	r1, r9
 8004b62:	f7fb fba3 	bl	80002ac <__adddf3>
 8004b66:	4602      	mov	r2, r0
 8004b68:	460b      	mov	r3, r1
 8004b6a:	ec43 2b17 	vmov	d7, r2, r3
 8004b6e:	eeb0 0a47 	vmov.f32	s0, s14
 8004b72:	eef0 0a67 	vmov.f32	s1, s15
 8004b76:	f012 f939 	bl	8016dec <sqrt>
 8004b7a:	ed87 0b08 	vstr	d0, [r7, #32]
	r2 = sqrt(v_x_stop*v_x_stop + v_y_stop*v_y_stop);
 8004b7e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8004b82:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8004b86:	f7fb fd47 	bl	8000618 <__aeabi_dmul>
 8004b8a:	4602      	mov	r2, r0
 8004b8c:	460b      	mov	r3, r1
 8004b8e:	4690      	mov	r8, r2
 8004b90:	4699      	mov	r9, r3
 8004b92:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004b96:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004b9a:	f7fb fd3d 	bl	8000618 <__aeabi_dmul>
 8004b9e:	4602      	mov	r2, r0
 8004ba0:	460b      	mov	r3, r1
 8004ba2:	4640      	mov	r0, r8
 8004ba4:	4649      	mov	r1, r9
 8004ba6:	f7fb fb81 	bl	80002ac <__adddf3>
 8004baa:	4602      	mov	r2, r0
 8004bac:	460b      	mov	r3, r1
 8004bae:	ec43 2b17 	vmov	d7, r2, r3
 8004bb2:	eeb0 0a47 	vmov.f32	s0, s14
 8004bb6:	eef0 0a67 	vmov.f32	s1, s15
 8004bba:	f012 f917 	bl	8016dec <sqrt>
 8004bbe:	ed87 0b06 	vstr	d0, [r7, #24]

	if( 1.0 < fabs(r1 - r2)) {
 8004bc2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004bc6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004bca:	f7fb fb6d 	bl	80002a8 <__aeabi_dsub>
 8004bce:	4602      	mov	r2, r0
 8004bd0:	460b      	mov	r3, r1
 8004bd2:	4614      	mov	r4, r2
 8004bd4:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8004bd8:	f04f 0200 	mov.w	r2, #0
 8004bdc:	4b68      	ldr	r3, [pc, #416]	; (8004d80 <scaraInitCircle+0x2e8>)
 8004bde:	4620      	mov	r0, r4
 8004be0:	4629      	mov	r1, r5
 8004be2:	f7fb ffa9 	bl	8000b38 <__aeabi_dcmpgt>
 8004be6:	4603      	mov	r3, r0
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d001      	beq.n	8004bf0 <scaraInitCircle+0x158>
		return SCARA_STATUS_ERROR_PARA; //start & stop are not in a circle together !!
 8004bec:	2306      	movs	r3, #6
 8004bee:	e0b8      	b.n	8004d62 <scaraInitCircle+0x2ca>
	}

	if (r1 < 0.1 || r2 < 0.1) {
 8004bf0:	a35f      	add	r3, pc, #380	; (adr r3, 8004d70 <scaraInitCircle+0x2d8>)
 8004bf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bf6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004bfa:	f7fb ff7f 	bl	8000afc <__aeabi_dcmplt>
 8004bfe:	4603      	mov	r3, r0
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d109      	bne.n	8004c18 <scaraInitCircle+0x180>
 8004c04:	a35a      	add	r3, pc, #360	; (adr r3, 8004d70 <scaraInitCircle+0x2d8>)
 8004c06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c0a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004c0e:	f7fb ff75 	bl	8000afc <__aeabi_dcmplt>
 8004c12:	4603      	mov	r3, r0
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d001      	beq.n	8004c1c <scaraInitCircle+0x184>
		return SCARA_STATUS_ERROR_PARA; //start and center almost in the same phace, radius = 0 !!
 8004c18:	2306      	movs	r3, #6
 8004c1a:	e0a2      	b.n	8004d62 <scaraInitCircle+0x2ca>
	}

	angle_start = atan2(v_y_start, v_x_start);
 8004c1c:	ed97 1b10 	vldr	d1, [r7, #64]	; 0x40
 8004c20:	ed97 0b0e 	vldr	d0, [r7, #56]	; 0x38
 8004c24:	f012 f8e0 	bl	8016de8 <atan2>
 8004c28:	ed87 0b04 	vstr	d0, [r7, #16]
	angle_stop  = atan2(v_y_stop, v_x_stop);
 8004c2c:	ed97 1b0c 	vldr	d1, [r7, #48]	; 0x30
 8004c30:	ed97 0b0a 	vldr	d0, [r7, #40]	; 0x28
 8004c34:	f012 f8d8 	bl	8016de8 <atan2>
 8004c38:	ed87 0b02 	vstr	d0, [r7, #8]
	delta_angle = angle_stop - angle_start;
 8004c3c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004c40:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004c44:	f7fb fb30 	bl	80002a8 <__aeabi_dsub>
 8004c48:	4603      	mov	r3, r0
 8004c4a:	460c      	mov	r4, r1
 8004c4c:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48

	if ( 0 > delta_angle) {
 8004c50:	f04f 0200 	mov.w	r2, #0
 8004c54:	f04f 0300 	mov.w	r3, #0
 8004c58:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8004c5c:	f7fb ff4e 	bl	8000afc <__aeabi_dcmplt>
 8004c60:	4603      	mov	r3, r0
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d00a      	beq.n	8004c7c <scaraInitCircle+0x1e4>
		delta_angle += 2*PI;
 8004c66:	a344      	add	r3, pc, #272	; (adr r3, 8004d78 <scaraInitCircle+0x2e0>)
 8004c68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c6c:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8004c70:	f7fb fb1c 	bl	80002ac <__adddf3>
 8004c74:	4603      	mov	r3, r0
 8004c76:	460c      	mov	r4, r1
 8004c78:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
	} // atan2 range : -PI --> PI

	if ( 0 > dir) {
 8004c7c:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	da0a      	bge.n	8004c9a <scaraInitCircle+0x202>
		delta_angle = 2*PI - delta_angle;
 8004c84:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004c88:	a13b      	add	r1, pc, #236	; (adr r1, 8004d78 <scaraInitCircle+0x2e0>)
 8004c8a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004c8e:	f7fb fb0b 	bl	80002a8 <__aeabi_dsub>
 8004c92:	4603      	mov	r3, r0
 8004c94:	460c      	mov	r4, r1
 8004c96:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
	}
	// Init circle params
	circle->dir = dir;
 8004c9a:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8004c9e:	b25a      	sxtb	r2, r3
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	701a      	strb	r2, [r3, #0]
	circle->radius = r1;
 8004ca4:	687a      	ldr	r2, [r7, #4]
 8004ca6:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8004caa:	e9c2 3402 	strd	r3, r4, [r2, #8]
	circle->angle_start = angle_start;
 8004cae:	687a      	ldr	r2, [r7, #4]
 8004cb0:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8004cb4:	e9c2 3404 	strd	r3, r4, [r2, #16]
	circle->angle_stop  = angle_stop;
 8004cb8:	687a      	ldr	r2, [r7, #4]
 8004cba:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8004cbe:	e9c2 3406 	strd	r3, r4, [r2, #24]
	circle->total_angle = delta_angle;
 8004cc2:	687a      	ldr	r2, [r7, #4]
 8004cc4:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 8004cc8:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
	circle->total_s = delta_angle*r1;
 8004ccc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004cd0:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8004cd4:	f7fb fca0 	bl	8000618 <__aeabi_dmul>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	460c      	mov	r4, r1
 8004cdc:	687a      	ldr	r2, [r7, #4]
 8004cde:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68
	circle->x0 = start.x;
 8004ce2:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	; 0x98
 8004ce6:	687a      	ldr	r2, [r7, #4]
 8004ce8:	e9c2 3408 	strd	r3, r4, [r2, #32]
	circle->y0 = start.y;
 8004cec:	e9d7 3428 	ldrd	r3, r4, [r7, #160]	; 0xa0
 8004cf0:	687a      	ldr	r2, [r7, #4]
 8004cf2:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
	circle->x1 = end.x;
 8004cf6:	e9d7 3440 	ldrd	r3, r4, [r7, #256]	; 0x100
 8004cfa:	687a      	ldr	r2, [r7, #4]
 8004cfc:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	circle->y1 = end.y;
 8004d00:	e9d7 3442 	ldrd	r3, r4, [r7, #264]	; 0x108
 8004d04:	687a      	ldr	r2, [r7, #4]
 8004d06:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38
	circle->xi = center.x;
 8004d0a:	e9d7 345a 	ldrd	r3, r4, [r7, #360]	; 0x168
 8004d0e:	687a      	ldr	r2, [r7, #4]
 8004d10:	e9c2 3410 	strd	r3, r4, [r2, #64]	; 0x40
	circle->yi = center.y;
 8004d14:	e9d7 345c 	ldrd	r3, r4, [r7, #368]	; 0x170
 8004d18:	687a      	ldr	r2, [r7, #4]
 8004d1a:	e9c2 3412 	strd	r3, r4, [r2, #72]	; 0x48
	circle->z0 = start.z;
 8004d1e:	e9d7 342a 	ldrd	r3, r4, [r7, #168]	; 0xa8
 8004d22:	687a      	ldr	r2, [r7, #4]
 8004d24:	e9c2 3414 	strd	r3, r4, [r2, #80]	; 0x50
	circle->z1 = start.z;
 8004d28:	e9d7 342a 	ldrd	r3, r4, [r7, #168]	; 0xa8
 8004d2c:	687a      	ldr	r2, [r7, #4]
 8004d2e:	e9c2 3416 	strd	r3, r4, [r2, #88]	; 0x58
	circle->zi = start.z;
 8004d32:	e9d7 342a 	ldrd	r3, r4, [r7, #168]	; 0xa8
 8004d36:	687a      	ldr	r2, [r7, #4]
 8004d38:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60
	circle->x_current = circle->x0;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	e9d3 3408 	ldrd	r3, r4, [r3, #32]
 8004d42:	687a      	ldr	r2, [r7, #4]
 8004d44:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
	circle->y_current = circle->y0;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	e9d3 340c 	ldrd	r3, r4, [r3, #48]	; 0x30
 8004d4e:	687a      	ldr	r2, [r7, #4]
 8004d50:	e9c2 3420 	strd	r3, r4, [r2, #128]	; 0x80
	circle->z_current = circle->z0;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	e9d3 3414 	ldrd	r3, r4, [r3, #80]	; 0x50
 8004d5a:	687a      	ldr	r2, [r7, #4]
 8004d5c:	e9c2 3422 	strd	r3, r4, [r2, #136]	; 0x88

	return SCARA_STATUS_OK;
 8004d60:	2300      	movs	r3, #0
}
 8004d62:	4618      	mov	r0, r3
 8004d64:	3754      	adds	r7, #84	; 0x54
 8004d66:	46bd      	mov	sp, r7
 8004d68:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004d6c:	b002      	add	sp, #8
 8004d6e:	4770      	bx	lr
 8004d70:	9999999a 	.word	0x9999999a
 8004d74:	3fb99999 	.word	0x3fb99999
 8004d78:	60000000 	.word	0x60000000
 8004d7c:	401921fb 	.word	0x401921fb
 8004d80:	3ff00000 	.word	0x3ff00000
 8004d84:	00000000 	.word	0x00000000

08004d88 <scaraInitLSPB>:

/* Compute trapezoidal trajectory parameters */
SCARA_StatusTypeDef	scaraInitLSPB		(Trajectory_LSPB_TypeDef *lspb,
										Trajectory_TargetTypeDef target,
										double total_s,
										ModeInitTypeDef modeinit) {
 8004d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d8c:	b0a9      	sub	sp, #164	; 0xa4
 8004d8e:	af00      	add	r7, sp, #0
 8004d90:	61f8      	str	r0, [r7, #28]
 8004d92:	460b      	mov	r3, r1
 8004d94:	ed87 0b04 	vstr	d0, [r7, #16]
 8004d98:	76fb      	strb	r3, [r7, #27]
 8004d9a:	4613      	mov	r3, r2
 8004d9c:	76bb      	strb	r3, [r7, #26]
	 double v_design, a_design, v_lim, q0, q1, v0, v1, ta, td, tf;
	 uint32_t	no_sample;
	 int8_t	dir;

	 if ( TRAJECTORY_3D == target) {
 8004d9e:	7efb      	ldrb	r3, [r7, #27]
 8004da0:	2b04      	cmp	r3, #4
 8004da2:	d10a      	bne.n	8004dba <scaraInitLSPB+0x32>
		 v_design = V_DESIGN_3D;
 8004da4:	f04f 0300 	mov.w	r3, #0
 8004da8:	4ca7      	ldr	r4, [pc, #668]	; (8005048 <scaraInitLSPB+0x2c0>)
 8004daa:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
		 a_design = A_DESIGN_3D;
 8004dae:	a490      	add	r4, pc, #576	; (adr r4, 8004ff0 <scaraInitLSPB+0x268>)
 8004db0:	e9d4 3400 	ldrd	r3, r4, [r4]
 8004db4:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
 8004db8:	e047      	b.n	8004e4a <scaraInitLSPB+0xc2>
	 } else if (TRAJECTORY_ROLL == target) {
 8004dba:	7efb      	ldrb	r3, [r7, #27]
 8004dbc:	2b05      	cmp	r3, #5
 8004dbe:	d10a      	bne.n	8004dd6 <scaraInitLSPB+0x4e>
		 v_design = V_DESIGN_ROLL;
 8004dc0:	a48d      	add	r4, pc, #564	; (adr r4, 8004ff8 <scaraInitLSPB+0x270>)
 8004dc2:	e9d4 3400 	ldrd	r3, r4, [r4]
 8004dc6:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
		 a_design = A_DESIGN_ROLL;
 8004dca:	a48d      	add	r4, pc, #564	; (adr r4, 8005000 <scaraInitLSPB+0x278>)
 8004dcc:	e9d4 3400 	ldrd	r3, r4, [r4]
 8004dd0:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
 8004dd4:	e039      	b.n	8004e4a <scaraInitLSPB+0xc2>
	 } else if (TRAJECTORY_J0 == target) {
 8004dd6:	7efb      	ldrb	r3, [r7, #27]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d10a      	bne.n	8004df2 <scaraInitLSPB+0x6a>
		 v_design = V_DESIGN_J0;
 8004ddc:	a48a      	add	r4, pc, #552	; (adr r4, 8005008 <scaraInitLSPB+0x280>)
 8004dde:	e9d4 3400 	ldrd	r3, r4, [r4]
 8004de2:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
		 a_design = A_DESIGN_J0;
 8004de6:	a48a      	add	r4, pc, #552	; (adr r4, 8005010 <scaraInitLSPB+0x288>)
 8004de8:	e9d4 3400 	ldrd	r3, r4, [r4]
 8004dec:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
 8004df0:	e02b      	b.n	8004e4a <scaraInitLSPB+0xc2>
	 } else if (TRAJECTORY_J1 == target) {
 8004df2:	7efb      	ldrb	r3, [r7, #27]
 8004df4:	2b01      	cmp	r3, #1
 8004df6:	d10a      	bne.n	8004e0e <scaraInitLSPB+0x86>
		 v_design = V_DESIGN_J1;
 8004df8:	f04f 0300 	mov.w	r3, #0
 8004dfc:	4c93      	ldr	r4, [pc, #588]	; (800504c <scaraInitLSPB+0x2c4>)
 8004dfe:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
		 a_design = A_DESIGN_J1;
 8004e02:	f04f 0300 	mov.w	r3, #0
 8004e06:	4c92      	ldr	r4, [pc, #584]	; (8005050 <scaraInitLSPB+0x2c8>)
 8004e08:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
 8004e0c:	e01d      	b.n	8004e4a <scaraInitLSPB+0xc2>
	 } else if (TRAJECTORY_J2 == target) {
 8004e0e:	7efb      	ldrb	r3, [r7, #27]
 8004e10:	2b02      	cmp	r3, #2
 8004e12:	d10a      	bne.n	8004e2a <scaraInitLSPB+0xa2>
		 v_design = V_DESIGN_J2;
 8004e14:	a480      	add	r4, pc, #512	; (adr r4, 8005018 <scaraInitLSPB+0x290>)
 8004e16:	e9d4 3400 	ldrd	r3, r4, [r4]
 8004e1a:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
		 a_design = A_DESIGN_J2;
 8004e1e:	a480      	add	r4, pc, #512	; (adr r4, 8005020 <scaraInitLSPB+0x298>)
 8004e20:	e9d4 3400 	ldrd	r3, r4, [r4]
 8004e24:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
 8004e28:	e00f      	b.n	8004e4a <scaraInitLSPB+0xc2>
	 } else if (TRAJECTORY_J3 == target) {
 8004e2a:	7efb      	ldrb	r3, [r7, #27]
 8004e2c:	2b03      	cmp	r3, #3
 8004e2e:	d10a      	bne.n	8004e46 <scaraInitLSPB+0xbe>
		 v_design = V_DESIGN_J3;
 8004e30:	a47d      	add	r4, pc, #500	; (adr r4, 8005028 <scaraInitLSPB+0x2a0>)
 8004e32:	e9d4 3400 	ldrd	r3, r4, [r4]
 8004e36:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
		 a_design = A_DESIGN_J3;
 8004e3a:	a47d      	add	r4, pc, #500	; (adr r4, 8005030 <scaraInitLSPB+0x2a8>)
 8004e3c:	e9d4 3400 	ldrd	r3, r4, [r4]
 8004e40:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
 8004e44:	e001      	b.n	8004e4a <scaraInitLSPB+0xc2>
	 } else {
		 return SCARA_STATUS_ERROR_PARA;
 8004e46:	2306      	movs	r3, #6
 8004e48:	e338      	b.n	80054bc <scaraInitLSPB+0x734>
	 }

	 q0 = 0;
 8004e4a:	f04f 0300 	mov.w	r3, #0
 8004e4e:	f04f 0400 	mov.w	r4, #0
 8004e52:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
	 q1 = total_s;
 8004e56:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8004e5a:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
	 v0 = 0;
 8004e5e:	f04f 0300 	mov.w	r3, #0
 8004e62:	f04f 0400 	mov.w	r4, #0
 8004e66:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
	 v1 = 0;
 8004e6a:	f04f 0300 	mov.w	r3, #0
 8004e6e:	f04f 0400 	mov.w	r4, #0
 8004e72:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40

	 if ( q0 <= q1) {
 8004e76:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8004e7a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8004e7e:	f7fb fe47 	bl	8000b10 <__aeabi_dcmple>
 8004e82:	4603      	mov	r3, r0
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d003      	beq.n	8004e90 <scaraInitLSPB+0x108>
		 dir = 1;
 8004e88:	2301      	movs	r3, #1
 8004e8a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8004e8e:	e00c      	b.n	8004eaa <scaraInitLSPB+0x122>
	 } else {
		 dir = -1;
 8004e90:	23ff      	movs	r3, #255	; 0xff
 8004e92:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		 q1 = -q1;
 8004e96:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004e9a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004e9e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004ea2:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8004ea6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	 }

	 if (DUTY_MODE_INIT_QVT == modeinit) {
 8004eaa:	7ebb      	ldrb	r3, [r7, #26]
 8004eac:	2b01      	cmp	r3, #1
 8004eae:	f040 80dd 	bne.w	800506c <scaraInitLSPB+0x2e4>
		 double v_lower, v_upper, tc_upper, a_upper;
		 tf = lspb->Tf;
 8004eb2:	69fb      	ldr	r3, [r7, #28]
 8004eb4:	e9d3 3414 	ldrd	r3, r4, [r3, #80]	; 0x50
 8004eb8:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
		 // Avoid division by 0
		 if (tf > 0.001) {
 8004ebc:	a35e      	add	r3, pc, #376	; (adr r3, 8005038 <scaraInitLSPB+0x2b0>)
 8004ebe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ec2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004ec6:	f7fb fe37 	bl	8000b38 <__aeabi_dcmpgt>
 8004eca:	4603      	mov	r3, r0
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	f000 80c1 	beq.w	8005054 <scaraInitLSPB+0x2cc>
			 v_lower 	= (q1 - q0) / tf;
 8004ed2:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004ed6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004eda:	f7fb f9e5 	bl	80002a8 <__aeabi_dsub>
 8004ede:	4603      	mov	r3, r0
 8004ee0:	460c      	mov	r4, r1
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	4621      	mov	r1, r4
 8004ee6:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8004eea:	f7fb fcbf 	bl	800086c <__aeabi_ddiv>
 8004eee:	4603      	mov	r3, r0
 8004ef0:	460c      	mov	r4, r1
 8004ef2:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
			 v_upper 	= 2*(q1 - q0) / tf;
 8004ef6:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004efa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004efe:	f7fb f9d3 	bl	80002a8 <__aeabi_dsub>
 8004f02:	4603      	mov	r3, r0
 8004f04:	460c      	mov	r4, r1
 8004f06:	4618      	mov	r0, r3
 8004f08:	4621      	mov	r1, r4
 8004f0a:	4602      	mov	r2, r0
 8004f0c:	460b      	mov	r3, r1
 8004f0e:	f7fb f9cd 	bl	80002ac <__adddf3>
 8004f12:	4603      	mov	r3, r0
 8004f14:	460c      	mov	r4, r1
 8004f16:	4618      	mov	r0, r3
 8004f18:	4621      	mov	r1, r4
 8004f1a:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8004f1e:	f7fb fca5 	bl	800086c <__aeabi_ddiv>
 8004f22:	4603      	mov	r3, r0
 8004f24:	460c      	mov	r4, r1
 8004f26:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30

			 if ( v_design < v_lower) {
 8004f2a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004f2e:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004f32:	f7fb fde3 	bl	8000afc <__aeabi_dcmplt>
 8004f36:	4603      	mov	r3, r0
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d001      	beq.n	8004f40 <scaraInitLSPB+0x1b8>
				 return SCARA_STATUS_ERROR_OVER_VELOC;
 8004f3c:	2309      	movs	r3, #9
 8004f3e:	e2bd      	b.n	80054bc <scaraInitLSPB+0x734>
			 } else {
				 if ( v_upper <= v_design) {
 8004f40:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 8004f44:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8004f48:	f7fb fde2 	bl	8000b10 <__aeabi_dcmple>
 8004f4c:	4603      	mov	r3, r0
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d003      	beq.n	8004f5a <scaraInitLSPB+0x1d2>
					 v_design = v_upper;
 8004f52:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8004f56:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
				 }
				 // Avoid division by 0
				 if (v_design > 0.0000001) {
 8004f5a:	a339      	add	r3, pc, #228	; (adr r3, 8005040 <scaraInitLSPB+0x2b8>)
 8004f5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f60:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004f64:	f7fb fde8 	bl	8000b38 <__aeabi_dcmpgt>
 8004f68:	4603      	mov	r3, r0
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d01a      	beq.n	8004fa4 <scaraInitLSPB+0x21c>
					 tc_upper	= tf - (q1 - q0)/v_design;
 8004f6e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004f72:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004f76:	f7fb f997 	bl	80002a8 <__aeabi_dsub>
 8004f7a:	4603      	mov	r3, r0
 8004f7c:	460c      	mov	r4, r1
 8004f7e:	4618      	mov	r0, r3
 8004f80:	4621      	mov	r1, r4
 8004f82:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 8004f86:	f7fb fc71 	bl	800086c <__aeabi_ddiv>
 8004f8a:	4603      	mov	r3, r0
 8004f8c:	460c      	mov	r4, r1
 8004f8e:	461a      	mov	r2, r3
 8004f90:	4623      	mov	r3, r4
 8004f92:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004f96:	f7fb f987 	bl	80002a8 <__aeabi_dsub>
 8004f9a:	4603      	mov	r3, r0
 8004f9c:	460c      	mov	r4, r1
 8004f9e:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
 8004fa2:	e00b      	b.n	8004fbc <scaraInitLSPB+0x234>
				 } else {
					 tc_upper = tf / 2;
 8004fa4:	f04f 0200 	mov.w	r2, #0
 8004fa8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004fac:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004fb0:	f7fb fc5c 	bl	800086c <__aeabi_ddiv>
 8004fb4:	4603      	mov	r3, r0
 8004fb6:	460c      	mov	r4, r1
 8004fb8:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
				 }
				 a_upper	= v_design/tc_upper;
 8004fbc:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004fc0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004fc4:	f7fb fc52 	bl	800086c <__aeabi_ddiv>
 8004fc8:	4603      	mov	r3, r0
 8004fca:	460c      	mov	r4, r1
 8004fcc:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
				 if ( a_upper > a_design) {
 8004fd0:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8004fd4:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004fd8:	f7fb fdae 	bl	8000b38 <__aeabi_dcmpgt>
 8004fdc:	4603      	mov	r3, r0
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d001      	beq.n	8004fe6 <scaraInitLSPB+0x25e>
					 return SCARA_STATUS_ERROR_OVER_ACCEL;
 8004fe2:	230a      	movs	r3, #10
 8004fe4:	e26a      	b.n	80054bc <scaraInitLSPB+0x734>
				 } else {
					 a_design = a_upper;
 8004fe6:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 8004fea:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
 8004fee:	e03d      	b.n	800506c <scaraInitLSPB+0x2e4>
 8004ff0:	cccccccd 	.word	0xcccccccd
 8004ff4:	400ccccc 	.word	0x400ccccc
 8004ff8:	8ccccccd 	.word	0x8ccccccd
 8004ffc:	3fe21877 	.word	0x3fe21877
 8005000:	7ae147ae 	.word	0x7ae147ae
 8005004:	3fbcf3f2 	.word	0x3fbcf3f2
 8005008:	45a1cac1 	.word	0x45a1cac1
 800500c:	3fddf3b6 	.word	0x3fddf3b6
 8005010:	6ae7d567 	.word	0x6ae7d567
 8005014:	3fb7f62b 	.word	0x3fb7f62b
 8005018:	8c3f7cf0 	.word	0x8c3f7cf0
 800501c:	4031d1eb 	.word	0x4031d1eb
 8005020:	79ff2e4d 	.word	0x79ff2e4d
 8005024:	400c8312 	.word	0x400c8312
 8005028:	cccccccd 	.word	0xcccccccd
 800502c:	3feccccc 	.word	0x3feccccc
 8005030:	70a3d70a 	.word	0x70a3d70a
 8005034:	3fc70a3d 	.word	0x3fc70a3d
 8005038:	d2f1a9fc 	.word	0xd2f1a9fc
 800503c:	3f50624d 	.word	0x3f50624d
 8005040:	9abcaf48 	.word	0x9abcaf48
 8005044:	3e7ad7f2 	.word	0x3e7ad7f2
 8005048:	40320000 	.word	0x40320000
 800504c:	3fd68000 	.word	0x3fd68000
 8005050:	3fb20000 	.word	0x3fb20000
				 }
			 }
		 } else {
			 v_design = 0;
 8005054:	f04f 0300 	mov.w	r3, #0
 8005058:	f04f 0400 	mov.w	r4, #0
 800505c:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
			 a_design = 0;
 8005060:	f04f 0300 	mov.w	r3, #0
 8005064:	f04f 0400 	mov.w	r4, #0
 8005068:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
		 }
	}

	 // Check condition trapezoidal ---> triangle
	 // Avoid division by 0
	 if (a_design > 0.0000001 && v_design > 0.0000001) {
 800506c:	f20f 4364 	addw	r3, pc, #1124	; 0x464
 8005070:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005074:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8005078:	f7fb fd5e 	bl	8000b38 <__aeabi_dcmpgt>
 800507c:	4603      	mov	r3, r0
 800507e:	2b00      	cmp	r3, #0
 8005080:	f000 819c 	beq.w	80053bc <scaraInitLSPB+0x634>
 8005084:	f20f 434c 	addw	r3, pc, #1100	; 0x44c
 8005088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800508c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005090:	f7fb fd52 	bl	8000b38 <__aeabi_dcmpgt>
 8005094:	4603      	mov	r3, r0
 8005096:	2b00      	cmp	r3, #0
 8005098:	f000 8190 	beq.w	80053bc <scaraInitLSPB+0x634>
		 if ( (fabs(q1 - q0)*a_design) <= (v_design*v_design - (v0*v0 + v1*v1)/2)) {
 800509c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80050a0:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80050a4:	f7fb f900 	bl	80002a8 <__aeabi_dsub>
 80050a8:	4603      	mov	r3, r0
 80050aa:	460c      	mov	r4, r1
 80050ac:	461d      	mov	r5, r3
 80050ae:	f024 4600 	bic.w	r6, r4, #2147483648	; 0x80000000
 80050b2:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 80050b6:	4628      	mov	r0, r5
 80050b8:	4631      	mov	r1, r6
 80050ba:	f7fb faad 	bl	8000618 <__aeabi_dmul>
 80050be:	4603      	mov	r3, r0
 80050c0:	460c      	mov	r4, r1
 80050c2:	e9c7 3402 	strd	r3, r4, [r7, #8]
 80050c6:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 80050ca:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80050ce:	f7fb faa3 	bl	8000618 <__aeabi_dmul>
 80050d2:	4603      	mov	r3, r0
 80050d4:	460c      	mov	r4, r1
 80050d6:	e9c7 3400 	strd	r3, r4, [r7]
 80050da:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80050de:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80050e2:	f7fb fa99 	bl	8000618 <__aeabi_dmul>
 80050e6:	4603      	mov	r3, r0
 80050e8:	460c      	mov	r4, r1
 80050ea:	461d      	mov	r5, r3
 80050ec:	4626      	mov	r6, r4
 80050ee:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80050f2:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80050f6:	f7fb fa8f 	bl	8000618 <__aeabi_dmul>
 80050fa:	4603      	mov	r3, r0
 80050fc:	460c      	mov	r4, r1
 80050fe:	461a      	mov	r2, r3
 8005100:	4623      	mov	r3, r4
 8005102:	4628      	mov	r0, r5
 8005104:	4631      	mov	r1, r6
 8005106:	f7fb f8d1 	bl	80002ac <__adddf3>
 800510a:	4603      	mov	r3, r0
 800510c:	460c      	mov	r4, r1
 800510e:	4618      	mov	r0, r3
 8005110:	4621      	mov	r1, r4
 8005112:	f04f 0200 	mov.w	r2, #0
 8005116:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800511a:	f7fb fba7 	bl	800086c <__aeabi_ddiv>
 800511e:	4603      	mov	r3, r0
 8005120:	460c      	mov	r4, r1
 8005122:	461a      	mov	r2, r3
 8005124:	4623      	mov	r3, r4
 8005126:	e9d7 0100 	ldrd	r0, r1, [r7]
 800512a:	f7fb f8bd 	bl	80002a8 <__aeabi_dsub>
 800512e:	4603      	mov	r3, r0
 8005130:	460c      	mov	r4, r1
 8005132:	461a      	mov	r2, r3
 8005134:	4623      	mov	r3, r4
 8005136:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800513a:	f7fb fce9 	bl	8000b10 <__aeabi_dcmple>
 800513e:	4603      	mov	r3, r0
 8005140:	2b00      	cmp	r3, #0
 8005142:	d075      	beq.n	8005230 <scaraInitLSPB+0x4a8>
			 v_lim 	= sqrt(fabs(q1 - q0)*a_design + (v0*v0 + v1*v1)/2);
 8005144:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005148:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800514c:	f7fb f8ac 	bl	80002a8 <__aeabi_dsub>
 8005150:	4603      	mov	r3, r0
 8005152:	460c      	mov	r4, r1
 8005154:	469a      	mov	sl, r3
 8005156:	f024 4b00 	bic.w	fp, r4, #2147483648	; 0x80000000
 800515a:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 800515e:	4650      	mov	r0, sl
 8005160:	4659      	mov	r1, fp
 8005162:	f7fb fa59 	bl	8000618 <__aeabi_dmul>
 8005166:	4603      	mov	r3, r0
 8005168:	460c      	mov	r4, r1
 800516a:	4625      	mov	r5, r4
 800516c:	461c      	mov	r4, r3
 800516e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005172:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8005176:	f7fb fa4f 	bl	8000618 <__aeabi_dmul>
 800517a:	4602      	mov	r2, r0
 800517c:	460b      	mov	r3, r1
 800517e:	4690      	mov	r8, r2
 8005180:	4699      	mov	r9, r3
 8005182:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005186:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800518a:	f7fb fa45 	bl	8000618 <__aeabi_dmul>
 800518e:	4602      	mov	r2, r0
 8005190:	460b      	mov	r3, r1
 8005192:	4640      	mov	r0, r8
 8005194:	4649      	mov	r1, r9
 8005196:	f7fb f889 	bl	80002ac <__adddf3>
 800519a:	4602      	mov	r2, r0
 800519c:	460b      	mov	r3, r1
 800519e:	4610      	mov	r0, r2
 80051a0:	4619      	mov	r1, r3
 80051a2:	f04f 0200 	mov.w	r2, #0
 80051a6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80051aa:	f7fb fb5f 	bl	800086c <__aeabi_ddiv>
 80051ae:	4602      	mov	r2, r0
 80051b0:	460b      	mov	r3, r1
 80051b2:	4620      	mov	r0, r4
 80051b4:	4629      	mov	r1, r5
 80051b6:	f7fb f879 	bl	80002ac <__adddf3>
 80051ba:	4603      	mov	r3, r0
 80051bc:	460c      	mov	r4, r1
 80051be:	ec44 3b17 	vmov	d7, r3, r4
 80051c2:	eeb0 0a47 	vmov.f32	s0, s14
 80051c6:	eef0 0a67 	vmov.f32	s1, s15
 80051ca:	f011 fe0f 	bl	8016dec <sqrt>
 80051ce:	ed87 0b22 	vstr	d0, [r7, #136]	; 0x88
			 ta		= (v_lim - v0)/a_design;
 80051d2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80051d6:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 80051da:	f7fb f865 	bl	80002a8 <__aeabi_dsub>
 80051de:	4603      	mov	r3, r0
 80051e0:	460c      	mov	r4, r1
 80051e2:	4618      	mov	r0, r3
 80051e4:	4621      	mov	r1, r4
 80051e6:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 80051ea:	f7fb fb3f 	bl	800086c <__aeabi_ddiv>
 80051ee:	4603      	mov	r3, r0
 80051f0:	460c      	mov	r4, r1
 80051f2:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
			 td		= (v_lim - v1)/a_design;
 80051f6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80051fa:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 80051fe:	f7fb f853 	bl	80002a8 <__aeabi_dsub>
 8005202:	4603      	mov	r3, r0
 8005204:	460c      	mov	r4, r1
 8005206:	4618      	mov	r0, r3
 8005208:	4621      	mov	r1, r4
 800520a:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 800520e:	f7fb fb2d 	bl	800086c <__aeabi_ddiv>
 8005212:	4603      	mov	r3, r0
 8005214:	460c      	mov	r4, r1
 8005216:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
			 tf		= ta + td;
 800521a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800521e:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8005222:	f7fb f843 	bl	80002ac <__adddf3>
 8005226:	4603      	mov	r3, r0
 8005228:	460c      	mov	r4, r1
 800522a:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
		 if ( (fabs(q1 - q0)*a_design) <= (v_design*v_design - (v0*v0 + v1*v1)/2)) {
 800522e:	e0e3      	b.n	80053f8 <scaraInitLSPB+0x670>
		 } else {
			 v_lim	= v_design;
 8005230:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	; 0x98
 8005234:	e9c7 3422 	strd	r3, r4, [r7, #136]	; 0x88
			 ta		= (v_lim - v0)/a_design;
 8005238:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800523c:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 8005240:	f7fb f832 	bl	80002a8 <__aeabi_dsub>
 8005244:	4603      	mov	r3, r0
 8005246:	460c      	mov	r4, r1
 8005248:	4618      	mov	r0, r3
 800524a:	4621      	mov	r1, r4
 800524c:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8005250:	f7fb fb0c 	bl	800086c <__aeabi_ddiv>
 8005254:	4603      	mov	r3, r0
 8005256:	460c      	mov	r4, r1
 8005258:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
			 td		= (v_lim - v1)/a_design;
 800525c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005260:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 8005264:	f7fb f820 	bl	80002a8 <__aeabi_dsub>
 8005268:	4603      	mov	r3, r0
 800526a:	460c      	mov	r4, r1
 800526c:	4618      	mov	r0, r3
 800526e:	4621      	mov	r1, r4
 8005270:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8005274:	f7fb fafa 	bl	800086c <__aeabi_ddiv>
 8005278:	4603      	mov	r3, r0
 800527a:	460c      	mov	r4, r1
 800527c:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
			 tf		= fabs(q0 - q1)/v_lim + v_lim/(2*a_design)*(1 - v0/v_lim)*(1 - v0/v_lim)
 8005280:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8005284:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8005288:	f7fb f80e 	bl	80002a8 <__aeabi_dsub>
 800528c:	4603      	mov	r3, r0
 800528e:	460c      	mov	r4, r1
 8005290:	4698      	mov	r8, r3
 8005292:	f024 4900 	bic.w	r9, r4, #2147483648	; 0x80000000
 8005296:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800529a:	4640      	mov	r0, r8
 800529c:	4649      	mov	r1, r9
 800529e:	f7fb fae5 	bl	800086c <__aeabi_ddiv>
 80052a2:	4603      	mov	r3, r0
 80052a4:	460c      	mov	r4, r1
 80052a6:	4625      	mov	r5, r4
 80052a8:	461c      	mov	r4, r3
 80052aa:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 80052ae:	4602      	mov	r2, r0
 80052b0:	460b      	mov	r3, r1
 80052b2:	f7fa fffb 	bl	80002ac <__adddf3>
 80052b6:	4602      	mov	r2, r0
 80052b8:	460b      	mov	r3, r1
 80052ba:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 80052be:	f7fb fad5 	bl	800086c <__aeabi_ddiv>
 80052c2:	4602      	mov	r2, r0
 80052c4:	460b      	mov	r3, r1
 80052c6:	4690      	mov	r8, r2
 80052c8:	4699      	mov	r9, r3
 80052ca:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80052ce:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80052d2:	f7fb facb 	bl	800086c <__aeabi_ddiv>
 80052d6:	4602      	mov	r2, r0
 80052d8:	460b      	mov	r3, r1
 80052da:	f04f 0000 	mov.w	r0, #0
 80052de:	497c      	ldr	r1, [pc, #496]	; (80054d0 <scaraInitLSPB+0x748>)
 80052e0:	f7fa ffe2 	bl	80002a8 <__aeabi_dsub>
 80052e4:	4602      	mov	r2, r0
 80052e6:	460b      	mov	r3, r1
 80052e8:	4640      	mov	r0, r8
 80052ea:	4649      	mov	r1, r9
 80052ec:	f7fb f994 	bl	8000618 <__aeabi_dmul>
 80052f0:	4602      	mov	r2, r0
 80052f2:	460b      	mov	r3, r1
 80052f4:	4690      	mov	r8, r2
 80052f6:	4699      	mov	r9, r3
 80052f8:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80052fc:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8005300:	f7fb fab4 	bl	800086c <__aeabi_ddiv>
 8005304:	4602      	mov	r2, r0
 8005306:	460b      	mov	r3, r1
 8005308:	f04f 0000 	mov.w	r0, #0
 800530c:	4970      	ldr	r1, [pc, #448]	; (80054d0 <scaraInitLSPB+0x748>)
 800530e:	f7fa ffcb 	bl	80002a8 <__aeabi_dsub>
 8005312:	4602      	mov	r2, r0
 8005314:	460b      	mov	r3, r1
 8005316:	4640      	mov	r0, r8
 8005318:	4649      	mov	r1, r9
 800531a:	f7fb f97d 	bl	8000618 <__aeabi_dmul>
 800531e:	4602      	mov	r2, r0
 8005320:	460b      	mov	r3, r1
 8005322:	4620      	mov	r0, r4
 8005324:	4629      	mov	r1, r5
 8005326:	f7fa ffc1 	bl	80002ac <__adddf3>
 800532a:	4603      	mov	r3, r0
 800532c:	460c      	mov	r4, r1
 800532e:	4625      	mov	r5, r4
 8005330:	461c      	mov	r4, r3
							+ v_lim/(2*a_design)*(1 - v1/v_lim)*(1 - v1/v_lim);
 8005332:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8005336:	4602      	mov	r2, r0
 8005338:	460b      	mov	r3, r1
 800533a:	f7fa ffb7 	bl	80002ac <__adddf3>
 800533e:	4602      	mov	r2, r0
 8005340:	460b      	mov	r3, r1
 8005342:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 8005346:	f7fb fa91 	bl	800086c <__aeabi_ddiv>
 800534a:	4602      	mov	r2, r0
 800534c:	460b      	mov	r3, r1
 800534e:	4690      	mov	r8, r2
 8005350:	4699      	mov	r9, r3
 8005352:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8005356:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800535a:	f7fb fa87 	bl	800086c <__aeabi_ddiv>
 800535e:	4602      	mov	r2, r0
 8005360:	460b      	mov	r3, r1
 8005362:	f04f 0000 	mov.w	r0, #0
 8005366:	495a      	ldr	r1, [pc, #360]	; (80054d0 <scaraInitLSPB+0x748>)
 8005368:	f7fa ff9e 	bl	80002a8 <__aeabi_dsub>
 800536c:	4602      	mov	r2, r0
 800536e:	460b      	mov	r3, r1
 8005370:	4640      	mov	r0, r8
 8005372:	4649      	mov	r1, r9
 8005374:	f7fb f950 	bl	8000618 <__aeabi_dmul>
 8005378:	4602      	mov	r2, r0
 800537a:	460b      	mov	r3, r1
 800537c:	4690      	mov	r8, r2
 800537e:	4699      	mov	r9, r3
 8005380:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8005384:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8005388:	f7fb fa70 	bl	800086c <__aeabi_ddiv>
 800538c:	4602      	mov	r2, r0
 800538e:	460b      	mov	r3, r1
 8005390:	f04f 0000 	mov.w	r0, #0
 8005394:	494e      	ldr	r1, [pc, #312]	; (80054d0 <scaraInitLSPB+0x748>)
 8005396:	f7fa ff87 	bl	80002a8 <__aeabi_dsub>
 800539a:	4602      	mov	r2, r0
 800539c:	460b      	mov	r3, r1
 800539e:	4640      	mov	r0, r8
 80053a0:	4649      	mov	r1, r9
 80053a2:	f7fb f939 	bl	8000618 <__aeabi_dmul>
 80053a6:	4602      	mov	r2, r0
 80053a8:	460b      	mov	r3, r1
			 tf		= fabs(q0 - q1)/v_lim + v_lim/(2*a_design)*(1 - v0/v_lim)*(1 - v0/v_lim)
 80053aa:	4620      	mov	r0, r4
 80053ac:	4629      	mov	r1, r5
 80053ae:	f7fa ff7d 	bl	80002ac <__adddf3>
 80053b2:	4603      	mov	r3, r0
 80053b4:	460c      	mov	r4, r1
 80053b6:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
		 if ( (fabs(q1 - q0)*a_design) <= (v_design*v_design - (v0*v0 + v1*v1)/2)) {
 80053ba:	e01d      	b.n	80053f8 <scaraInitLSPB+0x670>
		 }
	 } else {
		 v_lim	= 0;
 80053bc:	f04f 0300 	mov.w	r3, #0
 80053c0:	f04f 0400 	mov.w	r4, #0
 80053c4:	e9c7 3422 	strd	r3, r4, [r7, #136]	; 0x88
		 ta = tf/2;
 80053c8:	f04f 0200 	mov.w	r2, #0
 80053cc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80053d0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80053d4:	f7fb fa4a 	bl	800086c <__aeabi_ddiv>
 80053d8:	4603      	mov	r3, r0
 80053da:	460c      	mov	r4, r1
 80053dc:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
		 td = tf/2;
 80053e0:	f04f 0200 	mov.w	r2, #0
 80053e4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80053e8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80053ec:	f7fb fa3e 	bl	800086c <__aeabi_ddiv>
 80053f0:	4603      	mov	r3, r0
 80053f2:	460c      	mov	r4, r1
 80053f4:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
	 }

	 no_sample = ceilf(tf / T_SAMPLING); // ceiling
 80053f8:	a333      	add	r3, pc, #204	; (adr r3, 80054c8 <scaraInitLSPB+0x740>)
 80053fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053fe:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005402:	f7fb fa33 	bl	800086c <__aeabi_ddiv>
 8005406:	4603      	mov	r3, r0
 8005408:	460c      	mov	r4, r1
 800540a:	4618      	mov	r0, r3
 800540c:	4621      	mov	r1, r4
 800540e:	f7fb fbfb 	bl	8000c08 <__aeabi_d2f>
 8005412:	4603      	mov	r3, r0
 8005414:	ee00 3a10 	vmov	s0, r3
 8005418:	f011 fca6 	bl	8016d68 <ceilf>
 800541c:	eef0 7a40 	vmov.f32	s15, s0
 8005420:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005424:	ee17 3a90 	vmov	r3, s15
 8005428:	627b      	str	r3, [r7, #36]	; 0x24
	 // Init lspb params
	 lspb->dir= dir;
 800542a:	69fb      	ldr	r3, [r7, #28]
 800542c:	f897 2067 	ldrb.w	r2, [r7, #103]	; 0x67
 8005430:	701a      	strb	r2, [r3, #0]
	 lspb->s0 = q0;
 8005432:	69fa      	ldr	r2, [r7, #28]
 8005434:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
 8005438:	e9c2 3402 	strd	r3, r4, [r2, #8]
	 lspb->s1 = q1;
 800543c:	69fa      	ldr	r2, [r7, #28]
 800543e:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	; 0x80
 8005442:	e9c2 3404 	strd	r3, r4, [r2, #16]
	 lspb->Ta = ta;
 8005446:	69fa      	ldr	r2, [r7, #28]
 8005448:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 800544c:	e9c2 3410 	strd	r3, r4, [r2, #64]	; 0x40
	 lspb->Td = td;
 8005450:	69fa      	ldr	r2, [r7, #28]
 8005452:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	; 0x70
 8005456:	e9c2 3412 	strd	r3, r4, [r2, #72]	; 0x48
	 lspb->Tf = tf;
 800545a:	69fa      	ldr	r2, [r7, #28]
 800545c:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 8005460:	e9c2 3414 	strd	r3, r4, [r2, #80]	; 0x50
	 lspb->a_design = a_design;
 8005464:	69fa      	ldr	r2, [r7, #28]
 8005466:	e9d7 3424 	ldrd	r3, r4, [r7, #144]	; 0x90
 800546a:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
	 lspb->v_design = v_design;
 800546e:	69fa      	ldr	r2, [r7, #28]
 8005470:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	; 0x98
 8005474:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	 lspb->v_lim = v_lim;
 8005478:	69fa      	ldr	r2, [r7, #28]
 800547a:	e9d7 3422 	ldrd	r3, r4, [r7, #136]	; 0x88
 800547e:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38
	 lspb->v0 = v0;
 8005482:	69fa      	ldr	r2, [r7, #28]
 8005484:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 8005488:	e9c2 3406 	strd	r3, r4, [r2, #24]
	 lspb->v1 = v1;
 800548c:	69fa      	ldr	r2, [r7, #28]
 800548e:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8005492:	e9c2 3408 	strd	r3, r4, [r2, #32]
	 lspb->num_of_sampling = no_sample;
 8005496:	69fb      	ldr	r3, [r7, #28]
 8005498:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800549a:	659a      	str	r2, [r3, #88]	; 0x58
	 lspb->total_s = lspb->s1 - lspb->s0;
 800549c:	69fb      	ldr	r3, [r7, #28]
 800549e:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80054a2:	69fb      	ldr	r3, [r7, #28]
 80054a4:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 80054a8:	461a      	mov	r2, r3
 80054aa:	4623      	mov	r3, r4
 80054ac:	f7fa fefc 	bl	80002a8 <__aeabi_dsub>
 80054b0:	4603      	mov	r3, r0
 80054b2:	460c      	mov	r4, r1
 80054b4:	69fa      	ldr	r2, [r7, #28]
 80054b6:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60

	 return SCARA_STATUS_OK;
 80054ba:	2300      	movs	r3, #0
}
 80054bc:	4618      	mov	r0, r3
 80054be:	37a4      	adds	r7, #164	; 0xa4
 80054c0:	46bd      	mov	sp, r7
 80054c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054c6:	bf00      	nop
 80054c8:	40000000 	.word	0x40000000
 80054cc:	3f847ae1 	.word	0x3f847ae1
 80054d0:	3ff00000 	.word	0x3ff00000
 80054d4:	9abcaf48 	.word	0x9abcaf48
 80054d8:	3e7ad7f2 	.word	0x3e7ad7f2
 80054dc:	00000000 	.word	0x00000000

080054e0 <scaraInitScurve>:

/* Compute s-curve trajectory parameters */
SCARA_StatusTypeDef	scaraInitScurve		(Trajectory_Scurve_TypeDef *scurve,
										Trajectory_TargetTypeDef target,
										double total_s,
										ModeInitTypeDef modeinit) {
 80054e0:	b5b0      	push	{r4, r5, r7, lr}
 80054e2:	b0b6      	sub	sp, #216	; 0xd8
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	60f8      	str	r0, [r7, #12]
 80054e8:	460b      	mov	r3, r1
 80054ea:	ed87 0b00 	vstr	d0, [r7]
 80054ee:	72fb      	strb	r3, [r7, #11]
 80054f0:	4613      	mov	r3, r2
 80054f2:	72bb      	strb	r3, [r7, #10]
	 double v_design, a_design, q0, q1, v0, v1, v_lim, j_max, tm, tc, tf, dir;
	 double v_1, s_1, v_2, s_2, v_3, s_3, v_4, s_4;
	 uint32_t	 no_sample;
	 uint8_t	 no_phases;

	 if ( TRAJECTORY_3D == target) {
 80054f4:	7afb      	ldrb	r3, [r7, #11]
 80054f6:	2b04      	cmp	r3, #4
 80054f8:	d10a      	bne.n	8005510 <scaraInitScurve+0x30>
		 v_design = V_DESIGN_3D;
 80054fa:	f04f 0300 	mov.w	r3, #0
 80054fe:	4c98      	ldr	r4, [pc, #608]	; (8005760 <scaraInitScurve+0x280>)
 8005500:	e9c7 3434 	strd	r3, r4, [r7, #208]	; 0xd0
		 a_design = A_DESIGN_3D;
 8005504:	a482      	add	r4, pc, #520	; (adr r4, 8005710 <scaraInitScurve+0x230>)
 8005506:	e9d4 3400 	ldrd	r3, r4, [r4]
 800550a:	e9c7 3432 	strd	r3, r4, [r7, #200]	; 0xc8
 800550e:	e047      	b.n	80055a0 <scaraInitScurve+0xc0>
	 } else if (TRAJECTORY_ROLL == target) {
 8005510:	7afb      	ldrb	r3, [r7, #11]
 8005512:	2b05      	cmp	r3, #5
 8005514:	d10a      	bne.n	800552c <scaraInitScurve+0x4c>
		 v_design = V_DESIGN_ROLL;
 8005516:	a480      	add	r4, pc, #512	; (adr r4, 8005718 <scaraInitScurve+0x238>)
 8005518:	e9d4 3400 	ldrd	r3, r4, [r4]
 800551c:	e9c7 3434 	strd	r3, r4, [r7, #208]	; 0xd0
		 a_design = A_DESIGN_ROLL;
 8005520:	a47f      	add	r4, pc, #508	; (adr r4, 8005720 <scaraInitScurve+0x240>)
 8005522:	e9d4 3400 	ldrd	r3, r4, [r4]
 8005526:	e9c7 3432 	strd	r3, r4, [r7, #200]	; 0xc8
 800552a:	e039      	b.n	80055a0 <scaraInitScurve+0xc0>
	 } else if (TRAJECTORY_J0 == target) {
 800552c:	7afb      	ldrb	r3, [r7, #11]
 800552e:	2b00      	cmp	r3, #0
 8005530:	d10a      	bne.n	8005548 <scaraInitScurve+0x68>
		 v_design = V_DESIGN_J0;
 8005532:	a47d      	add	r4, pc, #500	; (adr r4, 8005728 <scaraInitScurve+0x248>)
 8005534:	e9d4 3400 	ldrd	r3, r4, [r4]
 8005538:	e9c7 3434 	strd	r3, r4, [r7, #208]	; 0xd0
		 a_design = A_DESIGN_J0;
 800553c:	a47c      	add	r4, pc, #496	; (adr r4, 8005730 <scaraInitScurve+0x250>)
 800553e:	e9d4 3400 	ldrd	r3, r4, [r4]
 8005542:	e9c7 3432 	strd	r3, r4, [r7, #200]	; 0xc8
 8005546:	e02b      	b.n	80055a0 <scaraInitScurve+0xc0>
	 } else if (TRAJECTORY_J1 == target) {
 8005548:	7afb      	ldrb	r3, [r7, #11]
 800554a:	2b01      	cmp	r3, #1
 800554c:	d10a      	bne.n	8005564 <scaraInitScurve+0x84>
		 v_design = V_DESIGN_J1;
 800554e:	f04f 0300 	mov.w	r3, #0
 8005552:	4c84      	ldr	r4, [pc, #528]	; (8005764 <scaraInitScurve+0x284>)
 8005554:	e9c7 3434 	strd	r3, r4, [r7, #208]	; 0xd0
		 a_design = A_DESIGN_J1;
 8005558:	f04f 0300 	mov.w	r3, #0
 800555c:	4c82      	ldr	r4, [pc, #520]	; (8005768 <scaraInitScurve+0x288>)
 800555e:	e9c7 3432 	strd	r3, r4, [r7, #200]	; 0xc8
 8005562:	e01d      	b.n	80055a0 <scaraInitScurve+0xc0>
	 } else if (TRAJECTORY_J2 == target) {
 8005564:	7afb      	ldrb	r3, [r7, #11]
 8005566:	2b02      	cmp	r3, #2
 8005568:	d10a      	bne.n	8005580 <scaraInitScurve+0xa0>
		 v_design = V_DESIGN_J2;
 800556a:	a473      	add	r4, pc, #460	; (adr r4, 8005738 <scaraInitScurve+0x258>)
 800556c:	e9d4 3400 	ldrd	r3, r4, [r4]
 8005570:	e9c7 3434 	strd	r3, r4, [r7, #208]	; 0xd0
		 a_design = A_DESIGN_J2;
 8005574:	a472      	add	r4, pc, #456	; (adr r4, 8005740 <scaraInitScurve+0x260>)
 8005576:	e9d4 3400 	ldrd	r3, r4, [r4]
 800557a:	e9c7 3432 	strd	r3, r4, [r7, #200]	; 0xc8
 800557e:	e00f      	b.n	80055a0 <scaraInitScurve+0xc0>
	 } else if (TRAJECTORY_J3 == target) {
 8005580:	7afb      	ldrb	r3, [r7, #11]
 8005582:	2b03      	cmp	r3, #3
 8005584:	d10a      	bne.n	800559c <scaraInitScurve+0xbc>
		 v_design = V_DESIGN_J3;
 8005586:	a470      	add	r4, pc, #448	; (adr r4, 8005748 <scaraInitScurve+0x268>)
 8005588:	e9d4 3400 	ldrd	r3, r4, [r4]
 800558c:	e9c7 3434 	strd	r3, r4, [r7, #208]	; 0xd0
		 a_design = A_DESIGN_J3;
 8005590:	a46f      	add	r4, pc, #444	; (adr r4, 8005750 <scaraInitScurve+0x270>)
 8005592:	e9d4 3400 	ldrd	r3, r4, [r4]
 8005596:	e9c7 3432 	strd	r3, r4, [r7, #200]	; 0xc8
 800559a:	e001      	b.n	80055a0 <scaraInitScurve+0xc0>
	 } else {
		 return SCARA_STATUS_ERROR_PARA;
 800559c:	2306      	movs	r3, #6
 800559e:	e2ee      	b.n	8005b7e <scaraInitScurve+0x69e>
	 }

	 v0 = 0;
 80055a0:	f04f 0300 	mov.w	r3, #0
 80055a4:	f04f 0400 	mov.w	r4, #0
 80055a8:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
	 v1 = 0;
 80055ac:	f04f 0300 	mov.w	r3, #0
 80055b0:	f04f 0400 	mov.w	r4, #0
 80055b4:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
	 q0 = 0;
 80055b8:	f04f 0300 	mov.w	r3, #0
 80055bc:	f04f 0400 	mov.w	r4, #0
 80055c0:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	 q1 = total_s;
 80055c4:	e9d7 3400 	ldrd	r3, r4, [r7]
 80055c8:	e9c7 3430 	strd	r3, r4, [r7, #192]	; 0xc0

	 if ( total_s < 0) {
 80055cc:	f04f 0200 	mov.w	r2, #0
 80055d0:	f04f 0300 	mov.w	r3, #0
 80055d4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80055d8:	f7fb fa90 	bl	8000afc <__aeabi_dcmplt>
 80055dc:	4603      	mov	r3, r0
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d015      	beq.n	800560e <scaraInitScurve+0x12e>
		 dir = -1;
 80055e2:	f04f 0300 	mov.w	r3, #0
 80055e6:	4c61      	ldr	r4, [pc, #388]	; (800576c <scaraInitScurve+0x28c>)
 80055e8:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
		 q1 = -q1;
 80055ec:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80055f0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80055f4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80055f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80055fc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
		 total_s = -total_s;
 8005600:	683b      	ldr	r3, [r7, #0]
 8005602:	603b      	str	r3, [r7, #0]
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800560a:	607b      	str	r3, [r7, #4]
 800560c:	e004      	b.n	8005618 <scaraInitScurve+0x138>
	 } else {
		 dir = 1;
 800560e:	f04f 0300 	mov.w	r3, #0
 8005612:	4c57      	ldr	r4, [pc, #348]	; (8005770 <scaraInitScurve+0x290>)
 8005614:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
	 }


	 if (DUTY_MODE_INIT_QVT == modeinit) {
 8005618:	7abb      	ldrb	r3, [r7, #10]
 800561a:	2b01      	cmp	r3, #1
 800561c:	f040 80b8 	bne.w	8005790 <scaraInitScurve+0x2b0>
		 double t_upper, v_upper, a_upper;
		 tf = scurve->Tf;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	e9d3 3418 	ldrd	r3, r4, [r3, #96]	; 0x60
 8005626:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
		 // Avoid division by 0
		 if (tf > 0.001) {
 800562a:	a34b      	add	r3, pc, #300	; (adr r3, 8005758 <scaraInitScurve+0x278>)
 800562c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005630:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005634:	f7fb fa80 	bl	8000b38 <__aeabi_dcmpgt>
 8005638:	4603      	mov	r3, r0
 800563a:	2b00      	cmp	r3, #0
 800563c:	f000 809c 	beq.w	8005778 <scaraInitScurve+0x298>
			 // Assume 4 phase
			 t_upper = tf / 4;
 8005640:	f04f 0200 	mov.w	r2, #0
 8005644:	4b4b      	ldr	r3, [pc, #300]	; (8005774 <scaraInitScurve+0x294>)
 8005646:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800564a:	f7fb f90f 	bl	800086c <__aeabi_ddiv>
 800564e:	4603      	mov	r3, r0
 8005650:	460c      	mov	r4, r1
 8005652:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
			 v_upper = total_s / (2*t_upper);
 8005656:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800565a:	4602      	mov	r2, r0
 800565c:	460b      	mov	r3, r1
 800565e:	f7fa fe25 	bl	80002ac <__adddf3>
 8005662:	4603      	mov	r3, r0
 8005664:	460c      	mov	r4, r1
 8005666:	461a      	mov	r2, r3
 8005668:	4623      	mov	r3, r4
 800566a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800566e:	f7fb f8fd 	bl	800086c <__aeabi_ddiv>
 8005672:	4603      	mov	r3, r0
 8005674:	460c      	mov	r4, r1
 8005676:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
			 // Check 4 phase --> 5 phase
			 if ( v_upper > v_design) {
 800567a:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	; 0xd0
 800567e:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8005682:	f7fb fa59 	bl	8000b38 <__aeabi_dcmpgt>
 8005686:	4603      	mov	r3, r0
 8005688:	2b00      	cmp	r3, #0
 800568a:	d022      	beq.n	80056d2 <scaraInitScurve+0x1f2>
				 t_upper = tf/2 - total_s/(2*v_design);
 800568c:	f04f 0200 	mov.w	r2, #0
 8005690:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005694:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005698:	f7fb f8e8 	bl	800086c <__aeabi_ddiv>
 800569c:	4603      	mov	r3, r0
 800569e:	460c      	mov	r4, r1
 80056a0:	4625      	mov	r5, r4
 80056a2:	461c      	mov	r4, r3
 80056a4:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 80056a8:	4602      	mov	r2, r0
 80056aa:	460b      	mov	r3, r1
 80056ac:	f7fa fdfe 	bl	80002ac <__adddf3>
 80056b0:	4602      	mov	r2, r0
 80056b2:	460b      	mov	r3, r1
 80056b4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80056b8:	f7fb f8d8 	bl	800086c <__aeabi_ddiv>
 80056bc:	4602      	mov	r2, r0
 80056be:	460b      	mov	r3, r1
 80056c0:	4620      	mov	r0, r4
 80056c2:	4629      	mov	r1, r5
 80056c4:	f7fa fdf0 	bl	80002a8 <__aeabi_dsub>
 80056c8:	4603      	mov	r3, r0
 80056ca:	460c      	mov	r4, r1
 80056cc:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
 80056d0:	e003      	b.n	80056da <scaraInitScurve+0x1fa>
			 } else {
				 v_design = v_upper;
 80056d2:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	; 0x60
 80056d6:	e9c7 3434 	strd	r3, r4, [r7, #208]	; 0xd0
			 }
			 a_upper  = v_design / t_upper;
 80056da:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 80056de:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 80056e2:	f7fb f8c3 	bl	800086c <__aeabi_ddiv>
 80056e6:	4603      	mov	r3, r0
 80056e8:	460c      	mov	r4, r1
 80056ea:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
			 if ( a_upper > a_design) {
 80056ee:	e9d7 2332 	ldrd	r2, r3, [r7, #200]	; 0xc8
 80056f2:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80056f6:	f7fb fa1f 	bl	8000b38 <__aeabi_dcmpgt>
 80056fa:	4603      	mov	r3, r0
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d001      	beq.n	8005704 <scaraInitScurve+0x224>
				 return SCARA_STATUS_ERROR_OVER_ACCEL;
 8005700:	230a      	movs	r3, #10
 8005702:	e23c      	b.n	8005b7e <scaraInitScurve+0x69e>
			 } else {
				 a_design = a_upper;
 8005704:	e9d7 3416 	ldrd	r3, r4, [r7, #88]	; 0x58
 8005708:	e9c7 3432 	strd	r3, r4, [r7, #200]	; 0xc8
 800570c:	e040      	b.n	8005790 <scaraInitScurve+0x2b0>
 800570e:	bf00      	nop
 8005710:	cccccccd 	.word	0xcccccccd
 8005714:	400ccccc 	.word	0x400ccccc
 8005718:	8ccccccd 	.word	0x8ccccccd
 800571c:	3fe21877 	.word	0x3fe21877
 8005720:	7ae147ae 	.word	0x7ae147ae
 8005724:	3fbcf3f2 	.word	0x3fbcf3f2
 8005728:	45a1cac1 	.word	0x45a1cac1
 800572c:	3fddf3b6 	.word	0x3fddf3b6
 8005730:	6ae7d567 	.word	0x6ae7d567
 8005734:	3fb7f62b 	.word	0x3fb7f62b
 8005738:	8c3f7cf0 	.word	0x8c3f7cf0
 800573c:	4031d1eb 	.word	0x4031d1eb
 8005740:	79ff2e4d 	.word	0x79ff2e4d
 8005744:	400c8312 	.word	0x400c8312
 8005748:	cccccccd 	.word	0xcccccccd
 800574c:	3feccccc 	.word	0x3feccccc
 8005750:	70a3d70a 	.word	0x70a3d70a
 8005754:	3fc70a3d 	.word	0x3fc70a3d
 8005758:	d2f1a9fc 	.word	0xd2f1a9fc
 800575c:	3f50624d 	.word	0x3f50624d
 8005760:	40320000 	.word	0x40320000
 8005764:	3fd68000 	.word	0x3fd68000
 8005768:	3fb20000 	.word	0x3fb20000
 800576c:	bff00000 	.word	0xbff00000
 8005770:	3ff00000 	.word	0x3ff00000
 8005774:	40100000 	.word	0x40100000
			 }
		 } else {
			 v_design = 0;
 8005778:	f04f 0300 	mov.w	r3, #0
 800577c:	f04f 0400 	mov.w	r4, #0
 8005780:	e9c7 3434 	strd	r3, r4, [r7, #208]	; 0xd0
			 a_design = 0;
 8005784:	f04f 0300 	mov.w	r3, #0
 8005788:	f04f 0400 	mov.w	r4, #0
 800578c:	e9c7 3432 	strd	r3, r4, [r7, #200]	; 0xc8
		 }
	 }
	 // Avoid division by 0
	 if (a_design > 0.0000001 && v_design > 0.0000001) {
 8005790:	a352      	add	r3, pc, #328	; (adr r3, 80058dc <scaraInitScurve+0x3fc>)
 8005792:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005796:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800579a:	f7fb f9cd 	bl	8000b38 <__aeabi_dcmpgt>
 800579e:	4603      	mov	r3, r0
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	f000 80a3 	beq.w	80058ec <scaraInitScurve+0x40c>
 80057a6:	a34d      	add	r3, pc, #308	; (adr r3, 80058dc <scaraInitScurve+0x3fc>)
 80057a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057ac:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 80057b0:	f7fb f9c2 	bl	8000b38 <__aeabi_dcmpgt>
 80057b4:	4603      	mov	r3, r0
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	f000 8098 	beq.w	80058ec <scaraInitScurve+0x40c>
		 no_phases = 5;
 80057bc:	2305      	movs	r3, #5
 80057be:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
		 tm = v_design/a_design;
 80057c2:	e9d7 2332 	ldrd	r2, r3, [r7, #200]	; 0xc8
 80057c6:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 80057ca:	f7fb f84f 	bl	800086c <__aeabi_ddiv>
 80057ce:	4603      	mov	r3, r0
 80057d0:	460c      	mov	r4, r1
 80057d2:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
		 tc = total_s/v_design - 2*tm;
 80057d6:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	; 0xd0
 80057da:	e9d7 0100 	ldrd	r0, r1, [r7]
 80057de:	f7fb f845 	bl	800086c <__aeabi_ddiv>
 80057e2:	4603      	mov	r3, r0
 80057e4:	460c      	mov	r4, r1
 80057e6:	4625      	mov	r5, r4
 80057e8:	461c      	mov	r4, r3
 80057ea:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 80057ee:	4602      	mov	r2, r0
 80057f0:	460b      	mov	r3, r1
 80057f2:	f7fa fd5b 	bl	80002ac <__adddf3>
 80057f6:	4602      	mov	r2, r0
 80057f8:	460b      	mov	r3, r1
 80057fa:	4620      	mov	r0, r4
 80057fc:	4629      	mov	r1, r5
 80057fe:	f7fa fd53 	bl	80002a8 <__aeabi_dsub>
 8005802:	4603      	mov	r3, r0
 8005804:	460c      	mov	r4, r1
 8005806:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
		 // Check condition 5 phase ---> 4 phase
		 if (tc < 0.0) {
 800580a:	f04f 0200 	mov.w	r2, #0
 800580e:	f04f 0300 	mov.w	r3, #0
 8005812:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8005816:	f7fb f971 	bl	8000afc <__aeabi_dcmplt>
 800581a:	4603      	mov	r3, r0
 800581c:	2b00      	cmp	r3, #0
 800581e:	d022      	beq.n	8005866 <scaraInitScurve+0x386>
			 tc = 0;
 8005820:	f04f 0300 	mov.w	r3, #0
 8005824:	f04f 0400 	mov.w	r4, #0
 8005828:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
			 no_phases = 4;
 800582c:	2304      	movs	r3, #4
 800582e:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			 tm = sqrt(total_s/(2*a_design));
 8005832:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005836:	4602      	mov	r2, r0
 8005838:	460b      	mov	r3, r1
 800583a:	f7fa fd37 	bl	80002ac <__adddf3>
 800583e:	4603      	mov	r3, r0
 8005840:	460c      	mov	r4, r1
 8005842:	461a      	mov	r2, r3
 8005844:	4623      	mov	r3, r4
 8005846:	e9d7 0100 	ldrd	r0, r1, [r7]
 800584a:	f7fb f80f 	bl	800086c <__aeabi_ddiv>
 800584e:	4603      	mov	r3, r0
 8005850:	460c      	mov	r4, r1
 8005852:	ec44 3b17 	vmov	d7, r3, r4
 8005856:	eeb0 0a47 	vmov.f32	s0, s14
 800585a:	eef0 0a67 	vmov.f32	s1, s15
 800585e:	f011 fac5 	bl	8016dec <sqrt>
 8005862:	ed87 0b2a 	vstr	d0, [r7, #168]	; 0xa8
		 }
		 if (tm < 0.001) {
 8005866:	a31f      	add	r3, pc, #124	; (adr r3, 80058e4 <scaraInitScurve+0x404>)
 8005868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800586c:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8005870:	f7fb f944 	bl	8000afc <__aeabi_dcmplt>
 8005874:	4603      	mov	r3, r0
 8005876:	2b00      	cmp	r3, #0
 8005878:	d006      	beq.n	8005888 <scaraInitScurve+0x3a8>
			 j_max = 0;
 800587a:	f04f 0300 	mov.w	r3, #0
 800587e:	f04f 0400 	mov.w	r4, #0
 8005882:	e9c7 342c 	strd	r3, r4, [r7, #176]	; 0xb0
 8005886:	e009      	b.n	800589c <scaraInitScurve+0x3bc>
		 } else {
			 j_max = a_design/tm;
 8005888:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 800588c:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005890:	f7fa ffec 	bl	800086c <__aeabi_ddiv>
 8005894:	4603      	mov	r3, r0
 8005896:	460c      	mov	r4, r1
 8005898:	e9c7 342c 	strd	r3, r4, [r7, #176]	; 0xb0
		 }
		 v_lim = a_design*tm;
 800589c:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 80058a0:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80058a4:	f7fa feb8 	bl	8000618 <__aeabi_dmul>
 80058a8:	4603      	mov	r3, r0
 80058aa:	460c      	mov	r4, r1
 80058ac:	e9c7 342e 	strd	r3, r4, [r7, #184]	; 0xb8
		 tf    = 4*tm + tc;
 80058b0:	f04f 0200 	mov.w	r2, #0
 80058b4:	4b08      	ldr	r3, [pc, #32]	; (80058d8 <scaraInitScurve+0x3f8>)
 80058b6:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 80058ba:	f7fa fead 	bl	8000618 <__aeabi_dmul>
 80058be:	4603      	mov	r3, r0
 80058c0:	460c      	mov	r4, r1
 80058c2:	461a      	mov	r2, r3
 80058c4:	4623      	mov	r3, r4
 80058c6:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 80058ca:	f7fa fcef 	bl	80002ac <__adddf3>
 80058ce:	4603      	mov	r3, r0
 80058d0:	460c      	mov	r4, r1
 80058d2:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
 80058d6:	e029      	b.n	800592c <scaraInitScurve+0x44c>
 80058d8:	40100000 	.word	0x40100000
 80058dc:	9abcaf48 	.word	0x9abcaf48
 80058e0:	3e7ad7f2 	.word	0x3e7ad7f2
 80058e4:	d2f1a9fc 	.word	0xd2f1a9fc
 80058e8:	3f50624d 	.word	0x3f50624d
	 } else {
		 j_max = 0;
 80058ec:	f04f 0300 	mov.w	r3, #0
 80058f0:	f04f 0400 	mov.w	r4, #0
 80058f4:	e9c7 342c 	strd	r3, r4, [r7, #176]	; 0xb0
		 tc = 0;
 80058f8:	f04f 0300 	mov.w	r3, #0
 80058fc:	f04f 0400 	mov.w	r4, #0
 8005900:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
		 no_phases = 4;
 8005904:	2304      	movs	r3, #4
 8005906:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
		 tm = tf / 4;
 800590a:	f04f 0200 	mov.w	r2, #0
 800590e:	4ba0      	ldr	r3, [pc, #640]	; (8005b90 <scaraInitScurve+0x6b0>)
 8005910:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005914:	f7fa ffaa 	bl	800086c <__aeabi_ddiv>
 8005918:	4603      	mov	r3, r0
 800591a:	460c      	mov	r4, r1
 800591c:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
		 v_lim = 0;
 8005920:	f04f 0300 	mov.w	r3, #0
 8005924:	f04f 0400 	mov.w	r4, #0
 8005928:	e9c7 342e 	strd	r3, r4, [r7, #184]	; 0xb8
	 }

	 no_sample = ceil(tf / T_SAMPLING);
 800592c:	a396      	add	r3, pc, #600	; (adr r3, 8005b88 <scaraInitScurve+0x6a8>)
 800592e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005932:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005936:	f7fa ff99 	bl	800086c <__aeabi_ddiv>
 800593a:	4603      	mov	r3, r0
 800593c:	460c      	mov	r4, r1
 800593e:	ec44 3b17 	vmov	d7, r3, r4
 8005942:	eeb0 0a47 	vmov.f32	s0, s14
 8005946:	eef0 0a67 	vmov.f32	s1, s15
 800594a:	f011 f901 	bl	8016b50 <ceil>
 800594e:	ec54 3b10 	vmov	r3, r4, d0
 8005952:	4618      	mov	r0, r3
 8005954:	4621      	mov	r1, r4
 8005956:	f7fb f937 	bl	8000bc8 <__aeabi_d2uiz>
 800595a:	4603      	mov	r3, r0
 800595c:	657b      	str	r3, [r7, #84]	; 0x54
	 v_1 = 0.5*j_max*tm*tm;
 800595e:	f04f 0200 	mov.w	r2, #0
 8005962:	4b8c      	ldr	r3, [pc, #560]	; (8005b94 <scaraInitScurve+0x6b4>)
 8005964:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005968:	f7fa fe56 	bl	8000618 <__aeabi_dmul>
 800596c:	4603      	mov	r3, r0
 800596e:	460c      	mov	r4, r1
 8005970:	4618      	mov	r0, r3
 8005972:	4621      	mov	r1, r4
 8005974:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8005978:	f7fa fe4e 	bl	8000618 <__aeabi_dmul>
 800597c:	4603      	mov	r3, r0
 800597e:	460c      	mov	r4, r1
 8005980:	461a      	mov	r2, r3
 8005982:	4623      	mov	r3, r4
 8005984:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8005988:	f7fa fe46 	bl	8000618 <__aeabi_dmul>
 800598c:	4603      	mov	r3, r0
 800598e:	460c      	mov	r4, r1
 8005990:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
	 s_1 = j_max*tm*tm*tm/6;
 8005994:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8005998:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800599c:	f7fa fe3c 	bl	8000618 <__aeabi_dmul>
 80059a0:	4603      	mov	r3, r0
 80059a2:	460c      	mov	r4, r1
 80059a4:	4618      	mov	r0, r3
 80059a6:	4621      	mov	r1, r4
 80059a8:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 80059ac:	f7fa fe34 	bl	8000618 <__aeabi_dmul>
 80059b0:	4603      	mov	r3, r0
 80059b2:	460c      	mov	r4, r1
 80059b4:	4618      	mov	r0, r3
 80059b6:	4621      	mov	r1, r4
 80059b8:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 80059bc:	f7fa fe2c 	bl	8000618 <__aeabi_dmul>
 80059c0:	4603      	mov	r3, r0
 80059c2:	460c      	mov	r4, r1
 80059c4:	4618      	mov	r0, r3
 80059c6:	4621      	mov	r1, r4
 80059c8:	f04f 0200 	mov.w	r2, #0
 80059cc:	4b72      	ldr	r3, [pc, #456]	; (8005b98 <scaraInitScurve+0x6b8>)
 80059ce:	f7fa ff4d 	bl	800086c <__aeabi_ddiv>
 80059d2:	4603      	mov	r3, r0
 80059d4:	460c      	mov	r4, r1
 80059d6:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
	 v_2 = j_max*tm*tm;
 80059da:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 80059de:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80059e2:	f7fa fe19 	bl	8000618 <__aeabi_dmul>
 80059e6:	4603      	mov	r3, r0
 80059e8:	460c      	mov	r4, r1
 80059ea:	461a      	mov	r2, r3
 80059ec:	4623      	mov	r3, r4
 80059ee:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 80059f2:	f7fa fe11 	bl	8000618 <__aeabi_dmul>
 80059f6:	4603      	mov	r3, r0
 80059f8:	460c      	mov	r4, r1
 80059fa:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
	 s_2 = v_2*tm;
 80059fe:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8005a02:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8005a06:	f7fa fe07 	bl	8000618 <__aeabi_dmul>
 8005a0a:	4603      	mov	r3, r0
 8005a0c:	460c      	mov	r4, r1
 8005a0e:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
	 v_3 = v_2;
 8005a12:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 8005a16:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	 s_3 = s_2 + v_2*tc;
 8005a1a:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8005a1e:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8005a22:	f7fa fdf9 	bl	8000618 <__aeabi_dmul>
 8005a26:	4603      	mov	r3, r0
 8005a28:	460c      	mov	r4, r1
 8005a2a:	461a      	mov	r2, r3
 8005a2c:	4623      	mov	r3, r4
 8005a2e:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8005a32:	f7fa fc3b 	bl	80002ac <__adddf3>
 8005a36:	4603      	mov	r3, r0
 8005a38:	460c      	mov	r4, r1
 8005a3a:	e9c7 3408 	strd	r3, r4, [r7, #32]
	 v_4 = v_1;
 8005a3e:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 8005a42:	e9c7 3406 	strd	r3, r4, [r7, #24]
	 s_4 = s_3 + s_2 - s_1;
 8005a46:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005a4a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8005a4e:	f7fa fc2d 	bl	80002ac <__adddf3>
 8005a52:	4603      	mov	r3, r0
 8005a54:	460c      	mov	r4, r1
 8005a56:	4618      	mov	r0, r3
 8005a58:	4621      	mov	r1, r4
 8005a5a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005a5e:	f7fa fc23 	bl	80002a8 <__aeabi_dsub>
 8005a62:	4603      	mov	r3, r0
 8005a64:	460c      	mov	r4, r1
 8005a66:	e9c7 3404 	strd	r3, r4, [r7, #16]

	 scurve->Tc = tc;
 8005a6a:	68fa      	ldr	r2, [r7, #12]
 8005a6c:	e9d7 3428 	ldrd	r3, r4, [r7, #160]	; 0xa0
 8005a70:	e9c2 3416 	strd	r3, r4, [r2, #88]	; 0x58
	 scurve->Tf = tf;
 8005a74:	68fa      	ldr	r2, [r7, #12]
 8005a76:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	; 0x98
 8005a7a:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60
	 scurve->Tm = tm;
 8005a7e:	68fa      	ldr	r2, [r7, #12]
 8005a80:	e9d7 342a 	ldrd	r3, r4, [r7, #168]	; 0xa8
 8005a84:	e9c2 3414 	strd	r3, r4, [r2, #80]	; 0x50
	 scurve->a_design = a_design;
 8005a88:	68fa      	ldr	r2, [r7, #12]
 8005a8a:	e9d7 3432 	ldrd	r3, r4, [r7, #200]	; 0xc8
 8005a8e:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
	 scurve->v_design = v_design;
 8005a92:	68fa      	ldr	r2, [r7, #12]
 8005a94:	e9d7 3434 	ldrd	r3, r4, [r7, #208]	; 0xd0
 8005a98:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	 scurve->v_lim = v_lim;
 8005a9c:	68fa      	ldr	r2, [r7, #12]
 8005a9e:	e9d7 342e 	ldrd	r3, r4, [r7, #184]	; 0xb8
 8005aa2:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38
	 scurve->v0 = v0;
 8005aa6:	68fa      	ldr	r2, [r7, #12]
 8005aa8:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 8005aac:	e9c2 3406 	strd	r3, r4, [r2, #24]
	 scurve->v1 = v1;
 8005ab0:	68fa      	ldr	r2, [r7, #12]
 8005ab2:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	; 0x70
 8005ab6:	e9c2 3408 	strd	r3, r4, [r2, #32]
	 scurve->j_max = j_max;
 8005aba:	68fa      	ldr	r2, [r7, #12]
 8005abc:	e9d7 342c 	ldrd	r3, r4, [r7, #176]	; 0xb0
 8005ac0:	e9c2 3412 	strd	r3, r4, [r2, #72]	; 0x48
	 scurve->s0   = q0;
 8005ac4:	68fa      	ldr	r2, [r7, #12]
 8005ac6:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 8005aca:	e9c2 3402 	strd	r3, r4, [r2, #8]
	 scurve->s1   = q1;
 8005ace:	68fa      	ldr	r2, [r7, #12]
 8005ad0:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	; 0xc0
 8005ad4:	e9c2 3404 	strd	r3, r4, [r2, #16]
	 scurve->num_of_phase = no_phases;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	f897 208f 	ldrb.w	r2, [r7, #143]	; 0x8f
 8005ade:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	 scurve->num_of_sampling = no_sample;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005ae6:	669a      	str	r2, [r3, #104]	; 0x68
	 scurve->total_s = total_s;
 8005ae8:	68fa      	ldr	r2, [r7, #12]
 8005aea:	e9d7 3400 	ldrd	r3, r4, [r7]
 8005aee:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
	 scurve->dir = dir;
 8005af2:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8005af6:	f7fb f83f 	bl	8000b78 <__aeabi_d2iz>
 8005afa:	4603      	mov	r3, r0
 8005afc:	b25a      	sxtb	r2, r3
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	701a      	strb	r2, [r3, #0]

	 scurve->a_current = 0;
 8005b02:	68fa      	ldr	r2, [r7, #12]
 8005b04:	f04f 0300 	mov.w	r3, #0
 8005b08:	f04f 0400 	mov.w	r4, #0
 8005b0c:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
	 scurve->v_current = 0;
 8005b10:	68fa      	ldr	r2, [r7, #12]
 8005b12:	f04f 0300 	mov.w	r3, #0
 8005b16:	f04f 0400 	mov.w	r4, #0
 8005b1a:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
	 scurve->s_current = 0;
 8005b1e:	68fa      	ldr	r2, [r7, #12]
 8005b20:	f04f 0300 	mov.w	r3, #0
 8005b24:	f04f 0400 	mov.w	r4, #0
 8005b28:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
	 scurve->v_1 = v_1;
 8005b2c:	68fa      	ldr	r2, [r7, #12]
 8005b2e:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 8005b32:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
	 scurve->v_2 = v_2;
 8005b36:	68fa      	ldr	r2, [r7, #12]
 8005b38:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 8005b3c:	e9c2 3422 	strd	r3, r4, [r2, #136]	; 0x88
	 scurve->v_3 = v_3;
 8005b40:	68fa      	ldr	r2, [r7, #12]
 8005b42:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 8005b46:	e9c2 3426 	strd	r3, r4, [r2, #152]	; 0x98
	 scurve->v_4 = v_4;
 8005b4a:	68fa      	ldr	r2, [r7, #12]
 8005b4c:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8005b50:	e9c2 342a 	strd	r3, r4, [r2, #168]	; 0xa8
	 scurve->s_1 = s_1;
 8005b54:	68fa      	ldr	r2, [r7, #12]
 8005b56:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8005b5a:	e9c2 3420 	strd	r3, r4, [r2, #128]	; 0x80
	 scurve->s_2 = s_2;
 8005b5e:	68fa      	ldr	r2, [r7, #12]
 8005b60:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8005b64:	e9c2 3424 	strd	r3, r4, [r2, #144]	; 0x90
	 scurve->s_3 = s_3;
 8005b68:	68fa      	ldr	r2, [r7, #12]
 8005b6a:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8005b6e:	e9c2 3428 	strd	r3, r4, [r2, #160]	; 0xa0
	 scurve->s_4 = s_4;
 8005b72:	68fa      	ldr	r2, [r7, #12]
 8005b74:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8005b78:	e9c2 342c 	strd	r3, r4, [r2, #176]	; 0xb0

	 return SCARA_STATUS_OK;
 8005b7c:	2300      	movs	r3, #0
}
 8005b7e:	4618      	mov	r0, r3
 8005b80:	37d8      	adds	r7, #216	; 0xd8
 8005b82:	46bd      	mov	sp, r7
 8005b84:	bdb0      	pop	{r4, r5, r7, pc}
 8005b86:	bf00      	nop
 8005b88:	40000000 	.word	0x40000000
 8005b8c:	3f847ae1 	.word	0x3f847ae1
 8005b90:	40100000 	.word	0x40100000
 8005b94:	3fe00000 	.word	0x3fe00000
 8005b98:	40180000 	.word	0x40180000

08005b9c <scaraFlowDuty>:

/* Compute new x, y ,z corresponding to time */
SCARA_StatusTypeDef	scaraFlowDuty		(double time,
										SCARA_PositionTypeDef *pos_Next ,
										SCARA_PositionTypeDef pos_Current) {
 8005b9c:	b082      	sub	sp, #8
 8005b9e:	b5b0      	push	{r4, r5, r7, lr}
 8005ba0:	b0ce      	sub	sp, #312	; 0x138
 8005ba2:	af18      	add	r7, sp, #96	; 0x60
 8005ba4:	ed87 0b02 	vstr	d0, [r7, #8]
 8005ba8:	6078      	str	r0, [r7, #4]
 8005baa:	f107 01e8 	add.w	r1, r7, #232	; 0xe8
 8005bae:	e881 000c 	stmia.w	r1, {r2, r3}
	SCARA_StatusTypeDef status1, status2, status3, status4;
	SCARA_PositionTypeDef	positionCompute;
	// Update time
	positionCompute.t = time;
 8005bb2:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8005bb6:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	/*---- Task space ----*/
	if ( DUTY_SPACE_TASK == myDUTY.space_type) {
 8005bba:	4ba0      	ldr	r3, [pc, #640]	; (8005e3c <scaraFlowDuty+0x2a0>)
 8005bbc:	781b      	ldrb	r3, [r3, #0]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	f040 80e1 	bne.w	8005d86 <scaraFlowDuty+0x1ea>
		double s, angle, x, y, z;
		int8_t	dir_roll;
		//---Trajectory flowing
			// LSPB
		if( DUTY_TRAJECTORY_LSPB == myDUTY.task.trajectory_3d.trajectory_type) {
 8005bc4:	4b9d      	ldr	r3, [pc, #628]	; (8005e3c <scaraFlowDuty+0x2a0>)
 8005bc6:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d11f      	bne.n	8005c0e <scaraFlowDuty+0x72>
			status1 = scaraFlowLSPB(&(myDUTY.task.trajectory_3d.lspb), time);
 8005bce:	ed97 0b02 	vldr	d0, [r7, #8]
 8005bd2:	489b      	ldr	r0, [pc, #620]	; (8005e40 <scaraFlowDuty+0x2a4>)
 8005bd4:	f000 fb78 	bl	80062c8 <scaraFlowLSPB>
 8005bd8:	4603      	mov	r3, r0
 8005bda:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
			status2 = scaraFlowLSPB(&(myDUTY.task.trajectory_roll.lspb), time);
 8005bde:	ed97 0b02 	vldr	d0, [r7, #8]
 8005be2:	4898      	ldr	r0, [pc, #608]	; (8005e44 <scaraFlowDuty+0x2a8>)
 8005be4:	f000 fb70 	bl	80062c8 <scaraFlowLSPB>
 8005be8:	4603      	mov	r3, r0
 8005bea:	f887 30d6 	strb.w	r3, [r7, #214]	; 0xd6
			s = myDUTY.task.trajectory_3d.lspb.s_current;
 8005bee:	4b93      	ldr	r3, [pc, #588]	; (8005e3c <scaraFlowDuty+0x2a0>)
 8005bf0:	e9d3 3464 	ldrd	r3, r4, [r3, #400]	; 0x190
 8005bf4:	e9c7 3432 	strd	r3, r4, [r7, #200]	; 0xc8
			angle = myDUTY.task.trajectory_roll.lspb.s_current;
 8005bf8:	4b90      	ldr	r3, [pc, #576]	; (8005e3c <scaraFlowDuty+0x2a0>)
 8005bfa:	e9d3 34ba 	ldrd	r3, r4, [r3, #744]	; 0x2e8
 8005bfe:	e9c7 3430 	strd	r3, r4, [r7, #192]	; 0xc0
			dir_roll = myDUTY.task.trajectory_roll.lspb.dir;
 8005c02:	4b8e      	ldr	r3, [pc, #568]	; (8005e3c <scaraFlowDuty+0x2a0>)
 8005c04:	f893 3270 	ldrb.w	r3, [r3, #624]	; 0x270
 8005c08:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
 8005c0c:	e026      	b.n	8005c5c <scaraFlowDuty+0xc0>
			// SCURVE
		} else if ( DUTY_TRAJECTORY_SCURVE == myDUTY.task.trajectory_3d.trajectory_type) {
 8005c0e:	4b8b      	ldr	r3, [pc, #556]	; (8005e3c <scaraFlowDuty+0x2a0>)
 8005c10:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 8005c14:	2b01      	cmp	r3, #1
 8005c16:	d11f      	bne.n	8005c58 <scaraFlowDuty+0xbc>
			status1 = scaraFLowScurve(&(myDUTY.task.trajectory_3d.scurve), time);
 8005c18:	ed97 0b02 	vldr	d0, [r7, #8]
 8005c1c:	488a      	ldr	r0, [pc, #552]	; (8005e48 <scaraFlowDuty+0x2ac>)
 8005c1e:	f000 fcff 	bl	8006620 <scaraFLowScurve>
 8005c22:	4603      	mov	r3, r0
 8005c24:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
			status2 = scaraFLowScurve(&(myDUTY.task.trajectory_roll.scurve), time);
 8005c28:	ed97 0b02 	vldr	d0, [r7, #8]
 8005c2c:	4887      	ldr	r0, [pc, #540]	; (8005e4c <scaraFlowDuty+0x2b0>)
 8005c2e:	f000 fcf7 	bl	8006620 <scaraFLowScurve>
 8005c32:	4603      	mov	r3, r0
 8005c34:	f887 30d6 	strb.w	r3, [r7, #214]	; 0xd6
			s = myDUTY.task.trajectory_3d.scurve.s_current;
 8005c38:	4b80      	ldr	r3, [pc, #512]	; (8005e3c <scaraFlowDuty+0x2a0>)
 8005c3a:	e9d3 3498 	ldrd	r3, r4, [r3, #608]	; 0x260
 8005c3e:	e9c7 3432 	strd	r3, r4, [r7, #200]	; 0xc8
			angle = myDUTY.task.trajectory_roll.scurve.s_current;
 8005c42:	4b7e      	ldr	r3, [pc, #504]	; (8005e3c <scaraFlowDuty+0x2a0>)
 8005c44:	e9d3 34ee 	ldrd	r3, r4, [r3, #952]	; 0x3b8
 8005c48:	e9c7 3430 	strd	r3, r4, [r7, #192]	; 0xc0
			dir_roll = myDUTY.task.trajectory_roll.scurve.dir;
 8005c4c:	4b7b      	ldr	r3, [pc, #492]	; (8005e3c <scaraFlowDuty+0x2a0>)
 8005c4e:	f893 32f0 	ldrb.w	r3, [r3, #752]	; 0x2f0
 8005c52:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
 8005c56:	e001      	b.n	8005c5c <scaraFlowDuty+0xc0>
		} else {
			return SCARA_STATUS_ERROR_TRAJECTORY;
 8005c58:	2305      	movs	r3, #5
 8005c5a:	e211      	b.n	8006080 <scaraFlowDuty+0x4e4>
		}

		if ( SCARA_STATUS_OK != status1) {
 8005c5c:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d002      	beq.n	8005c6a <scaraFlowDuty+0xce>
			return status1;
 8005c64:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 8005c68:	e20a      	b.n	8006080 <scaraFlowDuty+0x4e4>
		}
		if ( SCARA_STATUS_OK != status2) {
 8005c6a:	f897 30d6 	ldrb.w	r3, [r7, #214]	; 0xd6
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d002      	beq.n	8005c78 <scaraFlowDuty+0xdc>
			return status2;
 8005c72:	f897 30d6 	ldrb.w	r3, [r7, #214]	; 0xd6
 8005c76:	e203      	b.n	8006080 <scaraFlowDuty+0x4e4>
		}

		//---Path flowing
			// Straight line
		if( DUTY_PATH_LINE == myDUTY.task.path.path_type) {
 8005c78:	4b70      	ldr	r3, [pc, #448]	; (8005e3c <scaraFlowDuty+0x2a0>)
 8005c7a:	7a1b      	ldrb	r3, [r3, #8]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d117      	bne.n	8005cb0 <scaraFlowDuty+0x114>
			status1 = scaraFlowLine(&(myDUTY.task.path.line), s);
 8005c80:	ed97 0b32 	vldr	d0, [r7, #200]	; 0xc8
 8005c84:	4872      	ldr	r0, [pc, #456]	; (8005e50 <scaraFlowDuty+0x2b4>)
 8005c86:	f000 fa0f 	bl	80060a8 <scaraFlowLine>
 8005c8a:	4603      	mov	r3, r0
 8005c8c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
			x = myDUTY.task.path.line.x_current;
 8005c90:	4b6a      	ldr	r3, [pc, #424]	; (8005e3c <scaraFlowDuty+0x2a0>)
 8005c92:	e9d3 341a 	ldrd	r3, r4, [r3, #104]	; 0x68
 8005c96:	e9c7 342e 	strd	r3, r4, [r7, #184]	; 0xb8
			y = myDUTY.task.path.line.y_current;
 8005c9a:	4b68      	ldr	r3, [pc, #416]	; (8005e3c <scaraFlowDuty+0x2a0>)
 8005c9c:	e9d3 341c 	ldrd	r3, r4, [r3, #112]	; 0x70
 8005ca0:	e9c7 342c 	strd	r3, r4, [r7, #176]	; 0xb0
			z = myDUTY.task.path.line.z_current;
 8005ca4:	4b65      	ldr	r3, [pc, #404]	; (8005e3c <scaraFlowDuty+0x2a0>)
 8005ca6:	e9d3 341e 	ldrd	r3, r4, [r3, #120]	; 0x78
 8005caa:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
 8005cae:	e01d      	b.n	8005cec <scaraFlowDuty+0x150>
			// Circular
		} else if ( DUTY_PATH_CIRCLE == myDUTY.task.path.path_type) {
 8005cb0:	4b62      	ldr	r3, [pc, #392]	; (8005e3c <scaraFlowDuty+0x2a0>)
 8005cb2:	7a1b      	ldrb	r3, [r3, #8]
 8005cb4:	2b01      	cmp	r3, #1
 8005cb6:	d117      	bne.n	8005ce8 <scaraFlowDuty+0x14c>
			status1 = scaraFlowCircle(&(myDUTY.task.path.circle), s);
 8005cb8:	ed97 0b32 	vldr	d0, [r7, #200]	; 0xc8
 8005cbc:	4865      	ldr	r0, [pc, #404]	; (8005e54 <scaraFlowDuty+0x2b8>)
 8005cbe:	f000 fa7b 	bl	80061b8 <scaraFlowCircle>
 8005cc2:	4603      	mov	r3, r0
 8005cc4:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
			x = myDUTY.task.path.circle.x_current;
 8005cc8:	4b5c      	ldr	r3, [pc, #368]	; (8005e3c <scaraFlowDuty+0x2a0>)
 8005cca:	e9d3 343e 	ldrd	r3, r4, [r3, #248]	; 0xf8
 8005cce:	e9c7 342e 	strd	r3, r4, [r7, #184]	; 0xb8
			y = myDUTY.task.path.circle.y_current;
 8005cd2:	4b5a      	ldr	r3, [pc, #360]	; (8005e3c <scaraFlowDuty+0x2a0>)
 8005cd4:	e9d3 3440 	ldrd	r3, r4, [r3, #256]	; 0x100
 8005cd8:	e9c7 342c 	strd	r3, r4, [r7, #176]	; 0xb0
			z = myDUTY.task.path.circle.z_current;
 8005cdc:	4b57      	ldr	r3, [pc, #348]	; (8005e3c <scaraFlowDuty+0x2a0>)
 8005cde:	e9d3 3442 	ldrd	r3, r4, [r3, #264]	; 0x108
 8005ce2:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
 8005ce6:	e001      	b.n	8005cec <scaraFlowDuty+0x150>
		} else {
			return SCARA_STATUS_ERROR_TASK;
 8005ce8:	2303      	movs	r3, #3
 8005cea:	e1c9      	b.n	8006080 <scaraFlowDuty+0x4e4>
		}

		positionCompute.x 		= x;
 8005cec:	e9d7 342e 	ldrd	r3, r4, [r7, #184]	; 0xb8
 8005cf0:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
		positionCompute.y		= y;
 8005cf4:	e9d7 342c 	ldrd	r3, r4, [r7, #176]	; 0xb0
 8005cf8:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
		positionCompute.z 		= z;
 8005cfc:	e9d7 342a 	ldrd	r3, r4, [r7, #168]	; 0xa8
 8005d00:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
		positionCompute.roll 	= myDUTY.task.roll_start + angle*dir_roll;
 8005d04:	4b4d      	ldr	r3, [pc, #308]	; (8005e3c <scaraFlowDuty+0x2a0>)
 8005d06:	e9d3 45f0 	ldrd	r4, r5, [r3, #960]	; 0x3c0
 8005d0a:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 8005d0e:	4618      	mov	r0, r3
 8005d10:	f7fa fc18 	bl	8000544 <__aeabi_i2d>
 8005d14:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 8005d18:	f7fa fc7e 	bl	8000618 <__aeabi_dmul>
 8005d1c:	4602      	mov	r2, r0
 8005d1e:	460b      	mov	r3, r1
 8005d20:	4620      	mov	r0, r4
 8005d22:	4629      	mov	r1, r5
 8005d24:	f7fa fac2 	bl	80002ac <__adddf3>
 8005d28:	4603      	mov	r3, r0
 8005d2a:	460c      	mov	r4, r1
 8005d2c:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
		positionCompute.q		= s;
 8005d30:	e9d7 3432 	ldrd	r3, r4, [r7, #200]	; 0xc8
 8005d34:	e9c7 3404 	strd	r3, r4, [r7, #16]
		positionCompute.total_time = myDUTY.time_total;
 8005d38:	4b40      	ldr	r3, [pc, #256]	; (8005e3c <scaraFlowDuty+0x2a0>)
 8005d3a:	f603 1348 	addw	r3, r3, #2376	; 0x948
 8005d3e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005d42:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
		positionCompute.t		= time;
 8005d46:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8005d4a:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
		if ( FALSE == kinematicInverse(&positionCompute, pos_Current)) {
 8005d4e:	f107 0410 	add.w	r4, r7, #16
 8005d52:	4668      	mov	r0, sp
 8005d54:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8005d58:	2260      	movs	r2, #96	; 0x60
 8005d5a:	4619      	mov	r1, r3
 8005d5c:	f00c fd48 	bl	80127f0 <memcpy>
 8005d60:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8005d64:	cb0c      	ldmia	r3, {r2, r3}
 8005d66:	4620      	mov	r0, r4
 8005d68:	f7fd f86a 	bl	8002e40 <kinematicInverse>
 8005d6c:	4603      	mov	r3, r0
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d101      	bne.n	8005d76 <scaraFlowDuty+0x1da>
			return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8005d72:	2307      	movs	r3, #7
 8005d74:	e184      	b.n	8006080 <scaraFlowDuty+0x4e4>
		} else {
			memcpy(pos_Next, &positionCompute, sizeof(SCARA_PositionTypeDef));
 8005d76:	f107 0310 	add.w	r3, r7, #16
 8005d7a:	2268      	movs	r2, #104	; 0x68
 8005d7c:	4619      	mov	r1, r3
 8005d7e:	6878      	ldr	r0, [r7, #4]
 8005d80:	f00c fd36 	bl	80127f0 <memcpy>
 8005d84:	e17b      	b.n	800607e <scaraFlowDuty+0x4e2>
		}

	/*---- Joint space -----*/
	} else if (DUTY_SPACE_JOINT == myDUTY.space_type) {
 8005d86:	4b2d      	ldr	r3, [pc, #180]	; (8005e3c <scaraFlowDuty+0x2a0>)
 8005d88:	781b      	ldrb	r3, [r3, #0]
 8005d8a:	2b01      	cmp	r3, #1
 8005d8c:	f040 8175 	bne.w	800607a <scaraFlowDuty+0x4de>
		double s0, s1, s2, s3;
		int8_t dir0, dir1, dir2, dir3;
		// Trajectory flowing
			// LSPB
		if( DUTY_TRAJECTORY_LSPB == myDUTY.joint.trajectory[0].trajectory_type) {
 8005d90:	4b2a      	ldr	r3, [pc, #168]	; (8005e3c <scaraFlowDuty+0x2a0>)
 8005d92:	f893 33c8 	ldrb.w	r3, [r3, #968]	; 0x3c8
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d166      	bne.n	8005e68 <scaraFlowDuty+0x2cc>
			status1 = scaraFlowLSPB(&(myDUTY.joint.trajectory[0].lspb), time);
 8005d9a:	ed97 0b02 	vldr	d0, [r7, #8]
 8005d9e:	482e      	ldr	r0, [pc, #184]	; (8005e58 <scaraFlowDuty+0x2bc>)
 8005da0:	f000 fa92 	bl	80062c8 <scaraFlowLSPB>
 8005da4:	4603      	mov	r3, r0
 8005da6:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
			status2 = scaraFlowLSPB(&(myDUTY.joint.trajectory[1].lspb), time);
 8005daa:	ed97 0b02 	vldr	d0, [r7, #8]
 8005dae:	482b      	ldr	r0, [pc, #172]	; (8005e5c <scaraFlowDuty+0x2c0>)
 8005db0:	f000 fa8a 	bl	80062c8 <scaraFlowLSPB>
 8005db4:	4603      	mov	r3, r0
 8005db6:	f887 30d6 	strb.w	r3, [r7, #214]	; 0xd6
			status3 = scaraFlowLSPB(&(myDUTY.joint.trajectory[2].lspb), time);
 8005dba:	ed97 0b02 	vldr	d0, [r7, #8]
 8005dbe:	4828      	ldr	r0, [pc, #160]	; (8005e60 <scaraFlowDuty+0x2c4>)
 8005dc0:	f000 fa82 	bl	80062c8 <scaraFlowLSPB>
 8005dc4:	4603      	mov	r3, r0
 8005dc6:	f887 30d5 	strb.w	r3, [r7, #213]	; 0xd5
			status4 = scaraFlowLSPB(&(myDUTY.joint.trajectory[3].lspb), time);
 8005dca:	ed97 0b02 	vldr	d0, [r7, #8]
 8005dce:	4825      	ldr	r0, [pc, #148]	; (8005e64 <scaraFlowDuty+0x2c8>)
 8005dd0:	f000 fa7a 	bl	80062c8 <scaraFlowLSPB>
 8005dd4:	4603      	mov	r3, r0
 8005dd6:	f887 30d4 	strb.w	r3, [r7, #212]	; 0xd4
			dir0 = myDUTY.joint.trajectory[0].lspb.dir;
 8005dda:	4b18      	ldr	r3, [pc, #96]	; (8005e3c <scaraFlowDuty+0x2a0>)
 8005ddc:	f893 33d0 	ldrb.w	r3, [r3, #976]	; 0x3d0
 8005de0:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
			dir1 = myDUTY.joint.trajectory[1].lspb.dir;
 8005de4:	4b15      	ldr	r3, [pc, #84]	; (8005e3c <scaraFlowDuty+0x2a0>)
 8005de6:	f893 3528 	ldrb.w	r3, [r3, #1320]	; 0x528
 8005dea:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e
			dir2 = myDUTY.joint.trajectory[2].lspb.dir;
 8005dee:	4b13      	ldr	r3, [pc, #76]	; (8005e3c <scaraFlowDuty+0x2a0>)
 8005df0:	f893 3680 	ldrb.w	r3, [r3, #1664]	; 0x680
 8005df4:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d
			dir3 = myDUTY.joint.trajectory[3].lspb.dir;
 8005df8:	4b10      	ldr	r3, [pc, #64]	; (8005e3c <scaraFlowDuty+0x2a0>)
 8005dfa:	f893 37d8 	ldrb.w	r3, [r3, #2008]	; 0x7d8
 8005dfe:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
			s0 = myDUTY.joint.trajectory[0].lspb.s_current;
 8005e02:	4b0e      	ldr	r3, [pc, #56]	; (8005e3c <scaraFlowDuty+0x2a0>)
 8005e04:	f503 6389 	add.w	r3, r3, #1096	; 0x448
 8005e08:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005e0c:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
			s1 = myDUTY.joint.trajectory[1].lspb.s_current;
 8005e10:	4b0a      	ldr	r3, [pc, #40]	; (8005e3c <scaraFlowDuty+0x2a0>)
 8005e12:	f503 63b4 	add.w	r3, r3, #1440	; 0x5a0
 8005e16:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005e1a:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
			s2 = myDUTY.joint.trajectory[2].lspb.s_current;
 8005e1e:	4b07      	ldr	r3, [pc, #28]	; (8005e3c <scaraFlowDuty+0x2a0>)
 8005e20:	f503 63df 	add.w	r3, r3, #1784	; 0x6f8
 8005e24:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005e28:	e9c7 3422 	strd	r3, r4, [r7, #136]	; 0x88
			s3 = myDUTY.joint.trajectory[3].lspb.s_current;
 8005e2c:	4b03      	ldr	r3, [pc, #12]	; (8005e3c <scaraFlowDuty+0x2a0>)
 8005e2e:	f503 6305 	add.w	r3, r3, #2128	; 0x850
 8005e32:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005e36:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
 8005e3a:	e06d      	b.n	8005f18 <scaraFlowDuty+0x37c>
 8005e3c:	20005338 	.word	0x20005338
 8005e40:	20005450 	.word	0x20005450
 8005e44:	200055a8 	.word	0x200055a8
 8005e48:	200054d0 	.word	0x200054d0
 8005e4c:	20005628 	.word	0x20005628
 8005e50:	20005348 	.word	0x20005348
 8005e54:	200053b8 	.word	0x200053b8
 8005e58:	20005708 	.word	0x20005708
 8005e5c:	20005860 	.word	0x20005860
 8005e60:	200059b8 	.word	0x200059b8
 8005e64:	20005b10 	.word	0x20005b10

			// SCURVE
		} else if ( DUTY_TRAJECTORY_SCURVE == myDUTY.joint.trajectory[0].trajectory_type) {
 8005e68:	4b89      	ldr	r3, [pc, #548]	; (8006090 <scaraFlowDuty+0x4f4>)
 8005e6a:	f893 33c8 	ldrb.w	r3, [r3, #968]	; 0x3c8
 8005e6e:	2b01      	cmp	r3, #1
 8005e70:	d150      	bne.n	8005f14 <scaraFlowDuty+0x378>
			status1 = scaraFLowScurve(&(myDUTY.joint.trajectory[0].scurve), time);
 8005e72:	ed97 0b02 	vldr	d0, [r7, #8]
 8005e76:	4887      	ldr	r0, [pc, #540]	; (8006094 <scaraFlowDuty+0x4f8>)
 8005e78:	f000 fbd2 	bl	8006620 <scaraFLowScurve>
 8005e7c:	4603      	mov	r3, r0
 8005e7e:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
			status2 = scaraFLowScurve(&(myDUTY.joint.trajectory[1].scurve), time);
 8005e82:	ed97 0b02 	vldr	d0, [r7, #8]
 8005e86:	4884      	ldr	r0, [pc, #528]	; (8006098 <scaraFlowDuty+0x4fc>)
 8005e88:	f000 fbca 	bl	8006620 <scaraFLowScurve>
 8005e8c:	4603      	mov	r3, r0
 8005e8e:	f887 30d6 	strb.w	r3, [r7, #214]	; 0xd6
			status3 = scaraFLowScurve(&(myDUTY.joint.trajectory[2].scurve), time);
 8005e92:	ed97 0b02 	vldr	d0, [r7, #8]
 8005e96:	4881      	ldr	r0, [pc, #516]	; (800609c <scaraFlowDuty+0x500>)
 8005e98:	f000 fbc2 	bl	8006620 <scaraFLowScurve>
 8005e9c:	4603      	mov	r3, r0
 8005e9e:	f887 30d5 	strb.w	r3, [r7, #213]	; 0xd5
			status4 = scaraFLowScurve(&(myDUTY.joint.trajectory[3].scurve), time);
 8005ea2:	ed97 0b02 	vldr	d0, [r7, #8]
 8005ea6:	487e      	ldr	r0, [pc, #504]	; (80060a0 <scaraFlowDuty+0x504>)
 8005ea8:	f000 fbba 	bl	8006620 <scaraFLowScurve>
 8005eac:	4603      	mov	r3, r0
 8005eae:	f887 30d4 	strb.w	r3, [r7, #212]	; 0xd4
			dir0 = myDUTY.joint.trajectory[0].scurve.dir;
 8005eb2:	4b77      	ldr	r3, [pc, #476]	; (8006090 <scaraFlowDuty+0x4f4>)
 8005eb4:	f893 3450 	ldrb.w	r3, [r3, #1104]	; 0x450
 8005eb8:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
			dir1 = myDUTY.joint.trajectory[1].scurve.dir;
 8005ebc:	4b74      	ldr	r3, [pc, #464]	; (8006090 <scaraFlowDuty+0x4f4>)
 8005ebe:	f893 35a8 	ldrb.w	r3, [r3, #1448]	; 0x5a8
 8005ec2:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e
			dir2 = myDUTY.joint.trajectory[2].scurve.dir;
 8005ec6:	4b72      	ldr	r3, [pc, #456]	; (8006090 <scaraFlowDuty+0x4f4>)
 8005ec8:	f893 3700 	ldrb.w	r3, [r3, #1792]	; 0x700
 8005ecc:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d
			dir3 = myDUTY.joint.trajectory[3].scurve.dir;
 8005ed0:	4b6f      	ldr	r3, [pc, #444]	; (8006090 <scaraFlowDuty+0x4f4>)
 8005ed2:	f893 3858 	ldrb.w	r3, [r3, #2136]	; 0x858
 8005ed6:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
			s0 = myDUTY.joint.trajectory[0].scurve.s_current;
 8005eda:	4b6d      	ldr	r3, [pc, #436]	; (8006090 <scaraFlowDuty+0x4f4>)
 8005edc:	f503 63a3 	add.w	r3, r3, #1304	; 0x518
 8005ee0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005ee4:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
			s1 = myDUTY.joint.trajectory[1].scurve.s_current;
 8005ee8:	4b69      	ldr	r3, [pc, #420]	; (8006090 <scaraFlowDuty+0x4f4>)
 8005eea:	f503 63ce 	add.w	r3, r3, #1648	; 0x670
 8005eee:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005ef2:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
			s2 = myDUTY.joint.trajectory[2].scurve.s_current;
 8005ef6:	4b66      	ldr	r3, [pc, #408]	; (8006090 <scaraFlowDuty+0x4f4>)
 8005ef8:	f503 63f9 	add.w	r3, r3, #1992	; 0x7c8
 8005efc:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005f00:	e9c7 3422 	strd	r3, r4, [r7, #136]	; 0x88
			s3 = myDUTY.joint.trajectory[3].scurve.s_current;
 8005f04:	4b62      	ldr	r3, [pc, #392]	; (8006090 <scaraFlowDuty+0x4f4>)
 8005f06:	f503 6312 	add.w	r3, r3, #2336	; 0x920
 8005f0a:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005f0e:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
 8005f12:	e001      	b.n	8005f18 <scaraFlowDuty+0x37c>
		} else {
			return SCARA_STATUS_ERROR_TRAJECTORY;
 8005f14:	2305      	movs	r3, #5
 8005f16:	e0b3      	b.n	8006080 <scaraFlowDuty+0x4e4>
		}
		// Check init status
		if ( SCARA_STATUS_OK != status1) {
 8005f18:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d002      	beq.n	8005f26 <scaraFlowDuty+0x38a>
			return status1;
 8005f20:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 8005f24:	e0ac      	b.n	8006080 <scaraFlowDuty+0x4e4>
		}
		if ( SCARA_STATUS_OK != status2) {
 8005f26:	f897 30d6 	ldrb.w	r3, [r7, #214]	; 0xd6
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d002      	beq.n	8005f34 <scaraFlowDuty+0x398>
			return status2;
 8005f2e:	f897 30d6 	ldrb.w	r3, [r7, #214]	; 0xd6
 8005f32:	e0a5      	b.n	8006080 <scaraFlowDuty+0x4e4>
		}
		if ( SCARA_STATUS_OK != status3) {
 8005f34:	f897 30d5 	ldrb.w	r3, [r7, #213]	; 0xd5
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d002      	beq.n	8005f42 <scaraFlowDuty+0x3a6>
			return status3;
 8005f3c:	f897 30d5 	ldrb.w	r3, [r7, #213]	; 0xd5
 8005f40:	e09e      	b.n	8006080 <scaraFlowDuty+0x4e4>
		}
		if ( SCARA_STATUS_OK != status4) {
 8005f42:	f897 30d4 	ldrb.w	r3, [r7, #212]	; 0xd4
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d002      	beq.n	8005f50 <scaraFlowDuty+0x3b4>
			return status4;
 8005f4a:	f897 30d4 	ldrb.w	r3, [r7, #212]	; 0xd4
 8005f4e:	e097      	b.n	8006080 <scaraFlowDuty+0x4e4>
		}

		positionCompute.Theta1 	= myDUTY.joint.theta1_start + s0*dir0;
 8005f50:	4b4f      	ldr	r3, [pc, #316]	; (8006090 <scaraFlowDuty+0x4f4>)
 8005f52:	f603 1328 	addw	r3, r3, #2344	; 0x928
 8005f56:	e9d3 4500 	ldrd	r4, r5, [r3]
 8005f5a:	f997 307f 	ldrsb.w	r3, [r7, #127]	; 0x7f
 8005f5e:	4618      	mov	r0, r3
 8005f60:	f7fa faf0 	bl	8000544 <__aeabi_i2d>
 8005f64:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 8005f68:	f7fa fb56 	bl	8000618 <__aeabi_dmul>
 8005f6c:	4602      	mov	r2, r0
 8005f6e:	460b      	mov	r3, r1
 8005f70:	4620      	mov	r0, r4
 8005f72:	4629      	mov	r1, r5
 8005f74:	f7fa f99a 	bl	80002ac <__adddf3>
 8005f78:	4603      	mov	r3, r0
 8005f7a:	460c      	mov	r4, r1
 8005f7c:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
		positionCompute.Theta2 	= myDUTY.joint.theta2_start + s1*dir1;
 8005f80:	4b43      	ldr	r3, [pc, #268]	; (8006090 <scaraFlowDuty+0x4f4>)
 8005f82:	f503 6313 	add.w	r3, r3, #2352	; 0x930
 8005f86:	e9d3 4500 	ldrd	r4, r5, [r3]
 8005f8a:	f997 307e 	ldrsb.w	r3, [r7, #126]	; 0x7e
 8005f8e:	4618      	mov	r0, r3
 8005f90:	f7fa fad8 	bl	8000544 <__aeabi_i2d>
 8005f94:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8005f98:	f7fa fb3e 	bl	8000618 <__aeabi_dmul>
 8005f9c:	4602      	mov	r2, r0
 8005f9e:	460b      	mov	r3, r1
 8005fa0:	4620      	mov	r0, r4
 8005fa2:	4629      	mov	r1, r5
 8005fa4:	f7fa f982 	bl	80002ac <__adddf3>
 8005fa8:	4603      	mov	r3, r0
 8005faa:	460c      	mov	r4, r1
 8005fac:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
		positionCompute.D3 		= myDUTY.joint.d3_start 	+ s2*dir2;
 8005fb0:	4b37      	ldr	r3, [pc, #220]	; (8006090 <scaraFlowDuty+0x4f4>)
 8005fb2:	f603 1338 	addw	r3, r3, #2360	; 0x938
 8005fb6:	e9d3 4500 	ldrd	r4, r5, [r3]
 8005fba:	f997 307d 	ldrsb.w	r3, [r7, #125]	; 0x7d
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	f7fa fac0 	bl	8000544 <__aeabi_i2d>
 8005fc4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8005fc8:	f7fa fb26 	bl	8000618 <__aeabi_dmul>
 8005fcc:	4602      	mov	r2, r0
 8005fce:	460b      	mov	r3, r1
 8005fd0:	4620      	mov	r0, r4
 8005fd2:	4629      	mov	r1, r5
 8005fd4:	f7fa f96a 	bl	80002ac <__adddf3>
 8005fd8:	4603      	mov	r3, r0
 8005fda:	460c      	mov	r4, r1
 8005fdc:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
		positionCompute.Theta4 	= myDUTY.joint.theta4_start + s3*dir3;
 8005fe0:	4b2b      	ldr	r3, [pc, #172]	; (8006090 <scaraFlowDuty+0x4f4>)
 8005fe2:	f503 6314 	add.w	r3, r3, #2368	; 0x940
 8005fe6:	e9d3 4500 	ldrd	r4, r5, [r3]
 8005fea:	f997 307c 	ldrsb.w	r3, [r7, #124]	; 0x7c
 8005fee:	4618      	mov	r0, r3
 8005ff0:	f7fa faa8 	bl	8000544 <__aeabi_i2d>
 8005ff4:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8005ff8:	f7fa fb0e 	bl	8000618 <__aeabi_dmul>
 8005ffc:	4602      	mov	r2, r0
 8005ffe:	460b      	mov	r3, r1
 8006000:	4620      	mov	r0, r4
 8006002:	4629      	mov	r1, r5
 8006004:	f7fa f952 	bl	80002ac <__adddf3>
 8006008:	4603      	mov	r3, r0
 800600a:	460c      	mov	r4, r1
 800600c:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
		positionCompute.total_time = myDUTY.time_total;
 8006010:	4b1f      	ldr	r3, [pc, #124]	; (8006090 <scaraFlowDuty+0x4f4>)
 8006012:	f603 1348 	addw	r3, r3, #2376	; 0x948
 8006016:	e9d3 3400 	ldrd	r3, r4, [r3]
 800601a:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
		positionCompute.t		= time;
 800601e:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8006022:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
		// Check workspace
		if( SCARA_STATUS_OK != scaraCheckWorkSpace4(positionCompute.Theta1,
 8006026:	ed97 7b16 	vldr	d7, [r7, #88]	; 0x58
 800602a:	ed97 6b18 	vldr	d6, [r7, #96]	; 0x60
 800602e:	ed97 5b1a 	vldr	d5, [r7, #104]	; 0x68
 8006032:	ed97 4b1c 	vldr	d4, [r7, #112]	; 0x70
 8006036:	eeb0 3a44 	vmov.f32	s6, s8
 800603a:	eef0 3a64 	vmov.f32	s7, s9
 800603e:	eeb0 2a45 	vmov.f32	s4, s10
 8006042:	eef0 2a65 	vmov.f32	s5, s11
 8006046:	eeb0 1a46 	vmov.f32	s2, s12
 800604a:	eef0 1a66 	vmov.f32	s3, s13
 800604e:	eeb0 0a47 	vmov.f32	s0, s14
 8006052:	eef0 0a67 	vmov.f32	s1, s15
 8006056:	f001 f9c7 	bl	80073e8 <scaraCheckWorkSpace4>
 800605a:	4603      	mov	r3, r0
 800605c:	2b00      	cmp	r3, #0
 800605e:	d001      	beq.n	8006064 <scaraFlowDuty+0x4c8>
							 	 	 	  positionCompute.Theta2,
										  positionCompute.D3,
										  positionCompute.Theta4)) {
			return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8006060:	2307      	movs	r3, #7
 8006062:	e00d      	b.n	8006080 <scaraFlowDuty+0x4e4>
		} else {
			memcpy(pos_Next, &positionCompute, sizeof(SCARA_PositionTypeDef));
 8006064:	f107 0310 	add.w	r3, r7, #16
 8006068:	2268      	movs	r2, #104	; 0x68
 800606a:	4619      	mov	r1, r3
 800606c:	6878      	ldr	r0, [r7, #4]
 800606e:	f00c fbbf 	bl	80127f0 <memcpy>
		}
		kinematicForward(pos_Next);
 8006072:	6878      	ldr	r0, [r7, #4]
 8006074:	f7fc fdac 	bl	8002bd0 <kinematicForward>
 8006078:	e001      	b.n	800607e <scaraFlowDuty+0x4e2>

	} else {
		return SCARA_STATUS_ERROR_SPACE;
 800607a:	2302      	movs	r3, #2
 800607c:	e000      	b.n	8006080 <scaraFlowDuty+0x4e4>
	}

	return SCARA_STATUS_OK;
 800607e:	2300      	movs	r3, #0
}
 8006080:	4618      	mov	r0, r3
 8006082:	37d8      	adds	r7, #216	; 0xd8
 8006084:	46bd      	mov	sp, r7
 8006086:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 800608a:	b002      	add	sp, #8
 800608c:	4770      	bx	lr
 800608e:	bf00      	nop
 8006090:	20005338 	.word	0x20005338
 8006094:	20005788 	.word	0x20005788
 8006098:	200058e0 	.word	0x200058e0
 800609c:	20005a38 	.word	0x20005a38
 80060a0:	20005b90 	.word	0x20005b90
 80060a4:	00000000 	.word	0x00000000

080060a8 <scaraFlowLine>:

/* Compute new x, y ,z corresponding to s */
SCARA_StatusTypeDef	scaraFlowLine		(Path_Line_TypeDef *line, double s) {
 80060a8:	b5b0      	push	{r4, r5, r7, lr}
 80060aa:	b084      	sub	sp, #16
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	60f8      	str	r0, [r7, #12]
 80060b0:	ed87 0b00 	vstr	d0, [r7]
	// Avoid div with 0
	if ( line->total_s > 0.01) {
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 80060ba:	a33d      	add	r3, pc, #244	; (adr r3, 80061b0 <scaraFlowLine+0x108>)
 80060bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060c0:	f7fa fd3a 	bl	8000b38 <__aeabi_dcmpgt>
 80060c4:	4603      	mov	r3, r0
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d05a      	beq.n	8006180 <scaraFlowLine+0xd8>
		line->x_current	 = line->x0 + line->denta_x*s/line->total_s;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	e9d3 4500 	ldrd	r4, r5, [r3]
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 80060d6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80060da:	f7fa fa9d 	bl	8000618 <__aeabi_dmul>
 80060de:	4602      	mov	r2, r0
 80060e0:	460b      	mov	r3, r1
 80060e2:	4610      	mov	r0, r2
 80060e4:	4619      	mov	r1, r3
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 80060ec:	f7fa fbbe 	bl	800086c <__aeabi_ddiv>
 80060f0:	4602      	mov	r2, r0
 80060f2:	460b      	mov	r3, r1
 80060f4:	4620      	mov	r0, r4
 80060f6:	4629      	mov	r1, r5
 80060f8:	f7fa f8d8 	bl	80002ac <__adddf3>
 80060fc:	4603      	mov	r3, r0
 80060fe:	460c      	mov	r4, r1
 8006100:	68fa      	ldr	r2, [r7, #12]
 8006102:	e9c2 3416 	strd	r3, r4, [r2, #88]	; 0x58
		line->y_current	 = line->y0 + line->denta_y*s/line->total_s;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8006112:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006116:	f7fa fa7f 	bl	8000618 <__aeabi_dmul>
 800611a:	4602      	mov	r2, r0
 800611c:	460b      	mov	r3, r1
 800611e:	4610      	mov	r0, r2
 8006120:	4619      	mov	r1, r3
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 8006128:	f7fa fba0 	bl	800086c <__aeabi_ddiv>
 800612c:	4602      	mov	r2, r0
 800612e:	460b      	mov	r3, r1
 8006130:	4620      	mov	r0, r4
 8006132:	4629      	mov	r1, r5
 8006134:	f7fa f8ba 	bl	80002ac <__adddf3>
 8006138:	4603      	mov	r3, r0
 800613a:	460c      	mov	r4, r1
 800613c:	68fa      	ldr	r2, [r7, #12]
 800613e:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60
		line->z_current	 = line->z0 + line->denta_z*s/line->total_s;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 800614e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006152:	f7fa fa61 	bl	8000618 <__aeabi_dmul>
 8006156:	4602      	mov	r2, r0
 8006158:	460b      	mov	r3, r1
 800615a:	4610      	mov	r0, r2
 800615c:	4619      	mov	r1, r3
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 8006164:	f7fa fb82 	bl	800086c <__aeabi_ddiv>
 8006168:	4602      	mov	r2, r0
 800616a:	460b      	mov	r3, r1
 800616c:	4620      	mov	r0, r4
 800616e:	4629      	mov	r1, r5
 8006170:	f7fa f89c 	bl	80002ac <__adddf3>
 8006174:	4603      	mov	r3, r0
 8006176:	460c      	mov	r4, r1
 8006178:	68fa      	ldr	r2, [r7, #12]
 800617a:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68
 800617e:	e011      	b.n	80061a4 <scaraFlowLine+0xfc>
	} else {
		line->x_current = line->x1;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 8006186:	68fa      	ldr	r2, [r7, #12]
 8006188:	e9c2 3416 	strd	r3, r4, [r2, #88]	; 0x58
		line->y_current = line->y1;
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	e9d3 3406 	ldrd	r3, r4, [r3, #24]
 8006192:	68fa      	ldr	r2, [r7, #12]
 8006194:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60
		line->z_current = line->z1;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	e9d3 340a 	ldrd	r3, r4, [r3, #40]	; 0x28
 800619e:	68fa      	ldr	r2, [r7, #12]
 80061a0:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68
	}

	return SCARA_STATUS_OK;
 80061a4:	2300      	movs	r3, #0
}
 80061a6:	4618      	mov	r0, r3
 80061a8:	3710      	adds	r7, #16
 80061aa:	46bd      	mov	sp, r7
 80061ac:	bdb0      	pop	{r4, r5, r7, pc}
 80061ae:	bf00      	nop
 80061b0:	47ae147b 	.word	0x47ae147b
 80061b4:	3f847ae1 	.word	0x3f847ae1

080061b8 <scaraFlowCircle>:

/* Compute new x, y ,z corresponding to s */
SCARA_StatusTypeDef	scaraFlowCircle		(Path_Circle_TypeDef *circle, double s) {
 80061b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80061bc:	b086      	sub	sp, #24
 80061be:	af00      	add	r7, sp, #0
 80061c0:	60f8      	str	r0, [r7, #12]
 80061c2:	ed87 0b00 	vstr	d0, [r7]
	double angle;
	angle = s/(circle->radius);
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 80061cc:	461a      	mov	r2, r3
 80061ce:	4623      	mov	r3, r4
 80061d0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80061d4:	f7fa fb4a 	bl	800086c <__aeabi_ddiv>
 80061d8:	4603      	mov	r3, r0
 80061da:	460c      	mov	r4, r1
 80061dc:	e9c7 3404 	strd	r3, r4, [r7, #16]
	circle->x_current = circle->xi + circle->radius*cos(circle->angle_start + circle->dir*angle);
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	e9d3 ab04 	ldrd	sl, fp, [r3, #16]
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	f993 3000 	ldrsb.w	r3, [r3]
 80061f8:	4618      	mov	r0, r3
 80061fa:	f7fa f9a3 	bl	8000544 <__aeabi_i2d>
 80061fe:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006202:	f7fa fa09 	bl	8000618 <__aeabi_dmul>
 8006206:	4602      	mov	r2, r0
 8006208:	460b      	mov	r3, r1
 800620a:	4650      	mov	r0, sl
 800620c:	4659      	mov	r1, fp
 800620e:	f7fa f84d 	bl	80002ac <__adddf3>
 8006212:	4602      	mov	r2, r0
 8006214:	460b      	mov	r3, r1
 8006216:	ec43 2b17 	vmov	d7, r2, r3
 800621a:	eeb0 0a47 	vmov.f32	s0, s14
 800621e:	eef0 0a67 	vmov.f32	s1, s15
 8006222:	f010 fd15 	bl	8016c50 <cos>
 8006226:	ec53 2b10 	vmov	r2, r3, d0
 800622a:	4640      	mov	r0, r8
 800622c:	4649      	mov	r1, r9
 800622e:	f7fa f9f3 	bl	8000618 <__aeabi_dmul>
 8006232:	4602      	mov	r2, r0
 8006234:	460b      	mov	r3, r1
 8006236:	4620      	mov	r0, r4
 8006238:	4629      	mov	r1, r5
 800623a:	f7fa f837 	bl	80002ac <__adddf3>
 800623e:	4603      	mov	r3, r0
 8006240:	460c      	mov	r4, r1
 8006242:	68fa      	ldr	r2, [r7, #12]
 8006244:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
	circle->y_current = circle->yi + circle->radius*sin(circle->angle_start + circle->dir*angle);
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	e9d3 4512 	ldrd	r4, r5, [r3, #72]	; 0x48
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	e9d3 ab04 	ldrd	sl, fp, [r3, #16]
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	f993 3000 	ldrsb.w	r3, [r3]
 8006260:	4618      	mov	r0, r3
 8006262:	f7fa f96f 	bl	8000544 <__aeabi_i2d>
 8006266:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800626a:	f7fa f9d5 	bl	8000618 <__aeabi_dmul>
 800626e:	4602      	mov	r2, r0
 8006270:	460b      	mov	r3, r1
 8006272:	4650      	mov	r0, sl
 8006274:	4659      	mov	r1, fp
 8006276:	f7fa f819 	bl	80002ac <__adddf3>
 800627a:	4602      	mov	r2, r0
 800627c:	460b      	mov	r3, r1
 800627e:	ec43 2b17 	vmov	d7, r2, r3
 8006282:	eeb0 0a47 	vmov.f32	s0, s14
 8006286:	eef0 0a67 	vmov.f32	s1, s15
 800628a:	f010 fd25 	bl	8016cd8 <sin>
 800628e:	ec53 2b10 	vmov	r2, r3, d0
 8006292:	4640      	mov	r0, r8
 8006294:	4649      	mov	r1, r9
 8006296:	f7fa f9bf 	bl	8000618 <__aeabi_dmul>
 800629a:	4602      	mov	r2, r0
 800629c:	460b      	mov	r3, r1
 800629e:	4620      	mov	r0, r4
 80062a0:	4629      	mov	r1, r5
 80062a2:	f7fa f803 	bl	80002ac <__adddf3>
 80062a6:	4603      	mov	r3, r0
 80062a8:	460c      	mov	r4, r1
 80062aa:	68fa      	ldr	r2, [r7, #12]
 80062ac:	e9c2 3420 	strd	r3, r4, [r2, #128]	; 0x80
	circle->z_current = circle->zi; // XY plane
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	e9d3 3418 	ldrd	r3, r4, [r3, #96]	; 0x60
 80062b6:	68fa      	ldr	r2, [r7, #12]
 80062b8:	e9c2 3422 	strd	r3, r4, [r2, #136]	; 0x88

	return SCARA_STATUS_OK;
 80062bc:	2300      	movs	r3, #0
}
 80062be:	4618      	mov	r0, r3
 80062c0:	3718      	adds	r7, #24
 80062c2:	46bd      	mov	sp, r7
 80062c4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080062c8 <scaraFlowLSPB>:

/* Compute new s corresponding to time */
SCARA_StatusTypeDef	scaraFlowLSPB		(Trajectory_LSPB_TypeDef *lspb, double time) {
 80062c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80062cc:	b08b      	sub	sp, #44	; 0x2c
 80062ce:	af00      	add	r7, sp, #0
 80062d0:	60f8      	str	r0, [r7, #12]
 80062d2:	ed87 0b00 	vstr	d0, [r7]
	double tf, td, ta;

	tf = lspb->Tf;
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 80062dc:	e9c7 2308 	strd	r2, r3, [r7, #32]
	td = lspb->Td;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 80062e6:	e9c7 2306 	strd	r2, r3, [r7, #24]
	ta = lspb->Ta;
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 80062f0:	e9c7 2304 	strd	r2, r3, [r7, #16]

	// Accelerate
	if ( 0.0f <= time && time <= ta) {
 80062f4:	f04f 0200 	mov.w	r2, #0
 80062f8:	f04f 0300 	mov.w	r3, #0
 80062fc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006300:	f7fa fc10 	bl	8000b24 <__aeabi_dcmpge>
 8006304:	4603      	mov	r3, r0
 8006306:	2b00      	cmp	r3, #0
 8006308:	d05b      	beq.n	80063c2 <scaraFlowLSPB+0xfa>
 800630a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800630e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006312:	f7fa fbfd 	bl	8000b10 <__aeabi_dcmple>
 8006316:	4603      	mov	r3, r0
 8006318:	2b00      	cmp	r3, #0
 800631a:	d052      	beq.n	80063c2 <scaraFlowLSPB+0xfa>
		lspb->a_current		=	lspb->a_design;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	e9d3 340c 	ldrd	r3, r4, [r3, #48]	; 0x30
 8006322:	68fa      	ldr	r2, [r7, #12]
 8006324:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68
		lspb->v_current		=	lspb->v0 + lspb->a_design*time;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8006334:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006338:	f7fa f96e 	bl	8000618 <__aeabi_dmul>
 800633c:	4602      	mov	r2, r0
 800633e:	460b      	mov	r3, r1
 8006340:	4620      	mov	r0, r4
 8006342:	4629      	mov	r1, r5
 8006344:	f7f9 ffb2 	bl	80002ac <__adddf3>
 8006348:	4603      	mov	r3, r0
 800634a:	460c      	mov	r4, r1
 800634c:	68fa      	ldr	r2, [r7, #12]
 800634e:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
		lspb->s_current		=	lspb->s0 + lspb->v0*time + 0.5*lspb->a_design*time*time;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 800635e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006362:	f7fa f959 	bl	8000618 <__aeabi_dmul>
 8006366:	4602      	mov	r2, r0
 8006368:	460b      	mov	r3, r1
 800636a:	4620      	mov	r0, r4
 800636c:	4629      	mov	r1, r5
 800636e:	f7f9 ff9d 	bl	80002ac <__adddf3>
 8006372:	4603      	mov	r3, r0
 8006374:	460c      	mov	r4, r1
 8006376:	4625      	mov	r5, r4
 8006378:	461c      	mov	r4, r3
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8006380:	f04f 0200 	mov.w	r2, #0
 8006384:	4ba5      	ldr	r3, [pc, #660]	; (800661c <scaraFlowLSPB+0x354>)
 8006386:	f7fa f947 	bl	8000618 <__aeabi_dmul>
 800638a:	4602      	mov	r2, r0
 800638c:	460b      	mov	r3, r1
 800638e:	4610      	mov	r0, r2
 8006390:	4619      	mov	r1, r3
 8006392:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006396:	f7fa f93f 	bl	8000618 <__aeabi_dmul>
 800639a:	4602      	mov	r2, r0
 800639c:	460b      	mov	r3, r1
 800639e:	4610      	mov	r0, r2
 80063a0:	4619      	mov	r1, r3
 80063a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80063a6:	f7fa f937 	bl	8000618 <__aeabi_dmul>
 80063aa:	4602      	mov	r2, r0
 80063ac:	460b      	mov	r3, r1
 80063ae:	4620      	mov	r0, r4
 80063b0:	4629      	mov	r1, r5
 80063b2:	f7f9 ff7b 	bl	80002ac <__adddf3>
 80063b6:	4603      	mov	r3, r0
 80063b8:	460c      	mov	r4, r1
 80063ba:	68fa      	ldr	r2, [r7, #12]
 80063bc:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
 80063c0:	e125      	b.n	800660e <scaraFlowLSPB+0x346>
	// Constant velocity
	} else if (ta <= time && time <= (tf - td)) {
 80063c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80063c6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80063ca:	f7fa fba1 	bl	8000b10 <__aeabi_dcmple>
 80063ce:	4603      	mov	r3, r0
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d05e      	beq.n	8006492 <scaraFlowLSPB+0x1ca>
 80063d4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80063d8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80063dc:	f7f9 ff64 	bl	80002a8 <__aeabi_dsub>
 80063e0:	4602      	mov	r2, r0
 80063e2:	460b      	mov	r3, r1
 80063e4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80063e8:	f7fa fb92 	bl	8000b10 <__aeabi_dcmple>
 80063ec:	4603      	mov	r3, r0
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d04f      	beq.n	8006492 <scaraFlowLSPB+0x1ca>
		lspb->a_current		=	0;
 80063f2:	68fa      	ldr	r2, [r7, #12]
 80063f4:	f04f 0300 	mov.w	r3, #0
 80063f8:	f04f 0400 	mov.w	r4, #0
 80063fc:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68
		lspb->v_current		=	lspb->v_lim;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	e9d3 340e 	ldrd	r3, r4, [r3, #56]	; 0x38
 8006406:	68fa      	ldr	r2, [r7, #12]
 8006408:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
		lspb->s_current		=	lspb->s0 + lspb->v0*ta/2 + lspb->v_lim*(time - ta/2);
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8006418:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800641c:	f7fa f8fc 	bl	8000618 <__aeabi_dmul>
 8006420:	4602      	mov	r2, r0
 8006422:	460b      	mov	r3, r1
 8006424:	4610      	mov	r0, r2
 8006426:	4619      	mov	r1, r3
 8006428:	f04f 0200 	mov.w	r2, #0
 800642c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006430:	f7fa fa1c 	bl	800086c <__aeabi_ddiv>
 8006434:	4602      	mov	r2, r0
 8006436:	460b      	mov	r3, r1
 8006438:	4620      	mov	r0, r4
 800643a:	4629      	mov	r1, r5
 800643c:	f7f9 ff36 	bl	80002ac <__adddf3>
 8006440:	4603      	mov	r3, r0
 8006442:	460c      	mov	r4, r1
 8006444:	4698      	mov	r8, r3
 8006446:	46a1      	mov	r9, r4
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 800644e:	f04f 0200 	mov.w	r2, #0
 8006452:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006456:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800645a:	f7fa fa07 	bl	800086c <__aeabi_ddiv>
 800645e:	4602      	mov	r2, r0
 8006460:	460b      	mov	r3, r1
 8006462:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006466:	f7f9 ff1f 	bl	80002a8 <__aeabi_dsub>
 800646a:	4602      	mov	r2, r0
 800646c:	460b      	mov	r3, r1
 800646e:	4620      	mov	r0, r4
 8006470:	4629      	mov	r1, r5
 8006472:	f7fa f8d1 	bl	8000618 <__aeabi_dmul>
 8006476:	4603      	mov	r3, r0
 8006478:	460c      	mov	r4, r1
 800647a:	461a      	mov	r2, r3
 800647c:	4623      	mov	r3, r4
 800647e:	4640      	mov	r0, r8
 8006480:	4649      	mov	r1, r9
 8006482:	f7f9 ff13 	bl	80002ac <__adddf3>
 8006486:	4603      	mov	r3, r0
 8006488:	460c      	mov	r4, r1
 800648a:	68fa      	ldr	r2, [r7, #12]
 800648c:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
 8006490:	e0bd      	b.n	800660e <scaraFlowLSPB+0x346>
	// Decelerate
	} else if ((tf - td) <= time && time <= tf) {
 8006492:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006496:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800649a:	f7f9 ff05 	bl	80002a8 <__aeabi_dsub>
 800649e:	4602      	mov	r2, r0
 80064a0:	460b      	mov	r3, r1
 80064a2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80064a6:	f7fa fb3d 	bl	8000b24 <__aeabi_dcmpge>
 80064aa:	4603      	mov	r3, r0
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	f000 809a 	beq.w	80065e6 <scaraFlowLSPB+0x31e>
 80064b2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80064b6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80064ba:	f7fa fb29 	bl	8000b10 <__aeabi_dcmple>
 80064be:	4603      	mov	r3, r0
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	f000 8090 	beq.w	80065e6 <scaraFlowLSPB+0x31e>
		lspb->a_current		=	-lspb->a_design;
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 80064cc:	4614      	mov	r4, r2
 80064ce:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	e9c3 451a 	strd	r4, r5, [r3, #104]	; 0x68
		lspb->v_current		=	lspb->v1 + lspb->a_design*(tf - time);
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	e9d3 890c 	ldrd	r8, r9, [r3, #48]	; 0x30
 80064e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80064e8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80064ec:	f7f9 fedc 	bl	80002a8 <__aeabi_dsub>
 80064f0:	4602      	mov	r2, r0
 80064f2:	460b      	mov	r3, r1
 80064f4:	4640      	mov	r0, r8
 80064f6:	4649      	mov	r1, r9
 80064f8:	f7fa f88e 	bl	8000618 <__aeabi_dmul>
 80064fc:	4602      	mov	r2, r0
 80064fe:	460b      	mov	r3, r1
 8006500:	4620      	mov	r0, r4
 8006502:	4629      	mov	r1, r5
 8006504:	f7f9 fed2 	bl	80002ac <__adddf3>
 8006508:	4603      	mov	r3, r0
 800650a:	460c      	mov	r4, r1
 800650c:	68fa      	ldr	r2, [r7, #12]
 800650e:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
		lspb->s_current		=	lspb->s1 - lspb->v1*(tf - time)
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	e9d3 8908 	ldrd	r8, r9, [r3, #32]
 800651e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006522:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8006526:	f7f9 febf 	bl	80002a8 <__aeabi_dsub>
 800652a:	4602      	mov	r2, r0
 800652c:	460b      	mov	r3, r1
 800652e:	4640      	mov	r0, r8
 8006530:	4649      	mov	r1, r9
 8006532:	f7fa f871 	bl	8000618 <__aeabi_dmul>
 8006536:	4602      	mov	r2, r0
 8006538:	460b      	mov	r3, r1
 800653a:	4620      	mov	r0, r4
 800653c:	4629      	mov	r1, r5
 800653e:	f7f9 feb3 	bl	80002a8 <__aeabi_dsub>
 8006542:	4603      	mov	r3, r0
 8006544:	460c      	mov	r4, r1
 8006546:	461d      	mov	r5, r3
 8006548:	4626      	mov	r6, r4
								- (lspb->v_lim - lspb->v1)*(tf - time)*(tf - time)/(2*td);
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	e9d3 3408 	ldrd	r3, r4, [r3, #32]
 8006556:	461a      	mov	r2, r3
 8006558:	4623      	mov	r3, r4
 800655a:	f7f9 fea5 	bl	80002a8 <__aeabi_dsub>
 800655e:	4603      	mov	r3, r0
 8006560:	460c      	mov	r4, r1
 8006562:	4698      	mov	r8, r3
 8006564:	46a1      	mov	r9, r4
 8006566:	e9d7 2300 	ldrd	r2, r3, [r7]
 800656a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800656e:	f7f9 fe9b 	bl	80002a8 <__aeabi_dsub>
 8006572:	4603      	mov	r3, r0
 8006574:	460c      	mov	r4, r1
 8006576:	461a      	mov	r2, r3
 8006578:	4623      	mov	r3, r4
 800657a:	4640      	mov	r0, r8
 800657c:	4649      	mov	r1, r9
 800657e:	f7fa f84b 	bl	8000618 <__aeabi_dmul>
 8006582:	4603      	mov	r3, r0
 8006584:	460c      	mov	r4, r1
 8006586:	4698      	mov	r8, r3
 8006588:	46a1      	mov	r9, r4
 800658a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800658e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8006592:	f7f9 fe89 	bl	80002a8 <__aeabi_dsub>
 8006596:	4603      	mov	r3, r0
 8006598:	460c      	mov	r4, r1
 800659a:	461a      	mov	r2, r3
 800659c:	4623      	mov	r3, r4
 800659e:	4640      	mov	r0, r8
 80065a0:	4649      	mov	r1, r9
 80065a2:	f7fa f839 	bl	8000618 <__aeabi_dmul>
 80065a6:	4603      	mov	r3, r0
 80065a8:	460c      	mov	r4, r1
 80065aa:	4698      	mov	r8, r3
 80065ac:	46a1      	mov	r9, r4
 80065ae:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80065b2:	4602      	mov	r2, r0
 80065b4:	460b      	mov	r3, r1
 80065b6:	f7f9 fe79 	bl	80002ac <__adddf3>
 80065ba:	4603      	mov	r3, r0
 80065bc:	460c      	mov	r4, r1
 80065be:	461a      	mov	r2, r3
 80065c0:	4623      	mov	r3, r4
 80065c2:	4640      	mov	r0, r8
 80065c4:	4649      	mov	r1, r9
 80065c6:	f7fa f951 	bl	800086c <__aeabi_ddiv>
 80065ca:	4603      	mov	r3, r0
 80065cc:	460c      	mov	r4, r1
 80065ce:	461a      	mov	r2, r3
 80065d0:	4623      	mov	r3, r4
 80065d2:	4628      	mov	r0, r5
 80065d4:	4631      	mov	r1, r6
 80065d6:	f7f9 fe67 	bl	80002a8 <__aeabi_dsub>
 80065da:	4603      	mov	r3, r0
 80065dc:	460c      	mov	r4, r1
		lspb->s_current		=	lspb->s1 - lspb->v1*(tf - time)
 80065de:	68fa      	ldr	r2, [r7, #12]
 80065e0:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
 80065e4:	e013      	b.n	800660e <scaraFlowLSPB+0x346>
	} else {
		lspb->a_current 	=	0;
 80065e6:	68fa      	ldr	r2, [r7, #12]
 80065e8:	f04f 0300 	mov.w	r3, #0
 80065ec:	f04f 0400 	mov.w	r4, #0
 80065f0:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68
		lspb->v_current		=	0;
 80065f4:	68fa      	ldr	r2, [r7, #12]
 80065f6:	f04f 0300 	mov.w	r3, #0
 80065fa:	f04f 0400 	mov.w	r4, #0
 80065fe:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70
		lspb->s_current		=	lspb->total_s;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	e9d3 3418 	ldrd	r3, r4, [r3, #96]	; 0x60
 8006608:	68fa      	ldr	r2, [r7, #12]
 800660a:	e9c2 341e 	strd	r3, r4, [r2, #120]	; 0x78
	}

	return SCARA_STATUS_OK;
 800660e:	2300      	movs	r3, #0
}
 8006610:	4618      	mov	r0, r3
 8006612:	372c      	adds	r7, #44	; 0x2c
 8006614:	46bd      	mov	sp, r7
 8006616:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800661a:	bf00      	nop
 800661c:	3fe00000 	.word	0x3fe00000

08006620 <scaraFLowScurve>:

/* Compute new s corresponding to time */
SCARA_StatusTypeDef	scaraFLowScurve		(Trajectory_Scurve_TypeDef *scurve, double time) {
 8006620:	b5b0      	push	{r4, r5, r7, lr}
 8006622:	b092      	sub	sp, #72	; 0x48
 8006624:	af00      	add	r7, sp, #0
 8006626:	6278      	str	r0, [r7, #36]	; 0x24
 8006628:	ed87 0b06 	vstr	d0, [r7, #24]
	double j_max, tm, tc, t;

	j_max = scurve->j_max;
 800662c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800662e:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 8006632:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	tm	  = scurve->Tm;
 8006636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006638:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 800663c:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	tc	  = scurve->Tc;
 8006640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006642:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	; 0x58
 8006646:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

	 // SCURVE 4 PHASE: tc = 0;
	 if ( 4 == scurve->num_of_phase) {
 800664a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800664c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006650:	2b04      	cmp	r3, #4
 8006652:	f040 8321 	bne.w	8006c98 <scaraFLowScurve+0x678>
		 // Phase 1
		 if ( (0.0f <= time) && ( time < tm)) {
 8006656:	f04f 0200 	mov.w	r2, #0
 800665a:	f04f 0300 	mov.w	r3, #0
 800665e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006662:	f7fa fa5f 	bl	8000b24 <__aeabi_dcmpge>
 8006666:	4603      	mov	r3, r0
 8006668:	2b00      	cmp	r3, #0
 800666a:	d059      	beq.n	8006720 <scaraFLowScurve+0x100>
 800666c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006670:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006674:	f7fa fa42 	bl	8000afc <__aeabi_dcmplt>
 8006678:	4603      	mov	r3, r0
 800667a:	2b00      	cmp	r3, #0
 800667c:	d050      	beq.n	8006720 <scaraFLowScurve+0x100>
			 t = time;
 800667e:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8006682:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
			 scurve->a_current 	= 	j_max*t;
 8006686:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800668a:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800668e:	f7f9 ffc3 	bl	8000618 <__aeabi_dmul>
 8006692:	4603      	mov	r3, r0
 8006694:	460c      	mov	r4, r1
 8006696:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006698:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
			 scurve->v_current	= 	0.5*j_max*t*t;
 800669c:	f04f 0200 	mov.w	r2, #0
 80066a0:	4b93      	ldr	r3, [pc, #588]	; (80068f0 <scaraFLowScurve+0x2d0>)
 80066a2:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80066a6:	f7f9 ffb7 	bl	8000618 <__aeabi_dmul>
 80066aa:	4603      	mov	r3, r0
 80066ac:	460c      	mov	r4, r1
 80066ae:	4618      	mov	r0, r3
 80066b0:	4621      	mov	r1, r4
 80066b2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80066b6:	f7f9 ffaf 	bl	8000618 <__aeabi_dmul>
 80066ba:	4603      	mov	r3, r0
 80066bc:	460c      	mov	r4, r1
 80066be:	4618      	mov	r0, r3
 80066c0:	4621      	mov	r1, r4
 80066c2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80066c6:	f7f9 ffa7 	bl	8000618 <__aeabi_dmul>
 80066ca:	4603      	mov	r3, r0
 80066cc:	460c      	mov	r4, r1
 80066ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80066d0:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
			 scurve->s_current 	= 	j_max*t*t*t/6;
 80066d4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80066d8:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80066dc:	f7f9 ff9c 	bl	8000618 <__aeabi_dmul>
 80066e0:	4603      	mov	r3, r0
 80066e2:	460c      	mov	r4, r1
 80066e4:	4618      	mov	r0, r3
 80066e6:	4621      	mov	r1, r4
 80066e8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80066ec:	f7f9 ff94 	bl	8000618 <__aeabi_dmul>
 80066f0:	4603      	mov	r3, r0
 80066f2:	460c      	mov	r4, r1
 80066f4:	4618      	mov	r0, r3
 80066f6:	4621      	mov	r1, r4
 80066f8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80066fc:	f7f9 ff8c 	bl	8000618 <__aeabi_dmul>
 8006700:	4603      	mov	r3, r0
 8006702:	460c      	mov	r4, r1
 8006704:	4618      	mov	r0, r3
 8006706:	4621      	mov	r1, r4
 8006708:	f04f 0200 	mov.w	r2, #0
 800670c:	4b79      	ldr	r3, [pc, #484]	; (80068f4 <scaraFLowScurve+0x2d4>)
 800670e:	f7fa f8ad 	bl	800086c <__aeabi_ddiv>
 8006712:	4603      	mov	r3, r0
 8006714:	460c      	mov	r4, r1
 8006716:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006718:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
 800671c:	f000 be56 	b.w	80073cc <scaraFLowScurve+0xdac>
		 // Phase 2
		 } else if ( (tm <= time) && ( time < (2*tm) ) ) {
 8006720:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006724:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8006728:	f7fa f9f2 	bl	8000b10 <__aeabi_dcmple>
 800672c:	4603      	mov	r3, r0
 800672e:	2b00      	cmp	r3, #0
 8006730:	f000 80e2 	beq.w	80068f8 <scaraFLowScurve+0x2d8>
 8006734:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8006738:	4602      	mov	r2, r0
 800673a:	460b      	mov	r3, r1
 800673c:	f7f9 fdb6 	bl	80002ac <__adddf3>
 8006740:	4603      	mov	r3, r0
 8006742:	460c      	mov	r4, r1
 8006744:	461a      	mov	r2, r3
 8006746:	4623      	mov	r3, r4
 8006748:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800674c:	f7fa f9d6 	bl	8000afc <__aeabi_dcmplt>
 8006750:	4603      	mov	r3, r0
 8006752:	2b00      	cmp	r3, #0
 8006754:	f000 80d0 	beq.w	80068f8 <scaraFLowScurve+0x2d8>
			 t = time - tm;
 8006758:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800675c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006760:	f7f9 fda2 	bl	80002a8 <__aeabi_dsub>
 8006764:	4603      	mov	r3, r0
 8006766:	460c      	mov	r4, r1
 8006768:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
			 scurve->a_current 	= 	j_max*tm - j_max*t;
 800676c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006770:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006774:	f7f9 ff50 	bl	8000618 <__aeabi_dmul>
 8006778:	4603      	mov	r3, r0
 800677a:	460c      	mov	r4, r1
 800677c:	4625      	mov	r5, r4
 800677e:	461c      	mov	r4, r3
 8006780:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006784:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006788:	f7f9 ff46 	bl	8000618 <__aeabi_dmul>
 800678c:	4602      	mov	r2, r0
 800678e:	460b      	mov	r3, r1
 8006790:	4620      	mov	r0, r4
 8006792:	4629      	mov	r1, r5
 8006794:	f7f9 fd88 	bl	80002a8 <__aeabi_dsub>
 8006798:	4603      	mov	r3, r0
 800679a:	460c      	mov	r4, r1
 800679c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800679e:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
			 scurve->v_current 	= 	scurve->v_1 + j_max*tm*t - 0.5*j_max*t*t;
 80067a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067a4:	e9d3 451e 	ldrd	r4, r5, [r3, #120]	; 0x78
 80067a8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80067ac:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80067b0:	f7f9 ff32 	bl	8000618 <__aeabi_dmul>
 80067b4:	4602      	mov	r2, r0
 80067b6:	460b      	mov	r3, r1
 80067b8:	4610      	mov	r0, r2
 80067ba:	4619      	mov	r1, r3
 80067bc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80067c0:	f7f9 ff2a 	bl	8000618 <__aeabi_dmul>
 80067c4:	4602      	mov	r2, r0
 80067c6:	460b      	mov	r3, r1
 80067c8:	4620      	mov	r0, r4
 80067ca:	4629      	mov	r1, r5
 80067cc:	f7f9 fd6e 	bl	80002ac <__adddf3>
 80067d0:	4603      	mov	r3, r0
 80067d2:	460c      	mov	r4, r1
 80067d4:	4625      	mov	r5, r4
 80067d6:	461c      	mov	r4, r3
 80067d8:	f04f 0200 	mov.w	r2, #0
 80067dc:	4b44      	ldr	r3, [pc, #272]	; (80068f0 <scaraFLowScurve+0x2d0>)
 80067de:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80067e2:	f7f9 ff19 	bl	8000618 <__aeabi_dmul>
 80067e6:	4602      	mov	r2, r0
 80067e8:	460b      	mov	r3, r1
 80067ea:	4610      	mov	r0, r2
 80067ec:	4619      	mov	r1, r3
 80067ee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80067f2:	f7f9 ff11 	bl	8000618 <__aeabi_dmul>
 80067f6:	4602      	mov	r2, r0
 80067f8:	460b      	mov	r3, r1
 80067fa:	4610      	mov	r0, r2
 80067fc:	4619      	mov	r1, r3
 80067fe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006802:	f7f9 ff09 	bl	8000618 <__aeabi_dmul>
 8006806:	4602      	mov	r2, r0
 8006808:	460b      	mov	r3, r1
 800680a:	4620      	mov	r0, r4
 800680c:	4629      	mov	r1, r5
 800680e:	f7f9 fd4b 	bl	80002a8 <__aeabi_dsub>
 8006812:	4603      	mov	r3, r0
 8006814:	460c      	mov	r4, r1
 8006816:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006818:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
			 scurve->s_current 	=	scurve->s_1 + scurve->v_1*t + 0.5*j_max*tm*t*t - j_max*t*t*t/6;
 800681c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800681e:	e9d3 4520 	ldrd	r4, r5, [r3, #128]	; 0x80
 8006822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006824:	e9d3 011e 	ldrd	r0, r1, [r3, #120]	; 0x78
 8006828:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800682c:	f7f9 fef4 	bl	8000618 <__aeabi_dmul>
 8006830:	4602      	mov	r2, r0
 8006832:	460b      	mov	r3, r1
 8006834:	4620      	mov	r0, r4
 8006836:	4629      	mov	r1, r5
 8006838:	f7f9 fd38 	bl	80002ac <__adddf3>
 800683c:	4603      	mov	r3, r0
 800683e:	460c      	mov	r4, r1
 8006840:	4625      	mov	r5, r4
 8006842:	461c      	mov	r4, r3
 8006844:	f04f 0200 	mov.w	r2, #0
 8006848:	4b29      	ldr	r3, [pc, #164]	; (80068f0 <scaraFLowScurve+0x2d0>)
 800684a:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800684e:	f7f9 fee3 	bl	8000618 <__aeabi_dmul>
 8006852:	4602      	mov	r2, r0
 8006854:	460b      	mov	r3, r1
 8006856:	4610      	mov	r0, r2
 8006858:	4619      	mov	r1, r3
 800685a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800685e:	f7f9 fedb 	bl	8000618 <__aeabi_dmul>
 8006862:	4602      	mov	r2, r0
 8006864:	460b      	mov	r3, r1
 8006866:	4610      	mov	r0, r2
 8006868:	4619      	mov	r1, r3
 800686a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800686e:	f7f9 fed3 	bl	8000618 <__aeabi_dmul>
 8006872:	4602      	mov	r2, r0
 8006874:	460b      	mov	r3, r1
 8006876:	4610      	mov	r0, r2
 8006878:	4619      	mov	r1, r3
 800687a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800687e:	f7f9 fecb 	bl	8000618 <__aeabi_dmul>
 8006882:	4602      	mov	r2, r0
 8006884:	460b      	mov	r3, r1
 8006886:	4620      	mov	r0, r4
 8006888:	4629      	mov	r1, r5
 800688a:	f7f9 fd0f 	bl	80002ac <__adddf3>
 800688e:	4603      	mov	r3, r0
 8006890:	460c      	mov	r4, r1
 8006892:	4625      	mov	r5, r4
 8006894:	461c      	mov	r4, r3
 8006896:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800689a:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800689e:	f7f9 febb 	bl	8000618 <__aeabi_dmul>
 80068a2:	4602      	mov	r2, r0
 80068a4:	460b      	mov	r3, r1
 80068a6:	4610      	mov	r0, r2
 80068a8:	4619      	mov	r1, r3
 80068aa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80068ae:	f7f9 feb3 	bl	8000618 <__aeabi_dmul>
 80068b2:	4602      	mov	r2, r0
 80068b4:	460b      	mov	r3, r1
 80068b6:	4610      	mov	r0, r2
 80068b8:	4619      	mov	r1, r3
 80068ba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80068be:	f7f9 feab 	bl	8000618 <__aeabi_dmul>
 80068c2:	4602      	mov	r2, r0
 80068c4:	460b      	mov	r3, r1
 80068c6:	4610      	mov	r0, r2
 80068c8:	4619      	mov	r1, r3
 80068ca:	f04f 0200 	mov.w	r2, #0
 80068ce:	4b09      	ldr	r3, [pc, #36]	; (80068f4 <scaraFLowScurve+0x2d4>)
 80068d0:	f7f9 ffcc 	bl	800086c <__aeabi_ddiv>
 80068d4:	4602      	mov	r2, r0
 80068d6:	460b      	mov	r3, r1
 80068d8:	4620      	mov	r0, r4
 80068da:	4629      	mov	r1, r5
 80068dc:	f7f9 fce4 	bl	80002a8 <__aeabi_dsub>
 80068e0:	4603      	mov	r3, r0
 80068e2:	460c      	mov	r4, r1
 80068e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068e6:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
 80068ea:	f000 bd6f 	b.w	80073cc <scaraFLowScurve+0xdac>
 80068ee:	bf00      	nop
 80068f0:	3fe00000 	.word	0x3fe00000
 80068f4:	40180000 	.word	0x40180000
		 // Phase 3: does not exist
		 // Phase 4
		 } else if ( ((2*tm) <= time) && ( time < (3*tm)) ) {
 80068f8:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80068fc:	4602      	mov	r2, r0
 80068fe:	460b      	mov	r3, r1
 8006900:	f7f9 fcd4 	bl	80002ac <__adddf3>
 8006904:	4603      	mov	r3, r0
 8006906:	460c      	mov	r4, r1
 8006908:	461a      	mov	r2, r3
 800690a:	4623      	mov	r3, r4
 800690c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006910:	f7fa f908 	bl	8000b24 <__aeabi_dcmpge>
 8006914:	4603      	mov	r3, r0
 8006916:	2b00      	cmp	r3, #0
 8006918:	f000 80a2 	beq.w	8006a60 <scaraFLowScurve+0x440>
 800691c:	f04f 0200 	mov.w	r2, #0
 8006920:	4b4c      	ldr	r3, [pc, #304]	; (8006a54 <scaraFLowScurve+0x434>)
 8006922:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8006926:	f7f9 fe77 	bl	8000618 <__aeabi_dmul>
 800692a:	4603      	mov	r3, r0
 800692c:	460c      	mov	r4, r1
 800692e:	461a      	mov	r2, r3
 8006930:	4623      	mov	r3, r4
 8006932:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006936:	f7fa f8e1 	bl	8000afc <__aeabi_dcmplt>
 800693a:	4603      	mov	r3, r0
 800693c:	2b00      	cmp	r3, #0
 800693e:	f000 808f 	beq.w	8006a60 <scaraFLowScurve+0x440>
			 t = time - 2*tm;
 8006942:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8006946:	4602      	mov	r2, r0
 8006948:	460b      	mov	r3, r1
 800694a:	f7f9 fcaf 	bl	80002ac <__adddf3>
 800694e:	4603      	mov	r3, r0
 8006950:	460c      	mov	r4, r1
 8006952:	461a      	mov	r2, r3
 8006954:	4623      	mov	r3, r4
 8006956:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800695a:	f7f9 fca5 	bl	80002a8 <__aeabi_dsub>
 800695e:	4603      	mov	r3, r0
 8006960:	460c      	mov	r4, r1
 8006962:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
			 scurve->a_current 	=	-j_max*t;
 8006966:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006968:	613b      	str	r3, [r7, #16]
 800696a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800696c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8006970:	617b      	str	r3, [r7, #20]
 8006972:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006976:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800697a:	f7f9 fe4d 	bl	8000618 <__aeabi_dmul>
 800697e:	4603      	mov	r3, r0
 8006980:	460c      	mov	r4, r1
 8006982:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006984:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
			 scurve->v_current	=	scurve->v_2 - 0.5*j_max*t*t;
 8006988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800698a:	e9d3 4522 	ldrd	r4, r5, [r3, #136]	; 0x88
 800698e:	f04f 0200 	mov.w	r2, #0
 8006992:	4b31      	ldr	r3, [pc, #196]	; (8006a58 <scaraFLowScurve+0x438>)
 8006994:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006998:	f7f9 fe3e 	bl	8000618 <__aeabi_dmul>
 800699c:	4602      	mov	r2, r0
 800699e:	460b      	mov	r3, r1
 80069a0:	4610      	mov	r0, r2
 80069a2:	4619      	mov	r1, r3
 80069a4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80069a8:	f7f9 fe36 	bl	8000618 <__aeabi_dmul>
 80069ac:	4602      	mov	r2, r0
 80069ae:	460b      	mov	r3, r1
 80069b0:	4610      	mov	r0, r2
 80069b2:	4619      	mov	r1, r3
 80069b4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80069b8:	f7f9 fe2e 	bl	8000618 <__aeabi_dmul>
 80069bc:	4602      	mov	r2, r0
 80069be:	460b      	mov	r3, r1
 80069c0:	4620      	mov	r0, r4
 80069c2:	4629      	mov	r1, r5
 80069c4:	f7f9 fc70 	bl	80002a8 <__aeabi_dsub>
 80069c8:	4603      	mov	r3, r0
 80069ca:	460c      	mov	r4, r1
 80069cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80069ce:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
			 scurve->s_current	=	scurve->s_2 + scurve->v_2*t - j_max*t*t*t/6;
 80069d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069d4:	e9d3 4524 	ldrd	r4, r5, [r3, #144]	; 0x90
 80069d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069da:	e9d3 0122 	ldrd	r0, r1, [r3, #136]	; 0x88
 80069de:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80069e2:	f7f9 fe19 	bl	8000618 <__aeabi_dmul>
 80069e6:	4602      	mov	r2, r0
 80069e8:	460b      	mov	r3, r1
 80069ea:	4620      	mov	r0, r4
 80069ec:	4629      	mov	r1, r5
 80069ee:	f7f9 fc5d 	bl	80002ac <__adddf3>
 80069f2:	4603      	mov	r3, r0
 80069f4:	460c      	mov	r4, r1
 80069f6:	4625      	mov	r5, r4
 80069f8:	461c      	mov	r4, r3
 80069fa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80069fe:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006a02:	f7f9 fe09 	bl	8000618 <__aeabi_dmul>
 8006a06:	4602      	mov	r2, r0
 8006a08:	460b      	mov	r3, r1
 8006a0a:	4610      	mov	r0, r2
 8006a0c:	4619      	mov	r1, r3
 8006a0e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006a12:	f7f9 fe01 	bl	8000618 <__aeabi_dmul>
 8006a16:	4602      	mov	r2, r0
 8006a18:	460b      	mov	r3, r1
 8006a1a:	4610      	mov	r0, r2
 8006a1c:	4619      	mov	r1, r3
 8006a1e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006a22:	f7f9 fdf9 	bl	8000618 <__aeabi_dmul>
 8006a26:	4602      	mov	r2, r0
 8006a28:	460b      	mov	r3, r1
 8006a2a:	4610      	mov	r0, r2
 8006a2c:	4619      	mov	r1, r3
 8006a2e:	f04f 0200 	mov.w	r2, #0
 8006a32:	4b0a      	ldr	r3, [pc, #40]	; (8006a5c <scaraFLowScurve+0x43c>)
 8006a34:	f7f9 ff1a 	bl	800086c <__aeabi_ddiv>
 8006a38:	4602      	mov	r2, r0
 8006a3a:	460b      	mov	r3, r1
 8006a3c:	4620      	mov	r0, r4
 8006a3e:	4629      	mov	r1, r5
 8006a40:	f7f9 fc32 	bl	80002a8 <__aeabi_dsub>
 8006a44:	4603      	mov	r3, r0
 8006a46:	460c      	mov	r4, r1
 8006a48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a4a:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
 8006a4e:	f000 bcbd 	b.w	80073cc <scaraFLowScurve+0xdac>
 8006a52:	bf00      	nop
 8006a54:	40080000 	.word	0x40080000
 8006a58:	3fe00000 	.word	0x3fe00000
 8006a5c:	40180000 	.word	0x40180000
		 // Phase 5
		 } else if ( ((3*tm) <= time) && ( time < (4*tm)) ) {
 8006a60:	f04f 0200 	mov.w	r2, #0
 8006a64:	4b88      	ldr	r3, [pc, #544]	; (8006c88 <scaraFLowScurve+0x668>)
 8006a66:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8006a6a:	f7f9 fdd5 	bl	8000618 <__aeabi_dmul>
 8006a6e:	4603      	mov	r3, r0
 8006a70:	460c      	mov	r4, r1
 8006a72:	461a      	mov	r2, r3
 8006a74:	4623      	mov	r3, r4
 8006a76:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006a7a:	f7fa f853 	bl	8000b24 <__aeabi_dcmpge>
 8006a7e:	4603      	mov	r3, r0
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	f000 80ec 	beq.w	8006c5e <scaraFLowScurve+0x63e>
 8006a86:	f04f 0200 	mov.w	r2, #0
 8006a8a:	4b80      	ldr	r3, [pc, #512]	; (8006c8c <scaraFLowScurve+0x66c>)
 8006a8c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8006a90:	f7f9 fdc2 	bl	8000618 <__aeabi_dmul>
 8006a94:	4603      	mov	r3, r0
 8006a96:	460c      	mov	r4, r1
 8006a98:	461a      	mov	r2, r3
 8006a9a:	4623      	mov	r3, r4
 8006a9c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006aa0:	f7fa f82c 	bl	8000afc <__aeabi_dcmplt>
 8006aa4:	4603      	mov	r3, r0
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	f000 80d9 	beq.w	8006c5e <scaraFLowScurve+0x63e>
			 t = time - 3*tm;
 8006aac:	f04f 0200 	mov.w	r2, #0
 8006ab0:	4b75      	ldr	r3, [pc, #468]	; (8006c88 <scaraFLowScurve+0x668>)
 8006ab2:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8006ab6:	f7f9 fdaf 	bl	8000618 <__aeabi_dmul>
 8006aba:	4603      	mov	r3, r0
 8006abc:	460c      	mov	r4, r1
 8006abe:	461a      	mov	r2, r3
 8006ac0:	4623      	mov	r3, r4
 8006ac2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006ac6:	f7f9 fbef 	bl	80002a8 <__aeabi_dsub>
 8006aca:	4603      	mov	r3, r0
 8006acc:	460c      	mov	r4, r1
 8006ace:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
			 scurve->a_current	=	-j_max*tm + j_max*t;
 8006ad2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006ad4:	60bb      	str	r3, [r7, #8]
 8006ad6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006ad8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8006adc:	60fb      	str	r3, [r7, #12]
 8006ade:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006ae2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006ae6:	f7f9 fd97 	bl	8000618 <__aeabi_dmul>
 8006aea:	4603      	mov	r3, r0
 8006aec:	460c      	mov	r4, r1
 8006aee:	4625      	mov	r5, r4
 8006af0:	461c      	mov	r4, r3
 8006af2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006af6:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006afa:	f7f9 fd8d 	bl	8000618 <__aeabi_dmul>
 8006afe:	4602      	mov	r2, r0
 8006b00:	460b      	mov	r3, r1
 8006b02:	4620      	mov	r0, r4
 8006b04:	4629      	mov	r1, r5
 8006b06:	f7f9 fbd1 	bl	80002ac <__adddf3>
 8006b0a:	4603      	mov	r3, r0
 8006b0c:	460c      	mov	r4, r1
 8006b0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b10:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
			 scurve->v_current	=	scurve->v_4 - j_max*tm*t + 0.5*j_max*t*t;
 8006b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b16:	e9d3 452a 	ldrd	r4, r5, [r3, #168]	; 0xa8
 8006b1a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006b1e:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006b22:	f7f9 fd79 	bl	8000618 <__aeabi_dmul>
 8006b26:	4602      	mov	r2, r0
 8006b28:	460b      	mov	r3, r1
 8006b2a:	4610      	mov	r0, r2
 8006b2c:	4619      	mov	r1, r3
 8006b2e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006b32:	f7f9 fd71 	bl	8000618 <__aeabi_dmul>
 8006b36:	4602      	mov	r2, r0
 8006b38:	460b      	mov	r3, r1
 8006b3a:	4620      	mov	r0, r4
 8006b3c:	4629      	mov	r1, r5
 8006b3e:	f7f9 fbb3 	bl	80002a8 <__aeabi_dsub>
 8006b42:	4603      	mov	r3, r0
 8006b44:	460c      	mov	r4, r1
 8006b46:	4625      	mov	r5, r4
 8006b48:	461c      	mov	r4, r3
 8006b4a:	f04f 0200 	mov.w	r2, #0
 8006b4e:	4b50      	ldr	r3, [pc, #320]	; (8006c90 <scaraFLowScurve+0x670>)
 8006b50:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006b54:	f7f9 fd60 	bl	8000618 <__aeabi_dmul>
 8006b58:	4602      	mov	r2, r0
 8006b5a:	460b      	mov	r3, r1
 8006b5c:	4610      	mov	r0, r2
 8006b5e:	4619      	mov	r1, r3
 8006b60:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006b64:	f7f9 fd58 	bl	8000618 <__aeabi_dmul>
 8006b68:	4602      	mov	r2, r0
 8006b6a:	460b      	mov	r3, r1
 8006b6c:	4610      	mov	r0, r2
 8006b6e:	4619      	mov	r1, r3
 8006b70:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006b74:	f7f9 fd50 	bl	8000618 <__aeabi_dmul>
 8006b78:	4602      	mov	r2, r0
 8006b7a:	460b      	mov	r3, r1
 8006b7c:	4620      	mov	r0, r4
 8006b7e:	4629      	mov	r1, r5
 8006b80:	f7f9 fb94 	bl	80002ac <__adddf3>
 8006b84:	4603      	mov	r3, r0
 8006b86:	460c      	mov	r4, r1
 8006b88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b8a:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
			 scurve->s_current	=	scurve->s_4 + scurve->v_4*t
 8006b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b90:	e9d3 452c 	ldrd	r4, r5, [r3, #176]	; 0xb0
 8006b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b96:	e9d3 012a 	ldrd	r0, r1, [r3, #168]	; 0xa8
 8006b9a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006b9e:	f7f9 fd3b 	bl	8000618 <__aeabi_dmul>
 8006ba2:	4602      	mov	r2, r0
 8006ba4:	460b      	mov	r3, r1
 8006ba6:	4620      	mov	r0, r4
 8006ba8:	4629      	mov	r1, r5
 8006baa:	f7f9 fb7f 	bl	80002ac <__adddf3>
 8006bae:	4603      	mov	r3, r0
 8006bb0:	460c      	mov	r4, r1
 8006bb2:	4625      	mov	r5, r4
 8006bb4:	461c      	mov	r4, r3
									- 0.5*j_max*tm*t*t
 8006bb6:	f04f 0200 	mov.w	r2, #0
 8006bba:	4b35      	ldr	r3, [pc, #212]	; (8006c90 <scaraFLowScurve+0x670>)
 8006bbc:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006bc0:	f7f9 fd2a 	bl	8000618 <__aeabi_dmul>
 8006bc4:	4602      	mov	r2, r0
 8006bc6:	460b      	mov	r3, r1
 8006bc8:	4610      	mov	r0, r2
 8006bca:	4619      	mov	r1, r3
 8006bcc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006bd0:	f7f9 fd22 	bl	8000618 <__aeabi_dmul>
 8006bd4:	4602      	mov	r2, r0
 8006bd6:	460b      	mov	r3, r1
 8006bd8:	4610      	mov	r0, r2
 8006bda:	4619      	mov	r1, r3
 8006bdc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006be0:	f7f9 fd1a 	bl	8000618 <__aeabi_dmul>
 8006be4:	4602      	mov	r2, r0
 8006be6:	460b      	mov	r3, r1
 8006be8:	4610      	mov	r0, r2
 8006bea:	4619      	mov	r1, r3
 8006bec:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006bf0:	f7f9 fd12 	bl	8000618 <__aeabi_dmul>
 8006bf4:	4602      	mov	r2, r0
 8006bf6:	460b      	mov	r3, r1
 8006bf8:	4620      	mov	r0, r4
 8006bfa:	4629      	mov	r1, r5
 8006bfc:	f7f9 fb54 	bl	80002a8 <__aeabi_dsub>
 8006c00:	4603      	mov	r3, r0
 8006c02:	460c      	mov	r4, r1
 8006c04:	4625      	mov	r5, r4
 8006c06:	461c      	mov	r4, r3
									+ j_max*t*t*t/6;
 8006c08:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006c0c:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006c10:	f7f9 fd02 	bl	8000618 <__aeabi_dmul>
 8006c14:	4602      	mov	r2, r0
 8006c16:	460b      	mov	r3, r1
 8006c18:	4610      	mov	r0, r2
 8006c1a:	4619      	mov	r1, r3
 8006c1c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006c20:	f7f9 fcfa 	bl	8000618 <__aeabi_dmul>
 8006c24:	4602      	mov	r2, r0
 8006c26:	460b      	mov	r3, r1
 8006c28:	4610      	mov	r0, r2
 8006c2a:	4619      	mov	r1, r3
 8006c2c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006c30:	f7f9 fcf2 	bl	8000618 <__aeabi_dmul>
 8006c34:	4602      	mov	r2, r0
 8006c36:	460b      	mov	r3, r1
 8006c38:	4610      	mov	r0, r2
 8006c3a:	4619      	mov	r1, r3
 8006c3c:	f04f 0200 	mov.w	r2, #0
 8006c40:	4b14      	ldr	r3, [pc, #80]	; (8006c94 <scaraFLowScurve+0x674>)
 8006c42:	f7f9 fe13 	bl	800086c <__aeabi_ddiv>
 8006c46:	4602      	mov	r2, r0
 8006c48:	460b      	mov	r3, r1
 8006c4a:	4620      	mov	r0, r4
 8006c4c:	4629      	mov	r1, r5
 8006c4e:	f7f9 fb2d 	bl	80002ac <__adddf3>
 8006c52:	4603      	mov	r3, r0
 8006c54:	460c      	mov	r4, r1
			 scurve->s_current	=	scurve->s_4 + scurve->v_4*t
 8006c56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c58:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
 8006c5c:	e3b6      	b.n	80073cc <scaraFLowScurve+0xdac>
		 } else {
			 scurve->a_current = 0;
 8006c5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c60:	f04f 0300 	mov.w	r3, #0
 8006c64:	f04f 0400 	mov.w	r4, #0
 8006c68:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
			 scurve->v_current = 0;
 8006c6c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c6e:	f04f 0300 	mov.w	r3, #0
 8006c72:	f04f 0400 	mov.w	r4, #0
 8006c76:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
			 scurve->s_current = scurve->total_s;
 8006c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c7c:	e9d3 341c 	ldrd	r3, r4, [r3, #112]	; 0x70
 8006c80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c82:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
 8006c86:	e3a1      	b.n	80073cc <scaraFLowScurve+0xdac>
 8006c88:	40080000 	.word	0x40080000
 8006c8c:	40100000 	.word	0x40100000
 8006c90:	3fe00000 	.word	0x3fe00000
 8006c94:	40180000 	.word	0x40180000
		 }

	 // SCURVE 5 PHASE: tc > 0
	 } else if ( 5 == scurve->num_of_phase) {
 8006c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c9a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006c9e:	2b05      	cmp	r3, #5
 8006ca0:	f040 8392 	bne.w	80073c8 <scaraFLowScurve+0xda8>
		 // Phase 1
		 if ( (0 <= time) && ( time < tm)) {
 8006ca4:	f04f 0200 	mov.w	r2, #0
 8006ca8:	f04f 0300 	mov.w	r3, #0
 8006cac:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006cb0:	f7f9 ff38 	bl	8000b24 <__aeabi_dcmpge>
 8006cb4:	4603      	mov	r3, r0
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d058      	beq.n	8006d6c <scaraFLowScurve+0x74c>
 8006cba:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006cbe:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006cc2:	f7f9 ff1b 	bl	8000afc <__aeabi_dcmplt>
 8006cc6:	4603      	mov	r3, r0
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d04f      	beq.n	8006d6c <scaraFLowScurve+0x74c>
			 t = time;
 8006ccc:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8006cd0:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
			 scurve->a_current 	= 	j_max*t;
 8006cd4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006cd8:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006cdc:	f7f9 fc9c 	bl	8000618 <__aeabi_dmul>
 8006ce0:	4603      	mov	r3, r0
 8006ce2:	460c      	mov	r4, r1
 8006ce4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ce6:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
			 scurve->v_current	= 	0.5*j_max*t*t;
 8006cea:	f04f 0200 	mov.w	r2, #0
 8006cee:	4b91      	ldr	r3, [pc, #580]	; (8006f34 <scaraFLowScurve+0x914>)
 8006cf0:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006cf4:	f7f9 fc90 	bl	8000618 <__aeabi_dmul>
 8006cf8:	4603      	mov	r3, r0
 8006cfa:	460c      	mov	r4, r1
 8006cfc:	4618      	mov	r0, r3
 8006cfe:	4621      	mov	r1, r4
 8006d00:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006d04:	f7f9 fc88 	bl	8000618 <__aeabi_dmul>
 8006d08:	4603      	mov	r3, r0
 8006d0a:	460c      	mov	r4, r1
 8006d0c:	4618      	mov	r0, r3
 8006d0e:	4621      	mov	r1, r4
 8006d10:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006d14:	f7f9 fc80 	bl	8000618 <__aeabi_dmul>
 8006d18:	4603      	mov	r3, r0
 8006d1a:	460c      	mov	r4, r1
 8006d1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d1e:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
			 scurve->s_current 	= 	j_max*t*t*t/6;
 8006d22:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006d26:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006d2a:	f7f9 fc75 	bl	8000618 <__aeabi_dmul>
 8006d2e:	4603      	mov	r3, r0
 8006d30:	460c      	mov	r4, r1
 8006d32:	4618      	mov	r0, r3
 8006d34:	4621      	mov	r1, r4
 8006d36:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006d3a:	f7f9 fc6d 	bl	8000618 <__aeabi_dmul>
 8006d3e:	4603      	mov	r3, r0
 8006d40:	460c      	mov	r4, r1
 8006d42:	4618      	mov	r0, r3
 8006d44:	4621      	mov	r1, r4
 8006d46:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006d4a:	f7f9 fc65 	bl	8000618 <__aeabi_dmul>
 8006d4e:	4603      	mov	r3, r0
 8006d50:	460c      	mov	r4, r1
 8006d52:	4618      	mov	r0, r3
 8006d54:	4621      	mov	r1, r4
 8006d56:	f04f 0200 	mov.w	r2, #0
 8006d5a:	4b77      	ldr	r3, [pc, #476]	; (8006f38 <scaraFLowScurve+0x918>)
 8006d5c:	f7f9 fd86 	bl	800086c <__aeabi_ddiv>
 8006d60:	4603      	mov	r3, r0
 8006d62:	460c      	mov	r4, r1
 8006d64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d66:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
 8006d6a:	e32f      	b.n	80073cc <scaraFLowScurve+0xdac>
		 // Phase 2
		 } else if ( (tm <= time) && ( time < (2*tm) ) ) {
 8006d6c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006d70:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8006d74:	f7f9 fecc 	bl	8000b10 <__aeabi_dcmple>
 8006d78:	4603      	mov	r3, r0
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	f000 80de 	beq.w	8006f3c <scaraFLowScurve+0x91c>
 8006d80:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8006d84:	4602      	mov	r2, r0
 8006d86:	460b      	mov	r3, r1
 8006d88:	f7f9 fa90 	bl	80002ac <__adddf3>
 8006d8c:	4602      	mov	r2, r0
 8006d8e:	460b      	mov	r3, r1
 8006d90:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006d94:	f7f9 feb2 	bl	8000afc <__aeabi_dcmplt>
 8006d98:	4603      	mov	r3, r0
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	f000 80ce 	beq.w	8006f3c <scaraFLowScurve+0x91c>
			 t = time - tm;
 8006da0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006da4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006da8:	f7f9 fa7e 	bl	80002a8 <__aeabi_dsub>
 8006dac:	4603      	mov	r3, r0
 8006dae:	460c      	mov	r4, r1
 8006db0:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
			 scurve->a_current 	= 	j_max*tm - j_max*t;
 8006db4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006db8:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006dbc:	f7f9 fc2c 	bl	8000618 <__aeabi_dmul>
 8006dc0:	4603      	mov	r3, r0
 8006dc2:	460c      	mov	r4, r1
 8006dc4:	4625      	mov	r5, r4
 8006dc6:	461c      	mov	r4, r3
 8006dc8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006dcc:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006dd0:	f7f9 fc22 	bl	8000618 <__aeabi_dmul>
 8006dd4:	4602      	mov	r2, r0
 8006dd6:	460b      	mov	r3, r1
 8006dd8:	4620      	mov	r0, r4
 8006dda:	4629      	mov	r1, r5
 8006ddc:	f7f9 fa64 	bl	80002a8 <__aeabi_dsub>
 8006de0:	4603      	mov	r3, r0
 8006de2:	460c      	mov	r4, r1
 8006de4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006de6:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
			 scurve->v_current 	= 	scurve->v_1 + j_max*tm*t - 0.5*j_max*t*t;
 8006dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dec:	e9d3 451e 	ldrd	r4, r5, [r3, #120]	; 0x78
 8006df0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006df4:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006df8:	f7f9 fc0e 	bl	8000618 <__aeabi_dmul>
 8006dfc:	4602      	mov	r2, r0
 8006dfe:	460b      	mov	r3, r1
 8006e00:	4610      	mov	r0, r2
 8006e02:	4619      	mov	r1, r3
 8006e04:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006e08:	f7f9 fc06 	bl	8000618 <__aeabi_dmul>
 8006e0c:	4602      	mov	r2, r0
 8006e0e:	460b      	mov	r3, r1
 8006e10:	4620      	mov	r0, r4
 8006e12:	4629      	mov	r1, r5
 8006e14:	f7f9 fa4a 	bl	80002ac <__adddf3>
 8006e18:	4603      	mov	r3, r0
 8006e1a:	460c      	mov	r4, r1
 8006e1c:	4625      	mov	r5, r4
 8006e1e:	461c      	mov	r4, r3
 8006e20:	f04f 0200 	mov.w	r2, #0
 8006e24:	4b43      	ldr	r3, [pc, #268]	; (8006f34 <scaraFLowScurve+0x914>)
 8006e26:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006e2a:	f7f9 fbf5 	bl	8000618 <__aeabi_dmul>
 8006e2e:	4602      	mov	r2, r0
 8006e30:	460b      	mov	r3, r1
 8006e32:	4610      	mov	r0, r2
 8006e34:	4619      	mov	r1, r3
 8006e36:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006e3a:	f7f9 fbed 	bl	8000618 <__aeabi_dmul>
 8006e3e:	4602      	mov	r2, r0
 8006e40:	460b      	mov	r3, r1
 8006e42:	4610      	mov	r0, r2
 8006e44:	4619      	mov	r1, r3
 8006e46:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006e4a:	f7f9 fbe5 	bl	8000618 <__aeabi_dmul>
 8006e4e:	4602      	mov	r2, r0
 8006e50:	460b      	mov	r3, r1
 8006e52:	4620      	mov	r0, r4
 8006e54:	4629      	mov	r1, r5
 8006e56:	f7f9 fa27 	bl	80002a8 <__aeabi_dsub>
 8006e5a:	4603      	mov	r3, r0
 8006e5c:	460c      	mov	r4, r1
 8006e5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e60:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
			 scurve->s_current 	=	scurve->s_1 + scurve->v_1*t + 0.5*j_max*tm*t*t - j_max*t*t*t/6;
 8006e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e66:	e9d3 4520 	ldrd	r4, r5, [r3, #128]	; 0x80
 8006e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e6c:	e9d3 011e 	ldrd	r0, r1, [r3, #120]	; 0x78
 8006e70:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006e74:	f7f9 fbd0 	bl	8000618 <__aeabi_dmul>
 8006e78:	4602      	mov	r2, r0
 8006e7a:	460b      	mov	r3, r1
 8006e7c:	4620      	mov	r0, r4
 8006e7e:	4629      	mov	r1, r5
 8006e80:	f7f9 fa14 	bl	80002ac <__adddf3>
 8006e84:	4603      	mov	r3, r0
 8006e86:	460c      	mov	r4, r1
 8006e88:	4625      	mov	r5, r4
 8006e8a:	461c      	mov	r4, r3
 8006e8c:	f04f 0200 	mov.w	r2, #0
 8006e90:	4b28      	ldr	r3, [pc, #160]	; (8006f34 <scaraFLowScurve+0x914>)
 8006e92:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006e96:	f7f9 fbbf 	bl	8000618 <__aeabi_dmul>
 8006e9a:	4602      	mov	r2, r0
 8006e9c:	460b      	mov	r3, r1
 8006e9e:	4610      	mov	r0, r2
 8006ea0:	4619      	mov	r1, r3
 8006ea2:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006ea6:	f7f9 fbb7 	bl	8000618 <__aeabi_dmul>
 8006eaa:	4602      	mov	r2, r0
 8006eac:	460b      	mov	r3, r1
 8006eae:	4610      	mov	r0, r2
 8006eb0:	4619      	mov	r1, r3
 8006eb2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006eb6:	f7f9 fbaf 	bl	8000618 <__aeabi_dmul>
 8006eba:	4602      	mov	r2, r0
 8006ebc:	460b      	mov	r3, r1
 8006ebe:	4610      	mov	r0, r2
 8006ec0:	4619      	mov	r1, r3
 8006ec2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006ec6:	f7f9 fba7 	bl	8000618 <__aeabi_dmul>
 8006eca:	4602      	mov	r2, r0
 8006ecc:	460b      	mov	r3, r1
 8006ece:	4620      	mov	r0, r4
 8006ed0:	4629      	mov	r1, r5
 8006ed2:	f7f9 f9eb 	bl	80002ac <__adddf3>
 8006ed6:	4603      	mov	r3, r0
 8006ed8:	460c      	mov	r4, r1
 8006eda:	4625      	mov	r5, r4
 8006edc:	461c      	mov	r4, r3
 8006ede:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006ee2:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8006ee6:	f7f9 fb97 	bl	8000618 <__aeabi_dmul>
 8006eea:	4602      	mov	r2, r0
 8006eec:	460b      	mov	r3, r1
 8006eee:	4610      	mov	r0, r2
 8006ef0:	4619      	mov	r1, r3
 8006ef2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006ef6:	f7f9 fb8f 	bl	8000618 <__aeabi_dmul>
 8006efa:	4602      	mov	r2, r0
 8006efc:	460b      	mov	r3, r1
 8006efe:	4610      	mov	r0, r2
 8006f00:	4619      	mov	r1, r3
 8006f02:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006f06:	f7f9 fb87 	bl	8000618 <__aeabi_dmul>
 8006f0a:	4602      	mov	r2, r0
 8006f0c:	460b      	mov	r3, r1
 8006f0e:	4610      	mov	r0, r2
 8006f10:	4619      	mov	r1, r3
 8006f12:	f04f 0200 	mov.w	r2, #0
 8006f16:	4b08      	ldr	r3, [pc, #32]	; (8006f38 <scaraFLowScurve+0x918>)
 8006f18:	f7f9 fca8 	bl	800086c <__aeabi_ddiv>
 8006f1c:	4602      	mov	r2, r0
 8006f1e:	460b      	mov	r3, r1
 8006f20:	4620      	mov	r0, r4
 8006f22:	4629      	mov	r1, r5
 8006f24:	f7f9 f9c0 	bl	80002a8 <__aeabi_dsub>
 8006f28:	4603      	mov	r3, r0
 8006f2a:	460c      	mov	r4, r1
 8006f2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f2e:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
 8006f32:	e24b      	b.n	80073cc <scaraFLowScurve+0xdac>
 8006f34:	3fe00000 	.word	0x3fe00000
 8006f38:	40180000 	.word	0x40180000
		 // Phase 3
		 } else if ( ((2*tm) <= time) && ( time < (2*tm + tc)) ) {
 8006f3c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8006f40:	4602      	mov	r2, r0
 8006f42:	460b      	mov	r3, r1
 8006f44:	f7f9 f9b2 	bl	80002ac <__adddf3>
 8006f48:	4602      	mov	r2, r0
 8006f4a:	460b      	mov	r3, r1
 8006f4c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006f50:	f7f9 fde8 	bl	8000b24 <__aeabi_dcmpge>
 8006f54:	4603      	mov	r3, r0
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d04b      	beq.n	8006ff2 <scaraFLowScurve+0x9d2>
 8006f5a:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8006f5e:	4602      	mov	r2, r0
 8006f60:	460b      	mov	r3, r1
 8006f62:	f7f9 f9a3 	bl	80002ac <__adddf3>
 8006f66:	4602      	mov	r2, r0
 8006f68:	460b      	mov	r3, r1
 8006f6a:	4610      	mov	r0, r2
 8006f6c:	4619      	mov	r1, r3
 8006f6e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006f72:	f7f9 f99b 	bl	80002ac <__adddf3>
 8006f76:	4602      	mov	r2, r0
 8006f78:	460b      	mov	r3, r1
 8006f7a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006f7e:	f7f9 fdbd 	bl	8000afc <__aeabi_dcmplt>
 8006f82:	4603      	mov	r3, r0
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d034      	beq.n	8006ff2 <scaraFLowScurve+0x9d2>
			 t = time - 2*tm;
 8006f88:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8006f8c:	4602      	mov	r2, r0
 8006f8e:	460b      	mov	r3, r1
 8006f90:	f7f9 f98c 	bl	80002ac <__adddf3>
 8006f94:	4603      	mov	r3, r0
 8006f96:	460c      	mov	r4, r1
 8006f98:	461a      	mov	r2, r3
 8006f9a:	4623      	mov	r3, r4
 8006f9c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006fa0:	f7f9 f982 	bl	80002a8 <__aeabi_dsub>
 8006fa4:	4603      	mov	r3, r0
 8006fa6:	460c      	mov	r4, r1
 8006fa8:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
			 scurve->a_current 	=	0;
 8006fac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006fae:	f04f 0300 	mov.w	r3, #0
 8006fb2:	f04f 0400 	mov.w	r4, #0
 8006fb6:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
			 scurve->v_current	=	scurve->v_2;
 8006fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fbc:	e9d3 3422 	ldrd	r3, r4, [r3, #136]	; 0x88
 8006fc0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006fc2:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
			 scurve->s_current	=	scurve->s_2 + scurve->v_2*t;
 8006fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fc8:	e9d3 4524 	ldrd	r4, r5, [r3, #144]	; 0x90
 8006fcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fce:	e9d3 0122 	ldrd	r0, r1, [r3, #136]	; 0x88
 8006fd2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006fd6:	f7f9 fb1f 	bl	8000618 <__aeabi_dmul>
 8006fda:	4602      	mov	r2, r0
 8006fdc:	460b      	mov	r3, r1
 8006fde:	4620      	mov	r0, r4
 8006fe0:	4629      	mov	r1, r5
 8006fe2:	f7f9 f963 	bl	80002ac <__adddf3>
 8006fe6:	4603      	mov	r3, r0
 8006fe8:	460c      	mov	r4, r1
 8006fea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006fec:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
 8006ff0:	e1ec      	b.n	80073cc <scaraFLowScurve+0xdac>
		 // Phase 4
		 } else if ( ((2*tm + tc) <= time) && ( time < (3*tm + tc)) ) {
 8006ff2:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8006ff6:	4602      	mov	r2, r0
 8006ff8:	460b      	mov	r3, r1
 8006ffa:	f7f9 f957 	bl	80002ac <__adddf3>
 8006ffe:	4602      	mov	r2, r0
 8007000:	460b      	mov	r3, r1
 8007002:	4610      	mov	r0, r2
 8007004:	4619      	mov	r1, r3
 8007006:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800700a:	f7f9 f94f 	bl	80002ac <__adddf3>
 800700e:	4602      	mov	r2, r0
 8007010:	460b      	mov	r3, r1
 8007012:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8007016:	f7f9 fd85 	bl	8000b24 <__aeabi_dcmpge>
 800701a:	4603      	mov	r3, r0
 800701c:	2b00      	cmp	r3, #0
 800701e:	f000 80af 	beq.w	8007180 <scaraFLowScurve+0xb60>
 8007022:	f04f 0200 	mov.w	r2, #0
 8007026:	4b53      	ldr	r3, [pc, #332]	; (8007174 <scaraFLowScurve+0xb54>)
 8007028:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800702c:	f7f9 faf4 	bl	8000618 <__aeabi_dmul>
 8007030:	4602      	mov	r2, r0
 8007032:	460b      	mov	r3, r1
 8007034:	4610      	mov	r0, r2
 8007036:	4619      	mov	r1, r3
 8007038:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800703c:	f7f9 f936 	bl	80002ac <__adddf3>
 8007040:	4602      	mov	r2, r0
 8007042:	460b      	mov	r3, r1
 8007044:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8007048:	f7f9 fd58 	bl	8000afc <__aeabi_dcmplt>
 800704c:	4603      	mov	r3, r0
 800704e:	2b00      	cmp	r3, #0
 8007050:	f000 8096 	beq.w	8007180 <scaraFLowScurve+0xb60>
			 t = time - (2*tm + tc);
 8007054:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8007058:	4602      	mov	r2, r0
 800705a:	460b      	mov	r3, r1
 800705c:	f7f9 f926 	bl	80002ac <__adddf3>
 8007060:	4603      	mov	r3, r0
 8007062:	460c      	mov	r4, r1
 8007064:	4618      	mov	r0, r3
 8007066:	4621      	mov	r1, r4
 8007068:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800706c:	f7f9 f91e 	bl	80002ac <__adddf3>
 8007070:	4603      	mov	r3, r0
 8007072:	460c      	mov	r4, r1
 8007074:	461a      	mov	r2, r3
 8007076:	4623      	mov	r3, r4
 8007078:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800707c:	f7f9 f914 	bl	80002a8 <__aeabi_dsub>
 8007080:	4603      	mov	r3, r0
 8007082:	460c      	mov	r4, r1
 8007084:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
			 scurve->a_current 	=	-j_max*t;
 8007088:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800708a:	603b      	str	r3, [r7, #0]
 800708c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800708e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8007092:	607b      	str	r3, [r7, #4]
 8007094:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007098:	e9d7 0100 	ldrd	r0, r1, [r7]
 800709c:	f7f9 fabc 	bl	8000618 <__aeabi_dmul>
 80070a0:	4603      	mov	r3, r0
 80070a2:	460c      	mov	r4, r1
 80070a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80070a6:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
			 scurve->v_current	=	scurve->v_3 - 0.5*j_max*t*t;
 80070aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070ac:	e9d3 4526 	ldrd	r4, r5, [r3, #152]	; 0x98
 80070b0:	f04f 0200 	mov.w	r2, #0
 80070b4:	4b30      	ldr	r3, [pc, #192]	; (8007178 <scaraFLowScurve+0xb58>)
 80070b6:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80070ba:	f7f9 faad 	bl	8000618 <__aeabi_dmul>
 80070be:	4602      	mov	r2, r0
 80070c0:	460b      	mov	r3, r1
 80070c2:	4610      	mov	r0, r2
 80070c4:	4619      	mov	r1, r3
 80070c6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80070ca:	f7f9 faa5 	bl	8000618 <__aeabi_dmul>
 80070ce:	4602      	mov	r2, r0
 80070d0:	460b      	mov	r3, r1
 80070d2:	4610      	mov	r0, r2
 80070d4:	4619      	mov	r1, r3
 80070d6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80070da:	f7f9 fa9d 	bl	8000618 <__aeabi_dmul>
 80070de:	4602      	mov	r2, r0
 80070e0:	460b      	mov	r3, r1
 80070e2:	4620      	mov	r0, r4
 80070e4:	4629      	mov	r1, r5
 80070e6:	f7f9 f8df 	bl	80002a8 <__aeabi_dsub>
 80070ea:	4603      	mov	r3, r0
 80070ec:	460c      	mov	r4, r1
 80070ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80070f0:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
			 scurve->s_current	=	scurve->s_3 + scurve->v_3*t - j_max*t*t*t/6;
 80070f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070f6:	e9d3 4528 	ldrd	r4, r5, [r3, #160]	; 0xa0
 80070fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070fc:	e9d3 0126 	ldrd	r0, r1, [r3, #152]	; 0x98
 8007100:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007104:	f7f9 fa88 	bl	8000618 <__aeabi_dmul>
 8007108:	4602      	mov	r2, r0
 800710a:	460b      	mov	r3, r1
 800710c:	4620      	mov	r0, r4
 800710e:	4629      	mov	r1, r5
 8007110:	f7f9 f8cc 	bl	80002ac <__adddf3>
 8007114:	4603      	mov	r3, r0
 8007116:	460c      	mov	r4, r1
 8007118:	4625      	mov	r5, r4
 800711a:	461c      	mov	r4, r3
 800711c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007120:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8007124:	f7f9 fa78 	bl	8000618 <__aeabi_dmul>
 8007128:	4602      	mov	r2, r0
 800712a:	460b      	mov	r3, r1
 800712c:	4610      	mov	r0, r2
 800712e:	4619      	mov	r1, r3
 8007130:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007134:	f7f9 fa70 	bl	8000618 <__aeabi_dmul>
 8007138:	4602      	mov	r2, r0
 800713a:	460b      	mov	r3, r1
 800713c:	4610      	mov	r0, r2
 800713e:	4619      	mov	r1, r3
 8007140:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007144:	f7f9 fa68 	bl	8000618 <__aeabi_dmul>
 8007148:	4602      	mov	r2, r0
 800714a:	460b      	mov	r3, r1
 800714c:	4610      	mov	r0, r2
 800714e:	4619      	mov	r1, r3
 8007150:	f04f 0200 	mov.w	r2, #0
 8007154:	4b09      	ldr	r3, [pc, #36]	; (800717c <scaraFLowScurve+0xb5c>)
 8007156:	f7f9 fb89 	bl	800086c <__aeabi_ddiv>
 800715a:	4602      	mov	r2, r0
 800715c:	460b      	mov	r3, r1
 800715e:	4620      	mov	r0, r4
 8007160:	4629      	mov	r1, r5
 8007162:	f7f9 f8a1 	bl	80002a8 <__aeabi_dsub>
 8007166:	4603      	mov	r3, r0
 8007168:	460c      	mov	r4, r1
 800716a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800716c:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
 8007170:	e12c      	b.n	80073cc <scaraFLowScurve+0xdac>
 8007172:	bf00      	nop
 8007174:	40080000 	.word	0x40080000
 8007178:	3fe00000 	.word	0x3fe00000
 800717c:	40180000 	.word	0x40180000
		 // Phase 5
		 } else if ( ((3*tm + tc) <= time) && ( time < (4*tm + tc)) ) {
 8007180:	f04f 0200 	mov.w	r2, #0
 8007184:	4b94      	ldr	r3, [pc, #592]	; (80073d8 <scaraFLowScurve+0xdb8>)
 8007186:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800718a:	f7f9 fa45 	bl	8000618 <__aeabi_dmul>
 800718e:	4602      	mov	r2, r0
 8007190:	460b      	mov	r3, r1
 8007192:	4610      	mov	r0, r2
 8007194:	4619      	mov	r1, r3
 8007196:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800719a:	f7f9 f887 	bl	80002ac <__adddf3>
 800719e:	4602      	mov	r2, r0
 80071a0:	460b      	mov	r3, r1
 80071a2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80071a6:	f7f9 fcbd 	bl	8000b24 <__aeabi_dcmpge>
 80071aa:	4603      	mov	r3, r0
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	f000 80f6 	beq.w	800739e <scaraFLowScurve+0xd7e>
 80071b2:	f04f 0200 	mov.w	r2, #0
 80071b6:	4b89      	ldr	r3, [pc, #548]	; (80073dc <scaraFLowScurve+0xdbc>)
 80071b8:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80071bc:	f7f9 fa2c 	bl	8000618 <__aeabi_dmul>
 80071c0:	4602      	mov	r2, r0
 80071c2:	460b      	mov	r3, r1
 80071c4:	4610      	mov	r0, r2
 80071c6:	4619      	mov	r1, r3
 80071c8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80071cc:	f7f9 f86e 	bl	80002ac <__adddf3>
 80071d0:	4602      	mov	r2, r0
 80071d2:	460b      	mov	r3, r1
 80071d4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80071d8:	f7f9 fc90 	bl	8000afc <__aeabi_dcmplt>
 80071dc:	4603      	mov	r3, r0
 80071de:	2b00      	cmp	r3, #0
 80071e0:	f000 80dd 	beq.w	800739e <scaraFLowScurve+0xd7e>
			 t = time - (3*tm + tc);
 80071e4:	f04f 0200 	mov.w	r2, #0
 80071e8:	4b7b      	ldr	r3, [pc, #492]	; (80073d8 <scaraFLowScurve+0xdb8>)
 80071ea:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80071ee:	f7f9 fa13 	bl	8000618 <__aeabi_dmul>
 80071f2:	4602      	mov	r2, r0
 80071f4:	460b      	mov	r3, r1
 80071f6:	4610      	mov	r0, r2
 80071f8:	4619      	mov	r1, r3
 80071fa:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80071fe:	f7f9 f855 	bl	80002ac <__adddf3>
 8007202:	4602      	mov	r2, r0
 8007204:	460b      	mov	r3, r1
 8007206:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800720a:	f7f9 f84d 	bl	80002a8 <__aeabi_dsub>
 800720e:	4602      	mov	r2, r0
 8007210:	460b      	mov	r3, r1
 8007212:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
			 scurve->a_current	=	-j_max*tm + j_max*t;
 8007216:	6c3c      	ldr	r4, [r7, #64]	; 0x40
 8007218:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800721a:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800721e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007222:	4620      	mov	r0, r4
 8007224:	4629      	mov	r1, r5
 8007226:	f7f9 f9f7 	bl	8000618 <__aeabi_dmul>
 800722a:	4603      	mov	r3, r0
 800722c:	460c      	mov	r4, r1
 800722e:	4625      	mov	r5, r4
 8007230:	461c      	mov	r4, r3
 8007232:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007236:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800723a:	f7f9 f9ed 	bl	8000618 <__aeabi_dmul>
 800723e:	4602      	mov	r2, r0
 8007240:	460b      	mov	r3, r1
 8007242:	4620      	mov	r0, r4
 8007244:	4629      	mov	r1, r5
 8007246:	f7f9 f831 	bl	80002ac <__adddf3>
 800724a:	4603      	mov	r3, r0
 800724c:	460c      	mov	r4, r1
 800724e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007250:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
			 scurve->v_current	=	scurve->v_4 - j_max*tm*t + 0.5*j_max*t*t;
 8007254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007256:	e9d3 452a 	ldrd	r4, r5, [r3, #168]	; 0xa8
 800725a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800725e:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8007262:	f7f9 f9d9 	bl	8000618 <__aeabi_dmul>
 8007266:	4602      	mov	r2, r0
 8007268:	460b      	mov	r3, r1
 800726a:	4610      	mov	r0, r2
 800726c:	4619      	mov	r1, r3
 800726e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007272:	f7f9 f9d1 	bl	8000618 <__aeabi_dmul>
 8007276:	4602      	mov	r2, r0
 8007278:	460b      	mov	r3, r1
 800727a:	4620      	mov	r0, r4
 800727c:	4629      	mov	r1, r5
 800727e:	f7f9 f813 	bl	80002a8 <__aeabi_dsub>
 8007282:	4603      	mov	r3, r0
 8007284:	460c      	mov	r4, r1
 8007286:	4625      	mov	r5, r4
 8007288:	461c      	mov	r4, r3
 800728a:	f04f 0200 	mov.w	r2, #0
 800728e:	4b54      	ldr	r3, [pc, #336]	; (80073e0 <scaraFLowScurve+0xdc0>)
 8007290:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8007294:	f7f9 f9c0 	bl	8000618 <__aeabi_dmul>
 8007298:	4602      	mov	r2, r0
 800729a:	460b      	mov	r3, r1
 800729c:	4610      	mov	r0, r2
 800729e:	4619      	mov	r1, r3
 80072a0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80072a4:	f7f9 f9b8 	bl	8000618 <__aeabi_dmul>
 80072a8:	4602      	mov	r2, r0
 80072aa:	460b      	mov	r3, r1
 80072ac:	4610      	mov	r0, r2
 80072ae:	4619      	mov	r1, r3
 80072b0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80072b4:	f7f9 f9b0 	bl	8000618 <__aeabi_dmul>
 80072b8:	4602      	mov	r2, r0
 80072ba:	460b      	mov	r3, r1
 80072bc:	4620      	mov	r0, r4
 80072be:	4629      	mov	r1, r5
 80072c0:	f7f8 fff4 	bl	80002ac <__adddf3>
 80072c4:	4603      	mov	r3, r0
 80072c6:	460c      	mov	r4, r1
 80072c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80072ca:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
			 scurve->s_current	=	scurve->s_4 + scurve->v_4*t - 0.5*j_max*tm*t*t + j_max*t*t*t/6;
 80072ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072d0:	e9d3 452c 	ldrd	r4, r5, [r3, #176]	; 0xb0
 80072d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072d6:	e9d3 012a 	ldrd	r0, r1, [r3, #168]	; 0xa8
 80072da:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80072de:	f7f9 f99b 	bl	8000618 <__aeabi_dmul>
 80072e2:	4602      	mov	r2, r0
 80072e4:	460b      	mov	r3, r1
 80072e6:	4620      	mov	r0, r4
 80072e8:	4629      	mov	r1, r5
 80072ea:	f7f8 ffdf 	bl	80002ac <__adddf3>
 80072ee:	4603      	mov	r3, r0
 80072f0:	460c      	mov	r4, r1
 80072f2:	4625      	mov	r5, r4
 80072f4:	461c      	mov	r4, r3
 80072f6:	f04f 0200 	mov.w	r2, #0
 80072fa:	4b39      	ldr	r3, [pc, #228]	; (80073e0 <scaraFLowScurve+0xdc0>)
 80072fc:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8007300:	f7f9 f98a 	bl	8000618 <__aeabi_dmul>
 8007304:	4602      	mov	r2, r0
 8007306:	460b      	mov	r3, r1
 8007308:	4610      	mov	r0, r2
 800730a:	4619      	mov	r1, r3
 800730c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007310:	f7f9 f982 	bl	8000618 <__aeabi_dmul>
 8007314:	4602      	mov	r2, r0
 8007316:	460b      	mov	r3, r1
 8007318:	4610      	mov	r0, r2
 800731a:	4619      	mov	r1, r3
 800731c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007320:	f7f9 f97a 	bl	8000618 <__aeabi_dmul>
 8007324:	4602      	mov	r2, r0
 8007326:	460b      	mov	r3, r1
 8007328:	4610      	mov	r0, r2
 800732a:	4619      	mov	r1, r3
 800732c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007330:	f7f9 f972 	bl	8000618 <__aeabi_dmul>
 8007334:	4602      	mov	r2, r0
 8007336:	460b      	mov	r3, r1
 8007338:	4620      	mov	r0, r4
 800733a:	4629      	mov	r1, r5
 800733c:	f7f8 ffb4 	bl	80002a8 <__aeabi_dsub>
 8007340:	4603      	mov	r3, r0
 8007342:	460c      	mov	r4, r1
 8007344:	4625      	mov	r5, r4
 8007346:	461c      	mov	r4, r3
 8007348:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800734c:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8007350:	f7f9 f962 	bl	8000618 <__aeabi_dmul>
 8007354:	4602      	mov	r2, r0
 8007356:	460b      	mov	r3, r1
 8007358:	4610      	mov	r0, r2
 800735a:	4619      	mov	r1, r3
 800735c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007360:	f7f9 f95a 	bl	8000618 <__aeabi_dmul>
 8007364:	4602      	mov	r2, r0
 8007366:	460b      	mov	r3, r1
 8007368:	4610      	mov	r0, r2
 800736a:	4619      	mov	r1, r3
 800736c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007370:	f7f9 f952 	bl	8000618 <__aeabi_dmul>
 8007374:	4602      	mov	r2, r0
 8007376:	460b      	mov	r3, r1
 8007378:	4610      	mov	r0, r2
 800737a:	4619      	mov	r1, r3
 800737c:	f04f 0200 	mov.w	r2, #0
 8007380:	4b18      	ldr	r3, [pc, #96]	; (80073e4 <scaraFLowScurve+0xdc4>)
 8007382:	f7f9 fa73 	bl	800086c <__aeabi_ddiv>
 8007386:	4602      	mov	r2, r0
 8007388:	460b      	mov	r3, r1
 800738a:	4620      	mov	r0, r4
 800738c:	4629      	mov	r1, r5
 800738e:	f7f8 ff8d 	bl	80002ac <__adddf3>
 8007392:	4603      	mov	r3, r0
 8007394:	460c      	mov	r4, r1
 8007396:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007398:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
 800739c:	e016      	b.n	80073cc <scaraFLowScurve+0xdac>
		 } else {
			 scurve->a_current = 0;
 800739e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80073a0:	f04f 0300 	mov.w	r3, #0
 80073a4:	f04f 0400 	mov.w	r4, #0
 80073a8:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
			 scurve->v_current = 0;
 80073ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80073ae:	f04f 0300 	mov.w	r3, #0
 80073b2:	f04f 0400 	mov.w	r4, #0
 80073b6:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0
			 scurve->s_current = scurve->total_s;
 80073ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073bc:	e9d3 341c 	ldrd	r3, r4, [r3, #112]	; 0x70
 80073c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80073c2:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
 80073c6:	e001      	b.n	80073cc <scaraFLowScurve+0xdac>
		 }

	 } else {
		 return SCARA_STATUS_ERROR;
 80073c8:	2301      	movs	r3, #1
 80073ca:	e000      	b.n	80073ce <scaraFLowScurve+0xdae>
	 }

	 return SCARA_STATUS_OK;
 80073cc:	2300      	movs	r3, #0
}
 80073ce:	4618      	mov	r0, r3
 80073d0:	3748      	adds	r7, #72	; 0x48
 80073d2:	46bd      	mov	sp, r7
 80073d4:	bdb0      	pop	{r4, r5, r7, pc}
 80073d6:	bf00      	nop
 80073d8:	40080000 	.word	0x40080000
 80073dc:	40100000 	.word	0x40100000
 80073e0:	3fe00000 	.word	0x3fe00000
 80073e4:	40180000 	.word	0x40180000

080073e8 <scaraCheckWorkSpace4>:

/* Check limit 4 joint variable */
SCARA_StatusTypeDef	scaraCheckWorkSpace4 (double theta1, double theta2, double d3, double theta4) {
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b088      	sub	sp, #32
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	ed87 0b06 	vstr	d0, [r7, #24]
 80073f2:	ed87 1b04 	vstr	d1, [r7, #16]
 80073f6:	ed87 2b02 	vstr	d2, [r7, #8]
 80073fa:	ed87 3b00 	vstr	d3, [r7]
	// check theta 1
	if ( theta1 < LIM_MIN_J0 || theta1 > LIM_MAX_J0) {
 80073fe:	a335      	add	r3, pc, #212	; (adr r3, 80074d4 <scaraCheckWorkSpace4+0xec>)
 8007400:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007404:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8007408:	f7f9 fb78 	bl	8000afc <__aeabi_dcmplt>
 800740c:	4603      	mov	r3, r0
 800740e:	2b00      	cmp	r3, #0
 8007410:	d109      	bne.n	8007426 <scaraCheckWorkSpace4+0x3e>
 8007412:	a332      	add	r3, pc, #200	; (adr r3, 80074dc <scaraCheckWorkSpace4+0xf4>)
 8007414:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007418:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800741c:	f7f9 fb8c 	bl	8000b38 <__aeabi_dcmpgt>
 8007420:	4603      	mov	r3, r0
 8007422:	2b00      	cmp	r3, #0
 8007424:	d001      	beq.n	800742a <scaraCheckWorkSpace4+0x42>
		return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8007426:	2307      	movs	r3, #7
 8007428:	e043      	b.n	80074b2 <scaraCheckWorkSpace4+0xca>
	}
	// check theta 2
	if ( theta2 < LIM_MIN_J1 || theta2 > LIM_MAX_J1) {
 800742a:	a32e      	add	r3, pc, #184	; (adr r3, 80074e4 <scaraCheckWorkSpace4+0xfc>)
 800742c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007430:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8007434:	f7f9 fb62 	bl	8000afc <__aeabi_dcmplt>
 8007438:	4603      	mov	r3, r0
 800743a:	2b00      	cmp	r3, #0
 800743c:	d109      	bne.n	8007452 <scaraCheckWorkSpace4+0x6a>
 800743e:	a32b      	add	r3, pc, #172	; (adr r3, 80074ec <scaraCheckWorkSpace4+0x104>)
 8007440:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007444:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8007448:	f7f9 fb76 	bl	8000b38 <__aeabi_dcmpgt>
 800744c:	4603      	mov	r3, r0
 800744e:	2b00      	cmp	r3, #0
 8007450:	d001      	beq.n	8007456 <scaraCheckWorkSpace4+0x6e>
		return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8007452:	2307      	movs	r3, #7
 8007454:	e02d      	b.n	80074b2 <scaraCheckWorkSpace4+0xca>
	}
	// check d 3
	if ( d3 < LIM_MIN_J2 || d3 > LIM_MAX_J2) {
 8007456:	f04f 0200 	mov.w	r2, #0
 800745a:	f04f 0300 	mov.w	r3, #0
 800745e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007462:	f7f9 fb4b 	bl	8000afc <__aeabi_dcmplt>
 8007466:	4603      	mov	r3, r0
 8007468:	2b00      	cmp	r3, #0
 800746a:	d109      	bne.n	8007480 <scaraCheckWorkSpace4+0x98>
 800746c:	f04f 0200 	mov.w	r2, #0
 8007470:	4b17      	ldr	r3, [pc, #92]	; (80074d0 <scaraCheckWorkSpace4+0xe8>)
 8007472:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007476:	f7f9 fb5f 	bl	8000b38 <__aeabi_dcmpgt>
 800747a:	4603      	mov	r3, r0
 800747c:	2b00      	cmp	r3, #0
 800747e:	d001      	beq.n	8007484 <scaraCheckWorkSpace4+0x9c>
		return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8007480:	2307      	movs	r3, #7
 8007482:	e016      	b.n	80074b2 <scaraCheckWorkSpace4+0xca>
	}
	// check theta 4
	if ( theta4 < LIM_MIN_J3 || theta4 > LIM_MAX_J3) {
 8007484:	a30e      	add	r3, pc, #56	; (adr r3, 80074c0 <scaraCheckWorkSpace4+0xd8>)
 8007486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800748a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800748e:	f7f9 fb35 	bl	8000afc <__aeabi_dcmplt>
 8007492:	4603      	mov	r3, r0
 8007494:	2b00      	cmp	r3, #0
 8007496:	d109      	bne.n	80074ac <scaraCheckWorkSpace4+0xc4>
 8007498:	a30b      	add	r3, pc, #44	; (adr r3, 80074c8 <scaraCheckWorkSpace4+0xe0>)
 800749a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800749e:	e9d7 0100 	ldrd	r0, r1, [r7]
 80074a2:	f7f9 fb49 	bl	8000b38 <__aeabi_dcmpgt>
 80074a6:	4603      	mov	r3, r0
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d001      	beq.n	80074b0 <scaraCheckWorkSpace4+0xc8>
		return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 80074ac:	2307      	movs	r3, #7
 80074ae:	e000      	b.n	80074b2 <scaraCheckWorkSpace4+0xca>
	}
	return SCARA_STATUS_OK;
 80074b0:	2300      	movs	r3, #0
}
 80074b2:	4618      	mov	r0, r3
 80074b4:	3720      	adds	r7, #32
 80074b6:	46bd      	mov	sp, r7
 80074b8:	bd80      	pop	{r7, pc}
 80074ba:	bf00      	nop
 80074bc:	f3af 8000 	nop.w
 80074c0:	e0000000 	.word	0xe0000000
 80074c4:	c004f1a6 	.word	0xc004f1a6
 80074c8:	e0000000 	.word	0xe0000000
 80074cc:	4004f1a6 	.word	0x4004f1a6
 80074d0:	40590000 	.word	0x40590000
 80074d4:	60000000 	.word	0x60000000
 80074d8:	bff921fb 	.word	0xbff921fb
 80074dc:	60000000 	.word	0x60000000
 80074e0:	3ff921fb 	.word	0x3ff921fb
 80074e4:	80000000 	.word	0x80000000
 80074e8:	c002d97c 	.word	0xc002d97c
 80074ec:	80000000 	.word	0x80000000
 80074f0:	4002d97c 	.word	0x4002d97c
 80074f4:	00000000 	.word	0x00000000

080074f8 <scaraCheckWorkSpace1>:

/* Check limit 1 joint variable */
SCARA_StatusTypeDef	scaraCheckWorkSpace1 (Trajectory_TargetTypeDef target, double value) {
 80074f8:	b580      	push	{r7, lr}
 80074fa:	b084      	sub	sp, #16
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	4603      	mov	r3, r0
 8007500:	ed87 0b00 	vstr	d0, [r7]
 8007504:	73fb      	strb	r3, [r7, #15]
	if ( TRAJECTORY_J0 == target) {
 8007506:	7bfb      	ldrb	r3, [r7, #15]
 8007508:	2b00      	cmp	r3, #0
 800750a:	d117      	bne.n	800753c <scaraCheckWorkSpace1+0x44>
		if ( (LIM_MIN_J0 <= value) && ( value <= LIM_MAX_J0)) {
 800750c:	a33d      	add	r3, pc, #244	; (adr r3, 8007604 <scaraCheckWorkSpace1+0x10c>)
 800750e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007512:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007516:	f7f9 fb05 	bl	8000b24 <__aeabi_dcmpge>
 800751a:	4603      	mov	r3, r0
 800751c:	2b00      	cmp	r3, #0
 800751e:	d00b      	beq.n	8007538 <scaraCheckWorkSpace1+0x40>
 8007520:	a33a      	add	r3, pc, #232	; (adr r3, 800760c <scaraCheckWorkSpace1+0x114>)
 8007522:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007526:	e9d7 0100 	ldrd	r0, r1, [r7]
 800752a:	f7f9 faf1 	bl	8000b10 <__aeabi_dcmple>
 800752e:	4603      	mov	r3, r0
 8007530:	2b00      	cmp	r3, #0
 8007532:	d001      	beq.n	8007538 <scaraCheckWorkSpace1+0x40>
			return SCARA_STATUS_OK;
 8007534:	2300      	movs	r3, #0
 8007536:	e054      	b.n	80075e2 <scaraCheckWorkSpace1+0xea>
		} else {
			return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 8007538:	2307      	movs	r3, #7
 800753a:	e052      	b.n	80075e2 <scaraCheckWorkSpace1+0xea>
		}
	} else if (TRAJECTORY_J1 == target) {
 800753c:	7bfb      	ldrb	r3, [r7, #15]
 800753e:	2b01      	cmp	r3, #1
 8007540:	d117      	bne.n	8007572 <scaraCheckWorkSpace1+0x7a>
		if ( (LIM_MIN_J1 <= value) && ( value <= LIM_MAX_J1)) {
 8007542:	a334      	add	r3, pc, #208	; (adr r3, 8007614 <scaraCheckWorkSpace1+0x11c>)
 8007544:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007548:	e9d7 0100 	ldrd	r0, r1, [r7]
 800754c:	f7f9 faea 	bl	8000b24 <__aeabi_dcmpge>
 8007550:	4603      	mov	r3, r0
 8007552:	2b00      	cmp	r3, #0
 8007554:	d00b      	beq.n	800756e <scaraCheckWorkSpace1+0x76>
 8007556:	a331      	add	r3, pc, #196	; (adr r3, 800761c <scaraCheckWorkSpace1+0x124>)
 8007558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800755c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007560:	f7f9 fad6 	bl	8000b10 <__aeabi_dcmple>
 8007564:	4603      	mov	r3, r0
 8007566:	2b00      	cmp	r3, #0
 8007568:	d001      	beq.n	800756e <scaraCheckWorkSpace1+0x76>
			return SCARA_STATUS_OK;
 800756a:	2300      	movs	r3, #0
 800756c:	e039      	b.n	80075e2 <scaraCheckWorkSpace1+0xea>
		} else {
			return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 800756e:	2307      	movs	r3, #7
 8007570:	e037      	b.n	80075e2 <scaraCheckWorkSpace1+0xea>
		}
	} else if (TRAJECTORY_J2 == target) {
 8007572:	7bfb      	ldrb	r3, [r7, #15]
 8007574:	2b02      	cmp	r3, #2
 8007576:	d118      	bne.n	80075aa <scaraCheckWorkSpace1+0xb2>
		if ( (LIM_MIN_J2 <= value) && ( value <= LIM_MAX_J2)) {
 8007578:	f04f 0200 	mov.w	r2, #0
 800757c:	f04f 0300 	mov.w	r3, #0
 8007580:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007584:	f7f9 face 	bl	8000b24 <__aeabi_dcmpge>
 8007588:	4603      	mov	r3, r0
 800758a:	2b00      	cmp	r3, #0
 800758c:	d00b      	beq.n	80075a6 <scaraCheckWorkSpace1+0xae>
 800758e:	f04f 0200 	mov.w	r2, #0
 8007592:	4b1b      	ldr	r3, [pc, #108]	; (8007600 <scaraCheckWorkSpace1+0x108>)
 8007594:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007598:	f7f9 faba 	bl	8000b10 <__aeabi_dcmple>
 800759c:	4603      	mov	r3, r0
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d001      	beq.n	80075a6 <scaraCheckWorkSpace1+0xae>
			return SCARA_STATUS_OK;
 80075a2:	2300      	movs	r3, #0
 80075a4:	e01d      	b.n	80075e2 <scaraCheckWorkSpace1+0xea>
		} else {
			return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 80075a6:	2307      	movs	r3, #7
 80075a8:	e01b      	b.n	80075e2 <scaraCheckWorkSpace1+0xea>
		}
	} else if (TRAJECTORY_J3 == target) {
 80075aa:	7bfb      	ldrb	r3, [r7, #15]
 80075ac:	2b03      	cmp	r3, #3
 80075ae:	d117      	bne.n	80075e0 <scaraCheckWorkSpace1+0xe8>
		if ( (LIM_MIN_J3 <= value) && ( value <= LIM_MAX_J3)) {
 80075b0:	a30f      	add	r3, pc, #60	; (adr r3, 80075f0 <scaraCheckWorkSpace1+0xf8>)
 80075b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075b6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80075ba:	f7f9 fab3 	bl	8000b24 <__aeabi_dcmpge>
 80075be:	4603      	mov	r3, r0
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d00b      	beq.n	80075dc <scaraCheckWorkSpace1+0xe4>
 80075c4:	a30c      	add	r3, pc, #48	; (adr r3, 80075f8 <scaraCheckWorkSpace1+0x100>)
 80075c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075ca:	e9d7 0100 	ldrd	r0, r1, [r7]
 80075ce:	f7f9 fa9f 	bl	8000b10 <__aeabi_dcmple>
 80075d2:	4603      	mov	r3, r0
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d001      	beq.n	80075dc <scaraCheckWorkSpace1+0xe4>
			return SCARA_STATUS_OK;
 80075d8:	2300      	movs	r3, #0
 80075da:	e002      	b.n	80075e2 <scaraCheckWorkSpace1+0xea>
		} else {
			return SCARA_STATUS_ERROR_OVER_WORKSPACE;
 80075dc:	2307      	movs	r3, #7
 80075de:	e000      	b.n	80075e2 <scaraCheckWorkSpace1+0xea>
		}
	} else {
		return SCARA_STATUS_ERROR;
 80075e0:	2301      	movs	r3, #1
	}
}
 80075e2:	4618      	mov	r0, r3
 80075e4:	3710      	adds	r7, #16
 80075e6:	46bd      	mov	sp, r7
 80075e8:	bd80      	pop	{r7, pc}
 80075ea:	bf00      	nop
 80075ec:	f3af 8000 	nop.w
 80075f0:	e0000000 	.word	0xe0000000
 80075f4:	c004f1a6 	.word	0xc004f1a6
 80075f8:	e0000000 	.word	0xe0000000
 80075fc:	4004f1a6 	.word	0x4004f1a6
 8007600:	40590000 	.word	0x40590000
 8007604:	60000000 	.word	0x60000000
 8007608:	bff921fb 	.word	0xbff921fb
 800760c:	60000000 	.word	0x60000000
 8007610:	3ff921fb 	.word	0x3ff921fb
 8007614:	80000000 	.word	0x80000000
 8007618:	c002d97c 	.word	0xc002d97c
 800761c:	80000000 	.word	0x80000000
 8007620:	4002d97c 	.word	0x4002d97c

08007624 <scaraSetOutput>:

void				scaraSetScanFlag(void) {
	mySCARA.isScanLitmit = TRUE;
}

void				scaraSetOutput		(uint8_t level) {
 8007624:	b580      	push	{r7, lr}
 8007626:	b082      	sub	sp, #8
 8007628:	af00      	add	r7, sp, #0
 800762a:	4603      	mov	r3, r0
 800762c:	71fb      	strb	r3, [r7, #7]
	mySCARA.outputSet	 = level;
 800762e:	4a05      	ldr	r2, [pc, #20]	; (8007644 <scaraSetOutput+0x20>)
 8007630:	79fb      	ldrb	r3, [r7, #7]
 8007632:	70d3      	strb	r3, [r2, #3]
	lowlayer_setOutput(level);
 8007634:	79fb      	ldrb	r3, [r7, #7]
 8007636:	4618      	mov	r0, r3
 8007638:	f7fb ffaa 	bl	8003590 <lowlayer_setOutput>
}
 800763c:	bf00      	nop
 800763e:	3708      	adds	r7, #8
 8007640:	46bd      	mov	sp, r7
 8007642:	bd80      	pop	{r7, pc}
 8007644:	20000c78 	.word	0x20000c78

08007648 <scaraSetDutyState>:

void				scaraSetDutyState(SCARA_DutyStateTypeDef state) {
 8007648:	b480      	push	{r7}
 800764a:	b083      	sub	sp, #12
 800764c:	af00      	add	r7, sp, #0
 800764e:	4603      	mov	r3, r0
 8007650:	71fb      	strb	r3, [r7, #7]
	mySCARA.duty_State = state;
 8007652:	4a04      	ldr	r2, [pc, #16]	; (8007664 <scaraSetDutyState+0x1c>)
 8007654:	79fb      	ldrb	r3, [r7, #7]
 8007656:	7053      	strb	r3, [r2, #1]
}
 8007658:	bf00      	nop
 800765a:	370c      	adds	r7, #12
 800765c:	46bd      	mov	sp, r7
 800765e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007662:	4770      	bx	lr
 8007664:	20000c78 	.word	0x20000c78

08007668 <scaraGetPosition>:

void				scaraGetPosition	(SCARA_PositionTypeDef *pos) {
 8007668:	b580      	push	{r7, lr}
 800766a:	b082      	sub	sp, #8
 800766c:	af00      	add	r7, sp, #0
 800766e:	6078      	str	r0, [r7, #4]
	memcpy(pos, &positionCurrent, sizeof(SCARA_PositionTypeDef));
 8007670:	2268      	movs	r2, #104	; 0x68
 8007672:	4904      	ldr	r1, [pc, #16]	; (8007684 <scaraGetPosition+0x1c>)
 8007674:	6878      	ldr	r0, [r7, #4]
 8007676:	f00b f8bb 	bl	80127f0 <memcpy>
}
 800767a:	bf00      	nop
 800767c:	3708      	adds	r7, #8
 800767e:	46bd      	mov	sp, r7
 8007680:	bd80      	pop	{r7, pc}
 8007682:	bf00      	nop
 8007684:	20005cf0 	.word	0x20005cf0

08007688 <scaraSetMode>:

void				scaraSetMode(SCARA_ModeTypeDef mode) {
 8007688:	b480      	push	{r7}
 800768a:	b083      	sub	sp, #12
 800768c:	af00      	add	r7, sp, #0
 800768e:	4603      	mov	r3, r0
 8007690:	71fb      	strb	r3, [r7, #7]
	mySCARA.mode = mode;
 8007692:	4a04      	ldr	r2, [pc, #16]	; (80076a4 <scaraSetMode+0x1c>)
 8007694:	79fb      	ldrb	r3, [r7, #7]
 8007696:	7013      	strb	r3, [r2, #0]
}
 8007698:	bf00      	nop
 800769a:	370c      	adds	r7, #12
 800769c:	46bd      	mov	sp, r7
 800769e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a2:	4770      	bx	lr
 80076a4:	20000c78 	.word	0x20000c78

080076a8 <scaraGetMode>:

SCARA_ModeTypeDef	scaraGetMode(void) {
 80076a8:	b480      	push	{r7}
 80076aa:	af00      	add	r7, sp, #0
	return mySCARA.mode;
 80076ac:	4b03      	ldr	r3, [pc, #12]	; (80076bc <scaraGetMode+0x14>)
 80076ae:	781b      	ldrb	r3, [r3, #0]
}
 80076b0:	4618      	mov	r0, r3
 80076b2:	46bd      	mov	sp, r7
 80076b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b8:	4770      	bx	lr
 80076ba:	bf00      	nop
 80076bc:	20000c78 	.word	0x20000c78

080076c0 <scaraGetDutyState>:

SCARA_DutyStateTypeDef	scaraGetDutyState(void) {
 80076c0:	b480      	push	{r7}
 80076c2:	af00      	add	r7, sp, #0
	return mySCARA.duty_State;
 80076c4:	4b03      	ldr	r3, [pc, #12]	; (80076d4 <scaraGetDutyState+0x14>)
 80076c6:	785b      	ldrb	r3, [r3, #1]
}
 80076c8:	4618      	mov	r0, r3
 80076ca:	46bd      	mov	sp, r7
 80076cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d0:	4770      	bx	lr
 80076d2:	bf00      	nop
 80076d4:	20000c78 	.word	0x20000c78

080076d8 <scaraIsScanLimit>:

uint8_t					scaraIsScanLimit(void) {
 80076d8:	b480      	push	{r7}
 80076da:	af00      	add	r7, sp, #0
	return mySCARA.isScanLitmit;
 80076dc:	4b03      	ldr	r3, [pc, #12]	; (80076ec <scaraIsScanLimit+0x14>)
 80076de:	789b      	ldrb	r3, [r3, #2]
}
 80076e0:	4618      	mov	r0, r3
 80076e2:	46bd      	mov	sp, r7
 80076e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e8:	4770      	bx	lr
 80076ea:	bf00      	nop
 80076ec:	20000c78 	.word	0x20000c78

080076f0 <scaraIsFinish>:

uint8_t					scaraIsFinish		(double run_time) {
 80076f0:	b590      	push	{r4, r7, lr}
 80076f2:	b083      	sub	sp, #12
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	ed87 0b00 	vstr	d0, [r7]
	if(myDUTY.time_total + 0.03 < run_time) {
 80076fa:	4b11      	ldr	r3, [pc, #68]	; (8007740 <scaraIsFinish+0x50>)
 80076fc:	f603 1348 	addw	r3, r3, #2376	; 0x948
 8007700:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007704:	a30c      	add	r3, pc, #48	; (adr r3, 8007738 <scaraIsFinish+0x48>)
 8007706:	e9d3 2300 	ldrd	r2, r3, [r3]
 800770a:	f7f8 fdcf 	bl	80002ac <__adddf3>
 800770e:	4603      	mov	r3, r0
 8007710:	460c      	mov	r4, r1
 8007712:	461a      	mov	r2, r3
 8007714:	4623      	mov	r3, r4
 8007716:	e9d7 0100 	ldrd	r0, r1, [r7]
 800771a:	f7f9 fa0d 	bl	8000b38 <__aeabi_dcmpgt>
 800771e:	4603      	mov	r3, r0
 8007720:	2b00      	cmp	r3, #0
 8007722:	d001      	beq.n	8007728 <scaraIsFinish+0x38>
		return TRUE;
 8007724:	2301      	movs	r3, #1
 8007726:	e000      	b.n	800772a <scaraIsFinish+0x3a>
	} else {
		return FALSE;
 8007728:	2300      	movs	r3, #0
	}
}
 800772a:	4618      	mov	r0, r3
 800772c:	370c      	adds	r7, #12
 800772e:	46bd      	mov	sp, r7
 8007730:	bd90      	pop	{r4, r7, pc}
 8007732:	bf00      	nop
 8007734:	f3af 8000 	nop.w
 8007738:	eb851eb8 	.word	0xeb851eb8
 800773c:	3f9eb851 	.word	0x3f9eb851
 8007740:	20005338 	.word	0x20005338
 8007744:	00000000 	.word	0x00000000

08007748 <scaraPosition2String>:

/* Convert position to string*/
int32_t					scaraPosition2String(char *result, SCARA_PositionTypeDef position) {
 8007748:	b082      	sub	sp, #8
 800774a:	b590      	push	{r4, r7, lr}
 800774c:	b0af      	sub	sp, #188	; 0xbc
 800774e:	af0a      	add	r7, sp, #40	; 0x28
 8007750:	6078      	str	r0, [r7, #4]
 8007752:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 8007756:	e881 000c 	stmia.w	r1, {r2, r3}
	uint8_t time[12];
	uint8_t total_time[12];

	int32_t lenght_buff;

	double2string(theta1, position.Theta1*180/PI, 6);
 800775a:	e9d7 013a 	ldrd	r0, r1, [r7, #232]	; 0xe8
 800775e:	f04f 0200 	mov.w	r2, #0
 8007762:	4b7f      	ldr	r3, [pc, #508]	; (8007960 <scaraPosition2String+0x218>)
 8007764:	f7f8 ff58 	bl	8000618 <__aeabi_dmul>
 8007768:	4603      	mov	r3, r0
 800776a:	460c      	mov	r4, r1
 800776c:	4618      	mov	r0, r3
 800776e:	4621      	mov	r1, r4
 8007770:	a379      	add	r3, pc, #484	; (adr r3, 8007958 <scaraPosition2String+0x210>)
 8007772:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007776:	f7f9 f879 	bl	800086c <__aeabi_ddiv>
 800777a:	4603      	mov	r3, r0
 800777c:	460c      	mov	r4, r1
 800777e:	ec44 3b17 	vmov	d7, r3, r4
 8007782:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8007786:	2106      	movs	r1, #6
 8007788:	eeb0 0a47 	vmov.f32	s0, s14
 800778c:	eef0 0a67 	vmov.f32	s1, s15
 8007790:	4618      	mov	r0, r3
 8007792:	f7fa f845 	bl	8001820 <double2string>
	double2string(theta2, position.Theta2*180/PI, 6);
 8007796:	e9d7 013c 	ldrd	r0, r1, [r7, #240]	; 0xf0
 800779a:	f04f 0200 	mov.w	r2, #0
 800779e:	4b70      	ldr	r3, [pc, #448]	; (8007960 <scaraPosition2String+0x218>)
 80077a0:	f7f8 ff3a 	bl	8000618 <__aeabi_dmul>
 80077a4:	4603      	mov	r3, r0
 80077a6:	460c      	mov	r4, r1
 80077a8:	4618      	mov	r0, r3
 80077aa:	4621      	mov	r1, r4
 80077ac:	a36a      	add	r3, pc, #424	; (adr r3, 8007958 <scaraPosition2String+0x210>)
 80077ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077b2:	f7f9 f85b 	bl	800086c <__aeabi_ddiv>
 80077b6:	4603      	mov	r3, r0
 80077b8:	460c      	mov	r4, r1
 80077ba:	ec44 3b17 	vmov	d7, r3, r4
 80077be:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80077c2:	2106      	movs	r1, #6
 80077c4:	eeb0 0a47 	vmov.f32	s0, s14
 80077c8:	eef0 0a67 	vmov.f32	s1, s15
 80077cc:	4618      	mov	r0, r3
 80077ce:	f7fa f827 	bl	8001820 <double2string>
	double2string(d3, position.D3, 6);
 80077d2:	ed97 7b3e 	vldr	d7, [r7, #248]	; 0xf8
 80077d6:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80077da:	2106      	movs	r1, #6
 80077dc:	eeb0 0a47 	vmov.f32	s0, s14
 80077e0:	eef0 0a67 	vmov.f32	s1, s15
 80077e4:	4618      	mov	r0, r3
 80077e6:	f7fa f81b 	bl	8001820 <double2string>
	double2string(theta4, position.Theta4*180/PI, 6);
 80077ea:	e9d7 0140 	ldrd	r0, r1, [r7, #256]	; 0x100
 80077ee:	f04f 0200 	mov.w	r2, #0
 80077f2:	4b5b      	ldr	r3, [pc, #364]	; (8007960 <scaraPosition2String+0x218>)
 80077f4:	f7f8 ff10 	bl	8000618 <__aeabi_dmul>
 80077f8:	4603      	mov	r3, r0
 80077fa:	460c      	mov	r4, r1
 80077fc:	4618      	mov	r0, r3
 80077fe:	4621      	mov	r1, r4
 8007800:	a355      	add	r3, pc, #340	; (adr r3, 8007958 <scaraPosition2String+0x210>)
 8007802:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007806:	f7f9 f831 	bl	800086c <__aeabi_ddiv>
 800780a:	4603      	mov	r3, r0
 800780c:	460c      	mov	r4, r1
 800780e:	ec44 3b17 	vmov	d7, r3, r4
 8007812:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8007816:	2106      	movs	r1, #6
 8007818:	eeb0 0a47 	vmov.f32	s0, s14
 800781c:	eef0 0a67 	vmov.f32	s1, s15
 8007820:	4618      	mov	r0, r3
 8007822:	f7f9 fffd 	bl	8001820 <double2string>
	double2string(x, position.x, 6);
 8007826:	ed97 7b32 	vldr	d7, [r7, #200]	; 0xc8
 800782a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800782e:	2106      	movs	r1, #6
 8007830:	eeb0 0a47 	vmov.f32	s0, s14
 8007834:	eef0 0a67 	vmov.f32	s1, s15
 8007838:	4618      	mov	r0, r3
 800783a:	f7f9 fff1 	bl	8001820 <double2string>
	double2string(y, position.y, 6);
 800783e:	ed97 7b34 	vldr	d7, [r7, #208]	; 0xd0
 8007842:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8007846:	2106      	movs	r1, #6
 8007848:	eeb0 0a47 	vmov.f32	s0, s14
 800784c:	eef0 0a67 	vmov.f32	s1, s15
 8007850:	4618      	mov	r0, r3
 8007852:	f7f9 ffe5 	bl	8001820 <double2string>
	double2string(z, position.z, 6);
 8007856:	ed97 7b36 	vldr	d7, [r7, #216]	; 0xd8
 800785a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800785e:	2106      	movs	r1, #6
 8007860:	eeb0 0a47 	vmov.f32	s0, s14
 8007864:	eef0 0a67 	vmov.f32	s1, s15
 8007868:	4618      	mov	r0, r3
 800786a:	f7f9 ffd9 	bl	8001820 <double2string>
	double2string(roll, position.roll*180/PI, 6);
 800786e:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007872:	f04f 0200 	mov.w	r2, #0
 8007876:	4b3a      	ldr	r3, [pc, #232]	; (8007960 <scaraPosition2String+0x218>)
 8007878:	f7f8 fece 	bl	8000618 <__aeabi_dmul>
 800787c:	4603      	mov	r3, r0
 800787e:	460c      	mov	r4, r1
 8007880:	4618      	mov	r0, r3
 8007882:	4621      	mov	r1, r4
 8007884:	a334      	add	r3, pc, #208	; (adr r3, 8007958 <scaraPosition2String+0x210>)
 8007886:	e9d3 2300 	ldrd	r2, r3, [r3]
 800788a:	f7f8 ffef 	bl	800086c <__aeabi_ddiv>
 800788e:	4603      	mov	r3, r0
 8007890:	460c      	mov	r4, r1
 8007892:	ec44 3b17 	vmov	d7, r3, r4
 8007896:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800789a:	2106      	movs	r1, #6
 800789c:	eeb0 0a47 	vmov.f32	s0, s14
 80078a0:	eef0 0a67 	vmov.f32	s1, s15
 80078a4:	4618      	mov	r0, r3
 80078a6:	f7f9 ffbb 	bl	8001820 <double2string>
	double2string(lenght, position.q, 6);
 80078aa:	ed97 7b28 	vldr	d7, [r7, #160]	; 0xa0
 80078ae:	f107 0320 	add.w	r3, r7, #32
 80078b2:	2106      	movs	r1, #6
 80078b4:	eeb0 0a47 	vmov.f32	s0, s14
 80078b8:	eef0 0a67 	vmov.f32	s1, s15
 80078bc:	4618      	mov	r0, r3
 80078be:	f7f9 ffaf 	bl	8001820 <double2string>
	double2string(total_time, position.total_time, 4);
 80078c2:	ed97 7b30 	vldr	d7, [r7, #192]	; 0xc0
 80078c6:	f107 0308 	add.w	r3, r7, #8
 80078ca:	2104      	movs	r1, #4
 80078cc:	eeb0 0a47 	vmov.f32	s0, s14
 80078d0:	eef0 0a67 	vmov.f32	s1, s15
 80078d4:	4618      	mov	r0, r3
 80078d6:	f7f9 ffa3 	bl	8001820 <double2string>
	double2string(time, position.t, 4);
 80078da:	ed97 7b2e 	vldr	d7, [r7, #184]	; 0xb8
 80078de:	f107 0314 	add.w	r3, r7, #20
 80078e2:	2104      	movs	r1, #4
 80078e4:	eeb0 0a47 	vmov.f32	s0, s14
 80078e8:	eef0 0a67 	vmov.f32	s1, s15
 80078ec:	4618      	mov	r0, r3
 80078ee:	f7f9 ff97 	bl	8001820 <double2string>
	lenght_buff = snprintf( (char *)result, 144,
 80078f2:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80078f6:	f107 0314 	add.w	r3, r7, #20
 80078fa:	9309      	str	r3, [sp, #36]	; 0x24
 80078fc:	f107 0308 	add.w	r3, r7, #8
 8007900:	9308      	str	r3, [sp, #32]
 8007902:	f107 0320 	add.w	r3, r7, #32
 8007906:	9307      	str	r3, [sp, #28]
 8007908:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800790c:	9306      	str	r3, [sp, #24]
 800790e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8007912:	9305      	str	r3, [sp, #20]
 8007914:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8007918:	9304      	str	r3, [sp, #16]
 800791a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800791e:	9303      	str	r3, [sp, #12]
 8007920:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8007924:	9302      	str	r3, [sp, #8]
 8007926:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800792a:	9301      	str	r3, [sp, #4]
 800792c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8007930:	9300      	str	r3, [sp, #0]
 8007932:	4613      	mov	r3, r2
 8007934:	4a0b      	ldr	r2, [pc, #44]	; (8007964 <scaraPosition2String+0x21c>)
 8007936:	2190      	movs	r1, #144	; 0x90
 8007938:	6878      	ldr	r0, [r7, #4]
 800793a:	f00b fe81 	bl	8013640 <sniprintf>
 800793e:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
						z,
						roll,
						lenght,
						total_time,
						time);
	return lenght_buff;
 8007942:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
}
 8007946:	4618      	mov	r0, r3
 8007948:	3794      	adds	r7, #148	; 0x94
 800794a:	46bd      	mov	sp, r7
 800794c:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8007950:	b002      	add	sp, #8
 8007952:	4770      	bx	lr
 8007954:	f3af 8000 	nop.w
 8007958:	60000000 	.word	0x60000000
 800795c:	400921fb 	.word	0x400921fb
 8007960:	40668000 	.word	0x40668000
 8007964:	080188cc 	.word	0x080188cc

08007968 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007968:	b580      	push	{r7, lr}
 800796a:	b082      	sub	sp, #8
 800796c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800796e:	2300      	movs	r3, #0
 8007970:	607b      	str	r3, [r7, #4]
 8007972:	4b12      	ldr	r3, [pc, #72]	; (80079bc <HAL_MspInit+0x54>)
 8007974:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007976:	4a11      	ldr	r2, [pc, #68]	; (80079bc <HAL_MspInit+0x54>)
 8007978:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800797c:	6453      	str	r3, [r2, #68]	; 0x44
 800797e:	4b0f      	ldr	r3, [pc, #60]	; (80079bc <HAL_MspInit+0x54>)
 8007980:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007982:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007986:	607b      	str	r3, [r7, #4]
 8007988:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800798a:	2300      	movs	r3, #0
 800798c:	603b      	str	r3, [r7, #0]
 800798e:	4b0b      	ldr	r3, [pc, #44]	; (80079bc <HAL_MspInit+0x54>)
 8007990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007992:	4a0a      	ldr	r2, [pc, #40]	; (80079bc <HAL_MspInit+0x54>)
 8007994:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007998:	6413      	str	r3, [r2, #64]	; 0x40
 800799a:	4b08      	ldr	r3, [pc, #32]	; (80079bc <HAL_MspInit+0x54>)
 800799c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800799e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80079a2:	603b      	str	r3, [r7, #0]
 80079a4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80079a6:	2200      	movs	r2, #0
 80079a8:	210f      	movs	r1, #15
 80079aa:	f06f 0001 	mvn.w	r0, #1
 80079ae:	f000 fb85 	bl	80080bc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80079b2:	bf00      	nop
 80079b4:	3708      	adds	r7, #8
 80079b6:	46bd      	mov	sp, r7
 80079b8:	bd80      	pop	{r7, pc}
 80079ba:	bf00      	nop
 80079bc:	40023800 	.word	0x40023800

080079c0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80079c0:	b580      	push	{r7, lr}
 80079c2:	b08c      	sub	sp, #48	; 0x30
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80079c8:	2300      	movs	r3, #0
 80079ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80079cc:	2300      	movs	r3, #0
 80079ce:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0); 
 80079d0:	2200      	movs	r2, #0
 80079d2:	6879      	ldr	r1, [r7, #4]
 80079d4:	2036      	movs	r0, #54	; 0x36
 80079d6:	f000 fb71 	bl	80080bc <HAL_NVIC_SetPriority>
  
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn); 
 80079da:	2036      	movs	r0, #54	; 0x36
 80079dc:	f000 fb8a 	bl	80080f4 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80079e0:	2300      	movs	r3, #0
 80079e2:	60fb      	str	r3, [r7, #12]
 80079e4:	4b1f      	ldr	r3, [pc, #124]	; (8007a64 <HAL_InitTick+0xa4>)
 80079e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079e8:	4a1e      	ldr	r2, [pc, #120]	; (8007a64 <HAL_InitTick+0xa4>)
 80079ea:	f043 0310 	orr.w	r3, r3, #16
 80079ee:	6413      	str	r3, [r2, #64]	; 0x40
 80079f0:	4b1c      	ldr	r3, [pc, #112]	; (8007a64 <HAL_InitTick+0xa4>)
 80079f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079f4:	f003 0310 	and.w	r3, r3, #16
 80079f8:	60fb      	str	r3, [r7, #12]
 80079fa:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80079fc:	f107 0210 	add.w	r2, r7, #16
 8007a00:	f107 0314 	add.w	r3, r7, #20
 8007a04:	4611      	mov	r1, r2
 8007a06:	4618      	mov	r0, r3
 8007a08:	f002 ff16 	bl	800a838 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8007a0c:	f002 feec 	bl	800a7e8 <HAL_RCC_GetPCLK1Freq>
 8007a10:	4603      	mov	r3, r0
 8007a12:	005b      	lsls	r3, r3, #1
 8007a14:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8007a16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a18:	4a13      	ldr	r2, [pc, #76]	; (8007a68 <HAL_InitTick+0xa8>)
 8007a1a:	fba2 2303 	umull	r2, r3, r2, r3
 8007a1e:	0c9b      	lsrs	r3, r3, #18
 8007a20:	3b01      	subs	r3, #1
 8007a22:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8007a24:	4b11      	ldr	r3, [pc, #68]	; (8007a6c <HAL_InitTick+0xac>)
 8007a26:	4a12      	ldr	r2, [pc, #72]	; (8007a70 <HAL_InitTick+0xb0>)
 8007a28:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 8007a2a:	4b10      	ldr	r3, [pc, #64]	; (8007a6c <HAL_InitTick+0xac>)
 8007a2c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8007a30:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8007a32:	4a0e      	ldr	r2, [pc, #56]	; (8007a6c <HAL_InitTick+0xac>)
 8007a34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a36:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8007a38:	4b0c      	ldr	r3, [pc, #48]	; (8007a6c <HAL_InitTick+0xac>)
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007a3e:	4b0b      	ldr	r3, [pc, #44]	; (8007a6c <HAL_InitTick+0xac>)
 8007a40:	2200      	movs	r2, #0
 8007a42:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8007a44:	4809      	ldr	r0, [pc, #36]	; (8007a6c <HAL_InitTick+0xac>)
 8007a46:	f002 ff29 	bl	800a89c <HAL_TIM_Base_Init>
 8007a4a:	4603      	mov	r3, r0
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d104      	bne.n	8007a5a <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8007a50:	4806      	ldr	r0, [pc, #24]	; (8007a6c <HAL_InitTick+0xac>)
 8007a52:	f002 ff4e 	bl	800a8f2 <HAL_TIM_Base_Start_IT>
 8007a56:	4603      	mov	r3, r0
 8007a58:	e000      	b.n	8007a5c <HAL_InitTick+0x9c>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8007a5a:	2301      	movs	r3, #1
}
 8007a5c:	4618      	mov	r0, r3
 8007a5e:	3730      	adds	r7, #48	; 0x30
 8007a60:	46bd      	mov	sp, r7
 8007a62:	bd80      	pop	{r7, pc}
 8007a64:	40023800 	.word	0x40023800
 8007a68:	431bde83 	.word	0x431bde83
 8007a6c:	20005dc0 	.word	0x20005dc0
 8007a70:	40001000 	.word	0x40001000

08007a74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007a74:	b480      	push	{r7}
 8007a76:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8007a78:	bf00      	nop
 8007a7a:	46bd      	mov	sp, r7
 8007a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a80:	4770      	bx	lr
	...

08007a84 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007a84:	b580      	push	{r7, lr}
 8007a86:	af00      	add	r7, sp, #0

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  LOG_REPORT("ic.c: HARDFAULT ERROR", __LINE__);
 8007a88:	2164      	movs	r1, #100	; 0x64
 8007a8a:	4802      	ldr	r0, [pc, #8]	; (8007a94 <HardFault_Handler+0x10>)
 8007a8c:	f7f9 fe82 	bl	8001794 <LOG_REPORT>
 8007a90:	e7fa      	b.n	8007a88 <HardFault_Handler+0x4>
 8007a92:	bf00      	nop
 8007a94:	080188f0 	.word	0x080188f0

08007a98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007a98:	b580      	push	{r7, lr}
 8007a9a:	af00      	add	r7, sp, #0

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
	  LOG_REPORT("ic.c: MEMORY ERROR", __LINE__);
 8007a9c:	2174      	movs	r1, #116	; 0x74
 8007a9e:	4802      	ldr	r0, [pc, #8]	; (8007aa8 <MemManage_Handler+0x10>)
 8007aa0:	f7f9 fe78 	bl	8001794 <LOG_REPORT>
 8007aa4:	e7fa      	b.n	8007a9c <MemManage_Handler+0x4>
 8007aa6:	bf00      	nop
 8007aa8:	08018908 	.word	0x08018908

08007aac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007aac:	b580      	push	{r7, lr}
 8007aae:	af00      	add	r7, sp, #0

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_BusFault_IRQn 0 */
	  LOG_REPORT("ic.c: BUS ERROR", __LINE__);
 8007ab0:	2184      	movs	r1, #132	; 0x84
 8007ab2:	4802      	ldr	r0, [pc, #8]	; (8007abc <BusFault_Handler+0x10>)
 8007ab4:	f7f9 fe6e 	bl	8001794 <LOG_REPORT>
 8007ab8:	e7fa      	b.n	8007ab0 <BusFault_Handler+0x4>
 8007aba:	bf00      	nop
 8007abc:	0801891c 	.word	0x0801891c

08007ac0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007ac0:	b480      	push	{r7}
 8007ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007ac4:	e7fe      	b.n	8007ac4 <UsageFault_Handler+0x4>

08007ac6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007ac6:	b480      	push	{r7}
 8007ac8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007aca:	bf00      	nop
 8007acc:	46bd      	mov	sp, r7
 8007ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad2:	4770      	bx	lr

08007ad4 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8007ad4:	b580      	push	{r7, lr}
 8007ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8007ad8:	4802      	ldr	r0, [pc, #8]	; (8007ae4 <DMA1_Stream4_IRQHandler+0x10>)
 8007ada:	f000 fc41 	bl	8008360 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8007ade:	bf00      	nop
 8007ae0:	bd80      	pop	{r7, pc}
 8007ae2:	bf00      	nop
 8007ae4:	20005e80 	.word	0x20005e80

08007ae8 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8007ae8:	b580      	push	{r7, lr}
 8007aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8007aec:	4802      	ldr	r0, [pc, #8]	; (8007af8 <UART4_IRQHandler+0x10>)
 8007aee:	f003 fa3f 	bl	800af70 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8007af2:	bf00      	nop
 8007af4:	bd80      	pop	{r7, pc}
 8007af6:	bf00      	nop
 8007af8:	20005e40 	.word	0x20005e40

08007afc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8007afc:	b580      	push	{r7, lr}
 8007afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8007b00:	4802      	ldr	r0, [pc, #8]	; (8007b0c <TIM6_DAC_IRQHandler+0x10>)
 8007b02:	f002 ff1a 	bl	800a93a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8007b06:	bf00      	nop
 8007b08:	bd80      	pop	{r7, pc}
 8007b0a:	bf00      	nop
 8007b0c:	20005dc0 	.word	0x20005dc0

08007b10 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8007b10:	b580      	push	{r7, lr}
 8007b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */
	osSignalSet(defaultTaskHandle, 0x01);
 8007b14:	4b05      	ldr	r3, [pc, #20]	; (8007b2c <TIM7_IRQHandler+0x1c>)
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	2101      	movs	r1, #1
 8007b1a:	4618      	mov	r0, r3
 8007b1c:	f006 ffe8 	bl	800eaf0 <osSignalSet>
  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8007b20:	4803      	ldr	r0, [pc, #12]	; (8007b30 <TIM7_IRQHandler+0x20>)
 8007b22:	f002 ff0a 	bl	800a93a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8007b26:	bf00      	nop
 8007b28:	bd80      	pop	{r7, pc}
 8007b2a:	bf00      	nop
 8007b2c:	200052dc 	.word	0x200052dc
 8007b30:	20005e00 	.word	0x20005e00

08007b34 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8007b34:	b580      	push	{r7, lr}
 8007b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8007b38:	4802      	ldr	r0, [pc, #8]	; (8007b44 <OTG_FS_IRQHandler+0x10>)
 8007b3a:	f001 f9e1 	bl	8008f00 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8007b3e:	bf00      	nop
 8007b40:	bd80      	pop	{r7, pc}
 8007b42:	bf00      	nop
 8007b44:	20006788 	.word	0x20006788

08007b48 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8007b48:	b580      	push	{r7, lr}
 8007b4a:	b084      	sub	sp, #16
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8007b50:	4b11      	ldr	r3, [pc, #68]	; (8007b98 <_sbrk+0x50>)
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d102      	bne.n	8007b5e <_sbrk+0x16>
		heap_end = &end;
 8007b58:	4b0f      	ldr	r3, [pc, #60]	; (8007b98 <_sbrk+0x50>)
 8007b5a:	4a10      	ldr	r2, [pc, #64]	; (8007b9c <_sbrk+0x54>)
 8007b5c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8007b5e:	4b0e      	ldr	r3, [pc, #56]	; (8007b98 <_sbrk+0x50>)
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8007b64:	4b0c      	ldr	r3, [pc, #48]	; (8007b98 <_sbrk+0x50>)
 8007b66:	681a      	ldr	r2, [r3, #0]
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	4413      	add	r3, r2
 8007b6c:	466a      	mov	r2, sp
 8007b6e:	4293      	cmp	r3, r2
 8007b70:	d907      	bls.n	8007b82 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8007b72:	f00a fe03 	bl	801277c <__errno>
 8007b76:	4602      	mov	r2, r0
 8007b78:	230c      	movs	r3, #12
 8007b7a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8007b7c:	f04f 33ff 	mov.w	r3, #4294967295
 8007b80:	e006      	b.n	8007b90 <_sbrk+0x48>
	}

	heap_end += incr;
 8007b82:	4b05      	ldr	r3, [pc, #20]	; (8007b98 <_sbrk+0x50>)
 8007b84:	681a      	ldr	r2, [r3, #0]
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	4413      	add	r3, r2
 8007b8a:	4a03      	ldr	r2, [pc, #12]	; (8007b98 <_sbrk+0x50>)
 8007b8c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8007b8e:	68fb      	ldr	r3, [r7, #12]
}
 8007b90:	4618      	mov	r0, r3
 8007b92:	3710      	adds	r7, #16
 8007b94:	46bd      	mov	sp, r7
 8007b96:	bd80      	pop	{r7, pc}
 8007b98:	2000147c 	.word	0x2000147c
 8007b9c:	20006b98 	.word	0x20006b98

08007ba0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8007ba0:	b480      	push	{r7}
 8007ba2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8007ba4:	4b08      	ldr	r3, [pc, #32]	; (8007bc8 <SystemInit+0x28>)
 8007ba6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007baa:	4a07      	ldr	r2, [pc, #28]	; (8007bc8 <SystemInit+0x28>)
 8007bac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007bb0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8007bb4:	4b04      	ldr	r3, [pc, #16]	; (8007bc8 <SystemInit+0x28>)
 8007bb6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007bba:	609a      	str	r2, [r3, #8]
#endif
}
 8007bbc:	bf00      	nop
 8007bbe:	46bd      	mov	sp, r7
 8007bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc4:	4770      	bx	lr
 8007bc6:	bf00      	nop
 8007bc8:	e000ed00 	.word	0xe000ed00

08007bcc <MX_TIM7_Init>:

TIM_HandleTypeDef htim7;

/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8007bcc:	b580      	push	{r7, lr}
 8007bce:	b082      	sub	sp, #8
 8007bd0:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007bd2:	463b      	mov	r3, r7
 8007bd4:	2200      	movs	r2, #0
 8007bd6:	601a      	str	r2, [r3, #0]
 8007bd8:	605a      	str	r2, [r3, #4]

  htim7.Instance = TIM7;
 8007bda:	4b15      	ldr	r3, [pc, #84]	; (8007c30 <MX_TIM7_Init+0x64>)
 8007bdc:	4a15      	ldr	r2, [pc, #84]	; (8007c34 <MX_TIM7_Init+0x68>)
 8007bde:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 83;
 8007be0:	4b13      	ldr	r3, [pc, #76]	; (8007c30 <MX_TIM7_Init+0x64>)
 8007be2:	2253      	movs	r2, #83	; 0x53
 8007be4:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007be6:	4b12      	ldr	r3, [pc, #72]	; (8007c30 <MX_TIM7_Init+0x64>)
 8007be8:	2200      	movs	r2, #0
 8007bea:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9999;
 8007bec:	4b10      	ldr	r3, [pc, #64]	; (8007c30 <MX_TIM7_Init+0x64>)
 8007bee:	f242 720f 	movw	r2, #9999	; 0x270f
 8007bf2:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007bf4:	4b0e      	ldr	r3, [pc, #56]	; (8007c30 <MX_TIM7_Init+0x64>)
 8007bf6:	2200      	movs	r2, #0
 8007bf8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8007bfa:	480d      	ldr	r0, [pc, #52]	; (8007c30 <MX_TIM7_Init+0x64>)
 8007bfc:	f002 fe4e 	bl	800a89c <HAL_TIM_Base_Init>
 8007c00:	4603      	mov	r3, r0
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d001      	beq.n	8007c0a <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8007c06:	f7fb fba7 	bl	8003358 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007c0e:	2300      	movs	r3, #0
 8007c10:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8007c12:	463b      	mov	r3, r7
 8007c14:	4619      	mov	r1, r3
 8007c16:	4806      	ldr	r0, [pc, #24]	; (8007c30 <MX_TIM7_Init+0x64>)
 8007c18:	f003 f860 	bl	800acdc <HAL_TIMEx_MasterConfigSynchronization>
 8007c1c:	4603      	mov	r3, r0
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d001      	beq.n	8007c26 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8007c22:	f7fb fb99 	bl	8003358 <Error_Handler>
  }

}
 8007c26:	bf00      	nop
 8007c28:	3708      	adds	r7, #8
 8007c2a:	46bd      	mov	sp, r7
 8007c2c:	bd80      	pop	{r7, pc}
 8007c2e:	bf00      	nop
 8007c30:	20005e00 	.word	0x20005e00
 8007c34:	40001400 	.word	0x40001400

08007c38 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8007c38:	b580      	push	{r7, lr}
 8007c3a:	b084      	sub	sp, #16
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	4a0e      	ldr	r2, [pc, #56]	; (8007c80 <HAL_TIM_Base_MspInit+0x48>)
 8007c46:	4293      	cmp	r3, r2
 8007c48:	d115      	bne.n	8007c76 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8007c4a:	2300      	movs	r3, #0
 8007c4c:	60fb      	str	r3, [r7, #12]
 8007c4e:	4b0d      	ldr	r3, [pc, #52]	; (8007c84 <HAL_TIM_Base_MspInit+0x4c>)
 8007c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c52:	4a0c      	ldr	r2, [pc, #48]	; (8007c84 <HAL_TIM_Base_MspInit+0x4c>)
 8007c54:	f043 0320 	orr.w	r3, r3, #32
 8007c58:	6413      	str	r3, [r2, #64]	; 0x40
 8007c5a:	4b0a      	ldr	r3, [pc, #40]	; (8007c84 <HAL_TIM_Base_MspInit+0x4c>)
 8007c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c5e:	f003 0320 	and.w	r3, r3, #32
 8007c62:	60fb      	str	r3, [r7, #12]
 8007c64:	68fb      	ldr	r3, [r7, #12]

    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 8007c66:	2200      	movs	r2, #0
 8007c68:	2105      	movs	r1, #5
 8007c6a:	2037      	movs	r0, #55	; 0x37
 8007c6c:	f000 fa26 	bl	80080bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8007c70:	2037      	movs	r0, #55	; 0x37
 8007c72:	f000 fa3f 	bl	80080f4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8007c76:	bf00      	nop
 8007c78:	3710      	adds	r7, #16
 8007c7a:	46bd      	mov	sp, r7
 8007c7c:	bd80      	pop	{r7, pc}
 8007c7e:	bf00      	nop
 8007c80:	40001400 	.word	0x40001400
 8007c84:	40023800 	.word	0x40023800

08007c88 <MX_UART4_Init>:
UART_HandleTypeDef huart4;
DMA_HandleTypeDef hdma_uart4_tx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8007c88:	b580      	push	{r7, lr}
 8007c8a:	af00      	add	r7, sp, #0

  huart4.Instance = UART4;
 8007c8c:	4b11      	ldr	r3, [pc, #68]	; (8007cd4 <MX_UART4_Init+0x4c>)
 8007c8e:	4a12      	ldr	r2, [pc, #72]	; (8007cd8 <MX_UART4_Init+0x50>)
 8007c90:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8007c92:	4b10      	ldr	r3, [pc, #64]	; (8007cd4 <MX_UART4_Init+0x4c>)
 8007c94:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8007c98:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8007c9a:	4b0e      	ldr	r3, [pc, #56]	; (8007cd4 <MX_UART4_Init+0x4c>)
 8007c9c:	2200      	movs	r2, #0
 8007c9e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8007ca0:	4b0c      	ldr	r3, [pc, #48]	; (8007cd4 <MX_UART4_Init+0x4c>)
 8007ca2:	2200      	movs	r2, #0
 8007ca4:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8007ca6:	4b0b      	ldr	r3, [pc, #44]	; (8007cd4 <MX_UART4_Init+0x4c>)
 8007ca8:	2200      	movs	r2, #0
 8007caa:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8007cac:	4b09      	ldr	r3, [pc, #36]	; (8007cd4 <MX_UART4_Init+0x4c>)
 8007cae:	220c      	movs	r2, #12
 8007cb0:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007cb2:	4b08      	ldr	r3, [pc, #32]	; (8007cd4 <MX_UART4_Init+0x4c>)
 8007cb4:	2200      	movs	r2, #0
 8007cb6:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8007cb8:	4b06      	ldr	r3, [pc, #24]	; (8007cd4 <MX_UART4_Init+0x4c>)
 8007cba:	2200      	movs	r2, #0
 8007cbc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8007cbe:	4805      	ldr	r0, [pc, #20]	; (8007cd4 <MX_UART4_Init+0x4c>)
 8007cc0:	f003 f89c 	bl	800adfc <HAL_UART_Init>
 8007cc4:	4603      	mov	r3, r0
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d001      	beq.n	8007cce <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8007cca:	f7fb fb45 	bl	8003358 <Error_Handler>
  }

}
 8007cce:	bf00      	nop
 8007cd0:	bd80      	pop	{r7, pc}
 8007cd2:	bf00      	nop
 8007cd4:	20005e40 	.word	0x20005e40
 8007cd8:	40004c00 	.word	0x40004c00

08007cdc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8007cdc:	b580      	push	{r7, lr}
 8007cde:	b08a      	sub	sp, #40	; 0x28
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007ce4:	f107 0314 	add.w	r3, r7, #20
 8007ce8:	2200      	movs	r2, #0
 8007cea:	601a      	str	r2, [r3, #0]
 8007cec:	605a      	str	r2, [r3, #4]
 8007cee:	609a      	str	r2, [r3, #8]
 8007cf0:	60da      	str	r2, [r3, #12]
 8007cf2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	4a34      	ldr	r2, [pc, #208]	; (8007dcc <HAL_UART_MspInit+0xf0>)
 8007cfa:	4293      	cmp	r3, r2
 8007cfc:	d161      	bne.n	8007dc2 <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8007cfe:	2300      	movs	r3, #0
 8007d00:	613b      	str	r3, [r7, #16]
 8007d02:	4b33      	ldr	r3, [pc, #204]	; (8007dd0 <HAL_UART_MspInit+0xf4>)
 8007d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d06:	4a32      	ldr	r2, [pc, #200]	; (8007dd0 <HAL_UART_MspInit+0xf4>)
 8007d08:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007d0c:	6413      	str	r3, [r2, #64]	; 0x40
 8007d0e:	4b30      	ldr	r3, [pc, #192]	; (8007dd0 <HAL_UART_MspInit+0xf4>)
 8007d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d12:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007d16:	613b      	str	r3, [r7, #16]
 8007d18:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007d1a:	2300      	movs	r3, #0
 8007d1c:	60fb      	str	r3, [r7, #12]
 8007d1e:	4b2c      	ldr	r3, [pc, #176]	; (8007dd0 <HAL_UART_MspInit+0xf4>)
 8007d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d22:	4a2b      	ldr	r2, [pc, #172]	; (8007dd0 <HAL_UART_MspInit+0xf4>)
 8007d24:	f043 0301 	orr.w	r3, r3, #1
 8007d28:	6313      	str	r3, [r2, #48]	; 0x30
 8007d2a:	4b29      	ldr	r3, [pc, #164]	; (8007dd0 <HAL_UART_MspInit+0xf4>)
 8007d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d2e:	f003 0301 	and.w	r3, r3, #1
 8007d32:	60fb      	str	r3, [r7, #12]
 8007d34:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration    
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8007d36:	2303      	movs	r3, #3
 8007d38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007d3a:	2302      	movs	r3, #2
 8007d3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007d3e:	2301      	movs	r3, #1
 8007d40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007d42:	2303      	movs	r3, #3
 8007d44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8007d46:	2308      	movs	r3, #8
 8007d48:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007d4a:	f107 0314 	add.w	r3, r7, #20
 8007d4e:	4619      	mov	r1, r3
 8007d50:	4820      	ldr	r0, [pc, #128]	; (8007dd4 <HAL_UART_MspInit+0xf8>)
 8007d52:	f000 fd7b 	bl	800884c <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream4;
 8007d56:	4b20      	ldr	r3, [pc, #128]	; (8007dd8 <HAL_UART_MspInit+0xfc>)
 8007d58:	4a20      	ldr	r2, [pc, #128]	; (8007ddc <HAL_UART_MspInit+0x100>)
 8007d5a:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Channel = DMA_CHANNEL_4;
 8007d5c:	4b1e      	ldr	r3, [pc, #120]	; (8007dd8 <HAL_UART_MspInit+0xfc>)
 8007d5e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007d62:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007d64:	4b1c      	ldr	r3, [pc, #112]	; (8007dd8 <HAL_UART_MspInit+0xfc>)
 8007d66:	2240      	movs	r2, #64	; 0x40
 8007d68:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007d6a:	4b1b      	ldr	r3, [pc, #108]	; (8007dd8 <HAL_UART_MspInit+0xfc>)
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8007d70:	4b19      	ldr	r3, [pc, #100]	; (8007dd8 <HAL_UART_MspInit+0xfc>)
 8007d72:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007d76:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007d78:	4b17      	ldr	r3, [pc, #92]	; (8007dd8 <HAL_UART_MspInit+0xfc>)
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007d7e:	4b16      	ldr	r3, [pc, #88]	; (8007dd8 <HAL_UART_MspInit+0xfc>)
 8007d80:	2200      	movs	r2, #0
 8007d82:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 8007d84:	4b14      	ldr	r3, [pc, #80]	; (8007dd8 <HAL_UART_MspInit+0xfc>)
 8007d86:	2200      	movs	r2, #0
 8007d88:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8007d8a:	4b13      	ldr	r3, [pc, #76]	; (8007dd8 <HAL_UART_MspInit+0xfc>)
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	621a      	str	r2, [r3, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8007d90:	4b11      	ldr	r3, [pc, #68]	; (8007dd8 <HAL_UART_MspInit+0xfc>)
 8007d92:	2200      	movs	r2, #0
 8007d94:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 8007d96:	4810      	ldr	r0, [pc, #64]	; (8007dd8 <HAL_UART_MspInit+0xfc>)
 8007d98:	f000 f9ba 	bl	8008110 <HAL_DMA_Init>
 8007d9c:	4603      	mov	r3, r0
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d001      	beq.n	8007da6 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8007da2:	f7fb fad9 	bl	8003358 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart4_tx);
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	4a0b      	ldr	r2, [pc, #44]	; (8007dd8 <HAL_UART_MspInit+0xfc>)
 8007daa:	631a      	str	r2, [r3, #48]	; 0x30
 8007dac:	4a0a      	ldr	r2, [pc, #40]	; (8007dd8 <HAL_UART_MspInit+0xfc>)
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 8007db2:	2200      	movs	r2, #0
 8007db4:	2105      	movs	r1, #5
 8007db6:	2034      	movs	r0, #52	; 0x34
 8007db8:	f000 f980 	bl	80080bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8007dbc:	2034      	movs	r0, #52	; 0x34
 8007dbe:	f000 f999 	bl	80080f4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }
}
 8007dc2:	bf00      	nop
 8007dc4:	3728      	adds	r7, #40	; 0x28
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	bd80      	pop	{r7, pc}
 8007dca:	bf00      	nop
 8007dcc:	40004c00 	.word	0x40004c00
 8007dd0:	40023800 	.word	0x40023800
 8007dd4:	40020000 	.word	0x40020000
 8007dd8:	20005e80 	.word	0x20005e80
 8007ddc:	40026070 	.word	0x40026070

08007de0 <HAL_UART_TxCpltCallback>:
  /* USER CODE END UART4_MspDeInit 1 */
  }
} 

/* USER CODE BEGIN 1 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8007de0:	b580      	push	{r7, lr}
 8007de2:	b084      	sub	sp, #16
 8007de4:	af00      	add	r7, sp, #0
 8007de6:	6078      	str	r0, [r7, #4]
	if (UART4 == huart->Instance) {
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	4a0c      	ldr	r2, [pc, #48]	; (8007e20 <HAL_UART_TxCpltCallback+0x40>)
 8007dee:	4293      	cmp	r3, r2
 8007df0:	d112      	bne.n	8007e18 <HAL_UART_TxCpltCallback+0x38>
		uint16_t size_dma;
		size_dma = ringBuff_PopArray(&uart_tx_ringbuff, log_uart_dma_buff, LOG_BUFFER_SIZE);
 8007df2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007df6:	490b      	ldr	r1, [pc, #44]	; (8007e24 <HAL_UART_TxCpltCallback+0x44>)
 8007df8:	480b      	ldr	r0, [pc, #44]	; (8007e28 <HAL_UART_TxCpltCallback+0x48>)
 8007dfa:	f7fb fb4c 	bl	8003496 <ringBuff_PopArray>
 8007dfe:	4603      	mov	r3, r0
 8007e00:	81fb      	strh	r3, [r7, #14]
		if (0 == size_dma) {
 8007e02:	89fb      	ldrh	r3, [r7, #14]
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d006      	beq.n	8007e16 <HAL_UART_TxCpltCallback+0x36>
			return;
		}
		HAL_UART_Transmit_DMA(&huart4, log_uart_dma_buff, size_dma);
 8007e08:	89fb      	ldrh	r3, [r7, #14]
 8007e0a:	461a      	mov	r2, r3
 8007e0c:	4905      	ldr	r1, [pc, #20]	; (8007e24 <HAL_UART_TxCpltCallback+0x44>)
 8007e0e:	4807      	ldr	r0, [pc, #28]	; (8007e2c <HAL_UART_TxCpltCallback+0x4c>)
 8007e10:	f003 f842 	bl	800ae98 <HAL_UART_Transmit_DMA>
 8007e14:	e000      	b.n	8007e18 <HAL_UART_TxCpltCallback+0x38>
			return;
 8007e16:	bf00      	nop
	}
}
 8007e18:	3710      	adds	r7, #16
 8007e1a:	46bd      	mov	sp, r7
 8007e1c:	bd80      	pop	{r7, pc}
 8007e1e:	bf00      	nop
 8007e20:	40004c00 	.word	0x40004c00
 8007e24:	200051dc 	.word	0x200051dc
 8007e28:	2000086c 	.word	0x2000086c
 8007e2c:	20005e40 	.word	0x20005e40

08007e30 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8007e30:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007e68 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8007e34:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8007e36:	e003      	b.n	8007e40 <LoopCopyDataInit>

08007e38 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8007e38:	4b0c      	ldr	r3, [pc, #48]	; (8007e6c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8007e3a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8007e3c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8007e3e:	3104      	adds	r1, #4

08007e40 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8007e40:	480b      	ldr	r0, [pc, #44]	; (8007e70 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8007e42:	4b0c      	ldr	r3, [pc, #48]	; (8007e74 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8007e44:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8007e46:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8007e48:	d3f6      	bcc.n	8007e38 <CopyDataInit>
  ldr  r2, =_sbss
 8007e4a:	4a0b      	ldr	r2, [pc, #44]	; (8007e78 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8007e4c:	e002      	b.n	8007e54 <LoopFillZerobss>

08007e4e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8007e4e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8007e50:	f842 3b04 	str.w	r3, [r2], #4

08007e54 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8007e54:	4b09      	ldr	r3, [pc, #36]	; (8007e7c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8007e56:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8007e58:	d3f9      	bcc.n	8007e4e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8007e5a:	f7ff fea1 	bl	8007ba0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8007e5e:	f00a fc93 	bl	8012788 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8007e62:	f7fb f9e7 	bl	8003234 <main>
  bx  lr    
 8007e66:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8007e68:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8007e6c:	08018f08 	.word	0x08018f08
  ldr  r0, =_sdata
 8007e70:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8007e74:	20001008 	.word	0x20001008
  ldr  r2, =_sbss
 8007e78:	20001008 	.word	0x20001008
  ldr  r3, = _ebss
 8007e7c:	20006b94 	.word	0x20006b94

08007e80 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8007e80:	e7fe      	b.n	8007e80 <ADC_IRQHandler>
	...

08007e84 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007e84:	b580      	push	{r7, lr}
 8007e86:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8007e88:	4b0e      	ldr	r3, [pc, #56]	; (8007ec4 <HAL_Init+0x40>)
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	4a0d      	ldr	r2, [pc, #52]	; (8007ec4 <HAL_Init+0x40>)
 8007e8e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007e92:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8007e94:	4b0b      	ldr	r3, [pc, #44]	; (8007ec4 <HAL_Init+0x40>)
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	4a0a      	ldr	r2, [pc, #40]	; (8007ec4 <HAL_Init+0x40>)
 8007e9a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007e9e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8007ea0:	4b08      	ldr	r3, [pc, #32]	; (8007ec4 <HAL_Init+0x40>)
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	4a07      	ldr	r2, [pc, #28]	; (8007ec4 <HAL_Init+0x40>)
 8007ea6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007eaa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007eac:	2003      	movs	r0, #3
 8007eae:	f000 f8fa 	bl	80080a6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8007eb2:	2000      	movs	r0, #0
 8007eb4:	f7ff fd84 	bl	80079c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8007eb8:	f7ff fd56 	bl	8007968 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8007ebc:	2300      	movs	r3, #0
}
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	bd80      	pop	{r7, pc}
 8007ec2:	bf00      	nop
 8007ec4:	40023c00 	.word	0x40023c00

08007ec8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007ec8:	b480      	push	{r7}
 8007eca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8007ecc:	4b06      	ldr	r3, [pc, #24]	; (8007ee8 <HAL_IncTick+0x20>)
 8007ece:	781b      	ldrb	r3, [r3, #0]
 8007ed0:	461a      	mov	r2, r3
 8007ed2:	4b06      	ldr	r3, [pc, #24]	; (8007eec <HAL_IncTick+0x24>)
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	4413      	add	r3, r2
 8007ed8:	4a04      	ldr	r2, [pc, #16]	; (8007eec <HAL_IncTick+0x24>)
 8007eda:	6013      	str	r3, [r2, #0]
}
 8007edc:	bf00      	nop
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee4:	4770      	bx	lr
 8007ee6:	bf00      	nop
 8007ee8:	20000cbc 	.word	0x20000cbc
 8007eec:	20005ee0 	.word	0x20005ee0

08007ef0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007ef0:	b480      	push	{r7}
 8007ef2:	af00      	add	r7, sp, #0
  return uwTick;
 8007ef4:	4b03      	ldr	r3, [pc, #12]	; (8007f04 <HAL_GetTick+0x14>)
 8007ef6:	681b      	ldr	r3, [r3, #0]
}
 8007ef8:	4618      	mov	r0, r3
 8007efa:	46bd      	mov	sp, r7
 8007efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f00:	4770      	bx	lr
 8007f02:	bf00      	nop
 8007f04:	20005ee0 	.word	0x20005ee0

08007f08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007f08:	b580      	push	{r7, lr}
 8007f0a:	b084      	sub	sp, #16
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007f10:	f7ff ffee 	bl	8007ef0 <HAL_GetTick>
 8007f14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f20:	d005      	beq.n	8007f2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8007f22:	4b09      	ldr	r3, [pc, #36]	; (8007f48 <HAL_Delay+0x40>)
 8007f24:	781b      	ldrb	r3, [r3, #0]
 8007f26:	461a      	mov	r2, r3
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	4413      	add	r3, r2
 8007f2c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8007f2e:	bf00      	nop
 8007f30:	f7ff ffde 	bl	8007ef0 <HAL_GetTick>
 8007f34:	4602      	mov	r2, r0
 8007f36:	68bb      	ldr	r3, [r7, #8]
 8007f38:	1ad3      	subs	r3, r2, r3
 8007f3a:	68fa      	ldr	r2, [r7, #12]
 8007f3c:	429a      	cmp	r2, r3
 8007f3e:	d8f7      	bhi.n	8007f30 <HAL_Delay+0x28>
  {
  }
}
 8007f40:	bf00      	nop
 8007f42:	3710      	adds	r7, #16
 8007f44:	46bd      	mov	sp, r7
 8007f46:	bd80      	pop	{r7, pc}
 8007f48:	20000cbc 	.word	0x20000cbc

08007f4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007f4c:	b480      	push	{r7}
 8007f4e:	b085      	sub	sp, #20
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	f003 0307 	and.w	r3, r3, #7
 8007f5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007f5c:	4b0c      	ldr	r3, [pc, #48]	; (8007f90 <__NVIC_SetPriorityGrouping+0x44>)
 8007f5e:	68db      	ldr	r3, [r3, #12]
 8007f60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007f62:	68ba      	ldr	r2, [r7, #8]
 8007f64:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007f68:	4013      	ands	r3, r2
 8007f6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007f70:	68bb      	ldr	r3, [r7, #8]
 8007f72:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007f74:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007f78:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007f7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007f7e:	4a04      	ldr	r2, [pc, #16]	; (8007f90 <__NVIC_SetPriorityGrouping+0x44>)
 8007f80:	68bb      	ldr	r3, [r7, #8]
 8007f82:	60d3      	str	r3, [r2, #12]
}
 8007f84:	bf00      	nop
 8007f86:	3714      	adds	r7, #20
 8007f88:	46bd      	mov	sp, r7
 8007f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8e:	4770      	bx	lr
 8007f90:	e000ed00 	.word	0xe000ed00

08007f94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007f94:	b480      	push	{r7}
 8007f96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007f98:	4b04      	ldr	r3, [pc, #16]	; (8007fac <__NVIC_GetPriorityGrouping+0x18>)
 8007f9a:	68db      	ldr	r3, [r3, #12]
 8007f9c:	0a1b      	lsrs	r3, r3, #8
 8007f9e:	f003 0307 	and.w	r3, r3, #7
}
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	46bd      	mov	sp, r7
 8007fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007faa:	4770      	bx	lr
 8007fac:	e000ed00 	.word	0xe000ed00

08007fb0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007fb0:	b480      	push	{r7}
 8007fb2:	b083      	sub	sp, #12
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	4603      	mov	r3, r0
 8007fb8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007fba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	db0b      	blt.n	8007fda <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007fc2:	79fb      	ldrb	r3, [r7, #7]
 8007fc4:	f003 021f 	and.w	r2, r3, #31
 8007fc8:	4907      	ldr	r1, [pc, #28]	; (8007fe8 <__NVIC_EnableIRQ+0x38>)
 8007fca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007fce:	095b      	lsrs	r3, r3, #5
 8007fd0:	2001      	movs	r0, #1
 8007fd2:	fa00 f202 	lsl.w	r2, r0, r2
 8007fd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8007fda:	bf00      	nop
 8007fdc:	370c      	adds	r7, #12
 8007fde:	46bd      	mov	sp, r7
 8007fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe4:	4770      	bx	lr
 8007fe6:	bf00      	nop
 8007fe8:	e000e100 	.word	0xe000e100

08007fec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007fec:	b480      	push	{r7}
 8007fee:	b083      	sub	sp, #12
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	4603      	mov	r3, r0
 8007ff4:	6039      	str	r1, [r7, #0]
 8007ff6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007ff8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	db0a      	blt.n	8008016 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008000:	683b      	ldr	r3, [r7, #0]
 8008002:	b2da      	uxtb	r2, r3
 8008004:	490c      	ldr	r1, [pc, #48]	; (8008038 <__NVIC_SetPriority+0x4c>)
 8008006:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800800a:	0112      	lsls	r2, r2, #4
 800800c:	b2d2      	uxtb	r2, r2
 800800e:	440b      	add	r3, r1
 8008010:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8008014:	e00a      	b.n	800802c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008016:	683b      	ldr	r3, [r7, #0]
 8008018:	b2da      	uxtb	r2, r3
 800801a:	4908      	ldr	r1, [pc, #32]	; (800803c <__NVIC_SetPriority+0x50>)
 800801c:	79fb      	ldrb	r3, [r7, #7]
 800801e:	f003 030f 	and.w	r3, r3, #15
 8008022:	3b04      	subs	r3, #4
 8008024:	0112      	lsls	r2, r2, #4
 8008026:	b2d2      	uxtb	r2, r2
 8008028:	440b      	add	r3, r1
 800802a:	761a      	strb	r2, [r3, #24]
}
 800802c:	bf00      	nop
 800802e:	370c      	adds	r7, #12
 8008030:	46bd      	mov	sp, r7
 8008032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008036:	4770      	bx	lr
 8008038:	e000e100 	.word	0xe000e100
 800803c:	e000ed00 	.word	0xe000ed00

08008040 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008040:	b480      	push	{r7}
 8008042:	b089      	sub	sp, #36	; 0x24
 8008044:	af00      	add	r7, sp, #0
 8008046:	60f8      	str	r0, [r7, #12]
 8008048:	60b9      	str	r1, [r7, #8]
 800804a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	f003 0307 	and.w	r3, r3, #7
 8008052:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008054:	69fb      	ldr	r3, [r7, #28]
 8008056:	f1c3 0307 	rsb	r3, r3, #7
 800805a:	2b04      	cmp	r3, #4
 800805c:	bf28      	it	cs
 800805e:	2304      	movcs	r3, #4
 8008060:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008062:	69fb      	ldr	r3, [r7, #28]
 8008064:	3304      	adds	r3, #4
 8008066:	2b06      	cmp	r3, #6
 8008068:	d902      	bls.n	8008070 <NVIC_EncodePriority+0x30>
 800806a:	69fb      	ldr	r3, [r7, #28]
 800806c:	3b03      	subs	r3, #3
 800806e:	e000      	b.n	8008072 <NVIC_EncodePriority+0x32>
 8008070:	2300      	movs	r3, #0
 8008072:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008074:	f04f 32ff 	mov.w	r2, #4294967295
 8008078:	69bb      	ldr	r3, [r7, #24]
 800807a:	fa02 f303 	lsl.w	r3, r2, r3
 800807e:	43da      	mvns	r2, r3
 8008080:	68bb      	ldr	r3, [r7, #8]
 8008082:	401a      	ands	r2, r3
 8008084:	697b      	ldr	r3, [r7, #20]
 8008086:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008088:	f04f 31ff 	mov.w	r1, #4294967295
 800808c:	697b      	ldr	r3, [r7, #20]
 800808e:	fa01 f303 	lsl.w	r3, r1, r3
 8008092:	43d9      	mvns	r1, r3
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008098:	4313      	orrs	r3, r2
         );
}
 800809a:	4618      	mov	r0, r3
 800809c:	3724      	adds	r7, #36	; 0x24
 800809e:	46bd      	mov	sp, r7
 80080a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a4:	4770      	bx	lr

080080a6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80080a6:	b580      	push	{r7, lr}
 80080a8:	b082      	sub	sp, #8
 80080aa:	af00      	add	r7, sp, #0
 80080ac:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80080ae:	6878      	ldr	r0, [r7, #4]
 80080b0:	f7ff ff4c 	bl	8007f4c <__NVIC_SetPriorityGrouping>
}
 80080b4:	bf00      	nop
 80080b6:	3708      	adds	r7, #8
 80080b8:	46bd      	mov	sp, r7
 80080ba:	bd80      	pop	{r7, pc}

080080bc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80080bc:	b580      	push	{r7, lr}
 80080be:	b086      	sub	sp, #24
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	4603      	mov	r3, r0
 80080c4:	60b9      	str	r1, [r7, #8]
 80080c6:	607a      	str	r2, [r7, #4]
 80080c8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80080ca:	2300      	movs	r3, #0
 80080cc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80080ce:	f7ff ff61 	bl	8007f94 <__NVIC_GetPriorityGrouping>
 80080d2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80080d4:	687a      	ldr	r2, [r7, #4]
 80080d6:	68b9      	ldr	r1, [r7, #8]
 80080d8:	6978      	ldr	r0, [r7, #20]
 80080da:	f7ff ffb1 	bl	8008040 <NVIC_EncodePriority>
 80080de:	4602      	mov	r2, r0
 80080e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80080e4:	4611      	mov	r1, r2
 80080e6:	4618      	mov	r0, r3
 80080e8:	f7ff ff80 	bl	8007fec <__NVIC_SetPriority>
}
 80080ec:	bf00      	nop
 80080ee:	3718      	adds	r7, #24
 80080f0:	46bd      	mov	sp, r7
 80080f2:	bd80      	pop	{r7, pc}

080080f4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80080f4:	b580      	push	{r7, lr}
 80080f6:	b082      	sub	sp, #8
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	4603      	mov	r3, r0
 80080fc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80080fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008102:	4618      	mov	r0, r3
 8008104:	f7ff ff54 	bl	8007fb0 <__NVIC_EnableIRQ>
}
 8008108:	bf00      	nop
 800810a:	3708      	adds	r7, #8
 800810c:	46bd      	mov	sp, r7
 800810e:	bd80      	pop	{r7, pc}

08008110 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8008110:	b580      	push	{r7, lr}
 8008112:	b086      	sub	sp, #24
 8008114:	af00      	add	r7, sp, #0
 8008116:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8008118:	2300      	movs	r3, #0
 800811a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800811c:	f7ff fee8 	bl	8007ef0 <HAL_GetTick>
 8008120:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	2b00      	cmp	r3, #0
 8008126:	d101      	bne.n	800812c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8008128:	2301      	movs	r3, #1
 800812a:	e099      	b.n	8008260 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	2200      	movs	r2, #0
 8008130:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	2202      	movs	r2, #2
 8008138:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	681a      	ldr	r2, [r3, #0]
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	f022 0201 	bic.w	r2, r2, #1
 800814a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800814c:	e00f      	b.n	800816e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800814e:	f7ff fecf 	bl	8007ef0 <HAL_GetTick>
 8008152:	4602      	mov	r2, r0
 8008154:	693b      	ldr	r3, [r7, #16]
 8008156:	1ad3      	subs	r3, r2, r3
 8008158:	2b05      	cmp	r3, #5
 800815a:	d908      	bls.n	800816e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	2220      	movs	r2, #32
 8008160:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	2203      	movs	r2, #3
 8008166:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800816a:	2303      	movs	r3, #3
 800816c:	e078      	b.n	8008260 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	f003 0301 	and.w	r3, r3, #1
 8008178:	2b00      	cmp	r3, #0
 800817a:	d1e8      	bne.n	800814e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8008184:	697a      	ldr	r2, [r7, #20]
 8008186:	4b38      	ldr	r3, [pc, #224]	; (8008268 <HAL_DMA_Init+0x158>)
 8008188:	4013      	ands	r3, r2
 800818a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	685a      	ldr	r2, [r3, #4]
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	689b      	ldr	r3, [r3, #8]
 8008194:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800819a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	691b      	ldr	r3, [r3, #16]
 80081a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80081a6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	699b      	ldr	r3, [r3, #24]
 80081ac:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80081b2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	6a1b      	ldr	r3, [r3, #32]
 80081b8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80081ba:	697a      	ldr	r2, [r7, #20]
 80081bc:	4313      	orrs	r3, r2
 80081be:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081c4:	2b04      	cmp	r3, #4
 80081c6:	d107      	bne.n	80081d8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081d0:	4313      	orrs	r3, r2
 80081d2:	697a      	ldr	r2, [r7, #20]
 80081d4:	4313      	orrs	r3, r2
 80081d6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	697a      	ldr	r2, [r7, #20]
 80081de:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	695b      	ldr	r3, [r3, #20]
 80081e6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80081e8:	697b      	ldr	r3, [r7, #20]
 80081ea:	f023 0307 	bic.w	r3, r3, #7
 80081ee:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081f4:	697a      	ldr	r2, [r7, #20]
 80081f6:	4313      	orrs	r3, r2
 80081f8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081fe:	2b04      	cmp	r3, #4
 8008200:	d117      	bne.n	8008232 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008206:	697a      	ldr	r2, [r7, #20]
 8008208:	4313      	orrs	r3, r2
 800820a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008210:	2b00      	cmp	r3, #0
 8008212:	d00e      	beq.n	8008232 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8008214:	6878      	ldr	r0, [r7, #4]
 8008216:	f000 fa9f 	bl	8008758 <DMA_CheckFifoParam>
 800821a:	4603      	mov	r3, r0
 800821c:	2b00      	cmp	r3, #0
 800821e:	d008      	beq.n	8008232 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	2240      	movs	r2, #64	; 0x40
 8008224:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	2201      	movs	r2, #1
 800822a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800822e:	2301      	movs	r3, #1
 8008230:	e016      	b.n	8008260 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	697a      	ldr	r2, [r7, #20]
 8008238:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800823a:	6878      	ldr	r0, [r7, #4]
 800823c:	f000 fa56 	bl	80086ec <DMA_CalcBaseAndBitshift>
 8008240:	4603      	mov	r3, r0
 8008242:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008248:	223f      	movs	r2, #63	; 0x3f
 800824a:	409a      	lsls	r2, r3
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	2200      	movs	r2, #0
 8008254:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	2201      	movs	r2, #1
 800825a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800825e:	2300      	movs	r3, #0
}
 8008260:	4618      	mov	r0, r3
 8008262:	3718      	adds	r7, #24
 8008264:	46bd      	mov	sp, r7
 8008266:	bd80      	pop	{r7, pc}
 8008268:	f010803f 	.word	0xf010803f

0800826c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800826c:	b580      	push	{r7, lr}
 800826e:	b086      	sub	sp, #24
 8008270:	af00      	add	r7, sp, #0
 8008272:	60f8      	str	r0, [r7, #12]
 8008274:	60b9      	str	r1, [r7, #8]
 8008276:	607a      	str	r2, [r7, #4]
 8008278:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800827a:	2300      	movs	r3, #0
 800827c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008282:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800828a:	2b01      	cmp	r3, #1
 800828c:	d101      	bne.n	8008292 <HAL_DMA_Start_IT+0x26>
 800828e:	2302      	movs	r3, #2
 8008290:	e040      	b.n	8008314 <HAL_DMA_Start_IT+0xa8>
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	2201      	movs	r2, #1
 8008296:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80082a0:	b2db      	uxtb	r3, r3
 80082a2:	2b01      	cmp	r3, #1
 80082a4:	d12f      	bne.n	8008306 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	2202      	movs	r2, #2
 80082aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	2200      	movs	r2, #0
 80082b2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80082b4:	683b      	ldr	r3, [r7, #0]
 80082b6:	687a      	ldr	r2, [r7, #4]
 80082b8:	68b9      	ldr	r1, [r7, #8]
 80082ba:	68f8      	ldr	r0, [r7, #12]
 80082bc:	f000 f9e8 	bl	8008690 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80082c4:	223f      	movs	r2, #63	; 0x3f
 80082c6:	409a      	lsls	r2, r3
 80082c8:	693b      	ldr	r3, [r7, #16]
 80082ca:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	681a      	ldr	r2, [r3, #0]
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	f042 0216 	orr.w	r2, r2, #22
 80082da:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d007      	beq.n	80082f4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	681a      	ldr	r2, [r3, #0]
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	f042 0208 	orr.w	r2, r2, #8
 80082f2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	681a      	ldr	r2, [r3, #0]
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	f042 0201 	orr.w	r2, r2, #1
 8008302:	601a      	str	r2, [r3, #0]
 8008304:	e005      	b.n	8008312 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	2200      	movs	r2, #0
 800830a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800830e:	2302      	movs	r3, #2
 8008310:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8008312:	7dfb      	ldrb	r3, [r7, #23]
}
 8008314:	4618      	mov	r0, r3
 8008316:	3718      	adds	r7, #24
 8008318:	46bd      	mov	sp, r7
 800831a:	bd80      	pop	{r7, pc}

0800831c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800831c:	b480      	push	{r7}
 800831e:	b083      	sub	sp, #12
 8008320:	af00      	add	r7, sp, #0
 8008322:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800832a:	b2db      	uxtb	r3, r3
 800832c:	2b02      	cmp	r3, #2
 800832e:	d004      	beq.n	800833a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	2280      	movs	r2, #128	; 0x80
 8008334:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8008336:	2301      	movs	r3, #1
 8008338:	e00c      	b.n	8008354 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	2205      	movs	r2, #5
 800833e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	681a      	ldr	r2, [r3, #0]
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	f022 0201 	bic.w	r2, r2, #1
 8008350:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8008352:	2300      	movs	r3, #0
}
 8008354:	4618      	mov	r0, r3
 8008356:	370c      	adds	r7, #12
 8008358:	46bd      	mov	sp, r7
 800835a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800835e:	4770      	bx	lr

08008360 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008360:	b580      	push	{r7, lr}
 8008362:	b086      	sub	sp, #24
 8008364:	af00      	add	r7, sp, #0
 8008366:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8008368:	2300      	movs	r3, #0
 800836a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800836c:	4b92      	ldr	r3, [pc, #584]	; (80085b8 <HAL_DMA_IRQHandler+0x258>)
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	4a92      	ldr	r2, [pc, #584]	; (80085bc <HAL_DMA_IRQHandler+0x25c>)
 8008372:	fba2 2303 	umull	r2, r3, r2, r3
 8008376:	0a9b      	lsrs	r3, r3, #10
 8008378:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800837e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8008380:	693b      	ldr	r3, [r7, #16]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800838a:	2208      	movs	r2, #8
 800838c:	409a      	lsls	r2, r3
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	4013      	ands	r3, r2
 8008392:	2b00      	cmp	r3, #0
 8008394:	d01a      	beq.n	80083cc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	f003 0304 	and.w	r3, r3, #4
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d013      	beq.n	80083cc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	681a      	ldr	r2, [r3, #0]
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	f022 0204 	bic.w	r2, r2, #4
 80083b2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80083b8:	2208      	movs	r2, #8
 80083ba:	409a      	lsls	r2, r3
 80083bc:	693b      	ldr	r3, [r7, #16]
 80083be:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80083c4:	f043 0201 	orr.w	r2, r3, #1
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80083d0:	2201      	movs	r2, #1
 80083d2:	409a      	lsls	r2, r3
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	4013      	ands	r3, r2
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d012      	beq.n	8008402 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	695b      	ldr	r3, [r3, #20]
 80083e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d00b      	beq.n	8008402 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80083ee:	2201      	movs	r2, #1
 80083f0:	409a      	lsls	r2, r3
 80083f2:	693b      	ldr	r3, [r7, #16]
 80083f4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80083fa:	f043 0202 	orr.w	r2, r3, #2
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008406:	2204      	movs	r2, #4
 8008408:	409a      	lsls	r2, r3
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	4013      	ands	r3, r2
 800840e:	2b00      	cmp	r3, #0
 8008410:	d012      	beq.n	8008438 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	f003 0302 	and.w	r3, r3, #2
 800841c:	2b00      	cmp	r3, #0
 800841e:	d00b      	beq.n	8008438 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008424:	2204      	movs	r2, #4
 8008426:	409a      	lsls	r2, r3
 8008428:	693b      	ldr	r3, [r7, #16]
 800842a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008430:	f043 0204 	orr.w	r2, r3, #4
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800843c:	2210      	movs	r2, #16
 800843e:	409a      	lsls	r2, r3
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	4013      	ands	r3, r2
 8008444:	2b00      	cmp	r3, #0
 8008446:	d043      	beq.n	80084d0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	f003 0308 	and.w	r3, r3, #8
 8008452:	2b00      	cmp	r3, #0
 8008454:	d03c      	beq.n	80084d0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800845a:	2210      	movs	r2, #16
 800845c:	409a      	lsls	r2, r3
 800845e:	693b      	ldr	r3, [r7, #16]
 8008460:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800846c:	2b00      	cmp	r3, #0
 800846e:	d018      	beq.n	80084a2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800847a:	2b00      	cmp	r3, #0
 800847c:	d108      	bne.n	8008490 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008482:	2b00      	cmp	r3, #0
 8008484:	d024      	beq.n	80084d0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800848a:	6878      	ldr	r0, [r7, #4]
 800848c:	4798      	blx	r3
 800848e:	e01f      	b.n	80084d0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008494:	2b00      	cmp	r3, #0
 8008496:	d01b      	beq.n	80084d0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800849c:	6878      	ldr	r0, [r7, #4]
 800849e:	4798      	blx	r3
 80084a0:	e016      	b.n	80084d0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d107      	bne.n	80084c0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	681a      	ldr	r2, [r3, #0]
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	f022 0208 	bic.w	r2, r2, #8
 80084be:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d003      	beq.n	80084d0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084cc:	6878      	ldr	r0, [r7, #4]
 80084ce:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80084d4:	2220      	movs	r2, #32
 80084d6:	409a      	lsls	r2, r3
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	4013      	ands	r3, r2
 80084dc:	2b00      	cmp	r3, #0
 80084de:	f000 808e 	beq.w	80085fe <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	f003 0310 	and.w	r3, r3, #16
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	f000 8086 	beq.w	80085fe <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80084f6:	2220      	movs	r2, #32
 80084f8:	409a      	lsls	r2, r3
 80084fa:	693b      	ldr	r3, [r7, #16]
 80084fc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008504:	b2db      	uxtb	r3, r3
 8008506:	2b05      	cmp	r3, #5
 8008508:	d136      	bne.n	8008578 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	681a      	ldr	r2, [r3, #0]
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	f022 0216 	bic.w	r2, r2, #22
 8008518:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	695a      	ldr	r2, [r3, #20]
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008528:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800852e:	2b00      	cmp	r3, #0
 8008530:	d103      	bne.n	800853a <HAL_DMA_IRQHandler+0x1da>
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008536:	2b00      	cmp	r3, #0
 8008538:	d007      	beq.n	800854a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	681a      	ldr	r2, [r3, #0]
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	f022 0208 	bic.w	r2, r2, #8
 8008548:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800854e:	223f      	movs	r2, #63	; 0x3f
 8008550:	409a      	lsls	r2, r3
 8008552:	693b      	ldr	r3, [r7, #16]
 8008554:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	2200      	movs	r2, #0
 800855a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	2201      	movs	r2, #1
 8008562:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800856a:	2b00      	cmp	r3, #0
 800856c:	d07d      	beq.n	800866a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008572:	6878      	ldr	r0, [r7, #4]
 8008574:	4798      	blx	r3
        }
        return;
 8008576:	e078      	b.n	800866a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008582:	2b00      	cmp	r3, #0
 8008584:	d01c      	beq.n	80085c0 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008590:	2b00      	cmp	r3, #0
 8008592:	d108      	bne.n	80085a6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008598:	2b00      	cmp	r3, #0
 800859a:	d030      	beq.n	80085fe <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80085a0:	6878      	ldr	r0, [r7, #4]
 80085a2:	4798      	blx	r3
 80085a4:	e02b      	b.n	80085fe <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d027      	beq.n	80085fe <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80085b2:	6878      	ldr	r0, [r7, #4]
 80085b4:	4798      	blx	r3
 80085b6:	e022      	b.n	80085fe <HAL_DMA_IRQHandler+0x29e>
 80085b8:	20000cb4 	.word	0x20000cb4
 80085bc:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d10f      	bne.n	80085ee <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	681a      	ldr	r2, [r3, #0]
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	f022 0210 	bic.w	r2, r2, #16
 80085dc:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	2200      	movs	r2, #0
 80085e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	2201      	movs	r2, #1
 80085ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d003      	beq.n	80085fe <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80085fa:	6878      	ldr	r0, [r7, #4]
 80085fc:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008602:	2b00      	cmp	r3, #0
 8008604:	d032      	beq.n	800866c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800860a:	f003 0301 	and.w	r3, r3, #1
 800860e:	2b00      	cmp	r3, #0
 8008610:	d022      	beq.n	8008658 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	2205      	movs	r2, #5
 8008616:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	681a      	ldr	r2, [r3, #0]
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	f022 0201 	bic.w	r2, r2, #1
 8008628:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800862a:	68bb      	ldr	r3, [r7, #8]
 800862c:	3301      	adds	r3, #1
 800862e:	60bb      	str	r3, [r7, #8]
 8008630:	697a      	ldr	r2, [r7, #20]
 8008632:	429a      	cmp	r2, r3
 8008634:	d307      	bcc.n	8008646 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	f003 0301 	and.w	r3, r3, #1
 8008640:	2b00      	cmp	r3, #0
 8008642:	d1f2      	bne.n	800862a <HAL_DMA_IRQHandler+0x2ca>
 8008644:	e000      	b.n	8008648 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8008646:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	2200      	movs	r2, #0
 800864c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	2201      	movs	r2, #1
 8008654:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800865c:	2b00      	cmp	r3, #0
 800865e:	d005      	beq.n	800866c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008664:	6878      	ldr	r0, [r7, #4]
 8008666:	4798      	blx	r3
 8008668:	e000      	b.n	800866c <HAL_DMA_IRQHandler+0x30c>
        return;
 800866a:	bf00      	nop
    }
  }
}
 800866c:	3718      	adds	r7, #24
 800866e:	46bd      	mov	sp, r7
 8008670:	bd80      	pop	{r7, pc}
 8008672:	bf00      	nop

08008674 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8008674:	b480      	push	{r7}
 8008676:	b083      	sub	sp, #12
 8008678:	af00      	add	r7, sp, #0
 800867a:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008682:	b2db      	uxtb	r3, r3
}
 8008684:	4618      	mov	r0, r3
 8008686:	370c      	adds	r7, #12
 8008688:	46bd      	mov	sp, r7
 800868a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868e:	4770      	bx	lr

08008690 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008690:	b480      	push	{r7}
 8008692:	b085      	sub	sp, #20
 8008694:	af00      	add	r7, sp, #0
 8008696:	60f8      	str	r0, [r7, #12]
 8008698:	60b9      	str	r1, [r7, #8]
 800869a:	607a      	str	r2, [r7, #4]
 800869c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	681a      	ldr	r2, [r3, #0]
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80086ac:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	683a      	ldr	r2, [r7, #0]
 80086b4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	689b      	ldr	r3, [r3, #8]
 80086ba:	2b40      	cmp	r3, #64	; 0x40
 80086bc:	d108      	bne.n	80086d0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	687a      	ldr	r2, [r7, #4]
 80086c4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	68ba      	ldr	r2, [r7, #8]
 80086cc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80086ce:	e007      	b.n	80086e0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	68ba      	ldr	r2, [r7, #8]
 80086d6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	687a      	ldr	r2, [r7, #4]
 80086de:	60da      	str	r2, [r3, #12]
}
 80086e0:	bf00      	nop
 80086e2:	3714      	adds	r7, #20
 80086e4:	46bd      	mov	sp, r7
 80086e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ea:	4770      	bx	lr

080086ec <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80086ec:	b480      	push	{r7}
 80086ee:	b085      	sub	sp, #20
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	b2db      	uxtb	r3, r3
 80086fa:	3b10      	subs	r3, #16
 80086fc:	4a14      	ldr	r2, [pc, #80]	; (8008750 <DMA_CalcBaseAndBitshift+0x64>)
 80086fe:	fba2 2303 	umull	r2, r3, r2, r3
 8008702:	091b      	lsrs	r3, r3, #4
 8008704:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8008706:	4a13      	ldr	r2, [pc, #76]	; (8008754 <DMA_CalcBaseAndBitshift+0x68>)
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	4413      	add	r3, r2
 800870c:	781b      	ldrb	r3, [r3, #0]
 800870e:	461a      	mov	r2, r3
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	2b03      	cmp	r3, #3
 8008718:	d909      	bls.n	800872e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8008722:	f023 0303 	bic.w	r3, r3, #3
 8008726:	1d1a      	adds	r2, r3, #4
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	659a      	str	r2, [r3, #88]	; 0x58
 800872c:	e007      	b.n	800873e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8008736:	f023 0303 	bic.w	r3, r3, #3
 800873a:	687a      	ldr	r2, [r7, #4]
 800873c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8008742:	4618      	mov	r0, r3
 8008744:	3714      	adds	r7, #20
 8008746:	46bd      	mov	sp, r7
 8008748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800874c:	4770      	bx	lr
 800874e:	bf00      	nop
 8008750:	aaaaaaab 	.word	0xaaaaaaab
 8008754:	080189a0 	.word	0x080189a0

08008758 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8008758:	b480      	push	{r7}
 800875a:	b085      	sub	sp, #20
 800875c:	af00      	add	r7, sp, #0
 800875e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008760:	2300      	movs	r3, #0
 8008762:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008768:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	699b      	ldr	r3, [r3, #24]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d11f      	bne.n	80087b2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8008772:	68bb      	ldr	r3, [r7, #8]
 8008774:	2b03      	cmp	r3, #3
 8008776:	d855      	bhi.n	8008824 <DMA_CheckFifoParam+0xcc>
 8008778:	a201      	add	r2, pc, #4	; (adr r2, 8008780 <DMA_CheckFifoParam+0x28>)
 800877a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800877e:	bf00      	nop
 8008780:	08008791 	.word	0x08008791
 8008784:	080087a3 	.word	0x080087a3
 8008788:	08008791 	.word	0x08008791
 800878c:	08008825 	.word	0x08008825
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008794:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008798:	2b00      	cmp	r3, #0
 800879a:	d045      	beq.n	8008828 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800879c:	2301      	movs	r3, #1
 800879e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80087a0:	e042      	b.n	8008828 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087a6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80087aa:	d13f      	bne.n	800882c <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80087ac:	2301      	movs	r3, #1
 80087ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80087b0:	e03c      	b.n	800882c <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	699b      	ldr	r3, [r3, #24]
 80087b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80087ba:	d121      	bne.n	8008800 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80087bc:	68bb      	ldr	r3, [r7, #8]
 80087be:	2b03      	cmp	r3, #3
 80087c0:	d836      	bhi.n	8008830 <DMA_CheckFifoParam+0xd8>
 80087c2:	a201      	add	r2, pc, #4	; (adr r2, 80087c8 <DMA_CheckFifoParam+0x70>)
 80087c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087c8:	080087d9 	.word	0x080087d9
 80087cc:	080087df 	.word	0x080087df
 80087d0:	080087d9 	.word	0x080087d9
 80087d4:	080087f1 	.word	0x080087f1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80087d8:	2301      	movs	r3, #1
 80087da:	73fb      	strb	r3, [r7, #15]
      break;
 80087dc:	e02f      	b.n	800883e <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087e2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d024      	beq.n	8008834 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80087ea:	2301      	movs	r3, #1
 80087ec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80087ee:	e021      	b.n	8008834 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087f4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80087f8:	d11e      	bne.n	8008838 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80087fa:	2301      	movs	r3, #1
 80087fc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80087fe:	e01b      	b.n	8008838 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8008800:	68bb      	ldr	r3, [r7, #8]
 8008802:	2b02      	cmp	r3, #2
 8008804:	d902      	bls.n	800880c <DMA_CheckFifoParam+0xb4>
 8008806:	2b03      	cmp	r3, #3
 8008808:	d003      	beq.n	8008812 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800880a:	e018      	b.n	800883e <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800880c:	2301      	movs	r3, #1
 800880e:	73fb      	strb	r3, [r7, #15]
      break;
 8008810:	e015      	b.n	800883e <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008816:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800881a:	2b00      	cmp	r3, #0
 800881c:	d00e      	beq.n	800883c <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800881e:	2301      	movs	r3, #1
 8008820:	73fb      	strb	r3, [r7, #15]
      break;
 8008822:	e00b      	b.n	800883c <DMA_CheckFifoParam+0xe4>
      break;
 8008824:	bf00      	nop
 8008826:	e00a      	b.n	800883e <DMA_CheckFifoParam+0xe6>
      break;
 8008828:	bf00      	nop
 800882a:	e008      	b.n	800883e <DMA_CheckFifoParam+0xe6>
      break;
 800882c:	bf00      	nop
 800882e:	e006      	b.n	800883e <DMA_CheckFifoParam+0xe6>
      break;
 8008830:	bf00      	nop
 8008832:	e004      	b.n	800883e <DMA_CheckFifoParam+0xe6>
      break;
 8008834:	bf00      	nop
 8008836:	e002      	b.n	800883e <DMA_CheckFifoParam+0xe6>
      break;   
 8008838:	bf00      	nop
 800883a:	e000      	b.n	800883e <DMA_CheckFifoParam+0xe6>
      break;
 800883c:	bf00      	nop
    }
  } 
  
  return status; 
 800883e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008840:	4618      	mov	r0, r3
 8008842:	3714      	adds	r7, #20
 8008844:	46bd      	mov	sp, r7
 8008846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800884a:	4770      	bx	lr

0800884c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800884c:	b480      	push	{r7}
 800884e:	b089      	sub	sp, #36	; 0x24
 8008850:	af00      	add	r7, sp, #0
 8008852:	6078      	str	r0, [r7, #4]
 8008854:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8008856:	2300      	movs	r3, #0
 8008858:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800885a:	2300      	movs	r3, #0
 800885c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800885e:	2300      	movs	r3, #0
 8008860:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008862:	2300      	movs	r3, #0
 8008864:	61fb      	str	r3, [r7, #28]
 8008866:	e16b      	b.n	8008b40 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8008868:	2201      	movs	r2, #1
 800886a:	69fb      	ldr	r3, [r7, #28]
 800886c:	fa02 f303 	lsl.w	r3, r2, r3
 8008870:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8008872:	683b      	ldr	r3, [r7, #0]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	697a      	ldr	r2, [r7, #20]
 8008878:	4013      	ands	r3, r2
 800887a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800887c:	693a      	ldr	r2, [r7, #16]
 800887e:	697b      	ldr	r3, [r7, #20]
 8008880:	429a      	cmp	r2, r3
 8008882:	f040 815a 	bne.w	8008b3a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008886:	683b      	ldr	r3, [r7, #0]
 8008888:	685b      	ldr	r3, [r3, #4]
 800888a:	2b01      	cmp	r3, #1
 800888c:	d00b      	beq.n	80088a6 <HAL_GPIO_Init+0x5a>
 800888e:	683b      	ldr	r3, [r7, #0]
 8008890:	685b      	ldr	r3, [r3, #4]
 8008892:	2b02      	cmp	r3, #2
 8008894:	d007      	beq.n	80088a6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008896:	683b      	ldr	r3, [r7, #0]
 8008898:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800889a:	2b11      	cmp	r3, #17
 800889c:	d003      	beq.n	80088a6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800889e:	683b      	ldr	r3, [r7, #0]
 80088a0:	685b      	ldr	r3, [r3, #4]
 80088a2:	2b12      	cmp	r3, #18
 80088a4:	d130      	bne.n	8008908 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	689b      	ldr	r3, [r3, #8]
 80088aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80088ac:	69fb      	ldr	r3, [r7, #28]
 80088ae:	005b      	lsls	r3, r3, #1
 80088b0:	2203      	movs	r2, #3
 80088b2:	fa02 f303 	lsl.w	r3, r2, r3
 80088b6:	43db      	mvns	r3, r3
 80088b8:	69ba      	ldr	r2, [r7, #24]
 80088ba:	4013      	ands	r3, r2
 80088bc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80088be:	683b      	ldr	r3, [r7, #0]
 80088c0:	68da      	ldr	r2, [r3, #12]
 80088c2:	69fb      	ldr	r3, [r7, #28]
 80088c4:	005b      	lsls	r3, r3, #1
 80088c6:	fa02 f303 	lsl.w	r3, r2, r3
 80088ca:	69ba      	ldr	r2, [r7, #24]
 80088cc:	4313      	orrs	r3, r2
 80088ce:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	69ba      	ldr	r2, [r7, #24]
 80088d4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	685b      	ldr	r3, [r3, #4]
 80088da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80088dc:	2201      	movs	r2, #1
 80088de:	69fb      	ldr	r3, [r7, #28]
 80088e0:	fa02 f303 	lsl.w	r3, r2, r3
 80088e4:	43db      	mvns	r3, r3
 80088e6:	69ba      	ldr	r2, [r7, #24]
 80088e8:	4013      	ands	r3, r2
 80088ea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80088ec:	683b      	ldr	r3, [r7, #0]
 80088ee:	685b      	ldr	r3, [r3, #4]
 80088f0:	091b      	lsrs	r3, r3, #4
 80088f2:	f003 0201 	and.w	r2, r3, #1
 80088f6:	69fb      	ldr	r3, [r7, #28]
 80088f8:	fa02 f303 	lsl.w	r3, r2, r3
 80088fc:	69ba      	ldr	r2, [r7, #24]
 80088fe:	4313      	orrs	r3, r2
 8008900:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	69ba      	ldr	r2, [r7, #24]
 8008906:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	68db      	ldr	r3, [r3, #12]
 800890c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800890e:	69fb      	ldr	r3, [r7, #28]
 8008910:	005b      	lsls	r3, r3, #1
 8008912:	2203      	movs	r2, #3
 8008914:	fa02 f303 	lsl.w	r3, r2, r3
 8008918:	43db      	mvns	r3, r3
 800891a:	69ba      	ldr	r2, [r7, #24]
 800891c:	4013      	ands	r3, r2
 800891e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008920:	683b      	ldr	r3, [r7, #0]
 8008922:	689a      	ldr	r2, [r3, #8]
 8008924:	69fb      	ldr	r3, [r7, #28]
 8008926:	005b      	lsls	r3, r3, #1
 8008928:	fa02 f303 	lsl.w	r3, r2, r3
 800892c:	69ba      	ldr	r2, [r7, #24]
 800892e:	4313      	orrs	r3, r2
 8008930:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	69ba      	ldr	r2, [r7, #24]
 8008936:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008938:	683b      	ldr	r3, [r7, #0]
 800893a:	685b      	ldr	r3, [r3, #4]
 800893c:	2b02      	cmp	r3, #2
 800893e:	d003      	beq.n	8008948 <HAL_GPIO_Init+0xfc>
 8008940:	683b      	ldr	r3, [r7, #0]
 8008942:	685b      	ldr	r3, [r3, #4]
 8008944:	2b12      	cmp	r3, #18
 8008946:	d123      	bne.n	8008990 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008948:	69fb      	ldr	r3, [r7, #28]
 800894a:	08da      	lsrs	r2, r3, #3
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	3208      	adds	r2, #8
 8008950:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008954:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8008956:	69fb      	ldr	r3, [r7, #28]
 8008958:	f003 0307 	and.w	r3, r3, #7
 800895c:	009b      	lsls	r3, r3, #2
 800895e:	220f      	movs	r2, #15
 8008960:	fa02 f303 	lsl.w	r3, r2, r3
 8008964:	43db      	mvns	r3, r3
 8008966:	69ba      	ldr	r2, [r7, #24]
 8008968:	4013      	ands	r3, r2
 800896a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800896c:	683b      	ldr	r3, [r7, #0]
 800896e:	691a      	ldr	r2, [r3, #16]
 8008970:	69fb      	ldr	r3, [r7, #28]
 8008972:	f003 0307 	and.w	r3, r3, #7
 8008976:	009b      	lsls	r3, r3, #2
 8008978:	fa02 f303 	lsl.w	r3, r2, r3
 800897c:	69ba      	ldr	r2, [r7, #24]
 800897e:	4313      	orrs	r3, r2
 8008980:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008982:	69fb      	ldr	r3, [r7, #28]
 8008984:	08da      	lsrs	r2, r3, #3
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	3208      	adds	r2, #8
 800898a:	69b9      	ldr	r1, [r7, #24]
 800898c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8008996:	69fb      	ldr	r3, [r7, #28]
 8008998:	005b      	lsls	r3, r3, #1
 800899a:	2203      	movs	r2, #3
 800899c:	fa02 f303 	lsl.w	r3, r2, r3
 80089a0:	43db      	mvns	r3, r3
 80089a2:	69ba      	ldr	r2, [r7, #24]
 80089a4:	4013      	ands	r3, r2
 80089a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80089a8:	683b      	ldr	r3, [r7, #0]
 80089aa:	685b      	ldr	r3, [r3, #4]
 80089ac:	f003 0203 	and.w	r2, r3, #3
 80089b0:	69fb      	ldr	r3, [r7, #28]
 80089b2:	005b      	lsls	r3, r3, #1
 80089b4:	fa02 f303 	lsl.w	r3, r2, r3
 80089b8:	69ba      	ldr	r2, [r7, #24]
 80089ba:	4313      	orrs	r3, r2
 80089bc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	69ba      	ldr	r2, [r7, #24]
 80089c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80089c4:	683b      	ldr	r3, [r7, #0]
 80089c6:	685b      	ldr	r3, [r3, #4]
 80089c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	f000 80b4 	beq.w	8008b3a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80089d2:	2300      	movs	r3, #0
 80089d4:	60fb      	str	r3, [r7, #12]
 80089d6:	4b5f      	ldr	r3, [pc, #380]	; (8008b54 <HAL_GPIO_Init+0x308>)
 80089d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80089da:	4a5e      	ldr	r2, [pc, #376]	; (8008b54 <HAL_GPIO_Init+0x308>)
 80089dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80089e0:	6453      	str	r3, [r2, #68]	; 0x44
 80089e2:	4b5c      	ldr	r3, [pc, #368]	; (8008b54 <HAL_GPIO_Init+0x308>)
 80089e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80089e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80089ea:	60fb      	str	r3, [r7, #12]
 80089ec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80089ee:	4a5a      	ldr	r2, [pc, #360]	; (8008b58 <HAL_GPIO_Init+0x30c>)
 80089f0:	69fb      	ldr	r3, [r7, #28]
 80089f2:	089b      	lsrs	r3, r3, #2
 80089f4:	3302      	adds	r3, #2
 80089f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80089fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80089fc:	69fb      	ldr	r3, [r7, #28]
 80089fe:	f003 0303 	and.w	r3, r3, #3
 8008a02:	009b      	lsls	r3, r3, #2
 8008a04:	220f      	movs	r2, #15
 8008a06:	fa02 f303 	lsl.w	r3, r2, r3
 8008a0a:	43db      	mvns	r3, r3
 8008a0c:	69ba      	ldr	r2, [r7, #24]
 8008a0e:	4013      	ands	r3, r2
 8008a10:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	4a51      	ldr	r2, [pc, #324]	; (8008b5c <HAL_GPIO_Init+0x310>)
 8008a16:	4293      	cmp	r3, r2
 8008a18:	d02b      	beq.n	8008a72 <HAL_GPIO_Init+0x226>
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	4a50      	ldr	r2, [pc, #320]	; (8008b60 <HAL_GPIO_Init+0x314>)
 8008a1e:	4293      	cmp	r3, r2
 8008a20:	d025      	beq.n	8008a6e <HAL_GPIO_Init+0x222>
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	4a4f      	ldr	r2, [pc, #316]	; (8008b64 <HAL_GPIO_Init+0x318>)
 8008a26:	4293      	cmp	r3, r2
 8008a28:	d01f      	beq.n	8008a6a <HAL_GPIO_Init+0x21e>
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	4a4e      	ldr	r2, [pc, #312]	; (8008b68 <HAL_GPIO_Init+0x31c>)
 8008a2e:	4293      	cmp	r3, r2
 8008a30:	d019      	beq.n	8008a66 <HAL_GPIO_Init+0x21a>
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	4a4d      	ldr	r2, [pc, #308]	; (8008b6c <HAL_GPIO_Init+0x320>)
 8008a36:	4293      	cmp	r3, r2
 8008a38:	d013      	beq.n	8008a62 <HAL_GPIO_Init+0x216>
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	4a4c      	ldr	r2, [pc, #304]	; (8008b70 <HAL_GPIO_Init+0x324>)
 8008a3e:	4293      	cmp	r3, r2
 8008a40:	d00d      	beq.n	8008a5e <HAL_GPIO_Init+0x212>
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	4a4b      	ldr	r2, [pc, #300]	; (8008b74 <HAL_GPIO_Init+0x328>)
 8008a46:	4293      	cmp	r3, r2
 8008a48:	d007      	beq.n	8008a5a <HAL_GPIO_Init+0x20e>
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	4a4a      	ldr	r2, [pc, #296]	; (8008b78 <HAL_GPIO_Init+0x32c>)
 8008a4e:	4293      	cmp	r3, r2
 8008a50:	d101      	bne.n	8008a56 <HAL_GPIO_Init+0x20a>
 8008a52:	2307      	movs	r3, #7
 8008a54:	e00e      	b.n	8008a74 <HAL_GPIO_Init+0x228>
 8008a56:	2308      	movs	r3, #8
 8008a58:	e00c      	b.n	8008a74 <HAL_GPIO_Init+0x228>
 8008a5a:	2306      	movs	r3, #6
 8008a5c:	e00a      	b.n	8008a74 <HAL_GPIO_Init+0x228>
 8008a5e:	2305      	movs	r3, #5
 8008a60:	e008      	b.n	8008a74 <HAL_GPIO_Init+0x228>
 8008a62:	2304      	movs	r3, #4
 8008a64:	e006      	b.n	8008a74 <HAL_GPIO_Init+0x228>
 8008a66:	2303      	movs	r3, #3
 8008a68:	e004      	b.n	8008a74 <HAL_GPIO_Init+0x228>
 8008a6a:	2302      	movs	r3, #2
 8008a6c:	e002      	b.n	8008a74 <HAL_GPIO_Init+0x228>
 8008a6e:	2301      	movs	r3, #1
 8008a70:	e000      	b.n	8008a74 <HAL_GPIO_Init+0x228>
 8008a72:	2300      	movs	r3, #0
 8008a74:	69fa      	ldr	r2, [r7, #28]
 8008a76:	f002 0203 	and.w	r2, r2, #3
 8008a7a:	0092      	lsls	r2, r2, #2
 8008a7c:	4093      	lsls	r3, r2
 8008a7e:	69ba      	ldr	r2, [r7, #24]
 8008a80:	4313      	orrs	r3, r2
 8008a82:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008a84:	4934      	ldr	r1, [pc, #208]	; (8008b58 <HAL_GPIO_Init+0x30c>)
 8008a86:	69fb      	ldr	r3, [r7, #28]
 8008a88:	089b      	lsrs	r3, r3, #2
 8008a8a:	3302      	adds	r3, #2
 8008a8c:	69ba      	ldr	r2, [r7, #24]
 8008a8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8008a92:	4b3a      	ldr	r3, [pc, #232]	; (8008b7c <HAL_GPIO_Init+0x330>)
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008a98:	693b      	ldr	r3, [r7, #16]
 8008a9a:	43db      	mvns	r3, r3
 8008a9c:	69ba      	ldr	r2, [r7, #24]
 8008a9e:	4013      	ands	r3, r2
 8008aa0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8008aa2:	683b      	ldr	r3, [r7, #0]
 8008aa4:	685b      	ldr	r3, [r3, #4]
 8008aa6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d003      	beq.n	8008ab6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8008aae:	69ba      	ldr	r2, [r7, #24]
 8008ab0:	693b      	ldr	r3, [r7, #16]
 8008ab2:	4313      	orrs	r3, r2
 8008ab4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8008ab6:	4a31      	ldr	r2, [pc, #196]	; (8008b7c <HAL_GPIO_Init+0x330>)
 8008ab8:	69bb      	ldr	r3, [r7, #24]
 8008aba:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8008abc:	4b2f      	ldr	r3, [pc, #188]	; (8008b7c <HAL_GPIO_Init+0x330>)
 8008abe:	685b      	ldr	r3, [r3, #4]
 8008ac0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008ac2:	693b      	ldr	r3, [r7, #16]
 8008ac4:	43db      	mvns	r3, r3
 8008ac6:	69ba      	ldr	r2, [r7, #24]
 8008ac8:	4013      	ands	r3, r2
 8008aca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8008acc:	683b      	ldr	r3, [r7, #0]
 8008ace:	685b      	ldr	r3, [r3, #4]
 8008ad0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d003      	beq.n	8008ae0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8008ad8:	69ba      	ldr	r2, [r7, #24]
 8008ada:	693b      	ldr	r3, [r7, #16]
 8008adc:	4313      	orrs	r3, r2
 8008ade:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8008ae0:	4a26      	ldr	r2, [pc, #152]	; (8008b7c <HAL_GPIO_Init+0x330>)
 8008ae2:	69bb      	ldr	r3, [r7, #24]
 8008ae4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8008ae6:	4b25      	ldr	r3, [pc, #148]	; (8008b7c <HAL_GPIO_Init+0x330>)
 8008ae8:	689b      	ldr	r3, [r3, #8]
 8008aea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008aec:	693b      	ldr	r3, [r7, #16]
 8008aee:	43db      	mvns	r3, r3
 8008af0:	69ba      	ldr	r2, [r7, #24]
 8008af2:	4013      	ands	r3, r2
 8008af4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8008af6:	683b      	ldr	r3, [r7, #0]
 8008af8:	685b      	ldr	r3, [r3, #4]
 8008afa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d003      	beq.n	8008b0a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8008b02:	69ba      	ldr	r2, [r7, #24]
 8008b04:	693b      	ldr	r3, [r7, #16]
 8008b06:	4313      	orrs	r3, r2
 8008b08:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8008b0a:	4a1c      	ldr	r2, [pc, #112]	; (8008b7c <HAL_GPIO_Init+0x330>)
 8008b0c:	69bb      	ldr	r3, [r7, #24]
 8008b0e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008b10:	4b1a      	ldr	r3, [pc, #104]	; (8008b7c <HAL_GPIO_Init+0x330>)
 8008b12:	68db      	ldr	r3, [r3, #12]
 8008b14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008b16:	693b      	ldr	r3, [r7, #16]
 8008b18:	43db      	mvns	r3, r3
 8008b1a:	69ba      	ldr	r2, [r7, #24]
 8008b1c:	4013      	ands	r3, r2
 8008b1e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008b20:	683b      	ldr	r3, [r7, #0]
 8008b22:	685b      	ldr	r3, [r3, #4]
 8008b24:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d003      	beq.n	8008b34 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8008b2c:	69ba      	ldr	r2, [r7, #24]
 8008b2e:	693b      	ldr	r3, [r7, #16]
 8008b30:	4313      	orrs	r3, r2
 8008b32:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008b34:	4a11      	ldr	r2, [pc, #68]	; (8008b7c <HAL_GPIO_Init+0x330>)
 8008b36:	69bb      	ldr	r3, [r7, #24]
 8008b38:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008b3a:	69fb      	ldr	r3, [r7, #28]
 8008b3c:	3301      	adds	r3, #1
 8008b3e:	61fb      	str	r3, [r7, #28]
 8008b40:	69fb      	ldr	r3, [r7, #28]
 8008b42:	2b0f      	cmp	r3, #15
 8008b44:	f67f ae90 	bls.w	8008868 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8008b48:	bf00      	nop
 8008b4a:	3724      	adds	r7, #36	; 0x24
 8008b4c:	46bd      	mov	sp, r7
 8008b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b52:	4770      	bx	lr
 8008b54:	40023800 	.word	0x40023800
 8008b58:	40013800 	.word	0x40013800
 8008b5c:	40020000 	.word	0x40020000
 8008b60:	40020400 	.word	0x40020400
 8008b64:	40020800 	.word	0x40020800
 8008b68:	40020c00 	.word	0x40020c00
 8008b6c:	40021000 	.word	0x40021000
 8008b70:	40021400 	.word	0x40021400
 8008b74:	40021800 	.word	0x40021800
 8008b78:	40021c00 	.word	0x40021c00
 8008b7c:	40013c00 	.word	0x40013c00

08008b80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008b80:	b480      	push	{r7}
 8008b82:	b083      	sub	sp, #12
 8008b84:	af00      	add	r7, sp, #0
 8008b86:	6078      	str	r0, [r7, #4]
 8008b88:	460b      	mov	r3, r1
 8008b8a:	807b      	strh	r3, [r7, #2]
 8008b8c:	4613      	mov	r3, r2
 8008b8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8008b90:	787b      	ldrb	r3, [r7, #1]
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d003      	beq.n	8008b9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008b96:	887a      	ldrh	r2, [r7, #2]
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8008b9c:	e003      	b.n	8008ba6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8008b9e:	887b      	ldrh	r3, [r7, #2]
 8008ba0:	041a      	lsls	r2, r3, #16
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	619a      	str	r2, [r3, #24]
}
 8008ba6:	bf00      	nop
 8008ba8:	370c      	adds	r7, #12
 8008baa:	46bd      	mov	sp, r7
 8008bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb0:	4770      	bx	lr
	...

08008bb4 <HAL_NOR_Init>:
  * @param  Timing pointer to NOR control timing structure 
  * @param  ExtTiming pointer to NOR extended mode timing structure    
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_NOR_Init(NOR_HandleTypeDef *hnor, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8008bb4:	b580      	push	{r7, lr}
 8008bb6:	b084      	sub	sp, #16
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	60f8      	str	r0, [r7, #12]
 8008bbc:	60b9      	str	r1, [r7, #8]
 8008bbe:	607a      	str	r2, [r7, #4]
  /* Check the NOR handle parameter */
  if(hnor == NULL)
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d101      	bne.n	8008bca <HAL_NOR_Init+0x16>
  {
     return HAL_ERROR;
 8008bc6:	2301      	movs	r3, #1
 8008bc8:	e043      	b.n	8008c52 <HAL_NOR_Init+0x9e>
  }
  
  if(hnor->State == HAL_NOR_STATE_RESET)
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8008bd0:	b2db      	uxtb	r3, r3
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d106      	bne.n	8008be4 <HAL_NOR_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hnor->Lock = HAL_UNLOCKED;
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	2200      	movs	r2, #0
 8008bda:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hnor->MspInitCallback(hnor);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_NOR_MspInit(hnor);
 8008bde:	68f8      	ldr	r0, [r7, #12]
 8008be0:	f7f9 ff64 	bl	8002aac <HAL_NOR_MspInit>
#endif /* (USE_HAL_NOR_REGISTER_CALLBACKS) */
  }
  
  /* Initialize NOR control Interface */
  FMC_NORSRAM_Init(hnor->Instance, &(hnor->Init));
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	681a      	ldr	r2, [r3, #0]
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	3308      	adds	r3, #8
 8008bec:	4619      	mov	r1, r3
 8008bee:	4610      	mov	r0, r2
 8008bf0:	f003 f810 	bl	800bc14 <FSMC_NORSRAM_Init>

  /* Initialize NOR timing Interface */
  FMC_NORSRAM_Timing_Init(hnor->Instance, Timing, hnor->Init.NSBank); 
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	6818      	ldr	r0, [r3, #0]
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	689b      	ldr	r3, [r3, #8]
 8008bfc:	461a      	mov	r2, r3
 8008bfe:	68b9      	ldr	r1, [r7, #8]
 8008c00:	f003 f85a 	bl	800bcb8 <FSMC_NORSRAM_Timing_Init>

  /* Initialize NOR extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hnor->Extended, ExtTiming, hnor->Init.NSBank, hnor->Init.ExtendedMode);
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	6858      	ldr	r0, [r3, #4]
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	689a      	ldr	r2, [r3, #8]
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c10:	6879      	ldr	r1, [r7, #4]
 8008c12:	f003 f88f 	bl	800bd34 <FSMC_NORSRAM_Extended_Timing_Init>

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hnor->Instance, hnor->Init.NSBank);
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	68fa      	ldr	r2, [r7, #12]
 8008c1c:	6892      	ldr	r2, [r2, #8]
 8008c1e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	68fa      	ldr	r2, [r7, #12]
 8008c28:	6892      	ldr	r2, [r2, #8]
 8008c2a:	f041 0101 	orr.w	r1, r1, #1
 8008c2e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize NOR Memory Data Width*/
  if (hnor->Init.MemoryDataWidth == FMC_NORSRAM_MEM_BUS_WIDTH_8)
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	695b      	ldr	r3, [r3, #20]
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d103      	bne.n	8008c42 <HAL_NOR_Init+0x8e>
  {
    uwNORMemoryDataWidth = NOR_MEMORY_8B;
 8008c3a:	4b08      	ldr	r3, [pc, #32]	; (8008c5c <HAL_NOR_Init+0xa8>)
 8008c3c:	2200      	movs	r2, #0
 8008c3e:	601a      	str	r2, [r3, #0]
 8008c40:	e002      	b.n	8008c48 <HAL_NOR_Init+0x94>
  }
  else
  {
    uwNORMemoryDataWidth = NOR_MEMORY_16B;
 8008c42:	4b06      	ldr	r3, [pc, #24]	; (8008c5c <HAL_NOR_Init+0xa8>)
 8008c44:	2201      	movs	r2, #1
 8008c46:	601a      	str	r2, [r3, #0]
  }

  /* Check the NOR controller state */
  hnor->State = HAL_NOR_STATE_READY; 
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	2201      	movs	r2, #1
 8008c4c:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
  
  return HAL_OK;
 8008c50:	2300      	movs	r3, #0
}
 8008c52:	4618      	mov	r0, r3
 8008c54:	3710      	adds	r7, #16
 8008c56:	46bd      	mov	sp, r7
 8008c58:	bd80      	pop	{r7, pc}
 8008c5a:	bf00      	nop
 8008c5c:	20001480 	.word	0x20001480

08008c60 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8008c60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008c62:	b08f      	sub	sp, #60	; 0x3c
 8008c64:	af0a      	add	r7, sp, #40	; 0x28
 8008c66:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d101      	bne.n	8008c72 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8008c6e:	2301      	movs	r3, #1
 8008c70:	e10f      	b.n	8008e92 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8008c7e:	b2db      	uxtb	r3, r3
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d106      	bne.n	8008c92 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	2200      	movs	r2, #0
 8008c88:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8008c8c:	6878      	ldr	r0, [r7, #4]
 8008c8e:	f009 fa75 	bl	801217c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	2203      	movs	r2, #3
 8008c96:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8008c9a:	68bb      	ldr	r3, [r7, #8]
 8008c9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008c9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d102      	bne.n	8008cac <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	2200      	movs	r2, #0
 8008caa:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	4618      	mov	r0, r3
 8008cb2:	f003 f994 	bl	800bfde <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	603b      	str	r3, [r7, #0]
 8008cbc:	687e      	ldr	r6, [r7, #4]
 8008cbe:	466d      	mov	r5, sp
 8008cc0:	f106 0410 	add.w	r4, r6, #16
 8008cc4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008cc6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008cc8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008cca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008ccc:	e894 0003 	ldmia.w	r4, {r0, r1}
 8008cd0:	e885 0003 	stmia.w	r5, {r0, r1}
 8008cd4:	1d33      	adds	r3, r6, #4
 8008cd6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008cd8:	6838      	ldr	r0, [r7, #0]
 8008cda:	f003 f86b 	bl	800bdb4 <USB_CoreInit>
 8008cde:	4603      	mov	r3, r0
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d005      	beq.n	8008cf0 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	2202      	movs	r2, #2
 8008ce8:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8008cec:	2301      	movs	r3, #1
 8008cee:	e0d0      	b.n	8008e92 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	2100      	movs	r1, #0
 8008cf6:	4618      	mov	r0, r3
 8008cf8:	f003 f982 	bl	800c000 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008cfc:	2300      	movs	r3, #0
 8008cfe:	73fb      	strb	r3, [r7, #15]
 8008d00:	e04a      	b.n	8008d98 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8008d02:	7bfa      	ldrb	r2, [r7, #15]
 8008d04:	6879      	ldr	r1, [r7, #4]
 8008d06:	4613      	mov	r3, r2
 8008d08:	00db      	lsls	r3, r3, #3
 8008d0a:	1a9b      	subs	r3, r3, r2
 8008d0c:	009b      	lsls	r3, r3, #2
 8008d0e:	440b      	add	r3, r1
 8008d10:	333d      	adds	r3, #61	; 0x3d
 8008d12:	2201      	movs	r2, #1
 8008d14:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8008d16:	7bfa      	ldrb	r2, [r7, #15]
 8008d18:	6879      	ldr	r1, [r7, #4]
 8008d1a:	4613      	mov	r3, r2
 8008d1c:	00db      	lsls	r3, r3, #3
 8008d1e:	1a9b      	subs	r3, r3, r2
 8008d20:	009b      	lsls	r3, r3, #2
 8008d22:	440b      	add	r3, r1
 8008d24:	333c      	adds	r3, #60	; 0x3c
 8008d26:	7bfa      	ldrb	r2, [r7, #15]
 8008d28:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8008d2a:	7bfa      	ldrb	r2, [r7, #15]
 8008d2c:	7bfb      	ldrb	r3, [r7, #15]
 8008d2e:	b298      	uxth	r0, r3
 8008d30:	6879      	ldr	r1, [r7, #4]
 8008d32:	4613      	mov	r3, r2
 8008d34:	00db      	lsls	r3, r3, #3
 8008d36:	1a9b      	subs	r3, r3, r2
 8008d38:	009b      	lsls	r3, r3, #2
 8008d3a:	440b      	add	r3, r1
 8008d3c:	3342      	adds	r3, #66	; 0x42
 8008d3e:	4602      	mov	r2, r0
 8008d40:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8008d42:	7bfa      	ldrb	r2, [r7, #15]
 8008d44:	6879      	ldr	r1, [r7, #4]
 8008d46:	4613      	mov	r3, r2
 8008d48:	00db      	lsls	r3, r3, #3
 8008d4a:	1a9b      	subs	r3, r3, r2
 8008d4c:	009b      	lsls	r3, r3, #2
 8008d4e:	440b      	add	r3, r1
 8008d50:	333f      	adds	r3, #63	; 0x3f
 8008d52:	2200      	movs	r2, #0
 8008d54:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8008d56:	7bfa      	ldrb	r2, [r7, #15]
 8008d58:	6879      	ldr	r1, [r7, #4]
 8008d5a:	4613      	mov	r3, r2
 8008d5c:	00db      	lsls	r3, r3, #3
 8008d5e:	1a9b      	subs	r3, r3, r2
 8008d60:	009b      	lsls	r3, r3, #2
 8008d62:	440b      	add	r3, r1
 8008d64:	3344      	adds	r3, #68	; 0x44
 8008d66:	2200      	movs	r2, #0
 8008d68:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8008d6a:	7bfa      	ldrb	r2, [r7, #15]
 8008d6c:	6879      	ldr	r1, [r7, #4]
 8008d6e:	4613      	mov	r3, r2
 8008d70:	00db      	lsls	r3, r3, #3
 8008d72:	1a9b      	subs	r3, r3, r2
 8008d74:	009b      	lsls	r3, r3, #2
 8008d76:	440b      	add	r3, r1
 8008d78:	3348      	adds	r3, #72	; 0x48
 8008d7a:	2200      	movs	r2, #0
 8008d7c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8008d7e:	7bfa      	ldrb	r2, [r7, #15]
 8008d80:	6879      	ldr	r1, [r7, #4]
 8008d82:	4613      	mov	r3, r2
 8008d84:	00db      	lsls	r3, r3, #3
 8008d86:	1a9b      	subs	r3, r3, r2
 8008d88:	009b      	lsls	r3, r3, #2
 8008d8a:	440b      	add	r3, r1
 8008d8c:	3350      	adds	r3, #80	; 0x50
 8008d8e:	2200      	movs	r2, #0
 8008d90:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008d92:	7bfb      	ldrb	r3, [r7, #15]
 8008d94:	3301      	adds	r3, #1
 8008d96:	73fb      	strb	r3, [r7, #15]
 8008d98:	7bfa      	ldrb	r2, [r7, #15]
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	685b      	ldr	r3, [r3, #4]
 8008d9e:	429a      	cmp	r2, r3
 8008da0:	d3af      	bcc.n	8008d02 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008da2:	2300      	movs	r3, #0
 8008da4:	73fb      	strb	r3, [r7, #15]
 8008da6:	e044      	b.n	8008e32 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8008da8:	7bfa      	ldrb	r2, [r7, #15]
 8008daa:	6879      	ldr	r1, [r7, #4]
 8008dac:	4613      	mov	r3, r2
 8008dae:	00db      	lsls	r3, r3, #3
 8008db0:	1a9b      	subs	r3, r3, r2
 8008db2:	009b      	lsls	r3, r3, #2
 8008db4:	440b      	add	r3, r1
 8008db6:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8008dba:	2200      	movs	r2, #0
 8008dbc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8008dbe:	7bfa      	ldrb	r2, [r7, #15]
 8008dc0:	6879      	ldr	r1, [r7, #4]
 8008dc2:	4613      	mov	r3, r2
 8008dc4:	00db      	lsls	r3, r3, #3
 8008dc6:	1a9b      	subs	r3, r3, r2
 8008dc8:	009b      	lsls	r3, r3, #2
 8008dca:	440b      	add	r3, r1
 8008dcc:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8008dd0:	7bfa      	ldrb	r2, [r7, #15]
 8008dd2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8008dd4:	7bfa      	ldrb	r2, [r7, #15]
 8008dd6:	6879      	ldr	r1, [r7, #4]
 8008dd8:	4613      	mov	r3, r2
 8008dda:	00db      	lsls	r3, r3, #3
 8008ddc:	1a9b      	subs	r3, r3, r2
 8008dde:	009b      	lsls	r3, r3, #2
 8008de0:	440b      	add	r3, r1
 8008de2:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8008de6:	2200      	movs	r2, #0
 8008de8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8008dea:	7bfa      	ldrb	r2, [r7, #15]
 8008dec:	6879      	ldr	r1, [r7, #4]
 8008dee:	4613      	mov	r3, r2
 8008df0:	00db      	lsls	r3, r3, #3
 8008df2:	1a9b      	subs	r3, r3, r2
 8008df4:	009b      	lsls	r3, r3, #2
 8008df6:	440b      	add	r3, r1
 8008df8:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8008dfc:	2200      	movs	r2, #0
 8008dfe:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8008e00:	7bfa      	ldrb	r2, [r7, #15]
 8008e02:	6879      	ldr	r1, [r7, #4]
 8008e04:	4613      	mov	r3, r2
 8008e06:	00db      	lsls	r3, r3, #3
 8008e08:	1a9b      	subs	r3, r3, r2
 8008e0a:	009b      	lsls	r3, r3, #2
 8008e0c:	440b      	add	r3, r1
 8008e0e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8008e12:	2200      	movs	r2, #0
 8008e14:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8008e16:	7bfa      	ldrb	r2, [r7, #15]
 8008e18:	6879      	ldr	r1, [r7, #4]
 8008e1a:	4613      	mov	r3, r2
 8008e1c:	00db      	lsls	r3, r3, #3
 8008e1e:	1a9b      	subs	r3, r3, r2
 8008e20:	009b      	lsls	r3, r3, #2
 8008e22:	440b      	add	r3, r1
 8008e24:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8008e28:	2200      	movs	r2, #0
 8008e2a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008e2c:	7bfb      	ldrb	r3, [r7, #15]
 8008e2e:	3301      	adds	r3, #1
 8008e30:	73fb      	strb	r3, [r7, #15]
 8008e32:	7bfa      	ldrb	r2, [r7, #15]
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	685b      	ldr	r3, [r3, #4]
 8008e38:	429a      	cmp	r2, r3
 8008e3a:	d3b5      	bcc.n	8008da8 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	603b      	str	r3, [r7, #0]
 8008e42:	687e      	ldr	r6, [r7, #4]
 8008e44:	466d      	mov	r5, sp
 8008e46:	f106 0410 	add.w	r4, r6, #16
 8008e4a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008e4c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008e4e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008e50:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008e52:	e894 0003 	ldmia.w	r4, {r0, r1}
 8008e56:	e885 0003 	stmia.w	r5, {r0, r1}
 8008e5a:	1d33      	adds	r3, r6, #4
 8008e5c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008e5e:	6838      	ldr	r0, [r7, #0]
 8008e60:	f003 f8f8 	bl	800c054 <USB_DevInit>
 8008e64:	4603      	mov	r3, r0
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d005      	beq.n	8008e76 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	2202      	movs	r2, #2
 8008e6e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8008e72:	2301      	movs	r3, #1
 8008e74:	e00d      	b.n	8008e92 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	2200      	movs	r2, #0
 8008e7a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	2201      	movs	r2, #1
 8008e82:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
  #endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	4618      	mov	r0, r3
 8008e8c:	f004 f8ed 	bl	800d06a <USB_DevDisconnect>

  return HAL_OK;
 8008e90:	2300      	movs	r3, #0
}
 8008e92:	4618      	mov	r0, r3
 8008e94:	3714      	adds	r7, #20
 8008e96:	46bd      	mov	sp, r7
 8008e98:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008e9a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8008e9a:	b580      	push	{r7, lr}
 8008e9c:	b084      	sub	sp, #16
 8008e9e:	af00      	add	r7, sp, #0
 8008ea0:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  __HAL_LOCK(hpcd);
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8008eae:	2b01      	cmp	r3, #1
 8008eb0:	d101      	bne.n	8008eb6 <HAL_PCD_Start+0x1c>
 8008eb2:	2302      	movs	r3, #2
 8008eb4:	e020      	b.n	8008ef8 <HAL_PCD_Start+0x5e>
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	2201      	movs	r2, #1
 8008eba:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ec2:	2b01      	cmp	r3, #1
 8008ec4:	d109      	bne.n	8008eda <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8008eca:	2b01      	cmp	r3, #1
 8008ecc:	d005      	beq.n	8008eda <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ed2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */
  (void)USB_DevConnect(hpcd->Instance);
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	4618      	mov	r0, r3
 8008ee0:	f004 f8ab 	bl	800d03a <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	4618      	mov	r0, r3
 8008eea:	f003 f867 	bl	800bfbc <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	2200      	movs	r2, #0
 8008ef2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8008ef6:	2300      	movs	r3, #0
}
 8008ef8:	4618      	mov	r0, r3
 8008efa:	3710      	adds	r7, #16
 8008efc:	46bd      	mov	sp, r7
 8008efe:	bd80      	pop	{r7, pc}

08008f00 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8008f00:	b590      	push	{r4, r7, lr}
 8008f02:	b08d      	sub	sp, #52	; 0x34
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f0e:	6a3b      	ldr	r3, [r7, #32]
 8008f10:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	4618      	mov	r0, r3
 8008f18:	f004 f952 	bl	800d1c0 <USB_GetMode>
 8008f1c:	4603      	mov	r3, r0
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	f040 838e 	bne.w	8009640 <HAL_PCD_IRQHandler+0x740>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	4618      	mov	r0, r3
 8008f2a:	f004 f8b6 	bl	800d09a <USB_ReadInterrupts>
 8008f2e:	4603      	mov	r3, r0
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	f000 8384 	beq.w	800963e <HAL_PCD_IRQHandler+0x73e>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	4618      	mov	r0, r3
 8008f3c:	f004 f8ad 	bl	800d09a <USB_ReadInterrupts>
 8008f40:	4603      	mov	r3, r0
 8008f42:	f003 0302 	and.w	r3, r3, #2
 8008f46:	2b02      	cmp	r3, #2
 8008f48:	d107      	bne.n	8008f5a <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	695a      	ldr	r2, [r3, #20]
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	f002 0202 	and.w	r2, r2, #2
 8008f58:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	4618      	mov	r0, r3
 8008f60:	f004 f89b 	bl	800d09a <USB_ReadInterrupts>
 8008f64:	4603      	mov	r3, r0
 8008f66:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008f6a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008f6e:	d17b      	bne.n	8009068 <HAL_PCD_IRQHandler+0x168>
    {
      epnum = 0U;
 8008f70:	2300      	movs	r3, #0
 8008f72:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	4618      	mov	r0, r3
 8008f7a:	f004 f8a1 	bl	800d0c0 <USB_ReadDevAllOutEpInterrupt>
 8008f7e:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8008f80:	e06f      	b.n	8009062 <HAL_PCD_IRQHandler+0x162>
      {
        if ((ep_intr & 0x1U) != 0U)
 8008f82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f84:	f003 0301 	and.w	r3, r3, #1
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d064      	beq.n	8009056 <HAL_PCD_IRQHandler+0x156>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008f92:	b2d2      	uxtb	r2, r2
 8008f94:	4611      	mov	r1, r2
 8008f96:	4618      	mov	r0, r3
 8008f98:	f004 f8c6 	bl	800d128 <USB_ReadDevOutEPInterrupt>
 8008f9c:	61b8      	str	r0, [r7, #24]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8008f9e:	69bb      	ldr	r3, [r7, #24]
 8008fa0:	f003 0301 	and.w	r3, r3, #1
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d00c      	beq.n	8008fc2 <HAL_PCD_IRQHandler+0xc2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8008fa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008faa:	015a      	lsls	r2, r3, #5
 8008fac:	69fb      	ldr	r3, [r7, #28]
 8008fae:	4413      	add	r3, r2
 8008fb0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008fb4:	461a      	mov	r2, r3
 8008fb6:	2301      	movs	r3, #1
 8008fb8:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8008fba:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008fbc:	6878      	ldr	r0, [r7, #4]
 8008fbe:	f000 fe0d 	bl	8009bdc <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8008fc2:	69bb      	ldr	r3, [r7, #24]
 8008fc4:	f003 0308 	and.w	r3, r3, #8
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d00c      	beq.n	8008fe6 <HAL_PCD_IRQHandler+0xe6>
          {
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8008fcc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008fce:	6878      	ldr	r0, [r7, #4]
 8008fd0:	f000 ff0c 	bl	8009dec <PCD_EP_OutSetupPacket_int>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8008fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fd6:	015a      	lsls	r2, r3, #5
 8008fd8:	69fb      	ldr	r3, [r7, #28]
 8008fda:	4413      	add	r3, r2
 8008fdc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008fe0:	461a      	mov	r2, r3
 8008fe2:	2308      	movs	r3, #8
 8008fe4:	6093      	str	r3, [r2, #8]
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8008fe6:	69bb      	ldr	r3, [r7, #24]
 8008fe8:	f003 0310 	and.w	r3, r3, #16
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d008      	beq.n	8009002 <HAL_PCD_IRQHandler+0x102>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8008ff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ff2:	015a      	lsls	r2, r3, #5
 8008ff4:	69fb      	ldr	r3, [r7, #28]
 8008ff6:	4413      	add	r3, r2
 8008ff8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ffc:	461a      	mov	r2, r3
 8008ffe:	2310      	movs	r3, #16
 8009000:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8009002:	69bb      	ldr	r3, [r7, #24]
 8009004:	f003 0320 	and.w	r3, r3, #32
 8009008:	2b00      	cmp	r3, #0
 800900a:	d015      	beq.n	8009038 <HAL_PCD_IRQHandler+0x138>
          {
            if (hpcd->Init.dma_enable == 1U)
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	691b      	ldr	r3, [r3, #16]
 8009010:	2b01      	cmp	r3, #1
 8009012:	d108      	bne.n	8009026 <HAL_PCD_IRQHandler+0x126>
            {
              (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	6818      	ldr	r0, [r3, #0]
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800901e:	461a      	mov	r2, r3
 8009020:	2101      	movs	r1, #1
 8009022:	f004 f911 	bl	800d248 <USB_EP0_OutStart>
            }
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009028:	015a      	lsls	r2, r3, #5
 800902a:	69fb      	ldr	r3, [r7, #28]
 800902c:	4413      	add	r3, r2
 800902e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009032:	461a      	mov	r2, r3
 8009034:	2320      	movs	r3, #32
 8009036:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8009038:	69bb      	ldr	r3, [r7, #24]
 800903a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800903e:	2b00      	cmp	r3, #0
 8009040:	d009      	beq.n	8009056 <HAL_PCD_IRQHandler+0x156>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8009042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009044:	015a      	lsls	r2, r3, #5
 8009046:	69fb      	ldr	r3, [r7, #28]
 8009048:	4413      	add	r3, r2
 800904a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800904e:	461a      	mov	r2, r3
 8009050:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009054:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8009056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009058:	3301      	adds	r3, #1
 800905a:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800905c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800905e:	085b      	lsrs	r3, r3, #1
 8009060:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8009062:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009064:	2b00      	cmp	r3, #0
 8009066:	d18c      	bne.n	8008f82 <HAL_PCD_IRQHandler+0x82>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	4618      	mov	r0, r3
 800906e:	f004 f814 	bl	800d09a <USB_ReadInterrupts>
 8009072:	4603      	mov	r3, r0
 8009074:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009078:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800907c:	f040 80c4 	bne.w	8009208 <HAL_PCD_IRQHandler+0x308>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	4618      	mov	r0, r3
 8009086:	f004 f835 	bl	800d0f4 <USB_ReadDevAllInEpInterrupt>
 800908a:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800908c:	2300      	movs	r3, #0
 800908e:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8009090:	e0b6      	b.n	8009200 <HAL_PCD_IRQHandler+0x300>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8009092:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009094:	f003 0301 	and.w	r3, r3, #1
 8009098:	2b00      	cmp	r3, #0
 800909a:	f000 80ab 	beq.w	80091f4 <HAL_PCD_IRQHandler+0x2f4>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80090a4:	b2d2      	uxtb	r2, r2
 80090a6:	4611      	mov	r1, r2
 80090a8:	4618      	mov	r0, r3
 80090aa:	f004 f85b 	bl	800d164 <USB_ReadDevInEPInterrupt>
 80090ae:	61b8      	str	r0, [r7, #24]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80090b0:	69bb      	ldr	r3, [r7, #24]
 80090b2:	f003 0301 	and.w	r3, r3, #1
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d05b      	beq.n	8009172 <HAL_PCD_IRQHandler+0x272>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80090ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090bc:	f003 030f 	and.w	r3, r3, #15
 80090c0:	2201      	movs	r2, #1
 80090c2:	fa02 f303 	lsl.w	r3, r2, r3
 80090c6:	617b      	str	r3, [r7, #20]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80090c8:	69fb      	ldr	r3, [r7, #28]
 80090ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80090ce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80090d0:	697b      	ldr	r3, [r7, #20]
 80090d2:	43db      	mvns	r3, r3
 80090d4:	69f9      	ldr	r1, [r7, #28]
 80090d6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80090da:	4013      	ands	r3, r2
 80090dc:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80090de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090e0:	015a      	lsls	r2, r3, #5
 80090e2:	69fb      	ldr	r3, [r7, #28]
 80090e4:	4413      	add	r3, r2
 80090e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80090ea:	461a      	mov	r2, r3
 80090ec:	2301      	movs	r3, #1
 80090ee:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	691b      	ldr	r3, [r3, #16]
 80090f4:	2b01      	cmp	r3, #1
 80090f6:	d11b      	bne.n	8009130 <HAL_PCD_IRQHandler+0x230>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80090f8:	6879      	ldr	r1, [r7, #4]
 80090fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80090fc:	4613      	mov	r3, r2
 80090fe:	00db      	lsls	r3, r3, #3
 8009100:	1a9b      	subs	r3, r3, r2
 8009102:	009b      	lsls	r3, r3, #2
 8009104:	440b      	add	r3, r1
 8009106:	3348      	adds	r3, #72	; 0x48
 8009108:	6819      	ldr	r1, [r3, #0]
 800910a:	6878      	ldr	r0, [r7, #4]
 800910c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800910e:	4613      	mov	r3, r2
 8009110:	00db      	lsls	r3, r3, #3
 8009112:	1a9b      	subs	r3, r3, r2
 8009114:	009b      	lsls	r3, r3, #2
 8009116:	4403      	add	r3, r0
 8009118:	3344      	adds	r3, #68	; 0x44
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	4419      	add	r1, r3
 800911e:	6878      	ldr	r0, [r7, #4]
 8009120:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009122:	4613      	mov	r3, r2
 8009124:	00db      	lsls	r3, r3, #3
 8009126:	1a9b      	subs	r3, r3, r2
 8009128:	009b      	lsls	r3, r3, #2
 800912a:	4403      	add	r3, r0
 800912c:	3348      	adds	r3, #72	; 0x48
 800912e:	6019      	str	r1, [r3, #0]
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8009130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009132:	b2db      	uxtb	r3, r3
 8009134:	4619      	mov	r1, r3
 8009136:	6878      	ldr	r0, [r7, #4]
 8009138:	f009 f8a1 	bl	801227e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

            if (hpcd->Init.dma_enable == 1U)
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	691b      	ldr	r3, [r3, #16]
 8009140:	2b01      	cmp	r3, #1
 8009142:	d116      	bne.n	8009172 <HAL_PCD_IRQHandler+0x272>
            {
              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8009144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009146:	2b00      	cmp	r3, #0
 8009148:	d113      	bne.n	8009172 <HAL_PCD_IRQHandler+0x272>
 800914a:	6879      	ldr	r1, [r7, #4]
 800914c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800914e:	4613      	mov	r3, r2
 8009150:	00db      	lsls	r3, r3, #3
 8009152:	1a9b      	subs	r3, r3, r2
 8009154:	009b      	lsls	r3, r3, #2
 8009156:	440b      	add	r3, r1
 8009158:	3350      	adds	r3, #80	; 0x50
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	2b00      	cmp	r3, #0
 800915e:	d108      	bne.n	8009172 <HAL_PCD_IRQHandler+0x272>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	6818      	ldr	r0, [r3, #0]
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800916a:	461a      	mov	r2, r3
 800916c:	2101      	movs	r1, #1
 800916e:	f004 f86b 	bl	800d248 <USB_EP0_OutStart>
              }
            }
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8009172:	69bb      	ldr	r3, [r7, #24]
 8009174:	f003 0308 	and.w	r3, r3, #8
 8009178:	2b00      	cmp	r3, #0
 800917a:	d008      	beq.n	800918e <HAL_PCD_IRQHandler+0x28e>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800917c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800917e:	015a      	lsls	r2, r3, #5
 8009180:	69fb      	ldr	r3, [r7, #28]
 8009182:	4413      	add	r3, r2
 8009184:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009188:	461a      	mov	r2, r3
 800918a:	2308      	movs	r3, #8
 800918c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800918e:	69bb      	ldr	r3, [r7, #24]
 8009190:	f003 0310 	and.w	r3, r3, #16
 8009194:	2b00      	cmp	r3, #0
 8009196:	d008      	beq.n	80091aa <HAL_PCD_IRQHandler+0x2aa>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8009198:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800919a:	015a      	lsls	r2, r3, #5
 800919c:	69fb      	ldr	r3, [r7, #28]
 800919e:	4413      	add	r3, r2
 80091a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80091a4:	461a      	mov	r2, r3
 80091a6:	2310      	movs	r3, #16
 80091a8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80091aa:	69bb      	ldr	r3, [r7, #24]
 80091ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d008      	beq.n	80091c6 <HAL_PCD_IRQHandler+0x2c6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80091b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091b6:	015a      	lsls	r2, r3, #5
 80091b8:	69fb      	ldr	r3, [r7, #28]
 80091ba:	4413      	add	r3, r2
 80091bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80091c0:	461a      	mov	r2, r3
 80091c2:	2340      	movs	r3, #64	; 0x40
 80091c4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80091c6:	69bb      	ldr	r3, [r7, #24]
 80091c8:	f003 0302 	and.w	r3, r3, #2
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d008      	beq.n	80091e2 <HAL_PCD_IRQHandler+0x2e2>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80091d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091d2:	015a      	lsls	r2, r3, #5
 80091d4:	69fb      	ldr	r3, [r7, #28]
 80091d6:	4413      	add	r3, r2
 80091d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80091dc:	461a      	mov	r2, r3
 80091de:	2302      	movs	r3, #2
 80091e0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80091e2:	69bb      	ldr	r3, [r7, #24]
 80091e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d003      	beq.n	80091f4 <HAL_PCD_IRQHandler+0x2f4>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80091ec:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80091ee:	6878      	ldr	r0, [r7, #4]
 80091f0:	f000 fc67 	bl	8009ac2 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80091f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091f6:	3301      	adds	r3, #1
 80091f8:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80091fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091fc:	085b      	lsrs	r3, r3, #1
 80091fe:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8009200:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009202:	2b00      	cmp	r3, #0
 8009204:	f47f af45 	bne.w	8009092 <HAL_PCD_IRQHandler+0x192>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	4618      	mov	r0, r3
 800920e:	f003 ff44 	bl	800d09a <USB_ReadInterrupts>
 8009212:	4603      	mov	r3, r0
 8009214:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009218:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800921c:	d122      	bne.n	8009264 <HAL_PCD_IRQHandler+0x364>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800921e:	69fb      	ldr	r3, [r7, #28]
 8009220:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009224:	685b      	ldr	r3, [r3, #4]
 8009226:	69fa      	ldr	r2, [r7, #28]
 8009228:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800922c:	f023 0301 	bic.w	r3, r3, #1
 8009230:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8009238:	2b01      	cmp	r3, #1
 800923a:	d108      	bne.n	800924e <HAL_PCD_IRQHandler+0x34e>
      {
        hpcd->LPM_State = LPM_L0;
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	2200      	movs	r2, #0
 8009240:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8009244:	2100      	movs	r1, #0
 8009246:	6878      	ldr	r0, [r7, #4]
 8009248:	f000 fe88 	bl	8009f5c <HAL_PCDEx_LPM_Callback>
 800924c:	e002      	b.n	8009254 <HAL_PCD_IRQHandler+0x354>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800924e:	6878      	ldr	r0, [r7, #4]
 8009250:	f009 f88c 	bl	801236c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	695a      	ldr	r2, [r3, #20]
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8009262:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	4618      	mov	r0, r3
 800926a:	f003 ff16 	bl	800d09a <USB_ReadInterrupts>
 800926e:	4603      	mov	r3, r0
 8009270:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009274:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009278:	d112      	bne.n	80092a0 <HAL_PCD_IRQHandler+0x3a0>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800927a:	69fb      	ldr	r3, [r7, #28]
 800927c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009280:	689b      	ldr	r3, [r3, #8]
 8009282:	f003 0301 	and.w	r3, r3, #1
 8009286:	2b01      	cmp	r3, #1
 8009288:	d102      	bne.n	8009290 <HAL_PCD_IRQHandler+0x390>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800928a:	6878      	ldr	r0, [r7, #4]
 800928c:	f009 f848 	bl	8012320 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	695a      	ldr	r2, [r3, #20]
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800929e:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    #endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	4618      	mov	r0, r3
 80092a6:	f003 fef8 	bl	800d09a <USB_ReadInterrupts>
 80092aa:	4603      	mov	r3, r0
 80092ac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80092b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80092b4:	f040 80a7 	bne.w	8009406 <HAL_PCD_IRQHandler+0x506>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80092b8:	69fb      	ldr	r3, [r7, #28]
 80092ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80092be:	685b      	ldr	r3, [r3, #4]
 80092c0:	69fa      	ldr	r2, [r7, #28]
 80092c2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80092c6:	f023 0301 	bic.w	r3, r3, #1
 80092ca:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	2110      	movs	r1, #16
 80092d2:	4618      	mov	r0, r3
 80092d4:	f003 f830 	bl	800c338 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80092d8:	2300      	movs	r3, #0
 80092da:	62fb      	str	r3, [r7, #44]	; 0x2c
 80092dc:	e036      	b.n	800934c <HAL_PCD_IRQHandler+0x44c>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80092de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092e0:	015a      	lsls	r2, r3, #5
 80092e2:	69fb      	ldr	r3, [r7, #28]
 80092e4:	4413      	add	r3, r2
 80092e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80092ea:	461a      	mov	r2, r3
 80092ec:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80092f0:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80092f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092f4:	015a      	lsls	r2, r3, #5
 80092f6:	69fb      	ldr	r3, [r7, #28]
 80092f8:	4413      	add	r3, r2
 80092fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009302:	0151      	lsls	r1, r2, #5
 8009304:	69fa      	ldr	r2, [r7, #28]
 8009306:	440a      	add	r2, r1
 8009308:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800930c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009310:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8009312:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009314:	015a      	lsls	r2, r3, #5
 8009316:	69fb      	ldr	r3, [r7, #28]
 8009318:	4413      	add	r3, r2
 800931a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800931e:	461a      	mov	r2, r3
 8009320:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009324:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009326:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009328:	015a      	lsls	r2, r3, #5
 800932a:	69fb      	ldr	r3, [r7, #28]
 800932c:	4413      	add	r3, r2
 800932e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009336:	0151      	lsls	r1, r2, #5
 8009338:	69fa      	ldr	r2, [r7, #28]
 800933a:	440a      	add	r2, r1
 800933c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009340:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009344:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009346:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009348:	3301      	adds	r3, #1
 800934a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	685b      	ldr	r3, [r3, #4]
 8009350:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009352:	429a      	cmp	r2, r3
 8009354:	d3c3      	bcc.n	80092de <HAL_PCD_IRQHandler+0x3de>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8009356:	69fb      	ldr	r3, [r7, #28]
 8009358:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800935c:	69db      	ldr	r3, [r3, #28]
 800935e:	69fa      	ldr	r2, [r7, #28]
 8009360:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009364:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8009368:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800936e:	2b00      	cmp	r3, #0
 8009370:	d016      	beq.n	80093a0 <HAL_PCD_IRQHandler+0x4a0>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8009372:	69fb      	ldr	r3, [r7, #28]
 8009374:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009378:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800937c:	69fa      	ldr	r2, [r7, #28]
 800937e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009382:	f043 030b 	orr.w	r3, r3, #11
 8009386:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800938a:	69fb      	ldr	r3, [r7, #28]
 800938c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009390:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009392:	69fa      	ldr	r2, [r7, #28]
 8009394:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009398:	f043 030b 	orr.w	r3, r3, #11
 800939c:	6453      	str	r3, [r2, #68]	; 0x44
 800939e:	e015      	b.n	80093cc <HAL_PCD_IRQHandler+0x4cc>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80093a0:	69fb      	ldr	r3, [r7, #28]
 80093a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80093a6:	695b      	ldr	r3, [r3, #20]
 80093a8:	69fa      	ldr	r2, [r7, #28]
 80093aa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80093ae:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80093b2:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 80093b6:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80093b8:	69fb      	ldr	r3, [r7, #28]
 80093ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80093be:	691b      	ldr	r3, [r3, #16]
 80093c0:	69fa      	ldr	r2, [r7, #28]
 80093c2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80093c6:	f043 030b 	orr.w	r3, r3, #11
 80093ca:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80093cc:	69fb      	ldr	r3, [r7, #28]
 80093ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	69fa      	ldr	r2, [r7, #28]
 80093d6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80093da:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80093de:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	6818      	ldr	r0, [r3, #0]
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	691b      	ldr	r3, [r3, #16]
 80093e8:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80093f0:	461a      	mov	r2, r3
 80093f2:	f003 ff29 	bl	800d248 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	695a      	ldr	r2, [r3, #20]
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8009404:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	4618      	mov	r0, r3
 800940c:	f003 fe45 	bl	800d09a <USB_ReadInterrupts>
 8009410:	4603      	mov	r3, r0
 8009412:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009416:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800941a:	d124      	bne.n	8009466 <HAL_PCD_IRQHandler+0x566>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	4618      	mov	r0, r3
 8009422:	f003 fedb 	bl	800d1dc <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	4618      	mov	r0, r3
 800942c:	f002 ffe5 	bl	800c3fa <USB_GetDevSpeed>
 8009430:	4603      	mov	r3, r0
 8009432:	461a      	mov	r2, r3
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	681c      	ldr	r4, [r3, #0]
 800943c:	f001 f9c8 	bl	800a7d0 <HAL_RCC_GetHCLKFreq>
 8009440:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8009446:	b2db      	uxtb	r3, r3
 8009448:	461a      	mov	r2, r3
 800944a:	4620      	mov	r0, r4
 800944c:	f002 fd14 	bl	800be78 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8009450:	6878      	ldr	r0, [r7, #4]
 8009452:	f008 ff3c 	bl	80122ce <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	695a      	ldr	r2, [r3, #20]
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8009464:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	4618      	mov	r0, r3
 800946c:	f003 fe15 	bl	800d09a <USB_ReadInterrupts>
 8009470:	4603      	mov	r3, r0
 8009472:	f003 0310 	and.w	r3, r3, #16
 8009476:	2b10      	cmp	r3, #16
 8009478:	d161      	bne.n	800953e <HAL_PCD_IRQHandler+0x63e>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	699a      	ldr	r2, [r3, #24]
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	f022 0210 	bic.w	r2, r2, #16
 8009488:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 800948a:	6a3b      	ldr	r3, [r7, #32]
 800948c:	6a1b      	ldr	r3, [r3, #32]
 800948e:	613b      	str	r3, [r7, #16]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8009490:	693b      	ldr	r3, [r7, #16]
 8009492:	f003 020f 	and.w	r2, r3, #15
 8009496:	4613      	mov	r3, r2
 8009498:	00db      	lsls	r3, r3, #3
 800949a:	1a9b      	subs	r3, r3, r2
 800949c:	009b      	lsls	r3, r3, #2
 800949e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80094a2:	687a      	ldr	r2, [r7, #4]
 80094a4:	4413      	add	r3, r2
 80094a6:	3304      	adds	r3, #4
 80094a8:	60fb      	str	r3, [r7, #12]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80094aa:	693b      	ldr	r3, [r7, #16]
 80094ac:	0c5b      	lsrs	r3, r3, #17
 80094ae:	f003 030f 	and.w	r3, r3, #15
 80094b2:	2b02      	cmp	r3, #2
 80094b4:	d124      	bne.n	8009500 <HAL_PCD_IRQHandler+0x600>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 80094b6:	693a      	ldr	r2, [r7, #16]
 80094b8:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80094bc:	4013      	ands	r3, r2
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d035      	beq.n	800952e <HAL_PCD_IRQHandler+0x62e>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 80094c6:	693b      	ldr	r3, [r7, #16]
 80094c8:	091b      	lsrs	r3, r3, #4
 80094ca:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80094cc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80094d0:	b29b      	uxth	r3, r3
 80094d2:	461a      	mov	r2, r3
 80094d4:	6a38      	ldr	r0, [r7, #32]
 80094d6:	f003 fc8d 	bl	800cdf4 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	68da      	ldr	r2, [r3, #12]
 80094de:	693b      	ldr	r3, [r7, #16]
 80094e0:	091b      	lsrs	r3, r3, #4
 80094e2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80094e6:	441a      	add	r2, r3
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	699a      	ldr	r2, [r3, #24]
 80094f0:	693b      	ldr	r3, [r7, #16]
 80094f2:	091b      	lsrs	r3, r3, #4
 80094f4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80094f8:	441a      	add	r2, r3
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	619a      	str	r2, [r3, #24]
 80094fe:	e016      	b.n	800952e <HAL_PCD_IRQHandler+0x62e>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8009500:	693b      	ldr	r3, [r7, #16]
 8009502:	0c5b      	lsrs	r3, r3, #17
 8009504:	f003 030f 	and.w	r3, r3, #15
 8009508:	2b06      	cmp	r3, #6
 800950a:	d110      	bne.n	800952e <HAL_PCD_IRQHandler+0x62e>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009512:	2208      	movs	r2, #8
 8009514:	4619      	mov	r1, r3
 8009516:	6a38      	ldr	r0, [r7, #32]
 8009518:	f003 fc6c 	bl	800cdf4 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	699a      	ldr	r2, [r3, #24]
 8009520:	693b      	ldr	r3, [r7, #16]
 8009522:	091b      	lsrs	r3, r3, #4
 8009524:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009528:	441a      	add	r2, r3
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	699a      	ldr	r2, [r3, #24]
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	f042 0210 	orr.w	r2, r2, #16
 800953c:	619a      	str	r2, [r3, #24]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	4618      	mov	r0, r3
 8009544:	f003 fda9 	bl	800d09a <USB_ReadInterrupts>
 8009548:	4603      	mov	r3, r0
 800954a:	f003 0308 	and.w	r3, r3, #8
 800954e:	2b08      	cmp	r3, #8
 8009550:	d10a      	bne.n	8009568 <HAL_PCD_IRQHandler+0x668>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8009552:	6878      	ldr	r0, [r7, #4]
 8009554:	f008 fead 	bl	80122b2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	695a      	ldr	r2, [r3, #20]
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	f002 0208 	and.w	r2, r2, #8
 8009566:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	4618      	mov	r0, r3
 800956e:	f003 fd94 	bl	800d09a <USB_ReadInterrupts>
 8009572:	4603      	mov	r3, r0
 8009574:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009578:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800957c:	d10f      	bne.n	800959e <HAL_PCD_IRQHandler+0x69e>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800957e:	2300      	movs	r3, #0
 8009580:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8009582:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009584:	b2db      	uxtb	r3, r3
 8009586:	4619      	mov	r1, r3
 8009588:	6878      	ldr	r0, [r7, #4]
 800958a:	f008 ff0f 	bl	80123ac <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	695a      	ldr	r2, [r3, #20]
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800959c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	4618      	mov	r0, r3
 80095a4:	f003 fd79 	bl	800d09a <USB_ReadInterrupts>
 80095a8:	4603      	mov	r3, r0
 80095aa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80095ae:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80095b2:	d10f      	bne.n	80095d4 <HAL_PCD_IRQHandler+0x6d4>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 80095b4:	2300      	movs	r3, #0
 80095b6:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80095b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095ba:	b2db      	uxtb	r3, r3
 80095bc:	4619      	mov	r1, r3
 80095be:	6878      	ldr	r0, [r7, #4]
 80095c0:	f008 fee2 	bl	8012388 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	695a      	ldr	r2, [r3, #20]
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80095d2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	4618      	mov	r0, r3
 80095da:	f003 fd5e 	bl	800d09a <USB_ReadInterrupts>
 80095de:	4603      	mov	r3, r0
 80095e0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80095e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80095e8:	d10a      	bne.n	8009600 <HAL_PCD_IRQHandler+0x700>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80095ea:	6878      	ldr	r0, [r7, #4]
 80095ec:	f008 fef0 	bl	80123d0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	695a      	ldr	r2, [r3, #20]
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80095fe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	4618      	mov	r0, r3
 8009606:	f003 fd48 	bl	800d09a <USB_ReadInterrupts>
 800960a:	4603      	mov	r3, r0
 800960c:	f003 0304 	and.w	r3, r3, #4
 8009610:	2b04      	cmp	r3, #4
 8009612:	d115      	bne.n	8009640 <HAL_PCD_IRQHandler+0x740>
    {
      temp = hpcd->Instance->GOTGINT;
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	685b      	ldr	r3, [r3, #4]
 800961a:	613b      	str	r3, [r7, #16]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800961c:	693b      	ldr	r3, [r7, #16]
 800961e:	f003 0304 	and.w	r3, r3, #4
 8009622:	2b00      	cmp	r3, #0
 8009624:	d002      	beq.n	800962c <HAL_PCD_IRQHandler+0x72c>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8009626:	6878      	ldr	r0, [r7, #4]
 8009628:	f008 fee0 	bl	80123ec <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	6859      	ldr	r1, [r3, #4]
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	693a      	ldr	r2, [r7, #16]
 8009638:	430a      	orrs	r2, r1
 800963a:	605a      	str	r2, [r3, #4]
 800963c:	e000      	b.n	8009640 <HAL_PCD_IRQHandler+0x740>
      return;
 800963e:	bf00      	nop
    }
  }
}
 8009640:	3734      	adds	r7, #52	; 0x34
 8009642:	46bd      	mov	sp, r7
 8009644:	bd90      	pop	{r4, r7, pc}

08009646 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8009646:	b580      	push	{r7, lr}
 8009648:	b082      	sub	sp, #8
 800964a:	af00      	add	r7, sp, #0
 800964c:	6078      	str	r0, [r7, #4]
 800964e:	460b      	mov	r3, r1
 8009650:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8009658:	2b01      	cmp	r3, #1
 800965a:	d101      	bne.n	8009660 <HAL_PCD_SetAddress+0x1a>
 800965c:	2302      	movs	r3, #2
 800965e:	e013      	b.n	8009688 <HAL_PCD_SetAddress+0x42>
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	2201      	movs	r2, #1
 8009664:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	78fa      	ldrb	r2, [r7, #3]
 800966c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	78fa      	ldrb	r2, [r7, #3]
 8009676:	4611      	mov	r1, r2
 8009678:	4618      	mov	r0, r3
 800967a:	f003 fcb8 	bl	800cfee <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	2200      	movs	r2, #0
 8009682:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8009686:	2300      	movs	r3, #0
}
 8009688:	4618      	mov	r0, r3
 800968a:	3708      	adds	r7, #8
 800968c:	46bd      	mov	sp, r7
 800968e:	bd80      	pop	{r7, pc}

08009690 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8009690:	b580      	push	{r7, lr}
 8009692:	b084      	sub	sp, #16
 8009694:	af00      	add	r7, sp, #0
 8009696:	6078      	str	r0, [r7, #4]
 8009698:	4608      	mov	r0, r1
 800969a:	4611      	mov	r1, r2
 800969c:	461a      	mov	r2, r3
 800969e:	4603      	mov	r3, r0
 80096a0:	70fb      	strb	r3, [r7, #3]
 80096a2:	460b      	mov	r3, r1
 80096a4:	803b      	strh	r3, [r7, #0]
 80096a6:	4613      	mov	r3, r2
 80096a8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80096aa:	2300      	movs	r3, #0
 80096ac:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80096ae:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	da0f      	bge.n	80096d6 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80096b6:	78fb      	ldrb	r3, [r7, #3]
 80096b8:	f003 020f 	and.w	r2, r3, #15
 80096bc:	4613      	mov	r3, r2
 80096be:	00db      	lsls	r3, r3, #3
 80096c0:	1a9b      	subs	r3, r3, r2
 80096c2:	009b      	lsls	r3, r3, #2
 80096c4:	3338      	adds	r3, #56	; 0x38
 80096c6:	687a      	ldr	r2, [r7, #4]
 80096c8:	4413      	add	r3, r2
 80096ca:	3304      	adds	r3, #4
 80096cc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	2201      	movs	r2, #1
 80096d2:	705a      	strb	r2, [r3, #1]
 80096d4:	e00f      	b.n	80096f6 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80096d6:	78fb      	ldrb	r3, [r7, #3]
 80096d8:	f003 020f 	and.w	r2, r3, #15
 80096dc:	4613      	mov	r3, r2
 80096de:	00db      	lsls	r3, r3, #3
 80096e0:	1a9b      	subs	r3, r3, r2
 80096e2:	009b      	lsls	r3, r3, #2
 80096e4:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80096e8:	687a      	ldr	r2, [r7, #4]
 80096ea:	4413      	add	r3, r2
 80096ec:	3304      	adds	r3, #4
 80096ee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	2200      	movs	r2, #0
 80096f4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80096f6:	78fb      	ldrb	r3, [r7, #3]
 80096f8:	f003 030f 	and.w	r3, r3, #15
 80096fc:	b2da      	uxtb	r2, r3
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8009702:	883a      	ldrh	r2, [r7, #0]
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	78ba      	ldrb	r2, [r7, #2]
 800970c:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	785b      	ldrb	r3, [r3, #1]
 8009712:	2b00      	cmp	r3, #0
 8009714:	d004      	beq.n	8009720 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	781b      	ldrb	r3, [r3, #0]
 800971a:	b29a      	uxth	r2, r3
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8009720:	78bb      	ldrb	r3, [r7, #2]
 8009722:	2b02      	cmp	r3, #2
 8009724:	d102      	bne.n	800972c <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	2200      	movs	r2, #0
 800972a:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8009732:	2b01      	cmp	r3, #1
 8009734:	d101      	bne.n	800973a <HAL_PCD_EP_Open+0xaa>
 8009736:	2302      	movs	r3, #2
 8009738:	e00e      	b.n	8009758 <HAL_PCD_EP_Open+0xc8>
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	2201      	movs	r2, #1
 800973e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	68f9      	ldr	r1, [r7, #12]
 8009748:	4618      	mov	r0, r3
 800974a:	f002 fe7b 	bl	800c444 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	2200      	movs	r2, #0
 8009752:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8009756:	7afb      	ldrb	r3, [r7, #11]
}
 8009758:	4618      	mov	r0, r3
 800975a:	3710      	adds	r7, #16
 800975c:	46bd      	mov	sp, r7
 800975e:	bd80      	pop	{r7, pc}

08009760 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009760:	b580      	push	{r7, lr}
 8009762:	b084      	sub	sp, #16
 8009764:	af00      	add	r7, sp, #0
 8009766:	6078      	str	r0, [r7, #4]
 8009768:	460b      	mov	r3, r1
 800976a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800976c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009770:	2b00      	cmp	r3, #0
 8009772:	da0f      	bge.n	8009794 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009774:	78fb      	ldrb	r3, [r7, #3]
 8009776:	f003 020f 	and.w	r2, r3, #15
 800977a:	4613      	mov	r3, r2
 800977c:	00db      	lsls	r3, r3, #3
 800977e:	1a9b      	subs	r3, r3, r2
 8009780:	009b      	lsls	r3, r3, #2
 8009782:	3338      	adds	r3, #56	; 0x38
 8009784:	687a      	ldr	r2, [r7, #4]
 8009786:	4413      	add	r3, r2
 8009788:	3304      	adds	r3, #4
 800978a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	2201      	movs	r2, #1
 8009790:	705a      	strb	r2, [r3, #1]
 8009792:	e00f      	b.n	80097b4 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009794:	78fb      	ldrb	r3, [r7, #3]
 8009796:	f003 020f 	and.w	r2, r3, #15
 800979a:	4613      	mov	r3, r2
 800979c:	00db      	lsls	r3, r3, #3
 800979e:	1a9b      	subs	r3, r3, r2
 80097a0:	009b      	lsls	r3, r3, #2
 80097a2:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80097a6:	687a      	ldr	r2, [r7, #4]
 80097a8:	4413      	add	r3, r2
 80097aa:	3304      	adds	r3, #4
 80097ac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	2200      	movs	r2, #0
 80097b2:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80097b4:	78fb      	ldrb	r3, [r7, #3]
 80097b6:	f003 030f 	and.w	r3, r3, #15
 80097ba:	b2da      	uxtb	r2, r3
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80097c6:	2b01      	cmp	r3, #1
 80097c8:	d101      	bne.n	80097ce <HAL_PCD_EP_Close+0x6e>
 80097ca:	2302      	movs	r3, #2
 80097cc:	e00e      	b.n	80097ec <HAL_PCD_EP_Close+0x8c>
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	2201      	movs	r2, #1
 80097d2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	68f9      	ldr	r1, [r7, #12]
 80097dc:	4618      	mov	r0, r3
 80097de:	f002 feb9 	bl	800c554 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	2200      	movs	r2, #0
 80097e6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 80097ea:	2300      	movs	r3, #0
}
 80097ec:	4618      	mov	r0, r3
 80097ee:	3710      	adds	r7, #16
 80097f0:	46bd      	mov	sp, r7
 80097f2:	bd80      	pop	{r7, pc}

080097f4 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80097f4:	b580      	push	{r7, lr}
 80097f6:	b086      	sub	sp, #24
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	60f8      	str	r0, [r7, #12]
 80097fc:	607a      	str	r2, [r7, #4]
 80097fe:	603b      	str	r3, [r7, #0]
 8009800:	460b      	mov	r3, r1
 8009802:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009804:	7afb      	ldrb	r3, [r7, #11]
 8009806:	f003 020f 	and.w	r2, r3, #15
 800980a:	4613      	mov	r3, r2
 800980c:	00db      	lsls	r3, r3, #3
 800980e:	1a9b      	subs	r3, r3, r2
 8009810:	009b      	lsls	r3, r3, #2
 8009812:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8009816:	68fa      	ldr	r2, [r7, #12]
 8009818:	4413      	add	r3, r2
 800981a:	3304      	adds	r3, #4
 800981c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800981e:	697b      	ldr	r3, [r7, #20]
 8009820:	687a      	ldr	r2, [r7, #4]
 8009822:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8009824:	697b      	ldr	r3, [r7, #20]
 8009826:	683a      	ldr	r2, [r7, #0]
 8009828:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800982a:	697b      	ldr	r3, [r7, #20]
 800982c:	2200      	movs	r2, #0
 800982e:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8009830:	697b      	ldr	r3, [r7, #20]
 8009832:	2200      	movs	r2, #0
 8009834:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009836:	7afb      	ldrb	r3, [r7, #11]
 8009838:	f003 030f 	and.w	r3, r3, #15
 800983c:	b2da      	uxtb	r2, r3
 800983e:	697b      	ldr	r3, [r7, #20]
 8009840:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	691b      	ldr	r3, [r3, #16]
 8009846:	2b01      	cmp	r3, #1
 8009848:	d102      	bne.n	8009850 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800984a:	687a      	ldr	r2, [r7, #4]
 800984c:	697b      	ldr	r3, [r7, #20]
 800984e:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8009850:	7afb      	ldrb	r3, [r7, #11]
 8009852:	f003 030f 	and.w	r3, r3, #15
 8009856:	2b00      	cmp	r3, #0
 8009858:	d109      	bne.n	800986e <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	6818      	ldr	r0, [r3, #0]
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	691b      	ldr	r3, [r3, #16]
 8009862:	b2db      	uxtb	r3, r3
 8009864:	461a      	mov	r2, r3
 8009866:	6979      	ldr	r1, [r7, #20]
 8009868:	f003 f93c 	bl	800cae4 <USB_EP0StartXfer>
 800986c:	e008      	b.n	8009880 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	6818      	ldr	r0, [r3, #0]
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	691b      	ldr	r3, [r3, #16]
 8009876:	b2db      	uxtb	r3, r3
 8009878:	461a      	mov	r2, r3
 800987a:	6979      	ldr	r1, [r7, #20]
 800987c:	f002 feee 	bl	800c65c <USB_EPStartXfer>
  }

  return HAL_OK;
 8009880:	2300      	movs	r3, #0
}
 8009882:	4618      	mov	r0, r3
 8009884:	3718      	adds	r7, #24
 8009886:	46bd      	mov	sp, r7
 8009888:	bd80      	pop	{r7, pc}

0800988a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800988a:	b480      	push	{r7}
 800988c:	b083      	sub	sp, #12
 800988e:	af00      	add	r7, sp, #0
 8009890:	6078      	str	r0, [r7, #4]
 8009892:	460b      	mov	r3, r1
 8009894:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8009896:	78fb      	ldrb	r3, [r7, #3]
 8009898:	f003 020f 	and.w	r2, r3, #15
 800989c:	6879      	ldr	r1, [r7, #4]
 800989e:	4613      	mov	r3, r2
 80098a0:	00db      	lsls	r3, r3, #3
 80098a2:	1a9b      	subs	r3, r3, r2
 80098a4:	009b      	lsls	r3, r3, #2
 80098a6:	440b      	add	r3, r1
 80098a8:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80098ac:	681b      	ldr	r3, [r3, #0]
}
 80098ae:	4618      	mov	r0, r3
 80098b0:	370c      	adds	r7, #12
 80098b2:	46bd      	mov	sp, r7
 80098b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b8:	4770      	bx	lr

080098ba <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80098ba:	b580      	push	{r7, lr}
 80098bc:	b086      	sub	sp, #24
 80098be:	af00      	add	r7, sp, #0
 80098c0:	60f8      	str	r0, [r7, #12]
 80098c2:	607a      	str	r2, [r7, #4]
 80098c4:	603b      	str	r3, [r7, #0]
 80098c6:	460b      	mov	r3, r1
 80098c8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80098ca:	7afb      	ldrb	r3, [r7, #11]
 80098cc:	f003 020f 	and.w	r2, r3, #15
 80098d0:	4613      	mov	r3, r2
 80098d2:	00db      	lsls	r3, r3, #3
 80098d4:	1a9b      	subs	r3, r3, r2
 80098d6:	009b      	lsls	r3, r3, #2
 80098d8:	3338      	adds	r3, #56	; 0x38
 80098da:	68fa      	ldr	r2, [r7, #12]
 80098dc:	4413      	add	r3, r2
 80098de:	3304      	adds	r3, #4
 80098e0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80098e2:	697b      	ldr	r3, [r7, #20]
 80098e4:	687a      	ldr	r2, [r7, #4]
 80098e6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80098e8:	697b      	ldr	r3, [r7, #20]
 80098ea:	683a      	ldr	r2, [r7, #0]
 80098ec:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80098ee:	697b      	ldr	r3, [r7, #20]
 80098f0:	2200      	movs	r2, #0
 80098f2:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 80098f4:	697b      	ldr	r3, [r7, #20]
 80098f6:	2201      	movs	r2, #1
 80098f8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80098fa:	7afb      	ldrb	r3, [r7, #11]
 80098fc:	f003 030f 	and.w	r3, r3, #15
 8009900:	b2da      	uxtb	r2, r3
 8009902:	697b      	ldr	r3, [r7, #20]
 8009904:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	691b      	ldr	r3, [r3, #16]
 800990a:	2b01      	cmp	r3, #1
 800990c:	d102      	bne.n	8009914 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800990e:	687a      	ldr	r2, [r7, #4]
 8009910:	697b      	ldr	r3, [r7, #20]
 8009912:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8009914:	7afb      	ldrb	r3, [r7, #11]
 8009916:	f003 030f 	and.w	r3, r3, #15
 800991a:	2b00      	cmp	r3, #0
 800991c:	d109      	bne.n	8009932 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	6818      	ldr	r0, [r3, #0]
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	691b      	ldr	r3, [r3, #16]
 8009926:	b2db      	uxtb	r3, r3
 8009928:	461a      	mov	r2, r3
 800992a:	6979      	ldr	r1, [r7, #20]
 800992c:	f003 f8da 	bl	800cae4 <USB_EP0StartXfer>
 8009930:	e008      	b.n	8009944 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	6818      	ldr	r0, [r3, #0]
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	691b      	ldr	r3, [r3, #16]
 800993a:	b2db      	uxtb	r3, r3
 800993c:	461a      	mov	r2, r3
 800993e:	6979      	ldr	r1, [r7, #20]
 8009940:	f002 fe8c 	bl	800c65c <USB_EPStartXfer>
  }

  return HAL_OK;
 8009944:	2300      	movs	r3, #0
}
 8009946:	4618      	mov	r0, r3
 8009948:	3718      	adds	r7, #24
 800994a:	46bd      	mov	sp, r7
 800994c:	bd80      	pop	{r7, pc}

0800994e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800994e:	b580      	push	{r7, lr}
 8009950:	b084      	sub	sp, #16
 8009952:	af00      	add	r7, sp, #0
 8009954:	6078      	str	r0, [r7, #4]
 8009956:	460b      	mov	r3, r1
 8009958:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800995a:	78fb      	ldrb	r3, [r7, #3]
 800995c:	f003 020f 	and.w	r2, r3, #15
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	685b      	ldr	r3, [r3, #4]
 8009964:	429a      	cmp	r2, r3
 8009966:	d901      	bls.n	800996c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8009968:	2301      	movs	r3, #1
 800996a:	e050      	b.n	8009a0e <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800996c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009970:	2b00      	cmp	r3, #0
 8009972:	da0f      	bge.n	8009994 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009974:	78fb      	ldrb	r3, [r7, #3]
 8009976:	f003 020f 	and.w	r2, r3, #15
 800997a:	4613      	mov	r3, r2
 800997c:	00db      	lsls	r3, r3, #3
 800997e:	1a9b      	subs	r3, r3, r2
 8009980:	009b      	lsls	r3, r3, #2
 8009982:	3338      	adds	r3, #56	; 0x38
 8009984:	687a      	ldr	r2, [r7, #4]
 8009986:	4413      	add	r3, r2
 8009988:	3304      	adds	r3, #4
 800998a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	2201      	movs	r2, #1
 8009990:	705a      	strb	r2, [r3, #1]
 8009992:	e00d      	b.n	80099b0 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8009994:	78fa      	ldrb	r2, [r7, #3]
 8009996:	4613      	mov	r3, r2
 8009998:	00db      	lsls	r3, r3, #3
 800999a:	1a9b      	subs	r3, r3, r2
 800999c:	009b      	lsls	r3, r3, #2
 800999e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80099a2:	687a      	ldr	r2, [r7, #4]
 80099a4:	4413      	add	r3, r2
 80099a6:	3304      	adds	r3, #4
 80099a8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	2200      	movs	r2, #0
 80099ae:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	2201      	movs	r2, #1
 80099b4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80099b6:	78fb      	ldrb	r3, [r7, #3]
 80099b8:	f003 030f 	and.w	r3, r3, #15
 80099bc:	b2da      	uxtb	r2, r3
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80099c8:	2b01      	cmp	r3, #1
 80099ca:	d101      	bne.n	80099d0 <HAL_PCD_EP_SetStall+0x82>
 80099cc:	2302      	movs	r3, #2
 80099ce:	e01e      	b.n	8009a0e <HAL_PCD_EP_SetStall+0xc0>
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	2201      	movs	r2, #1
 80099d4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	68f9      	ldr	r1, [r7, #12]
 80099de:	4618      	mov	r0, r3
 80099e0:	f003 fa31 	bl	800ce46 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80099e4:	78fb      	ldrb	r3, [r7, #3]
 80099e6:	f003 030f 	and.w	r3, r3, #15
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d10a      	bne.n	8009a04 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	6818      	ldr	r0, [r3, #0]
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	691b      	ldr	r3, [r3, #16]
 80099f6:	b2d9      	uxtb	r1, r3
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80099fe:	461a      	mov	r2, r3
 8009a00:	f003 fc22 	bl	800d248 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	2200      	movs	r2, #0
 8009a08:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8009a0c:	2300      	movs	r3, #0
}
 8009a0e:	4618      	mov	r0, r3
 8009a10:	3710      	adds	r7, #16
 8009a12:	46bd      	mov	sp, r7
 8009a14:	bd80      	pop	{r7, pc}

08009a16 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009a16:	b580      	push	{r7, lr}
 8009a18:	b084      	sub	sp, #16
 8009a1a:	af00      	add	r7, sp, #0
 8009a1c:	6078      	str	r0, [r7, #4]
 8009a1e:	460b      	mov	r3, r1
 8009a20:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8009a22:	78fb      	ldrb	r3, [r7, #3]
 8009a24:	f003 020f 	and.w	r2, r3, #15
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	685b      	ldr	r3, [r3, #4]
 8009a2c:	429a      	cmp	r2, r3
 8009a2e:	d901      	bls.n	8009a34 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8009a30:	2301      	movs	r3, #1
 8009a32:	e042      	b.n	8009aba <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8009a34:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	da0f      	bge.n	8009a5c <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009a3c:	78fb      	ldrb	r3, [r7, #3]
 8009a3e:	f003 020f 	and.w	r2, r3, #15
 8009a42:	4613      	mov	r3, r2
 8009a44:	00db      	lsls	r3, r3, #3
 8009a46:	1a9b      	subs	r3, r3, r2
 8009a48:	009b      	lsls	r3, r3, #2
 8009a4a:	3338      	adds	r3, #56	; 0x38
 8009a4c:	687a      	ldr	r2, [r7, #4]
 8009a4e:	4413      	add	r3, r2
 8009a50:	3304      	adds	r3, #4
 8009a52:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	2201      	movs	r2, #1
 8009a58:	705a      	strb	r2, [r3, #1]
 8009a5a:	e00f      	b.n	8009a7c <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009a5c:	78fb      	ldrb	r3, [r7, #3]
 8009a5e:	f003 020f 	and.w	r2, r3, #15
 8009a62:	4613      	mov	r3, r2
 8009a64:	00db      	lsls	r3, r3, #3
 8009a66:	1a9b      	subs	r3, r3, r2
 8009a68:	009b      	lsls	r3, r3, #2
 8009a6a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8009a6e:	687a      	ldr	r2, [r7, #4]
 8009a70:	4413      	add	r3, r2
 8009a72:	3304      	adds	r3, #4
 8009a74:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	2200      	movs	r2, #0
 8009a7a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	2200      	movs	r2, #0
 8009a80:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009a82:	78fb      	ldrb	r3, [r7, #3]
 8009a84:	f003 030f 	and.w	r3, r3, #15
 8009a88:	b2da      	uxtb	r2, r3
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8009a94:	2b01      	cmp	r3, #1
 8009a96:	d101      	bne.n	8009a9c <HAL_PCD_EP_ClrStall+0x86>
 8009a98:	2302      	movs	r3, #2
 8009a9a:	e00e      	b.n	8009aba <HAL_PCD_EP_ClrStall+0xa4>
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	2201      	movs	r2, #1
 8009aa0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	68f9      	ldr	r1, [r7, #12]
 8009aaa:	4618      	mov	r0, r3
 8009aac:	f003 fa39 	bl	800cf22 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	2200      	movs	r2, #0
 8009ab4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8009ab8:	2300      	movs	r3, #0
}
 8009aba:	4618      	mov	r0, r3
 8009abc:	3710      	adds	r7, #16
 8009abe:	46bd      	mov	sp, r7
 8009ac0:	bd80      	pop	{r7, pc}

08009ac2 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009ac2:	b580      	push	{r7, lr}
 8009ac4:	b08a      	sub	sp, #40	; 0x28
 8009ac6:	af02      	add	r7, sp, #8
 8009ac8:	6078      	str	r0, [r7, #4]
 8009aca:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ad2:	697b      	ldr	r3, [r7, #20]
 8009ad4:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8009ad6:	683a      	ldr	r2, [r7, #0]
 8009ad8:	4613      	mov	r3, r2
 8009ada:	00db      	lsls	r3, r3, #3
 8009adc:	1a9b      	subs	r3, r3, r2
 8009ade:	009b      	lsls	r3, r3, #2
 8009ae0:	3338      	adds	r3, #56	; 0x38
 8009ae2:	687a      	ldr	r2, [r7, #4]
 8009ae4:	4413      	add	r3, r2
 8009ae6:	3304      	adds	r3, #4
 8009ae8:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	699a      	ldr	r2, [r3, #24]
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	695b      	ldr	r3, [r3, #20]
 8009af2:	429a      	cmp	r2, r3
 8009af4:	d901      	bls.n	8009afa <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8009af6:	2301      	movs	r3, #1
 8009af8:	e06c      	b.n	8009bd4 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	695a      	ldr	r2, [r3, #20]
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	699b      	ldr	r3, [r3, #24]
 8009b02:	1ad3      	subs	r3, r2, r3
 8009b04:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	689b      	ldr	r3, [r3, #8]
 8009b0a:	69fa      	ldr	r2, [r7, #28]
 8009b0c:	429a      	cmp	r2, r3
 8009b0e:	d902      	bls.n	8009b16 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	689b      	ldr	r3, [r3, #8]
 8009b14:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8009b16:	69fb      	ldr	r3, [r7, #28]
 8009b18:	3303      	adds	r3, #3
 8009b1a:	089b      	lsrs	r3, r3, #2
 8009b1c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009b1e:	e02b      	b.n	8009b78 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	695a      	ldr	r2, [r3, #20]
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	699b      	ldr	r3, [r3, #24]
 8009b28:	1ad3      	subs	r3, r2, r3
 8009b2a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	689b      	ldr	r3, [r3, #8]
 8009b30:	69fa      	ldr	r2, [r7, #28]
 8009b32:	429a      	cmp	r2, r3
 8009b34:	d902      	bls.n	8009b3c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	689b      	ldr	r3, [r3, #8]
 8009b3a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8009b3c:	69fb      	ldr	r3, [r7, #28]
 8009b3e:	3303      	adds	r3, #3
 8009b40:	089b      	lsrs	r3, r3, #2
 8009b42:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	68d9      	ldr	r1, [r3, #12]
 8009b48:	683b      	ldr	r3, [r7, #0]
 8009b4a:	b2da      	uxtb	r2, r3
 8009b4c:	69fb      	ldr	r3, [r7, #28]
 8009b4e:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8009b54:	b2db      	uxtb	r3, r3
 8009b56:	9300      	str	r3, [sp, #0]
 8009b58:	4603      	mov	r3, r0
 8009b5a:	6978      	ldr	r0, [r7, #20]
 8009b5c:	f003 f915 	bl	800cd8a <USB_WritePacket>

    ep->xfer_buff  += len;
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	68da      	ldr	r2, [r3, #12]
 8009b64:	69fb      	ldr	r3, [r7, #28]
 8009b66:	441a      	add	r2, r3
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	699a      	ldr	r2, [r3, #24]
 8009b70:	69fb      	ldr	r3, [r7, #28]
 8009b72:	441a      	add	r2, r3
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009b78:	683b      	ldr	r3, [r7, #0]
 8009b7a:	015a      	lsls	r2, r3, #5
 8009b7c:	693b      	ldr	r3, [r7, #16]
 8009b7e:	4413      	add	r3, r2
 8009b80:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b84:	699b      	ldr	r3, [r3, #24]
 8009b86:	b29b      	uxth	r3, r3
 8009b88:	69ba      	ldr	r2, [r7, #24]
 8009b8a:	429a      	cmp	r2, r3
 8009b8c:	d809      	bhi.n	8009ba2 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	699a      	ldr	r2, [r3, #24]
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009b96:	429a      	cmp	r2, r3
 8009b98:	d203      	bcs.n	8009ba2 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	695b      	ldr	r3, [r3, #20]
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d1be      	bne.n	8009b20 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	695a      	ldr	r2, [r3, #20]
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	699b      	ldr	r3, [r3, #24]
 8009baa:	429a      	cmp	r2, r3
 8009bac:	d811      	bhi.n	8009bd2 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8009bae:	683b      	ldr	r3, [r7, #0]
 8009bb0:	f003 030f 	and.w	r3, r3, #15
 8009bb4:	2201      	movs	r2, #1
 8009bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8009bba:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8009bbc:	693b      	ldr	r3, [r7, #16]
 8009bbe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009bc2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009bc4:	68bb      	ldr	r3, [r7, #8]
 8009bc6:	43db      	mvns	r3, r3
 8009bc8:	6939      	ldr	r1, [r7, #16]
 8009bca:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009bce:	4013      	ands	r3, r2
 8009bd0:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8009bd2:	2300      	movs	r3, #0
}
 8009bd4:	4618      	mov	r0, r3
 8009bd6:	3720      	adds	r7, #32
 8009bd8:	46bd      	mov	sp, r7
 8009bda:	bd80      	pop	{r7, pc}

08009bdc <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009bdc:	b580      	push	{r7, lr}
 8009bde:	b086      	sub	sp, #24
 8009be0:	af00      	add	r7, sp, #0
 8009be2:	6078      	str	r0, [r7, #4]
 8009be4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009bec:	697b      	ldr	r3, [r7, #20]
 8009bee:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009bf0:	697b      	ldr	r3, [r7, #20]
 8009bf2:	333c      	adds	r3, #60	; 0x3c
 8009bf4:	3304      	adds	r3, #4
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8009bfa:	683b      	ldr	r3, [r7, #0]
 8009bfc:	015a      	lsls	r2, r3, #5
 8009bfe:	693b      	ldr	r3, [r7, #16]
 8009c00:	4413      	add	r3, r2
 8009c02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c06:	689b      	ldr	r3, [r3, #8]
 8009c08:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	691b      	ldr	r3, [r3, #16]
 8009c0e:	2b01      	cmp	r3, #1
 8009c10:	f040 80b3 	bne.w	8009d7a <PCD_EP_OutXfrComplete_int+0x19e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8009c14:	68bb      	ldr	r3, [r7, #8]
 8009c16:	f003 0308 	and.w	r3, r3, #8
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d028      	beq.n	8009c70 <PCD_EP_OutXfrComplete_int+0x94>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	4a70      	ldr	r2, [pc, #448]	; (8009de4 <PCD_EP_OutXfrComplete_int+0x208>)
 8009c22:	4293      	cmp	r3, r2
 8009c24:	d90e      	bls.n	8009c44 <PCD_EP_OutXfrComplete_int+0x68>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8009c26:	68bb      	ldr	r3, [r7, #8]
 8009c28:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d009      	beq.n	8009c44 <PCD_EP_OutXfrComplete_int+0x68>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009c30:	683b      	ldr	r3, [r7, #0]
 8009c32:	015a      	lsls	r2, r3, #5
 8009c34:	693b      	ldr	r3, [r7, #16]
 8009c36:	4413      	add	r3, r2
 8009c38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c3c:	461a      	mov	r2, r3
 8009c3e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009c42:	6093      	str	r3, [r2, #8]

      /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SetupStageCallback(hpcd);
#else
      HAL_PCD_SetupStageCallback(hpcd);
 8009c44:	6878      	ldr	r0, [r7, #4]
 8009c46:	f008 faed 	bl	8012224 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	6818      	ldr	r0, [r3, #0]
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009c54:	461a      	mov	r2, r3
 8009c56:	2101      	movs	r1, #1
 8009c58:	f003 faf6 	bl	800d248 <USB_EP0_OutStart>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8009c5c:	683b      	ldr	r3, [r7, #0]
 8009c5e:	015a      	lsls	r2, r3, #5
 8009c60:	693b      	ldr	r3, [r7, #16]
 8009c62:	4413      	add	r3, r2
 8009c64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c68:	461a      	mov	r2, r3
 8009c6a:	2308      	movs	r3, #8
 8009c6c:	6093      	str	r3, [r2, #8]
 8009c6e:	e0b3      	b.n	8009dd8 <PCD_EP_OutXfrComplete_int+0x1fc>
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8009c70:	68bb      	ldr	r3, [r7, #8]
 8009c72:	f003 0320 	and.w	r3, r3, #32
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d009      	beq.n	8009c8e <PCD_EP_OutXfrComplete_int+0xb2>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009c7a:	683b      	ldr	r3, [r7, #0]
 8009c7c:	015a      	lsls	r2, r3, #5
 8009c7e:	693b      	ldr	r3, [r7, #16]
 8009c80:	4413      	add	r3, r2
 8009c82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c86:	461a      	mov	r2, r3
 8009c88:	2320      	movs	r3, #32
 8009c8a:	6093      	str	r3, [r2, #8]
 8009c8c:	e0a4      	b.n	8009dd8 <PCD_EP_OutXfrComplete_int+0x1fc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8009c8e:	68bb      	ldr	r3, [r7, #8]
 8009c90:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	f040 809f 	bne.w	8009dd8 <PCD_EP_OutXfrComplete_int+0x1fc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	4a51      	ldr	r2, [pc, #324]	; (8009de4 <PCD_EP_OutXfrComplete_int+0x208>)
 8009c9e:	4293      	cmp	r3, r2
 8009ca0:	d90f      	bls.n	8009cc2 <PCD_EP_OutXfrComplete_int+0xe6>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8009ca2:	68bb      	ldr	r3, [r7, #8]
 8009ca4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d00a      	beq.n	8009cc2 <PCD_EP_OutXfrComplete_int+0xe6>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009cac:	683b      	ldr	r3, [r7, #0]
 8009cae:	015a      	lsls	r2, r3, #5
 8009cb0:	693b      	ldr	r3, [r7, #16]
 8009cb2:	4413      	add	r3, r2
 8009cb4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009cb8:	461a      	mov	r2, r3
 8009cba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009cbe:	6093      	str	r3, [r2, #8]
 8009cc0:	e08a      	b.n	8009dd8 <PCD_EP_OutXfrComplete_int+0x1fc>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8009cc2:	6879      	ldr	r1, [r7, #4]
 8009cc4:	683a      	ldr	r2, [r7, #0]
 8009cc6:	4613      	mov	r3, r2
 8009cc8:	00db      	lsls	r3, r3, #3
 8009cca:	1a9b      	subs	r3, r3, r2
 8009ccc:	009b      	lsls	r3, r3, #2
 8009cce:	440b      	add	r3, r1
 8009cd0:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8009cd4:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8009cd6:	683b      	ldr	r3, [r7, #0]
 8009cd8:	0159      	lsls	r1, r3, #5
 8009cda:	693b      	ldr	r3, [r7, #16]
 8009cdc:	440b      	add	r3, r1
 8009cde:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009ce2:	691b      	ldr	r3, [r3, #16]
 8009ce4:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8009ce8:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8009cea:	6878      	ldr	r0, [r7, #4]
 8009cec:	683a      	ldr	r2, [r7, #0]
 8009cee:	4613      	mov	r3, r2
 8009cf0:	00db      	lsls	r3, r3, #3
 8009cf2:	1a9b      	subs	r3, r3, r2
 8009cf4:	009b      	lsls	r3, r3, #2
 8009cf6:	4403      	add	r3, r0
 8009cf8:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8009cfc:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8009cfe:	6879      	ldr	r1, [r7, #4]
 8009d00:	683a      	ldr	r2, [r7, #0]
 8009d02:	4613      	mov	r3, r2
 8009d04:	00db      	lsls	r3, r3, #3
 8009d06:	1a9b      	subs	r3, r3, r2
 8009d08:	009b      	lsls	r3, r3, #2
 8009d0a:	440b      	add	r3, r1
 8009d0c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8009d10:	6819      	ldr	r1, [r3, #0]
 8009d12:	6878      	ldr	r0, [r7, #4]
 8009d14:	683a      	ldr	r2, [r7, #0]
 8009d16:	4613      	mov	r3, r2
 8009d18:	00db      	lsls	r3, r3, #3
 8009d1a:	1a9b      	subs	r3, r3, r2
 8009d1c:	009b      	lsls	r3, r3, #2
 8009d1e:	4403      	add	r3, r0
 8009d20:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	4419      	add	r1, r3
 8009d28:	6878      	ldr	r0, [r7, #4]
 8009d2a:	683a      	ldr	r2, [r7, #0]
 8009d2c:	4613      	mov	r3, r2
 8009d2e:	00db      	lsls	r3, r3, #3
 8009d30:	1a9b      	subs	r3, r3, r2
 8009d32:	009b      	lsls	r3, r3, #2
 8009d34:	4403      	add	r3, r0
 8009d36:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8009d3a:	6019      	str	r1, [r3, #0]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009d3c:	683b      	ldr	r3, [r7, #0]
 8009d3e:	b2db      	uxtb	r3, r3
 8009d40:	4619      	mov	r1, r3
 8009d42:	6878      	ldr	r0, [r7, #4]
 8009d44:	f008 fa80 	bl	8012248 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8009d48:	683b      	ldr	r3, [r7, #0]
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d144      	bne.n	8009dd8 <PCD_EP_OutXfrComplete_int+0x1fc>
 8009d4e:	6879      	ldr	r1, [r7, #4]
 8009d50:	683a      	ldr	r2, [r7, #0]
 8009d52:	4613      	mov	r3, r2
 8009d54:	00db      	lsls	r3, r3, #3
 8009d56:	1a9b      	subs	r3, r3, r2
 8009d58:	009b      	lsls	r3, r3, #2
 8009d5a:	440b      	add	r3, r1
 8009d5c:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d138      	bne.n	8009dd8 <PCD_EP_OutXfrComplete_int+0x1fc>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	6818      	ldr	r0, [r3, #0]
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009d70:	461a      	mov	r2, r3
 8009d72:	2101      	movs	r1, #1
 8009d74:	f003 fa68 	bl	800d248 <USB_EP0_OutStart>
 8009d78:	e02e      	b.n	8009dd8 <PCD_EP_OutXfrComplete_int+0x1fc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	4a1a      	ldr	r2, [pc, #104]	; (8009de8 <PCD_EP_OutXfrComplete_int+0x20c>)
 8009d7e:	4293      	cmp	r3, r2
 8009d80:	d124      	bne.n	8009dcc <PCD_EP_OutXfrComplete_int+0x1f0>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8009d82:	68bb      	ldr	r3, [r7, #8]
 8009d84:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d00a      	beq.n	8009da2 <PCD_EP_OutXfrComplete_int+0x1c6>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009d8c:	683b      	ldr	r3, [r7, #0]
 8009d8e:	015a      	lsls	r2, r3, #5
 8009d90:	693b      	ldr	r3, [r7, #16]
 8009d92:	4413      	add	r3, r2
 8009d94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d98:	461a      	mov	r2, r3
 8009d9a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009d9e:	6093      	str	r3, [r2, #8]
 8009da0:	e01a      	b.n	8009dd8 <PCD_EP_OutXfrComplete_int+0x1fc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8009da2:	68bb      	ldr	r3, [r7, #8]
 8009da4:	f003 0320 	and.w	r3, r3, #32
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d008      	beq.n	8009dbe <PCD_EP_OutXfrComplete_int+0x1e2>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009dac:	683b      	ldr	r3, [r7, #0]
 8009dae:	015a      	lsls	r2, r3, #5
 8009db0:	693b      	ldr	r3, [r7, #16]
 8009db2:	4413      	add	r3, r2
 8009db4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009db8:	461a      	mov	r2, r3
 8009dba:	2320      	movs	r3, #32
 8009dbc:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009dbe:	683b      	ldr	r3, [r7, #0]
 8009dc0:	b2db      	uxtb	r3, r3
 8009dc2:	4619      	mov	r1, r3
 8009dc4:	6878      	ldr	r0, [r7, #4]
 8009dc6:	f008 fa3f 	bl	8012248 <HAL_PCD_DataOutStageCallback>
 8009dca:	e005      	b.n	8009dd8 <PCD_EP_OutXfrComplete_int+0x1fc>
    else
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009dcc:	683b      	ldr	r3, [r7, #0]
 8009dce:	b2db      	uxtb	r3, r3
 8009dd0:	4619      	mov	r1, r3
 8009dd2:	6878      	ldr	r0, [r7, #4]
 8009dd4:	f008 fa38 	bl	8012248 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8009dd8:	2300      	movs	r3, #0
}
 8009dda:	4618      	mov	r0, r3
 8009ddc:	3718      	adds	r7, #24
 8009dde:	46bd      	mov	sp, r7
 8009de0:	bd80      	pop	{r7, pc}
 8009de2:	bf00      	nop
 8009de4:	4f54300a 	.word	0x4f54300a
 8009de8:	4f54310a 	.word	0x4f54310a

08009dec <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009dec:	b580      	push	{r7, lr}
 8009dee:	b086      	sub	sp, #24
 8009df0:	af00      	add	r7, sp, #0
 8009df2:	6078      	str	r0, [r7, #4]
 8009df4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009dfc:	697b      	ldr	r3, [r7, #20]
 8009dfe:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009e00:	697b      	ldr	r3, [r7, #20]
 8009e02:	333c      	adds	r3, #60	; 0x3c
 8009e04:	3304      	adds	r3, #4
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8009e0a:	683b      	ldr	r3, [r7, #0]
 8009e0c:	015a      	lsls	r2, r3, #5
 8009e0e:	693b      	ldr	r3, [r7, #16]
 8009e10:	4413      	add	r3, r2
 8009e12:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e16:	689b      	ldr	r3, [r3, #8]
 8009e18:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	691b      	ldr	r3, [r3, #16]
 8009e1e:	2b01      	cmp	r3, #1
 8009e20:	d113      	bne.n	8009e4a <PCD_EP_OutSetupPacket_int+0x5e>
  {
    /* StupPktRcvd = 1 pending setup packet int */
    if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	4a1f      	ldr	r2, [pc, #124]	; (8009ea4 <PCD_EP_OutSetupPacket_int+0xb8>)
 8009e26:	4293      	cmp	r3, r2
 8009e28:	d922      	bls.n	8009e70 <PCD_EP_OutSetupPacket_int+0x84>
        ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8009e2a:	68bb      	ldr	r3, [r7, #8]
 8009e2c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d01d      	beq.n	8009e70 <PCD_EP_OutSetupPacket_int+0x84>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009e34:	683b      	ldr	r3, [r7, #0]
 8009e36:	015a      	lsls	r2, r3, #5
 8009e38:	693b      	ldr	r3, [r7, #16]
 8009e3a:	4413      	add	r3, r2
 8009e3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e40:	461a      	mov	r2, r3
 8009e42:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009e46:	6093      	str	r3, [r2, #8]
 8009e48:	e012      	b.n	8009e70 <PCD_EP_OutSetupPacket_int+0x84>
    }
  }
  else
  {
    if ((gSNPSiD == USB_OTG_CORE_ID_310A) &&
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	4a16      	ldr	r2, [pc, #88]	; (8009ea8 <PCD_EP_OutSetupPacket_int+0xbc>)
 8009e4e:	4293      	cmp	r3, r2
 8009e50:	d10e      	bne.n	8009e70 <PCD_EP_OutSetupPacket_int+0x84>
        ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8009e52:	68bb      	ldr	r3, [r7, #8]
 8009e54:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((gSNPSiD == USB_OTG_CORE_ID_310A) &&
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d009      	beq.n	8009e70 <PCD_EP_OutSetupPacket_int+0x84>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009e5c:	683b      	ldr	r3, [r7, #0]
 8009e5e:	015a      	lsls	r2, r3, #5
 8009e60:	693b      	ldr	r3, [r7, #16]
 8009e62:	4413      	add	r3, r2
 8009e64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e68:	461a      	mov	r2, r3
 8009e6a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009e6e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8009e70:	6878      	ldr	r0, [r7, #4]
 8009e72:	f008 f9d7 	bl	8012224 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	4a0a      	ldr	r2, [pc, #40]	; (8009ea4 <PCD_EP_OutSetupPacket_int+0xb8>)
 8009e7a:	4293      	cmp	r3, r2
 8009e7c:	d90c      	bls.n	8009e98 <PCD_EP_OutSetupPacket_int+0xac>
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	691b      	ldr	r3, [r3, #16]
 8009e82:	2b01      	cmp	r3, #1
 8009e84:	d108      	bne.n	8009e98 <PCD_EP_OutSetupPacket_int+0xac>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	6818      	ldr	r0, [r3, #0]
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009e90:	461a      	mov	r2, r3
 8009e92:	2101      	movs	r1, #1
 8009e94:	f003 f9d8 	bl	800d248 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8009e98:	2300      	movs	r3, #0
}
 8009e9a:	4618      	mov	r0, r3
 8009e9c:	3718      	adds	r7, #24
 8009e9e:	46bd      	mov	sp, r7
 8009ea0:	bd80      	pop	{r7, pc}
 8009ea2:	bf00      	nop
 8009ea4:	4f54300a 	.word	0x4f54300a
 8009ea8:	4f54310a 	.word	0x4f54310a

08009eac <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8009eac:	b480      	push	{r7}
 8009eae:	b085      	sub	sp, #20
 8009eb0:	af00      	add	r7, sp, #0
 8009eb2:	6078      	str	r0, [r7, #4]
 8009eb4:	460b      	mov	r3, r1
 8009eb6:	70fb      	strb	r3, [r7, #3]
 8009eb8:	4613      	mov	r3, r2
 8009eba:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ec2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8009ec4:	78fb      	ldrb	r3, [r7, #3]
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d107      	bne.n	8009eda <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8009eca:	883b      	ldrh	r3, [r7, #0]
 8009ecc:	0419      	lsls	r1, r3, #16
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	68ba      	ldr	r2, [r7, #8]
 8009ed4:	430a      	orrs	r2, r1
 8009ed6:	629a      	str	r2, [r3, #40]	; 0x28
 8009ed8:	e028      	b.n	8009f2c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ee0:	0c1b      	lsrs	r3, r3, #16
 8009ee2:	68ba      	ldr	r2, [r7, #8]
 8009ee4:	4413      	add	r3, r2
 8009ee6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8009ee8:	2300      	movs	r3, #0
 8009eea:	73fb      	strb	r3, [r7, #15]
 8009eec:	e00d      	b.n	8009f0a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	681a      	ldr	r2, [r3, #0]
 8009ef2:	7bfb      	ldrb	r3, [r7, #15]
 8009ef4:	3340      	adds	r3, #64	; 0x40
 8009ef6:	009b      	lsls	r3, r3, #2
 8009ef8:	4413      	add	r3, r2
 8009efa:	685b      	ldr	r3, [r3, #4]
 8009efc:	0c1b      	lsrs	r3, r3, #16
 8009efe:	68ba      	ldr	r2, [r7, #8]
 8009f00:	4413      	add	r3, r2
 8009f02:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8009f04:	7bfb      	ldrb	r3, [r7, #15]
 8009f06:	3301      	adds	r3, #1
 8009f08:	73fb      	strb	r3, [r7, #15]
 8009f0a:	7bfa      	ldrb	r2, [r7, #15]
 8009f0c:	78fb      	ldrb	r3, [r7, #3]
 8009f0e:	3b01      	subs	r3, #1
 8009f10:	429a      	cmp	r2, r3
 8009f12:	d3ec      	bcc.n	8009eee <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8009f14:	883b      	ldrh	r3, [r7, #0]
 8009f16:	0418      	lsls	r0, r3, #16
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	6819      	ldr	r1, [r3, #0]
 8009f1c:	78fb      	ldrb	r3, [r7, #3]
 8009f1e:	3b01      	subs	r3, #1
 8009f20:	68ba      	ldr	r2, [r7, #8]
 8009f22:	4302      	orrs	r2, r0
 8009f24:	3340      	adds	r3, #64	; 0x40
 8009f26:	009b      	lsls	r3, r3, #2
 8009f28:	440b      	add	r3, r1
 8009f2a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8009f2c:	2300      	movs	r3, #0
}
 8009f2e:	4618      	mov	r0, r3
 8009f30:	3714      	adds	r7, #20
 8009f32:	46bd      	mov	sp, r7
 8009f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f38:	4770      	bx	lr

08009f3a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8009f3a:	b480      	push	{r7}
 8009f3c:	b083      	sub	sp, #12
 8009f3e:	af00      	add	r7, sp, #0
 8009f40:	6078      	str	r0, [r7, #4]
 8009f42:	460b      	mov	r3, r1
 8009f44:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	887a      	ldrh	r2, [r7, #2]
 8009f4c:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8009f4e:	2300      	movs	r3, #0
}
 8009f50:	4618      	mov	r0, r3
 8009f52:	370c      	adds	r7, #12
 8009f54:	46bd      	mov	sp, r7
 8009f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f5a:	4770      	bx	lr

08009f5c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8009f5c:	b480      	push	{r7}
 8009f5e:	b083      	sub	sp, #12
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	6078      	str	r0, [r7, #4]
 8009f64:	460b      	mov	r3, r1
 8009f66:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8009f68:	bf00      	nop
 8009f6a:	370c      	adds	r7, #12
 8009f6c:	46bd      	mov	sp, r7
 8009f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f72:	4770      	bx	lr

08009f74 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009f74:	b580      	push	{r7, lr}
 8009f76:	b086      	sub	sp, #24
 8009f78:	af00      	add	r7, sp, #0
 8009f7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d101      	bne.n	8009f86 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009f82:	2301      	movs	r3, #1
 8009f84:	e25b      	b.n	800a43e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	f003 0301 	and.w	r3, r3, #1
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d075      	beq.n	800a07e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009f92:	4ba3      	ldr	r3, [pc, #652]	; (800a220 <HAL_RCC_OscConfig+0x2ac>)
 8009f94:	689b      	ldr	r3, [r3, #8]
 8009f96:	f003 030c 	and.w	r3, r3, #12
 8009f9a:	2b04      	cmp	r3, #4
 8009f9c:	d00c      	beq.n	8009fb8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009f9e:	4ba0      	ldr	r3, [pc, #640]	; (800a220 <HAL_RCC_OscConfig+0x2ac>)
 8009fa0:	689b      	ldr	r3, [r3, #8]
 8009fa2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009fa6:	2b08      	cmp	r3, #8
 8009fa8:	d112      	bne.n	8009fd0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009faa:	4b9d      	ldr	r3, [pc, #628]	; (800a220 <HAL_RCC_OscConfig+0x2ac>)
 8009fac:	685b      	ldr	r3, [r3, #4]
 8009fae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009fb2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009fb6:	d10b      	bne.n	8009fd0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009fb8:	4b99      	ldr	r3, [pc, #612]	; (800a220 <HAL_RCC_OscConfig+0x2ac>)
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d05b      	beq.n	800a07c <HAL_RCC_OscConfig+0x108>
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	685b      	ldr	r3, [r3, #4]
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d157      	bne.n	800a07c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009fcc:	2301      	movs	r3, #1
 8009fce:	e236      	b.n	800a43e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	685b      	ldr	r3, [r3, #4]
 8009fd4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009fd8:	d106      	bne.n	8009fe8 <HAL_RCC_OscConfig+0x74>
 8009fda:	4b91      	ldr	r3, [pc, #580]	; (800a220 <HAL_RCC_OscConfig+0x2ac>)
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	4a90      	ldr	r2, [pc, #576]	; (800a220 <HAL_RCC_OscConfig+0x2ac>)
 8009fe0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009fe4:	6013      	str	r3, [r2, #0]
 8009fe6:	e01d      	b.n	800a024 <HAL_RCC_OscConfig+0xb0>
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	685b      	ldr	r3, [r3, #4]
 8009fec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009ff0:	d10c      	bne.n	800a00c <HAL_RCC_OscConfig+0x98>
 8009ff2:	4b8b      	ldr	r3, [pc, #556]	; (800a220 <HAL_RCC_OscConfig+0x2ac>)
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	4a8a      	ldr	r2, [pc, #552]	; (800a220 <HAL_RCC_OscConfig+0x2ac>)
 8009ff8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009ffc:	6013      	str	r3, [r2, #0]
 8009ffe:	4b88      	ldr	r3, [pc, #544]	; (800a220 <HAL_RCC_OscConfig+0x2ac>)
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	4a87      	ldr	r2, [pc, #540]	; (800a220 <HAL_RCC_OscConfig+0x2ac>)
 800a004:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a008:	6013      	str	r3, [r2, #0]
 800a00a:	e00b      	b.n	800a024 <HAL_RCC_OscConfig+0xb0>
 800a00c:	4b84      	ldr	r3, [pc, #528]	; (800a220 <HAL_RCC_OscConfig+0x2ac>)
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	4a83      	ldr	r2, [pc, #524]	; (800a220 <HAL_RCC_OscConfig+0x2ac>)
 800a012:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a016:	6013      	str	r3, [r2, #0]
 800a018:	4b81      	ldr	r3, [pc, #516]	; (800a220 <HAL_RCC_OscConfig+0x2ac>)
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	4a80      	ldr	r2, [pc, #512]	; (800a220 <HAL_RCC_OscConfig+0x2ac>)
 800a01e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a022:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	685b      	ldr	r3, [r3, #4]
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d013      	beq.n	800a054 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a02c:	f7fd ff60 	bl	8007ef0 <HAL_GetTick>
 800a030:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a032:	e008      	b.n	800a046 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a034:	f7fd ff5c 	bl	8007ef0 <HAL_GetTick>
 800a038:	4602      	mov	r2, r0
 800a03a:	693b      	ldr	r3, [r7, #16]
 800a03c:	1ad3      	subs	r3, r2, r3
 800a03e:	2b64      	cmp	r3, #100	; 0x64
 800a040:	d901      	bls.n	800a046 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800a042:	2303      	movs	r3, #3
 800a044:	e1fb      	b.n	800a43e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a046:	4b76      	ldr	r3, [pc, #472]	; (800a220 <HAL_RCC_OscConfig+0x2ac>)
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d0f0      	beq.n	800a034 <HAL_RCC_OscConfig+0xc0>
 800a052:	e014      	b.n	800a07e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a054:	f7fd ff4c 	bl	8007ef0 <HAL_GetTick>
 800a058:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a05a:	e008      	b.n	800a06e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a05c:	f7fd ff48 	bl	8007ef0 <HAL_GetTick>
 800a060:	4602      	mov	r2, r0
 800a062:	693b      	ldr	r3, [r7, #16]
 800a064:	1ad3      	subs	r3, r2, r3
 800a066:	2b64      	cmp	r3, #100	; 0x64
 800a068:	d901      	bls.n	800a06e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a06a:	2303      	movs	r3, #3
 800a06c:	e1e7      	b.n	800a43e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a06e:	4b6c      	ldr	r3, [pc, #432]	; (800a220 <HAL_RCC_OscConfig+0x2ac>)
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a076:	2b00      	cmp	r3, #0
 800a078:	d1f0      	bne.n	800a05c <HAL_RCC_OscConfig+0xe8>
 800a07a:	e000      	b.n	800a07e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a07c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	f003 0302 	and.w	r3, r3, #2
 800a086:	2b00      	cmp	r3, #0
 800a088:	d063      	beq.n	800a152 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800a08a:	4b65      	ldr	r3, [pc, #404]	; (800a220 <HAL_RCC_OscConfig+0x2ac>)
 800a08c:	689b      	ldr	r3, [r3, #8]
 800a08e:	f003 030c 	and.w	r3, r3, #12
 800a092:	2b00      	cmp	r3, #0
 800a094:	d00b      	beq.n	800a0ae <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a096:	4b62      	ldr	r3, [pc, #392]	; (800a220 <HAL_RCC_OscConfig+0x2ac>)
 800a098:	689b      	ldr	r3, [r3, #8]
 800a09a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800a09e:	2b08      	cmp	r3, #8
 800a0a0:	d11c      	bne.n	800a0dc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a0a2:	4b5f      	ldr	r3, [pc, #380]	; (800a220 <HAL_RCC_OscConfig+0x2ac>)
 800a0a4:	685b      	ldr	r3, [r3, #4]
 800a0a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d116      	bne.n	800a0dc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a0ae:	4b5c      	ldr	r3, [pc, #368]	; (800a220 <HAL_RCC_OscConfig+0x2ac>)
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	f003 0302 	and.w	r3, r3, #2
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d005      	beq.n	800a0c6 <HAL_RCC_OscConfig+0x152>
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	68db      	ldr	r3, [r3, #12]
 800a0be:	2b01      	cmp	r3, #1
 800a0c0:	d001      	beq.n	800a0c6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800a0c2:	2301      	movs	r3, #1
 800a0c4:	e1bb      	b.n	800a43e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a0c6:	4b56      	ldr	r3, [pc, #344]	; (800a220 <HAL_RCC_OscConfig+0x2ac>)
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	691b      	ldr	r3, [r3, #16]
 800a0d2:	00db      	lsls	r3, r3, #3
 800a0d4:	4952      	ldr	r1, [pc, #328]	; (800a220 <HAL_RCC_OscConfig+0x2ac>)
 800a0d6:	4313      	orrs	r3, r2
 800a0d8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a0da:	e03a      	b.n	800a152 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	68db      	ldr	r3, [r3, #12]
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d020      	beq.n	800a126 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a0e4:	4b4f      	ldr	r3, [pc, #316]	; (800a224 <HAL_RCC_OscConfig+0x2b0>)
 800a0e6:	2201      	movs	r2, #1
 800a0e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a0ea:	f7fd ff01 	bl	8007ef0 <HAL_GetTick>
 800a0ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a0f0:	e008      	b.n	800a104 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a0f2:	f7fd fefd 	bl	8007ef0 <HAL_GetTick>
 800a0f6:	4602      	mov	r2, r0
 800a0f8:	693b      	ldr	r3, [r7, #16]
 800a0fa:	1ad3      	subs	r3, r2, r3
 800a0fc:	2b02      	cmp	r3, #2
 800a0fe:	d901      	bls.n	800a104 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800a100:	2303      	movs	r3, #3
 800a102:	e19c      	b.n	800a43e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a104:	4b46      	ldr	r3, [pc, #280]	; (800a220 <HAL_RCC_OscConfig+0x2ac>)
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	f003 0302 	and.w	r3, r3, #2
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d0f0      	beq.n	800a0f2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a110:	4b43      	ldr	r3, [pc, #268]	; (800a220 <HAL_RCC_OscConfig+0x2ac>)
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	691b      	ldr	r3, [r3, #16]
 800a11c:	00db      	lsls	r3, r3, #3
 800a11e:	4940      	ldr	r1, [pc, #256]	; (800a220 <HAL_RCC_OscConfig+0x2ac>)
 800a120:	4313      	orrs	r3, r2
 800a122:	600b      	str	r3, [r1, #0]
 800a124:	e015      	b.n	800a152 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a126:	4b3f      	ldr	r3, [pc, #252]	; (800a224 <HAL_RCC_OscConfig+0x2b0>)
 800a128:	2200      	movs	r2, #0
 800a12a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a12c:	f7fd fee0 	bl	8007ef0 <HAL_GetTick>
 800a130:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a132:	e008      	b.n	800a146 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a134:	f7fd fedc 	bl	8007ef0 <HAL_GetTick>
 800a138:	4602      	mov	r2, r0
 800a13a:	693b      	ldr	r3, [r7, #16]
 800a13c:	1ad3      	subs	r3, r2, r3
 800a13e:	2b02      	cmp	r3, #2
 800a140:	d901      	bls.n	800a146 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800a142:	2303      	movs	r3, #3
 800a144:	e17b      	b.n	800a43e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a146:	4b36      	ldr	r3, [pc, #216]	; (800a220 <HAL_RCC_OscConfig+0x2ac>)
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	f003 0302 	and.w	r3, r3, #2
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d1f0      	bne.n	800a134 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	f003 0308 	and.w	r3, r3, #8
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d030      	beq.n	800a1c0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	695b      	ldr	r3, [r3, #20]
 800a162:	2b00      	cmp	r3, #0
 800a164:	d016      	beq.n	800a194 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a166:	4b30      	ldr	r3, [pc, #192]	; (800a228 <HAL_RCC_OscConfig+0x2b4>)
 800a168:	2201      	movs	r2, #1
 800a16a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a16c:	f7fd fec0 	bl	8007ef0 <HAL_GetTick>
 800a170:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a172:	e008      	b.n	800a186 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800a174:	f7fd febc 	bl	8007ef0 <HAL_GetTick>
 800a178:	4602      	mov	r2, r0
 800a17a:	693b      	ldr	r3, [r7, #16]
 800a17c:	1ad3      	subs	r3, r2, r3
 800a17e:	2b02      	cmp	r3, #2
 800a180:	d901      	bls.n	800a186 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800a182:	2303      	movs	r3, #3
 800a184:	e15b      	b.n	800a43e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a186:	4b26      	ldr	r3, [pc, #152]	; (800a220 <HAL_RCC_OscConfig+0x2ac>)
 800a188:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a18a:	f003 0302 	and.w	r3, r3, #2
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d0f0      	beq.n	800a174 <HAL_RCC_OscConfig+0x200>
 800a192:	e015      	b.n	800a1c0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a194:	4b24      	ldr	r3, [pc, #144]	; (800a228 <HAL_RCC_OscConfig+0x2b4>)
 800a196:	2200      	movs	r2, #0
 800a198:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a19a:	f7fd fea9 	bl	8007ef0 <HAL_GetTick>
 800a19e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a1a0:	e008      	b.n	800a1b4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800a1a2:	f7fd fea5 	bl	8007ef0 <HAL_GetTick>
 800a1a6:	4602      	mov	r2, r0
 800a1a8:	693b      	ldr	r3, [r7, #16]
 800a1aa:	1ad3      	subs	r3, r2, r3
 800a1ac:	2b02      	cmp	r3, #2
 800a1ae:	d901      	bls.n	800a1b4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800a1b0:	2303      	movs	r3, #3
 800a1b2:	e144      	b.n	800a43e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a1b4:	4b1a      	ldr	r3, [pc, #104]	; (800a220 <HAL_RCC_OscConfig+0x2ac>)
 800a1b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a1b8:	f003 0302 	and.w	r3, r3, #2
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d1f0      	bne.n	800a1a2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	f003 0304 	and.w	r3, r3, #4
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	f000 80a0 	beq.w	800a30e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a1ce:	2300      	movs	r3, #0
 800a1d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a1d2:	4b13      	ldr	r3, [pc, #76]	; (800a220 <HAL_RCC_OscConfig+0x2ac>)
 800a1d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d10f      	bne.n	800a1fe <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a1de:	2300      	movs	r3, #0
 800a1e0:	60bb      	str	r3, [r7, #8]
 800a1e2:	4b0f      	ldr	r3, [pc, #60]	; (800a220 <HAL_RCC_OscConfig+0x2ac>)
 800a1e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1e6:	4a0e      	ldr	r2, [pc, #56]	; (800a220 <HAL_RCC_OscConfig+0x2ac>)
 800a1e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a1ec:	6413      	str	r3, [r2, #64]	; 0x40
 800a1ee:	4b0c      	ldr	r3, [pc, #48]	; (800a220 <HAL_RCC_OscConfig+0x2ac>)
 800a1f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a1f6:	60bb      	str	r3, [r7, #8]
 800a1f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a1fa:	2301      	movs	r3, #1
 800a1fc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a1fe:	4b0b      	ldr	r3, [pc, #44]	; (800a22c <HAL_RCC_OscConfig+0x2b8>)
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a206:	2b00      	cmp	r3, #0
 800a208:	d121      	bne.n	800a24e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800a20a:	4b08      	ldr	r3, [pc, #32]	; (800a22c <HAL_RCC_OscConfig+0x2b8>)
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	4a07      	ldr	r2, [pc, #28]	; (800a22c <HAL_RCC_OscConfig+0x2b8>)
 800a210:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a214:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a216:	f7fd fe6b 	bl	8007ef0 <HAL_GetTick>
 800a21a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a21c:	e011      	b.n	800a242 <HAL_RCC_OscConfig+0x2ce>
 800a21e:	bf00      	nop
 800a220:	40023800 	.word	0x40023800
 800a224:	42470000 	.word	0x42470000
 800a228:	42470e80 	.word	0x42470e80
 800a22c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a230:	f7fd fe5e 	bl	8007ef0 <HAL_GetTick>
 800a234:	4602      	mov	r2, r0
 800a236:	693b      	ldr	r3, [r7, #16]
 800a238:	1ad3      	subs	r3, r2, r3
 800a23a:	2b02      	cmp	r3, #2
 800a23c:	d901      	bls.n	800a242 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800a23e:	2303      	movs	r3, #3
 800a240:	e0fd      	b.n	800a43e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a242:	4b81      	ldr	r3, [pc, #516]	; (800a448 <HAL_RCC_OscConfig+0x4d4>)
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d0f0      	beq.n	800a230 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	689b      	ldr	r3, [r3, #8]
 800a252:	2b01      	cmp	r3, #1
 800a254:	d106      	bne.n	800a264 <HAL_RCC_OscConfig+0x2f0>
 800a256:	4b7d      	ldr	r3, [pc, #500]	; (800a44c <HAL_RCC_OscConfig+0x4d8>)
 800a258:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a25a:	4a7c      	ldr	r2, [pc, #496]	; (800a44c <HAL_RCC_OscConfig+0x4d8>)
 800a25c:	f043 0301 	orr.w	r3, r3, #1
 800a260:	6713      	str	r3, [r2, #112]	; 0x70
 800a262:	e01c      	b.n	800a29e <HAL_RCC_OscConfig+0x32a>
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	689b      	ldr	r3, [r3, #8]
 800a268:	2b05      	cmp	r3, #5
 800a26a:	d10c      	bne.n	800a286 <HAL_RCC_OscConfig+0x312>
 800a26c:	4b77      	ldr	r3, [pc, #476]	; (800a44c <HAL_RCC_OscConfig+0x4d8>)
 800a26e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a270:	4a76      	ldr	r2, [pc, #472]	; (800a44c <HAL_RCC_OscConfig+0x4d8>)
 800a272:	f043 0304 	orr.w	r3, r3, #4
 800a276:	6713      	str	r3, [r2, #112]	; 0x70
 800a278:	4b74      	ldr	r3, [pc, #464]	; (800a44c <HAL_RCC_OscConfig+0x4d8>)
 800a27a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a27c:	4a73      	ldr	r2, [pc, #460]	; (800a44c <HAL_RCC_OscConfig+0x4d8>)
 800a27e:	f043 0301 	orr.w	r3, r3, #1
 800a282:	6713      	str	r3, [r2, #112]	; 0x70
 800a284:	e00b      	b.n	800a29e <HAL_RCC_OscConfig+0x32a>
 800a286:	4b71      	ldr	r3, [pc, #452]	; (800a44c <HAL_RCC_OscConfig+0x4d8>)
 800a288:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a28a:	4a70      	ldr	r2, [pc, #448]	; (800a44c <HAL_RCC_OscConfig+0x4d8>)
 800a28c:	f023 0301 	bic.w	r3, r3, #1
 800a290:	6713      	str	r3, [r2, #112]	; 0x70
 800a292:	4b6e      	ldr	r3, [pc, #440]	; (800a44c <HAL_RCC_OscConfig+0x4d8>)
 800a294:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a296:	4a6d      	ldr	r2, [pc, #436]	; (800a44c <HAL_RCC_OscConfig+0x4d8>)
 800a298:	f023 0304 	bic.w	r3, r3, #4
 800a29c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	689b      	ldr	r3, [r3, #8]
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d015      	beq.n	800a2d2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a2a6:	f7fd fe23 	bl	8007ef0 <HAL_GetTick>
 800a2aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a2ac:	e00a      	b.n	800a2c4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a2ae:	f7fd fe1f 	bl	8007ef0 <HAL_GetTick>
 800a2b2:	4602      	mov	r2, r0
 800a2b4:	693b      	ldr	r3, [r7, #16]
 800a2b6:	1ad3      	subs	r3, r2, r3
 800a2b8:	f241 3288 	movw	r2, #5000	; 0x1388
 800a2bc:	4293      	cmp	r3, r2
 800a2be:	d901      	bls.n	800a2c4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800a2c0:	2303      	movs	r3, #3
 800a2c2:	e0bc      	b.n	800a43e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a2c4:	4b61      	ldr	r3, [pc, #388]	; (800a44c <HAL_RCC_OscConfig+0x4d8>)
 800a2c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a2c8:	f003 0302 	and.w	r3, r3, #2
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d0ee      	beq.n	800a2ae <HAL_RCC_OscConfig+0x33a>
 800a2d0:	e014      	b.n	800a2fc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a2d2:	f7fd fe0d 	bl	8007ef0 <HAL_GetTick>
 800a2d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a2d8:	e00a      	b.n	800a2f0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a2da:	f7fd fe09 	bl	8007ef0 <HAL_GetTick>
 800a2de:	4602      	mov	r2, r0
 800a2e0:	693b      	ldr	r3, [r7, #16]
 800a2e2:	1ad3      	subs	r3, r2, r3
 800a2e4:	f241 3288 	movw	r2, #5000	; 0x1388
 800a2e8:	4293      	cmp	r3, r2
 800a2ea:	d901      	bls.n	800a2f0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800a2ec:	2303      	movs	r3, #3
 800a2ee:	e0a6      	b.n	800a43e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a2f0:	4b56      	ldr	r3, [pc, #344]	; (800a44c <HAL_RCC_OscConfig+0x4d8>)
 800a2f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a2f4:	f003 0302 	and.w	r3, r3, #2
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d1ee      	bne.n	800a2da <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a2fc:	7dfb      	ldrb	r3, [r7, #23]
 800a2fe:	2b01      	cmp	r3, #1
 800a300:	d105      	bne.n	800a30e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a302:	4b52      	ldr	r3, [pc, #328]	; (800a44c <HAL_RCC_OscConfig+0x4d8>)
 800a304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a306:	4a51      	ldr	r2, [pc, #324]	; (800a44c <HAL_RCC_OscConfig+0x4d8>)
 800a308:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a30c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	699b      	ldr	r3, [r3, #24]
 800a312:	2b00      	cmp	r3, #0
 800a314:	f000 8092 	beq.w	800a43c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800a318:	4b4c      	ldr	r3, [pc, #304]	; (800a44c <HAL_RCC_OscConfig+0x4d8>)
 800a31a:	689b      	ldr	r3, [r3, #8]
 800a31c:	f003 030c 	and.w	r3, r3, #12
 800a320:	2b08      	cmp	r3, #8
 800a322:	d05c      	beq.n	800a3de <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	699b      	ldr	r3, [r3, #24]
 800a328:	2b02      	cmp	r3, #2
 800a32a:	d141      	bne.n	800a3b0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a32c:	4b48      	ldr	r3, [pc, #288]	; (800a450 <HAL_RCC_OscConfig+0x4dc>)
 800a32e:	2200      	movs	r2, #0
 800a330:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a332:	f7fd fddd 	bl	8007ef0 <HAL_GetTick>
 800a336:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a338:	e008      	b.n	800a34c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a33a:	f7fd fdd9 	bl	8007ef0 <HAL_GetTick>
 800a33e:	4602      	mov	r2, r0
 800a340:	693b      	ldr	r3, [r7, #16]
 800a342:	1ad3      	subs	r3, r2, r3
 800a344:	2b02      	cmp	r3, #2
 800a346:	d901      	bls.n	800a34c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800a348:	2303      	movs	r3, #3
 800a34a:	e078      	b.n	800a43e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a34c:	4b3f      	ldr	r3, [pc, #252]	; (800a44c <HAL_RCC_OscConfig+0x4d8>)
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a354:	2b00      	cmp	r3, #0
 800a356:	d1f0      	bne.n	800a33a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	69da      	ldr	r2, [r3, #28]
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	6a1b      	ldr	r3, [r3, #32]
 800a360:	431a      	orrs	r2, r3
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a366:	019b      	lsls	r3, r3, #6
 800a368:	431a      	orrs	r2, r3
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a36e:	085b      	lsrs	r3, r3, #1
 800a370:	3b01      	subs	r3, #1
 800a372:	041b      	lsls	r3, r3, #16
 800a374:	431a      	orrs	r2, r3
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a37a:	061b      	lsls	r3, r3, #24
 800a37c:	4933      	ldr	r1, [pc, #204]	; (800a44c <HAL_RCC_OscConfig+0x4d8>)
 800a37e:	4313      	orrs	r3, r2
 800a380:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a382:	4b33      	ldr	r3, [pc, #204]	; (800a450 <HAL_RCC_OscConfig+0x4dc>)
 800a384:	2201      	movs	r2, #1
 800a386:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a388:	f7fd fdb2 	bl	8007ef0 <HAL_GetTick>
 800a38c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a38e:	e008      	b.n	800a3a2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a390:	f7fd fdae 	bl	8007ef0 <HAL_GetTick>
 800a394:	4602      	mov	r2, r0
 800a396:	693b      	ldr	r3, [r7, #16]
 800a398:	1ad3      	subs	r3, r2, r3
 800a39a:	2b02      	cmp	r3, #2
 800a39c:	d901      	bls.n	800a3a2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800a39e:	2303      	movs	r3, #3
 800a3a0:	e04d      	b.n	800a43e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a3a2:	4b2a      	ldr	r3, [pc, #168]	; (800a44c <HAL_RCC_OscConfig+0x4d8>)
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d0f0      	beq.n	800a390 <HAL_RCC_OscConfig+0x41c>
 800a3ae:	e045      	b.n	800a43c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a3b0:	4b27      	ldr	r3, [pc, #156]	; (800a450 <HAL_RCC_OscConfig+0x4dc>)
 800a3b2:	2200      	movs	r2, #0
 800a3b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a3b6:	f7fd fd9b 	bl	8007ef0 <HAL_GetTick>
 800a3ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a3bc:	e008      	b.n	800a3d0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a3be:	f7fd fd97 	bl	8007ef0 <HAL_GetTick>
 800a3c2:	4602      	mov	r2, r0
 800a3c4:	693b      	ldr	r3, [r7, #16]
 800a3c6:	1ad3      	subs	r3, r2, r3
 800a3c8:	2b02      	cmp	r3, #2
 800a3ca:	d901      	bls.n	800a3d0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800a3cc:	2303      	movs	r3, #3
 800a3ce:	e036      	b.n	800a43e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a3d0:	4b1e      	ldr	r3, [pc, #120]	; (800a44c <HAL_RCC_OscConfig+0x4d8>)
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d1f0      	bne.n	800a3be <HAL_RCC_OscConfig+0x44a>
 800a3dc:	e02e      	b.n	800a43c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	699b      	ldr	r3, [r3, #24]
 800a3e2:	2b01      	cmp	r3, #1
 800a3e4:	d101      	bne.n	800a3ea <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800a3e6:	2301      	movs	r3, #1
 800a3e8:	e029      	b.n	800a43e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800a3ea:	4b18      	ldr	r3, [pc, #96]	; (800a44c <HAL_RCC_OscConfig+0x4d8>)
 800a3ec:	689b      	ldr	r3, [r3, #8]
 800a3ee:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	69db      	ldr	r3, [r3, #28]
 800a3fa:	429a      	cmp	r2, r3
 800a3fc:	d11c      	bne.n	800a438 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a408:	429a      	cmp	r2, r3
 800a40a:	d115      	bne.n	800a438 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800a40c:	68fa      	ldr	r2, [r7, #12]
 800a40e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800a412:	4013      	ands	r3, r2
 800a414:	687a      	ldr	r2, [r7, #4]
 800a416:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800a418:	4293      	cmp	r3, r2
 800a41a:	d10d      	bne.n	800a438 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800a426:	429a      	cmp	r2, r3
 800a428:	d106      	bne.n	800a438 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800a434:	429a      	cmp	r2, r3
 800a436:	d001      	beq.n	800a43c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800a438:	2301      	movs	r3, #1
 800a43a:	e000      	b.n	800a43e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800a43c:	2300      	movs	r3, #0
}
 800a43e:	4618      	mov	r0, r3
 800a440:	3718      	adds	r7, #24
 800a442:	46bd      	mov	sp, r7
 800a444:	bd80      	pop	{r7, pc}
 800a446:	bf00      	nop
 800a448:	40007000 	.word	0x40007000
 800a44c:	40023800 	.word	0x40023800
 800a450:	42470060 	.word	0x42470060

0800a454 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a454:	b580      	push	{r7, lr}
 800a456:	b084      	sub	sp, #16
 800a458:	af00      	add	r7, sp, #0
 800a45a:	6078      	str	r0, [r7, #4]
 800a45c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	2b00      	cmp	r3, #0
 800a462:	d101      	bne.n	800a468 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a464:	2301      	movs	r3, #1
 800a466:	e0cc      	b.n	800a602 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800a468:	4b68      	ldr	r3, [pc, #416]	; (800a60c <HAL_RCC_ClockConfig+0x1b8>)
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	f003 030f 	and.w	r3, r3, #15
 800a470:	683a      	ldr	r2, [r7, #0]
 800a472:	429a      	cmp	r2, r3
 800a474:	d90c      	bls.n	800a490 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a476:	4b65      	ldr	r3, [pc, #404]	; (800a60c <HAL_RCC_ClockConfig+0x1b8>)
 800a478:	683a      	ldr	r2, [r7, #0]
 800a47a:	b2d2      	uxtb	r2, r2
 800a47c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a47e:	4b63      	ldr	r3, [pc, #396]	; (800a60c <HAL_RCC_ClockConfig+0x1b8>)
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	f003 030f 	and.w	r3, r3, #15
 800a486:	683a      	ldr	r2, [r7, #0]
 800a488:	429a      	cmp	r2, r3
 800a48a:	d001      	beq.n	800a490 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800a48c:	2301      	movs	r3, #1
 800a48e:	e0b8      	b.n	800a602 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	f003 0302 	and.w	r3, r3, #2
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d020      	beq.n	800a4de <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	f003 0304 	and.w	r3, r3, #4
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d005      	beq.n	800a4b4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a4a8:	4b59      	ldr	r3, [pc, #356]	; (800a610 <HAL_RCC_ClockConfig+0x1bc>)
 800a4aa:	689b      	ldr	r3, [r3, #8]
 800a4ac:	4a58      	ldr	r2, [pc, #352]	; (800a610 <HAL_RCC_ClockConfig+0x1bc>)
 800a4ae:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800a4b2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	f003 0308 	and.w	r3, r3, #8
 800a4bc:	2b00      	cmp	r3, #0
 800a4be:	d005      	beq.n	800a4cc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800a4c0:	4b53      	ldr	r3, [pc, #332]	; (800a610 <HAL_RCC_ClockConfig+0x1bc>)
 800a4c2:	689b      	ldr	r3, [r3, #8]
 800a4c4:	4a52      	ldr	r2, [pc, #328]	; (800a610 <HAL_RCC_ClockConfig+0x1bc>)
 800a4c6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800a4ca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a4cc:	4b50      	ldr	r3, [pc, #320]	; (800a610 <HAL_RCC_ClockConfig+0x1bc>)
 800a4ce:	689b      	ldr	r3, [r3, #8]
 800a4d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	689b      	ldr	r3, [r3, #8]
 800a4d8:	494d      	ldr	r1, [pc, #308]	; (800a610 <HAL_RCC_ClockConfig+0x1bc>)
 800a4da:	4313      	orrs	r3, r2
 800a4dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	f003 0301 	and.w	r3, r3, #1
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d044      	beq.n	800a574 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	685b      	ldr	r3, [r3, #4]
 800a4ee:	2b01      	cmp	r3, #1
 800a4f0:	d107      	bne.n	800a502 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a4f2:	4b47      	ldr	r3, [pc, #284]	; (800a610 <HAL_RCC_ClockConfig+0x1bc>)
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d119      	bne.n	800a532 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a4fe:	2301      	movs	r3, #1
 800a500:	e07f      	b.n	800a602 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	685b      	ldr	r3, [r3, #4]
 800a506:	2b02      	cmp	r3, #2
 800a508:	d003      	beq.n	800a512 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a50e:	2b03      	cmp	r3, #3
 800a510:	d107      	bne.n	800a522 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a512:	4b3f      	ldr	r3, [pc, #252]	; (800a610 <HAL_RCC_ClockConfig+0x1bc>)
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d109      	bne.n	800a532 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a51e:	2301      	movs	r3, #1
 800a520:	e06f      	b.n	800a602 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a522:	4b3b      	ldr	r3, [pc, #236]	; (800a610 <HAL_RCC_ClockConfig+0x1bc>)
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	f003 0302 	and.w	r3, r3, #2
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d101      	bne.n	800a532 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a52e:	2301      	movs	r3, #1
 800a530:	e067      	b.n	800a602 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a532:	4b37      	ldr	r3, [pc, #220]	; (800a610 <HAL_RCC_ClockConfig+0x1bc>)
 800a534:	689b      	ldr	r3, [r3, #8]
 800a536:	f023 0203 	bic.w	r2, r3, #3
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	685b      	ldr	r3, [r3, #4]
 800a53e:	4934      	ldr	r1, [pc, #208]	; (800a610 <HAL_RCC_ClockConfig+0x1bc>)
 800a540:	4313      	orrs	r3, r2
 800a542:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800a544:	f7fd fcd4 	bl	8007ef0 <HAL_GetTick>
 800a548:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a54a:	e00a      	b.n	800a562 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a54c:	f7fd fcd0 	bl	8007ef0 <HAL_GetTick>
 800a550:	4602      	mov	r2, r0
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	1ad3      	subs	r3, r2, r3
 800a556:	f241 3288 	movw	r2, #5000	; 0x1388
 800a55a:	4293      	cmp	r3, r2
 800a55c:	d901      	bls.n	800a562 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800a55e:	2303      	movs	r3, #3
 800a560:	e04f      	b.n	800a602 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a562:	4b2b      	ldr	r3, [pc, #172]	; (800a610 <HAL_RCC_ClockConfig+0x1bc>)
 800a564:	689b      	ldr	r3, [r3, #8]
 800a566:	f003 020c 	and.w	r2, r3, #12
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	685b      	ldr	r3, [r3, #4]
 800a56e:	009b      	lsls	r3, r3, #2
 800a570:	429a      	cmp	r2, r3
 800a572:	d1eb      	bne.n	800a54c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800a574:	4b25      	ldr	r3, [pc, #148]	; (800a60c <HAL_RCC_ClockConfig+0x1b8>)
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	f003 030f 	and.w	r3, r3, #15
 800a57c:	683a      	ldr	r2, [r7, #0]
 800a57e:	429a      	cmp	r2, r3
 800a580:	d20c      	bcs.n	800a59c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a582:	4b22      	ldr	r3, [pc, #136]	; (800a60c <HAL_RCC_ClockConfig+0x1b8>)
 800a584:	683a      	ldr	r2, [r7, #0]
 800a586:	b2d2      	uxtb	r2, r2
 800a588:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a58a:	4b20      	ldr	r3, [pc, #128]	; (800a60c <HAL_RCC_ClockConfig+0x1b8>)
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	f003 030f 	and.w	r3, r3, #15
 800a592:	683a      	ldr	r2, [r7, #0]
 800a594:	429a      	cmp	r2, r3
 800a596:	d001      	beq.n	800a59c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800a598:	2301      	movs	r3, #1
 800a59a:	e032      	b.n	800a602 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	f003 0304 	and.w	r3, r3, #4
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d008      	beq.n	800a5ba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a5a8:	4b19      	ldr	r3, [pc, #100]	; (800a610 <HAL_RCC_ClockConfig+0x1bc>)
 800a5aa:	689b      	ldr	r3, [r3, #8]
 800a5ac:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	68db      	ldr	r3, [r3, #12]
 800a5b4:	4916      	ldr	r1, [pc, #88]	; (800a610 <HAL_RCC_ClockConfig+0x1bc>)
 800a5b6:	4313      	orrs	r3, r2
 800a5b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	f003 0308 	and.w	r3, r3, #8
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d009      	beq.n	800a5da <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a5c6:	4b12      	ldr	r3, [pc, #72]	; (800a610 <HAL_RCC_ClockConfig+0x1bc>)
 800a5c8:	689b      	ldr	r3, [r3, #8]
 800a5ca:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	691b      	ldr	r3, [r3, #16]
 800a5d2:	00db      	lsls	r3, r3, #3
 800a5d4:	490e      	ldr	r1, [pc, #56]	; (800a610 <HAL_RCC_ClockConfig+0x1bc>)
 800a5d6:	4313      	orrs	r3, r2
 800a5d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800a5da:	f000 f821 	bl	800a620 <HAL_RCC_GetSysClockFreq>
 800a5de:	4601      	mov	r1, r0
 800a5e0:	4b0b      	ldr	r3, [pc, #44]	; (800a610 <HAL_RCC_ClockConfig+0x1bc>)
 800a5e2:	689b      	ldr	r3, [r3, #8]
 800a5e4:	091b      	lsrs	r3, r3, #4
 800a5e6:	f003 030f 	and.w	r3, r3, #15
 800a5ea:	4a0a      	ldr	r2, [pc, #40]	; (800a614 <HAL_RCC_ClockConfig+0x1c0>)
 800a5ec:	5cd3      	ldrb	r3, [r2, r3]
 800a5ee:	fa21 f303 	lsr.w	r3, r1, r3
 800a5f2:	4a09      	ldr	r2, [pc, #36]	; (800a618 <HAL_RCC_ClockConfig+0x1c4>)
 800a5f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800a5f6:	4b09      	ldr	r3, [pc, #36]	; (800a61c <HAL_RCC_ClockConfig+0x1c8>)
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	4618      	mov	r0, r3
 800a5fc:	f7fd f9e0 	bl	80079c0 <HAL_InitTick>

  return HAL_OK;
 800a600:	2300      	movs	r3, #0
}
 800a602:	4618      	mov	r0, r3
 800a604:	3710      	adds	r7, #16
 800a606:	46bd      	mov	sp, r7
 800a608:	bd80      	pop	{r7, pc}
 800a60a:	bf00      	nop
 800a60c:	40023c00 	.word	0x40023c00
 800a610:	40023800 	.word	0x40023800
 800a614:	08018988 	.word	0x08018988
 800a618:	20000cb4 	.word	0x20000cb4
 800a61c:	20000cb8 	.word	0x20000cb8

0800a620 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a620:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a622:	b085      	sub	sp, #20
 800a624:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800a626:	2300      	movs	r3, #0
 800a628:	607b      	str	r3, [r7, #4]
 800a62a:	2300      	movs	r3, #0
 800a62c:	60fb      	str	r3, [r7, #12]
 800a62e:	2300      	movs	r3, #0
 800a630:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800a632:	2300      	movs	r3, #0
 800a634:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a636:	4b63      	ldr	r3, [pc, #396]	; (800a7c4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a638:	689b      	ldr	r3, [r3, #8]
 800a63a:	f003 030c 	and.w	r3, r3, #12
 800a63e:	2b04      	cmp	r3, #4
 800a640:	d007      	beq.n	800a652 <HAL_RCC_GetSysClockFreq+0x32>
 800a642:	2b08      	cmp	r3, #8
 800a644:	d008      	beq.n	800a658 <HAL_RCC_GetSysClockFreq+0x38>
 800a646:	2b00      	cmp	r3, #0
 800a648:	f040 80b4 	bne.w	800a7b4 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800a64c:	4b5e      	ldr	r3, [pc, #376]	; (800a7c8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800a64e:	60bb      	str	r3, [r7, #8]
       break;
 800a650:	e0b3      	b.n	800a7ba <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800a652:	4b5e      	ldr	r3, [pc, #376]	; (800a7cc <HAL_RCC_GetSysClockFreq+0x1ac>)
 800a654:	60bb      	str	r3, [r7, #8]
      break;
 800a656:	e0b0      	b.n	800a7ba <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a658:	4b5a      	ldr	r3, [pc, #360]	; (800a7c4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a65a:	685b      	ldr	r3, [r3, #4]
 800a65c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a660:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800a662:	4b58      	ldr	r3, [pc, #352]	; (800a7c4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a664:	685b      	ldr	r3, [r3, #4]
 800a666:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d04a      	beq.n	800a704 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a66e:	4b55      	ldr	r3, [pc, #340]	; (800a7c4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a670:	685b      	ldr	r3, [r3, #4]
 800a672:	099b      	lsrs	r3, r3, #6
 800a674:	f04f 0400 	mov.w	r4, #0
 800a678:	f240 11ff 	movw	r1, #511	; 0x1ff
 800a67c:	f04f 0200 	mov.w	r2, #0
 800a680:	ea03 0501 	and.w	r5, r3, r1
 800a684:	ea04 0602 	and.w	r6, r4, r2
 800a688:	4629      	mov	r1, r5
 800a68a:	4632      	mov	r2, r6
 800a68c:	f04f 0300 	mov.w	r3, #0
 800a690:	f04f 0400 	mov.w	r4, #0
 800a694:	0154      	lsls	r4, r2, #5
 800a696:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800a69a:	014b      	lsls	r3, r1, #5
 800a69c:	4619      	mov	r1, r3
 800a69e:	4622      	mov	r2, r4
 800a6a0:	1b49      	subs	r1, r1, r5
 800a6a2:	eb62 0206 	sbc.w	r2, r2, r6
 800a6a6:	f04f 0300 	mov.w	r3, #0
 800a6aa:	f04f 0400 	mov.w	r4, #0
 800a6ae:	0194      	lsls	r4, r2, #6
 800a6b0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800a6b4:	018b      	lsls	r3, r1, #6
 800a6b6:	1a5b      	subs	r3, r3, r1
 800a6b8:	eb64 0402 	sbc.w	r4, r4, r2
 800a6bc:	f04f 0100 	mov.w	r1, #0
 800a6c0:	f04f 0200 	mov.w	r2, #0
 800a6c4:	00e2      	lsls	r2, r4, #3
 800a6c6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800a6ca:	00d9      	lsls	r1, r3, #3
 800a6cc:	460b      	mov	r3, r1
 800a6ce:	4614      	mov	r4, r2
 800a6d0:	195b      	adds	r3, r3, r5
 800a6d2:	eb44 0406 	adc.w	r4, r4, r6
 800a6d6:	f04f 0100 	mov.w	r1, #0
 800a6da:	f04f 0200 	mov.w	r2, #0
 800a6de:	0262      	lsls	r2, r4, #9
 800a6e0:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800a6e4:	0259      	lsls	r1, r3, #9
 800a6e6:	460b      	mov	r3, r1
 800a6e8:	4614      	mov	r4, r2
 800a6ea:	4618      	mov	r0, r3
 800a6ec:	4621      	mov	r1, r4
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	f04f 0400 	mov.w	r4, #0
 800a6f4:	461a      	mov	r2, r3
 800a6f6:	4623      	mov	r3, r4
 800a6f8:	f7f6 fad6 	bl	8000ca8 <__aeabi_uldivmod>
 800a6fc:	4603      	mov	r3, r0
 800a6fe:	460c      	mov	r4, r1
 800a700:	60fb      	str	r3, [r7, #12]
 800a702:	e049      	b.n	800a798 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a704:	4b2f      	ldr	r3, [pc, #188]	; (800a7c4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a706:	685b      	ldr	r3, [r3, #4]
 800a708:	099b      	lsrs	r3, r3, #6
 800a70a:	f04f 0400 	mov.w	r4, #0
 800a70e:	f240 11ff 	movw	r1, #511	; 0x1ff
 800a712:	f04f 0200 	mov.w	r2, #0
 800a716:	ea03 0501 	and.w	r5, r3, r1
 800a71a:	ea04 0602 	and.w	r6, r4, r2
 800a71e:	4629      	mov	r1, r5
 800a720:	4632      	mov	r2, r6
 800a722:	f04f 0300 	mov.w	r3, #0
 800a726:	f04f 0400 	mov.w	r4, #0
 800a72a:	0154      	lsls	r4, r2, #5
 800a72c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800a730:	014b      	lsls	r3, r1, #5
 800a732:	4619      	mov	r1, r3
 800a734:	4622      	mov	r2, r4
 800a736:	1b49      	subs	r1, r1, r5
 800a738:	eb62 0206 	sbc.w	r2, r2, r6
 800a73c:	f04f 0300 	mov.w	r3, #0
 800a740:	f04f 0400 	mov.w	r4, #0
 800a744:	0194      	lsls	r4, r2, #6
 800a746:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800a74a:	018b      	lsls	r3, r1, #6
 800a74c:	1a5b      	subs	r3, r3, r1
 800a74e:	eb64 0402 	sbc.w	r4, r4, r2
 800a752:	f04f 0100 	mov.w	r1, #0
 800a756:	f04f 0200 	mov.w	r2, #0
 800a75a:	00e2      	lsls	r2, r4, #3
 800a75c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800a760:	00d9      	lsls	r1, r3, #3
 800a762:	460b      	mov	r3, r1
 800a764:	4614      	mov	r4, r2
 800a766:	195b      	adds	r3, r3, r5
 800a768:	eb44 0406 	adc.w	r4, r4, r6
 800a76c:	f04f 0100 	mov.w	r1, #0
 800a770:	f04f 0200 	mov.w	r2, #0
 800a774:	02a2      	lsls	r2, r4, #10
 800a776:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800a77a:	0299      	lsls	r1, r3, #10
 800a77c:	460b      	mov	r3, r1
 800a77e:	4614      	mov	r4, r2
 800a780:	4618      	mov	r0, r3
 800a782:	4621      	mov	r1, r4
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	f04f 0400 	mov.w	r4, #0
 800a78a:	461a      	mov	r2, r3
 800a78c:	4623      	mov	r3, r4
 800a78e:	f7f6 fa8b 	bl	8000ca8 <__aeabi_uldivmod>
 800a792:	4603      	mov	r3, r0
 800a794:	460c      	mov	r4, r1
 800a796:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800a798:	4b0a      	ldr	r3, [pc, #40]	; (800a7c4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a79a:	685b      	ldr	r3, [r3, #4]
 800a79c:	0c1b      	lsrs	r3, r3, #16
 800a79e:	f003 0303 	and.w	r3, r3, #3
 800a7a2:	3301      	adds	r3, #1
 800a7a4:	005b      	lsls	r3, r3, #1
 800a7a6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800a7a8:	68fa      	ldr	r2, [r7, #12]
 800a7aa:	683b      	ldr	r3, [r7, #0]
 800a7ac:	fbb2 f3f3 	udiv	r3, r2, r3
 800a7b0:	60bb      	str	r3, [r7, #8]
      break;
 800a7b2:	e002      	b.n	800a7ba <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800a7b4:	4b04      	ldr	r3, [pc, #16]	; (800a7c8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800a7b6:	60bb      	str	r3, [r7, #8]
      break;
 800a7b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 800a7ba:	68bb      	ldr	r3, [r7, #8]
}
 800a7bc:	4618      	mov	r0, r3
 800a7be:	3714      	adds	r7, #20
 800a7c0:	46bd      	mov	sp, r7
 800a7c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a7c4:	40023800 	.word	0x40023800
 800a7c8:	00f42400 	.word	0x00f42400
 800a7cc:	007a1200 	.word	0x007a1200

0800a7d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a7d0:	b480      	push	{r7}
 800a7d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a7d4:	4b03      	ldr	r3, [pc, #12]	; (800a7e4 <HAL_RCC_GetHCLKFreq+0x14>)
 800a7d6:	681b      	ldr	r3, [r3, #0]
}
 800a7d8:	4618      	mov	r0, r3
 800a7da:	46bd      	mov	sp, r7
 800a7dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e0:	4770      	bx	lr
 800a7e2:	bf00      	nop
 800a7e4:	20000cb4 	.word	0x20000cb4

0800a7e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a7e8:	b580      	push	{r7, lr}
 800a7ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800a7ec:	f7ff fff0 	bl	800a7d0 <HAL_RCC_GetHCLKFreq>
 800a7f0:	4601      	mov	r1, r0
 800a7f2:	4b05      	ldr	r3, [pc, #20]	; (800a808 <HAL_RCC_GetPCLK1Freq+0x20>)
 800a7f4:	689b      	ldr	r3, [r3, #8]
 800a7f6:	0a9b      	lsrs	r3, r3, #10
 800a7f8:	f003 0307 	and.w	r3, r3, #7
 800a7fc:	4a03      	ldr	r2, [pc, #12]	; (800a80c <HAL_RCC_GetPCLK1Freq+0x24>)
 800a7fe:	5cd3      	ldrb	r3, [r2, r3]
 800a800:	fa21 f303 	lsr.w	r3, r1, r3
}
 800a804:	4618      	mov	r0, r3
 800a806:	bd80      	pop	{r7, pc}
 800a808:	40023800 	.word	0x40023800
 800a80c:	08018998 	.word	0x08018998

0800a810 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a810:	b580      	push	{r7, lr}
 800a812:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800a814:	f7ff ffdc 	bl	800a7d0 <HAL_RCC_GetHCLKFreq>
 800a818:	4601      	mov	r1, r0
 800a81a:	4b05      	ldr	r3, [pc, #20]	; (800a830 <HAL_RCC_GetPCLK2Freq+0x20>)
 800a81c:	689b      	ldr	r3, [r3, #8]
 800a81e:	0b5b      	lsrs	r3, r3, #13
 800a820:	f003 0307 	and.w	r3, r3, #7
 800a824:	4a03      	ldr	r2, [pc, #12]	; (800a834 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a826:	5cd3      	ldrb	r3, [r2, r3]
 800a828:	fa21 f303 	lsr.w	r3, r1, r3
}
 800a82c:	4618      	mov	r0, r3
 800a82e:	bd80      	pop	{r7, pc}
 800a830:	40023800 	.word	0x40023800
 800a834:	08018998 	.word	0x08018998

0800a838 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800a838:	b480      	push	{r7}
 800a83a:	b083      	sub	sp, #12
 800a83c:	af00      	add	r7, sp, #0
 800a83e:	6078      	str	r0, [r7, #4]
 800a840:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	220f      	movs	r2, #15
 800a846:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800a848:	4b12      	ldr	r3, [pc, #72]	; (800a894 <HAL_RCC_GetClockConfig+0x5c>)
 800a84a:	689b      	ldr	r3, [r3, #8]
 800a84c:	f003 0203 	and.w	r2, r3, #3
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800a854:	4b0f      	ldr	r3, [pc, #60]	; (800a894 <HAL_RCC_GetClockConfig+0x5c>)
 800a856:	689b      	ldr	r3, [r3, #8]
 800a858:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800a860:	4b0c      	ldr	r3, [pc, #48]	; (800a894 <HAL_RCC_GetClockConfig+0x5c>)
 800a862:	689b      	ldr	r3, [r3, #8]
 800a864:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800a86c:	4b09      	ldr	r3, [pc, #36]	; (800a894 <HAL_RCC_GetClockConfig+0x5c>)
 800a86e:	689b      	ldr	r3, [r3, #8]
 800a870:	08db      	lsrs	r3, r3, #3
 800a872:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800a87a:	4b07      	ldr	r3, [pc, #28]	; (800a898 <HAL_RCC_GetClockConfig+0x60>)
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	f003 020f 	and.w	r2, r3, #15
 800a882:	683b      	ldr	r3, [r7, #0]
 800a884:	601a      	str	r2, [r3, #0]
}
 800a886:	bf00      	nop
 800a888:	370c      	adds	r7, #12
 800a88a:	46bd      	mov	sp, r7
 800a88c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a890:	4770      	bx	lr
 800a892:	bf00      	nop
 800a894:	40023800 	.word	0x40023800
 800a898:	40023c00 	.word	0x40023c00

0800a89c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a89c:	b580      	push	{r7, lr}
 800a89e:	b082      	sub	sp, #8
 800a8a0:	af00      	add	r7, sp, #0
 800a8a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d101      	bne.n	800a8ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a8aa:	2301      	movs	r3, #1
 800a8ac:	e01d      	b.n	800a8ea <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a8b4:	b2db      	uxtb	r3, r3
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d106      	bne.n	800a8c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	2200      	movs	r2, #0
 800a8be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a8c2:	6878      	ldr	r0, [r7, #4]
 800a8c4:	f7fd f9b8 	bl	8007c38 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	2202      	movs	r2, #2
 800a8cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	681a      	ldr	r2, [r3, #0]
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	3304      	adds	r3, #4
 800a8d8:	4619      	mov	r1, r3
 800a8da:	4610      	mov	r0, r2
 800a8dc:	f000 f95e 	bl	800ab9c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	2201      	movs	r2, #1
 800a8e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a8e8:	2300      	movs	r3, #0
}
 800a8ea:	4618      	mov	r0, r3
 800a8ec:	3708      	adds	r7, #8
 800a8ee:	46bd      	mov	sp, r7
 800a8f0:	bd80      	pop	{r7, pc}

0800a8f2 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a8f2:	b480      	push	{r7}
 800a8f4:	b085      	sub	sp, #20
 800a8f6:	af00      	add	r7, sp, #0
 800a8f8:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	68da      	ldr	r2, [r3, #12]
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	f042 0201 	orr.w	r2, r2, #1
 800a908:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	689b      	ldr	r3, [r3, #8]
 800a910:	f003 0307 	and.w	r3, r3, #7
 800a914:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a916:	68fb      	ldr	r3, [r7, #12]
 800a918:	2b06      	cmp	r3, #6
 800a91a:	d007      	beq.n	800a92c <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	681a      	ldr	r2, [r3, #0]
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	f042 0201 	orr.w	r2, r2, #1
 800a92a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a92c:	2300      	movs	r3, #0
}
 800a92e:	4618      	mov	r0, r3
 800a930:	3714      	adds	r7, #20
 800a932:	46bd      	mov	sp, r7
 800a934:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a938:	4770      	bx	lr

0800a93a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a93a:	b580      	push	{r7, lr}
 800a93c:	b082      	sub	sp, #8
 800a93e:	af00      	add	r7, sp, #0
 800a940:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	691b      	ldr	r3, [r3, #16]
 800a948:	f003 0302 	and.w	r3, r3, #2
 800a94c:	2b02      	cmp	r3, #2
 800a94e:	d122      	bne.n	800a996 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	68db      	ldr	r3, [r3, #12]
 800a956:	f003 0302 	and.w	r3, r3, #2
 800a95a:	2b02      	cmp	r3, #2
 800a95c:	d11b      	bne.n	800a996 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	f06f 0202 	mvn.w	r2, #2
 800a966:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	2201      	movs	r2, #1
 800a96c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	699b      	ldr	r3, [r3, #24]
 800a974:	f003 0303 	and.w	r3, r3, #3
 800a978:	2b00      	cmp	r3, #0
 800a97a:	d003      	beq.n	800a984 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a97c:	6878      	ldr	r0, [r7, #4]
 800a97e:	f000 f8ee 	bl	800ab5e <HAL_TIM_IC_CaptureCallback>
 800a982:	e005      	b.n	800a990 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a984:	6878      	ldr	r0, [r7, #4]
 800a986:	f000 f8e0 	bl	800ab4a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a98a:	6878      	ldr	r0, [r7, #4]
 800a98c:	f000 f8f1 	bl	800ab72 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	2200      	movs	r2, #0
 800a994:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	691b      	ldr	r3, [r3, #16]
 800a99c:	f003 0304 	and.w	r3, r3, #4
 800a9a0:	2b04      	cmp	r3, #4
 800a9a2:	d122      	bne.n	800a9ea <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	68db      	ldr	r3, [r3, #12]
 800a9aa:	f003 0304 	and.w	r3, r3, #4
 800a9ae:	2b04      	cmp	r3, #4
 800a9b0:	d11b      	bne.n	800a9ea <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	f06f 0204 	mvn.w	r2, #4
 800a9ba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	2202      	movs	r2, #2
 800a9c0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	699b      	ldr	r3, [r3, #24]
 800a9c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	d003      	beq.n	800a9d8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a9d0:	6878      	ldr	r0, [r7, #4]
 800a9d2:	f000 f8c4 	bl	800ab5e <HAL_TIM_IC_CaptureCallback>
 800a9d6:	e005      	b.n	800a9e4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a9d8:	6878      	ldr	r0, [r7, #4]
 800a9da:	f000 f8b6 	bl	800ab4a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a9de:	6878      	ldr	r0, [r7, #4]
 800a9e0:	f000 f8c7 	bl	800ab72 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	2200      	movs	r2, #0
 800a9e8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	691b      	ldr	r3, [r3, #16]
 800a9f0:	f003 0308 	and.w	r3, r3, #8
 800a9f4:	2b08      	cmp	r3, #8
 800a9f6:	d122      	bne.n	800aa3e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	68db      	ldr	r3, [r3, #12]
 800a9fe:	f003 0308 	and.w	r3, r3, #8
 800aa02:	2b08      	cmp	r3, #8
 800aa04:	d11b      	bne.n	800aa3e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	f06f 0208 	mvn.w	r2, #8
 800aa0e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	2204      	movs	r2, #4
 800aa14:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	69db      	ldr	r3, [r3, #28]
 800aa1c:	f003 0303 	and.w	r3, r3, #3
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	d003      	beq.n	800aa2c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800aa24:	6878      	ldr	r0, [r7, #4]
 800aa26:	f000 f89a 	bl	800ab5e <HAL_TIM_IC_CaptureCallback>
 800aa2a:	e005      	b.n	800aa38 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800aa2c:	6878      	ldr	r0, [r7, #4]
 800aa2e:	f000 f88c 	bl	800ab4a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800aa32:	6878      	ldr	r0, [r7, #4]
 800aa34:	f000 f89d 	bl	800ab72 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	2200      	movs	r2, #0
 800aa3c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	681b      	ldr	r3, [r3, #0]
 800aa42:	691b      	ldr	r3, [r3, #16]
 800aa44:	f003 0310 	and.w	r3, r3, #16
 800aa48:	2b10      	cmp	r3, #16
 800aa4a:	d122      	bne.n	800aa92 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	68db      	ldr	r3, [r3, #12]
 800aa52:	f003 0310 	and.w	r3, r3, #16
 800aa56:	2b10      	cmp	r3, #16
 800aa58:	d11b      	bne.n	800aa92 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	f06f 0210 	mvn.w	r2, #16
 800aa62:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	2208      	movs	r2, #8
 800aa68:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	69db      	ldr	r3, [r3, #28]
 800aa70:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d003      	beq.n	800aa80 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800aa78:	6878      	ldr	r0, [r7, #4]
 800aa7a:	f000 f870 	bl	800ab5e <HAL_TIM_IC_CaptureCallback>
 800aa7e:	e005      	b.n	800aa8c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800aa80:	6878      	ldr	r0, [r7, #4]
 800aa82:	f000 f862 	bl	800ab4a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800aa86:	6878      	ldr	r0, [r7, #4]
 800aa88:	f000 f873 	bl	800ab72 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	2200      	movs	r2, #0
 800aa90:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	691b      	ldr	r3, [r3, #16]
 800aa98:	f003 0301 	and.w	r3, r3, #1
 800aa9c:	2b01      	cmp	r3, #1
 800aa9e:	d10e      	bne.n	800aabe <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	68db      	ldr	r3, [r3, #12]
 800aaa6:	f003 0301 	and.w	r3, r3, #1
 800aaaa:	2b01      	cmp	r3, #1
 800aaac:	d107      	bne.n	800aabe <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	f06f 0201 	mvn.w	r2, #1
 800aab6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800aab8:	6878      	ldr	r0, [r7, #4]
 800aaba:	f7f8 fc3b 	bl	8003334 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	691b      	ldr	r3, [r3, #16]
 800aac4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aac8:	2b80      	cmp	r3, #128	; 0x80
 800aaca:	d10e      	bne.n	800aaea <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	68db      	ldr	r3, [r3, #12]
 800aad2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aad6:	2b80      	cmp	r3, #128	; 0x80
 800aad8:	d107      	bne.n	800aaea <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800aae2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800aae4:	6878      	ldr	r0, [r7, #4]
 800aae6:	f000 f97f 	bl	800ade8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	691b      	ldr	r3, [r3, #16]
 800aaf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aaf4:	2b40      	cmp	r3, #64	; 0x40
 800aaf6:	d10e      	bne.n	800ab16 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	68db      	ldr	r3, [r3, #12]
 800aafe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ab02:	2b40      	cmp	r3, #64	; 0x40
 800ab04:	d107      	bne.n	800ab16 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800ab0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800ab10:	6878      	ldr	r0, [r7, #4]
 800ab12:	f000 f838 	bl	800ab86 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	691b      	ldr	r3, [r3, #16]
 800ab1c:	f003 0320 	and.w	r3, r3, #32
 800ab20:	2b20      	cmp	r3, #32
 800ab22:	d10e      	bne.n	800ab42 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	68db      	ldr	r3, [r3, #12]
 800ab2a:	f003 0320 	and.w	r3, r3, #32
 800ab2e:	2b20      	cmp	r3, #32
 800ab30:	d107      	bne.n	800ab42 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	f06f 0220 	mvn.w	r2, #32
 800ab3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ab3c:	6878      	ldr	r0, [r7, #4]
 800ab3e:	f000 f949 	bl	800add4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ab42:	bf00      	nop
 800ab44:	3708      	adds	r7, #8
 800ab46:	46bd      	mov	sp, r7
 800ab48:	bd80      	pop	{r7, pc}

0800ab4a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ab4a:	b480      	push	{r7}
 800ab4c:	b083      	sub	sp, #12
 800ab4e:	af00      	add	r7, sp, #0
 800ab50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ab52:	bf00      	nop
 800ab54:	370c      	adds	r7, #12
 800ab56:	46bd      	mov	sp, r7
 800ab58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab5c:	4770      	bx	lr

0800ab5e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ab5e:	b480      	push	{r7}
 800ab60:	b083      	sub	sp, #12
 800ab62:	af00      	add	r7, sp, #0
 800ab64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ab66:	bf00      	nop
 800ab68:	370c      	adds	r7, #12
 800ab6a:	46bd      	mov	sp, r7
 800ab6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab70:	4770      	bx	lr

0800ab72 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ab72:	b480      	push	{r7}
 800ab74:	b083      	sub	sp, #12
 800ab76:	af00      	add	r7, sp, #0
 800ab78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ab7a:	bf00      	nop
 800ab7c:	370c      	adds	r7, #12
 800ab7e:	46bd      	mov	sp, r7
 800ab80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab84:	4770      	bx	lr

0800ab86 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ab86:	b480      	push	{r7}
 800ab88:	b083      	sub	sp, #12
 800ab8a:	af00      	add	r7, sp, #0
 800ab8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ab8e:	bf00      	nop
 800ab90:	370c      	adds	r7, #12
 800ab92:	46bd      	mov	sp, r7
 800ab94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab98:	4770      	bx	lr
	...

0800ab9c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800ab9c:	b480      	push	{r7}
 800ab9e:	b085      	sub	sp, #20
 800aba0:	af00      	add	r7, sp, #0
 800aba2:	6078      	str	r0, [r7, #4]
 800aba4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	4a40      	ldr	r2, [pc, #256]	; (800acb0 <TIM_Base_SetConfig+0x114>)
 800abb0:	4293      	cmp	r3, r2
 800abb2:	d013      	beq.n	800abdc <TIM_Base_SetConfig+0x40>
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800abba:	d00f      	beq.n	800abdc <TIM_Base_SetConfig+0x40>
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	4a3d      	ldr	r2, [pc, #244]	; (800acb4 <TIM_Base_SetConfig+0x118>)
 800abc0:	4293      	cmp	r3, r2
 800abc2:	d00b      	beq.n	800abdc <TIM_Base_SetConfig+0x40>
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	4a3c      	ldr	r2, [pc, #240]	; (800acb8 <TIM_Base_SetConfig+0x11c>)
 800abc8:	4293      	cmp	r3, r2
 800abca:	d007      	beq.n	800abdc <TIM_Base_SetConfig+0x40>
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	4a3b      	ldr	r2, [pc, #236]	; (800acbc <TIM_Base_SetConfig+0x120>)
 800abd0:	4293      	cmp	r3, r2
 800abd2:	d003      	beq.n	800abdc <TIM_Base_SetConfig+0x40>
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	4a3a      	ldr	r2, [pc, #232]	; (800acc0 <TIM_Base_SetConfig+0x124>)
 800abd8:	4293      	cmp	r3, r2
 800abda:	d108      	bne.n	800abee <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800abe2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800abe4:	683b      	ldr	r3, [r7, #0]
 800abe6:	685b      	ldr	r3, [r3, #4]
 800abe8:	68fa      	ldr	r2, [r7, #12]
 800abea:	4313      	orrs	r3, r2
 800abec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	4a2f      	ldr	r2, [pc, #188]	; (800acb0 <TIM_Base_SetConfig+0x114>)
 800abf2:	4293      	cmp	r3, r2
 800abf4:	d02b      	beq.n	800ac4e <TIM_Base_SetConfig+0xb2>
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800abfc:	d027      	beq.n	800ac4e <TIM_Base_SetConfig+0xb2>
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	4a2c      	ldr	r2, [pc, #176]	; (800acb4 <TIM_Base_SetConfig+0x118>)
 800ac02:	4293      	cmp	r3, r2
 800ac04:	d023      	beq.n	800ac4e <TIM_Base_SetConfig+0xb2>
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	4a2b      	ldr	r2, [pc, #172]	; (800acb8 <TIM_Base_SetConfig+0x11c>)
 800ac0a:	4293      	cmp	r3, r2
 800ac0c:	d01f      	beq.n	800ac4e <TIM_Base_SetConfig+0xb2>
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	4a2a      	ldr	r2, [pc, #168]	; (800acbc <TIM_Base_SetConfig+0x120>)
 800ac12:	4293      	cmp	r3, r2
 800ac14:	d01b      	beq.n	800ac4e <TIM_Base_SetConfig+0xb2>
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	4a29      	ldr	r2, [pc, #164]	; (800acc0 <TIM_Base_SetConfig+0x124>)
 800ac1a:	4293      	cmp	r3, r2
 800ac1c:	d017      	beq.n	800ac4e <TIM_Base_SetConfig+0xb2>
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	4a28      	ldr	r2, [pc, #160]	; (800acc4 <TIM_Base_SetConfig+0x128>)
 800ac22:	4293      	cmp	r3, r2
 800ac24:	d013      	beq.n	800ac4e <TIM_Base_SetConfig+0xb2>
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	4a27      	ldr	r2, [pc, #156]	; (800acc8 <TIM_Base_SetConfig+0x12c>)
 800ac2a:	4293      	cmp	r3, r2
 800ac2c:	d00f      	beq.n	800ac4e <TIM_Base_SetConfig+0xb2>
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	4a26      	ldr	r2, [pc, #152]	; (800accc <TIM_Base_SetConfig+0x130>)
 800ac32:	4293      	cmp	r3, r2
 800ac34:	d00b      	beq.n	800ac4e <TIM_Base_SetConfig+0xb2>
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	4a25      	ldr	r2, [pc, #148]	; (800acd0 <TIM_Base_SetConfig+0x134>)
 800ac3a:	4293      	cmp	r3, r2
 800ac3c:	d007      	beq.n	800ac4e <TIM_Base_SetConfig+0xb2>
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	4a24      	ldr	r2, [pc, #144]	; (800acd4 <TIM_Base_SetConfig+0x138>)
 800ac42:	4293      	cmp	r3, r2
 800ac44:	d003      	beq.n	800ac4e <TIM_Base_SetConfig+0xb2>
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	4a23      	ldr	r2, [pc, #140]	; (800acd8 <TIM_Base_SetConfig+0x13c>)
 800ac4a:	4293      	cmp	r3, r2
 800ac4c:	d108      	bne.n	800ac60 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ac54:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ac56:	683b      	ldr	r3, [r7, #0]
 800ac58:	68db      	ldr	r3, [r3, #12]
 800ac5a:	68fa      	ldr	r2, [r7, #12]
 800ac5c:	4313      	orrs	r3, r2
 800ac5e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800ac66:	683b      	ldr	r3, [r7, #0]
 800ac68:	695b      	ldr	r3, [r3, #20]
 800ac6a:	4313      	orrs	r3, r2
 800ac6c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	68fa      	ldr	r2, [r7, #12]
 800ac72:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ac74:	683b      	ldr	r3, [r7, #0]
 800ac76:	689a      	ldr	r2, [r3, #8]
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ac7c:	683b      	ldr	r3, [r7, #0]
 800ac7e:	681a      	ldr	r2, [r3, #0]
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	4a0a      	ldr	r2, [pc, #40]	; (800acb0 <TIM_Base_SetConfig+0x114>)
 800ac88:	4293      	cmp	r3, r2
 800ac8a:	d003      	beq.n	800ac94 <TIM_Base_SetConfig+0xf8>
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	4a0c      	ldr	r2, [pc, #48]	; (800acc0 <TIM_Base_SetConfig+0x124>)
 800ac90:	4293      	cmp	r3, r2
 800ac92:	d103      	bne.n	800ac9c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ac94:	683b      	ldr	r3, [r7, #0]
 800ac96:	691a      	ldr	r2, [r3, #16]
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	2201      	movs	r2, #1
 800aca0:	615a      	str	r2, [r3, #20]
}
 800aca2:	bf00      	nop
 800aca4:	3714      	adds	r7, #20
 800aca6:	46bd      	mov	sp, r7
 800aca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acac:	4770      	bx	lr
 800acae:	bf00      	nop
 800acb0:	40010000 	.word	0x40010000
 800acb4:	40000400 	.word	0x40000400
 800acb8:	40000800 	.word	0x40000800
 800acbc:	40000c00 	.word	0x40000c00
 800acc0:	40010400 	.word	0x40010400
 800acc4:	40014000 	.word	0x40014000
 800acc8:	40014400 	.word	0x40014400
 800accc:	40014800 	.word	0x40014800
 800acd0:	40001800 	.word	0x40001800
 800acd4:	40001c00 	.word	0x40001c00
 800acd8:	40002000 	.word	0x40002000

0800acdc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800acdc:	b480      	push	{r7}
 800acde:	b085      	sub	sp, #20
 800ace0:	af00      	add	r7, sp, #0
 800ace2:	6078      	str	r0, [r7, #4]
 800ace4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800acec:	2b01      	cmp	r3, #1
 800acee:	d101      	bne.n	800acf4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800acf0:	2302      	movs	r3, #2
 800acf2:	e05a      	b.n	800adaa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	2201      	movs	r2, #1
 800acf8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	2202      	movs	r2, #2
 800ad00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	685b      	ldr	r3, [r3, #4]
 800ad0a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	689b      	ldr	r3, [r3, #8]
 800ad12:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ad14:	68fb      	ldr	r3, [r7, #12]
 800ad16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ad1a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ad1c:	683b      	ldr	r3, [r7, #0]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	68fa      	ldr	r2, [r7, #12]
 800ad22:	4313      	orrs	r3, r2
 800ad24:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	68fa      	ldr	r2, [r7, #12]
 800ad2c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	4a21      	ldr	r2, [pc, #132]	; (800adb8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800ad34:	4293      	cmp	r3, r2
 800ad36:	d022      	beq.n	800ad7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ad40:	d01d      	beq.n	800ad7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	4a1d      	ldr	r2, [pc, #116]	; (800adbc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800ad48:	4293      	cmp	r3, r2
 800ad4a:	d018      	beq.n	800ad7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	4a1b      	ldr	r2, [pc, #108]	; (800adc0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800ad52:	4293      	cmp	r3, r2
 800ad54:	d013      	beq.n	800ad7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	4a1a      	ldr	r2, [pc, #104]	; (800adc4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800ad5c:	4293      	cmp	r3, r2
 800ad5e:	d00e      	beq.n	800ad7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	4a18      	ldr	r2, [pc, #96]	; (800adc8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800ad66:	4293      	cmp	r3, r2
 800ad68:	d009      	beq.n	800ad7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	4a17      	ldr	r2, [pc, #92]	; (800adcc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800ad70:	4293      	cmp	r3, r2
 800ad72:	d004      	beq.n	800ad7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	4a15      	ldr	r2, [pc, #84]	; (800add0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800ad7a:	4293      	cmp	r3, r2
 800ad7c:	d10c      	bne.n	800ad98 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ad7e:	68bb      	ldr	r3, [r7, #8]
 800ad80:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ad84:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ad86:	683b      	ldr	r3, [r7, #0]
 800ad88:	685b      	ldr	r3, [r3, #4]
 800ad8a:	68ba      	ldr	r2, [r7, #8]
 800ad8c:	4313      	orrs	r3, r2
 800ad8e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	68ba      	ldr	r2, [r7, #8]
 800ad96:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	2201      	movs	r2, #1
 800ad9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	2200      	movs	r2, #0
 800ada4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ada8:	2300      	movs	r3, #0
}
 800adaa:	4618      	mov	r0, r3
 800adac:	3714      	adds	r7, #20
 800adae:	46bd      	mov	sp, r7
 800adb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adb4:	4770      	bx	lr
 800adb6:	bf00      	nop
 800adb8:	40010000 	.word	0x40010000
 800adbc:	40000400 	.word	0x40000400
 800adc0:	40000800 	.word	0x40000800
 800adc4:	40000c00 	.word	0x40000c00
 800adc8:	40010400 	.word	0x40010400
 800adcc:	40014000 	.word	0x40014000
 800add0:	40001800 	.word	0x40001800

0800add4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800add4:	b480      	push	{r7}
 800add6:	b083      	sub	sp, #12
 800add8:	af00      	add	r7, sp, #0
 800adda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800addc:	bf00      	nop
 800adde:	370c      	adds	r7, #12
 800ade0:	46bd      	mov	sp, r7
 800ade2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ade6:	4770      	bx	lr

0800ade8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ade8:	b480      	push	{r7}
 800adea:	b083      	sub	sp, #12
 800adec:	af00      	add	r7, sp, #0
 800adee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800adf0:	bf00      	nop
 800adf2:	370c      	adds	r7, #12
 800adf4:	46bd      	mov	sp, r7
 800adf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adfa:	4770      	bx	lr

0800adfc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800adfc:	b580      	push	{r7, lr}
 800adfe:	b082      	sub	sp, #8
 800ae00:	af00      	add	r7, sp, #0
 800ae02:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d101      	bne.n	800ae0e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ae0a:	2301      	movs	r3, #1
 800ae0c:	e03f      	b.n	800ae8e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800ae14:	b2db      	uxtb	r3, r3
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d106      	bne.n	800ae28 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	2200      	movs	r2, #0
 800ae1e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ae22:	6878      	ldr	r0, [r7, #4]
 800ae24:	f7fc ff5a 	bl	8007cdc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	2224      	movs	r2, #36	; 0x24
 800ae2c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	68da      	ldr	r2, [r3, #12]
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ae3e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800ae40:	6878      	ldr	r0, [r7, #4]
 800ae42:	f000 fb6b 	bl	800b51c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	691a      	ldr	r2, [r3, #16]
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800ae54:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	695a      	ldr	r2, [r3, #20]
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800ae64:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	68da      	ldr	r2, [r3, #12]
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ae74:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	2200      	movs	r2, #0
 800ae7a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	2220      	movs	r2, #32
 800ae80:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	2220      	movs	r2, #32
 800ae88:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800ae8c:	2300      	movs	r3, #0
}
 800ae8e:	4618      	mov	r0, r3
 800ae90:	3708      	adds	r7, #8
 800ae92:	46bd      	mov	sp, r7
 800ae94:	bd80      	pop	{r7, pc}
	...

0800ae98 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ae98:	b580      	push	{r7, lr}
 800ae9a:	b086      	sub	sp, #24
 800ae9c:	af00      	add	r7, sp, #0
 800ae9e:	60f8      	str	r0, [r7, #12]
 800aea0:	60b9      	str	r1, [r7, #8]
 800aea2:	4613      	mov	r3, r2
 800aea4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800aeac:	b2db      	uxtb	r3, r3
 800aeae:	2b20      	cmp	r3, #32
 800aeb0:	d153      	bne.n	800af5a <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 800aeb2:	68bb      	ldr	r3, [r7, #8]
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d002      	beq.n	800aebe <HAL_UART_Transmit_DMA+0x26>
 800aeb8:	88fb      	ldrh	r3, [r7, #6]
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d101      	bne.n	800aec2 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800aebe:	2301      	movs	r3, #1
 800aec0:	e04c      	b.n	800af5c <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800aec8:	2b01      	cmp	r3, #1
 800aeca:	d101      	bne.n	800aed0 <HAL_UART_Transmit_DMA+0x38>
 800aecc:	2302      	movs	r3, #2
 800aece:	e045      	b.n	800af5c <HAL_UART_Transmit_DMA+0xc4>
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	2201      	movs	r2, #1
 800aed4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 800aed8:	68ba      	ldr	r2, [r7, #8]
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	88fa      	ldrh	r2, [r7, #6]
 800aee2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800aee4:	68fb      	ldr	r3, [r7, #12]
 800aee6:	88fa      	ldrh	r2, [r7, #6]
 800aee8:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	2200      	movs	r2, #0
 800aeee:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	2221      	movs	r2, #33	; 0x21
 800aef4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800aef8:	68fb      	ldr	r3, [r7, #12]
 800aefa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aefc:	4a19      	ldr	r2, [pc, #100]	; (800af64 <HAL_UART_Transmit_DMA+0xcc>)
 800aefe:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af04:	4a18      	ldr	r2, [pc, #96]	; (800af68 <HAL_UART_Transmit_DMA+0xd0>)
 800af06:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800af08:	68fb      	ldr	r3, [r7, #12]
 800af0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af0c:	4a17      	ldr	r2, [pc, #92]	; (800af6c <HAL_UART_Transmit_DMA+0xd4>)
 800af0e:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800af10:	68fb      	ldr	r3, [r7, #12]
 800af12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af14:	2200      	movs	r2, #0
 800af16:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 800af18:	f107 0308 	add.w	r3, r7, #8
 800af1c:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800af22:	697b      	ldr	r3, [r7, #20]
 800af24:	6819      	ldr	r1, [r3, #0]
 800af26:	68fb      	ldr	r3, [r7, #12]
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	3304      	adds	r3, #4
 800af2c:	461a      	mov	r2, r3
 800af2e:	88fb      	ldrh	r3, [r7, #6]
 800af30:	f7fd f99c 	bl	800826c <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800af34:	68fb      	ldr	r3, [r7, #12]
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800af3c:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800af3e:	68fb      	ldr	r3, [r7, #12]
 800af40:	2200      	movs	r2, #0
 800af42:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	695a      	ldr	r2, [r3, #20]
 800af4c:	68fb      	ldr	r3, [r7, #12]
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800af54:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800af56:	2300      	movs	r3, #0
 800af58:	e000      	b.n	800af5c <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 800af5a:	2302      	movs	r3, #2
  }
}
 800af5c:	4618      	mov	r0, r3
 800af5e:	3718      	adds	r7, #24
 800af60:	46bd      	mov	sp, r7
 800af62:	bd80      	pop	{r7, pc}
 800af64:	0800b1ad 	.word	0x0800b1ad
 800af68:	0800b1ff 	.word	0x0800b1ff
 800af6c:	0800b21b 	.word	0x0800b21b

0800af70 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800af70:	b580      	push	{r7, lr}
 800af72:	b088      	sub	sp, #32
 800af74:	af00      	add	r7, sp, #0
 800af76:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	681b      	ldr	r3, [r3, #0]
 800af7e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	68db      	ldr	r3, [r3, #12]
 800af86:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	695b      	ldr	r3, [r3, #20]
 800af8e:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800af90:	2300      	movs	r3, #0
 800af92:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800af94:	2300      	movs	r3, #0
 800af96:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800af98:	69fb      	ldr	r3, [r7, #28]
 800af9a:	f003 030f 	and.w	r3, r3, #15
 800af9e:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800afa0:	693b      	ldr	r3, [r7, #16]
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d10d      	bne.n	800afc2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800afa6:	69fb      	ldr	r3, [r7, #28]
 800afa8:	f003 0320 	and.w	r3, r3, #32
 800afac:	2b00      	cmp	r3, #0
 800afae:	d008      	beq.n	800afc2 <HAL_UART_IRQHandler+0x52>
 800afb0:	69bb      	ldr	r3, [r7, #24]
 800afb2:	f003 0320 	and.w	r3, r3, #32
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d003      	beq.n	800afc2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800afba:	6878      	ldr	r0, [r7, #4]
 800afbc:	f000 fa2d 	bl	800b41a <UART_Receive_IT>
      return;
 800afc0:	e0d1      	b.n	800b166 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800afc2:	693b      	ldr	r3, [r7, #16]
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	f000 80b0 	beq.w	800b12a <HAL_UART_IRQHandler+0x1ba>
 800afca:	697b      	ldr	r3, [r7, #20]
 800afcc:	f003 0301 	and.w	r3, r3, #1
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d105      	bne.n	800afe0 <HAL_UART_IRQHandler+0x70>
 800afd4:	69bb      	ldr	r3, [r7, #24]
 800afd6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800afda:	2b00      	cmp	r3, #0
 800afdc:	f000 80a5 	beq.w	800b12a <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800afe0:	69fb      	ldr	r3, [r7, #28]
 800afe2:	f003 0301 	and.w	r3, r3, #1
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d00a      	beq.n	800b000 <HAL_UART_IRQHandler+0x90>
 800afea:	69bb      	ldr	r3, [r7, #24]
 800afec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d005      	beq.n	800b000 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aff8:	f043 0201 	orr.w	r2, r3, #1
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b000:	69fb      	ldr	r3, [r7, #28]
 800b002:	f003 0304 	and.w	r3, r3, #4
 800b006:	2b00      	cmp	r3, #0
 800b008:	d00a      	beq.n	800b020 <HAL_UART_IRQHandler+0xb0>
 800b00a:	697b      	ldr	r3, [r7, #20]
 800b00c:	f003 0301 	and.w	r3, r3, #1
 800b010:	2b00      	cmp	r3, #0
 800b012:	d005      	beq.n	800b020 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b018:	f043 0202 	orr.w	r2, r3, #2
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b020:	69fb      	ldr	r3, [r7, #28]
 800b022:	f003 0302 	and.w	r3, r3, #2
 800b026:	2b00      	cmp	r3, #0
 800b028:	d00a      	beq.n	800b040 <HAL_UART_IRQHandler+0xd0>
 800b02a:	697b      	ldr	r3, [r7, #20]
 800b02c:	f003 0301 	and.w	r3, r3, #1
 800b030:	2b00      	cmp	r3, #0
 800b032:	d005      	beq.n	800b040 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b038:	f043 0204 	orr.w	r2, r3, #4
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800b040:	69fb      	ldr	r3, [r7, #28]
 800b042:	f003 0308 	and.w	r3, r3, #8
 800b046:	2b00      	cmp	r3, #0
 800b048:	d00f      	beq.n	800b06a <HAL_UART_IRQHandler+0xfa>
 800b04a:	69bb      	ldr	r3, [r7, #24]
 800b04c:	f003 0320 	and.w	r3, r3, #32
 800b050:	2b00      	cmp	r3, #0
 800b052:	d104      	bne.n	800b05e <HAL_UART_IRQHandler+0xee>
 800b054:	697b      	ldr	r3, [r7, #20]
 800b056:	f003 0301 	and.w	r3, r3, #1
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	d005      	beq.n	800b06a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b062:	f043 0208 	orr.w	r2, r3, #8
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b06e:	2b00      	cmp	r3, #0
 800b070:	d078      	beq.n	800b164 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b072:	69fb      	ldr	r3, [r7, #28]
 800b074:	f003 0320 	and.w	r3, r3, #32
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d007      	beq.n	800b08c <HAL_UART_IRQHandler+0x11c>
 800b07c:	69bb      	ldr	r3, [r7, #24]
 800b07e:	f003 0320 	and.w	r3, r3, #32
 800b082:	2b00      	cmp	r3, #0
 800b084:	d002      	beq.n	800b08c <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800b086:	6878      	ldr	r0, [r7, #4]
 800b088:	f000 f9c7 	bl	800b41a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	695b      	ldr	r3, [r3, #20]
 800b092:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b096:	2b40      	cmp	r3, #64	; 0x40
 800b098:	bf0c      	ite	eq
 800b09a:	2301      	moveq	r3, #1
 800b09c:	2300      	movne	r3, #0
 800b09e:	b2db      	uxtb	r3, r3
 800b0a0:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b0a6:	f003 0308 	and.w	r3, r3, #8
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	d102      	bne.n	800b0b4 <HAL_UART_IRQHandler+0x144>
 800b0ae:	68fb      	ldr	r3, [r7, #12]
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d031      	beq.n	800b118 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b0b4:	6878      	ldr	r0, [r7, #4]
 800b0b6:	f000 f910 	bl	800b2da <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	695b      	ldr	r3, [r3, #20]
 800b0c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b0c4:	2b40      	cmp	r3, #64	; 0x40
 800b0c6:	d123      	bne.n	800b110 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	695a      	ldr	r2, [r3, #20]
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b0d6:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d013      	beq.n	800b108 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b0e4:	4a21      	ldr	r2, [pc, #132]	; (800b16c <HAL_UART_IRQHandler+0x1fc>)
 800b0e6:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b0ec:	4618      	mov	r0, r3
 800b0ee:	f7fd f915 	bl	800831c <HAL_DMA_Abort_IT>
 800b0f2:	4603      	mov	r3, r0
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	d016      	beq.n	800b126 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b0fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b0fe:	687a      	ldr	r2, [r7, #4]
 800b100:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800b102:	4610      	mov	r0, r2
 800b104:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b106:	e00e      	b.n	800b126 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b108:	6878      	ldr	r0, [r7, #4]
 800b10a:	f000 f845 	bl	800b198 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b10e:	e00a      	b.n	800b126 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b110:	6878      	ldr	r0, [r7, #4]
 800b112:	f000 f841 	bl	800b198 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b116:	e006      	b.n	800b126 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b118:	6878      	ldr	r0, [r7, #4]
 800b11a:	f000 f83d 	bl	800b198 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	2200      	movs	r2, #0
 800b122:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800b124:	e01e      	b.n	800b164 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b126:	bf00      	nop
    return;
 800b128:	e01c      	b.n	800b164 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800b12a:	69fb      	ldr	r3, [r7, #28]
 800b12c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b130:	2b00      	cmp	r3, #0
 800b132:	d008      	beq.n	800b146 <HAL_UART_IRQHandler+0x1d6>
 800b134:	69bb      	ldr	r3, [r7, #24]
 800b136:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d003      	beq.n	800b146 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800b13e:	6878      	ldr	r0, [r7, #4]
 800b140:	f000 f8fd 	bl	800b33e <UART_Transmit_IT>
    return;
 800b144:	e00f      	b.n	800b166 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800b146:	69fb      	ldr	r3, [r7, #28]
 800b148:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d00a      	beq.n	800b166 <HAL_UART_IRQHandler+0x1f6>
 800b150:	69bb      	ldr	r3, [r7, #24]
 800b152:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b156:	2b00      	cmp	r3, #0
 800b158:	d005      	beq.n	800b166 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 800b15a:	6878      	ldr	r0, [r7, #4]
 800b15c:	f000 f945 	bl	800b3ea <UART_EndTransmit_IT>
    return;
 800b160:	bf00      	nop
 800b162:	e000      	b.n	800b166 <HAL_UART_IRQHandler+0x1f6>
    return;
 800b164:	bf00      	nop
  }
}
 800b166:	3720      	adds	r7, #32
 800b168:	46bd      	mov	sp, r7
 800b16a:	bd80      	pop	{r7, pc}
 800b16c:	0800b317 	.word	0x0800b317

0800b170 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b170:	b480      	push	{r7}
 800b172:	b083      	sub	sp, #12
 800b174:	af00      	add	r7, sp, #0
 800b176:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800b178:	bf00      	nop
 800b17a:	370c      	adds	r7, #12
 800b17c:	46bd      	mov	sp, r7
 800b17e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b182:	4770      	bx	lr

0800b184 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800b184:	b480      	push	{r7}
 800b186:	b083      	sub	sp, #12
 800b188:	af00      	add	r7, sp, #0
 800b18a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800b18c:	bf00      	nop
 800b18e:	370c      	adds	r7, #12
 800b190:	46bd      	mov	sp, r7
 800b192:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b196:	4770      	bx	lr

0800b198 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b198:	b480      	push	{r7}
 800b19a:	b083      	sub	sp, #12
 800b19c:	af00      	add	r7, sp, #0
 800b19e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800b1a0:	bf00      	nop
 800b1a2:	370c      	adds	r7, #12
 800b1a4:	46bd      	mov	sp, r7
 800b1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1aa:	4770      	bx	lr

0800b1ac <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800b1ac:	b580      	push	{r7, lr}
 800b1ae:	b084      	sub	sp, #16
 800b1b0:	af00      	add	r7, sp, #0
 800b1b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1b8:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	d113      	bne.n	800b1f0 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 800b1c8:	68fb      	ldr	r3, [r7, #12]
 800b1ca:	2200      	movs	r2, #0
 800b1cc:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b1ce:	68fb      	ldr	r3, [r7, #12]
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	695a      	ldr	r2, [r3, #20]
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b1dc:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	68da      	ldr	r2, [r3, #12]
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b1ec:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b1ee:	e002      	b.n	800b1f6 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 800b1f0:	68f8      	ldr	r0, [r7, #12]
 800b1f2:	f7fc fdf5 	bl	8007de0 <HAL_UART_TxCpltCallback>
}
 800b1f6:	bf00      	nop
 800b1f8:	3710      	adds	r7, #16
 800b1fa:	46bd      	mov	sp, r7
 800b1fc:	bd80      	pop	{r7, pc}

0800b1fe <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b1fe:	b580      	push	{r7, lr}
 800b200:	b084      	sub	sp, #16
 800b202:	af00      	add	r7, sp, #0
 800b204:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b20a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800b20c:	68f8      	ldr	r0, [r7, #12]
 800b20e:	f7ff ffaf 	bl	800b170 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b212:	bf00      	nop
 800b214:	3710      	adds	r7, #16
 800b216:	46bd      	mov	sp, r7
 800b218:	bd80      	pop	{r7, pc}

0800b21a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800b21a:	b580      	push	{r7, lr}
 800b21c:	b084      	sub	sp, #16
 800b21e:	af00      	add	r7, sp, #0
 800b220:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800b222:	2300      	movs	r3, #0
 800b224:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b22a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800b22c:	68bb      	ldr	r3, [r7, #8]
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	695b      	ldr	r3, [r3, #20]
 800b232:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b236:	2b80      	cmp	r3, #128	; 0x80
 800b238:	bf0c      	ite	eq
 800b23a:	2301      	moveq	r3, #1
 800b23c:	2300      	movne	r3, #0
 800b23e:	b2db      	uxtb	r3, r3
 800b240:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800b242:	68bb      	ldr	r3, [r7, #8]
 800b244:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b248:	b2db      	uxtb	r3, r3
 800b24a:	2b21      	cmp	r3, #33	; 0x21
 800b24c:	d108      	bne.n	800b260 <UART_DMAError+0x46>
 800b24e:	68fb      	ldr	r3, [r7, #12]
 800b250:	2b00      	cmp	r3, #0
 800b252:	d005      	beq.n	800b260 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800b254:	68bb      	ldr	r3, [r7, #8]
 800b256:	2200      	movs	r2, #0
 800b258:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800b25a:	68b8      	ldr	r0, [r7, #8]
 800b25c:	f000 f827 	bl	800b2ae <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b260:	68bb      	ldr	r3, [r7, #8]
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	695b      	ldr	r3, [r3, #20]
 800b266:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b26a:	2b40      	cmp	r3, #64	; 0x40
 800b26c:	bf0c      	ite	eq
 800b26e:	2301      	moveq	r3, #1
 800b270:	2300      	movne	r3, #0
 800b272:	b2db      	uxtb	r3, r3
 800b274:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800b276:	68bb      	ldr	r3, [r7, #8]
 800b278:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800b27c:	b2db      	uxtb	r3, r3
 800b27e:	2b22      	cmp	r3, #34	; 0x22
 800b280:	d108      	bne.n	800b294 <UART_DMAError+0x7a>
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	2b00      	cmp	r3, #0
 800b286:	d005      	beq.n	800b294 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800b288:	68bb      	ldr	r3, [r7, #8]
 800b28a:	2200      	movs	r2, #0
 800b28c:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800b28e:	68b8      	ldr	r0, [r7, #8]
 800b290:	f000 f823 	bl	800b2da <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800b294:	68bb      	ldr	r3, [r7, #8]
 800b296:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b298:	f043 0210 	orr.w	r2, r3, #16
 800b29c:	68bb      	ldr	r3, [r7, #8]
 800b29e:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b2a0:	68b8      	ldr	r0, [r7, #8]
 800b2a2:	f7ff ff79 	bl	800b198 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b2a6:	bf00      	nop
 800b2a8:	3710      	adds	r7, #16
 800b2aa:	46bd      	mov	sp, r7
 800b2ac:	bd80      	pop	{r7, pc}

0800b2ae <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b2ae:	b480      	push	{r7}
 800b2b0:	b083      	sub	sp, #12
 800b2b2:	af00      	add	r7, sp, #0
 800b2b4:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	68da      	ldr	r2, [r3, #12]
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800b2c4:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	2220      	movs	r2, #32
 800b2ca:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 800b2ce:	bf00      	nop
 800b2d0:	370c      	adds	r7, #12
 800b2d2:	46bd      	mov	sp, r7
 800b2d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2d8:	4770      	bx	lr

0800b2da <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b2da:	b480      	push	{r7}
 800b2dc:	b083      	sub	sp, #12
 800b2de:	af00      	add	r7, sp, #0
 800b2e0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	681b      	ldr	r3, [r3, #0]
 800b2e6:	68da      	ldr	r2, [r3, #12]
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800b2f0:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	695a      	ldr	r2, [r3, #20]
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	f022 0201 	bic.w	r2, r2, #1
 800b300:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	2220      	movs	r2, #32
 800b306:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800b30a:	bf00      	nop
 800b30c:	370c      	adds	r7, #12
 800b30e:	46bd      	mov	sp, r7
 800b310:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b314:	4770      	bx	lr

0800b316 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b316:	b580      	push	{r7, lr}
 800b318:	b084      	sub	sp, #16
 800b31a:	af00      	add	r7, sp, #0
 800b31c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b322:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	2200      	movs	r2, #0
 800b328:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800b32a:	68fb      	ldr	r3, [r7, #12]
 800b32c:	2200      	movs	r2, #0
 800b32e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b330:	68f8      	ldr	r0, [r7, #12]
 800b332:	f7ff ff31 	bl	800b198 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b336:	bf00      	nop
 800b338:	3710      	adds	r7, #16
 800b33a:	46bd      	mov	sp, r7
 800b33c:	bd80      	pop	{r7, pc}

0800b33e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800b33e:	b480      	push	{r7}
 800b340:	b085      	sub	sp, #20
 800b342:	af00      	add	r7, sp, #0
 800b344:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b34c:	b2db      	uxtb	r3, r3
 800b34e:	2b21      	cmp	r3, #33	; 0x21
 800b350:	d144      	bne.n	800b3dc <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	689b      	ldr	r3, [r3, #8]
 800b356:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b35a:	d11a      	bne.n	800b392 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	6a1b      	ldr	r3, [r3, #32]
 800b360:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800b362:	68fb      	ldr	r3, [r7, #12]
 800b364:	881b      	ldrh	r3, [r3, #0]
 800b366:	461a      	mov	r2, r3
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b370:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	691b      	ldr	r3, [r3, #16]
 800b376:	2b00      	cmp	r3, #0
 800b378:	d105      	bne.n	800b386 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	6a1b      	ldr	r3, [r3, #32]
 800b37e:	1c9a      	adds	r2, r3, #2
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	621a      	str	r2, [r3, #32]
 800b384:	e00e      	b.n	800b3a4 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	6a1b      	ldr	r3, [r3, #32]
 800b38a:	1c5a      	adds	r2, r3, #1
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	621a      	str	r2, [r3, #32]
 800b390:	e008      	b.n	800b3a4 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	6a1b      	ldr	r3, [r3, #32]
 800b396:	1c59      	adds	r1, r3, #1
 800b398:	687a      	ldr	r2, [r7, #4]
 800b39a:	6211      	str	r1, [r2, #32]
 800b39c:	781a      	ldrb	r2, [r3, #0]
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b3a8:	b29b      	uxth	r3, r3
 800b3aa:	3b01      	subs	r3, #1
 800b3ac:	b29b      	uxth	r3, r3
 800b3ae:	687a      	ldr	r2, [r7, #4]
 800b3b0:	4619      	mov	r1, r3
 800b3b2:	84d1      	strh	r1, [r2, #38]	; 0x26
 800b3b4:	2b00      	cmp	r3, #0
 800b3b6:	d10f      	bne.n	800b3d8 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	68da      	ldr	r2, [r3, #12]
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	681b      	ldr	r3, [r3, #0]
 800b3c2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b3c6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	681b      	ldr	r3, [r3, #0]
 800b3cc:	68da      	ldr	r2, [r3, #12]
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b3d6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800b3d8:	2300      	movs	r3, #0
 800b3da:	e000      	b.n	800b3de <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800b3dc:	2302      	movs	r3, #2
  }
}
 800b3de:	4618      	mov	r0, r3
 800b3e0:	3714      	adds	r7, #20
 800b3e2:	46bd      	mov	sp, r7
 800b3e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3e8:	4770      	bx	lr

0800b3ea <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b3ea:	b580      	push	{r7, lr}
 800b3ec:	b082      	sub	sp, #8
 800b3ee:	af00      	add	r7, sp, #0
 800b3f0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	681b      	ldr	r3, [r3, #0]
 800b3f6:	68da      	ldr	r2, [r3, #12]
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b400:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	2220      	movs	r2, #32
 800b406:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b40a:	6878      	ldr	r0, [r7, #4]
 800b40c:	f7fc fce8 	bl	8007de0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800b410:	2300      	movs	r3, #0
}
 800b412:	4618      	mov	r0, r3
 800b414:	3708      	adds	r7, #8
 800b416:	46bd      	mov	sp, r7
 800b418:	bd80      	pop	{r7, pc}

0800b41a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800b41a:	b580      	push	{r7, lr}
 800b41c:	b084      	sub	sp, #16
 800b41e:	af00      	add	r7, sp, #0
 800b420:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800b428:	b2db      	uxtb	r3, r3
 800b42a:	2b22      	cmp	r3, #34	; 0x22
 800b42c:	d171      	bne.n	800b512 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	689b      	ldr	r3, [r3, #8]
 800b432:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b436:	d123      	bne.n	800b480 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b43c:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	691b      	ldr	r3, [r3, #16]
 800b442:	2b00      	cmp	r3, #0
 800b444:	d10e      	bne.n	800b464 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	685b      	ldr	r3, [r3, #4]
 800b44c:	b29b      	uxth	r3, r3
 800b44e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b452:	b29a      	uxth	r2, r3
 800b454:	68fb      	ldr	r3, [r7, #12]
 800b456:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b45c:	1c9a      	adds	r2, r3, #2
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	629a      	str	r2, [r3, #40]	; 0x28
 800b462:	e029      	b.n	800b4b8 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	685b      	ldr	r3, [r3, #4]
 800b46a:	b29b      	uxth	r3, r3
 800b46c:	b2db      	uxtb	r3, r3
 800b46e:	b29a      	uxth	r2, r3
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b478:	1c5a      	adds	r2, r3, #1
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	629a      	str	r2, [r3, #40]	; 0x28
 800b47e:	e01b      	b.n	800b4b8 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	691b      	ldr	r3, [r3, #16]
 800b484:	2b00      	cmp	r3, #0
 800b486:	d10a      	bne.n	800b49e <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	6858      	ldr	r0, [r3, #4]
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b492:	1c59      	adds	r1, r3, #1
 800b494:	687a      	ldr	r2, [r7, #4]
 800b496:	6291      	str	r1, [r2, #40]	; 0x28
 800b498:	b2c2      	uxtb	r2, r0
 800b49a:	701a      	strb	r2, [r3, #0]
 800b49c:	e00c      	b.n	800b4b8 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	681b      	ldr	r3, [r3, #0]
 800b4a2:	685b      	ldr	r3, [r3, #4]
 800b4a4:	b2da      	uxtb	r2, r3
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b4aa:	1c58      	adds	r0, r3, #1
 800b4ac:	6879      	ldr	r1, [r7, #4]
 800b4ae:	6288      	str	r0, [r1, #40]	; 0x28
 800b4b0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b4b4:	b2d2      	uxtb	r2, r2
 800b4b6:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b4bc:	b29b      	uxth	r3, r3
 800b4be:	3b01      	subs	r3, #1
 800b4c0:	b29b      	uxth	r3, r3
 800b4c2:	687a      	ldr	r2, [r7, #4]
 800b4c4:	4619      	mov	r1, r3
 800b4c6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	d120      	bne.n	800b50e <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	68da      	ldr	r2, [r3, #12]
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	f022 0220 	bic.w	r2, r2, #32
 800b4da:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	68da      	ldr	r2, [r3, #12]
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	681b      	ldr	r3, [r3, #0]
 800b4e6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b4ea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	681b      	ldr	r3, [r3, #0]
 800b4f0:	695a      	ldr	r2, [r3, #20]
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	f022 0201 	bic.w	r2, r2, #1
 800b4fa:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	2220      	movs	r2, #32
 800b500:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800b504:	6878      	ldr	r0, [r7, #4]
 800b506:	f7ff fe3d 	bl	800b184 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800b50a:	2300      	movs	r3, #0
 800b50c:	e002      	b.n	800b514 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800b50e:	2300      	movs	r3, #0
 800b510:	e000      	b.n	800b514 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800b512:	2302      	movs	r3, #2
  }
}
 800b514:	4618      	mov	r0, r3
 800b516:	3710      	adds	r7, #16
 800b518:	46bd      	mov	sp, r7
 800b51a:	bd80      	pop	{r7, pc}

0800b51c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b51c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b520:	b085      	sub	sp, #20
 800b522:	af00      	add	r7, sp, #0
 800b524:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	691b      	ldr	r3, [r3, #16]
 800b52c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	68da      	ldr	r2, [r3, #12]
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	430a      	orrs	r2, r1
 800b53a:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	689a      	ldr	r2, [r3, #8]
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	691b      	ldr	r3, [r3, #16]
 800b544:	431a      	orrs	r2, r3
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	695b      	ldr	r3, [r3, #20]
 800b54a:	431a      	orrs	r2, r3
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	69db      	ldr	r3, [r3, #28]
 800b550:	4313      	orrs	r3, r2
 800b552:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	68db      	ldr	r3, [r3, #12]
 800b55a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800b55e:	f023 030c 	bic.w	r3, r3, #12
 800b562:	687a      	ldr	r2, [r7, #4]
 800b564:	6812      	ldr	r2, [r2, #0]
 800b566:	68f9      	ldr	r1, [r7, #12]
 800b568:	430b      	orrs	r3, r1
 800b56a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	681b      	ldr	r3, [r3, #0]
 800b570:	695b      	ldr	r3, [r3, #20]
 800b572:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	699a      	ldr	r2, [r3, #24]
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	430a      	orrs	r2, r1
 800b580:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	69db      	ldr	r3, [r3, #28]
 800b586:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b58a:	f040 818b 	bne.w	800b8a4 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	681b      	ldr	r3, [r3, #0]
 800b592:	4ac1      	ldr	r2, [pc, #772]	; (800b898 <UART_SetConfig+0x37c>)
 800b594:	4293      	cmp	r3, r2
 800b596:	d005      	beq.n	800b5a4 <UART_SetConfig+0x88>
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	4abf      	ldr	r2, [pc, #764]	; (800b89c <UART_SetConfig+0x380>)
 800b59e:	4293      	cmp	r3, r2
 800b5a0:	f040 80bd 	bne.w	800b71e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b5a4:	f7ff f934 	bl	800a810 <HAL_RCC_GetPCLK2Freq>
 800b5a8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b5aa:	68bb      	ldr	r3, [r7, #8]
 800b5ac:	461d      	mov	r5, r3
 800b5ae:	f04f 0600 	mov.w	r6, #0
 800b5b2:	46a8      	mov	r8, r5
 800b5b4:	46b1      	mov	r9, r6
 800b5b6:	eb18 0308 	adds.w	r3, r8, r8
 800b5ba:	eb49 0409 	adc.w	r4, r9, r9
 800b5be:	4698      	mov	r8, r3
 800b5c0:	46a1      	mov	r9, r4
 800b5c2:	eb18 0805 	adds.w	r8, r8, r5
 800b5c6:	eb49 0906 	adc.w	r9, r9, r6
 800b5ca:	f04f 0100 	mov.w	r1, #0
 800b5ce:	f04f 0200 	mov.w	r2, #0
 800b5d2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800b5d6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800b5da:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800b5de:	4688      	mov	r8, r1
 800b5e0:	4691      	mov	r9, r2
 800b5e2:	eb18 0005 	adds.w	r0, r8, r5
 800b5e6:	eb49 0106 	adc.w	r1, r9, r6
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	685b      	ldr	r3, [r3, #4]
 800b5ee:	461d      	mov	r5, r3
 800b5f0:	f04f 0600 	mov.w	r6, #0
 800b5f4:	196b      	adds	r3, r5, r5
 800b5f6:	eb46 0406 	adc.w	r4, r6, r6
 800b5fa:	461a      	mov	r2, r3
 800b5fc:	4623      	mov	r3, r4
 800b5fe:	f7f5 fb53 	bl	8000ca8 <__aeabi_uldivmod>
 800b602:	4603      	mov	r3, r0
 800b604:	460c      	mov	r4, r1
 800b606:	461a      	mov	r2, r3
 800b608:	4ba5      	ldr	r3, [pc, #660]	; (800b8a0 <UART_SetConfig+0x384>)
 800b60a:	fba3 2302 	umull	r2, r3, r3, r2
 800b60e:	095b      	lsrs	r3, r3, #5
 800b610:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800b614:	68bb      	ldr	r3, [r7, #8]
 800b616:	461d      	mov	r5, r3
 800b618:	f04f 0600 	mov.w	r6, #0
 800b61c:	46a9      	mov	r9, r5
 800b61e:	46b2      	mov	sl, r6
 800b620:	eb19 0309 	adds.w	r3, r9, r9
 800b624:	eb4a 040a 	adc.w	r4, sl, sl
 800b628:	4699      	mov	r9, r3
 800b62a:	46a2      	mov	sl, r4
 800b62c:	eb19 0905 	adds.w	r9, r9, r5
 800b630:	eb4a 0a06 	adc.w	sl, sl, r6
 800b634:	f04f 0100 	mov.w	r1, #0
 800b638:	f04f 0200 	mov.w	r2, #0
 800b63c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b640:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800b644:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800b648:	4689      	mov	r9, r1
 800b64a:	4692      	mov	sl, r2
 800b64c:	eb19 0005 	adds.w	r0, r9, r5
 800b650:	eb4a 0106 	adc.w	r1, sl, r6
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	685b      	ldr	r3, [r3, #4]
 800b658:	461d      	mov	r5, r3
 800b65a:	f04f 0600 	mov.w	r6, #0
 800b65e:	196b      	adds	r3, r5, r5
 800b660:	eb46 0406 	adc.w	r4, r6, r6
 800b664:	461a      	mov	r2, r3
 800b666:	4623      	mov	r3, r4
 800b668:	f7f5 fb1e 	bl	8000ca8 <__aeabi_uldivmod>
 800b66c:	4603      	mov	r3, r0
 800b66e:	460c      	mov	r4, r1
 800b670:	461a      	mov	r2, r3
 800b672:	4b8b      	ldr	r3, [pc, #556]	; (800b8a0 <UART_SetConfig+0x384>)
 800b674:	fba3 1302 	umull	r1, r3, r3, r2
 800b678:	095b      	lsrs	r3, r3, #5
 800b67a:	2164      	movs	r1, #100	; 0x64
 800b67c:	fb01 f303 	mul.w	r3, r1, r3
 800b680:	1ad3      	subs	r3, r2, r3
 800b682:	00db      	lsls	r3, r3, #3
 800b684:	3332      	adds	r3, #50	; 0x32
 800b686:	4a86      	ldr	r2, [pc, #536]	; (800b8a0 <UART_SetConfig+0x384>)
 800b688:	fba2 2303 	umull	r2, r3, r2, r3
 800b68c:	095b      	lsrs	r3, r3, #5
 800b68e:	005b      	lsls	r3, r3, #1
 800b690:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b694:	4498      	add	r8, r3
 800b696:	68bb      	ldr	r3, [r7, #8]
 800b698:	461d      	mov	r5, r3
 800b69a:	f04f 0600 	mov.w	r6, #0
 800b69e:	46a9      	mov	r9, r5
 800b6a0:	46b2      	mov	sl, r6
 800b6a2:	eb19 0309 	adds.w	r3, r9, r9
 800b6a6:	eb4a 040a 	adc.w	r4, sl, sl
 800b6aa:	4699      	mov	r9, r3
 800b6ac:	46a2      	mov	sl, r4
 800b6ae:	eb19 0905 	adds.w	r9, r9, r5
 800b6b2:	eb4a 0a06 	adc.w	sl, sl, r6
 800b6b6:	f04f 0100 	mov.w	r1, #0
 800b6ba:	f04f 0200 	mov.w	r2, #0
 800b6be:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b6c2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800b6c6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800b6ca:	4689      	mov	r9, r1
 800b6cc:	4692      	mov	sl, r2
 800b6ce:	eb19 0005 	adds.w	r0, r9, r5
 800b6d2:	eb4a 0106 	adc.w	r1, sl, r6
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	685b      	ldr	r3, [r3, #4]
 800b6da:	461d      	mov	r5, r3
 800b6dc:	f04f 0600 	mov.w	r6, #0
 800b6e0:	196b      	adds	r3, r5, r5
 800b6e2:	eb46 0406 	adc.w	r4, r6, r6
 800b6e6:	461a      	mov	r2, r3
 800b6e8:	4623      	mov	r3, r4
 800b6ea:	f7f5 fadd 	bl	8000ca8 <__aeabi_uldivmod>
 800b6ee:	4603      	mov	r3, r0
 800b6f0:	460c      	mov	r4, r1
 800b6f2:	461a      	mov	r2, r3
 800b6f4:	4b6a      	ldr	r3, [pc, #424]	; (800b8a0 <UART_SetConfig+0x384>)
 800b6f6:	fba3 1302 	umull	r1, r3, r3, r2
 800b6fa:	095b      	lsrs	r3, r3, #5
 800b6fc:	2164      	movs	r1, #100	; 0x64
 800b6fe:	fb01 f303 	mul.w	r3, r1, r3
 800b702:	1ad3      	subs	r3, r2, r3
 800b704:	00db      	lsls	r3, r3, #3
 800b706:	3332      	adds	r3, #50	; 0x32
 800b708:	4a65      	ldr	r2, [pc, #404]	; (800b8a0 <UART_SetConfig+0x384>)
 800b70a:	fba2 2303 	umull	r2, r3, r2, r3
 800b70e:	095b      	lsrs	r3, r3, #5
 800b710:	f003 0207 	and.w	r2, r3, #7
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	4442      	add	r2, r8
 800b71a:	609a      	str	r2, [r3, #8]
 800b71c:	e26f      	b.n	800bbfe <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b71e:	f7ff f863 	bl	800a7e8 <HAL_RCC_GetPCLK1Freq>
 800b722:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b724:	68bb      	ldr	r3, [r7, #8]
 800b726:	461d      	mov	r5, r3
 800b728:	f04f 0600 	mov.w	r6, #0
 800b72c:	46a8      	mov	r8, r5
 800b72e:	46b1      	mov	r9, r6
 800b730:	eb18 0308 	adds.w	r3, r8, r8
 800b734:	eb49 0409 	adc.w	r4, r9, r9
 800b738:	4698      	mov	r8, r3
 800b73a:	46a1      	mov	r9, r4
 800b73c:	eb18 0805 	adds.w	r8, r8, r5
 800b740:	eb49 0906 	adc.w	r9, r9, r6
 800b744:	f04f 0100 	mov.w	r1, #0
 800b748:	f04f 0200 	mov.w	r2, #0
 800b74c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800b750:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800b754:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800b758:	4688      	mov	r8, r1
 800b75a:	4691      	mov	r9, r2
 800b75c:	eb18 0005 	adds.w	r0, r8, r5
 800b760:	eb49 0106 	adc.w	r1, r9, r6
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	685b      	ldr	r3, [r3, #4]
 800b768:	461d      	mov	r5, r3
 800b76a:	f04f 0600 	mov.w	r6, #0
 800b76e:	196b      	adds	r3, r5, r5
 800b770:	eb46 0406 	adc.w	r4, r6, r6
 800b774:	461a      	mov	r2, r3
 800b776:	4623      	mov	r3, r4
 800b778:	f7f5 fa96 	bl	8000ca8 <__aeabi_uldivmod>
 800b77c:	4603      	mov	r3, r0
 800b77e:	460c      	mov	r4, r1
 800b780:	461a      	mov	r2, r3
 800b782:	4b47      	ldr	r3, [pc, #284]	; (800b8a0 <UART_SetConfig+0x384>)
 800b784:	fba3 2302 	umull	r2, r3, r3, r2
 800b788:	095b      	lsrs	r3, r3, #5
 800b78a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800b78e:	68bb      	ldr	r3, [r7, #8]
 800b790:	461d      	mov	r5, r3
 800b792:	f04f 0600 	mov.w	r6, #0
 800b796:	46a9      	mov	r9, r5
 800b798:	46b2      	mov	sl, r6
 800b79a:	eb19 0309 	adds.w	r3, r9, r9
 800b79e:	eb4a 040a 	adc.w	r4, sl, sl
 800b7a2:	4699      	mov	r9, r3
 800b7a4:	46a2      	mov	sl, r4
 800b7a6:	eb19 0905 	adds.w	r9, r9, r5
 800b7aa:	eb4a 0a06 	adc.w	sl, sl, r6
 800b7ae:	f04f 0100 	mov.w	r1, #0
 800b7b2:	f04f 0200 	mov.w	r2, #0
 800b7b6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b7ba:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800b7be:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800b7c2:	4689      	mov	r9, r1
 800b7c4:	4692      	mov	sl, r2
 800b7c6:	eb19 0005 	adds.w	r0, r9, r5
 800b7ca:	eb4a 0106 	adc.w	r1, sl, r6
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	685b      	ldr	r3, [r3, #4]
 800b7d2:	461d      	mov	r5, r3
 800b7d4:	f04f 0600 	mov.w	r6, #0
 800b7d8:	196b      	adds	r3, r5, r5
 800b7da:	eb46 0406 	adc.w	r4, r6, r6
 800b7de:	461a      	mov	r2, r3
 800b7e0:	4623      	mov	r3, r4
 800b7e2:	f7f5 fa61 	bl	8000ca8 <__aeabi_uldivmod>
 800b7e6:	4603      	mov	r3, r0
 800b7e8:	460c      	mov	r4, r1
 800b7ea:	461a      	mov	r2, r3
 800b7ec:	4b2c      	ldr	r3, [pc, #176]	; (800b8a0 <UART_SetConfig+0x384>)
 800b7ee:	fba3 1302 	umull	r1, r3, r3, r2
 800b7f2:	095b      	lsrs	r3, r3, #5
 800b7f4:	2164      	movs	r1, #100	; 0x64
 800b7f6:	fb01 f303 	mul.w	r3, r1, r3
 800b7fa:	1ad3      	subs	r3, r2, r3
 800b7fc:	00db      	lsls	r3, r3, #3
 800b7fe:	3332      	adds	r3, #50	; 0x32
 800b800:	4a27      	ldr	r2, [pc, #156]	; (800b8a0 <UART_SetConfig+0x384>)
 800b802:	fba2 2303 	umull	r2, r3, r2, r3
 800b806:	095b      	lsrs	r3, r3, #5
 800b808:	005b      	lsls	r3, r3, #1
 800b80a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b80e:	4498      	add	r8, r3
 800b810:	68bb      	ldr	r3, [r7, #8]
 800b812:	461d      	mov	r5, r3
 800b814:	f04f 0600 	mov.w	r6, #0
 800b818:	46a9      	mov	r9, r5
 800b81a:	46b2      	mov	sl, r6
 800b81c:	eb19 0309 	adds.w	r3, r9, r9
 800b820:	eb4a 040a 	adc.w	r4, sl, sl
 800b824:	4699      	mov	r9, r3
 800b826:	46a2      	mov	sl, r4
 800b828:	eb19 0905 	adds.w	r9, r9, r5
 800b82c:	eb4a 0a06 	adc.w	sl, sl, r6
 800b830:	f04f 0100 	mov.w	r1, #0
 800b834:	f04f 0200 	mov.w	r2, #0
 800b838:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b83c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800b840:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800b844:	4689      	mov	r9, r1
 800b846:	4692      	mov	sl, r2
 800b848:	eb19 0005 	adds.w	r0, r9, r5
 800b84c:	eb4a 0106 	adc.w	r1, sl, r6
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	685b      	ldr	r3, [r3, #4]
 800b854:	461d      	mov	r5, r3
 800b856:	f04f 0600 	mov.w	r6, #0
 800b85a:	196b      	adds	r3, r5, r5
 800b85c:	eb46 0406 	adc.w	r4, r6, r6
 800b860:	461a      	mov	r2, r3
 800b862:	4623      	mov	r3, r4
 800b864:	f7f5 fa20 	bl	8000ca8 <__aeabi_uldivmod>
 800b868:	4603      	mov	r3, r0
 800b86a:	460c      	mov	r4, r1
 800b86c:	461a      	mov	r2, r3
 800b86e:	4b0c      	ldr	r3, [pc, #48]	; (800b8a0 <UART_SetConfig+0x384>)
 800b870:	fba3 1302 	umull	r1, r3, r3, r2
 800b874:	095b      	lsrs	r3, r3, #5
 800b876:	2164      	movs	r1, #100	; 0x64
 800b878:	fb01 f303 	mul.w	r3, r1, r3
 800b87c:	1ad3      	subs	r3, r2, r3
 800b87e:	00db      	lsls	r3, r3, #3
 800b880:	3332      	adds	r3, #50	; 0x32
 800b882:	4a07      	ldr	r2, [pc, #28]	; (800b8a0 <UART_SetConfig+0x384>)
 800b884:	fba2 2303 	umull	r2, r3, r2, r3
 800b888:	095b      	lsrs	r3, r3, #5
 800b88a:	f003 0207 	and.w	r2, r3, #7
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	4442      	add	r2, r8
 800b894:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800b896:	e1b2      	b.n	800bbfe <UART_SetConfig+0x6e2>
 800b898:	40011000 	.word	0x40011000
 800b89c:	40011400 	.word	0x40011400
 800b8a0:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	4ad7      	ldr	r2, [pc, #860]	; (800bc08 <UART_SetConfig+0x6ec>)
 800b8aa:	4293      	cmp	r3, r2
 800b8ac:	d005      	beq.n	800b8ba <UART_SetConfig+0x39e>
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	4ad6      	ldr	r2, [pc, #856]	; (800bc0c <UART_SetConfig+0x6f0>)
 800b8b4:	4293      	cmp	r3, r2
 800b8b6:	f040 80d1 	bne.w	800ba5c <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800b8ba:	f7fe ffa9 	bl	800a810 <HAL_RCC_GetPCLK2Freq>
 800b8be:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b8c0:	68bb      	ldr	r3, [r7, #8]
 800b8c2:	469a      	mov	sl, r3
 800b8c4:	f04f 0b00 	mov.w	fp, #0
 800b8c8:	46d0      	mov	r8, sl
 800b8ca:	46d9      	mov	r9, fp
 800b8cc:	eb18 0308 	adds.w	r3, r8, r8
 800b8d0:	eb49 0409 	adc.w	r4, r9, r9
 800b8d4:	4698      	mov	r8, r3
 800b8d6:	46a1      	mov	r9, r4
 800b8d8:	eb18 080a 	adds.w	r8, r8, sl
 800b8dc:	eb49 090b 	adc.w	r9, r9, fp
 800b8e0:	f04f 0100 	mov.w	r1, #0
 800b8e4:	f04f 0200 	mov.w	r2, #0
 800b8e8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800b8ec:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800b8f0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800b8f4:	4688      	mov	r8, r1
 800b8f6:	4691      	mov	r9, r2
 800b8f8:	eb1a 0508 	adds.w	r5, sl, r8
 800b8fc:	eb4b 0609 	adc.w	r6, fp, r9
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	685b      	ldr	r3, [r3, #4]
 800b904:	4619      	mov	r1, r3
 800b906:	f04f 0200 	mov.w	r2, #0
 800b90a:	f04f 0300 	mov.w	r3, #0
 800b90e:	f04f 0400 	mov.w	r4, #0
 800b912:	0094      	lsls	r4, r2, #2
 800b914:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800b918:	008b      	lsls	r3, r1, #2
 800b91a:	461a      	mov	r2, r3
 800b91c:	4623      	mov	r3, r4
 800b91e:	4628      	mov	r0, r5
 800b920:	4631      	mov	r1, r6
 800b922:	f7f5 f9c1 	bl	8000ca8 <__aeabi_uldivmod>
 800b926:	4603      	mov	r3, r0
 800b928:	460c      	mov	r4, r1
 800b92a:	461a      	mov	r2, r3
 800b92c:	4bb8      	ldr	r3, [pc, #736]	; (800bc10 <UART_SetConfig+0x6f4>)
 800b92e:	fba3 2302 	umull	r2, r3, r3, r2
 800b932:	095b      	lsrs	r3, r3, #5
 800b934:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800b938:	68bb      	ldr	r3, [r7, #8]
 800b93a:	469b      	mov	fp, r3
 800b93c:	f04f 0c00 	mov.w	ip, #0
 800b940:	46d9      	mov	r9, fp
 800b942:	46e2      	mov	sl, ip
 800b944:	eb19 0309 	adds.w	r3, r9, r9
 800b948:	eb4a 040a 	adc.w	r4, sl, sl
 800b94c:	4699      	mov	r9, r3
 800b94e:	46a2      	mov	sl, r4
 800b950:	eb19 090b 	adds.w	r9, r9, fp
 800b954:	eb4a 0a0c 	adc.w	sl, sl, ip
 800b958:	f04f 0100 	mov.w	r1, #0
 800b95c:	f04f 0200 	mov.w	r2, #0
 800b960:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b964:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800b968:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800b96c:	4689      	mov	r9, r1
 800b96e:	4692      	mov	sl, r2
 800b970:	eb1b 0509 	adds.w	r5, fp, r9
 800b974:	eb4c 060a 	adc.w	r6, ip, sl
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	685b      	ldr	r3, [r3, #4]
 800b97c:	4619      	mov	r1, r3
 800b97e:	f04f 0200 	mov.w	r2, #0
 800b982:	f04f 0300 	mov.w	r3, #0
 800b986:	f04f 0400 	mov.w	r4, #0
 800b98a:	0094      	lsls	r4, r2, #2
 800b98c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800b990:	008b      	lsls	r3, r1, #2
 800b992:	461a      	mov	r2, r3
 800b994:	4623      	mov	r3, r4
 800b996:	4628      	mov	r0, r5
 800b998:	4631      	mov	r1, r6
 800b99a:	f7f5 f985 	bl	8000ca8 <__aeabi_uldivmod>
 800b99e:	4603      	mov	r3, r0
 800b9a0:	460c      	mov	r4, r1
 800b9a2:	461a      	mov	r2, r3
 800b9a4:	4b9a      	ldr	r3, [pc, #616]	; (800bc10 <UART_SetConfig+0x6f4>)
 800b9a6:	fba3 1302 	umull	r1, r3, r3, r2
 800b9aa:	095b      	lsrs	r3, r3, #5
 800b9ac:	2164      	movs	r1, #100	; 0x64
 800b9ae:	fb01 f303 	mul.w	r3, r1, r3
 800b9b2:	1ad3      	subs	r3, r2, r3
 800b9b4:	011b      	lsls	r3, r3, #4
 800b9b6:	3332      	adds	r3, #50	; 0x32
 800b9b8:	4a95      	ldr	r2, [pc, #596]	; (800bc10 <UART_SetConfig+0x6f4>)
 800b9ba:	fba2 2303 	umull	r2, r3, r2, r3
 800b9be:	095b      	lsrs	r3, r3, #5
 800b9c0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b9c4:	4498      	add	r8, r3
 800b9c6:	68bb      	ldr	r3, [r7, #8]
 800b9c8:	469b      	mov	fp, r3
 800b9ca:	f04f 0c00 	mov.w	ip, #0
 800b9ce:	46d9      	mov	r9, fp
 800b9d0:	46e2      	mov	sl, ip
 800b9d2:	eb19 0309 	adds.w	r3, r9, r9
 800b9d6:	eb4a 040a 	adc.w	r4, sl, sl
 800b9da:	4699      	mov	r9, r3
 800b9dc:	46a2      	mov	sl, r4
 800b9de:	eb19 090b 	adds.w	r9, r9, fp
 800b9e2:	eb4a 0a0c 	adc.w	sl, sl, ip
 800b9e6:	f04f 0100 	mov.w	r1, #0
 800b9ea:	f04f 0200 	mov.w	r2, #0
 800b9ee:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b9f2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800b9f6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800b9fa:	4689      	mov	r9, r1
 800b9fc:	4692      	mov	sl, r2
 800b9fe:	eb1b 0509 	adds.w	r5, fp, r9
 800ba02:	eb4c 060a 	adc.w	r6, ip, sl
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	685b      	ldr	r3, [r3, #4]
 800ba0a:	4619      	mov	r1, r3
 800ba0c:	f04f 0200 	mov.w	r2, #0
 800ba10:	f04f 0300 	mov.w	r3, #0
 800ba14:	f04f 0400 	mov.w	r4, #0
 800ba18:	0094      	lsls	r4, r2, #2
 800ba1a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800ba1e:	008b      	lsls	r3, r1, #2
 800ba20:	461a      	mov	r2, r3
 800ba22:	4623      	mov	r3, r4
 800ba24:	4628      	mov	r0, r5
 800ba26:	4631      	mov	r1, r6
 800ba28:	f7f5 f93e 	bl	8000ca8 <__aeabi_uldivmod>
 800ba2c:	4603      	mov	r3, r0
 800ba2e:	460c      	mov	r4, r1
 800ba30:	461a      	mov	r2, r3
 800ba32:	4b77      	ldr	r3, [pc, #476]	; (800bc10 <UART_SetConfig+0x6f4>)
 800ba34:	fba3 1302 	umull	r1, r3, r3, r2
 800ba38:	095b      	lsrs	r3, r3, #5
 800ba3a:	2164      	movs	r1, #100	; 0x64
 800ba3c:	fb01 f303 	mul.w	r3, r1, r3
 800ba40:	1ad3      	subs	r3, r2, r3
 800ba42:	011b      	lsls	r3, r3, #4
 800ba44:	3332      	adds	r3, #50	; 0x32
 800ba46:	4a72      	ldr	r2, [pc, #456]	; (800bc10 <UART_SetConfig+0x6f4>)
 800ba48:	fba2 2303 	umull	r2, r3, r2, r3
 800ba4c:	095b      	lsrs	r3, r3, #5
 800ba4e:	f003 020f 	and.w	r2, r3, #15
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	681b      	ldr	r3, [r3, #0]
 800ba56:	4442      	add	r2, r8
 800ba58:	609a      	str	r2, [r3, #8]
 800ba5a:	e0d0      	b.n	800bbfe <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800ba5c:	f7fe fec4 	bl	800a7e8 <HAL_RCC_GetPCLK1Freq>
 800ba60:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800ba62:	68bb      	ldr	r3, [r7, #8]
 800ba64:	469a      	mov	sl, r3
 800ba66:	f04f 0b00 	mov.w	fp, #0
 800ba6a:	46d0      	mov	r8, sl
 800ba6c:	46d9      	mov	r9, fp
 800ba6e:	eb18 0308 	adds.w	r3, r8, r8
 800ba72:	eb49 0409 	adc.w	r4, r9, r9
 800ba76:	4698      	mov	r8, r3
 800ba78:	46a1      	mov	r9, r4
 800ba7a:	eb18 080a 	adds.w	r8, r8, sl
 800ba7e:	eb49 090b 	adc.w	r9, r9, fp
 800ba82:	f04f 0100 	mov.w	r1, #0
 800ba86:	f04f 0200 	mov.w	r2, #0
 800ba8a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800ba8e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800ba92:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800ba96:	4688      	mov	r8, r1
 800ba98:	4691      	mov	r9, r2
 800ba9a:	eb1a 0508 	adds.w	r5, sl, r8
 800ba9e:	eb4b 0609 	adc.w	r6, fp, r9
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	685b      	ldr	r3, [r3, #4]
 800baa6:	4619      	mov	r1, r3
 800baa8:	f04f 0200 	mov.w	r2, #0
 800baac:	f04f 0300 	mov.w	r3, #0
 800bab0:	f04f 0400 	mov.w	r4, #0
 800bab4:	0094      	lsls	r4, r2, #2
 800bab6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800baba:	008b      	lsls	r3, r1, #2
 800babc:	461a      	mov	r2, r3
 800babe:	4623      	mov	r3, r4
 800bac0:	4628      	mov	r0, r5
 800bac2:	4631      	mov	r1, r6
 800bac4:	f7f5 f8f0 	bl	8000ca8 <__aeabi_uldivmod>
 800bac8:	4603      	mov	r3, r0
 800baca:	460c      	mov	r4, r1
 800bacc:	461a      	mov	r2, r3
 800bace:	4b50      	ldr	r3, [pc, #320]	; (800bc10 <UART_SetConfig+0x6f4>)
 800bad0:	fba3 2302 	umull	r2, r3, r3, r2
 800bad4:	095b      	lsrs	r3, r3, #5
 800bad6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800bada:	68bb      	ldr	r3, [r7, #8]
 800badc:	469b      	mov	fp, r3
 800bade:	f04f 0c00 	mov.w	ip, #0
 800bae2:	46d9      	mov	r9, fp
 800bae4:	46e2      	mov	sl, ip
 800bae6:	eb19 0309 	adds.w	r3, r9, r9
 800baea:	eb4a 040a 	adc.w	r4, sl, sl
 800baee:	4699      	mov	r9, r3
 800baf0:	46a2      	mov	sl, r4
 800baf2:	eb19 090b 	adds.w	r9, r9, fp
 800baf6:	eb4a 0a0c 	adc.w	sl, sl, ip
 800bafa:	f04f 0100 	mov.w	r1, #0
 800bafe:	f04f 0200 	mov.w	r2, #0
 800bb02:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800bb06:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800bb0a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800bb0e:	4689      	mov	r9, r1
 800bb10:	4692      	mov	sl, r2
 800bb12:	eb1b 0509 	adds.w	r5, fp, r9
 800bb16:	eb4c 060a 	adc.w	r6, ip, sl
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	685b      	ldr	r3, [r3, #4]
 800bb1e:	4619      	mov	r1, r3
 800bb20:	f04f 0200 	mov.w	r2, #0
 800bb24:	f04f 0300 	mov.w	r3, #0
 800bb28:	f04f 0400 	mov.w	r4, #0
 800bb2c:	0094      	lsls	r4, r2, #2
 800bb2e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800bb32:	008b      	lsls	r3, r1, #2
 800bb34:	461a      	mov	r2, r3
 800bb36:	4623      	mov	r3, r4
 800bb38:	4628      	mov	r0, r5
 800bb3a:	4631      	mov	r1, r6
 800bb3c:	f7f5 f8b4 	bl	8000ca8 <__aeabi_uldivmod>
 800bb40:	4603      	mov	r3, r0
 800bb42:	460c      	mov	r4, r1
 800bb44:	461a      	mov	r2, r3
 800bb46:	4b32      	ldr	r3, [pc, #200]	; (800bc10 <UART_SetConfig+0x6f4>)
 800bb48:	fba3 1302 	umull	r1, r3, r3, r2
 800bb4c:	095b      	lsrs	r3, r3, #5
 800bb4e:	2164      	movs	r1, #100	; 0x64
 800bb50:	fb01 f303 	mul.w	r3, r1, r3
 800bb54:	1ad3      	subs	r3, r2, r3
 800bb56:	011b      	lsls	r3, r3, #4
 800bb58:	3332      	adds	r3, #50	; 0x32
 800bb5a:	4a2d      	ldr	r2, [pc, #180]	; (800bc10 <UART_SetConfig+0x6f4>)
 800bb5c:	fba2 2303 	umull	r2, r3, r2, r3
 800bb60:	095b      	lsrs	r3, r3, #5
 800bb62:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800bb66:	4498      	add	r8, r3
 800bb68:	68bb      	ldr	r3, [r7, #8]
 800bb6a:	469b      	mov	fp, r3
 800bb6c:	f04f 0c00 	mov.w	ip, #0
 800bb70:	46d9      	mov	r9, fp
 800bb72:	46e2      	mov	sl, ip
 800bb74:	eb19 0309 	adds.w	r3, r9, r9
 800bb78:	eb4a 040a 	adc.w	r4, sl, sl
 800bb7c:	4699      	mov	r9, r3
 800bb7e:	46a2      	mov	sl, r4
 800bb80:	eb19 090b 	adds.w	r9, r9, fp
 800bb84:	eb4a 0a0c 	adc.w	sl, sl, ip
 800bb88:	f04f 0100 	mov.w	r1, #0
 800bb8c:	f04f 0200 	mov.w	r2, #0
 800bb90:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800bb94:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800bb98:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800bb9c:	4689      	mov	r9, r1
 800bb9e:	4692      	mov	sl, r2
 800bba0:	eb1b 0509 	adds.w	r5, fp, r9
 800bba4:	eb4c 060a 	adc.w	r6, ip, sl
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	685b      	ldr	r3, [r3, #4]
 800bbac:	4619      	mov	r1, r3
 800bbae:	f04f 0200 	mov.w	r2, #0
 800bbb2:	f04f 0300 	mov.w	r3, #0
 800bbb6:	f04f 0400 	mov.w	r4, #0
 800bbba:	0094      	lsls	r4, r2, #2
 800bbbc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800bbc0:	008b      	lsls	r3, r1, #2
 800bbc2:	461a      	mov	r2, r3
 800bbc4:	4623      	mov	r3, r4
 800bbc6:	4628      	mov	r0, r5
 800bbc8:	4631      	mov	r1, r6
 800bbca:	f7f5 f86d 	bl	8000ca8 <__aeabi_uldivmod>
 800bbce:	4603      	mov	r3, r0
 800bbd0:	460c      	mov	r4, r1
 800bbd2:	461a      	mov	r2, r3
 800bbd4:	4b0e      	ldr	r3, [pc, #56]	; (800bc10 <UART_SetConfig+0x6f4>)
 800bbd6:	fba3 1302 	umull	r1, r3, r3, r2
 800bbda:	095b      	lsrs	r3, r3, #5
 800bbdc:	2164      	movs	r1, #100	; 0x64
 800bbde:	fb01 f303 	mul.w	r3, r1, r3
 800bbe2:	1ad3      	subs	r3, r2, r3
 800bbe4:	011b      	lsls	r3, r3, #4
 800bbe6:	3332      	adds	r3, #50	; 0x32
 800bbe8:	4a09      	ldr	r2, [pc, #36]	; (800bc10 <UART_SetConfig+0x6f4>)
 800bbea:	fba2 2303 	umull	r2, r3, r2, r3
 800bbee:	095b      	lsrs	r3, r3, #5
 800bbf0:	f003 020f 	and.w	r2, r3, #15
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	4442      	add	r2, r8
 800bbfa:	609a      	str	r2, [r3, #8]
}
 800bbfc:	e7ff      	b.n	800bbfe <UART_SetConfig+0x6e2>
 800bbfe:	bf00      	nop
 800bc00:	3714      	adds	r7, #20
 800bc02:	46bd      	mov	sp, r7
 800bc04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc08:	40011000 	.word	0x40011000
 800bc0c:	40011400 	.word	0x40011400
 800bc10:	51eb851f 	.word	0x51eb851f

0800bc14 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 800bc14:	b480      	push	{r7}
 800bc16:	b085      	sub	sp, #20
 800bc18:	af00      	add	r7, sp, #0
 800bc1a:	6078      	str	r0, [r7, #4]
 800bc1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 800bc1e:	2300      	movs	r3, #0
 800bc20:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 800bc22:	683b      	ldr	r3, [r7, #0]
 800bc24:	681a      	ldr	r2, [r3, #0]
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bc2c:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 800bc2e:	68fa      	ldr	r2, [r7, #12]
 800bc30:	4b20      	ldr	r3, [pc, #128]	; (800bcb4 <FSMC_NORSRAM_Init+0xa0>)
 800bc32:	4013      	ands	r3, r2
 800bc34:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800bc36:	683b      	ldr	r3, [r7, #0]
 800bc38:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 800bc3a:	683b      	ldr	r3, [r7, #0]
 800bc3c:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800bc3e:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 800bc40:	683b      	ldr	r3, [r7, #0]
 800bc42:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 800bc44:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 800bc46:	683b      	ldr	r3, [r7, #0]
 800bc48:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 800bc4a:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 800bc4c:	683b      	ldr	r3, [r7, #0]
 800bc4e:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 800bc50:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 800bc52:	683b      	ldr	r3, [r7, #0]
 800bc54:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 800bc56:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 800bc58:	683b      	ldr	r3, [r7, #0]
 800bc5a:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 800bc5c:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 800bc5e:	683b      	ldr	r3, [r7, #0]
 800bc60:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 800bc62:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 800bc64:	683b      	ldr	r3, [r7, #0]
 800bc66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 800bc68:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 800bc6a:	683b      	ldr	r3, [r7, #0]
 800bc6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 800bc6e:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 800bc70:	683b      	ldr	r3, [r7, #0]
 800bc72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 800bc74:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 800bc76:	683b      	ldr	r3, [r7, #0]
 800bc78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 800bc7a:	431a      	orrs	r2, r3
                     Init->WriteBurst
 800bc7c:	683b      	ldr	r3, [r7, #0]
 800bc7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 800bc80:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800bc82:	68fa      	ldr	r2, [r7, #12]
 800bc84:	4313      	orrs	r3, r2
 800bc86:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 800bc88:	683b      	ldr	r3, [r7, #0]
 800bc8a:	689b      	ldr	r3, [r3, #8]
 800bc8c:	2b08      	cmp	r3, #8
 800bc8e:	d103      	bne.n	800bc98 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800bc90:	68fb      	ldr	r3, [r7, #12]
 800bc92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bc96:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 800bc98:	683b      	ldr	r3, [r7, #0]
 800bc9a:	681a      	ldr	r2, [r3, #0]
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	68f9      	ldr	r1, [r7, #12]
 800bca0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 800bca4:	2300      	movs	r3, #0
}
 800bca6:	4618      	mov	r0, r3
 800bca8:	3714      	adds	r7, #20
 800bcaa:	46bd      	mov	sp, r7
 800bcac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcb0:	4770      	bx	lr
 800bcb2:	bf00      	nop
 800bcb4:	fff00080 	.word	0xfff00080

0800bcb8 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800bcb8:	b480      	push	{r7}
 800bcba:	b087      	sub	sp, #28
 800bcbc:	af00      	add	r7, sp, #0
 800bcbe:	60f8      	str	r0, [r7, #12]
 800bcc0:	60b9      	str	r1, [r7, #8]
 800bcc2:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 800bcc4:	2300      	movs	r3, #0
 800bcc6:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	1c5a      	adds	r2, r3, #1
 800bccc:	68fb      	ldr	r3, [r7, #12]
 800bcce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bcd2:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 800bcd4:	697b      	ldr	r3, [r7, #20]
 800bcd6:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 800bcda:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800bcdc:	68bb      	ldr	r3, [r7, #8]
 800bcde:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 800bce0:	68bb      	ldr	r3, [r7, #8]
 800bce2:	685b      	ldr	r3, [r3, #4]
 800bce4:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800bce6:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 800bce8:	68bb      	ldr	r3, [r7, #8]
 800bcea:	689b      	ldr	r3, [r3, #8]
 800bcec:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 800bcee:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 800bcf0:	68bb      	ldr	r3, [r7, #8]
 800bcf2:	68db      	ldr	r3, [r3, #12]
 800bcf4:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 800bcf6:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800bcf8:	68bb      	ldr	r3, [r7, #8]
 800bcfa:	691b      	ldr	r3, [r3, #16]
 800bcfc:	3b01      	subs	r3, #1
 800bcfe:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 800bd00:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 800bd02:	68bb      	ldr	r3, [r7, #8]
 800bd04:	695b      	ldr	r3, [r3, #20]
 800bd06:	3b02      	subs	r3, #2
 800bd08:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800bd0a:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 800bd0c:	68bb      	ldr	r3, [r7, #8]
 800bd0e:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800bd10:	4313      	orrs	r3, r2
 800bd12:	697a      	ldr	r2, [r7, #20]
 800bd14:	4313      	orrs	r3, r2
 800bd16:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	1c5a      	adds	r2, r3, #1
 800bd1c:	68fb      	ldr	r3, [r7, #12]
 800bd1e:	6979      	ldr	r1, [r7, #20]
 800bd20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 800bd24:	2300      	movs	r3, #0
}
 800bd26:	4618      	mov	r0, r3
 800bd28:	371c      	adds	r7, #28
 800bd2a:	46bd      	mov	sp, r7
 800bd2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd30:	4770      	bx	lr
	...

0800bd34 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 800bd34:	b480      	push	{r7}
 800bd36:	b087      	sub	sp, #28
 800bd38:	af00      	add	r7, sp, #0
 800bd3a:	60f8      	str	r0, [r7, #12]
 800bd3c:	60b9      	str	r1, [r7, #8]
 800bd3e:	607a      	str	r2, [r7, #4]
 800bd40:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 800bd42:	2300      	movs	r3, #0
 800bd44:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800bd46:	683b      	ldr	r3, [r7, #0]
 800bd48:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800bd4c:	d122      	bne.n	800bd94 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 800bd4e:	68fb      	ldr	r3, [r7, #12]
 800bd50:	687a      	ldr	r2, [r7, #4]
 800bd52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd56:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 800bd58:	697a      	ldr	r2, [r7, #20]
 800bd5a:	4b15      	ldr	r3, [pc, #84]	; (800bdb0 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 800bd5c:	4013      	ands	r3, r2
 800bd5e:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800bd60:	68bb      	ldr	r3, [r7, #8]
 800bd62:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 800bd64:	68bb      	ldr	r3, [r7, #8]
 800bd66:	685b      	ldr	r3, [r3, #4]
 800bd68:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800bd6a:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 800bd6c:	68bb      	ldr	r3, [r7, #8]
 800bd6e:	689b      	ldr	r3, [r3, #8]
 800bd70:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 800bd72:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 800bd74:	68bb      	ldr	r3, [r7, #8]
 800bd76:	68db      	ldr	r3, [r3, #12]
 800bd78:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 800bd7a:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 800bd7c:	68bb      	ldr	r3, [r7, #8]
 800bd7e:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 800bd80:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800bd82:	697a      	ldr	r2, [r7, #20]
 800bd84:	4313      	orrs	r3, r2
 800bd86:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 800bd88:	68fb      	ldr	r3, [r7, #12]
 800bd8a:	687a      	ldr	r2, [r7, #4]
 800bd8c:	6979      	ldr	r1, [r7, #20]
 800bd8e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800bd92:	e005      	b.n	800bda0 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800bd94:	68fb      	ldr	r3, [r7, #12]
 800bd96:	687a      	ldr	r2, [r7, #4]
 800bd98:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800bd9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 800bda0:	2300      	movs	r3, #0
}
 800bda2:	4618      	mov	r0, r3
 800bda4:	371c      	adds	r7, #28
 800bda6:	46bd      	mov	sp, r7
 800bda8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdac:	4770      	bx	lr
 800bdae:	bf00      	nop
 800bdb0:	cff00000 	.word	0xcff00000

0800bdb4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800bdb4:	b084      	sub	sp, #16
 800bdb6:	b580      	push	{r7, lr}
 800bdb8:	b084      	sub	sp, #16
 800bdba:	af00      	add	r7, sp, #0
 800bdbc:	6078      	str	r0, [r7, #4]
 800bdbe:	f107 001c 	add.w	r0, r7, #28
 800bdc2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800bdc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdc8:	2b01      	cmp	r3, #1
 800bdca:	d122      	bne.n	800be12 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bdd0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	68db      	ldr	r3, [r3, #12]
 800bddc:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800bde0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bde4:	687a      	ldr	r2, [r7, #4]
 800bde6:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	68db      	ldr	r3, [r3, #12]
 800bdec:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800bdf4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bdf6:	2b01      	cmp	r3, #1
 800bdf8:	d105      	bne.n	800be06 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	68db      	ldr	r3, [r3, #12]
 800bdfe:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800be06:	6878      	ldr	r0, [r7, #4]
 800be08:	f001 fa7c 	bl	800d304 <USB_CoreReset>
 800be0c:	4603      	mov	r3, r0
 800be0e:	73fb      	strb	r3, [r7, #15]
 800be10:	e01a      	b.n	800be48 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	68db      	ldr	r3, [r3, #12]
 800be16:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 800be1e:	6878      	ldr	r0, [r7, #4]
 800be20:	f001 fa70 	bl	800d304 <USB_CoreReset>
 800be24:	4603      	mov	r3, r0
 800be26:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800be28:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800be2a:	2b00      	cmp	r3, #0
 800be2c:	d106      	bne.n	800be3c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be32:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	639a      	str	r2, [r3, #56]	; 0x38
 800be3a:	e005      	b.n	800be48 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be40:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800be48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be4a:	2b01      	cmp	r3, #1
 800be4c:	d10b      	bne.n	800be66 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	689b      	ldr	r3, [r3, #8]
 800be52:	f043 0206 	orr.w	r2, r3, #6
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	689b      	ldr	r3, [r3, #8]
 800be5e:	f043 0220 	orr.w	r2, r3, #32
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800be66:	7bfb      	ldrb	r3, [r7, #15]
}
 800be68:	4618      	mov	r0, r3
 800be6a:	3710      	adds	r7, #16
 800be6c:	46bd      	mov	sp, r7
 800be6e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800be72:	b004      	add	sp, #16
 800be74:	4770      	bx	lr
	...

0800be78 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800be78:	b480      	push	{r7}
 800be7a:	b087      	sub	sp, #28
 800be7c:	af00      	add	r7, sp, #0
 800be7e:	60f8      	str	r0, [r7, #12]
 800be80:	60b9      	str	r1, [r7, #8]
 800be82:	4613      	mov	r3, r2
 800be84:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800be86:	79fb      	ldrb	r3, [r7, #7]
 800be88:	2b02      	cmp	r3, #2
 800be8a:	d165      	bne.n	800bf58 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800be8c:	68bb      	ldr	r3, [r7, #8]
 800be8e:	4a41      	ldr	r2, [pc, #260]	; (800bf94 <USB_SetTurnaroundTime+0x11c>)
 800be90:	4293      	cmp	r3, r2
 800be92:	d906      	bls.n	800bea2 <USB_SetTurnaroundTime+0x2a>
 800be94:	68bb      	ldr	r3, [r7, #8]
 800be96:	4a40      	ldr	r2, [pc, #256]	; (800bf98 <USB_SetTurnaroundTime+0x120>)
 800be98:	4293      	cmp	r3, r2
 800be9a:	d802      	bhi.n	800bea2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800be9c:	230f      	movs	r3, #15
 800be9e:	617b      	str	r3, [r7, #20]
 800bea0:	e062      	b.n	800bf68 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800bea2:	68bb      	ldr	r3, [r7, #8]
 800bea4:	4a3c      	ldr	r2, [pc, #240]	; (800bf98 <USB_SetTurnaroundTime+0x120>)
 800bea6:	4293      	cmp	r3, r2
 800bea8:	d906      	bls.n	800beb8 <USB_SetTurnaroundTime+0x40>
 800beaa:	68bb      	ldr	r3, [r7, #8]
 800beac:	4a3b      	ldr	r2, [pc, #236]	; (800bf9c <USB_SetTurnaroundTime+0x124>)
 800beae:	4293      	cmp	r3, r2
 800beb0:	d802      	bhi.n	800beb8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800beb2:	230e      	movs	r3, #14
 800beb4:	617b      	str	r3, [r7, #20]
 800beb6:	e057      	b.n	800bf68 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800beb8:	68bb      	ldr	r3, [r7, #8]
 800beba:	4a38      	ldr	r2, [pc, #224]	; (800bf9c <USB_SetTurnaroundTime+0x124>)
 800bebc:	4293      	cmp	r3, r2
 800bebe:	d906      	bls.n	800bece <USB_SetTurnaroundTime+0x56>
 800bec0:	68bb      	ldr	r3, [r7, #8]
 800bec2:	4a37      	ldr	r2, [pc, #220]	; (800bfa0 <USB_SetTurnaroundTime+0x128>)
 800bec4:	4293      	cmp	r3, r2
 800bec6:	d802      	bhi.n	800bece <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800bec8:	230d      	movs	r3, #13
 800beca:	617b      	str	r3, [r7, #20]
 800becc:	e04c      	b.n	800bf68 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800bece:	68bb      	ldr	r3, [r7, #8]
 800bed0:	4a33      	ldr	r2, [pc, #204]	; (800bfa0 <USB_SetTurnaroundTime+0x128>)
 800bed2:	4293      	cmp	r3, r2
 800bed4:	d906      	bls.n	800bee4 <USB_SetTurnaroundTime+0x6c>
 800bed6:	68bb      	ldr	r3, [r7, #8]
 800bed8:	4a32      	ldr	r2, [pc, #200]	; (800bfa4 <USB_SetTurnaroundTime+0x12c>)
 800beda:	4293      	cmp	r3, r2
 800bedc:	d802      	bhi.n	800bee4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800bede:	230c      	movs	r3, #12
 800bee0:	617b      	str	r3, [r7, #20]
 800bee2:	e041      	b.n	800bf68 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800bee4:	68bb      	ldr	r3, [r7, #8]
 800bee6:	4a2f      	ldr	r2, [pc, #188]	; (800bfa4 <USB_SetTurnaroundTime+0x12c>)
 800bee8:	4293      	cmp	r3, r2
 800beea:	d906      	bls.n	800befa <USB_SetTurnaroundTime+0x82>
 800beec:	68bb      	ldr	r3, [r7, #8]
 800beee:	4a2e      	ldr	r2, [pc, #184]	; (800bfa8 <USB_SetTurnaroundTime+0x130>)
 800bef0:	4293      	cmp	r3, r2
 800bef2:	d802      	bhi.n	800befa <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800bef4:	230b      	movs	r3, #11
 800bef6:	617b      	str	r3, [r7, #20]
 800bef8:	e036      	b.n	800bf68 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800befa:	68bb      	ldr	r3, [r7, #8]
 800befc:	4a2a      	ldr	r2, [pc, #168]	; (800bfa8 <USB_SetTurnaroundTime+0x130>)
 800befe:	4293      	cmp	r3, r2
 800bf00:	d906      	bls.n	800bf10 <USB_SetTurnaroundTime+0x98>
 800bf02:	68bb      	ldr	r3, [r7, #8]
 800bf04:	4a29      	ldr	r2, [pc, #164]	; (800bfac <USB_SetTurnaroundTime+0x134>)
 800bf06:	4293      	cmp	r3, r2
 800bf08:	d802      	bhi.n	800bf10 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800bf0a:	230a      	movs	r3, #10
 800bf0c:	617b      	str	r3, [r7, #20]
 800bf0e:	e02b      	b.n	800bf68 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800bf10:	68bb      	ldr	r3, [r7, #8]
 800bf12:	4a26      	ldr	r2, [pc, #152]	; (800bfac <USB_SetTurnaroundTime+0x134>)
 800bf14:	4293      	cmp	r3, r2
 800bf16:	d906      	bls.n	800bf26 <USB_SetTurnaroundTime+0xae>
 800bf18:	68bb      	ldr	r3, [r7, #8]
 800bf1a:	4a25      	ldr	r2, [pc, #148]	; (800bfb0 <USB_SetTurnaroundTime+0x138>)
 800bf1c:	4293      	cmp	r3, r2
 800bf1e:	d802      	bhi.n	800bf26 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800bf20:	2309      	movs	r3, #9
 800bf22:	617b      	str	r3, [r7, #20]
 800bf24:	e020      	b.n	800bf68 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800bf26:	68bb      	ldr	r3, [r7, #8]
 800bf28:	4a21      	ldr	r2, [pc, #132]	; (800bfb0 <USB_SetTurnaroundTime+0x138>)
 800bf2a:	4293      	cmp	r3, r2
 800bf2c:	d906      	bls.n	800bf3c <USB_SetTurnaroundTime+0xc4>
 800bf2e:	68bb      	ldr	r3, [r7, #8]
 800bf30:	4a20      	ldr	r2, [pc, #128]	; (800bfb4 <USB_SetTurnaroundTime+0x13c>)
 800bf32:	4293      	cmp	r3, r2
 800bf34:	d802      	bhi.n	800bf3c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800bf36:	2308      	movs	r3, #8
 800bf38:	617b      	str	r3, [r7, #20]
 800bf3a:	e015      	b.n	800bf68 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800bf3c:	68bb      	ldr	r3, [r7, #8]
 800bf3e:	4a1d      	ldr	r2, [pc, #116]	; (800bfb4 <USB_SetTurnaroundTime+0x13c>)
 800bf40:	4293      	cmp	r3, r2
 800bf42:	d906      	bls.n	800bf52 <USB_SetTurnaroundTime+0xda>
 800bf44:	68bb      	ldr	r3, [r7, #8]
 800bf46:	4a1c      	ldr	r2, [pc, #112]	; (800bfb8 <USB_SetTurnaroundTime+0x140>)
 800bf48:	4293      	cmp	r3, r2
 800bf4a:	d802      	bhi.n	800bf52 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800bf4c:	2307      	movs	r3, #7
 800bf4e:	617b      	str	r3, [r7, #20]
 800bf50:	e00a      	b.n	800bf68 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800bf52:	2306      	movs	r3, #6
 800bf54:	617b      	str	r3, [r7, #20]
 800bf56:	e007      	b.n	800bf68 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800bf58:	79fb      	ldrb	r3, [r7, #7]
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	d102      	bne.n	800bf64 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800bf5e:	2309      	movs	r3, #9
 800bf60:	617b      	str	r3, [r7, #20]
 800bf62:	e001      	b.n	800bf68 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800bf64:	2309      	movs	r3, #9
 800bf66:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800bf68:	68fb      	ldr	r3, [r7, #12]
 800bf6a:	68db      	ldr	r3, [r3, #12]
 800bf6c:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800bf70:	68fb      	ldr	r3, [r7, #12]
 800bf72:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800bf74:	68fb      	ldr	r3, [r7, #12]
 800bf76:	68da      	ldr	r2, [r3, #12]
 800bf78:	697b      	ldr	r3, [r7, #20]
 800bf7a:	029b      	lsls	r3, r3, #10
 800bf7c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800bf80:	431a      	orrs	r2, r3
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800bf86:	2300      	movs	r3, #0
}
 800bf88:	4618      	mov	r0, r3
 800bf8a:	371c      	adds	r7, #28
 800bf8c:	46bd      	mov	sp, r7
 800bf8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf92:	4770      	bx	lr
 800bf94:	00d8acbf 	.word	0x00d8acbf
 800bf98:	00e4e1bf 	.word	0x00e4e1bf
 800bf9c:	00f423ff 	.word	0x00f423ff
 800bfa0:	0106737f 	.word	0x0106737f
 800bfa4:	011a499f 	.word	0x011a499f
 800bfa8:	01312cff 	.word	0x01312cff
 800bfac:	014ca43f 	.word	0x014ca43f
 800bfb0:	016e35ff 	.word	0x016e35ff
 800bfb4:	01a6ab1f 	.word	0x01a6ab1f
 800bfb8:	01e847ff 	.word	0x01e847ff

0800bfbc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800bfbc:	b480      	push	{r7}
 800bfbe:	b083      	sub	sp, #12
 800bfc0:	af00      	add	r7, sp, #0
 800bfc2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	689b      	ldr	r3, [r3, #8]
 800bfc8:	f043 0201 	orr.w	r2, r3, #1
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800bfd0:	2300      	movs	r3, #0
}
 800bfd2:	4618      	mov	r0, r3
 800bfd4:	370c      	adds	r7, #12
 800bfd6:	46bd      	mov	sp, r7
 800bfd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfdc:	4770      	bx	lr

0800bfde <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800bfde:	b480      	push	{r7}
 800bfe0:	b083      	sub	sp, #12
 800bfe2:	af00      	add	r7, sp, #0
 800bfe4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	689b      	ldr	r3, [r3, #8]
 800bfea:	f023 0201 	bic.w	r2, r3, #1
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800bff2:	2300      	movs	r3, #0
}
 800bff4:	4618      	mov	r0, r3
 800bff6:	370c      	adds	r7, #12
 800bff8:	46bd      	mov	sp, r7
 800bffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bffe:	4770      	bx	lr

0800c000 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800c000:	b580      	push	{r7, lr}
 800c002:	b082      	sub	sp, #8
 800c004:	af00      	add	r7, sp, #0
 800c006:	6078      	str	r0, [r7, #4]
 800c008:	460b      	mov	r3, r1
 800c00a:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	68db      	ldr	r3, [r3, #12]
 800c010:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800c018:	78fb      	ldrb	r3, [r7, #3]
 800c01a:	2b01      	cmp	r3, #1
 800c01c:	d106      	bne.n	800c02c <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	68db      	ldr	r3, [r3, #12]
 800c022:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	60da      	str	r2, [r3, #12]
 800c02a:	e00b      	b.n	800c044 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800c02c:	78fb      	ldrb	r3, [r7, #3]
 800c02e:	2b00      	cmp	r3, #0
 800c030:	d106      	bne.n	800c040 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	68db      	ldr	r3, [r3, #12]
 800c036:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	60da      	str	r2, [r3, #12]
 800c03e:	e001      	b.n	800c044 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800c040:	2301      	movs	r3, #1
 800c042:	e003      	b.n	800c04c <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800c044:	2032      	movs	r0, #50	; 0x32
 800c046:	f7fb ff5f 	bl	8007f08 <HAL_Delay>

  return HAL_OK;
 800c04a:	2300      	movs	r3, #0
}
 800c04c:	4618      	mov	r0, r3
 800c04e:	3708      	adds	r7, #8
 800c050:	46bd      	mov	sp, r7
 800c052:	bd80      	pop	{r7, pc}

0800c054 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800c054:	b084      	sub	sp, #16
 800c056:	b580      	push	{r7, lr}
 800c058:	b086      	sub	sp, #24
 800c05a:	af00      	add	r7, sp, #0
 800c05c:	6078      	str	r0, [r7, #4]
 800c05e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800c062:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800c066:	2300      	movs	r3, #0
 800c068:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800c06e:	2300      	movs	r3, #0
 800c070:	613b      	str	r3, [r7, #16]
 800c072:	e009      	b.n	800c088 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800c074:	687a      	ldr	r2, [r7, #4]
 800c076:	693b      	ldr	r3, [r7, #16]
 800c078:	3340      	adds	r3, #64	; 0x40
 800c07a:	009b      	lsls	r3, r3, #2
 800c07c:	4413      	add	r3, r2
 800c07e:	2200      	movs	r2, #0
 800c080:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800c082:	693b      	ldr	r3, [r7, #16]
 800c084:	3301      	adds	r3, #1
 800c086:	613b      	str	r3, [r7, #16]
 800c088:	693b      	ldr	r3, [r7, #16]
 800c08a:	2b0e      	cmp	r3, #14
 800c08c:	d9f2      	bls.n	800c074 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800c08e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c090:	2b00      	cmp	r3, #0
 800c092:	d112      	bne.n	800c0ba <USB_DevInit+0x66>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c098:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c0a4:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c0b0:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	639a      	str	r2, [r3, #56]	; 0x38
 800c0b8:	e00b      	b.n	800c0d2 <USB_DevInit+0x7e>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GOTGCTL &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	681b      	ldr	r3, [r3, #0]
 800c0be:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	601a      	str	r2, [r3, #0]
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c0ca:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800c0d8:	461a      	mov	r2, r3
 800c0da:	2300      	movs	r3, #0
 800c0dc:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800c0de:	68fb      	ldr	r3, [r7, #12]
 800c0e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c0e4:	4619      	mov	r1, r3
 800c0e6:	68fb      	ldr	r3, [r7, #12]
 800c0e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c0ec:	461a      	mov	r2, r3
 800c0ee:	680b      	ldr	r3, [r1, #0]
 800c0f0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800c0f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c0f4:	2b01      	cmp	r3, #1
 800c0f6:	d10c      	bne.n	800c112 <USB_DevInit+0xbe>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800c0f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c0fa:	2b00      	cmp	r3, #0
 800c0fc:	d104      	bne.n	800c108 <USB_DevInit+0xb4>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800c0fe:	2100      	movs	r1, #0
 800c100:	6878      	ldr	r0, [r7, #4]
 800c102:	f000 f961 	bl	800c3c8 <USB_SetDevSpeed>
 800c106:	e008      	b.n	800c11a <USB_DevInit+0xc6>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800c108:	2101      	movs	r1, #1
 800c10a:	6878      	ldr	r0, [r7, #4]
 800c10c:	f000 f95c 	bl	800c3c8 <USB_SetDevSpeed>
 800c110:	e003      	b.n	800c11a <USB_DevInit+0xc6>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800c112:	2103      	movs	r1, #3
 800c114:	6878      	ldr	r0, [r7, #4]
 800c116:	f000 f957 	bl	800c3c8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800c11a:	2110      	movs	r1, #16
 800c11c:	6878      	ldr	r0, [r7, #4]
 800c11e:	f000 f90b 	bl	800c338 <USB_FlushTxFifo>
 800c122:	4603      	mov	r3, r0
 800c124:	2b00      	cmp	r3, #0
 800c126:	d001      	beq.n	800c12c <USB_DevInit+0xd8>
  {
    ret = HAL_ERROR;
 800c128:	2301      	movs	r3, #1
 800c12a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800c12c:	6878      	ldr	r0, [r7, #4]
 800c12e:	f000 f929 	bl	800c384 <USB_FlushRxFifo>
 800c132:	4603      	mov	r3, r0
 800c134:	2b00      	cmp	r3, #0
 800c136:	d001      	beq.n	800c13c <USB_DevInit+0xe8>
  {
    ret = HAL_ERROR;
 800c138:	2301      	movs	r3, #1
 800c13a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800c13c:	68fb      	ldr	r3, [r7, #12]
 800c13e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c142:	461a      	mov	r2, r3
 800c144:	2300      	movs	r3, #0
 800c146:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800c148:	68fb      	ldr	r3, [r7, #12]
 800c14a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c14e:	461a      	mov	r2, r3
 800c150:	2300      	movs	r3, #0
 800c152:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800c154:	68fb      	ldr	r3, [r7, #12]
 800c156:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c15a:	461a      	mov	r2, r3
 800c15c:	2300      	movs	r3, #0
 800c15e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c160:	2300      	movs	r3, #0
 800c162:	613b      	str	r3, [r7, #16]
 800c164:	e043      	b.n	800c1ee <USB_DevInit+0x19a>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800c166:	693b      	ldr	r3, [r7, #16]
 800c168:	015a      	lsls	r2, r3, #5
 800c16a:	68fb      	ldr	r3, [r7, #12]
 800c16c:	4413      	add	r3, r2
 800c16e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c178:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c17c:	d118      	bne.n	800c1b0 <USB_DevInit+0x15c>
    {
      if (i == 0U)
 800c17e:	693b      	ldr	r3, [r7, #16]
 800c180:	2b00      	cmp	r3, #0
 800c182:	d10a      	bne.n	800c19a <USB_DevInit+0x146>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800c184:	693b      	ldr	r3, [r7, #16]
 800c186:	015a      	lsls	r2, r3, #5
 800c188:	68fb      	ldr	r3, [r7, #12]
 800c18a:	4413      	add	r3, r2
 800c18c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c190:	461a      	mov	r2, r3
 800c192:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800c196:	6013      	str	r3, [r2, #0]
 800c198:	e013      	b.n	800c1c2 <USB_DevInit+0x16e>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800c19a:	693b      	ldr	r3, [r7, #16]
 800c19c:	015a      	lsls	r2, r3, #5
 800c19e:	68fb      	ldr	r3, [r7, #12]
 800c1a0:	4413      	add	r3, r2
 800c1a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c1a6:	461a      	mov	r2, r3
 800c1a8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800c1ac:	6013      	str	r3, [r2, #0]
 800c1ae:	e008      	b.n	800c1c2 <USB_DevInit+0x16e>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800c1b0:	693b      	ldr	r3, [r7, #16]
 800c1b2:	015a      	lsls	r2, r3, #5
 800c1b4:	68fb      	ldr	r3, [r7, #12]
 800c1b6:	4413      	add	r3, r2
 800c1b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c1bc:	461a      	mov	r2, r3
 800c1be:	2300      	movs	r3, #0
 800c1c0:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800c1c2:	693b      	ldr	r3, [r7, #16]
 800c1c4:	015a      	lsls	r2, r3, #5
 800c1c6:	68fb      	ldr	r3, [r7, #12]
 800c1c8:	4413      	add	r3, r2
 800c1ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c1ce:	461a      	mov	r2, r3
 800c1d0:	2300      	movs	r3, #0
 800c1d2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800c1d4:	693b      	ldr	r3, [r7, #16]
 800c1d6:	015a      	lsls	r2, r3, #5
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	4413      	add	r3, r2
 800c1dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c1e0:	461a      	mov	r2, r3
 800c1e2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800c1e6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c1e8:	693b      	ldr	r3, [r7, #16]
 800c1ea:	3301      	adds	r3, #1
 800c1ec:	613b      	str	r3, [r7, #16]
 800c1ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c1f0:	693a      	ldr	r2, [r7, #16]
 800c1f2:	429a      	cmp	r2, r3
 800c1f4:	d3b7      	bcc.n	800c166 <USB_DevInit+0x112>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c1f6:	2300      	movs	r3, #0
 800c1f8:	613b      	str	r3, [r7, #16]
 800c1fa:	e043      	b.n	800c284 <USB_DevInit+0x230>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c1fc:	693b      	ldr	r3, [r7, #16]
 800c1fe:	015a      	lsls	r2, r3, #5
 800c200:	68fb      	ldr	r3, [r7, #12]
 800c202:	4413      	add	r3, r2
 800c204:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c208:	681b      	ldr	r3, [r3, #0]
 800c20a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c20e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c212:	d118      	bne.n	800c246 <USB_DevInit+0x1f2>
    {
      if (i == 0U)
 800c214:	693b      	ldr	r3, [r7, #16]
 800c216:	2b00      	cmp	r3, #0
 800c218:	d10a      	bne.n	800c230 <USB_DevInit+0x1dc>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800c21a:	693b      	ldr	r3, [r7, #16]
 800c21c:	015a      	lsls	r2, r3, #5
 800c21e:	68fb      	ldr	r3, [r7, #12]
 800c220:	4413      	add	r3, r2
 800c222:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c226:	461a      	mov	r2, r3
 800c228:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800c22c:	6013      	str	r3, [r2, #0]
 800c22e:	e013      	b.n	800c258 <USB_DevInit+0x204>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800c230:	693b      	ldr	r3, [r7, #16]
 800c232:	015a      	lsls	r2, r3, #5
 800c234:	68fb      	ldr	r3, [r7, #12]
 800c236:	4413      	add	r3, r2
 800c238:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c23c:	461a      	mov	r2, r3
 800c23e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800c242:	6013      	str	r3, [r2, #0]
 800c244:	e008      	b.n	800c258 <USB_DevInit+0x204>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800c246:	693b      	ldr	r3, [r7, #16]
 800c248:	015a      	lsls	r2, r3, #5
 800c24a:	68fb      	ldr	r3, [r7, #12]
 800c24c:	4413      	add	r3, r2
 800c24e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c252:	461a      	mov	r2, r3
 800c254:	2300      	movs	r3, #0
 800c256:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800c258:	693b      	ldr	r3, [r7, #16]
 800c25a:	015a      	lsls	r2, r3, #5
 800c25c:	68fb      	ldr	r3, [r7, #12]
 800c25e:	4413      	add	r3, r2
 800c260:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c264:	461a      	mov	r2, r3
 800c266:	2300      	movs	r3, #0
 800c268:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800c26a:	693b      	ldr	r3, [r7, #16]
 800c26c:	015a      	lsls	r2, r3, #5
 800c26e:	68fb      	ldr	r3, [r7, #12]
 800c270:	4413      	add	r3, r2
 800c272:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c276:	461a      	mov	r2, r3
 800c278:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800c27c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c27e:	693b      	ldr	r3, [r7, #16]
 800c280:	3301      	adds	r3, #1
 800c282:	613b      	str	r3, [r7, #16]
 800c284:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c286:	693a      	ldr	r2, [r7, #16]
 800c288:	429a      	cmp	r2, r3
 800c28a:	d3b7      	bcc.n	800c1fc <USB_DevInit+0x1a8>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c292:	691b      	ldr	r3, [r3, #16]
 800c294:	68fa      	ldr	r2, [r7, #12]
 800c296:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c29a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c29e:	6113      	str	r3, [r2, #16]

  if (cfg.dma_enable == 1U)
 800c2a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2a2:	2b01      	cmp	r3, #1
 800c2a4:	d111      	bne.n	800c2ca <USB_DevInit+0x276>
  {
    /*Set threshold parameters */
    USBx_DEVICE->DTHRCTL = USB_OTG_DTHRCTL_TXTHRLEN_6 |
 800c2a6:	68fb      	ldr	r3, [r7, #12]
 800c2a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c2ac:	461a      	mov	r2, r3
 800c2ae:	4b20      	ldr	r3, [pc, #128]	; (800c330 <USB_DevInit+0x2dc>)
 800c2b0:	6313      	str	r3, [r2, #48]	; 0x30
                           USB_OTG_DTHRCTL_RXTHRLEN_6;

    USBx_DEVICE->DTHRCTL |= USB_OTG_DTHRCTL_RXTHREN |
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c2b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c2ba:	68fa      	ldr	r2, [r7, #12]
 800c2bc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c2c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c2c4:	f043 0303 	orr.w	r3, r3, #3
 800c2c8:	6313      	str	r3, [r2, #48]	; 0x30
                            USB_OTG_DTHRCTL_ISOTHREN |
                            USB_OTG_DTHRCTL_NONISOTHREN;
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	2200      	movs	r2, #0
 800c2ce:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800c2d6:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800c2d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	d105      	bne.n	800c2ea <USB_DevInit+0x296>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	699b      	ldr	r3, [r3, #24]
 800c2e2:	f043 0210 	orr.w	r2, r3, #16
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	699a      	ldr	r2, [r3, #24]
 800c2ee:	4b11      	ldr	r3, [pc, #68]	; (800c334 <USB_DevInit+0x2e0>)
 800c2f0:	4313      	orrs	r3, r2
 800c2f2:	687a      	ldr	r2, [r7, #4]
 800c2f4:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800c2f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	d005      	beq.n	800c308 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	699b      	ldr	r3, [r3, #24]
 800c300:	f043 0208 	orr.w	r2, r3, #8
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800c308:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c30a:	2b01      	cmp	r3, #1
 800c30c:	d107      	bne.n	800c31e <USB_DevInit+0x2ca>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	699b      	ldr	r3, [r3, #24]
 800c312:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c316:	f043 0304 	orr.w	r3, r3, #4
 800c31a:	687a      	ldr	r2, [r7, #4]
 800c31c:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800c31e:	7dfb      	ldrb	r3, [r7, #23]
}
 800c320:	4618      	mov	r0, r3
 800c322:	3718      	adds	r7, #24
 800c324:	46bd      	mov	sp, r7
 800c326:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c32a:	b004      	add	sp, #16
 800c32c:	4770      	bx	lr
 800c32e:	bf00      	nop
 800c330:	00800100 	.word	0x00800100
 800c334:	803c3800 	.word	0x803c3800

0800c338 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800c338:	b480      	push	{r7}
 800c33a:	b085      	sub	sp, #20
 800c33c:	af00      	add	r7, sp, #0
 800c33e:	6078      	str	r0, [r7, #4]
 800c340:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800c342:	2300      	movs	r3, #0
 800c344:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800c346:	683b      	ldr	r3, [r7, #0]
 800c348:	019b      	lsls	r3, r3, #6
 800c34a:	f043 0220 	orr.w	r2, r3, #32
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800c352:	68fb      	ldr	r3, [r7, #12]
 800c354:	3301      	adds	r3, #1
 800c356:	60fb      	str	r3, [r7, #12]
 800c358:	68fb      	ldr	r3, [r7, #12]
 800c35a:	4a09      	ldr	r2, [pc, #36]	; (800c380 <USB_FlushTxFifo+0x48>)
 800c35c:	4293      	cmp	r3, r2
 800c35e:	d901      	bls.n	800c364 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800c360:	2303      	movs	r3, #3
 800c362:	e006      	b.n	800c372 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	691b      	ldr	r3, [r3, #16]
 800c368:	f003 0320 	and.w	r3, r3, #32
 800c36c:	2b20      	cmp	r3, #32
 800c36e:	d0f0      	beq.n	800c352 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800c370:	2300      	movs	r3, #0
}
 800c372:	4618      	mov	r0, r3
 800c374:	3714      	adds	r7, #20
 800c376:	46bd      	mov	sp, r7
 800c378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c37c:	4770      	bx	lr
 800c37e:	bf00      	nop
 800c380:	00030d40 	.word	0x00030d40

0800c384 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800c384:	b480      	push	{r7}
 800c386:	b085      	sub	sp, #20
 800c388:	af00      	add	r7, sp, #0
 800c38a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800c38c:	2300      	movs	r3, #0
 800c38e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	2210      	movs	r2, #16
 800c394:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800c396:	68fb      	ldr	r3, [r7, #12]
 800c398:	3301      	adds	r3, #1
 800c39a:	60fb      	str	r3, [r7, #12]
 800c39c:	68fb      	ldr	r3, [r7, #12]
 800c39e:	4a09      	ldr	r2, [pc, #36]	; (800c3c4 <USB_FlushRxFifo+0x40>)
 800c3a0:	4293      	cmp	r3, r2
 800c3a2:	d901      	bls.n	800c3a8 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800c3a4:	2303      	movs	r3, #3
 800c3a6:	e006      	b.n	800c3b6 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	691b      	ldr	r3, [r3, #16]
 800c3ac:	f003 0310 	and.w	r3, r3, #16
 800c3b0:	2b10      	cmp	r3, #16
 800c3b2:	d0f0      	beq.n	800c396 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800c3b4:	2300      	movs	r3, #0
}
 800c3b6:	4618      	mov	r0, r3
 800c3b8:	3714      	adds	r7, #20
 800c3ba:	46bd      	mov	sp, r7
 800c3bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3c0:	4770      	bx	lr
 800c3c2:	bf00      	nop
 800c3c4:	00030d40 	.word	0x00030d40

0800c3c8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800c3c8:	b480      	push	{r7}
 800c3ca:	b085      	sub	sp, #20
 800c3cc:	af00      	add	r7, sp, #0
 800c3ce:	6078      	str	r0, [r7, #4]
 800c3d0:	460b      	mov	r3, r1
 800c3d2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800c3d8:	68fb      	ldr	r3, [r7, #12]
 800c3da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c3de:	681a      	ldr	r2, [r3, #0]
 800c3e0:	78fb      	ldrb	r3, [r7, #3]
 800c3e2:	68f9      	ldr	r1, [r7, #12]
 800c3e4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c3e8:	4313      	orrs	r3, r2
 800c3ea:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800c3ec:	2300      	movs	r3, #0
}
 800c3ee:	4618      	mov	r0, r3
 800c3f0:	3714      	adds	r7, #20
 800c3f2:	46bd      	mov	sp, r7
 800c3f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3f8:	4770      	bx	lr

0800c3fa <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800c3fa:	b480      	push	{r7}
 800c3fc:	b087      	sub	sp, #28
 800c3fe:	af00      	add	r7, sp, #0
 800c400:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800c406:	693b      	ldr	r3, [r7, #16]
 800c408:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c40c:	689b      	ldr	r3, [r3, #8]
 800c40e:	f003 0306 	and.w	r3, r3, #6
 800c412:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800c414:	68fb      	ldr	r3, [r7, #12]
 800c416:	2b00      	cmp	r3, #0
 800c418:	d102      	bne.n	800c420 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800c41a:	2300      	movs	r3, #0
 800c41c:	75fb      	strb	r3, [r7, #23]
 800c41e:	e00a      	b.n	800c436 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800c420:	68fb      	ldr	r3, [r7, #12]
 800c422:	2b02      	cmp	r3, #2
 800c424:	d002      	beq.n	800c42c <USB_GetDevSpeed+0x32>
 800c426:	68fb      	ldr	r3, [r7, #12]
 800c428:	2b06      	cmp	r3, #6
 800c42a:	d102      	bne.n	800c432 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800c42c:	2302      	movs	r3, #2
 800c42e:	75fb      	strb	r3, [r7, #23]
 800c430:	e001      	b.n	800c436 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800c432:	230f      	movs	r3, #15
 800c434:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800c436:	7dfb      	ldrb	r3, [r7, #23]
}
 800c438:	4618      	mov	r0, r3
 800c43a:	371c      	adds	r7, #28
 800c43c:	46bd      	mov	sp, r7
 800c43e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c442:	4770      	bx	lr

0800c444 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c444:	b480      	push	{r7}
 800c446:	b085      	sub	sp, #20
 800c448:	af00      	add	r7, sp, #0
 800c44a:	6078      	str	r0, [r7, #4]
 800c44c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c452:	683b      	ldr	r3, [r7, #0]
 800c454:	781b      	ldrb	r3, [r3, #0]
 800c456:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c458:	683b      	ldr	r3, [r7, #0]
 800c45a:	785b      	ldrb	r3, [r3, #1]
 800c45c:	2b01      	cmp	r3, #1
 800c45e:	d13a      	bne.n	800c4d6 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800c460:	68fb      	ldr	r3, [r7, #12]
 800c462:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c466:	69da      	ldr	r2, [r3, #28]
 800c468:	683b      	ldr	r3, [r7, #0]
 800c46a:	781b      	ldrb	r3, [r3, #0]
 800c46c:	f003 030f 	and.w	r3, r3, #15
 800c470:	2101      	movs	r1, #1
 800c472:	fa01 f303 	lsl.w	r3, r1, r3
 800c476:	b29b      	uxth	r3, r3
 800c478:	68f9      	ldr	r1, [r7, #12]
 800c47a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c47e:	4313      	orrs	r3, r2
 800c480:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800c482:	68bb      	ldr	r3, [r7, #8]
 800c484:	015a      	lsls	r2, r3, #5
 800c486:	68fb      	ldr	r3, [r7, #12]
 800c488:	4413      	add	r3, r2
 800c48a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c48e:	681b      	ldr	r3, [r3, #0]
 800c490:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c494:	2b00      	cmp	r3, #0
 800c496:	d155      	bne.n	800c544 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800c498:	68bb      	ldr	r3, [r7, #8]
 800c49a:	015a      	lsls	r2, r3, #5
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	4413      	add	r3, r2
 800c4a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c4a4:	681a      	ldr	r2, [r3, #0]
 800c4a6:	683b      	ldr	r3, [r7, #0]
 800c4a8:	689b      	ldr	r3, [r3, #8]
 800c4aa:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800c4ae:	683b      	ldr	r3, [r7, #0]
 800c4b0:	78db      	ldrb	r3, [r3, #3]
 800c4b2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800c4b4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800c4b6:	68bb      	ldr	r3, [r7, #8]
 800c4b8:	059b      	lsls	r3, r3, #22
 800c4ba:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800c4bc:	4313      	orrs	r3, r2
 800c4be:	68ba      	ldr	r2, [r7, #8]
 800c4c0:	0151      	lsls	r1, r2, #5
 800c4c2:	68fa      	ldr	r2, [r7, #12]
 800c4c4:	440a      	add	r2, r1
 800c4c6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c4ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c4ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c4d2:	6013      	str	r3, [r2, #0]
 800c4d4:	e036      	b.n	800c544 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800c4d6:	68fb      	ldr	r3, [r7, #12]
 800c4d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c4dc:	69da      	ldr	r2, [r3, #28]
 800c4de:	683b      	ldr	r3, [r7, #0]
 800c4e0:	781b      	ldrb	r3, [r3, #0]
 800c4e2:	f003 030f 	and.w	r3, r3, #15
 800c4e6:	2101      	movs	r1, #1
 800c4e8:	fa01 f303 	lsl.w	r3, r1, r3
 800c4ec:	041b      	lsls	r3, r3, #16
 800c4ee:	68f9      	ldr	r1, [r7, #12]
 800c4f0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c4f4:	4313      	orrs	r3, r2
 800c4f6:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800c4f8:	68bb      	ldr	r3, [r7, #8]
 800c4fa:	015a      	lsls	r2, r3, #5
 800c4fc:	68fb      	ldr	r3, [r7, #12]
 800c4fe:	4413      	add	r3, r2
 800c500:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d11a      	bne.n	800c544 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800c50e:	68bb      	ldr	r3, [r7, #8]
 800c510:	015a      	lsls	r2, r3, #5
 800c512:	68fb      	ldr	r3, [r7, #12]
 800c514:	4413      	add	r3, r2
 800c516:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c51a:	681a      	ldr	r2, [r3, #0]
 800c51c:	683b      	ldr	r3, [r7, #0]
 800c51e:	689b      	ldr	r3, [r3, #8]
 800c520:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800c524:	683b      	ldr	r3, [r7, #0]
 800c526:	78db      	ldrb	r3, [r3, #3]
 800c528:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800c52a:	430b      	orrs	r3, r1
 800c52c:	4313      	orrs	r3, r2
 800c52e:	68ba      	ldr	r2, [r7, #8]
 800c530:	0151      	lsls	r1, r2, #5
 800c532:	68fa      	ldr	r2, [r7, #12]
 800c534:	440a      	add	r2, r1
 800c536:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c53a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c53e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c542:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800c544:	2300      	movs	r3, #0
}
 800c546:	4618      	mov	r0, r3
 800c548:	3714      	adds	r7, #20
 800c54a:	46bd      	mov	sp, r7
 800c54c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c550:	4770      	bx	lr
	...

0800c554 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c554:	b480      	push	{r7}
 800c556:	b085      	sub	sp, #20
 800c558:	af00      	add	r7, sp, #0
 800c55a:	6078      	str	r0, [r7, #4]
 800c55c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c562:	683b      	ldr	r3, [r7, #0]
 800c564:	781b      	ldrb	r3, [r3, #0]
 800c566:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800c568:	683b      	ldr	r3, [r7, #0]
 800c56a:	785b      	ldrb	r3, [r3, #1]
 800c56c:	2b01      	cmp	r3, #1
 800c56e:	d135      	bne.n	800c5dc <USB_DeactivateEndpoint+0x88>
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c576:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c578:	683b      	ldr	r3, [r7, #0]
 800c57a:	781b      	ldrb	r3, [r3, #0]
 800c57c:	f003 030f 	and.w	r3, r3, #15
 800c580:	2101      	movs	r1, #1
 800c582:	fa01 f303 	lsl.w	r3, r1, r3
 800c586:	b29b      	uxth	r3, r3
 800c588:	43db      	mvns	r3, r3
 800c58a:	68f9      	ldr	r1, [r7, #12]
 800c58c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c590:	4013      	ands	r3, r2
 800c592:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800c594:	68fb      	ldr	r3, [r7, #12]
 800c596:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c59a:	69da      	ldr	r2, [r3, #28]
 800c59c:	683b      	ldr	r3, [r7, #0]
 800c59e:	781b      	ldrb	r3, [r3, #0]
 800c5a0:	f003 030f 	and.w	r3, r3, #15
 800c5a4:	2101      	movs	r1, #1
 800c5a6:	fa01 f303 	lsl.w	r3, r1, r3
 800c5aa:	b29b      	uxth	r3, r3
 800c5ac:	43db      	mvns	r3, r3
 800c5ae:	68f9      	ldr	r1, [r7, #12]
 800c5b0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c5b4:	4013      	ands	r3, r2
 800c5b6:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800c5b8:	68bb      	ldr	r3, [r7, #8]
 800c5ba:	015a      	lsls	r2, r3, #5
 800c5bc:	68fb      	ldr	r3, [r7, #12]
 800c5be:	4413      	add	r3, r2
 800c5c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c5c4:	681a      	ldr	r2, [r3, #0]
 800c5c6:	68bb      	ldr	r3, [r7, #8]
 800c5c8:	0159      	lsls	r1, r3, #5
 800c5ca:	68fb      	ldr	r3, [r7, #12]
 800c5cc:	440b      	add	r3, r1
 800c5ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c5d2:	4619      	mov	r1, r3
 800c5d4:	4b1f      	ldr	r3, [pc, #124]	; (800c654 <USB_DeactivateEndpoint+0x100>)
 800c5d6:	4013      	ands	r3, r2
 800c5d8:	600b      	str	r3, [r1, #0]
 800c5da:	e034      	b.n	800c646 <USB_DeactivateEndpoint+0xf2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800c5dc:	68fb      	ldr	r3, [r7, #12]
 800c5de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c5e2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c5e4:	683b      	ldr	r3, [r7, #0]
 800c5e6:	781b      	ldrb	r3, [r3, #0]
 800c5e8:	f003 030f 	and.w	r3, r3, #15
 800c5ec:	2101      	movs	r1, #1
 800c5ee:	fa01 f303 	lsl.w	r3, r1, r3
 800c5f2:	041b      	lsls	r3, r3, #16
 800c5f4:	43db      	mvns	r3, r3
 800c5f6:	68f9      	ldr	r1, [r7, #12]
 800c5f8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c5fc:	4013      	ands	r3, r2
 800c5fe:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800c600:	68fb      	ldr	r3, [r7, #12]
 800c602:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c606:	69da      	ldr	r2, [r3, #28]
 800c608:	683b      	ldr	r3, [r7, #0]
 800c60a:	781b      	ldrb	r3, [r3, #0]
 800c60c:	f003 030f 	and.w	r3, r3, #15
 800c610:	2101      	movs	r1, #1
 800c612:	fa01 f303 	lsl.w	r3, r1, r3
 800c616:	041b      	lsls	r3, r3, #16
 800c618:	43db      	mvns	r3, r3
 800c61a:	68f9      	ldr	r1, [r7, #12]
 800c61c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c620:	4013      	ands	r3, r2
 800c622:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800c624:	68bb      	ldr	r3, [r7, #8]
 800c626:	015a      	lsls	r2, r3, #5
 800c628:	68fb      	ldr	r3, [r7, #12]
 800c62a:	4413      	add	r3, r2
 800c62c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c630:	681a      	ldr	r2, [r3, #0]
 800c632:	68bb      	ldr	r3, [r7, #8]
 800c634:	0159      	lsls	r1, r3, #5
 800c636:	68fb      	ldr	r3, [r7, #12]
 800c638:	440b      	add	r3, r1
 800c63a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c63e:	4619      	mov	r1, r3
 800c640:	4b05      	ldr	r3, [pc, #20]	; (800c658 <USB_DeactivateEndpoint+0x104>)
 800c642:	4013      	ands	r3, r2
 800c644:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800c646:	2300      	movs	r3, #0
}
 800c648:	4618      	mov	r0, r3
 800c64a:	3714      	adds	r7, #20
 800c64c:	46bd      	mov	sp, r7
 800c64e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c652:	4770      	bx	lr
 800c654:	ec337800 	.word	0xec337800
 800c658:	eff37800 	.word	0xeff37800

0800c65c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800c65c:	b580      	push	{r7, lr}
 800c65e:	b08a      	sub	sp, #40	; 0x28
 800c660:	af02      	add	r7, sp, #8
 800c662:	60f8      	str	r0, [r7, #12]
 800c664:	60b9      	str	r1, [r7, #8]
 800c666:	4613      	mov	r3, r2
 800c668:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c66a:	68fb      	ldr	r3, [r7, #12]
 800c66c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800c66e:	68bb      	ldr	r3, [r7, #8]
 800c670:	781b      	ldrb	r3, [r3, #0]
 800c672:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800c674:	68bb      	ldr	r3, [r7, #8]
 800c676:	785b      	ldrb	r3, [r3, #1]
 800c678:	2b01      	cmp	r3, #1
 800c67a:	f040 815c 	bne.w	800c936 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800c67e:	68bb      	ldr	r3, [r7, #8]
 800c680:	695b      	ldr	r3, [r3, #20]
 800c682:	2b00      	cmp	r3, #0
 800c684:	d132      	bne.n	800c6ec <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c686:	69bb      	ldr	r3, [r7, #24]
 800c688:	015a      	lsls	r2, r3, #5
 800c68a:	69fb      	ldr	r3, [r7, #28]
 800c68c:	4413      	add	r3, r2
 800c68e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c692:	691b      	ldr	r3, [r3, #16]
 800c694:	69ba      	ldr	r2, [r7, #24]
 800c696:	0151      	lsls	r1, r2, #5
 800c698:	69fa      	ldr	r2, [r7, #28]
 800c69a:	440a      	add	r2, r1
 800c69c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c6a0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c6a4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c6a8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800c6aa:	69bb      	ldr	r3, [r7, #24]
 800c6ac:	015a      	lsls	r2, r3, #5
 800c6ae:	69fb      	ldr	r3, [r7, #28]
 800c6b0:	4413      	add	r3, r2
 800c6b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c6b6:	691b      	ldr	r3, [r3, #16]
 800c6b8:	69ba      	ldr	r2, [r7, #24]
 800c6ba:	0151      	lsls	r1, r2, #5
 800c6bc:	69fa      	ldr	r2, [r7, #28]
 800c6be:	440a      	add	r2, r1
 800c6c0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c6c4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c6c8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c6ca:	69bb      	ldr	r3, [r7, #24]
 800c6cc:	015a      	lsls	r2, r3, #5
 800c6ce:	69fb      	ldr	r3, [r7, #28]
 800c6d0:	4413      	add	r3, r2
 800c6d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c6d6:	691b      	ldr	r3, [r3, #16]
 800c6d8:	69ba      	ldr	r2, [r7, #24]
 800c6da:	0151      	lsls	r1, r2, #5
 800c6dc:	69fa      	ldr	r2, [r7, #28]
 800c6de:	440a      	add	r2, r1
 800c6e0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c6e4:	0cdb      	lsrs	r3, r3, #19
 800c6e6:	04db      	lsls	r3, r3, #19
 800c6e8:	6113      	str	r3, [r2, #16]
 800c6ea:	e074      	b.n	800c7d6 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c6ec:	69bb      	ldr	r3, [r7, #24]
 800c6ee:	015a      	lsls	r2, r3, #5
 800c6f0:	69fb      	ldr	r3, [r7, #28]
 800c6f2:	4413      	add	r3, r2
 800c6f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c6f8:	691b      	ldr	r3, [r3, #16]
 800c6fa:	69ba      	ldr	r2, [r7, #24]
 800c6fc:	0151      	lsls	r1, r2, #5
 800c6fe:	69fa      	ldr	r2, [r7, #28]
 800c700:	440a      	add	r2, r1
 800c702:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c706:	0cdb      	lsrs	r3, r3, #19
 800c708:	04db      	lsls	r3, r3, #19
 800c70a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c70c:	69bb      	ldr	r3, [r7, #24]
 800c70e:	015a      	lsls	r2, r3, #5
 800c710:	69fb      	ldr	r3, [r7, #28]
 800c712:	4413      	add	r3, r2
 800c714:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c718:	691b      	ldr	r3, [r3, #16]
 800c71a:	69ba      	ldr	r2, [r7, #24]
 800c71c:	0151      	lsls	r1, r2, #5
 800c71e:	69fa      	ldr	r2, [r7, #28]
 800c720:	440a      	add	r2, r1
 800c722:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c726:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c72a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c72e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800c730:	69bb      	ldr	r3, [r7, #24]
 800c732:	015a      	lsls	r2, r3, #5
 800c734:	69fb      	ldr	r3, [r7, #28]
 800c736:	4413      	add	r3, r2
 800c738:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c73c:	691a      	ldr	r2, [r3, #16]
 800c73e:	68bb      	ldr	r3, [r7, #8]
 800c740:	6959      	ldr	r1, [r3, #20]
 800c742:	68bb      	ldr	r3, [r7, #8]
 800c744:	689b      	ldr	r3, [r3, #8]
 800c746:	440b      	add	r3, r1
 800c748:	1e59      	subs	r1, r3, #1
 800c74a:	68bb      	ldr	r3, [r7, #8]
 800c74c:	689b      	ldr	r3, [r3, #8]
 800c74e:	fbb1 f3f3 	udiv	r3, r1, r3
 800c752:	04d9      	lsls	r1, r3, #19
 800c754:	4b9d      	ldr	r3, [pc, #628]	; (800c9cc <USB_EPStartXfer+0x370>)
 800c756:	400b      	ands	r3, r1
 800c758:	69b9      	ldr	r1, [r7, #24]
 800c75a:	0148      	lsls	r0, r1, #5
 800c75c:	69f9      	ldr	r1, [r7, #28]
 800c75e:	4401      	add	r1, r0
 800c760:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800c764:	4313      	orrs	r3, r2
 800c766:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800c768:	69bb      	ldr	r3, [r7, #24]
 800c76a:	015a      	lsls	r2, r3, #5
 800c76c:	69fb      	ldr	r3, [r7, #28]
 800c76e:	4413      	add	r3, r2
 800c770:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c774:	691a      	ldr	r2, [r3, #16]
 800c776:	68bb      	ldr	r3, [r7, #8]
 800c778:	695b      	ldr	r3, [r3, #20]
 800c77a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c77e:	69b9      	ldr	r1, [r7, #24]
 800c780:	0148      	lsls	r0, r1, #5
 800c782:	69f9      	ldr	r1, [r7, #28]
 800c784:	4401      	add	r1, r0
 800c786:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800c78a:	4313      	orrs	r3, r2
 800c78c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800c78e:	68bb      	ldr	r3, [r7, #8]
 800c790:	78db      	ldrb	r3, [r3, #3]
 800c792:	2b01      	cmp	r3, #1
 800c794:	d11f      	bne.n	800c7d6 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800c796:	69bb      	ldr	r3, [r7, #24]
 800c798:	015a      	lsls	r2, r3, #5
 800c79a:	69fb      	ldr	r3, [r7, #28]
 800c79c:	4413      	add	r3, r2
 800c79e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c7a2:	691b      	ldr	r3, [r3, #16]
 800c7a4:	69ba      	ldr	r2, [r7, #24]
 800c7a6:	0151      	lsls	r1, r2, #5
 800c7a8:	69fa      	ldr	r2, [r7, #28]
 800c7aa:	440a      	add	r2, r1
 800c7ac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c7b0:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800c7b4:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800c7b6:	69bb      	ldr	r3, [r7, #24]
 800c7b8:	015a      	lsls	r2, r3, #5
 800c7ba:	69fb      	ldr	r3, [r7, #28]
 800c7bc:	4413      	add	r3, r2
 800c7be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c7c2:	691b      	ldr	r3, [r3, #16]
 800c7c4:	69ba      	ldr	r2, [r7, #24]
 800c7c6:	0151      	lsls	r1, r2, #5
 800c7c8:	69fa      	ldr	r2, [r7, #28]
 800c7ca:	440a      	add	r2, r1
 800c7cc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c7d0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c7d4:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800c7d6:	79fb      	ldrb	r3, [r7, #7]
 800c7d8:	2b01      	cmp	r3, #1
 800c7da:	d14b      	bne.n	800c874 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800c7dc:	68bb      	ldr	r3, [r7, #8]
 800c7de:	691b      	ldr	r3, [r3, #16]
 800c7e0:	2b00      	cmp	r3, #0
 800c7e2:	d009      	beq.n	800c7f8 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800c7e4:	69bb      	ldr	r3, [r7, #24]
 800c7e6:	015a      	lsls	r2, r3, #5
 800c7e8:	69fb      	ldr	r3, [r7, #28]
 800c7ea:	4413      	add	r3, r2
 800c7ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c7f0:	461a      	mov	r2, r3
 800c7f2:	68bb      	ldr	r3, [r7, #8]
 800c7f4:	691b      	ldr	r3, [r3, #16]
 800c7f6:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800c7f8:	68bb      	ldr	r3, [r7, #8]
 800c7fa:	78db      	ldrb	r3, [r3, #3]
 800c7fc:	2b01      	cmp	r3, #1
 800c7fe:	d128      	bne.n	800c852 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c800:	69fb      	ldr	r3, [r7, #28]
 800c802:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c806:	689b      	ldr	r3, [r3, #8]
 800c808:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d110      	bne.n	800c832 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800c810:	69bb      	ldr	r3, [r7, #24]
 800c812:	015a      	lsls	r2, r3, #5
 800c814:	69fb      	ldr	r3, [r7, #28]
 800c816:	4413      	add	r3, r2
 800c818:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c81c:	681b      	ldr	r3, [r3, #0]
 800c81e:	69ba      	ldr	r2, [r7, #24]
 800c820:	0151      	lsls	r1, r2, #5
 800c822:	69fa      	ldr	r2, [r7, #28]
 800c824:	440a      	add	r2, r1
 800c826:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c82a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c82e:	6013      	str	r3, [r2, #0]
 800c830:	e00f      	b.n	800c852 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800c832:	69bb      	ldr	r3, [r7, #24]
 800c834:	015a      	lsls	r2, r3, #5
 800c836:	69fb      	ldr	r3, [r7, #28]
 800c838:	4413      	add	r3, r2
 800c83a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c83e:	681b      	ldr	r3, [r3, #0]
 800c840:	69ba      	ldr	r2, [r7, #24]
 800c842:	0151      	lsls	r1, r2, #5
 800c844:	69fa      	ldr	r2, [r7, #28]
 800c846:	440a      	add	r2, r1
 800c848:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c84c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c850:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c852:	69bb      	ldr	r3, [r7, #24]
 800c854:	015a      	lsls	r2, r3, #5
 800c856:	69fb      	ldr	r3, [r7, #28]
 800c858:	4413      	add	r3, r2
 800c85a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c85e:	681b      	ldr	r3, [r3, #0]
 800c860:	69ba      	ldr	r2, [r7, #24]
 800c862:	0151      	lsls	r1, r2, #5
 800c864:	69fa      	ldr	r2, [r7, #28]
 800c866:	440a      	add	r2, r1
 800c868:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c86c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c870:	6013      	str	r3, [r2, #0]
 800c872:	e12f      	b.n	800cad4 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c874:	69bb      	ldr	r3, [r7, #24]
 800c876:	015a      	lsls	r2, r3, #5
 800c878:	69fb      	ldr	r3, [r7, #28]
 800c87a:	4413      	add	r3, r2
 800c87c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c880:	681b      	ldr	r3, [r3, #0]
 800c882:	69ba      	ldr	r2, [r7, #24]
 800c884:	0151      	lsls	r1, r2, #5
 800c886:	69fa      	ldr	r2, [r7, #28]
 800c888:	440a      	add	r2, r1
 800c88a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c88e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c892:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800c894:	68bb      	ldr	r3, [r7, #8]
 800c896:	78db      	ldrb	r3, [r3, #3]
 800c898:	2b01      	cmp	r3, #1
 800c89a:	d015      	beq.n	800c8c8 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800c89c:	68bb      	ldr	r3, [r7, #8]
 800c89e:	695b      	ldr	r3, [r3, #20]
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	f000 8117 	beq.w	800cad4 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800c8a6:	69fb      	ldr	r3, [r7, #28]
 800c8a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c8ac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c8ae:	68bb      	ldr	r3, [r7, #8]
 800c8b0:	781b      	ldrb	r3, [r3, #0]
 800c8b2:	f003 030f 	and.w	r3, r3, #15
 800c8b6:	2101      	movs	r1, #1
 800c8b8:	fa01 f303 	lsl.w	r3, r1, r3
 800c8bc:	69f9      	ldr	r1, [r7, #28]
 800c8be:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c8c2:	4313      	orrs	r3, r2
 800c8c4:	634b      	str	r3, [r1, #52]	; 0x34
 800c8c6:	e105      	b.n	800cad4 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c8c8:	69fb      	ldr	r3, [r7, #28]
 800c8ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c8ce:	689b      	ldr	r3, [r3, #8]
 800c8d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c8d4:	2b00      	cmp	r3, #0
 800c8d6:	d110      	bne.n	800c8fa <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800c8d8:	69bb      	ldr	r3, [r7, #24]
 800c8da:	015a      	lsls	r2, r3, #5
 800c8dc:	69fb      	ldr	r3, [r7, #28]
 800c8de:	4413      	add	r3, r2
 800c8e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c8e4:	681b      	ldr	r3, [r3, #0]
 800c8e6:	69ba      	ldr	r2, [r7, #24]
 800c8e8:	0151      	lsls	r1, r2, #5
 800c8ea:	69fa      	ldr	r2, [r7, #28]
 800c8ec:	440a      	add	r2, r1
 800c8ee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c8f2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c8f6:	6013      	str	r3, [r2, #0]
 800c8f8:	e00f      	b.n	800c91a <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800c8fa:	69bb      	ldr	r3, [r7, #24]
 800c8fc:	015a      	lsls	r2, r3, #5
 800c8fe:	69fb      	ldr	r3, [r7, #28]
 800c900:	4413      	add	r3, r2
 800c902:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c906:	681b      	ldr	r3, [r3, #0]
 800c908:	69ba      	ldr	r2, [r7, #24]
 800c90a:	0151      	lsls	r1, r2, #5
 800c90c:	69fa      	ldr	r2, [r7, #28]
 800c90e:	440a      	add	r2, r1
 800c910:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c914:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c918:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800c91a:	68bb      	ldr	r3, [r7, #8]
 800c91c:	68d9      	ldr	r1, [r3, #12]
 800c91e:	68bb      	ldr	r3, [r7, #8]
 800c920:	781a      	ldrb	r2, [r3, #0]
 800c922:	68bb      	ldr	r3, [r7, #8]
 800c924:	695b      	ldr	r3, [r3, #20]
 800c926:	b298      	uxth	r0, r3
 800c928:	79fb      	ldrb	r3, [r7, #7]
 800c92a:	9300      	str	r3, [sp, #0]
 800c92c:	4603      	mov	r3, r0
 800c92e:	68f8      	ldr	r0, [r7, #12]
 800c930:	f000 fa2b 	bl	800cd8a <USB_WritePacket>
 800c934:	e0ce      	b.n	800cad4 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800c936:	69bb      	ldr	r3, [r7, #24]
 800c938:	015a      	lsls	r2, r3, #5
 800c93a:	69fb      	ldr	r3, [r7, #28]
 800c93c:	4413      	add	r3, r2
 800c93e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c942:	691b      	ldr	r3, [r3, #16]
 800c944:	69ba      	ldr	r2, [r7, #24]
 800c946:	0151      	lsls	r1, r2, #5
 800c948:	69fa      	ldr	r2, [r7, #28]
 800c94a:	440a      	add	r2, r1
 800c94c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c950:	0cdb      	lsrs	r3, r3, #19
 800c952:	04db      	lsls	r3, r3, #19
 800c954:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800c956:	69bb      	ldr	r3, [r7, #24]
 800c958:	015a      	lsls	r2, r3, #5
 800c95a:	69fb      	ldr	r3, [r7, #28]
 800c95c:	4413      	add	r3, r2
 800c95e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c962:	691b      	ldr	r3, [r3, #16]
 800c964:	69ba      	ldr	r2, [r7, #24]
 800c966:	0151      	lsls	r1, r2, #5
 800c968:	69fa      	ldr	r2, [r7, #28]
 800c96a:	440a      	add	r2, r1
 800c96c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c970:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c974:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c978:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800c97a:	68bb      	ldr	r3, [r7, #8]
 800c97c:	695b      	ldr	r3, [r3, #20]
 800c97e:	2b00      	cmp	r3, #0
 800c980:	d126      	bne.n	800c9d0 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800c982:	69bb      	ldr	r3, [r7, #24]
 800c984:	015a      	lsls	r2, r3, #5
 800c986:	69fb      	ldr	r3, [r7, #28]
 800c988:	4413      	add	r3, r2
 800c98a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c98e:	691a      	ldr	r2, [r3, #16]
 800c990:	68bb      	ldr	r3, [r7, #8]
 800c992:	689b      	ldr	r3, [r3, #8]
 800c994:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c998:	69b9      	ldr	r1, [r7, #24]
 800c99a:	0148      	lsls	r0, r1, #5
 800c99c:	69f9      	ldr	r1, [r7, #28]
 800c99e:	4401      	add	r1, r0
 800c9a0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800c9a4:	4313      	orrs	r3, r2
 800c9a6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c9a8:	69bb      	ldr	r3, [r7, #24]
 800c9aa:	015a      	lsls	r2, r3, #5
 800c9ac:	69fb      	ldr	r3, [r7, #28]
 800c9ae:	4413      	add	r3, r2
 800c9b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c9b4:	691b      	ldr	r3, [r3, #16]
 800c9b6:	69ba      	ldr	r2, [r7, #24]
 800c9b8:	0151      	lsls	r1, r2, #5
 800c9ba:	69fa      	ldr	r2, [r7, #28]
 800c9bc:	440a      	add	r2, r1
 800c9be:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c9c2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c9c6:	6113      	str	r3, [r2, #16]
 800c9c8:	e036      	b.n	800ca38 <USB_EPStartXfer+0x3dc>
 800c9ca:	bf00      	nop
 800c9cc:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800c9d0:	68bb      	ldr	r3, [r7, #8]
 800c9d2:	695a      	ldr	r2, [r3, #20]
 800c9d4:	68bb      	ldr	r3, [r7, #8]
 800c9d6:	689b      	ldr	r3, [r3, #8]
 800c9d8:	4413      	add	r3, r2
 800c9da:	1e5a      	subs	r2, r3, #1
 800c9dc:	68bb      	ldr	r3, [r7, #8]
 800c9de:	689b      	ldr	r3, [r3, #8]
 800c9e0:	fbb2 f3f3 	udiv	r3, r2, r3
 800c9e4:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800c9e6:	69bb      	ldr	r3, [r7, #24]
 800c9e8:	015a      	lsls	r2, r3, #5
 800c9ea:	69fb      	ldr	r3, [r7, #28]
 800c9ec:	4413      	add	r3, r2
 800c9ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c9f2:	691a      	ldr	r2, [r3, #16]
 800c9f4:	8afb      	ldrh	r3, [r7, #22]
 800c9f6:	04d9      	lsls	r1, r3, #19
 800c9f8:	4b39      	ldr	r3, [pc, #228]	; (800cae0 <USB_EPStartXfer+0x484>)
 800c9fa:	400b      	ands	r3, r1
 800c9fc:	69b9      	ldr	r1, [r7, #24]
 800c9fe:	0148      	lsls	r0, r1, #5
 800ca00:	69f9      	ldr	r1, [r7, #28]
 800ca02:	4401      	add	r1, r0
 800ca04:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800ca08:	4313      	orrs	r3, r2
 800ca0a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800ca0c:	69bb      	ldr	r3, [r7, #24]
 800ca0e:	015a      	lsls	r2, r3, #5
 800ca10:	69fb      	ldr	r3, [r7, #28]
 800ca12:	4413      	add	r3, r2
 800ca14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ca18:	691a      	ldr	r2, [r3, #16]
 800ca1a:	68bb      	ldr	r3, [r7, #8]
 800ca1c:	689b      	ldr	r3, [r3, #8]
 800ca1e:	8af9      	ldrh	r1, [r7, #22]
 800ca20:	fb01 f303 	mul.w	r3, r1, r3
 800ca24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ca28:	69b9      	ldr	r1, [r7, #24]
 800ca2a:	0148      	lsls	r0, r1, #5
 800ca2c:	69f9      	ldr	r1, [r7, #28]
 800ca2e:	4401      	add	r1, r0
 800ca30:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800ca34:	4313      	orrs	r3, r2
 800ca36:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800ca38:	79fb      	ldrb	r3, [r7, #7]
 800ca3a:	2b01      	cmp	r3, #1
 800ca3c:	d10d      	bne.n	800ca5a <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800ca3e:	68bb      	ldr	r3, [r7, #8]
 800ca40:	68db      	ldr	r3, [r3, #12]
 800ca42:	2b00      	cmp	r3, #0
 800ca44:	d009      	beq.n	800ca5a <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800ca46:	68bb      	ldr	r3, [r7, #8]
 800ca48:	68d9      	ldr	r1, [r3, #12]
 800ca4a:	69bb      	ldr	r3, [r7, #24]
 800ca4c:	015a      	lsls	r2, r3, #5
 800ca4e:	69fb      	ldr	r3, [r7, #28]
 800ca50:	4413      	add	r3, r2
 800ca52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ca56:	460a      	mov	r2, r1
 800ca58:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800ca5a:	68bb      	ldr	r3, [r7, #8]
 800ca5c:	78db      	ldrb	r3, [r3, #3]
 800ca5e:	2b01      	cmp	r3, #1
 800ca60:	d128      	bne.n	800cab4 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ca62:	69fb      	ldr	r3, [r7, #28]
 800ca64:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ca68:	689b      	ldr	r3, [r3, #8]
 800ca6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	d110      	bne.n	800ca94 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800ca72:	69bb      	ldr	r3, [r7, #24]
 800ca74:	015a      	lsls	r2, r3, #5
 800ca76:	69fb      	ldr	r3, [r7, #28]
 800ca78:	4413      	add	r3, r2
 800ca7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ca7e:	681b      	ldr	r3, [r3, #0]
 800ca80:	69ba      	ldr	r2, [r7, #24]
 800ca82:	0151      	lsls	r1, r2, #5
 800ca84:	69fa      	ldr	r2, [r7, #28]
 800ca86:	440a      	add	r2, r1
 800ca88:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ca8c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800ca90:	6013      	str	r3, [r2, #0]
 800ca92:	e00f      	b.n	800cab4 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800ca94:	69bb      	ldr	r3, [r7, #24]
 800ca96:	015a      	lsls	r2, r3, #5
 800ca98:	69fb      	ldr	r3, [r7, #28]
 800ca9a:	4413      	add	r3, r2
 800ca9c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800caa0:	681b      	ldr	r3, [r3, #0]
 800caa2:	69ba      	ldr	r2, [r7, #24]
 800caa4:	0151      	lsls	r1, r2, #5
 800caa6:	69fa      	ldr	r2, [r7, #28]
 800caa8:	440a      	add	r2, r1
 800caaa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800caae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cab2:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800cab4:	69bb      	ldr	r3, [r7, #24]
 800cab6:	015a      	lsls	r2, r3, #5
 800cab8:	69fb      	ldr	r3, [r7, #28]
 800caba:	4413      	add	r3, r2
 800cabc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cac0:	681b      	ldr	r3, [r3, #0]
 800cac2:	69ba      	ldr	r2, [r7, #24]
 800cac4:	0151      	lsls	r1, r2, #5
 800cac6:	69fa      	ldr	r2, [r7, #28]
 800cac8:	440a      	add	r2, r1
 800caca:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cace:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800cad2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800cad4:	2300      	movs	r3, #0
}
 800cad6:	4618      	mov	r0, r3
 800cad8:	3720      	adds	r7, #32
 800cada:	46bd      	mov	sp, r7
 800cadc:	bd80      	pop	{r7, pc}
 800cade:	bf00      	nop
 800cae0:	1ff80000 	.word	0x1ff80000

0800cae4 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800cae4:	b480      	push	{r7}
 800cae6:	b087      	sub	sp, #28
 800cae8:	af00      	add	r7, sp, #0
 800caea:	60f8      	str	r0, [r7, #12]
 800caec:	60b9      	str	r1, [r7, #8]
 800caee:	4613      	mov	r3, r2
 800caf0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800caf2:	68fb      	ldr	r3, [r7, #12]
 800caf4:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800caf6:	68bb      	ldr	r3, [r7, #8]
 800caf8:	781b      	ldrb	r3, [r3, #0]
 800cafa:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800cafc:	68bb      	ldr	r3, [r7, #8]
 800cafe:	785b      	ldrb	r3, [r3, #1]
 800cb00:	2b01      	cmp	r3, #1
 800cb02:	f040 80cd 	bne.w	800cca0 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800cb06:	68bb      	ldr	r3, [r7, #8]
 800cb08:	695b      	ldr	r3, [r3, #20]
 800cb0a:	2b00      	cmp	r3, #0
 800cb0c:	d132      	bne.n	800cb74 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800cb0e:	693b      	ldr	r3, [r7, #16]
 800cb10:	015a      	lsls	r2, r3, #5
 800cb12:	697b      	ldr	r3, [r7, #20]
 800cb14:	4413      	add	r3, r2
 800cb16:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cb1a:	691b      	ldr	r3, [r3, #16]
 800cb1c:	693a      	ldr	r2, [r7, #16]
 800cb1e:	0151      	lsls	r1, r2, #5
 800cb20:	697a      	ldr	r2, [r7, #20]
 800cb22:	440a      	add	r2, r1
 800cb24:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cb28:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800cb2c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800cb30:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800cb32:	693b      	ldr	r3, [r7, #16]
 800cb34:	015a      	lsls	r2, r3, #5
 800cb36:	697b      	ldr	r3, [r7, #20]
 800cb38:	4413      	add	r3, r2
 800cb3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cb3e:	691b      	ldr	r3, [r3, #16]
 800cb40:	693a      	ldr	r2, [r7, #16]
 800cb42:	0151      	lsls	r1, r2, #5
 800cb44:	697a      	ldr	r2, [r7, #20]
 800cb46:	440a      	add	r2, r1
 800cb48:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cb4c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800cb50:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800cb52:	693b      	ldr	r3, [r7, #16]
 800cb54:	015a      	lsls	r2, r3, #5
 800cb56:	697b      	ldr	r3, [r7, #20]
 800cb58:	4413      	add	r3, r2
 800cb5a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cb5e:	691b      	ldr	r3, [r3, #16]
 800cb60:	693a      	ldr	r2, [r7, #16]
 800cb62:	0151      	lsls	r1, r2, #5
 800cb64:	697a      	ldr	r2, [r7, #20]
 800cb66:	440a      	add	r2, r1
 800cb68:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cb6c:	0cdb      	lsrs	r3, r3, #19
 800cb6e:	04db      	lsls	r3, r3, #19
 800cb70:	6113      	str	r3, [r2, #16]
 800cb72:	e04e      	b.n	800cc12 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800cb74:	693b      	ldr	r3, [r7, #16]
 800cb76:	015a      	lsls	r2, r3, #5
 800cb78:	697b      	ldr	r3, [r7, #20]
 800cb7a:	4413      	add	r3, r2
 800cb7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cb80:	691b      	ldr	r3, [r3, #16]
 800cb82:	693a      	ldr	r2, [r7, #16]
 800cb84:	0151      	lsls	r1, r2, #5
 800cb86:	697a      	ldr	r2, [r7, #20]
 800cb88:	440a      	add	r2, r1
 800cb8a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cb8e:	0cdb      	lsrs	r3, r3, #19
 800cb90:	04db      	lsls	r3, r3, #19
 800cb92:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800cb94:	693b      	ldr	r3, [r7, #16]
 800cb96:	015a      	lsls	r2, r3, #5
 800cb98:	697b      	ldr	r3, [r7, #20]
 800cb9a:	4413      	add	r3, r2
 800cb9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cba0:	691b      	ldr	r3, [r3, #16]
 800cba2:	693a      	ldr	r2, [r7, #16]
 800cba4:	0151      	lsls	r1, r2, #5
 800cba6:	697a      	ldr	r2, [r7, #20]
 800cba8:	440a      	add	r2, r1
 800cbaa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cbae:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800cbb2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800cbb6:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800cbb8:	68bb      	ldr	r3, [r7, #8]
 800cbba:	695a      	ldr	r2, [r3, #20]
 800cbbc:	68bb      	ldr	r3, [r7, #8]
 800cbbe:	689b      	ldr	r3, [r3, #8]
 800cbc0:	429a      	cmp	r2, r3
 800cbc2:	d903      	bls.n	800cbcc <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800cbc4:	68bb      	ldr	r3, [r7, #8]
 800cbc6:	689a      	ldr	r2, [r3, #8]
 800cbc8:	68bb      	ldr	r3, [r7, #8]
 800cbca:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800cbcc:	693b      	ldr	r3, [r7, #16]
 800cbce:	015a      	lsls	r2, r3, #5
 800cbd0:	697b      	ldr	r3, [r7, #20]
 800cbd2:	4413      	add	r3, r2
 800cbd4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cbd8:	691b      	ldr	r3, [r3, #16]
 800cbda:	693a      	ldr	r2, [r7, #16]
 800cbdc:	0151      	lsls	r1, r2, #5
 800cbde:	697a      	ldr	r2, [r7, #20]
 800cbe0:	440a      	add	r2, r1
 800cbe2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cbe6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800cbea:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800cbec:	693b      	ldr	r3, [r7, #16]
 800cbee:	015a      	lsls	r2, r3, #5
 800cbf0:	697b      	ldr	r3, [r7, #20]
 800cbf2:	4413      	add	r3, r2
 800cbf4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cbf8:	691a      	ldr	r2, [r3, #16]
 800cbfa:	68bb      	ldr	r3, [r7, #8]
 800cbfc:	695b      	ldr	r3, [r3, #20]
 800cbfe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cc02:	6939      	ldr	r1, [r7, #16]
 800cc04:	0148      	lsls	r0, r1, #5
 800cc06:	6979      	ldr	r1, [r7, #20]
 800cc08:	4401      	add	r1, r0
 800cc0a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800cc0e:	4313      	orrs	r3, r2
 800cc10:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800cc12:	79fb      	ldrb	r3, [r7, #7]
 800cc14:	2b01      	cmp	r3, #1
 800cc16:	d11e      	bne.n	800cc56 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800cc18:	68bb      	ldr	r3, [r7, #8]
 800cc1a:	691b      	ldr	r3, [r3, #16]
 800cc1c:	2b00      	cmp	r3, #0
 800cc1e:	d009      	beq.n	800cc34 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800cc20:	693b      	ldr	r3, [r7, #16]
 800cc22:	015a      	lsls	r2, r3, #5
 800cc24:	697b      	ldr	r3, [r7, #20]
 800cc26:	4413      	add	r3, r2
 800cc28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cc2c:	461a      	mov	r2, r3
 800cc2e:	68bb      	ldr	r3, [r7, #8]
 800cc30:	691b      	ldr	r3, [r3, #16]
 800cc32:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800cc34:	693b      	ldr	r3, [r7, #16]
 800cc36:	015a      	lsls	r2, r3, #5
 800cc38:	697b      	ldr	r3, [r7, #20]
 800cc3a:	4413      	add	r3, r2
 800cc3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cc40:	681b      	ldr	r3, [r3, #0]
 800cc42:	693a      	ldr	r2, [r7, #16]
 800cc44:	0151      	lsls	r1, r2, #5
 800cc46:	697a      	ldr	r2, [r7, #20]
 800cc48:	440a      	add	r2, r1
 800cc4a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cc4e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800cc52:	6013      	str	r3, [r2, #0]
 800cc54:	e092      	b.n	800cd7c <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800cc56:	693b      	ldr	r3, [r7, #16]
 800cc58:	015a      	lsls	r2, r3, #5
 800cc5a:	697b      	ldr	r3, [r7, #20]
 800cc5c:	4413      	add	r3, r2
 800cc5e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	693a      	ldr	r2, [r7, #16]
 800cc66:	0151      	lsls	r1, r2, #5
 800cc68:	697a      	ldr	r2, [r7, #20]
 800cc6a:	440a      	add	r2, r1
 800cc6c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cc70:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800cc74:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800cc76:	68bb      	ldr	r3, [r7, #8]
 800cc78:	695b      	ldr	r3, [r3, #20]
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	d07e      	beq.n	800cd7c <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800cc7e:	697b      	ldr	r3, [r7, #20]
 800cc80:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cc84:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800cc86:	68bb      	ldr	r3, [r7, #8]
 800cc88:	781b      	ldrb	r3, [r3, #0]
 800cc8a:	f003 030f 	and.w	r3, r3, #15
 800cc8e:	2101      	movs	r1, #1
 800cc90:	fa01 f303 	lsl.w	r3, r1, r3
 800cc94:	6979      	ldr	r1, [r7, #20]
 800cc96:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cc9a:	4313      	orrs	r3, r2
 800cc9c:	634b      	str	r3, [r1, #52]	; 0x34
 800cc9e:	e06d      	b.n	800cd7c <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800cca0:	693b      	ldr	r3, [r7, #16]
 800cca2:	015a      	lsls	r2, r3, #5
 800cca4:	697b      	ldr	r3, [r7, #20]
 800cca6:	4413      	add	r3, r2
 800cca8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ccac:	691b      	ldr	r3, [r3, #16]
 800ccae:	693a      	ldr	r2, [r7, #16]
 800ccb0:	0151      	lsls	r1, r2, #5
 800ccb2:	697a      	ldr	r2, [r7, #20]
 800ccb4:	440a      	add	r2, r1
 800ccb6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ccba:	0cdb      	lsrs	r3, r3, #19
 800ccbc:	04db      	lsls	r3, r3, #19
 800ccbe:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800ccc0:	693b      	ldr	r3, [r7, #16]
 800ccc2:	015a      	lsls	r2, r3, #5
 800ccc4:	697b      	ldr	r3, [r7, #20]
 800ccc6:	4413      	add	r3, r2
 800ccc8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cccc:	691b      	ldr	r3, [r3, #16]
 800ccce:	693a      	ldr	r2, [r7, #16]
 800ccd0:	0151      	lsls	r1, r2, #5
 800ccd2:	697a      	ldr	r2, [r7, #20]
 800ccd4:	440a      	add	r2, r1
 800ccd6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ccda:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800ccde:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800cce2:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800cce4:	68bb      	ldr	r3, [r7, #8]
 800cce6:	695b      	ldr	r3, [r3, #20]
 800cce8:	2b00      	cmp	r3, #0
 800ccea:	d003      	beq.n	800ccf4 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800ccec:	68bb      	ldr	r3, [r7, #8]
 800ccee:	689a      	ldr	r2, [r3, #8]
 800ccf0:	68bb      	ldr	r3, [r7, #8]
 800ccf2:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ccf4:	693b      	ldr	r3, [r7, #16]
 800ccf6:	015a      	lsls	r2, r3, #5
 800ccf8:	697b      	ldr	r3, [r7, #20]
 800ccfa:	4413      	add	r3, r2
 800ccfc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cd00:	691b      	ldr	r3, [r3, #16]
 800cd02:	693a      	ldr	r2, [r7, #16]
 800cd04:	0151      	lsls	r1, r2, #5
 800cd06:	697a      	ldr	r2, [r7, #20]
 800cd08:	440a      	add	r2, r1
 800cd0a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cd0e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800cd12:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800cd14:	693b      	ldr	r3, [r7, #16]
 800cd16:	015a      	lsls	r2, r3, #5
 800cd18:	697b      	ldr	r3, [r7, #20]
 800cd1a:	4413      	add	r3, r2
 800cd1c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cd20:	691a      	ldr	r2, [r3, #16]
 800cd22:	68bb      	ldr	r3, [r7, #8]
 800cd24:	689b      	ldr	r3, [r3, #8]
 800cd26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cd2a:	6939      	ldr	r1, [r7, #16]
 800cd2c:	0148      	lsls	r0, r1, #5
 800cd2e:	6979      	ldr	r1, [r7, #20]
 800cd30:	4401      	add	r1, r0
 800cd32:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800cd36:	4313      	orrs	r3, r2
 800cd38:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800cd3a:	79fb      	ldrb	r3, [r7, #7]
 800cd3c:	2b01      	cmp	r3, #1
 800cd3e:	d10d      	bne.n	800cd5c <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800cd40:	68bb      	ldr	r3, [r7, #8]
 800cd42:	68db      	ldr	r3, [r3, #12]
 800cd44:	2b00      	cmp	r3, #0
 800cd46:	d009      	beq.n	800cd5c <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800cd48:	68bb      	ldr	r3, [r7, #8]
 800cd4a:	68d9      	ldr	r1, [r3, #12]
 800cd4c:	693b      	ldr	r3, [r7, #16]
 800cd4e:	015a      	lsls	r2, r3, #5
 800cd50:	697b      	ldr	r3, [r7, #20]
 800cd52:	4413      	add	r3, r2
 800cd54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cd58:	460a      	mov	r2, r1
 800cd5a:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800cd5c:	693b      	ldr	r3, [r7, #16]
 800cd5e:	015a      	lsls	r2, r3, #5
 800cd60:	697b      	ldr	r3, [r7, #20]
 800cd62:	4413      	add	r3, r2
 800cd64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cd68:	681b      	ldr	r3, [r3, #0]
 800cd6a:	693a      	ldr	r2, [r7, #16]
 800cd6c:	0151      	lsls	r1, r2, #5
 800cd6e:	697a      	ldr	r2, [r7, #20]
 800cd70:	440a      	add	r2, r1
 800cd72:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cd76:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800cd7a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800cd7c:	2300      	movs	r3, #0
}
 800cd7e:	4618      	mov	r0, r3
 800cd80:	371c      	adds	r7, #28
 800cd82:	46bd      	mov	sp, r7
 800cd84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd88:	4770      	bx	lr

0800cd8a <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800cd8a:	b480      	push	{r7}
 800cd8c:	b089      	sub	sp, #36	; 0x24
 800cd8e:	af00      	add	r7, sp, #0
 800cd90:	60f8      	str	r0, [r7, #12]
 800cd92:	60b9      	str	r1, [r7, #8]
 800cd94:	4611      	mov	r1, r2
 800cd96:	461a      	mov	r2, r3
 800cd98:	460b      	mov	r3, r1
 800cd9a:	71fb      	strb	r3, [r7, #7]
 800cd9c:	4613      	mov	r3, r2
 800cd9e:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cda0:	68fb      	ldr	r3, [r7, #12]
 800cda2:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800cda4:	68bb      	ldr	r3, [r7, #8]
 800cda6:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800cda8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800cdac:	2b00      	cmp	r3, #0
 800cdae:	d11a      	bne.n	800cde6 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800cdb0:	88bb      	ldrh	r3, [r7, #4]
 800cdb2:	3303      	adds	r3, #3
 800cdb4:	089b      	lsrs	r3, r3, #2
 800cdb6:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800cdb8:	2300      	movs	r3, #0
 800cdba:	61bb      	str	r3, [r7, #24]
 800cdbc:	e00f      	b.n	800cdde <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800cdbe:	79fb      	ldrb	r3, [r7, #7]
 800cdc0:	031a      	lsls	r2, r3, #12
 800cdc2:	697b      	ldr	r3, [r7, #20]
 800cdc4:	4413      	add	r3, r2
 800cdc6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cdca:	461a      	mov	r2, r3
 800cdcc:	69fb      	ldr	r3, [r7, #28]
 800cdce:	681b      	ldr	r3, [r3, #0]
 800cdd0:	6013      	str	r3, [r2, #0]
      pSrc++;
 800cdd2:	69fb      	ldr	r3, [r7, #28]
 800cdd4:	3304      	adds	r3, #4
 800cdd6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800cdd8:	69bb      	ldr	r3, [r7, #24]
 800cdda:	3301      	adds	r3, #1
 800cddc:	61bb      	str	r3, [r7, #24]
 800cdde:	69ba      	ldr	r2, [r7, #24]
 800cde0:	693b      	ldr	r3, [r7, #16]
 800cde2:	429a      	cmp	r2, r3
 800cde4:	d3eb      	bcc.n	800cdbe <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800cde6:	2300      	movs	r3, #0
}
 800cde8:	4618      	mov	r0, r3
 800cdea:	3724      	adds	r7, #36	; 0x24
 800cdec:	46bd      	mov	sp, r7
 800cdee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdf2:	4770      	bx	lr

0800cdf4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800cdf4:	b480      	push	{r7}
 800cdf6:	b089      	sub	sp, #36	; 0x24
 800cdf8:	af00      	add	r7, sp, #0
 800cdfa:	60f8      	str	r0, [r7, #12]
 800cdfc:	60b9      	str	r1, [r7, #8]
 800cdfe:	4613      	mov	r3, r2
 800ce00:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ce02:	68fb      	ldr	r3, [r7, #12]
 800ce04:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800ce06:	68bb      	ldr	r3, [r7, #8]
 800ce08:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800ce0a:	88fb      	ldrh	r3, [r7, #6]
 800ce0c:	3303      	adds	r3, #3
 800ce0e:	089b      	lsrs	r3, r3, #2
 800ce10:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800ce12:	2300      	movs	r3, #0
 800ce14:	61bb      	str	r3, [r7, #24]
 800ce16:	e00b      	b.n	800ce30 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800ce18:	697b      	ldr	r3, [r7, #20]
 800ce1a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ce1e:	681a      	ldr	r2, [r3, #0]
 800ce20:	69fb      	ldr	r3, [r7, #28]
 800ce22:	601a      	str	r2, [r3, #0]
    pDest++;
 800ce24:	69fb      	ldr	r3, [r7, #28]
 800ce26:	3304      	adds	r3, #4
 800ce28:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800ce2a:	69bb      	ldr	r3, [r7, #24]
 800ce2c:	3301      	adds	r3, #1
 800ce2e:	61bb      	str	r3, [r7, #24]
 800ce30:	69ba      	ldr	r2, [r7, #24]
 800ce32:	693b      	ldr	r3, [r7, #16]
 800ce34:	429a      	cmp	r2, r3
 800ce36:	d3ef      	bcc.n	800ce18 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800ce38:	69fb      	ldr	r3, [r7, #28]
}
 800ce3a:	4618      	mov	r0, r3
 800ce3c:	3724      	adds	r7, #36	; 0x24
 800ce3e:	46bd      	mov	sp, r7
 800ce40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce44:	4770      	bx	lr

0800ce46 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800ce46:	b480      	push	{r7}
 800ce48:	b085      	sub	sp, #20
 800ce4a:	af00      	add	r7, sp, #0
 800ce4c:	6078      	str	r0, [r7, #4]
 800ce4e:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ce54:	683b      	ldr	r3, [r7, #0]
 800ce56:	781b      	ldrb	r3, [r3, #0]
 800ce58:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800ce5a:	683b      	ldr	r3, [r7, #0]
 800ce5c:	785b      	ldrb	r3, [r3, #1]
 800ce5e:	2b01      	cmp	r3, #1
 800ce60:	d12c      	bne.n	800cebc <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800ce62:	68bb      	ldr	r3, [r7, #8]
 800ce64:	015a      	lsls	r2, r3, #5
 800ce66:	68fb      	ldr	r3, [r7, #12]
 800ce68:	4413      	add	r3, r2
 800ce6a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce6e:	681b      	ldr	r3, [r3, #0]
 800ce70:	2b00      	cmp	r3, #0
 800ce72:	db12      	blt.n	800ce9a <USB_EPSetStall+0x54>
 800ce74:	68bb      	ldr	r3, [r7, #8]
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	d00f      	beq.n	800ce9a <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800ce7a:	68bb      	ldr	r3, [r7, #8]
 800ce7c:	015a      	lsls	r2, r3, #5
 800ce7e:	68fb      	ldr	r3, [r7, #12]
 800ce80:	4413      	add	r3, r2
 800ce82:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce86:	681b      	ldr	r3, [r3, #0]
 800ce88:	68ba      	ldr	r2, [r7, #8]
 800ce8a:	0151      	lsls	r1, r2, #5
 800ce8c:	68fa      	ldr	r2, [r7, #12]
 800ce8e:	440a      	add	r2, r1
 800ce90:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ce94:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800ce98:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800ce9a:	68bb      	ldr	r3, [r7, #8]
 800ce9c:	015a      	lsls	r2, r3, #5
 800ce9e:	68fb      	ldr	r3, [r7, #12]
 800cea0:	4413      	add	r3, r2
 800cea2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cea6:	681b      	ldr	r3, [r3, #0]
 800cea8:	68ba      	ldr	r2, [r7, #8]
 800ceaa:	0151      	lsls	r1, r2, #5
 800ceac:	68fa      	ldr	r2, [r7, #12]
 800ceae:	440a      	add	r2, r1
 800ceb0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ceb4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800ceb8:	6013      	str	r3, [r2, #0]
 800ceba:	e02b      	b.n	800cf14 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800cebc:	68bb      	ldr	r3, [r7, #8]
 800cebe:	015a      	lsls	r2, r3, #5
 800cec0:	68fb      	ldr	r3, [r7, #12]
 800cec2:	4413      	add	r3, r2
 800cec4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cec8:	681b      	ldr	r3, [r3, #0]
 800ceca:	2b00      	cmp	r3, #0
 800cecc:	db12      	blt.n	800cef4 <USB_EPSetStall+0xae>
 800cece:	68bb      	ldr	r3, [r7, #8]
 800ced0:	2b00      	cmp	r3, #0
 800ced2:	d00f      	beq.n	800cef4 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800ced4:	68bb      	ldr	r3, [r7, #8]
 800ced6:	015a      	lsls	r2, r3, #5
 800ced8:	68fb      	ldr	r3, [r7, #12]
 800ceda:	4413      	add	r3, r2
 800cedc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cee0:	681b      	ldr	r3, [r3, #0]
 800cee2:	68ba      	ldr	r2, [r7, #8]
 800cee4:	0151      	lsls	r1, r2, #5
 800cee6:	68fa      	ldr	r2, [r7, #12]
 800cee8:	440a      	add	r2, r1
 800ceea:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ceee:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800cef2:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800cef4:	68bb      	ldr	r3, [r7, #8]
 800cef6:	015a      	lsls	r2, r3, #5
 800cef8:	68fb      	ldr	r3, [r7, #12]
 800cefa:	4413      	add	r3, r2
 800cefc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cf00:	681b      	ldr	r3, [r3, #0]
 800cf02:	68ba      	ldr	r2, [r7, #8]
 800cf04:	0151      	lsls	r1, r2, #5
 800cf06:	68fa      	ldr	r2, [r7, #12]
 800cf08:	440a      	add	r2, r1
 800cf0a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cf0e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800cf12:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800cf14:	2300      	movs	r3, #0
}
 800cf16:	4618      	mov	r0, r3
 800cf18:	3714      	adds	r7, #20
 800cf1a:	46bd      	mov	sp, r7
 800cf1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf20:	4770      	bx	lr

0800cf22 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800cf22:	b480      	push	{r7}
 800cf24:	b085      	sub	sp, #20
 800cf26:	af00      	add	r7, sp, #0
 800cf28:	6078      	str	r0, [r7, #4]
 800cf2a:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800cf30:	683b      	ldr	r3, [r7, #0]
 800cf32:	781b      	ldrb	r3, [r3, #0]
 800cf34:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800cf36:	683b      	ldr	r3, [r7, #0]
 800cf38:	785b      	ldrb	r3, [r3, #1]
 800cf3a:	2b01      	cmp	r3, #1
 800cf3c:	d128      	bne.n	800cf90 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800cf3e:	68bb      	ldr	r3, [r7, #8]
 800cf40:	015a      	lsls	r2, r3, #5
 800cf42:	68fb      	ldr	r3, [r7, #12]
 800cf44:	4413      	add	r3, r2
 800cf46:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cf4a:	681b      	ldr	r3, [r3, #0]
 800cf4c:	68ba      	ldr	r2, [r7, #8]
 800cf4e:	0151      	lsls	r1, r2, #5
 800cf50:	68fa      	ldr	r2, [r7, #12]
 800cf52:	440a      	add	r2, r1
 800cf54:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cf58:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800cf5c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800cf5e:	683b      	ldr	r3, [r7, #0]
 800cf60:	78db      	ldrb	r3, [r3, #3]
 800cf62:	2b03      	cmp	r3, #3
 800cf64:	d003      	beq.n	800cf6e <USB_EPClearStall+0x4c>
 800cf66:	683b      	ldr	r3, [r7, #0]
 800cf68:	78db      	ldrb	r3, [r3, #3]
 800cf6a:	2b02      	cmp	r3, #2
 800cf6c:	d138      	bne.n	800cfe0 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800cf6e:	68bb      	ldr	r3, [r7, #8]
 800cf70:	015a      	lsls	r2, r3, #5
 800cf72:	68fb      	ldr	r3, [r7, #12]
 800cf74:	4413      	add	r3, r2
 800cf76:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cf7a:	681b      	ldr	r3, [r3, #0]
 800cf7c:	68ba      	ldr	r2, [r7, #8]
 800cf7e:	0151      	lsls	r1, r2, #5
 800cf80:	68fa      	ldr	r2, [r7, #12]
 800cf82:	440a      	add	r2, r1
 800cf84:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cf88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cf8c:	6013      	str	r3, [r2, #0]
 800cf8e:	e027      	b.n	800cfe0 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800cf90:	68bb      	ldr	r3, [r7, #8]
 800cf92:	015a      	lsls	r2, r3, #5
 800cf94:	68fb      	ldr	r3, [r7, #12]
 800cf96:	4413      	add	r3, r2
 800cf98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cf9c:	681b      	ldr	r3, [r3, #0]
 800cf9e:	68ba      	ldr	r2, [r7, #8]
 800cfa0:	0151      	lsls	r1, r2, #5
 800cfa2:	68fa      	ldr	r2, [r7, #12]
 800cfa4:	440a      	add	r2, r1
 800cfa6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cfaa:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800cfae:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800cfb0:	683b      	ldr	r3, [r7, #0]
 800cfb2:	78db      	ldrb	r3, [r3, #3]
 800cfb4:	2b03      	cmp	r3, #3
 800cfb6:	d003      	beq.n	800cfc0 <USB_EPClearStall+0x9e>
 800cfb8:	683b      	ldr	r3, [r7, #0]
 800cfba:	78db      	ldrb	r3, [r3, #3]
 800cfbc:	2b02      	cmp	r3, #2
 800cfbe:	d10f      	bne.n	800cfe0 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800cfc0:	68bb      	ldr	r3, [r7, #8]
 800cfc2:	015a      	lsls	r2, r3, #5
 800cfc4:	68fb      	ldr	r3, [r7, #12]
 800cfc6:	4413      	add	r3, r2
 800cfc8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cfcc:	681b      	ldr	r3, [r3, #0]
 800cfce:	68ba      	ldr	r2, [r7, #8]
 800cfd0:	0151      	lsls	r1, r2, #5
 800cfd2:	68fa      	ldr	r2, [r7, #12]
 800cfd4:	440a      	add	r2, r1
 800cfd6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cfda:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cfde:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800cfe0:	2300      	movs	r3, #0
}
 800cfe2:	4618      	mov	r0, r3
 800cfe4:	3714      	adds	r7, #20
 800cfe6:	46bd      	mov	sp, r7
 800cfe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfec:	4770      	bx	lr

0800cfee <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800cfee:	b480      	push	{r7}
 800cff0:	b085      	sub	sp, #20
 800cff2:	af00      	add	r7, sp, #0
 800cff4:	6078      	str	r0, [r7, #4]
 800cff6:	460b      	mov	r3, r1
 800cff8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800cffe:	68fb      	ldr	r3, [r7, #12]
 800d000:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d004:	681b      	ldr	r3, [r3, #0]
 800d006:	68fa      	ldr	r2, [r7, #12]
 800d008:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d00c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800d010:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800d012:	68fb      	ldr	r3, [r7, #12]
 800d014:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d018:	681a      	ldr	r2, [r3, #0]
 800d01a:	78fb      	ldrb	r3, [r7, #3]
 800d01c:	011b      	lsls	r3, r3, #4
 800d01e:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800d022:	68f9      	ldr	r1, [r7, #12]
 800d024:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d028:	4313      	orrs	r3, r2
 800d02a:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800d02c:	2300      	movs	r3, #0
}
 800d02e:	4618      	mov	r0, r3
 800d030:	3714      	adds	r7, #20
 800d032:	46bd      	mov	sp, r7
 800d034:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d038:	4770      	bx	lr

0800d03a <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800d03a:	b580      	push	{r7, lr}
 800d03c:	b084      	sub	sp, #16
 800d03e:	af00      	add	r7, sp, #0
 800d040:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800d046:	68fb      	ldr	r3, [r7, #12]
 800d048:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d04c:	685b      	ldr	r3, [r3, #4]
 800d04e:	68fa      	ldr	r2, [r7, #12]
 800d050:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d054:	f023 0302 	bic.w	r3, r3, #2
 800d058:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800d05a:	2003      	movs	r0, #3
 800d05c:	f7fa ff54 	bl	8007f08 <HAL_Delay>

  return HAL_OK;
 800d060:	2300      	movs	r3, #0
}
 800d062:	4618      	mov	r0, r3
 800d064:	3710      	adds	r7, #16
 800d066:	46bd      	mov	sp, r7
 800d068:	bd80      	pop	{r7, pc}

0800d06a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800d06a:	b580      	push	{r7, lr}
 800d06c:	b084      	sub	sp, #16
 800d06e:	af00      	add	r7, sp, #0
 800d070:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800d076:	68fb      	ldr	r3, [r7, #12]
 800d078:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d07c:	685b      	ldr	r3, [r3, #4]
 800d07e:	68fa      	ldr	r2, [r7, #12]
 800d080:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d084:	f043 0302 	orr.w	r3, r3, #2
 800d088:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800d08a:	2003      	movs	r0, #3
 800d08c:	f7fa ff3c 	bl	8007f08 <HAL_Delay>

  return HAL_OK;
 800d090:	2300      	movs	r3, #0
}
 800d092:	4618      	mov	r0, r3
 800d094:	3710      	adds	r7, #16
 800d096:	46bd      	mov	sp, r7
 800d098:	bd80      	pop	{r7, pc}

0800d09a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800d09a:	b480      	push	{r7}
 800d09c:	b085      	sub	sp, #20
 800d09e:	af00      	add	r7, sp, #0
 800d0a0:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	695b      	ldr	r3, [r3, #20]
 800d0a6:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	699b      	ldr	r3, [r3, #24]
 800d0ac:	68fa      	ldr	r2, [r7, #12]
 800d0ae:	4013      	ands	r3, r2
 800d0b0:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800d0b2:	68fb      	ldr	r3, [r7, #12]
}
 800d0b4:	4618      	mov	r0, r3
 800d0b6:	3714      	adds	r7, #20
 800d0b8:	46bd      	mov	sp, r7
 800d0ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0be:	4770      	bx	lr

0800d0c0 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800d0c0:	b480      	push	{r7}
 800d0c2:	b085      	sub	sp, #20
 800d0c4:	af00      	add	r7, sp, #0
 800d0c6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d0c8:	687b      	ldr	r3, [r7, #4]
 800d0ca:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800d0cc:	68fb      	ldr	r3, [r7, #12]
 800d0ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d0d2:	699b      	ldr	r3, [r3, #24]
 800d0d4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800d0d6:	68fb      	ldr	r3, [r7, #12]
 800d0d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d0dc:	69db      	ldr	r3, [r3, #28]
 800d0de:	68ba      	ldr	r2, [r7, #8]
 800d0e0:	4013      	ands	r3, r2
 800d0e2:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800d0e4:	68bb      	ldr	r3, [r7, #8]
 800d0e6:	0c1b      	lsrs	r3, r3, #16
}
 800d0e8:	4618      	mov	r0, r3
 800d0ea:	3714      	adds	r7, #20
 800d0ec:	46bd      	mov	sp, r7
 800d0ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0f2:	4770      	bx	lr

0800d0f4 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800d0f4:	b480      	push	{r7}
 800d0f6:	b085      	sub	sp, #20
 800d0f8:	af00      	add	r7, sp, #0
 800d0fa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800d100:	68fb      	ldr	r3, [r7, #12]
 800d102:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d106:	699b      	ldr	r3, [r3, #24]
 800d108:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800d10a:	68fb      	ldr	r3, [r7, #12]
 800d10c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d110:	69db      	ldr	r3, [r3, #28]
 800d112:	68ba      	ldr	r2, [r7, #8]
 800d114:	4013      	ands	r3, r2
 800d116:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800d118:	68bb      	ldr	r3, [r7, #8]
 800d11a:	b29b      	uxth	r3, r3
}
 800d11c:	4618      	mov	r0, r3
 800d11e:	3714      	adds	r7, #20
 800d120:	46bd      	mov	sp, r7
 800d122:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d126:	4770      	bx	lr

0800d128 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800d128:	b480      	push	{r7}
 800d12a:	b085      	sub	sp, #20
 800d12c:	af00      	add	r7, sp, #0
 800d12e:	6078      	str	r0, [r7, #4]
 800d130:	460b      	mov	r3, r1
 800d132:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800d138:	78fb      	ldrb	r3, [r7, #3]
 800d13a:	015a      	lsls	r2, r3, #5
 800d13c:	68fb      	ldr	r3, [r7, #12]
 800d13e:	4413      	add	r3, r2
 800d140:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d144:	689b      	ldr	r3, [r3, #8]
 800d146:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800d148:	68fb      	ldr	r3, [r7, #12]
 800d14a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d14e:	695b      	ldr	r3, [r3, #20]
 800d150:	68ba      	ldr	r2, [r7, #8]
 800d152:	4013      	ands	r3, r2
 800d154:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800d156:	68bb      	ldr	r3, [r7, #8]
}
 800d158:	4618      	mov	r0, r3
 800d15a:	3714      	adds	r7, #20
 800d15c:	46bd      	mov	sp, r7
 800d15e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d162:	4770      	bx	lr

0800d164 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800d164:	b480      	push	{r7}
 800d166:	b087      	sub	sp, #28
 800d168:	af00      	add	r7, sp, #0
 800d16a:	6078      	str	r0, [r7, #4]
 800d16c:	460b      	mov	r3, r1
 800d16e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800d174:	697b      	ldr	r3, [r7, #20]
 800d176:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d17a:	691b      	ldr	r3, [r3, #16]
 800d17c:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800d17e:	697b      	ldr	r3, [r7, #20]
 800d180:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d184:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d186:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800d188:	78fb      	ldrb	r3, [r7, #3]
 800d18a:	f003 030f 	and.w	r3, r3, #15
 800d18e:	68fa      	ldr	r2, [r7, #12]
 800d190:	fa22 f303 	lsr.w	r3, r2, r3
 800d194:	01db      	lsls	r3, r3, #7
 800d196:	b2db      	uxtb	r3, r3
 800d198:	693a      	ldr	r2, [r7, #16]
 800d19a:	4313      	orrs	r3, r2
 800d19c:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800d19e:	78fb      	ldrb	r3, [r7, #3]
 800d1a0:	015a      	lsls	r2, r3, #5
 800d1a2:	697b      	ldr	r3, [r7, #20]
 800d1a4:	4413      	add	r3, r2
 800d1a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d1aa:	689b      	ldr	r3, [r3, #8]
 800d1ac:	693a      	ldr	r2, [r7, #16]
 800d1ae:	4013      	ands	r3, r2
 800d1b0:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800d1b2:	68bb      	ldr	r3, [r7, #8]
}
 800d1b4:	4618      	mov	r0, r3
 800d1b6:	371c      	adds	r7, #28
 800d1b8:	46bd      	mov	sp, r7
 800d1ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1be:	4770      	bx	lr

0800d1c0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800d1c0:	b480      	push	{r7}
 800d1c2:	b083      	sub	sp, #12
 800d1c4:	af00      	add	r7, sp, #0
 800d1c6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	695b      	ldr	r3, [r3, #20]
 800d1cc:	f003 0301 	and.w	r3, r3, #1
}
 800d1d0:	4618      	mov	r0, r3
 800d1d2:	370c      	adds	r7, #12
 800d1d4:	46bd      	mov	sp, r7
 800d1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1da:	4770      	bx	lr

0800d1dc <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800d1dc:	b480      	push	{r7}
 800d1de:	b085      	sub	sp, #20
 800d1e0:	af00      	add	r7, sp, #0
 800d1e2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d1e4:	687b      	ldr	r3, [r7, #4]
 800d1e6:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP based on the enumeration speed */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800d1e8:	68fb      	ldr	r3, [r7, #12]
 800d1ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d1ee:	681b      	ldr	r3, [r3, #0]
 800d1f0:	68fa      	ldr	r2, [r7, #12]
 800d1f2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d1f6:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800d1fa:	f023 0307 	bic.w	r3, r3, #7
 800d1fe:	6013      	str	r3, [r2, #0]

  if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 800d200:	68fb      	ldr	r3, [r7, #12]
 800d202:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d206:	689b      	ldr	r3, [r3, #8]
 800d208:	f003 0306 	and.w	r3, r3, #6
 800d20c:	2b04      	cmp	r3, #4
 800d20e:	d109      	bne.n	800d224 <USB_ActivateSetup+0x48>
  {
    USBx_INEP(0U)->DIEPCTL |= 3U;
 800d210:	68fb      	ldr	r3, [r7, #12]
 800d212:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d216:	681b      	ldr	r3, [r3, #0]
 800d218:	68fa      	ldr	r2, [r7, #12]
 800d21a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d21e:	f043 0303 	orr.w	r3, r3, #3
 800d222:	6013      	str	r3, [r2, #0]
  }
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800d224:	68fb      	ldr	r3, [r7, #12]
 800d226:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d22a:	685b      	ldr	r3, [r3, #4]
 800d22c:	68fa      	ldr	r2, [r7, #12]
 800d22e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d232:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d236:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800d238:	2300      	movs	r3, #0
}
 800d23a:	4618      	mov	r0, r3
 800d23c:	3714      	adds	r7, #20
 800d23e:	46bd      	mov	sp, r7
 800d240:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d244:	4770      	bx	lr
	...

0800d248 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800d248:	b480      	push	{r7}
 800d24a:	b087      	sub	sp, #28
 800d24c:	af00      	add	r7, sp, #0
 800d24e:	60f8      	str	r0, [r7, #12]
 800d250:	460b      	mov	r3, r1
 800d252:	607a      	str	r2, [r7, #4]
 800d254:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d256:	68fb      	ldr	r3, [r7, #12]
 800d258:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800d25a:	68fb      	ldr	r3, [r7, #12]
 800d25c:	333c      	adds	r3, #60	; 0x3c
 800d25e:	3304      	adds	r3, #4
 800d260:	681b      	ldr	r3, [r3, #0]
 800d262:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800d264:	693b      	ldr	r3, [r7, #16]
 800d266:	4a26      	ldr	r2, [pc, #152]	; (800d300 <USB_EP0_OutStart+0xb8>)
 800d268:	4293      	cmp	r3, r2
 800d26a:	d90a      	bls.n	800d282 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d26c:	697b      	ldr	r3, [r7, #20]
 800d26e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d272:	681b      	ldr	r3, [r3, #0]
 800d274:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d278:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d27c:	d101      	bne.n	800d282 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800d27e:	2300      	movs	r3, #0
 800d280:	e037      	b.n	800d2f2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800d282:	697b      	ldr	r3, [r7, #20]
 800d284:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d288:	461a      	mov	r2, r3
 800d28a:	2300      	movs	r3, #0
 800d28c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d28e:	697b      	ldr	r3, [r7, #20]
 800d290:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d294:	691b      	ldr	r3, [r3, #16]
 800d296:	697a      	ldr	r2, [r7, #20]
 800d298:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d29c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d2a0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800d2a2:	697b      	ldr	r3, [r7, #20]
 800d2a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d2a8:	691b      	ldr	r3, [r3, #16]
 800d2aa:	697a      	ldr	r2, [r7, #20]
 800d2ac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d2b0:	f043 0318 	orr.w	r3, r3, #24
 800d2b4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800d2b6:	697b      	ldr	r3, [r7, #20]
 800d2b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d2bc:	691b      	ldr	r3, [r3, #16]
 800d2be:	697a      	ldr	r2, [r7, #20]
 800d2c0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d2c4:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800d2c8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800d2ca:	7afb      	ldrb	r3, [r7, #11]
 800d2cc:	2b01      	cmp	r3, #1
 800d2ce:	d10f      	bne.n	800d2f0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800d2d0:	697b      	ldr	r3, [r7, #20]
 800d2d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d2d6:	461a      	mov	r2, r3
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800d2dc:	697b      	ldr	r3, [r7, #20]
 800d2de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d2e2:	681b      	ldr	r3, [r3, #0]
 800d2e4:	697a      	ldr	r2, [r7, #20]
 800d2e6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d2ea:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800d2ee:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d2f0:	2300      	movs	r3, #0
}
 800d2f2:	4618      	mov	r0, r3
 800d2f4:	371c      	adds	r7, #28
 800d2f6:	46bd      	mov	sp, r7
 800d2f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2fc:	4770      	bx	lr
 800d2fe:	bf00      	nop
 800d300:	4f54300a 	.word	0x4f54300a

0800d304 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800d304:	b480      	push	{r7}
 800d306:	b085      	sub	sp, #20
 800d308:	af00      	add	r7, sp, #0
 800d30a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800d30c:	2300      	movs	r3, #0
 800d30e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	3301      	adds	r3, #1
 800d314:	60fb      	str	r3, [r7, #12]
 800d316:	68fb      	ldr	r3, [r7, #12]
 800d318:	4a13      	ldr	r2, [pc, #76]	; (800d368 <USB_CoreReset+0x64>)
 800d31a:	4293      	cmp	r3, r2
 800d31c:	d901      	bls.n	800d322 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800d31e:	2303      	movs	r3, #3
 800d320:	e01b      	b.n	800d35a <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	691b      	ldr	r3, [r3, #16]
 800d326:	2b00      	cmp	r3, #0
 800d328:	daf2      	bge.n	800d310 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800d32a:	2300      	movs	r3, #0
 800d32c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	691b      	ldr	r3, [r3, #16]
 800d332:	f043 0201 	orr.w	r2, r3, #1
 800d336:	687b      	ldr	r3, [r7, #4]
 800d338:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800d33a:	68fb      	ldr	r3, [r7, #12]
 800d33c:	3301      	adds	r3, #1
 800d33e:	60fb      	str	r3, [r7, #12]
 800d340:	68fb      	ldr	r3, [r7, #12]
 800d342:	4a09      	ldr	r2, [pc, #36]	; (800d368 <USB_CoreReset+0x64>)
 800d344:	4293      	cmp	r3, r2
 800d346:	d901      	bls.n	800d34c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800d348:	2303      	movs	r3, #3
 800d34a:	e006      	b.n	800d35a <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	691b      	ldr	r3, [r3, #16]
 800d350:	f003 0301 	and.w	r3, r3, #1
 800d354:	2b01      	cmp	r3, #1
 800d356:	d0f0      	beq.n	800d33a <USB_CoreReset+0x36>

  return HAL_OK;
 800d358:	2300      	movs	r3, #0
}
 800d35a:	4618      	mov	r0, r3
 800d35c:	3714      	adds	r7, #20
 800d35e:	46bd      	mov	sp, r7
 800d360:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d364:	4770      	bx	lr
 800d366:	bf00      	nop
 800d368:	00030d40 	.word	0x00030d40

0800d36c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d36c:	b580      	push	{r7, lr}
 800d36e:	b084      	sub	sp, #16
 800d370:	af00      	add	r7, sp, #0
 800d372:	6078      	str	r0, [r7, #4]
 800d374:	460b      	mov	r3, r1
 800d376:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800d378:	2300      	movs	r3, #0
 800d37a:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if(pdev->dev_speed == USBD_SPEED_HIGH)
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	7c1b      	ldrb	r3, [r3, #16]
 800d380:	2b00      	cmp	r3, #0
 800d382:	d115      	bne.n	800d3b0 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800d384:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d388:	2202      	movs	r2, #2
 800d38a:	2181      	movs	r1, #129	; 0x81
 800d38c:	6878      	ldr	r0, [r7, #4]
 800d38e:	f005 f8a2 	bl	80124d6 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	2201      	movs	r2, #1
 800d396:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800d398:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d39c:	2202      	movs	r2, #2
 800d39e:	2101      	movs	r1, #1
 800d3a0:	6878      	ldr	r0, [r7, #4]
 800d3a2:	f005 f898 	bl	80124d6 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	2201      	movs	r2, #1
 800d3aa:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
 800d3ae:	e012      	b.n	800d3d6 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800d3b0:	2340      	movs	r3, #64	; 0x40
 800d3b2:	2202      	movs	r2, #2
 800d3b4:	2181      	movs	r1, #129	; 0x81
 800d3b6:	6878      	ldr	r0, [r7, #4]
 800d3b8:	f005 f88d 	bl	80124d6 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	2201      	movs	r2, #1
 800d3c0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800d3c2:	2340      	movs	r3, #64	; 0x40
 800d3c4:	2202      	movs	r2, #2
 800d3c6:	2101      	movs	r1, #1
 800d3c8:	6878      	ldr	r0, [r7, #4]
 800d3ca:	f005 f884 	bl	80124d6 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	2201      	movs	r2, #1
 800d3d2:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800d3d6:	2308      	movs	r3, #8
 800d3d8:	2203      	movs	r2, #3
 800d3da:	2182      	movs	r1, #130	; 0x82
 800d3dc:	6878      	ldr	r0, [r7, #4]
 800d3de:	f005 f87a 	bl	80124d6 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800d3e2:	687b      	ldr	r3, [r7, #4]
 800d3e4:	2201      	movs	r2, #1
 800d3e6:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 800d3e8:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800d3ec:	f005 f9f0 	bl	80127d0 <malloc>
 800d3f0:	4603      	mov	r3, r0
 800d3f2:	461a      	mov	r2, r3
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290

  if(pdev->pClassData == NULL)
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d400:	2b00      	cmp	r3, #0
 800d402:	d102      	bne.n	800d40a <USBD_CDC_Init+0x9e>
  {
    ret = 1U;
 800d404:	2301      	movs	r3, #1
 800d406:	73fb      	strb	r3, [r7, #15]
 800d408:	e026      	b.n	800d458 <USBD_CDC_Init+0xec>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d410:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d418:	681b      	ldr	r3, [r3, #0]
 800d41a:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800d41c:	68bb      	ldr	r3, [r7, #8]
 800d41e:	2200      	movs	r2, #0
 800d420:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 800d424:	68bb      	ldr	r3, [r7, #8]
 800d426:	2200      	movs	r2, #0
 800d428:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if(pdev->dev_speed == USBD_SPEED_HIGH)
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	7c1b      	ldrb	r3, [r3, #16]
 800d430:	2b00      	cmp	r3, #0
 800d432:	d109      	bne.n	800d448 <USBD_CDC_Init+0xdc>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800d434:	68bb      	ldr	r3, [r7, #8]
 800d436:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800d43a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d43e:	2101      	movs	r1, #1
 800d440:	6878      	ldr	r0, [r7, #4]
 800d442:	f005 f939 	bl	80126b8 <USBD_LL_PrepareReceive>
 800d446:	e007      	b.n	800d458 <USBD_CDC_Init+0xec>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800d448:	68bb      	ldr	r3, [r7, #8]
 800d44a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800d44e:	2340      	movs	r3, #64	; 0x40
 800d450:	2101      	movs	r1, #1
 800d452:	6878      	ldr	r0, [r7, #4]
 800d454:	f005 f930 	bl	80126b8 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800d458:	7bfb      	ldrb	r3, [r7, #15]
}
 800d45a:	4618      	mov	r0, r3
 800d45c:	3710      	adds	r7, #16
 800d45e:	46bd      	mov	sp, r7
 800d460:	bd80      	pop	{r7, pc}

0800d462 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit (USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d462:	b580      	push	{r7, lr}
 800d464:	b084      	sub	sp, #16
 800d466:	af00      	add	r7, sp, #0
 800d468:	6078      	str	r0, [r7, #4]
 800d46a:	460b      	mov	r3, r1
 800d46c:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800d46e:	2300      	movs	r3, #0
 800d470:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800d472:	2181      	movs	r1, #129	; 0x81
 800d474:	6878      	ldr	r0, [r7, #4]
 800d476:	f005 f854 	bl	8012522 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	2200      	movs	r2, #0
 800d47e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800d480:	2101      	movs	r1, #1
 800d482:	6878      	ldr	r0, [r7, #4]
 800d484:	f005 f84d 	bl	8012522 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800d488:	687b      	ldr	r3, [r7, #4]
 800d48a:	2200      	movs	r2, #0
 800d48c:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800d490:	2182      	movs	r1, #130	; 0x82
 800d492:	6878      	ldr	r0, [r7, #4]
 800d494:	f005 f845 	bl	8012522 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	2200      	movs	r2, #0
 800d49c:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if(pdev->pClassData != NULL)
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d4a4:	2b00      	cmp	r3, #0
 800d4a6:	d00e      	beq.n	800d4c6 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d4ae:	685b      	ldr	r3, [r3, #4]
 800d4b0:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d4b8:	4618      	mov	r0, r3
 800d4ba:	f005 f991 	bl	80127e0 <free>
    pdev->pClassData = NULL;
 800d4be:	687b      	ldr	r3, [r7, #4]
 800d4c0:	2200      	movs	r2, #0
 800d4c2:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
  }

  return ret;
 800d4c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800d4c8:	4618      	mov	r0, r3
 800d4ca:	3710      	adds	r7, #16
 800d4cc:	46bd      	mov	sp, r7
 800d4ce:	bd80      	pop	{r7, pc}

0800d4d0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev,
                                USBD_SetupReqTypedef *req)
{
 800d4d0:	b580      	push	{r7, lr}
 800d4d2:	b086      	sub	sp, #24
 800d4d4:	af00      	add	r7, sp, #0
 800d4d6:	6078      	str	r0, [r7, #4]
 800d4d8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d4e0:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800d4e2:	2300      	movs	r3, #0
 800d4e4:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800d4e6:	2300      	movs	r3, #0
 800d4e8:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800d4ea:	2300      	movs	r3, #0
 800d4ec:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d4ee:	683b      	ldr	r3, [r7, #0]
 800d4f0:	781b      	ldrb	r3, [r3, #0]
 800d4f2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d4f6:	2b00      	cmp	r3, #0
 800d4f8:	d039      	beq.n	800d56e <USBD_CDC_Setup+0x9e>
 800d4fa:	2b20      	cmp	r3, #32
 800d4fc:	d17c      	bne.n	800d5f8 <USBD_CDC_Setup+0x128>
  {
  case USB_REQ_TYPE_CLASS :
    if (req->wLength)
 800d4fe:	683b      	ldr	r3, [r7, #0]
 800d500:	88db      	ldrh	r3, [r3, #6]
 800d502:	2b00      	cmp	r3, #0
 800d504:	d029      	beq.n	800d55a <USBD_CDC_Setup+0x8a>
    {
      if (req->bmRequest & 0x80U)
 800d506:	683b      	ldr	r3, [r7, #0]
 800d508:	781b      	ldrb	r3, [r3, #0]
 800d50a:	b25b      	sxtb	r3, r3
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	da11      	bge.n	800d534 <USBD_CDC_Setup+0x64>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d516:	689b      	ldr	r3, [r3, #8]
 800d518:	683a      	ldr	r2, [r7, #0]
 800d51a:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)(void *)hcdc->data,
 800d51c:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800d51e:	683a      	ldr	r2, [r7, #0]
 800d520:	88d2      	ldrh	r2, [r2, #6]
 800d522:	4798      	blx	r3
                                                          req->wLength);

          USBD_CtlSendData (pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800d524:	6939      	ldr	r1, [r7, #16]
 800d526:	683b      	ldr	r3, [r7, #0]
 800d528:	88db      	ldrh	r3, [r3, #6]
 800d52a:	461a      	mov	r2, r3
 800d52c:	6878      	ldr	r0, [r7, #4]
 800d52e:	f001 f9c9 	bl	800e8c4 <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)(void *)req, 0U);
    }
    break;
 800d532:	e068      	b.n	800d606 <USBD_CDC_Setup+0x136>
        hcdc->CmdOpCode = req->bRequest;
 800d534:	683b      	ldr	r3, [r7, #0]
 800d536:	785a      	ldrb	r2, [r3, #1]
 800d538:	693b      	ldr	r3, [r7, #16]
 800d53a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 800d53e:	683b      	ldr	r3, [r7, #0]
 800d540:	88db      	ldrh	r3, [r3, #6]
 800d542:	b2da      	uxtb	r2, r3
 800d544:	693b      	ldr	r3, [r7, #16]
 800d546:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        USBD_CtlPrepareRx (pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800d54a:	6939      	ldr	r1, [r7, #16]
 800d54c:	683b      	ldr	r3, [r7, #0]
 800d54e:	88db      	ldrh	r3, [r3, #6]
 800d550:	461a      	mov	r2, r3
 800d552:	6878      	ldr	r0, [r7, #4]
 800d554:	f001 f9e4 	bl	800e920 <USBD_CtlPrepareRx>
    break;
 800d558:	e055      	b.n	800d606 <USBD_CDC_Setup+0x136>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d560:	689b      	ldr	r3, [r3, #8]
 800d562:	683a      	ldr	r2, [r7, #0]
 800d564:	7850      	ldrb	r0, [r2, #1]
 800d566:	2200      	movs	r2, #0
 800d568:	6839      	ldr	r1, [r7, #0]
 800d56a:	4798      	blx	r3
    break;
 800d56c:	e04b      	b.n	800d606 <USBD_CDC_Setup+0x136>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800d56e:	683b      	ldr	r3, [r7, #0]
 800d570:	785b      	ldrb	r3, [r3, #1]
 800d572:	2b0a      	cmp	r3, #10
 800d574:	d017      	beq.n	800d5a6 <USBD_CDC_Setup+0xd6>
 800d576:	2b0b      	cmp	r3, #11
 800d578:	d029      	beq.n	800d5ce <USBD_CDC_Setup+0xfe>
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d133      	bne.n	800d5e6 <USBD_CDC_Setup+0x116>
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800d584:	2b03      	cmp	r3, #3
 800d586:	d107      	bne.n	800d598 <USBD_CDC_Setup+0xc8>
      {
        USBD_CtlSendData (pdev, (uint8_t *)(void *)&status_info, 2U);
 800d588:	f107 030c 	add.w	r3, r7, #12
 800d58c:	2202      	movs	r2, #2
 800d58e:	4619      	mov	r1, r3
 800d590:	6878      	ldr	r0, [r7, #4]
 800d592:	f001 f997 	bl	800e8c4 <USBD_CtlSendData>
      else
      {
        USBD_CtlError (pdev, req);
			  ret = USBD_FAIL;
      }
      break;
 800d596:	e02e      	b.n	800d5f6 <USBD_CDC_Setup+0x126>
        USBD_CtlError (pdev, req);
 800d598:	6839      	ldr	r1, [r7, #0]
 800d59a:	6878      	ldr	r0, [r7, #4]
 800d59c:	f001 f927 	bl	800e7ee <USBD_CtlError>
			  ret = USBD_FAIL;
 800d5a0:	2302      	movs	r3, #2
 800d5a2:	75fb      	strb	r3, [r7, #23]
      break;
 800d5a4:	e027      	b.n	800d5f6 <USBD_CDC_Setup+0x126>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800d5ac:	2b03      	cmp	r3, #3
 800d5ae:	d107      	bne.n	800d5c0 <USBD_CDC_Setup+0xf0>
      {
        USBD_CtlSendData (pdev, &ifalt, 1U);
 800d5b0:	f107 030f 	add.w	r3, r7, #15
 800d5b4:	2201      	movs	r2, #1
 800d5b6:	4619      	mov	r1, r3
 800d5b8:	6878      	ldr	r0, [r7, #4]
 800d5ba:	f001 f983 	bl	800e8c4 <USBD_CtlSendData>
      else
      {
        USBD_CtlError (pdev, req);
			  ret = USBD_FAIL;
      }
      break;
 800d5be:	e01a      	b.n	800d5f6 <USBD_CDC_Setup+0x126>
        USBD_CtlError (pdev, req);
 800d5c0:	6839      	ldr	r1, [r7, #0]
 800d5c2:	6878      	ldr	r0, [r7, #4]
 800d5c4:	f001 f913 	bl	800e7ee <USBD_CtlError>
			  ret = USBD_FAIL;
 800d5c8:	2302      	movs	r3, #2
 800d5ca:	75fb      	strb	r3, [r7, #23]
      break;
 800d5cc:	e013      	b.n	800d5f6 <USBD_CDC_Setup+0x126>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800d5d4:	2b03      	cmp	r3, #3
 800d5d6:	d00d      	beq.n	800d5f4 <USBD_CDC_Setup+0x124>
      {
        USBD_CtlError (pdev, req);
 800d5d8:	6839      	ldr	r1, [r7, #0]
 800d5da:	6878      	ldr	r0, [r7, #4]
 800d5dc:	f001 f907 	bl	800e7ee <USBD_CtlError>
			  ret = USBD_FAIL;
 800d5e0:	2302      	movs	r3, #2
 800d5e2:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800d5e4:	e006      	b.n	800d5f4 <USBD_CDC_Setup+0x124>

    default:
      USBD_CtlError (pdev, req);
 800d5e6:	6839      	ldr	r1, [r7, #0]
 800d5e8:	6878      	ldr	r0, [r7, #4]
 800d5ea:	f001 f900 	bl	800e7ee <USBD_CtlError>
      ret = USBD_FAIL;
 800d5ee:	2302      	movs	r3, #2
 800d5f0:	75fb      	strb	r3, [r7, #23]
      break;
 800d5f2:	e000      	b.n	800d5f6 <USBD_CDC_Setup+0x126>
      break;
 800d5f4:	bf00      	nop
    }
    break;
 800d5f6:	e006      	b.n	800d606 <USBD_CDC_Setup+0x136>

  default:
    USBD_CtlError (pdev, req);
 800d5f8:	6839      	ldr	r1, [r7, #0]
 800d5fa:	6878      	ldr	r0, [r7, #4]
 800d5fc:	f001 f8f7 	bl	800e7ee <USBD_CtlError>
    ret = USBD_FAIL;
 800d600:	2302      	movs	r3, #2
 800d602:	75fb      	strb	r3, [r7, #23]
    break;
 800d604:	bf00      	nop
  }

  return ret;
 800d606:	7dfb      	ldrb	r3, [r7, #23]
}
 800d608:	4618      	mov	r0, r3
 800d60a:	3718      	adds	r7, #24
 800d60c:	46bd      	mov	sp, r7
 800d60e:	bd80      	pop	{r7, pc}

0800d610 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d610:	b580      	push	{r7, lr}
 800d612:	b084      	sub	sp, #16
 800d614:	af00      	add	r7, sp, #0
 800d616:	6078      	str	r0, [r7, #4]
 800d618:	460b      	mov	r3, r1
 800d61a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)pdev->pClassData;
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d622:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800d624:	687b      	ldr	r3, [r7, #4]
 800d626:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800d62a:	60bb      	str	r3, [r7, #8]

  if(pdev->pClassData != NULL)
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d632:	2b00      	cmp	r3, #0
 800d634:	d03a      	beq.n	800d6ac <USBD_CDC_DataIn+0x9c>
  {
    if((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800d636:	78fa      	ldrb	r2, [r7, #3]
 800d638:	6879      	ldr	r1, [r7, #4]
 800d63a:	4613      	mov	r3, r2
 800d63c:	009b      	lsls	r3, r3, #2
 800d63e:	4413      	add	r3, r2
 800d640:	009b      	lsls	r3, r3, #2
 800d642:	440b      	add	r3, r1
 800d644:	331c      	adds	r3, #28
 800d646:	681b      	ldr	r3, [r3, #0]
 800d648:	2b00      	cmp	r3, #0
 800d64a:	d029      	beq.n	800d6a0 <USBD_CDC_DataIn+0x90>
 800d64c:	78fa      	ldrb	r2, [r7, #3]
 800d64e:	6879      	ldr	r1, [r7, #4]
 800d650:	4613      	mov	r3, r2
 800d652:	009b      	lsls	r3, r3, #2
 800d654:	4413      	add	r3, r2
 800d656:	009b      	lsls	r3, r3, #2
 800d658:	440b      	add	r3, r1
 800d65a:	331c      	adds	r3, #28
 800d65c:	681a      	ldr	r2, [r3, #0]
 800d65e:	78f9      	ldrb	r1, [r7, #3]
 800d660:	68b8      	ldr	r0, [r7, #8]
 800d662:	460b      	mov	r3, r1
 800d664:	00db      	lsls	r3, r3, #3
 800d666:	1a5b      	subs	r3, r3, r1
 800d668:	009b      	lsls	r3, r3, #2
 800d66a:	4403      	add	r3, r0
 800d66c:	3344      	adds	r3, #68	; 0x44
 800d66e:	681b      	ldr	r3, [r3, #0]
 800d670:	fbb2 f1f3 	udiv	r1, r2, r3
 800d674:	fb03 f301 	mul.w	r3, r3, r1
 800d678:	1ad3      	subs	r3, r2, r3
 800d67a:	2b00      	cmp	r3, #0
 800d67c:	d110      	bne.n	800d6a0 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800d67e:	78fa      	ldrb	r2, [r7, #3]
 800d680:	6879      	ldr	r1, [r7, #4]
 800d682:	4613      	mov	r3, r2
 800d684:	009b      	lsls	r3, r3, #2
 800d686:	4413      	add	r3, r2
 800d688:	009b      	lsls	r3, r3, #2
 800d68a:	440b      	add	r3, r1
 800d68c:	331c      	adds	r3, #28
 800d68e:	2200      	movs	r2, #0
 800d690:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit (pdev, epnum, NULL, 0U);
 800d692:	78f9      	ldrb	r1, [r7, #3]
 800d694:	2300      	movs	r3, #0
 800d696:	2200      	movs	r2, #0
 800d698:	6878      	ldr	r0, [r7, #4]
 800d69a:	f004 ffea 	bl	8012672 <USBD_LL_Transmit>
 800d69e:	e003      	b.n	800d6a8 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800d6a0:	68fb      	ldr	r3, [r7, #12]
 800d6a2:	2200      	movs	r2, #0
 800d6a4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 800d6a8:	2300      	movs	r3, #0
 800d6aa:	e000      	b.n	800d6ae <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800d6ac:	2302      	movs	r3, #2
  }
}
 800d6ae:	4618      	mov	r0, r3
 800d6b0:	3710      	adds	r7, #16
 800d6b2:	46bd      	mov	sp, r7
 800d6b4:	bd80      	pop	{r7, pc}

0800d6b6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d6b6:	b580      	push	{r7, lr}
 800d6b8:	b084      	sub	sp, #16
 800d6ba:	af00      	add	r7, sp, #0
 800d6bc:	6078      	str	r0, [r7, #4]
 800d6be:	460b      	mov	r3, r1
 800d6c0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800d6c2:	687b      	ldr	r3, [r7, #4]
 800d6c4:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d6c8:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 800d6ca:	78fb      	ldrb	r3, [r7, #3]
 800d6cc:	4619      	mov	r1, r3
 800d6ce:	6878      	ldr	r0, [r7, #4]
 800d6d0:	f005 f815 	bl	80126fe <USBD_LL_GetRxDataSize>
 800d6d4:	4602      	mov	r2, r0
 800d6d6:	68fb      	ldr	r3, [r7, #12]
 800d6d8:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if(pdev->pClassData != NULL)
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d6e2:	2b00      	cmp	r3, #0
 800d6e4:	d00d      	beq.n	800d702 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800d6e6:	687b      	ldr	r3, [r7, #4]
 800d6e8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d6ec:	68db      	ldr	r3, [r3, #12]
 800d6ee:	68fa      	ldr	r2, [r7, #12]
 800d6f0:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800d6f4:	68fa      	ldr	r2, [r7, #12]
 800d6f6:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800d6fa:	4611      	mov	r1, r2
 800d6fc:	4798      	blx	r3

    return USBD_OK;
 800d6fe:	2300      	movs	r3, #0
 800d700:	e000      	b.n	800d704 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800d702:	2302      	movs	r3, #2
  }
}
 800d704:	4618      	mov	r0, r3
 800d706:	3710      	adds	r7, #16
 800d708:	46bd      	mov	sp, r7
 800d70a:	bd80      	pop	{r7, pc}

0800d70c <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{
 800d70c:	b580      	push	{r7, lr}
 800d70e:	b084      	sub	sp, #16
 800d710:	af00      	add	r7, sp, #0
 800d712:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800d714:	687b      	ldr	r3, [r7, #4]
 800d716:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d71a:	60fb      	str	r3, [r7, #12]

  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d722:	2b00      	cmp	r3, #0
 800d724:	d015      	beq.n	800d752 <USBD_CDC_EP0_RxReady+0x46>
 800d726:	68fb      	ldr	r3, [r7, #12]
 800d728:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800d72c:	2bff      	cmp	r3, #255	; 0xff
 800d72e:	d010      	beq.n	800d752 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d736:	689b      	ldr	r3, [r3, #8]
 800d738:	68fa      	ldr	r2, [r7, #12]
 800d73a:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800d73e:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800d740:	68fa      	ldr	r2, [r7, #12]
 800d742:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800d746:	b292      	uxth	r2, r2
 800d748:	4798      	blx	r3
      hcdc->CmdOpCode = 0xFFU;
 800d74a:	68fb      	ldr	r3, [r7, #12]
 800d74c:	22ff      	movs	r2, #255	; 0xff
 800d74e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 800d752:	2300      	movs	r3, #0
}
 800d754:	4618      	mov	r0, r3
 800d756:	3710      	adds	r7, #16
 800d758:	46bd      	mov	sp, r7
 800d75a:	bd80      	pop	{r7, pc}

0800d75c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
 800d75c:	b480      	push	{r7}
 800d75e:	b083      	sub	sp, #12
 800d760:	af00      	add	r7, sp, #0
 800d762:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_CfgFSDesc);
 800d764:	687b      	ldr	r3, [r7, #4]
 800d766:	2243      	movs	r2, #67	; 0x43
 800d768:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800d76a:	4b03      	ldr	r3, [pc, #12]	; (800d778 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800d76c:	4618      	mov	r0, r3
 800d76e:	370c      	adds	r7, #12
 800d770:	46bd      	mov	sp, r7
 800d772:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d776:	4770      	bx	lr
 800d778:	20000d48 	.word	0x20000d48

0800d77c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
 800d77c:	b480      	push	{r7}
 800d77e:	b083      	sub	sp, #12
 800d780:	af00      	add	r7, sp, #0
 800d782:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_CfgHSDesc);
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	2243      	movs	r2, #67	; 0x43
 800d788:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800d78a:	4b03      	ldr	r3, [pc, #12]	; (800d798 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800d78c:	4618      	mov	r0, r3
 800d78e:	370c      	adds	r7, #12
 800d790:	46bd      	mov	sp, r7
 800d792:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d796:	4770      	bx	lr
 800d798:	20000d04 	.word	0x20000d04

0800d79c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
 800d79c:	b480      	push	{r7}
 800d79e:	b083      	sub	sp, #12
 800d7a0:	af00      	add	r7, sp, #0
 800d7a2:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	2243      	movs	r2, #67	; 0x43
 800d7a8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800d7aa:	4b03      	ldr	r3, [pc, #12]	; (800d7b8 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800d7ac:	4618      	mov	r0, r3
 800d7ae:	370c      	adds	r7, #12
 800d7b0:	46bd      	mov	sp, r7
 800d7b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7b6:	4770      	bx	lr
 800d7b8:	20000d8c 	.word	0x20000d8c

0800d7bc <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
 800d7bc:	b480      	push	{r7}
 800d7be:	b083      	sub	sp, #12
 800d7c0:	af00      	add	r7, sp, #0
 800d7c2:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	220a      	movs	r2, #10
 800d7c8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800d7ca:	4b03      	ldr	r3, [pc, #12]	; (800d7d8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800d7cc:	4618      	mov	r0, r3
 800d7ce:	370c      	adds	r7, #12
 800d7d0:	46bd      	mov	sp, r7
 800d7d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7d6:	4770      	bx	lr
 800d7d8:	20000cc0 	.word	0x20000cc0

0800d7dc <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev,
                                      USBD_CDC_ItfTypeDef *fops)
{
 800d7dc:	b480      	push	{r7}
 800d7de:	b085      	sub	sp, #20
 800d7e0:	af00      	add	r7, sp, #0
 800d7e2:	6078      	str	r0, [r7, #4]
 800d7e4:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800d7e6:	2302      	movs	r3, #2
 800d7e8:	73fb      	strb	r3, [r7, #15]

  if(fops != NULL)
 800d7ea:	683b      	ldr	r3, [r7, #0]
 800d7ec:	2b00      	cmp	r3, #0
 800d7ee:	d005      	beq.n	800d7fc <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData= fops;
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	683a      	ldr	r2, [r7, #0]
 800d7f4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
    ret = USBD_OK;
 800d7f8:	2300      	movs	r3, #0
 800d7fa:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800d7fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800d7fe:	4618      	mov	r0, r3
 800d800:	3714      	adds	r7, #20
 800d802:	46bd      	mov	sp, r7
 800d804:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d808:	4770      	bx	lr

0800d80a <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
 800d80a:	b480      	push	{r7}
 800d80c:	b087      	sub	sp, #28
 800d80e:	af00      	add	r7, sp, #0
 800d810:	60f8      	str	r0, [r7, #12]
 800d812:	60b9      	str	r1, [r7, #8]
 800d814:	4613      	mov	r3, r2
 800d816:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800d818:	68fb      	ldr	r3, [r7, #12]
 800d81a:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d81e:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800d820:	697b      	ldr	r3, [r7, #20]
 800d822:	68ba      	ldr	r2, [r7, #8]
 800d824:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800d828:	88fa      	ldrh	r2, [r7, #6]
 800d82a:	697b      	ldr	r3, [r7, #20]
 800d82c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800d830:	2300      	movs	r3, #0
}
 800d832:	4618      	mov	r0, r3
 800d834:	371c      	adds	r7, #28
 800d836:	46bd      	mov	sp, r7
 800d838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d83c:	4770      	bx	lr

0800d83e <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
 800d83e:	b480      	push	{r7}
 800d840:	b085      	sub	sp, #20
 800d842:	af00      	add	r7, sp, #0
 800d844:	6078      	str	r0, [r7, #4]
 800d846:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d84e:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800d850:	68fb      	ldr	r3, [r7, #12]
 800d852:	683a      	ldr	r2, [r7, #0]
 800d854:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 800d858:	2300      	movs	r3, #0
}
 800d85a:	4618      	mov	r0, r3
 800d85c:	3714      	adds	r7, #20
 800d85e:	46bd      	mov	sp, r7
 800d860:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d864:	4770      	bx	lr

0800d866 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800d866:	b580      	push	{r7, lr}
 800d868:	b084      	sub	sp, #16
 800d86a:	af00      	add	r7, sp, #0
 800d86c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d874:	60fb      	str	r3, [r7, #12]

  if(pdev->pClassData != NULL)
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d87c:	2b00      	cmp	r3, #0
 800d87e:	d01c      	beq.n	800d8ba <USBD_CDC_TransmitPacket+0x54>
  {
    if(hcdc->TxState == 0U)
 800d880:	68fb      	ldr	r3, [r7, #12]
 800d882:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800d886:	2b00      	cmp	r3, #0
 800d888:	d115      	bne.n	800d8b6 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800d88a:	68fb      	ldr	r3, [r7, #12]
 800d88c:	2201      	movs	r2, #1
 800d88e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800d892:	68fb      	ldr	r3, [r7, #12]
 800d894:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800d898:	687b      	ldr	r3, [r7, #4]
 800d89a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800d89c:	68fb      	ldr	r3, [r7, #12]
 800d89e:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 800d8a2:	68fb      	ldr	r3, [r7, #12]
 800d8a4:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800d8a8:	b29b      	uxth	r3, r3
 800d8aa:	2181      	movs	r1, #129	; 0x81
 800d8ac:	6878      	ldr	r0, [r7, #4]
 800d8ae:	f004 fee0 	bl	8012672 <USBD_LL_Transmit>

      return USBD_OK;
 800d8b2:	2300      	movs	r3, #0
 800d8b4:	e002      	b.n	800d8bc <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800d8b6:	2301      	movs	r3, #1
 800d8b8:	e000      	b.n	800d8bc <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 800d8ba:	2302      	movs	r3, #2
  }
}
 800d8bc:	4618      	mov	r0, r3
 800d8be:	3710      	adds	r7, #16
 800d8c0:	46bd      	mov	sp, r7
 800d8c2:	bd80      	pop	{r7, pc}

0800d8c4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800d8c4:	b580      	push	{r7, lr}
 800d8c6:	b084      	sub	sp, #16
 800d8c8:	af00      	add	r7, sp, #0
 800d8ca:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d8d2:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d8da:	2b00      	cmp	r3, #0
 800d8dc:	d017      	beq.n	800d90e <USBD_CDC_ReceivePacket+0x4a>
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 800d8de:	687b      	ldr	r3, [r7, #4]
 800d8e0:	7c1b      	ldrb	r3, [r3, #16]
 800d8e2:	2b00      	cmp	r3, #0
 800d8e4:	d109      	bne.n	800d8fa <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800d8e6:	68fb      	ldr	r3, [r7, #12]
 800d8e8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800d8ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d8f0:	2101      	movs	r1, #1
 800d8f2:	6878      	ldr	r0, [r7, #4]
 800d8f4:	f004 fee0 	bl	80126b8 <USBD_LL_PrepareReceive>
 800d8f8:	e007      	b.n	800d90a <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800d8fa:	68fb      	ldr	r3, [r7, #12]
 800d8fc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800d900:	2340      	movs	r3, #64	; 0x40
 800d902:	2101      	movs	r1, #1
 800d904:	6878      	ldr	r0, [r7, #4]
 800d906:	f004 fed7 	bl	80126b8 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800d90a:	2300      	movs	r3, #0
 800d90c:	e000      	b.n	800d910 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800d90e:	2302      	movs	r3, #2
  }
}
 800d910:	4618      	mov	r0, r3
 800d912:	3710      	adds	r7, #16
 800d914:	46bd      	mov	sp, r7
 800d916:	bd80      	pop	{r7, pc}

0800d918 <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800d918:	b580      	push	{r7, lr}
 800d91a:	b084      	sub	sp, #16
 800d91c:	af00      	add	r7, sp, #0
 800d91e:	60f8      	str	r0, [r7, #12]
 800d920:	60b9      	str	r1, [r7, #8]
 800d922:	4613      	mov	r3, r2
 800d924:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 800d926:	68fb      	ldr	r3, [r7, #12]
 800d928:	2b00      	cmp	r3, #0
 800d92a:	d101      	bne.n	800d930 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800d92c:	2302      	movs	r3, #2
 800d92e:	e01a      	b.n	800d966 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 800d930:	68fb      	ldr	r3, [r7, #12]
 800d932:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d936:	2b00      	cmp	r3, #0
 800d938:	d003      	beq.n	800d942 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800d93a:	68fb      	ldr	r3, [r7, #12]
 800d93c:	2200      	movs	r2, #0
 800d93e:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
  }

  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 800d942:	68bb      	ldr	r3, [r7, #8]
 800d944:	2b00      	cmp	r3, #0
 800d946:	d003      	beq.n	800d950 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800d948:	68fb      	ldr	r3, [r7, #12]
 800d94a:	68ba      	ldr	r2, [r7, #8]
 800d94c:	f8c3 2288 	str.w	r2, [r3, #648]	; 0x288
  }

  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 800d950:	68fb      	ldr	r3, [r7, #12]
 800d952:	2201      	movs	r2, #1
 800d954:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  pdev->id = id;
 800d958:	68fb      	ldr	r3, [r7, #12]
 800d95a:	79fa      	ldrb	r2, [r7, #7]
 800d95c:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800d95e:	68f8      	ldr	r0, [r7, #12]
 800d960:	f004 fd52 	bl	8012408 <USBD_LL_Init>

  return USBD_OK;
 800d964:	2300      	movs	r3, #0
}
 800d966:	4618      	mov	r0, r3
 800d968:	3710      	adds	r7, #16
 800d96a:	46bd      	mov	sp, r7
 800d96c:	bd80      	pop	{r7, pc}

0800d96e <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800d96e:	b480      	push	{r7}
 800d970:	b085      	sub	sp, #20
 800d972:	af00      	add	r7, sp, #0
 800d974:	6078      	str	r0, [r7, #4]
 800d976:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef   status = USBD_OK;
 800d978:	2300      	movs	r3, #0
 800d97a:	73fb      	strb	r3, [r7, #15]
  if(pclass != 0)
 800d97c:	683b      	ldr	r3, [r7, #0]
 800d97e:	2b00      	cmp	r3, #0
 800d980:	d006      	beq.n	800d990 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	683a      	ldr	r2, [r7, #0]
 800d986:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
    status = USBD_OK;
 800d98a:	2300      	movs	r3, #0
 800d98c:	73fb      	strb	r3, [r7, #15]
 800d98e:	e001      	b.n	800d994 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800d990:	2302      	movs	r3, #2
 800d992:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800d994:	7bfb      	ldrb	r3, [r7, #15]
}
 800d996:	4618      	mov	r0, r3
 800d998:	3714      	adds	r7, #20
 800d99a:	46bd      	mov	sp, r7
 800d99c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9a0:	4770      	bx	lr

0800d9a2 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 800d9a2:	b580      	push	{r7, lr}
 800d9a4:	b082      	sub	sp, #8
 800d9a6:	af00      	add	r7, sp, #0
 800d9a8:	6078      	str	r0, [r7, #4]

  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800d9aa:	6878      	ldr	r0, [r7, #4]
 800d9ac:	f004 fd78 	bl	80124a0 <USBD_LL_Start>

  return USBD_OK;
 800d9b0:	2300      	movs	r3, #0
}
 800d9b2:	4618      	mov	r0, r3
 800d9b4:	3708      	adds	r7, #8
 800d9b6:	46bd      	mov	sp, r7
 800d9b8:	bd80      	pop	{r7, pc}

0800d9ba <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode (USBD_HandleTypeDef  *pdev)
{
 800d9ba:	b480      	push	{r7}
 800d9bc:	b083      	sub	sp, #12
 800d9be:	af00      	add	r7, sp, #0
 800d9c0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d9c2:	2300      	movs	r3, #0
}
 800d9c4:	4618      	mov	r0, r3
 800d9c6:	370c      	adds	r7, #12
 800d9c8:	46bd      	mov	sp, r7
 800d9ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9ce:	4770      	bx	lr

0800d9d0 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800d9d0:	b580      	push	{r7, lr}
 800d9d2:	b084      	sub	sp, #16
 800d9d4:	af00      	add	r7, sp, #0
 800d9d6:	6078      	str	r0, [r7, #4]
 800d9d8:	460b      	mov	r3, r1
 800d9da:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef   ret = USBD_FAIL;
 800d9dc:	2302      	movs	r3, #2
 800d9de:	73fb      	strb	r3, [r7, #15]

  if(pdev->pClass != NULL)
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d9e6:	2b00      	cmp	r3, #0
 800d9e8:	d00c      	beq.n	800da04 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0U)
 800d9ea:	687b      	ldr	r3, [r7, #4]
 800d9ec:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d9f0:	681b      	ldr	r3, [r3, #0]
 800d9f2:	78fa      	ldrb	r2, [r7, #3]
 800d9f4:	4611      	mov	r1, r2
 800d9f6:	6878      	ldr	r0, [r7, #4]
 800d9f8:	4798      	blx	r3
 800d9fa:	4603      	mov	r3, r0
 800d9fc:	2b00      	cmp	r3, #0
 800d9fe:	d101      	bne.n	800da04 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800da00:	2300      	movs	r3, #0
 800da02:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800da04:	7bfb      	ldrb	r3, [r7, #15]
}
 800da06:	4618      	mov	r0, r3
 800da08:	3710      	adds	r7, #16
 800da0a:	46bd      	mov	sp, r7
 800da0c:	bd80      	pop	{r7, pc}

0800da0e <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800da0e:	b580      	push	{r7, lr}
 800da10:	b082      	sub	sp, #8
 800da12:	af00      	add	r7, sp, #0
 800da14:	6078      	str	r0, [r7, #4]
 800da16:	460b      	mov	r3, r1
 800da18:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800da20:	685b      	ldr	r3, [r3, #4]
 800da22:	78fa      	ldrb	r2, [r7, #3]
 800da24:	4611      	mov	r1, r2
 800da26:	6878      	ldr	r0, [r7, #4]
 800da28:	4798      	blx	r3
  return USBD_OK;
 800da2a:	2300      	movs	r3, #0
}
 800da2c:	4618      	mov	r0, r3
 800da2e:	3708      	adds	r7, #8
 800da30:	46bd      	mov	sp, r7
 800da32:	bd80      	pop	{r7, pc}

0800da34 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800da34:	b580      	push	{r7, lr}
 800da36:	b082      	sub	sp, #8
 800da38:	af00      	add	r7, sp, #0
 800da3a:	6078      	str	r0, [r7, #4]
 800da3c:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800da44:	6839      	ldr	r1, [r7, #0]
 800da46:	4618      	mov	r0, r3
 800da48:	f000 fe94 	bl	800e774 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	2201      	movs	r2, #1
 800da50:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

  pdev->ep0_data_len = pdev->request.wLength;
 800da54:	687b      	ldr	r3, [r7, #4]
 800da56:	f8b3 3286 	ldrh.w	r3, [r3, #646]	; 0x286
 800da5a:	461a      	mov	r2, r3
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

  switch (pdev->request.bmRequest & 0x1FU)
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	f893 3280 	ldrb.w	r3, [r3, #640]	; 0x280
 800da68:	f003 031f 	and.w	r3, r3, #31
 800da6c:	2b01      	cmp	r3, #1
 800da6e:	d00c      	beq.n	800da8a <USBD_LL_SetupStage+0x56>
 800da70:	2b01      	cmp	r3, #1
 800da72:	d302      	bcc.n	800da7a <USBD_LL_SetupStage+0x46>
 800da74:	2b02      	cmp	r3, #2
 800da76:	d010      	beq.n	800da9a <USBD_LL_SetupStage+0x66>
 800da78:	e017      	b.n	800daaa <USBD_LL_SetupStage+0x76>
  {
  case USB_REQ_RECIPIENT_DEVICE:
    USBD_StdDevReq (pdev, &pdev->request);
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800da80:	4619      	mov	r1, r3
 800da82:	6878      	ldr	r0, [r7, #4]
 800da84:	f000 fa04 	bl	800de90 <USBD_StdDevReq>
    break;
 800da88:	e01a      	b.n	800dac0 <USBD_LL_SetupStage+0x8c>

  case USB_REQ_RECIPIENT_INTERFACE:
    USBD_StdItfReq(pdev, &pdev->request);
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800da90:	4619      	mov	r1, r3
 800da92:	6878      	ldr	r0, [r7, #4]
 800da94:	f000 fa66 	bl	800df64 <USBD_StdItfReq>
    break;
 800da98:	e012      	b.n	800dac0 <USBD_LL_SetupStage+0x8c>

  case USB_REQ_RECIPIENT_ENDPOINT:
    USBD_StdEPReq(pdev, &pdev->request);
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800daa0:	4619      	mov	r1, r3
 800daa2:	6878      	ldr	r0, [r7, #4]
 800daa4:	f000 faa4 	bl	800dff0 <USBD_StdEPReq>
    break;
 800daa8:	e00a      	b.n	800dac0 <USBD_LL_SetupStage+0x8c>

  default:
    USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	f893 3280 	ldrb.w	r3, [r3, #640]	; 0x280
 800dab0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800dab4:	b2db      	uxtb	r3, r3
 800dab6:	4619      	mov	r1, r3
 800dab8:	6878      	ldr	r0, [r7, #4]
 800daba:	f004 fd51 	bl	8012560 <USBD_LL_StallEP>
    break;
 800dabe:	bf00      	nop
  }

  return USBD_OK;
 800dac0:	2300      	movs	r3, #0
}
 800dac2:	4618      	mov	r0, r3
 800dac4:	3708      	adds	r7, #8
 800dac6:	46bd      	mov	sp, r7
 800dac8:	bd80      	pop	{r7, pc}

0800daca <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800daca:	b580      	push	{r7, lr}
 800dacc:	b086      	sub	sp, #24
 800dace:	af00      	add	r7, sp, #0
 800dad0:	60f8      	str	r0, [r7, #12]
 800dad2:	460b      	mov	r3, r1
 800dad4:	607a      	str	r2, [r7, #4]
 800dad6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;

  if(epnum == 0U)
 800dad8:	7afb      	ldrb	r3, [r7, #11]
 800dada:	2b00      	cmp	r3, #0
 800dadc:	d14b      	bne.n	800db76 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800dade:	68fb      	ldr	r3, [r7, #12]
 800dae0:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800dae4:	617b      	str	r3, [r7, #20]

    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 800dae6:	68fb      	ldr	r3, [r7, #12]
 800dae8:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800daec:	2b03      	cmp	r3, #3
 800daee:	d134      	bne.n	800db5a <USBD_LL_DataOutStage+0x90>
    {
      if(pep->rem_length > pep->maxpacket)
 800daf0:	697b      	ldr	r3, [r7, #20]
 800daf2:	68da      	ldr	r2, [r3, #12]
 800daf4:	697b      	ldr	r3, [r7, #20]
 800daf6:	691b      	ldr	r3, [r3, #16]
 800daf8:	429a      	cmp	r2, r3
 800dafa:	d919      	bls.n	800db30 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -=  pep->maxpacket;
 800dafc:	697b      	ldr	r3, [r7, #20]
 800dafe:	68da      	ldr	r2, [r3, #12]
 800db00:	697b      	ldr	r3, [r7, #20]
 800db02:	691b      	ldr	r3, [r3, #16]
 800db04:	1ad2      	subs	r2, r2, r3
 800db06:	697b      	ldr	r3, [r7, #20]
 800db08:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx (pdev,
                            pdata,
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800db0a:	697b      	ldr	r3, [r7, #20]
 800db0c:	68da      	ldr	r2, [r3, #12]
 800db0e:	697b      	ldr	r3, [r7, #20]
 800db10:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx (pdev,
 800db12:	429a      	cmp	r2, r3
 800db14:	d203      	bcs.n	800db1e <USBD_LL_DataOutStage+0x54>
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800db16:	697b      	ldr	r3, [r7, #20]
 800db18:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx (pdev,
 800db1a:	b29b      	uxth	r3, r3
 800db1c:	e002      	b.n	800db24 <USBD_LL_DataOutStage+0x5a>
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800db1e:	697b      	ldr	r3, [r7, #20]
 800db20:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx (pdev,
 800db22:	b29b      	uxth	r3, r3
 800db24:	461a      	mov	r2, r3
 800db26:	6879      	ldr	r1, [r7, #4]
 800db28:	68f8      	ldr	r0, [r7, #12]
 800db2a:	f000 ff17 	bl	800e95c <USBD_CtlContinueRx>
 800db2e:	e038      	b.n	800dba2 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 800db30:	68fb      	ldr	r3, [r7, #12]
 800db32:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800db36:	691b      	ldr	r3, [r3, #16]
 800db38:	2b00      	cmp	r3, #0
 800db3a:	d00a      	beq.n	800db52 <USBD_LL_DataOutStage+0x88>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800db3c:	68fb      	ldr	r3, [r7, #12]
 800db3e:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
        if((pdev->pClass->EP0_RxReady != NULL)&&
 800db42:	2b03      	cmp	r3, #3
 800db44:	d105      	bne.n	800db52 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800db46:	68fb      	ldr	r3, [r7, #12]
 800db48:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800db4c:	691b      	ldr	r3, [r3, #16]
 800db4e:	68f8      	ldr	r0, [r7, #12]
 800db50:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800db52:	68f8      	ldr	r0, [r7, #12]
 800db54:	f000 ff14 	bl	800e980 <USBD_CtlSendStatus>
 800db58:	e023      	b.n	800dba2 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800db5a:	68fb      	ldr	r3, [r7, #12]
 800db5c:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800db60:	2b05      	cmp	r3, #5
 800db62:	d11e      	bne.n	800dba2 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800db64:	68fb      	ldr	r3, [r7, #12]
 800db66:	2200      	movs	r2, #0
 800db68:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
        USBD_LL_StallEP(pdev, 0U);
 800db6c:	2100      	movs	r1, #0
 800db6e:	68f8      	ldr	r0, [r7, #12]
 800db70:	f004 fcf6 	bl	8012560 <USBD_LL_StallEP>
 800db74:	e015      	b.n	800dba2 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL) &&
 800db76:	68fb      	ldr	r3, [r7, #12]
 800db78:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800db7c:	699b      	ldr	r3, [r3, #24]
 800db7e:	2b00      	cmp	r3, #0
 800db80:	d00d      	beq.n	800db9e <USBD_LL_DataOutStage+0xd4>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 800db82:	68fb      	ldr	r3, [r7, #12]
 800db84:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
  else if((pdev->pClass->DataOut != NULL) &&
 800db88:	2b03      	cmp	r3, #3
 800db8a:	d108      	bne.n	800db9e <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800db8c:	68fb      	ldr	r3, [r7, #12]
 800db8e:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800db92:	699b      	ldr	r3, [r3, #24]
 800db94:	7afa      	ldrb	r2, [r7, #11]
 800db96:	4611      	mov	r1, r2
 800db98:	68f8      	ldr	r0, [r7, #12]
 800db9a:	4798      	blx	r3
 800db9c:	e001      	b.n	800dba2 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800db9e:	2302      	movs	r3, #2
 800dba0:	e000      	b.n	800dba4 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800dba2:	2300      	movs	r3, #0
}
 800dba4:	4618      	mov	r0, r3
 800dba6:	3718      	adds	r7, #24
 800dba8:	46bd      	mov	sp, r7
 800dbaa:	bd80      	pop	{r7, pc}

0800dbac <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev, uint8_t epnum,
                                       uint8_t *pdata)
{
 800dbac:	b580      	push	{r7, lr}
 800dbae:	b086      	sub	sp, #24
 800dbb0:	af00      	add	r7, sp, #0
 800dbb2:	60f8      	str	r0, [r7, #12]
 800dbb4:	460b      	mov	r3, r1
 800dbb6:	607a      	str	r2, [r7, #4]
 800dbb8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if(epnum == 0U)
 800dbba:	7afb      	ldrb	r3, [r7, #11]
 800dbbc:	2b00      	cmp	r3, #0
 800dbbe:	d17f      	bne.n	800dcc0 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800dbc0:	68fb      	ldr	r3, [r7, #12]
 800dbc2:	3314      	adds	r3, #20
 800dbc4:	617b      	str	r3, [r7, #20]

    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 800dbc6:	68fb      	ldr	r3, [r7, #12]
 800dbc8:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800dbcc:	2b02      	cmp	r3, #2
 800dbce:	d15c      	bne.n	800dc8a <USBD_LL_DataInStage+0xde>
    {
      if(pep->rem_length > pep->maxpacket)
 800dbd0:	697b      	ldr	r3, [r7, #20]
 800dbd2:	68da      	ldr	r2, [r3, #12]
 800dbd4:	697b      	ldr	r3, [r7, #20]
 800dbd6:	691b      	ldr	r3, [r3, #16]
 800dbd8:	429a      	cmp	r2, r3
 800dbda:	d915      	bls.n	800dc08 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800dbdc:	697b      	ldr	r3, [r7, #20]
 800dbde:	68da      	ldr	r2, [r3, #12]
 800dbe0:	697b      	ldr	r3, [r7, #20]
 800dbe2:	691b      	ldr	r3, [r3, #16]
 800dbe4:	1ad2      	subs	r2, r2, r3
 800dbe6:	697b      	ldr	r3, [r7, #20]
 800dbe8:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData (pdev, pdata, (uint16_t)pep->rem_length);
 800dbea:	697b      	ldr	r3, [r7, #20]
 800dbec:	68db      	ldr	r3, [r3, #12]
 800dbee:	b29b      	uxth	r3, r3
 800dbf0:	461a      	mov	r2, r3
 800dbf2:	6879      	ldr	r1, [r7, #4]
 800dbf4:	68f8      	ldr	r0, [r7, #12]
 800dbf6:	f000 fe81 	bl	800e8fc <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 800dbfa:	2300      	movs	r3, #0
 800dbfc:	2200      	movs	r2, #0
 800dbfe:	2100      	movs	r1, #0
 800dc00:	68f8      	ldr	r0, [r7, #12]
 800dc02:	f004 fd59 	bl	80126b8 <USBD_LL_PrepareReceive>
 800dc06:	e04e      	b.n	800dca6 <USBD_LL_DataInStage+0xfa>
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0U) &&
 800dc08:	697b      	ldr	r3, [r7, #20]
 800dc0a:	689b      	ldr	r3, [r3, #8]
 800dc0c:	697a      	ldr	r2, [r7, #20]
 800dc0e:	6912      	ldr	r2, [r2, #16]
 800dc10:	fbb3 f1f2 	udiv	r1, r3, r2
 800dc14:	fb02 f201 	mul.w	r2, r2, r1
 800dc18:	1a9b      	subs	r3, r3, r2
 800dc1a:	2b00      	cmp	r3, #0
 800dc1c:	d11c      	bne.n	800dc58 <USBD_LL_DataInStage+0xac>
           (pep->total_length >= pep->maxpacket) &&
 800dc1e:	697b      	ldr	r3, [r7, #20]
 800dc20:	689a      	ldr	r2, [r3, #8]
 800dc22:	697b      	ldr	r3, [r7, #20]
 800dc24:	691b      	ldr	r3, [r3, #16]
        if((pep->total_length % pep->maxpacket == 0U) &&
 800dc26:	429a      	cmp	r2, r3
 800dc28:	d316      	bcc.n	800dc58 <USBD_LL_DataInStage+0xac>
           (pep->total_length < pdev->ep0_data_len))
 800dc2a:	697b      	ldr	r3, [r7, #20]
 800dc2c:	689a      	ldr	r2, [r3, #8]
 800dc2e:	68fb      	ldr	r3, [r7, #12]
 800dc30:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
           (pep->total_length >= pep->maxpacket) &&
 800dc34:	429a      	cmp	r2, r3
 800dc36:	d20f      	bcs.n	800dc58 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800dc38:	2200      	movs	r2, #0
 800dc3a:	2100      	movs	r1, #0
 800dc3c:	68f8      	ldr	r0, [r7, #12]
 800dc3e:	f000 fe5d 	bl	800e8fc <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800dc42:	68fb      	ldr	r3, [r7, #12]
 800dc44:	2200      	movs	r2, #0
 800dc46:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 800dc4a:	2300      	movs	r3, #0
 800dc4c:	2200      	movs	r2, #0
 800dc4e:	2100      	movs	r1, #0
 800dc50:	68f8      	ldr	r0, [r7, #12]
 800dc52:	f004 fd31 	bl	80126b8 <USBD_LL_PrepareReceive>
 800dc56:	e026      	b.n	800dca6 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 800dc58:	68fb      	ldr	r3, [r7, #12]
 800dc5a:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800dc5e:	68db      	ldr	r3, [r3, #12]
 800dc60:	2b00      	cmp	r3, #0
 800dc62:	d00a      	beq.n	800dc7a <USBD_LL_DataInStage+0xce>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
 800dc64:	68fb      	ldr	r3, [r7, #12]
 800dc66:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
          if((pdev->pClass->EP0_TxSent != NULL)&&
 800dc6a:	2b03      	cmp	r3, #3
 800dc6c:	d105      	bne.n	800dc7a <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800dc6e:	68fb      	ldr	r3, [r7, #12]
 800dc70:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800dc74:	68db      	ldr	r3, [r3, #12]
 800dc76:	68f8      	ldr	r0, [r7, #12]
 800dc78:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800dc7a:	2180      	movs	r1, #128	; 0x80
 800dc7c:	68f8      	ldr	r0, [r7, #12]
 800dc7e:	f004 fc6f 	bl	8012560 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800dc82:	68f8      	ldr	r0, [r7, #12]
 800dc84:	f000 fe8f 	bl	800e9a6 <USBD_CtlReceiveStatus>
 800dc88:	e00d      	b.n	800dca6 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800dc8a:	68fb      	ldr	r3, [r7, #12]
 800dc8c:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800dc90:	2b04      	cmp	r3, #4
 800dc92:	d004      	beq.n	800dc9e <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800dc94:	68fb      	ldr	r3, [r7, #12]
 800dc96:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800dc9a:	2b00      	cmp	r3, #0
 800dc9c:	d103      	bne.n	800dca6 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800dc9e:	2180      	movs	r1, #128	; 0x80
 800dca0:	68f8      	ldr	r0, [r7, #12]
 800dca2:	f004 fc5d 	bl	8012560 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800dca6:	68fb      	ldr	r3, [r7, #12]
 800dca8:	f893 3278 	ldrb.w	r3, [r3, #632]	; 0x278
 800dcac:	2b01      	cmp	r3, #1
 800dcae:	d11d      	bne.n	800dcec <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800dcb0:	68f8      	ldr	r0, [r7, #12]
 800dcb2:	f7ff fe82 	bl	800d9ba <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800dcb6:	68fb      	ldr	r3, [r7, #12]
 800dcb8:	2200      	movs	r2, #0
 800dcba:	f883 2278 	strb.w	r2, [r3, #632]	; 0x278
 800dcbe:	e015      	b.n	800dcec <USBD_LL_DataInStage+0x140>
    }
  }
  else if((pdev->pClass->DataIn != NULL) &&
 800dcc0:	68fb      	ldr	r3, [r7, #12]
 800dcc2:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800dcc6:	695b      	ldr	r3, [r3, #20]
 800dcc8:	2b00      	cmp	r3, #0
 800dcca:	d00d      	beq.n	800dce8 <USBD_LL_DataInStage+0x13c>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 800dccc:	68fb      	ldr	r3, [r7, #12]
 800dcce:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
  else if((pdev->pClass->DataIn != NULL) &&
 800dcd2:	2b03      	cmp	r3, #3
 800dcd4:	d108      	bne.n	800dce8 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800dcd6:	68fb      	ldr	r3, [r7, #12]
 800dcd8:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800dcdc:	695b      	ldr	r3, [r3, #20]
 800dcde:	7afa      	ldrb	r2, [r7, #11]
 800dce0:	4611      	mov	r1, r2
 800dce2:	68f8      	ldr	r0, [r7, #12]
 800dce4:	4798      	blx	r3
 800dce6:	e001      	b.n	800dcec <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800dce8:	2302      	movs	r3, #2
 800dcea:	e000      	b.n	800dcee <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800dcec:	2300      	movs	r3, #0
}
 800dcee:	4618      	mov	r0, r3
 800dcf0:	3718      	adds	r7, #24
 800dcf2:	46bd      	mov	sp, r7
 800dcf4:	bd80      	pop	{r7, pc}

0800dcf6 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 800dcf6:	b580      	push	{r7, lr}
 800dcf8:	b082      	sub	sp, #8
 800dcfa:	af00      	add	r7, sp, #0
 800dcfc:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800dcfe:	2340      	movs	r3, #64	; 0x40
 800dd00:	2200      	movs	r2, #0
 800dd02:	2100      	movs	r1, #0
 800dd04:	6878      	ldr	r0, [r7, #4]
 800dd06:	f004 fbe6 	bl	80124d6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	2201      	movs	r2, #1
 800dd0e:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	2240      	movs	r2, #64	; 0x40
 800dd16:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800dd1a:	2340      	movs	r3, #64	; 0x40
 800dd1c:	2200      	movs	r2, #0
 800dd1e:	2180      	movs	r1, #128	; 0x80
 800dd20:	6878      	ldr	r0, [r7, #4]
 800dd22:	f004 fbd8 	bl	80124d6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800dd26:	687b      	ldr	r3, [r7, #4]
 800dd28:	2201      	movs	r2, #1
 800dd2a:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	2240      	movs	r2, #64	; 0x40
 800dd30:	625a      	str	r2, [r3, #36]	; 0x24
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800dd32:	687b      	ldr	r3, [r7, #4]
 800dd34:	2201      	movs	r2, #1
 800dd36:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  pdev->ep0_state = USBD_EP0_IDLE;
 800dd3a:	687b      	ldr	r3, [r7, #4]
 800dd3c:	2200      	movs	r2, #0
 800dd3e:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  pdev->dev_config= 0U;
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	2200      	movs	r2, #0
 800dd46:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800dd48:	687b      	ldr	r3, [r7, #4]
 800dd4a:	2200      	movs	r2, #0
 800dd4c:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c

  if (pdev->pClassData)
 800dd50:	687b      	ldr	r3, [r7, #4]
 800dd52:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800dd56:	2b00      	cmp	r3, #0
 800dd58:	d009      	beq.n	800dd6e <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800dd5a:	687b      	ldr	r3, [r7, #4]
 800dd5c:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800dd60:	685b      	ldr	r3, [r3, #4]
 800dd62:	687a      	ldr	r2, [r7, #4]
 800dd64:	6852      	ldr	r2, [r2, #4]
 800dd66:	b2d2      	uxtb	r2, r2
 800dd68:	4611      	mov	r1, r2
 800dd6a:	6878      	ldr	r0, [r7, #4]
 800dd6c:	4798      	blx	r3
  }

  return USBD_OK;
 800dd6e:	2300      	movs	r3, #0
}
 800dd70:	4618      	mov	r0, r3
 800dd72:	3708      	adds	r7, #8
 800dd74:	46bd      	mov	sp, r7
 800dd76:	bd80      	pop	{r7, pc}

0800dd78 <USBD_LL_SetSpeed>:
*         Handle Reset event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
 800dd78:	b480      	push	{r7}
 800dd7a:	b083      	sub	sp, #12
 800dd7c:	af00      	add	r7, sp, #0
 800dd7e:	6078      	str	r0, [r7, #4]
 800dd80:	460b      	mov	r3, r1
 800dd82:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	78fa      	ldrb	r2, [r7, #3]
 800dd88:	741a      	strb	r2, [r3, #16]
  return USBD_OK;
 800dd8a:	2300      	movs	r3, #0
}
 800dd8c:	4618      	mov	r0, r3
 800dd8e:	370c      	adds	r7, #12
 800dd90:	46bd      	mov	sp, r7
 800dd92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd96:	4770      	bx	lr

0800dd98 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
 800dd98:	b480      	push	{r7}
 800dd9a:	b083      	sub	sp, #12
 800dd9c:	af00      	add	r7, sp, #0
 800dd9e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800dda0:	687b      	ldr	r3, [r7, #4]
 800dda2:	f893 2274 	ldrb.w	r2, [r3, #628]	; 0x274
 800dda6:	687b      	ldr	r3, [r7, #4]
 800dda8:	f883 2275 	strb.w	r2, [r3, #629]	; 0x275
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800ddac:	687b      	ldr	r3, [r7, #4]
 800ddae:	2204      	movs	r2, #4
 800ddb0:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  return USBD_OK;
 800ddb4:	2300      	movs	r3, #0
}
 800ddb6:	4618      	mov	r0, r3
 800ddb8:	370c      	adds	r7, #12
 800ddba:	46bd      	mov	sp, r7
 800ddbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddc0:	4770      	bx	lr

0800ddc2 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
 800ddc2:	b480      	push	{r7}
 800ddc4:	b083      	sub	sp, #12
 800ddc6:	af00      	add	r7, sp, #0
 800ddc8:	6078      	str	r0, [r7, #4]
  pdev->dev_state = pdev->dev_old_state;
 800ddca:	687b      	ldr	r3, [r7, #4]
 800ddcc:	f893 2275 	ldrb.w	r2, [r3, #629]	; 0x275
 800ddd0:	687b      	ldr	r3, [r7, #4]
 800ddd2:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  return USBD_OK;
 800ddd6:	2300      	movs	r3, #0
}
 800ddd8:	4618      	mov	r0, r3
 800ddda:	370c      	adds	r7, #12
 800dddc:	46bd      	mov	sp, r7
 800ddde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dde2:	4770      	bx	lr

0800dde4 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 800dde4:	b580      	push	{r7, lr}
 800dde6:	b082      	sub	sp, #8
 800dde8:	af00      	add	r7, sp, #0
 800ddea:	6078      	str	r0, [r7, #4]
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800ddf2:	2b03      	cmp	r3, #3
 800ddf4:	d10b      	bne.n	800de0e <USBD_LL_SOF+0x2a>
  {
    if(pdev->pClass->SOF != NULL)
 800ddf6:	687b      	ldr	r3, [r7, #4]
 800ddf8:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800ddfc:	69db      	ldr	r3, [r3, #28]
 800ddfe:	2b00      	cmp	r3, #0
 800de00:	d005      	beq.n	800de0e <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800de02:	687b      	ldr	r3, [r7, #4]
 800de04:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800de08:	69db      	ldr	r3, [r3, #28]
 800de0a:	6878      	ldr	r0, [r7, #4]
 800de0c:	4798      	blx	r3
    }
  }
  return USBD_OK;
 800de0e:	2300      	movs	r3, #0
}
 800de10:	4618      	mov	r0, r3
 800de12:	3708      	adds	r7, #8
 800de14:	46bd      	mov	sp, r7
 800de16:	bd80      	pop	{r7, pc}

0800de18 <USBD_LL_IsoINIncomplete>:
*         Handle iso in incomplete event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
 800de18:	b480      	push	{r7}
 800de1a:	b083      	sub	sp, #12
 800de1c:	af00      	add	r7, sp, #0
 800de1e:	6078      	str	r0, [r7, #4]
 800de20:	460b      	mov	r3, r1
 800de22:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800de24:	2300      	movs	r3, #0
}
 800de26:	4618      	mov	r0, r3
 800de28:	370c      	adds	r7, #12
 800de2a:	46bd      	mov	sp, r7
 800de2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de30:	4770      	bx	lr

0800de32 <USBD_LL_IsoOUTIncomplete>:
*         Handle iso out incomplete event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
 800de32:	b480      	push	{r7}
 800de34:	b083      	sub	sp, #12
 800de36:	af00      	add	r7, sp, #0
 800de38:	6078      	str	r0, [r7, #4]
 800de3a:	460b      	mov	r3, r1
 800de3c:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800de3e:	2300      	movs	r3, #0
}
 800de40:	4618      	mov	r0, r3
 800de42:	370c      	adds	r7, #12
 800de44:	46bd      	mov	sp, r7
 800de46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de4a:	4770      	bx	lr

0800de4c <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef  *pdev)
{
 800de4c:	b480      	push	{r7}
 800de4e:	b083      	sub	sp, #12
 800de50:	af00      	add	r7, sp, #0
 800de52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800de54:	2300      	movs	r3, #0
}
 800de56:	4618      	mov	r0, r3
 800de58:	370c      	adds	r7, #12
 800de5a:	46bd      	mov	sp, r7
 800de5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de60:	4770      	bx	lr

0800de62 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef  *pdev)
{
 800de62:	b580      	push	{r7, lr}
 800de64:	b082      	sub	sp, #8
 800de66:	af00      	add	r7, sp, #0
 800de68:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	2201      	movs	r2, #1
 800de6e:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800de72:	687b      	ldr	r3, [r7, #4]
 800de74:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800de78:	685b      	ldr	r3, [r3, #4]
 800de7a:	687a      	ldr	r2, [r7, #4]
 800de7c:	6852      	ldr	r2, [r2, #4]
 800de7e:	b2d2      	uxtb	r2, r2
 800de80:	4611      	mov	r1, r2
 800de82:	6878      	ldr	r0, [r7, #4]
 800de84:	4798      	blx	r3

  return USBD_OK;
 800de86:	2300      	movs	r3, #0
}
 800de88:	4618      	mov	r0, r3
 800de8a:	3708      	adds	r7, #8
 800de8c:	46bd      	mov	sp, r7
 800de8e:	bd80      	pop	{r7, pc}

0800de90 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800de90:	b580      	push	{r7, lr}
 800de92:	b084      	sub	sp, #16
 800de94:	af00      	add	r7, sp, #0
 800de96:	6078      	str	r0, [r7, #4]
 800de98:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800de9a:	2300      	movs	r3, #0
 800de9c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800de9e:	683b      	ldr	r3, [r7, #0]
 800dea0:	781b      	ldrb	r3, [r3, #0]
 800dea2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800dea6:	2b20      	cmp	r3, #32
 800dea8:	d004      	beq.n	800deb4 <USBD_StdDevReq+0x24>
 800deaa:	2b40      	cmp	r3, #64	; 0x40
 800deac:	d002      	beq.n	800deb4 <USBD_StdDevReq+0x24>
 800deae:	2b00      	cmp	r3, #0
 800deb0:	d008      	beq.n	800dec4 <USBD_StdDevReq+0x34>
 800deb2:	e04c      	b.n	800df4e <USBD_StdDevReq+0xbe>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    pdev->pClass->Setup(pdev, req);
 800deb4:	687b      	ldr	r3, [r7, #4]
 800deb6:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800deba:	689b      	ldr	r3, [r3, #8]
 800debc:	6839      	ldr	r1, [r7, #0]
 800debe:	6878      	ldr	r0, [r7, #4]
 800dec0:	4798      	blx	r3
    break;
 800dec2:	e049      	b.n	800df58 <USBD_StdDevReq+0xc8>

  case USB_REQ_TYPE_STANDARD:

    switch (req->bRequest)
 800dec4:	683b      	ldr	r3, [r7, #0]
 800dec6:	785b      	ldrb	r3, [r3, #1]
 800dec8:	2b09      	cmp	r3, #9
 800deca:	d83a      	bhi.n	800df42 <USBD_StdDevReq+0xb2>
 800decc:	a201      	add	r2, pc, #4	; (adr r2, 800ded4 <USBD_StdDevReq+0x44>)
 800dece:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ded2:	bf00      	nop
 800ded4:	0800df25 	.word	0x0800df25
 800ded8:	0800df39 	.word	0x0800df39
 800dedc:	0800df43 	.word	0x0800df43
 800dee0:	0800df2f 	.word	0x0800df2f
 800dee4:	0800df43 	.word	0x0800df43
 800dee8:	0800df07 	.word	0x0800df07
 800deec:	0800defd 	.word	0x0800defd
 800def0:	0800df43 	.word	0x0800df43
 800def4:	0800df1b 	.word	0x0800df1b
 800def8:	0800df11 	.word	0x0800df11
    {
    case USB_REQ_GET_DESCRIPTOR:

      USBD_GetDescriptor (pdev, req);
 800defc:	6839      	ldr	r1, [r7, #0]
 800defe:	6878      	ldr	r0, [r7, #4]
 800df00:	f000 f9d2 	bl	800e2a8 <USBD_GetDescriptor>
      break;
 800df04:	e022      	b.n	800df4c <USBD_StdDevReq+0xbc>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress (pdev, req);
 800df06:	6839      	ldr	r1, [r7, #0]
 800df08:	6878      	ldr	r0, [r7, #4]
 800df0a:	f000 fac7 	bl	800e49c <USBD_SetAddress>
      break;
 800df0e:	e01d      	b.n	800df4c <USBD_StdDevReq+0xbc>

    case USB_REQ_SET_CONFIGURATION:
      USBD_SetConfig (pdev, req);
 800df10:	6839      	ldr	r1, [r7, #0]
 800df12:	6878      	ldr	r0, [r7, #4]
 800df14:	f000 fb04 	bl	800e520 <USBD_SetConfig>
      break;
 800df18:	e018      	b.n	800df4c <USBD_StdDevReq+0xbc>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig (pdev, req);
 800df1a:	6839      	ldr	r1, [r7, #0]
 800df1c:	6878      	ldr	r0, [r7, #4]
 800df1e:	f000 fb8d 	bl	800e63c <USBD_GetConfig>
      break;
 800df22:	e013      	b.n	800df4c <USBD_StdDevReq+0xbc>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus (pdev, req);
 800df24:	6839      	ldr	r1, [r7, #0]
 800df26:	6878      	ldr	r0, [r7, #4]
 800df28:	f000 fbbc 	bl	800e6a4 <USBD_GetStatus>
      break;
 800df2c:	e00e      	b.n	800df4c <USBD_StdDevReq+0xbc>


    case USB_REQ_SET_FEATURE:
      USBD_SetFeature (pdev, req);
 800df2e:	6839      	ldr	r1, [r7, #0]
 800df30:	6878      	ldr	r0, [r7, #4]
 800df32:	f000 fbea 	bl	800e70a <USBD_SetFeature>
      break;
 800df36:	e009      	b.n	800df4c <USBD_StdDevReq+0xbc>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature (pdev, req);
 800df38:	6839      	ldr	r1, [r7, #0]
 800df3a:	6878      	ldr	r0, [r7, #4]
 800df3c:	f000 fbf9 	bl	800e732 <USBD_ClrFeature>
      break;
 800df40:	e004      	b.n	800df4c <USBD_StdDevReq+0xbc>

    default:
      USBD_CtlError(pdev, req);
 800df42:	6839      	ldr	r1, [r7, #0]
 800df44:	6878      	ldr	r0, [r7, #4]
 800df46:	f000 fc52 	bl	800e7ee <USBD_CtlError>
      break;
 800df4a:	bf00      	nop
    }
    break;
 800df4c:	e004      	b.n	800df58 <USBD_StdDevReq+0xc8>

  default:
    USBD_CtlError(pdev, req);
 800df4e:	6839      	ldr	r1, [r7, #0]
 800df50:	6878      	ldr	r0, [r7, #4]
 800df52:	f000 fc4c 	bl	800e7ee <USBD_CtlError>
    break;
 800df56:	bf00      	nop
  }

  return ret;
 800df58:	7bfb      	ldrb	r3, [r7, #15]
}
 800df5a:	4618      	mov	r0, r3
 800df5c:	3710      	adds	r7, #16
 800df5e:	46bd      	mov	sp, r7
 800df60:	bd80      	pop	{r7, pc}
 800df62:	bf00      	nop

0800df64 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800df64:	b580      	push	{r7, lr}
 800df66:	b084      	sub	sp, #16
 800df68:	af00      	add	r7, sp, #0
 800df6a:	6078      	str	r0, [r7, #4]
 800df6c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800df6e:	2300      	movs	r3, #0
 800df70:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800df72:	683b      	ldr	r3, [r7, #0]
 800df74:	781b      	ldrb	r3, [r3, #0]
 800df76:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800df7a:	2b20      	cmp	r3, #32
 800df7c:	d003      	beq.n	800df86 <USBD_StdItfReq+0x22>
 800df7e:	2b40      	cmp	r3, #64	; 0x40
 800df80:	d001      	beq.n	800df86 <USBD_StdItfReq+0x22>
 800df82:	2b00      	cmp	r3, #0
 800df84:	d12a      	bne.n	800dfdc <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800df8c:	3b01      	subs	r3, #1
 800df8e:	2b02      	cmp	r3, #2
 800df90:	d81d      	bhi.n	800dfce <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800df92:	683b      	ldr	r3, [r7, #0]
 800df94:	889b      	ldrh	r3, [r3, #4]
 800df96:	b2db      	uxtb	r3, r3
 800df98:	2b01      	cmp	r3, #1
 800df9a:	d813      	bhi.n	800dfc4 <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup (pdev, req);
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800dfa2:	689b      	ldr	r3, [r3, #8]
 800dfa4:	6839      	ldr	r1, [r7, #0]
 800dfa6:	6878      	ldr	r0, [r7, #4]
 800dfa8:	4798      	blx	r3
 800dfaa:	4603      	mov	r3, r0
 800dfac:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 800dfae:	683b      	ldr	r3, [r7, #0]
 800dfb0:	88db      	ldrh	r3, [r3, #6]
 800dfb2:	2b00      	cmp	r3, #0
 800dfb4:	d110      	bne.n	800dfd8 <USBD_StdItfReq+0x74>
 800dfb6:	7bfb      	ldrb	r3, [r7, #15]
 800dfb8:	2b00      	cmp	r3, #0
 800dfba:	d10d      	bne.n	800dfd8 <USBD_StdItfReq+0x74>
        {
          USBD_CtlSendStatus(pdev);
 800dfbc:	6878      	ldr	r0, [r7, #4]
 800dfbe:	f000 fcdf 	bl	800e980 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 800dfc2:	e009      	b.n	800dfd8 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 800dfc4:	6839      	ldr	r1, [r7, #0]
 800dfc6:	6878      	ldr	r0, [r7, #4]
 800dfc8:	f000 fc11 	bl	800e7ee <USBD_CtlError>
      break;
 800dfcc:	e004      	b.n	800dfd8 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 800dfce:	6839      	ldr	r1, [r7, #0]
 800dfd0:	6878      	ldr	r0, [r7, #4]
 800dfd2:	f000 fc0c 	bl	800e7ee <USBD_CtlError>
      break;
 800dfd6:	e000      	b.n	800dfda <USBD_StdItfReq+0x76>
      break;
 800dfd8:	bf00      	nop
    }
    break;
 800dfda:	e004      	b.n	800dfe6 <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 800dfdc:	6839      	ldr	r1, [r7, #0]
 800dfde:	6878      	ldr	r0, [r7, #4]
 800dfe0:	f000 fc05 	bl	800e7ee <USBD_CtlError>
    break;
 800dfe4:	bf00      	nop
  }

  return USBD_OK;
 800dfe6:	2300      	movs	r3, #0
}
 800dfe8:	4618      	mov	r0, r3
 800dfea:	3710      	adds	r7, #16
 800dfec:	46bd      	mov	sp, r7
 800dfee:	bd80      	pop	{r7, pc}

0800dff0 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800dff0:	b580      	push	{r7, lr}
 800dff2:	b084      	sub	sp, #16
 800dff4:	af00      	add	r7, sp, #0
 800dff6:	6078      	str	r0, [r7, #4]
 800dff8:	6039      	str	r1, [r7, #0]

  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800dffa:	2300      	movs	r3, #0
 800dffc:	73fb      	strb	r3, [r7, #15]
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);
 800dffe:	683b      	ldr	r3, [r7, #0]
 800e000:	889b      	ldrh	r3, [r3, #4]
 800e002:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e004:	683b      	ldr	r3, [r7, #0]
 800e006:	781b      	ldrb	r3, [r3, #0]
 800e008:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e00c:	2b20      	cmp	r3, #32
 800e00e:	d004      	beq.n	800e01a <USBD_StdEPReq+0x2a>
 800e010:	2b40      	cmp	r3, #64	; 0x40
 800e012:	d002      	beq.n	800e01a <USBD_StdEPReq+0x2a>
 800e014:	2b00      	cmp	r3, #0
 800e016:	d008      	beq.n	800e02a <USBD_StdEPReq+0x3a>
 800e018:	e13b      	b.n	800e292 <USBD_StdEPReq+0x2a2>
  {

  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    pdev->pClass->Setup (pdev, req);
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800e020:	689b      	ldr	r3, [r3, #8]
 800e022:	6839      	ldr	r1, [r7, #0]
 800e024:	6878      	ldr	r0, [r7, #4]
 800e026:	4798      	blx	r3
    break;
 800e028:	e138      	b.n	800e29c <USBD_StdEPReq+0x2ac>

  case USB_REQ_TYPE_STANDARD:
    /* Check if it is a class request */
    if ((req->bmRequest & 0x60U) == 0x20U)
 800e02a:	683b      	ldr	r3, [r7, #0]
 800e02c:	781b      	ldrb	r3, [r3, #0]
 800e02e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e032:	2b20      	cmp	r3, #32
 800e034:	d10a      	bne.n	800e04c <USBD_StdEPReq+0x5c>
    {
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup (pdev, req);
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800e03c:	689b      	ldr	r3, [r3, #8]
 800e03e:	6839      	ldr	r1, [r7, #0]
 800e040:	6878      	ldr	r0, [r7, #4]
 800e042:	4798      	blx	r3
 800e044:	4603      	mov	r3, r0
 800e046:	73fb      	strb	r3, [r7, #15]

      return ret;
 800e048:	7bfb      	ldrb	r3, [r7, #15]
 800e04a:	e128      	b.n	800e29e <USBD_StdEPReq+0x2ae>
    }

    switch (req->bRequest)
 800e04c:	683b      	ldr	r3, [r7, #0]
 800e04e:	785b      	ldrb	r3, [r3, #1]
 800e050:	2b01      	cmp	r3, #1
 800e052:	d03e      	beq.n	800e0d2 <USBD_StdEPReq+0xe2>
 800e054:	2b03      	cmp	r3, #3
 800e056:	d002      	beq.n	800e05e <USBD_StdEPReq+0x6e>
 800e058:	2b00      	cmp	r3, #0
 800e05a:	d070      	beq.n	800e13e <USBD_StdEPReq+0x14e>
 800e05c:	e113      	b.n	800e286 <USBD_StdEPReq+0x296>
    {

    case USB_REQ_SET_FEATURE :

      switch (pdev->dev_state)
 800e05e:	687b      	ldr	r3, [r7, #4]
 800e060:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800e064:	2b02      	cmp	r3, #2
 800e066:	d002      	beq.n	800e06e <USBD_StdEPReq+0x7e>
 800e068:	2b03      	cmp	r3, #3
 800e06a:	d015      	beq.n	800e098 <USBD_StdEPReq+0xa8>
 800e06c:	e02b      	b.n	800e0c6 <USBD_StdEPReq+0xd6>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e06e:	7bbb      	ldrb	r3, [r7, #14]
 800e070:	2b00      	cmp	r3, #0
 800e072:	d00c      	beq.n	800e08e <USBD_StdEPReq+0x9e>
 800e074:	7bbb      	ldrb	r3, [r7, #14]
 800e076:	2b80      	cmp	r3, #128	; 0x80
 800e078:	d009      	beq.n	800e08e <USBD_StdEPReq+0x9e>
        {
          USBD_LL_StallEP(pdev, ep_addr);
 800e07a:	7bbb      	ldrb	r3, [r7, #14]
 800e07c:	4619      	mov	r1, r3
 800e07e:	6878      	ldr	r0, [r7, #4]
 800e080:	f004 fa6e 	bl	8012560 <USBD_LL_StallEP>
          USBD_LL_StallEP(pdev, 0x80U);
 800e084:	2180      	movs	r1, #128	; 0x80
 800e086:	6878      	ldr	r0, [r7, #4]
 800e088:	f004 fa6a 	bl	8012560 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800e08c:	e020      	b.n	800e0d0 <USBD_StdEPReq+0xe0>
          USBD_CtlError(pdev, req);
 800e08e:	6839      	ldr	r1, [r7, #0]
 800e090:	6878      	ldr	r0, [r7, #4]
 800e092:	f000 fbac 	bl	800e7ee <USBD_CtlError>
        break;
 800e096:	e01b      	b.n	800e0d0 <USBD_StdEPReq+0xe0>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800e098:	683b      	ldr	r3, [r7, #0]
 800e09a:	885b      	ldrh	r3, [r3, #2]
 800e09c:	2b00      	cmp	r3, #0
 800e09e:	d10e      	bne.n	800e0be <USBD_StdEPReq+0xce>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800e0a0:	7bbb      	ldrb	r3, [r7, #14]
 800e0a2:	2b00      	cmp	r3, #0
 800e0a4:	d00b      	beq.n	800e0be <USBD_StdEPReq+0xce>
 800e0a6:	7bbb      	ldrb	r3, [r7, #14]
 800e0a8:	2b80      	cmp	r3, #128	; 0x80
 800e0aa:	d008      	beq.n	800e0be <USBD_StdEPReq+0xce>
 800e0ac:	683b      	ldr	r3, [r7, #0]
 800e0ae:	88db      	ldrh	r3, [r3, #6]
 800e0b0:	2b00      	cmp	r3, #0
 800e0b2:	d104      	bne.n	800e0be <USBD_StdEPReq+0xce>
          {
            USBD_LL_StallEP(pdev, ep_addr);
 800e0b4:	7bbb      	ldrb	r3, [r7, #14]
 800e0b6:	4619      	mov	r1, r3
 800e0b8:	6878      	ldr	r0, [r7, #4]
 800e0ba:	f004 fa51 	bl	8012560 <USBD_LL_StallEP>
          }
        }
        USBD_CtlSendStatus(pdev);
 800e0be:	6878      	ldr	r0, [r7, #4]
 800e0c0:	f000 fc5e 	bl	800e980 <USBD_CtlSendStatus>

        break;
 800e0c4:	e004      	b.n	800e0d0 <USBD_StdEPReq+0xe0>

      default:
        USBD_CtlError(pdev, req);
 800e0c6:	6839      	ldr	r1, [r7, #0]
 800e0c8:	6878      	ldr	r0, [r7, #4]
 800e0ca:	f000 fb90 	bl	800e7ee <USBD_CtlError>
        break;
 800e0ce:	bf00      	nop
      }
      break;
 800e0d0:	e0de      	b.n	800e290 <USBD_StdEPReq+0x2a0>

    case USB_REQ_CLEAR_FEATURE :

      switch (pdev->dev_state)
 800e0d2:	687b      	ldr	r3, [r7, #4]
 800e0d4:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800e0d8:	2b02      	cmp	r3, #2
 800e0da:	d002      	beq.n	800e0e2 <USBD_StdEPReq+0xf2>
 800e0dc:	2b03      	cmp	r3, #3
 800e0de:	d015      	beq.n	800e10c <USBD_StdEPReq+0x11c>
 800e0e0:	e026      	b.n	800e130 <USBD_StdEPReq+0x140>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e0e2:	7bbb      	ldrb	r3, [r7, #14]
 800e0e4:	2b00      	cmp	r3, #0
 800e0e6:	d00c      	beq.n	800e102 <USBD_StdEPReq+0x112>
 800e0e8:	7bbb      	ldrb	r3, [r7, #14]
 800e0ea:	2b80      	cmp	r3, #128	; 0x80
 800e0ec:	d009      	beq.n	800e102 <USBD_StdEPReq+0x112>
        {
          USBD_LL_StallEP(pdev, ep_addr);
 800e0ee:	7bbb      	ldrb	r3, [r7, #14]
 800e0f0:	4619      	mov	r1, r3
 800e0f2:	6878      	ldr	r0, [r7, #4]
 800e0f4:	f004 fa34 	bl	8012560 <USBD_LL_StallEP>
          USBD_LL_StallEP(pdev, 0x80U);
 800e0f8:	2180      	movs	r1, #128	; 0x80
 800e0fa:	6878      	ldr	r0, [r7, #4]
 800e0fc:	f004 fa30 	bl	8012560 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800e100:	e01c      	b.n	800e13c <USBD_StdEPReq+0x14c>
          USBD_CtlError(pdev, req);
 800e102:	6839      	ldr	r1, [r7, #0]
 800e104:	6878      	ldr	r0, [r7, #4]
 800e106:	f000 fb72 	bl	800e7ee <USBD_CtlError>
        break;
 800e10a:	e017      	b.n	800e13c <USBD_StdEPReq+0x14c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800e10c:	683b      	ldr	r3, [r7, #0]
 800e10e:	885b      	ldrh	r3, [r3, #2]
 800e110:	2b00      	cmp	r3, #0
 800e112:	d112      	bne.n	800e13a <USBD_StdEPReq+0x14a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 800e114:	7bbb      	ldrb	r3, [r7, #14]
 800e116:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e11a:	2b00      	cmp	r3, #0
 800e11c:	d004      	beq.n	800e128 <USBD_StdEPReq+0x138>
          {
            USBD_LL_ClearStallEP(pdev, ep_addr);
 800e11e:	7bbb      	ldrb	r3, [r7, #14]
 800e120:	4619      	mov	r1, r3
 800e122:	6878      	ldr	r0, [r7, #4]
 800e124:	f004 fa3b 	bl	801259e <USBD_LL_ClearStallEP>
          }
          USBD_CtlSendStatus(pdev);
 800e128:	6878      	ldr	r0, [r7, #4]
 800e12a:	f000 fc29 	bl	800e980 <USBD_CtlSendStatus>
        }
        break;
 800e12e:	e004      	b.n	800e13a <USBD_StdEPReq+0x14a>

      default:
        USBD_CtlError(pdev, req);
 800e130:	6839      	ldr	r1, [r7, #0]
 800e132:	6878      	ldr	r0, [r7, #4]
 800e134:	f000 fb5b 	bl	800e7ee <USBD_CtlError>
        break;
 800e138:	e000      	b.n	800e13c <USBD_StdEPReq+0x14c>
        break;
 800e13a:	bf00      	nop
      }
      break;
 800e13c:	e0a8      	b.n	800e290 <USBD_StdEPReq+0x2a0>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 800e13e:	687b      	ldr	r3, [r7, #4]
 800e140:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800e144:	2b02      	cmp	r3, #2
 800e146:	d002      	beq.n	800e14e <USBD_StdEPReq+0x15e>
 800e148:	2b03      	cmp	r3, #3
 800e14a:	d031      	beq.n	800e1b0 <USBD_StdEPReq+0x1c0>
 800e14c:	e095      	b.n	800e27a <USBD_StdEPReq+0x28a>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e14e:	7bbb      	ldrb	r3, [r7, #14]
 800e150:	2b00      	cmp	r3, #0
 800e152:	d007      	beq.n	800e164 <USBD_StdEPReq+0x174>
 800e154:	7bbb      	ldrb	r3, [r7, #14]
 800e156:	2b80      	cmp	r3, #128	; 0x80
 800e158:	d004      	beq.n	800e164 <USBD_StdEPReq+0x174>
        {
          USBD_CtlError(pdev, req);
 800e15a:	6839      	ldr	r1, [r7, #0]
 800e15c:	6878      	ldr	r0, [r7, #4]
 800e15e:	f000 fb46 	bl	800e7ee <USBD_CtlError>
          break;
 800e162:	e08f      	b.n	800e284 <USBD_StdEPReq+0x294>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800e164:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e168:	2b00      	cmp	r3, #0
 800e16a:	da0b      	bge.n	800e184 <USBD_StdEPReq+0x194>
 800e16c:	7bbb      	ldrb	r3, [r7, #14]
 800e16e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e172:	4613      	mov	r3, r2
 800e174:	009b      	lsls	r3, r3, #2
 800e176:	4413      	add	r3, r2
 800e178:	009b      	lsls	r3, r3, #2
 800e17a:	3310      	adds	r3, #16
 800e17c:	687a      	ldr	r2, [r7, #4]
 800e17e:	4413      	add	r3, r2
 800e180:	3304      	adds	r3, #4
 800e182:	e00a      	b.n	800e19a <USBD_StdEPReq+0x1aa>
          &pdev->ep_out[ep_addr & 0x7FU];
 800e184:	7bbb      	ldrb	r3, [r7, #14]
 800e186:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800e18a:	4613      	mov	r3, r2
 800e18c:	009b      	lsls	r3, r3, #2
 800e18e:	4413      	add	r3, r2
 800e190:	009b      	lsls	r3, r3, #2
 800e192:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800e196:	687a      	ldr	r2, [r7, #4]
 800e198:	4413      	add	r3, r2
 800e19a:	60bb      	str	r3, [r7, #8]

          pep->status = 0x0000U;
 800e19c:	68bb      	ldr	r3, [r7, #8]
 800e19e:	2200      	movs	r2, #0
 800e1a0:	601a      	str	r2, [r3, #0]

          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
 800e1a2:	68bb      	ldr	r3, [r7, #8]
 800e1a4:	2202      	movs	r2, #2
 800e1a6:	4619      	mov	r1, r3
 800e1a8:	6878      	ldr	r0, [r7, #4]
 800e1aa:	f000 fb8b 	bl	800e8c4 <USBD_CtlSendData>
          break;
 800e1ae:	e069      	b.n	800e284 <USBD_StdEPReq+0x294>

      case USBD_STATE_CONFIGURED:
        if((ep_addr & 0x80U) == 0x80U)
 800e1b0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e1b4:	2b00      	cmp	r3, #0
 800e1b6:	da11      	bge.n	800e1dc <USBD_StdEPReq+0x1ec>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800e1b8:	7bbb      	ldrb	r3, [r7, #14]
 800e1ba:	f003 020f 	and.w	r2, r3, #15
 800e1be:	6879      	ldr	r1, [r7, #4]
 800e1c0:	4613      	mov	r3, r2
 800e1c2:	009b      	lsls	r3, r3, #2
 800e1c4:	4413      	add	r3, r2
 800e1c6:	009b      	lsls	r3, r3, #2
 800e1c8:	440b      	add	r3, r1
 800e1ca:	3318      	adds	r3, #24
 800e1cc:	681b      	ldr	r3, [r3, #0]
 800e1ce:	2b00      	cmp	r3, #0
 800e1d0:	d117      	bne.n	800e202 <USBD_StdEPReq+0x212>
          {
            USBD_CtlError(pdev, req);
 800e1d2:	6839      	ldr	r1, [r7, #0]
 800e1d4:	6878      	ldr	r0, [r7, #4]
 800e1d6:	f000 fb0a 	bl	800e7ee <USBD_CtlError>
            break;
 800e1da:	e053      	b.n	800e284 <USBD_StdEPReq+0x294>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800e1dc:	7bbb      	ldrb	r3, [r7, #14]
 800e1de:	f003 020f 	and.w	r2, r3, #15
 800e1e2:	6879      	ldr	r1, [r7, #4]
 800e1e4:	4613      	mov	r3, r2
 800e1e6:	009b      	lsls	r3, r3, #2
 800e1e8:	4413      	add	r3, r2
 800e1ea:	009b      	lsls	r3, r3, #2
 800e1ec:	440b      	add	r3, r1
 800e1ee:	f503 73a2 	add.w	r3, r3, #324	; 0x144
 800e1f2:	681b      	ldr	r3, [r3, #0]
 800e1f4:	2b00      	cmp	r3, #0
 800e1f6:	d104      	bne.n	800e202 <USBD_StdEPReq+0x212>
          {
            USBD_CtlError(pdev, req);
 800e1f8:	6839      	ldr	r1, [r7, #0]
 800e1fa:	6878      	ldr	r0, [r7, #4]
 800e1fc:	f000 faf7 	bl	800e7ee <USBD_CtlError>
            break;
 800e200:	e040      	b.n	800e284 <USBD_StdEPReq+0x294>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800e202:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e206:	2b00      	cmp	r3, #0
 800e208:	da0b      	bge.n	800e222 <USBD_StdEPReq+0x232>
 800e20a:	7bbb      	ldrb	r3, [r7, #14]
 800e20c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e210:	4613      	mov	r3, r2
 800e212:	009b      	lsls	r3, r3, #2
 800e214:	4413      	add	r3, r2
 800e216:	009b      	lsls	r3, r3, #2
 800e218:	3310      	adds	r3, #16
 800e21a:	687a      	ldr	r2, [r7, #4]
 800e21c:	4413      	add	r3, r2
 800e21e:	3304      	adds	r3, #4
 800e220:	e00a      	b.n	800e238 <USBD_StdEPReq+0x248>
          &pdev->ep_out[ep_addr & 0x7FU];
 800e222:	7bbb      	ldrb	r3, [r7, #14]
 800e224:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800e228:	4613      	mov	r3, r2
 800e22a:	009b      	lsls	r3, r3, #2
 800e22c:	4413      	add	r3, r2
 800e22e:	009b      	lsls	r3, r3, #2
 800e230:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800e234:	687a      	ldr	r2, [r7, #4]
 800e236:	4413      	add	r3, r2
 800e238:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800e23a:	7bbb      	ldrb	r3, [r7, #14]
 800e23c:	2b00      	cmp	r3, #0
 800e23e:	d002      	beq.n	800e246 <USBD_StdEPReq+0x256>
 800e240:	7bbb      	ldrb	r3, [r7, #14]
 800e242:	2b80      	cmp	r3, #128	; 0x80
 800e244:	d103      	bne.n	800e24e <USBD_StdEPReq+0x25e>
          {
            pep->status = 0x0000U;
 800e246:	68bb      	ldr	r3, [r7, #8]
 800e248:	2200      	movs	r2, #0
 800e24a:	601a      	str	r2, [r3, #0]
 800e24c:	e00e      	b.n	800e26c <USBD_StdEPReq+0x27c>
          }
          else if(USBD_LL_IsStallEP(pdev, ep_addr))
 800e24e:	7bbb      	ldrb	r3, [r7, #14]
 800e250:	4619      	mov	r1, r3
 800e252:	6878      	ldr	r0, [r7, #4]
 800e254:	f004 f9c2 	bl	80125dc <USBD_LL_IsStallEP>
 800e258:	4603      	mov	r3, r0
 800e25a:	2b00      	cmp	r3, #0
 800e25c:	d003      	beq.n	800e266 <USBD_StdEPReq+0x276>
          {
            pep->status = 0x0001U;
 800e25e:	68bb      	ldr	r3, [r7, #8]
 800e260:	2201      	movs	r2, #1
 800e262:	601a      	str	r2, [r3, #0]
 800e264:	e002      	b.n	800e26c <USBD_StdEPReq+0x27c>
          }
          else
          {
            pep->status = 0x0000U;
 800e266:	68bb      	ldr	r3, [r7, #8]
 800e268:	2200      	movs	r2, #0
 800e26a:	601a      	str	r2, [r3, #0]
          }

          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
 800e26c:	68bb      	ldr	r3, [r7, #8]
 800e26e:	2202      	movs	r2, #2
 800e270:	4619      	mov	r1, r3
 800e272:	6878      	ldr	r0, [r7, #4]
 800e274:	f000 fb26 	bl	800e8c4 <USBD_CtlSendData>
          break;
 800e278:	e004      	b.n	800e284 <USBD_StdEPReq+0x294>

      default:
        USBD_CtlError(pdev, req);
 800e27a:	6839      	ldr	r1, [r7, #0]
 800e27c:	6878      	ldr	r0, [r7, #4]
 800e27e:	f000 fab6 	bl	800e7ee <USBD_CtlError>
        break;
 800e282:	bf00      	nop
      }
      break;
 800e284:	e004      	b.n	800e290 <USBD_StdEPReq+0x2a0>

    default:
      USBD_CtlError(pdev, req);
 800e286:	6839      	ldr	r1, [r7, #0]
 800e288:	6878      	ldr	r0, [r7, #4]
 800e28a:	f000 fab0 	bl	800e7ee <USBD_CtlError>
      break;
 800e28e:	bf00      	nop
    }
    break;
 800e290:	e004      	b.n	800e29c <USBD_StdEPReq+0x2ac>

  default:
    USBD_CtlError(pdev, req);
 800e292:	6839      	ldr	r1, [r7, #0]
 800e294:	6878      	ldr	r0, [r7, #4]
 800e296:	f000 faaa 	bl	800e7ee <USBD_CtlError>
    break;
 800e29a:	bf00      	nop
  }

  return ret;
 800e29c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e29e:	4618      	mov	r0, r3
 800e2a0:	3710      	adds	r7, #16
 800e2a2:	46bd      	mov	sp, r7
 800e2a4:	bd80      	pop	{r7, pc}
	...

0800e2a8 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev ,
                               USBD_SetupReqTypedef *req)
{
 800e2a8:	b580      	push	{r7, lr}
 800e2aa:	b084      	sub	sp, #16
 800e2ac:	af00      	add	r7, sp, #0
 800e2ae:	6078      	str	r0, [r7, #4]
 800e2b0:	6039      	str	r1, [r7, #0]
  uint16_t len;
  uint8_t *pbuf;


  switch (req->wValue >> 8)
 800e2b2:	683b      	ldr	r3, [r7, #0]
 800e2b4:	885b      	ldrh	r3, [r3, #2]
 800e2b6:	0a1b      	lsrs	r3, r3, #8
 800e2b8:	b29b      	uxth	r3, r3
 800e2ba:	3b01      	subs	r3, #1
 800e2bc:	2b06      	cmp	r3, #6
 800e2be:	f200 80c9 	bhi.w	800e454 <USBD_GetDescriptor+0x1ac>
 800e2c2:	a201      	add	r2, pc, #4	; (adr r2, 800e2c8 <USBD_GetDescriptor+0x20>)
 800e2c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e2c8:	0800e2e5 	.word	0x0800e2e5
 800e2cc:	0800e2fd 	.word	0x0800e2fd
 800e2d0:	0800e33d 	.word	0x0800e33d
 800e2d4:	0800e455 	.word	0x0800e455
 800e2d8:	0800e455 	.word	0x0800e455
 800e2dc:	0800e401 	.word	0x0800e401
 800e2e0:	0800e427 	.word	0x0800e427
  case USB_DESC_TYPE_BOS:
    pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800e2ea:	681b      	ldr	r3, [r3, #0]
 800e2ec:	687a      	ldr	r2, [r7, #4]
 800e2ee:	7c12      	ldrb	r2, [r2, #16]
 800e2f0:	f107 010a 	add.w	r1, r7, #10
 800e2f4:	4610      	mov	r0, r2
 800e2f6:	4798      	blx	r3
 800e2f8:	60f8      	str	r0, [r7, #12]
    break;
 800e2fa:	e0b0      	b.n	800e45e <USBD_GetDescriptor+0x1b6>

  case USB_DESC_TYPE_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH )
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	7c1b      	ldrb	r3, [r3, #16]
 800e300:	2b00      	cmp	r3, #0
 800e302:	d10d      	bne.n	800e320 <USBD_GetDescriptor+0x78>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 800e304:	687b      	ldr	r3, [r7, #4]
 800e306:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800e30a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e30c:	f107 020a 	add.w	r2, r7, #10
 800e310:	4610      	mov	r0, r2
 800e312:	4798      	blx	r3
 800e314:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e316:	68fb      	ldr	r3, [r7, #12]
 800e318:	3301      	adds	r3, #1
 800e31a:	2202      	movs	r2, #2
 800e31c:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 800e31e:	e09e      	b.n	800e45e <USBD_GetDescriptor+0x1b6>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 800e320:	687b      	ldr	r3, [r7, #4]
 800e322:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800e326:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e328:	f107 020a 	add.w	r2, r7, #10
 800e32c:	4610      	mov	r0, r2
 800e32e:	4798      	blx	r3
 800e330:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e332:	68fb      	ldr	r3, [r7, #12]
 800e334:	3301      	adds	r3, #1
 800e336:	2202      	movs	r2, #2
 800e338:	701a      	strb	r2, [r3, #0]
    break;
 800e33a:	e090      	b.n	800e45e <USBD_GetDescriptor+0x1b6>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 800e33c:	683b      	ldr	r3, [r7, #0]
 800e33e:	885b      	ldrh	r3, [r3, #2]
 800e340:	b2db      	uxtb	r3, r3
 800e342:	2b05      	cmp	r3, #5
 800e344:	d856      	bhi.n	800e3f4 <USBD_GetDescriptor+0x14c>
 800e346:	a201      	add	r2, pc, #4	; (adr r2, 800e34c <USBD_GetDescriptor+0xa4>)
 800e348:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e34c:	0800e365 	.word	0x0800e365
 800e350:	0800e37d 	.word	0x0800e37d
 800e354:	0800e395 	.word	0x0800e395
 800e358:	0800e3ad 	.word	0x0800e3ad
 800e35c:	0800e3c5 	.word	0x0800e3c5
 800e360:	0800e3dd 	.word	0x0800e3dd
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800e36a:	685b      	ldr	r3, [r3, #4]
 800e36c:	687a      	ldr	r2, [r7, #4]
 800e36e:	7c12      	ldrb	r2, [r2, #16]
 800e370:	f107 010a 	add.w	r1, r7, #10
 800e374:	4610      	mov	r0, r2
 800e376:	4798      	blx	r3
 800e378:	60f8      	str	r0, [r7, #12]
      break;
 800e37a:	e040      	b.n	800e3fe <USBD_GetDescriptor+0x156>

    case USBD_IDX_MFC_STR:
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800e37c:	687b      	ldr	r3, [r7, #4]
 800e37e:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800e382:	689b      	ldr	r3, [r3, #8]
 800e384:	687a      	ldr	r2, [r7, #4]
 800e386:	7c12      	ldrb	r2, [r2, #16]
 800e388:	f107 010a 	add.w	r1, r7, #10
 800e38c:	4610      	mov	r0, r2
 800e38e:	4798      	blx	r3
 800e390:	60f8      	str	r0, [r7, #12]
      break;
 800e392:	e034      	b.n	800e3fe <USBD_GetDescriptor+0x156>

    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800e39a:	68db      	ldr	r3, [r3, #12]
 800e39c:	687a      	ldr	r2, [r7, #4]
 800e39e:	7c12      	ldrb	r2, [r2, #16]
 800e3a0:	f107 010a 	add.w	r1, r7, #10
 800e3a4:	4610      	mov	r0, r2
 800e3a6:	4798      	blx	r3
 800e3a8:	60f8      	str	r0, [r7, #12]
      break;
 800e3aa:	e028      	b.n	800e3fe <USBD_GetDescriptor+0x156>

    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800e3b2:	691b      	ldr	r3, [r3, #16]
 800e3b4:	687a      	ldr	r2, [r7, #4]
 800e3b6:	7c12      	ldrb	r2, [r2, #16]
 800e3b8:	f107 010a 	add.w	r1, r7, #10
 800e3bc:	4610      	mov	r0, r2
 800e3be:	4798      	blx	r3
 800e3c0:	60f8      	str	r0, [r7, #12]
      break;
 800e3c2:	e01c      	b.n	800e3fe <USBD_GetDescriptor+0x156>

    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800e3c4:	687b      	ldr	r3, [r7, #4]
 800e3c6:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800e3ca:	695b      	ldr	r3, [r3, #20]
 800e3cc:	687a      	ldr	r2, [r7, #4]
 800e3ce:	7c12      	ldrb	r2, [r2, #16]
 800e3d0:	f107 010a 	add.w	r1, r7, #10
 800e3d4:	4610      	mov	r0, r2
 800e3d6:	4798      	blx	r3
 800e3d8:	60f8      	str	r0, [r7, #12]
      break;
 800e3da:	e010      	b.n	800e3fe <USBD_GetDescriptor+0x156>

    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800e3dc:	687b      	ldr	r3, [r7, #4]
 800e3de:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800e3e2:	699b      	ldr	r3, [r3, #24]
 800e3e4:	687a      	ldr	r2, [r7, #4]
 800e3e6:	7c12      	ldrb	r2, [r2, #16]
 800e3e8:	f107 010a 	add.w	r1, r7, #10
 800e3ec:	4610      	mov	r0, r2
 800e3ee:	4798      	blx	r3
 800e3f0:	60f8      	str	r0, [r7, #12]
      break;
 800e3f2:	e004      	b.n	800e3fe <USBD_GetDescriptor+0x156>
    default:
#if (USBD_SUPPORT_USER_STRING == 1U)
      pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue) , &len);
      break;
#else
       USBD_CtlError(pdev , req);
 800e3f4:	6839      	ldr	r1, [r7, #0]
 800e3f6:	6878      	ldr	r0, [r7, #4]
 800e3f8:	f000 f9f9 	bl	800e7ee <USBD_CtlError>
      return;
 800e3fc:	e04b      	b.n	800e496 <USBD_GetDescriptor+0x1ee>
#endif
    }
    break;
 800e3fe:	e02e      	b.n	800e45e <USBD_GetDescriptor+0x1b6>
  case USB_DESC_TYPE_DEVICE_QUALIFIER:

    if(pdev->dev_speed == USBD_SPEED_HIGH)
 800e400:	687b      	ldr	r3, [r7, #4]
 800e402:	7c1b      	ldrb	r3, [r3, #16]
 800e404:	2b00      	cmp	r3, #0
 800e406:	d109      	bne.n	800e41c <USBD_GetDescriptor+0x174>
    {
      pbuf = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800e40e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e410:	f107 020a 	add.w	r2, r7, #10
 800e414:	4610      	mov	r0, r2
 800e416:	4798      	blx	r3
 800e418:	60f8      	str	r0, [r7, #12]
      break;
 800e41a:	e020      	b.n	800e45e <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 800e41c:	6839      	ldr	r1, [r7, #0]
 800e41e:	6878      	ldr	r0, [r7, #4]
 800e420:	f000 f9e5 	bl	800e7ee <USBD_CtlError>
      return;
 800e424:	e037      	b.n	800e496 <USBD_GetDescriptor+0x1ee>
    }

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 800e426:	687b      	ldr	r3, [r7, #4]
 800e428:	7c1b      	ldrb	r3, [r3, #16]
 800e42a:	2b00      	cmp	r3, #0
 800e42c:	d10d      	bne.n	800e44a <USBD_GetDescriptor+0x1a2>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800e42e:	687b      	ldr	r3, [r7, #4]
 800e430:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800e434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e436:	f107 020a 	add.w	r2, r7, #10
 800e43a:	4610      	mov	r0, r2
 800e43c:	4798      	blx	r3
 800e43e:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800e440:	68fb      	ldr	r3, [r7, #12]
 800e442:	3301      	adds	r3, #1
 800e444:	2207      	movs	r2, #7
 800e446:	701a      	strb	r2, [r3, #0]
      break;
 800e448:	e009      	b.n	800e45e <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 800e44a:	6839      	ldr	r1, [r7, #0]
 800e44c:	6878      	ldr	r0, [r7, #4]
 800e44e:	f000 f9ce 	bl	800e7ee <USBD_CtlError>
      return;
 800e452:	e020      	b.n	800e496 <USBD_GetDescriptor+0x1ee>
    }

  default:
     USBD_CtlError(pdev , req);
 800e454:	6839      	ldr	r1, [r7, #0]
 800e456:	6878      	ldr	r0, [r7, #4]
 800e458:	f000 f9c9 	bl	800e7ee <USBD_CtlError>
    return;
 800e45c:	e01b      	b.n	800e496 <USBD_GetDescriptor+0x1ee>
  }

  if((len != 0U) && (req->wLength != 0U))
 800e45e:	897b      	ldrh	r3, [r7, #10]
 800e460:	2b00      	cmp	r3, #0
 800e462:	d011      	beq.n	800e488 <USBD_GetDescriptor+0x1e0>
 800e464:	683b      	ldr	r3, [r7, #0]
 800e466:	88db      	ldrh	r3, [r3, #6]
 800e468:	2b00      	cmp	r3, #0
 800e46a:	d00d      	beq.n	800e488 <USBD_GetDescriptor+0x1e0>
  {

    len = MIN(len, req->wLength);
 800e46c:	683b      	ldr	r3, [r7, #0]
 800e46e:	88da      	ldrh	r2, [r3, #6]
 800e470:	897b      	ldrh	r3, [r7, #10]
 800e472:	4293      	cmp	r3, r2
 800e474:	bf28      	it	cs
 800e476:	4613      	movcs	r3, r2
 800e478:	b29b      	uxth	r3, r3
 800e47a:	817b      	strh	r3, [r7, #10]

    USBD_CtlSendData (pdev, pbuf, len);
 800e47c:	897b      	ldrh	r3, [r7, #10]
 800e47e:	461a      	mov	r2, r3
 800e480:	68f9      	ldr	r1, [r7, #12]
 800e482:	6878      	ldr	r0, [r7, #4]
 800e484:	f000 fa1e 	bl	800e8c4 <USBD_CtlSendData>
  }

  if(req->wLength == 0U)
 800e488:	683b      	ldr	r3, [r7, #0]
 800e48a:	88db      	ldrh	r3, [r3, #6]
 800e48c:	2b00      	cmp	r3, #0
 800e48e:	d102      	bne.n	800e496 <USBD_GetDescriptor+0x1ee>
  {
   USBD_CtlSendStatus(pdev);
 800e490:	6878      	ldr	r0, [r7, #4]
 800e492:	f000 fa75 	bl	800e980 <USBD_CtlSendStatus>
  }
}
 800e496:	3710      	adds	r7, #16
 800e498:	46bd      	mov	sp, r7
 800e49a:	bd80      	pop	{r7, pc}

0800e49c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800e49c:	b580      	push	{r7, lr}
 800e49e:	b084      	sub	sp, #16
 800e4a0:	af00      	add	r7, sp, #0
 800e4a2:	6078      	str	r0, [r7, #4]
 800e4a4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800e4a6:	683b      	ldr	r3, [r7, #0]
 800e4a8:	889b      	ldrh	r3, [r3, #4]
 800e4aa:	2b00      	cmp	r3, #0
 800e4ac:	d130      	bne.n	800e510 <USBD_SetAddress+0x74>
 800e4ae:	683b      	ldr	r3, [r7, #0]
 800e4b0:	88db      	ldrh	r3, [r3, #6]
 800e4b2:	2b00      	cmp	r3, #0
 800e4b4:	d12c      	bne.n	800e510 <USBD_SetAddress+0x74>
 800e4b6:	683b      	ldr	r3, [r7, #0]
 800e4b8:	885b      	ldrh	r3, [r3, #2]
 800e4ba:	2b7f      	cmp	r3, #127	; 0x7f
 800e4bc:	d828      	bhi.n	800e510 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800e4be:	683b      	ldr	r3, [r7, #0]
 800e4c0:	885b      	ldrh	r3, [r3, #2]
 800e4c2:	b2db      	uxtb	r3, r3
 800e4c4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e4c8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e4ca:	687b      	ldr	r3, [r7, #4]
 800e4cc:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800e4d0:	2b03      	cmp	r3, #3
 800e4d2:	d104      	bne.n	800e4de <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev , req);
 800e4d4:	6839      	ldr	r1, [r7, #0]
 800e4d6:	6878      	ldr	r0, [r7, #4]
 800e4d8:	f000 f989 	bl	800e7ee <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e4dc:	e01c      	b.n	800e518 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800e4de:	687b      	ldr	r3, [r7, #4]
 800e4e0:	7bfa      	ldrb	r2, [r7, #15]
 800e4e2:	f883 2276 	strb.w	r2, [r3, #630]	; 0x276
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800e4e6:	7bfb      	ldrb	r3, [r7, #15]
 800e4e8:	4619      	mov	r1, r3
 800e4ea:	6878      	ldr	r0, [r7, #4]
 800e4ec:	f004 f8a2 	bl	8012634 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800e4f0:	6878      	ldr	r0, [r7, #4]
 800e4f2:	f000 fa45 	bl	800e980 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800e4f6:	7bfb      	ldrb	r3, [r7, #15]
 800e4f8:	2b00      	cmp	r3, #0
 800e4fa:	d004      	beq.n	800e506 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e4fc:	687b      	ldr	r3, [r7, #4]
 800e4fe:	2202      	movs	r2, #2
 800e500:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e504:	e008      	b.n	800e518 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800e506:	687b      	ldr	r3, [r7, #4]
 800e508:	2201      	movs	r2, #1
 800e50a:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e50e:	e003      	b.n	800e518 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800e510:	6839      	ldr	r1, [r7, #0]
 800e512:	6878      	ldr	r0, [r7, #4]
 800e514:	f000 f96b 	bl	800e7ee <USBD_CtlError>
  }
}
 800e518:	bf00      	nop
 800e51a:	3710      	adds	r7, #16
 800e51c:	46bd      	mov	sp, r7
 800e51e:	bd80      	pop	{r7, pc}

0800e520 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e520:	b580      	push	{r7, lr}
 800e522:	b082      	sub	sp, #8
 800e524:	af00      	add	r7, sp, #0
 800e526:	6078      	str	r0, [r7, #4]
 800e528:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800e52a:	683b      	ldr	r3, [r7, #0]
 800e52c:	885b      	ldrh	r3, [r3, #2]
 800e52e:	b2da      	uxtb	r2, r3
 800e530:	4b41      	ldr	r3, [pc, #260]	; (800e638 <USBD_SetConfig+0x118>)
 800e532:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800e534:	4b40      	ldr	r3, [pc, #256]	; (800e638 <USBD_SetConfig+0x118>)
 800e536:	781b      	ldrb	r3, [r3, #0]
 800e538:	2b01      	cmp	r3, #1
 800e53a:	d904      	bls.n	800e546 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800e53c:	6839      	ldr	r1, [r7, #0]
 800e53e:	6878      	ldr	r0, [r7, #4]
 800e540:	f000 f955 	bl	800e7ee <USBD_CtlError>
 800e544:	e075      	b.n	800e632 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800e546:	687b      	ldr	r3, [r7, #4]
 800e548:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800e54c:	2b02      	cmp	r3, #2
 800e54e:	d002      	beq.n	800e556 <USBD_SetConfig+0x36>
 800e550:	2b03      	cmp	r3, #3
 800e552:	d023      	beq.n	800e59c <USBD_SetConfig+0x7c>
 800e554:	e062      	b.n	800e61c <USBD_SetConfig+0xfc>
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx)
 800e556:	4b38      	ldr	r3, [pc, #224]	; (800e638 <USBD_SetConfig+0x118>)
 800e558:	781b      	ldrb	r3, [r3, #0]
 800e55a:	2b00      	cmp	r3, #0
 800e55c:	d01a      	beq.n	800e594 <USBD_SetConfig+0x74>
      {
        pdev->dev_config = cfgidx;
 800e55e:	4b36      	ldr	r3, [pc, #216]	; (800e638 <USBD_SetConfig+0x118>)
 800e560:	781b      	ldrb	r3, [r3, #0]
 800e562:	461a      	mov	r2, r3
 800e564:	687b      	ldr	r3, [r7, #4]
 800e566:	605a      	str	r2, [r3, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800e568:	687b      	ldr	r3, [r7, #4]
 800e56a:	2203      	movs	r2, #3
 800e56c:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
        if(USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800e570:	4b31      	ldr	r3, [pc, #196]	; (800e638 <USBD_SetConfig+0x118>)
 800e572:	781b      	ldrb	r3, [r3, #0]
 800e574:	4619      	mov	r1, r3
 800e576:	6878      	ldr	r0, [r7, #4]
 800e578:	f7ff fa2a 	bl	800d9d0 <USBD_SetClassConfig>
 800e57c:	4603      	mov	r3, r0
 800e57e:	2b02      	cmp	r3, #2
 800e580:	d104      	bne.n	800e58c <USBD_SetConfig+0x6c>
        {
          USBD_CtlError(pdev, req);
 800e582:	6839      	ldr	r1, [r7, #0]
 800e584:	6878      	ldr	r0, [r7, #4]
 800e586:	f000 f932 	bl	800e7ee <USBD_CtlError>
          return;
 800e58a:	e052      	b.n	800e632 <USBD_SetConfig+0x112>
        }
        USBD_CtlSendStatus(pdev);
 800e58c:	6878      	ldr	r0, [r7, #4]
 800e58e:	f000 f9f7 	bl	800e980 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 800e592:	e04e      	b.n	800e632 <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 800e594:	6878      	ldr	r0, [r7, #4]
 800e596:	f000 f9f3 	bl	800e980 <USBD_CtlSendStatus>
      break;
 800e59a:	e04a      	b.n	800e632 <USBD_SetConfig+0x112>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800e59c:	4b26      	ldr	r3, [pc, #152]	; (800e638 <USBD_SetConfig+0x118>)
 800e59e:	781b      	ldrb	r3, [r3, #0]
 800e5a0:	2b00      	cmp	r3, #0
 800e5a2:	d112      	bne.n	800e5ca <USBD_SetConfig+0xaa>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e5a4:	687b      	ldr	r3, [r7, #4]
 800e5a6:	2202      	movs	r2, #2
 800e5a8:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
        pdev->dev_config = cfgidx;
 800e5ac:	4b22      	ldr	r3, [pc, #136]	; (800e638 <USBD_SetConfig+0x118>)
 800e5ae:	781b      	ldrb	r3, [r3, #0]
 800e5b0:	461a      	mov	r2, r3
 800e5b2:	687b      	ldr	r3, [r7, #4]
 800e5b4:	605a      	str	r2, [r3, #4]
        USBD_ClrClassConfig(pdev, cfgidx);
 800e5b6:	4b20      	ldr	r3, [pc, #128]	; (800e638 <USBD_SetConfig+0x118>)
 800e5b8:	781b      	ldrb	r3, [r3, #0]
 800e5ba:	4619      	mov	r1, r3
 800e5bc:	6878      	ldr	r0, [r7, #4]
 800e5be:	f7ff fa26 	bl	800da0e <USBD_ClrClassConfig>
        USBD_CtlSendStatus(pdev);
 800e5c2:	6878      	ldr	r0, [r7, #4]
 800e5c4:	f000 f9dc 	bl	800e980 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 800e5c8:	e033      	b.n	800e632 <USBD_SetConfig+0x112>
      else if (cfgidx != pdev->dev_config)
 800e5ca:	4b1b      	ldr	r3, [pc, #108]	; (800e638 <USBD_SetConfig+0x118>)
 800e5cc:	781b      	ldrb	r3, [r3, #0]
 800e5ce:	461a      	mov	r2, r3
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	685b      	ldr	r3, [r3, #4]
 800e5d4:	429a      	cmp	r2, r3
 800e5d6:	d01d      	beq.n	800e614 <USBD_SetConfig+0xf4>
        USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e5d8:	687b      	ldr	r3, [r7, #4]
 800e5da:	685b      	ldr	r3, [r3, #4]
 800e5dc:	b2db      	uxtb	r3, r3
 800e5de:	4619      	mov	r1, r3
 800e5e0:	6878      	ldr	r0, [r7, #4]
 800e5e2:	f7ff fa14 	bl	800da0e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800e5e6:	4b14      	ldr	r3, [pc, #80]	; (800e638 <USBD_SetConfig+0x118>)
 800e5e8:	781b      	ldrb	r3, [r3, #0]
 800e5ea:	461a      	mov	r2, r3
 800e5ec:	687b      	ldr	r3, [r7, #4]
 800e5ee:	605a      	str	r2, [r3, #4]
        if(USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800e5f0:	4b11      	ldr	r3, [pc, #68]	; (800e638 <USBD_SetConfig+0x118>)
 800e5f2:	781b      	ldrb	r3, [r3, #0]
 800e5f4:	4619      	mov	r1, r3
 800e5f6:	6878      	ldr	r0, [r7, #4]
 800e5f8:	f7ff f9ea 	bl	800d9d0 <USBD_SetClassConfig>
 800e5fc:	4603      	mov	r3, r0
 800e5fe:	2b02      	cmp	r3, #2
 800e600:	d104      	bne.n	800e60c <USBD_SetConfig+0xec>
          USBD_CtlError(pdev, req);
 800e602:	6839      	ldr	r1, [r7, #0]
 800e604:	6878      	ldr	r0, [r7, #4]
 800e606:	f000 f8f2 	bl	800e7ee <USBD_CtlError>
          return;
 800e60a:	e012      	b.n	800e632 <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 800e60c:	6878      	ldr	r0, [r7, #4]
 800e60e:	f000 f9b7 	bl	800e980 <USBD_CtlSendStatus>
      break;
 800e612:	e00e      	b.n	800e632 <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 800e614:	6878      	ldr	r0, [r7, #4]
 800e616:	f000 f9b3 	bl	800e980 <USBD_CtlSendStatus>
      break;
 800e61a:	e00a      	b.n	800e632 <USBD_SetConfig+0x112>

    default:
      USBD_CtlError(pdev, req);
 800e61c:	6839      	ldr	r1, [r7, #0]
 800e61e:	6878      	ldr	r0, [r7, #4]
 800e620:	f000 f8e5 	bl	800e7ee <USBD_CtlError>
      USBD_ClrClassConfig(pdev, cfgidx);
 800e624:	4b04      	ldr	r3, [pc, #16]	; (800e638 <USBD_SetConfig+0x118>)
 800e626:	781b      	ldrb	r3, [r3, #0]
 800e628:	4619      	mov	r1, r3
 800e62a:	6878      	ldr	r0, [r7, #4]
 800e62c:	f7ff f9ef 	bl	800da0e <USBD_ClrClassConfig>
      break;
 800e630:	bf00      	nop
    }
  }
}
 800e632:	3708      	adds	r7, #8
 800e634:	46bd      	mov	sp, r7
 800e636:	bd80      	pop	{r7, pc}
 800e638:	20001484 	.word	0x20001484

0800e63c <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e63c:	b580      	push	{r7, lr}
 800e63e:	b082      	sub	sp, #8
 800e640:	af00      	add	r7, sp, #0
 800e642:	6078      	str	r0, [r7, #4]
 800e644:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800e646:	683b      	ldr	r3, [r7, #0]
 800e648:	88db      	ldrh	r3, [r3, #6]
 800e64a:	2b01      	cmp	r3, #1
 800e64c:	d004      	beq.n	800e658 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev , req);
 800e64e:	6839      	ldr	r1, [r7, #0]
 800e650:	6878      	ldr	r0, [r7, #4]
 800e652:	f000 f8cc 	bl	800e7ee <USBD_CtlError>
    default:
      USBD_CtlError(pdev , req);
      break;
    }
  }
}
 800e656:	e021      	b.n	800e69c <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800e658:	687b      	ldr	r3, [r7, #4]
 800e65a:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800e65e:	2b01      	cmp	r3, #1
 800e660:	db17      	blt.n	800e692 <USBD_GetConfig+0x56>
 800e662:	2b02      	cmp	r3, #2
 800e664:	dd02      	ble.n	800e66c <USBD_GetConfig+0x30>
 800e666:	2b03      	cmp	r3, #3
 800e668:	d00b      	beq.n	800e682 <USBD_GetConfig+0x46>
 800e66a:	e012      	b.n	800e692 <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	2200      	movs	r2, #0
 800e670:	609a      	str	r2, [r3, #8]
      USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800e672:	687b      	ldr	r3, [r7, #4]
 800e674:	3308      	adds	r3, #8
 800e676:	2201      	movs	r2, #1
 800e678:	4619      	mov	r1, r3
 800e67a:	6878      	ldr	r0, [r7, #4]
 800e67c:	f000 f922 	bl	800e8c4 <USBD_CtlSendData>
      break;
 800e680:	e00c      	b.n	800e69c <USBD_GetConfig+0x60>
      USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800e682:	687b      	ldr	r3, [r7, #4]
 800e684:	3304      	adds	r3, #4
 800e686:	2201      	movs	r2, #1
 800e688:	4619      	mov	r1, r3
 800e68a:	6878      	ldr	r0, [r7, #4]
 800e68c:	f000 f91a 	bl	800e8c4 <USBD_CtlSendData>
      break;
 800e690:	e004      	b.n	800e69c <USBD_GetConfig+0x60>
      USBD_CtlError(pdev , req);
 800e692:	6839      	ldr	r1, [r7, #0]
 800e694:	6878      	ldr	r0, [r7, #4]
 800e696:	f000 f8aa 	bl	800e7ee <USBD_CtlError>
      break;
 800e69a:	bf00      	nop
}
 800e69c:	bf00      	nop
 800e69e:	3708      	adds	r7, #8
 800e6a0:	46bd      	mov	sp, r7
 800e6a2:	bd80      	pop	{r7, pc}

0800e6a4 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e6a4:	b580      	push	{r7, lr}
 800e6a6:	b082      	sub	sp, #8
 800e6a8:	af00      	add	r7, sp, #0
 800e6aa:	6078      	str	r0, [r7, #4]
 800e6ac:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e6ae:	687b      	ldr	r3, [r7, #4]
 800e6b0:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800e6b4:	3b01      	subs	r3, #1
 800e6b6:	2b02      	cmp	r3, #2
 800e6b8:	d81e      	bhi.n	800e6f8 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if(req->wLength != 0x2U)
 800e6ba:	683b      	ldr	r3, [r7, #0]
 800e6bc:	88db      	ldrh	r3, [r3, #6]
 800e6be:	2b02      	cmp	r3, #2
 800e6c0:	d004      	beq.n	800e6cc <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 800e6c2:	6839      	ldr	r1, [r7, #0]
 800e6c4:	6878      	ldr	r0, [r7, #4]
 800e6c6:	f000 f892 	bl	800e7ee <USBD_CtlError>
      break;
 800e6ca:	e01a      	b.n	800e702 <USBD_GetStatus+0x5e>
    }

#if ( USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	2201      	movs	r2, #1
 800e6d0:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup)
 800e6d2:	687b      	ldr	r3, [r7, #4]
 800e6d4:	f8d3 327c 	ldr.w	r3, [r3, #636]	; 0x27c
 800e6d8:	2b00      	cmp	r3, #0
 800e6da:	d005      	beq.n	800e6e8 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800e6dc:	687b      	ldr	r3, [r7, #4]
 800e6de:	68db      	ldr	r3, [r3, #12]
 800e6e0:	f043 0202 	orr.w	r2, r3, #2
 800e6e4:	687b      	ldr	r3, [r7, #4]
 800e6e6:	60da      	str	r2, [r3, #12]
    }

    USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800e6e8:	687b      	ldr	r3, [r7, #4]
 800e6ea:	330c      	adds	r3, #12
 800e6ec:	2202      	movs	r2, #2
 800e6ee:	4619      	mov	r1, r3
 800e6f0:	6878      	ldr	r0, [r7, #4]
 800e6f2:	f000 f8e7 	bl	800e8c4 <USBD_CtlSendData>
    break;
 800e6f6:	e004      	b.n	800e702 <USBD_GetStatus+0x5e>

  default :
    USBD_CtlError(pdev , req);
 800e6f8:	6839      	ldr	r1, [r7, #0]
 800e6fa:	6878      	ldr	r0, [r7, #4]
 800e6fc:	f000 f877 	bl	800e7ee <USBD_CtlError>
    break;
 800e700:	bf00      	nop
  }
}
 800e702:	bf00      	nop
 800e704:	3708      	adds	r7, #8
 800e706:	46bd      	mov	sp, r7
 800e708:	bd80      	pop	{r7, pc}

0800e70a <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800e70a:	b580      	push	{r7, lr}
 800e70c:	b082      	sub	sp, #8
 800e70e:	af00      	add	r7, sp, #0
 800e710:	6078      	str	r0, [r7, #4]
 800e712:	6039      	str	r1, [r7, #0]

  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e714:	683b      	ldr	r3, [r7, #0]
 800e716:	885b      	ldrh	r3, [r3, #2]
 800e718:	2b01      	cmp	r3, #1
 800e71a:	d106      	bne.n	800e72a <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	2201      	movs	r2, #1
 800e720:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c
    USBD_CtlSendStatus(pdev);
 800e724:	6878      	ldr	r0, [r7, #4]
 800e726:	f000 f92b 	bl	800e980 <USBD_CtlSendStatus>
  }

}
 800e72a:	bf00      	nop
 800e72c:	3708      	adds	r7, #8
 800e72e:	46bd      	mov	sp, r7
 800e730:	bd80      	pop	{r7, pc}

0800e732 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800e732:	b580      	push	{r7, lr}
 800e734:	b082      	sub	sp, #8
 800e736:	af00      	add	r7, sp, #0
 800e738:	6078      	str	r0, [r7, #4]
 800e73a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e73c:	687b      	ldr	r3, [r7, #4]
 800e73e:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800e742:	3b01      	subs	r3, #1
 800e744:	2b02      	cmp	r3, #2
 800e746:	d80b      	bhi.n	800e760 <USBD_ClrFeature+0x2e>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e748:	683b      	ldr	r3, [r7, #0]
 800e74a:	885b      	ldrh	r3, [r3, #2]
 800e74c:	2b01      	cmp	r3, #1
 800e74e:	d10c      	bne.n	800e76a <USBD_ClrFeature+0x38>
    {
      pdev->dev_remote_wakeup = 0U;
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	2200      	movs	r2, #0
 800e754:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c
      USBD_CtlSendStatus(pdev);
 800e758:	6878      	ldr	r0, [r7, #4]
 800e75a:	f000 f911 	bl	800e980 <USBD_CtlSendStatus>
    }
    break;
 800e75e:	e004      	b.n	800e76a <USBD_ClrFeature+0x38>

  default :
     USBD_CtlError(pdev , req);
 800e760:	6839      	ldr	r1, [r7, #0]
 800e762:	6878      	ldr	r0, [r7, #4]
 800e764:	f000 f843 	bl	800e7ee <USBD_CtlError>
    break;
 800e768:	e000      	b.n	800e76c <USBD_ClrFeature+0x3a>
    break;
 800e76a:	bf00      	nop
  }
}
 800e76c:	bf00      	nop
 800e76e:	3708      	adds	r7, #8
 800e770:	46bd      	mov	sp, r7
 800e772:	bd80      	pop	{r7, pc}

0800e774 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800e774:	b480      	push	{r7}
 800e776:	b083      	sub	sp, #12
 800e778:	af00      	add	r7, sp, #0
 800e77a:	6078      	str	r0, [r7, #4]
 800e77c:	6039      	str	r1, [r7, #0]
  req->bmRequest     = *(uint8_t *)  (pdata);
 800e77e:	683b      	ldr	r3, [r7, #0]
 800e780:	781a      	ldrb	r2, [r3, #0]
 800e782:	687b      	ldr	r3, [r7, #4]
 800e784:	701a      	strb	r2, [r3, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 800e786:	683b      	ldr	r3, [r7, #0]
 800e788:	785a      	ldrb	r2, [r3, #1]
 800e78a:	687b      	ldr	r3, [r7, #4]
 800e78c:	705a      	strb	r2, [r3, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 800e78e:	683b      	ldr	r3, [r7, #0]
 800e790:	3302      	adds	r3, #2
 800e792:	781b      	ldrb	r3, [r3, #0]
 800e794:	b29a      	uxth	r2, r3
 800e796:	683b      	ldr	r3, [r7, #0]
 800e798:	3303      	adds	r3, #3
 800e79a:	781b      	ldrb	r3, [r3, #0]
 800e79c:	b29b      	uxth	r3, r3
 800e79e:	021b      	lsls	r3, r3, #8
 800e7a0:	b29b      	uxth	r3, r3
 800e7a2:	4413      	add	r3, r2
 800e7a4:	b29a      	uxth	r2, r3
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	805a      	strh	r2, [r3, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 800e7aa:	683b      	ldr	r3, [r7, #0]
 800e7ac:	3304      	adds	r3, #4
 800e7ae:	781b      	ldrb	r3, [r3, #0]
 800e7b0:	b29a      	uxth	r2, r3
 800e7b2:	683b      	ldr	r3, [r7, #0]
 800e7b4:	3305      	adds	r3, #5
 800e7b6:	781b      	ldrb	r3, [r3, #0]
 800e7b8:	b29b      	uxth	r3, r3
 800e7ba:	021b      	lsls	r3, r3, #8
 800e7bc:	b29b      	uxth	r3, r3
 800e7be:	4413      	add	r3, r2
 800e7c0:	b29a      	uxth	r2, r3
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	809a      	strh	r2, [r3, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 800e7c6:	683b      	ldr	r3, [r7, #0]
 800e7c8:	3306      	adds	r3, #6
 800e7ca:	781b      	ldrb	r3, [r3, #0]
 800e7cc:	b29a      	uxth	r2, r3
 800e7ce:	683b      	ldr	r3, [r7, #0]
 800e7d0:	3307      	adds	r3, #7
 800e7d2:	781b      	ldrb	r3, [r3, #0]
 800e7d4:	b29b      	uxth	r3, r3
 800e7d6:	021b      	lsls	r3, r3, #8
 800e7d8:	b29b      	uxth	r3, r3
 800e7da:	4413      	add	r3, r2
 800e7dc:	b29a      	uxth	r2, r3
 800e7de:	687b      	ldr	r3, [r7, #4]
 800e7e0:	80da      	strh	r2, [r3, #6]

}
 800e7e2:	bf00      	nop
 800e7e4:	370c      	adds	r7, #12
 800e7e6:	46bd      	mov	sp, r7
 800e7e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7ec:	4770      	bx	lr

0800e7ee <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800e7ee:	b580      	push	{r7, lr}
 800e7f0:	b082      	sub	sp, #8
 800e7f2:	af00      	add	r7, sp, #0
 800e7f4:	6078      	str	r0, [r7, #4]
 800e7f6:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev , 0x80U);
 800e7f8:	2180      	movs	r1, #128	; 0x80
 800e7fa:	6878      	ldr	r0, [r7, #4]
 800e7fc:	f003 feb0 	bl	8012560 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0U);
 800e800:	2100      	movs	r1, #0
 800e802:	6878      	ldr	r0, [r7, #4]
 800e804:	f003 feac 	bl	8012560 <USBD_LL_StallEP>
}
 800e808:	bf00      	nop
 800e80a:	3708      	adds	r7, #8
 800e80c:	46bd      	mov	sp, r7
 800e80e:	bd80      	pop	{r7, pc}

0800e810 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800e810:	b580      	push	{r7, lr}
 800e812:	b086      	sub	sp, #24
 800e814:	af00      	add	r7, sp, #0
 800e816:	60f8      	str	r0, [r7, #12]
 800e818:	60b9      	str	r1, [r7, #8]
 800e81a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800e81c:	2300      	movs	r3, #0
 800e81e:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800e820:	68fb      	ldr	r3, [r7, #12]
 800e822:	2b00      	cmp	r3, #0
 800e824:	d032      	beq.n	800e88c <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800e826:	68f8      	ldr	r0, [r7, #12]
 800e828:	f000 f834 	bl	800e894 <USBD_GetLen>
 800e82c:	4603      	mov	r3, r0
 800e82e:	3301      	adds	r3, #1
 800e830:	b29b      	uxth	r3, r3
 800e832:	005b      	lsls	r3, r3, #1
 800e834:	b29a      	uxth	r2, r3
 800e836:	687b      	ldr	r3, [r7, #4]
 800e838:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800e83a:	7dfb      	ldrb	r3, [r7, #23]
 800e83c:	1c5a      	adds	r2, r3, #1
 800e83e:	75fa      	strb	r2, [r7, #23]
 800e840:	461a      	mov	r2, r3
 800e842:	68bb      	ldr	r3, [r7, #8]
 800e844:	4413      	add	r3, r2
 800e846:	687a      	ldr	r2, [r7, #4]
 800e848:	7812      	ldrb	r2, [r2, #0]
 800e84a:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800e84c:	7dfb      	ldrb	r3, [r7, #23]
 800e84e:	1c5a      	adds	r2, r3, #1
 800e850:	75fa      	strb	r2, [r7, #23]
 800e852:	461a      	mov	r2, r3
 800e854:	68bb      	ldr	r3, [r7, #8]
 800e856:	4413      	add	r3, r2
 800e858:	2203      	movs	r2, #3
 800e85a:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800e85c:	e012      	b.n	800e884 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800e85e:	68fb      	ldr	r3, [r7, #12]
 800e860:	1c5a      	adds	r2, r3, #1
 800e862:	60fa      	str	r2, [r7, #12]
 800e864:	7dfa      	ldrb	r2, [r7, #23]
 800e866:	1c51      	adds	r1, r2, #1
 800e868:	75f9      	strb	r1, [r7, #23]
 800e86a:	4611      	mov	r1, r2
 800e86c:	68ba      	ldr	r2, [r7, #8]
 800e86e:	440a      	add	r2, r1
 800e870:	781b      	ldrb	r3, [r3, #0]
 800e872:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800e874:	7dfb      	ldrb	r3, [r7, #23]
 800e876:	1c5a      	adds	r2, r3, #1
 800e878:	75fa      	strb	r2, [r7, #23]
 800e87a:	461a      	mov	r2, r3
 800e87c:	68bb      	ldr	r3, [r7, #8]
 800e87e:	4413      	add	r3, r2
 800e880:	2200      	movs	r2, #0
 800e882:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800e884:	68fb      	ldr	r3, [r7, #12]
 800e886:	781b      	ldrb	r3, [r3, #0]
 800e888:	2b00      	cmp	r3, #0
 800e88a:	d1e8      	bne.n	800e85e <USBD_GetString+0x4e>
    }
  }
}
 800e88c:	bf00      	nop
 800e88e:	3718      	adds	r7, #24
 800e890:	46bd      	mov	sp, r7
 800e892:	bd80      	pop	{r7, pc}

0800e894 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800e894:	b480      	push	{r7}
 800e896:	b085      	sub	sp, #20
 800e898:	af00      	add	r7, sp, #0
 800e89a:	6078      	str	r0, [r7, #4]
    uint8_t  len = 0U;
 800e89c:	2300      	movs	r3, #0
 800e89e:	73fb      	strb	r3, [r7, #15]

    while (*buf != '\0')
 800e8a0:	e005      	b.n	800e8ae <USBD_GetLen+0x1a>
    {
        len++;
 800e8a2:	7bfb      	ldrb	r3, [r7, #15]
 800e8a4:	3301      	adds	r3, #1
 800e8a6:	73fb      	strb	r3, [r7, #15]
        buf++;
 800e8a8:	687b      	ldr	r3, [r7, #4]
 800e8aa:	3301      	adds	r3, #1
 800e8ac:	607b      	str	r3, [r7, #4]
    while (*buf != '\0')
 800e8ae:	687b      	ldr	r3, [r7, #4]
 800e8b0:	781b      	ldrb	r3, [r3, #0]
 800e8b2:	2b00      	cmp	r3, #0
 800e8b4:	d1f5      	bne.n	800e8a2 <USBD_GetLen+0xe>
    }

    return len;
 800e8b6:	7bfb      	ldrb	r3, [r7, #15]
}
 800e8b8:	4618      	mov	r0, r3
 800e8ba:	3714      	adds	r7, #20
 800e8bc:	46bd      	mov	sp, r7
 800e8be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8c2:	4770      	bx	lr

0800e8c4 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                     uint16_t len)
{
 800e8c4:	b580      	push	{r7, lr}
 800e8c6:	b084      	sub	sp, #16
 800e8c8:	af00      	add	r7, sp, #0
 800e8ca:	60f8      	str	r0, [r7, #12]
 800e8cc:	60b9      	str	r1, [r7, #8]
 800e8ce:	4613      	mov	r3, r2
 800e8d0:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800e8d2:	68fb      	ldr	r3, [r7, #12]
 800e8d4:	2202      	movs	r2, #2
 800e8d6:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  pdev->ep_in[0].total_length = len;
 800e8da:	88fa      	ldrh	r2, [r7, #6]
 800e8dc:	68fb      	ldr	r3, [r7, #12]
 800e8de:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800e8e0:	88fa      	ldrh	r2, [r7, #6]
 800e8e2:	68fb      	ldr	r3, [r7, #12]
 800e8e4:	621a      	str	r2, [r3, #32]

 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00U, pbuf, len);
 800e8e6:	88fb      	ldrh	r3, [r7, #6]
 800e8e8:	68ba      	ldr	r2, [r7, #8]
 800e8ea:	2100      	movs	r1, #0
 800e8ec:	68f8      	ldr	r0, [r7, #12]
 800e8ee:	f003 fec0 	bl	8012672 <USBD_LL_Transmit>

  return USBD_OK;
 800e8f2:	2300      	movs	r3, #0
}
 800e8f4:	4618      	mov	r0, r3
 800e8f6:	3710      	adds	r7, #16
 800e8f8:	46bd      	mov	sp, r7
 800e8fa:	bd80      	pop	{r7, pc}

0800e8fc <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData (USBD_HandleTypeDef *pdev,
                                             uint8_t *pbuf, uint16_t len)
{
 800e8fc:	b580      	push	{r7, lr}
 800e8fe:	b084      	sub	sp, #16
 800e900:	af00      	add	r7, sp, #0
 800e902:	60f8      	str	r0, [r7, #12]
 800e904:	60b9      	str	r1, [r7, #8]
 800e906:	4613      	mov	r3, r2
 800e908:	80fb      	strh	r3, [r7, #6]
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00U, pbuf, len);
 800e90a:	88fb      	ldrh	r3, [r7, #6]
 800e90c:	68ba      	ldr	r2, [r7, #8]
 800e90e:	2100      	movs	r1, #0
 800e910:	68f8      	ldr	r0, [r7, #12]
 800e912:	f003 feae 	bl	8012672 <USBD_LL_Transmit>

  return USBD_OK;
 800e916:	2300      	movs	r3, #0
}
 800e918:	4618      	mov	r0, r3
 800e91a:	3710      	adds	r7, #16
 800e91c:	46bd      	mov	sp, r7
 800e91e:	bd80      	pop	{r7, pc}

0800e920 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                      uint16_t len)
{
 800e920:	b580      	push	{r7, lr}
 800e922:	b084      	sub	sp, #16
 800e924:	af00      	add	r7, sp, #0
 800e926:	60f8      	str	r0, [r7, #12]
 800e928:	60b9      	str	r1, [r7, #8]
 800e92a:	4613      	mov	r3, r2
 800e92c:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800e92e:	68fb      	ldr	r3, [r7, #12]
 800e930:	2203      	movs	r2, #3
 800e932:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  pdev->ep_out[0].total_length = len;
 800e936:	88fa      	ldrh	r2, [r7, #6]
 800e938:	68fb      	ldr	r3, [r7, #12]
 800e93a:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
  pdev->ep_out[0].rem_length   = len;
 800e93e:	88fa      	ldrh	r2, [r7, #6]
 800e940:	68fb      	ldr	r3, [r7, #12]
 800e942:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c

  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev, 0U, pbuf, len);
 800e946:	88fb      	ldrh	r3, [r7, #6]
 800e948:	68ba      	ldr	r2, [r7, #8]
 800e94a:	2100      	movs	r1, #0
 800e94c:	68f8      	ldr	r0, [r7, #12]
 800e94e:	f003 feb3 	bl	80126b8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e952:	2300      	movs	r3, #0
}
 800e954:	4618      	mov	r0, r3
 800e956:	3710      	adds	r7, #16
 800e958:	46bd      	mov	sp, r7
 800e95a:	bd80      	pop	{r7, pc}

0800e95c <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                       uint16_t len)
{
 800e95c:	b580      	push	{r7, lr}
 800e95e:	b084      	sub	sp, #16
 800e960:	af00      	add	r7, sp, #0
 800e962:	60f8      	str	r0, [r7, #12]
 800e964:	60b9      	str	r1, [r7, #8]
 800e966:	4613      	mov	r3, r2
 800e968:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e96a:	88fb      	ldrh	r3, [r7, #6]
 800e96c:	68ba      	ldr	r2, [r7, #8]
 800e96e:	2100      	movs	r1, #0
 800e970:	68f8      	ldr	r0, [r7, #12]
 800e972:	f003 fea1 	bl	80126b8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e976:	2300      	movs	r3, #0
}
 800e978:	4618      	mov	r0, r3
 800e97a:	3710      	adds	r7, #16
 800e97c:	46bd      	mov	sp, r7
 800e97e:	bd80      	pop	{r7, pc}

0800e980 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus (USBD_HandleTypeDef *pdev)
{
 800e980:	b580      	push	{r7, lr}
 800e982:	b082      	sub	sp, #8
 800e984:	af00      	add	r7, sp, #0
 800e986:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800e988:	687b      	ldr	r3, [r7, #4]
 800e98a:	2204      	movs	r2, #4
 800e98c:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800e990:	2300      	movs	r3, #0
 800e992:	2200      	movs	r2, #0
 800e994:	2100      	movs	r1, #0
 800e996:	6878      	ldr	r0, [r7, #4]
 800e998:	f003 fe6b 	bl	8012672 <USBD_LL_Transmit>

  return USBD_OK;
 800e99c:	2300      	movs	r3, #0
}
 800e99e:	4618      	mov	r0, r3
 800e9a0:	3708      	adds	r7, #8
 800e9a2:	46bd      	mov	sp, r7
 800e9a4:	bd80      	pop	{r7, pc}

0800e9a6 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus (USBD_HandleTypeDef *pdev)
{
 800e9a6:	b580      	push	{r7, lr}
 800e9a8:	b082      	sub	sp, #8
 800e9aa:	af00      	add	r7, sp, #0
 800e9ac:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	2205      	movs	r2, #5
 800e9b2:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

 /* Start the transfer */
  USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 800e9b6:	2300      	movs	r3, #0
 800e9b8:	2200      	movs	r2, #0
 800e9ba:	2100      	movs	r1, #0
 800e9bc:	6878      	ldr	r0, [r7, #4]
 800e9be:	f003 fe7b 	bl	80126b8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e9c2:	2300      	movs	r3, #0
}
 800e9c4:	4618      	mov	r0, r3
 800e9c6:	3708      	adds	r7, #8
 800e9c8:	46bd      	mov	sp, r7
 800e9ca:	bd80      	pop	{r7, pc}

0800e9cc <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800e9cc:	b480      	push	{r7}
 800e9ce:	b085      	sub	sp, #20
 800e9d0:	af00      	add	r7, sp, #0
 800e9d2:	4603      	mov	r3, r0
 800e9d4:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800e9d6:	2300      	movs	r3, #0
 800e9d8:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800e9da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800e9de:	2b84      	cmp	r3, #132	; 0x84
 800e9e0:	d005      	beq.n	800e9ee <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800e9e2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800e9e6:	68fb      	ldr	r3, [r7, #12]
 800e9e8:	4413      	add	r3, r2
 800e9ea:	3303      	adds	r3, #3
 800e9ec:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800e9ee:	68fb      	ldr	r3, [r7, #12]
}
 800e9f0:	4618      	mov	r0, r3
 800e9f2:	3714      	adds	r7, #20
 800e9f4:	46bd      	mov	sp, r7
 800e9f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9fa:	4770      	bx	lr

0800e9fc <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800e9fc:	b480      	push	{r7}
 800e9fe:	b083      	sub	sp, #12
 800ea00:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ea02:	f3ef 8305 	mrs	r3, IPSR
 800ea06:	607b      	str	r3, [r7, #4]
  return(result);
 800ea08:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800ea0a:	2b00      	cmp	r3, #0
 800ea0c:	bf14      	ite	ne
 800ea0e:	2301      	movne	r3, #1
 800ea10:	2300      	moveq	r3, #0
 800ea12:	b2db      	uxtb	r3, r3
}
 800ea14:	4618      	mov	r0, r3
 800ea16:	370c      	adds	r7, #12
 800ea18:	46bd      	mov	sp, r7
 800ea1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea1e:	4770      	bx	lr

0800ea20 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800ea20:	b580      	push	{r7, lr}
 800ea22:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800ea24:	f001 fd56 	bl	80104d4 <vTaskStartScheduler>
  
  return osOK;
 800ea28:	2300      	movs	r3, #0
}
 800ea2a:	4618      	mov	r0, r3
 800ea2c:	bd80      	pop	{r7, pc}

0800ea2e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800ea2e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ea30:	b089      	sub	sp, #36	; 0x24
 800ea32:	af04      	add	r7, sp, #16
 800ea34:	6078      	str	r0, [r7, #4]
 800ea36:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800ea38:	687b      	ldr	r3, [r7, #4]
 800ea3a:	695b      	ldr	r3, [r3, #20]
 800ea3c:	2b00      	cmp	r3, #0
 800ea3e:	d020      	beq.n	800ea82 <osThreadCreate+0x54>
 800ea40:	687b      	ldr	r3, [r7, #4]
 800ea42:	699b      	ldr	r3, [r3, #24]
 800ea44:	2b00      	cmp	r3, #0
 800ea46:	d01c      	beq.n	800ea82 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	685c      	ldr	r4, [r3, #4]
 800ea4c:	687b      	ldr	r3, [r7, #4]
 800ea4e:	681d      	ldr	r5, [r3, #0]
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	691e      	ldr	r6, [r3, #16]
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800ea5a:	4618      	mov	r0, r3
 800ea5c:	f7ff ffb6 	bl	800e9cc <makeFreeRtosPriority>
 800ea60:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	695b      	ldr	r3, [r3, #20]
 800ea66:	687a      	ldr	r2, [r7, #4]
 800ea68:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ea6a:	9202      	str	r2, [sp, #8]
 800ea6c:	9301      	str	r3, [sp, #4]
 800ea6e:	9100      	str	r1, [sp, #0]
 800ea70:	683b      	ldr	r3, [r7, #0]
 800ea72:	4632      	mov	r2, r6
 800ea74:	4629      	mov	r1, r5
 800ea76:	4620      	mov	r0, r4
 800ea78:	f001 fb71 	bl	801015e <xTaskCreateStatic>
 800ea7c:	4603      	mov	r3, r0
 800ea7e:	60fb      	str	r3, [r7, #12]
 800ea80:	e01c      	b.n	800eabc <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ea82:	687b      	ldr	r3, [r7, #4]
 800ea84:	685c      	ldr	r4, [r3, #4]
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800ea8a:	687b      	ldr	r3, [r7, #4]
 800ea8c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ea8e:	b29e      	uxth	r6, r3
 800ea90:	687b      	ldr	r3, [r7, #4]
 800ea92:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800ea96:	4618      	mov	r0, r3
 800ea98:	f7ff ff98 	bl	800e9cc <makeFreeRtosPriority>
 800ea9c:	4602      	mov	r2, r0
 800ea9e:	f107 030c 	add.w	r3, r7, #12
 800eaa2:	9301      	str	r3, [sp, #4]
 800eaa4:	9200      	str	r2, [sp, #0]
 800eaa6:	683b      	ldr	r3, [r7, #0]
 800eaa8:	4632      	mov	r2, r6
 800eaaa:	4629      	mov	r1, r5
 800eaac:	4620      	mov	r0, r4
 800eaae:	f001 fbaf 	bl	8010210 <xTaskCreate>
 800eab2:	4603      	mov	r3, r0
 800eab4:	2b01      	cmp	r3, #1
 800eab6:	d001      	beq.n	800eabc <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800eab8:	2300      	movs	r3, #0
 800eaba:	e000      	b.n	800eabe <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800eabc:	68fb      	ldr	r3, [r7, #12]
}
 800eabe:	4618      	mov	r0, r3
 800eac0:	3714      	adds	r7, #20
 800eac2:	46bd      	mov	sp, r7
 800eac4:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800eac6 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800eac6:	b580      	push	{r7, lr}
 800eac8:	b084      	sub	sp, #16
 800eaca:	af00      	add	r7, sp, #0
 800eacc:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800ead2:	68fb      	ldr	r3, [r7, #12]
 800ead4:	2b00      	cmp	r3, #0
 800ead6:	d001      	beq.n	800eadc <osDelay+0x16>
 800ead8:	68fb      	ldr	r3, [r7, #12]
 800eada:	e000      	b.n	800eade <osDelay+0x18>
 800eadc:	2301      	movs	r3, #1
 800eade:	4618      	mov	r0, r3
 800eae0:	f001 fcc4 	bl	801046c <vTaskDelay>
  
  return osOK;
 800eae4:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800eae6:	4618      	mov	r0, r3
 800eae8:	3710      	adds	r7, #16
 800eaea:	46bd      	mov	sp, r7
 800eaec:	bd80      	pop	{r7, pc}
	...

0800eaf0 <osSignalSet>:
* @param  signals       specifies the signal flags of the thread that should be set.
* @retval previous signal flags of the specified thread or 0x80000000 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSignalSet shall be consistent in every CMSIS-RTOS.
*/
int32_t osSignalSet (osThreadId thread_id, int32_t signal)
{
 800eaf0:	b580      	push	{r7, lr}
 800eaf2:	b086      	sub	sp, #24
 800eaf4:	af02      	add	r7, sp, #8
 800eaf6:	6078      	str	r0, [r7, #4]
 800eaf8:	6039      	str	r1, [r7, #0]
#if( configUSE_TASK_NOTIFICATIONS == 1 )	
  BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800eafa:	2300      	movs	r3, #0
 800eafc:	60fb      	str	r3, [r7, #12]
  uint32_t ulPreviousNotificationValue = 0;
 800eafe:	2300      	movs	r3, #0
 800eb00:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode())
 800eb02:	f7ff ff7b 	bl	800e9fc <inHandlerMode>
 800eb06:	4603      	mov	r3, r0
 800eb08:	2b00      	cmp	r3, #0
 800eb0a:	d01c      	beq.n	800eb46 <osSignalSet+0x56>
  {
    if(xTaskGenericNotifyFromISR( thread_id , (uint32_t)signal, eSetBits, &ulPreviousNotificationValue, &xHigherPriorityTaskWoken ) != pdPASS )
 800eb0c:	6839      	ldr	r1, [r7, #0]
 800eb0e:	f107 0208 	add.w	r2, r7, #8
 800eb12:	f107 030c 	add.w	r3, r7, #12
 800eb16:	9300      	str	r3, [sp, #0]
 800eb18:	4613      	mov	r3, r2
 800eb1a:	2201      	movs	r2, #1
 800eb1c:	6878      	ldr	r0, [r7, #4]
 800eb1e:	f002 fbab 	bl	8011278 <xTaskGenericNotifyFromISR>
 800eb22:	4603      	mov	r3, r0
 800eb24:	2b01      	cmp	r3, #1
 800eb26:	d002      	beq.n	800eb2e <osSignalSet+0x3e>
      return 0x80000000;
 800eb28:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800eb2c:	e019      	b.n	800eb62 <osSignalSet+0x72>
    
    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 800eb2e:	68fb      	ldr	r3, [r7, #12]
 800eb30:	2b00      	cmp	r3, #0
 800eb32:	d015      	beq.n	800eb60 <osSignalSet+0x70>
 800eb34:	4b0d      	ldr	r3, [pc, #52]	; (800eb6c <osSignalSet+0x7c>)
 800eb36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800eb3a:	601a      	str	r2, [r3, #0]
 800eb3c:	f3bf 8f4f 	dsb	sy
 800eb40:	f3bf 8f6f 	isb	sy
 800eb44:	e00c      	b.n	800eb60 <osSignalSet+0x70>
  }  
  else if(xTaskGenericNotify( thread_id , (uint32_t)signal, eSetBits, &ulPreviousNotificationValue) != pdPASS )
 800eb46:	6839      	ldr	r1, [r7, #0]
 800eb48:	f107 0308 	add.w	r3, r7, #8
 800eb4c:	2201      	movs	r2, #1
 800eb4e:	6878      	ldr	r0, [r7, #4]
 800eb50:	f002 faf2 	bl	8011138 <xTaskGenericNotify>
 800eb54:	4603      	mov	r3, r0
 800eb56:	2b01      	cmp	r3, #1
 800eb58:	d002      	beq.n	800eb60 <osSignalSet+0x70>
    return 0x80000000;
 800eb5a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800eb5e:	e000      	b.n	800eb62 <osSignalSet+0x72>
  
  return ulPreviousNotificationValue;
 800eb60:	68bb      	ldr	r3, [r7, #8]
  (void) thread_id;
  (void) signal;

  return 0x80000000; /* Task Notification not supported */ 	
#endif
}
 800eb62:	4618      	mov	r0, r3
 800eb64:	3710      	adds	r7, #16
 800eb66:	46bd      	mov	sp, r7
 800eb68:	bd80      	pop	{r7, pc}
 800eb6a:	bf00      	nop
 800eb6c:	e000ed04 	.word	0xe000ed04

0800eb70 <osSignalWait>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval  event flag information or error code.
* @note   MUST REMAIN UNCHANGED: \b osSignalWait shall be consistent in every CMSIS-RTOS.
*/
osEvent osSignalWait (int32_t signals, uint32_t millisec)
{
 800eb70:	b590      	push	{r4, r7, lr}
 800eb72:	b089      	sub	sp, #36	; 0x24
 800eb74:	af00      	add	r7, sp, #0
 800eb76:	60f8      	str	r0, [r7, #12]
 800eb78:	60b9      	str	r1, [r7, #8]
 800eb7a:	607a      	str	r2, [r7, #4]

#if( configUSE_TASK_NOTIFICATIONS == 1 )
	
  TickType_t ticks;

  ret.value.signals = 0;  
 800eb7c:	2300      	movs	r3, #0
 800eb7e:	617b      	str	r3, [r7, #20]
  ticks = 0;
 800eb80:	2300      	movs	r3, #0
 800eb82:	61fb      	str	r3, [r7, #28]
  if (millisec == osWaitForever) {
 800eb84:	687b      	ldr	r3, [r7, #4]
 800eb86:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eb8a:	d103      	bne.n	800eb94 <osSignalWait+0x24>
    ticks = portMAX_DELAY;
 800eb8c:	f04f 33ff 	mov.w	r3, #4294967295
 800eb90:	61fb      	str	r3, [r7, #28]
 800eb92:	e009      	b.n	800eba8 <osSignalWait+0x38>
  }
  else if (millisec != 0) {
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	2b00      	cmp	r3, #0
 800eb98:	d006      	beq.n	800eba8 <osSignalWait+0x38>
    ticks = millisec / portTICK_PERIOD_MS;
 800eb9a:	687b      	ldr	r3, [r7, #4]
 800eb9c:	61fb      	str	r3, [r7, #28]
    if (ticks == 0) {
 800eb9e:	69fb      	ldr	r3, [r7, #28]
 800eba0:	2b00      	cmp	r3, #0
 800eba2:	d101      	bne.n	800eba8 <osSignalWait+0x38>
      ticks = 1;
 800eba4:	2301      	movs	r3, #1
 800eba6:	61fb      	str	r3, [r7, #28]
    }
  }  
  
  if (inHandlerMode())
 800eba8:	f7ff ff28 	bl	800e9fc <inHandlerMode>
 800ebac:	4603      	mov	r3, r0
 800ebae:	2b00      	cmp	r3, #0
 800ebb0:	d002      	beq.n	800ebb8 <osSignalWait+0x48>
  {
    ret.status = osErrorISR;  /*Not allowed in ISR*/
 800ebb2:	2382      	movs	r3, #130	; 0x82
 800ebb4:	613b      	str	r3, [r7, #16]
 800ebb6:	e01b      	b.n	800ebf0 <osSignalWait+0x80>
  }
  else
  {
    if(xTaskNotifyWait( 0,(uint32_t) signals, (uint32_t *)&ret.value.signals, ticks) != pdTRUE)
 800ebb8:	68b9      	ldr	r1, [r7, #8]
 800ebba:	f107 0310 	add.w	r3, r7, #16
 800ebbe:	1d1a      	adds	r2, r3, #4
 800ebc0:	69fb      	ldr	r3, [r7, #28]
 800ebc2:	2000      	movs	r0, #0
 800ebc4:	f002 fa5e 	bl	8011084 <xTaskNotifyWait>
 800ebc8:	4603      	mov	r3, r0
 800ebca:	2b01      	cmp	r3, #1
 800ebcc:	d008      	beq.n	800ebe0 <osSignalWait+0x70>
    {
      if(ticks == 0)  ret.status = osOK;
 800ebce:	69fb      	ldr	r3, [r7, #28]
 800ebd0:	2b00      	cmp	r3, #0
 800ebd2:	d102      	bne.n	800ebda <osSignalWait+0x6a>
 800ebd4:	2300      	movs	r3, #0
 800ebd6:	613b      	str	r3, [r7, #16]
 800ebd8:	e00a      	b.n	800ebf0 <osSignalWait+0x80>
      else  ret.status = osEventTimeout;
 800ebda:	2340      	movs	r3, #64	; 0x40
 800ebdc:	613b      	str	r3, [r7, #16]
 800ebde:	e007      	b.n	800ebf0 <osSignalWait+0x80>
    }
    else if(ret.value.signals < 0)
 800ebe0:	697b      	ldr	r3, [r7, #20]
 800ebe2:	2b00      	cmp	r3, #0
 800ebe4:	da02      	bge.n	800ebec <osSignalWait+0x7c>
    {
      ret.status =  osErrorValue;     
 800ebe6:	2386      	movs	r3, #134	; 0x86
 800ebe8:	613b      	str	r3, [r7, #16]
 800ebea:	e001      	b.n	800ebf0 <osSignalWait+0x80>
    }
    else  ret.status =  osEventSignal;
 800ebec:	2308      	movs	r3, #8
 800ebee:	613b      	str	r3, [r7, #16]
  (void) millisec;
	
  ret.status =  osErrorOS;	/* Task Notification not supported */
#endif
  
  return ret;
 800ebf0:	68fb      	ldr	r3, [r7, #12]
 800ebf2:	461c      	mov	r4, r3
 800ebf4:	f107 0310 	add.w	r3, r7, #16
 800ebf8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800ebfc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800ec00:	68f8      	ldr	r0, [r7, #12]
 800ec02:	3724      	adds	r7, #36	; 0x24
 800ec04:	46bd      	mov	sp, r7
 800ec06:	bd90      	pop	{r4, r7, pc}

0800ec08 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800ec08:	b580      	push	{r7, lr}
 800ec0a:	b082      	sub	sp, #8
 800ec0c:	af00      	add	r7, sp, #0
 800ec0e:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800ec10:	687b      	ldr	r3, [r7, #4]
 800ec12:	685b      	ldr	r3, [r3, #4]
 800ec14:	2b00      	cmp	r3, #0
 800ec16:	d007      	beq.n	800ec28 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800ec18:	687b      	ldr	r3, [r7, #4]
 800ec1a:	685b      	ldr	r3, [r3, #4]
 800ec1c:	4619      	mov	r1, r3
 800ec1e:	2001      	movs	r0, #1
 800ec20:	f000 fce0 	bl	800f5e4 <xQueueCreateMutexStatic>
 800ec24:	4603      	mov	r3, r0
 800ec26:	e003      	b.n	800ec30 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800ec28:	2001      	movs	r0, #1
 800ec2a:	f000 fcc3 	bl	800f5b4 <xQueueCreateMutex>
 800ec2e:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800ec30:	4618      	mov	r0, r3
 800ec32:	3708      	adds	r7, #8
 800ec34:	46bd      	mov	sp, r7
 800ec36:	bd80      	pop	{r7, pc}

0800ec38 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 800ec38:	b580      	push	{r7, lr}
 800ec3a:	b084      	sub	sp, #16
 800ec3c:	af00      	add	r7, sp, #0
 800ec3e:	6078      	str	r0, [r7, #4]
 800ec40:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800ec42:	2300      	movs	r3, #0
 800ec44:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 800ec46:	687b      	ldr	r3, [r7, #4]
 800ec48:	2b00      	cmp	r3, #0
 800ec4a:	d101      	bne.n	800ec50 <osMutexWait+0x18>
    return osErrorParameter;
 800ec4c:	2380      	movs	r3, #128	; 0x80
 800ec4e:	e03a      	b.n	800ecc6 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 800ec50:	2300      	movs	r3, #0
 800ec52:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800ec54:	683b      	ldr	r3, [r7, #0]
 800ec56:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec5a:	d103      	bne.n	800ec64 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 800ec5c:	f04f 33ff 	mov.w	r3, #4294967295
 800ec60:	60fb      	str	r3, [r7, #12]
 800ec62:	e009      	b.n	800ec78 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 800ec64:	683b      	ldr	r3, [r7, #0]
 800ec66:	2b00      	cmp	r3, #0
 800ec68:	d006      	beq.n	800ec78 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800ec6a:	683b      	ldr	r3, [r7, #0]
 800ec6c:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800ec6e:	68fb      	ldr	r3, [r7, #12]
 800ec70:	2b00      	cmp	r3, #0
 800ec72:	d101      	bne.n	800ec78 <osMutexWait+0x40>
      ticks = 1;
 800ec74:	2301      	movs	r3, #1
 800ec76:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800ec78:	f7ff fec0 	bl	800e9fc <inHandlerMode>
 800ec7c:	4603      	mov	r3, r0
 800ec7e:	2b00      	cmp	r3, #0
 800ec80:	d017      	beq.n	800ecb2 <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800ec82:	f107 0308 	add.w	r3, r7, #8
 800ec86:	461a      	mov	r2, r3
 800ec88:	2100      	movs	r1, #0
 800ec8a:	6878      	ldr	r0, [r7, #4]
 800ec8c:	f001 f8c2 	bl	800fe14 <xQueueReceiveFromISR>
 800ec90:	4603      	mov	r3, r0
 800ec92:	2b01      	cmp	r3, #1
 800ec94:	d001      	beq.n	800ec9a <osMutexWait+0x62>
      return osErrorOS;
 800ec96:	23ff      	movs	r3, #255	; 0xff
 800ec98:	e015      	b.n	800ecc6 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800ec9a:	68bb      	ldr	r3, [r7, #8]
 800ec9c:	2b00      	cmp	r3, #0
 800ec9e:	d011      	beq.n	800ecc4 <osMutexWait+0x8c>
 800eca0:	4b0b      	ldr	r3, [pc, #44]	; (800ecd0 <osMutexWait+0x98>)
 800eca2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800eca6:	601a      	str	r2, [r3, #0]
 800eca8:	f3bf 8f4f 	dsb	sy
 800ecac:	f3bf 8f6f 	isb	sy
 800ecb0:	e008      	b.n	800ecc4 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 800ecb2:	68f9      	ldr	r1, [r7, #12]
 800ecb4:	6878      	ldr	r0, [r7, #4]
 800ecb6:	f000 ffa5 	bl	800fc04 <xQueueSemaphoreTake>
 800ecba:	4603      	mov	r3, r0
 800ecbc:	2b01      	cmp	r3, #1
 800ecbe:	d001      	beq.n	800ecc4 <osMutexWait+0x8c>
    return osErrorOS;
 800ecc0:	23ff      	movs	r3, #255	; 0xff
 800ecc2:	e000      	b.n	800ecc6 <osMutexWait+0x8e>
  }
  
  return osOK;
 800ecc4:	2300      	movs	r3, #0
}
 800ecc6:	4618      	mov	r0, r3
 800ecc8:	3710      	adds	r7, #16
 800ecca:	46bd      	mov	sp, r7
 800eccc:	bd80      	pop	{r7, pc}
 800ecce:	bf00      	nop
 800ecd0:	e000ed04 	.word	0xe000ed04

0800ecd4 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 800ecd4:	b580      	push	{r7, lr}
 800ecd6:	b084      	sub	sp, #16
 800ecd8:	af00      	add	r7, sp, #0
 800ecda:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800ecdc:	2300      	movs	r3, #0
 800ecde:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800ece0:	2300      	movs	r3, #0
 800ece2:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 800ece4:	f7ff fe8a 	bl	800e9fc <inHandlerMode>
 800ece8:	4603      	mov	r3, r0
 800ecea:	2b00      	cmp	r3, #0
 800ecec:	d016      	beq.n	800ed1c <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800ecee:	f107 0308 	add.w	r3, r7, #8
 800ecf2:	4619      	mov	r1, r3
 800ecf4:	6878      	ldr	r0, [r7, #4]
 800ecf6:	f000 fe1f 	bl	800f938 <xQueueGiveFromISR>
 800ecfa:	4603      	mov	r3, r0
 800ecfc:	2b01      	cmp	r3, #1
 800ecfe:	d001      	beq.n	800ed04 <osMutexRelease+0x30>
      return osErrorOS;
 800ed00:	23ff      	movs	r3, #255	; 0xff
 800ed02:	e017      	b.n	800ed34 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800ed04:	68bb      	ldr	r3, [r7, #8]
 800ed06:	2b00      	cmp	r3, #0
 800ed08:	d013      	beq.n	800ed32 <osMutexRelease+0x5e>
 800ed0a:	4b0c      	ldr	r3, [pc, #48]	; (800ed3c <osMutexRelease+0x68>)
 800ed0c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ed10:	601a      	str	r2, [r3, #0]
 800ed12:	f3bf 8f4f 	dsb	sy
 800ed16:	f3bf 8f6f 	isb	sy
 800ed1a:	e00a      	b.n	800ed32 <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 800ed1c:	2300      	movs	r3, #0
 800ed1e:	2200      	movs	r2, #0
 800ed20:	2100      	movs	r1, #0
 800ed22:	6878      	ldr	r0, [r7, #4]
 800ed24:	f000 fc7a 	bl	800f61c <xQueueGenericSend>
 800ed28:	4603      	mov	r3, r0
 800ed2a:	2b01      	cmp	r3, #1
 800ed2c:	d001      	beq.n	800ed32 <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 800ed2e:	23ff      	movs	r3, #255	; 0xff
 800ed30:	60fb      	str	r3, [r7, #12]
  }
  return result;
 800ed32:	68fb      	ldr	r3, [r7, #12]
}
 800ed34:	4618      	mov	r0, r3
 800ed36:	3710      	adds	r7, #16
 800ed38:	46bd      	mov	sp, r7
 800ed3a:	bd80      	pop	{r7, pc}
 800ed3c:	e000ed04 	.word	0xe000ed04

0800ed40 <osPoolCreate>:
* @param  pool_def      memory pool definition referenced with \ref osPool.
* @retval  memory pool ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osPoolCreate shall be consistent in every CMSIS-RTOS.
*/
osPoolId osPoolCreate (const osPoolDef_t *pool_def)
{
 800ed40:	b580      	push	{r7, lr}
 800ed42:	b086      	sub	sp, #24
 800ed44:	af00      	add	r7, sp, #0
 800ed46:	6078      	str	r0, [r7, #4]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  osPoolId thePool;
  int itemSize = 4 * ((pool_def->item_sz + 3) / 4);
 800ed48:	687b      	ldr	r3, [r7, #4]
 800ed4a:	685b      	ldr	r3, [r3, #4]
 800ed4c:	3303      	adds	r3, #3
 800ed4e:	f023 0303 	bic.w	r3, r3, #3
 800ed52:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  
  /* First have to allocate memory for the pool control block. */
 thePool = pvPortMalloc(sizeof(os_pool_cb_t));
 800ed54:	2014      	movs	r0, #20
 800ed56:	f002 fdfb 	bl	8011950 <pvPortMalloc>
 800ed5a:	6178      	str	r0, [r7, #20]

  
  if (thePool) {
 800ed5c:	697b      	ldr	r3, [r7, #20]
 800ed5e:	2b00      	cmp	r3, #0
 800ed60:	d046      	beq.n	800edf0 <osPoolCreate+0xb0>
    thePool->pool_sz = pool_def->pool_sz;
 800ed62:	687b      	ldr	r3, [r7, #4]
 800ed64:	681a      	ldr	r2, [r3, #0]
 800ed66:	697b      	ldr	r3, [r7, #20]
 800ed68:	609a      	str	r2, [r3, #8]
    thePool->item_sz = itemSize;
 800ed6a:	68fa      	ldr	r2, [r7, #12]
 800ed6c:	697b      	ldr	r3, [r7, #20]
 800ed6e:	60da      	str	r2, [r3, #12]
    thePool->currentIndex = 0;
 800ed70:	697b      	ldr	r3, [r7, #20]
 800ed72:	2200      	movs	r2, #0
 800ed74:	611a      	str	r2, [r3, #16]
    
    /* Memory for markers */
    thePool->markers = pvPortMalloc(pool_def->pool_sz);
 800ed76:	687b      	ldr	r3, [r7, #4]
 800ed78:	681b      	ldr	r3, [r3, #0]
 800ed7a:	4618      	mov	r0, r3
 800ed7c:	f002 fde8 	bl	8011950 <pvPortMalloc>
 800ed80:	4602      	mov	r2, r0
 800ed82:	697b      	ldr	r3, [r7, #20]
 800ed84:	605a      	str	r2, [r3, #4]
   
    if (thePool->markers) {
 800ed86:	697b      	ldr	r3, [r7, #20]
 800ed88:	685b      	ldr	r3, [r3, #4]
 800ed8a:	2b00      	cmp	r3, #0
 800ed8c:	d02b      	beq.n	800ede6 <osPoolCreate+0xa6>
      /* Now allocate the pool itself. */
     thePool->pool = pvPortMalloc(pool_def->pool_sz * itemSize);
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	681b      	ldr	r3, [r3, #0]
 800ed92:	68fa      	ldr	r2, [r7, #12]
 800ed94:	fb02 f303 	mul.w	r3, r2, r3
 800ed98:	4618      	mov	r0, r3
 800ed9a:	f002 fdd9 	bl	8011950 <pvPortMalloc>
 800ed9e:	4602      	mov	r2, r0
 800eda0:	697b      	ldr	r3, [r7, #20]
 800eda2:	601a      	str	r2, [r3, #0]
      
      if (thePool->pool) {
 800eda4:	697b      	ldr	r3, [r7, #20]
 800eda6:	681b      	ldr	r3, [r3, #0]
 800eda8:	2b00      	cmp	r3, #0
 800edaa:	d011      	beq.n	800edd0 <osPoolCreate+0x90>
        for (i = 0; i < pool_def->pool_sz; i++) {
 800edac:	2300      	movs	r3, #0
 800edae:	613b      	str	r3, [r7, #16]
 800edb0:	e008      	b.n	800edc4 <osPoolCreate+0x84>
          thePool->markers[i] = 0;
 800edb2:	697b      	ldr	r3, [r7, #20]
 800edb4:	685a      	ldr	r2, [r3, #4]
 800edb6:	693b      	ldr	r3, [r7, #16]
 800edb8:	4413      	add	r3, r2
 800edba:	2200      	movs	r2, #0
 800edbc:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < pool_def->pool_sz; i++) {
 800edbe:	693b      	ldr	r3, [r7, #16]
 800edc0:	3301      	adds	r3, #1
 800edc2:	613b      	str	r3, [r7, #16]
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	681b      	ldr	r3, [r3, #0]
 800edc8:	693a      	ldr	r2, [r7, #16]
 800edca:	429a      	cmp	r2, r3
 800edcc:	d3f1      	bcc.n	800edb2 <osPoolCreate+0x72>
 800edce:	e00f      	b.n	800edf0 <osPoolCreate+0xb0>
        }
      }
      else {
        vPortFree(thePool->markers);
 800edd0:	697b      	ldr	r3, [r7, #20]
 800edd2:	685b      	ldr	r3, [r3, #4]
 800edd4:	4618      	mov	r0, r3
 800edd6:	f002 fe7d 	bl	8011ad4 <vPortFree>
        vPortFree(thePool);
 800edda:	6978      	ldr	r0, [r7, #20]
 800eddc:	f002 fe7a 	bl	8011ad4 <vPortFree>
        thePool = NULL;
 800ede0:	2300      	movs	r3, #0
 800ede2:	617b      	str	r3, [r7, #20]
 800ede4:	e004      	b.n	800edf0 <osPoolCreate+0xb0>
      }
    }
    else {
      vPortFree(thePool);
 800ede6:	6978      	ldr	r0, [r7, #20]
 800ede8:	f002 fe74 	bl	8011ad4 <vPortFree>
      thePool = NULL;
 800edec:	2300      	movs	r3, #0
 800edee:	617b      	str	r3, [r7, #20]
    }
  }

  return thePool;
 800edf0:	697b      	ldr	r3, [r7, #20]
 
#else
  return NULL;
#endif
}
 800edf2:	4618      	mov	r0, r3
 800edf4:	3718      	adds	r7, #24
 800edf6:	46bd      	mov	sp, r7
 800edf8:	bd80      	pop	{r7, pc}

0800edfa <osPoolAlloc>:
* @param pool_id       memory pool ID obtain referenced with \ref osPoolCreate.
* @retval  address of the allocated memory block or NULL in case of no memory available.
* @note   MUST REMAIN UNCHANGED: \b osPoolAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osPoolAlloc (osPoolId pool_id)
{
 800edfa:	b580      	push	{r7, lr}
 800edfc:	b08a      	sub	sp, #40	; 0x28
 800edfe:	af00      	add	r7, sp, #0
 800ee00:	6078      	str	r0, [r7, #4]
  int dummy = 0;
 800ee02:	2300      	movs	r3, #0
 800ee04:	627b      	str	r3, [r7, #36]	; 0x24
  void *p = NULL;
 800ee06:	2300      	movs	r3, #0
 800ee08:	623b      	str	r3, [r7, #32]
  uint32_t i;
  uint32_t index;
  
  if (inHandlerMode()) {
 800ee0a:	f7ff fdf7 	bl	800e9fc <inHandlerMode>
 800ee0e:	4603      	mov	r3, r0
 800ee10:	2b00      	cmp	r3, #0
 800ee12:	d00e      	beq.n	800ee32 <osPoolAlloc+0x38>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800ee14:	f3ef 8211 	mrs	r2, BASEPRI
 800ee18:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee1c:	f383 8811 	msr	BASEPRI, r3
 800ee20:	f3bf 8f6f 	isb	sy
 800ee24:	f3bf 8f4f 	dsb	sy
 800ee28:	617a      	str	r2, [r7, #20]
 800ee2a:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800ee2c:	697b      	ldr	r3, [r7, #20]
    dummy = portSET_INTERRUPT_MASK_FROM_ISR();
 800ee2e:	627b      	str	r3, [r7, #36]	; 0x24
 800ee30:	e001      	b.n	800ee36 <osPoolAlloc+0x3c>
  }
  else {
    vPortEnterCritical();
 800ee32:	f002 fc73 	bl	801171c <vPortEnterCritical>
  }
  
  for (i = 0; i < pool_id->pool_sz; i++) {
 800ee36:	2300      	movs	r3, #0
 800ee38:	61fb      	str	r3, [r7, #28]
 800ee3a:	e029      	b.n	800ee90 <osPoolAlloc+0x96>
    index = pool_id->currentIndex + i;
 800ee3c:	687b      	ldr	r3, [r7, #4]
 800ee3e:	691b      	ldr	r3, [r3, #16]
 800ee40:	69fa      	ldr	r2, [r7, #28]
 800ee42:	4413      	add	r3, r2
 800ee44:	61bb      	str	r3, [r7, #24]
    if (index >= pool_id->pool_sz) {
 800ee46:	687b      	ldr	r3, [r7, #4]
 800ee48:	689b      	ldr	r3, [r3, #8]
 800ee4a:	69ba      	ldr	r2, [r7, #24]
 800ee4c:	429a      	cmp	r2, r3
 800ee4e:	d301      	bcc.n	800ee54 <osPoolAlloc+0x5a>
      index = 0;
 800ee50:	2300      	movs	r3, #0
 800ee52:	61bb      	str	r3, [r7, #24]
    }
    
    if (pool_id->markers[index] == 0) {
 800ee54:	687b      	ldr	r3, [r7, #4]
 800ee56:	685a      	ldr	r2, [r3, #4]
 800ee58:	69bb      	ldr	r3, [r7, #24]
 800ee5a:	4413      	add	r3, r2
 800ee5c:	781b      	ldrb	r3, [r3, #0]
 800ee5e:	2b00      	cmp	r3, #0
 800ee60:	d113      	bne.n	800ee8a <osPoolAlloc+0x90>
      pool_id->markers[index] = 1;
 800ee62:	687b      	ldr	r3, [r7, #4]
 800ee64:	685a      	ldr	r2, [r3, #4]
 800ee66:	69bb      	ldr	r3, [r7, #24]
 800ee68:	4413      	add	r3, r2
 800ee6a:	2201      	movs	r2, #1
 800ee6c:	701a      	strb	r2, [r3, #0]
      p = (void *)((uint32_t)(pool_id->pool) + (index * pool_id->item_sz));
 800ee6e:	687b      	ldr	r3, [r7, #4]
 800ee70:	681b      	ldr	r3, [r3, #0]
 800ee72:	4619      	mov	r1, r3
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	68db      	ldr	r3, [r3, #12]
 800ee78:	69ba      	ldr	r2, [r7, #24]
 800ee7a:	fb02 f303 	mul.w	r3, r2, r3
 800ee7e:	440b      	add	r3, r1
 800ee80:	623b      	str	r3, [r7, #32]
      pool_id->currentIndex = index;
 800ee82:	687b      	ldr	r3, [r7, #4]
 800ee84:	69ba      	ldr	r2, [r7, #24]
 800ee86:	611a      	str	r2, [r3, #16]
      break;
 800ee88:	e007      	b.n	800ee9a <osPoolAlloc+0xa0>
  for (i = 0; i < pool_id->pool_sz; i++) {
 800ee8a:	69fb      	ldr	r3, [r7, #28]
 800ee8c:	3301      	adds	r3, #1
 800ee8e:	61fb      	str	r3, [r7, #28]
 800ee90:	687b      	ldr	r3, [r7, #4]
 800ee92:	689b      	ldr	r3, [r3, #8]
 800ee94:	69fa      	ldr	r2, [r7, #28]
 800ee96:	429a      	cmp	r2, r3
 800ee98:	d3d0      	bcc.n	800ee3c <osPoolAlloc+0x42>
    }
  }
  
  if (inHandlerMode()) {
 800ee9a:	f7ff fdaf 	bl	800e9fc <inHandlerMode>
 800ee9e:	4603      	mov	r3, r0
 800eea0:	2b00      	cmp	r3, #0
 800eea2:	d005      	beq.n	800eeb0 <osPoolAlloc+0xb6>
    portCLEAR_INTERRUPT_MASK_FROM_ISR(dummy);
 800eea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eea6:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800eea8:	68fb      	ldr	r3, [r7, #12]
 800eeaa:	f383 8811 	msr	BASEPRI, r3
 800eeae:	e001      	b.n	800eeb4 <osPoolAlloc+0xba>
  }
  else {
    vPortExitCritical();
 800eeb0:	f002 fc62 	bl	8011778 <vPortExitCritical>
  }
  
  return p;
 800eeb4:	6a3b      	ldr	r3, [r7, #32]
}
 800eeb6:	4618      	mov	r0, r3
 800eeb8:	3728      	adds	r7, #40	; 0x28
 800eeba:	46bd      	mov	sp, r7
 800eebc:	bd80      	pop	{r7, pc}

0800eebe <osPoolFree>:
* @param  block         address of the allocated memory block that is returned to the memory pool.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osPoolFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osPoolFree (osPoolId pool_id, void *block)
{
 800eebe:	b480      	push	{r7}
 800eec0:	b085      	sub	sp, #20
 800eec2:	af00      	add	r7, sp, #0
 800eec4:	6078      	str	r0, [r7, #4]
 800eec6:	6039      	str	r1, [r7, #0]
  uint32_t index;
  
  if (pool_id == NULL) {
 800eec8:	687b      	ldr	r3, [r7, #4]
 800eeca:	2b00      	cmp	r3, #0
 800eecc:	d101      	bne.n	800eed2 <osPoolFree+0x14>
    return osErrorParameter;
 800eece:	2380      	movs	r3, #128	; 0x80
 800eed0:	e030      	b.n	800ef34 <osPoolFree+0x76>
  }
  
  if (block == NULL) {
 800eed2:	683b      	ldr	r3, [r7, #0]
 800eed4:	2b00      	cmp	r3, #0
 800eed6:	d101      	bne.n	800eedc <osPoolFree+0x1e>
    return osErrorParameter;
 800eed8:	2380      	movs	r3, #128	; 0x80
 800eeda:	e02b      	b.n	800ef34 <osPoolFree+0x76>
  }
  
  if (block < pool_id->pool) {
 800eedc:	687b      	ldr	r3, [r7, #4]
 800eede:	681b      	ldr	r3, [r3, #0]
 800eee0:	683a      	ldr	r2, [r7, #0]
 800eee2:	429a      	cmp	r2, r3
 800eee4:	d201      	bcs.n	800eeea <osPoolFree+0x2c>
    return osErrorParameter;
 800eee6:	2380      	movs	r3, #128	; 0x80
 800eee8:	e024      	b.n	800ef34 <osPoolFree+0x76>
  }
  
  index = (uint32_t)block - (uint32_t)(pool_id->pool);
 800eeea:	683b      	ldr	r3, [r7, #0]
 800eeec:	687a      	ldr	r2, [r7, #4]
 800eeee:	6812      	ldr	r2, [r2, #0]
 800eef0:	1a9b      	subs	r3, r3, r2
 800eef2:	60fb      	str	r3, [r7, #12]
  if (index % pool_id->item_sz) {
 800eef4:	687b      	ldr	r3, [r7, #4]
 800eef6:	68da      	ldr	r2, [r3, #12]
 800eef8:	68fb      	ldr	r3, [r7, #12]
 800eefa:	fbb3 f1f2 	udiv	r1, r3, r2
 800eefe:	fb02 f201 	mul.w	r2, r2, r1
 800ef02:	1a9b      	subs	r3, r3, r2
 800ef04:	2b00      	cmp	r3, #0
 800ef06:	d001      	beq.n	800ef0c <osPoolFree+0x4e>
    return osErrorParameter;
 800ef08:	2380      	movs	r3, #128	; 0x80
 800ef0a:	e013      	b.n	800ef34 <osPoolFree+0x76>
  }
  index = index / pool_id->item_sz;
 800ef0c:	687b      	ldr	r3, [r7, #4]
 800ef0e:	68db      	ldr	r3, [r3, #12]
 800ef10:	68fa      	ldr	r2, [r7, #12]
 800ef12:	fbb2 f3f3 	udiv	r3, r2, r3
 800ef16:	60fb      	str	r3, [r7, #12]
  if (index >= pool_id->pool_sz) {
 800ef18:	687b      	ldr	r3, [r7, #4]
 800ef1a:	689b      	ldr	r3, [r3, #8]
 800ef1c:	68fa      	ldr	r2, [r7, #12]
 800ef1e:	429a      	cmp	r2, r3
 800ef20:	d301      	bcc.n	800ef26 <osPoolFree+0x68>
    return osErrorParameter;
 800ef22:	2380      	movs	r3, #128	; 0x80
 800ef24:	e006      	b.n	800ef34 <osPoolFree+0x76>
  }
  
  pool_id->markers[index] = 0;
 800ef26:	687b      	ldr	r3, [r7, #4]
 800ef28:	685a      	ldr	r2, [r3, #4]
 800ef2a:	68fb      	ldr	r3, [r7, #12]
 800ef2c:	4413      	add	r3, r2
 800ef2e:	2200      	movs	r2, #0
 800ef30:	701a      	strb	r2, [r3, #0]
  
  return osOK;
 800ef32:	2300      	movs	r3, #0
}
 800ef34:	4618      	mov	r0, r3
 800ef36:	3714      	adds	r7, #20
 800ef38:	46bd      	mov	sp, r7
 800ef3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef3e:	4770      	bx	lr

0800ef40 <osMailCreate>:
* @param   thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval mail queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMailCreate shall be consistent in every CMSIS-RTOS.
*/
osMailQId osMailCreate (const osMailQDef_t *queue_def, osThreadId thread_id)
{
 800ef40:	b590      	push	{r4, r7, lr}
 800ef42:	b087      	sub	sp, #28
 800ef44:	af00      	add	r7, sp, #0
 800ef46:	6078      	str	r0, [r7, #4]
 800ef48:	6039      	str	r1, [r7, #0]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  (void) thread_id;
  
  osPoolDef_t pool_def = {queue_def->queue_sz, queue_def->item_sz, NULL};
 800ef4a:	687b      	ldr	r3, [r7, #4]
 800ef4c:	681b      	ldr	r3, [r3, #0]
 800ef4e:	60fb      	str	r3, [r7, #12]
 800ef50:	687b      	ldr	r3, [r7, #4]
 800ef52:	685b      	ldr	r3, [r3, #4]
 800ef54:	613b      	str	r3, [r7, #16]
 800ef56:	2300      	movs	r3, #0
 800ef58:	617b      	str	r3, [r7, #20]
  
  /* Create a mail queue control block */

  *(queue_def->cb) = pvPortMalloc(sizeof(struct os_mailQ_cb));
 800ef5a:	687b      	ldr	r3, [r7, #4]
 800ef5c:	689c      	ldr	r4, [r3, #8]
 800ef5e:	200c      	movs	r0, #12
 800ef60:	f002 fcf6 	bl	8011950 <pvPortMalloc>
 800ef64:	4603      	mov	r3, r0
 800ef66:	6023      	str	r3, [r4, #0]

  if (*(queue_def->cb) == NULL) {
 800ef68:	687b      	ldr	r3, [r7, #4]
 800ef6a:	689b      	ldr	r3, [r3, #8]
 800ef6c:	681b      	ldr	r3, [r3, #0]
 800ef6e:	2b00      	cmp	r3, #0
 800ef70:	d101      	bne.n	800ef76 <osMailCreate+0x36>
    return NULL;
 800ef72:	2300      	movs	r3, #0
 800ef74:	e038      	b.n	800efe8 <osMailCreate+0xa8>
  }
  (*(queue_def->cb))->queue_def = queue_def;
 800ef76:	687b      	ldr	r3, [r7, #4]
 800ef78:	689b      	ldr	r3, [r3, #8]
 800ef7a:	681b      	ldr	r3, [r3, #0]
 800ef7c:	687a      	ldr	r2, [r7, #4]
 800ef7e:	601a      	str	r2, [r3, #0]
  
  /* Create a queue in FreeRTOS */
  (*(queue_def->cb))->handle = xQueueCreate(queue_def->queue_sz, sizeof(void *));
 800ef80:	687b      	ldr	r3, [r7, #4]
 800ef82:	6818      	ldr	r0, [r3, #0]
 800ef84:	687b      	ldr	r3, [r7, #4]
 800ef86:	689b      	ldr	r3, [r3, #8]
 800ef88:	681c      	ldr	r4, [r3, #0]
 800ef8a:	2200      	movs	r2, #0
 800ef8c:	2104      	movs	r1, #4
 800ef8e:	f000 fa9b 	bl	800f4c8 <xQueueGenericCreate>
 800ef92:	4603      	mov	r3, r0
 800ef94:	6063      	str	r3, [r4, #4]


  if ((*(queue_def->cb))->handle == NULL) {
 800ef96:	687b      	ldr	r3, [r7, #4]
 800ef98:	689b      	ldr	r3, [r3, #8]
 800ef9a:	681b      	ldr	r3, [r3, #0]
 800ef9c:	685b      	ldr	r3, [r3, #4]
 800ef9e:	2b00      	cmp	r3, #0
 800efa0:	d107      	bne.n	800efb2 <osMailCreate+0x72>
    vPortFree(*(queue_def->cb));
 800efa2:	687b      	ldr	r3, [r7, #4]
 800efa4:	689b      	ldr	r3, [r3, #8]
 800efa6:	681b      	ldr	r3, [r3, #0]
 800efa8:	4618      	mov	r0, r3
 800efaa:	f002 fd93 	bl	8011ad4 <vPortFree>
    return NULL;
 800efae:	2300      	movs	r3, #0
 800efb0:	e01a      	b.n	800efe8 <osMailCreate+0xa8>
  }
  
  /* Create a mail pool */
  (*(queue_def->cb))->pool = osPoolCreate(&pool_def);
 800efb2:	687b      	ldr	r3, [r7, #4]
 800efb4:	689b      	ldr	r3, [r3, #8]
 800efb6:	681c      	ldr	r4, [r3, #0]
 800efb8:	f107 030c 	add.w	r3, r7, #12
 800efbc:	4618      	mov	r0, r3
 800efbe:	f7ff febf 	bl	800ed40 <osPoolCreate>
 800efc2:	4603      	mov	r3, r0
 800efc4:	60a3      	str	r3, [r4, #8]
  if ((*(queue_def->cb))->pool == NULL) {
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	689b      	ldr	r3, [r3, #8]
 800efca:	681b      	ldr	r3, [r3, #0]
 800efcc:	689b      	ldr	r3, [r3, #8]
 800efce:	2b00      	cmp	r3, #0
 800efd0:	d107      	bne.n	800efe2 <osMailCreate+0xa2>
    //TODO: Delete queue. How to do it in FreeRTOS?
    vPortFree(*(queue_def->cb));
 800efd2:	687b      	ldr	r3, [r7, #4]
 800efd4:	689b      	ldr	r3, [r3, #8]
 800efd6:	681b      	ldr	r3, [r3, #0]
 800efd8:	4618      	mov	r0, r3
 800efda:	f002 fd7b 	bl	8011ad4 <vPortFree>
    return NULL;
 800efde:	2300      	movs	r3, #0
 800efe0:	e002      	b.n	800efe8 <osMailCreate+0xa8>
  }
  
  return *(queue_def->cb);
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	689b      	ldr	r3, [r3, #8]
 800efe6:	681b      	ldr	r3, [r3, #0]
#else
  return NULL;
#endif
}
 800efe8:	4618      	mov	r0, r3
 800efea:	371c      	adds	r7, #28
 800efec:	46bd      	mov	sp, r7
 800efee:	bd90      	pop	{r4, r7, pc}

0800eff0 <osMailAlloc>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval pointer to memory block that can be filled with mail or NULL in case error.
* @note   MUST REMAIN UNCHANGED: \b osMailAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osMailAlloc (osMailQId queue_id, uint32_t millisec)
{
 800eff0:	b580      	push	{r7, lr}
 800eff2:	b084      	sub	sp, #16
 800eff4:	af00      	add	r7, sp, #0
 800eff6:	6078      	str	r0, [r7, #4]
 800eff8:	6039      	str	r1, [r7, #0]
  (void) millisec;
  void *p;
  
  
  if (queue_id == NULL) {
 800effa:	687b      	ldr	r3, [r7, #4]
 800effc:	2b00      	cmp	r3, #0
 800effe:	d101      	bne.n	800f004 <osMailAlloc+0x14>
    return NULL;
 800f000:	2300      	movs	r3, #0
 800f002:	e006      	b.n	800f012 <osMailAlloc+0x22>
  }
  
  p = osPoolAlloc(queue_id->pool);
 800f004:	687b      	ldr	r3, [r7, #4]
 800f006:	689b      	ldr	r3, [r3, #8]
 800f008:	4618      	mov	r0, r3
 800f00a:	f7ff fef6 	bl	800edfa <osPoolAlloc>
 800f00e:	60f8      	str	r0, [r7, #12]
  
  return p;
 800f010:	68fb      	ldr	r3, [r7, #12]
}
 800f012:	4618      	mov	r0, r3
 800f014:	3710      	adds	r7, #16
 800f016:	46bd      	mov	sp, r7
 800f018:	bd80      	pop	{r7, pc}
	...

0800f01c <osMailPut>:
* @param  mail          memory block previously allocated with \ref osMailAlloc or \ref osMailCAlloc.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMailPut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMailPut (osMailQId queue_id, void *mail)
{
 800f01c:	b580      	push	{r7, lr}
 800f01e:	b084      	sub	sp, #16
 800f020:	af00      	add	r7, sp, #0
 800f022:	6078      	str	r0, [r7, #4]
 800f024:	6039      	str	r1, [r7, #0]
  portBASE_TYPE taskWoken;
  
  
  if (queue_id == NULL) {
 800f026:	687b      	ldr	r3, [r7, #4]
 800f028:	2b00      	cmp	r3, #0
 800f02a:	d101      	bne.n	800f030 <osMailPut+0x14>
    return osErrorParameter;
 800f02c:	2380      	movs	r3, #128	; 0x80
 800f02e:	e02c      	b.n	800f08a <osMailPut+0x6e>
  }
  
  taskWoken = pdFALSE;
 800f030:	2300      	movs	r3, #0
 800f032:	60fb      	str	r3, [r7, #12]
  
  if (inHandlerMode()) {
 800f034:	f7ff fce2 	bl	800e9fc <inHandlerMode>
 800f038:	4603      	mov	r3, r0
 800f03a:	2b00      	cmp	r3, #0
 800f03c:	d018      	beq.n	800f070 <osMailPut+0x54>
    if (xQueueSendFromISR(queue_id->handle, &mail, &taskWoken) != pdTRUE) {
 800f03e:	687b      	ldr	r3, [r7, #4]
 800f040:	6858      	ldr	r0, [r3, #4]
 800f042:	f107 020c 	add.w	r2, r7, #12
 800f046:	4639      	mov	r1, r7
 800f048:	2300      	movs	r3, #0
 800f04a:	f000 fbe1 	bl	800f810 <xQueueGenericSendFromISR>
 800f04e:	4603      	mov	r3, r0
 800f050:	2b01      	cmp	r3, #1
 800f052:	d001      	beq.n	800f058 <osMailPut+0x3c>
      return osErrorOS;
 800f054:	23ff      	movs	r3, #255	; 0xff
 800f056:	e018      	b.n	800f08a <osMailPut+0x6e>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800f058:	68fb      	ldr	r3, [r7, #12]
 800f05a:	2b00      	cmp	r3, #0
 800f05c:	d014      	beq.n	800f088 <osMailPut+0x6c>
 800f05e:	4b0d      	ldr	r3, [pc, #52]	; (800f094 <osMailPut+0x78>)
 800f060:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f064:	601a      	str	r2, [r3, #0]
 800f066:	f3bf 8f4f 	dsb	sy
 800f06a:	f3bf 8f6f 	isb	sy
 800f06e:	e00b      	b.n	800f088 <osMailPut+0x6c>
  }
  else {
    if (xQueueSend(queue_id->handle, &mail, 0) != pdTRUE) { 
 800f070:	687b      	ldr	r3, [r7, #4]
 800f072:	6858      	ldr	r0, [r3, #4]
 800f074:	4639      	mov	r1, r7
 800f076:	2300      	movs	r3, #0
 800f078:	2200      	movs	r2, #0
 800f07a:	f000 facf 	bl	800f61c <xQueueGenericSend>
 800f07e:	4603      	mov	r3, r0
 800f080:	2b01      	cmp	r3, #1
 800f082:	d001      	beq.n	800f088 <osMailPut+0x6c>
      return osErrorOS;
 800f084:	23ff      	movs	r3, #255	; 0xff
 800f086:	e000      	b.n	800f08a <osMailPut+0x6e>
    }
  }
  
  return osOK;
 800f088:	2300      	movs	r3, #0
}
 800f08a:	4618      	mov	r0, r3
 800f08c:	3710      	adds	r7, #16
 800f08e:	46bd      	mov	sp, r7
 800f090:	bd80      	pop	{r7, pc}
 800f092:	bf00      	nop
 800f094:	e000ed04 	.word	0xe000ed04

0800f098 <osMailGet>:
* @param millisec    timeout value or 0 in case of no time-out
* @retval event that contains mail information or error code.
* @note   MUST REMAIN UNCHANGED: \b osMailGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMailGet (osMailQId queue_id, uint32_t millisec)
{
 800f098:	b590      	push	{r4, r7, lr}
 800f09a:	b08b      	sub	sp, #44	; 0x2c
 800f09c:	af00      	add	r7, sp, #0
 800f09e:	60f8      	str	r0, [r7, #12]
 800f0a0:	60b9      	str	r1, [r7, #8]
 800f0a2:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.mail_id = queue_id;
 800f0a4:	68bb      	ldr	r3, [r7, #8]
 800f0a6:	61fb      	str	r3, [r7, #28]
  
  if (queue_id == NULL) {
 800f0a8:	68bb      	ldr	r3, [r7, #8]
 800f0aa:	2b00      	cmp	r3, #0
 800f0ac:	d10a      	bne.n	800f0c4 <osMailGet+0x2c>
    event.status = osErrorParameter;
 800f0ae:	2380      	movs	r3, #128	; 0x80
 800f0b0:	617b      	str	r3, [r7, #20]
    return event;
 800f0b2:	68fb      	ldr	r3, [r7, #12]
 800f0b4:	461c      	mov	r4, r3
 800f0b6:	f107 0314 	add.w	r3, r7, #20
 800f0ba:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f0be:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800f0c2:	e056      	b.n	800f172 <osMailGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800f0c4:	2300      	movs	r3, #0
 800f0c6:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800f0c8:	2300      	movs	r3, #0
 800f0ca:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 800f0cc:	687b      	ldr	r3, [r7, #4]
 800f0ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f0d2:	d103      	bne.n	800f0dc <osMailGet+0x44>
    ticks = portMAX_DELAY;
 800f0d4:	f04f 33ff 	mov.w	r3, #4294967295
 800f0d8:	627b      	str	r3, [r7, #36]	; 0x24
 800f0da:	e009      	b.n	800f0f0 <osMailGet+0x58>
  }
  else if (millisec != 0) {
 800f0dc:	687b      	ldr	r3, [r7, #4]
 800f0de:	2b00      	cmp	r3, #0
 800f0e0:	d006      	beq.n	800f0f0 <osMailGet+0x58>
    ticks = millisec / portTICK_PERIOD_MS;
 800f0e2:	687b      	ldr	r3, [r7, #4]
 800f0e4:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 800f0e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f0e8:	2b00      	cmp	r3, #0
 800f0ea:	d101      	bne.n	800f0f0 <osMailGet+0x58>
      ticks = 1;
 800f0ec:	2301      	movs	r3, #1
 800f0ee:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 800f0f0:	f7ff fc84 	bl	800e9fc <inHandlerMode>
 800f0f4:	4603      	mov	r3, r0
 800f0f6:	2b00      	cmp	r3, #0
 800f0f8:	d01d      	beq.n	800f136 <osMailGet+0x9e>
    if (xQueueReceiveFromISR(queue_id->handle, &event.value.p, &taskWoken) == pdTRUE) {
 800f0fa:	68bb      	ldr	r3, [r7, #8]
 800f0fc:	6858      	ldr	r0, [r3, #4]
 800f0fe:	f107 0220 	add.w	r2, r7, #32
 800f102:	f107 0314 	add.w	r3, r7, #20
 800f106:	3304      	adds	r3, #4
 800f108:	4619      	mov	r1, r3
 800f10a:	f000 fe83 	bl	800fe14 <xQueueReceiveFromISR>
 800f10e:	4603      	mov	r3, r0
 800f110:	2b01      	cmp	r3, #1
 800f112:	d102      	bne.n	800f11a <osMailGet+0x82>
      /* We have mail */
      event.status = osEventMail;
 800f114:	2320      	movs	r3, #32
 800f116:	617b      	str	r3, [r7, #20]
 800f118:	e001      	b.n	800f11e <osMailGet+0x86>
    }
    else {
      event.status = osOK;
 800f11a:	2300      	movs	r3, #0
 800f11c:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800f11e:	6a3b      	ldr	r3, [r7, #32]
 800f120:	2b00      	cmp	r3, #0
 800f122:	d01e      	beq.n	800f162 <osMailGet+0xca>
 800f124:	4b15      	ldr	r3, [pc, #84]	; (800f17c <osMailGet+0xe4>)
 800f126:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f12a:	601a      	str	r2, [r3, #0]
 800f12c:	f3bf 8f4f 	dsb	sy
 800f130:	f3bf 8f6f 	isb	sy
 800f134:	e015      	b.n	800f162 <osMailGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id->handle, &event.value.p, ticks) == pdTRUE) {
 800f136:	68bb      	ldr	r3, [r7, #8]
 800f138:	6858      	ldr	r0, [r3, #4]
 800f13a:	f107 0314 	add.w	r3, r7, #20
 800f13e:	3304      	adds	r3, #4
 800f140:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f142:	4619      	mov	r1, r3
 800f144:	f000 fc82 	bl	800fa4c <xQueueReceive>
 800f148:	4603      	mov	r3, r0
 800f14a:	2b01      	cmp	r3, #1
 800f14c:	d102      	bne.n	800f154 <osMailGet+0xbc>
      /* We have mail */
      event.status = osEventMail;
 800f14e:	2320      	movs	r3, #32
 800f150:	617b      	str	r3, [r7, #20]
 800f152:	e006      	b.n	800f162 <osMailGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800f154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f156:	2b00      	cmp	r3, #0
 800f158:	d101      	bne.n	800f15e <osMailGet+0xc6>
 800f15a:	2300      	movs	r3, #0
 800f15c:	e000      	b.n	800f160 <osMailGet+0xc8>
 800f15e:	2340      	movs	r3, #64	; 0x40
 800f160:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800f162:	68fb      	ldr	r3, [r7, #12]
 800f164:	461c      	mov	r4, r3
 800f166:	f107 0314 	add.w	r3, r7, #20
 800f16a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f16e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800f172:	68f8      	ldr	r0, [r7, #12]
 800f174:	372c      	adds	r7, #44	; 0x2c
 800f176:	46bd      	mov	sp, r7
 800f178:	bd90      	pop	{r4, r7, pc}
 800f17a:	bf00      	nop
 800f17c:	e000ed04 	.word	0xe000ed04

0800f180 <osMailFree>:
* @param  mail     pointer to the memory block that was obtained with \ref osMailGet.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMailFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osMailFree (osMailQId queue_id, void *mail)
{
 800f180:	b580      	push	{r7, lr}
 800f182:	b082      	sub	sp, #8
 800f184:	af00      	add	r7, sp, #0
 800f186:	6078      	str	r0, [r7, #4]
 800f188:	6039      	str	r1, [r7, #0]
  if (queue_id == NULL) {
 800f18a:	687b      	ldr	r3, [r7, #4]
 800f18c:	2b00      	cmp	r3, #0
 800f18e:	d101      	bne.n	800f194 <osMailFree+0x14>
    return osErrorParameter;
 800f190:	2380      	movs	r3, #128	; 0x80
 800f192:	e006      	b.n	800f1a2 <osMailFree+0x22>
  }
  
  return osPoolFree(queue_id->pool, mail);
 800f194:	687b      	ldr	r3, [r7, #4]
 800f196:	689b      	ldr	r3, [r3, #8]
 800f198:	6839      	ldr	r1, [r7, #0]
 800f19a:	4618      	mov	r0, r3
 800f19c:	f7ff fe8f 	bl	800eebe <osPoolFree>
 800f1a0:	4603      	mov	r3, r0
}
 800f1a2:	4618      	mov	r0, r3
 800f1a4:	3708      	adds	r7, #8
 800f1a6:	46bd      	mov	sp, r7
 800f1a8:	bd80      	pop	{r7, pc}

0800f1aa <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800f1aa:	b480      	push	{r7}
 800f1ac:	b083      	sub	sp, #12
 800f1ae:	af00      	add	r7, sp, #0
 800f1b0:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f1b2:	687b      	ldr	r3, [r7, #4]
 800f1b4:	f103 0208 	add.w	r2, r3, #8
 800f1b8:	687b      	ldr	r3, [r7, #4]
 800f1ba:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800f1bc:	687b      	ldr	r3, [r7, #4]
 800f1be:	f04f 32ff 	mov.w	r2, #4294967295
 800f1c2:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f1c4:	687b      	ldr	r3, [r7, #4]
 800f1c6:	f103 0208 	add.w	r2, r3, #8
 800f1ca:	687b      	ldr	r3, [r7, #4]
 800f1cc:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f1ce:	687b      	ldr	r3, [r7, #4]
 800f1d0:	f103 0208 	add.w	r2, r3, #8
 800f1d4:	687b      	ldr	r3, [r7, #4]
 800f1d6:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800f1d8:	687b      	ldr	r3, [r7, #4]
 800f1da:	2200      	movs	r2, #0
 800f1dc:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800f1de:	bf00      	nop
 800f1e0:	370c      	adds	r7, #12
 800f1e2:	46bd      	mov	sp, r7
 800f1e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1e8:	4770      	bx	lr

0800f1ea <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800f1ea:	b480      	push	{r7}
 800f1ec:	b083      	sub	sp, #12
 800f1ee:	af00      	add	r7, sp, #0
 800f1f0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800f1f2:	687b      	ldr	r3, [r7, #4]
 800f1f4:	2200      	movs	r2, #0
 800f1f6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800f1f8:	bf00      	nop
 800f1fa:	370c      	adds	r7, #12
 800f1fc:	46bd      	mov	sp, r7
 800f1fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f202:	4770      	bx	lr

0800f204 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f204:	b480      	push	{r7}
 800f206:	b085      	sub	sp, #20
 800f208:	af00      	add	r7, sp, #0
 800f20a:	6078      	str	r0, [r7, #4]
 800f20c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800f20e:	687b      	ldr	r3, [r7, #4]
 800f210:	685b      	ldr	r3, [r3, #4]
 800f212:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800f214:	683b      	ldr	r3, [r7, #0]
 800f216:	68fa      	ldr	r2, [r7, #12]
 800f218:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800f21a:	68fb      	ldr	r3, [r7, #12]
 800f21c:	689a      	ldr	r2, [r3, #8]
 800f21e:	683b      	ldr	r3, [r7, #0]
 800f220:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800f222:	68fb      	ldr	r3, [r7, #12]
 800f224:	689b      	ldr	r3, [r3, #8]
 800f226:	683a      	ldr	r2, [r7, #0]
 800f228:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800f22a:	68fb      	ldr	r3, [r7, #12]
 800f22c:	683a      	ldr	r2, [r7, #0]
 800f22e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800f230:	683b      	ldr	r3, [r7, #0]
 800f232:	687a      	ldr	r2, [r7, #4]
 800f234:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f236:	687b      	ldr	r3, [r7, #4]
 800f238:	681b      	ldr	r3, [r3, #0]
 800f23a:	1c5a      	adds	r2, r3, #1
 800f23c:	687b      	ldr	r3, [r7, #4]
 800f23e:	601a      	str	r2, [r3, #0]
}
 800f240:	bf00      	nop
 800f242:	3714      	adds	r7, #20
 800f244:	46bd      	mov	sp, r7
 800f246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f24a:	4770      	bx	lr

0800f24c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f24c:	b480      	push	{r7}
 800f24e:	b085      	sub	sp, #20
 800f250:	af00      	add	r7, sp, #0
 800f252:	6078      	str	r0, [r7, #4]
 800f254:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800f256:	683b      	ldr	r3, [r7, #0]
 800f258:	681b      	ldr	r3, [r3, #0]
 800f25a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800f25c:	68bb      	ldr	r3, [r7, #8]
 800f25e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f262:	d103      	bne.n	800f26c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	691b      	ldr	r3, [r3, #16]
 800f268:	60fb      	str	r3, [r7, #12]
 800f26a:	e00c      	b.n	800f286 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f26c:	687b      	ldr	r3, [r7, #4]
 800f26e:	3308      	adds	r3, #8
 800f270:	60fb      	str	r3, [r7, #12]
 800f272:	e002      	b.n	800f27a <vListInsert+0x2e>
 800f274:	68fb      	ldr	r3, [r7, #12]
 800f276:	685b      	ldr	r3, [r3, #4]
 800f278:	60fb      	str	r3, [r7, #12]
 800f27a:	68fb      	ldr	r3, [r7, #12]
 800f27c:	685b      	ldr	r3, [r3, #4]
 800f27e:	681b      	ldr	r3, [r3, #0]
 800f280:	68ba      	ldr	r2, [r7, #8]
 800f282:	429a      	cmp	r2, r3
 800f284:	d2f6      	bcs.n	800f274 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800f286:	68fb      	ldr	r3, [r7, #12]
 800f288:	685a      	ldr	r2, [r3, #4]
 800f28a:	683b      	ldr	r3, [r7, #0]
 800f28c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800f28e:	683b      	ldr	r3, [r7, #0]
 800f290:	685b      	ldr	r3, [r3, #4]
 800f292:	683a      	ldr	r2, [r7, #0]
 800f294:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800f296:	683b      	ldr	r3, [r7, #0]
 800f298:	68fa      	ldr	r2, [r7, #12]
 800f29a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800f29c:	68fb      	ldr	r3, [r7, #12]
 800f29e:	683a      	ldr	r2, [r7, #0]
 800f2a0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800f2a2:	683b      	ldr	r3, [r7, #0]
 800f2a4:	687a      	ldr	r2, [r7, #4]
 800f2a6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f2a8:	687b      	ldr	r3, [r7, #4]
 800f2aa:	681b      	ldr	r3, [r3, #0]
 800f2ac:	1c5a      	adds	r2, r3, #1
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	601a      	str	r2, [r3, #0]
}
 800f2b2:	bf00      	nop
 800f2b4:	3714      	adds	r7, #20
 800f2b6:	46bd      	mov	sp, r7
 800f2b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2bc:	4770      	bx	lr

0800f2be <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800f2be:	b480      	push	{r7}
 800f2c0:	b085      	sub	sp, #20
 800f2c2:	af00      	add	r7, sp, #0
 800f2c4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800f2c6:	687b      	ldr	r3, [r7, #4]
 800f2c8:	691b      	ldr	r3, [r3, #16]
 800f2ca:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800f2cc:	687b      	ldr	r3, [r7, #4]
 800f2ce:	685b      	ldr	r3, [r3, #4]
 800f2d0:	687a      	ldr	r2, [r7, #4]
 800f2d2:	6892      	ldr	r2, [r2, #8]
 800f2d4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800f2d6:	687b      	ldr	r3, [r7, #4]
 800f2d8:	689b      	ldr	r3, [r3, #8]
 800f2da:	687a      	ldr	r2, [r7, #4]
 800f2dc:	6852      	ldr	r2, [r2, #4]
 800f2de:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800f2e0:	68fb      	ldr	r3, [r7, #12]
 800f2e2:	685b      	ldr	r3, [r3, #4]
 800f2e4:	687a      	ldr	r2, [r7, #4]
 800f2e6:	429a      	cmp	r2, r3
 800f2e8:	d103      	bne.n	800f2f2 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800f2ea:	687b      	ldr	r3, [r7, #4]
 800f2ec:	689a      	ldr	r2, [r3, #8]
 800f2ee:	68fb      	ldr	r3, [r7, #12]
 800f2f0:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800f2f2:	687b      	ldr	r3, [r7, #4]
 800f2f4:	2200      	movs	r2, #0
 800f2f6:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800f2f8:	68fb      	ldr	r3, [r7, #12]
 800f2fa:	681b      	ldr	r3, [r3, #0]
 800f2fc:	1e5a      	subs	r2, r3, #1
 800f2fe:	68fb      	ldr	r3, [r7, #12]
 800f300:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800f302:	68fb      	ldr	r3, [r7, #12]
 800f304:	681b      	ldr	r3, [r3, #0]
}
 800f306:	4618      	mov	r0, r3
 800f308:	3714      	adds	r7, #20
 800f30a:	46bd      	mov	sp, r7
 800f30c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f310:	4770      	bx	lr
	...

0800f314 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800f314:	b580      	push	{r7, lr}
 800f316:	b084      	sub	sp, #16
 800f318:	af00      	add	r7, sp, #0
 800f31a:	6078      	str	r0, [r7, #4]
 800f31c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800f31e:	687b      	ldr	r3, [r7, #4]
 800f320:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800f322:	68fb      	ldr	r3, [r7, #12]
 800f324:	2b00      	cmp	r3, #0
 800f326:	d109      	bne.n	800f33c <xQueueGenericReset+0x28>
	__asm volatile
 800f328:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f32c:	f383 8811 	msr	BASEPRI, r3
 800f330:	f3bf 8f6f 	isb	sy
 800f334:	f3bf 8f4f 	dsb	sy
 800f338:	60bb      	str	r3, [r7, #8]
 800f33a:	e7fe      	b.n	800f33a <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 800f33c:	f002 f9ee 	bl	801171c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800f340:	68fb      	ldr	r3, [r7, #12]
 800f342:	681a      	ldr	r2, [r3, #0]
 800f344:	68fb      	ldr	r3, [r7, #12]
 800f346:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f348:	68f9      	ldr	r1, [r7, #12]
 800f34a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800f34c:	fb01 f303 	mul.w	r3, r1, r3
 800f350:	441a      	add	r2, r3
 800f352:	68fb      	ldr	r3, [r7, #12]
 800f354:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800f356:	68fb      	ldr	r3, [r7, #12]
 800f358:	2200      	movs	r2, #0
 800f35a:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800f35c:	68fb      	ldr	r3, [r7, #12]
 800f35e:	681a      	ldr	r2, [r3, #0]
 800f360:	68fb      	ldr	r3, [r7, #12]
 800f362:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800f364:	68fb      	ldr	r3, [r7, #12]
 800f366:	681a      	ldr	r2, [r3, #0]
 800f368:	68fb      	ldr	r3, [r7, #12]
 800f36a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f36c:	3b01      	subs	r3, #1
 800f36e:	68f9      	ldr	r1, [r7, #12]
 800f370:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800f372:	fb01 f303 	mul.w	r3, r1, r3
 800f376:	441a      	add	r2, r3
 800f378:	68fb      	ldr	r3, [r7, #12]
 800f37a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800f37c:	68fb      	ldr	r3, [r7, #12]
 800f37e:	22ff      	movs	r2, #255	; 0xff
 800f380:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800f384:	68fb      	ldr	r3, [r7, #12]
 800f386:	22ff      	movs	r2, #255	; 0xff
 800f388:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800f38c:	683b      	ldr	r3, [r7, #0]
 800f38e:	2b00      	cmp	r3, #0
 800f390:	d114      	bne.n	800f3bc <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f392:	68fb      	ldr	r3, [r7, #12]
 800f394:	691b      	ldr	r3, [r3, #16]
 800f396:	2b00      	cmp	r3, #0
 800f398:	d01a      	beq.n	800f3d0 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f39a:	68fb      	ldr	r3, [r7, #12]
 800f39c:	3310      	adds	r3, #16
 800f39e:	4618      	mov	r0, r3
 800f3a0:	f001 fada 	bl	8010958 <xTaskRemoveFromEventList>
 800f3a4:	4603      	mov	r3, r0
 800f3a6:	2b00      	cmp	r3, #0
 800f3a8:	d012      	beq.n	800f3d0 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800f3aa:	4b0d      	ldr	r3, [pc, #52]	; (800f3e0 <xQueueGenericReset+0xcc>)
 800f3ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f3b0:	601a      	str	r2, [r3, #0]
 800f3b2:	f3bf 8f4f 	dsb	sy
 800f3b6:	f3bf 8f6f 	isb	sy
 800f3ba:	e009      	b.n	800f3d0 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800f3bc:	68fb      	ldr	r3, [r7, #12]
 800f3be:	3310      	adds	r3, #16
 800f3c0:	4618      	mov	r0, r3
 800f3c2:	f7ff fef2 	bl	800f1aa <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800f3c6:	68fb      	ldr	r3, [r7, #12]
 800f3c8:	3324      	adds	r3, #36	; 0x24
 800f3ca:	4618      	mov	r0, r3
 800f3cc:	f7ff feed 	bl	800f1aa <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800f3d0:	f002 f9d2 	bl	8011778 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800f3d4:	2301      	movs	r3, #1
}
 800f3d6:	4618      	mov	r0, r3
 800f3d8:	3710      	adds	r7, #16
 800f3da:	46bd      	mov	sp, r7
 800f3dc:	bd80      	pop	{r7, pc}
 800f3de:	bf00      	nop
 800f3e0:	e000ed04 	.word	0xe000ed04

0800f3e4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800f3e4:	b580      	push	{r7, lr}
 800f3e6:	b08e      	sub	sp, #56	; 0x38
 800f3e8:	af02      	add	r7, sp, #8
 800f3ea:	60f8      	str	r0, [r7, #12]
 800f3ec:	60b9      	str	r1, [r7, #8]
 800f3ee:	607a      	str	r2, [r7, #4]
 800f3f0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f3f2:	68fb      	ldr	r3, [r7, #12]
 800f3f4:	2b00      	cmp	r3, #0
 800f3f6:	d109      	bne.n	800f40c <xQueueGenericCreateStatic+0x28>
 800f3f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f3fc:	f383 8811 	msr	BASEPRI, r3
 800f400:	f3bf 8f6f 	isb	sy
 800f404:	f3bf 8f4f 	dsb	sy
 800f408:	62bb      	str	r3, [r7, #40]	; 0x28
 800f40a:	e7fe      	b.n	800f40a <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800f40c:	683b      	ldr	r3, [r7, #0]
 800f40e:	2b00      	cmp	r3, #0
 800f410:	d109      	bne.n	800f426 <xQueueGenericCreateStatic+0x42>
 800f412:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f416:	f383 8811 	msr	BASEPRI, r3
 800f41a:	f3bf 8f6f 	isb	sy
 800f41e:	f3bf 8f4f 	dsb	sy
 800f422:	627b      	str	r3, [r7, #36]	; 0x24
 800f424:	e7fe      	b.n	800f424 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800f426:	687b      	ldr	r3, [r7, #4]
 800f428:	2b00      	cmp	r3, #0
 800f42a:	d002      	beq.n	800f432 <xQueueGenericCreateStatic+0x4e>
 800f42c:	68bb      	ldr	r3, [r7, #8]
 800f42e:	2b00      	cmp	r3, #0
 800f430:	d001      	beq.n	800f436 <xQueueGenericCreateStatic+0x52>
 800f432:	2301      	movs	r3, #1
 800f434:	e000      	b.n	800f438 <xQueueGenericCreateStatic+0x54>
 800f436:	2300      	movs	r3, #0
 800f438:	2b00      	cmp	r3, #0
 800f43a:	d109      	bne.n	800f450 <xQueueGenericCreateStatic+0x6c>
 800f43c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f440:	f383 8811 	msr	BASEPRI, r3
 800f444:	f3bf 8f6f 	isb	sy
 800f448:	f3bf 8f4f 	dsb	sy
 800f44c:	623b      	str	r3, [r7, #32]
 800f44e:	e7fe      	b.n	800f44e <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800f450:	687b      	ldr	r3, [r7, #4]
 800f452:	2b00      	cmp	r3, #0
 800f454:	d102      	bne.n	800f45c <xQueueGenericCreateStatic+0x78>
 800f456:	68bb      	ldr	r3, [r7, #8]
 800f458:	2b00      	cmp	r3, #0
 800f45a:	d101      	bne.n	800f460 <xQueueGenericCreateStatic+0x7c>
 800f45c:	2301      	movs	r3, #1
 800f45e:	e000      	b.n	800f462 <xQueueGenericCreateStatic+0x7e>
 800f460:	2300      	movs	r3, #0
 800f462:	2b00      	cmp	r3, #0
 800f464:	d109      	bne.n	800f47a <xQueueGenericCreateStatic+0x96>
 800f466:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f46a:	f383 8811 	msr	BASEPRI, r3
 800f46e:	f3bf 8f6f 	isb	sy
 800f472:	f3bf 8f4f 	dsb	sy
 800f476:	61fb      	str	r3, [r7, #28]
 800f478:	e7fe      	b.n	800f478 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800f47a:	2348      	movs	r3, #72	; 0x48
 800f47c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800f47e:	697b      	ldr	r3, [r7, #20]
 800f480:	2b48      	cmp	r3, #72	; 0x48
 800f482:	d009      	beq.n	800f498 <xQueueGenericCreateStatic+0xb4>
 800f484:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f488:	f383 8811 	msr	BASEPRI, r3
 800f48c:	f3bf 8f6f 	isb	sy
 800f490:	f3bf 8f4f 	dsb	sy
 800f494:	61bb      	str	r3, [r7, #24]
 800f496:	e7fe      	b.n	800f496 <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f498:	683b      	ldr	r3, [r7, #0]
 800f49a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800f49c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f49e:	2b00      	cmp	r3, #0
 800f4a0:	d00d      	beq.n	800f4be <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800f4a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f4a4:	2201      	movs	r2, #1
 800f4a6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f4aa:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800f4ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f4b0:	9300      	str	r3, [sp, #0]
 800f4b2:	4613      	mov	r3, r2
 800f4b4:	687a      	ldr	r2, [r7, #4]
 800f4b6:	68b9      	ldr	r1, [r7, #8]
 800f4b8:	68f8      	ldr	r0, [r7, #12]
 800f4ba:	f000 f842 	bl	800f542 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800f4be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800f4c0:	4618      	mov	r0, r3
 800f4c2:	3730      	adds	r7, #48	; 0x30
 800f4c4:	46bd      	mov	sp, r7
 800f4c6:	bd80      	pop	{r7, pc}

0800f4c8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800f4c8:	b580      	push	{r7, lr}
 800f4ca:	b08a      	sub	sp, #40	; 0x28
 800f4cc:	af02      	add	r7, sp, #8
 800f4ce:	60f8      	str	r0, [r7, #12]
 800f4d0:	60b9      	str	r1, [r7, #8]
 800f4d2:	4613      	mov	r3, r2
 800f4d4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f4d6:	68fb      	ldr	r3, [r7, #12]
 800f4d8:	2b00      	cmp	r3, #0
 800f4da:	d109      	bne.n	800f4f0 <xQueueGenericCreate+0x28>
 800f4dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f4e0:	f383 8811 	msr	BASEPRI, r3
 800f4e4:	f3bf 8f6f 	isb	sy
 800f4e8:	f3bf 8f4f 	dsb	sy
 800f4ec:	613b      	str	r3, [r7, #16]
 800f4ee:	e7fe      	b.n	800f4ee <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800f4f0:	68bb      	ldr	r3, [r7, #8]
 800f4f2:	2b00      	cmp	r3, #0
 800f4f4:	d102      	bne.n	800f4fc <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800f4f6:	2300      	movs	r3, #0
 800f4f8:	61fb      	str	r3, [r7, #28]
 800f4fa:	e004      	b.n	800f506 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f4fc:	68fb      	ldr	r3, [r7, #12]
 800f4fe:	68ba      	ldr	r2, [r7, #8]
 800f500:	fb02 f303 	mul.w	r3, r2, r3
 800f504:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800f506:	69fb      	ldr	r3, [r7, #28]
 800f508:	3348      	adds	r3, #72	; 0x48
 800f50a:	4618      	mov	r0, r3
 800f50c:	f002 fa20 	bl	8011950 <pvPortMalloc>
 800f510:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800f512:	69bb      	ldr	r3, [r7, #24]
 800f514:	2b00      	cmp	r3, #0
 800f516:	d00f      	beq.n	800f538 <xQueueGenericCreate+0x70>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800f518:	69bb      	ldr	r3, [r7, #24]
 800f51a:	3348      	adds	r3, #72	; 0x48
 800f51c:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800f51e:	69bb      	ldr	r3, [r7, #24]
 800f520:	2200      	movs	r2, #0
 800f522:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f526:	79fa      	ldrb	r2, [r7, #7]
 800f528:	69bb      	ldr	r3, [r7, #24]
 800f52a:	9300      	str	r3, [sp, #0]
 800f52c:	4613      	mov	r3, r2
 800f52e:	697a      	ldr	r2, [r7, #20]
 800f530:	68b9      	ldr	r1, [r7, #8]
 800f532:	68f8      	ldr	r0, [r7, #12]
 800f534:	f000 f805 	bl	800f542 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800f538:	69bb      	ldr	r3, [r7, #24]
	}
 800f53a:	4618      	mov	r0, r3
 800f53c:	3720      	adds	r7, #32
 800f53e:	46bd      	mov	sp, r7
 800f540:	bd80      	pop	{r7, pc}

0800f542 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800f542:	b580      	push	{r7, lr}
 800f544:	b084      	sub	sp, #16
 800f546:	af00      	add	r7, sp, #0
 800f548:	60f8      	str	r0, [r7, #12]
 800f54a:	60b9      	str	r1, [r7, #8]
 800f54c:	607a      	str	r2, [r7, #4]
 800f54e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800f550:	68bb      	ldr	r3, [r7, #8]
 800f552:	2b00      	cmp	r3, #0
 800f554:	d103      	bne.n	800f55e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800f556:	69bb      	ldr	r3, [r7, #24]
 800f558:	69ba      	ldr	r2, [r7, #24]
 800f55a:	601a      	str	r2, [r3, #0]
 800f55c:	e002      	b.n	800f564 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800f55e:	69bb      	ldr	r3, [r7, #24]
 800f560:	687a      	ldr	r2, [r7, #4]
 800f562:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800f564:	69bb      	ldr	r3, [r7, #24]
 800f566:	68fa      	ldr	r2, [r7, #12]
 800f568:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800f56a:	69bb      	ldr	r3, [r7, #24]
 800f56c:	68ba      	ldr	r2, [r7, #8]
 800f56e:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800f570:	2101      	movs	r1, #1
 800f572:	69b8      	ldr	r0, [r7, #24]
 800f574:	f7ff fece 	bl	800f314 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800f578:	bf00      	nop
 800f57a:	3710      	adds	r7, #16
 800f57c:	46bd      	mov	sp, r7
 800f57e:	bd80      	pop	{r7, pc}

0800f580 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800f580:	b580      	push	{r7, lr}
 800f582:	b082      	sub	sp, #8
 800f584:	af00      	add	r7, sp, #0
 800f586:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	2b00      	cmp	r3, #0
 800f58c:	d00e      	beq.n	800f5ac <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 800f58e:	687b      	ldr	r3, [r7, #4]
 800f590:	2200      	movs	r2, #0
 800f592:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800f594:	687b      	ldr	r3, [r7, #4]
 800f596:	2200      	movs	r2, #0
 800f598:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
 800f59a:	687b      	ldr	r3, [r7, #4]
 800f59c:	2200      	movs	r2, #0
 800f59e:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800f5a0:	2300      	movs	r3, #0
 800f5a2:	2200      	movs	r2, #0
 800f5a4:	2100      	movs	r1, #0
 800f5a6:	6878      	ldr	r0, [r7, #4]
 800f5a8:	f000 f838 	bl	800f61c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800f5ac:	bf00      	nop
 800f5ae:	3708      	adds	r7, #8
 800f5b0:	46bd      	mov	sp, r7
 800f5b2:	bd80      	pop	{r7, pc}

0800f5b4 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800f5b4:	b580      	push	{r7, lr}
 800f5b6:	b086      	sub	sp, #24
 800f5b8:	af00      	add	r7, sp, #0
 800f5ba:	4603      	mov	r3, r0
 800f5bc:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800f5be:	2301      	movs	r3, #1
 800f5c0:	617b      	str	r3, [r7, #20]
 800f5c2:	2300      	movs	r3, #0
 800f5c4:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800f5c6:	79fb      	ldrb	r3, [r7, #7]
 800f5c8:	461a      	mov	r2, r3
 800f5ca:	6939      	ldr	r1, [r7, #16]
 800f5cc:	6978      	ldr	r0, [r7, #20]
 800f5ce:	f7ff ff7b 	bl	800f4c8 <xQueueGenericCreate>
 800f5d2:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 800f5d4:	68f8      	ldr	r0, [r7, #12]
 800f5d6:	f7ff ffd3 	bl	800f580 <prvInitialiseMutex>

		return pxNewQueue;
 800f5da:	68fb      	ldr	r3, [r7, #12]
	}
 800f5dc:	4618      	mov	r0, r3
 800f5de:	3718      	adds	r7, #24
 800f5e0:	46bd      	mov	sp, r7
 800f5e2:	bd80      	pop	{r7, pc}

0800f5e4 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800f5e4:	b580      	push	{r7, lr}
 800f5e6:	b088      	sub	sp, #32
 800f5e8:	af02      	add	r7, sp, #8
 800f5ea:	4603      	mov	r3, r0
 800f5ec:	6039      	str	r1, [r7, #0]
 800f5ee:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800f5f0:	2301      	movs	r3, #1
 800f5f2:	617b      	str	r3, [r7, #20]
 800f5f4:	2300      	movs	r3, #0
 800f5f6:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		pxNewQueue = ( Queue_t * ) xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800f5f8:	79fb      	ldrb	r3, [r7, #7]
 800f5fa:	9300      	str	r3, [sp, #0]
 800f5fc:	683b      	ldr	r3, [r7, #0]
 800f5fe:	2200      	movs	r2, #0
 800f600:	6939      	ldr	r1, [r7, #16]
 800f602:	6978      	ldr	r0, [r7, #20]
 800f604:	f7ff feee 	bl	800f3e4 <xQueueGenericCreateStatic>
 800f608:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 800f60a:	68f8      	ldr	r0, [r7, #12]
 800f60c:	f7ff ffb8 	bl	800f580 <prvInitialiseMutex>

		return pxNewQueue;
 800f610:	68fb      	ldr	r3, [r7, #12]
	}
 800f612:	4618      	mov	r0, r3
 800f614:	3718      	adds	r7, #24
 800f616:	46bd      	mov	sp, r7
 800f618:	bd80      	pop	{r7, pc}
	...

0800f61c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800f61c:	b580      	push	{r7, lr}
 800f61e:	b08e      	sub	sp, #56	; 0x38
 800f620:	af00      	add	r7, sp, #0
 800f622:	60f8      	str	r0, [r7, #12]
 800f624:	60b9      	str	r1, [r7, #8]
 800f626:	607a      	str	r2, [r7, #4]
 800f628:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800f62a:	2300      	movs	r3, #0
 800f62c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800f62e:	68fb      	ldr	r3, [r7, #12]
 800f630:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800f632:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f634:	2b00      	cmp	r3, #0
 800f636:	d109      	bne.n	800f64c <xQueueGenericSend+0x30>
 800f638:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f63c:	f383 8811 	msr	BASEPRI, r3
 800f640:	f3bf 8f6f 	isb	sy
 800f644:	f3bf 8f4f 	dsb	sy
 800f648:	62bb      	str	r3, [r7, #40]	; 0x28
 800f64a:	e7fe      	b.n	800f64a <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f64c:	68bb      	ldr	r3, [r7, #8]
 800f64e:	2b00      	cmp	r3, #0
 800f650:	d103      	bne.n	800f65a <xQueueGenericSend+0x3e>
 800f652:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f654:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f656:	2b00      	cmp	r3, #0
 800f658:	d101      	bne.n	800f65e <xQueueGenericSend+0x42>
 800f65a:	2301      	movs	r3, #1
 800f65c:	e000      	b.n	800f660 <xQueueGenericSend+0x44>
 800f65e:	2300      	movs	r3, #0
 800f660:	2b00      	cmp	r3, #0
 800f662:	d109      	bne.n	800f678 <xQueueGenericSend+0x5c>
 800f664:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f668:	f383 8811 	msr	BASEPRI, r3
 800f66c:	f3bf 8f6f 	isb	sy
 800f670:	f3bf 8f4f 	dsb	sy
 800f674:	627b      	str	r3, [r7, #36]	; 0x24
 800f676:	e7fe      	b.n	800f676 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f678:	683b      	ldr	r3, [r7, #0]
 800f67a:	2b02      	cmp	r3, #2
 800f67c:	d103      	bne.n	800f686 <xQueueGenericSend+0x6a>
 800f67e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f680:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f682:	2b01      	cmp	r3, #1
 800f684:	d101      	bne.n	800f68a <xQueueGenericSend+0x6e>
 800f686:	2301      	movs	r3, #1
 800f688:	e000      	b.n	800f68c <xQueueGenericSend+0x70>
 800f68a:	2300      	movs	r3, #0
 800f68c:	2b00      	cmp	r3, #0
 800f68e:	d109      	bne.n	800f6a4 <xQueueGenericSend+0x88>
 800f690:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f694:	f383 8811 	msr	BASEPRI, r3
 800f698:	f3bf 8f6f 	isb	sy
 800f69c:	f3bf 8f4f 	dsb	sy
 800f6a0:	623b      	str	r3, [r7, #32]
 800f6a2:	e7fe      	b.n	800f6a2 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f6a4:	f001 fb14 	bl	8010cd0 <xTaskGetSchedulerState>
 800f6a8:	4603      	mov	r3, r0
 800f6aa:	2b00      	cmp	r3, #0
 800f6ac:	d102      	bne.n	800f6b4 <xQueueGenericSend+0x98>
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	2b00      	cmp	r3, #0
 800f6b2:	d101      	bne.n	800f6b8 <xQueueGenericSend+0x9c>
 800f6b4:	2301      	movs	r3, #1
 800f6b6:	e000      	b.n	800f6ba <xQueueGenericSend+0x9e>
 800f6b8:	2300      	movs	r3, #0
 800f6ba:	2b00      	cmp	r3, #0
 800f6bc:	d109      	bne.n	800f6d2 <xQueueGenericSend+0xb6>
 800f6be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f6c2:	f383 8811 	msr	BASEPRI, r3
 800f6c6:	f3bf 8f6f 	isb	sy
 800f6ca:	f3bf 8f4f 	dsb	sy
 800f6ce:	61fb      	str	r3, [r7, #28]
 800f6d0:	e7fe      	b.n	800f6d0 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f6d2:	f002 f823 	bl	801171c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f6d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f6d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f6da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f6dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f6de:	429a      	cmp	r2, r3
 800f6e0:	d302      	bcc.n	800f6e8 <xQueueGenericSend+0xcc>
 800f6e2:	683b      	ldr	r3, [r7, #0]
 800f6e4:	2b02      	cmp	r3, #2
 800f6e6:	d129      	bne.n	800f73c <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f6e8:	683a      	ldr	r2, [r7, #0]
 800f6ea:	68b9      	ldr	r1, [r7, #8]
 800f6ec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f6ee:	f000 fc26 	bl	800ff3e <prvCopyDataToQueue>
 800f6f2:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f6f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f6f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f6f8:	2b00      	cmp	r3, #0
 800f6fa:	d010      	beq.n	800f71e <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f6fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f6fe:	3324      	adds	r3, #36	; 0x24
 800f700:	4618      	mov	r0, r3
 800f702:	f001 f929 	bl	8010958 <xTaskRemoveFromEventList>
 800f706:	4603      	mov	r3, r0
 800f708:	2b00      	cmp	r3, #0
 800f70a:	d013      	beq.n	800f734 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800f70c:	4b3f      	ldr	r3, [pc, #252]	; (800f80c <xQueueGenericSend+0x1f0>)
 800f70e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f712:	601a      	str	r2, [r3, #0]
 800f714:	f3bf 8f4f 	dsb	sy
 800f718:	f3bf 8f6f 	isb	sy
 800f71c:	e00a      	b.n	800f734 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800f71e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f720:	2b00      	cmp	r3, #0
 800f722:	d007      	beq.n	800f734 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800f724:	4b39      	ldr	r3, [pc, #228]	; (800f80c <xQueueGenericSend+0x1f0>)
 800f726:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f72a:	601a      	str	r2, [r3, #0]
 800f72c:	f3bf 8f4f 	dsb	sy
 800f730:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800f734:	f002 f820 	bl	8011778 <vPortExitCritical>
				return pdPASS;
 800f738:	2301      	movs	r3, #1
 800f73a:	e063      	b.n	800f804 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	2b00      	cmp	r3, #0
 800f740:	d103      	bne.n	800f74a <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f742:	f002 f819 	bl	8011778 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800f746:	2300      	movs	r3, #0
 800f748:	e05c      	b.n	800f804 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f74a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f74c:	2b00      	cmp	r3, #0
 800f74e:	d106      	bne.n	800f75e <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f750:	f107 0314 	add.w	r3, r7, #20
 800f754:	4618      	mov	r0, r3
 800f756:	f001 f961 	bl	8010a1c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f75a:	2301      	movs	r3, #1
 800f75c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f75e:	f002 f80b 	bl	8011778 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f762:	f000 ff15 	bl	8010590 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f766:	f001 ffd9 	bl	801171c <vPortEnterCritical>
 800f76a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f76c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800f770:	b25b      	sxtb	r3, r3
 800f772:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f776:	d103      	bne.n	800f780 <xQueueGenericSend+0x164>
 800f778:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f77a:	2200      	movs	r2, #0
 800f77c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f780:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f782:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f786:	b25b      	sxtb	r3, r3
 800f788:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f78c:	d103      	bne.n	800f796 <xQueueGenericSend+0x17a>
 800f78e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f790:	2200      	movs	r2, #0
 800f792:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f796:	f001 ffef 	bl	8011778 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f79a:	1d3a      	adds	r2, r7, #4
 800f79c:	f107 0314 	add.w	r3, r7, #20
 800f7a0:	4611      	mov	r1, r2
 800f7a2:	4618      	mov	r0, r3
 800f7a4:	f001 f950 	bl	8010a48 <xTaskCheckForTimeOut>
 800f7a8:	4603      	mov	r3, r0
 800f7aa:	2b00      	cmp	r3, #0
 800f7ac:	d124      	bne.n	800f7f8 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800f7ae:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f7b0:	f000 fcbd 	bl	801012e <prvIsQueueFull>
 800f7b4:	4603      	mov	r3, r0
 800f7b6:	2b00      	cmp	r3, #0
 800f7b8:	d018      	beq.n	800f7ec <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800f7ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f7bc:	3310      	adds	r3, #16
 800f7be:	687a      	ldr	r2, [r7, #4]
 800f7c0:	4611      	mov	r1, r2
 800f7c2:	4618      	mov	r0, r3
 800f7c4:	f001 f8a4 	bl	8010910 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800f7c8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f7ca:	f000 fc48 	bl	801005e <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800f7ce:	f000 feed 	bl	80105ac <xTaskResumeAll>
 800f7d2:	4603      	mov	r3, r0
 800f7d4:	2b00      	cmp	r3, #0
 800f7d6:	f47f af7c 	bne.w	800f6d2 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 800f7da:	4b0c      	ldr	r3, [pc, #48]	; (800f80c <xQueueGenericSend+0x1f0>)
 800f7dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f7e0:	601a      	str	r2, [r3, #0]
 800f7e2:	f3bf 8f4f 	dsb	sy
 800f7e6:	f3bf 8f6f 	isb	sy
 800f7ea:	e772      	b.n	800f6d2 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800f7ec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f7ee:	f000 fc36 	bl	801005e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f7f2:	f000 fedb 	bl	80105ac <xTaskResumeAll>
 800f7f6:	e76c      	b.n	800f6d2 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800f7f8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f7fa:	f000 fc30 	bl	801005e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f7fe:	f000 fed5 	bl	80105ac <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800f802:	2300      	movs	r3, #0
		}
	}
}
 800f804:	4618      	mov	r0, r3
 800f806:	3738      	adds	r7, #56	; 0x38
 800f808:	46bd      	mov	sp, r7
 800f80a:	bd80      	pop	{r7, pc}
 800f80c:	e000ed04 	.word	0xe000ed04

0800f810 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800f810:	b580      	push	{r7, lr}
 800f812:	b08e      	sub	sp, #56	; 0x38
 800f814:	af00      	add	r7, sp, #0
 800f816:	60f8      	str	r0, [r7, #12]
 800f818:	60b9      	str	r1, [r7, #8]
 800f81a:	607a      	str	r2, [r7, #4]
 800f81c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800f81e:	68fb      	ldr	r3, [r7, #12]
 800f820:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800f822:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f824:	2b00      	cmp	r3, #0
 800f826:	d109      	bne.n	800f83c <xQueueGenericSendFromISR+0x2c>
 800f828:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f82c:	f383 8811 	msr	BASEPRI, r3
 800f830:	f3bf 8f6f 	isb	sy
 800f834:	f3bf 8f4f 	dsb	sy
 800f838:	627b      	str	r3, [r7, #36]	; 0x24
 800f83a:	e7fe      	b.n	800f83a <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f83c:	68bb      	ldr	r3, [r7, #8]
 800f83e:	2b00      	cmp	r3, #0
 800f840:	d103      	bne.n	800f84a <xQueueGenericSendFromISR+0x3a>
 800f842:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f846:	2b00      	cmp	r3, #0
 800f848:	d101      	bne.n	800f84e <xQueueGenericSendFromISR+0x3e>
 800f84a:	2301      	movs	r3, #1
 800f84c:	e000      	b.n	800f850 <xQueueGenericSendFromISR+0x40>
 800f84e:	2300      	movs	r3, #0
 800f850:	2b00      	cmp	r3, #0
 800f852:	d109      	bne.n	800f868 <xQueueGenericSendFromISR+0x58>
 800f854:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f858:	f383 8811 	msr	BASEPRI, r3
 800f85c:	f3bf 8f6f 	isb	sy
 800f860:	f3bf 8f4f 	dsb	sy
 800f864:	623b      	str	r3, [r7, #32]
 800f866:	e7fe      	b.n	800f866 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f868:	683b      	ldr	r3, [r7, #0]
 800f86a:	2b02      	cmp	r3, #2
 800f86c:	d103      	bne.n	800f876 <xQueueGenericSendFromISR+0x66>
 800f86e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f870:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f872:	2b01      	cmp	r3, #1
 800f874:	d101      	bne.n	800f87a <xQueueGenericSendFromISR+0x6a>
 800f876:	2301      	movs	r3, #1
 800f878:	e000      	b.n	800f87c <xQueueGenericSendFromISR+0x6c>
 800f87a:	2300      	movs	r3, #0
 800f87c:	2b00      	cmp	r3, #0
 800f87e:	d109      	bne.n	800f894 <xQueueGenericSendFromISR+0x84>
 800f880:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f884:	f383 8811 	msr	BASEPRI, r3
 800f888:	f3bf 8f6f 	isb	sy
 800f88c:	f3bf 8f4f 	dsb	sy
 800f890:	61fb      	str	r3, [r7, #28]
 800f892:	e7fe      	b.n	800f892 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f894:	f002 f81e 	bl	80118d4 <vPortValidateInterruptPriority>
	__asm volatile
 800f898:	f3ef 8211 	mrs	r2, BASEPRI
 800f89c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f8a0:	f383 8811 	msr	BASEPRI, r3
 800f8a4:	f3bf 8f6f 	isb	sy
 800f8a8:	f3bf 8f4f 	dsb	sy
 800f8ac:	61ba      	str	r2, [r7, #24]
 800f8ae:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800f8b0:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f8b2:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f8b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f8b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f8b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f8ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f8bc:	429a      	cmp	r2, r3
 800f8be:	d302      	bcc.n	800f8c6 <xQueueGenericSendFromISR+0xb6>
 800f8c0:	683b      	ldr	r3, [r7, #0]
 800f8c2:	2b02      	cmp	r3, #2
 800f8c4:	d12c      	bne.n	800f920 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800f8c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f8c8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f8cc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f8d0:	683a      	ldr	r2, [r7, #0]
 800f8d2:	68b9      	ldr	r1, [r7, #8]
 800f8d4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f8d6:	f000 fb32 	bl	800ff3e <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800f8da:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800f8de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f8e2:	d112      	bne.n	800f90a <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f8e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f8e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f8e8:	2b00      	cmp	r3, #0
 800f8ea:	d016      	beq.n	800f91a <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f8ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f8ee:	3324      	adds	r3, #36	; 0x24
 800f8f0:	4618      	mov	r0, r3
 800f8f2:	f001 f831 	bl	8010958 <xTaskRemoveFromEventList>
 800f8f6:	4603      	mov	r3, r0
 800f8f8:	2b00      	cmp	r3, #0
 800f8fa:	d00e      	beq.n	800f91a <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800f8fc:	687b      	ldr	r3, [r7, #4]
 800f8fe:	2b00      	cmp	r3, #0
 800f900:	d00b      	beq.n	800f91a <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800f902:	687b      	ldr	r3, [r7, #4]
 800f904:	2201      	movs	r2, #1
 800f906:	601a      	str	r2, [r3, #0]
 800f908:	e007      	b.n	800f91a <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800f90a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800f90e:	3301      	adds	r3, #1
 800f910:	b2db      	uxtb	r3, r3
 800f912:	b25a      	sxtb	r2, r3
 800f914:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f916:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800f91a:	2301      	movs	r3, #1
 800f91c:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800f91e:	e001      	b.n	800f924 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800f920:	2300      	movs	r3, #0
 800f922:	637b      	str	r3, [r7, #52]	; 0x34
 800f924:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f926:	613b      	str	r3, [r7, #16]
	__asm volatile
 800f928:	693b      	ldr	r3, [r7, #16]
 800f92a:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f92e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800f930:	4618      	mov	r0, r3
 800f932:	3738      	adds	r7, #56	; 0x38
 800f934:	46bd      	mov	sp, r7
 800f936:	bd80      	pop	{r7, pc}

0800f938 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800f938:	b580      	push	{r7, lr}
 800f93a:	b08e      	sub	sp, #56	; 0x38
 800f93c:	af00      	add	r7, sp, #0
 800f93e:	6078      	str	r0, [r7, #4]
 800f940:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800f942:	687b      	ldr	r3, [r7, #4]
 800f944:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800f946:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f948:	2b00      	cmp	r3, #0
 800f94a:	d109      	bne.n	800f960 <xQueueGiveFromISR+0x28>
	__asm volatile
 800f94c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f950:	f383 8811 	msr	BASEPRI, r3
 800f954:	f3bf 8f6f 	isb	sy
 800f958:	f3bf 8f4f 	dsb	sy
 800f95c:	623b      	str	r3, [r7, #32]
 800f95e:	e7fe      	b.n	800f95e <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800f960:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f964:	2b00      	cmp	r3, #0
 800f966:	d009      	beq.n	800f97c <xQueueGiveFromISR+0x44>
 800f968:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f96c:	f383 8811 	msr	BASEPRI, r3
 800f970:	f3bf 8f6f 	isb	sy
 800f974:	f3bf 8f4f 	dsb	sy
 800f978:	61fb      	str	r3, [r7, #28]
 800f97a:	e7fe      	b.n	800f97a <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 800f97c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f97e:	681b      	ldr	r3, [r3, #0]
 800f980:	2b00      	cmp	r3, #0
 800f982:	d103      	bne.n	800f98c <xQueueGiveFromISR+0x54>
 800f984:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f986:	685b      	ldr	r3, [r3, #4]
 800f988:	2b00      	cmp	r3, #0
 800f98a:	d101      	bne.n	800f990 <xQueueGiveFromISR+0x58>
 800f98c:	2301      	movs	r3, #1
 800f98e:	e000      	b.n	800f992 <xQueueGiveFromISR+0x5a>
 800f990:	2300      	movs	r3, #0
 800f992:	2b00      	cmp	r3, #0
 800f994:	d109      	bne.n	800f9aa <xQueueGiveFromISR+0x72>
 800f996:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f99a:	f383 8811 	msr	BASEPRI, r3
 800f99e:	f3bf 8f6f 	isb	sy
 800f9a2:	f3bf 8f4f 	dsb	sy
 800f9a6:	61bb      	str	r3, [r7, #24]
 800f9a8:	e7fe      	b.n	800f9a8 <xQueueGiveFromISR+0x70>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f9aa:	f001 ff93 	bl	80118d4 <vPortValidateInterruptPriority>
	__asm volatile
 800f9ae:	f3ef 8211 	mrs	r2, BASEPRI
 800f9b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f9b6:	f383 8811 	msr	BASEPRI, r3
 800f9ba:	f3bf 8f6f 	isb	sy
 800f9be:	f3bf 8f4f 	dsb	sy
 800f9c2:	617a      	str	r2, [r7, #20]
 800f9c4:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800f9c6:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f9c8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f9ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f9cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f9ce:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800f9d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f9d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f9d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f9d6:	429a      	cmp	r2, r3
 800f9d8:	d22b      	bcs.n	800fa32 <xQueueGiveFromISR+0xfa>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800f9da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f9dc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f9e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800f9e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f9e6:	1c5a      	adds	r2, r3, #1
 800f9e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f9ea:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800f9ec:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800f9f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f9f4:	d112      	bne.n	800fa1c <xQueueGiveFromISR+0xe4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f9f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f9f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f9fa:	2b00      	cmp	r3, #0
 800f9fc:	d016      	beq.n	800fa2c <xQueueGiveFromISR+0xf4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f9fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fa00:	3324      	adds	r3, #36	; 0x24
 800fa02:	4618      	mov	r0, r3
 800fa04:	f000 ffa8 	bl	8010958 <xTaskRemoveFromEventList>
 800fa08:	4603      	mov	r3, r0
 800fa0a:	2b00      	cmp	r3, #0
 800fa0c:	d00e      	beq.n	800fa2c <xQueueGiveFromISR+0xf4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800fa0e:	683b      	ldr	r3, [r7, #0]
 800fa10:	2b00      	cmp	r3, #0
 800fa12:	d00b      	beq.n	800fa2c <xQueueGiveFromISR+0xf4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800fa14:	683b      	ldr	r3, [r7, #0]
 800fa16:	2201      	movs	r2, #1
 800fa18:	601a      	str	r2, [r3, #0]
 800fa1a:	e007      	b.n	800fa2c <xQueueGiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800fa1c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800fa20:	3301      	adds	r3, #1
 800fa22:	b2db      	uxtb	r3, r3
 800fa24:	b25a      	sxtb	r2, r3
 800fa26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fa28:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800fa2c:	2301      	movs	r3, #1
 800fa2e:	637b      	str	r3, [r7, #52]	; 0x34
 800fa30:	e001      	b.n	800fa36 <xQueueGiveFromISR+0xfe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800fa32:	2300      	movs	r3, #0
 800fa34:	637b      	str	r3, [r7, #52]	; 0x34
 800fa36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fa38:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800fa3a:	68fb      	ldr	r3, [r7, #12]
 800fa3c:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800fa40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800fa42:	4618      	mov	r0, r3
 800fa44:	3738      	adds	r7, #56	; 0x38
 800fa46:	46bd      	mov	sp, r7
 800fa48:	bd80      	pop	{r7, pc}
	...

0800fa4c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800fa4c:	b580      	push	{r7, lr}
 800fa4e:	b08c      	sub	sp, #48	; 0x30
 800fa50:	af00      	add	r7, sp, #0
 800fa52:	60f8      	str	r0, [r7, #12]
 800fa54:	60b9      	str	r1, [r7, #8]
 800fa56:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800fa58:	2300      	movs	r3, #0
 800fa5a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800fa5c:	68fb      	ldr	r3, [r7, #12]
 800fa5e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800fa60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fa62:	2b00      	cmp	r3, #0
 800fa64:	d109      	bne.n	800fa7a <xQueueReceive+0x2e>
	__asm volatile
 800fa66:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa6a:	f383 8811 	msr	BASEPRI, r3
 800fa6e:	f3bf 8f6f 	isb	sy
 800fa72:	f3bf 8f4f 	dsb	sy
 800fa76:	623b      	str	r3, [r7, #32]
 800fa78:	e7fe      	b.n	800fa78 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fa7a:	68bb      	ldr	r3, [r7, #8]
 800fa7c:	2b00      	cmp	r3, #0
 800fa7e:	d103      	bne.n	800fa88 <xQueueReceive+0x3c>
 800fa80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fa82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fa84:	2b00      	cmp	r3, #0
 800fa86:	d101      	bne.n	800fa8c <xQueueReceive+0x40>
 800fa88:	2301      	movs	r3, #1
 800fa8a:	e000      	b.n	800fa8e <xQueueReceive+0x42>
 800fa8c:	2300      	movs	r3, #0
 800fa8e:	2b00      	cmp	r3, #0
 800fa90:	d109      	bne.n	800faa6 <xQueueReceive+0x5a>
 800fa92:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa96:	f383 8811 	msr	BASEPRI, r3
 800fa9a:	f3bf 8f6f 	isb	sy
 800fa9e:	f3bf 8f4f 	dsb	sy
 800faa2:	61fb      	str	r3, [r7, #28]
 800faa4:	e7fe      	b.n	800faa4 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800faa6:	f001 f913 	bl	8010cd0 <xTaskGetSchedulerState>
 800faaa:	4603      	mov	r3, r0
 800faac:	2b00      	cmp	r3, #0
 800faae:	d102      	bne.n	800fab6 <xQueueReceive+0x6a>
 800fab0:	687b      	ldr	r3, [r7, #4]
 800fab2:	2b00      	cmp	r3, #0
 800fab4:	d101      	bne.n	800faba <xQueueReceive+0x6e>
 800fab6:	2301      	movs	r3, #1
 800fab8:	e000      	b.n	800fabc <xQueueReceive+0x70>
 800faba:	2300      	movs	r3, #0
 800fabc:	2b00      	cmp	r3, #0
 800fabe:	d109      	bne.n	800fad4 <xQueueReceive+0x88>
 800fac0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fac4:	f383 8811 	msr	BASEPRI, r3
 800fac8:	f3bf 8f6f 	isb	sy
 800facc:	f3bf 8f4f 	dsb	sy
 800fad0:	61bb      	str	r3, [r7, #24]
 800fad2:	e7fe      	b.n	800fad2 <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800fad4:	f001 fe22 	bl	801171c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fad8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fada:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fadc:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800fade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fae0:	2b00      	cmp	r3, #0
 800fae2:	d01f      	beq.n	800fb24 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800fae4:	68b9      	ldr	r1, [r7, #8]
 800fae6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fae8:	f000 fa93 	bl	8010012 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800faec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800faee:	1e5a      	subs	r2, r3, #1
 800faf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800faf2:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800faf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800faf6:	691b      	ldr	r3, [r3, #16]
 800faf8:	2b00      	cmp	r3, #0
 800fafa:	d00f      	beq.n	800fb1c <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fafc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fafe:	3310      	adds	r3, #16
 800fb00:	4618      	mov	r0, r3
 800fb02:	f000 ff29 	bl	8010958 <xTaskRemoveFromEventList>
 800fb06:	4603      	mov	r3, r0
 800fb08:	2b00      	cmp	r3, #0
 800fb0a:	d007      	beq.n	800fb1c <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800fb0c:	4b3c      	ldr	r3, [pc, #240]	; (800fc00 <xQueueReceive+0x1b4>)
 800fb0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fb12:	601a      	str	r2, [r3, #0]
 800fb14:	f3bf 8f4f 	dsb	sy
 800fb18:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800fb1c:	f001 fe2c 	bl	8011778 <vPortExitCritical>
				return pdPASS;
 800fb20:	2301      	movs	r3, #1
 800fb22:	e069      	b.n	800fbf8 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800fb24:	687b      	ldr	r3, [r7, #4]
 800fb26:	2b00      	cmp	r3, #0
 800fb28:	d103      	bne.n	800fb32 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800fb2a:	f001 fe25 	bl	8011778 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800fb2e:	2300      	movs	r3, #0
 800fb30:	e062      	b.n	800fbf8 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 800fb32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fb34:	2b00      	cmp	r3, #0
 800fb36:	d106      	bne.n	800fb46 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800fb38:	f107 0310 	add.w	r3, r7, #16
 800fb3c:	4618      	mov	r0, r3
 800fb3e:	f000 ff6d 	bl	8010a1c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800fb42:	2301      	movs	r3, #1
 800fb44:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800fb46:	f001 fe17 	bl	8011778 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800fb4a:	f000 fd21 	bl	8010590 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800fb4e:	f001 fde5 	bl	801171c <vPortEnterCritical>
 800fb52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fb54:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800fb58:	b25b      	sxtb	r3, r3
 800fb5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fb5e:	d103      	bne.n	800fb68 <xQueueReceive+0x11c>
 800fb60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fb62:	2200      	movs	r2, #0
 800fb64:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800fb68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fb6a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800fb6e:	b25b      	sxtb	r3, r3
 800fb70:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fb74:	d103      	bne.n	800fb7e <xQueueReceive+0x132>
 800fb76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fb78:	2200      	movs	r2, #0
 800fb7a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800fb7e:	f001 fdfb 	bl	8011778 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800fb82:	1d3a      	adds	r2, r7, #4
 800fb84:	f107 0310 	add.w	r3, r7, #16
 800fb88:	4611      	mov	r1, r2
 800fb8a:	4618      	mov	r0, r3
 800fb8c:	f000 ff5c 	bl	8010a48 <xTaskCheckForTimeOut>
 800fb90:	4603      	mov	r3, r0
 800fb92:	2b00      	cmp	r3, #0
 800fb94:	d123      	bne.n	800fbde <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800fb96:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fb98:	f000 fab3 	bl	8010102 <prvIsQueueEmpty>
 800fb9c:	4603      	mov	r3, r0
 800fb9e:	2b00      	cmp	r3, #0
 800fba0:	d017      	beq.n	800fbd2 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800fba2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fba4:	3324      	adds	r3, #36	; 0x24
 800fba6:	687a      	ldr	r2, [r7, #4]
 800fba8:	4611      	mov	r1, r2
 800fbaa:	4618      	mov	r0, r3
 800fbac:	f000 feb0 	bl	8010910 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800fbb0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fbb2:	f000 fa54 	bl	801005e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800fbb6:	f000 fcf9 	bl	80105ac <xTaskResumeAll>
 800fbba:	4603      	mov	r3, r0
 800fbbc:	2b00      	cmp	r3, #0
 800fbbe:	d189      	bne.n	800fad4 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 800fbc0:	4b0f      	ldr	r3, [pc, #60]	; (800fc00 <xQueueReceive+0x1b4>)
 800fbc2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fbc6:	601a      	str	r2, [r3, #0]
 800fbc8:	f3bf 8f4f 	dsb	sy
 800fbcc:	f3bf 8f6f 	isb	sy
 800fbd0:	e780      	b.n	800fad4 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800fbd2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fbd4:	f000 fa43 	bl	801005e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800fbd8:	f000 fce8 	bl	80105ac <xTaskResumeAll>
 800fbdc:	e77a      	b.n	800fad4 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800fbde:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fbe0:	f000 fa3d 	bl	801005e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800fbe4:	f000 fce2 	bl	80105ac <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800fbe8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fbea:	f000 fa8a 	bl	8010102 <prvIsQueueEmpty>
 800fbee:	4603      	mov	r3, r0
 800fbf0:	2b00      	cmp	r3, #0
 800fbf2:	f43f af6f 	beq.w	800fad4 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800fbf6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800fbf8:	4618      	mov	r0, r3
 800fbfa:	3730      	adds	r7, #48	; 0x30
 800fbfc:	46bd      	mov	sp, r7
 800fbfe:	bd80      	pop	{r7, pc}
 800fc00:	e000ed04 	.word	0xe000ed04

0800fc04 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800fc04:	b580      	push	{r7, lr}
 800fc06:	b08e      	sub	sp, #56	; 0x38
 800fc08:	af00      	add	r7, sp, #0
 800fc0a:	6078      	str	r0, [r7, #4]
 800fc0c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800fc0e:	2300      	movs	r3, #0
 800fc10:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800fc12:	687b      	ldr	r3, [r7, #4]
 800fc14:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800fc16:	2300      	movs	r3, #0
 800fc18:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800fc1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fc1c:	2b00      	cmp	r3, #0
 800fc1e:	d109      	bne.n	800fc34 <xQueueSemaphoreTake+0x30>
 800fc20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fc24:	f383 8811 	msr	BASEPRI, r3
 800fc28:	f3bf 8f6f 	isb	sy
 800fc2c:	f3bf 8f4f 	dsb	sy
 800fc30:	623b      	str	r3, [r7, #32]
 800fc32:	e7fe      	b.n	800fc32 <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800fc34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fc36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fc38:	2b00      	cmp	r3, #0
 800fc3a:	d009      	beq.n	800fc50 <xQueueSemaphoreTake+0x4c>
 800fc3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fc40:	f383 8811 	msr	BASEPRI, r3
 800fc44:	f3bf 8f6f 	isb	sy
 800fc48:	f3bf 8f4f 	dsb	sy
 800fc4c:	61fb      	str	r3, [r7, #28]
 800fc4e:	e7fe      	b.n	800fc4e <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800fc50:	f001 f83e 	bl	8010cd0 <xTaskGetSchedulerState>
 800fc54:	4603      	mov	r3, r0
 800fc56:	2b00      	cmp	r3, #0
 800fc58:	d102      	bne.n	800fc60 <xQueueSemaphoreTake+0x5c>
 800fc5a:	683b      	ldr	r3, [r7, #0]
 800fc5c:	2b00      	cmp	r3, #0
 800fc5e:	d101      	bne.n	800fc64 <xQueueSemaphoreTake+0x60>
 800fc60:	2301      	movs	r3, #1
 800fc62:	e000      	b.n	800fc66 <xQueueSemaphoreTake+0x62>
 800fc64:	2300      	movs	r3, #0
 800fc66:	2b00      	cmp	r3, #0
 800fc68:	d109      	bne.n	800fc7e <xQueueSemaphoreTake+0x7a>
 800fc6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fc6e:	f383 8811 	msr	BASEPRI, r3
 800fc72:	f3bf 8f6f 	isb	sy
 800fc76:	f3bf 8f4f 	dsb	sy
 800fc7a:	61bb      	str	r3, [r7, #24]
 800fc7c:	e7fe      	b.n	800fc7c <xQueueSemaphoreTake+0x78>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800fc7e:	f001 fd4d 	bl	801171c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800fc82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fc84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fc86:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800fc88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc8a:	2b00      	cmp	r3, #0
 800fc8c:	d024      	beq.n	800fcd8 <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800fc8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc90:	1e5a      	subs	r2, r3, #1
 800fc92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fc94:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800fc96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fc98:	681b      	ldr	r3, [r3, #0]
 800fc9a:	2b00      	cmp	r3, #0
 800fc9c:	d104      	bne.n	800fca8 <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 800fc9e:	f001 f9dd 	bl	801105c <pvTaskIncrementMutexHeldCount>
 800fca2:	4602      	mov	r2, r0
 800fca4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fca6:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fca8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fcaa:	691b      	ldr	r3, [r3, #16]
 800fcac:	2b00      	cmp	r3, #0
 800fcae:	d00f      	beq.n	800fcd0 <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fcb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fcb2:	3310      	adds	r3, #16
 800fcb4:	4618      	mov	r0, r3
 800fcb6:	f000 fe4f 	bl	8010958 <xTaskRemoveFromEventList>
 800fcba:	4603      	mov	r3, r0
 800fcbc:	2b00      	cmp	r3, #0
 800fcbe:	d007      	beq.n	800fcd0 <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800fcc0:	4b53      	ldr	r3, [pc, #332]	; (800fe10 <xQueueSemaphoreTake+0x20c>)
 800fcc2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fcc6:	601a      	str	r2, [r3, #0]
 800fcc8:	f3bf 8f4f 	dsb	sy
 800fccc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800fcd0:	f001 fd52 	bl	8011778 <vPortExitCritical>
				return pdPASS;
 800fcd4:	2301      	movs	r3, #1
 800fcd6:	e096      	b.n	800fe06 <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800fcd8:	683b      	ldr	r3, [r7, #0]
 800fcda:	2b00      	cmp	r3, #0
 800fcdc:	d110      	bne.n	800fd00 <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800fcde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fce0:	2b00      	cmp	r3, #0
 800fce2:	d009      	beq.n	800fcf8 <xQueueSemaphoreTake+0xf4>
 800fce4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fce8:	f383 8811 	msr	BASEPRI, r3
 800fcec:	f3bf 8f6f 	isb	sy
 800fcf0:	f3bf 8f4f 	dsb	sy
 800fcf4:	617b      	str	r3, [r7, #20]
 800fcf6:	e7fe      	b.n	800fcf6 <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800fcf8:	f001 fd3e 	bl	8011778 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800fcfc:	2300      	movs	r3, #0
 800fcfe:	e082      	b.n	800fe06 <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 800fd00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fd02:	2b00      	cmp	r3, #0
 800fd04:	d106      	bne.n	800fd14 <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800fd06:	f107 030c 	add.w	r3, r7, #12
 800fd0a:	4618      	mov	r0, r3
 800fd0c:	f000 fe86 	bl	8010a1c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800fd10:	2301      	movs	r3, #1
 800fd12:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800fd14:	f001 fd30 	bl	8011778 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800fd18:	f000 fc3a 	bl	8010590 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800fd1c:	f001 fcfe 	bl	801171c <vPortEnterCritical>
 800fd20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fd22:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800fd26:	b25b      	sxtb	r3, r3
 800fd28:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fd2c:	d103      	bne.n	800fd36 <xQueueSemaphoreTake+0x132>
 800fd2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fd30:	2200      	movs	r2, #0
 800fd32:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800fd36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fd38:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800fd3c:	b25b      	sxtb	r3, r3
 800fd3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fd42:	d103      	bne.n	800fd4c <xQueueSemaphoreTake+0x148>
 800fd44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fd46:	2200      	movs	r2, #0
 800fd48:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800fd4c:	f001 fd14 	bl	8011778 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800fd50:	463a      	mov	r2, r7
 800fd52:	f107 030c 	add.w	r3, r7, #12
 800fd56:	4611      	mov	r1, r2
 800fd58:	4618      	mov	r0, r3
 800fd5a:	f000 fe75 	bl	8010a48 <xTaskCheckForTimeOut>
 800fd5e:	4603      	mov	r3, r0
 800fd60:	2b00      	cmp	r3, #0
 800fd62:	d132      	bne.n	800fdca <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800fd64:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800fd66:	f000 f9cc 	bl	8010102 <prvIsQueueEmpty>
 800fd6a:	4603      	mov	r3, r0
 800fd6c:	2b00      	cmp	r3, #0
 800fd6e:	d026      	beq.n	800fdbe <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800fd70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fd72:	681b      	ldr	r3, [r3, #0]
 800fd74:	2b00      	cmp	r3, #0
 800fd76:	d109      	bne.n	800fd8c <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 800fd78:	f001 fcd0 	bl	801171c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 800fd7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fd7e:	685b      	ldr	r3, [r3, #4]
 800fd80:	4618      	mov	r0, r3
 800fd82:	f000 ffc3 	bl	8010d0c <xTaskPriorityInherit>
 800fd86:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800fd88:	f001 fcf6 	bl	8011778 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800fd8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fd8e:	3324      	adds	r3, #36	; 0x24
 800fd90:	683a      	ldr	r2, [r7, #0]
 800fd92:	4611      	mov	r1, r2
 800fd94:	4618      	mov	r0, r3
 800fd96:	f000 fdbb 	bl	8010910 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800fd9a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800fd9c:	f000 f95f 	bl	801005e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800fda0:	f000 fc04 	bl	80105ac <xTaskResumeAll>
 800fda4:	4603      	mov	r3, r0
 800fda6:	2b00      	cmp	r3, #0
 800fda8:	f47f af69 	bne.w	800fc7e <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 800fdac:	4b18      	ldr	r3, [pc, #96]	; (800fe10 <xQueueSemaphoreTake+0x20c>)
 800fdae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fdb2:	601a      	str	r2, [r3, #0]
 800fdb4:	f3bf 8f4f 	dsb	sy
 800fdb8:	f3bf 8f6f 	isb	sy
 800fdbc:	e75f      	b.n	800fc7e <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800fdbe:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800fdc0:	f000 f94d 	bl	801005e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800fdc4:	f000 fbf2 	bl	80105ac <xTaskResumeAll>
 800fdc8:	e759      	b.n	800fc7e <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800fdca:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800fdcc:	f000 f947 	bl	801005e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800fdd0:	f000 fbec 	bl	80105ac <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800fdd4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800fdd6:	f000 f994 	bl	8010102 <prvIsQueueEmpty>
 800fdda:	4603      	mov	r3, r0
 800fddc:	2b00      	cmp	r3, #0
 800fdde:	f43f af4e 	beq.w	800fc7e <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800fde2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fde4:	2b00      	cmp	r3, #0
 800fde6:	d00d      	beq.n	800fe04 <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 800fde8:	f001 fc98 	bl	801171c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800fdec:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800fdee:	f000 f88e 	bl	800ff0e <prvGetDisinheritPriorityAfterTimeout>
 800fdf2:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 800fdf4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fdf6:	685b      	ldr	r3, [r3, #4]
 800fdf8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800fdfa:	4618      	mov	r0, r3
 800fdfc:	f001 f890 	bl	8010f20 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800fe00:	f001 fcba 	bl	8011778 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800fe04:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800fe06:	4618      	mov	r0, r3
 800fe08:	3738      	adds	r7, #56	; 0x38
 800fe0a:	46bd      	mov	sp, r7
 800fe0c:	bd80      	pop	{r7, pc}
 800fe0e:	bf00      	nop
 800fe10:	e000ed04 	.word	0xe000ed04

0800fe14 <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800fe14:	b580      	push	{r7, lr}
 800fe16:	b08e      	sub	sp, #56	; 0x38
 800fe18:	af00      	add	r7, sp, #0
 800fe1a:	60f8      	str	r0, [r7, #12]
 800fe1c:	60b9      	str	r1, [r7, #8]
 800fe1e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800fe20:	68fb      	ldr	r3, [r7, #12]
 800fe22:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800fe24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe26:	2b00      	cmp	r3, #0
 800fe28:	d109      	bne.n	800fe3e <xQueueReceiveFromISR+0x2a>
 800fe2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe2e:	f383 8811 	msr	BASEPRI, r3
 800fe32:	f3bf 8f6f 	isb	sy
 800fe36:	f3bf 8f4f 	dsb	sy
 800fe3a:	623b      	str	r3, [r7, #32]
 800fe3c:	e7fe      	b.n	800fe3c <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fe3e:	68bb      	ldr	r3, [r7, #8]
 800fe40:	2b00      	cmp	r3, #0
 800fe42:	d103      	bne.n	800fe4c <xQueueReceiveFromISR+0x38>
 800fe44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fe48:	2b00      	cmp	r3, #0
 800fe4a:	d101      	bne.n	800fe50 <xQueueReceiveFromISR+0x3c>
 800fe4c:	2301      	movs	r3, #1
 800fe4e:	e000      	b.n	800fe52 <xQueueReceiveFromISR+0x3e>
 800fe50:	2300      	movs	r3, #0
 800fe52:	2b00      	cmp	r3, #0
 800fe54:	d109      	bne.n	800fe6a <xQueueReceiveFromISR+0x56>
 800fe56:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe5a:	f383 8811 	msr	BASEPRI, r3
 800fe5e:	f3bf 8f6f 	isb	sy
 800fe62:	f3bf 8f4f 	dsb	sy
 800fe66:	61fb      	str	r3, [r7, #28]
 800fe68:	e7fe      	b.n	800fe68 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800fe6a:	f001 fd33 	bl	80118d4 <vPortValidateInterruptPriority>
	__asm volatile
 800fe6e:	f3ef 8211 	mrs	r2, BASEPRI
 800fe72:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe76:	f383 8811 	msr	BASEPRI, r3
 800fe7a:	f3bf 8f6f 	isb	sy
 800fe7e:	f3bf 8f4f 	dsb	sy
 800fe82:	61ba      	str	r2, [r7, #24]
 800fe84:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800fe86:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800fe88:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fe8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fe8e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800fe90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe92:	2b00      	cmp	r3, #0
 800fe94:	d02f      	beq.n	800fef6 <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800fe96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe98:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800fe9c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800fea0:	68b9      	ldr	r1, [r7, #8]
 800fea2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800fea4:	f000 f8b5 	bl	8010012 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800fea8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800feaa:	1e5a      	subs	r2, r3, #1
 800feac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800feae:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800feb0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800feb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800feb8:	d112      	bne.n	800fee0 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800feba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800febc:	691b      	ldr	r3, [r3, #16]
 800febe:	2b00      	cmp	r3, #0
 800fec0:	d016      	beq.n	800fef0 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fec2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fec4:	3310      	adds	r3, #16
 800fec6:	4618      	mov	r0, r3
 800fec8:	f000 fd46 	bl	8010958 <xTaskRemoveFromEventList>
 800fecc:	4603      	mov	r3, r0
 800fece:	2b00      	cmp	r3, #0
 800fed0:	d00e      	beq.n	800fef0 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800fed2:	687b      	ldr	r3, [r7, #4]
 800fed4:	2b00      	cmp	r3, #0
 800fed6:	d00b      	beq.n	800fef0 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800fed8:	687b      	ldr	r3, [r7, #4]
 800feda:	2201      	movs	r2, #1
 800fedc:	601a      	str	r2, [r3, #0]
 800fede:	e007      	b.n	800fef0 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800fee0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800fee4:	3301      	adds	r3, #1
 800fee6:	b2db      	uxtb	r3, r3
 800fee8:	b25a      	sxtb	r2, r3
 800feea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800feec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800fef0:	2301      	movs	r3, #1
 800fef2:	637b      	str	r3, [r7, #52]	; 0x34
 800fef4:	e001      	b.n	800fefa <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 800fef6:	2300      	movs	r3, #0
 800fef8:	637b      	str	r3, [r7, #52]	; 0x34
 800fefa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fefc:	613b      	str	r3, [r7, #16]
	__asm volatile
 800fefe:	693b      	ldr	r3, [r7, #16]
 800ff00:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ff04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800ff06:	4618      	mov	r0, r3
 800ff08:	3738      	adds	r7, #56	; 0x38
 800ff0a:	46bd      	mov	sp, r7
 800ff0c:	bd80      	pop	{r7, pc}

0800ff0e <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800ff0e:	b480      	push	{r7}
 800ff10:	b085      	sub	sp, #20
 800ff12:	af00      	add	r7, sp, #0
 800ff14:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 800ff16:	687b      	ldr	r3, [r7, #4]
 800ff18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ff1a:	2b00      	cmp	r3, #0
 800ff1c:	d006      	beq.n	800ff2c <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800ff1e:	687b      	ldr	r3, [r7, #4]
 800ff20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ff22:	681b      	ldr	r3, [r3, #0]
 800ff24:	f1c3 0307 	rsb	r3, r3, #7
 800ff28:	60fb      	str	r3, [r7, #12]
 800ff2a:	e001      	b.n	800ff30 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800ff2c:	2300      	movs	r3, #0
 800ff2e:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800ff30:	68fb      	ldr	r3, [r7, #12]
	}
 800ff32:	4618      	mov	r0, r3
 800ff34:	3714      	adds	r7, #20
 800ff36:	46bd      	mov	sp, r7
 800ff38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff3c:	4770      	bx	lr

0800ff3e <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800ff3e:	b580      	push	{r7, lr}
 800ff40:	b086      	sub	sp, #24
 800ff42:	af00      	add	r7, sp, #0
 800ff44:	60f8      	str	r0, [r7, #12]
 800ff46:	60b9      	str	r1, [r7, #8]
 800ff48:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800ff4a:	2300      	movs	r3, #0
 800ff4c:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ff4e:	68fb      	ldr	r3, [r7, #12]
 800ff50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ff52:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800ff54:	68fb      	ldr	r3, [r7, #12]
 800ff56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ff58:	2b00      	cmp	r3, #0
 800ff5a:	d10d      	bne.n	800ff78 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ff5c:	68fb      	ldr	r3, [r7, #12]
 800ff5e:	681b      	ldr	r3, [r3, #0]
 800ff60:	2b00      	cmp	r3, #0
 800ff62:	d14d      	bne.n	8010000 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800ff64:	68fb      	ldr	r3, [r7, #12]
 800ff66:	685b      	ldr	r3, [r3, #4]
 800ff68:	4618      	mov	r0, r3
 800ff6a:	f000 ff55 	bl	8010e18 <xTaskPriorityDisinherit>
 800ff6e:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800ff70:	68fb      	ldr	r3, [r7, #12]
 800ff72:	2200      	movs	r2, #0
 800ff74:	605a      	str	r2, [r3, #4]
 800ff76:	e043      	b.n	8010000 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800ff78:	687b      	ldr	r3, [r7, #4]
 800ff7a:	2b00      	cmp	r3, #0
 800ff7c:	d119      	bne.n	800ffb2 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800ff7e:	68fb      	ldr	r3, [r7, #12]
 800ff80:	6898      	ldr	r0, [r3, #8]
 800ff82:	68fb      	ldr	r3, [r7, #12]
 800ff84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ff86:	461a      	mov	r2, r3
 800ff88:	68b9      	ldr	r1, [r7, #8]
 800ff8a:	f002 fc31 	bl	80127f0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800ff8e:	68fb      	ldr	r3, [r7, #12]
 800ff90:	689a      	ldr	r2, [r3, #8]
 800ff92:	68fb      	ldr	r3, [r7, #12]
 800ff94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ff96:	441a      	add	r2, r3
 800ff98:	68fb      	ldr	r3, [r7, #12]
 800ff9a:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ff9c:	68fb      	ldr	r3, [r7, #12]
 800ff9e:	689a      	ldr	r2, [r3, #8]
 800ffa0:	68fb      	ldr	r3, [r7, #12]
 800ffa2:	685b      	ldr	r3, [r3, #4]
 800ffa4:	429a      	cmp	r2, r3
 800ffa6:	d32b      	bcc.n	8010000 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800ffa8:	68fb      	ldr	r3, [r7, #12]
 800ffaa:	681a      	ldr	r2, [r3, #0]
 800ffac:	68fb      	ldr	r3, [r7, #12]
 800ffae:	609a      	str	r2, [r3, #8]
 800ffb0:	e026      	b.n	8010000 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ffb2:	68fb      	ldr	r3, [r7, #12]
 800ffb4:	68d8      	ldr	r0, [r3, #12]
 800ffb6:	68fb      	ldr	r3, [r7, #12]
 800ffb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ffba:	461a      	mov	r2, r3
 800ffbc:	68b9      	ldr	r1, [r7, #8]
 800ffbe:	f002 fc17 	bl	80127f0 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800ffc2:	68fb      	ldr	r3, [r7, #12]
 800ffc4:	68da      	ldr	r2, [r3, #12]
 800ffc6:	68fb      	ldr	r3, [r7, #12]
 800ffc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ffca:	425b      	negs	r3, r3
 800ffcc:	441a      	add	r2, r3
 800ffce:	68fb      	ldr	r3, [r7, #12]
 800ffd0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ffd2:	68fb      	ldr	r3, [r7, #12]
 800ffd4:	68da      	ldr	r2, [r3, #12]
 800ffd6:	68fb      	ldr	r3, [r7, #12]
 800ffd8:	681b      	ldr	r3, [r3, #0]
 800ffda:	429a      	cmp	r2, r3
 800ffdc:	d207      	bcs.n	800ffee <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800ffde:	68fb      	ldr	r3, [r7, #12]
 800ffe0:	685a      	ldr	r2, [r3, #4]
 800ffe2:	68fb      	ldr	r3, [r7, #12]
 800ffe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ffe6:	425b      	negs	r3, r3
 800ffe8:	441a      	add	r2, r3
 800ffea:	68fb      	ldr	r3, [r7, #12]
 800ffec:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800ffee:	687b      	ldr	r3, [r7, #4]
 800fff0:	2b02      	cmp	r3, #2
 800fff2:	d105      	bne.n	8010000 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800fff4:	693b      	ldr	r3, [r7, #16]
 800fff6:	2b00      	cmp	r3, #0
 800fff8:	d002      	beq.n	8010000 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800fffa:	693b      	ldr	r3, [r7, #16]
 800fffc:	3b01      	subs	r3, #1
 800fffe:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8010000:	693b      	ldr	r3, [r7, #16]
 8010002:	1c5a      	adds	r2, r3, #1
 8010004:	68fb      	ldr	r3, [r7, #12]
 8010006:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8010008:	697b      	ldr	r3, [r7, #20]
}
 801000a:	4618      	mov	r0, r3
 801000c:	3718      	adds	r7, #24
 801000e:	46bd      	mov	sp, r7
 8010010:	bd80      	pop	{r7, pc}

08010012 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8010012:	b580      	push	{r7, lr}
 8010014:	b082      	sub	sp, #8
 8010016:	af00      	add	r7, sp, #0
 8010018:	6078      	str	r0, [r7, #4]
 801001a:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 801001c:	687b      	ldr	r3, [r7, #4]
 801001e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010020:	2b00      	cmp	r3, #0
 8010022:	d018      	beq.n	8010056 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8010024:	687b      	ldr	r3, [r7, #4]
 8010026:	68da      	ldr	r2, [r3, #12]
 8010028:	687b      	ldr	r3, [r7, #4]
 801002a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801002c:	441a      	add	r2, r3
 801002e:	687b      	ldr	r3, [r7, #4]
 8010030:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8010032:	687b      	ldr	r3, [r7, #4]
 8010034:	68da      	ldr	r2, [r3, #12]
 8010036:	687b      	ldr	r3, [r7, #4]
 8010038:	685b      	ldr	r3, [r3, #4]
 801003a:	429a      	cmp	r2, r3
 801003c:	d303      	bcc.n	8010046 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 801003e:	687b      	ldr	r3, [r7, #4]
 8010040:	681a      	ldr	r2, [r3, #0]
 8010042:	687b      	ldr	r3, [r7, #4]
 8010044:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8010046:	687b      	ldr	r3, [r7, #4]
 8010048:	68d9      	ldr	r1, [r3, #12]
 801004a:	687b      	ldr	r3, [r7, #4]
 801004c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801004e:	461a      	mov	r2, r3
 8010050:	6838      	ldr	r0, [r7, #0]
 8010052:	f002 fbcd 	bl	80127f0 <memcpy>
	}
}
 8010056:	bf00      	nop
 8010058:	3708      	adds	r7, #8
 801005a:	46bd      	mov	sp, r7
 801005c:	bd80      	pop	{r7, pc}

0801005e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 801005e:	b580      	push	{r7, lr}
 8010060:	b084      	sub	sp, #16
 8010062:	af00      	add	r7, sp, #0
 8010064:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8010066:	f001 fb59 	bl	801171c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 801006a:	687b      	ldr	r3, [r7, #4]
 801006c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010070:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010072:	e011      	b.n	8010098 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010074:	687b      	ldr	r3, [r7, #4]
 8010076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010078:	2b00      	cmp	r3, #0
 801007a:	d012      	beq.n	80100a2 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801007c:	687b      	ldr	r3, [r7, #4]
 801007e:	3324      	adds	r3, #36	; 0x24
 8010080:	4618      	mov	r0, r3
 8010082:	f000 fc69 	bl	8010958 <xTaskRemoveFromEventList>
 8010086:	4603      	mov	r3, r0
 8010088:	2b00      	cmp	r3, #0
 801008a:	d001      	beq.n	8010090 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 801008c:	f000 fd3c 	bl	8010b08 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8010090:	7bfb      	ldrb	r3, [r7, #15]
 8010092:	3b01      	subs	r3, #1
 8010094:	b2db      	uxtb	r3, r3
 8010096:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010098:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801009c:	2b00      	cmp	r3, #0
 801009e:	dce9      	bgt.n	8010074 <prvUnlockQueue+0x16>
 80100a0:	e000      	b.n	80100a4 <prvUnlockQueue+0x46>
					break;
 80100a2:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80100a4:	687b      	ldr	r3, [r7, #4]
 80100a6:	22ff      	movs	r2, #255	; 0xff
 80100a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80100ac:	f001 fb64 	bl	8011778 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80100b0:	f001 fb34 	bl	801171c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80100b4:	687b      	ldr	r3, [r7, #4]
 80100b6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80100ba:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80100bc:	e011      	b.n	80100e2 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80100be:	687b      	ldr	r3, [r7, #4]
 80100c0:	691b      	ldr	r3, [r3, #16]
 80100c2:	2b00      	cmp	r3, #0
 80100c4:	d012      	beq.n	80100ec <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80100c6:	687b      	ldr	r3, [r7, #4]
 80100c8:	3310      	adds	r3, #16
 80100ca:	4618      	mov	r0, r3
 80100cc:	f000 fc44 	bl	8010958 <xTaskRemoveFromEventList>
 80100d0:	4603      	mov	r3, r0
 80100d2:	2b00      	cmp	r3, #0
 80100d4:	d001      	beq.n	80100da <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80100d6:	f000 fd17 	bl	8010b08 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80100da:	7bbb      	ldrb	r3, [r7, #14]
 80100dc:	3b01      	subs	r3, #1
 80100de:	b2db      	uxtb	r3, r3
 80100e0:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80100e2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80100e6:	2b00      	cmp	r3, #0
 80100e8:	dce9      	bgt.n	80100be <prvUnlockQueue+0x60>
 80100ea:	e000      	b.n	80100ee <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80100ec:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80100ee:	687b      	ldr	r3, [r7, #4]
 80100f0:	22ff      	movs	r2, #255	; 0xff
 80100f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80100f6:	f001 fb3f 	bl	8011778 <vPortExitCritical>
}
 80100fa:	bf00      	nop
 80100fc:	3710      	adds	r7, #16
 80100fe:	46bd      	mov	sp, r7
 8010100:	bd80      	pop	{r7, pc}

08010102 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8010102:	b580      	push	{r7, lr}
 8010104:	b084      	sub	sp, #16
 8010106:	af00      	add	r7, sp, #0
 8010108:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 801010a:	f001 fb07 	bl	801171c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 801010e:	687b      	ldr	r3, [r7, #4]
 8010110:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010112:	2b00      	cmp	r3, #0
 8010114:	d102      	bne.n	801011c <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8010116:	2301      	movs	r3, #1
 8010118:	60fb      	str	r3, [r7, #12]
 801011a:	e001      	b.n	8010120 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 801011c:	2300      	movs	r3, #0
 801011e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010120:	f001 fb2a 	bl	8011778 <vPortExitCritical>

	return xReturn;
 8010124:	68fb      	ldr	r3, [r7, #12]
}
 8010126:	4618      	mov	r0, r3
 8010128:	3710      	adds	r7, #16
 801012a:	46bd      	mov	sp, r7
 801012c:	bd80      	pop	{r7, pc}

0801012e <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 801012e:	b580      	push	{r7, lr}
 8010130:	b084      	sub	sp, #16
 8010132:	af00      	add	r7, sp, #0
 8010134:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010136:	f001 faf1 	bl	801171c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 801013a:	687b      	ldr	r3, [r7, #4]
 801013c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801013e:	687b      	ldr	r3, [r7, #4]
 8010140:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010142:	429a      	cmp	r2, r3
 8010144:	d102      	bne.n	801014c <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8010146:	2301      	movs	r3, #1
 8010148:	60fb      	str	r3, [r7, #12]
 801014a:	e001      	b.n	8010150 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 801014c:	2300      	movs	r3, #0
 801014e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010150:	f001 fb12 	bl	8011778 <vPortExitCritical>

	return xReturn;
 8010154:	68fb      	ldr	r3, [r7, #12]
}
 8010156:	4618      	mov	r0, r3
 8010158:	3710      	adds	r7, #16
 801015a:	46bd      	mov	sp, r7
 801015c:	bd80      	pop	{r7, pc}

0801015e <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 801015e:	b580      	push	{r7, lr}
 8010160:	b08e      	sub	sp, #56	; 0x38
 8010162:	af04      	add	r7, sp, #16
 8010164:	60f8      	str	r0, [r7, #12]
 8010166:	60b9      	str	r1, [r7, #8]
 8010168:	607a      	str	r2, [r7, #4]
 801016a:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 801016c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801016e:	2b00      	cmp	r3, #0
 8010170:	d109      	bne.n	8010186 <xTaskCreateStatic+0x28>
	__asm volatile
 8010172:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010176:	f383 8811 	msr	BASEPRI, r3
 801017a:	f3bf 8f6f 	isb	sy
 801017e:	f3bf 8f4f 	dsb	sy
 8010182:	623b      	str	r3, [r7, #32]
 8010184:	e7fe      	b.n	8010184 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8010186:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010188:	2b00      	cmp	r3, #0
 801018a:	d109      	bne.n	80101a0 <xTaskCreateStatic+0x42>
 801018c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010190:	f383 8811 	msr	BASEPRI, r3
 8010194:	f3bf 8f6f 	isb	sy
 8010198:	f3bf 8f4f 	dsb	sy
 801019c:	61fb      	str	r3, [r7, #28]
 801019e:	e7fe      	b.n	801019e <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80101a0:	2354      	movs	r3, #84	; 0x54
 80101a2:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80101a4:	693b      	ldr	r3, [r7, #16]
 80101a6:	2b54      	cmp	r3, #84	; 0x54
 80101a8:	d009      	beq.n	80101be <xTaskCreateStatic+0x60>
 80101aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80101ae:	f383 8811 	msr	BASEPRI, r3
 80101b2:	f3bf 8f6f 	isb	sy
 80101b6:	f3bf 8f4f 	dsb	sy
 80101ba:	61bb      	str	r3, [r7, #24]
 80101bc:	e7fe      	b.n	80101bc <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80101be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80101c0:	2b00      	cmp	r3, #0
 80101c2:	d01e      	beq.n	8010202 <xTaskCreateStatic+0xa4>
 80101c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80101c6:	2b00      	cmp	r3, #0
 80101c8:	d01b      	beq.n	8010202 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80101ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80101cc:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80101ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80101d0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80101d2:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80101d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80101d6:	2202      	movs	r2, #2
 80101d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80101dc:	2300      	movs	r3, #0
 80101de:	9303      	str	r3, [sp, #12]
 80101e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80101e2:	9302      	str	r3, [sp, #8]
 80101e4:	f107 0314 	add.w	r3, r7, #20
 80101e8:	9301      	str	r3, [sp, #4]
 80101ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80101ec:	9300      	str	r3, [sp, #0]
 80101ee:	683b      	ldr	r3, [r7, #0]
 80101f0:	687a      	ldr	r2, [r7, #4]
 80101f2:	68b9      	ldr	r1, [r7, #8]
 80101f4:	68f8      	ldr	r0, [r7, #12]
 80101f6:	f000 f850 	bl	801029a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80101fa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80101fc:	f000 f8cc 	bl	8010398 <prvAddNewTaskToReadyList>
 8010200:	e001      	b.n	8010206 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 8010202:	2300      	movs	r3, #0
 8010204:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8010206:	697b      	ldr	r3, [r7, #20]
	}
 8010208:	4618      	mov	r0, r3
 801020a:	3728      	adds	r7, #40	; 0x28
 801020c:	46bd      	mov	sp, r7
 801020e:	bd80      	pop	{r7, pc}

08010210 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8010210:	b580      	push	{r7, lr}
 8010212:	b08c      	sub	sp, #48	; 0x30
 8010214:	af04      	add	r7, sp, #16
 8010216:	60f8      	str	r0, [r7, #12]
 8010218:	60b9      	str	r1, [r7, #8]
 801021a:	603b      	str	r3, [r7, #0]
 801021c:	4613      	mov	r3, r2
 801021e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010220:	88fb      	ldrh	r3, [r7, #6]
 8010222:	009b      	lsls	r3, r3, #2
 8010224:	4618      	mov	r0, r3
 8010226:	f001 fb93 	bl	8011950 <pvPortMalloc>
 801022a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 801022c:	697b      	ldr	r3, [r7, #20]
 801022e:	2b00      	cmp	r3, #0
 8010230:	d00e      	beq.n	8010250 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8010232:	2054      	movs	r0, #84	; 0x54
 8010234:	f001 fb8c 	bl	8011950 <pvPortMalloc>
 8010238:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 801023a:	69fb      	ldr	r3, [r7, #28]
 801023c:	2b00      	cmp	r3, #0
 801023e:	d003      	beq.n	8010248 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8010240:	69fb      	ldr	r3, [r7, #28]
 8010242:	697a      	ldr	r2, [r7, #20]
 8010244:	631a      	str	r2, [r3, #48]	; 0x30
 8010246:	e005      	b.n	8010254 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8010248:	6978      	ldr	r0, [r7, #20]
 801024a:	f001 fc43 	bl	8011ad4 <vPortFree>
 801024e:	e001      	b.n	8010254 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8010250:	2300      	movs	r3, #0
 8010252:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8010254:	69fb      	ldr	r3, [r7, #28]
 8010256:	2b00      	cmp	r3, #0
 8010258:	d017      	beq.n	801028a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 801025a:	69fb      	ldr	r3, [r7, #28]
 801025c:	2200      	movs	r2, #0
 801025e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8010262:	88fa      	ldrh	r2, [r7, #6]
 8010264:	2300      	movs	r3, #0
 8010266:	9303      	str	r3, [sp, #12]
 8010268:	69fb      	ldr	r3, [r7, #28]
 801026a:	9302      	str	r3, [sp, #8]
 801026c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801026e:	9301      	str	r3, [sp, #4]
 8010270:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010272:	9300      	str	r3, [sp, #0]
 8010274:	683b      	ldr	r3, [r7, #0]
 8010276:	68b9      	ldr	r1, [r7, #8]
 8010278:	68f8      	ldr	r0, [r7, #12]
 801027a:	f000 f80e 	bl	801029a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801027e:	69f8      	ldr	r0, [r7, #28]
 8010280:	f000 f88a 	bl	8010398 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8010284:	2301      	movs	r3, #1
 8010286:	61bb      	str	r3, [r7, #24]
 8010288:	e002      	b.n	8010290 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 801028a:	f04f 33ff 	mov.w	r3, #4294967295
 801028e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8010290:	69bb      	ldr	r3, [r7, #24]
	}
 8010292:	4618      	mov	r0, r3
 8010294:	3720      	adds	r7, #32
 8010296:	46bd      	mov	sp, r7
 8010298:	bd80      	pop	{r7, pc}

0801029a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 801029a:	b580      	push	{r7, lr}
 801029c:	b088      	sub	sp, #32
 801029e:	af00      	add	r7, sp, #0
 80102a0:	60f8      	str	r0, [r7, #12]
 80102a2:	60b9      	str	r1, [r7, #8]
 80102a4:	607a      	str	r2, [r7, #4]
 80102a6:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80102a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80102aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80102ac:	687b      	ldr	r3, [r7, #4]
 80102ae:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80102b2:	3b01      	subs	r3, #1
 80102b4:	009b      	lsls	r3, r3, #2
 80102b6:	4413      	add	r3, r2
 80102b8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80102ba:	69bb      	ldr	r3, [r7, #24]
 80102bc:	f023 0307 	bic.w	r3, r3, #7
 80102c0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80102c2:	69bb      	ldr	r3, [r7, #24]
 80102c4:	f003 0307 	and.w	r3, r3, #7
 80102c8:	2b00      	cmp	r3, #0
 80102ca:	d009      	beq.n	80102e0 <prvInitialiseNewTask+0x46>
 80102cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80102d0:	f383 8811 	msr	BASEPRI, r3
 80102d4:	f3bf 8f6f 	isb	sy
 80102d8:	f3bf 8f4f 	dsb	sy
 80102dc:	617b      	str	r3, [r7, #20]
 80102de:	e7fe      	b.n	80102de <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80102e0:	2300      	movs	r3, #0
 80102e2:	61fb      	str	r3, [r7, #28]
 80102e4:	e012      	b.n	801030c <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80102e6:	68ba      	ldr	r2, [r7, #8]
 80102e8:	69fb      	ldr	r3, [r7, #28]
 80102ea:	4413      	add	r3, r2
 80102ec:	7819      	ldrb	r1, [r3, #0]
 80102ee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80102f0:	69fb      	ldr	r3, [r7, #28]
 80102f2:	4413      	add	r3, r2
 80102f4:	3334      	adds	r3, #52	; 0x34
 80102f6:	460a      	mov	r2, r1
 80102f8:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80102fa:	68ba      	ldr	r2, [r7, #8]
 80102fc:	69fb      	ldr	r3, [r7, #28]
 80102fe:	4413      	add	r3, r2
 8010300:	781b      	ldrb	r3, [r3, #0]
 8010302:	2b00      	cmp	r3, #0
 8010304:	d006      	beq.n	8010314 <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010306:	69fb      	ldr	r3, [r7, #28]
 8010308:	3301      	adds	r3, #1
 801030a:	61fb      	str	r3, [r7, #28]
 801030c:	69fb      	ldr	r3, [r7, #28]
 801030e:	2b0f      	cmp	r3, #15
 8010310:	d9e9      	bls.n	80102e6 <prvInitialiseNewTask+0x4c>
 8010312:	e000      	b.n	8010316 <prvInitialiseNewTask+0x7c>
		{
			break;
 8010314:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8010316:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010318:	2200      	movs	r2, #0
 801031a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 801031e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010320:	2b06      	cmp	r3, #6
 8010322:	d901      	bls.n	8010328 <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8010324:	2306      	movs	r3, #6
 8010326:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8010328:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801032a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801032c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 801032e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010330:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010332:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8010334:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010336:	2200      	movs	r2, #0
 8010338:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 801033a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801033c:	3304      	adds	r3, #4
 801033e:	4618      	mov	r0, r3
 8010340:	f7fe ff53 	bl	800f1ea <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8010344:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010346:	3318      	adds	r3, #24
 8010348:	4618      	mov	r0, r3
 801034a:	f7fe ff4e 	bl	800f1ea <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 801034e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010350:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010352:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010354:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010356:	f1c3 0207 	rsb	r2, r3, #7
 801035a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801035c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 801035e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010360:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010362:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8010364:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010366:	2200      	movs	r2, #0
 8010368:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801036a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801036c:	2200      	movs	r2, #0
 801036e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8010372:	683a      	ldr	r2, [r7, #0]
 8010374:	68f9      	ldr	r1, [r7, #12]
 8010376:	69b8      	ldr	r0, [r7, #24]
 8010378:	f001 f8aa 	bl	80114d0 <pxPortInitialiseStack>
 801037c:	4602      	mov	r2, r0
 801037e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010380:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8010382:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010384:	2b00      	cmp	r3, #0
 8010386:	d002      	beq.n	801038e <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8010388:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801038a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801038c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801038e:	bf00      	nop
 8010390:	3720      	adds	r7, #32
 8010392:	46bd      	mov	sp, r7
 8010394:	bd80      	pop	{r7, pc}
	...

08010398 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8010398:	b580      	push	{r7, lr}
 801039a:	b082      	sub	sp, #8
 801039c:	af00      	add	r7, sp, #0
 801039e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80103a0:	f001 f9bc 	bl	801171c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80103a4:	4b2a      	ldr	r3, [pc, #168]	; (8010450 <prvAddNewTaskToReadyList+0xb8>)
 80103a6:	681b      	ldr	r3, [r3, #0]
 80103a8:	3301      	adds	r3, #1
 80103aa:	4a29      	ldr	r2, [pc, #164]	; (8010450 <prvAddNewTaskToReadyList+0xb8>)
 80103ac:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80103ae:	4b29      	ldr	r3, [pc, #164]	; (8010454 <prvAddNewTaskToReadyList+0xbc>)
 80103b0:	681b      	ldr	r3, [r3, #0]
 80103b2:	2b00      	cmp	r3, #0
 80103b4:	d109      	bne.n	80103ca <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80103b6:	4a27      	ldr	r2, [pc, #156]	; (8010454 <prvAddNewTaskToReadyList+0xbc>)
 80103b8:	687b      	ldr	r3, [r7, #4]
 80103ba:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80103bc:	4b24      	ldr	r3, [pc, #144]	; (8010450 <prvAddNewTaskToReadyList+0xb8>)
 80103be:	681b      	ldr	r3, [r3, #0]
 80103c0:	2b01      	cmp	r3, #1
 80103c2:	d110      	bne.n	80103e6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80103c4:	f000 fbc4 	bl	8010b50 <prvInitialiseTaskLists>
 80103c8:	e00d      	b.n	80103e6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80103ca:	4b23      	ldr	r3, [pc, #140]	; (8010458 <prvAddNewTaskToReadyList+0xc0>)
 80103cc:	681b      	ldr	r3, [r3, #0]
 80103ce:	2b00      	cmp	r3, #0
 80103d0:	d109      	bne.n	80103e6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80103d2:	4b20      	ldr	r3, [pc, #128]	; (8010454 <prvAddNewTaskToReadyList+0xbc>)
 80103d4:	681b      	ldr	r3, [r3, #0]
 80103d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80103d8:	687b      	ldr	r3, [r7, #4]
 80103da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80103dc:	429a      	cmp	r2, r3
 80103de:	d802      	bhi.n	80103e6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80103e0:	4a1c      	ldr	r2, [pc, #112]	; (8010454 <prvAddNewTaskToReadyList+0xbc>)
 80103e2:	687b      	ldr	r3, [r7, #4]
 80103e4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80103e6:	4b1d      	ldr	r3, [pc, #116]	; (801045c <prvAddNewTaskToReadyList+0xc4>)
 80103e8:	681b      	ldr	r3, [r3, #0]
 80103ea:	3301      	adds	r3, #1
 80103ec:	4a1b      	ldr	r2, [pc, #108]	; (801045c <prvAddNewTaskToReadyList+0xc4>)
 80103ee:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80103f0:	687b      	ldr	r3, [r7, #4]
 80103f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80103f4:	2201      	movs	r2, #1
 80103f6:	409a      	lsls	r2, r3
 80103f8:	4b19      	ldr	r3, [pc, #100]	; (8010460 <prvAddNewTaskToReadyList+0xc8>)
 80103fa:	681b      	ldr	r3, [r3, #0]
 80103fc:	4313      	orrs	r3, r2
 80103fe:	4a18      	ldr	r2, [pc, #96]	; (8010460 <prvAddNewTaskToReadyList+0xc8>)
 8010400:	6013      	str	r3, [r2, #0]
 8010402:	687b      	ldr	r3, [r7, #4]
 8010404:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010406:	4613      	mov	r3, r2
 8010408:	009b      	lsls	r3, r3, #2
 801040a:	4413      	add	r3, r2
 801040c:	009b      	lsls	r3, r3, #2
 801040e:	4a15      	ldr	r2, [pc, #84]	; (8010464 <prvAddNewTaskToReadyList+0xcc>)
 8010410:	441a      	add	r2, r3
 8010412:	687b      	ldr	r3, [r7, #4]
 8010414:	3304      	adds	r3, #4
 8010416:	4619      	mov	r1, r3
 8010418:	4610      	mov	r0, r2
 801041a:	f7fe fef3 	bl	800f204 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 801041e:	f001 f9ab 	bl	8011778 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8010422:	4b0d      	ldr	r3, [pc, #52]	; (8010458 <prvAddNewTaskToReadyList+0xc0>)
 8010424:	681b      	ldr	r3, [r3, #0]
 8010426:	2b00      	cmp	r3, #0
 8010428:	d00e      	beq.n	8010448 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 801042a:	4b0a      	ldr	r3, [pc, #40]	; (8010454 <prvAddNewTaskToReadyList+0xbc>)
 801042c:	681b      	ldr	r3, [r3, #0]
 801042e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010430:	687b      	ldr	r3, [r7, #4]
 8010432:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010434:	429a      	cmp	r2, r3
 8010436:	d207      	bcs.n	8010448 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8010438:	4b0b      	ldr	r3, [pc, #44]	; (8010468 <prvAddNewTaskToReadyList+0xd0>)
 801043a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801043e:	601a      	str	r2, [r3, #0]
 8010440:	f3bf 8f4f 	dsb	sy
 8010444:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010448:	bf00      	nop
 801044a:	3708      	adds	r7, #8
 801044c:	46bd      	mov	sp, r7
 801044e:	bd80      	pop	{r7, pc}
 8010450:	20001588 	.word	0x20001588
 8010454:	20001488 	.word	0x20001488
 8010458:	20001594 	.word	0x20001594
 801045c:	200015a4 	.word	0x200015a4
 8010460:	20001590 	.word	0x20001590
 8010464:	2000148c 	.word	0x2000148c
 8010468:	e000ed04 	.word	0xe000ed04

0801046c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 801046c:	b580      	push	{r7, lr}
 801046e:	b084      	sub	sp, #16
 8010470:	af00      	add	r7, sp, #0
 8010472:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8010474:	2300      	movs	r3, #0
 8010476:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8010478:	687b      	ldr	r3, [r7, #4]
 801047a:	2b00      	cmp	r3, #0
 801047c:	d016      	beq.n	80104ac <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 801047e:	4b13      	ldr	r3, [pc, #76]	; (80104cc <vTaskDelay+0x60>)
 8010480:	681b      	ldr	r3, [r3, #0]
 8010482:	2b00      	cmp	r3, #0
 8010484:	d009      	beq.n	801049a <vTaskDelay+0x2e>
 8010486:	f04f 0350 	mov.w	r3, #80	; 0x50
 801048a:	f383 8811 	msr	BASEPRI, r3
 801048e:	f3bf 8f6f 	isb	sy
 8010492:	f3bf 8f4f 	dsb	sy
 8010496:	60bb      	str	r3, [r7, #8]
 8010498:	e7fe      	b.n	8010498 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 801049a:	f000 f879 	bl	8010590 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 801049e:	2100      	movs	r1, #0
 80104a0:	6878      	ldr	r0, [r7, #4]
 80104a2:	f000 ffaf 	bl	8011404 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80104a6:	f000 f881 	bl	80105ac <xTaskResumeAll>
 80104aa:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80104ac:	68fb      	ldr	r3, [r7, #12]
 80104ae:	2b00      	cmp	r3, #0
 80104b0:	d107      	bne.n	80104c2 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 80104b2:	4b07      	ldr	r3, [pc, #28]	; (80104d0 <vTaskDelay+0x64>)
 80104b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80104b8:	601a      	str	r2, [r3, #0]
 80104ba:	f3bf 8f4f 	dsb	sy
 80104be:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80104c2:	bf00      	nop
 80104c4:	3710      	adds	r7, #16
 80104c6:	46bd      	mov	sp, r7
 80104c8:	bd80      	pop	{r7, pc}
 80104ca:	bf00      	nop
 80104cc:	200015b0 	.word	0x200015b0
 80104d0:	e000ed04 	.word	0xe000ed04

080104d4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80104d4:	b580      	push	{r7, lr}
 80104d6:	b08a      	sub	sp, #40	; 0x28
 80104d8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80104da:	2300      	movs	r3, #0
 80104dc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80104de:	2300      	movs	r3, #0
 80104e0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80104e2:	463a      	mov	r2, r7
 80104e4:	1d39      	adds	r1, r7, #4
 80104e6:	f107 0308 	add.w	r3, r7, #8
 80104ea:	4618      	mov	r0, r3
 80104ec:	f7f1 fd44 	bl	8001f78 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80104f0:	6839      	ldr	r1, [r7, #0]
 80104f2:	687b      	ldr	r3, [r7, #4]
 80104f4:	68ba      	ldr	r2, [r7, #8]
 80104f6:	9202      	str	r2, [sp, #8]
 80104f8:	9301      	str	r3, [sp, #4]
 80104fa:	2300      	movs	r3, #0
 80104fc:	9300      	str	r3, [sp, #0]
 80104fe:	2300      	movs	r3, #0
 8010500:	460a      	mov	r2, r1
 8010502:	491d      	ldr	r1, [pc, #116]	; (8010578 <vTaskStartScheduler+0xa4>)
 8010504:	481d      	ldr	r0, [pc, #116]	; (801057c <vTaskStartScheduler+0xa8>)
 8010506:	f7ff fe2a 	bl	801015e <xTaskCreateStatic>
 801050a:	4602      	mov	r2, r0
 801050c:	4b1c      	ldr	r3, [pc, #112]	; (8010580 <vTaskStartScheduler+0xac>)
 801050e:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8010510:	4b1b      	ldr	r3, [pc, #108]	; (8010580 <vTaskStartScheduler+0xac>)
 8010512:	681b      	ldr	r3, [r3, #0]
 8010514:	2b00      	cmp	r3, #0
 8010516:	d002      	beq.n	801051e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8010518:	2301      	movs	r3, #1
 801051a:	617b      	str	r3, [r7, #20]
 801051c:	e001      	b.n	8010522 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 801051e:	2300      	movs	r3, #0
 8010520:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8010522:	697b      	ldr	r3, [r7, #20]
 8010524:	2b01      	cmp	r3, #1
 8010526:	d115      	bne.n	8010554 <vTaskStartScheduler+0x80>
 8010528:	f04f 0350 	mov.w	r3, #80	; 0x50
 801052c:	f383 8811 	msr	BASEPRI, r3
 8010530:	f3bf 8f6f 	isb	sy
 8010534:	f3bf 8f4f 	dsb	sy
 8010538:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 801053a:	4b12      	ldr	r3, [pc, #72]	; (8010584 <vTaskStartScheduler+0xb0>)
 801053c:	f04f 32ff 	mov.w	r2, #4294967295
 8010540:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8010542:	4b11      	ldr	r3, [pc, #68]	; (8010588 <vTaskStartScheduler+0xb4>)
 8010544:	2201      	movs	r2, #1
 8010546:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8010548:	4b10      	ldr	r3, [pc, #64]	; (801058c <vTaskStartScheduler+0xb8>)
 801054a:	2200      	movs	r2, #0
 801054c:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 801054e:	f001 f847 	bl	80115e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8010552:	e00d      	b.n	8010570 <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8010554:	697b      	ldr	r3, [r7, #20]
 8010556:	f1b3 3fff 	cmp.w	r3, #4294967295
 801055a:	d109      	bne.n	8010570 <vTaskStartScheduler+0x9c>
 801055c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010560:	f383 8811 	msr	BASEPRI, r3
 8010564:	f3bf 8f6f 	isb	sy
 8010568:	f3bf 8f4f 	dsb	sy
 801056c:	60fb      	str	r3, [r7, #12]
 801056e:	e7fe      	b.n	801056e <vTaskStartScheduler+0x9a>
}
 8010570:	bf00      	nop
 8010572:	3718      	adds	r7, #24
 8010574:	46bd      	mov	sp, r7
 8010576:	bd80      	pop	{r7, pc}
 8010578:	0801892c 	.word	0x0801892c
 801057c:	08010b21 	.word	0x08010b21
 8010580:	200015ac 	.word	0x200015ac
 8010584:	200015a8 	.word	0x200015a8
 8010588:	20001594 	.word	0x20001594
 801058c:	2000158c 	.word	0x2000158c

08010590 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8010590:	b480      	push	{r7}
 8010592:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8010594:	4b04      	ldr	r3, [pc, #16]	; (80105a8 <vTaskSuspendAll+0x18>)
 8010596:	681b      	ldr	r3, [r3, #0]
 8010598:	3301      	adds	r3, #1
 801059a:	4a03      	ldr	r2, [pc, #12]	; (80105a8 <vTaskSuspendAll+0x18>)
 801059c:	6013      	str	r3, [r2, #0]
}
 801059e:	bf00      	nop
 80105a0:	46bd      	mov	sp, r7
 80105a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105a6:	4770      	bx	lr
 80105a8:	200015b0 	.word	0x200015b0

080105ac <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80105ac:	b580      	push	{r7, lr}
 80105ae:	b084      	sub	sp, #16
 80105b0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80105b2:	2300      	movs	r3, #0
 80105b4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80105b6:	2300      	movs	r3, #0
 80105b8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80105ba:	4b41      	ldr	r3, [pc, #260]	; (80106c0 <xTaskResumeAll+0x114>)
 80105bc:	681b      	ldr	r3, [r3, #0]
 80105be:	2b00      	cmp	r3, #0
 80105c0:	d109      	bne.n	80105d6 <xTaskResumeAll+0x2a>
 80105c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80105c6:	f383 8811 	msr	BASEPRI, r3
 80105ca:	f3bf 8f6f 	isb	sy
 80105ce:	f3bf 8f4f 	dsb	sy
 80105d2:	603b      	str	r3, [r7, #0]
 80105d4:	e7fe      	b.n	80105d4 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80105d6:	f001 f8a1 	bl	801171c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80105da:	4b39      	ldr	r3, [pc, #228]	; (80106c0 <xTaskResumeAll+0x114>)
 80105dc:	681b      	ldr	r3, [r3, #0]
 80105de:	3b01      	subs	r3, #1
 80105e0:	4a37      	ldr	r2, [pc, #220]	; (80106c0 <xTaskResumeAll+0x114>)
 80105e2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80105e4:	4b36      	ldr	r3, [pc, #216]	; (80106c0 <xTaskResumeAll+0x114>)
 80105e6:	681b      	ldr	r3, [r3, #0]
 80105e8:	2b00      	cmp	r3, #0
 80105ea:	d161      	bne.n	80106b0 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80105ec:	4b35      	ldr	r3, [pc, #212]	; (80106c4 <xTaskResumeAll+0x118>)
 80105ee:	681b      	ldr	r3, [r3, #0]
 80105f0:	2b00      	cmp	r3, #0
 80105f2:	d05d      	beq.n	80106b0 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80105f4:	e02e      	b.n	8010654 <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80105f6:	4b34      	ldr	r3, [pc, #208]	; (80106c8 <xTaskResumeAll+0x11c>)
 80105f8:	68db      	ldr	r3, [r3, #12]
 80105fa:	68db      	ldr	r3, [r3, #12]
 80105fc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80105fe:	68fb      	ldr	r3, [r7, #12]
 8010600:	3318      	adds	r3, #24
 8010602:	4618      	mov	r0, r3
 8010604:	f7fe fe5b 	bl	800f2be <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010608:	68fb      	ldr	r3, [r7, #12]
 801060a:	3304      	adds	r3, #4
 801060c:	4618      	mov	r0, r3
 801060e:	f7fe fe56 	bl	800f2be <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8010612:	68fb      	ldr	r3, [r7, #12]
 8010614:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010616:	2201      	movs	r2, #1
 8010618:	409a      	lsls	r2, r3
 801061a:	4b2c      	ldr	r3, [pc, #176]	; (80106cc <xTaskResumeAll+0x120>)
 801061c:	681b      	ldr	r3, [r3, #0]
 801061e:	4313      	orrs	r3, r2
 8010620:	4a2a      	ldr	r2, [pc, #168]	; (80106cc <xTaskResumeAll+0x120>)
 8010622:	6013      	str	r3, [r2, #0]
 8010624:	68fb      	ldr	r3, [r7, #12]
 8010626:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010628:	4613      	mov	r3, r2
 801062a:	009b      	lsls	r3, r3, #2
 801062c:	4413      	add	r3, r2
 801062e:	009b      	lsls	r3, r3, #2
 8010630:	4a27      	ldr	r2, [pc, #156]	; (80106d0 <xTaskResumeAll+0x124>)
 8010632:	441a      	add	r2, r3
 8010634:	68fb      	ldr	r3, [r7, #12]
 8010636:	3304      	adds	r3, #4
 8010638:	4619      	mov	r1, r3
 801063a:	4610      	mov	r0, r2
 801063c:	f7fe fde2 	bl	800f204 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010640:	68fb      	ldr	r3, [r7, #12]
 8010642:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010644:	4b23      	ldr	r3, [pc, #140]	; (80106d4 <xTaskResumeAll+0x128>)
 8010646:	681b      	ldr	r3, [r3, #0]
 8010648:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801064a:	429a      	cmp	r2, r3
 801064c:	d302      	bcc.n	8010654 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 801064e:	4b22      	ldr	r3, [pc, #136]	; (80106d8 <xTaskResumeAll+0x12c>)
 8010650:	2201      	movs	r2, #1
 8010652:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010654:	4b1c      	ldr	r3, [pc, #112]	; (80106c8 <xTaskResumeAll+0x11c>)
 8010656:	681b      	ldr	r3, [r3, #0]
 8010658:	2b00      	cmp	r3, #0
 801065a:	d1cc      	bne.n	80105f6 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 801065c:	68fb      	ldr	r3, [r7, #12]
 801065e:	2b00      	cmp	r3, #0
 8010660:	d001      	beq.n	8010666 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8010662:	f000 fb0f 	bl	8010c84 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8010666:	4b1d      	ldr	r3, [pc, #116]	; (80106dc <xTaskResumeAll+0x130>)
 8010668:	681b      	ldr	r3, [r3, #0]
 801066a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 801066c:	687b      	ldr	r3, [r7, #4]
 801066e:	2b00      	cmp	r3, #0
 8010670:	d010      	beq.n	8010694 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8010672:	f000 f837 	bl	80106e4 <xTaskIncrementTick>
 8010676:	4603      	mov	r3, r0
 8010678:	2b00      	cmp	r3, #0
 801067a:	d002      	beq.n	8010682 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 801067c:	4b16      	ldr	r3, [pc, #88]	; (80106d8 <xTaskResumeAll+0x12c>)
 801067e:	2201      	movs	r2, #1
 8010680:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8010682:	687b      	ldr	r3, [r7, #4]
 8010684:	3b01      	subs	r3, #1
 8010686:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8010688:	687b      	ldr	r3, [r7, #4]
 801068a:	2b00      	cmp	r3, #0
 801068c:	d1f1      	bne.n	8010672 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 801068e:	4b13      	ldr	r3, [pc, #76]	; (80106dc <xTaskResumeAll+0x130>)
 8010690:	2200      	movs	r2, #0
 8010692:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8010694:	4b10      	ldr	r3, [pc, #64]	; (80106d8 <xTaskResumeAll+0x12c>)
 8010696:	681b      	ldr	r3, [r3, #0]
 8010698:	2b00      	cmp	r3, #0
 801069a:	d009      	beq.n	80106b0 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 801069c:	2301      	movs	r3, #1
 801069e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80106a0:	4b0f      	ldr	r3, [pc, #60]	; (80106e0 <xTaskResumeAll+0x134>)
 80106a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80106a6:	601a      	str	r2, [r3, #0]
 80106a8:	f3bf 8f4f 	dsb	sy
 80106ac:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80106b0:	f001 f862 	bl	8011778 <vPortExitCritical>

	return xAlreadyYielded;
 80106b4:	68bb      	ldr	r3, [r7, #8]
}
 80106b6:	4618      	mov	r0, r3
 80106b8:	3710      	adds	r7, #16
 80106ba:	46bd      	mov	sp, r7
 80106bc:	bd80      	pop	{r7, pc}
 80106be:	bf00      	nop
 80106c0:	200015b0 	.word	0x200015b0
 80106c4:	20001588 	.word	0x20001588
 80106c8:	20001548 	.word	0x20001548
 80106cc:	20001590 	.word	0x20001590
 80106d0:	2000148c 	.word	0x2000148c
 80106d4:	20001488 	.word	0x20001488
 80106d8:	2000159c 	.word	0x2000159c
 80106dc:	20001598 	.word	0x20001598
 80106e0:	e000ed04 	.word	0xe000ed04

080106e4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80106e4:	b580      	push	{r7, lr}
 80106e6:	b086      	sub	sp, #24
 80106e8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80106ea:	2300      	movs	r3, #0
 80106ec:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80106ee:	4b50      	ldr	r3, [pc, #320]	; (8010830 <xTaskIncrementTick+0x14c>)
 80106f0:	681b      	ldr	r3, [r3, #0]
 80106f2:	2b00      	cmp	r3, #0
 80106f4:	f040 808c 	bne.w	8010810 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80106f8:	4b4e      	ldr	r3, [pc, #312]	; (8010834 <xTaskIncrementTick+0x150>)
 80106fa:	681b      	ldr	r3, [r3, #0]
 80106fc:	3301      	adds	r3, #1
 80106fe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8010700:	4a4c      	ldr	r2, [pc, #304]	; (8010834 <xTaskIncrementTick+0x150>)
 8010702:	693b      	ldr	r3, [r7, #16]
 8010704:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8010706:	693b      	ldr	r3, [r7, #16]
 8010708:	2b00      	cmp	r3, #0
 801070a:	d11f      	bne.n	801074c <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 801070c:	4b4a      	ldr	r3, [pc, #296]	; (8010838 <xTaskIncrementTick+0x154>)
 801070e:	681b      	ldr	r3, [r3, #0]
 8010710:	681b      	ldr	r3, [r3, #0]
 8010712:	2b00      	cmp	r3, #0
 8010714:	d009      	beq.n	801072a <xTaskIncrementTick+0x46>
 8010716:	f04f 0350 	mov.w	r3, #80	; 0x50
 801071a:	f383 8811 	msr	BASEPRI, r3
 801071e:	f3bf 8f6f 	isb	sy
 8010722:	f3bf 8f4f 	dsb	sy
 8010726:	603b      	str	r3, [r7, #0]
 8010728:	e7fe      	b.n	8010728 <xTaskIncrementTick+0x44>
 801072a:	4b43      	ldr	r3, [pc, #268]	; (8010838 <xTaskIncrementTick+0x154>)
 801072c:	681b      	ldr	r3, [r3, #0]
 801072e:	60fb      	str	r3, [r7, #12]
 8010730:	4b42      	ldr	r3, [pc, #264]	; (801083c <xTaskIncrementTick+0x158>)
 8010732:	681b      	ldr	r3, [r3, #0]
 8010734:	4a40      	ldr	r2, [pc, #256]	; (8010838 <xTaskIncrementTick+0x154>)
 8010736:	6013      	str	r3, [r2, #0]
 8010738:	4a40      	ldr	r2, [pc, #256]	; (801083c <xTaskIncrementTick+0x158>)
 801073a:	68fb      	ldr	r3, [r7, #12]
 801073c:	6013      	str	r3, [r2, #0]
 801073e:	4b40      	ldr	r3, [pc, #256]	; (8010840 <xTaskIncrementTick+0x15c>)
 8010740:	681b      	ldr	r3, [r3, #0]
 8010742:	3301      	adds	r3, #1
 8010744:	4a3e      	ldr	r2, [pc, #248]	; (8010840 <xTaskIncrementTick+0x15c>)
 8010746:	6013      	str	r3, [r2, #0]
 8010748:	f000 fa9c 	bl	8010c84 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 801074c:	4b3d      	ldr	r3, [pc, #244]	; (8010844 <xTaskIncrementTick+0x160>)
 801074e:	681b      	ldr	r3, [r3, #0]
 8010750:	693a      	ldr	r2, [r7, #16]
 8010752:	429a      	cmp	r2, r3
 8010754:	d34d      	bcc.n	80107f2 <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010756:	4b38      	ldr	r3, [pc, #224]	; (8010838 <xTaskIncrementTick+0x154>)
 8010758:	681b      	ldr	r3, [r3, #0]
 801075a:	681b      	ldr	r3, [r3, #0]
 801075c:	2b00      	cmp	r3, #0
 801075e:	d101      	bne.n	8010764 <xTaskIncrementTick+0x80>
 8010760:	2301      	movs	r3, #1
 8010762:	e000      	b.n	8010766 <xTaskIncrementTick+0x82>
 8010764:	2300      	movs	r3, #0
 8010766:	2b00      	cmp	r3, #0
 8010768:	d004      	beq.n	8010774 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801076a:	4b36      	ldr	r3, [pc, #216]	; (8010844 <xTaskIncrementTick+0x160>)
 801076c:	f04f 32ff 	mov.w	r2, #4294967295
 8010770:	601a      	str	r2, [r3, #0]
					break;
 8010772:	e03e      	b.n	80107f2 <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8010774:	4b30      	ldr	r3, [pc, #192]	; (8010838 <xTaskIncrementTick+0x154>)
 8010776:	681b      	ldr	r3, [r3, #0]
 8010778:	68db      	ldr	r3, [r3, #12]
 801077a:	68db      	ldr	r3, [r3, #12]
 801077c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 801077e:	68bb      	ldr	r3, [r7, #8]
 8010780:	685b      	ldr	r3, [r3, #4]
 8010782:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8010784:	693a      	ldr	r2, [r7, #16]
 8010786:	687b      	ldr	r3, [r7, #4]
 8010788:	429a      	cmp	r2, r3
 801078a:	d203      	bcs.n	8010794 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 801078c:	4a2d      	ldr	r2, [pc, #180]	; (8010844 <xTaskIncrementTick+0x160>)
 801078e:	687b      	ldr	r3, [r7, #4]
 8010790:	6013      	str	r3, [r2, #0]
						break;
 8010792:	e02e      	b.n	80107f2 <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010794:	68bb      	ldr	r3, [r7, #8]
 8010796:	3304      	adds	r3, #4
 8010798:	4618      	mov	r0, r3
 801079a:	f7fe fd90 	bl	800f2be <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 801079e:	68bb      	ldr	r3, [r7, #8]
 80107a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80107a2:	2b00      	cmp	r3, #0
 80107a4:	d004      	beq.n	80107b0 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80107a6:	68bb      	ldr	r3, [r7, #8]
 80107a8:	3318      	adds	r3, #24
 80107aa:	4618      	mov	r0, r3
 80107ac:	f7fe fd87 	bl	800f2be <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80107b0:	68bb      	ldr	r3, [r7, #8]
 80107b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80107b4:	2201      	movs	r2, #1
 80107b6:	409a      	lsls	r2, r3
 80107b8:	4b23      	ldr	r3, [pc, #140]	; (8010848 <xTaskIncrementTick+0x164>)
 80107ba:	681b      	ldr	r3, [r3, #0]
 80107bc:	4313      	orrs	r3, r2
 80107be:	4a22      	ldr	r2, [pc, #136]	; (8010848 <xTaskIncrementTick+0x164>)
 80107c0:	6013      	str	r3, [r2, #0]
 80107c2:	68bb      	ldr	r3, [r7, #8]
 80107c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80107c6:	4613      	mov	r3, r2
 80107c8:	009b      	lsls	r3, r3, #2
 80107ca:	4413      	add	r3, r2
 80107cc:	009b      	lsls	r3, r3, #2
 80107ce:	4a1f      	ldr	r2, [pc, #124]	; (801084c <xTaskIncrementTick+0x168>)
 80107d0:	441a      	add	r2, r3
 80107d2:	68bb      	ldr	r3, [r7, #8]
 80107d4:	3304      	adds	r3, #4
 80107d6:	4619      	mov	r1, r3
 80107d8:	4610      	mov	r0, r2
 80107da:	f7fe fd13 	bl	800f204 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80107de:	68bb      	ldr	r3, [r7, #8]
 80107e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80107e2:	4b1b      	ldr	r3, [pc, #108]	; (8010850 <xTaskIncrementTick+0x16c>)
 80107e4:	681b      	ldr	r3, [r3, #0]
 80107e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80107e8:	429a      	cmp	r2, r3
 80107ea:	d3b4      	bcc.n	8010756 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 80107ec:	2301      	movs	r3, #1
 80107ee:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80107f0:	e7b1      	b.n	8010756 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80107f2:	4b17      	ldr	r3, [pc, #92]	; (8010850 <xTaskIncrementTick+0x16c>)
 80107f4:	681b      	ldr	r3, [r3, #0]
 80107f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80107f8:	4914      	ldr	r1, [pc, #80]	; (801084c <xTaskIncrementTick+0x168>)
 80107fa:	4613      	mov	r3, r2
 80107fc:	009b      	lsls	r3, r3, #2
 80107fe:	4413      	add	r3, r2
 8010800:	009b      	lsls	r3, r3, #2
 8010802:	440b      	add	r3, r1
 8010804:	681b      	ldr	r3, [r3, #0]
 8010806:	2b01      	cmp	r3, #1
 8010808:	d907      	bls.n	801081a <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 801080a:	2301      	movs	r3, #1
 801080c:	617b      	str	r3, [r7, #20]
 801080e:	e004      	b.n	801081a <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8010810:	4b10      	ldr	r3, [pc, #64]	; (8010854 <xTaskIncrementTick+0x170>)
 8010812:	681b      	ldr	r3, [r3, #0]
 8010814:	3301      	adds	r3, #1
 8010816:	4a0f      	ldr	r2, [pc, #60]	; (8010854 <xTaskIncrementTick+0x170>)
 8010818:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 801081a:	4b0f      	ldr	r3, [pc, #60]	; (8010858 <xTaskIncrementTick+0x174>)
 801081c:	681b      	ldr	r3, [r3, #0]
 801081e:	2b00      	cmp	r3, #0
 8010820:	d001      	beq.n	8010826 <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 8010822:	2301      	movs	r3, #1
 8010824:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8010826:	697b      	ldr	r3, [r7, #20]
}
 8010828:	4618      	mov	r0, r3
 801082a:	3718      	adds	r7, #24
 801082c:	46bd      	mov	sp, r7
 801082e:	bd80      	pop	{r7, pc}
 8010830:	200015b0 	.word	0x200015b0
 8010834:	2000158c 	.word	0x2000158c
 8010838:	20001540 	.word	0x20001540
 801083c:	20001544 	.word	0x20001544
 8010840:	200015a0 	.word	0x200015a0
 8010844:	200015a8 	.word	0x200015a8
 8010848:	20001590 	.word	0x20001590
 801084c:	2000148c 	.word	0x2000148c
 8010850:	20001488 	.word	0x20001488
 8010854:	20001598 	.word	0x20001598
 8010858:	2000159c 	.word	0x2000159c

0801085c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 801085c:	b480      	push	{r7}
 801085e:	b087      	sub	sp, #28
 8010860:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8010862:	4b26      	ldr	r3, [pc, #152]	; (80108fc <vTaskSwitchContext+0xa0>)
 8010864:	681b      	ldr	r3, [r3, #0]
 8010866:	2b00      	cmp	r3, #0
 8010868:	d003      	beq.n	8010872 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 801086a:	4b25      	ldr	r3, [pc, #148]	; (8010900 <vTaskSwitchContext+0xa4>)
 801086c:	2201      	movs	r2, #1
 801086e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8010870:	e03e      	b.n	80108f0 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 8010872:	4b23      	ldr	r3, [pc, #140]	; (8010900 <vTaskSwitchContext+0xa4>)
 8010874:	2200      	movs	r2, #0
 8010876:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8010878:	4b22      	ldr	r3, [pc, #136]	; (8010904 <vTaskSwitchContext+0xa8>)
 801087a:	681b      	ldr	r3, [r3, #0]
 801087c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 801087e:	68fb      	ldr	r3, [r7, #12]
 8010880:	fab3 f383 	clz	r3, r3
 8010884:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8010886:	7afb      	ldrb	r3, [r7, #11]
 8010888:	f1c3 031f 	rsb	r3, r3, #31
 801088c:	617b      	str	r3, [r7, #20]
 801088e:	491e      	ldr	r1, [pc, #120]	; (8010908 <vTaskSwitchContext+0xac>)
 8010890:	697a      	ldr	r2, [r7, #20]
 8010892:	4613      	mov	r3, r2
 8010894:	009b      	lsls	r3, r3, #2
 8010896:	4413      	add	r3, r2
 8010898:	009b      	lsls	r3, r3, #2
 801089a:	440b      	add	r3, r1
 801089c:	681b      	ldr	r3, [r3, #0]
 801089e:	2b00      	cmp	r3, #0
 80108a0:	d109      	bne.n	80108b6 <vTaskSwitchContext+0x5a>
	__asm volatile
 80108a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80108a6:	f383 8811 	msr	BASEPRI, r3
 80108aa:	f3bf 8f6f 	isb	sy
 80108ae:	f3bf 8f4f 	dsb	sy
 80108b2:	607b      	str	r3, [r7, #4]
 80108b4:	e7fe      	b.n	80108b4 <vTaskSwitchContext+0x58>
 80108b6:	697a      	ldr	r2, [r7, #20]
 80108b8:	4613      	mov	r3, r2
 80108ba:	009b      	lsls	r3, r3, #2
 80108bc:	4413      	add	r3, r2
 80108be:	009b      	lsls	r3, r3, #2
 80108c0:	4a11      	ldr	r2, [pc, #68]	; (8010908 <vTaskSwitchContext+0xac>)
 80108c2:	4413      	add	r3, r2
 80108c4:	613b      	str	r3, [r7, #16]
 80108c6:	693b      	ldr	r3, [r7, #16]
 80108c8:	685b      	ldr	r3, [r3, #4]
 80108ca:	685a      	ldr	r2, [r3, #4]
 80108cc:	693b      	ldr	r3, [r7, #16]
 80108ce:	605a      	str	r2, [r3, #4]
 80108d0:	693b      	ldr	r3, [r7, #16]
 80108d2:	685a      	ldr	r2, [r3, #4]
 80108d4:	693b      	ldr	r3, [r7, #16]
 80108d6:	3308      	adds	r3, #8
 80108d8:	429a      	cmp	r2, r3
 80108da:	d104      	bne.n	80108e6 <vTaskSwitchContext+0x8a>
 80108dc:	693b      	ldr	r3, [r7, #16]
 80108de:	685b      	ldr	r3, [r3, #4]
 80108e0:	685a      	ldr	r2, [r3, #4]
 80108e2:	693b      	ldr	r3, [r7, #16]
 80108e4:	605a      	str	r2, [r3, #4]
 80108e6:	693b      	ldr	r3, [r7, #16]
 80108e8:	685b      	ldr	r3, [r3, #4]
 80108ea:	68db      	ldr	r3, [r3, #12]
 80108ec:	4a07      	ldr	r2, [pc, #28]	; (801090c <vTaskSwitchContext+0xb0>)
 80108ee:	6013      	str	r3, [r2, #0]
}
 80108f0:	bf00      	nop
 80108f2:	371c      	adds	r7, #28
 80108f4:	46bd      	mov	sp, r7
 80108f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108fa:	4770      	bx	lr
 80108fc:	200015b0 	.word	0x200015b0
 8010900:	2000159c 	.word	0x2000159c
 8010904:	20001590 	.word	0x20001590
 8010908:	2000148c 	.word	0x2000148c
 801090c:	20001488 	.word	0x20001488

08010910 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8010910:	b580      	push	{r7, lr}
 8010912:	b084      	sub	sp, #16
 8010914:	af00      	add	r7, sp, #0
 8010916:	6078      	str	r0, [r7, #4]
 8010918:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 801091a:	687b      	ldr	r3, [r7, #4]
 801091c:	2b00      	cmp	r3, #0
 801091e:	d109      	bne.n	8010934 <vTaskPlaceOnEventList+0x24>
 8010920:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010924:	f383 8811 	msr	BASEPRI, r3
 8010928:	f3bf 8f6f 	isb	sy
 801092c:	f3bf 8f4f 	dsb	sy
 8010930:	60fb      	str	r3, [r7, #12]
 8010932:	e7fe      	b.n	8010932 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8010934:	4b07      	ldr	r3, [pc, #28]	; (8010954 <vTaskPlaceOnEventList+0x44>)
 8010936:	681b      	ldr	r3, [r3, #0]
 8010938:	3318      	adds	r3, #24
 801093a:	4619      	mov	r1, r3
 801093c:	6878      	ldr	r0, [r7, #4]
 801093e:	f7fe fc85 	bl	800f24c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8010942:	2101      	movs	r1, #1
 8010944:	6838      	ldr	r0, [r7, #0]
 8010946:	f000 fd5d 	bl	8011404 <prvAddCurrentTaskToDelayedList>
}
 801094a:	bf00      	nop
 801094c:	3710      	adds	r7, #16
 801094e:	46bd      	mov	sp, r7
 8010950:	bd80      	pop	{r7, pc}
 8010952:	bf00      	nop
 8010954:	20001488 	.word	0x20001488

08010958 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8010958:	b580      	push	{r7, lr}
 801095a:	b086      	sub	sp, #24
 801095c:	af00      	add	r7, sp, #0
 801095e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8010960:	687b      	ldr	r3, [r7, #4]
 8010962:	68db      	ldr	r3, [r3, #12]
 8010964:	68db      	ldr	r3, [r3, #12]
 8010966:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8010968:	693b      	ldr	r3, [r7, #16]
 801096a:	2b00      	cmp	r3, #0
 801096c:	d109      	bne.n	8010982 <xTaskRemoveFromEventList+0x2a>
 801096e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010972:	f383 8811 	msr	BASEPRI, r3
 8010976:	f3bf 8f6f 	isb	sy
 801097a:	f3bf 8f4f 	dsb	sy
 801097e:	60fb      	str	r3, [r7, #12]
 8010980:	e7fe      	b.n	8010980 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8010982:	693b      	ldr	r3, [r7, #16]
 8010984:	3318      	adds	r3, #24
 8010986:	4618      	mov	r0, r3
 8010988:	f7fe fc99 	bl	800f2be <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801098c:	4b1d      	ldr	r3, [pc, #116]	; (8010a04 <xTaskRemoveFromEventList+0xac>)
 801098e:	681b      	ldr	r3, [r3, #0]
 8010990:	2b00      	cmp	r3, #0
 8010992:	d11c      	bne.n	80109ce <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8010994:	693b      	ldr	r3, [r7, #16]
 8010996:	3304      	adds	r3, #4
 8010998:	4618      	mov	r0, r3
 801099a:	f7fe fc90 	bl	800f2be <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 801099e:	693b      	ldr	r3, [r7, #16]
 80109a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80109a2:	2201      	movs	r2, #1
 80109a4:	409a      	lsls	r2, r3
 80109a6:	4b18      	ldr	r3, [pc, #96]	; (8010a08 <xTaskRemoveFromEventList+0xb0>)
 80109a8:	681b      	ldr	r3, [r3, #0]
 80109aa:	4313      	orrs	r3, r2
 80109ac:	4a16      	ldr	r2, [pc, #88]	; (8010a08 <xTaskRemoveFromEventList+0xb0>)
 80109ae:	6013      	str	r3, [r2, #0]
 80109b0:	693b      	ldr	r3, [r7, #16]
 80109b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80109b4:	4613      	mov	r3, r2
 80109b6:	009b      	lsls	r3, r3, #2
 80109b8:	4413      	add	r3, r2
 80109ba:	009b      	lsls	r3, r3, #2
 80109bc:	4a13      	ldr	r2, [pc, #76]	; (8010a0c <xTaskRemoveFromEventList+0xb4>)
 80109be:	441a      	add	r2, r3
 80109c0:	693b      	ldr	r3, [r7, #16]
 80109c2:	3304      	adds	r3, #4
 80109c4:	4619      	mov	r1, r3
 80109c6:	4610      	mov	r0, r2
 80109c8:	f7fe fc1c 	bl	800f204 <vListInsertEnd>
 80109cc:	e005      	b.n	80109da <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80109ce:	693b      	ldr	r3, [r7, #16]
 80109d0:	3318      	adds	r3, #24
 80109d2:	4619      	mov	r1, r3
 80109d4:	480e      	ldr	r0, [pc, #56]	; (8010a10 <xTaskRemoveFromEventList+0xb8>)
 80109d6:	f7fe fc15 	bl	800f204 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80109da:	693b      	ldr	r3, [r7, #16]
 80109dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80109de:	4b0d      	ldr	r3, [pc, #52]	; (8010a14 <xTaskRemoveFromEventList+0xbc>)
 80109e0:	681b      	ldr	r3, [r3, #0]
 80109e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80109e4:	429a      	cmp	r2, r3
 80109e6:	d905      	bls.n	80109f4 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80109e8:	2301      	movs	r3, #1
 80109ea:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80109ec:	4b0a      	ldr	r3, [pc, #40]	; (8010a18 <xTaskRemoveFromEventList+0xc0>)
 80109ee:	2201      	movs	r2, #1
 80109f0:	601a      	str	r2, [r3, #0]
 80109f2:	e001      	b.n	80109f8 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 80109f4:	2300      	movs	r3, #0
 80109f6:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 80109f8:	697b      	ldr	r3, [r7, #20]
}
 80109fa:	4618      	mov	r0, r3
 80109fc:	3718      	adds	r7, #24
 80109fe:	46bd      	mov	sp, r7
 8010a00:	bd80      	pop	{r7, pc}
 8010a02:	bf00      	nop
 8010a04:	200015b0 	.word	0x200015b0
 8010a08:	20001590 	.word	0x20001590
 8010a0c:	2000148c 	.word	0x2000148c
 8010a10:	20001548 	.word	0x20001548
 8010a14:	20001488 	.word	0x20001488
 8010a18:	2000159c 	.word	0x2000159c

08010a1c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8010a1c:	b480      	push	{r7}
 8010a1e:	b083      	sub	sp, #12
 8010a20:	af00      	add	r7, sp, #0
 8010a22:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8010a24:	4b06      	ldr	r3, [pc, #24]	; (8010a40 <vTaskInternalSetTimeOutState+0x24>)
 8010a26:	681a      	ldr	r2, [r3, #0]
 8010a28:	687b      	ldr	r3, [r7, #4]
 8010a2a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8010a2c:	4b05      	ldr	r3, [pc, #20]	; (8010a44 <vTaskInternalSetTimeOutState+0x28>)
 8010a2e:	681a      	ldr	r2, [r3, #0]
 8010a30:	687b      	ldr	r3, [r7, #4]
 8010a32:	605a      	str	r2, [r3, #4]
}
 8010a34:	bf00      	nop
 8010a36:	370c      	adds	r7, #12
 8010a38:	46bd      	mov	sp, r7
 8010a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a3e:	4770      	bx	lr
 8010a40:	200015a0 	.word	0x200015a0
 8010a44:	2000158c 	.word	0x2000158c

08010a48 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8010a48:	b580      	push	{r7, lr}
 8010a4a:	b088      	sub	sp, #32
 8010a4c:	af00      	add	r7, sp, #0
 8010a4e:	6078      	str	r0, [r7, #4]
 8010a50:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8010a52:	687b      	ldr	r3, [r7, #4]
 8010a54:	2b00      	cmp	r3, #0
 8010a56:	d109      	bne.n	8010a6c <xTaskCheckForTimeOut+0x24>
 8010a58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a5c:	f383 8811 	msr	BASEPRI, r3
 8010a60:	f3bf 8f6f 	isb	sy
 8010a64:	f3bf 8f4f 	dsb	sy
 8010a68:	613b      	str	r3, [r7, #16]
 8010a6a:	e7fe      	b.n	8010a6a <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8010a6c:	683b      	ldr	r3, [r7, #0]
 8010a6e:	2b00      	cmp	r3, #0
 8010a70:	d109      	bne.n	8010a86 <xTaskCheckForTimeOut+0x3e>
 8010a72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a76:	f383 8811 	msr	BASEPRI, r3
 8010a7a:	f3bf 8f6f 	isb	sy
 8010a7e:	f3bf 8f4f 	dsb	sy
 8010a82:	60fb      	str	r3, [r7, #12]
 8010a84:	e7fe      	b.n	8010a84 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8010a86:	f000 fe49 	bl	801171c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8010a8a:	4b1d      	ldr	r3, [pc, #116]	; (8010b00 <xTaskCheckForTimeOut+0xb8>)
 8010a8c:	681b      	ldr	r3, [r3, #0]
 8010a8e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8010a90:	687b      	ldr	r3, [r7, #4]
 8010a92:	685b      	ldr	r3, [r3, #4]
 8010a94:	69ba      	ldr	r2, [r7, #24]
 8010a96:	1ad3      	subs	r3, r2, r3
 8010a98:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8010a9a:	683b      	ldr	r3, [r7, #0]
 8010a9c:	681b      	ldr	r3, [r3, #0]
 8010a9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010aa2:	d102      	bne.n	8010aaa <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8010aa4:	2300      	movs	r3, #0
 8010aa6:	61fb      	str	r3, [r7, #28]
 8010aa8:	e023      	b.n	8010af2 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8010aaa:	687b      	ldr	r3, [r7, #4]
 8010aac:	681a      	ldr	r2, [r3, #0]
 8010aae:	4b15      	ldr	r3, [pc, #84]	; (8010b04 <xTaskCheckForTimeOut+0xbc>)
 8010ab0:	681b      	ldr	r3, [r3, #0]
 8010ab2:	429a      	cmp	r2, r3
 8010ab4:	d007      	beq.n	8010ac6 <xTaskCheckForTimeOut+0x7e>
 8010ab6:	687b      	ldr	r3, [r7, #4]
 8010ab8:	685b      	ldr	r3, [r3, #4]
 8010aba:	69ba      	ldr	r2, [r7, #24]
 8010abc:	429a      	cmp	r2, r3
 8010abe:	d302      	bcc.n	8010ac6 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8010ac0:	2301      	movs	r3, #1
 8010ac2:	61fb      	str	r3, [r7, #28]
 8010ac4:	e015      	b.n	8010af2 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8010ac6:	683b      	ldr	r3, [r7, #0]
 8010ac8:	681b      	ldr	r3, [r3, #0]
 8010aca:	697a      	ldr	r2, [r7, #20]
 8010acc:	429a      	cmp	r2, r3
 8010ace:	d20b      	bcs.n	8010ae8 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8010ad0:	683b      	ldr	r3, [r7, #0]
 8010ad2:	681a      	ldr	r2, [r3, #0]
 8010ad4:	697b      	ldr	r3, [r7, #20]
 8010ad6:	1ad2      	subs	r2, r2, r3
 8010ad8:	683b      	ldr	r3, [r7, #0]
 8010ada:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8010adc:	6878      	ldr	r0, [r7, #4]
 8010ade:	f7ff ff9d 	bl	8010a1c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8010ae2:	2300      	movs	r3, #0
 8010ae4:	61fb      	str	r3, [r7, #28]
 8010ae6:	e004      	b.n	8010af2 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8010ae8:	683b      	ldr	r3, [r7, #0]
 8010aea:	2200      	movs	r2, #0
 8010aec:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8010aee:	2301      	movs	r3, #1
 8010af0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8010af2:	f000 fe41 	bl	8011778 <vPortExitCritical>

	return xReturn;
 8010af6:	69fb      	ldr	r3, [r7, #28]
}
 8010af8:	4618      	mov	r0, r3
 8010afa:	3720      	adds	r7, #32
 8010afc:	46bd      	mov	sp, r7
 8010afe:	bd80      	pop	{r7, pc}
 8010b00:	2000158c 	.word	0x2000158c
 8010b04:	200015a0 	.word	0x200015a0

08010b08 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8010b08:	b480      	push	{r7}
 8010b0a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8010b0c:	4b03      	ldr	r3, [pc, #12]	; (8010b1c <vTaskMissedYield+0x14>)
 8010b0e:	2201      	movs	r2, #1
 8010b10:	601a      	str	r2, [r3, #0]
}
 8010b12:	bf00      	nop
 8010b14:	46bd      	mov	sp, r7
 8010b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b1a:	4770      	bx	lr
 8010b1c:	2000159c 	.word	0x2000159c

08010b20 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8010b20:	b580      	push	{r7, lr}
 8010b22:	b082      	sub	sp, #8
 8010b24:	af00      	add	r7, sp, #0
 8010b26:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8010b28:	f000 f852 	bl	8010bd0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8010b2c:	4b06      	ldr	r3, [pc, #24]	; (8010b48 <prvIdleTask+0x28>)
 8010b2e:	681b      	ldr	r3, [r3, #0]
 8010b30:	2b01      	cmp	r3, #1
 8010b32:	d9f9      	bls.n	8010b28 <prvIdleTask+0x8>
			{
				taskYIELD();
 8010b34:	4b05      	ldr	r3, [pc, #20]	; (8010b4c <prvIdleTask+0x2c>)
 8010b36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010b3a:	601a      	str	r2, [r3, #0]
 8010b3c:	f3bf 8f4f 	dsb	sy
 8010b40:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8010b44:	e7f0      	b.n	8010b28 <prvIdleTask+0x8>
 8010b46:	bf00      	nop
 8010b48:	2000148c 	.word	0x2000148c
 8010b4c:	e000ed04 	.word	0xe000ed04

08010b50 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8010b50:	b580      	push	{r7, lr}
 8010b52:	b082      	sub	sp, #8
 8010b54:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010b56:	2300      	movs	r3, #0
 8010b58:	607b      	str	r3, [r7, #4]
 8010b5a:	e00c      	b.n	8010b76 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8010b5c:	687a      	ldr	r2, [r7, #4]
 8010b5e:	4613      	mov	r3, r2
 8010b60:	009b      	lsls	r3, r3, #2
 8010b62:	4413      	add	r3, r2
 8010b64:	009b      	lsls	r3, r3, #2
 8010b66:	4a12      	ldr	r2, [pc, #72]	; (8010bb0 <prvInitialiseTaskLists+0x60>)
 8010b68:	4413      	add	r3, r2
 8010b6a:	4618      	mov	r0, r3
 8010b6c:	f7fe fb1d 	bl	800f1aa <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010b70:	687b      	ldr	r3, [r7, #4]
 8010b72:	3301      	adds	r3, #1
 8010b74:	607b      	str	r3, [r7, #4]
 8010b76:	687b      	ldr	r3, [r7, #4]
 8010b78:	2b06      	cmp	r3, #6
 8010b7a:	d9ef      	bls.n	8010b5c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8010b7c:	480d      	ldr	r0, [pc, #52]	; (8010bb4 <prvInitialiseTaskLists+0x64>)
 8010b7e:	f7fe fb14 	bl	800f1aa <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8010b82:	480d      	ldr	r0, [pc, #52]	; (8010bb8 <prvInitialiseTaskLists+0x68>)
 8010b84:	f7fe fb11 	bl	800f1aa <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8010b88:	480c      	ldr	r0, [pc, #48]	; (8010bbc <prvInitialiseTaskLists+0x6c>)
 8010b8a:	f7fe fb0e 	bl	800f1aa <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8010b8e:	480c      	ldr	r0, [pc, #48]	; (8010bc0 <prvInitialiseTaskLists+0x70>)
 8010b90:	f7fe fb0b 	bl	800f1aa <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8010b94:	480b      	ldr	r0, [pc, #44]	; (8010bc4 <prvInitialiseTaskLists+0x74>)
 8010b96:	f7fe fb08 	bl	800f1aa <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8010b9a:	4b0b      	ldr	r3, [pc, #44]	; (8010bc8 <prvInitialiseTaskLists+0x78>)
 8010b9c:	4a05      	ldr	r2, [pc, #20]	; (8010bb4 <prvInitialiseTaskLists+0x64>)
 8010b9e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8010ba0:	4b0a      	ldr	r3, [pc, #40]	; (8010bcc <prvInitialiseTaskLists+0x7c>)
 8010ba2:	4a05      	ldr	r2, [pc, #20]	; (8010bb8 <prvInitialiseTaskLists+0x68>)
 8010ba4:	601a      	str	r2, [r3, #0]
}
 8010ba6:	bf00      	nop
 8010ba8:	3708      	adds	r7, #8
 8010baa:	46bd      	mov	sp, r7
 8010bac:	bd80      	pop	{r7, pc}
 8010bae:	bf00      	nop
 8010bb0:	2000148c 	.word	0x2000148c
 8010bb4:	20001518 	.word	0x20001518
 8010bb8:	2000152c 	.word	0x2000152c
 8010bbc:	20001548 	.word	0x20001548
 8010bc0:	2000155c 	.word	0x2000155c
 8010bc4:	20001574 	.word	0x20001574
 8010bc8:	20001540 	.word	0x20001540
 8010bcc:	20001544 	.word	0x20001544

08010bd0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8010bd0:	b580      	push	{r7, lr}
 8010bd2:	b082      	sub	sp, #8
 8010bd4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010bd6:	e019      	b.n	8010c0c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8010bd8:	f000 fda0 	bl	801171c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8010bdc:	4b0f      	ldr	r3, [pc, #60]	; (8010c1c <prvCheckTasksWaitingTermination+0x4c>)
 8010bde:	68db      	ldr	r3, [r3, #12]
 8010be0:	68db      	ldr	r3, [r3, #12]
 8010be2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010be4:	687b      	ldr	r3, [r7, #4]
 8010be6:	3304      	adds	r3, #4
 8010be8:	4618      	mov	r0, r3
 8010bea:	f7fe fb68 	bl	800f2be <uxListRemove>
				--uxCurrentNumberOfTasks;
 8010bee:	4b0c      	ldr	r3, [pc, #48]	; (8010c20 <prvCheckTasksWaitingTermination+0x50>)
 8010bf0:	681b      	ldr	r3, [r3, #0]
 8010bf2:	3b01      	subs	r3, #1
 8010bf4:	4a0a      	ldr	r2, [pc, #40]	; (8010c20 <prvCheckTasksWaitingTermination+0x50>)
 8010bf6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8010bf8:	4b0a      	ldr	r3, [pc, #40]	; (8010c24 <prvCheckTasksWaitingTermination+0x54>)
 8010bfa:	681b      	ldr	r3, [r3, #0]
 8010bfc:	3b01      	subs	r3, #1
 8010bfe:	4a09      	ldr	r2, [pc, #36]	; (8010c24 <prvCheckTasksWaitingTermination+0x54>)
 8010c00:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8010c02:	f000 fdb9 	bl	8011778 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8010c06:	6878      	ldr	r0, [r7, #4]
 8010c08:	f000 f80e 	bl	8010c28 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010c0c:	4b05      	ldr	r3, [pc, #20]	; (8010c24 <prvCheckTasksWaitingTermination+0x54>)
 8010c0e:	681b      	ldr	r3, [r3, #0]
 8010c10:	2b00      	cmp	r3, #0
 8010c12:	d1e1      	bne.n	8010bd8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8010c14:	bf00      	nop
 8010c16:	3708      	adds	r7, #8
 8010c18:	46bd      	mov	sp, r7
 8010c1a:	bd80      	pop	{r7, pc}
 8010c1c:	2000155c 	.word	0x2000155c
 8010c20:	20001588 	.word	0x20001588
 8010c24:	20001570 	.word	0x20001570

08010c28 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8010c28:	b580      	push	{r7, lr}
 8010c2a:	b084      	sub	sp, #16
 8010c2c:	af00      	add	r7, sp, #0
 8010c2e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8010c30:	687b      	ldr	r3, [r7, #4]
 8010c32:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8010c36:	2b00      	cmp	r3, #0
 8010c38:	d108      	bne.n	8010c4c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8010c3a:	687b      	ldr	r3, [r7, #4]
 8010c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010c3e:	4618      	mov	r0, r3
 8010c40:	f000 ff48 	bl	8011ad4 <vPortFree>
				vPortFree( pxTCB );
 8010c44:	6878      	ldr	r0, [r7, #4]
 8010c46:	f000 ff45 	bl	8011ad4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8010c4a:	e017      	b.n	8010c7c <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8010c4c:	687b      	ldr	r3, [r7, #4]
 8010c4e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8010c52:	2b01      	cmp	r3, #1
 8010c54:	d103      	bne.n	8010c5e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8010c56:	6878      	ldr	r0, [r7, #4]
 8010c58:	f000 ff3c 	bl	8011ad4 <vPortFree>
	}
 8010c5c:	e00e      	b.n	8010c7c <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8010c5e:	687b      	ldr	r3, [r7, #4]
 8010c60:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8010c64:	2b02      	cmp	r3, #2
 8010c66:	d009      	beq.n	8010c7c <prvDeleteTCB+0x54>
 8010c68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010c6c:	f383 8811 	msr	BASEPRI, r3
 8010c70:	f3bf 8f6f 	isb	sy
 8010c74:	f3bf 8f4f 	dsb	sy
 8010c78:	60fb      	str	r3, [r7, #12]
 8010c7a:	e7fe      	b.n	8010c7a <prvDeleteTCB+0x52>
	}
 8010c7c:	bf00      	nop
 8010c7e:	3710      	adds	r7, #16
 8010c80:	46bd      	mov	sp, r7
 8010c82:	bd80      	pop	{r7, pc}

08010c84 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8010c84:	b480      	push	{r7}
 8010c86:	b083      	sub	sp, #12
 8010c88:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010c8a:	4b0f      	ldr	r3, [pc, #60]	; (8010cc8 <prvResetNextTaskUnblockTime+0x44>)
 8010c8c:	681b      	ldr	r3, [r3, #0]
 8010c8e:	681b      	ldr	r3, [r3, #0]
 8010c90:	2b00      	cmp	r3, #0
 8010c92:	d101      	bne.n	8010c98 <prvResetNextTaskUnblockTime+0x14>
 8010c94:	2301      	movs	r3, #1
 8010c96:	e000      	b.n	8010c9a <prvResetNextTaskUnblockTime+0x16>
 8010c98:	2300      	movs	r3, #0
 8010c9a:	2b00      	cmp	r3, #0
 8010c9c:	d004      	beq.n	8010ca8 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8010c9e:	4b0b      	ldr	r3, [pc, #44]	; (8010ccc <prvResetNextTaskUnblockTime+0x48>)
 8010ca0:	f04f 32ff 	mov.w	r2, #4294967295
 8010ca4:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8010ca6:	e008      	b.n	8010cba <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8010ca8:	4b07      	ldr	r3, [pc, #28]	; (8010cc8 <prvResetNextTaskUnblockTime+0x44>)
 8010caa:	681b      	ldr	r3, [r3, #0]
 8010cac:	68db      	ldr	r3, [r3, #12]
 8010cae:	68db      	ldr	r3, [r3, #12]
 8010cb0:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8010cb2:	687b      	ldr	r3, [r7, #4]
 8010cb4:	685b      	ldr	r3, [r3, #4]
 8010cb6:	4a05      	ldr	r2, [pc, #20]	; (8010ccc <prvResetNextTaskUnblockTime+0x48>)
 8010cb8:	6013      	str	r3, [r2, #0]
}
 8010cba:	bf00      	nop
 8010cbc:	370c      	adds	r7, #12
 8010cbe:	46bd      	mov	sp, r7
 8010cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cc4:	4770      	bx	lr
 8010cc6:	bf00      	nop
 8010cc8:	20001540 	.word	0x20001540
 8010ccc:	200015a8 	.word	0x200015a8

08010cd0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8010cd0:	b480      	push	{r7}
 8010cd2:	b083      	sub	sp, #12
 8010cd4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8010cd6:	4b0b      	ldr	r3, [pc, #44]	; (8010d04 <xTaskGetSchedulerState+0x34>)
 8010cd8:	681b      	ldr	r3, [r3, #0]
 8010cda:	2b00      	cmp	r3, #0
 8010cdc:	d102      	bne.n	8010ce4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8010cde:	2301      	movs	r3, #1
 8010ce0:	607b      	str	r3, [r7, #4]
 8010ce2:	e008      	b.n	8010cf6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010ce4:	4b08      	ldr	r3, [pc, #32]	; (8010d08 <xTaskGetSchedulerState+0x38>)
 8010ce6:	681b      	ldr	r3, [r3, #0]
 8010ce8:	2b00      	cmp	r3, #0
 8010cea:	d102      	bne.n	8010cf2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8010cec:	2302      	movs	r3, #2
 8010cee:	607b      	str	r3, [r7, #4]
 8010cf0:	e001      	b.n	8010cf6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8010cf2:	2300      	movs	r3, #0
 8010cf4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8010cf6:	687b      	ldr	r3, [r7, #4]
	}
 8010cf8:	4618      	mov	r0, r3
 8010cfa:	370c      	adds	r7, #12
 8010cfc:	46bd      	mov	sp, r7
 8010cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d02:	4770      	bx	lr
 8010d04:	20001594 	.word	0x20001594
 8010d08:	200015b0 	.word	0x200015b0

08010d0c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8010d0c:	b580      	push	{r7, lr}
 8010d0e:	b084      	sub	sp, #16
 8010d10:	af00      	add	r7, sp, #0
 8010d12:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 8010d14:	687b      	ldr	r3, [r7, #4]
 8010d16:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8010d18:	2300      	movs	r3, #0
 8010d1a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8010d1c:	687b      	ldr	r3, [r7, #4]
 8010d1e:	2b00      	cmp	r3, #0
 8010d20:	d06e      	beq.n	8010e00 <xTaskPriorityInherit+0xf4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8010d22:	68bb      	ldr	r3, [r7, #8]
 8010d24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010d26:	4b39      	ldr	r3, [pc, #228]	; (8010e0c <xTaskPriorityInherit+0x100>)
 8010d28:	681b      	ldr	r3, [r3, #0]
 8010d2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010d2c:	429a      	cmp	r2, r3
 8010d2e:	d25e      	bcs.n	8010dee <xTaskPriorityInherit+0xe2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8010d30:	68bb      	ldr	r3, [r7, #8]
 8010d32:	699b      	ldr	r3, [r3, #24]
 8010d34:	2b00      	cmp	r3, #0
 8010d36:	db06      	blt.n	8010d46 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010d38:	4b34      	ldr	r3, [pc, #208]	; (8010e0c <xTaskPriorityInherit+0x100>)
 8010d3a:	681b      	ldr	r3, [r3, #0]
 8010d3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010d3e:	f1c3 0207 	rsb	r2, r3, #7
 8010d42:	68bb      	ldr	r3, [r7, #8]
 8010d44:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8010d46:	68bb      	ldr	r3, [r7, #8]
 8010d48:	6959      	ldr	r1, [r3, #20]
 8010d4a:	68bb      	ldr	r3, [r7, #8]
 8010d4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010d4e:	4613      	mov	r3, r2
 8010d50:	009b      	lsls	r3, r3, #2
 8010d52:	4413      	add	r3, r2
 8010d54:	009b      	lsls	r3, r3, #2
 8010d56:	4a2e      	ldr	r2, [pc, #184]	; (8010e10 <xTaskPriorityInherit+0x104>)
 8010d58:	4413      	add	r3, r2
 8010d5a:	4299      	cmp	r1, r3
 8010d5c:	d101      	bne.n	8010d62 <xTaskPriorityInherit+0x56>
 8010d5e:	2301      	movs	r3, #1
 8010d60:	e000      	b.n	8010d64 <xTaskPriorityInherit+0x58>
 8010d62:	2300      	movs	r3, #0
 8010d64:	2b00      	cmp	r3, #0
 8010d66:	d03a      	beq.n	8010dde <xTaskPriorityInherit+0xd2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010d68:	68bb      	ldr	r3, [r7, #8]
 8010d6a:	3304      	adds	r3, #4
 8010d6c:	4618      	mov	r0, r3
 8010d6e:	f7fe faa6 	bl	800f2be <uxListRemove>
 8010d72:	4603      	mov	r3, r0
 8010d74:	2b00      	cmp	r3, #0
 8010d76:	d115      	bne.n	8010da4 <xTaskPriorityInherit+0x98>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 8010d78:	68bb      	ldr	r3, [r7, #8]
 8010d7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010d7c:	4924      	ldr	r1, [pc, #144]	; (8010e10 <xTaskPriorityInherit+0x104>)
 8010d7e:	4613      	mov	r3, r2
 8010d80:	009b      	lsls	r3, r3, #2
 8010d82:	4413      	add	r3, r2
 8010d84:	009b      	lsls	r3, r3, #2
 8010d86:	440b      	add	r3, r1
 8010d88:	681b      	ldr	r3, [r3, #0]
 8010d8a:	2b00      	cmp	r3, #0
 8010d8c:	d10a      	bne.n	8010da4 <xTaskPriorityInherit+0x98>
 8010d8e:	68bb      	ldr	r3, [r7, #8]
 8010d90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010d92:	2201      	movs	r2, #1
 8010d94:	fa02 f303 	lsl.w	r3, r2, r3
 8010d98:	43da      	mvns	r2, r3
 8010d9a:	4b1e      	ldr	r3, [pc, #120]	; (8010e14 <xTaskPriorityInherit+0x108>)
 8010d9c:	681b      	ldr	r3, [r3, #0]
 8010d9e:	4013      	ands	r3, r2
 8010da0:	4a1c      	ldr	r2, [pc, #112]	; (8010e14 <xTaskPriorityInherit+0x108>)
 8010da2:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8010da4:	4b19      	ldr	r3, [pc, #100]	; (8010e0c <xTaskPriorityInherit+0x100>)
 8010da6:	681b      	ldr	r3, [r3, #0]
 8010da8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010daa:	68bb      	ldr	r3, [r7, #8]
 8010dac:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8010dae:	68bb      	ldr	r3, [r7, #8]
 8010db0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010db2:	2201      	movs	r2, #1
 8010db4:	409a      	lsls	r2, r3
 8010db6:	4b17      	ldr	r3, [pc, #92]	; (8010e14 <xTaskPriorityInherit+0x108>)
 8010db8:	681b      	ldr	r3, [r3, #0]
 8010dba:	4313      	orrs	r3, r2
 8010dbc:	4a15      	ldr	r2, [pc, #84]	; (8010e14 <xTaskPriorityInherit+0x108>)
 8010dbe:	6013      	str	r3, [r2, #0]
 8010dc0:	68bb      	ldr	r3, [r7, #8]
 8010dc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010dc4:	4613      	mov	r3, r2
 8010dc6:	009b      	lsls	r3, r3, #2
 8010dc8:	4413      	add	r3, r2
 8010dca:	009b      	lsls	r3, r3, #2
 8010dcc:	4a10      	ldr	r2, [pc, #64]	; (8010e10 <xTaskPriorityInherit+0x104>)
 8010dce:	441a      	add	r2, r3
 8010dd0:	68bb      	ldr	r3, [r7, #8]
 8010dd2:	3304      	adds	r3, #4
 8010dd4:	4619      	mov	r1, r3
 8010dd6:	4610      	mov	r0, r2
 8010dd8:	f7fe fa14 	bl	800f204 <vListInsertEnd>
 8010ddc:	e004      	b.n	8010de8 <xTaskPriorityInherit+0xdc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8010dde:	4b0b      	ldr	r3, [pc, #44]	; (8010e0c <xTaskPriorityInherit+0x100>)
 8010de0:	681b      	ldr	r3, [r3, #0]
 8010de2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010de4:	68bb      	ldr	r3, [r7, #8]
 8010de6:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8010de8:	2301      	movs	r3, #1
 8010dea:	60fb      	str	r3, [r7, #12]
 8010dec:	e008      	b.n	8010e00 <xTaskPriorityInherit+0xf4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8010dee:	68bb      	ldr	r3, [r7, #8]
 8010df0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8010df2:	4b06      	ldr	r3, [pc, #24]	; (8010e0c <xTaskPriorityInherit+0x100>)
 8010df4:	681b      	ldr	r3, [r3, #0]
 8010df6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010df8:	429a      	cmp	r2, r3
 8010dfa:	d201      	bcs.n	8010e00 <xTaskPriorityInherit+0xf4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8010dfc:	2301      	movs	r3, #1
 8010dfe:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010e00:	68fb      	ldr	r3, [r7, #12]
	}
 8010e02:	4618      	mov	r0, r3
 8010e04:	3710      	adds	r7, #16
 8010e06:	46bd      	mov	sp, r7
 8010e08:	bd80      	pop	{r7, pc}
 8010e0a:	bf00      	nop
 8010e0c:	20001488 	.word	0x20001488
 8010e10:	2000148c 	.word	0x2000148c
 8010e14:	20001590 	.word	0x20001590

08010e18 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8010e18:	b580      	push	{r7, lr}
 8010e1a:	b086      	sub	sp, #24
 8010e1c:	af00      	add	r7, sp, #0
 8010e1e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8010e20:	687b      	ldr	r3, [r7, #4]
 8010e22:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8010e24:	2300      	movs	r3, #0
 8010e26:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8010e28:	687b      	ldr	r3, [r7, #4]
 8010e2a:	2b00      	cmp	r3, #0
 8010e2c:	d06c      	beq.n	8010f08 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8010e2e:	4b39      	ldr	r3, [pc, #228]	; (8010f14 <xTaskPriorityDisinherit+0xfc>)
 8010e30:	681b      	ldr	r3, [r3, #0]
 8010e32:	693a      	ldr	r2, [r7, #16]
 8010e34:	429a      	cmp	r2, r3
 8010e36:	d009      	beq.n	8010e4c <xTaskPriorityDisinherit+0x34>
 8010e38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010e3c:	f383 8811 	msr	BASEPRI, r3
 8010e40:	f3bf 8f6f 	isb	sy
 8010e44:	f3bf 8f4f 	dsb	sy
 8010e48:	60fb      	str	r3, [r7, #12]
 8010e4a:	e7fe      	b.n	8010e4a <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8010e4c:	693b      	ldr	r3, [r7, #16]
 8010e4e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010e50:	2b00      	cmp	r3, #0
 8010e52:	d109      	bne.n	8010e68 <xTaskPriorityDisinherit+0x50>
 8010e54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010e58:	f383 8811 	msr	BASEPRI, r3
 8010e5c:	f3bf 8f6f 	isb	sy
 8010e60:	f3bf 8f4f 	dsb	sy
 8010e64:	60bb      	str	r3, [r7, #8]
 8010e66:	e7fe      	b.n	8010e66 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8010e68:	693b      	ldr	r3, [r7, #16]
 8010e6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010e6c:	1e5a      	subs	r2, r3, #1
 8010e6e:	693b      	ldr	r3, [r7, #16]
 8010e70:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8010e72:	693b      	ldr	r3, [r7, #16]
 8010e74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010e76:	693b      	ldr	r3, [r7, #16]
 8010e78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010e7a:	429a      	cmp	r2, r3
 8010e7c:	d044      	beq.n	8010f08 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8010e7e:	693b      	ldr	r3, [r7, #16]
 8010e80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010e82:	2b00      	cmp	r3, #0
 8010e84:	d140      	bne.n	8010f08 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010e86:	693b      	ldr	r3, [r7, #16]
 8010e88:	3304      	adds	r3, #4
 8010e8a:	4618      	mov	r0, r3
 8010e8c:	f7fe fa17 	bl	800f2be <uxListRemove>
 8010e90:	4603      	mov	r3, r0
 8010e92:	2b00      	cmp	r3, #0
 8010e94:	d115      	bne.n	8010ec2 <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8010e96:	693b      	ldr	r3, [r7, #16]
 8010e98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010e9a:	491f      	ldr	r1, [pc, #124]	; (8010f18 <xTaskPriorityDisinherit+0x100>)
 8010e9c:	4613      	mov	r3, r2
 8010e9e:	009b      	lsls	r3, r3, #2
 8010ea0:	4413      	add	r3, r2
 8010ea2:	009b      	lsls	r3, r3, #2
 8010ea4:	440b      	add	r3, r1
 8010ea6:	681b      	ldr	r3, [r3, #0]
 8010ea8:	2b00      	cmp	r3, #0
 8010eaa:	d10a      	bne.n	8010ec2 <xTaskPriorityDisinherit+0xaa>
 8010eac:	693b      	ldr	r3, [r7, #16]
 8010eae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010eb0:	2201      	movs	r2, #1
 8010eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8010eb6:	43da      	mvns	r2, r3
 8010eb8:	4b18      	ldr	r3, [pc, #96]	; (8010f1c <xTaskPriorityDisinherit+0x104>)
 8010eba:	681b      	ldr	r3, [r3, #0]
 8010ebc:	4013      	ands	r3, r2
 8010ebe:	4a17      	ldr	r2, [pc, #92]	; (8010f1c <xTaskPriorityDisinherit+0x104>)
 8010ec0:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8010ec2:	693b      	ldr	r3, [r7, #16]
 8010ec4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8010ec6:	693b      	ldr	r3, [r7, #16]
 8010ec8:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010eca:	693b      	ldr	r3, [r7, #16]
 8010ecc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010ece:	f1c3 0207 	rsb	r2, r3, #7
 8010ed2:	693b      	ldr	r3, [r7, #16]
 8010ed4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8010ed6:	693b      	ldr	r3, [r7, #16]
 8010ed8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010eda:	2201      	movs	r2, #1
 8010edc:	409a      	lsls	r2, r3
 8010ede:	4b0f      	ldr	r3, [pc, #60]	; (8010f1c <xTaskPriorityDisinherit+0x104>)
 8010ee0:	681b      	ldr	r3, [r3, #0]
 8010ee2:	4313      	orrs	r3, r2
 8010ee4:	4a0d      	ldr	r2, [pc, #52]	; (8010f1c <xTaskPriorityDisinherit+0x104>)
 8010ee6:	6013      	str	r3, [r2, #0]
 8010ee8:	693b      	ldr	r3, [r7, #16]
 8010eea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010eec:	4613      	mov	r3, r2
 8010eee:	009b      	lsls	r3, r3, #2
 8010ef0:	4413      	add	r3, r2
 8010ef2:	009b      	lsls	r3, r3, #2
 8010ef4:	4a08      	ldr	r2, [pc, #32]	; (8010f18 <xTaskPriorityDisinherit+0x100>)
 8010ef6:	441a      	add	r2, r3
 8010ef8:	693b      	ldr	r3, [r7, #16]
 8010efa:	3304      	adds	r3, #4
 8010efc:	4619      	mov	r1, r3
 8010efe:	4610      	mov	r0, r2
 8010f00:	f7fe f980 	bl	800f204 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8010f04:	2301      	movs	r3, #1
 8010f06:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010f08:	697b      	ldr	r3, [r7, #20]
	}
 8010f0a:	4618      	mov	r0, r3
 8010f0c:	3718      	adds	r7, #24
 8010f0e:	46bd      	mov	sp, r7
 8010f10:	bd80      	pop	{r7, pc}
 8010f12:	bf00      	nop
 8010f14:	20001488 	.word	0x20001488
 8010f18:	2000148c 	.word	0x2000148c
 8010f1c:	20001590 	.word	0x20001590

08010f20 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8010f20:	b580      	push	{r7, lr}
 8010f22:	b088      	sub	sp, #32
 8010f24:	af00      	add	r7, sp, #0
 8010f26:	6078      	str	r0, [r7, #4]
 8010f28:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8010f2a:	687b      	ldr	r3, [r7, #4]
 8010f2c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8010f2e:	2301      	movs	r3, #1
 8010f30:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8010f32:	687b      	ldr	r3, [r7, #4]
 8010f34:	2b00      	cmp	r3, #0
 8010f36:	f000 8086 	beq.w	8011046 <vTaskPriorityDisinheritAfterTimeout+0x126>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8010f3a:	69bb      	ldr	r3, [r7, #24]
 8010f3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010f3e:	2b00      	cmp	r3, #0
 8010f40:	d109      	bne.n	8010f56 <vTaskPriorityDisinheritAfterTimeout+0x36>
 8010f42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010f46:	f383 8811 	msr	BASEPRI, r3
 8010f4a:	f3bf 8f6f 	isb	sy
 8010f4e:	f3bf 8f4f 	dsb	sy
 8010f52:	60fb      	str	r3, [r7, #12]
 8010f54:	e7fe      	b.n	8010f54 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8010f56:	69bb      	ldr	r3, [r7, #24]
 8010f58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010f5a:	683a      	ldr	r2, [r7, #0]
 8010f5c:	429a      	cmp	r2, r3
 8010f5e:	d902      	bls.n	8010f66 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8010f60:	683b      	ldr	r3, [r7, #0]
 8010f62:	61fb      	str	r3, [r7, #28]
 8010f64:	e002      	b.n	8010f6c <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8010f66:	69bb      	ldr	r3, [r7, #24]
 8010f68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010f6a:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8010f6c:	69bb      	ldr	r3, [r7, #24]
 8010f6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010f70:	69fa      	ldr	r2, [r7, #28]
 8010f72:	429a      	cmp	r2, r3
 8010f74:	d067      	beq.n	8011046 <vTaskPriorityDisinheritAfterTimeout+0x126>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8010f76:	69bb      	ldr	r3, [r7, #24]
 8010f78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010f7a:	697a      	ldr	r2, [r7, #20]
 8010f7c:	429a      	cmp	r2, r3
 8010f7e:	d162      	bne.n	8011046 <vTaskPriorityDisinheritAfterTimeout+0x126>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8010f80:	4b33      	ldr	r3, [pc, #204]	; (8011050 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 8010f82:	681b      	ldr	r3, [r3, #0]
 8010f84:	69ba      	ldr	r2, [r7, #24]
 8010f86:	429a      	cmp	r2, r3
 8010f88:	d109      	bne.n	8010f9e <vTaskPriorityDisinheritAfterTimeout+0x7e>
 8010f8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010f8e:	f383 8811 	msr	BASEPRI, r3
 8010f92:	f3bf 8f6f 	isb	sy
 8010f96:	f3bf 8f4f 	dsb	sy
 8010f9a:	60bb      	str	r3, [r7, #8]
 8010f9c:	e7fe      	b.n	8010f9c <vTaskPriorityDisinheritAfterTimeout+0x7c>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8010f9e:	69bb      	ldr	r3, [r7, #24]
 8010fa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010fa2:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8010fa4:	69bb      	ldr	r3, [r7, #24]
 8010fa6:	69fa      	ldr	r2, [r7, #28]
 8010fa8:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8010faa:	69bb      	ldr	r3, [r7, #24]
 8010fac:	699b      	ldr	r3, [r3, #24]
 8010fae:	2b00      	cmp	r3, #0
 8010fb0:	db04      	blt.n	8010fbc <vTaskPriorityDisinheritAfterTimeout+0x9c>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010fb2:	69fb      	ldr	r3, [r7, #28]
 8010fb4:	f1c3 0207 	rsb	r2, r3, #7
 8010fb8:	69bb      	ldr	r3, [r7, #24]
 8010fba:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8010fbc:	69bb      	ldr	r3, [r7, #24]
 8010fbe:	6959      	ldr	r1, [r3, #20]
 8010fc0:	693a      	ldr	r2, [r7, #16]
 8010fc2:	4613      	mov	r3, r2
 8010fc4:	009b      	lsls	r3, r3, #2
 8010fc6:	4413      	add	r3, r2
 8010fc8:	009b      	lsls	r3, r3, #2
 8010fca:	4a22      	ldr	r2, [pc, #136]	; (8011054 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8010fcc:	4413      	add	r3, r2
 8010fce:	4299      	cmp	r1, r3
 8010fd0:	d101      	bne.n	8010fd6 <vTaskPriorityDisinheritAfterTimeout+0xb6>
 8010fd2:	2301      	movs	r3, #1
 8010fd4:	e000      	b.n	8010fd8 <vTaskPriorityDisinheritAfterTimeout+0xb8>
 8010fd6:	2300      	movs	r3, #0
 8010fd8:	2b00      	cmp	r3, #0
 8010fda:	d034      	beq.n	8011046 <vTaskPriorityDisinheritAfterTimeout+0x126>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010fdc:	69bb      	ldr	r3, [r7, #24]
 8010fde:	3304      	adds	r3, #4
 8010fe0:	4618      	mov	r0, r3
 8010fe2:	f7fe f96c 	bl	800f2be <uxListRemove>
 8010fe6:	4603      	mov	r3, r0
 8010fe8:	2b00      	cmp	r3, #0
 8010fea:	d115      	bne.n	8011018 <vTaskPriorityDisinheritAfterTimeout+0xf8>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8010fec:	69bb      	ldr	r3, [r7, #24]
 8010fee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010ff0:	4918      	ldr	r1, [pc, #96]	; (8011054 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8010ff2:	4613      	mov	r3, r2
 8010ff4:	009b      	lsls	r3, r3, #2
 8010ff6:	4413      	add	r3, r2
 8010ff8:	009b      	lsls	r3, r3, #2
 8010ffa:	440b      	add	r3, r1
 8010ffc:	681b      	ldr	r3, [r3, #0]
 8010ffe:	2b00      	cmp	r3, #0
 8011000:	d10a      	bne.n	8011018 <vTaskPriorityDisinheritAfterTimeout+0xf8>
 8011002:	69bb      	ldr	r3, [r7, #24]
 8011004:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011006:	2201      	movs	r2, #1
 8011008:	fa02 f303 	lsl.w	r3, r2, r3
 801100c:	43da      	mvns	r2, r3
 801100e:	4b12      	ldr	r3, [pc, #72]	; (8011058 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8011010:	681b      	ldr	r3, [r3, #0]
 8011012:	4013      	ands	r3, r2
 8011014:	4a10      	ldr	r2, [pc, #64]	; (8011058 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8011016:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8011018:	69bb      	ldr	r3, [r7, #24]
 801101a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801101c:	2201      	movs	r2, #1
 801101e:	409a      	lsls	r2, r3
 8011020:	4b0d      	ldr	r3, [pc, #52]	; (8011058 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8011022:	681b      	ldr	r3, [r3, #0]
 8011024:	4313      	orrs	r3, r2
 8011026:	4a0c      	ldr	r2, [pc, #48]	; (8011058 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8011028:	6013      	str	r3, [r2, #0]
 801102a:	69bb      	ldr	r3, [r7, #24]
 801102c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801102e:	4613      	mov	r3, r2
 8011030:	009b      	lsls	r3, r3, #2
 8011032:	4413      	add	r3, r2
 8011034:	009b      	lsls	r3, r3, #2
 8011036:	4a07      	ldr	r2, [pc, #28]	; (8011054 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8011038:	441a      	add	r2, r3
 801103a:	69bb      	ldr	r3, [r7, #24]
 801103c:	3304      	adds	r3, #4
 801103e:	4619      	mov	r1, r3
 8011040:	4610      	mov	r0, r2
 8011042:	f7fe f8df 	bl	800f204 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8011046:	bf00      	nop
 8011048:	3720      	adds	r7, #32
 801104a:	46bd      	mov	sp, r7
 801104c:	bd80      	pop	{r7, pc}
 801104e:	bf00      	nop
 8011050:	20001488 	.word	0x20001488
 8011054:	2000148c 	.word	0x2000148c
 8011058:	20001590 	.word	0x20001590

0801105c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 801105c:	b480      	push	{r7}
 801105e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8011060:	4b07      	ldr	r3, [pc, #28]	; (8011080 <pvTaskIncrementMutexHeldCount+0x24>)
 8011062:	681b      	ldr	r3, [r3, #0]
 8011064:	2b00      	cmp	r3, #0
 8011066:	d004      	beq.n	8011072 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8011068:	4b05      	ldr	r3, [pc, #20]	; (8011080 <pvTaskIncrementMutexHeldCount+0x24>)
 801106a:	681b      	ldr	r3, [r3, #0]
 801106c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 801106e:	3201      	adds	r2, #1
 8011070:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8011072:	4b03      	ldr	r3, [pc, #12]	; (8011080 <pvTaskIncrementMutexHeldCount+0x24>)
 8011074:	681b      	ldr	r3, [r3, #0]
	}
 8011076:	4618      	mov	r0, r3
 8011078:	46bd      	mov	sp, r7
 801107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801107e:	4770      	bx	lr
 8011080:	20001488 	.word	0x20001488

08011084 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8011084:	b580      	push	{r7, lr}
 8011086:	b086      	sub	sp, #24
 8011088:	af00      	add	r7, sp, #0
 801108a:	60f8      	str	r0, [r7, #12]
 801108c:	60b9      	str	r1, [r7, #8]
 801108e:	607a      	str	r2, [r7, #4]
 8011090:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8011092:	f000 fb43 	bl	801171c <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8011096:	4b26      	ldr	r3, [pc, #152]	; (8011130 <xTaskNotifyWait+0xac>)
 8011098:	681b      	ldr	r3, [r3, #0]
 801109a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 801109e:	b2db      	uxtb	r3, r3
 80110a0:	2b02      	cmp	r3, #2
 80110a2:	d01a      	beq.n	80110da <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 80110a4:	4b22      	ldr	r3, [pc, #136]	; (8011130 <xTaskNotifyWait+0xac>)
 80110a6:	681b      	ldr	r3, [r3, #0]
 80110a8:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80110aa:	68fa      	ldr	r2, [r7, #12]
 80110ac:	43d2      	mvns	r2, r2
 80110ae:	400a      	ands	r2, r1
 80110b0:	64da      	str	r2, [r3, #76]	; 0x4c

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 80110b2:	4b1f      	ldr	r3, [pc, #124]	; (8011130 <xTaskNotifyWait+0xac>)
 80110b4:	681b      	ldr	r3, [r3, #0]
 80110b6:	2201      	movs	r2, #1
 80110b8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

				if( xTicksToWait > ( TickType_t ) 0 )
 80110bc:	683b      	ldr	r3, [r7, #0]
 80110be:	2b00      	cmp	r3, #0
 80110c0:	d00b      	beq.n	80110da <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80110c2:	2101      	movs	r1, #1
 80110c4:	6838      	ldr	r0, [r7, #0]
 80110c6:	f000 f99d 	bl	8011404 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 80110ca:	4b1a      	ldr	r3, [pc, #104]	; (8011134 <xTaskNotifyWait+0xb0>)
 80110cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80110d0:	601a      	str	r2, [r3, #0]
 80110d2:	f3bf 8f4f 	dsb	sy
 80110d6:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80110da:	f000 fb4d 	bl	8011778 <vPortExitCritical>

		taskENTER_CRITICAL();
 80110de:	f000 fb1d 	bl	801171c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 80110e2:	687b      	ldr	r3, [r7, #4]
 80110e4:	2b00      	cmp	r3, #0
 80110e6:	d004      	beq.n	80110f2 <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 80110e8:	4b11      	ldr	r3, [pc, #68]	; (8011130 <xTaskNotifyWait+0xac>)
 80110ea:	681b      	ldr	r3, [r3, #0]
 80110ec:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80110ee:	687b      	ldr	r3, [r7, #4]
 80110f0:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80110f2:	4b0f      	ldr	r3, [pc, #60]	; (8011130 <xTaskNotifyWait+0xac>)
 80110f4:	681b      	ldr	r3, [r3, #0]
 80110f6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80110fa:	b2db      	uxtb	r3, r3
 80110fc:	2b02      	cmp	r3, #2
 80110fe:	d002      	beq.n	8011106 <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8011100:	2300      	movs	r3, #0
 8011102:	617b      	str	r3, [r7, #20]
 8011104:	e008      	b.n	8011118 <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8011106:	4b0a      	ldr	r3, [pc, #40]	; (8011130 <xTaskNotifyWait+0xac>)
 8011108:	681b      	ldr	r3, [r3, #0]
 801110a:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 801110c:	68ba      	ldr	r2, [r7, #8]
 801110e:	43d2      	mvns	r2, r2
 8011110:	400a      	ands	r2, r1
 8011112:	64da      	str	r2, [r3, #76]	; 0x4c
				xReturn = pdTRUE;
 8011114:	2301      	movs	r3, #1
 8011116:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8011118:	4b05      	ldr	r3, [pc, #20]	; (8011130 <xTaskNotifyWait+0xac>)
 801111a:	681b      	ldr	r3, [r3, #0]
 801111c:	2200      	movs	r2, #0
 801111e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		}
		taskEXIT_CRITICAL();
 8011122:	f000 fb29 	bl	8011778 <vPortExitCritical>

		return xReturn;
 8011126:	697b      	ldr	r3, [r7, #20]
	}
 8011128:	4618      	mov	r0, r3
 801112a:	3718      	adds	r7, #24
 801112c:	46bd      	mov	sp, r7
 801112e:	bd80      	pop	{r7, pc}
 8011130:	20001488 	.word	0x20001488
 8011134:	e000ed04 	.word	0xe000ed04

08011138 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8011138:	b580      	push	{r7, lr}
 801113a:	b08a      	sub	sp, #40	; 0x28
 801113c:	af00      	add	r7, sp, #0
 801113e:	60f8      	str	r0, [r7, #12]
 8011140:	60b9      	str	r1, [r7, #8]
 8011142:	603b      	str	r3, [r7, #0]
 8011144:	4613      	mov	r3, r2
 8011146:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8011148:	2301      	movs	r3, #1
 801114a:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 801114c:	68fb      	ldr	r3, [r7, #12]
 801114e:	2b00      	cmp	r3, #0
 8011150:	d109      	bne.n	8011166 <xTaskGenericNotify+0x2e>
 8011152:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011156:	f383 8811 	msr	BASEPRI, r3
 801115a:	f3bf 8f6f 	isb	sy
 801115e:	f3bf 8f4f 	dsb	sy
 8011162:	61bb      	str	r3, [r7, #24]
 8011164:	e7fe      	b.n	8011164 <xTaskGenericNotify+0x2c>
		pxTCB = ( TCB_t * ) xTaskToNotify;
 8011166:	68fb      	ldr	r3, [r7, #12]
 8011168:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 801116a:	f000 fad7 	bl	801171c <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 801116e:	683b      	ldr	r3, [r7, #0]
 8011170:	2b00      	cmp	r3, #0
 8011172:	d003      	beq.n	801117c <xTaskGenericNotify+0x44>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8011174:	6a3b      	ldr	r3, [r7, #32]
 8011176:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8011178:	683b      	ldr	r3, [r7, #0]
 801117a:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 801117c:	6a3b      	ldr	r3, [r7, #32]
 801117e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8011182:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8011184:	6a3b      	ldr	r3, [r7, #32]
 8011186:	2202      	movs	r2, #2
 8011188:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			switch( eAction )
 801118c:	79fb      	ldrb	r3, [r7, #7]
 801118e:	2b04      	cmp	r3, #4
 8011190:	d827      	bhi.n	80111e2 <xTaskGenericNotify+0xaa>
 8011192:	a201      	add	r2, pc, #4	; (adr r2, 8011198 <xTaskGenericNotify+0x60>)
 8011194:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011198:	080111e3 	.word	0x080111e3
 801119c:	080111ad 	.word	0x080111ad
 80111a0:	080111bb 	.word	0x080111bb
 80111a4:	080111c7 	.word	0x080111c7
 80111a8:	080111cf 	.word	0x080111cf
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80111ac:	6a3b      	ldr	r3, [r7, #32]
 80111ae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80111b0:	68bb      	ldr	r3, [r7, #8]
 80111b2:	431a      	orrs	r2, r3
 80111b4:	6a3b      	ldr	r3, [r7, #32]
 80111b6:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 80111b8:	e013      	b.n	80111e2 <xTaskGenericNotify+0xaa>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 80111ba:	6a3b      	ldr	r3, [r7, #32]
 80111bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80111be:	1c5a      	adds	r2, r3, #1
 80111c0:	6a3b      	ldr	r3, [r7, #32]
 80111c2:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 80111c4:	e00d      	b.n	80111e2 <xTaskGenericNotify+0xaa>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80111c6:	6a3b      	ldr	r3, [r7, #32]
 80111c8:	68ba      	ldr	r2, [r7, #8]
 80111ca:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 80111cc:	e009      	b.n	80111e2 <xTaskGenericNotify+0xaa>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80111ce:	7ffb      	ldrb	r3, [r7, #31]
 80111d0:	2b02      	cmp	r3, #2
 80111d2:	d003      	beq.n	80111dc <xTaskGenericNotify+0xa4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80111d4:	6a3b      	ldr	r3, [r7, #32]
 80111d6:	68ba      	ldr	r2, [r7, #8]
 80111d8:	64da      	str	r2, [r3, #76]	; 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80111da:	e001      	b.n	80111e0 <xTaskGenericNotify+0xa8>
						xReturn = pdFAIL;
 80111dc:	2300      	movs	r3, #0
 80111de:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 80111e0:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80111e2:	7ffb      	ldrb	r3, [r7, #31]
 80111e4:	2b01      	cmp	r3, #1
 80111e6:	d138      	bne.n	801125a <xTaskGenericNotify+0x122>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80111e8:	6a3b      	ldr	r3, [r7, #32]
 80111ea:	3304      	adds	r3, #4
 80111ec:	4618      	mov	r0, r3
 80111ee:	f7fe f866 	bl	800f2be <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 80111f2:	6a3b      	ldr	r3, [r7, #32]
 80111f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80111f6:	2201      	movs	r2, #1
 80111f8:	409a      	lsls	r2, r3
 80111fa:	4b1b      	ldr	r3, [pc, #108]	; (8011268 <xTaskGenericNotify+0x130>)
 80111fc:	681b      	ldr	r3, [r3, #0]
 80111fe:	4313      	orrs	r3, r2
 8011200:	4a19      	ldr	r2, [pc, #100]	; (8011268 <xTaskGenericNotify+0x130>)
 8011202:	6013      	str	r3, [r2, #0]
 8011204:	6a3b      	ldr	r3, [r7, #32]
 8011206:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011208:	4613      	mov	r3, r2
 801120a:	009b      	lsls	r3, r3, #2
 801120c:	4413      	add	r3, r2
 801120e:	009b      	lsls	r3, r3, #2
 8011210:	4a16      	ldr	r2, [pc, #88]	; (801126c <xTaskGenericNotify+0x134>)
 8011212:	441a      	add	r2, r3
 8011214:	6a3b      	ldr	r3, [r7, #32]
 8011216:	3304      	adds	r3, #4
 8011218:	4619      	mov	r1, r3
 801121a:	4610      	mov	r0, r2
 801121c:	f7fd fff2 	bl	800f204 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8011220:	6a3b      	ldr	r3, [r7, #32]
 8011222:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011224:	2b00      	cmp	r3, #0
 8011226:	d009      	beq.n	801123c <xTaskGenericNotify+0x104>
 8011228:	f04f 0350 	mov.w	r3, #80	; 0x50
 801122c:	f383 8811 	msr	BASEPRI, r3
 8011230:	f3bf 8f6f 	isb	sy
 8011234:	f3bf 8f4f 	dsb	sy
 8011238:	617b      	str	r3, [r7, #20]
 801123a:	e7fe      	b.n	801123a <xTaskGenericNotify+0x102>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 801123c:	6a3b      	ldr	r3, [r7, #32]
 801123e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011240:	4b0b      	ldr	r3, [pc, #44]	; (8011270 <xTaskGenericNotify+0x138>)
 8011242:	681b      	ldr	r3, [r3, #0]
 8011244:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011246:	429a      	cmp	r2, r3
 8011248:	d907      	bls.n	801125a <xTaskGenericNotify+0x122>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 801124a:	4b0a      	ldr	r3, [pc, #40]	; (8011274 <xTaskGenericNotify+0x13c>)
 801124c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011250:	601a      	str	r2, [r3, #0]
 8011252:	f3bf 8f4f 	dsb	sy
 8011256:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 801125a:	f000 fa8d 	bl	8011778 <vPortExitCritical>

		return xReturn;
 801125e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8011260:	4618      	mov	r0, r3
 8011262:	3728      	adds	r7, #40	; 0x28
 8011264:	46bd      	mov	sp, r7
 8011266:	bd80      	pop	{r7, pc}
 8011268:	20001590 	.word	0x20001590
 801126c:	2000148c 	.word	0x2000148c
 8011270:	20001488 	.word	0x20001488
 8011274:	e000ed04 	.word	0xe000ed04

08011278 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8011278:	b580      	push	{r7, lr}
 801127a:	b08e      	sub	sp, #56	; 0x38
 801127c:	af00      	add	r7, sp, #0
 801127e:	60f8      	str	r0, [r7, #12]
 8011280:	60b9      	str	r1, [r7, #8]
 8011282:	603b      	str	r3, [r7, #0]
 8011284:	4613      	mov	r3, r2
 8011286:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8011288:	2301      	movs	r3, #1
 801128a:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 801128c:	68fb      	ldr	r3, [r7, #12]
 801128e:	2b00      	cmp	r3, #0
 8011290:	d109      	bne.n	80112a6 <xTaskGenericNotifyFromISR+0x2e>
 8011292:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011296:	f383 8811 	msr	BASEPRI, r3
 801129a:	f3bf 8f6f 	isb	sy
 801129e:	f3bf 8f4f 	dsb	sy
 80112a2:	627b      	str	r3, [r7, #36]	; 0x24
 80112a4:	e7fe      	b.n	80112a4 <xTaskGenericNotifyFromISR+0x2c>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80112a6:	f000 fb15 	bl	80118d4 <vPortValidateInterruptPriority>

		pxTCB = ( TCB_t * ) xTaskToNotify;
 80112aa:	68fb      	ldr	r3, [r7, #12]
 80112ac:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 80112ae:	f3ef 8211 	mrs	r2, BASEPRI
 80112b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80112b6:	f383 8811 	msr	BASEPRI, r3
 80112ba:	f3bf 8f6f 	isb	sy
 80112be:	f3bf 8f4f 	dsb	sy
 80112c2:	623a      	str	r2, [r7, #32]
 80112c4:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 80112c6:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80112c8:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 80112ca:	683b      	ldr	r3, [r7, #0]
 80112cc:	2b00      	cmp	r3, #0
 80112ce:	d003      	beq.n	80112d8 <xTaskGenericNotifyFromISR+0x60>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80112d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80112d2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80112d4:	683b      	ldr	r3, [r7, #0]
 80112d6:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80112d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80112da:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80112de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80112e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80112e4:	2202      	movs	r2, #2
 80112e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			switch( eAction )
 80112ea:	79fb      	ldrb	r3, [r7, #7]
 80112ec:	2b04      	cmp	r3, #4
 80112ee:	d829      	bhi.n	8011344 <xTaskGenericNotifyFromISR+0xcc>
 80112f0:	a201      	add	r2, pc, #4	; (adr r2, 80112f8 <xTaskGenericNotifyFromISR+0x80>)
 80112f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80112f6:	bf00      	nop
 80112f8:	08011345 	.word	0x08011345
 80112fc:	0801130d 	.word	0x0801130d
 8011300:	0801131b 	.word	0x0801131b
 8011304:	08011327 	.word	0x08011327
 8011308:	0801132f 	.word	0x0801132f
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 801130c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801130e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8011310:	68bb      	ldr	r3, [r7, #8]
 8011312:	431a      	orrs	r2, r3
 8011314:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011316:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 8011318:	e014      	b.n	8011344 <xTaskGenericNotifyFromISR+0xcc>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 801131a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801131c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801131e:	1c5a      	adds	r2, r3, #1
 8011320:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011322:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 8011324:	e00e      	b.n	8011344 <xTaskGenericNotifyFromISR+0xcc>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8011326:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011328:	68ba      	ldr	r2, [r7, #8]
 801132a:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 801132c:	e00a      	b.n	8011344 <xTaskGenericNotifyFromISR+0xcc>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 801132e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8011332:	2b02      	cmp	r3, #2
 8011334:	d003      	beq.n	801133e <xTaskGenericNotifyFromISR+0xc6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8011336:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011338:	68ba      	ldr	r2, [r7, #8]
 801133a:	64da      	str	r2, [r3, #76]	; 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 801133c:	e001      	b.n	8011342 <xTaskGenericNotifyFromISR+0xca>
						xReturn = pdFAIL;
 801133e:	2300      	movs	r3, #0
 8011340:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 8011342:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8011344:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8011348:	2b01      	cmp	r3, #1
 801134a:	d145      	bne.n	80113d8 <xTaskGenericNotifyFromISR+0x160>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 801134c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801134e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011350:	2b00      	cmp	r3, #0
 8011352:	d009      	beq.n	8011368 <xTaskGenericNotifyFromISR+0xf0>
	__asm volatile
 8011354:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011358:	f383 8811 	msr	BASEPRI, r3
 801135c:	f3bf 8f6f 	isb	sy
 8011360:	f3bf 8f4f 	dsb	sy
 8011364:	61bb      	str	r3, [r7, #24]
 8011366:	e7fe      	b.n	8011366 <xTaskGenericNotifyFromISR+0xee>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011368:	4b20      	ldr	r3, [pc, #128]	; (80113ec <xTaskGenericNotifyFromISR+0x174>)
 801136a:	681b      	ldr	r3, [r3, #0]
 801136c:	2b00      	cmp	r3, #0
 801136e:	d11c      	bne.n	80113aa <xTaskGenericNotifyFromISR+0x132>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011370:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011372:	3304      	adds	r3, #4
 8011374:	4618      	mov	r0, r3
 8011376:	f7fd ffa2 	bl	800f2be <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801137a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801137c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801137e:	2201      	movs	r2, #1
 8011380:	409a      	lsls	r2, r3
 8011382:	4b1b      	ldr	r3, [pc, #108]	; (80113f0 <xTaskGenericNotifyFromISR+0x178>)
 8011384:	681b      	ldr	r3, [r3, #0]
 8011386:	4313      	orrs	r3, r2
 8011388:	4a19      	ldr	r2, [pc, #100]	; (80113f0 <xTaskGenericNotifyFromISR+0x178>)
 801138a:	6013      	str	r3, [r2, #0]
 801138c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801138e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011390:	4613      	mov	r3, r2
 8011392:	009b      	lsls	r3, r3, #2
 8011394:	4413      	add	r3, r2
 8011396:	009b      	lsls	r3, r3, #2
 8011398:	4a16      	ldr	r2, [pc, #88]	; (80113f4 <xTaskGenericNotifyFromISR+0x17c>)
 801139a:	441a      	add	r2, r3
 801139c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801139e:	3304      	adds	r3, #4
 80113a0:	4619      	mov	r1, r3
 80113a2:	4610      	mov	r0, r2
 80113a4:	f7fd ff2e 	bl	800f204 <vListInsertEnd>
 80113a8:	e005      	b.n	80113b6 <xTaskGenericNotifyFromISR+0x13e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80113aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80113ac:	3318      	adds	r3, #24
 80113ae:	4619      	mov	r1, r3
 80113b0:	4811      	ldr	r0, [pc, #68]	; (80113f8 <xTaskGenericNotifyFromISR+0x180>)
 80113b2:	f7fd ff27 	bl	800f204 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80113b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80113b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80113ba:	4b10      	ldr	r3, [pc, #64]	; (80113fc <xTaskGenericNotifyFromISR+0x184>)
 80113bc:	681b      	ldr	r3, [r3, #0]
 80113be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80113c0:	429a      	cmp	r2, r3
 80113c2:	d909      	bls.n	80113d8 <xTaskGenericNotifyFromISR+0x160>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 80113c4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80113c6:	2b00      	cmp	r3, #0
 80113c8:	d003      	beq.n	80113d2 <xTaskGenericNotifyFromISR+0x15a>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 80113ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80113cc:	2201      	movs	r2, #1
 80113ce:	601a      	str	r2, [r3, #0]
 80113d0:	e002      	b.n	80113d8 <xTaskGenericNotifyFromISR+0x160>
					else
					{
						/* Mark that a yield is pending in case the user is not
						using the "xHigherPriorityTaskWoken" parameter to an ISR
						safe FreeRTOS function. */
						xYieldPending = pdTRUE;
 80113d2:	4b0b      	ldr	r3, [pc, #44]	; (8011400 <xTaskGenericNotifyFromISR+0x188>)
 80113d4:	2201      	movs	r2, #1
 80113d6:	601a      	str	r2, [r3, #0]
 80113d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113da:	617b      	str	r3, [r7, #20]
	__asm volatile
 80113dc:	697b      	ldr	r3, [r7, #20]
 80113de:	f383 8811 	msr	BASEPRI, r3
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 80113e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 80113e4:	4618      	mov	r0, r3
 80113e6:	3738      	adds	r7, #56	; 0x38
 80113e8:	46bd      	mov	sp, r7
 80113ea:	bd80      	pop	{r7, pc}
 80113ec:	200015b0 	.word	0x200015b0
 80113f0:	20001590 	.word	0x20001590
 80113f4:	2000148c 	.word	0x2000148c
 80113f8:	20001548 	.word	0x20001548
 80113fc:	20001488 	.word	0x20001488
 8011400:	2000159c 	.word	0x2000159c

08011404 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8011404:	b580      	push	{r7, lr}
 8011406:	b084      	sub	sp, #16
 8011408:	af00      	add	r7, sp, #0
 801140a:	6078      	str	r0, [r7, #4]
 801140c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 801140e:	4b29      	ldr	r3, [pc, #164]	; (80114b4 <prvAddCurrentTaskToDelayedList+0xb0>)
 8011410:	681b      	ldr	r3, [r3, #0]
 8011412:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011414:	4b28      	ldr	r3, [pc, #160]	; (80114b8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011416:	681b      	ldr	r3, [r3, #0]
 8011418:	3304      	adds	r3, #4
 801141a:	4618      	mov	r0, r3
 801141c:	f7fd ff4f 	bl	800f2be <uxListRemove>
 8011420:	4603      	mov	r3, r0
 8011422:	2b00      	cmp	r3, #0
 8011424:	d10b      	bne.n	801143e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8011426:	4b24      	ldr	r3, [pc, #144]	; (80114b8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011428:	681b      	ldr	r3, [r3, #0]
 801142a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801142c:	2201      	movs	r2, #1
 801142e:	fa02 f303 	lsl.w	r3, r2, r3
 8011432:	43da      	mvns	r2, r3
 8011434:	4b21      	ldr	r3, [pc, #132]	; (80114bc <prvAddCurrentTaskToDelayedList+0xb8>)
 8011436:	681b      	ldr	r3, [r3, #0]
 8011438:	4013      	ands	r3, r2
 801143a:	4a20      	ldr	r2, [pc, #128]	; (80114bc <prvAddCurrentTaskToDelayedList+0xb8>)
 801143c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 801143e:	687b      	ldr	r3, [r7, #4]
 8011440:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011444:	d10a      	bne.n	801145c <prvAddCurrentTaskToDelayedList+0x58>
 8011446:	683b      	ldr	r3, [r7, #0]
 8011448:	2b00      	cmp	r3, #0
 801144a:	d007      	beq.n	801145c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801144c:	4b1a      	ldr	r3, [pc, #104]	; (80114b8 <prvAddCurrentTaskToDelayedList+0xb4>)
 801144e:	681b      	ldr	r3, [r3, #0]
 8011450:	3304      	adds	r3, #4
 8011452:	4619      	mov	r1, r3
 8011454:	481a      	ldr	r0, [pc, #104]	; (80114c0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8011456:	f7fd fed5 	bl	800f204 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 801145a:	e026      	b.n	80114aa <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 801145c:	68fa      	ldr	r2, [r7, #12]
 801145e:	687b      	ldr	r3, [r7, #4]
 8011460:	4413      	add	r3, r2
 8011462:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8011464:	4b14      	ldr	r3, [pc, #80]	; (80114b8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011466:	681b      	ldr	r3, [r3, #0]
 8011468:	68ba      	ldr	r2, [r7, #8]
 801146a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 801146c:	68ba      	ldr	r2, [r7, #8]
 801146e:	68fb      	ldr	r3, [r7, #12]
 8011470:	429a      	cmp	r2, r3
 8011472:	d209      	bcs.n	8011488 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011474:	4b13      	ldr	r3, [pc, #76]	; (80114c4 <prvAddCurrentTaskToDelayedList+0xc0>)
 8011476:	681a      	ldr	r2, [r3, #0]
 8011478:	4b0f      	ldr	r3, [pc, #60]	; (80114b8 <prvAddCurrentTaskToDelayedList+0xb4>)
 801147a:	681b      	ldr	r3, [r3, #0]
 801147c:	3304      	adds	r3, #4
 801147e:	4619      	mov	r1, r3
 8011480:	4610      	mov	r0, r2
 8011482:	f7fd fee3 	bl	800f24c <vListInsert>
}
 8011486:	e010      	b.n	80114aa <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011488:	4b0f      	ldr	r3, [pc, #60]	; (80114c8 <prvAddCurrentTaskToDelayedList+0xc4>)
 801148a:	681a      	ldr	r2, [r3, #0]
 801148c:	4b0a      	ldr	r3, [pc, #40]	; (80114b8 <prvAddCurrentTaskToDelayedList+0xb4>)
 801148e:	681b      	ldr	r3, [r3, #0]
 8011490:	3304      	adds	r3, #4
 8011492:	4619      	mov	r1, r3
 8011494:	4610      	mov	r0, r2
 8011496:	f7fd fed9 	bl	800f24c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 801149a:	4b0c      	ldr	r3, [pc, #48]	; (80114cc <prvAddCurrentTaskToDelayedList+0xc8>)
 801149c:	681b      	ldr	r3, [r3, #0]
 801149e:	68ba      	ldr	r2, [r7, #8]
 80114a0:	429a      	cmp	r2, r3
 80114a2:	d202      	bcs.n	80114aa <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80114a4:	4a09      	ldr	r2, [pc, #36]	; (80114cc <prvAddCurrentTaskToDelayedList+0xc8>)
 80114a6:	68bb      	ldr	r3, [r7, #8]
 80114a8:	6013      	str	r3, [r2, #0]
}
 80114aa:	bf00      	nop
 80114ac:	3710      	adds	r7, #16
 80114ae:	46bd      	mov	sp, r7
 80114b0:	bd80      	pop	{r7, pc}
 80114b2:	bf00      	nop
 80114b4:	2000158c 	.word	0x2000158c
 80114b8:	20001488 	.word	0x20001488
 80114bc:	20001590 	.word	0x20001590
 80114c0:	20001574 	.word	0x20001574
 80114c4:	20001544 	.word	0x20001544
 80114c8:	20001540 	.word	0x20001540
 80114cc:	200015a8 	.word	0x200015a8

080114d0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80114d0:	b480      	push	{r7}
 80114d2:	b085      	sub	sp, #20
 80114d4:	af00      	add	r7, sp, #0
 80114d6:	60f8      	str	r0, [r7, #12]
 80114d8:	60b9      	str	r1, [r7, #8]
 80114da:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80114dc:	68fb      	ldr	r3, [r7, #12]
 80114de:	3b04      	subs	r3, #4
 80114e0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80114e2:	68fb      	ldr	r3, [r7, #12]
 80114e4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80114e8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80114ea:	68fb      	ldr	r3, [r7, #12]
 80114ec:	3b04      	subs	r3, #4
 80114ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80114f0:	68bb      	ldr	r3, [r7, #8]
 80114f2:	f023 0201 	bic.w	r2, r3, #1
 80114f6:	68fb      	ldr	r3, [r7, #12]
 80114f8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80114fa:	68fb      	ldr	r3, [r7, #12]
 80114fc:	3b04      	subs	r3, #4
 80114fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8011500:	4a0c      	ldr	r2, [pc, #48]	; (8011534 <pxPortInitialiseStack+0x64>)
 8011502:	68fb      	ldr	r3, [r7, #12]
 8011504:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8011506:	68fb      	ldr	r3, [r7, #12]
 8011508:	3b14      	subs	r3, #20
 801150a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 801150c:	687a      	ldr	r2, [r7, #4]
 801150e:	68fb      	ldr	r3, [r7, #12]
 8011510:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8011512:	68fb      	ldr	r3, [r7, #12]
 8011514:	3b04      	subs	r3, #4
 8011516:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8011518:	68fb      	ldr	r3, [r7, #12]
 801151a:	f06f 0202 	mvn.w	r2, #2
 801151e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8011520:	68fb      	ldr	r3, [r7, #12]
 8011522:	3b20      	subs	r3, #32
 8011524:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8011526:	68fb      	ldr	r3, [r7, #12]
}
 8011528:	4618      	mov	r0, r3
 801152a:	3714      	adds	r7, #20
 801152c:	46bd      	mov	sp, r7
 801152e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011532:	4770      	bx	lr
 8011534:	08011539 	.word	0x08011539

08011538 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8011538:	b480      	push	{r7}
 801153a:	b085      	sub	sp, #20
 801153c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 801153e:	2300      	movs	r3, #0
 8011540:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8011542:	4b11      	ldr	r3, [pc, #68]	; (8011588 <prvTaskExitError+0x50>)
 8011544:	681b      	ldr	r3, [r3, #0]
 8011546:	f1b3 3fff 	cmp.w	r3, #4294967295
 801154a:	d009      	beq.n	8011560 <prvTaskExitError+0x28>
	__asm volatile
 801154c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011550:	f383 8811 	msr	BASEPRI, r3
 8011554:	f3bf 8f6f 	isb	sy
 8011558:	f3bf 8f4f 	dsb	sy
 801155c:	60fb      	str	r3, [r7, #12]
 801155e:	e7fe      	b.n	801155e <prvTaskExitError+0x26>
 8011560:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011564:	f383 8811 	msr	BASEPRI, r3
 8011568:	f3bf 8f6f 	isb	sy
 801156c:	f3bf 8f4f 	dsb	sy
 8011570:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8011572:	bf00      	nop
 8011574:	687b      	ldr	r3, [r7, #4]
 8011576:	2b00      	cmp	r3, #0
 8011578:	d0fc      	beq.n	8011574 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 801157a:	bf00      	nop
 801157c:	3714      	adds	r7, #20
 801157e:	46bd      	mov	sp, r7
 8011580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011584:	4770      	bx	lr
 8011586:	bf00      	nop
 8011588:	20000dd0 	.word	0x20000dd0
 801158c:	00000000 	.word	0x00000000

08011590 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8011590:	4b07      	ldr	r3, [pc, #28]	; (80115b0 <pxCurrentTCBConst2>)
 8011592:	6819      	ldr	r1, [r3, #0]
 8011594:	6808      	ldr	r0, [r1, #0]
 8011596:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801159a:	f380 8809 	msr	PSP, r0
 801159e:	f3bf 8f6f 	isb	sy
 80115a2:	f04f 0000 	mov.w	r0, #0
 80115a6:	f380 8811 	msr	BASEPRI, r0
 80115aa:	4770      	bx	lr
 80115ac:	f3af 8000 	nop.w

080115b0 <pxCurrentTCBConst2>:
 80115b0:	20001488 	.word	0x20001488
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80115b4:	bf00      	nop
 80115b6:	bf00      	nop

080115b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80115b8:	4808      	ldr	r0, [pc, #32]	; (80115dc <prvPortStartFirstTask+0x24>)
 80115ba:	6800      	ldr	r0, [r0, #0]
 80115bc:	6800      	ldr	r0, [r0, #0]
 80115be:	f380 8808 	msr	MSP, r0
 80115c2:	f04f 0000 	mov.w	r0, #0
 80115c6:	f380 8814 	msr	CONTROL, r0
 80115ca:	b662      	cpsie	i
 80115cc:	b661      	cpsie	f
 80115ce:	f3bf 8f4f 	dsb	sy
 80115d2:	f3bf 8f6f 	isb	sy
 80115d6:	df00      	svc	0
 80115d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80115da:	bf00      	nop
 80115dc:	e000ed08 	.word	0xe000ed08

080115e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80115e0:	b580      	push	{r7, lr}
 80115e2:	b086      	sub	sp, #24
 80115e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80115e6:	4b44      	ldr	r3, [pc, #272]	; (80116f8 <xPortStartScheduler+0x118>)
 80115e8:	681b      	ldr	r3, [r3, #0]
 80115ea:	4a44      	ldr	r2, [pc, #272]	; (80116fc <xPortStartScheduler+0x11c>)
 80115ec:	4293      	cmp	r3, r2
 80115ee:	d109      	bne.n	8011604 <xPortStartScheduler+0x24>
 80115f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80115f4:	f383 8811 	msr	BASEPRI, r3
 80115f8:	f3bf 8f6f 	isb	sy
 80115fc:	f3bf 8f4f 	dsb	sy
 8011600:	613b      	str	r3, [r7, #16]
 8011602:	e7fe      	b.n	8011602 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8011604:	4b3c      	ldr	r3, [pc, #240]	; (80116f8 <xPortStartScheduler+0x118>)
 8011606:	681b      	ldr	r3, [r3, #0]
 8011608:	4a3d      	ldr	r2, [pc, #244]	; (8011700 <xPortStartScheduler+0x120>)
 801160a:	4293      	cmp	r3, r2
 801160c:	d109      	bne.n	8011622 <xPortStartScheduler+0x42>
 801160e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011612:	f383 8811 	msr	BASEPRI, r3
 8011616:	f3bf 8f6f 	isb	sy
 801161a:	f3bf 8f4f 	dsb	sy
 801161e:	60fb      	str	r3, [r7, #12]
 8011620:	e7fe      	b.n	8011620 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8011622:	4b38      	ldr	r3, [pc, #224]	; (8011704 <xPortStartScheduler+0x124>)
 8011624:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8011626:	697b      	ldr	r3, [r7, #20]
 8011628:	781b      	ldrb	r3, [r3, #0]
 801162a:	b2db      	uxtb	r3, r3
 801162c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 801162e:	697b      	ldr	r3, [r7, #20]
 8011630:	22ff      	movs	r2, #255	; 0xff
 8011632:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8011634:	697b      	ldr	r3, [r7, #20]
 8011636:	781b      	ldrb	r3, [r3, #0]
 8011638:	b2db      	uxtb	r3, r3
 801163a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 801163c:	78fb      	ldrb	r3, [r7, #3]
 801163e:	b2db      	uxtb	r3, r3
 8011640:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8011644:	b2da      	uxtb	r2, r3
 8011646:	4b30      	ldr	r3, [pc, #192]	; (8011708 <xPortStartScheduler+0x128>)
 8011648:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 801164a:	4b30      	ldr	r3, [pc, #192]	; (801170c <xPortStartScheduler+0x12c>)
 801164c:	2207      	movs	r2, #7
 801164e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011650:	e009      	b.n	8011666 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8011652:	4b2e      	ldr	r3, [pc, #184]	; (801170c <xPortStartScheduler+0x12c>)
 8011654:	681b      	ldr	r3, [r3, #0]
 8011656:	3b01      	subs	r3, #1
 8011658:	4a2c      	ldr	r2, [pc, #176]	; (801170c <xPortStartScheduler+0x12c>)
 801165a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 801165c:	78fb      	ldrb	r3, [r7, #3]
 801165e:	b2db      	uxtb	r3, r3
 8011660:	005b      	lsls	r3, r3, #1
 8011662:	b2db      	uxtb	r3, r3
 8011664:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011666:	78fb      	ldrb	r3, [r7, #3]
 8011668:	b2db      	uxtb	r3, r3
 801166a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801166e:	2b80      	cmp	r3, #128	; 0x80
 8011670:	d0ef      	beq.n	8011652 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8011672:	4b26      	ldr	r3, [pc, #152]	; (801170c <xPortStartScheduler+0x12c>)
 8011674:	681b      	ldr	r3, [r3, #0]
 8011676:	f1c3 0307 	rsb	r3, r3, #7
 801167a:	2b04      	cmp	r3, #4
 801167c:	d009      	beq.n	8011692 <xPortStartScheduler+0xb2>
 801167e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011682:	f383 8811 	msr	BASEPRI, r3
 8011686:	f3bf 8f6f 	isb	sy
 801168a:	f3bf 8f4f 	dsb	sy
 801168e:	60bb      	str	r3, [r7, #8]
 8011690:	e7fe      	b.n	8011690 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8011692:	4b1e      	ldr	r3, [pc, #120]	; (801170c <xPortStartScheduler+0x12c>)
 8011694:	681b      	ldr	r3, [r3, #0]
 8011696:	021b      	lsls	r3, r3, #8
 8011698:	4a1c      	ldr	r2, [pc, #112]	; (801170c <xPortStartScheduler+0x12c>)
 801169a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 801169c:	4b1b      	ldr	r3, [pc, #108]	; (801170c <xPortStartScheduler+0x12c>)
 801169e:	681b      	ldr	r3, [r3, #0]
 80116a0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80116a4:	4a19      	ldr	r2, [pc, #100]	; (801170c <xPortStartScheduler+0x12c>)
 80116a6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80116a8:	687b      	ldr	r3, [r7, #4]
 80116aa:	b2da      	uxtb	r2, r3
 80116ac:	697b      	ldr	r3, [r7, #20]
 80116ae:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80116b0:	4b17      	ldr	r3, [pc, #92]	; (8011710 <xPortStartScheduler+0x130>)
 80116b2:	681b      	ldr	r3, [r3, #0]
 80116b4:	4a16      	ldr	r2, [pc, #88]	; (8011710 <xPortStartScheduler+0x130>)
 80116b6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80116ba:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80116bc:	4b14      	ldr	r3, [pc, #80]	; (8011710 <xPortStartScheduler+0x130>)
 80116be:	681b      	ldr	r3, [r3, #0]
 80116c0:	4a13      	ldr	r2, [pc, #76]	; (8011710 <xPortStartScheduler+0x130>)
 80116c2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80116c6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80116c8:	f000 f8d6 	bl	8011878 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80116cc:	4b11      	ldr	r3, [pc, #68]	; (8011714 <xPortStartScheduler+0x134>)
 80116ce:	2200      	movs	r2, #0
 80116d0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80116d2:	f000 f8f5 	bl	80118c0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80116d6:	4b10      	ldr	r3, [pc, #64]	; (8011718 <xPortStartScheduler+0x138>)
 80116d8:	681b      	ldr	r3, [r3, #0]
 80116da:	4a0f      	ldr	r2, [pc, #60]	; (8011718 <xPortStartScheduler+0x138>)
 80116dc:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80116e0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80116e2:	f7ff ff69 	bl	80115b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80116e6:	f7ff f8b9 	bl	801085c <vTaskSwitchContext>
	prvTaskExitError();
 80116ea:	f7ff ff25 	bl	8011538 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80116ee:	2300      	movs	r3, #0
}
 80116f0:	4618      	mov	r0, r3
 80116f2:	3718      	adds	r7, #24
 80116f4:	46bd      	mov	sp, r7
 80116f6:	bd80      	pop	{r7, pc}
 80116f8:	e000ed00 	.word	0xe000ed00
 80116fc:	410fc271 	.word	0x410fc271
 8011700:	410fc270 	.word	0x410fc270
 8011704:	e000e400 	.word	0xe000e400
 8011708:	200015b4 	.word	0x200015b4
 801170c:	200015b8 	.word	0x200015b8
 8011710:	e000ed20 	.word	0xe000ed20
 8011714:	20000dd0 	.word	0x20000dd0
 8011718:	e000ef34 	.word	0xe000ef34

0801171c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 801171c:	b480      	push	{r7}
 801171e:	b083      	sub	sp, #12
 8011720:	af00      	add	r7, sp, #0
 8011722:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011726:	f383 8811 	msr	BASEPRI, r3
 801172a:	f3bf 8f6f 	isb	sy
 801172e:	f3bf 8f4f 	dsb	sy
 8011732:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8011734:	4b0e      	ldr	r3, [pc, #56]	; (8011770 <vPortEnterCritical+0x54>)
 8011736:	681b      	ldr	r3, [r3, #0]
 8011738:	3301      	adds	r3, #1
 801173a:	4a0d      	ldr	r2, [pc, #52]	; (8011770 <vPortEnterCritical+0x54>)
 801173c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801173e:	4b0c      	ldr	r3, [pc, #48]	; (8011770 <vPortEnterCritical+0x54>)
 8011740:	681b      	ldr	r3, [r3, #0]
 8011742:	2b01      	cmp	r3, #1
 8011744:	d10e      	bne.n	8011764 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8011746:	4b0b      	ldr	r3, [pc, #44]	; (8011774 <vPortEnterCritical+0x58>)
 8011748:	681b      	ldr	r3, [r3, #0]
 801174a:	b2db      	uxtb	r3, r3
 801174c:	2b00      	cmp	r3, #0
 801174e:	d009      	beq.n	8011764 <vPortEnterCritical+0x48>
 8011750:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011754:	f383 8811 	msr	BASEPRI, r3
 8011758:	f3bf 8f6f 	isb	sy
 801175c:	f3bf 8f4f 	dsb	sy
 8011760:	603b      	str	r3, [r7, #0]
 8011762:	e7fe      	b.n	8011762 <vPortEnterCritical+0x46>
	}
}
 8011764:	bf00      	nop
 8011766:	370c      	adds	r7, #12
 8011768:	46bd      	mov	sp, r7
 801176a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801176e:	4770      	bx	lr
 8011770:	20000dd0 	.word	0x20000dd0
 8011774:	e000ed04 	.word	0xe000ed04

08011778 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8011778:	b480      	push	{r7}
 801177a:	b083      	sub	sp, #12
 801177c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 801177e:	4b11      	ldr	r3, [pc, #68]	; (80117c4 <vPortExitCritical+0x4c>)
 8011780:	681b      	ldr	r3, [r3, #0]
 8011782:	2b00      	cmp	r3, #0
 8011784:	d109      	bne.n	801179a <vPortExitCritical+0x22>
 8011786:	f04f 0350 	mov.w	r3, #80	; 0x50
 801178a:	f383 8811 	msr	BASEPRI, r3
 801178e:	f3bf 8f6f 	isb	sy
 8011792:	f3bf 8f4f 	dsb	sy
 8011796:	607b      	str	r3, [r7, #4]
 8011798:	e7fe      	b.n	8011798 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 801179a:	4b0a      	ldr	r3, [pc, #40]	; (80117c4 <vPortExitCritical+0x4c>)
 801179c:	681b      	ldr	r3, [r3, #0]
 801179e:	3b01      	subs	r3, #1
 80117a0:	4a08      	ldr	r2, [pc, #32]	; (80117c4 <vPortExitCritical+0x4c>)
 80117a2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80117a4:	4b07      	ldr	r3, [pc, #28]	; (80117c4 <vPortExitCritical+0x4c>)
 80117a6:	681b      	ldr	r3, [r3, #0]
 80117a8:	2b00      	cmp	r3, #0
 80117aa:	d104      	bne.n	80117b6 <vPortExitCritical+0x3e>
 80117ac:	2300      	movs	r3, #0
 80117ae:	603b      	str	r3, [r7, #0]
	__asm volatile
 80117b0:	683b      	ldr	r3, [r7, #0]
 80117b2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 80117b6:	bf00      	nop
 80117b8:	370c      	adds	r7, #12
 80117ba:	46bd      	mov	sp, r7
 80117bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117c0:	4770      	bx	lr
 80117c2:	bf00      	nop
 80117c4:	20000dd0 	.word	0x20000dd0
	...

080117d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80117d0:	f3ef 8009 	mrs	r0, PSP
 80117d4:	f3bf 8f6f 	isb	sy
 80117d8:	4b15      	ldr	r3, [pc, #84]	; (8011830 <pxCurrentTCBConst>)
 80117da:	681a      	ldr	r2, [r3, #0]
 80117dc:	f01e 0f10 	tst.w	lr, #16
 80117e0:	bf08      	it	eq
 80117e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80117e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80117ea:	6010      	str	r0, [r2, #0]
 80117ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80117f0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80117f4:	f380 8811 	msr	BASEPRI, r0
 80117f8:	f3bf 8f4f 	dsb	sy
 80117fc:	f3bf 8f6f 	isb	sy
 8011800:	f7ff f82c 	bl	801085c <vTaskSwitchContext>
 8011804:	f04f 0000 	mov.w	r0, #0
 8011808:	f380 8811 	msr	BASEPRI, r0
 801180c:	bc09      	pop	{r0, r3}
 801180e:	6819      	ldr	r1, [r3, #0]
 8011810:	6808      	ldr	r0, [r1, #0]
 8011812:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011816:	f01e 0f10 	tst.w	lr, #16
 801181a:	bf08      	it	eq
 801181c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8011820:	f380 8809 	msr	PSP, r0
 8011824:	f3bf 8f6f 	isb	sy
 8011828:	4770      	bx	lr
 801182a:	bf00      	nop
 801182c:	f3af 8000 	nop.w

08011830 <pxCurrentTCBConst>:
 8011830:	20001488 	.word	0x20001488
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8011834:	bf00      	nop
 8011836:	bf00      	nop

08011838 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8011838:	b580      	push	{r7, lr}
 801183a:	b082      	sub	sp, #8
 801183c:	af00      	add	r7, sp, #0
	__asm volatile
 801183e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011842:	f383 8811 	msr	BASEPRI, r3
 8011846:	f3bf 8f6f 	isb	sy
 801184a:	f3bf 8f4f 	dsb	sy
 801184e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8011850:	f7fe ff48 	bl	80106e4 <xTaskIncrementTick>
 8011854:	4603      	mov	r3, r0
 8011856:	2b00      	cmp	r3, #0
 8011858:	d003      	beq.n	8011862 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801185a:	4b06      	ldr	r3, [pc, #24]	; (8011874 <SysTick_Handler+0x3c>)
 801185c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011860:	601a      	str	r2, [r3, #0]
 8011862:	2300      	movs	r3, #0
 8011864:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011866:	683b      	ldr	r3, [r7, #0]
 8011868:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 801186c:	bf00      	nop
 801186e:	3708      	adds	r7, #8
 8011870:	46bd      	mov	sp, r7
 8011872:	bd80      	pop	{r7, pc}
 8011874:	e000ed04 	.word	0xe000ed04

08011878 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8011878:	b480      	push	{r7}
 801187a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 801187c:	4b0b      	ldr	r3, [pc, #44]	; (80118ac <vPortSetupTimerInterrupt+0x34>)
 801187e:	2200      	movs	r2, #0
 8011880:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8011882:	4b0b      	ldr	r3, [pc, #44]	; (80118b0 <vPortSetupTimerInterrupt+0x38>)
 8011884:	2200      	movs	r2, #0
 8011886:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8011888:	4b0a      	ldr	r3, [pc, #40]	; (80118b4 <vPortSetupTimerInterrupt+0x3c>)
 801188a:	681b      	ldr	r3, [r3, #0]
 801188c:	4a0a      	ldr	r2, [pc, #40]	; (80118b8 <vPortSetupTimerInterrupt+0x40>)
 801188e:	fba2 2303 	umull	r2, r3, r2, r3
 8011892:	099b      	lsrs	r3, r3, #6
 8011894:	4a09      	ldr	r2, [pc, #36]	; (80118bc <vPortSetupTimerInterrupt+0x44>)
 8011896:	3b01      	subs	r3, #1
 8011898:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801189a:	4b04      	ldr	r3, [pc, #16]	; (80118ac <vPortSetupTimerInterrupt+0x34>)
 801189c:	2207      	movs	r2, #7
 801189e:	601a      	str	r2, [r3, #0]
}
 80118a0:	bf00      	nop
 80118a2:	46bd      	mov	sp, r7
 80118a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118a8:	4770      	bx	lr
 80118aa:	bf00      	nop
 80118ac:	e000e010 	.word	0xe000e010
 80118b0:	e000e018 	.word	0xe000e018
 80118b4:	20000cb4 	.word	0x20000cb4
 80118b8:	10624dd3 	.word	0x10624dd3
 80118bc:	e000e014 	.word	0xe000e014

080118c0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80118c0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80118d0 <vPortEnableVFP+0x10>
 80118c4:	6801      	ldr	r1, [r0, #0]
 80118c6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80118ca:	6001      	str	r1, [r0, #0]
 80118cc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80118ce:	bf00      	nop
 80118d0:	e000ed88 	.word	0xe000ed88

080118d4 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80118d4:	b480      	push	{r7}
 80118d6:	b085      	sub	sp, #20
 80118d8:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80118da:	f3ef 8305 	mrs	r3, IPSR
 80118de:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80118e0:	68fb      	ldr	r3, [r7, #12]
 80118e2:	2b0f      	cmp	r3, #15
 80118e4:	d913      	bls.n	801190e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80118e6:	4a16      	ldr	r2, [pc, #88]	; (8011940 <vPortValidateInterruptPriority+0x6c>)
 80118e8:	68fb      	ldr	r3, [r7, #12]
 80118ea:	4413      	add	r3, r2
 80118ec:	781b      	ldrb	r3, [r3, #0]
 80118ee:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80118f0:	4b14      	ldr	r3, [pc, #80]	; (8011944 <vPortValidateInterruptPriority+0x70>)
 80118f2:	781b      	ldrb	r3, [r3, #0]
 80118f4:	7afa      	ldrb	r2, [r7, #11]
 80118f6:	429a      	cmp	r2, r3
 80118f8:	d209      	bcs.n	801190e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 80118fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80118fe:	f383 8811 	msr	BASEPRI, r3
 8011902:	f3bf 8f6f 	isb	sy
 8011906:	f3bf 8f4f 	dsb	sy
 801190a:	607b      	str	r3, [r7, #4]
 801190c:	e7fe      	b.n	801190c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 801190e:	4b0e      	ldr	r3, [pc, #56]	; (8011948 <vPortValidateInterruptPriority+0x74>)
 8011910:	681b      	ldr	r3, [r3, #0]
 8011912:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8011916:	4b0d      	ldr	r3, [pc, #52]	; (801194c <vPortValidateInterruptPriority+0x78>)
 8011918:	681b      	ldr	r3, [r3, #0]
 801191a:	429a      	cmp	r2, r3
 801191c:	d909      	bls.n	8011932 <vPortValidateInterruptPriority+0x5e>
 801191e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011922:	f383 8811 	msr	BASEPRI, r3
 8011926:	f3bf 8f6f 	isb	sy
 801192a:	f3bf 8f4f 	dsb	sy
 801192e:	603b      	str	r3, [r7, #0]
 8011930:	e7fe      	b.n	8011930 <vPortValidateInterruptPriority+0x5c>
	}
 8011932:	bf00      	nop
 8011934:	3714      	adds	r7, #20
 8011936:	46bd      	mov	sp, r7
 8011938:	f85d 7b04 	ldr.w	r7, [sp], #4
 801193c:	4770      	bx	lr
 801193e:	bf00      	nop
 8011940:	e000e3f0 	.word	0xe000e3f0
 8011944:	200015b4 	.word	0x200015b4
 8011948:	e000ed0c 	.word	0xe000ed0c
 801194c:	200015b8 	.word	0x200015b8

08011950 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8011950:	b580      	push	{r7, lr}
 8011952:	b08a      	sub	sp, #40	; 0x28
 8011954:	af00      	add	r7, sp, #0
 8011956:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8011958:	2300      	movs	r3, #0
 801195a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 801195c:	f7fe fe18 	bl	8010590 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8011960:	4b57      	ldr	r3, [pc, #348]	; (8011ac0 <pvPortMalloc+0x170>)
 8011962:	681b      	ldr	r3, [r3, #0]
 8011964:	2b00      	cmp	r3, #0
 8011966:	d101      	bne.n	801196c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8011968:	f000 f90c 	bl	8011b84 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 801196c:	4b55      	ldr	r3, [pc, #340]	; (8011ac4 <pvPortMalloc+0x174>)
 801196e:	681a      	ldr	r2, [r3, #0]
 8011970:	687b      	ldr	r3, [r7, #4]
 8011972:	4013      	ands	r3, r2
 8011974:	2b00      	cmp	r3, #0
 8011976:	f040 808c 	bne.w	8011a92 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 801197a:	687b      	ldr	r3, [r7, #4]
 801197c:	2b00      	cmp	r3, #0
 801197e:	d01c      	beq.n	80119ba <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8011980:	2208      	movs	r2, #8
 8011982:	687b      	ldr	r3, [r7, #4]
 8011984:	4413      	add	r3, r2
 8011986:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8011988:	687b      	ldr	r3, [r7, #4]
 801198a:	f003 0307 	and.w	r3, r3, #7
 801198e:	2b00      	cmp	r3, #0
 8011990:	d013      	beq.n	80119ba <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8011992:	687b      	ldr	r3, [r7, #4]
 8011994:	f023 0307 	bic.w	r3, r3, #7
 8011998:	3308      	adds	r3, #8
 801199a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 801199c:	687b      	ldr	r3, [r7, #4]
 801199e:	f003 0307 	and.w	r3, r3, #7
 80119a2:	2b00      	cmp	r3, #0
 80119a4:	d009      	beq.n	80119ba <pvPortMalloc+0x6a>
 80119a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80119aa:	f383 8811 	msr	BASEPRI, r3
 80119ae:	f3bf 8f6f 	isb	sy
 80119b2:	f3bf 8f4f 	dsb	sy
 80119b6:	617b      	str	r3, [r7, #20]
 80119b8:	e7fe      	b.n	80119b8 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80119ba:	687b      	ldr	r3, [r7, #4]
 80119bc:	2b00      	cmp	r3, #0
 80119be:	d068      	beq.n	8011a92 <pvPortMalloc+0x142>
 80119c0:	4b41      	ldr	r3, [pc, #260]	; (8011ac8 <pvPortMalloc+0x178>)
 80119c2:	681b      	ldr	r3, [r3, #0]
 80119c4:	687a      	ldr	r2, [r7, #4]
 80119c6:	429a      	cmp	r2, r3
 80119c8:	d863      	bhi.n	8011a92 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80119ca:	4b40      	ldr	r3, [pc, #256]	; (8011acc <pvPortMalloc+0x17c>)
 80119cc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80119ce:	4b3f      	ldr	r3, [pc, #252]	; (8011acc <pvPortMalloc+0x17c>)
 80119d0:	681b      	ldr	r3, [r3, #0]
 80119d2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80119d4:	e004      	b.n	80119e0 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 80119d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119d8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80119da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119dc:	681b      	ldr	r3, [r3, #0]
 80119de:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80119e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119e2:	685b      	ldr	r3, [r3, #4]
 80119e4:	687a      	ldr	r2, [r7, #4]
 80119e6:	429a      	cmp	r2, r3
 80119e8:	d903      	bls.n	80119f2 <pvPortMalloc+0xa2>
 80119ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119ec:	681b      	ldr	r3, [r3, #0]
 80119ee:	2b00      	cmp	r3, #0
 80119f0:	d1f1      	bne.n	80119d6 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80119f2:	4b33      	ldr	r3, [pc, #204]	; (8011ac0 <pvPortMalloc+0x170>)
 80119f4:	681b      	ldr	r3, [r3, #0]
 80119f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80119f8:	429a      	cmp	r2, r3
 80119fa:	d04a      	beq.n	8011a92 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80119fc:	6a3b      	ldr	r3, [r7, #32]
 80119fe:	681b      	ldr	r3, [r3, #0]
 8011a00:	2208      	movs	r2, #8
 8011a02:	4413      	add	r3, r2
 8011a04:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8011a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a08:	681a      	ldr	r2, [r3, #0]
 8011a0a:	6a3b      	ldr	r3, [r7, #32]
 8011a0c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8011a0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a10:	685a      	ldr	r2, [r3, #4]
 8011a12:	687b      	ldr	r3, [r7, #4]
 8011a14:	1ad2      	subs	r2, r2, r3
 8011a16:	2308      	movs	r3, #8
 8011a18:	005b      	lsls	r3, r3, #1
 8011a1a:	429a      	cmp	r2, r3
 8011a1c:	d91e      	bls.n	8011a5c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8011a1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011a20:	687b      	ldr	r3, [r7, #4]
 8011a22:	4413      	add	r3, r2
 8011a24:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011a26:	69bb      	ldr	r3, [r7, #24]
 8011a28:	f003 0307 	and.w	r3, r3, #7
 8011a2c:	2b00      	cmp	r3, #0
 8011a2e:	d009      	beq.n	8011a44 <pvPortMalloc+0xf4>
 8011a30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011a34:	f383 8811 	msr	BASEPRI, r3
 8011a38:	f3bf 8f6f 	isb	sy
 8011a3c:	f3bf 8f4f 	dsb	sy
 8011a40:	613b      	str	r3, [r7, #16]
 8011a42:	e7fe      	b.n	8011a42 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8011a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a46:	685a      	ldr	r2, [r3, #4]
 8011a48:	687b      	ldr	r3, [r7, #4]
 8011a4a:	1ad2      	subs	r2, r2, r3
 8011a4c:	69bb      	ldr	r3, [r7, #24]
 8011a4e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8011a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a52:	687a      	ldr	r2, [r7, #4]
 8011a54:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8011a56:	69b8      	ldr	r0, [r7, #24]
 8011a58:	f000 f8f6 	bl	8011c48 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8011a5c:	4b1a      	ldr	r3, [pc, #104]	; (8011ac8 <pvPortMalloc+0x178>)
 8011a5e:	681a      	ldr	r2, [r3, #0]
 8011a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a62:	685b      	ldr	r3, [r3, #4]
 8011a64:	1ad3      	subs	r3, r2, r3
 8011a66:	4a18      	ldr	r2, [pc, #96]	; (8011ac8 <pvPortMalloc+0x178>)
 8011a68:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8011a6a:	4b17      	ldr	r3, [pc, #92]	; (8011ac8 <pvPortMalloc+0x178>)
 8011a6c:	681a      	ldr	r2, [r3, #0]
 8011a6e:	4b18      	ldr	r3, [pc, #96]	; (8011ad0 <pvPortMalloc+0x180>)
 8011a70:	681b      	ldr	r3, [r3, #0]
 8011a72:	429a      	cmp	r2, r3
 8011a74:	d203      	bcs.n	8011a7e <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8011a76:	4b14      	ldr	r3, [pc, #80]	; (8011ac8 <pvPortMalloc+0x178>)
 8011a78:	681b      	ldr	r3, [r3, #0]
 8011a7a:	4a15      	ldr	r2, [pc, #84]	; (8011ad0 <pvPortMalloc+0x180>)
 8011a7c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8011a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a80:	685a      	ldr	r2, [r3, #4]
 8011a82:	4b10      	ldr	r3, [pc, #64]	; (8011ac4 <pvPortMalloc+0x174>)
 8011a84:	681b      	ldr	r3, [r3, #0]
 8011a86:	431a      	orrs	r2, r3
 8011a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a8a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8011a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a8e:	2200      	movs	r2, #0
 8011a90:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8011a92:	f7fe fd8b 	bl	80105ac <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8011a96:	69fb      	ldr	r3, [r7, #28]
 8011a98:	f003 0307 	and.w	r3, r3, #7
 8011a9c:	2b00      	cmp	r3, #0
 8011a9e:	d009      	beq.n	8011ab4 <pvPortMalloc+0x164>
 8011aa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011aa4:	f383 8811 	msr	BASEPRI, r3
 8011aa8:	f3bf 8f6f 	isb	sy
 8011aac:	f3bf 8f4f 	dsb	sy
 8011ab0:	60fb      	str	r3, [r7, #12]
 8011ab2:	e7fe      	b.n	8011ab2 <pvPortMalloc+0x162>
	return pvReturn;
 8011ab4:	69fb      	ldr	r3, [r7, #28]
}
 8011ab6:	4618      	mov	r0, r3
 8011ab8:	3728      	adds	r7, #40	; 0x28
 8011aba:	46bd      	mov	sp, r7
 8011abc:	bd80      	pop	{r7, pc}
 8011abe:	bf00      	nop
 8011ac0:	200051c4 	.word	0x200051c4
 8011ac4:	200051d0 	.word	0x200051d0
 8011ac8:	200051c8 	.word	0x200051c8
 8011acc:	200051bc 	.word	0x200051bc
 8011ad0:	200051cc 	.word	0x200051cc

08011ad4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8011ad4:	b580      	push	{r7, lr}
 8011ad6:	b086      	sub	sp, #24
 8011ad8:	af00      	add	r7, sp, #0
 8011ada:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8011adc:	687b      	ldr	r3, [r7, #4]
 8011ade:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8011ae0:	687b      	ldr	r3, [r7, #4]
 8011ae2:	2b00      	cmp	r3, #0
 8011ae4:	d046      	beq.n	8011b74 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8011ae6:	2308      	movs	r3, #8
 8011ae8:	425b      	negs	r3, r3
 8011aea:	697a      	ldr	r2, [r7, #20]
 8011aec:	4413      	add	r3, r2
 8011aee:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8011af0:	697b      	ldr	r3, [r7, #20]
 8011af2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8011af4:	693b      	ldr	r3, [r7, #16]
 8011af6:	685a      	ldr	r2, [r3, #4]
 8011af8:	4b20      	ldr	r3, [pc, #128]	; (8011b7c <vPortFree+0xa8>)
 8011afa:	681b      	ldr	r3, [r3, #0]
 8011afc:	4013      	ands	r3, r2
 8011afe:	2b00      	cmp	r3, #0
 8011b00:	d109      	bne.n	8011b16 <vPortFree+0x42>
 8011b02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011b06:	f383 8811 	msr	BASEPRI, r3
 8011b0a:	f3bf 8f6f 	isb	sy
 8011b0e:	f3bf 8f4f 	dsb	sy
 8011b12:	60fb      	str	r3, [r7, #12]
 8011b14:	e7fe      	b.n	8011b14 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8011b16:	693b      	ldr	r3, [r7, #16]
 8011b18:	681b      	ldr	r3, [r3, #0]
 8011b1a:	2b00      	cmp	r3, #0
 8011b1c:	d009      	beq.n	8011b32 <vPortFree+0x5e>
 8011b1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011b22:	f383 8811 	msr	BASEPRI, r3
 8011b26:	f3bf 8f6f 	isb	sy
 8011b2a:	f3bf 8f4f 	dsb	sy
 8011b2e:	60bb      	str	r3, [r7, #8]
 8011b30:	e7fe      	b.n	8011b30 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8011b32:	693b      	ldr	r3, [r7, #16]
 8011b34:	685a      	ldr	r2, [r3, #4]
 8011b36:	4b11      	ldr	r3, [pc, #68]	; (8011b7c <vPortFree+0xa8>)
 8011b38:	681b      	ldr	r3, [r3, #0]
 8011b3a:	4013      	ands	r3, r2
 8011b3c:	2b00      	cmp	r3, #0
 8011b3e:	d019      	beq.n	8011b74 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8011b40:	693b      	ldr	r3, [r7, #16]
 8011b42:	681b      	ldr	r3, [r3, #0]
 8011b44:	2b00      	cmp	r3, #0
 8011b46:	d115      	bne.n	8011b74 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8011b48:	693b      	ldr	r3, [r7, #16]
 8011b4a:	685a      	ldr	r2, [r3, #4]
 8011b4c:	4b0b      	ldr	r3, [pc, #44]	; (8011b7c <vPortFree+0xa8>)
 8011b4e:	681b      	ldr	r3, [r3, #0]
 8011b50:	43db      	mvns	r3, r3
 8011b52:	401a      	ands	r2, r3
 8011b54:	693b      	ldr	r3, [r7, #16]
 8011b56:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8011b58:	f7fe fd1a 	bl	8010590 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8011b5c:	693b      	ldr	r3, [r7, #16]
 8011b5e:	685a      	ldr	r2, [r3, #4]
 8011b60:	4b07      	ldr	r3, [pc, #28]	; (8011b80 <vPortFree+0xac>)
 8011b62:	681b      	ldr	r3, [r3, #0]
 8011b64:	4413      	add	r3, r2
 8011b66:	4a06      	ldr	r2, [pc, #24]	; (8011b80 <vPortFree+0xac>)
 8011b68:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8011b6a:	6938      	ldr	r0, [r7, #16]
 8011b6c:	f000 f86c 	bl	8011c48 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8011b70:	f7fe fd1c 	bl	80105ac <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8011b74:	bf00      	nop
 8011b76:	3718      	adds	r7, #24
 8011b78:	46bd      	mov	sp, r7
 8011b7a:	bd80      	pop	{r7, pc}
 8011b7c:	200051d0 	.word	0x200051d0
 8011b80:	200051c8 	.word	0x200051c8

08011b84 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8011b84:	b480      	push	{r7}
 8011b86:	b085      	sub	sp, #20
 8011b88:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8011b8a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8011b8e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8011b90:	4b27      	ldr	r3, [pc, #156]	; (8011c30 <prvHeapInit+0xac>)
 8011b92:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8011b94:	68fb      	ldr	r3, [r7, #12]
 8011b96:	f003 0307 	and.w	r3, r3, #7
 8011b9a:	2b00      	cmp	r3, #0
 8011b9c:	d00c      	beq.n	8011bb8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8011b9e:	68fb      	ldr	r3, [r7, #12]
 8011ba0:	3307      	adds	r3, #7
 8011ba2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011ba4:	68fb      	ldr	r3, [r7, #12]
 8011ba6:	f023 0307 	bic.w	r3, r3, #7
 8011baa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8011bac:	68ba      	ldr	r2, [r7, #8]
 8011bae:	68fb      	ldr	r3, [r7, #12]
 8011bb0:	1ad3      	subs	r3, r2, r3
 8011bb2:	4a1f      	ldr	r2, [pc, #124]	; (8011c30 <prvHeapInit+0xac>)
 8011bb4:	4413      	add	r3, r2
 8011bb6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8011bb8:	68fb      	ldr	r3, [r7, #12]
 8011bba:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8011bbc:	4a1d      	ldr	r2, [pc, #116]	; (8011c34 <prvHeapInit+0xb0>)
 8011bbe:	687b      	ldr	r3, [r7, #4]
 8011bc0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8011bc2:	4b1c      	ldr	r3, [pc, #112]	; (8011c34 <prvHeapInit+0xb0>)
 8011bc4:	2200      	movs	r2, #0
 8011bc6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8011bc8:	687b      	ldr	r3, [r7, #4]
 8011bca:	68ba      	ldr	r2, [r7, #8]
 8011bcc:	4413      	add	r3, r2
 8011bce:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8011bd0:	2208      	movs	r2, #8
 8011bd2:	68fb      	ldr	r3, [r7, #12]
 8011bd4:	1a9b      	subs	r3, r3, r2
 8011bd6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011bd8:	68fb      	ldr	r3, [r7, #12]
 8011bda:	f023 0307 	bic.w	r3, r3, #7
 8011bde:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8011be0:	68fb      	ldr	r3, [r7, #12]
 8011be2:	4a15      	ldr	r2, [pc, #84]	; (8011c38 <prvHeapInit+0xb4>)
 8011be4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8011be6:	4b14      	ldr	r3, [pc, #80]	; (8011c38 <prvHeapInit+0xb4>)
 8011be8:	681b      	ldr	r3, [r3, #0]
 8011bea:	2200      	movs	r2, #0
 8011bec:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8011bee:	4b12      	ldr	r3, [pc, #72]	; (8011c38 <prvHeapInit+0xb4>)
 8011bf0:	681b      	ldr	r3, [r3, #0]
 8011bf2:	2200      	movs	r2, #0
 8011bf4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8011bf6:	687b      	ldr	r3, [r7, #4]
 8011bf8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8011bfa:	683b      	ldr	r3, [r7, #0]
 8011bfc:	68fa      	ldr	r2, [r7, #12]
 8011bfe:	1ad2      	subs	r2, r2, r3
 8011c00:	683b      	ldr	r3, [r7, #0]
 8011c02:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8011c04:	4b0c      	ldr	r3, [pc, #48]	; (8011c38 <prvHeapInit+0xb4>)
 8011c06:	681a      	ldr	r2, [r3, #0]
 8011c08:	683b      	ldr	r3, [r7, #0]
 8011c0a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011c0c:	683b      	ldr	r3, [r7, #0]
 8011c0e:	685b      	ldr	r3, [r3, #4]
 8011c10:	4a0a      	ldr	r2, [pc, #40]	; (8011c3c <prvHeapInit+0xb8>)
 8011c12:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011c14:	683b      	ldr	r3, [r7, #0]
 8011c16:	685b      	ldr	r3, [r3, #4]
 8011c18:	4a09      	ldr	r2, [pc, #36]	; (8011c40 <prvHeapInit+0xbc>)
 8011c1a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8011c1c:	4b09      	ldr	r3, [pc, #36]	; (8011c44 <prvHeapInit+0xc0>)
 8011c1e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8011c22:	601a      	str	r2, [r3, #0]
}
 8011c24:	bf00      	nop
 8011c26:	3714      	adds	r7, #20
 8011c28:	46bd      	mov	sp, r7
 8011c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c2e:	4770      	bx	lr
 8011c30:	200015bc 	.word	0x200015bc
 8011c34:	200051bc 	.word	0x200051bc
 8011c38:	200051c4 	.word	0x200051c4
 8011c3c:	200051cc 	.word	0x200051cc
 8011c40:	200051c8 	.word	0x200051c8
 8011c44:	200051d0 	.word	0x200051d0

08011c48 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8011c48:	b480      	push	{r7}
 8011c4a:	b085      	sub	sp, #20
 8011c4c:	af00      	add	r7, sp, #0
 8011c4e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8011c50:	4b28      	ldr	r3, [pc, #160]	; (8011cf4 <prvInsertBlockIntoFreeList+0xac>)
 8011c52:	60fb      	str	r3, [r7, #12]
 8011c54:	e002      	b.n	8011c5c <prvInsertBlockIntoFreeList+0x14>
 8011c56:	68fb      	ldr	r3, [r7, #12]
 8011c58:	681b      	ldr	r3, [r3, #0]
 8011c5a:	60fb      	str	r3, [r7, #12]
 8011c5c:	68fb      	ldr	r3, [r7, #12]
 8011c5e:	681b      	ldr	r3, [r3, #0]
 8011c60:	687a      	ldr	r2, [r7, #4]
 8011c62:	429a      	cmp	r2, r3
 8011c64:	d8f7      	bhi.n	8011c56 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8011c66:	68fb      	ldr	r3, [r7, #12]
 8011c68:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8011c6a:	68fb      	ldr	r3, [r7, #12]
 8011c6c:	685b      	ldr	r3, [r3, #4]
 8011c6e:	68ba      	ldr	r2, [r7, #8]
 8011c70:	4413      	add	r3, r2
 8011c72:	687a      	ldr	r2, [r7, #4]
 8011c74:	429a      	cmp	r2, r3
 8011c76:	d108      	bne.n	8011c8a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8011c78:	68fb      	ldr	r3, [r7, #12]
 8011c7a:	685a      	ldr	r2, [r3, #4]
 8011c7c:	687b      	ldr	r3, [r7, #4]
 8011c7e:	685b      	ldr	r3, [r3, #4]
 8011c80:	441a      	add	r2, r3
 8011c82:	68fb      	ldr	r3, [r7, #12]
 8011c84:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8011c86:	68fb      	ldr	r3, [r7, #12]
 8011c88:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8011c8a:	687b      	ldr	r3, [r7, #4]
 8011c8c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8011c8e:	687b      	ldr	r3, [r7, #4]
 8011c90:	685b      	ldr	r3, [r3, #4]
 8011c92:	68ba      	ldr	r2, [r7, #8]
 8011c94:	441a      	add	r2, r3
 8011c96:	68fb      	ldr	r3, [r7, #12]
 8011c98:	681b      	ldr	r3, [r3, #0]
 8011c9a:	429a      	cmp	r2, r3
 8011c9c:	d118      	bne.n	8011cd0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8011c9e:	68fb      	ldr	r3, [r7, #12]
 8011ca0:	681a      	ldr	r2, [r3, #0]
 8011ca2:	4b15      	ldr	r3, [pc, #84]	; (8011cf8 <prvInsertBlockIntoFreeList+0xb0>)
 8011ca4:	681b      	ldr	r3, [r3, #0]
 8011ca6:	429a      	cmp	r2, r3
 8011ca8:	d00d      	beq.n	8011cc6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8011caa:	687b      	ldr	r3, [r7, #4]
 8011cac:	685a      	ldr	r2, [r3, #4]
 8011cae:	68fb      	ldr	r3, [r7, #12]
 8011cb0:	681b      	ldr	r3, [r3, #0]
 8011cb2:	685b      	ldr	r3, [r3, #4]
 8011cb4:	441a      	add	r2, r3
 8011cb6:	687b      	ldr	r3, [r7, #4]
 8011cb8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8011cba:	68fb      	ldr	r3, [r7, #12]
 8011cbc:	681b      	ldr	r3, [r3, #0]
 8011cbe:	681a      	ldr	r2, [r3, #0]
 8011cc0:	687b      	ldr	r3, [r7, #4]
 8011cc2:	601a      	str	r2, [r3, #0]
 8011cc4:	e008      	b.n	8011cd8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8011cc6:	4b0c      	ldr	r3, [pc, #48]	; (8011cf8 <prvInsertBlockIntoFreeList+0xb0>)
 8011cc8:	681a      	ldr	r2, [r3, #0]
 8011cca:	687b      	ldr	r3, [r7, #4]
 8011ccc:	601a      	str	r2, [r3, #0]
 8011cce:	e003      	b.n	8011cd8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8011cd0:	68fb      	ldr	r3, [r7, #12]
 8011cd2:	681a      	ldr	r2, [r3, #0]
 8011cd4:	687b      	ldr	r3, [r7, #4]
 8011cd6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8011cd8:	68fa      	ldr	r2, [r7, #12]
 8011cda:	687b      	ldr	r3, [r7, #4]
 8011cdc:	429a      	cmp	r2, r3
 8011cde:	d002      	beq.n	8011ce6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8011ce0:	68fb      	ldr	r3, [r7, #12]
 8011ce2:	687a      	ldr	r2, [r7, #4]
 8011ce4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011ce6:	bf00      	nop
 8011ce8:	3714      	adds	r7, #20
 8011cea:	46bd      	mov	sp, r7
 8011cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cf0:	4770      	bx	lr
 8011cf2:	bf00      	nop
 8011cf4:	200051bc 	.word	0x200051bc
 8011cf8:	200051c4 	.word	0x200051c4

08011cfc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8011cfc:	b580      	push	{r7, lr}
 8011cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8011d00:	2200      	movs	r2, #0
 8011d02:	4912      	ldr	r1, [pc, #72]	; (8011d4c <MX_USB_DEVICE_Init+0x50>)
 8011d04:	4812      	ldr	r0, [pc, #72]	; (8011d50 <MX_USB_DEVICE_Init+0x54>)
 8011d06:	f7fb fe07 	bl	800d918 <USBD_Init>
 8011d0a:	4603      	mov	r3, r0
 8011d0c:	2b00      	cmp	r3, #0
 8011d0e:	d001      	beq.n	8011d14 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8011d10:	f7f1 fb22 	bl	8003358 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8011d14:	490f      	ldr	r1, [pc, #60]	; (8011d54 <MX_USB_DEVICE_Init+0x58>)
 8011d16:	480e      	ldr	r0, [pc, #56]	; (8011d50 <MX_USB_DEVICE_Init+0x54>)
 8011d18:	f7fb fe29 	bl	800d96e <USBD_RegisterClass>
 8011d1c:	4603      	mov	r3, r0
 8011d1e:	2b00      	cmp	r3, #0
 8011d20:	d001      	beq.n	8011d26 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8011d22:	f7f1 fb19 	bl	8003358 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8011d26:	490c      	ldr	r1, [pc, #48]	; (8011d58 <MX_USB_DEVICE_Init+0x5c>)
 8011d28:	4809      	ldr	r0, [pc, #36]	; (8011d50 <MX_USB_DEVICE_Init+0x54>)
 8011d2a:	f7fb fd57 	bl	800d7dc <USBD_CDC_RegisterInterface>
 8011d2e:	4603      	mov	r3, r0
 8011d30:	2b00      	cmp	r3, #0
 8011d32:	d001      	beq.n	8011d38 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8011d34:	f7f1 fb10 	bl	8003358 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8011d38:	4805      	ldr	r0, [pc, #20]	; (8011d50 <MX_USB_DEVICE_Init+0x54>)
 8011d3a:	f7fb fe32 	bl	800d9a2 <USBD_Start>
 8011d3e:	4603      	mov	r3, r0
 8011d40:	2b00      	cmp	r3, #0
 8011d42:	d001      	beq.n	8011d48 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8011d44:	f7f1 fb08 	bl	8003358 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8011d48:	bf00      	nop
 8011d4a:	bd80      	pop	{r7, pc}
 8011d4c:	20000de4 	.word	0x20000de4
 8011d50:	20005ee4 	.word	0x20005ee4
 8011d54:	20000ccc 	.word	0x20000ccc
 8011d58:	20000dd4 	.word	0x20000dd4

08011d5c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8011d5c:	b580      	push	{r7, lr}
 8011d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8011d60:	2200      	movs	r2, #0
 8011d62:	4905      	ldr	r1, [pc, #20]	; (8011d78 <CDC_Init_FS+0x1c>)
 8011d64:	4805      	ldr	r0, [pc, #20]	; (8011d7c <CDC_Init_FS+0x20>)
 8011d66:	f7fb fd50 	bl	800d80a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8011d6a:	4905      	ldr	r1, [pc, #20]	; (8011d80 <CDC_Init_FS+0x24>)
 8011d6c:	4803      	ldr	r0, [pc, #12]	; (8011d7c <CDC_Init_FS+0x20>)
 8011d6e:	f7fb fd66 	bl	800d83e <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8011d72:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8011d74:	4618      	mov	r0, r3
 8011d76:	bd80      	pop	{r7, pc}
 8011d78:	20006380 	.word	0x20006380
 8011d7c:	20005ee4 	.word	0x20005ee4
 8011d80:	20006180 	.word	0x20006180

08011d84 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8011d84:	b480      	push	{r7}
 8011d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8011d88:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8011d8a:	4618      	mov	r0, r3
 8011d8c:	46bd      	mov	sp, r7
 8011d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d92:	4770      	bx	lr

08011d94 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8011d94:	b480      	push	{r7}
 8011d96:	b083      	sub	sp, #12
 8011d98:	af00      	add	r7, sp, #0
 8011d9a:	4603      	mov	r3, r0
 8011d9c:	6039      	str	r1, [r7, #0]
 8011d9e:	71fb      	strb	r3, [r7, #7]
 8011da0:	4613      	mov	r3, r2
 8011da2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8011da4:	79fb      	ldrb	r3, [r7, #7]
 8011da6:	2b23      	cmp	r3, #35	; 0x23
 8011da8:	f200 808c 	bhi.w	8011ec4 <CDC_Control_FS+0x130>
 8011dac:	a201      	add	r2, pc, #4	; (adr r2, 8011db4 <CDC_Control_FS+0x20>)
 8011dae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011db2:	bf00      	nop
 8011db4:	08011ec5 	.word	0x08011ec5
 8011db8:	08011ec5 	.word	0x08011ec5
 8011dbc:	08011ec5 	.word	0x08011ec5
 8011dc0:	08011ec5 	.word	0x08011ec5
 8011dc4:	08011ec5 	.word	0x08011ec5
 8011dc8:	08011ec5 	.word	0x08011ec5
 8011dcc:	08011ec5 	.word	0x08011ec5
 8011dd0:	08011ec5 	.word	0x08011ec5
 8011dd4:	08011ec5 	.word	0x08011ec5
 8011dd8:	08011ec5 	.word	0x08011ec5
 8011ddc:	08011ec5 	.word	0x08011ec5
 8011de0:	08011ec5 	.word	0x08011ec5
 8011de4:	08011ec5 	.word	0x08011ec5
 8011de8:	08011ec5 	.word	0x08011ec5
 8011dec:	08011ec5 	.word	0x08011ec5
 8011df0:	08011ec5 	.word	0x08011ec5
 8011df4:	08011ec5 	.word	0x08011ec5
 8011df8:	08011ec5 	.word	0x08011ec5
 8011dfc:	08011ec5 	.word	0x08011ec5
 8011e00:	08011ec5 	.word	0x08011ec5
 8011e04:	08011ec5 	.word	0x08011ec5
 8011e08:	08011ec5 	.word	0x08011ec5
 8011e0c:	08011ec5 	.word	0x08011ec5
 8011e10:	08011ec5 	.word	0x08011ec5
 8011e14:	08011ec5 	.word	0x08011ec5
 8011e18:	08011ec5 	.word	0x08011ec5
 8011e1c:	08011ec5 	.word	0x08011ec5
 8011e20:	08011ec5 	.word	0x08011ec5
 8011e24:	08011ec5 	.word	0x08011ec5
 8011e28:	08011ec5 	.word	0x08011ec5
 8011e2c:	08011ec5 	.word	0x08011ec5
 8011e30:	08011ec5 	.word	0x08011ec5
 8011e34:	08011e45 	.word	0x08011e45
 8011e38:	08011e7f 	.word	0x08011e7f
 8011e3c:	08011ec5 	.word	0x08011ec5
 8011e40:	08011ec5 	.word	0x08011ec5
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
    	TempBuf_USB[0]=pbuf[0];
 8011e44:	683b      	ldr	r3, [r7, #0]
 8011e46:	781a      	ldrb	r2, [r3, #0]
 8011e48:	4b22      	ldr	r3, [pc, #136]	; (8011ed4 <CDC_Control_FS+0x140>)
 8011e4a:	701a      	strb	r2, [r3, #0]
    	TempBuf_USB[1]=pbuf[1];
 8011e4c:	683b      	ldr	r3, [r7, #0]
 8011e4e:	785a      	ldrb	r2, [r3, #1]
 8011e50:	4b20      	ldr	r3, [pc, #128]	; (8011ed4 <CDC_Control_FS+0x140>)
 8011e52:	705a      	strb	r2, [r3, #1]
    	TempBuf_USB[2]=pbuf[2];
 8011e54:	683b      	ldr	r3, [r7, #0]
 8011e56:	789a      	ldrb	r2, [r3, #2]
 8011e58:	4b1e      	ldr	r3, [pc, #120]	; (8011ed4 <CDC_Control_FS+0x140>)
 8011e5a:	709a      	strb	r2, [r3, #2]
    	TempBuf_USB[3]=pbuf[3];
 8011e5c:	683b      	ldr	r3, [r7, #0]
 8011e5e:	78da      	ldrb	r2, [r3, #3]
 8011e60:	4b1c      	ldr	r3, [pc, #112]	; (8011ed4 <CDC_Control_FS+0x140>)
 8011e62:	70da      	strb	r2, [r3, #3]
    	TempBuf_USB[4]=pbuf[4];
 8011e64:	683b      	ldr	r3, [r7, #0]
 8011e66:	791a      	ldrb	r2, [r3, #4]
 8011e68:	4b1a      	ldr	r3, [pc, #104]	; (8011ed4 <CDC_Control_FS+0x140>)
 8011e6a:	711a      	strb	r2, [r3, #4]
    	TempBuf_USB[5]=pbuf[5];
 8011e6c:	683b      	ldr	r3, [r7, #0]
 8011e6e:	795a      	ldrb	r2, [r3, #5]
 8011e70:	4b18      	ldr	r3, [pc, #96]	; (8011ed4 <CDC_Control_FS+0x140>)
 8011e72:	715a      	strb	r2, [r3, #5]
    	TempBuf_USB[6]=pbuf[6];
 8011e74:	683b      	ldr	r3, [r7, #0]
 8011e76:	799a      	ldrb	r2, [r3, #6]
 8011e78:	4b16      	ldr	r3, [pc, #88]	; (8011ed4 <CDC_Control_FS+0x140>)
 8011e7a:	719a      	strb	r2, [r3, #6]
    	break;
 8011e7c:	e023      	b.n	8011ec6 <CDC_Control_FS+0x132>


    case CDC_GET_LINE_CODING:
        pbuf[0]=TempBuf_USB[0];
 8011e7e:	4b15      	ldr	r3, [pc, #84]	; (8011ed4 <CDC_Control_FS+0x140>)
 8011e80:	781a      	ldrb	r2, [r3, #0]
 8011e82:	683b      	ldr	r3, [r7, #0]
 8011e84:	701a      	strb	r2, [r3, #0]
        pbuf[1]=TempBuf_USB[1];
 8011e86:	683b      	ldr	r3, [r7, #0]
 8011e88:	3301      	adds	r3, #1
 8011e8a:	4a12      	ldr	r2, [pc, #72]	; (8011ed4 <CDC_Control_FS+0x140>)
 8011e8c:	7852      	ldrb	r2, [r2, #1]
 8011e8e:	701a      	strb	r2, [r3, #0]
        pbuf[2]=TempBuf_USB[2];
 8011e90:	683b      	ldr	r3, [r7, #0]
 8011e92:	3302      	adds	r3, #2
 8011e94:	4a0f      	ldr	r2, [pc, #60]	; (8011ed4 <CDC_Control_FS+0x140>)
 8011e96:	7892      	ldrb	r2, [r2, #2]
 8011e98:	701a      	strb	r2, [r3, #0]
        pbuf[3]=TempBuf_USB[3];
 8011e9a:	683b      	ldr	r3, [r7, #0]
 8011e9c:	3303      	adds	r3, #3
 8011e9e:	4a0d      	ldr	r2, [pc, #52]	; (8011ed4 <CDC_Control_FS+0x140>)
 8011ea0:	78d2      	ldrb	r2, [r2, #3]
 8011ea2:	701a      	strb	r2, [r3, #0]
        pbuf[4]=TempBuf_USB[4];
 8011ea4:	683b      	ldr	r3, [r7, #0]
 8011ea6:	3304      	adds	r3, #4
 8011ea8:	4a0a      	ldr	r2, [pc, #40]	; (8011ed4 <CDC_Control_FS+0x140>)
 8011eaa:	7912      	ldrb	r2, [r2, #4]
 8011eac:	701a      	strb	r2, [r3, #0]
        pbuf[5]=TempBuf_USB[5];
 8011eae:	683b      	ldr	r3, [r7, #0]
 8011eb0:	3305      	adds	r3, #5
 8011eb2:	4a08      	ldr	r2, [pc, #32]	; (8011ed4 <CDC_Control_FS+0x140>)
 8011eb4:	7952      	ldrb	r2, [r2, #5]
 8011eb6:	701a      	strb	r2, [r3, #0]
        pbuf[6]=TempBuf_USB[6];
 8011eb8:	683b      	ldr	r3, [r7, #0]
 8011eba:	3306      	adds	r3, #6
 8011ebc:	4a05      	ldr	r2, [pc, #20]	; (8011ed4 <CDC_Control_FS+0x140>)
 8011ebe:	7992      	ldrb	r2, [r2, #6]
 8011ec0:	701a      	strb	r2, [r3, #0]
    break;
 8011ec2:	e000      	b.n	8011ec6 <CDC_Control_FS+0x132>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8011ec4:	bf00      	nop
  }

  return (USBD_OK);
 8011ec6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8011ec8:	4618      	mov	r0, r3
 8011eca:	370c      	adds	r7, #12
 8011ecc:	46bd      	mov	sp, r7
 8011ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ed2:	4770      	bx	lr
 8011ed4:	20006580 	.word	0x20006580

08011ed8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8011ed8:	b580      	push	{r7, lr}
 8011eda:	b082      	sub	sp, #8
 8011edc:	af00      	add	r7, sp, #0
 8011ede:	6078      	str	r0, [r7, #4]
 8011ee0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	ringBuff_PushArray(&usb_rx_ringbuff, Buf, (uint16_t)*Len);
 8011ee2:	683b      	ldr	r3, [r7, #0]
 8011ee4:	681b      	ldr	r3, [r3, #0]
 8011ee6:	b29b      	uxth	r3, r3
 8011ee8:	461a      	mov	r2, r3
 8011eea:	6879      	ldr	r1, [r7, #4]
 8011eec:	4807      	ldr	r0, [pc, #28]	; (8011f0c <CDC_Receive_FS+0x34>)
 8011eee:	f7f1 faaa 	bl	8003446 <ringBuff_PushArray>
//	if ( END_CHAR == Buf[*Len - 1]) {
//		osSignalSet(USB_RX_Check_Handle, 0x01);
//	}
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8011ef2:	6879      	ldr	r1, [r7, #4]
 8011ef4:	4806      	ldr	r0, [pc, #24]	; (8011f10 <CDC_Receive_FS+0x38>)
 8011ef6:	f7fb fca2 	bl	800d83e <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8011efa:	4805      	ldr	r0, [pc, #20]	; (8011f10 <CDC_Receive_FS+0x38>)
 8011efc:	f7fb fce2 	bl	800d8c4 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8011f00:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8011f02:	4618      	mov	r0, r3
 8011f04:	3708      	adds	r7, #8
 8011f06:	46bd      	mov	sp, r7
 8011f08:	bd80      	pop	{r7, pc}
 8011f0a:	bf00      	nop
 8011f0c:	20000054 	.word	0x20000054
 8011f10:	20005ee4 	.word	0x20005ee4

08011f14 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8011f14:	b580      	push	{r7, lr}
 8011f16:	b084      	sub	sp, #16
 8011f18:	af00      	add	r7, sp, #0
 8011f1a:	6078      	str	r0, [r7, #4]
 8011f1c:	460b      	mov	r3, r1
 8011f1e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8011f20:	2300      	movs	r3, #0
 8011f22:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8011f24:	4b0d      	ldr	r3, [pc, #52]	; (8011f5c <CDC_Transmit_FS+0x48>)
 8011f26:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 8011f2a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8011f2c:	68bb      	ldr	r3, [r7, #8]
 8011f2e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8011f32:	2b00      	cmp	r3, #0
 8011f34:	d001      	beq.n	8011f3a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8011f36:	2301      	movs	r3, #1
 8011f38:	e00b      	b.n	8011f52 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8011f3a:	887b      	ldrh	r3, [r7, #2]
 8011f3c:	461a      	mov	r2, r3
 8011f3e:	6879      	ldr	r1, [r7, #4]
 8011f40:	4806      	ldr	r0, [pc, #24]	; (8011f5c <CDC_Transmit_FS+0x48>)
 8011f42:	f7fb fc62 	bl	800d80a <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8011f46:	4805      	ldr	r0, [pc, #20]	; (8011f5c <CDC_Transmit_FS+0x48>)
 8011f48:	f7fb fc8d 	bl	800d866 <USBD_CDC_TransmitPacket>
 8011f4c:	4603      	mov	r3, r0
 8011f4e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8011f50:	7bfb      	ldrb	r3, [r7, #15]
}
 8011f52:	4618      	mov	r0, r3
 8011f54:	3710      	adds	r7, #16
 8011f56:	46bd      	mov	sp, r7
 8011f58:	bd80      	pop	{r7, pc}
 8011f5a:	bf00      	nop
 8011f5c:	20005ee4 	.word	0x20005ee4

08011f60 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011f60:	b480      	push	{r7}
 8011f62:	b083      	sub	sp, #12
 8011f64:	af00      	add	r7, sp, #0
 8011f66:	4603      	mov	r3, r0
 8011f68:	6039      	str	r1, [r7, #0]
 8011f6a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8011f6c:	683b      	ldr	r3, [r7, #0]
 8011f6e:	2212      	movs	r2, #18
 8011f70:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8011f72:	4b03      	ldr	r3, [pc, #12]	; (8011f80 <USBD_FS_DeviceDescriptor+0x20>)
}
 8011f74:	4618      	mov	r0, r3
 8011f76:	370c      	adds	r7, #12
 8011f78:	46bd      	mov	sp, r7
 8011f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f7e:	4770      	bx	lr
 8011f80:	20000e00 	.word	0x20000e00

08011f84 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011f84:	b480      	push	{r7}
 8011f86:	b083      	sub	sp, #12
 8011f88:	af00      	add	r7, sp, #0
 8011f8a:	4603      	mov	r3, r0
 8011f8c:	6039      	str	r1, [r7, #0]
 8011f8e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8011f90:	683b      	ldr	r3, [r7, #0]
 8011f92:	2204      	movs	r2, #4
 8011f94:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8011f96:	4b03      	ldr	r3, [pc, #12]	; (8011fa4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8011f98:	4618      	mov	r0, r3
 8011f9a:	370c      	adds	r7, #12
 8011f9c:	46bd      	mov	sp, r7
 8011f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fa2:	4770      	bx	lr
 8011fa4:	20000e14 	.word	0x20000e14

08011fa8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011fa8:	b580      	push	{r7, lr}
 8011faa:	b082      	sub	sp, #8
 8011fac:	af00      	add	r7, sp, #0
 8011fae:	4603      	mov	r3, r0
 8011fb0:	6039      	str	r1, [r7, #0]
 8011fb2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8011fb4:	79fb      	ldrb	r3, [r7, #7]
 8011fb6:	2b00      	cmp	r3, #0
 8011fb8:	d105      	bne.n	8011fc6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8011fba:	683a      	ldr	r2, [r7, #0]
 8011fbc:	4907      	ldr	r1, [pc, #28]	; (8011fdc <USBD_FS_ProductStrDescriptor+0x34>)
 8011fbe:	4808      	ldr	r0, [pc, #32]	; (8011fe0 <USBD_FS_ProductStrDescriptor+0x38>)
 8011fc0:	f7fc fc26 	bl	800e810 <USBD_GetString>
 8011fc4:	e004      	b.n	8011fd0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8011fc6:	683a      	ldr	r2, [r7, #0]
 8011fc8:	4904      	ldr	r1, [pc, #16]	; (8011fdc <USBD_FS_ProductStrDescriptor+0x34>)
 8011fca:	4805      	ldr	r0, [pc, #20]	; (8011fe0 <USBD_FS_ProductStrDescriptor+0x38>)
 8011fcc:	f7fc fc20 	bl	800e810 <USBD_GetString>
  }
  return USBD_StrDesc;
 8011fd0:	4b02      	ldr	r3, [pc, #8]	; (8011fdc <USBD_FS_ProductStrDescriptor+0x34>)
}
 8011fd2:	4618      	mov	r0, r3
 8011fd4:	3708      	adds	r7, #8
 8011fd6:	46bd      	mov	sp, r7
 8011fd8:	bd80      	pop	{r7, pc}
 8011fda:	bf00      	nop
 8011fdc:	20006588 	.word	0x20006588
 8011fe0:	08018934 	.word	0x08018934

08011fe4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011fe4:	b580      	push	{r7, lr}
 8011fe6:	b082      	sub	sp, #8
 8011fe8:	af00      	add	r7, sp, #0
 8011fea:	4603      	mov	r3, r0
 8011fec:	6039      	str	r1, [r7, #0]
 8011fee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8011ff0:	683a      	ldr	r2, [r7, #0]
 8011ff2:	4904      	ldr	r1, [pc, #16]	; (8012004 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8011ff4:	4804      	ldr	r0, [pc, #16]	; (8012008 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8011ff6:	f7fc fc0b 	bl	800e810 <USBD_GetString>
  return USBD_StrDesc;
 8011ffa:	4b02      	ldr	r3, [pc, #8]	; (8012004 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8011ffc:	4618      	mov	r0, r3
 8011ffe:	3708      	adds	r7, #8
 8012000:	46bd      	mov	sp, r7
 8012002:	bd80      	pop	{r7, pc}
 8012004:	20006588 	.word	0x20006588
 8012008:	0801894c 	.word	0x0801894c

0801200c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801200c:	b580      	push	{r7, lr}
 801200e:	b082      	sub	sp, #8
 8012010:	af00      	add	r7, sp, #0
 8012012:	4603      	mov	r3, r0
 8012014:	6039      	str	r1, [r7, #0]
 8012016:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8012018:	683b      	ldr	r3, [r7, #0]
 801201a:	221a      	movs	r2, #26
 801201c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801201e:	f000 f843 	bl	80120a8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8012022:	4b02      	ldr	r3, [pc, #8]	; (801202c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8012024:	4618      	mov	r0, r3
 8012026:	3708      	adds	r7, #8
 8012028:	46bd      	mov	sp, r7
 801202a:	bd80      	pop	{r7, pc}
 801202c:	20000e18 	.word	0x20000e18

08012030 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012030:	b580      	push	{r7, lr}
 8012032:	b082      	sub	sp, #8
 8012034:	af00      	add	r7, sp, #0
 8012036:	4603      	mov	r3, r0
 8012038:	6039      	str	r1, [r7, #0]
 801203a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 801203c:	79fb      	ldrb	r3, [r7, #7]
 801203e:	2b00      	cmp	r3, #0
 8012040:	d105      	bne.n	801204e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8012042:	683a      	ldr	r2, [r7, #0]
 8012044:	4907      	ldr	r1, [pc, #28]	; (8012064 <USBD_FS_ConfigStrDescriptor+0x34>)
 8012046:	4808      	ldr	r0, [pc, #32]	; (8012068 <USBD_FS_ConfigStrDescriptor+0x38>)
 8012048:	f7fc fbe2 	bl	800e810 <USBD_GetString>
 801204c:	e004      	b.n	8012058 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801204e:	683a      	ldr	r2, [r7, #0]
 8012050:	4904      	ldr	r1, [pc, #16]	; (8012064 <USBD_FS_ConfigStrDescriptor+0x34>)
 8012052:	4805      	ldr	r0, [pc, #20]	; (8012068 <USBD_FS_ConfigStrDescriptor+0x38>)
 8012054:	f7fc fbdc 	bl	800e810 <USBD_GetString>
  }
  return USBD_StrDesc;
 8012058:	4b02      	ldr	r3, [pc, #8]	; (8012064 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 801205a:	4618      	mov	r0, r3
 801205c:	3708      	adds	r7, #8
 801205e:	46bd      	mov	sp, r7
 8012060:	bd80      	pop	{r7, pc}
 8012062:	bf00      	nop
 8012064:	20006588 	.word	0x20006588
 8012068:	08018960 	.word	0x08018960

0801206c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801206c:	b580      	push	{r7, lr}
 801206e:	b082      	sub	sp, #8
 8012070:	af00      	add	r7, sp, #0
 8012072:	4603      	mov	r3, r0
 8012074:	6039      	str	r1, [r7, #0]
 8012076:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8012078:	79fb      	ldrb	r3, [r7, #7]
 801207a:	2b00      	cmp	r3, #0
 801207c:	d105      	bne.n	801208a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801207e:	683a      	ldr	r2, [r7, #0]
 8012080:	4907      	ldr	r1, [pc, #28]	; (80120a0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8012082:	4808      	ldr	r0, [pc, #32]	; (80120a4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8012084:	f7fc fbc4 	bl	800e810 <USBD_GetString>
 8012088:	e004      	b.n	8012094 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801208a:	683a      	ldr	r2, [r7, #0]
 801208c:	4904      	ldr	r1, [pc, #16]	; (80120a0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 801208e:	4805      	ldr	r0, [pc, #20]	; (80120a4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8012090:	f7fc fbbe 	bl	800e810 <USBD_GetString>
  }
  return USBD_StrDesc;
 8012094:	4b02      	ldr	r3, [pc, #8]	; (80120a0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8012096:	4618      	mov	r0, r3
 8012098:	3708      	adds	r7, #8
 801209a:	46bd      	mov	sp, r7
 801209c:	bd80      	pop	{r7, pc}
 801209e:	bf00      	nop
 80120a0:	20006588 	.word	0x20006588
 80120a4:	0801896c 	.word	0x0801896c

080120a8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 80120a8:	b580      	push	{r7, lr}
 80120aa:	b084      	sub	sp, #16
 80120ac:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80120ae:	4b0f      	ldr	r3, [pc, #60]	; (80120ec <Get_SerialNum+0x44>)
 80120b0:	681b      	ldr	r3, [r3, #0]
 80120b2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80120b4:	4b0e      	ldr	r3, [pc, #56]	; (80120f0 <Get_SerialNum+0x48>)
 80120b6:	681b      	ldr	r3, [r3, #0]
 80120b8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80120ba:	4b0e      	ldr	r3, [pc, #56]	; (80120f4 <Get_SerialNum+0x4c>)
 80120bc:	681b      	ldr	r3, [r3, #0]
 80120be:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80120c0:	68fa      	ldr	r2, [r7, #12]
 80120c2:	687b      	ldr	r3, [r7, #4]
 80120c4:	4413      	add	r3, r2
 80120c6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80120c8:	68fb      	ldr	r3, [r7, #12]
 80120ca:	2b00      	cmp	r3, #0
 80120cc:	d009      	beq.n	80120e2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80120ce:	2208      	movs	r2, #8
 80120d0:	4909      	ldr	r1, [pc, #36]	; (80120f8 <Get_SerialNum+0x50>)
 80120d2:	68f8      	ldr	r0, [r7, #12]
 80120d4:	f000 f814 	bl	8012100 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80120d8:	2204      	movs	r2, #4
 80120da:	4908      	ldr	r1, [pc, #32]	; (80120fc <Get_SerialNum+0x54>)
 80120dc:	68b8      	ldr	r0, [r7, #8]
 80120de:	f000 f80f 	bl	8012100 <IntToUnicode>
  }
}
 80120e2:	bf00      	nop
 80120e4:	3710      	adds	r7, #16
 80120e6:	46bd      	mov	sp, r7
 80120e8:	bd80      	pop	{r7, pc}
 80120ea:	bf00      	nop
 80120ec:	1fff7a10 	.word	0x1fff7a10
 80120f0:	1fff7a14 	.word	0x1fff7a14
 80120f4:	1fff7a18 	.word	0x1fff7a18
 80120f8:	20000e1a 	.word	0x20000e1a
 80120fc:	20000e2a 	.word	0x20000e2a

08012100 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8012100:	b480      	push	{r7}
 8012102:	b087      	sub	sp, #28
 8012104:	af00      	add	r7, sp, #0
 8012106:	60f8      	str	r0, [r7, #12]
 8012108:	60b9      	str	r1, [r7, #8]
 801210a:	4613      	mov	r3, r2
 801210c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801210e:	2300      	movs	r3, #0
 8012110:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8012112:	2300      	movs	r3, #0
 8012114:	75fb      	strb	r3, [r7, #23]
 8012116:	e027      	b.n	8012168 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8012118:	68fb      	ldr	r3, [r7, #12]
 801211a:	0f1b      	lsrs	r3, r3, #28
 801211c:	2b09      	cmp	r3, #9
 801211e:	d80b      	bhi.n	8012138 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8012120:	68fb      	ldr	r3, [r7, #12]
 8012122:	0f1b      	lsrs	r3, r3, #28
 8012124:	b2da      	uxtb	r2, r3
 8012126:	7dfb      	ldrb	r3, [r7, #23]
 8012128:	005b      	lsls	r3, r3, #1
 801212a:	4619      	mov	r1, r3
 801212c:	68bb      	ldr	r3, [r7, #8]
 801212e:	440b      	add	r3, r1
 8012130:	3230      	adds	r2, #48	; 0x30
 8012132:	b2d2      	uxtb	r2, r2
 8012134:	701a      	strb	r2, [r3, #0]
 8012136:	e00a      	b.n	801214e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8012138:	68fb      	ldr	r3, [r7, #12]
 801213a:	0f1b      	lsrs	r3, r3, #28
 801213c:	b2da      	uxtb	r2, r3
 801213e:	7dfb      	ldrb	r3, [r7, #23]
 8012140:	005b      	lsls	r3, r3, #1
 8012142:	4619      	mov	r1, r3
 8012144:	68bb      	ldr	r3, [r7, #8]
 8012146:	440b      	add	r3, r1
 8012148:	3237      	adds	r2, #55	; 0x37
 801214a:	b2d2      	uxtb	r2, r2
 801214c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 801214e:	68fb      	ldr	r3, [r7, #12]
 8012150:	011b      	lsls	r3, r3, #4
 8012152:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8012154:	7dfb      	ldrb	r3, [r7, #23]
 8012156:	005b      	lsls	r3, r3, #1
 8012158:	3301      	adds	r3, #1
 801215a:	68ba      	ldr	r2, [r7, #8]
 801215c:	4413      	add	r3, r2
 801215e:	2200      	movs	r2, #0
 8012160:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8012162:	7dfb      	ldrb	r3, [r7, #23]
 8012164:	3301      	adds	r3, #1
 8012166:	75fb      	strb	r3, [r7, #23]
 8012168:	7dfa      	ldrb	r2, [r7, #23]
 801216a:	79fb      	ldrb	r3, [r7, #7]
 801216c:	429a      	cmp	r2, r3
 801216e:	d3d3      	bcc.n	8012118 <IntToUnicode+0x18>
  }
}
 8012170:	bf00      	nop
 8012172:	371c      	adds	r7, #28
 8012174:	46bd      	mov	sp, r7
 8012176:	f85d 7b04 	ldr.w	r7, [sp], #4
 801217a:	4770      	bx	lr

0801217c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 801217c:	b580      	push	{r7, lr}
 801217e:	b08a      	sub	sp, #40	; 0x28
 8012180:	af00      	add	r7, sp, #0
 8012182:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8012184:	f107 0314 	add.w	r3, r7, #20
 8012188:	2200      	movs	r2, #0
 801218a:	601a      	str	r2, [r3, #0]
 801218c:	605a      	str	r2, [r3, #4]
 801218e:	609a      	str	r2, [r3, #8]
 8012190:	60da      	str	r2, [r3, #12]
 8012192:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8012194:	687b      	ldr	r3, [r7, #4]
 8012196:	681b      	ldr	r3, [r3, #0]
 8012198:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 801219c:	d13a      	bne.n	8012214 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 801219e:	2300      	movs	r3, #0
 80121a0:	613b      	str	r3, [r7, #16]
 80121a2:	4b1e      	ldr	r3, [pc, #120]	; (801221c <HAL_PCD_MspInit+0xa0>)
 80121a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80121a6:	4a1d      	ldr	r2, [pc, #116]	; (801221c <HAL_PCD_MspInit+0xa0>)
 80121a8:	f043 0301 	orr.w	r3, r3, #1
 80121ac:	6313      	str	r3, [r2, #48]	; 0x30
 80121ae:	4b1b      	ldr	r3, [pc, #108]	; (801221c <HAL_PCD_MspInit+0xa0>)
 80121b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80121b2:	f003 0301 	and.w	r3, r3, #1
 80121b6:	613b      	str	r3, [r7, #16]
 80121b8:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration    
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80121ba:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80121be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80121c0:	2302      	movs	r3, #2
 80121c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80121c4:	2300      	movs	r3, #0
 80121c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80121c8:	2303      	movs	r3, #3
 80121ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80121cc:	230a      	movs	r3, #10
 80121ce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80121d0:	f107 0314 	add.w	r3, r7, #20
 80121d4:	4619      	mov	r1, r3
 80121d6:	4812      	ldr	r0, [pc, #72]	; (8012220 <HAL_PCD_MspInit+0xa4>)
 80121d8:	f7f6 fb38 	bl	800884c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80121dc:	4b0f      	ldr	r3, [pc, #60]	; (801221c <HAL_PCD_MspInit+0xa0>)
 80121de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80121e0:	4a0e      	ldr	r2, [pc, #56]	; (801221c <HAL_PCD_MspInit+0xa0>)
 80121e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80121e6:	6353      	str	r3, [r2, #52]	; 0x34
 80121e8:	2300      	movs	r3, #0
 80121ea:	60fb      	str	r3, [r7, #12]
 80121ec:	4b0b      	ldr	r3, [pc, #44]	; (801221c <HAL_PCD_MspInit+0xa0>)
 80121ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80121f0:	4a0a      	ldr	r2, [pc, #40]	; (801221c <HAL_PCD_MspInit+0xa0>)
 80121f2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80121f6:	6453      	str	r3, [r2, #68]	; 0x44
 80121f8:	4b08      	ldr	r3, [pc, #32]	; (801221c <HAL_PCD_MspInit+0xa0>)
 80121fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80121fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8012200:	60fb      	str	r3, [r7, #12]
 8012202:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8012204:	2200      	movs	r2, #0
 8012206:	2105      	movs	r1, #5
 8012208:	2043      	movs	r0, #67	; 0x43
 801220a:	f7f5 ff57 	bl	80080bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 801220e:	2043      	movs	r0, #67	; 0x43
 8012210:	f7f5 ff70 	bl	80080f4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8012214:	bf00      	nop
 8012216:	3728      	adds	r7, #40	; 0x28
 8012218:	46bd      	mov	sp, r7
 801221a:	bd80      	pop	{r7, pc}
 801221c:	40023800 	.word	0x40023800
 8012220:	40020000 	.word	0x40020000

08012224 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012224:	b580      	push	{r7, lr}
 8012226:	b082      	sub	sp, #8
 8012228:	af00      	add	r7, sp, #0
 801222a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 801222c:	687b      	ldr	r3, [r7, #4]
 801222e:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8012232:	687b      	ldr	r3, [r7, #4]
 8012234:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8012238:	4619      	mov	r1, r3
 801223a:	4610      	mov	r0, r2
 801223c:	f7fb fbfa 	bl	800da34 <USBD_LL_SetupStage>
}
 8012240:	bf00      	nop
 8012242:	3708      	adds	r7, #8
 8012244:	46bd      	mov	sp, r7
 8012246:	bd80      	pop	{r7, pc}

08012248 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012248:	b580      	push	{r7, lr}
 801224a:	b082      	sub	sp, #8
 801224c:	af00      	add	r7, sp, #0
 801224e:	6078      	str	r0, [r7, #4]
 8012250:	460b      	mov	r3, r1
 8012252:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8012254:	687b      	ldr	r3, [r7, #4]
 8012256:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 801225a:	78fa      	ldrb	r2, [r7, #3]
 801225c:	6879      	ldr	r1, [r7, #4]
 801225e:	4613      	mov	r3, r2
 8012260:	00db      	lsls	r3, r3, #3
 8012262:	1a9b      	subs	r3, r3, r2
 8012264:	009b      	lsls	r3, r3, #2
 8012266:	440b      	add	r3, r1
 8012268:	f503 7302 	add.w	r3, r3, #520	; 0x208
 801226c:	681a      	ldr	r2, [r3, #0]
 801226e:	78fb      	ldrb	r3, [r7, #3]
 8012270:	4619      	mov	r1, r3
 8012272:	f7fb fc2a 	bl	800daca <USBD_LL_DataOutStage>
}
 8012276:	bf00      	nop
 8012278:	3708      	adds	r7, #8
 801227a:	46bd      	mov	sp, r7
 801227c:	bd80      	pop	{r7, pc}

0801227e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801227e:	b580      	push	{r7, lr}
 8012280:	b082      	sub	sp, #8
 8012282:	af00      	add	r7, sp, #0
 8012284:	6078      	str	r0, [r7, #4]
 8012286:	460b      	mov	r3, r1
 8012288:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801228a:	687b      	ldr	r3, [r7, #4]
 801228c:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8012290:	78fa      	ldrb	r2, [r7, #3]
 8012292:	6879      	ldr	r1, [r7, #4]
 8012294:	4613      	mov	r3, r2
 8012296:	00db      	lsls	r3, r3, #3
 8012298:	1a9b      	subs	r3, r3, r2
 801229a:	009b      	lsls	r3, r3, #2
 801229c:	440b      	add	r3, r1
 801229e:	3348      	adds	r3, #72	; 0x48
 80122a0:	681a      	ldr	r2, [r3, #0]
 80122a2:	78fb      	ldrb	r3, [r7, #3]
 80122a4:	4619      	mov	r1, r3
 80122a6:	f7fb fc81 	bl	800dbac <USBD_LL_DataInStage>
}
 80122aa:	bf00      	nop
 80122ac:	3708      	adds	r7, #8
 80122ae:	46bd      	mov	sp, r7
 80122b0:	bd80      	pop	{r7, pc}

080122b2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80122b2:	b580      	push	{r7, lr}
 80122b4:	b082      	sub	sp, #8
 80122b6:	af00      	add	r7, sp, #0
 80122b8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80122ba:	687b      	ldr	r3, [r7, #4]
 80122bc:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80122c0:	4618      	mov	r0, r3
 80122c2:	f7fb fd8f 	bl	800dde4 <USBD_LL_SOF>
}
 80122c6:	bf00      	nop
 80122c8:	3708      	adds	r7, #8
 80122ca:	46bd      	mov	sp, r7
 80122cc:	bd80      	pop	{r7, pc}

080122ce <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 80122ce:	b580      	push	{r7, lr}
 80122d0:	b084      	sub	sp, #16
 80122d2:	af00      	add	r7, sp, #0
 80122d4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80122d6:	2301      	movs	r3, #1
 80122d8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80122da:	687b      	ldr	r3, [r7, #4]
 80122dc:	68db      	ldr	r3, [r3, #12]
 80122de:	2b00      	cmp	r3, #0
 80122e0:	d102      	bne.n	80122e8 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 80122e2:	2300      	movs	r3, #0
 80122e4:	73fb      	strb	r3, [r7, #15]
 80122e6:	e008      	b.n	80122fa <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80122e8:	687b      	ldr	r3, [r7, #4]
 80122ea:	68db      	ldr	r3, [r3, #12]
 80122ec:	2b02      	cmp	r3, #2
 80122ee:	d102      	bne.n	80122f6 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80122f0:	2301      	movs	r3, #1
 80122f2:	73fb      	strb	r3, [r7, #15]
 80122f4:	e001      	b.n	80122fa <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80122f6:	f7f1 f82f 	bl	8003358 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80122fa:	687b      	ldr	r3, [r7, #4]
 80122fc:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8012300:	7bfa      	ldrb	r2, [r7, #15]
 8012302:	4611      	mov	r1, r2
 8012304:	4618      	mov	r0, r3
 8012306:	f7fb fd37 	bl	800dd78 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 801230a:	687b      	ldr	r3, [r7, #4]
 801230c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8012310:	4618      	mov	r0, r3
 8012312:	f7fb fcf0 	bl	800dcf6 <USBD_LL_Reset>
}
 8012316:	bf00      	nop
 8012318:	3710      	adds	r7, #16
 801231a:	46bd      	mov	sp, r7
 801231c:	bd80      	pop	{r7, pc}
	...

08012320 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012320:	b580      	push	{r7, lr}
 8012322:	b082      	sub	sp, #8
 8012324:	af00      	add	r7, sp, #0
 8012326:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8012328:	687b      	ldr	r3, [r7, #4]
 801232a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801232e:	4618      	mov	r0, r3
 8012330:	f7fb fd32 	bl	800dd98 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8012334:	687b      	ldr	r3, [r7, #4]
 8012336:	681b      	ldr	r3, [r3, #0]
 8012338:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 801233c:	681b      	ldr	r3, [r3, #0]
 801233e:	687a      	ldr	r2, [r7, #4]
 8012340:	6812      	ldr	r2, [r2, #0]
 8012342:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8012346:	f043 0301 	orr.w	r3, r3, #1
 801234a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 801234c:	687b      	ldr	r3, [r7, #4]
 801234e:	6a1b      	ldr	r3, [r3, #32]
 8012350:	2b00      	cmp	r3, #0
 8012352:	d005      	beq.n	8012360 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8012354:	4b04      	ldr	r3, [pc, #16]	; (8012368 <HAL_PCD_SuspendCallback+0x48>)
 8012356:	691b      	ldr	r3, [r3, #16]
 8012358:	4a03      	ldr	r2, [pc, #12]	; (8012368 <HAL_PCD_SuspendCallback+0x48>)
 801235a:	f043 0306 	orr.w	r3, r3, #6
 801235e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8012360:	bf00      	nop
 8012362:	3708      	adds	r7, #8
 8012364:	46bd      	mov	sp, r7
 8012366:	bd80      	pop	{r7, pc}
 8012368:	e000ed00 	.word	0xe000ed00

0801236c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801236c:	b580      	push	{r7, lr}
 801236e:	b082      	sub	sp, #8
 8012370:	af00      	add	r7, sp, #0
 8012372:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8012374:	687b      	ldr	r3, [r7, #4]
 8012376:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801237a:	4618      	mov	r0, r3
 801237c:	f7fb fd21 	bl	800ddc2 <USBD_LL_Resume>
}
 8012380:	bf00      	nop
 8012382:	3708      	adds	r7, #8
 8012384:	46bd      	mov	sp, r7
 8012386:	bd80      	pop	{r7, pc}

08012388 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012388:	b580      	push	{r7, lr}
 801238a:	b082      	sub	sp, #8
 801238c:	af00      	add	r7, sp, #0
 801238e:	6078      	str	r0, [r7, #4]
 8012390:	460b      	mov	r3, r1
 8012392:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8012394:	687b      	ldr	r3, [r7, #4]
 8012396:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801239a:	78fa      	ldrb	r2, [r7, #3]
 801239c:	4611      	mov	r1, r2
 801239e:	4618      	mov	r0, r3
 80123a0:	f7fb fd47 	bl	800de32 <USBD_LL_IsoOUTIncomplete>
}
 80123a4:	bf00      	nop
 80123a6:	3708      	adds	r7, #8
 80123a8:	46bd      	mov	sp, r7
 80123aa:	bd80      	pop	{r7, pc}

080123ac <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80123ac:	b580      	push	{r7, lr}
 80123ae:	b082      	sub	sp, #8
 80123b0:	af00      	add	r7, sp, #0
 80123b2:	6078      	str	r0, [r7, #4]
 80123b4:	460b      	mov	r3, r1
 80123b6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80123b8:	687b      	ldr	r3, [r7, #4]
 80123ba:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80123be:	78fa      	ldrb	r2, [r7, #3]
 80123c0:	4611      	mov	r1, r2
 80123c2:	4618      	mov	r0, r3
 80123c4:	f7fb fd28 	bl	800de18 <USBD_LL_IsoINIncomplete>
}
 80123c8:	bf00      	nop
 80123ca:	3708      	adds	r7, #8
 80123cc:	46bd      	mov	sp, r7
 80123ce:	bd80      	pop	{r7, pc}

080123d0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80123d0:	b580      	push	{r7, lr}
 80123d2:	b082      	sub	sp, #8
 80123d4:	af00      	add	r7, sp, #0
 80123d6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80123d8:	687b      	ldr	r3, [r7, #4]
 80123da:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80123de:	4618      	mov	r0, r3
 80123e0:	f7fb fd34 	bl	800de4c <USBD_LL_DevConnected>
}
 80123e4:	bf00      	nop
 80123e6:	3708      	adds	r7, #8
 80123e8:	46bd      	mov	sp, r7
 80123ea:	bd80      	pop	{r7, pc}

080123ec <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80123ec:	b580      	push	{r7, lr}
 80123ee:	b082      	sub	sp, #8
 80123f0:	af00      	add	r7, sp, #0
 80123f2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80123f4:	687b      	ldr	r3, [r7, #4]
 80123f6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80123fa:	4618      	mov	r0, r3
 80123fc:	f7fb fd31 	bl	800de62 <USBD_LL_DevDisconnected>
}
 8012400:	bf00      	nop
 8012402:	3708      	adds	r7, #8
 8012404:	46bd      	mov	sp, r7
 8012406:	bd80      	pop	{r7, pc}

08012408 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8012408:	b580      	push	{r7, lr}
 801240a:	b082      	sub	sp, #8
 801240c:	af00      	add	r7, sp, #0
 801240e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8012410:	687b      	ldr	r3, [r7, #4]
 8012412:	781b      	ldrb	r3, [r3, #0]
 8012414:	2b00      	cmp	r3, #0
 8012416:	d13c      	bne.n	8012492 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8012418:	4a20      	ldr	r2, [pc, #128]	; (801249c <USBD_LL_Init+0x94>)
 801241a:	687b      	ldr	r3, [r7, #4]
 801241c:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8012420:	687b      	ldr	r3, [r7, #4]
 8012422:	4a1e      	ldr	r2, [pc, #120]	; (801249c <USBD_LL_Init+0x94>)
 8012424:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298
  
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8012428:	4b1c      	ldr	r3, [pc, #112]	; (801249c <USBD_LL_Init+0x94>)
 801242a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 801242e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8012430:	4b1a      	ldr	r3, [pc, #104]	; (801249c <USBD_LL_Init+0x94>)
 8012432:	2204      	movs	r2, #4
 8012434:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8012436:	4b19      	ldr	r3, [pc, #100]	; (801249c <USBD_LL_Init+0x94>)
 8012438:	2202      	movs	r2, #2
 801243a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 801243c:	4b17      	ldr	r3, [pc, #92]	; (801249c <USBD_LL_Init+0x94>)
 801243e:	2200      	movs	r2, #0
 8012440:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8012442:	4b16      	ldr	r3, [pc, #88]	; (801249c <USBD_LL_Init+0x94>)
 8012444:	2202      	movs	r2, #2
 8012446:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8012448:	4b14      	ldr	r3, [pc, #80]	; (801249c <USBD_LL_Init+0x94>)
 801244a:	2200      	movs	r2, #0
 801244c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 801244e:	4b13      	ldr	r3, [pc, #76]	; (801249c <USBD_LL_Init+0x94>)
 8012450:	2200      	movs	r2, #0
 8012452:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8012454:	4b11      	ldr	r3, [pc, #68]	; (801249c <USBD_LL_Init+0x94>)
 8012456:	2200      	movs	r2, #0
 8012458:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 801245a:	4b10      	ldr	r3, [pc, #64]	; (801249c <USBD_LL_Init+0x94>)
 801245c:	2200      	movs	r2, #0
 801245e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8012460:	4b0e      	ldr	r3, [pc, #56]	; (801249c <USBD_LL_Init+0x94>)
 8012462:	2200      	movs	r2, #0
 8012464:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8012466:	480d      	ldr	r0, [pc, #52]	; (801249c <USBD_LL_Init+0x94>)
 8012468:	f7f6 fbfa 	bl	8008c60 <HAL_PCD_Init>
 801246c:	4603      	mov	r3, r0
 801246e:	2b00      	cmp	r3, #0
 8012470:	d001      	beq.n	8012476 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8012472:	f7f0 ff71 	bl	8003358 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8012476:	2180      	movs	r1, #128	; 0x80
 8012478:	4808      	ldr	r0, [pc, #32]	; (801249c <USBD_LL_Init+0x94>)
 801247a:	f7f7 fd5e 	bl	8009f3a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 801247e:	2240      	movs	r2, #64	; 0x40
 8012480:	2100      	movs	r1, #0
 8012482:	4806      	ldr	r0, [pc, #24]	; (801249c <USBD_LL_Init+0x94>)
 8012484:	f7f7 fd12 	bl	8009eac <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8012488:	2280      	movs	r2, #128	; 0x80
 801248a:	2101      	movs	r1, #1
 801248c:	4803      	ldr	r0, [pc, #12]	; (801249c <USBD_LL_Init+0x94>)
 801248e:	f7f7 fd0d 	bl	8009eac <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8012492:	2300      	movs	r3, #0
}
 8012494:	4618      	mov	r0, r3
 8012496:	3708      	adds	r7, #8
 8012498:	46bd      	mov	sp, r7
 801249a:	bd80      	pop	{r7, pc}
 801249c:	20006788 	.word	0x20006788

080124a0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver. 
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80124a0:	b580      	push	{r7, lr}
 80124a2:	b084      	sub	sp, #16
 80124a4:	af00      	add	r7, sp, #0
 80124a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80124a8:	2300      	movs	r3, #0
 80124aa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80124ac:	2300      	movs	r3, #0
 80124ae:	73bb      	strb	r3, [r7, #14]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 80124b0:	687b      	ldr	r3, [r7, #4]
 80124b2:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 80124b6:	4618      	mov	r0, r3
 80124b8:	f7f6 fcef 	bl	8008e9a <HAL_PCD_Start>
 80124bc:	4603      	mov	r3, r0
 80124be:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);     
 80124c0:	7bfb      	ldrb	r3, [r7, #15]
 80124c2:	4618      	mov	r0, r3
 80124c4:	f000 f92e 	bl	8012724 <USBD_Get_USB_Status>
 80124c8:	4603      	mov	r3, r0
 80124ca:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 80124cc:	7bbb      	ldrb	r3, [r7, #14]
}
 80124ce:	4618      	mov	r0, r3
 80124d0:	3710      	adds	r7, #16
 80124d2:	46bd      	mov	sp, r7
 80124d4:	bd80      	pop	{r7, pc}

080124d6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80124d6:	b580      	push	{r7, lr}
 80124d8:	b084      	sub	sp, #16
 80124da:	af00      	add	r7, sp, #0
 80124dc:	6078      	str	r0, [r7, #4]
 80124de:	4608      	mov	r0, r1
 80124e0:	4611      	mov	r1, r2
 80124e2:	461a      	mov	r2, r3
 80124e4:	4603      	mov	r3, r0
 80124e6:	70fb      	strb	r3, [r7, #3]
 80124e8:	460b      	mov	r3, r1
 80124ea:	70bb      	strb	r3, [r7, #2]
 80124ec:	4613      	mov	r3, r2
 80124ee:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80124f0:	2300      	movs	r3, #0
 80124f2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80124f4:	2300      	movs	r3, #0
 80124f6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80124f8:	687b      	ldr	r3, [r7, #4]
 80124fa:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 80124fe:	78bb      	ldrb	r3, [r7, #2]
 8012500:	883a      	ldrh	r2, [r7, #0]
 8012502:	78f9      	ldrb	r1, [r7, #3]
 8012504:	f7f7 f8c4 	bl	8009690 <HAL_PCD_EP_Open>
 8012508:	4603      	mov	r3, r0
 801250a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801250c:	7bfb      	ldrb	r3, [r7, #15]
 801250e:	4618      	mov	r0, r3
 8012510:	f000 f908 	bl	8012724 <USBD_Get_USB_Status>
 8012514:	4603      	mov	r3, r0
 8012516:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8012518:	7bbb      	ldrb	r3, [r7, #14]
}
 801251a:	4618      	mov	r0, r3
 801251c:	3710      	adds	r7, #16
 801251e:	46bd      	mov	sp, r7
 8012520:	bd80      	pop	{r7, pc}

08012522 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012522:	b580      	push	{r7, lr}
 8012524:	b084      	sub	sp, #16
 8012526:	af00      	add	r7, sp, #0
 8012528:	6078      	str	r0, [r7, #4]
 801252a:	460b      	mov	r3, r1
 801252c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801252e:	2300      	movs	r3, #0
 8012530:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012532:	2300      	movs	r3, #0
 8012534:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8012536:	687b      	ldr	r3, [r7, #4]
 8012538:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 801253c:	78fa      	ldrb	r2, [r7, #3]
 801253e:	4611      	mov	r1, r2
 8012540:	4618      	mov	r0, r3
 8012542:	f7f7 f90d 	bl	8009760 <HAL_PCD_EP_Close>
 8012546:	4603      	mov	r3, r0
 8012548:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);    
 801254a:	7bfb      	ldrb	r3, [r7, #15]
 801254c:	4618      	mov	r0, r3
 801254e:	f000 f8e9 	bl	8012724 <USBD_Get_USB_Status>
 8012552:	4603      	mov	r3, r0
 8012554:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 8012556:	7bbb      	ldrb	r3, [r7, #14]
}
 8012558:	4618      	mov	r0, r3
 801255a:	3710      	adds	r7, #16
 801255c:	46bd      	mov	sp, r7
 801255e:	bd80      	pop	{r7, pc}

08012560 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012560:	b580      	push	{r7, lr}
 8012562:	b084      	sub	sp, #16
 8012564:	af00      	add	r7, sp, #0
 8012566:	6078      	str	r0, [r7, #4]
 8012568:	460b      	mov	r3, r1
 801256a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801256c:	2300      	movs	r3, #0
 801256e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012570:	2300      	movs	r3, #0
 8012572:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8012574:	687b      	ldr	r3, [r7, #4]
 8012576:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 801257a:	78fa      	ldrb	r2, [r7, #3]
 801257c:	4611      	mov	r1, r2
 801257e:	4618      	mov	r0, r3
 8012580:	f7f7 f9e5 	bl	800994e <HAL_PCD_EP_SetStall>
 8012584:	4603      	mov	r3, r0
 8012586:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012588:	7bfb      	ldrb	r3, [r7, #15]
 801258a:	4618      	mov	r0, r3
 801258c:	f000 f8ca 	bl	8012724 <USBD_Get_USB_Status>
 8012590:	4603      	mov	r3, r0
 8012592:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;  
 8012594:	7bbb      	ldrb	r3, [r7, #14]
}
 8012596:	4618      	mov	r0, r3
 8012598:	3710      	adds	r7, #16
 801259a:	46bd      	mov	sp, r7
 801259c:	bd80      	pop	{r7, pc}

0801259e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801259e:	b580      	push	{r7, lr}
 80125a0:	b084      	sub	sp, #16
 80125a2:	af00      	add	r7, sp, #0
 80125a4:	6078      	str	r0, [r7, #4]
 80125a6:	460b      	mov	r3, r1
 80125a8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80125aa:	2300      	movs	r3, #0
 80125ac:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80125ae:	2300      	movs	r3, #0
 80125b0:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80125b2:	687b      	ldr	r3, [r7, #4]
 80125b4:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 80125b8:	78fa      	ldrb	r2, [r7, #3]
 80125ba:	4611      	mov	r1, r2
 80125bc:	4618      	mov	r0, r3
 80125be:	f7f7 fa2a 	bl	8009a16 <HAL_PCD_EP_ClrStall>
 80125c2:	4603      	mov	r3, r0
 80125c4:	73fb      	strb	r3, [r7, #15]
    
  usb_status =  USBD_Get_USB_Status(hal_status);  
 80125c6:	7bfb      	ldrb	r3, [r7, #15]
 80125c8:	4618      	mov	r0, r3
 80125ca:	f000 f8ab 	bl	8012724 <USBD_Get_USB_Status>
 80125ce:	4603      	mov	r3, r0
 80125d0:	73bb      	strb	r3, [r7, #14]
  
  return usb_status; 
 80125d2:	7bbb      	ldrb	r3, [r7, #14]
}
 80125d4:	4618      	mov	r0, r3
 80125d6:	3710      	adds	r7, #16
 80125d8:	46bd      	mov	sp, r7
 80125da:	bd80      	pop	{r7, pc}

080125dc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80125dc:	b480      	push	{r7}
 80125de:	b085      	sub	sp, #20
 80125e0:	af00      	add	r7, sp, #0
 80125e2:	6078      	str	r0, [r7, #4]
 80125e4:	460b      	mov	r3, r1
 80125e6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80125e8:	687b      	ldr	r3, [r7, #4]
 80125ea:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 80125ee:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 80125f0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80125f4:	2b00      	cmp	r3, #0
 80125f6:	da0b      	bge.n	8012610 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 80125f8:	78fb      	ldrb	r3, [r7, #3]
 80125fa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80125fe:	68f9      	ldr	r1, [r7, #12]
 8012600:	4613      	mov	r3, r2
 8012602:	00db      	lsls	r3, r3, #3
 8012604:	1a9b      	subs	r3, r3, r2
 8012606:	009b      	lsls	r3, r3, #2
 8012608:	440b      	add	r3, r1
 801260a:	333e      	adds	r3, #62	; 0x3e
 801260c:	781b      	ldrb	r3, [r3, #0]
 801260e:	e00b      	b.n	8012628 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8012610:	78fb      	ldrb	r3, [r7, #3]
 8012612:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8012616:	68f9      	ldr	r1, [r7, #12]
 8012618:	4613      	mov	r3, r2
 801261a:	00db      	lsls	r3, r3, #3
 801261c:	1a9b      	subs	r3, r3, r2
 801261e:	009b      	lsls	r3, r3, #2
 8012620:	440b      	add	r3, r1
 8012622:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8012626:	781b      	ldrb	r3, [r3, #0]
  }
}
 8012628:	4618      	mov	r0, r3
 801262a:	3714      	adds	r7, #20
 801262c:	46bd      	mov	sp, r7
 801262e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012632:	4770      	bx	lr

08012634 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8012634:	b580      	push	{r7, lr}
 8012636:	b084      	sub	sp, #16
 8012638:	af00      	add	r7, sp, #0
 801263a:	6078      	str	r0, [r7, #4]
 801263c:	460b      	mov	r3, r1
 801263e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012640:	2300      	movs	r3, #0
 8012642:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012644:	2300      	movs	r3, #0
 8012646:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8012648:	687b      	ldr	r3, [r7, #4]
 801264a:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 801264e:	78fa      	ldrb	r2, [r7, #3]
 8012650:	4611      	mov	r1, r2
 8012652:	4618      	mov	r0, r3
 8012654:	f7f6 fff7 	bl	8009646 <HAL_PCD_SetAddress>
 8012658:	4603      	mov	r3, r0
 801265a:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);
 801265c:	7bfb      	ldrb	r3, [r7, #15]
 801265e:	4618      	mov	r0, r3
 8012660:	f000 f860 	bl	8012724 <USBD_Get_USB_Status>
 8012664:	4603      	mov	r3, r0
 8012666:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;  
 8012668:	7bbb      	ldrb	r3, [r7, #14]
}
 801266a:	4618      	mov	r0, r3
 801266c:	3710      	adds	r7, #16
 801266e:	46bd      	mov	sp, r7
 8012670:	bd80      	pop	{r7, pc}

08012672 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8012672:	b580      	push	{r7, lr}
 8012674:	b086      	sub	sp, #24
 8012676:	af00      	add	r7, sp, #0
 8012678:	60f8      	str	r0, [r7, #12]
 801267a:	607a      	str	r2, [r7, #4]
 801267c:	461a      	mov	r2, r3
 801267e:	460b      	mov	r3, r1
 8012680:	72fb      	strb	r3, [r7, #11]
 8012682:	4613      	mov	r3, r2
 8012684:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012686:	2300      	movs	r3, #0
 8012688:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801268a:	2300      	movs	r3, #0
 801268c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801268e:	68fb      	ldr	r3, [r7, #12]
 8012690:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 8012694:	893b      	ldrh	r3, [r7, #8]
 8012696:	7af9      	ldrb	r1, [r7, #11]
 8012698:	687a      	ldr	r2, [r7, #4]
 801269a:	f7f7 f90e 	bl	80098ba <HAL_PCD_EP_Transmit>
 801269e:	4603      	mov	r3, r0
 80126a0:	75fb      	strb	r3, [r7, #23]
  
  usb_status =  USBD_Get_USB_Status(hal_status); 
 80126a2:	7dfb      	ldrb	r3, [r7, #23]
 80126a4:	4618      	mov	r0, r3
 80126a6:	f000 f83d 	bl	8012724 <USBD_Get_USB_Status>
 80126aa:	4603      	mov	r3, r0
 80126ac:	75bb      	strb	r3, [r7, #22]
  
  return usb_status;    
 80126ae:	7dbb      	ldrb	r3, [r7, #22]
}
 80126b0:	4618      	mov	r0, r3
 80126b2:	3718      	adds	r7, #24
 80126b4:	46bd      	mov	sp, r7
 80126b6:	bd80      	pop	{r7, pc}

080126b8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80126b8:	b580      	push	{r7, lr}
 80126ba:	b086      	sub	sp, #24
 80126bc:	af00      	add	r7, sp, #0
 80126be:	60f8      	str	r0, [r7, #12]
 80126c0:	607a      	str	r2, [r7, #4]
 80126c2:	461a      	mov	r2, r3
 80126c4:	460b      	mov	r3, r1
 80126c6:	72fb      	strb	r3, [r7, #11]
 80126c8:	4613      	mov	r3, r2
 80126ca:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80126cc:	2300      	movs	r3, #0
 80126ce:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80126d0:	2300      	movs	r3, #0
 80126d2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80126d4:	68fb      	ldr	r3, [r7, #12]
 80126d6:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 80126da:	893b      	ldrh	r3, [r7, #8]
 80126dc:	7af9      	ldrb	r1, [r7, #11]
 80126de:	687a      	ldr	r2, [r7, #4]
 80126e0:	f7f7 f888 	bl	80097f4 <HAL_PCD_EP_Receive>
 80126e4:	4603      	mov	r3, r0
 80126e6:	75fb      	strb	r3, [r7, #23]
  
  usb_status =  USBD_Get_USB_Status(hal_status);   
 80126e8:	7dfb      	ldrb	r3, [r7, #23]
 80126ea:	4618      	mov	r0, r3
 80126ec:	f000 f81a 	bl	8012724 <USBD_Get_USB_Status>
 80126f0:	4603      	mov	r3, r0
 80126f2:	75bb      	strb	r3, [r7, #22]
  
  return usb_status; 
 80126f4:	7dbb      	ldrb	r3, [r7, #22]
}
 80126f6:	4618      	mov	r0, r3
 80126f8:	3718      	adds	r7, #24
 80126fa:	46bd      	mov	sp, r7
 80126fc:	bd80      	pop	{r7, pc}

080126fe <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80126fe:	b580      	push	{r7, lr}
 8012700:	b082      	sub	sp, #8
 8012702:	af00      	add	r7, sp, #0
 8012704:	6078      	str	r0, [r7, #4]
 8012706:	460b      	mov	r3, r1
 8012708:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 801270a:	687b      	ldr	r3, [r7, #4]
 801270c:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 8012710:	78fa      	ldrb	r2, [r7, #3]
 8012712:	4611      	mov	r1, r2
 8012714:	4618      	mov	r0, r3
 8012716:	f7f7 f8b8 	bl	800988a <HAL_PCD_EP_GetRxCount>
 801271a:	4603      	mov	r3, r0
}
 801271c:	4618      	mov	r0, r3
 801271e:	3708      	adds	r7, #8
 8012720:	46bd      	mov	sp, r7
 8012722:	bd80      	pop	{r7, pc}

08012724 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8012724:	b480      	push	{r7}
 8012726:	b085      	sub	sp, #20
 8012728:	af00      	add	r7, sp, #0
 801272a:	4603      	mov	r3, r0
 801272c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801272e:	2300      	movs	r3, #0
 8012730:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8012732:	79fb      	ldrb	r3, [r7, #7]
 8012734:	2b03      	cmp	r3, #3
 8012736:	d817      	bhi.n	8012768 <USBD_Get_USB_Status+0x44>
 8012738:	a201      	add	r2, pc, #4	; (adr r2, 8012740 <USBD_Get_USB_Status+0x1c>)
 801273a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801273e:	bf00      	nop
 8012740:	08012751 	.word	0x08012751
 8012744:	08012757 	.word	0x08012757
 8012748:	0801275d 	.word	0x0801275d
 801274c:	08012763 	.word	0x08012763
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8012750:	2300      	movs	r3, #0
 8012752:	73fb      	strb	r3, [r7, #15]
    break;
 8012754:	e00b      	b.n	801276e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8012756:	2302      	movs	r3, #2
 8012758:	73fb      	strb	r3, [r7, #15]
    break;
 801275a:	e008      	b.n	801276e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801275c:	2301      	movs	r3, #1
 801275e:	73fb      	strb	r3, [r7, #15]
    break;
 8012760:	e005      	b.n	801276e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8012762:	2302      	movs	r3, #2
 8012764:	73fb      	strb	r3, [r7, #15]
    break;
 8012766:	e002      	b.n	801276e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8012768:	2302      	movs	r3, #2
 801276a:	73fb      	strb	r3, [r7, #15]
    break;
 801276c:	bf00      	nop
  }
  return usb_status;
 801276e:	7bfb      	ldrb	r3, [r7, #15]
}
 8012770:	4618      	mov	r0, r3
 8012772:	3714      	adds	r7, #20
 8012774:	46bd      	mov	sp, r7
 8012776:	f85d 7b04 	ldr.w	r7, [sp], #4
 801277a:	4770      	bx	lr

0801277c <__errno>:
 801277c:	4b01      	ldr	r3, [pc, #4]	; (8012784 <__errno+0x8>)
 801277e:	6818      	ldr	r0, [r3, #0]
 8012780:	4770      	bx	lr
 8012782:	bf00      	nop
 8012784:	20000e34 	.word	0x20000e34

08012788 <__libc_init_array>:
 8012788:	b570      	push	{r4, r5, r6, lr}
 801278a:	4e0d      	ldr	r6, [pc, #52]	; (80127c0 <__libc_init_array+0x38>)
 801278c:	4c0d      	ldr	r4, [pc, #52]	; (80127c4 <__libc_init_array+0x3c>)
 801278e:	1ba4      	subs	r4, r4, r6
 8012790:	10a4      	asrs	r4, r4, #2
 8012792:	2500      	movs	r5, #0
 8012794:	42a5      	cmp	r5, r4
 8012796:	d109      	bne.n	80127ac <__libc_init_array+0x24>
 8012798:	4e0b      	ldr	r6, [pc, #44]	; (80127c8 <__libc_init_array+0x40>)
 801279a:	4c0c      	ldr	r4, [pc, #48]	; (80127cc <__libc_init_array+0x44>)
 801279c:	f005 fe82 	bl	80184a4 <_init>
 80127a0:	1ba4      	subs	r4, r4, r6
 80127a2:	10a4      	asrs	r4, r4, #2
 80127a4:	2500      	movs	r5, #0
 80127a6:	42a5      	cmp	r5, r4
 80127a8:	d105      	bne.n	80127b6 <__libc_init_array+0x2e>
 80127aa:	bd70      	pop	{r4, r5, r6, pc}
 80127ac:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80127b0:	4798      	blx	r3
 80127b2:	3501      	adds	r5, #1
 80127b4:	e7ee      	b.n	8012794 <__libc_init_array+0xc>
 80127b6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80127ba:	4798      	blx	r3
 80127bc:	3501      	adds	r5, #1
 80127be:	e7f2      	b.n	80127a6 <__libc_init_array+0x1e>
 80127c0:	08018f00 	.word	0x08018f00
 80127c4:	08018f00 	.word	0x08018f00
 80127c8:	08018f00 	.word	0x08018f00
 80127cc:	08018f04 	.word	0x08018f04

080127d0 <malloc>:
 80127d0:	4b02      	ldr	r3, [pc, #8]	; (80127dc <malloc+0xc>)
 80127d2:	4601      	mov	r1, r0
 80127d4:	6818      	ldr	r0, [r3, #0]
 80127d6:	f000 b885 	b.w	80128e4 <_malloc_r>
 80127da:	bf00      	nop
 80127dc:	20000e34 	.word	0x20000e34

080127e0 <free>:
 80127e0:	4b02      	ldr	r3, [pc, #8]	; (80127ec <free+0xc>)
 80127e2:	4601      	mov	r1, r0
 80127e4:	6818      	ldr	r0, [r3, #0]
 80127e6:	f000 b82f 	b.w	8012848 <_free_r>
 80127ea:	bf00      	nop
 80127ec:	20000e34 	.word	0x20000e34

080127f0 <memcpy>:
 80127f0:	b510      	push	{r4, lr}
 80127f2:	1e43      	subs	r3, r0, #1
 80127f4:	440a      	add	r2, r1
 80127f6:	4291      	cmp	r1, r2
 80127f8:	d100      	bne.n	80127fc <memcpy+0xc>
 80127fa:	bd10      	pop	{r4, pc}
 80127fc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012800:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012804:	e7f7      	b.n	80127f6 <memcpy+0x6>

08012806 <memmove>:
 8012806:	4288      	cmp	r0, r1
 8012808:	b510      	push	{r4, lr}
 801280a:	eb01 0302 	add.w	r3, r1, r2
 801280e:	d807      	bhi.n	8012820 <memmove+0x1a>
 8012810:	1e42      	subs	r2, r0, #1
 8012812:	4299      	cmp	r1, r3
 8012814:	d00a      	beq.n	801282c <memmove+0x26>
 8012816:	f811 4b01 	ldrb.w	r4, [r1], #1
 801281a:	f802 4f01 	strb.w	r4, [r2, #1]!
 801281e:	e7f8      	b.n	8012812 <memmove+0xc>
 8012820:	4283      	cmp	r3, r0
 8012822:	d9f5      	bls.n	8012810 <memmove+0xa>
 8012824:	1881      	adds	r1, r0, r2
 8012826:	1ad2      	subs	r2, r2, r3
 8012828:	42d3      	cmn	r3, r2
 801282a:	d100      	bne.n	801282e <memmove+0x28>
 801282c:	bd10      	pop	{r4, pc}
 801282e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012832:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8012836:	e7f7      	b.n	8012828 <memmove+0x22>

08012838 <memset>:
 8012838:	4402      	add	r2, r0
 801283a:	4603      	mov	r3, r0
 801283c:	4293      	cmp	r3, r2
 801283e:	d100      	bne.n	8012842 <memset+0xa>
 8012840:	4770      	bx	lr
 8012842:	f803 1b01 	strb.w	r1, [r3], #1
 8012846:	e7f9      	b.n	801283c <memset+0x4>

08012848 <_free_r>:
 8012848:	b538      	push	{r3, r4, r5, lr}
 801284a:	4605      	mov	r5, r0
 801284c:	2900      	cmp	r1, #0
 801284e:	d045      	beq.n	80128dc <_free_r+0x94>
 8012850:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012854:	1f0c      	subs	r4, r1, #4
 8012856:	2b00      	cmp	r3, #0
 8012858:	bfb8      	it	lt
 801285a:	18e4      	addlt	r4, r4, r3
 801285c:	f002 ffce 	bl	80157fc <__malloc_lock>
 8012860:	4a1f      	ldr	r2, [pc, #124]	; (80128e0 <_free_r+0x98>)
 8012862:	6813      	ldr	r3, [r2, #0]
 8012864:	4610      	mov	r0, r2
 8012866:	b933      	cbnz	r3, 8012876 <_free_r+0x2e>
 8012868:	6063      	str	r3, [r4, #4]
 801286a:	6014      	str	r4, [r2, #0]
 801286c:	4628      	mov	r0, r5
 801286e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012872:	f002 bfc4 	b.w	80157fe <__malloc_unlock>
 8012876:	42a3      	cmp	r3, r4
 8012878:	d90c      	bls.n	8012894 <_free_r+0x4c>
 801287a:	6821      	ldr	r1, [r4, #0]
 801287c:	1862      	adds	r2, r4, r1
 801287e:	4293      	cmp	r3, r2
 8012880:	bf04      	itt	eq
 8012882:	681a      	ldreq	r2, [r3, #0]
 8012884:	685b      	ldreq	r3, [r3, #4]
 8012886:	6063      	str	r3, [r4, #4]
 8012888:	bf04      	itt	eq
 801288a:	1852      	addeq	r2, r2, r1
 801288c:	6022      	streq	r2, [r4, #0]
 801288e:	6004      	str	r4, [r0, #0]
 8012890:	e7ec      	b.n	801286c <_free_r+0x24>
 8012892:	4613      	mov	r3, r2
 8012894:	685a      	ldr	r2, [r3, #4]
 8012896:	b10a      	cbz	r2, 801289c <_free_r+0x54>
 8012898:	42a2      	cmp	r2, r4
 801289a:	d9fa      	bls.n	8012892 <_free_r+0x4a>
 801289c:	6819      	ldr	r1, [r3, #0]
 801289e:	1858      	adds	r0, r3, r1
 80128a0:	42a0      	cmp	r0, r4
 80128a2:	d10b      	bne.n	80128bc <_free_r+0x74>
 80128a4:	6820      	ldr	r0, [r4, #0]
 80128a6:	4401      	add	r1, r0
 80128a8:	1858      	adds	r0, r3, r1
 80128aa:	4282      	cmp	r2, r0
 80128ac:	6019      	str	r1, [r3, #0]
 80128ae:	d1dd      	bne.n	801286c <_free_r+0x24>
 80128b0:	6810      	ldr	r0, [r2, #0]
 80128b2:	6852      	ldr	r2, [r2, #4]
 80128b4:	605a      	str	r2, [r3, #4]
 80128b6:	4401      	add	r1, r0
 80128b8:	6019      	str	r1, [r3, #0]
 80128ba:	e7d7      	b.n	801286c <_free_r+0x24>
 80128bc:	d902      	bls.n	80128c4 <_free_r+0x7c>
 80128be:	230c      	movs	r3, #12
 80128c0:	602b      	str	r3, [r5, #0]
 80128c2:	e7d3      	b.n	801286c <_free_r+0x24>
 80128c4:	6820      	ldr	r0, [r4, #0]
 80128c6:	1821      	adds	r1, r4, r0
 80128c8:	428a      	cmp	r2, r1
 80128ca:	bf04      	itt	eq
 80128cc:	6811      	ldreq	r1, [r2, #0]
 80128ce:	6852      	ldreq	r2, [r2, #4]
 80128d0:	6062      	str	r2, [r4, #4]
 80128d2:	bf04      	itt	eq
 80128d4:	1809      	addeq	r1, r1, r0
 80128d6:	6021      	streq	r1, [r4, #0]
 80128d8:	605c      	str	r4, [r3, #4]
 80128da:	e7c7      	b.n	801286c <_free_r+0x24>
 80128dc:	bd38      	pop	{r3, r4, r5, pc}
 80128de:	bf00      	nop
 80128e0:	200051d4 	.word	0x200051d4

080128e4 <_malloc_r>:
 80128e4:	b570      	push	{r4, r5, r6, lr}
 80128e6:	1ccd      	adds	r5, r1, #3
 80128e8:	f025 0503 	bic.w	r5, r5, #3
 80128ec:	3508      	adds	r5, #8
 80128ee:	2d0c      	cmp	r5, #12
 80128f0:	bf38      	it	cc
 80128f2:	250c      	movcc	r5, #12
 80128f4:	2d00      	cmp	r5, #0
 80128f6:	4606      	mov	r6, r0
 80128f8:	db01      	blt.n	80128fe <_malloc_r+0x1a>
 80128fa:	42a9      	cmp	r1, r5
 80128fc:	d903      	bls.n	8012906 <_malloc_r+0x22>
 80128fe:	230c      	movs	r3, #12
 8012900:	6033      	str	r3, [r6, #0]
 8012902:	2000      	movs	r0, #0
 8012904:	bd70      	pop	{r4, r5, r6, pc}
 8012906:	f002 ff79 	bl	80157fc <__malloc_lock>
 801290a:	4a21      	ldr	r2, [pc, #132]	; (8012990 <_malloc_r+0xac>)
 801290c:	6814      	ldr	r4, [r2, #0]
 801290e:	4621      	mov	r1, r4
 8012910:	b991      	cbnz	r1, 8012938 <_malloc_r+0x54>
 8012912:	4c20      	ldr	r4, [pc, #128]	; (8012994 <_malloc_r+0xb0>)
 8012914:	6823      	ldr	r3, [r4, #0]
 8012916:	b91b      	cbnz	r3, 8012920 <_malloc_r+0x3c>
 8012918:	4630      	mov	r0, r6
 801291a:	f000 fe7b 	bl	8013614 <_sbrk_r>
 801291e:	6020      	str	r0, [r4, #0]
 8012920:	4629      	mov	r1, r5
 8012922:	4630      	mov	r0, r6
 8012924:	f000 fe76 	bl	8013614 <_sbrk_r>
 8012928:	1c43      	adds	r3, r0, #1
 801292a:	d124      	bne.n	8012976 <_malloc_r+0x92>
 801292c:	230c      	movs	r3, #12
 801292e:	6033      	str	r3, [r6, #0]
 8012930:	4630      	mov	r0, r6
 8012932:	f002 ff64 	bl	80157fe <__malloc_unlock>
 8012936:	e7e4      	b.n	8012902 <_malloc_r+0x1e>
 8012938:	680b      	ldr	r3, [r1, #0]
 801293a:	1b5b      	subs	r3, r3, r5
 801293c:	d418      	bmi.n	8012970 <_malloc_r+0x8c>
 801293e:	2b0b      	cmp	r3, #11
 8012940:	d90f      	bls.n	8012962 <_malloc_r+0x7e>
 8012942:	600b      	str	r3, [r1, #0]
 8012944:	50cd      	str	r5, [r1, r3]
 8012946:	18cc      	adds	r4, r1, r3
 8012948:	4630      	mov	r0, r6
 801294a:	f002 ff58 	bl	80157fe <__malloc_unlock>
 801294e:	f104 000b 	add.w	r0, r4, #11
 8012952:	1d23      	adds	r3, r4, #4
 8012954:	f020 0007 	bic.w	r0, r0, #7
 8012958:	1ac3      	subs	r3, r0, r3
 801295a:	d0d3      	beq.n	8012904 <_malloc_r+0x20>
 801295c:	425a      	negs	r2, r3
 801295e:	50e2      	str	r2, [r4, r3]
 8012960:	e7d0      	b.n	8012904 <_malloc_r+0x20>
 8012962:	428c      	cmp	r4, r1
 8012964:	684b      	ldr	r3, [r1, #4]
 8012966:	bf16      	itet	ne
 8012968:	6063      	strne	r3, [r4, #4]
 801296a:	6013      	streq	r3, [r2, #0]
 801296c:	460c      	movne	r4, r1
 801296e:	e7eb      	b.n	8012948 <_malloc_r+0x64>
 8012970:	460c      	mov	r4, r1
 8012972:	6849      	ldr	r1, [r1, #4]
 8012974:	e7cc      	b.n	8012910 <_malloc_r+0x2c>
 8012976:	1cc4      	adds	r4, r0, #3
 8012978:	f024 0403 	bic.w	r4, r4, #3
 801297c:	42a0      	cmp	r0, r4
 801297e:	d005      	beq.n	801298c <_malloc_r+0xa8>
 8012980:	1a21      	subs	r1, r4, r0
 8012982:	4630      	mov	r0, r6
 8012984:	f000 fe46 	bl	8013614 <_sbrk_r>
 8012988:	3001      	adds	r0, #1
 801298a:	d0cf      	beq.n	801292c <_malloc_r+0x48>
 801298c:	6025      	str	r5, [r4, #0]
 801298e:	e7db      	b.n	8012948 <_malloc_r+0x64>
 8012990:	200051d4 	.word	0x200051d4
 8012994:	200051d8 	.word	0x200051d8

08012998 <__cvt>:
 8012998:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801299c:	ec55 4b10 	vmov	r4, r5, d0
 80129a0:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80129a2:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80129a6:	2d00      	cmp	r5, #0
 80129a8:	460e      	mov	r6, r1
 80129aa:	4691      	mov	r9, r2
 80129ac:	4619      	mov	r1, r3
 80129ae:	bfb8      	it	lt
 80129b0:	4622      	movlt	r2, r4
 80129b2:	462b      	mov	r3, r5
 80129b4:	f027 0720 	bic.w	r7, r7, #32
 80129b8:	bfbb      	ittet	lt
 80129ba:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80129be:	461d      	movlt	r5, r3
 80129c0:	2300      	movge	r3, #0
 80129c2:	232d      	movlt	r3, #45	; 0x2d
 80129c4:	bfb8      	it	lt
 80129c6:	4614      	movlt	r4, r2
 80129c8:	2f46      	cmp	r7, #70	; 0x46
 80129ca:	700b      	strb	r3, [r1, #0]
 80129cc:	d004      	beq.n	80129d8 <__cvt+0x40>
 80129ce:	2f45      	cmp	r7, #69	; 0x45
 80129d0:	d100      	bne.n	80129d4 <__cvt+0x3c>
 80129d2:	3601      	adds	r6, #1
 80129d4:	2102      	movs	r1, #2
 80129d6:	e000      	b.n	80129da <__cvt+0x42>
 80129d8:	2103      	movs	r1, #3
 80129da:	ab03      	add	r3, sp, #12
 80129dc:	9301      	str	r3, [sp, #4]
 80129de:	ab02      	add	r3, sp, #8
 80129e0:	9300      	str	r3, [sp, #0]
 80129e2:	4632      	mov	r2, r6
 80129e4:	4653      	mov	r3, sl
 80129e6:	ec45 4b10 	vmov	d0, r4, r5
 80129ea:	f001 fdf5 	bl	80145d8 <_dtoa_r>
 80129ee:	2f47      	cmp	r7, #71	; 0x47
 80129f0:	4680      	mov	r8, r0
 80129f2:	d102      	bne.n	80129fa <__cvt+0x62>
 80129f4:	f019 0f01 	tst.w	r9, #1
 80129f8:	d026      	beq.n	8012a48 <__cvt+0xb0>
 80129fa:	2f46      	cmp	r7, #70	; 0x46
 80129fc:	eb08 0906 	add.w	r9, r8, r6
 8012a00:	d111      	bne.n	8012a26 <__cvt+0x8e>
 8012a02:	f898 3000 	ldrb.w	r3, [r8]
 8012a06:	2b30      	cmp	r3, #48	; 0x30
 8012a08:	d10a      	bne.n	8012a20 <__cvt+0x88>
 8012a0a:	2200      	movs	r2, #0
 8012a0c:	2300      	movs	r3, #0
 8012a0e:	4620      	mov	r0, r4
 8012a10:	4629      	mov	r1, r5
 8012a12:	f7ee f869 	bl	8000ae8 <__aeabi_dcmpeq>
 8012a16:	b918      	cbnz	r0, 8012a20 <__cvt+0x88>
 8012a18:	f1c6 0601 	rsb	r6, r6, #1
 8012a1c:	f8ca 6000 	str.w	r6, [sl]
 8012a20:	f8da 3000 	ldr.w	r3, [sl]
 8012a24:	4499      	add	r9, r3
 8012a26:	2200      	movs	r2, #0
 8012a28:	2300      	movs	r3, #0
 8012a2a:	4620      	mov	r0, r4
 8012a2c:	4629      	mov	r1, r5
 8012a2e:	f7ee f85b 	bl	8000ae8 <__aeabi_dcmpeq>
 8012a32:	b938      	cbnz	r0, 8012a44 <__cvt+0xac>
 8012a34:	2230      	movs	r2, #48	; 0x30
 8012a36:	9b03      	ldr	r3, [sp, #12]
 8012a38:	454b      	cmp	r3, r9
 8012a3a:	d205      	bcs.n	8012a48 <__cvt+0xb0>
 8012a3c:	1c59      	adds	r1, r3, #1
 8012a3e:	9103      	str	r1, [sp, #12]
 8012a40:	701a      	strb	r2, [r3, #0]
 8012a42:	e7f8      	b.n	8012a36 <__cvt+0x9e>
 8012a44:	f8cd 900c 	str.w	r9, [sp, #12]
 8012a48:	9b03      	ldr	r3, [sp, #12]
 8012a4a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8012a4c:	eba3 0308 	sub.w	r3, r3, r8
 8012a50:	4640      	mov	r0, r8
 8012a52:	6013      	str	r3, [r2, #0]
 8012a54:	b004      	add	sp, #16
 8012a56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08012a5a <__exponent>:
 8012a5a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012a5c:	2900      	cmp	r1, #0
 8012a5e:	4604      	mov	r4, r0
 8012a60:	bfba      	itte	lt
 8012a62:	4249      	neglt	r1, r1
 8012a64:	232d      	movlt	r3, #45	; 0x2d
 8012a66:	232b      	movge	r3, #43	; 0x2b
 8012a68:	2909      	cmp	r1, #9
 8012a6a:	f804 2b02 	strb.w	r2, [r4], #2
 8012a6e:	7043      	strb	r3, [r0, #1]
 8012a70:	dd20      	ble.n	8012ab4 <__exponent+0x5a>
 8012a72:	f10d 0307 	add.w	r3, sp, #7
 8012a76:	461f      	mov	r7, r3
 8012a78:	260a      	movs	r6, #10
 8012a7a:	fb91 f5f6 	sdiv	r5, r1, r6
 8012a7e:	fb06 1115 	mls	r1, r6, r5, r1
 8012a82:	3130      	adds	r1, #48	; 0x30
 8012a84:	2d09      	cmp	r5, #9
 8012a86:	f803 1c01 	strb.w	r1, [r3, #-1]
 8012a8a:	f103 32ff 	add.w	r2, r3, #4294967295
 8012a8e:	4629      	mov	r1, r5
 8012a90:	dc09      	bgt.n	8012aa6 <__exponent+0x4c>
 8012a92:	3130      	adds	r1, #48	; 0x30
 8012a94:	3b02      	subs	r3, #2
 8012a96:	f802 1c01 	strb.w	r1, [r2, #-1]
 8012a9a:	42bb      	cmp	r3, r7
 8012a9c:	4622      	mov	r2, r4
 8012a9e:	d304      	bcc.n	8012aaa <__exponent+0x50>
 8012aa0:	1a10      	subs	r0, r2, r0
 8012aa2:	b003      	add	sp, #12
 8012aa4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012aa6:	4613      	mov	r3, r2
 8012aa8:	e7e7      	b.n	8012a7a <__exponent+0x20>
 8012aaa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012aae:	f804 2b01 	strb.w	r2, [r4], #1
 8012ab2:	e7f2      	b.n	8012a9a <__exponent+0x40>
 8012ab4:	2330      	movs	r3, #48	; 0x30
 8012ab6:	4419      	add	r1, r3
 8012ab8:	7083      	strb	r3, [r0, #2]
 8012aba:	1d02      	adds	r2, r0, #4
 8012abc:	70c1      	strb	r1, [r0, #3]
 8012abe:	e7ef      	b.n	8012aa0 <__exponent+0x46>

08012ac0 <_printf_float>:
 8012ac0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012ac4:	b08d      	sub	sp, #52	; 0x34
 8012ac6:	460c      	mov	r4, r1
 8012ac8:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8012acc:	4616      	mov	r6, r2
 8012ace:	461f      	mov	r7, r3
 8012ad0:	4605      	mov	r5, r0
 8012ad2:	f002 fe73 	bl	80157bc <_localeconv_r>
 8012ad6:	6803      	ldr	r3, [r0, #0]
 8012ad8:	9304      	str	r3, [sp, #16]
 8012ada:	4618      	mov	r0, r3
 8012adc:	f7ed fb82 	bl	80001e4 <strlen>
 8012ae0:	2300      	movs	r3, #0
 8012ae2:	930a      	str	r3, [sp, #40]	; 0x28
 8012ae4:	f8d8 3000 	ldr.w	r3, [r8]
 8012ae8:	9005      	str	r0, [sp, #20]
 8012aea:	3307      	adds	r3, #7
 8012aec:	f023 0307 	bic.w	r3, r3, #7
 8012af0:	f103 0208 	add.w	r2, r3, #8
 8012af4:	f894 a018 	ldrb.w	sl, [r4, #24]
 8012af8:	f8d4 b000 	ldr.w	fp, [r4]
 8012afc:	f8c8 2000 	str.w	r2, [r8]
 8012b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b04:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8012b08:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8012b0c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8012b10:	9307      	str	r3, [sp, #28]
 8012b12:	f8cd 8018 	str.w	r8, [sp, #24]
 8012b16:	f04f 32ff 	mov.w	r2, #4294967295
 8012b1a:	4ba7      	ldr	r3, [pc, #668]	; (8012db8 <_printf_float+0x2f8>)
 8012b1c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012b20:	f7ee f814 	bl	8000b4c <__aeabi_dcmpun>
 8012b24:	bb70      	cbnz	r0, 8012b84 <_printf_float+0xc4>
 8012b26:	f04f 32ff 	mov.w	r2, #4294967295
 8012b2a:	4ba3      	ldr	r3, [pc, #652]	; (8012db8 <_printf_float+0x2f8>)
 8012b2c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012b30:	f7ed ffee 	bl	8000b10 <__aeabi_dcmple>
 8012b34:	bb30      	cbnz	r0, 8012b84 <_printf_float+0xc4>
 8012b36:	2200      	movs	r2, #0
 8012b38:	2300      	movs	r3, #0
 8012b3a:	4640      	mov	r0, r8
 8012b3c:	4649      	mov	r1, r9
 8012b3e:	f7ed ffdd 	bl	8000afc <__aeabi_dcmplt>
 8012b42:	b110      	cbz	r0, 8012b4a <_printf_float+0x8a>
 8012b44:	232d      	movs	r3, #45	; 0x2d
 8012b46:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012b4a:	4a9c      	ldr	r2, [pc, #624]	; (8012dbc <_printf_float+0x2fc>)
 8012b4c:	4b9c      	ldr	r3, [pc, #624]	; (8012dc0 <_printf_float+0x300>)
 8012b4e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8012b52:	bf8c      	ite	hi
 8012b54:	4690      	movhi	r8, r2
 8012b56:	4698      	movls	r8, r3
 8012b58:	2303      	movs	r3, #3
 8012b5a:	f02b 0204 	bic.w	r2, fp, #4
 8012b5e:	6123      	str	r3, [r4, #16]
 8012b60:	6022      	str	r2, [r4, #0]
 8012b62:	f04f 0900 	mov.w	r9, #0
 8012b66:	9700      	str	r7, [sp, #0]
 8012b68:	4633      	mov	r3, r6
 8012b6a:	aa0b      	add	r2, sp, #44	; 0x2c
 8012b6c:	4621      	mov	r1, r4
 8012b6e:	4628      	mov	r0, r5
 8012b70:	f000 f9e6 	bl	8012f40 <_printf_common>
 8012b74:	3001      	adds	r0, #1
 8012b76:	f040 808d 	bne.w	8012c94 <_printf_float+0x1d4>
 8012b7a:	f04f 30ff 	mov.w	r0, #4294967295
 8012b7e:	b00d      	add	sp, #52	; 0x34
 8012b80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012b84:	4642      	mov	r2, r8
 8012b86:	464b      	mov	r3, r9
 8012b88:	4640      	mov	r0, r8
 8012b8a:	4649      	mov	r1, r9
 8012b8c:	f7ed ffde 	bl	8000b4c <__aeabi_dcmpun>
 8012b90:	b110      	cbz	r0, 8012b98 <_printf_float+0xd8>
 8012b92:	4a8c      	ldr	r2, [pc, #560]	; (8012dc4 <_printf_float+0x304>)
 8012b94:	4b8c      	ldr	r3, [pc, #560]	; (8012dc8 <_printf_float+0x308>)
 8012b96:	e7da      	b.n	8012b4e <_printf_float+0x8e>
 8012b98:	6861      	ldr	r1, [r4, #4]
 8012b9a:	1c4b      	adds	r3, r1, #1
 8012b9c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8012ba0:	a80a      	add	r0, sp, #40	; 0x28
 8012ba2:	d13e      	bne.n	8012c22 <_printf_float+0x162>
 8012ba4:	2306      	movs	r3, #6
 8012ba6:	6063      	str	r3, [r4, #4]
 8012ba8:	2300      	movs	r3, #0
 8012baa:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8012bae:	ab09      	add	r3, sp, #36	; 0x24
 8012bb0:	9300      	str	r3, [sp, #0]
 8012bb2:	ec49 8b10 	vmov	d0, r8, r9
 8012bb6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8012bba:	6022      	str	r2, [r4, #0]
 8012bbc:	f8cd a004 	str.w	sl, [sp, #4]
 8012bc0:	6861      	ldr	r1, [r4, #4]
 8012bc2:	4628      	mov	r0, r5
 8012bc4:	f7ff fee8 	bl	8012998 <__cvt>
 8012bc8:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8012bcc:	2b47      	cmp	r3, #71	; 0x47
 8012bce:	4680      	mov	r8, r0
 8012bd0:	d109      	bne.n	8012be6 <_printf_float+0x126>
 8012bd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012bd4:	1cd8      	adds	r0, r3, #3
 8012bd6:	db02      	blt.n	8012bde <_printf_float+0x11e>
 8012bd8:	6862      	ldr	r2, [r4, #4]
 8012bda:	4293      	cmp	r3, r2
 8012bdc:	dd47      	ble.n	8012c6e <_printf_float+0x1ae>
 8012bde:	f1aa 0a02 	sub.w	sl, sl, #2
 8012be2:	fa5f fa8a 	uxtb.w	sl, sl
 8012be6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8012bea:	9909      	ldr	r1, [sp, #36]	; 0x24
 8012bec:	d824      	bhi.n	8012c38 <_printf_float+0x178>
 8012bee:	3901      	subs	r1, #1
 8012bf0:	4652      	mov	r2, sl
 8012bf2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8012bf6:	9109      	str	r1, [sp, #36]	; 0x24
 8012bf8:	f7ff ff2f 	bl	8012a5a <__exponent>
 8012bfc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012bfe:	1813      	adds	r3, r2, r0
 8012c00:	2a01      	cmp	r2, #1
 8012c02:	4681      	mov	r9, r0
 8012c04:	6123      	str	r3, [r4, #16]
 8012c06:	dc02      	bgt.n	8012c0e <_printf_float+0x14e>
 8012c08:	6822      	ldr	r2, [r4, #0]
 8012c0a:	07d1      	lsls	r1, r2, #31
 8012c0c:	d501      	bpl.n	8012c12 <_printf_float+0x152>
 8012c0e:	3301      	adds	r3, #1
 8012c10:	6123      	str	r3, [r4, #16]
 8012c12:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8012c16:	2b00      	cmp	r3, #0
 8012c18:	d0a5      	beq.n	8012b66 <_printf_float+0xa6>
 8012c1a:	232d      	movs	r3, #45	; 0x2d
 8012c1c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012c20:	e7a1      	b.n	8012b66 <_printf_float+0xa6>
 8012c22:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8012c26:	f000 8177 	beq.w	8012f18 <_printf_float+0x458>
 8012c2a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8012c2e:	d1bb      	bne.n	8012ba8 <_printf_float+0xe8>
 8012c30:	2900      	cmp	r1, #0
 8012c32:	d1b9      	bne.n	8012ba8 <_printf_float+0xe8>
 8012c34:	2301      	movs	r3, #1
 8012c36:	e7b6      	b.n	8012ba6 <_printf_float+0xe6>
 8012c38:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8012c3c:	d119      	bne.n	8012c72 <_printf_float+0x1b2>
 8012c3e:	2900      	cmp	r1, #0
 8012c40:	6863      	ldr	r3, [r4, #4]
 8012c42:	dd0c      	ble.n	8012c5e <_printf_float+0x19e>
 8012c44:	6121      	str	r1, [r4, #16]
 8012c46:	b913      	cbnz	r3, 8012c4e <_printf_float+0x18e>
 8012c48:	6822      	ldr	r2, [r4, #0]
 8012c4a:	07d2      	lsls	r2, r2, #31
 8012c4c:	d502      	bpl.n	8012c54 <_printf_float+0x194>
 8012c4e:	3301      	adds	r3, #1
 8012c50:	440b      	add	r3, r1
 8012c52:	6123      	str	r3, [r4, #16]
 8012c54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012c56:	65a3      	str	r3, [r4, #88]	; 0x58
 8012c58:	f04f 0900 	mov.w	r9, #0
 8012c5c:	e7d9      	b.n	8012c12 <_printf_float+0x152>
 8012c5e:	b913      	cbnz	r3, 8012c66 <_printf_float+0x1a6>
 8012c60:	6822      	ldr	r2, [r4, #0]
 8012c62:	07d0      	lsls	r0, r2, #31
 8012c64:	d501      	bpl.n	8012c6a <_printf_float+0x1aa>
 8012c66:	3302      	adds	r3, #2
 8012c68:	e7f3      	b.n	8012c52 <_printf_float+0x192>
 8012c6a:	2301      	movs	r3, #1
 8012c6c:	e7f1      	b.n	8012c52 <_printf_float+0x192>
 8012c6e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8012c72:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8012c76:	4293      	cmp	r3, r2
 8012c78:	db05      	blt.n	8012c86 <_printf_float+0x1c6>
 8012c7a:	6822      	ldr	r2, [r4, #0]
 8012c7c:	6123      	str	r3, [r4, #16]
 8012c7e:	07d1      	lsls	r1, r2, #31
 8012c80:	d5e8      	bpl.n	8012c54 <_printf_float+0x194>
 8012c82:	3301      	adds	r3, #1
 8012c84:	e7e5      	b.n	8012c52 <_printf_float+0x192>
 8012c86:	2b00      	cmp	r3, #0
 8012c88:	bfd4      	ite	le
 8012c8a:	f1c3 0302 	rsble	r3, r3, #2
 8012c8e:	2301      	movgt	r3, #1
 8012c90:	4413      	add	r3, r2
 8012c92:	e7de      	b.n	8012c52 <_printf_float+0x192>
 8012c94:	6823      	ldr	r3, [r4, #0]
 8012c96:	055a      	lsls	r2, r3, #21
 8012c98:	d407      	bmi.n	8012caa <_printf_float+0x1ea>
 8012c9a:	6923      	ldr	r3, [r4, #16]
 8012c9c:	4642      	mov	r2, r8
 8012c9e:	4631      	mov	r1, r6
 8012ca0:	4628      	mov	r0, r5
 8012ca2:	47b8      	blx	r7
 8012ca4:	3001      	adds	r0, #1
 8012ca6:	d12b      	bne.n	8012d00 <_printf_float+0x240>
 8012ca8:	e767      	b.n	8012b7a <_printf_float+0xba>
 8012caa:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8012cae:	f240 80dc 	bls.w	8012e6a <_printf_float+0x3aa>
 8012cb2:	2200      	movs	r2, #0
 8012cb4:	2300      	movs	r3, #0
 8012cb6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8012cba:	f7ed ff15 	bl	8000ae8 <__aeabi_dcmpeq>
 8012cbe:	2800      	cmp	r0, #0
 8012cc0:	d033      	beq.n	8012d2a <_printf_float+0x26a>
 8012cc2:	2301      	movs	r3, #1
 8012cc4:	4a41      	ldr	r2, [pc, #260]	; (8012dcc <_printf_float+0x30c>)
 8012cc6:	4631      	mov	r1, r6
 8012cc8:	4628      	mov	r0, r5
 8012cca:	47b8      	blx	r7
 8012ccc:	3001      	adds	r0, #1
 8012cce:	f43f af54 	beq.w	8012b7a <_printf_float+0xba>
 8012cd2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012cd6:	429a      	cmp	r2, r3
 8012cd8:	db02      	blt.n	8012ce0 <_printf_float+0x220>
 8012cda:	6823      	ldr	r3, [r4, #0]
 8012cdc:	07d8      	lsls	r0, r3, #31
 8012cde:	d50f      	bpl.n	8012d00 <_printf_float+0x240>
 8012ce0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012ce4:	4631      	mov	r1, r6
 8012ce6:	4628      	mov	r0, r5
 8012ce8:	47b8      	blx	r7
 8012cea:	3001      	adds	r0, #1
 8012cec:	f43f af45 	beq.w	8012b7a <_printf_float+0xba>
 8012cf0:	f04f 0800 	mov.w	r8, #0
 8012cf4:	f104 091a 	add.w	r9, r4, #26
 8012cf8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012cfa:	3b01      	subs	r3, #1
 8012cfc:	4543      	cmp	r3, r8
 8012cfe:	dc09      	bgt.n	8012d14 <_printf_float+0x254>
 8012d00:	6823      	ldr	r3, [r4, #0]
 8012d02:	079b      	lsls	r3, r3, #30
 8012d04:	f100 8103 	bmi.w	8012f0e <_printf_float+0x44e>
 8012d08:	68e0      	ldr	r0, [r4, #12]
 8012d0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012d0c:	4298      	cmp	r0, r3
 8012d0e:	bfb8      	it	lt
 8012d10:	4618      	movlt	r0, r3
 8012d12:	e734      	b.n	8012b7e <_printf_float+0xbe>
 8012d14:	2301      	movs	r3, #1
 8012d16:	464a      	mov	r2, r9
 8012d18:	4631      	mov	r1, r6
 8012d1a:	4628      	mov	r0, r5
 8012d1c:	47b8      	blx	r7
 8012d1e:	3001      	adds	r0, #1
 8012d20:	f43f af2b 	beq.w	8012b7a <_printf_float+0xba>
 8012d24:	f108 0801 	add.w	r8, r8, #1
 8012d28:	e7e6      	b.n	8012cf8 <_printf_float+0x238>
 8012d2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012d2c:	2b00      	cmp	r3, #0
 8012d2e:	dc2b      	bgt.n	8012d88 <_printf_float+0x2c8>
 8012d30:	2301      	movs	r3, #1
 8012d32:	4a26      	ldr	r2, [pc, #152]	; (8012dcc <_printf_float+0x30c>)
 8012d34:	4631      	mov	r1, r6
 8012d36:	4628      	mov	r0, r5
 8012d38:	47b8      	blx	r7
 8012d3a:	3001      	adds	r0, #1
 8012d3c:	f43f af1d 	beq.w	8012b7a <_printf_float+0xba>
 8012d40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012d42:	b923      	cbnz	r3, 8012d4e <_printf_float+0x28e>
 8012d44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012d46:	b913      	cbnz	r3, 8012d4e <_printf_float+0x28e>
 8012d48:	6823      	ldr	r3, [r4, #0]
 8012d4a:	07d9      	lsls	r1, r3, #31
 8012d4c:	d5d8      	bpl.n	8012d00 <_printf_float+0x240>
 8012d4e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012d52:	4631      	mov	r1, r6
 8012d54:	4628      	mov	r0, r5
 8012d56:	47b8      	blx	r7
 8012d58:	3001      	adds	r0, #1
 8012d5a:	f43f af0e 	beq.w	8012b7a <_printf_float+0xba>
 8012d5e:	f04f 0900 	mov.w	r9, #0
 8012d62:	f104 0a1a 	add.w	sl, r4, #26
 8012d66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012d68:	425b      	negs	r3, r3
 8012d6a:	454b      	cmp	r3, r9
 8012d6c:	dc01      	bgt.n	8012d72 <_printf_float+0x2b2>
 8012d6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012d70:	e794      	b.n	8012c9c <_printf_float+0x1dc>
 8012d72:	2301      	movs	r3, #1
 8012d74:	4652      	mov	r2, sl
 8012d76:	4631      	mov	r1, r6
 8012d78:	4628      	mov	r0, r5
 8012d7a:	47b8      	blx	r7
 8012d7c:	3001      	adds	r0, #1
 8012d7e:	f43f aefc 	beq.w	8012b7a <_printf_float+0xba>
 8012d82:	f109 0901 	add.w	r9, r9, #1
 8012d86:	e7ee      	b.n	8012d66 <_printf_float+0x2a6>
 8012d88:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012d8a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8012d8c:	429a      	cmp	r2, r3
 8012d8e:	bfa8      	it	ge
 8012d90:	461a      	movge	r2, r3
 8012d92:	2a00      	cmp	r2, #0
 8012d94:	4691      	mov	r9, r2
 8012d96:	dd07      	ble.n	8012da8 <_printf_float+0x2e8>
 8012d98:	4613      	mov	r3, r2
 8012d9a:	4631      	mov	r1, r6
 8012d9c:	4642      	mov	r2, r8
 8012d9e:	4628      	mov	r0, r5
 8012da0:	47b8      	blx	r7
 8012da2:	3001      	adds	r0, #1
 8012da4:	f43f aee9 	beq.w	8012b7a <_printf_float+0xba>
 8012da8:	f104 031a 	add.w	r3, r4, #26
 8012dac:	f04f 0b00 	mov.w	fp, #0
 8012db0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012db4:	9306      	str	r3, [sp, #24]
 8012db6:	e015      	b.n	8012de4 <_printf_float+0x324>
 8012db8:	7fefffff 	.word	0x7fefffff
 8012dbc:	080189ac 	.word	0x080189ac
 8012dc0:	080189a8 	.word	0x080189a8
 8012dc4:	080189b4 	.word	0x080189b4
 8012dc8:	080189b0 	.word	0x080189b0
 8012dcc:	08018b6b 	.word	0x08018b6b
 8012dd0:	2301      	movs	r3, #1
 8012dd2:	9a06      	ldr	r2, [sp, #24]
 8012dd4:	4631      	mov	r1, r6
 8012dd6:	4628      	mov	r0, r5
 8012dd8:	47b8      	blx	r7
 8012dda:	3001      	adds	r0, #1
 8012ddc:	f43f aecd 	beq.w	8012b7a <_printf_float+0xba>
 8012de0:	f10b 0b01 	add.w	fp, fp, #1
 8012de4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8012de8:	ebaa 0309 	sub.w	r3, sl, r9
 8012dec:	455b      	cmp	r3, fp
 8012dee:	dcef      	bgt.n	8012dd0 <_printf_float+0x310>
 8012df0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012df4:	429a      	cmp	r2, r3
 8012df6:	44d0      	add	r8, sl
 8012df8:	db15      	blt.n	8012e26 <_printf_float+0x366>
 8012dfa:	6823      	ldr	r3, [r4, #0]
 8012dfc:	07da      	lsls	r2, r3, #31
 8012dfe:	d412      	bmi.n	8012e26 <_printf_float+0x366>
 8012e00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012e02:	9909      	ldr	r1, [sp, #36]	; 0x24
 8012e04:	eba3 020a 	sub.w	r2, r3, sl
 8012e08:	eba3 0a01 	sub.w	sl, r3, r1
 8012e0c:	4592      	cmp	sl, r2
 8012e0e:	bfa8      	it	ge
 8012e10:	4692      	movge	sl, r2
 8012e12:	f1ba 0f00 	cmp.w	sl, #0
 8012e16:	dc0e      	bgt.n	8012e36 <_printf_float+0x376>
 8012e18:	f04f 0800 	mov.w	r8, #0
 8012e1c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012e20:	f104 091a 	add.w	r9, r4, #26
 8012e24:	e019      	b.n	8012e5a <_printf_float+0x39a>
 8012e26:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012e2a:	4631      	mov	r1, r6
 8012e2c:	4628      	mov	r0, r5
 8012e2e:	47b8      	blx	r7
 8012e30:	3001      	adds	r0, #1
 8012e32:	d1e5      	bne.n	8012e00 <_printf_float+0x340>
 8012e34:	e6a1      	b.n	8012b7a <_printf_float+0xba>
 8012e36:	4653      	mov	r3, sl
 8012e38:	4642      	mov	r2, r8
 8012e3a:	4631      	mov	r1, r6
 8012e3c:	4628      	mov	r0, r5
 8012e3e:	47b8      	blx	r7
 8012e40:	3001      	adds	r0, #1
 8012e42:	d1e9      	bne.n	8012e18 <_printf_float+0x358>
 8012e44:	e699      	b.n	8012b7a <_printf_float+0xba>
 8012e46:	2301      	movs	r3, #1
 8012e48:	464a      	mov	r2, r9
 8012e4a:	4631      	mov	r1, r6
 8012e4c:	4628      	mov	r0, r5
 8012e4e:	47b8      	blx	r7
 8012e50:	3001      	adds	r0, #1
 8012e52:	f43f ae92 	beq.w	8012b7a <_printf_float+0xba>
 8012e56:	f108 0801 	add.w	r8, r8, #1
 8012e5a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012e5e:	1a9b      	subs	r3, r3, r2
 8012e60:	eba3 030a 	sub.w	r3, r3, sl
 8012e64:	4543      	cmp	r3, r8
 8012e66:	dcee      	bgt.n	8012e46 <_printf_float+0x386>
 8012e68:	e74a      	b.n	8012d00 <_printf_float+0x240>
 8012e6a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012e6c:	2a01      	cmp	r2, #1
 8012e6e:	dc01      	bgt.n	8012e74 <_printf_float+0x3b4>
 8012e70:	07db      	lsls	r3, r3, #31
 8012e72:	d53a      	bpl.n	8012eea <_printf_float+0x42a>
 8012e74:	2301      	movs	r3, #1
 8012e76:	4642      	mov	r2, r8
 8012e78:	4631      	mov	r1, r6
 8012e7a:	4628      	mov	r0, r5
 8012e7c:	47b8      	blx	r7
 8012e7e:	3001      	adds	r0, #1
 8012e80:	f43f ae7b 	beq.w	8012b7a <_printf_float+0xba>
 8012e84:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012e88:	4631      	mov	r1, r6
 8012e8a:	4628      	mov	r0, r5
 8012e8c:	47b8      	blx	r7
 8012e8e:	3001      	adds	r0, #1
 8012e90:	f108 0801 	add.w	r8, r8, #1
 8012e94:	f43f ae71 	beq.w	8012b7a <_printf_float+0xba>
 8012e98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012e9a:	2200      	movs	r2, #0
 8012e9c:	f103 3aff 	add.w	sl, r3, #4294967295
 8012ea0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8012ea4:	2300      	movs	r3, #0
 8012ea6:	f7ed fe1f 	bl	8000ae8 <__aeabi_dcmpeq>
 8012eaa:	b9c8      	cbnz	r0, 8012ee0 <_printf_float+0x420>
 8012eac:	4653      	mov	r3, sl
 8012eae:	4642      	mov	r2, r8
 8012eb0:	4631      	mov	r1, r6
 8012eb2:	4628      	mov	r0, r5
 8012eb4:	47b8      	blx	r7
 8012eb6:	3001      	adds	r0, #1
 8012eb8:	d10e      	bne.n	8012ed8 <_printf_float+0x418>
 8012eba:	e65e      	b.n	8012b7a <_printf_float+0xba>
 8012ebc:	2301      	movs	r3, #1
 8012ebe:	4652      	mov	r2, sl
 8012ec0:	4631      	mov	r1, r6
 8012ec2:	4628      	mov	r0, r5
 8012ec4:	47b8      	blx	r7
 8012ec6:	3001      	adds	r0, #1
 8012ec8:	f43f ae57 	beq.w	8012b7a <_printf_float+0xba>
 8012ecc:	f108 0801 	add.w	r8, r8, #1
 8012ed0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012ed2:	3b01      	subs	r3, #1
 8012ed4:	4543      	cmp	r3, r8
 8012ed6:	dcf1      	bgt.n	8012ebc <_printf_float+0x3fc>
 8012ed8:	464b      	mov	r3, r9
 8012eda:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8012ede:	e6de      	b.n	8012c9e <_printf_float+0x1de>
 8012ee0:	f04f 0800 	mov.w	r8, #0
 8012ee4:	f104 0a1a 	add.w	sl, r4, #26
 8012ee8:	e7f2      	b.n	8012ed0 <_printf_float+0x410>
 8012eea:	2301      	movs	r3, #1
 8012eec:	e7df      	b.n	8012eae <_printf_float+0x3ee>
 8012eee:	2301      	movs	r3, #1
 8012ef0:	464a      	mov	r2, r9
 8012ef2:	4631      	mov	r1, r6
 8012ef4:	4628      	mov	r0, r5
 8012ef6:	47b8      	blx	r7
 8012ef8:	3001      	adds	r0, #1
 8012efa:	f43f ae3e 	beq.w	8012b7a <_printf_float+0xba>
 8012efe:	f108 0801 	add.w	r8, r8, #1
 8012f02:	68e3      	ldr	r3, [r4, #12]
 8012f04:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8012f06:	1a9b      	subs	r3, r3, r2
 8012f08:	4543      	cmp	r3, r8
 8012f0a:	dcf0      	bgt.n	8012eee <_printf_float+0x42e>
 8012f0c:	e6fc      	b.n	8012d08 <_printf_float+0x248>
 8012f0e:	f04f 0800 	mov.w	r8, #0
 8012f12:	f104 0919 	add.w	r9, r4, #25
 8012f16:	e7f4      	b.n	8012f02 <_printf_float+0x442>
 8012f18:	2900      	cmp	r1, #0
 8012f1a:	f43f ae8b 	beq.w	8012c34 <_printf_float+0x174>
 8012f1e:	2300      	movs	r3, #0
 8012f20:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8012f24:	ab09      	add	r3, sp, #36	; 0x24
 8012f26:	9300      	str	r3, [sp, #0]
 8012f28:	ec49 8b10 	vmov	d0, r8, r9
 8012f2c:	6022      	str	r2, [r4, #0]
 8012f2e:	f8cd a004 	str.w	sl, [sp, #4]
 8012f32:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8012f36:	4628      	mov	r0, r5
 8012f38:	f7ff fd2e 	bl	8012998 <__cvt>
 8012f3c:	4680      	mov	r8, r0
 8012f3e:	e648      	b.n	8012bd2 <_printf_float+0x112>

08012f40 <_printf_common>:
 8012f40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012f44:	4691      	mov	r9, r2
 8012f46:	461f      	mov	r7, r3
 8012f48:	688a      	ldr	r2, [r1, #8]
 8012f4a:	690b      	ldr	r3, [r1, #16]
 8012f4c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8012f50:	4293      	cmp	r3, r2
 8012f52:	bfb8      	it	lt
 8012f54:	4613      	movlt	r3, r2
 8012f56:	f8c9 3000 	str.w	r3, [r9]
 8012f5a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8012f5e:	4606      	mov	r6, r0
 8012f60:	460c      	mov	r4, r1
 8012f62:	b112      	cbz	r2, 8012f6a <_printf_common+0x2a>
 8012f64:	3301      	adds	r3, #1
 8012f66:	f8c9 3000 	str.w	r3, [r9]
 8012f6a:	6823      	ldr	r3, [r4, #0]
 8012f6c:	0699      	lsls	r1, r3, #26
 8012f6e:	bf42      	ittt	mi
 8012f70:	f8d9 3000 	ldrmi.w	r3, [r9]
 8012f74:	3302      	addmi	r3, #2
 8012f76:	f8c9 3000 	strmi.w	r3, [r9]
 8012f7a:	6825      	ldr	r5, [r4, #0]
 8012f7c:	f015 0506 	ands.w	r5, r5, #6
 8012f80:	d107      	bne.n	8012f92 <_printf_common+0x52>
 8012f82:	f104 0a19 	add.w	sl, r4, #25
 8012f86:	68e3      	ldr	r3, [r4, #12]
 8012f88:	f8d9 2000 	ldr.w	r2, [r9]
 8012f8c:	1a9b      	subs	r3, r3, r2
 8012f8e:	42ab      	cmp	r3, r5
 8012f90:	dc28      	bgt.n	8012fe4 <_printf_common+0xa4>
 8012f92:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8012f96:	6822      	ldr	r2, [r4, #0]
 8012f98:	3300      	adds	r3, #0
 8012f9a:	bf18      	it	ne
 8012f9c:	2301      	movne	r3, #1
 8012f9e:	0692      	lsls	r2, r2, #26
 8012fa0:	d42d      	bmi.n	8012ffe <_printf_common+0xbe>
 8012fa2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8012fa6:	4639      	mov	r1, r7
 8012fa8:	4630      	mov	r0, r6
 8012faa:	47c0      	blx	r8
 8012fac:	3001      	adds	r0, #1
 8012fae:	d020      	beq.n	8012ff2 <_printf_common+0xb2>
 8012fb0:	6823      	ldr	r3, [r4, #0]
 8012fb2:	68e5      	ldr	r5, [r4, #12]
 8012fb4:	f8d9 2000 	ldr.w	r2, [r9]
 8012fb8:	f003 0306 	and.w	r3, r3, #6
 8012fbc:	2b04      	cmp	r3, #4
 8012fbe:	bf08      	it	eq
 8012fc0:	1aad      	subeq	r5, r5, r2
 8012fc2:	68a3      	ldr	r3, [r4, #8]
 8012fc4:	6922      	ldr	r2, [r4, #16]
 8012fc6:	bf0c      	ite	eq
 8012fc8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012fcc:	2500      	movne	r5, #0
 8012fce:	4293      	cmp	r3, r2
 8012fd0:	bfc4      	itt	gt
 8012fd2:	1a9b      	subgt	r3, r3, r2
 8012fd4:	18ed      	addgt	r5, r5, r3
 8012fd6:	f04f 0900 	mov.w	r9, #0
 8012fda:	341a      	adds	r4, #26
 8012fdc:	454d      	cmp	r5, r9
 8012fde:	d11a      	bne.n	8013016 <_printf_common+0xd6>
 8012fe0:	2000      	movs	r0, #0
 8012fe2:	e008      	b.n	8012ff6 <_printf_common+0xb6>
 8012fe4:	2301      	movs	r3, #1
 8012fe6:	4652      	mov	r2, sl
 8012fe8:	4639      	mov	r1, r7
 8012fea:	4630      	mov	r0, r6
 8012fec:	47c0      	blx	r8
 8012fee:	3001      	adds	r0, #1
 8012ff0:	d103      	bne.n	8012ffa <_printf_common+0xba>
 8012ff2:	f04f 30ff 	mov.w	r0, #4294967295
 8012ff6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012ffa:	3501      	adds	r5, #1
 8012ffc:	e7c3      	b.n	8012f86 <_printf_common+0x46>
 8012ffe:	18e1      	adds	r1, r4, r3
 8013000:	1c5a      	adds	r2, r3, #1
 8013002:	2030      	movs	r0, #48	; 0x30
 8013004:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8013008:	4422      	add	r2, r4
 801300a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801300e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8013012:	3302      	adds	r3, #2
 8013014:	e7c5      	b.n	8012fa2 <_printf_common+0x62>
 8013016:	2301      	movs	r3, #1
 8013018:	4622      	mov	r2, r4
 801301a:	4639      	mov	r1, r7
 801301c:	4630      	mov	r0, r6
 801301e:	47c0      	blx	r8
 8013020:	3001      	adds	r0, #1
 8013022:	d0e6      	beq.n	8012ff2 <_printf_common+0xb2>
 8013024:	f109 0901 	add.w	r9, r9, #1
 8013028:	e7d8      	b.n	8012fdc <_printf_common+0x9c>
	...

0801302c <_printf_i>:
 801302c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013030:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8013034:	460c      	mov	r4, r1
 8013036:	7e09      	ldrb	r1, [r1, #24]
 8013038:	b085      	sub	sp, #20
 801303a:	296e      	cmp	r1, #110	; 0x6e
 801303c:	4617      	mov	r7, r2
 801303e:	4606      	mov	r6, r0
 8013040:	4698      	mov	r8, r3
 8013042:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8013044:	f000 80b3 	beq.w	80131ae <_printf_i+0x182>
 8013048:	d822      	bhi.n	8013090 <_printf_i+0x64>
 801304a:	2963      	cmp	r1, #99	; 0x63
 801304c:	d036      	beq.n	80130bc <_printf_i+0x90>
 801304e:	d80a      	bhi.n	8013066 <_printf_i+0x3a>
 8013050:	2900      	cmp	r1, #0
 8013052:	f000 80b9 	beq.w	80131c8 <_printf_i+0x19c>
 8013056:	2958      	cmp	r1, #88	; 0x58
 8013058:	f000 8083 	beq.w	8013162 <_printf_i+0x136>
 801305c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013060:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8013064:	e032      	b.n	80130cc <_printf_i+0xa0>
 8013066:	2964      	cmp	r1, #100	; 0x64
 8013068:	d001      	beq.n	801306e <_printf_i+0x42>
 801306a:	2969      	cmp	r1, #105	; 0x69
 801306c:	d1f6      	bne.n	801305c <_printf_i+0x30>
 801306e:	6820      	ldr	r0, [r4, #0]
 8013070:	6813      	ldr	r3, [r2, #0]
 8013072:	0605      	lsls	r5, r0, #24
 8013074:	f103 0104 	add.w	r1, r3, #4
 8013078:	d52a      	bpl.n	80130d0 <_printf_i+0xa4>
 801307a:	681b      	ldr	r3, [r3, #0]
 801307c:	6011      	str	r1, [r2, #0]
 801307e:	2b00      	cmp	r3, #0
 8013080:	da03      	bge.n	801308a <_printf_i+0x5e>
 8013082:	222d      	movs	r2, #45	; 0x2d
 8013084:	425b      	negs	r3, r3
 8013086:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 801308a:	486f      	ldr	r0, [pc, #444]	; (8013248 <_printf_i+0x21c>)
 801308c:	220a      	movs	r2, #10
 801308e:	e039      	b.n	8013104 <_printf_i+0xd8>
 8013090:	2973      	cmp	r1, #115	; 0x73
 8013092:	f000 809d 	beq.w	80131d0 <_printf_i+0x1a4>
 8013096:	d808      	bhi.n	80130aa <_printf_i+0x7e>
 8013098:	296f      	cmp	r1, #111	; 0x6f
 801309a:	d020      	beq.n	80130de <_printf_i+0xb2>
 801309c:	2970      	cmp	r1, #112	; 0x70
 801309e:	d1dd      	bne.n	801305c <_printf_i+0x30>
 80130a0:	6823      	ldr	r3, [r4, #0]
 80130a2:	f043 0320 	orr.w	r3, r3, #32
 80130a6:	6023      	str	r3, [r4, #0]
 80130a8:	e003      	b.n	80130b2 <_printf_i+0x86>
 80130aa:	2975      	cmp	r1, #117	; 0x75
 80130ac:	d017      	beq.n	80130de <_printf_i+0xb2>
 80130ae:	2978      	cmp	r1, #120	; 0x78
 80130b0:	d1d4      	bne.n	801305c <_printf_i+0x30>
 80130b2:	2378      	movs	r3, #120	; 0x78
 80130b4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80130b8:	4864      	ldr	r0, [pc, #400]	; (801324c <_printf_i+0x220>)
 80130ba:	e055      	b.n	8013168 <_printf_i+0x13c>
 80130bc:	6813      	ldr	r3, [r2, #0]
 80130be:	1d19      	adds	r1, r3, #4
 80130c0:	681b      	ldr	r3, [r3, #0]
 80130c2:	6011      	str	r1, [r2, #0]
 80130c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80130c8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80130cc:	2301      	movs	r3, #1
 80130ce:	e08c      	b.n	80131ea <_printf_i+0x1be>
 80130d0:	681b      	ldr	r3, [r3, #0]
 80130d2:	6011      	str	r1, [r2, #0]
 80130d4:	f010 0f40 	tst.w	r0, #64	; 0x40
 80130d8:	bf18      	it	ne
 80130da:	b21b      	sxthne	r3, r3
 80130dc:	e7cf      	b.n	801307e <_printf_i+0x52>
 80130de:	6813      	ldr	r3, [r2, #0]
 80130e0:	6825      	ldr	r5, [r4, #0]
 80130e2:	1d18      	adds	r0, r3, #4
 80130e4:	6010      	str	r0, [r2, #0]
 80130e6:	0628      	lsls	r0, r5, #24
 80130e8:	d501      	bpl.n	80130ee <_printf_i+0xc2>
 80130ea:	681b      	ldr	r3, [r3, #0]
 80130ec:	e002      	b.n	80130f4 <_printf_i+0xc8>
 80130ee:	0668      	lsls	r0, r5, #25
 80130f0:	d5fb      	bpl.n	80130ea <_printf_i+0xbe>
 80130f2:	881b      	ldrh	r3, [r3, #0]
 80130f4:	4854      	ldr	r0, [pc, #336]	; (8013248 <_printf_i+0x21c>)
 80130f6:	296f      	cmp	r1, #111	; 0x6f
 80130f8:	bf14      	ite	ne
 80130fa:	220a      	movne	r2, #10
 80130fc:	2208      	moveq	r2, #8
 80130fe:	2100      	movs	r1, #0
 8013100:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8013104:	6865      	ldr	r5, [r4, #4]
 8013106:	60a5      	str	r5, [r4, #8]
 8013108:	2d00      	cmp	r5, #0
 801310a:	f2c0 8095 	blt.w	8013238 <_printf_i+0x20c>
 801310e:	6821      	ldr	r1, [r4, #0]
 8013110:	f021 0104 	bic.w	r1, r1, #4
 8013114:	6021      	str	r1, [r4, #0]
 8013116:	2b00      	cmp	r3, #0
 8013118:	d13d      	bne.n	8013196 <_printf_i+0x16a>
 801311a:	2d00      	cmp	r5, #0
 801311c:	f040 808e 	bne.w	801323c <_printf_i+0x210>
 8013120:	4665      	mov	r5, ip
 8013122:	2a08      	cmp	r2, #8
 8013124:	d10b      	bne.n	801313e <_printf_i+0x112>
 8013126:	6823      	ldr	r3, [r4, #0]
 8013128:	07db      	lsls	r3, r3, #31
 801312a:	d508      	bpl.n	801313e <_printf_i+0x112>
 801312c:	6923      	ldr	r3, [r4, #16]
 801312e:	6862      	ldr	r2, [r4, #4]
 8013130:	429a      	cmp	r2, r3
 8013132:	bfde      	ittt	le
 8013134:	2330      	movle	r3, #48	; 0x30
 8013136:	f805 3c01 	strble.w	r3, [r5, #-1]
 801313a:	f105 35ff 	addle.w	r5, r5, #4294967295
 801313e:	ebac 0305 	sub.w	r3, ip, r5
 8013142:	6123      	str	r3, [r4, #16]
 8013144:	f8cd 8000 	str.w	r8, [sp]
 8013148:	463b      	mov	r3, r7
 801314a:	aa03      	add	r2, sp, #12
 801314c:	4621      	mov	r1, r4
 801314e:	4630      	mov	r0, r6
 8013150:	f7ff fef6 	bl	8012f40 <_printf_common>
 8013154:	3001      	adds	r0, #1
 8013156:	d14d      	bne.n	80131f4 <_printf_i+0x1c8>
 8013158:	f04f 30ff 	mov.w	r0, #4294967295
 801315c:	b005      	add	sp, #20
 801315e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013162:	4839      	ldr	r0, [pc, #228]	; (8013248 <_printf_i+0x21c>)
 8013164:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8013168:	6813      	ldr	r3, [r2, #0]
 801316a:	6821      	ldr	r1, [r4, #0]
 801316c:	1d1d      	adds	r5, r3, #4
 801316e:	681b      	ldr	r3, [r3, #0]
 8013170:	6015      	str	r5, [r2, #0]
 8013172:	060a      	lsls	r2, r1, #24
 8013174:	d50b      	bpl.n	801318e <_printf_i+0x162>
 8013176:	07ca      	lsls	r2, r1, #31
 8013178:	bf44      	itt	mi
 801317a:	f041 0120 	orrmi.w	r1, r1, #32
 801317e:	6021      	strmi	r1, [r4, #0]
 8013180:	b91b      	cbnz	r3, 801318a <_printf_i+0x15e>
 8013182:	6822      	ldr	r2, [r4, #0]
 8013184:	f022 0220 	bic.w	r2, r2, #32
 8013188:	6022      	str	r2, [r4, #0]
 801318a:	2210      	movs	r2, #16
 801318c:	e7b7      	b.n	80130fe <_printf_i+0xd2>
 801318e:	064d      	lsls	r5, r1, #25
 8013190:	bf48      	it	mi
 8013192:	b29b      	uxthmi	r3, r3
 8013194:	e7ef      	b.n	8013176 <_printf_i+0x14a>
 8013196:	4665      	mov	r5, ip
 8013198:	fbb3 f1f2 	udiv	r1, r3, r2
 801319c:	fb02 3311 	mls	r3, r2, r1, r3
 80131a0:	5cc3      	ldrb	r3, [r0, r3]
 80131a2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80131a6:	460b      	mov	r3, r1
 80131a8:	2900      	cmp	r1, #0
 80131aa:	d1f5      	bne.n	8013198 <_printf_i+0x16c>
 80131ac:	e7b9      	b.n	8013122 <_printf_i+0xf6>
 80131ae:	6813      	ldr	r3, [r2, #0]
 80131b0:	6825      	ldr	r5, [r4, #0]
 80131b2:	6961      	ldr	r1, [r4, #20]
 80131b4:	1d18      	adds	r0, r3, #4
 80131b6:	6010      	str	r0, [r2, #0]
 80131b8:	0628      	lsls	r0, r5, #24
 80131ba:	681b      	ldr	r3, [r3, #0]
 80131bc:	d501      	bpl.n	80131c2 <_printf_i+0x196>
 80131be:	6019      	str	r1, [r3, #0]
 80131c0:	e002      	b.n	80131c8 <_printf_i+0x19c>
 80131c2:	066a      	lsls	r2, r5, #25
 80131c4:	d5fb      	bpl.n	80131be <_printf_i+0x192>
 80131c6:	8019      	strh	r1, [r3, #0]
 80131c8:	2300      	movs	r3, #0
 80131ca:	6123      	str	r3, [r4, #16]
 80131cc:	4665      	mov	r5, ip
 80131ce:	e7b9      	b.n	8013144 <_printf_i+0x118>
 80131d0:	6813      	ldr	r3, [r2, #0]
 80131d2:	1d19      	adds	r1, r3, #4
 80131d4:	6011      	str	r1, [r2, #0]
 80131d6:	681d      	ldr	r5, [r3, #0]
 80131d8:	6862      	ldr	r2, [r4, #4]
 80131da:	2100      	movs	r1, #0
 80131dc:	4628      	mov	r0, r5
 80131de:	f7ed f80f 	bl	8000200 <memchr>
 80131e2:	b108      	cbz	r0, 80131e8 <_printf_i+0x1bc>
 80131e4:	1b40      	subs	r0, r0, r5
 80131e6:	6060      	str	r0, [r4, #4]
 80131e8:	6863      	ldr	r3, [r4, #4]
 80131ea:	6123      	str	r3, [r4, #16]
 80131ec:	2300      	movs	r3, #0
 80131ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80131f2:	e7a7      	b.n	8013144 <_printf_i+0x118>
 80131f4:	6923      	ldr	r3, [r4, #16]
 80131f6:	462a      	mov	r2, r5
 80131f8:	4639      	mov	r1, r7
 80131fa:	4630      	mov	r0, r6
 80131fc:	47c0      	blx	r8
 80131fe:	3001      	adds	r0, #1
 8013200:	d0aa      	beq.n	8013158 <_printf_i+0x12c>
 8013202:	6823      	ldr	r3, [r4, #0]
 8013204:	079b      	lsls	r3, r3, #30
 8013206:	d413      	bmi.n	8013230 <_printf_i+0x204>
 8013208:	68e0      	ldr	r0, [r4, #12]
 801320a:	9b03      	ldr	r3, [sp, #12]
 801320c:	4298      	cmp	r0, r3
 801320e:	bfb8      	it	lt
 8013210:	4618      	movlt	r0, r3
 8013212:	e7a3      	b.n	801315c <_printf_i+0x130>
 8013214:	2301      	movs	r3, #1
 8013216:	464a      	mov	r2, r9
 8013218:	4639      	mov	r1, r7
 801321a:	4630      	mov	r0, r6
 801321c:	47c0      	blx	r8
 801321e:	3001      	adds	r0, #1
 8013220:	d09a      	beq.n	8013158 <_printf_i+0x12c>
 8013222:	3501      	adds	r5, #1
 8013224:	68e3      	ldr	r3, [r4, #12]
 8013226:	9a03      	ldr	r2, [sp, #12]
 8013228:	1a9b      	subs	r3, r3, r2
 801322a:	42ab      	cmp	r3, r5
 801322c:	dcf2      	bgt.n	8013214 <_printf_i+0x1e8>
 801322e:	e7eb      	b.n	8013208 <_printf_i+0x1dc>
 8013230:	2500      	movs	r5, #0
 8013232:	f104 0919 	add.w	r9, r4, #25
 8013236:	e7f5      	b.n	8013224 <_printf_i+0x1f8>
 8013238:	2b00      	cmp	r3, #0
 801323a:	d1ac      	bne.n	8013196 <_printf_i+0x16a>
 801323c:	7803      	ldrb	r3, [r0, #0]
 801323e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8013242:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013246:	e76c      	b.n	8013122 <_printf_i+0xf6>
 8013248:	080189b8 	.word	0x080189b8
 801324c:	080189c9 	.word	0x080189c9

08013250 <_scanf_float>:
 8013250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013254:	469a      	mov	sl, r3
 8013256:	688b      	ldr	r3, [r1, #8]
 8013258:	4616      	mov	r6, r2
 801325a:	1e5a      	subs	r2, r3, #1
 801325c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8013260:	b087      	sub	sp, #28
 8013262:	bf83      	ittte	hi
 8013264:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8013268:	189b      	addhi	r3, r3, r2
 801326a:	9301      	strhi	r3, [sp, #4]
 801326c:	2300      	movls	r3, #0
 801326e:	bf86      	itte	hi
 8013270:	f240 135d 	movwhi	r3, #349	; 0x15d
 8013274:	608b      	strhi	r3, [r1, #8]
 8013276:	9301      	strls	r3, [sp, #4]
 8013278:	680b      	ldr	r3, [r1, #0]
 801327a:	4688      	mov	r8, r1
 801327c:	f04f 0b00 	mov.w	fp, #0
 8013280:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8013284:	f848 3b1c 	str.w	r3, [r8], #28
 8013288:	e9cd bb03 	strd	fp, fp, [sp, #12]
 801328c:	4607      	mov	r7, r0
 801328e:	460c      	mov	r4, r1
 8013290:	4645      	mov	r5, r8
 8013292:	465a      	mov	r2, fp
 8013294:	46d9      	mov	r9, fp
 8013296:	f8cd b008 	str.w	fp, [sp, #8]
 801329a:	68a1      	ldr	r1, [r4, #8]
 801329c:	b181      	cbz	r1, 80132c0 <_scanf_float+0x70>
 801329e:	6833      	ldr	r3, [r6, #0]
 80132a0:	781b      	ldrb	r3, [r3, #0]
 80132a2:	2b49      	cmp	r3, #73	; 0x49
 80132a4:	d071      	beq.n	801338a <_scanf_float+0x13a>
 80132a6:	d84d      	bhi.n	8013344 <_scanf_float+0xf4>
 80132a8:	2b39      	cmp	r3, #57	; 0x39
 80132aa:	d840      	bhi.n	801332e <_scanf_float+0xde>
 80132ac:	2b31      	cmp	r3, #49	; 0x31
 80132ae:	f080 8088 	bcs.w	80133c2 <_scanf_float+0x172>
 80132b2:	2b2d      	cmp	r3, #45	; 0x2d
 80132b4:	f000 8090 	beq.w	80133d8 <_scanf_float+0x188>
 80132b8:	d815      	bhi.n	80132e6 <_scanf_float+0x96>
 80132ba:	2b2b      	cmp	r3, #43	; 0x2b
 80132bc:	f000 808c 	beq.w	80133d8 <_scanf_float+0x188>
 80132c0:	f1b9 0f00 	cmp.w	r9, #0
 80132c4:	d003      	beq.n	80132ce <_scanf_float+0x7e>
 80132c6:	6823      	ldr	r3, [r4, #0]
 80132c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80132cc:	6023      	str	r3, [r4, #0]
 80132ce:	3a01      	subs	r2, #1
 80132d0:	2a01      	cmp	r2, #1
 80132d2:	f200 80ea 	bhi.w	80134aa <_scanf_float+0x25a>
 80132d6:	4545      	cmp	r5, r8
 80132d8:	f200 80dc 	bhi.w	8013494 <_scanf_float+0x244>
 80132dc:	2601      	movs	r6, #1
 80132de:	4630      	mov	r0, r6
 80132e0:	b007      	add	sp, #28
 80132e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80132e6:	2b2e      	cmp	r3, #46	; 0x2e
 80132e8:	f000 809f 	beq.w	801342a <_scanf_float+0x1da>
 80132ec:	2b30      	cmp	r3, #48	; 0x30
 80132ee:	d1e7      	bne.n	80132c0 <_scanf_float+0x70>
 80132f0:	6820      	ldr	r0, [r4, #0]
 80132f2:	f410 7f80 	tst.w	r0, #256	; 0x100
 80132f6:	d064      	beq.n	80133c2 <_scanf_float+0x172>
 80132f8:	9b01      	ldr	r3, [sp, #4]
 80132fa:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 80132fe:	6020      	str	r0, [r4, #0]
 8013300:	f109 0901 	add.w	r9, r9, #1
 8013304:	b11b      	cbz	r3, 801330e <_scanf_float+0xbe>
 8013306:	3b01      	subs	r3, #1
 8013308:	3101      	adds	r1, #1
 801330a:	9301      	str	r3, [sp, #4]
 801330c:	60a1      	str	r1, [r4, #8]
 801330e:	68a3      	ldr	r3, [r4, #8]
 8013310:	3b01      	subs	r3, #1
 8013312:	60a3      	str	r3, [r4, #8]
 8013314:	6923      	ldr	r3, [r4, #16]
 8013316:	3301      	adds	r3, #1
 8013318:	6123      	str	r3, [r4, #16]
 801331a:	6873      	ldr	r3, [r6, #4]
 801331c:	3b01      	subs	r3, #1
 801331e:	2b00      	cmp	r3, #0
 8013320:	6073      	str	r3, [r6, #4]
 8013322:	f340 80ac 	ble.w	801347e <_scanf_float+0x22e>
 8013326:	6833      	ldr	r3, [r6, #0]
 8013328:	3301      	adds	r3, #1
 801332a:	6033      	str	r3, [r6, #0]
 801332c:	e7b5      	b.n	801329a <_scanf_float+0x4a>
 801332e:	2b45      	cmp	r3, #69	; 0x45
 8013330:	f000 8085 	beq.w	801343e <_scanf_float+0x1ee>
 8013334:	2b46      	cmp	r3, #70	; 0x46
 8013336:	d06a      	beq.n	801340e <_scanf_float+0x1be>
 8013338:	2b41      	cmp	r3, #65	; 0x41
 801333a:	d1c1      	bne.n	80132c0 <_scanf_float+0x70>
 801333c:	2a01      	cmp	r2, #1
 801333e:	d1bf      	bne.n	80132c0 <_scanf_float+0x70>
 8013340:	2202      	movs	r2, #2
 8013342:	e046      	b.n	80133d2 <_scanf_float+0x182>
 8013344:	2b65      	cmp	r3, #101	; 0x65
 8013346:	d07a      	beq.n	801343e <_scanf_float+0x1ee>
 8013348:	d818      	bhi.n	801337c <_scanf_float+0x12c>
 801334a:	2b54      	cmp	r3, #84	; 0x54
 801334c:	d066      	beq.n	801341c <_scanf_float+0x1cc>
 801334e:	d811      	bhi.n	8013374 <_scanf_float+0x124>
 8013350:	2b4e      	cmp	r3, #78	; 0x4e
 8013352:	d1b5      	bne.n	80132c0 <_scanf_float+0x70>
 8013354:	2a00      	cmp	r2, #0
 8013356:	d146      	bne.n	80133e6 <_scanf_float+0x196>
 8013358:	f1b9 0f00 	cmp.w	r9, #0
 801335c:	d145      	bne.n	80133ea <_scanf_float+0x19a>
 801335e:	6821      	ldr	r1, [r4, #0]
 8013360:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8013364:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8013368:	d13f      	bne.n	80133ea <_scanf_float+0x19a>
 801336a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 801336e:	6021      	str	r1, [r4, #0]
 8013370:	2201      	movs	r2, #1
 8013372:	e02e      	b.n	80133d2 <_scanf_float+0x182>
 8013374:	2b59      	cmp	r3, #89	; 0x59
 8013376:	d01e      	beq.n	80133b6 <_scanf_float+0x166>
 8013378:	2b61      	cmp	r3, #97	; 0x61
 801337a:	e7de      	b.n	801333a <_scanf_float+0xea>
 801337c:	2b6e      	cmp	r3, #110	; 0x6e
 801337e:	d0e9      	beq.n	8013354 <_scanf_float+0x104>
 8013380:	d815      	bhi.n	80133ae <_scanf_float+0x15e>
 8013382:	2b66      	cmp	r3, #102	; 0x66
 8013384:	d043      	beq.n	801340e <_scanf_float+0x1be>
 8013386:	2b69      	cmp	r3, #105	; 0x69
 8013388:	d19a      	bne.n	80132c0 <_scanf_float+0x70>
 801338a:	f1bb 0f00 	cmp.w	fp, #0
 801338e:	d138      	bne.n	8013402 <_scanf_float+0x1b2>
 8013390:	f1b9 0f00 	cmp.w	r9, #0
 8013394:	d197      	bne.n	80132c6 <_scanf_float+0x76>
 8013396:	6821      	ldr	r1, [r4, #0]
 8013398:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 801339c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 80133a0:	d195      	bne.n	80132ce <_scanf_float+0x7e>
 80133a2:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80133a6:	6021      	str	r1, [r4, #0]
 80133a8:	f04f 0b01 	mov.w	fp, #1
 80133ac:	e011      	b.n	80133d2 <_scanf_float+0x182>
 80133ae:	2b74      	cmp	r3, #116	; 0x74
 80133b0:	d034      	beq.n	801341c <_scanf_float+0x1cc>
 80133b2:	2b79      	cmp	r3, #121	; 0x79
 80133b4:	d184      	bne.n	80132c0 <_scanf_float+0x70>
 80133b6:	f1bb 0f07 	cmp.w	fp, #7
 80133ba:	d181      	bne.n	80132c0 <_scanf_float+0x70>
 80133bc:	f04f 0b08 	mov.w	fp, #8
 80133c0:	e007      	b.n	80133d2 <_scanf_float+0x182>
 80133c2:	eb12 0f0b 	cmn.w	r2, fp
 80133c6:	f47f af7b 	bne.w	80132c0 <_scanf_float+0x70>
 80133ca:	6821      	ldr	r1, [r4, #0]
 80133cc:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 80133d0:	6021      	str	r1, [r4, #0]
 80133d2:	702b      	strb	r3, [r5, #0]
 80133d4:	3501      	adds	r5, #1
 80133d6:	e79a      	b.n	801330e <_scanf_float+0xbe>
 80133d8:	6821      	ldr	r1, [r4, #0]
 80133da:	0608      	lsls	r0, r1, #24
 80133dc:	f57f af70 	bpl.w	80132c0 <_scanf_float+0x70>
 80133e0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80133e4:	e7f4      	b.n	80133d0 <_scanf_float+0x180>
 80133e6:	2a02      	cmp	r2, #2
 80133e8:	d047      	beq.n	801347a <_scanf_float+0x22a>
 80133ea:	f1bb 0f01 	cmp.w	fp, #1
 80133ee:	d003      	beq.n	80133f8 <_scanf_float+0x1a8>
 80133f0:	f1bb 0f04 	cmp.w	fp, #4
 80133f4:	f47f af64 	bne.w	80132c0 <_scanf_float+0x70>
 80133f8:	f10b 0b01 	add.w	fp, fp, #1
 80133fc:	fa5f fb8b 	uxtb.w	fp, fp
 8013400:	e7e7      	b.n	80133d2 <_scanf_float+0x182>
 8013402:	f1bb 0f03 	cmp.w	fp, #3
 8013406:	d0f7      	beq.n	80133f8 <_scanf_float+0x1a8>
 8013408:	f1bb 0f05 	cmp.w	fp, #5
 801340c:	e7f2      	b.n	80133f4 <_scanf_float+0x1a4>
 801340e:	f1bb 0f02 	cmp.w	fp, #2
 8013412:	f47f af55 	bne.w	80132c0 <_scanf_float+0x70>
 8013416:	f04f 0b03 	mov.w	fp, #3
 801341a:	e7da      	b.n	80133d2 <_scanf_float+0x182>
 801341c:	f1bb 0f06 	cmp.w	fp, #6
 8013420:	f47f af4e 	bne.w	80132c0 <_scanf_float+0x70>
 8013424:	f04f 0b07 	mov.w	fp, #7
 8013428:	e7d3      	b.n	80133d2 <_scanf_float+0x182>
 801342a:	6821      	ldr	r1, [r4, #0]
 801342c:	0588      	lsls	r0, r1, #22
 801342e:	f57f af47 	bpl.w	80132c0 <_scanf_float+0x70>
 8013432:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8013436:	6021      	str	r1, [r4, #0]
 8013438:	f8cd 9008 	str.w	r9, [sp, #8]
 801343c:	e7c9      	b.n	80133d2 <_scanf_float+0x182>
 801343e:	6821      	ldr	r1, [r4, #0]
 8013440:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8013444:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8013448:	d006      	beq.n	8013458 <_scanf_float+0x208>
 801344a:	0548      	lsls	r0, r1, #21
 801344c:	f57f af38 	bpl.w	80132c0 <_scanf_float+0x70>
 8013450:	f1b9 0f00 	cmp.w	r9, #0
 8013454:	f43f af3b 	beq.w	80132ce <_scanf_float+0x7e>
 8013458:	0588      	lsls	r0, r1, #22
 801345a:	bf58      	it	pl
 801345c:	9802      	ldrpl	r0, [sp, #8]
 801345e:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8013462:	bf58      	it	pl
 8013464:	eba9 0000 	subpl.w	r0, r9, r0
 8013468:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 801346c:	bf58      	it	pl
 801346e:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8013472:	6021      	str	r1, [r4, #0]
 8013474:	f04f 0900 	mov.w	r9, #0
 8013478:	e7ab      	b.n	80133d2 <_scanf_float+0x182>
 801347a:	2203      	movs	r2, #3
 801347c:	e7a9      	b.n	80133d2 <_scanf_float+0x182>
 801347e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8013482:	9205      	str	r2, [sp, #20]
 8013484:	4631      	mov	r1, r6
 8013486:	4638      	mov	r0, r7
 8013488:	4798      	blx	r3
 801348a:	9a05      	ldr	r2, [sp, #20]
 801348c:	2800      	cmp	r0, #0
 801348e:	f43f af04 	beq.w	801329a <_scanf_float+0x4a>
 8013492:	e715      	b.n	80132c0 <_scanf_float+0x70>
 8013494:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013498:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 801349c:	4632      	mov	r2, r6
 801349e:	4638      	mov	r0, r7
 80134a0:	4798      	blx	r3
 80134a2:	6923      	ldr	r3, [r4, #16]
 80134a4:	3b01      	subs	r3, #1
 80134a6:	6123      	str	r3, [r4, #16]
 80134a8:	e715      	b.n	80132d6 <_scanf_float+0x86>
 80134aa:	f10b 33ff 	add.w	r3, fp, #4294967295
 80134ae:	2b06      	cmp	r3, #6
 80134b0:	d80a      	bhi.n	80134c8 <_scanf_float+0x278>
 80134b2:	f1bb 0f02 	cmp.w	fp, #2
 80134b6:	d968      	bls.n	801358a <_scanf_float+0x33a>
 80134b8:	f1ab 0b03 	sub.w	fp, fp, #3
 80134bc:	fa5f fb8b 	uxtb.w	fp, fp
 80134c0:	eba5 0b0b 	sub.w	fp, r5, fp
 80134c4:	455d      	cmp	r5, fp
 80134c6:	d14b      	bne.n	8013560 <_scanf_float+0x310>
 80134c8:	6823      	ldr	r3, [r4, #0]
 80134ca:	05da      	lsls	r2, r3, #23
 80134cc:	d51f      	bpl.n	801350e <_scanf_float+0x2be>
 80134ce:	055b      	lsls	r3, r3, #21
 80134d0:	d468      	bmi.n	80135a4 <_scanf_float+0x354>
 80134d2:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80134d6:	6923      	ldr	r3, [r4, #16]
 80134d8:	2965      	cmp	r1, #101	; 0x65
 80134da:	f103 33ff 	add.w	r3, r3, #4294967295
 80134de:	f105 3bff 	add.w	fp, r5, #4294967295
 80134e2:	6123      	str	r3, [r4, #16]
 80134e4:	d00d      	beq.n	8013502 <_scanf_float+0x2b2>
 80134e6:	2945      	cmp	r1, #69	; 0x45
 80134e8:	d00b      	beq.n	8013502 <_scanf_float+0x2b2>
 80134ea:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80134ee:	4632      	mov	r2, r6
 80134f0:	4638      	mov	r0, r7
 80134f2:	4798      	blx	r3
 80134f4:	6923      	ldr	r3, [r4, #16]
 80134f6:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 80134fa:	3b01      	subs	r3, #1
 80134fc:	f1a5 0b02 	sub.w	fp, r5, #2
 8013500:	6123      	str	r3, [r4, #16]
 8013502:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013506:	4632      	mov	r2, r6
 8013508:	4638      	mov	r0, r7
 801350a:	4798      	blx	r3
 801350c:	465d      	mov	r5, fp
 801350e:	6826      	ldr	r6, [r4, #0]
 8013510:	f016 0610 	ands.w	r6, r6, #16
 8013514:	d17a      	bne.n	801360c <_scanf_float+0x3bc>
 8013516:	702e      	strb	r6, [r5, #0]
 8013518:	6823      	ldr	r3, [r4, #0]
 801351a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 801351e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8013522:	d142      	bne.n	80135aa <_scanf_float+0x35a>
 8013524:	9b02      	ldr	r3, [sp, #8]
 8013526:	eba9 0303 	sub.w	r3, r9, r3
 801352a:	425a      	negs	r2, r3
 801352c:	2b00      	cmp	r3, #0
 801352e:	d149      	bne.n	80135c4 <_scanf_float+0x374>
 8013530:	2200      	movs	r2, #0
 8013532:	4641      	mov	r1, r8
 8013534:	4638      	mov	r0, r7
 8013536:	f000 ff23 	bl	8014380 <_strtod_r>
 801353a:	6825      	ldr	r5, [r4, #0]
 801353c:	f8da 3000 	ldr.w	r3, [sl]
 8013540:	f015 0f02 	tst.w	r5, #2
 8013544:	f103 0204 	add.w	r2, r3, #4
 8013548:	ec59 8b10 	vmov	r8, r9, d0
 801354c:	f8ca 2000 	str.w	r2, [sl]
 8013550:	d043      	beq.n	80135da <_scanf_float+0x38a>
 8013552:	681b      	ldr	r3, [r3, #0]
 8013554:	e9c3 8900 	strd	r8, r9, [r3]
 8013558:	68e3      	ldr	r3, [r4, #12]
 801355a:	3301      	adds	r3, #1
 801355c:	60e3      	str	r3, [r4, #12]
 801355e:	e6be      	b.n	80132de <_scanf_float+0x8e>
 8013560:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013564:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8013568:	4632      	mov	r2, r6
 801356a:	4638      	mov	r0, r7
 801356c:	4798      	blx	r3
 801356e:	6923      	ldr	r3, [r4, #16]
 8013570:	3b01      	subs	r3, #1
 8013572:	6123      	str	r3, [r4, #16]
 8013574:	e7a6      	b.n	80134c4 <_scanf_float+0x274>
 8013576:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801357a:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 801357e:	4632      	mov	r2, r6
 8013580:	4638      	mov	r0, r7
 8013582:	4798      	blx	r3
 8013584:	6923      	ldr	r3, [r4, #16]
 8013586:	3b01      	subs	r3, #1
 8013588:	6123      	str	r3, [r4, #16]
 801358a:	4545      	cmp	r5, r8
 801358c:	d8f3      	bhi.n	8013576 <_scanf_float+0x326>
 801358e:	e6a5      	b.n	80132dc <_scanf_float+0x8c>
 8013590:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013594:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8013598:	4632      	mov	r2, r6
 801359a:	4638      	mov	r0, r7
 801359c:	4798      	blx	r3
 801359e:	6923      	ldr	r3, [r4, #16]
 80135a0:	3b01      	subs	r3, #1
 80135a2:	6123      	str	r3, [r4, #16]
 80135a4:	4545      	cmp	r5, r8
 80135a6:	d8f3      	bhi.n	8013590 <_scanf_float+0x340>
 80135a8:	e698      	b.n	80132dc <_scanf_float+0x8c>
 80135aa:	9b03      	ldr	r3, [sp, #12]
 80135ac:	2b00      	cmp	r3, #0
 80135ae:	d0bf      	beq.n	8013530 <_scanf_float+0x2e0>
 80135b0:	9904      	ldr	r1, [sp, #16]
 80135b2:	230a      	movs	r3, #10
 80135b4:	4632      	mov	r2, r6
 80135b6:	3101      	adds	r1, #1
 80135b8:	4638      	mov	r0, r7
 80135ba:	f000 ff6d 	bl	8014498 <_strtol_r>
 80135be:	9b03      	ldr	r3, [sp, #12]
 80135c0:	9d04      	ldr	r5, [sp, #16]
 80135c2:	1ac2      	subs	r2, r0, r3
 80135c4:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80135c8:	429d      	cmp	r5, r3
 80135ca:	bf28      	it	cs
 80135cc:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 80135d0:	490f      	ldr	r1, [pc, #60]	; (8013610 <_scanf_float+0x3c0>)
 80135d2:	4628      	mov	r0, r5
 80135d4:	f000 f868 	bl	80136a8 <siprintf>
 80135d8:	e7aa      	b.n	8013530 <_scanf_float+0x2e0>
 80135da:	f015 0504 	ands.w	r5, r5, #4
 80135de:	d1b8      	bne.n	8013552 <_scanf_float+0x302>
 80135e0:	681f      	ldr	r7, [r3, #0]
 80135e2:	ee10 2a10 	vmov	r2, s0
 80135e6:	464b      	mov	r3, r9
 80135e8:	ee10 0a10 	vmov	r0, s0
 80135ec:	4649      	mov	r1, r9
 80135ee:	f7ed faad 	bl	8000b4c <__aeabi_dcmpun>
 80135f2:	b128      	cbz	r0, 8013600 <_scanf_float+0x3b0>
 80135f4:	4628      	mov	r0, r5
 80135f6:	f000 f81d 	bl	8013634 <nanf>
 80135fa:	ed87 0a00 	vstr	s0, [r7]
 80135fe:	e7ab      	b.n	8013558 <_scanf_float+0x308>
 8013600:	4640      	mov	r0, r8
 8013602:	4649      	mov	r1, r9
 8013604:	f7ed fb00 	bl	8000c08 <__aeabi_d2f>
 8013608:	6038      	str	r0, [r7, #0]
 801360a:	e7a5      	b.n	8013558 <_scanf_float+0x308>
 801360c:	2600      	movs	r6, #0
 801360e:	e666      	b.n	80132de <_scanf_float+0x8e>
 8013610:	080189da 	.word	0x080189da

08013614 <_sbrk_r>:
 8013614:	b538      	push	{r3, r4, r5, lr}
 8013616:	4c06      	ldr	r4, [pc, #24]	; (8013630 <_sbrk_r+0x1c>)
 8013618:	2300      	movs	r3, #0
 801361a:	4605      	mov	r5, r0
 801361c:	4608      	mov	r0, r1
 801361e:	6023      	str	r3, [r4, #0]
 8013620:	f7f4 fa92 	bl	8007b48 <_sbrk>
 8013624:	1c43      	adds	r3, r0, #1
 8013626:	d102      	bne.n	801362e <_sbrk_r+0x1a>
 8013628:	6823      	ldr	r3, [r4, #0]
 801362a:	b103      	cbz	r3, 801362e <_sbrk_r+0x1a>
 801362c:	602b      	str	r3, [r5, #0]
 801362e:	bd38      	pop	{r3, r4, r5, pc}
 8013630:	20006b90 	.word	0x20006b90

08013634 <nanf>:
 8013634:	ed9f 0a01 	vldr	s0, [pc, #4]	; 801363c <nanf+0x8>
 8013638:	4770      	bx	lr
 801363a:	bf00      	nop
 801363c:	7fc00000 	.word	0x7fc00000

08013640 <sniprintf>:
 8013640:	b40c      	push	{r2, r3}
 8013642:	b530      	push	{r4, r5, lr}
 8013644:	4b17      	ldr	r3, [pc, #92]	; (80136a4 <sniprintf+0x64>)
 8013646:	1e0c      	subs	r4, r1, #0
 8013648:	b09d      	sub	sp, #116	; 0x74
 801364a:	681d      	ldr	r5, [r3, #0]
 801364c:	da08      	bge.n	8013660 <sniprintf+0x20>
 801364e:	238b      	movs	r3, #139	; 0x8b
 8013650:	602b      	str	r3, [r5, #0]
 8013652:	f04f 30ff 	mov.w	r0, #4294967295
 8013656:	b01d      	add	sp, #116	; 0x74
 8013658:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801365c:	b002      	add	sp, #8
 801365e:	4770      	bx	lr
 8013660:	f44f 7302 	mov.w	r3, #520	; 0x208
 8013664:	f8ad 3014 	strh.w	r3, [sp, #20]
 8013668:	bf14      	ite	ne
 801366a:	f104 33ff 	addne.w	r3, r4, #4294967295
 801366e:	4623      	moveq	r3, r4
 8013670:	9304      	str	r3, [sp, #16]
 8013672:	9307      	str	r3, [sp, #28]
 8013674:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8013678:	9002      	str	r0, [sp, #8]
 801367a:	9006      	str	r0, [sp, #24]
 801367c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8013680:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8013682:	ab21      	add	r3, sp, #132	; 0x84
 8013684:	a902      	add	r1, sp, #8
 8013686:	4628      	mov	r0, r5
 8013688:	9301      	str	r3, [sp, #4]
 801368a:	f002 fd21 	bl	80160d0 <_svfiprintf_r>
 801368e:	1c43      	adds	r3, r0, #1
 8013690:	bfbc      	itt	lt
 8013692:	238b      	movlt	r3, #139	; 0x8b
 8013694:	602b      	strlt	r3, [r5, #0]
 8013696:	2c00      	cmp	r4, #0
 8013698:	d0dd      	beq.n	8013656 <sniprintf+0x16>
 801369a:	9b02      	ldr	r3, [sp, #8]
 801369c:	2200      	movs	r2, #0
 801369e:	701a      	strb	r2, [r3, #0]
 80136a0:	e7d9      	b.n	8013656 <sniprintf+0x16>
 80136a2:	bf00      	nop
 80136a4:	20000e34 	.word	0x20000e34

080136a8 <siprintf>:
 80136a8:	b40e      	push	{r1, r2, r3}
 80136aa:	b500      	push	{lr}
 80136ac:	b09c      	sub	sp, #112	; 0x70
 80136ae:	ab1d      	add	r3, sp, #116	; 0x74
 80136b0:	9002      	str	r0, [sp, #8]
 80136b2:	9006      	str	r0, [sp, #24]
 80136b4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80136b8:	4809      	ldr	r0, [pc, #36]	; (80136e0 <siprintf+0x38>)
 80136ba:	9107      	str	r1, [sp, #28]
 80136bc:	9104      	str	r1, [sp, #16]
 80136be:	4909      	ldr	r1, [pc, #36]	; (80136e4 <siprintf+0x3c>)
 80136c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80136c4:	9105      	str	r1, [sp, #20]
 80136c6:	6800      	ldr	r0, [r0, #0]
 80136c8:	9301      	str	r3, [sp, #4]
 80136ca:	a902      	add	r1, sp, #8
 80136cc:	f002 fd00 	bl	80160d0 <_svfiprintf_r>
 80136d0:	9b02      	ldr	r3, [sp, #8]
 80136d2:	2200      	movs	r2, #0
 80136d4:	701a      	strb	r2, [r3, #0]
 80136d6:	b01c      	add	sp, #112	; 0x70
 80136d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80136dc:	b003      	add	sp, #12
 80136de:	4770      	bx	lr
 80136e0:	20000e34 	.word	0x20000e34
 80136e4:	ffff0208 	.word	0xffff0208

080136e8 <siscanf>:
 80136e8:	b40e      	push	{r1, r2, r3}
 80136ea:	b530      	push	{r4, r5, lr}
 80136ec:	b09c      	sub	sp, #112	; 0x70
 80136ee:	ac1f      	add	r4, sp, #124	; 0x7c
 80136f0:	f44f 7201 	mov.w	r2, #516	; 0x204
 80136f4:	f854 5b04 	ldr.w	r5, [r4], #4
 80136f8:	f8ad 2014 	strh.w	r2, [sp, #20]
 80136fc:	9002      	str	r0, [sp, #8]
 80136fe:	9006      	str	r0, [sp, #24]
 8013700:	f7ec fd70 	bl	80001e4 <strlen>
 8013704:	4b0b      	ldr	r3, [pc, #44]	; (8013734 <siscanf+0x4c>)
 8013706:	9003      	str	r0, [sp, #12]
 8013708:	9007      	str	r0, [sp, #28]
 801370a:	930b      	str	r3, [sp, #44]	; 0x2c
 801370c:	480a      	ldr	r0, [pc, #40]	; (8013738 <siscanf+0x50>)
 801370e:	9401      	str	r4, [sp, #4]
 8013710:	2300      	movs	r3, #0
 8013712:	930f      	str	r3, [sp, #60]	; 0x3c
 8013714:	9314      	str	r3, [sp, #80]	; 0x50
 8013716:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801371a:	f8ad 3016 	strh.w	r3, [sp, #22]
 801371e:	462a      	mov	r2, r5
 8013720:	4623      	mov	r3, r4
 8013722:	a902      	add	r1, sp, #8
 8013724:	6800      	ldr	r0, [r0, #0]
 8013726:	f002 fe25 	bl	8016374 <__ssvfiscanf_r>
 801372a:	b01c      	add	sp, #112	; 0x70
 801372c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013730:	b003      	add	sp, #12
 8013732:	4770      	bx	lr
 8013734:	0801373d 	.word	0x0801373d
 8013738:	20000e34 	.word	0x20000e34

0801373c <__seofread>:
 801373c:	2000      	movs	r0, #0
 801373e:	4770      	bx	lr

08013740 <strcat>:
 8013740:	b510      	push	{r4, lr}
 8013742:	4603      	mov	r3, r0
 8013744:	781a      	ldrb	r2, [r3, #0]
 8013746:	1c5c      	adds	r4, r3, #1
 8013748:	b93a      	cbnz	r2, 801375a <strcat+0x1a>
 801374a:	3b01      	subs	r3, #1
 801374c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013750:	f803 2f01 	strb.w	r2, [r3, #1]!
 8013754:	2a00      	cmp	r2, #0
 8013756:	d1f9      	bne.n	801374c <strcat+0xc>
 8013758:	bd10      	pop	{r4, pc}
 801375a:	4623      	mov	r3, r4
 801375c:	e7f2      	b.n	8013744 <strcat+0x4>

0801375e <sulp>:
 801375e:	b570      	push	{r4, r5, r6, lr}
 8013760:	4604      	mov	r4, r0
 8013762:	460d      	mov	r5, r1
 8013764:	ec45 4b10 	vmov	d0, r4, r5
 8013768:	4616      	mov	r6, r2
 801376a:	f002 fb15 	bl	8015d98 <__ulp>
 801376e:	ec51 0b10 	vmov	r0, r1, d0
 8013772:	b17e      	cbz	r6, 8013794 <sulp+0x36>
 8013774:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8013778:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801377c:	2b00      	cmp	r3, #0
 801377e:	dd09      	ble.n	8013794 <sulp+0x36>
 8013780:	051b      	lsls	r3, r3, #20
 8013782:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8013786:	2400      	movs	r4, #0
 8013788:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 801378c:	4622      	mov	r2, r4
 801378e:	462b      	mov	r3, r5
 8013790:	f7ec ff42 	bl	8000618 <__aeabi_dmul>
 8013794:	bd70      	pop	{r4, r5, r6, pc}
	...

08013798 <_strtod_l>:
 8013798:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801379c:	461f      	mov	r7, r3
 801379e:	b0a1      	sub	sp, #132	; 0x84
 80137a0:	2300      	movs	r3, #0
 80137a2:	4681      	mov	r9, r0
 80137a4:	4638      	mov	r0, r7
 80137a6:	460e      	mov	r6, r1
 80137a8:	9217      	str	r2, [sp, #92]	; 0x5c
 80137aa:	931c      	str	r3, [sp, #112]	; 0x70
 80137ac:	f002 f804 	bl	80157b8 <__localeconv_l>
 80137b0:	4680      	mov	r8, r0
 80137b2:	6800      	ldr	r0, [r0, #0]
 80137b4:	f7ec fd16 	bl	80001e4 <strlen>
 80137b8:	f04f 0a00 	mov.w	sl, #0
 80137bc:	4604      	mov	r4, r0
 80137be:	f04f 0b00 	mov.w	fp, #0
 80137c2:	961b      	str	r6, [sp, #108]	; 0x6c
 80137c4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80137c6:	781a      	ldrb	r2, [r3, #0]
 80137c8:	2a0d      	cmp	r2, #13
 80137ca:	d832      	bhi.n	8013832 <_strtod_l+0x9a>
 80137cc:	2a09      	cmp	r2, #9
 80137ce:	d236      	bcs.n	801383e <_strtod_l+0xa6>
 80137d0:	2a00      	cmp	r2, #0
 80137d2:	d03e      	beq.n	8013852 <_strtod_l+0xba>
 80137d4:	2300      	movs	r3, #0
 80137d6:	930d      	str	r3, [sp, #52]	; 0x34
 80137d8:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 80137da:	782b      	ldrb	r3, [r5, #0]
 80137dc:	2b30      	cmp	r3, #48	; 0x30
 80137de:	f040 80ac 	bne.w	801393a <_strtod_l+0x1a2>
 80137e2:	786b      	ldrb	r3, [r5, #1]
 80137e4:	2b58      	cmp	r3, #88	; 0x58
 80137e6:	d001      	beq.n	80137ec <_strtod_l+0x54>
 80137e8:	2b78      	cmp	r3, #120	; 0x78
 80137ea:	d167      	bne.n	80138bc <_strtod_l+0x124>
 80137ec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80137ee:	9301      	str	r3, [sp, #4]
 80137f0:	ab1c      	add	r3, sp, #112	; 0x70
 80137f2:	9300      	str	r3, [sp, #0]
 80137f4:	9702      	str	r7, [sp, #8]
 80137f6:	ab1d      	add	r3, sp, #116	; 0x74
 80137f8:	4a88      	ldr	r2, [pc, #544]	; (8013a1c <_strtod_l+0x284>)
 80137fa:	a91b      	add	r1, sp, #108	; 0x6c
 80137fc:	4648      	mov	r0, r9
 80137fe:	f001 fcf2 	bl	80151e6 <__gethex>
 8013802:	f010 0407 	ands.w	r4, r0, #7
 8013806:	4606      	mov	r6, r0
 8013808:	d005      	beq.n	8013816 <_strtod_l+0x7e>
 801380a:	2c06      	cmp	r4, #6
 801380c:	d12b      	bne.n	8013866 <_strtod_l+0xce>
 801380e:	3501      	adds	r5, #1
 8013810:	2300      	movs	r3, #0
 8013812:	951b      	str	r5, [sp, #108]	; 0x6c
 8013814:	930d      	str	r3, [sp, #52]	; 0x34
 8013816:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8013818:	2b00      	cmp	r3, #0
 801381a:	f040 859a 	bne.w	8014352 <_strtod_l+0xbba>
 801381e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013820:	b1e3      	cbz	r3, 801385c <_strtod_l+0xc4>
 8013822:	4652      	mov	r2, sl
 8013824:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8013828:	ec43 2b10 	vmov	d0, r2, r3
 801382c:	b021      	add	sp, #132	; 0x84
 801382e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013832:	2a2b      	cmp	r2, #43	; 0x2b
 8013834:	d015      	beq.n	8013862 <_strtod_l+0xca>
 8013836:	2a2d      	cmp	r2, #45	; 0x2d
 8013838:	d004      	beq.n	8013844 <_strtod_l+0xac>
 801383a:	2a20      	cmp	r2, #32
 801383c:	d1ca      	bne.n	80137d4 <_strtod_l+0x3c>
 801383e:	3301      	adds	r3, #1
 8013840:	931b      	str	r3, [sp, #108]	; 0x6c
 8013842:	e7bf      	b.n	80137c4 <_strtod_l+0x2c>
 8013844:	2201      	movs	r2, #1
 8013846:	920d      	str	r2, [sp, #52]	; 0x34
 8013848:	1c5a      	adds	r2, r3, #1
 801384a:	921b      	str	r2, [sp, #108]	; 0x6c
 801384c:	785b      	ldrb	r3, [r3, #1]
 801384e:	2b00      	cmp	r3, #0
 8013850:	d1c2      	bne.n	80137d8 <_strtod_l+0x40>
 8013852:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8013854:	961b      	str	r6, [sp, #108]	; 0x6c
 8013856:	2b00      	cmp	r3, #0
 8013858:	f040 8579 	bne.w	801434e <_strtod_l+0xbb6>
 801385c:	4652      	mov	r2, sl
 801385e:	465b      	mov	r3, fp
 8013860:	e7e2      	b.n	8013828 <_strtod_l+0x90>
 8013862:	2200      	movs	r2, #0
 8013864:	e7ef      	b.n	8013846 <_strtod_l+0xae>
 8013866:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8013868:	b13a      	cbz	r2, 801387a <_strtod_l+0xe2>
 801386a:	2135      	movs	r1, #53	; 0x35
 801386c:	a81e      	add	r0, sp, #120	; 0x78
 801386e:	f002 fb8b 	bl	8015f88 <__copybits>
 8013872:	991c      	ldr	r1, [sp, #112]	; 0x70
 8013874:	4648      	mov	r0, r9
 8013876:	f001 fff7 	bl	8015868 <_Bfree>
 801387a:	3c01      	subs	r4, #1
 801387c:	2c04      	cmp	r4, #4
 801387e:	d806      	bhi.n	801388e <_strtod_l+0xf6>
 8013880:	e8df f004 	tbb	[pc, r4]
 8013884:	1714030a 	.word	0x1714030a
 8013888:	0a          	.byte	0x0a
 8013889:	00          	.byte	0x00
 801388a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 801388e:	0730      	lsls	r0, r6, #28
 8013890:	d5c1      	bpl.n	8013816 <_strtod_l+0x7e>
 8013892:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8013896:	e7be      	b.n	8013816 <_strtod_l+0x7e>
 8013898:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 801389c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 801389e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80138a2:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80138a6:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80138aa:	e7f0      	b.n	801388e <_strtod_l+0xf6>
 80138ac:	f8df b170 	ldr.w	fp, [pc, #368]	; 8013a20 <_strtod_l+0x288>
 80138b0:	e7ed      	b.n	801388e <_strtod_l+0xf6>
 80138b2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80138b6:	f04f 3aff 	mov.w	sl, #4294967295
 80138ba:	e7e8      	b.n	801388e <_strtod_l+0xf6>
 80138bc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80138be:	1c5a      	adds	r2, r3, #1
 80138c0:	921b      	str	r2, [sp, #108]	; 0x6c
 80138c2:	785b      	ldrb	r3, [r3, #1]
 80138c4:	2b30      	cmp	r3, #48	; 0x30
 80138c6:	d0f9      	beq.n	80138bc <_strtod_l+0x124>
 80138c8:	2b00      	cmp	r3, #0
 80138ca:	d0a4      	beq.n	8013816 <_strtod_l+0x7e>
 80138cc:	2301      	movs	r3, #1
 80138ce:	2500      	movs	r5, #0
 80138d0:	9306      	str	r3, [sp, #24]
 80138d2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80138d4:	9308      	str	r3, [sp, #32]
 80138d6:	9507      	str	r5, [sp, #28]
 80138d8:	9505      	str	r5, [sp, #20]
 80138da:	220a      	movs	r2, #10
 80138dc:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80138de:	7807      	ldrb	r7, [r0, #0]
 80138e0:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 80138e4:	b2d9      	uxtb	r1, r3
 80138e6:	2909      	cmp	r1, #9
 80138e8:	d929      	bls.n	801393e <_strtod_l+0x1a6>
 80138ea:	4622      	mov	r2, r4
 80138ec:	f8d8 1000 	ldr.w	r1, [r8]
 80138f0:	f003 f81a 	bl	8016928 <strncmp>
 80138f4:	2800      	cmp	r0, #0
 80138f6:	d031      	beq.n	801395c <_strtod_l+0x1c4>
 80138f8:	2000      	movs	r0, #0
 80138fa:	9c05      	ldr	r4, [sp, #20]
 80138fc:	9004      	str	r0, [sp, #16]
 80138fe:	463b      	mov	r3, r7
 8013900:	4602      	mov	r2, r0
 8013902:	2b65      	cmp	r3, #101	; 0x65
 8013904:	d001      	beq.n	801390a <_strtod_l+0x172>
 8013906:	2b45      	cmp	r3, #69	; 0x45
 8013908:	d114      	bne.n	8013934 <_strtod_l+0x19c>
 801390a:	b924      	cbnz	r4, 8013916 <_strtod_l+0x17e>
 801390c:	b910      	cbnz	r0, 8013914 <_strtod_l+0x17c>
 801390e:	9b06      	ldr	r3, [sp, #24]
 8013910:	2b00      	cmp	r3, #0
 8013912:	d09e      	beq.n	8013852 <_strtod_l+0xba>
 8013914:	2400      	movs	r4, #0
 8013916:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8013918:	1c73      	adds	r3, r6, #1
 801391a:	931b      	str	r3, [sp, #108]	; 0x6c
 801391c:	7873      	ldrb	r3, [r6, #1]
 801391e:	2b2b      	cmp	r3, #43	; 0x2b
 8013920:	d078      	beq.n	8013a14 <_strtod_l+0x27c>
 8013922:	2b2d      	cmp	r3, #45	; 0x2d
 8013924:	d070      	beq.n	8013a08 <_strtod_l+0x270>
 8013926:	f04f 0c00 	mov.w	ip, #0
 801392a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 801392e:	2f09      	cmp	r7, #9
 8013930:	d97c      	bls.n	8013a2c <_strtod_l+0x294>
 8013932:	961b      	str	r6, [sp, #108]	; 0x6c
 8013934:	f04f 0e00 	mov.w	lr, #0
 8013938:	e09a      	b.n	8013a70 <_strtod_l+0x2d8>
 801393a:	2300      	movs	r3, #0
 801393c:	e7c7      	b.n	80138ce <_strtod_l+0x136>
 801393e:	9905      	ldr	r1, [sp, #20]
 8013940:	2908      	cmp	r1, #8
 8013942:	bfdd      	ittte	le
 8013944:	9907      	ldrle	r1, [sp, #28]
 8013946:	fb02 3301 	mlale	r3, r2, r1, r3
 801394a:	9307      	strle	r3, [sp, #28]
 801394c:	fb02 3505 	mlagt	r5, r2, r5, r3
 8013950:	9b05      	ldr	r3, [sp, #20]
 8013952:	3001      	adds	r0, #1
 8013954:	3301      	adds	r3, #1
 8013956:	9305      	str	r3, [sp, #20]
 8013958:	901b      	str	r0, [sp, #108]	; 0x6c
 801395a:	e7bf      	b.n	80138dc <_strtod_l+0x144>
 801395c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801395e:	191a      	adds	r2, r3, r4
 8013960:	921b      	str	r2, [sp, #108]	; 0x6c
 8013962:	9a05      	ldr	r2, [sp, #20]
 8013964:	5d1b      	ldrb	r3, [r3, r4]
 8013966:	2a00      	cmp	r2, #0
 8013968:	d037      	beq.n	80139da <_strtod_l+0x242>
 801396a:	9c05      	ldr	r4, [sp, #20]
 801396c:	4602      	mov	r2, r0
 801396e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8013972:	2909      	cmp	r1, #9
 8013974:	d913      	bls.n	801399e <_strtod_l+0x206>
 8013976:	2101      	movs	r1, #1
 8013978:	9104      	str	r1, [sp, #16]
 801397a:	e7c2      	b.n	8013902 <_strtod_l+0x16a>
 801397c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801397e:	1c5a      	adds	r2, r3, #1
 8013980:	921b      	str	r2, [sp, #108]	; 0x6c
 8013982:	785b      	ldrb	r3, [r3, #1]
 8013984:	3001      	adds	r0, #1
 8013986:	2b30      	cmp	r3, #48	; 0x30
 8013988:	d0f8      	beq.n	801397c <_strtod_l+0x1e4>
 801398a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 801398e:	2a08      	cmp	r2, #8
 8013990:	f200 84e4 	bhi.w	801435c <_strtod_l+0xbc4>
 8013994:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8013996:	9208      	str	r2, [sp, #32]
 8013998:	4602      	mov	r2, r0
 801399a:	2000      	movs	r0, #0
 801399c:	4604      	mov	r4, r0
 801399e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 80139a2:	f100 0101 	add.w	r1, r0, #1
 80139a6:	d012      	beq.n	80139ce <_strtod_l+0x236>
 80139a8:	440a      	add	r2, r1
 80139aa:	eb00 0c04 	add.w	ip, r0, r4
 80139ae:	4621      	mov	r1, r4
 80139b0:	270a      	movs	r7, #10
 80139b2:	458c      	cmp	ip, r1
 80139b4:	d113      	bne.n	80139de <_strtod_l+0x246>
 80139b6:	1821      	adds	r1, r4, r0
 80139b8:	2908      	cmp	r1, #8
 80139ba:	f104 0401 	add.w	r4, r4, #1
 80139be:	4404      	add	r4, r0
 80139c0:	dc19      	bgt.n	80139f6 <_strtod_l+0x25e>
 80139c2:	9b07      	ldr	r3, [sp, #28]
 80139c4:	210a      	movs	r1, #10
 80139c6:	fb01 e303 	mla	r3, r1, r3, lr
 80139ca:	9307      	str	r3, [sp, #28]
 80139cc:	2100      	movs	r1, #0
 80139ce:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80139d0:	1c58      	adds	r0, r3, #1
 80139d2:	901b      	str	r0, [sp, #108]	; 0x6c
 80139d4:	785b      	ldrb	r3, [r3, #1]
 80139d6:	4608      	mov	r0, r1
 80139d8:	e7c9      	b.n	801396e <_strtod_l+0x1d6>
 80139da:	9805      	ldr	r0, [sp, #20]
 80139dc:	e7d3      	b.n	8013986 <_strtod_l+0x1ee>
 80139de:	2908      	cmp	r1, #8
 80139e0:	f101 0101 	add.w	r1, r1, #1
 80139e4:	dc03      	bgt.n	80139ee <_strtod_l+0x256>
 80139e6:	9b07      	ldr	r3, [sp, #28]
 80139e8:	437b      	muls	r3, r7
 80139ea:	9307      	str	r3, [sp, #28]
 80139ec:	e7e1      	b.n	80139b2 <_strtod_l+0x21a>
 80139ee:	2910      	cmp	r1, #16
 80139f0:	bfd8      	it	le
 80139f2:	437d      	mulle	r5, r7
 80139f4:	e7dd      	b.n	80139b2 <_strtod_l+0x21a>
 80139f6:	2c10      	cmp	r4, #16
 80139f8:	bfdc      	itt	le
 80139fa:	210a      	movle	r1, #10
 80139fc:	fb01 e505 	mlale	r5, r1, r5, lr
 8013a00:	e7e4      	b.n	80139cc <_strtod_l+0x234>
 8013a02:	2301      	movs	r3, #1
 8013a04:	9304      	str	r3, [sp, #16]
 8013a06:	e781      	b.n	801390c <_strtod_l+0x174>
 8013a08:	f04f 0c01 	mov.w	ip, #1
 8013a0c:	1cb3      	adds	r3, r6, #2
 8013a0e:	931b      	str	r3, [sp, #108]	; 0x6c
 8013a10:	78b3      	ldrb	r3, [r6, #2]
 8013a12:	e78a      	b.n	801392a <_strtod_l+0x192>
 8013a14:	f04f 0c00 	mov.w	ip, #0
 8013a18:	e7f8      	b.n	8013a0c <_strtod_l+0x274>
 8013a1a:	bf00      	nop
 8013a1c:	080189e0 	.word	0x080189e0
 8013a20:	7ff00000 	.word	0x7ff00000
 8013a24:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013a26:	1c5f      	adds	r7, r3, #1
 8013a28:	971b      	str	r7, [sp, #108]	; 0x6c
 8013a2a:	785b      	ldrb	r3, [r3, #1]
 8013a2c:	2b30      	cmp	r3, #48	; 0x30
 8013a2e:	d0f9      	beq.n	8013a24 <_strtod_l+0x28c>
 8013a30:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8013a34:	2f08      	cmp	r7, #8
 8013a36:	f63f af7d 	bhi.w	8013934 <_strtod_l+0x19c>
 8013a3a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8013a3e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013a40:	930a      	str	r3, [sp, #40]	; 0x28
 8013a42:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013a44:	1c5f      	adds	r7, r3, #1
 8013a46:	971b      	str	r7, [sp, #108]	; 0x6c
 8013a48:	785b      	ldrb	r3, [r3, #1]
 8013a4a:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8013a4e:	f1b8 0f09 	cmp.w	r8, #9
 8013a52:	d937      	bls.n	8013ac4 <_strtod_l+0x32c>
 8013a54:	990a      	ldr	r1, [sp, #40]	; 0x28
 8013a56:	1a7f      	subs	r7, r7, r1
 8013a58:	2f08      	cmp	r7, #8
 8013a5a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8013a5e:	dc37      	bgt.n	8013ad0 <_strtod_l+0x338>
 8013a60:	45be      	cmp	lr, r7
 8013a62:	bfa8      	it	ge
 8013a64:	46be      	movge	lr, r7
 8013a66:	f1bc 0f00 	cmp.w	ip, #0
 8013a6a:	d001      	beq.n	8013a70 <_strtod_l+0x2d8>
 8013a6c:	f1ce 0e00 	rsb	lr, lr, #0
 8013a70:	2c00      	cmp	r4, #0
 8013a72:	d151      	bne.n	8013b18 <_strtod_l+0x380>
 8013a74:	2800      	cmp	r0, #0
 8013a76:	f47f aece 	bne.w	8013816 <_strtod_l+0x7e>
 8013a7a:	9a06      	ldr	r2, [sp, #24]
 8013a7c:	2a00      	cmp	r2, #0
 8013a7e:	f47f aeca 	bne.w	8013816 <_strtod_l+0x7e>
 8013a82:	9a04      	ldr	r2, [sp, #16]
 8013a84:	2a00      	cmp	r2, #0
 8013a86:	f47f aee4 	bne.w	8013852 <_strtod_l+0xba>
 8013a8a:	2b4e      	cmp	r3, #78	; 0x4e
 8013a8c:	d027      	beq.n	8013ade <_strtod_l+0x346>
 8013a8e:	dc21      	bgt.n	8013ad4 <_strtod_l+0x33c>
 8013a90:	2b49      	cmp	r3, #73	; 0x49
 8013a92:	f47f aede 	bne.w	8013852 <_strtod_l+0xba>
 8013a96:	49a0      	ldr	r1, [pc, #640]	; (8013d18 <_strtod_l+0x580>)
 8013a98:	a81b      	add	r0, sp, #108	; 0x6c
 8013a9a:	f001 fdd7 	bl	801564c <__match>
 8013a9e:	2800      	cmp	r0, #0
 8013aa0:	f43f aed7 	beq.w	8013852 <_strtod_l+0xba>
 8013aa4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013aa6:	499d      	ldr	r1, [pc, #628]	; (8013d1c <_strtod_l+0x584>)
 8013aa8:	3b01      	subs	r3, #1
 8013aaa:	a81b      	add	r0, sp, #108	; 0x6c
 8013aac:	931b      	str	r3, [sp, #108]	; 0x6c
 8013aae:	f001 fdcd 	bl	801564c <__match>
 8013ab2:	b910      	cbnz	r0, 8013aba <_strtod_l+0x322>
 8013ab4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013ab6:	3301      	adds	r3, #1
 8013ab8:	931b      	str	r3, [sp, #108]	; 0x6c
 8013aba:	f8df b274 	ldr.w	fp, [pc, #628]	; 8013d30 <_strtod_l+0x598>
 8013abe:	f04f 0a00 	mov.w	sl, #0
 8013ac2:	e6a8      	b.n	8013816 <_strtod_l+0x7e>
 8013ac4:	210a      	movs	r1, #10
 8013ac6:	fb01 3e0e 	mla	lr, r1, lr, r3
 8013aca:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8013ace:	e7b8      	b.n	8013a42 <_strtod_l+0x2aa>
 8013ad0:	46be      	mov	lr, r7
 8013ad2:	e7c8      	b.n	8013a66 <_strtod_l+0x2ce>
 8013ad4:	2b69      	cmp	r3, #105	; 0x69
 8013ad6:	d0de      	beq.n	8013a96 <_strtod_l+0x2fe>
 8013ad8:	2b6e      	cmp	r3, #110	; 0x6e
 8013ada:	f47f aeba 	bne.w	8013852 <_strtod_l+0xba>
 8013ade:	4990      	ldr	r1, [pc, #576]	; (8013d20 <_strtod_l+0x588>)
 8013ae0:	a81b      	add	r0, sp, #108	; 0x6c
 8013ae2:	f001 fdb3 	bl	801564c <__match>
 8013ae6:	2800      	cmp	r0, #0
 8013ae8:	f43f aeb3 	beq.w	8013852 <_strtod_l+0xba>
 8013aec:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013aee:	781b      	ldrb	r3, [r3, #0]
 8013af0:	2b28      	cmp	r3, #40	; 0x28
 8013af2:	d10e      	bne.n	8013b12 <_strtod_l+0x37a>
 8013af4:	aa1e      	add	r2, sp, #120	; 0x78
 8013af6:	498b      	ldr	r1, [pc, #556]	; (8013d24 <_strtod_l+0x58c>)
 8013af8:	a81b      	add	r0, sp, #108	; 0x6c
 8013afa:	f001 fdbb 	bl	8015674 <__hexnan>
 8013afe:	2805      	cmp	r0, #5
 8013b00:	d107      	bne.n	8013b12 <_strtod_l+0x37a>
 8013b02:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8013b04:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8013b08:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8013b0c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8013b10:	e681      	b.n	8013816 <_strtod_l+0x7e>
 8013b12:	f8df b224 	ldr.w	fp, [pc, #548]	; 8013d38 <_strtod_l+0x5a0>
 8013b16:	e7d2      	b.n	8013abe <_strtod_l+0x326>
 8013b18:	ebae 0302 	sub.w	r3, lr, r2
 8013b1c:	9306      	str	r3, [sp, #24]
 8013b1e:	9b05      	ldr	r3, [sp, #20]
 8013b20:	9807      	ldr	r0, [sp, #28]
 8013b22:	2b00      	cmp	r3, #0
 8013b24:	bf08      	it	eq
 8013b26:	4623      	moveq	r3, r4
 8013b28:	2c10      	cmp	r4, #16
 8013b2a:	9305      	str	r3, [sp, #20]
 8013b2c:	46a0      	mov	r8, r4
 8013b2e:	bfa8      	it	ge
 8013b30:	f04f 0810 	movge.w	r8, #16
 8013b34:	f7ec fcf6 	bl	8000524 <__aeabi_ui2d>
 8013b38:	2c09      	cmp	r4, #9
 8013b3a:	4682      	mov	sl, r0
 8013b3c:	468b      	mov	fp, r1
 8013b3e:	dc13      	bgt.n	8013b68 <_strtod_l+0x3d0>
 8013b40:	9b06      	ldr	r3, [sp, #24]
 8013b42:	2b00      	cmp	r3, #0
 8013b44:	f43f ae67 	beq.w	8013816 <_strtod_l+0x7e>
 8013b48:	9b06      	ldr	r3, [sp, #24]
 8013b4a:	dd7a      	ble.n	8013c42 <_strtod_l+0x4aa>
 8013b4c:	2b16      	cmp	r3, #22
 8013b4e:	dc61      	bgt.n	8013c14 <_strtod_l+0x47c>
 8013b50:	4a75      	ldr	r2, [pc, #468]	; (8013d28 <_strtod_l+0x590>)
 8013b52:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8013b56:	e9de 0100 	ldrd	r0, r1, [lr]
 8013b5a:	4652      	mov	r2, sl
 8013b5c:	465b      	mov	r3, fp
 8013b5e:	f7ec fd5b 	bl	8000618 <__aeabi_dmul>
 8013b62:	4682      	mov	sl, r0
 8013b64:	468b      	mov	fp, r1
 8013b66:	e656      	b.n	8013816 <_strtod_l+0x7e>
 8013b68:	4b6f      	ldr	r3, [pc, #444]	; (8013d28 <_strtod_l+0x590>)
 8013b6a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8013b6e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8013b72:	f7ec fd51 	bl	8000618 <__aeabi_dmul>
 8013b76:	4606      	mov	r6, r0
 8013b78:	4628      	mov	r0, r5
 8013b7a:	460f      	mov	r7, r1
 8013b7c:	f7ec fcd2 	bl	8000524 <__aeabi_ui2d>
 8013b80:	4602      	mov	r2, r0
 8013b82:	460b      	mov	r3, r1
 8013b84:	4630      	mov	r0, r6
 8013b86:	4639      	mov	r1, r7
 8013b88:	f7ec fb90 	bl	80002ac <__adddf3>
 8013b8c:	2c0f      	cmp	r4, #15
 8013b8e:	4682      	mov	sl, r0
 8013b90:	468b      	mov	fp, r1
 8013b92:	ddd5      	ble.n	8013b40 <_strtod_l+0x3a8>
 8013b94:	9b06      	ldr	r3, [sp, #24]
 8013b96:	eba4 0808 	sub.w	r8, r4, r8
 8013b9a:	4498      	add	r8, r3
 8013b9c:	f1b8 0f00 	cmp.w	r8, #0
 8013ba0:	f340 8096 	ble.w	8013cd0 <_strtod_l+0x538>
 8013ba4:	f018 030f 	ands.w	r3, r8, #15
 8013ba8:	d00a      	beq.n	8013bc0 <_strtod_l+0x428>
 8013baa:	495f      	ldr	r1, [pc, #380]	; (8013d28 <_strtod_l+0x590>)
 8013bac:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8013bb0:	4652      	mov	r2, sl
 8013bb2:	465b      	mov	r3, fp
 8013bb4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013bb8:	f7ec fd2e 	bl	8000618 <__aeabi_dmul>
 8013bbc:	4682      	mov	sl, r0
 8013bbe:	468b      	mov	fp, r1
 8013bc0:	f038 080f 	bics.w	r8, r8, #15
 8013bc4:	d073      	beq.n	8013cae <_strtod_l+0x516>
 8013bc6:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8013bca:	dd47      	ble.n	8013c5c <_strtod_l+0x4c4>
 8013bcc:	2400      	movs	r4, #0
 8013bce:	46a0      	mov	r8, r4
 8013bd0:	9407      	str	r4, [sp, #28]
 8013bd2:	9405      	str	r4, [sp, #20]
 8013bd4:	2322      	movs	r3, #34	; 0x22
 8013bd6:	f8df b158 	ldr.w	fp, [pc, #344]	; 8013d30 <_strtod_l+0x598>
 8013bda:	f8c9 3000 	str.w	r3, [r9]
 8013bde:	f04f 0a00 	mov.w	sl, #0
 8013be2:	9b07      	ldr	r3, [sp, #28]
 8013be4:	2b00      	cmp	r3, #0
 8013be6:	f43f ae16 	beq.w	8013816 <_strtod_l+0x7e>
 8013bea:	991c      	ldr	r1, [sp, #112]	; 0x70
 8013bec:	4648      	mov	r0, r9
 8013bee:	f001 fe3b 	bl	8015868 <_Bfree>
 8013bf2:	9905      	ldr	r1, [sp, #20]
 8013bf4:	4648      	mov	r0, r9
 8013bf6:	f001 fe37 	bl	8015868 <_Bfree>
 8013bfa:	4641      	mov	r1, r8
 8013bfc:	4648      	mov	r0, r9
 8013bfe:	f001 fe33 	bl	8015868 <_Bfree>
 8013c02:	9907      	ldr	r1, [sp, #28]
 8013c04:	4648      	mov	r0, r9
 8013c06:	f001 fe2f 	bl	8015868 <_Bfree>
 8013c0a:	4621      	mov	r1, r4
 8013c0c:	4648      	mov	r0, r9
 8013c0e:	f001 fe2b 	bl	8015868 <_Bfree>
 8013c12:	e600      	b.n	8013816 <_strtod_l+0x7e>
 8013c14:	9a06      	ldr	r2, [sp, #24]
 8013c16:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8013c1a:	4293      	cmp	r3, r2
 8013c1c:	dbba      	blt.n	8013b94 <_strtod_l+0x3fc>
 8013c1e:	4d42      	ldr	r5, [pc, #264]	; (8013d28 <_strtod_l+0x590>)
 8013c20:	f1c4 040f 	rsb	r4, r4, #15
 8013c24:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8013c28:	4652      	mov	r2, sl
 8013c2a:	465b      	mov	r3, fp
 8013c2c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013c30:	f7ec fcf2 	bl	8000618 <__aeabi_dmul>
 8013c34:	9b06      	ldr	r3, [sp, #24]
 8013c36:	1b1c      	subs	r4, r3, r4
 8013c38:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8013c3c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8013c40:	e78d      	b.n	8013b5e <_strtod_l+0x3c6>
 8013c42:	f113 0f16 	cmn.w	r3, #22
 8013c46:	dba5      	blt.n	8013b94 <_strtod_l+0x3fc>
 8013c48:	4a37      	ldr	r2, [pc, #220]	; (8013d28 <_strtod_l+0x590>)
 8013c4a:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8013c4e:	e9d2 2300 	ldrd	r2, r3, [r2]
 8013c52:	4650      	mov	r0, sl
 8013c54:	4659      	mov	r1, fp
 8013c56:	f7ec fe09 	bl	800086c <__aeabi_ddiv>
 8013c5a:	e782      	b.n	8013b62 <_strtod_l+0x3ca>
 8013c5c:	2300      	movs	r3, #0
 8013c5e:	4e33      	ldr	r6, [pc, #204]	; (8013d2c <_strtod_l+0x594>)
 8013c60:	ea4f 1828 	mov.w	r8, r8, asr #4
 8013c64:	4650      	mov	r0, sl
 8013c66:	4659      	mov	r1, fp
 8013c68:	461d      	mov	r5, r3
 8013c6a:	f1b8 0f01 	cmp.w	r8, #1
 8013c6e:	dc21      	bgt.n	8013cb4 <_strtod_l+0x51c>
 8013c70:	b10b      	cbz	r3, 8013c76 <_strtod_l+0x4de>
 8013c72:	4682      	mov	sl, r0
 8013c74:	468b      	mov	fp, r1
 8013c76:	4b2d      	ldr	r3, [pc, #180]	; (8013d2c <_strtod_l+0x594>)
 8013c78:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8013c7c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8013c80:	4652      	mov	r2, sl
 8013c82:	465b      	mov	r3, fp
 8013c84:	e9d5 0100 	ldrd	r0, r1, [r5]
 8013c88:	f7ec fcc6 	bl	8000618 <__aeabi_dmul>
 8013c8c:	4b28      	ldr	r3, [pc, #160]	; (8013d30 <_strtod_l+0x598>)
 8013c8e:	460a      	mov	r2, r1
 8013c90:	400b      	ands	r3, r1
 8013c92:	4928      	ldr	r1, [pc, #160]	; (8013d34 <_strtod_l+0x59c>)
 8013c94:	428b      	cmp	r3, r1
 8013c96:	4682      	mov	sl, r0
 8013c98:	d898      	bhi.n	8013bcc <_strtod_l+0x434>
 8013c9a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8013c9e:	428b      	cmp	r3, r1
 8013ca0:	bf86      	itte	hi
 8013ca2:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8013d3c <_strtod_l+0x5a4>
 8013ca6:	f04f 3aff 	movhi.w	sl, #4294967295
 8013caa:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8013cae:	2300      	movs	r3, #0
 8013cb0:	9304      	str	r3, [sp, #16]
 8013cb2:	e077      	b.n	8013da4 <_strtod_l+0x60c>
 8013cb4:	f018 0f01 	tst.w	r8, #1
 8013cb8:	d006      	beq.n	8013cc8 <_strtod_l+0x530>
 8013cba:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8013cbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013cc2:	f7ec fca9 	bl	8000618 <__aeabi_dmul>
 8013cc6:	2301      	movs	r3, #1
 8013cc8:	3501      	adds	r5, #1
 8013cca:	ea4f 0868 	mov.w	r8, r8, asr #1
 8013cce:	e7cc      	b.n	8013c6a <_strtod_l+0x4d2>
 8013cd0:	d0ed      	beq.n	8013cae <_strtod_l+0x516>
 8013cd2:	f1c8 0800 	rsb	r8, r8, #0
 8013cd6:	f018 020f 	ands.w	r2, r8, #15
 8013cda:	d00a      	beq.n	8013cf2 <_strtod_l+0x55a>
 8013cdc:	4b12      	ldr	r3, [pc, #72]	; (8013d28 <_strtod_l+0x590>)
 8013cde:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013ce2:	4650      	mov	r0, sl
 8013ce4:	4659      	mov	r1, fp
 8013ce6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013cea:	f7ec fdbf 	bl	800086c <__aeabi_ddiv>
 8013cee:	4682      	mov	sl, r0
 8013cf0:	468b      	mov	fp, r1
 8013cf2:	ea5f 1828 	movs.w	r8, r8, asr #4
 8013cf6:	d0da      	beq.n	8013cae <_strtod_l+0x516>
 8013cf8:	f1b8 0f1f 	cmp.w	r8, #31
 8013cfc:	dd20      	ble.n	8013d40 <_strtod_l+0x5a8>
 8013cfe:	2400      	movs	r4, #0
 8013d00:	46a0      	mov	r8, r4
 8013d02:	9407      	str	r4, [sp, #28]
 8013d04:	9405      	str	r4, [sp, #20]
 8013d06:	2322      	movs	r3, #34	; 0x22
 8013d08:	f04f 0a00 	mov.w	sl, #0
 8013d0c:	f04f 0b00 	mov.w	fp, #0
 8013d10:	f8c9 3000 	str.w	r3, [r9]
 8013d14:	e765      	b.n	8013be2 <_strtod_l+0x44a>
 8013d16:	bf00      	nop
 8013d18:	080189ad 	.word	0x080189ad
 8013d1c:	08018a33 	.word	0x08018a33
 8013d20:	080189b5 	.word	0x080189b5
 8013d24:	080189f4 	.word	0x080189f4
 8013d28:	08018a70 	.word	0x08018a70
 8013d2c:	08018a48 	.word	0x08018a48
 8013d30:	7ff00000 	.word	0x7ff00000
 8013d34:	7ca00000 	.word	0x7ca00000
 8013d38:	fff80000 	.word	0xfff80000
 8013d3c:	7fefffff 	.word	0x7fefffff
 8013d40:	f018 0310 	ands.w	r3, r8, #16
 8013d44:	bf18      	it	ne
 8013d46:	236a      	movne	r3, #106	; 0x6a
 8013d48:	4da0      	ldr	r5, [pc, #640]	; (8013fcc <_strtod_l+0x834>)
 8013d4a:	9304      	str	r3, [sp, #16]
 8013d4c:	4650      	mov	r0, sl
 8013d4e:	4659      	mov	r1, fp
 8013d50:	2300      	movs	r3, #0
 8013d52:	f1b8 0f00 	cmp.w	r8, #0
 8013d56:	f300 810a 	bgt.w	8013f6e <_strtod_l+0x7d6>
 8013d5a:	b10b      	cbz	r3, 8013d60 <_strtod_l+0x5c8>
 8013d5c:	4682      	mov	sl, r0
 8013d5e:	468b      	mov	fp, r1
 8013d60:	9b04      	ldr	r3, [sp, #16]
 8013d62:	b1bb      	cbz	r3, 8013d94 <_strtod_l+0x5fc>
 8013d64:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8013d68:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8013d6c:	2b00      	cmp	r3, #0
 8013d6e:	4659      	mov	r1, fp
 8013d70:	dd10      	ble.n	8013d94 <_strtod_l+0x5fc>
 8013d72:	2b1f      	cmp	r3, #31
 8013d74:	f340 8107 	ble.w	8013f86 <_strtod_l+0x7ee>
 8013d78:	2b34      	cmp	r3, #52	; 0x34
 8013d7a:	bfde      	ittt	le
 8013d7c:	3b20      	suble	r3, #32
 8013d7e:	f04f 32ff 	movle.w	r2, #4294967295
 8013d82:	fa02 f303 	lslle.w	r3, r2, r3
 8013d86:	f04f 0a00 	mov.w	sl, #0
 8013d8a:	bfcc      	ite	gt
 8013d8c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8013d90:	ea03 0b01 	andle.w	fp, r3, r1
 8013d94:	2200      	movs	r2, #0
 8013d96:	2300      	movs	r3, #0
 8013d98:	4650      	mov	r0, sl
 8013d9a:	4659      	mov	r1, fp
 8013d9c:	f7ec fea4 	bl	8000ae8 <__aeabi_dcmpeq>
 8013da0:	2800      	cmp	r0, #0
 8013da2:	d1ac      	bne.n	8013cfe <_strtod_l+0x566>
 8013da4:	9b07      	ldr	r3, [sp, #28]
 8013da6:	9300      	str	r3, [sp, #0]
 8013da8:	9a05      	ldr	r2, [sp, #20]
 8013daa:	9908      	ldr	r1, [sp, #32]
 8013dac:	4623      	mov	r3, r4
 8013dae:	4648      	mov	r0, r9
 8013db0:	f001 fdac 	bl	801590c <__s2b>
 8013db4:	9007      	str	r0, [sp, #28]
 8013db6:	2800      	cmp	r0, #0
 8013db8:	f43f af08 	beq.w	8013bcc <_strtod_l+0x434>
 8013dbc:	9a06      	ldr	r2, [sp, #24]
 8013dbe:	9b06      	ldr	r3, [sp, #24]
 8013dc0:	2a00      	cmp	r2, #0
 8013dc2:	f1c3 0300 	rsb	r3, r3, #0
 8013dc6:	bfa8      	it	ge
 8013dc8:	2300      	movge	r3, #0
 8013dca:	930e      	str	r3, [sp, #56]	; 0x38
 8013dcc:	2400      	movs	r4, #0
 8013dce:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8013dd2:	9316      	str	r3, [sp, #88]	; 0x58
 8013dd4:	46a0      	mov	r8, r4
 8013dd6:	9b07      	ldr	r3, [sp, #28]
 8013dd8:	4648      	mov	r0, r9
 8013dda:	6859      	ldr	r1, [r3, #4]
 8013ddc:	f001 fd10 	bl	8015800 <_Balloc>
 8013de0:	9005      	str	r0, [sp, #20]
 8013de2:	2800      	cmp	r0, #0
 8013de4:	f43f aef6 	beq.w	8013bd4 <_strtod_l+0x43c>
 8013de8:	9b07      	ldr	r3, [sp, #28]
 8013dea:	691a      	ldr	r2, [r3, #16]
 8013dec:	3202      	adds	r2, #2
 8013dee:	f103 010c 	add.w	r1, r3, #12
 8013df2:	0092      	lsls	r2, r2, #2
 8013df4:	300c      	adds	r0, #12
 8013df6:	f7fe fcfb 	bl	80127f0 <memcpy>
 8013dfa:	aa1e      	add	r2, sp, #120	; 0x78
 8013dfc:	a91d      	add	r1, sp, #116	; 0x74
 8013dfe:	ec4b ab10 	vmov	d0, sl, fp
 8013e02:	4648      	mov	r0, r9
 8013e04:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8013e08:	f002 f83c 	bl	8015e84 <__d2b>
 8013e0c:	901c      	str	r0, [sp, #112]	; 0x70
 8013e0e:	2800      	cmp	r0, #0
 8013e10:	f43f aee0 	beq.w	8013bd4 <_strtod_l+0x43c>
 8013e14:	2101      	movs	r1, #1
 8013e16:	4648      	mov	r0, r9
 8013e18:	f001 fe04 	bl	8015a24 <__i2b>
 8013e1c:	4680      	mov	r8, r0
 8013e1e:	2800      	cmp	r0, #0
 8013e20:	f43f aed8 	beq.w	8013bd4 <_strtod_l+0x43c>
 8013e24:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8013e26:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8013e28:	2e00      	cmp	r6, #0
 8013e2a:	bfab      	itete	ge
 8013e2c:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8013e2e:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8013e30:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8013e32:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8013e34:	bfac      	ite	ge
 8013e36:	18f7      	addge	r7, r6, r3
 8013e38:	1b9d      	sublt	r5, r3, r6
 8013e3a:	9b04      	ldr	r3, [sp, #16]
 8013e3c:	1af6      	subs	r6, r6, r3
 8013e3e:	4416      	add	r6, r2
 8013e40:	4b63      	ldr	r3, [pc, #396]	; (8013fd0 <_strtod_l+0x838>)
 8013e42:	3e01      	subs	r6, #1
 8013e44:	429e      	cmp	r6, r3
 8013e46:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8013e4a:	f280 80af 	bge.w	8013fac <_strtod_l+0x814>
 8013e4e:	1b9b      	subs	r3, r3, r6
 8013e50:	2b1f      	cmp	r3, #31
 8013e52:	eba2 0203 	sub.w	r2, r2, r3
 8013e56:	f04f 0101 	mov.w	r1, #1
 8013e5a:	f300 809b 	bgt.w	8013f94 <_strtod_l+0x7fc>
 8013e5e:	fa01 f303 	lsl.w	r3, r1, r3
 8013e62:	930f      	str	r3, [sp, #60]	; 0x3c
 8013e64:	2300      	movs	r3, #0
 8013e66:	930a      	str	r3, [sp, #40]	; 0x28
 8013e68:	18be      	adds	r6, r7, r2
 8013e6a:	9b04      	ldr	r3, [sp, #16]
 8013e6c:	42b7      	cmp	r7, r6
 8013e6e:	4415      	add	r5, r2
 8013e70:	441d      	add	r5, r3
 8013e72:	463b      	mov	r3, r7
 8013e74:	bfa8      	it	ge
 8013e76:	4633      	movge	r3, r6
 8013e78:	42ab      	cmp	r3, r5
 8013e7a:	bfa8      	it	ge
 8013e7c:	462b      	movge	r3, r5
 8013e7e:	2b00      	cmp	r3, #0
 8013e80:	bfc2      	ittt	gt
 8013e82:	1af6      	subgt	r6, r6, r3
 8013e84:	1aed      	subgt	r5, r5, r3
 8013e86:	1aff      	subgt	r7, r7, r3
 8013e88:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013e8a:	b1bb      	cbz	r3, 8013ebc <_strtod_l+0x724>
 8013e8c:	4641      	mov	r1, r8
 8013e8e:	461a      	mov	r2, r3
 8013e90:	4648      	mov	r0, r9
 8013e92:	f001 fe67 	bl	8015b64 <__pow5mult>
 8013e96:	4680      	mov	r8, r0
 8013e98:	2800      	cmp	r0, #0
 8013e9a:	f43f ae9b 	beq.w	8013bd4 <_strtod_l+0x43c>
 8013e9e:	4601      	mov	r1, r0
 8013ea0:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8013ea2:	4648      	mov	r0, r9
 8013ea4:	f001 fdc7 	bl	8015a36 <__multiply>
 8013ea8:	900c      	str	r0, [sp, #48]	; 0x30
 8013eaa:	2800      	cmp	r0, #0
 8013eac:	f43f ae92 	beq.w	8013bd4 <_strtod_l+0x43c>
 8013eb0:	991c      	ldr	r1, [sp, #112]	; 0x70
 8013eb2:	4648      	mov	r0, r9
 8013eb4:	f001 fcd8 	bl	8015868 <_Bfree>
 8013eb8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013eba:	931c      	str	r3, [sp, #112]	; 0x70
 8013ebc:	2e00      	cmp	r6, #0
 8013ebe:	dc7a      	bgt.n	8013fb6 <_strtod_l+0x81e>
 8013ec0:	9b06      	ldr	r3, [sp, #24]
 8013ec2:	2b00      	cmp	r3, #0
 8013ec4:	dd08      	ble.n	8013ed8 <_strtod_l+0x740>
 8013ec6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8013ec8:	9905      	ldr	r1, [sp, #20]
 8013eca:	4648      	mov	r0, r9
 8013ecc:	f001 fe4a 	bl	8015b64 <__pow5mult>
 8013ed0:	9005      	str	r0, [sp, #20]
 8013ed2:	2800      	cmp	r0, #0
 8013ed4:	f43f ae7e 	beq.w	8013bd4 <_strtod_l+0x43c>
 8013ed8:	2d00      	cmp	r5, #0
 8013eda:	dd08      	ble.n	8013eee <_strtod_l+0x756>
 8013edc:	462a      	mov	r2, r5
 8013ede:	9905      	ldr	r1, [sp, #20]
 8013ee0:	4648      	mov	r0, r9
 8013ee2:	f001 fe8d 	bl	8015c00 <__lshift>
 8013ee6:	9005      	str	r0, [sp, #20]
 8013ee8:	2800      	cmp	r0, #0
 8013eea:	f43f ae73 	beq.w	8013bd4 <_strtod_l+0x43c>
 8013eee:	2f00      	cmp	r7, #0
 8013ef0:	dd08      	ble.n	8013f04 <_strtod_l+0x76c>
 8013ef2:	4641      	mov	r1, r8
 8013ef4:	463a      	mov	r2, r7
 8013ef6:	4648      	mov	r0, r9
 8013ef8:	f001 fe82 	bl	8015c00 <__lshift>
 8013efc:	4680      	mov	r8, r0
 8013efe:	2800      	cmp	r0, #0
 8013f00:	f43f ae68 	beq.w	8013bd4 <_strtod_l+0x43c>
 8013f04:	9a05      	ldr	r2, [sp, #20]
 8013f06:	991c      	ldr	r1, [sp, #112]	; 0x70
 8013f08:	4648      	mov	r0, r9
 8013f0a:	f001 fee7 	bl	8015cdc <__mdiff>
 8013f0e:	4604      	mov	r4, r0
 8013f10:	2800      	cmp	r0, #0
 8013f12:	f43f ae5f 	beq.w	8013bd4 <_strtod_l+0x43c>
 8013f16:	68c3      	ldr	r3, [r0, #12]
 8013f18:	930c      	str	r3, [sp, #48]	; 0x30
 8013f1a:	2300      	movs	r3, #0
 8013f1c:	60c3      	str	r3, [r0, #12]
 8013f1e:	4641      	mov	r1, r8
 8013f20:	f001 fec2 	bl	8015ca8 <__mcmp>
 8013f24:	2800      	cmp	r0, #0
 8013f26:	da55      	bge.n	8013fd4 <_strtod_l+0x83c>
 8013f28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013f2a:	b9e3      	cbnz	r3, 8013f66 <_strtod_l+0x7ce>
 8013f2c:	f1ba 0f00 	cmp.w	sl, #0
 8013f30:	d119      	bne.n	8013f66 <_strtod_l+0x7ce>
 8013f32:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8013f36:	b9b3      	cbnz	r3, 8013f66 <_strtod_l+0x7ce>
 8013f38:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8013f3c:	0d1b      	lsrs	r3, r3, #20
 8013f3e:	051b      	lsls	r3, r3, #20
 8013f40:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8013f44:	d90f      	bls.n	8013f66 <_strtod_l+0x7ce>
 8013f46:	6963      	ldr	r3, [r4, #20]
 8013f48:	b913      	cbnz	r3, 8013f50 <_strtod_l+0x7b8>
 8013f4a:	6923      	ldr	r3, [r4, #16]
 8013f4c:	2b01      	cmp	r3, #1
 8013f4e:	dd0a      	ble.n	8013f66 <_strtod_l+0x7ce>
 8013f50:	4621      	mov	r1, r4
 8013f52:	2201      	movs	r2, #1
 8013f54:	4648      	mov	r0, r9
 8013f56:	f001 fe53 	bl	8015c00 <__lshift>
 8013f5a:	4641      	mov	r1, r8
 8013f5c:	4604      	mov	r4, r0
 8013f5e:	f001 fea3 	bl	8015ca8 <__mcmp>
 8013f62:	2800      	cmp	r0, #0
 8013f64:	dc67      	bgt.n	8014036 <_strtod_l+0x89e>
 8013f66:	9b04      	ldr	r3, [sp, #16]
 8013f68:	2b00      	cmp	r3, #0
 8013f6a:	d171      	bne.n	8014050 <_strtod_l+0x8b8>
 8013f6c:	e63d      	b.n	8013bea <_strtod_l+0x452>
 8013f6e:	f018 0f01 	tst.w	r8, #1
 8013f72:	d004      	beq.n	8013f7e <_strtod_l+0x7e6>
 8013f74:	e9d5 2300 	ldrd	r2, r3, [r5]
 8013f78:	f7ec fb4e 	bl	8000618 <__aeabi_dmul>
 8013f7c:	2301      	movs	r3, #1
 8013f7e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8013f82:	3508      	adds	r5, #8
 8013f84:	e6e5      	b.n	8013d52 <_strtod_l+0x5ba>
 8013f86:	f04f 32ff 	mov.w	r2, #4294967295
 8013f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8013f8e:	ea03 0a0a 	and.w	sl, r3, sl
 8013f92:	e6ff      	b.n	8013d94 <_strtod_l+0x5fc>
 8013f94:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8013f98:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8013f9c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8013fa0:	36e2      	adds	r6, #226	; 0xe2
 8013fa2:	fa01 f306 	lsl.w	r3, r1, r6
 8013fa6:	930a      	str	r3, [sp, #40]	; 0x28
 8013fa8:	910f      	str	r1, [sp, #60]	; 0x3c
 8013faa:	e75d      	b.n	8013e68 <_strtod_l+0x6d0>
 8013fac:	2300      	movs	r3, #0
 8013fae:	930a      	str	r3, [sp, #40]	; 0x28
 8013fb0:	2301      	movs	r3, #1
 8013fb2:	930f      	str	r3, [sp, #60]	; 0x3c
 8013fb4:	e758      	b.n	8013e68 <_strtod_l+0x6d0>
 8013fb6:	4632      	mov	r2, r6
 8013fb8:	991c      	ldr	r1, [sp, #112]	; 0x70
 8013fba:	4648      	mov	r0, r9
 8013fbc:	f001 fe20 	bl	8015c00 <__lshift>
 8013fc0:	901c      	str	r0, [sp, #112]	; 0x70
 8013fc2:	2800      	cmp	r0, #0
 8013fc4:	f47f af7c 	bne.w	8013ec0 <_strtod_l+0x728>
 8013fc8:	e604      	b.n	8013bd4 <_strtod_l+0x43c>
 8013fca:	bf00      	nop
 8013fcc:	08018a08 	.word	0x08018a08
 8013fd0:	fffffc02 	.word	0xfffffc02
 8013fd4:	465d      	mov	r5, fp
 8013fd6:	f040 8086 	bne.w	80140e6 <_strtod_l+0x94e>
 8013fda:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8013fdc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8013fe0:	b32a      	cbz	r2, 801402e <_strtod_l+0x896>
 8013fe2:	4aaf      	ldr	r2, [pc, #700]	; (80142a0 <_strtod_l+0xb08>)
 8013fe4:	4293      	cmp	r3, r2
 8013fe6:	d153      	bne.n	8014090 <_strtod_l+0x8f8>
 8013fe8:	9b04      	ldr	r3, [sp, #16]
 8013fea:	4650      	mov	r0, sl
 8013fec:	b1d3      	cbz	r3, 8014024 <_strtod_l+0x88c>
 8013fee:	4aad      	ldr	r2, [pc, #692]	; (80142a4 <_strtod_l+0xb0c>)
 8013ff0:	402a      	ands	r2, r5
 8013ff2:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8013ff6:	f04f 31ff 	mov.w	r1, #4294967295
 8013ffa:	d816      	bhi.n	801402a <_strtod_l+0x892>
 8013ffc:	0d12      	lsrs	r2, r2, #20
 8013ffe:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8014002:	fa01 f303 	lsl.w	r3, r1, r3
 8014006:	4298      	cmp	r0, r3
 8014008:	d142      	bne.n	8014090 <_strtod_l+0x8f8>
 801400a:	4ba7      	ldr	r3, [pc, #668]	; (80142a8 <_strtod_l+0xb10>)
 801400c:	429d      	cmp	r5, r3
 801400e:	d102      	bne.n	8014016 <_strtod_l+0x87e>
 8014010:	3001      	adds	r0, #1
 8014012:	f43f addf 	beq.w	8013bd4 <_strtod_l+0x43c>
 8014016:	4ba3      	ldr	r3, [pc, #652]	; (80142a4 <_strtod_l+0xb0c>)
 8014018:	402b      	ands	r3, r5
 801401a:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 801401e:	f04f 0a00 	mov.w	sl, #0
 8014022:	e7a0      	b.n	8013f66 <_strtod_l+0x7ce>
 8014024:	f04f 33ff 	mov.w	r3, #4294967295
 8014028:	e7ed      	b.n	8014006 <_strtod_l+0x86e>
 801402a:	460b      	mov	r3, r1
 801402c:	e7eb      	b.n	8014006 <_strtod_l+0x86e>
 801402e:	bb7b      	cbnz	r3, 8014090 <_strtod_l+0x8f8>
 8014030:	f1ba 0f00 	cmp.w	sl, #0
 8014034:	d12c      	bne.n	8014090 <_strtod_l+0x8f8>
 8014036:	9904      	ldr	r1, [sp, #16]
 8014038:	4a9a      	ldr	r2, [pc, #616]	; (80142a4 <_strtod_l+0xb0c>)
 801403a:	465b      	mov	r3, fp
 801403c:	b1f1      	cbz	r1, 801407c <_strtod_l+0x8e4>
 801403e:	ea02 010b 	and.w	r1, r2, fp
 8014042:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8014046:	dc19      	bgt.n	801407c <_strtod_l+0x8e4>
 8014048:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 801404c:	f77f ae5b 	ble.w	8013d06 <_strtod_l+0x56e>
 8014050:	4a96      	ldr	r2, [pc, #600]	; (80142ac <_strtod_l+0xb14>)
 8014052:	2300      	movs	r3, #0
 8014054:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8014058:	4650      	mov	r0, sl
 801405a:	4659      	mov	r1, fp
 801405c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8014060:	f7ec fada 	bl	8000618 <__aeabi_dmul>
 8014064:	4682      	mov	sl, r0
 8014066:	468b      	mov	fp, r1
 8014068:	2900      	cmp	r1, #0
 801406a:	f47f adbe 	bne.w	8013bea <_strtod_l+0x452>
 801406e:	2800      	cmp	r0, #0
 8014070:	f47f adbb 	bne.w	8013bea <_strtod_l+0x452>
 8014074:	2322      	movs	r3, #34	; 0x22
 8014076:	f8c9 3000 	str.w	r3, [r9]
 801407a:	e5b6      	b.n	8013bea <_strtod_l+0x452>
 801407c:	4013      	ands	r3, r2
 801407e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8014082:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8014086:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801408a:	f04f 3aff 	mov.w	sl, #4294967295
 801408e:	e76a      	b.n	8013f66 <_strtod_l+0x7ce>
 8014090:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014092:	b193      	cbz	r3, 80140ba <_strtod_l+0x922>
 8014094:	422b      	tst	r3, r5
 8014096:	f43f af66 	beq.w	8013f66 <_strtod_l+0x7ce>
 801409a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801409c:	9a04      	ldr	r2, [sp, #16]
 801409e:	4650      	mov	r0, sl
 80140a0:	4659      	mov	r1, fp
 80140a2:	b173      	cbz	r3, 80140c2 <_strtod_l+0x92a>
 80140a4:	f7ff fb5b 	bl	801375e <sulp>
 80140a8:	4602      	mov	r2, r0
 80140aa:	460b      	mov	r3, r1
 80140ac:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80140b0:	f7ec f8fc 	bl	80002ac <__adddf3>
 80140b4:	4682      	mov	sl, r0
 80140b6:	468b      	mov	fp, r1
 80140b8:	e755      	b.n	8013f66 <_strtod_l+0x7ce>
 80140ba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80140bc:	ea13 0f0a 	tst.w	r3, sl
 80140c0:	e7e9      	b.n	8014096 <_strtod_l+0x8fe>
 80140c2:	f7ff fb4c 	bl	801375e <sulp>
 80140c6:	4602      	mov	r2, r0
 80140c8:	460b      	mov	r3, r1
 80140ca:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80140ce:	f7ec f8eb 	bl	80002a8 <__aeabi_dsub>
 80140d2:	2200      	movs	r2, #0
 80140d4:	2300      	movs	r3, #0
 80140d6:	4682      	mov	sl, r0
 80140d8:	468b      	mov	fp, r1
 80140da:	f7ec fd05 	bl	8000ae8 <__aeabi_dcmpeq>
 80140de:	2800      	cmp	r0, #0
 80140e0:	f47f ae11 	bne.w	8013d06 <_strtod_l+0x56e>
 80140e4:	e73f      	b.n	8013f66 <_strtod_l+0x7ce>
 80140e6:	4641      	mov	r1, r8
 80140e8:	4620      	mov	r0, r4
 80140ea:	f001 ff1a 	bl	8015f22 <__ratio>
 80140ee:	ec57 6b10 	vmov	r6, r7, d0
 80140f2:	2200      	movs	r2, #0
 80140f4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80140f8:	ee10 0a10 	vmov	r0, s0
 80140fc:	4639      	mov	r1, r7
 80140fe:	f7ec fd07 	bl	8000b10 <__aeabi_dcmple>
 8014102:	2800      	cmp	r0, #0
 8014104:	d077      	beq.n	80141f6 <_strtod_l+0xa5e>
 8014106:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014108:	2b00      	cmp	r3, #0
 801410a:	d04a      	beq.n	80141a2 <_strtod_l+0xa0a>
 801410c:	4b68      	ldr	r3, [pc, #416]	; (80142b0 <_strtod_l+0xb18>)
 801410e:	2200      	movs	r2, #0
 8014110:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8014114:	4f66      	ldr	r7, [pc, #408]	; (80142b0 <_strtod_l+0xb18>)
 8014116:	2600      	movs	r6, #0
 8014118:	4b62      	ldr	r3, [pc, #392]	; (80142a4 <_strtod_l+0xb0c>)
 801411a:	402b      	ands	r3, r5
 801411c:	930f      	str	r3, [sp, #60]	; 0x3c
 801411e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8014120:	4b64      	ldr	r3, [pc, #400]	; (80142b4 <_strtod_l+0xb1c>)
 8014122:	429a      	cmp	r2, r3
 8014124:	f040 80ce 	bne.w	80142c4 <_strtod_l+0xb2c>
 8014128:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801412c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014130:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8014134:	ec4b ab10 	vmov	d0, sl, fp
 8014138:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 801413c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8014140:	f001 fe2a 	bl	8015d98 <__ulp>
 8014144:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014148:	ec53 2b10 	vmov	r2, r3, d0
 801414c:	f7ec fa64 	bl	8000618 <__aeabi_dmul>
 8014150:	4652      	mov	r2, sl
 8014152:	465b      	mov	r3, fp
 8014154:	f7ec f8aa 	bl	80002ac <__adddf3>
 8014158:	460b      	mov	r3, r1
 801415a:	4952      	ldr	r1, [pc, #328]	; (80142a4 <_strtod_l+0xb0c>)
 801415c:	4a56      	ldr	r2, [pc, #344]	; (80142b8 <_strtod_l+0xb20>)
 801415e:	4019      	ands	r1, r3
 8014160:	4291      	cmp	r1, r2
 8014162:	4682      	mov	sl, r0
 8014164:	d95b      	bls.n	801421e <_strtod_l+0xa86>
 8014166:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014168:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 801416c:	4293      	cmp	r3, r2
 801416e:	d103      	bne.n	8014178 <_strtod_l+0x9e0>
 8014170:	9b08      	ldr	r3, [sp, #32]
 8014172:	3301      	adds	r3, #1
 8014174:	f43f ad2e 	beq.w	8013bd4 <_strtod_l+0x43c>
 8014178:	f8df b12c 	ldr.w	fp, [pc, #300]	; 80142a8 <_strtod_l+0xb10>
 801417c:	f04f 3aff 	mov.w	sl, #4294967295
 8014180:	991c      	ldr	r1, [sp, #112]	; 0x70
 8014182:	4648      	mov	r0, r9
 8014184:	f001 fb70 	bl	8015868 <_Bfree>
 8014188:	9905      	ldr	r1, [sp, #20]
 801418a:	4648      	mov	r0, r9
 801418c:	f001 fb6c 	bl	8015868 <_Bfree>
 8014190:	4641      	mov	r1, r8
 8014192:	4648      	mov	r0, r9
 8014194:	f001 fb68 	bl	8015868 <_Bfree>
 8014198:	4621      	mov	r1, r4
 801419a:	4648      	mov	r0, r9
 801419c:	f001 fb64 	bl	8015868 <_Bfree>
 80141a0:	e619      	b.n	8013dd6 <_strtod_l+0x63e>
 80141a2:	f1ba 0f00 	cmp.w	sl, #0
 80141a6:	d11a      	bne.n	80141de <_strtod_l+0xa46>
 80141a8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80141ac:	b9eb      	cbnz	r3, 80141ea <_strtod_l+0xa52>
 80141ae:	2200      	movs	r2, #0
 80141b0:	4b3f      	ldr	r3, [pc, #252]	; (80142b0 <_strtod_l+0xb18>)
 80141b2:	4630      	mov	r0, r6
 80141b4:	4639      	mov	r1, r7
 80141b6:	f7ec fca1 	bl	8000afc <__aeabi_dcmplt>
 80141ba:	b9c8      	cbnz	r0, 80141f0 <_strtod_l+0xa58>
 80141bc:	4630      	mov	r0, r6
 80141be:	4639      	mov	r1, r7
 80141c0:	2200      	movs	r2, #0
 80141c2:	4b3e      	ldr	r3, [pc, #248]	; (80142bc <_strtod_l+0xb24>)
 80141c4:	f7ec fa28 	bl	8000618 <__aeabi_dmul>
 80141c8:	4606      	mov	r6, r0
 80141ca:	460f      	mov	r7, r1
 80141cc:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80141d0:	9618      	str	r6, [sp, #96]	; 0x60
 80141d2:	9319      	str	r3, [sp, #100]	; 0x64
 80141d4:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 80141d8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80141dc:	e79c      	b.n	8014118 <_strtod_l+0x980>
 80141de:	f1ba 0f01 	cmp.w	sl, #1
 80141e2:	d102      	bne.n	80141ea <_strtod_l+0xa52>
 80141e4:	2d00      	cmp	r5, #0
 80141e6:	f43f ad8e 	beq.w	8013d06 <_strtod_l+0x56e>
 80141ea:	2200      	movs	r2, #0
 80141ec:	4b34      	ldr	r3, [pc, #208]	; (80142c0 <_strtod_l+0xb28>)
 80141ee:	e78f      	b.n	8014110 <_strtod_l+0x978>
 80141f0:	2600      	movs	r6, #0
 80141f2:	4f32      	ldr	r7, [pc, #200]	; (80142bc <_strtod_l+0xb24>)
 80141f4:	e7ea      	b.n	80141cc <_strtod_l+0xa34>
 80141f6:	4b31      	ldr	r3, [pc, #196]	; (80142bc <_strtod_l+0xb24>)
 80141f8:	4630      	mov	r0, r6
 80141fa:	4639      	mov	r1, r7
 80141fc:	2200      	movs	r2, #0
 80141fe:	f7ec fa0b 	bl	8000618 <__aeabi_dmul>
 8014202:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014204:	4606      	mov	r6, r0
 8014206:	460f      	mov	r7, r1
 8014208:	b933      	cbnz	r3, 8014218 <_strtod_l+0xa80>
 801420a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801420e:	9010      	str	r0, [sp, #64]	; 0x40
 8014210:	9311      	str	r3, [sp, #68]	; 0x44
 8014212:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8014216:	e7df      	b.n	80141d8 <_strtod_l+0xa40>
 8014218:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 801421c:	e7f9      	b.n	8014212 <_strtod_l+0xa7a>
 801421e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8014222:	9b04      	ldr	r3, [sp, #16]
 8014224:	2b00      	cmp	r3, #0
 8014226:	d1ab      	bne.n	8014180 <_strtod_l+0x9e8>
 8014228:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801422c:	0d1b      	lsrs	r3, r3, #20
 801422e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8014230:	051b      	lsls	r3, r3, #20
 8014232:	429a      	cmp	r2, r3
 8014234:	465d      	mov	r5, fp
 8014236:	d1a3      	bne.n	8014180 <_strtod_l+0x9e8>
 8014238:	4639      	mov	r1, r7
 801423a:	4630      	mov	r0, r6
 801423c:	f7ec fc9c 	bl	8000b78 <__aeabi_d2iz>
 8014240:	f7ec f980 	bl	8000544 <__aeabi_i2d>
 8014244:	460b      	mov	r3, r1
 8014246:	4602      	mov	r2, r0
 8014248:	4639      	mov	r1, r7
 801424a:	4630      	mov	r0, r6
 801424c:	f7ec f82c 	bl	80002a8 <__aeabi_dsub>
 8014250:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014252:	4606      	mov	r6, r0
 8014254:	460f      	mov	r7, r1
 8014256:	b933      	cbnz	r3, 8014266 <_strtod_l+0xace>
 8014258:	f1ba 0f00 	cmp.w	sl, #0
 801425c:	d103      	bne.n	8014266 <_strtod_l+0xace>
 801425e:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8014262:	2d00      	cmp	r5, #0
 8014264:	d06d      	beq.n	8014342 <_strtod_l+0xbaa>
 8014266:	a30a      	add	r3, pc, #40	; (adr r3, 8014290 <_strtod_l+0xaf8>)
 8014268:	e9d3 2300 	ldrd	r2, r3, [r3]
 801426c:	4630      	mov	r0, r6
 801426e:	4639      	mov	r1, r7
 8014270:	f7ec fc44 	bl	8000afc <__aeabi_dcmplt>
 8014274:	2800      	cmp	r0, #0
 8014276:	f47f acb8 	bne.w	8013bea <_strtod_l+0x452>
 801427a:	a307      	add	r3, pc, #28	; (adr r3, 8014298 <_strtod_l+0xb00>)
 801427c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014280:	4630      	mov	r0, r6
 8014282:	4639      	mov	r1, r7
 8014284:	f7ec fc58 	bl	8000b38 <__aeabi_dcmpgt>
 8014288:	2800      	cmp	r0, #0
 801428a:	f43f af79 	beq.w	8014180 <_strtod_l+0x9e8>
 801428e:	e4ac      	b.n	8013bea <_strtod_l+0x452>
 8014290:	94a03595 	.word	0x94a03595
 8014294:	3fdfffff 	.word	0x3fdfffff
 8014298:	35afe535 	.word	0x35afe535
 801429c:	3fe00000 	.word	0x3fe00000
 80142a0:	000fffff 	.word	0x000fffff
 80142a4:	7ff00000 	.word	0x7ff00000
 80142a8:	7fefffff 	.word	0x7fefffff
 80142ac:	39500000 	.word	0x39500000
 80142b0:	3ff00000 	.word	0x3ff00000
 80142b4:	7fe00000 	.word	0x7fe00000
 80142b8:	7c9fffff 	.word	0x7c9fffff
 80142bc:	3fe00000 	.word	0x3fe00000
 80142c0:	bff00000 	.word	0xbff00000
 80142c4:	9b04      	ldr	r3, [sp, #16]
 80142c6:	b333      	cbz	r3, 8014316 <_strtod_l+0xb7e>
 80142c8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80142ca:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80142ce:	d822      	bhi.n	8014316 <_strtod_l+0xb7e>
 80142d0:	a327      	add	r3, pc, #156	; (adr r3, 8014370 <_strtod_l+0xbd8>)
 80142d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80142d6:	4630      	mov	r0, r6
 80142d8:	4639      	mov	r1, r7
 80142da:	f7ec fc19 	bl	8000b10 <__aeabi_dcmple>
 80142de:	b1a0      	cbz	r0, 801430a <_strtod_l+0xb72>
 80142e0:	4639      	mov	r1, r7
 80142e2:	4630      	mov	r0, r6
 80142e4:	f7ec fc70 	bl	8000bc8 <__aeabi_d2uiz>
 80142e8:	2800      	cmp	r0, #0
 80142ea:	bf08      	it	eq
 80142ec:	2001      	moveq	r0, #1
 80142ee:	f7ec f919 	bl	8000524 <__aeabi_ui2d>
 80142f2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80142f4:	4606      	mov	r6, r0
 80142f6:	460f      	mov	r7, r1
 80142f8:	bb03      	cbnz	r3, 801433c <_strtod_l+0xba4>
 80142fa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80142fe:	9012      	str	r0, [sp, #72]	; 0x48
 8014300:	9313      	str	r3, [sp, #76]	; 0x4c
 8014302:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8014306:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 801430a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801430c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801430e:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8014312:	1a9b      	subs	r3, r3, r2
 8014314:	930b      	str	r3, [sp, #44]	; 0x2c
 8014316:	ed9d 0b08 	vldr	d0, [sp, #32]
 801431a:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 801431e:	f001 fd3b 	bl	8015d98 <__ulp>
 8014322:	4650      	mov	r0, sl
 8014324:	ec53 2b10 	vmov	r2, r3, d0
 8014328:	4659      	mov	r1, fp
 801432a:	f7ec f975 	bl	8000618 <__aeabi_dmul>
 801432e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8014332:	f7eb ffbb 	bl	80002ac <__adddf3>
 8014336:	4682      	mov	sl, r0
 8014338:	468b      	mov	fp, r1
 801433a:	e772      	b.n	8014222 <_strtod_l+0xa8a>
 801433c:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8014340:	e7df      	b.n	8014302 <_strtod_l+0xb6a>
 8014342:	a30d      	add	r3, pc, #52	; (adr r3, 8014378 <_strtod_l+0xbe0>)
 8014344:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014348:	f7ec fbd8 	bl	8000afc <__aeabi_dcmplt>
 801434c:	e79c      	b.n	8014288 <_strtod_l+0xaf0>
 801434e:	2300      	movs	r3, #0
 8014350:	930d      	str	r3, [sp, #52]	; 0x34
 8014352:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8014354:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014356:	6013      	str	r3, [r2, #0]
 8014358:	f7ff ba61 	b.w	801381e <_strtod_l+0x86>
 801435c:	2b65      	cmp	r3, #101	; 0x65
 801435e:	f04f 0200 	mov.w	r2, #0
 8014362:	f43f ab4e 	beq.w	8013a02 <_strtod_l+0x26a>
 8014366:	2101      	movs	r1, #1
 8014368:	4614      	mov	r4, r2
 801436a:	9104      	str	r1, [sp, #16]
 801436c:	f7ff bacb 	b.w	8013906 <_strtod_l+0x16e>
 8014370:	ffc00000 	.word	0xffc00000
 8014374:	41dfffff 	.word	0x41dfffff
 8014378:	94a03595 	.word	0x94a03595
 801437c:	3fcfffff 	.word	0x3fcfffff

08014380 <_strtod_r>:
 8014380:	4b05      	ldr	r3, [pc, #20]	; (8014398 <_strtod_r+0x18>)
 8014382:	681b      	ldr	r3, [r3, #0]
 8014384:	b410      	push	{r4}
 8014386:	6a1b      	ldr	r3, [r3, #32]
 8014388:	4c04      	ldr	r4, [pc, #16]	; (801439c <_strtod_r+0x1c>)
 801438a:	2b00      	cmp	r3, #0
 801438c:	bf08      	it	eq
 801438e:	4623      	moveq	r3, r4
 8014390:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014394:	f7ff ba00 	b.w	8013798 <_strtod_l>
 8014398:	20000e34 	.word	0x20000e34
 801439c:	20000e98 	.word	0x20000e98

080143a0 <_strtol_l.isra.0>:
 80143a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80143a4:	4680      	mov	r8, r0
 80143a6:	4689      	mov	r9, r1
 80143a8:	4692      	mov	sl, r2
 80143aa:	461e      	mov	r6, r3
 80143ac:	460f      	mov	r7, r1
 80143ae:	463d      	mov	r5, r7
 80143b0:	9808      	ldr	r0, [sp, #32]
 80143b2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80143b6:	f001 f9ed 	bl	8015794 <__locale_ctype_ptr_l>
 80143ba:	4420      	add	r0, r4
 80143bc:	7843      	ldrb	r3, [r0, #1]
 80143be:	f013 0308 	ands.w	r3, r3, #8
 80143c2:	d132      	bne.n	801442a <_strtol_l.isra.0+0x8a>
 80143c4:	2c2d      	cmp	r4, #45	; 0x2d
 80143c6:	d132      	bne.n	801442e <_strtol_l.isra.0+0x8e>
 80143c8:	787c      	ldrb	r4, [r7, #1]
 80143ca:	1cbd      	adds	r5, r7, #2
 80143cc:	2201      	movs	r2, #1
 80143ce:	2e00      	cmp	r6, #0
 80143d0:	d05d      	beq.n	801448e <_strtol_l.isra.0+0xee>
 80143d2:	2e10      	cmp	r6, #16
 80143d4:	d109      	bne.n	80143ea <_strtol_l.isra.0+0x4a>
 80143d6:	2c30      	cmp	r4, #48	; 0x30
 80143d8:	d107      	bne.n	80143ea <_strtol_l.isra.0+0x4a>
 80143da:	782b      	ldrb	r3, [r5, #0]
 80143dc:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80143e0:	2b58      	cmp	r3, #88	; 0x58
 80143e2:	d14f      	bne.n	8014484 <_strtol_l.isra.0+0xe4>
 80143e4:	786c      	ldrb	r4, [r5, #1]
 80143e6:	2610      	movs	r6, #16
 80143e8:	3502      	adds	r5, #2
 80143ea:	2a00      	cmp	r2, #0
 80143ec:	bf14      	ite	ne
 80143ee:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80143f2:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 80143f6:	2700      	movs	r7, #0
 80143f8:	fbb1 fcf6 	udiv	ip, r1, r6
 80143fc:	4638      	mov	r0, r7
 80143fe:	fb06 1e1c 	mls	lr, r6, ip, r1
 8014402:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8014406:	2b09      	cmp	r3, #9
 8014408:	d817      	bhi.n	801443a <_strtol_l.isra.0+0x9a>
 801440a:	461c      	mov	r4, r3
 801440c:	42a6      	cmp	r6, r4
 801440e:	dd23      	ble.n	8014458 <_strtol_l.isra.0+0xb8>
 8014410:	1c7b      	adds	r3, r7, #1
 8014412:	d007      	beq.n	8014424 <_strtol_l.isra.0+0x84>
 8014414:	4584      	cmp	ip, r0
 8014416:	d31c      	bcc.n	8014452 <_strtol_l.isra.0+0xb2>
 8014418:	d101      	bne.n	801441e <_strtol_l.isra.0+0x7e>
 801441a:	45a6      	cmp	lr, r4
 801441c:	db19      	blt.n	8014452 <_strtol_l.isra.0+0xb2>
 801441e:	fb00 4006 	mla	r0, r0, r6, r4
 8014422:	2701      	movs	r7, #1
 8014424:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014428:	e7eb      	b.n	8014402 <_strtol_l.isra.0+0x62>
 801442a:	462f      	mov	r7, r5
 801442c:	e7bf      	b.n	80143ae <_strtol_l.isra.0+0xe>
 801442e:	2c2b      	cmp	r4, #43	; 0x2b
 8014430:	bf04      	itt	eq
 8014432:	1cbd      	addeq	r5, r7, #2
 8014434:	787c      	ldrbeq	r4, [r7, #1]
 8014436:	461a      	mov	r2, r3
 8014438:	e7c9      	b.n	80143ce <_strtol_l.isra.0+0x2e>
 801443a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 801443e:	2b19      	cmp	r3, #25
 8014440:	d801      	bhi.n	8014446 <_strtol_l.isra.0+0xa6>
 8014442:	3c37      	subs	r4, #55	; 0x37
 8014444:	e7e2      	b.n	801440c <_strtol_l.isra.0+0x6c>
 8014446:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 801444a:	2b19      	cmp	r3, #25
 801444c:	d804      	bhi.n	8014458 <_strtol_l.isra.0+0xb8>
 801444e:	3c57      	subs	r4, #87	; 0x57
 8014450:	e7dc      	b.n	801440c <_strtol_l.isra.0+0x6c>
 8014452:	f04f 37ff 	mov.w	r7, #4294967295
 8014456:	e7e5      	b.n	8014424 <_strtol_l.isra.0+0x84>
 8014458:	1c7b      	adds	r3, r7, #1
 801445a:	d108      	bne.n	801446e <_strtol_l.isra.0+0xce>
 801445c:	2322      	movs	r3, #34	; 0x22
 801445e:	f8c8 3000 	str.w	r3, [r8]
 8014462:	4608      	mov	r0, r1
 8014464:	f1ba 0f00 	cmp.w	sl, #0
 8014468:	d107      	bne.n	801447a <_strtol_l.isra.0+0xda>
 801446a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801446e:	b102      	cbz	r2, 8014472 <_strtol_l.isra.0+0xd2>
 8014470:	4240      	negs	r0, r0
 8014472:	f1ba 0f00 	cmp.w	sl, #0
 8014476:	d0f8      	beq.n	801446a <_strtol_l.isra.0+0xca>
 8014478:	b10f      	cbz	r7, 801447e <_strtol_l.isra.0+0xde>
 801447a:	f105 39ff 	add.w	r9, r5, #4294967295
 801447e:	f8ca 9000 	str.w	r9, [sl]
 8014482:	e7f2      	b.n	801446a <_strtol_l.isra.0+0xca>
 8014484:	2430      	movs	r4, #48	; 0x30
 8014486:	2e00      	cmp	r6, #0
 8014488:	d1af      	bne.n	80143ea <_strtol_l.isra.0+0x4a>
 801448a:	2608      	movs	r6, #8
 801448c:	e7ad      	b.n	80143ea <_strtol_l.isra.0+0x4a>
 801448e:	2c30      	cmp	r4, #48	; 0x30
 8014490:	d0a3      	beq.n	80143da <_strtol_l.isra.0+0x3a>
 8014492:	260a      	movs	r6, #10
 8014494:	e7a9      	b.n	80143ea <_strtol_l.isra.0+0x4a>
	...

08014498 <_strtol_r>:
 8014498:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801449a:	4c06      	ldr	r4, [pc, #24]	; (80144b4 <_strtol_r+0x1c>)
 801449c:	4d06      	ldr	r5, [pc, #24]	; (80144b8 <_strtol_r+0x20>)
 801449e:	6824      	ldr	r4, [r4, #0]
 80144a0:	6a24      	ldr	r4, [r4, #32]
 80144a2:	2c00      	cmp	r4, #0
 80144a4:	bf08      	it	eq
 80144a6:	462c      	moveq	r4, r5
 80144a8:	9400      	str	r4, [sp, #0]
 80144aa:	f7ff ff79 	bl	80143a0 <_strtol_l.isra.0>
 80144ae:	b003      	add	sp, #12
 80144b0:	bd30      	pop	{r4, r5, pc}
 80144b2:	bf00      	nop
 80144b4:	20000e34 	.word	0x20000e34
 80144b8:	20000e98 	.word	0x20000e98

080144bc <quorem>:
 80144bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80144c0:	6903      	ldr	r3, [r0, #16]
 80144c2:	690c      	ldr	r4, [r1, #16]
 80144c4:	42a3      	cmp	r3, r4
 80144c6:	4680      	mov	r8, r0
 80144c8:	f2c0 8082 	blt.w	80145d0 <quorem+0x114>
 80144cc:	3c01      	subs	r4, #1
 80144ce:	f101 0714 	add.w	r7, r1, #20
 80144d2:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80144d6:	f100 0614 	add.w	r6, r0, #20
 80144da:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80144de:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80144e2:	eb06 030c 	add.w	r3, r6, ip
 80144e6:	3501      	adds	r5, #1
 80144e8:	eb07 090c 	add.w	r9, r7, ip
 80144ec:	9301      	str	r3, [sp, #4]
 80144ee:	fbb0 f5f5 	udiv	r5, r0, r5
 80144f2:	b395      	cbz	r5, 801455a <quorem+0x9e>
 80144f4:	f04f 0a00 	mov.w	sl, #0
 80144f8:	4638      	mov	r0, r7
 80144fa:	46b6      	mov	lr, r6
 80144fc:	46d3      	mov	fp, sl
 80144fe:	f850 2b04 	ldr.w	r2, [r0], #4
 8014502:	b293      	uxth	r3, r2
 8014504:	fb05 a303 	mla	r3, r5, r3, sl
 8014508:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801450c:	b29b      	uxth	r3, r3
 801450e:	ebab 0303 	sub.w	r3, fp, r3
 8014512:	0c12      	lsrs	r2, r2, #16
 8014514:	f8de b000 	ldr.w	fp, [lr]
 8014518:	fb05 a202 	mla	r2, r5, r2, sl
 801451c:	fa13 f38b 	uxtah	r3, r3, fp
 8014520:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8014524:	fa1f fb82 	uxth.w	fp, r2
 8014528:	f8de 2000 	ldr.w	r2, [lr]
 801452c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8014530:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8014534:	b29b      	uxth	r3, r3
 8014536:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801453a:	4581      	cmp	r9, r0
 801453c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8014540:	f84e 3b04 	str.w	r3, [lr], #4
 8014544:	d2db      	bcs.n	80144fe <quorem+0x42>
 8014546:	f856 300c 	ldr.w	r3, [r6, ip]
 801454a:	b933      	cbnz	r3, 801455a <quorem+0x9e>
 801454c:	9b01      	ldr	r3, [sp, #4]
 801454e:	3b04      	subs	r3, #4
 8014550:	429e      	cmp	r6, r3
 8014552:	461a      	mov	r2, r3
 8014554:	d330      	bcc.n	80145b8 <quorem+0xfc>
 8014556:	f8c8 4010 	str.w	r4, [r8, #16]
 801455a:	4640      	mov	r0, r8
 801455c:	f001 fba4 	bl	8015ca8 <__mcmp>
 8014560:	2800      	cmp	r0, #0
 8014562:	db25      	blt.n	80145b0 <quorem+0xf4>
 8014564:	3501      	adds	r5, #1
 8014566:	4630      	mov	r0, r6
 8014568:	f04f 0c00 	mov.w	ip, #0
 801456c:	f857 2b04 	ldr.w	r2, [r7], #4
 8014570:	f8d0 e000 	ldr.w	lr, [r0]
 8014574:	b293      	uxth	r3, r2
 8014576:	ebac 0303 	sub.w	r3, ip, r3
 801457a:	0c12      	lsrs	r2, r2, #16
 801457c:	fa13 f38e 	uxtah	r3, r3, lr
 8014580:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8014584:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8014588:	b29b      	uxth	r3, r3
 801458a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801458e:	45b9      	cmp	r9, r7
 8014590:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8014594:	f840 3b04 	str.w	r3, [r0], #4
 8014598:	d2e8      	bcs.n	801456c <quorem+0xb0>
 801459a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 801459e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80145a2:	b92a      	cbnz	r2, 80145b0 <quorem+0xf4>
 80145a4:	3b04      	subs	r3, #4
 80145a6:	429e      	cmp	r6, r3
 80145a8:	461a      	mov	r2, r3
 80145aa:	d30b      	bcc.n	80145c4 <quorem+0x108>
 80145ac:	f8c8 4010 	str.w	r4, [r8, #16]
 80145b0:	4628      	mov	r0, r5
 80145b2:	b003      	add	sp, #12
 80145b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80145b8:	6812      	ldr	r2, [r2, #0]
 80145ba:	3b04      	subs	r3, #4
 80145bc:	2a00      	cmp	r2, #0
 80145be:	d1ca      	bne.n	8014556 <quorem+0x9a>
 80145c0:	3c01      	subs	r4, #1
 80145c2:	e7c5      	b.n	8014550 <quorem+0x94>
 80145c4:	6812      	ldr	r2, [r2, #0]
 80145c6:	3b04      	subs	r3, #4
 80145c8:	2a00      	cmp	r2, #0
 80145ca:	d1ef      	bne.n	80145ac <quorem+0xf0>
 80145cc:	3c01      	subs	r4, #1
 80145ce:	e7ea      	b.n	80145a6 <quorem+0xea>
 80145d0:	2000      	movs	r0, #0
 80145d2:	e7ee      	b.n	80145b2 <quorem+0xf6>
 80145d4:	0000      	movs	r0, r0
	...

080145d8 <_dtoa_r>:
 80145d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80145dc:	ec57 6b10 	vmov	r6, r7, d0
 80145e0:	b097      	sub	sp, #92	; 0x5c
 80145e2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80145e4:	9106      	str	r1, [sp, #24]
 80145e6:	4604      	mov	r4, r0
 80145e8:	920b      	str	r2, [sp, #44]	; 0x2c
 80145ea:	9312      	str	r3, [sp, #72]	; 0x48
 80145ec:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80145f0:	e9cd 6700 	strd	r6, r7, [sp]
 80145f4:	b93d      	cbnz	r5, 8014606 <_dtoa_r+0x2e>
 80145f6:	2010      	movs	r0, #16
 80145f8:	f7fe f8ea 	bl	80127d0 <malloc>
 80145fc:	6260      	str	r0, [r4, #36]	; 0x24
 80145fe:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8014602:	6005      	str	r5, [r0, #0]
 8014604:	60c5      	str	r5, [r0, #12]
 8014606:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014608:	6819      	ldr	r1, [r3, #0]
 801460a:	b151      	cbz	r1, 8014622 <_dtoa_r+0x4a>
 801460c:	685a      	ldr	r2, [r3, #4]
 801460e:	604a      	str	r2, [r1, #4]
 8014610:	2301      	movs	r3, #1
 8014612:	4093      	lsls	r3, r2
 8014614:	608b      	str	r3, [r1, #8]
 8014616:	4620      	mov	r0, r4
 8014618:	f001 f926 	bl	8015868 <_Bfree>
 801461c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801461e:	2200      	movs	r2, #0
 8014620:	601a      	str	r2, [r3, #0]
 8014622:	1e3b      	subs	r3, r7, #0
 8014624:	bfbb      	ittet	lt
 8014626:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801462a:	9301      	strlt	r3, [sp, #4]
 801462c:	2300      	movge	r3, #0
 801462e:	2201      	movlt	r2, #1
 8014630:	bfac      	ite	ge
 8014632:	f8c8 3000 	strge.w	r3, [r8]
 8014636:	f8c8 2000 	strlt.w	r2, [r8]
 801463a:	4baf      	ldr	r3, [pc, #700]	; (80148f8 <_dtoa_r+0x320>)
 801463c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8014640:	ea33 0308 	bics.w	r3, r3, r8
 8014644:	d114      	bne.n	8014670 <_dtoa_r+0x98>
 8014646:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8014648:	f242 730f 	movw	r3, #9999	; 0x270f
 801464c:	6013      	str	r3, [r2, #0]
 801464e:	9b00      	ldr	r3, [sp, #0]
 8014650:	b923      	cbnz	r3, 801465c <_dtoa_r+0x84>
 8014652:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8014656:	2800      	cmp	r0, #0
 8014658:	f000 8542 	beq.w	80150e0 <_dtoa_r+0xb08>
 801465c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801465e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 801490c <_dtoa_r+0x334>
 8014662:	2b00      	cmp	r3, #0
 8014664:	f000 8544 	beq.w	80150f0 <_dtoa_r+0xb18>
 8014668:	f10b 0303 	add.w	r3, fp, #3
 801466c:	f000 bd3e 	b.w	80150ec <_dtoa_r+0xb14>
 8014670:	e9dd 6700 	ldrd	r6, r7, [sp]
 8014674:	2200      	movs	r2, #0
 8014676:	2300      	movs	r3, #0
 8014678:	4630      	mov	r0, r6
 801467a:	4639      	mov	r1, r7
 801467c:	f7ec fa34 	bl	8000ae8 <__aeabi_dcmpeq>
 8014680:	4681      	mov	r9, r0
 8014682:	b168      	cbz	r0, 80146a0 <_dtoa_r+0xc8>
 8014684:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8014686:	2301      	movs	r3, #1
 8014688:	6013      	str	r3, [r2, #0]
 801468a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801468c:	2b00      	cmp	r3, #0
 801468e:	f000 8524 	beq.w	80150da <_dtoa_r+0xb02>
 8014692:	4b9a      	ldr	r3, [pc, #616]	; (80148fc <_dtoa_r+0x324>)
 8014694:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8014696:	f103 3bff 	add.w	fp, r3, #4294967295
 801469a:	6013      	str	r3, [r2, #0]
 801469c:	f000 bd28 	b.w	80150f0 <_dtoa_r+0xb18>
 80146a0:	aa14      	add	r2, sp, #80	; 0x50
 80146a2:	a915      	add	r1, sp, #84	; 0x54
 80146a4:	ec47 6b10 	vmov	d0, r6, r7
 80146a8:	4620      	mov	r0, r4
 80146aa:	f001 fbeb 	bl	8015e84 <__d2b>
 80146ae:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80146b2:	9004      	str	r0, [sp, #16]
 80146b4:	2d00      	cmp	r5, #0
 80146b6:	d07c      	beq.n	80147b2 <_dtoa_r+0x1da>
 80146b8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80146bc:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80146c0:	46b2      	mov	sl, r6
 80146c2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80146c6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80146ca:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80146ce:	2200      	movs	r2, #0
 80146d0:	4b8b      	ldr	r3, [pc, #556]	; (8014900 <_dtoa_r+0x328>)
 80146d2:	4650      	mov	r0, sl
 80146d4:	4659      	mov	r1, fp
 80146d6:	f7eb fde7 	bl	80002a8 <__aeabi_dsub>
 80146da:	a381      	add	r3, pc, #516	; (adr r3, 80148e0 <_dtoa_r+0x308>)
 80146dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80146e0:	f7eb ff9a 	bl	8000618 <__aeabi_dmul>
 80146e4:	a380      	add	r3, pc, #512	; (adr r3, 80148e8 <_dtoa_r+0x310>)
 80146e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80146ea:	f7eb fddf 	bl	80002ac <__adddf3>
 80146ee:	4606      	mov	r6, r0
 80146f0:	4628      	mov	r0, r5
 80146f2:	460f      	mov	r7, r1
 80146f4:	f7eb ff26 	bl	8000544 <__aeabi_i2d>
 80146f8:	a37d      	add	r3, pc, #500	; (adr r3, 80148f0 <_dtoa_r+0x318>)
 80146fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80146fe:	f7eb ff8b 	bl	8000618 <__aeabi_dmul>
 8014702:	4602      	mov	r2, r0
 8014704:	460b      	mov	r3, r1
 8014706:	4630      	mov	r0, r6
 8014708:	4639      	mov	r1, r7
 801470a:	f7eb fdcf 	bl	80002ac <__adddf3>
 801470e:	4606      	mov	r6, r0
 8014710:	460f      	mov	r7, r1
 8014712:	f7ec fa31 	bl	8000b78 <__aeabi_d2iz>
 8014716:	2200      	movs	r2, #0
 8014718:	4682      	mov	sl, r0
 801471a:	2300      	movs	r3, #0
 801471c:	4630      	mov	r0, r6
 801471e:	4639      	mov	r1, r7
 8014720:	f7ec f9ec 	bl	8000afc <__aeabi_dcmplt>
 8014724:	b148      	cbz	r0, 801473a <_dtoa_r+0x162>
 8014726:	4650      	mov	r0, sl
 8014728:	f7eb ff0c 	bl	8000544 <__aeabi_i2d>
 801472c:	4632      	mov	r2, r6
 801472e:	463b      	mov	r3, r7
 8014730:	f7ec f9da 	bl	8000ae8 <__aeabi_dcmpeq>
 8014734:	b908      	cbnz	r0, 801473a <_dtoa_r+0x162>
 8014736:	f10a 3aff 	add.w	sl, sl, #4294967295
 801473a:	f1ba 0f16 	cmp.w	sl, #22
 801473e:	d859      	bhi.n	80147f4 <_dtoa_r+0x21c>
 8014740:	4970      	ldr	r1, [pc, #448]	; (8014904 <_dtoa_r+0x32c>)
 8014742:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8014746:	e9dd 2300 	ldrd	r2, r3, [sp]
 801474a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801474e:	f7ec f9f3 	bl	8000b38 <__aeabi_dcmpgt>
 8014752:	2800      	cmp	r0, #0
 8014754:	d050      	beq.n	80147f8 <_dtoa_r+0x220>
 8014756:	f10a 3aff 	add.w	sl, sl, #4294967295
 801475a:	2300      	movs	r3, #0
 801475c:	930f      	str	r3, [sp, #60]	; 0x3c
 801475e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8014760:	1b5d      	subs	r5, r3, r5
 8014762:	f1b5 0801 	subs.w	r8, r5, #1
 8014766:	bf49      	itett	mi
 8014768:	f1c5 0301 	rsbmi	r3, r5, #1
 801476c:	2300      	movpl	r3, #0
 801476e:	9305      	strmi	r3, [sp, #20]
 8014770:	f04f 0800 	movmi.w	r8, #0
 8014774:	bf58      	it	pl
 8014776:	9305      	strpl	r3, [sp, #20]
 8014778:	f1ba 0f00 	cmp.w	sl, #0
 801477c:	db3e      	blt.n	80147fc <_dtoa_r+0x224>
 801477e:	2300      	movs	r3, #0
 8014780:	44d0      	add	r8, sl
 8014782:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8014786:	9307      	str	r3, [sp, #28]
 8014788:	9b06      	ldr	r3, [sp, #24]
 801478a:	2b09      	cmp	r3, #9
 801478c:	f200 8090 	bhi.w	80148b0 <_dtoa_r+0x2d8>
 8014790:	2b05      	cmp	r3, #5
 8014792:	bfc4      	itt	gt
 8014794:	3b04      	subgt	r3, #4
 8014796:	9306      	strgt	r3, [sp, #24]
 8014798:	9b06      	ldr	r3, [sp, #24]
 801479a:	f1a3 0302 	sub.w	r3, r3, #2
 801479e:	bfcc      	ite	gt
 80147a0:	2500      	movgt	r5, #0
 80147a2:	2501      	movle	r5, #1
 80147a4:	2b03      	cmp	r3, #3
 80147a6:	f200 808f 	bhi.w	80148c8 <_dtoa_r+0x2f0>
 80147aa:	e8df f003 	tbb	[pc, r3]
 80147ae:	7f7d      	.short	0x7f7d
 80147b0:	7131      	.short	0x7131
 80147b2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80147b6:	441d      	add	r5, r3
 80147b8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80147bc:	2820      	cmp	r0, #32
 80147be:	dd13      	ble.n	80147e8 <_dtoa_r+0x210>
 80147c0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80147c4:	9b00      	ldr	r3, [sp, #0]
 80147c6:	fa08 f800 	lsl.w	r8, r8, r0
 80147ca:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80147ce:	fa23 f000 	lsr.w	r0, r3, r0
 80147d2:	ea48 0000 	orr.w	r0, r8, r0
 80147d6:	f7eb fea5 	bl	8000524 <__aeabi_ui2d>
 80147da:	2301      	movs	r3, #1
 80147dc:	4682      	mov	sl, r0
 80147de:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80147e2:	3d01      	subs	r5, #1
 80147e4:	9313      	str	r3, [sp, #76]	; 0x4c
 80147e6:	e772      	b.n	80146ce <_dtoa_r+0xf6>
 80147e8:	9b00      	ldr	r3, [sp, #0]
 80147ea:	f1c0 0020 	rsb	r0, r0, #32
 80147ee:	fa03 f000 	lsl.w	r0, r3, r0
 80147f2:	e7f0      	b.n	80147d6 <_dtoa_r+0x1fe>
 80147f4:	2301      	movs	r3, #1
 80147f6:	e7b1      	b.n	801475c <_dtoa_r+0x184>
 80147f8:	900f      	str	r0, [sp, #60]	; 0x3c
 80147fa:	e7b0      	b.n	801475e <_dtoa_r+0x186>
 80147fc:	9b05      	ldr	r3, [sp, #20]
 80147fe:	eba3 030a 	sub.w	r3, r3, sl
 8014802:	9305      	str	r3, [sp, #20]
 8014804:	f1ca 0300 	rsb	r3, sl, #0
 8014808:	9307      	str	r3, [sp, #28]
 801480a:	2300      	movs	r3, #0
 801480c:	930e      	str	r3, [sp, #56]	; 0x38
 801480e:	e7bb      	b.n	8014788 <_dtoa_r+0x1b0>
 8014810:	2301      	movs	r3, #1
 8014812:	930a      	str	r3, [sp, #40]	; 0x28
 8014814:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014816:	2b00      	cmp	r3, #0
 8014818:	dd59      	ble.n	80148ce <_dtoa_r+0x2f6>
 801481a:	9302      	str	r3, [sp, #8]
 801481c:	4699      	mov	r9, r3
 801481e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8014820:	2200      	movs	r2, #0
 8014822:	6072      	str	r2, [r6, #4]
 8014824:	2204      	movs	r2, #4
 8014826:	f102 0014 	add.w	r0, r2, #20
 801482a:	4298      	cmp	r0, r3
 801482c:	6871      	ldr	r1, [r6, #4]
 801482e:	d953      	bls.n	80148d8 <_dtoa_r+0x300>
 8014830:	4620      	mov	r0, r4
 8014832:	f000 ffe5 	bl	8015800 <_Balloc>
 8014836:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014838:	6030      	str	r0, [r6, #0]
 801483a:	f1b9 0f0e 	cmp.w	r9, #14
 801483e:	f8d3 b000 	ldr.w	fp, [r3]
 8014842:	f200 80e6 	bhi.w	8014a12 <_dtoa_r+0x43a>
 8014846:	2d00      	cmp	r5, #0
 8014848:	f000 80e3 	beq.w	8014a12 <_dtoa_r+0x43a>
 801484c:	ed9d 7b00 	vldr	d7, [sp]
 8014850:	f1ba 0f00 	cmp.w	sl, #0
 8014854:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8014858:	dd74      	ble.n	8014944 <_dtoa_r+0x36c>
 801485a:	4a2a      	ldr	r2, [pc, #168]	; (8014904 <_dtoa_r+0x32c>)
 801485c:	f00a 030f 	and.w	r3, sl, #15
 8014860:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8014864:	ed93 7b00 	vldr	d7, [r3]
 8014868:	ea4f 162a 	mov.w	r6, sl, asr #4
 801486c:	06f0      	lsls	r0, r6, #27
 801486e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8014872:	d565      	bpl.n	8014940 <_dtoa_r+0x368>
 8014874:	4b24      	ldr	r3, [pc, #144]	; (8014908 <_dtoa_r+0x330>)
 8014876:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 801487a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801487e:	f7eb fff5 	bl	800086c <__aeabi_ddiv>
 8014882:	e9cd 0100 	strd	r0, r1, [sp]
 8014886:	f006 060f 	and.w	r6, r6, #15
 801488a:	2503      	movs	r5, #3
 801488c:	4f1e      	ldr	r7, [pc, #120]	; (8014908 <_dtoa_r+0x330>)
 801488e:	e04c      	b.n	801492a <_dtoa_r+0x352>
 8014890:	2301      	movs	r3, #1
 8014892:	930a      	str	r3, [sp, #40]	; 0x28
 8014894:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014896:	4453      	add	r3, sl
 8014898:	f103 0901 	add.w	r9, r3, #1
 801489c:	9302      	str	r3, [sp, #8]
 801489e:	464b      	mov	r3, r9
 80148a0:	2b01      	cmp	r3, #1
 80148a2:	bfb8      	it	lt
 80148a4:	2301      	movlt	r3, #1
 80148a6:	e7ba      	b.n	801481e <_dtoa_r+0x246>
 80148a8:	2300      	movs	r3, #0
 80148aa:	e7b2      	b.n	8014812 <_dtoa_r+0x23a>
 80148ac:	2300      	movs	r3, #0
 80148ae:	e7f0      	b.n	8014892 <_dtoa_r+0x2ba>
 80148b0:	2501      	movs	r5, #1
 80148b2:	2300      	movs	r3, #0
 80148b4:	9306      	str	r3, [sp, #24]
 80148b6:	950a      	str	r5, [sp, #40]	; 0x28
 80148b8:	f04f 33ff 	mov.w	r3, #4294967295
 80148bc:	9302      	str	r3, [sp, #8]
 80148be:	4699      	mov	r9, r3
 80148c0:	2200      	movs	r2, #0
 80148c2:	2312      	movs	r3, #18
 80148c4:	920b      	str	r2, [sp, #44]	; 0x2c
 80148c6:	e7aa      	b.n	801481e <_dtoa_r+0x246>
 80148c8:	2301      	movs	r3, #1
 80148ca:	930a      	str	r3, [sp, #40]	; 0x28
 80148cc:	e7f4      	b.n	80148b8 <_dtoa_r+0x2e0>
 80148ce:	2301      	movs	r3, #1
 80148d0:	9302      	str	r3, [sp, #8]
 80148d2:	4699      	mov	r9, r3
 80148d4:	461a      	mov	r2, r3
 80148d6:	e7f5      	b.n	80148c4 <_dtoa_r+0x2ec>
 80148d8:	3101      	adds	r1, #1
 80148da:	6071      	str	r1, [r6, #4]
 80148dc:	0052      	lsls	r2, r2, #1
 80148de:	e7a2      	b.n	8014826 <_dtoa_r+0x24e>
 80148e0:	636f4361 	.word	0x636f4361
 80148e4:	3fd287a7 	.word	0x3fd287a7
 80148e8:	8b60c8b3 	.word	0x8b60c8b3
 80148ec:	3fc68a28 	.word	0x3fc68a28
 80148f0:	509f79fb 	.word	0x509f79fb
 80148f4:	3fd34413 	.word	0x3fd34413
 80148f8:	7ff00000 	.word	0x7ff00000
 80148fc:	08018b6c 	.word	0x08018b6c
 8014900:	3ff80000 	.word	0x3ff80000
 8014904:	08018a70 	.word	0x08018a70
 8014908:	08018a48 	.word	0x08018a48
 801490c:	08018a39 	.word	0x08018a39
 8014910:	07f1      	lsls	r1, r6, #31
 8014912:	d508      	bpl.n	8014926 <_dtoa_r+0x34e>
 8014914:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8014918:	e9d7 2300 	ldrd	r2, r3, [r7]
 801491c:	f7eb fe7c 	bl	8000618 <__aeabi_dmul>
 8014920:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8014924:	3501      	adds	r5, #1
 8014926:	1076      	asrs	r6, r6, #1
 8014928:	3708      	adds	r7, #8
 801492a:	2e00      	cmp	r6, #0
 801492c:	d1f0      	bne.n	8014910 <_dtoa_r+0x338>
 801492e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8014932:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014936:	f7eb ff99 	bl	800086c <__aeabi_ddiv>
 801493a:	e9cd 0100 	strd	r0, r1, [sp]
 801493e:	e01a      	b.n	8014976 <_dtoa_r+0x39e>
 8014940:	2502      	movs	r5, #2
 8014942:	e7a3      	b.n	801488c <_dtoa_r+0x2b4>
 8014944:	f000 80a0 	beq.w	8014a88 <_dtoa_r+0x4b0>
 8014948:	f1ca 0600 	rsb	r6, sl, #0
 801494c:	4b9f      	ldr	r3, [pc, #636]	; (8014bcc <_dtoa_r+0x5f4>)
 801494e:	4fa0      	ldr	r7, [pc, #640]	; (8014bd0 <_dtoa_r+0x5f8>)
 8014950:	f006 020f 	and.w	r2, r6, #15
 8014954:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014958:	e9d3 2300 	ldrd	r2, r3, [r3]
 801495c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8014960:	f7eb fe5a 	bl	8000618 <__aeabi_dmul>
 8014964:	e9cd 0100 	strd	r0, r1, [sp]
 8014968:	1136      	asrs	r6, r6, #4
 801496a:	2300      	movs	r3, #0
 801496c:	2502      	movs	r5, #2
 801496e:	2e00      	cmp	r6, #0
 8014970:	d17f      	bne.n	8014a72 <_dtoa_r+0x49a>
 8014972:	2b00      	cmp	r3, #0
 8014974:	d1e1      	bne.n	801493a <_dtoa_r+0x362>
 8014976:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014978:	2b00      	cmp	r3, #0
 801497a:	f000 8087 	beq.w	8014a8c <_dtoa_r+0x4b4>
 801497e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8014982:	2200      	movs	r2, #0
 8014984:	4b93      	ldr	r3, [pc, #588]	; (8014bd4 <_dtoa_r+0x5fc>)
 8014986:	4630      	mov	r0, r6
 8014988:	4639      	mov	r1, r7
 801498a:	f7ec f8b7 	bl	8000afc <__aeabi_dcmplt>
 801498e:	2800      	cmp	r0, #0
 8014990:	d07c      	beq.n	8014a8c <_dtoa_r+0x4b4>
 8014992:	f1b9 0f00 	cmp.w	r9, #0
 8014996:	d079      	beq.n	8014a8c <_dtoa_r+0x4b4>
 8014998:	9b02      	ldr	r3, [sp, #8]
 801499a:	2b00      	cmp	r3, #0
 801499c:	dd35      	ble.n	8014a0a <_dtoa_r+0x432>
 801499e:	f10a 33ff 	add.w	r3, sl, #4294967295
 80149a2:	9308      	str	r3, [sp, #32]
 80149a4:	4639      	mov	r1, r7
 80149a6:	2200      	movs	r2, #0
 80149a8:	4b8b      	ldr	r3, [pc, #556]	; (8014bd8 <_dtoa_r+0x600>)
 80149aa:	4630      	mov	r0, r6
 80149ac:	f7eb fe34 	bl	8000618 <__aeabi_dmul>
 80149b0:	e9cd 0100 	strd	r0, r1, [sp]
 80149b4:	9f02      	ldr	r7, [sp, #8]
 80149b6:	3501      	adds	r5, #1
 80149b8:	4628      	mov	r0, r5
 80149ba:	f7eb fdc3 	bl	8000544 <__aeabi_i2d>
 80149be:	e9dd 2300 	ldrd	r2, r3, [sp]
 80149c2:	f7eb fe29 	bl	8000618 <__aeabi_dmul>
 80149c6:	2200      	movs	r2, #0
 80149c8:	4b84      	ldr	r3, [pc, #528]	; (8014bdc <_dtoa_r+0x604>)
 80149ca:	f7eb fc6f 	bl	80002ac <__adddf3>
 80149ce:	4605      	mov	r5, r0
 80149d0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80149d4:	2f00      	cmp	r7, #0
 80149d6:	d15d      	bne.n	8014a94 <_dtoa_r+0x4bc>
 80149d8:	2200      	movs	r2, #0
 80149da:	4b81      	ldr	r3, [pc, #516]	; (8014be0 <_dtoa_r+0x608>)
 80149dc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80149e0:	f7eb fc62 	bl	80002a8 <__aeabi_dsub>
 80149e4:	462a      	mov	r2, r5
 80149e6:	4633      	mov	r3, r6
 80149e8:	e9cd 0100 	strd	r0, r1, [sp]
 80149ec:	f7ec f8a4 	bl	8000b38 <__aeabi_dcmpgt>
 80149f0:	2800      	cmp	r0, #0
 80149f2:	f040 8288 	bne.w	8014f06 <_dtoa_r+0x92e>
 80149f6:	462a      	mov	r2, r5
 80149f8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80149fc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014a00:	f7ec f87c 	bl	8000afc <__aeabi_dcmplt>
 8014a04:	2800      	cmp	r0, #0
 8014a06:	f040 827c 	bne.w	8014f02 <_dtoa_r+0x92a>
 8014a0a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8014a0e:	e9cd 2300 	strd	r2, r3, [sp]
 8014a12:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014a14:	2b00      	cmp	r3, #0
 8014a16:	f2c0 8150 	blt.w	8014cba <_dtoa_r+0x6e2>
 8014a1a:	f1ba 0f0e 	cmp.w	sl, #14
 8014a1e:	f300 814c 	bgt.w	8014cba <_dtoa_r+0x6e2>
 8014a22:	4b6a      	ldr	r3, [pc, #424]	; (8014bcc <_dtoa_r+0x5f4>)
 8014a24:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8014a28:	ed93 7b00 	vldr	d7, [r3]
 8014a2c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014a2e:	2b00      	cmp	r3, #0
 8014a30:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014a34:	f280 80d8 	bge.w	8014be8 <_dtoa_r+0x610>
 8014a38:	f1b9 0f00 	cmp.w	r9, #0
 8014a3c:	f300 80d4 	bgt.w	8014be8 <_dtoa_r+0x610>
 8014a40:	f040 825e 	bne.w	8014f00 <_dtoa_r+0x928>
 8014a44:	2200      	movs	r2, #0
 8014a46:	4b66      	ldr	r3, [pc, #408]	; (8014be0 <_dtoa_r+0x608>)
 8014a48:	ec51 0b17 	vmov	r0, r1, d7
 8014a4c:	f7eb fde4 	bl	8000618 <__aeabi_dmul>
 8014a50:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014a54:	f7ec f866 	bl	8000b24 <__aeabi_dcmpge>
 8014a58:	464f      	mov	r7, r9
 8014a5a:	464e      	mov	r6, r9
 8014a5c:	2800      	cmp	r0, #0
 8014a5e:	f040 8234 	bne.w	8014eca <_dtoa_r+0x8f2>
 8014a62:	2331      	movs	r3, #49	; 0x31
 8014a64:	f10b 0501 	add.w	r5, fp, #1
 8014a68:	f88b 3000 	strb.w	r3, [fp]
 8014a6c:	f10a 0a01 	add.w	sl, sl, #1
 8014a70:	e22f      	b.n	8014ed2 <_dtoa_r+0x8fa>
 8014a72:	07f2      	lsls	r2, r6, #31
 8014a74:	d505      	bpl.n	8014a82 <_dtoa_r+0x4aa>
 8014a76:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014a7a:	f7eb fdcd 	bl	8000618 <__aeabi_dmul>
 8014a7e:	3501      	adds	r5, #1
 8014a80:	2301      	movs	r3, #1
 8014a82:	1076      	asrs	r6, r6, #1
 8014a84:	3708      	adds	r7, #8
 8014a86:	e772      	b.n	801496e <_dtoa_r+0x396>
 8014a88:	2502      	movs	r5, #2
 8014a8a:	e774      	b.n	8014976 <_dtoa_r+0x39e>
 8014a8c:	f8cd a020 	str.w	sl, [sp, #32]
 8014a90:	464f      	mov	r7, r9
 8014a92:	e791      	b.n	80149b8 <_dtoa_r+0x3e0>
 8014a94:	4b4d      	ldr	r3, [pc, #308]	; (8014bcc <_dtoa_r+0x5f4>)
 8014a96:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8014a9a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8014a9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014aa0:	2b00      	cmp	r3, #0
 8014aa2:	d047      	beq.n	8014b34 <_dtoa_r+0x55c>
 8014aa4:	4602      	mov	r2, r0
 8014aa6:	460b      	mov	r3, r1
 8014aa8:	2000      	movs	r0, #0
 8014aaa:	494e      	ldr	r1, [pc, #312]	; (8014be4 <_dtoa_r+0x60c>)
 8014aac:	f7eb fede 	bl	800086c <__aeabi_ddiv>
 8014ab0:	462a      	mov	r2, r5
 8014ab2:	4633      	mov	r3, r6
 8014ab4:	f7eb fbf8 	bl	80002a8 <__aeabi_dsub>
 8014ab8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8014abc:	465d      	mov	r5, fp
 8014abe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014ac2:	f7ec f859 	bl	8000b78 <__aeabi_d2iz>
 8014ac6:	4606      	mov	r6, r0
 8014ac8:	f7eb fd3c 	bl	8000544 <__aeabi_i2d>
 8014acc:	4602      	mov	r2, r0
 8014ace:	460b      	mov	r3, r1
 8014ad0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014ad4:	f7eb fbe8 	bl	80002a8 <__aeabi_dsub>
 8014ad8:	3630      	adds	r6, #48	; 0x30
 8014ada:	f805 6b01 	strb.w	r6, [r5], #1
 8014ade:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8014ae2:	e9cd 0100 	strd	r0, r1, [sp]
 8014ae6:	f7ec f809 	bl	8000afc <__aeabi_dcmplt>
 8014aea:	2800      	cmp	r0, #0
 8014aec:	d163      	bne.n	8014bb6 <_dtoa_r+0x5de>
 8014aee:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014af2:	2000      	movs	r0, #0
 8014af4:	4937      	ldr	r1, [pc, #220]	; (8014bd4 <_dtoa_r+0x5fc>)
 8014af6:	f7eb fbd7 	bl	80002a8 <__aeabi_dsub>
 8014afa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8014afe:	f7eb fffd 	bl	8000afc <__aeabi_dcmplt>
 8014b02:	2800      	cmp	r0, #0
 8014b04:	f040 80b7 	bne.w	8014c76 <_dtoa_r+0x69e>
 8014b08:	eba5 030b 	sub.w	r3, r5, fp
 8014b0c:	429f      	cmp	r7, r3
 8014b0e:	f77f af7c 	ble.w	8014a0a <_dtoa_r+0x432>
 8014b12:	2200      	movs	r2, #0
 8014b14:	4b30      	ldr	r3, [pc, #192]	; (8014bd8 <_dtoa_r+0x600>)
 8014b16:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8014b1a:	f7eb fd7d 	bl	8000618 <__aeabi_dmul>
 8014b1e:	2200      	movs	r2, #0
 8014b20:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8014b24:	4b2c      	ldr	r3, [pc, #176]	; (8014bd8 <_dtoa_r+0x600>)
 8014b26:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014b2a:	f7eb fd75 	bl	8000618 <__aeabi_dmul>
 8014b2e:	e9cd 0100 	strd	r0, r1, [sp]
 8014b32:	e7c4      	b.n	8014abe <_dtoa_r+0x4e6>
 8014b34:	462a      	mov	r2, r5
 8014b36:	4633      	mov	r3, r6
 8014b38:	f7eb fd6e 	bl	8000618 <__aeabi_dmul>
 8014b3c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8014b40:	eb0b 0507 	add.w	r5, fp, r7
 8014b44:	465e      	mov	r6, fp
 8014b46:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014b4a:	f7ec f815 	bl	8000b78 <__aeabi_d2iz>
 8014b4e:	4607      	mov	r7, r0
 8014b50:	f7eb fcf8 	bl	8000544 <__aeabi_i2d>
 8014b54:	3730      	adds	r7, #48	; 0x30
 8014b56:	4602      	mov	r2, r0
 8014b58:	460b      	mov	r3, r1
 8014b5a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014b5e:	f7eb fba3 	bl	80002a8 <__aeabi_dsub>
 8014b62:	f806 7b01 	strb.w	r7, [r6], #1
 8014b66:	42ae      	cmp	r6, r5
 8014b68:	e9cd 0100 	strd	r0, r1, [sp]
 8014b6c:	f04f 0200 	mov.w	r2, #0
 8014b70:	d126      	bne.n	8014bc0 <_dtoa_r+0x5e8>
 8014b72:	4b1c      	ldr	r3, [pc, #112]	; (8014be4 <_dtoa_r+0x60c>)
 8014b74:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8014b78:	f7eb fb98 	bl	80002ac <__adddf3>
 8014b7c:	4602      	mov	r2, r0
 8014b7e:	460b      	mov	r3, r1
 8014b80:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014b84:	f7eb ffd8 	bl	8000b38 <__aeabi_dcmpgt>
 8014b88:	2800      	cmp	r0, #0
 8014b8a:	d174      	bne.n	8014c76 <_dtoa_r+0x69e>
 8014b8c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8014b90:	2000      	movs	r0, #0
 8014b92:	4914      	ldr	r1, [pc, #80]	; (8014be4 <_dtoa_r+0x60c>)
 8014b94:	f7eb fb88 	bl	80002a8 <__aeabi_dsub>
 8014b98:	4602      	mov	r2, r0
 8014b9a:	460b      	mov	r3, r1
 8014b9c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014ba0:	f7eb ffac 	bl	8000afc <__aeabi_dcmplt>
 8014ba4:	2800      	cmp	r0, #0
 8014ba6:	f43f af30 	beq.w	8014a0a <_dtoa_r+0x432>
 8014baa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8014bae:	2b30      	cmp	r3, #48	; 0x30
 8014bb0:	f105 32ff 	add.w	r2, r5, #4294967295
 8014bb4:	d002      	beq.n	8014bbc <_dtoa_r+0x5e4>
 8014bb6:	f8dd a020 	ldr.w	sl, [sp, #32]
 8014bba:	e04a      	b.n	8014c52 <_dtoa_r+0x67a>
 8014bbc:	4615      	mov	r5, r2
 8014bbe:	e7f4      	b.n	8014baa <_dtoa_r+0x5d2>
 8014bc0:	4b05      	ldr	r3, [pc, #20]	; (8014bd8 <_dtoa_r+0x600>)
 8014bc2:	f7eb fd29 	bl	8000618 <__aeabi_dmul>
 8014bc6:	e9cd 0100 	strd	r0, r1, [sp]
 8014bca:	e7bc      	b.n	8014b46 <_dtoa_r+0x56e>
 8014bcc:	08018a70 	.word	0x08018a70
 8014bd0:	08018a48 	.word	0x08018a48
 8014bd4:	3ff00000 	.word	0x3ff00000
 8014bd8:	40240000 	.word	0x40240000
 8014bdc:	401c0000 	.word	0x401c0000
 8014be0:	40140000 	.word	0x40140000
 8014be4:	3fe00000 	.word	0x3fe00000
 8014be8:	e9dd 6700 	ldrd	r6, r7, [sp]
 8014bec:	465d      	mov	r5, fp
 8014bee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014bf2:	4630      	mov	r0, r6
 8014bf4:	4639      	mov	r1, r7
 8014bf6:	f7eb fe39 	bl	800086c <__aeabi_ddiv>
 8014bfa:	f7eb ffbd 	bl	8000b78 <__aeabi_d2iz>
 8014bfe:	4680      	mov	r8, r0
 8014c00:	f7eb fca0 	bl	8000544 <__aeabi_i2d>
 8014c04:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014c08:	f7eb fd06 	bl	8000618 <__aeabi_dmul>
 8014c0c:	4602      	mov	r2, r0
 8014c0e:	460b      	mov	r3, r1
 8014c10:	4630      	mov	r0, r6
 8014c12:	4639      	mov	r1, r7
 8014c14:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8014c18:	f7eb fb46 	bl	80002a8 <__aeabi_dsub>
 8014c1c:	f805 6b01 	strb.w	r6, [r5], #1
 8014c20:	eba5 060b 	sub.w	r6, r5, fp
 8014c24:	45b1      	cmp	r9, r6
 8014c26:	4602      	mov	r2, r0
 8014c28:	460b      	mov	r3, r1
 8014c2a:	d139      	bne.n	8014ca0 <_dtoa_r+0x6c8>
 8014c2c:	f7eb fb3e 	bl	80002ac <__adddf3>
 8014c30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014c34:	4606      	mov	r6, r0
 8014c36:	460f      	mov	r7, r1
 8014c38:	f7eb ff7e 	bl	8000b38 <__aeabi_dcmpgt>
 8014c3c:	b9c8      	cbnz	r0, 8014c72 <_dtoa_r+0x69a>
 8014c3e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014c42:	4630      	mov	r0, r6
 8014c44:	4639      	mov	r1, r7
 8014c46:	f7eb ff4f 	bl	8000ae8 <__aeabi_dcmpeq>
 8014c4a:	b110      	cbz	r0, 8014c52 <_dtoa_r+0x67a>
 8014c4c:	f018 0f01 	tst.w	r8, #1
 8014c50:	d10f      	bne.n	8014c72 <_dtoa_r+0x69a>
 8014c52:	9904      	ldr	r1, [sp, #16]
 8014c54:	4620      	mov	r0, r4
 8014c56:	f000 fe07 	bl	8015868 <_Bfree>
 8014c5a:	2300      	movs	r3, #0
 8014c5c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8014c5e:	702b      	strb	r3, [r5, #0]
 8014c60:	f10a 0301 	add.w	r3, sl, #1
 8014c64:	6013      	str	r3, [r2, #0]
 8014c66:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014c68:	2b00      	cmp	r3, #0
 8014c6a:	f000 8241 	beq.w	80150f0 <_dtoa_r+0xb18>
 8014c6e:	601d      	str	r5, [r3, #0]
 8014c70:	e23e      	b.n	80150f0 <_dtoa_r+0xb18>
 8014c72:	f8cd a020 	str.w	sl, [sp, #32]
 8014c76:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8014c7a:	2a39      	cmp	r2, #57	; 0x39
 8014c7c:	f105 33ff 	add.w	r3, r5, #4294967295
 8014c80:	d108      	bne.n	8014c94 <_dtoa_r+0x6bc>
 8014c82:	459b      	cmp	fp, r3
 8014c84:	d10a      	bne.n	8014c9c <_dtoa_r+0x6c4>
 8014c86:	9b08      	ldr	r3, [sp, #32]
 8014c88:	3301      	adds	r3, #1
 8014c8a:	9308      	str	r3, [sp, #32]
 8014c8c:	2330      	movs	r3, #48	; 0x30
 8014c8e:	f88b 3000 	strb.w	r3, [fp]
 8014c92:	465b      	mov	r3, fp
 8014c94:	781a      	ldrb	r2, [r3, #0]
 8014c96:	3201      	adds	r2, #1
 8014c98:	701a      	strb	r2, [r3, #0]
 8014c9a:	e78c      	b.n	8014bb6 <_dtoa_r+0x5de>
 8014c9c:	461d      	mov	r5, r3
 8014c9e:	e7ea      	b.n	8014c76 <_dtoa_r+0x69e>
 8014ca0:	2200      	movs	r2, #0
 8014ca2:	4b9b      	ldr	r3, [pc, #620]	; (8014f10 <_dtoa_r+0x938>)
 8014ca4:	f7eb fcb8 	bl	8000618 <__aeabi_dmul>
 8014ca8:	2200      	movs	r2, #0
 8014caa:	2300      	movs	r3, #0
 8014cac:	4606      	mov	r6, r0
 8014cae:	460f      	mov	r7, r1
 8014cb0:	f7eb ff1a 	bl	8000ae8 <__aeabi_dcmpeq>
 8014cb4:	2800      	cmp	r0, #0
 8014cb6:	d09a      	beq.n	8014bee <_dtoa_r+0x616>
 8014cb8:	e7cb      	b.n	8014c52 <_dtoa_r+0x67a>
 8014cba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014cbc:	2a00      	cmp	r2, #0
 8014cbe:	f000 808b 	beq.w	8014dd8 <_dtoa_r+0x800>
 8014cc2:	9a06      	ldr	r2, [sp, #24]
 8014cc4:	2a01      	cmp	r2, #1
 8014cc6:	dc6e      	bgt.n	8014da6 <_dtoa_r+0x7ce>
 8014cc8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8014cca:	2a00      	cmp	r2, #0
 8014ccc:	d067      	beq.n	8014d9e <_dtoa_r+0x7c6>
 8014cce:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8014cd2:	9f07      	ldr	r7, [sp, #28]
 8014cd4:	9d05      	ldr	r5, [sp, #20]
 8014cd6:	9a05      	ldr	r2, [sp, #20]
 8014cd8:	2101      	movs	r1, #1
 8014cda:	441a      	add	r2, r3
 8014cdc:	4620      	mov	r0, r4
 8014cde:	9205      	str	r2, [sp, #20]
 8014ce0:	4498      	add	r8, r3
 8014ce2:	f000 fe9f 	bl	8015a24 <__i2b>
 8014ce6:	4606      	mov	r6, r0
 8014ce8:	2d00      	cmp	r5, #0
 8014cea:	dd0c      	ble.n	8014d06 <_dtoa_r+0x72e>
 8014cec:	f1b8 0f00 	cmp.w	r8, #0
 8014cf0:	dd09      	ble.n	8014d06 <_dtoa_r+0x72e>
 8014cf2:	4545      	cmp	r5, r8
 8014cf4:	9a05      	ldr	r2, [sp, #20]
 8014cf6:	462b      	mov	r3, r5
 8014cf8:	bfa8      	it	ge
 8014cfa:	4643      	movge	r3, r8
 8014cfc:	1ad2      	subs	r2, r2, r3
 8014cfe:	9205      	str	r2, [sp, #20]
 8014d00:	1aed      	subs	r5, r5, r3
 8014d02:	eba8 0803 	sub.w	r8, r8, r3
 8014d06:	9b07      	ldr	r3, [sp, #28]
 8014d08:	b1eb      	cbz	r3, 8014d46 <_dtoa_r+0x76e>
 8014d0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014d0c:	2b00      	cmp	r3, #0
 8014d0e:	d067      	beq.n	8014de0 <_dtoa_r+0x808>
 8014d10:	b18f      	cbz	r7, 8014d36 <_dtoa_r+0x75e>
 8014d12:	4631      	mov	r1, r6
 8014d14:	463a      	mov	r2, r7
 8014d16:	4620      	mov	r0, r4
 8014d18:	f000 ff24 	bl	8015b64 <__pow5mult>
 8014d1c:	9a04      	ldr	r2, [sp, #16]
 8014d1e:	4601      	mov	r1, r0
 8014d20:	4606      	mov	r6, r0
 8014d22:	4620      	mov	r0, r4
 8014d24:	f000 fe87 	bl	8015a36 <__multiply>
 8014d28:	9904      	ldr	r1, [sp, #16]
 8014d2a:	9008      	str	r0, [sp, #32]
 8014d2c:	4620      	mov	r0, r4
 8014d2e:	f000 fd9b 	bl	8015868 <_Bfree>
 8014d32:	9b08      	ldr	r3, [sp, #32]
 8014d34:	9304      	str	r3, [sp, #16]
 8014d36:	9b07      	ldr	r3, [sp, #28]
 8014d38:	1bda      	subs	r2, r3, r7
 8014d3a:	d004      	beq.n	8014d46 <_dtoa_r+0x76e>
 8014d3c:	9904      	ldr	r1, [sp, #16]
 8014d3e:	4620      	mov	r0, r4
 8014d40:	f000 ff10 	bl	8015b64 <__pow5mult>
 8014d44:	9004      	str	r0, [sp, #16]
 8014d46:	2101      	movs	r1, #1
 8014d48:	4620      	mov	r0, r4
 8014d4a:	f000 fe6b 	bl	8015a24 <__i2b>
 8014d4e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014d50:	4607      	mov	r7, r0
 8014d52:	2b00      	cmp	r3, #0
 8014d54:	f000 81d0 	beq.w	80150f8 <_dtoa_r+0xb20>
 8014d58:	461a      	mov	r2, r3
 8014d5a:	4601      	mov	r1, r0
 8014d5c:	4620      	mov	r0, r4
 8014d5e:	f000 ff01 	bl	8015b64 <__pow5mult>
 8014d62:	9b06      	ldr	r3, [sp, #24]
 8014d64:	2b01      	cmp	r3, #1
 8014d66:	4607      	mov	r7, r0
 8014d68:	dc40      	bgt.n	8014dec <_dtoa_r+0x814>
 8014d6a:	9b00      	ldr	r3, [sp, #0]
 8014d6c:	2b00      	cmp	r3, #0
 8014d6e:	d139      	bne.n	8014de4 <_dtoa_r+0x80c>
 8014d70:	9b01      	ldr	r3, [sp, #4]
 8014d72:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014d76:	2b00      	cmp	r3, #0
 8014d78:	d136      	bne.n	8014de8 <_dtoa_r+0x810>
 8014d7a:	9b01      	ldr	r3, [sp, #4]
 8014d7c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8014d80:	0d1b      	lsrs	r3, r3, #20
 8014d82:	051b      	lsls	r3, r3, #20
 8014d84:	b12b      	cbz	r3, 8014d92 <_dtoa_r+0x7ba>
 8014d86:	9b05      	ldr	r3, [sp, #20]
 8014d88:	3301      	adds	r3, #1
 8014d8a:	9305      	str	r3, [sp, #20]
 8014d8c:	f108 0801 	add.w	r8, r8, #1
 8014d90:	2301      	movs	r3, #1
 8014d92:	9307      	str	r3, [sp, #28]
 8014d94:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014d96:	2b00      	cmp	r3, #0
 8014d98:	d12a      	bne.n	8014df0 <_dtoa_r+0x818>
 8014d9a:	2001      	movs	r0, #1
 8014d9c:	e030      	b.n	8014e00 <_dtoa_r+0x828>
 8014d9e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8014da0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8014da4:	e795      	b.n	8014cd2 <_dtoa_r+0x6fa>
 8014da6:	9b07      	ldr	r3, [sp, #28]
 8014da8:	f109 37ff 	add.w	r7, r9, #4294967295
 8014dac:	42bb      	cmp	r3, r7
 8014dae:	bfbf      	itttt	lt
 8014db0:	9b07      	ldrlt	r3, [sp, #28]
 8014db2:	9707      	strlt	r7, [sp, #28]
 8014db4:	1afa      	sublt	r2, r7, r3
 8014db6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8014db8:	bfbb      	ittet	lt
 8014dba:	189b      	addlt	r3, r3, r2
 8014dbc:	930e      	strlt	r3, [sp, #56]	; 0x38
 8014dbe:	1bdf      	subge	r7, r3, r7
 8014dc0:	2700      	movlt	r7, #0
 8014dc2:	f1b9 0f00 	cmp.w	r9, #0
 8014dc6:	bfb5      	itete	lt
 8014dc8:	9b05      	ldrlt	r3, [sp, #20]
 8014dca:	9d05      	ldrge	r5, [sp, #20]
 8014dcc:	eba3 0509 	sublt.w	r5, r3, r9
 8014dd0:	464b      	movge	r3, r9
 8014dd2:	bfb8      	it	lt
 8014dd4:	2300      	movlt	r3, #0
 8014dd6:	e77e      	b.n	8014cd6 <_dtoa_r+0x6fe>
 8014dd8:	9f07      	ldr	r7, [sp, #28]
 8014dda:	9d05      	ldr	r5, [sp, #20]
 8014ddc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8014dde:	e783      	b.n	8014ce8 <_dtoa_r+0x710>
 8014de0:	9a07      	ldr	r2, [sp, #28]
 8014de2:	e7ab      	b.n	8014d3c <_dtoa_r+0x764>
 8014de4:	2300      	movs	r3, #0
 8014de6:	e7d4      	b.n	8014d92 <_dtoa_r+0x7ba>
 8014de8:	9b00      	ldr	r3, [sp, #0]
 8014dea:	e7d2      	b.n	8014d92 <_dtoa_r+0x7ba>
 8014dec:	2300      	movs	r3, #0
 8014dee:	9307      	str	r3, [sp, #28]
 8014df0:	693b      	ldr	r3, [r7, #16]
 8014df2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8014df6:	6918      	ldr	r0, [r3, #16]
 8014df8:	f000 fdc6 	bl	8015988 <__hi0bits>
 8014dfc:	f1c0 0020 	rsb	r0, r0, #32
 8014e00:	4440      	add	r0, r8
 8014e02:	f010 001f 	ands.w	r0, r0, #31
 8014e06:	d047      	beq.n	8014e98 <_dtoa_r+0x8c0>
 8014e08:	f1c0 0320 	rsb	r3, r0, #32
 8014e0c:	2b04      	cmp	r3, #4
 8014e0e:	dd3b      	ble.n	8014e88 <_dtoa_r+0x8b0>
 8014e10:	9b05      	ldr	r3, [sp, #20]
 8014e12:	f1c0 001c 	rsb	r0, r0, #28
 8014e16:	4403      	add	r3, r0
 8014e18:	9305      	str	r3, [sp, #20]
 8014e1a:	4405      	add	r5, r0
 8014e1c:	4480      	add	r8, r0
 8014e1e:	9b05      	ldr	r3, [sp, #20]
 8014e20:	2b00      	cmp	r3, #0
 8014e22:	dd05      	ble.n	8014e30 <_dtoa_r+0x858>
 8014e24:	461a      	mov	r2, r3
 8014e26:	9904      	ldr	r1, [sp, #16]
 8014e28:	4620      	mov	r0, r4
 8014e2a:	f000 fee9 	bl	8015c00 <__lshift>
 8014e2e:	9004      	str	r0, [sp, #16]
 8014e30:	f1b8 0f00 	cmp.w	r8, #0
 8014e34:	dd05      	ble.n	8014e42 <_dtoa_r+0x86a>
 8014e36:	4639      	mov	r1, r7
 8014e38:	4642      	mov	r2, r8
 8014e3a:	4620      	mov	r0, r4
 8014e3c:	f000 fee0 	bl	8015c00 <__lshift>
 8014e40:	4607      	mov	r7, r0
 8014e42:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014e44:	b353      	cbz	r3, 8014e9c <_dtoa_r+0x8c4>
 8014e46:	4639      	mov	r1, r7
 8014e48:	9804      	ldr	r0, [sp, #16]
 8014e4a:	f000 ff2d 	bl	8015ca8 <__mcmp>
 8014e4e:	2800      	cmp	r0, #0
 8014e50:	da24      	bge.n	8014e9c <_dtoa_r+0x8c4>
 8014e52:	2300      	movs	r3, #0
 8014e54:	220a      	movs	r2, #10
 8014e56:	9904      	ldr	r1, [sp, #16]
 8014e58:	4620      	mov	r0, r4
 8014e5a:	f000 fd1c 	bl	8015896 <__multadd>
 8014e5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014e60:	9004      	str	r0, [sp, #16]
 8014e62:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014e66:	2b00      	cmp	r3, #0
 8014e68:	f000 814d 	beq.w	8015106 <_dtoa_r+0xb2e>
 8014e6c:	2300      	movs	r3, #0
 8014e6e:	4631      	mov	r1, r6
 8014e70:	220a      	movs	r2, #10
 8014e72:	4620      	mov	r0, r4
 8014e74:	f000 fd0f 	bl	8015896 <__multadd>
 8014e78:	9b02      	ldr	r3, [sp, #8]
 8014e7a:	2b00      	cmp	r3, #0
 8014e7c:	4606      	mov	r6, r0
 8014e7e:	dc4f      	bgt.n	8014f20 <_dtoa_r+0x948>
 8014e80:	9b06      	ldr	r3, [sp, #24]
 8014e82:	2b02      	cmp	r3, #2
 8014e84:	dd4c      	ble.n	8014f20 <_dtoa_r+0x948>
 8014e86:	e011      	b.n	8014eac <_dtoa_r+0x8d4>
 8014e88:	d0c9      	beq.n	8014e1e <_dtoa_r+0x846>
 8014e8a:	9a05      	ldr	r2, [sp, #20]
 8014e8c:	331c      	adds	r3, #28
 8014e8e:	441a      	add	r2, r3
 8014e90:	9205      	str	r2, [sp, #20]
 8014e92:	441d      	add	r5, r3
 8014e94:	4498      	add	r8, r3
 8014e96:	e7c2      	b.n	8014e1e <_dtoa_r+0x846>
 8014e98:	4603      	mov	r3, r0
 8014e9a:	e7f6      	b.n	8014e8a <_dtoa_r+0x8b2>
 8014e9c:	f1b9 0f00 	cmp.w	r9, #0
 8014ea0:	dc38      	bgt.n	8014f14 <_dtoa_r+0x93c>
 8014ea2:	9b06      	ldr	r3, [sp, #24]
 8014ea4:	2b02      	cmp	r3, #2
 8014ea6:	dd35      	ble.n	8014f14 <_dtoa_r+0x93c>
 8014ea8:	f8cd 9008 	str.w	r9, [sp, #8]
 8014eac:	9b02      	ldr	r3, [sp, #8]
 8014eae:	b963      	cbnz	r3, 8014eca <_dtoa_r+0x8f2>
 8014eb0:	4639      	mov	r1, r7
 8014eb2:	2205      	movs	r2, #5
 8014eb4:	4620      	mov	r0, r4
 8014eb6:	f000 fcee 	bl	8015896 <__multadd>
 8014eba:	4601      	mov	r1, r0
 8014ebc:	4607      	mov	r7, r0
 8014ebe:	9804      	ldr	r0, [sp, #16]
 8014ec0:	f000 fef2 	bl	8015ca8 <__mcmp>
 8014ec4:	2800      	cmp	r0, #0
 8014ec6:	f73f adcc 	bgt.w	8014a62 <_dtoa_r+0x48a>
 8014eca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014ecc:	465d      	mov	r5, fp
 8014ece:	ea6f 0a03 	mvn.w	sl, r3
 8014ed2:	f04f 0900 	mov.w	r9, #0
 8014ed6:	4639      	mov	r1, r7
 8014ed8:	4620      	mov	r0, r4
 8014eda:	f000 fcc5 	bl	8015868 <_Bfree>
 8014ede:	2e00      	cmp	r6, #0
 8014ee0:	f43f aeb7 	beq.w	8014c52 <_dtoa_r+0x67a>
 8014ee4:	f1b9 0f00 	cmp.w	r9, #0
 8014ee8:	d005      	beq.n	8014ef6 <_dtoa_r+0x91e>
 8014eea:	45b1      	cmp	r9, r6
 8014eec:	d003      	beq.n	8014ef6 <_dtoa_r+0x91e>
 8014eee:	4649      	mov	r1, r9
 8014ef0:	4620      	mov	r0, r4
 8014ef2:	f000 fcb9 	bl	8015868 <_Bfree>
 8014ef6:	4631      	mov	r1, r6
 8014ef8:	4620      	mov	r0, r4
 8014efa:	f000 fcb5 	bl	8015868 <_Bfree>
 8014efe:	e6a8      	b.n	8014c52 <_dtoa_r+0x67a>
 8014f00:	2700      	movs	r7, #0
 8014f02:	463e      	mov	r6, r7
 8014f04:	e7e1      	b.n	8014eca <_dtoa_r+0x8f2>
 8014f06:	f8dd a020 	ldr.w	sl, [sp, #32]
 8014f0a:	463e      	mov	r6, r7
 8014f0c:	e5a9      	b.n	8014a62 <_dtoa_r+0x48a>
 8014f0e:	bf00      	nop
 8014f10:	40240000 	.word	0x40240000
 8014f14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014f16:	f8cd 9008 	str.w	r9, [sp, #8]
 8014f1a:	2b00      	cmp	r3, #0
 8014f1c:	f000 80fa 	beq.w	8015114 <_dtoa_r+0xb3c>
 8014f20:	2d00      	cmp	r5, #0
 8014f22:	dd05      	ble.n	8014f30 <_dtoa_r+0x958>
 8014f24:	4631      	mov	r1, r6
 8014f26:	462a      	mov	r2, r5
 8014f28:	4620      	mov	r0, r4
 8014f2a:	f000 fe69 	bl	8015c00 <__lshift>
 8014f2e:	4606      	mov	r6, r0
 8014f30:	9b07      	ldr	r3, [sp, #28]
 8014f32:	2b00      	cmp	r3, #0
 8014f34:	d04c      	beq.n	8014fd0 <_dtoa_r+0x9f8>
 8014f36:	6871      	ldr	r1, [r6, #4]
 8014f38:	4620      	mov	r0, r4
 8014f3a:	f000 fc61 	bl	8015800 <_Balloc>
 8014f3e:	6932      	ldr	r2, [r6, #16]
 8014f40:	3202      	adds	r2, #2
 8014f42:	4605      	mov	r5, r0
 8014f44:	0092      	lsls	r2, r2, #2
 8014f46:	f106 010c 	add.w	r1, r6, #12
 8014f4a:	300c      	adds	r0, #12
 8014f4c:	f7fd fc50 	bl	80127f0 <memcpy>
 8014f50:	2201      	movs	r2, #1
 8014f52:	4629      	mov	r1, r5
 8014f54:	4620      	mov	r0, r4
 8014f56:	f000 fe53 	bl	8015c00 <__lshift>
 8014f5a:	9b00      	ldr	r3, [sp, #0]
 8014f5c:	f8cd b014 	str.w	fp, [sp, #20]
 8014f60:	f003 0301 	and.w	r3, r3, #1
 8014f64:	46b1      	mov	r9, r6
 8014f66:	9307      	str	r3, [sp, #28]
 8014f68:	4606      	mov	r6, r0
 8014f6a:	4639      	mov	r1, r7
 8014f6c:	9804      	ldr	r0, [sp, #16]
 8014f6e:	f7ff faa5 	bl	80144bc <quorem>
 8014f72:	4649      	mov	r1, r9
 8014f74:	4605      	mov	r5, r0
 8014f76:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8014f7a:	9804      	ldr	r0, [sp, #16]
 8014f7c:	f000 fe94 	bl	8015ca8 <__mcmp>
 8014f80:	4632      	mov	r2, r6
 8014f82:	9000      	str	r0, [sp, #0]
 8014f84:	4639      	mov	r1, r7
 8014f86:	4620      	mov	r0, r4
 8014f88:	f000 fea8 	bl	8015cdc <__mdiff>
 8014f8c:	68c3      	ldr	r3, [r0, #12]
 8014f8e:	4602      	mov	r2, r0
 8014f90:	bb03      	cbnz	r3, 8014fd4 <_dtoa_r+0x9fc>
 8014f92:	4601      	mov	r1, r0
 8014f94:	9008      	str	r0, [sp, #32]
 8014f96:	9804      	ldr	r0, [sp, #16]
 8014f98:	f000 fe86 	bl	8015ca8 <__mcmp>
 8014f9c:	9a08      	ldr	r2, [sp, #32]
 8014f9e:	4603      	mov	r3, r0
 8014fa0:	4611      	mov	r1, r2
 8014fa2:	4620      	mov	r0, r4
 8014fa4:	9308      	str	r3, [sp, #32]
 8014fa6:	f000 fc5f 	bl	8015868 <_Bfree>
 8014faa:	9b08      	ldr	r3, [sp, #32]
 8014fac:	b9a3      	cbnz	r3, 8014fd8 <_dtoa_r+0xa00>
 8014fae:	9a06      	ldr	r2, [sp, #24]
 8014fb0:	b992      	cbnz	r2, 8014fd8 <_dtoa_r+0xa00>
 8014fb2:	9a07      	ldr	r2, [sp, #28]
 8014fb4:	b982      	cbnz	r2, 8014fd8 <_dtoa_r+0xa00>
 8014fb6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8014fba:	d029      	beq.n	8015010 <_dtoa_r+0xa38>
 8014fbc:	9b00      	ldr	r3, [sp, #0]
 8014fbe:	2b00      	cmp	r3, #0
 8014fc0:	dd01      	ble.n	8014fc6 <_dtoa_r+0x9ee>
 8014fc2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8014fc6:	9b05      	ldr	r3, [sp, #20]
 8014fc8:	1c5d      	adds	r5, r3, #1
 8014fca:	f883 8000 	strb.w	r8, [r3]
 8014fce:	e782      	b.n	8014ed6 <_dtoa_r+0x8fe>
 8014fd0:	4630      	mov	r0, r6
 8014fd2:	e7c2      	b.n	8014f5a <_dtoa_r+0x982>
 8014fd4:	2301      	movs	r3, #1
 8014fd6:	e7e3      	b.n	8014fa0 <_dtoa_r+0x9c8>
 8014fd8:	9a00      	ldr	r2, [sp, #0]
 8014fda:	2a00      	cmp	r2, #0
 8014fdc:	db04      	blt.n	8014fe8 <_dtoa_r+0xa10>
 8014fde:	d125      	bne.n	801502c <_dtoa_r+0xa54>
 8014fe0:	9a06      	ldr	r2, [sp, #24]
 8014fe2:	bb1a      	cbnz	r2, 801502c <_dtoa_r+0xa54>
 8014fe4:	9a07      	ldr	r2, [sp, #28]
 8014fe6:	bb0a      	cbnz	r2, 801502c <_dtoa_r+0xa54>
 8014fe8:	2b00      	cmp	r3, #0
 8014fea:	ddec      	ble.n	8014fc6 <_dtoa_r+0x9ee>
 8014fec:	2201      	movs	r2, #1
 8014fee:	9904      	ldr	r1, [sp, #16]
 8014ff0:	4620      	mov	r0, r4
 8014ff2:	f000 fe05 	bl	8015c00 <__lshift>
 8014ff6:	4639      	mov	r1, r7
 8014ff8:	9004      	str	r0, [sp, #16]
 8014ffa:	f000 fe55 	bl	8015ca8 <__mcmp>
 8014ffe:	2800      	cmp	r0, #0
 8015000:	dc03      	bgt.n	801500a <_dtoa_r+0xa32>
 8015002:	d1e0      	bne.n	8014fc6 <_dtoa_r+0x9ee>
 8015004:	f018 0f01 	tst.w	r8, #1
 8015008:	d0dd      	beq.n	8014fc6 <_dtoa_r+0x9ee>
 801500a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801500e:	d1d8      	bne.n	8014fc2 <_dtoa_r+0x9ea>
 8015010:	9b05      	ldr	r3, [sp, #20]
 8015012:	9a05      	ldr	r2, [sp, #20]
 8015014:	1c5d      	adds	r5, r3, #1
 8015016:	2339      	movs	r3, #57	; 0x39
 8015018:	7013      	strb	r3, [r2, #0]
 801501a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801501e:	2b39      	cmp	r3, #57	; 0x39
 8015020:	f105 32ff 	add.w	r2, r5, #4294967295
 8015024:	d04f      	beq.n	80150c6 <_dtoa_r+0xaee>
 8015026:	3301      	adds	r3, #1
 8015028:	7013      	strb	r3, [r2, #0]
 801502a:	e754      	b.n	8014ed6 <_dtoa_r+0x8fe>
 801502c:	9a05      	ldr	r2, [sp, #20]
 801502e:	2b00      	cmp	r3, #0
 8015030:	f102 0501 	add.w	r5, r2, #1
 8015034:	dd06      	ble.n	8015044 <_dtoa_r+0xa6c>
 8015036:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801503a:	d0e9      	beq.n	8015010 <_dtoa_r+0xa38>
 801503c:	f108 0801 	add.w	r8, r8, #1
 8015040:	9b05      	ldr	r3, [sp, #20]
 8015042:	e7c2      	b.n	8014fca <_dtoa_r+0x9f2>
 8015044:	9a02      	ldr	r2, [sp, #8]
 8015046:	f805 8c01 	strb.w	r8, [r5, #-1]
 801504a:	eba5 030b 	sub.w	r3, r5, fp
 801504e:	4293      	cmp	r3, r2
 8015050:	d021      	beq.n	8015096 <_dtoa_r+0xabe>
 8015052:	2300      	movs	r3, #0
 8015054:	220a      	movs	r2, #10
 8015056:	9904      	ldr	r1, [sp, #16]
 8015058:	4620      	mov	r0, r4
 801505a:	f000 fc1c 	bl	8015896 <__multadd>
 801505e:	45b1      	cmp	r9, r6
 8015060:	9004      	str	r0, [sp, #16]
 8015062:	f04f 0300 	mov.w	r3, #0
 8015066:	f04f 020a 	mov.w	r2, #10
 801506a:	4649      	mov	r1, r9
 801506c:	4620      	mov	r0, r4
 801506e:	d105      	bne.n	801507c <_dtoa_r+0xaa4>
 8015070:	f000 fc11 	bl	8015896 <__multadd>
 8015074:	4681      	mov	r9, r0
 8015076:	4606      	mov	r6, r0
 8015078:	9505      	str	r5, [sp, #20]
 801507a:	e776      	b.n	8014f6a <_dtoa_r+0x992>
 801507c:	f000 fc0b 	bl	8015896 <__multadd>
 8015080:	4631      	mov	r1, r6
 8015082:	4681      	mov	r9, r0
 8015084:	2300      	movs	r3, #0
 8015086:	220a      	movs	r2, #10
 8015088:	4620      	mov	r0, r4
 801508a:	f000 fc04 	bl	8015896 <__multadd>
 801508e:	4606      	mov	r6, r0
 8015090:	e7f2      	b.n	8015078 <_dtoa_r+0xaa0>
 8015092:	f04f 0900 	mov.w	r9, #0
 8015096:	2201      	movs	r2, #1
 8015098:	9904      	ldr	r1, [sp, #16]
 801509a:	4620      	mov	r0, r4
 801509c:	f000 fdb0 	bl	8015c00 <__lshift>
 80150a0:	4639      	mov	r1, r7
 80150a2:	9004      	str	r0, [sp, #16]
 80150a4:	f000 fe00 	bl	8015ca8 <__mcmp>
 80150a8:	2800      	cmp	r0, #0
 80150aa:	dcb6      	bgt.n	801501a <_dtoa_r+0xa42>
 80150ac:	d102      	bne.n	80150b4 <_dtoa_r+0xadc>
 80150ae:	f018 0f01 	tst.w	r8, #1
 80150b2:	d1b2      	bne.n	801501a <_dtoa_r+0xa42>
 80150b4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80150b8:	2b30      	cmp	r3, #48	; 0x30
 80150ba:	f105 32ff 	add.w	r2, r5, #4294967295
 80150be:	f47f af0a 	bne.w	8014ed6 <_dtoa_r+0x8fe>
 80150c2:	4615      	mov	r5, r2
 80150c4:	e7f6      	b.n	80150b4 <_dtoa_r+0xadc>
 80150c6:	4593      	cmp	fp, r2
 80150c8:	d105      	bne.n	80150d6 <_dtoa_r+0xafe>
 80150ca:	2331      	movs	r3, #49	; 0x31
 80150cc:	f10a 0a01 	add.w	sl, sl, #1
 80150d0:	f88b 3000 	strb.w	r3, [fp]
 80150d4:	e6ff      	b.n	8014ed6 <_dtoa_r+0x8fe>
 80150d6:	4615      	mov	r5, r2
 80150d8:	e79f      	b.n	801501a <_dtoa_r+0xa42>
 80150da:	f8df b064 	ldr.w	fp, [pc, #100]	; 8015140 <_dtoa_r+0xb68>
 80150de:	e007      	b.n	80150f0 <_dtoa_r+0xb18>
 80150e0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80150e2:	f8df b060 	ldr.w	fp, [pc, #96]	; 8015144 <_dtoa_r+0xb6c>
 80150e6:	b11b      	cbz	r3, 80150f0 <_dtoa_r+0xb18>
 80150e8:	f10b 0308 	add.w	r3, fp, #8
 80150ec:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80150ee:	6013      	str	r3, [r2, #0]
 80150f0:	4658      	mov	r0, fp
 80150f2:	b017      	add	sp, #92	; 0x5c
 80150f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80150f8:	9b06      	ldr	r3, [sp, #24]
 80150fa:	2b01      	cmp	r3, #1
 80150fc:	f77f ae35 	ble.w	8014d6a <_dtoa_r+0x792>
 8015100:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015102:	9307      	str	r3, [sp, #28]
 8015104:	e649      	b.n	8014d9a <_dtoa_r+0x7c2>
 8015106:	9b02      	ldr	r3, [sp, #8]
 8015108:	2b00      	cmp	r3, #0
 801510a:	dc03      	bgt.n	8015114 <_dtoa_r+0xb3c>
 801510c:	9b06      	ldr	r3, [sp, #24]
 801510e:	2b02      	cmp	r3, #2
 8015110:	f73f aecc 	bgt.w	8014eac <_dtoa_r+0x8d4>
 8015114:	465d      	mov	r5, fp
 8015116:	4639      	mov	r1, r7
 8015118:	9804      	ldr	r0, [sp, #16]
 801511a:	f7ff f9cf 	bl	80144bc <quorem>
 801511e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8015122:	f805 8b01 	strb.w	r8, [r5], #1
 8015126:	9a02      	ldr	r2, [sp, #8]
 8015128:	eba5 030b 	sub.w	r3, r5, fp
 801512c:	429a      	cmp	r2, r3
 801512e:	ddb0      	ble.n	8015092 <_dtoa_r+0xaba>
 8015130:	2300      	movs	r3, #0
 8015132:	220a      	movs	r2, #10
 8015134:	9904      	ldr	r1, [sp, #16]
 8015136:	4620      	mov	r0, r4
 8015138:	f000 fbad 	bl	8015896 <__multadd>
 801513c:	9004      	str	r0, [sp, #16]
 801513e:	e7ea      	b.n	8015116 <_dtoa_r+0xb3e>
 8015140:	08018b6b 	.word	0x08018b6b
 8015144:	08018a30 	.word	0x08018a30

08015148 <rshift>:
 8015148:	b5f0      	push	{r4, r5, r6, r7, lr}
 801514a:	6906      	ldr	r6, [r0, #16]
 801514c:	114b      	asrs	r3, r1, #5
 801514e:	429e      	cmp	r6, r3
 8015150:	f100 0414 	add.w	r4, r0, #20
 8015154:	dd30      	ble.n	80151b8 <rshift+0x70>
 8015156:	f011 011f 	ands.w	r1, r1, #31
 801515a:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 801515e:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8015162:	d108      	bne.n	8015176 <rshift+0x2e>
 8015164:	4621      	mov	r1, r4
 8015166:	42b2      	cmp	r2, r6
 8015168:	460b      	mov	r3, r1
 801516a:	d211      	bcs.n	8015190 <rshift+0x48>
 801516c:	f852 3b04 	ldr.w	r3, [r2], #4
 8015170:	f841 3b04 	str.w	r3, [r1], #4
 8015174:	e7f7      	b.n	8015166 <rshift+0x1e>
 8015176:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 801517a:	f1c1 0c20 	rsb	ip, r1, #32
 801517e:	40cd      	lsrs	r5, r1
 8015180:	3204      	adds	r2, #4
 8015182:	4623      	mov	r3, r4
 8015184:	42b2      	cmp	r2, r6
 8015186:	4617      	mov	r7, r2
 8015188:	d30c      	bcc.n	80151a4 <rshift+0x5c>
 801518a:	601d      	str	r5, [r3, #0]
 801518c:	b105      	cbz	r5, 8015190 <rshift+0x48>
 801518e:	3304      	adds	r3, #4
 8015190:	1b1a      	subs	r2, r3, r4
 8015192:	42a3      	cmp	r3, r4
 8015194:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8015198:	bf08      	it	eq
 801519a:	2300      	moveq	r3, #0
 801519c:	6102      	str	r2, [r0, #16]
 801519e:	bf08      	it	eq
 80151a0:	6143      	streq	r3, [r0, #20]
 80151a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80151a4:	683f      	ldr	r7, [r7, #0]
 80151a6:	fa07 f70c 	lsl.w	r7, r7, ip
 80151aa:	433d      	orrs	r5, r7
 80151ac:	f843 5b04 	str.w	r5, [r3], #4
 80151b0:	f852 5b04 	ldr.w	r5, [r2], #4
 80151b4:	40cd      	lsrs	r5, r1
 80151b6:	e7e5      	b.n	8015184 <rshift+0x3c>
 80151b8:	4623      	mov	r3, r4
 80151ba:	e7e9      	b.n	8015190 <rshift+0x48>

080151bc <__hexdig_fun>:
 80151bc:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80151c0:	2b09      	cmp	r3, #9
 80151c2:	d802      	bhi.n	80151ca <__hexdig_fun+0xe>
 80151c4:	3820      	subs	r0, #32
 80151c6:	b2c0      	uxtb	r0, r0
 80151c8:	4770      	bx	lr
 80151ca:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80151ce:	2b05      	cmp	r3, #5
 80151d0:	d801      	bhi.n	80151d6 <__hexdig_fun+0x1a>
 80151d2:	3847      	subs	r0, #71	; 0x47
 80151d4:	e7f7      	b.n	80151c6 <__hexdig_fun+0xa>
 80151d6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80151da:	2b05      	cmp	r3, #5
 80151dc:	d801      	bhi.n	80151e2 <__hexdig_fun+0x26>
 80151de:	3827      	subs	r0, #39	; 0x27
 80151e0:	e7f1      	b.n	80151c6 <__hexdig_fun+0xa>
 80151e2:	2000      	movs	r0, #0
 80151e4:	4770      	bx	lr

080151e6 <__gethex>:
 80151e6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80151ea:	b08b      	sub	sp, #44	; 0x2c
 80151ec:	468a      	mov	sl, r1
 80151ee:	9002      	str	r0, [sp, #8]
 80151f0:	9816      	ldr	r0, [sp, #88]	; 0x58
 80151f2:	9306      	str	r3, [sp, #24]
 80151f4:	4690      	mov	r8, r2
 80151f6:	f000 fadf 	bl	80157b8 <__localeconv_l>
 80151fa:	6803      	ldr	r3, [r0, #0]
 80151fc:	9303      	str	r3, [sp, #12]
 80151fe:	4618      	mov	r0, r3
 8015200:	f7ea fff0 	bl	80001e4 <strlen>
 8015204:	9b03      	ldr	r3, [sp, #12]
 8015206:	9001      	str	r0, [sp, #4]
 8015208:	4403      	add	r3, r0
 801520a:	f04f 0b00 	mov.w	fp, #0
 801520e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8015212:	9307      	str	r3, [sp, #28]
 8015214:	f8da 3000 	ldr.w	r3, [sl]
 8015218:	3302      	adds	r3, #2
 801521a:	461f      	mov	r7, r3
 801521c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8015220:	2830      	cmp	r0, #48	; 0x30
 8015222:	d06c      	beq.n	80152fe <__gethex+0x118>
 8015224:	f7ff ffca 	bl	80151bc <__hexdig_fun>
 8015228:	4604      	mov	r4, r0
 801522a:	2800      	cmp	r0, #0
 801522c:	d16a      	bne.n	8015304 <__gethex+0x11e>
 801522e:	9a01      	ldr	r2, [sp, #4]
 8015230:	9903      	ldr	r1, [sp, #12]
 8015232:	4638      	mov	r0, r7
 8015234:	f001 fb78 	bl	8016928 <strncmp>
 8015238:	2800      	cmp	r0, #0
 801523a:	d166      	bne.n	801530a <__gethex+0x124>
 801523c:	9b01      	ldr	r3, [sp, #4]
 801523e:	5cf8      	ldrb	r0, [r7, r3]
 8015240:	18fe      	adds	r6, r7, r3
 8015242:	f7ff ffbb 	bl	80151bc <__hexdig_fun>
 8015246:	2800      	cmp	r0, #0
 8015248:	d062      	beq.n	8015310 <__gethex+0x12a>
 801524a:	4633      	mov	r3, r6
 801524c:	7818      	ldrb	r0, [r3, #0]
 801524e:	2830      	cmp	r0, #48	; 0x30
 8015250:	461f      	mov	r7, r3
 8015252:	f103 0301 	add.w	r3, r3, #1
 8015256:	d0f9      	beq.n	801524c <__gethex+0x66>
 8015258:	f7ff ffb0 	bl	80151bc <__hexdig_fun>
 801525c:	fab0 f580 	clz	r5, r0
 8015260:	096d      	lsrs	r5, r5, #5
 8015262:	4634      	mov	r4, r6
 8015264:	f04f 0b01 	mov.w	fp, #1
 8015268:	463a      	mov	r2, r7
 801526a:	4616      	mov	r6, r2
 801526c:	3201      	adds	r2, #1
 801526e:	7830      	ldrb	r0, [r6, #0]
 8015270:	f7ff ffa4 	bl	80151bc <__hexdig_fun>
 8015274:	2800      	cmp	r0, #0
 8015276:	d1f8      	bne.n	801526a <__gethex+0x84>
 8015278:	9a01      	ldr	r2, [sp, #4]
 801527a:	9903      	ldr	r1, [sp, #12]
 801527c:	4630      	mov	r0, r6
 801527e:	f001 fb53 	bl	8016928 <strncmp>
 8015282:	b950      	cbnz	r0, 801529a <__gethex+0xb4>
 8015284:	b954      	cbnz	r4, 801529c <__gethex+0xb6>
 8015286:	9b01      	ldr	r3, [sp, #4]
 8015288:	18f4      	adds	r4, r6, r3
 801528a:	4622      	mov	r2, r4
 801528c:	4616      	mov	r6, r2
 801528e:	3201      	adds	r2, #1
 8015290:	7830      	ldrb	r0, [r6, #0]
 8015292:	f7ff ff93 	bl	80151bc <__hexdig_fun>
 8015296:	2800      	cmp	r0, #0
 8015298:	d1f8      	bne.n	801528c <__gethex+0xa6>
 801529a:	b10c      	cbz	r4, 80152a0 <__gethex+0xba>
 801529c:	1ba4      	subs	r4, r4, r6
 801529e:	00a4      	lsls	r4, r4, #2
 80152a0:	7833      	ldrb	r3, [r6, #0]
 80152a2:	2b50      	cmp	r3, #80	; 0x50
 80152a4:	d001      	beq.n	80152aa <__gethex+0xc4>
 80152a6:	2b70      	cmp	r3, #112	; 0x70
 80152a8:	d140      	bne.n	801532c <__gethex+0x146>
 80152aa:	7873      	ldrb	r3, [r6, #1]
 80152ac:	2b2b      	cmp	r3, #43	; 0x2b
 80152ae:	d031      	beq.n	8015314 <__gethex+0x12e>
 80152b0:	2b2d      	cmp	r3, #45	; 0x2d
 80152b2:	d033      	beq.n	801531c <__gethex+0x136>
 80152b4:	1c71      	adds	r1, r6, #1
 80152b6:	f04f 0900 	mov.w	r9, #0
 80152ba:	7808      	ldrb	r0, [r1, #0]
 80152bc:	f7ff ff7e 	bl	80151bc <__hexdig_fun>
 80152c0:	1e43      	subs	r3, r0, #1
 80152c2:	b2db      	uxtb	r3, r3
 80152c4:	2b18      	cmp	r3, #24
 80152c6:	d831      	bhi.n	801532c <__gethex+0x146>
 80152c8:	f1a0 0210 	sub.w	r2, r0, #16
 80152cc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80152d0:	f7ff ff74 	bl	80151bc <__hexdig_fun>
 80152d4:	1e43      	subs	r3, r0, #1
 80152d6:	b2db      	uxtb	r3, r3
 80152d8:	2b18      	cmp	r3, #24
 80152da:	d922      	bls.n	8015322 <__gethex+0x13c>
 80152dc:	f1b9 0f00 	cmp.w	r9, #0
 80152e0:	d000      	beq.n	80152e4 <__gethex+0xfe>
 80152e2:	4252      	negs	r2, r2
 80152e4:	4414      	add	r4, r2
 80152e6:	f8ca 1000 	str.w	r1, [sl]
 80152ea:	b30d      	cbz	r5, 8015330 <__gethex+0x14a>
 80152ec:	f1bb 0f00 	cmp.w	fp, #0
 80152f0:	bf0c      	ite	eq
 80152f2:	2706      	moveq	r7, #6
 80152f4:	2700      	movne	r7, #0
 80152f6:	4638      	mov	r0, r7
 80152f8:	b00b      	add	sp, #44	; 0x2c
 80152fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80152fe:	f10b 0b01 	add.w	fp, fp, #1
 8015302:	e78a      	b.n	801521a <__gethex+0x34>
 8015304:	2500      	movs	r5, #0
 8015306:	462c      	mov	r4, r5
 8015308:	e7ae      	b.n	8015268 <__gethex+0x82>
 801530a:	463e      	mov	r6, r7
 801530c:	2501      	movs	r5, #1
 801530e:	e7c7      	b.n	80152a0 <__gethex+0xba>
 8015310:	4604      	mov	r4, r0
 8015312:	e7fb      	b.n	801530c <__gethex+0x126>
 8015314:	f04f 0900 	mov.w	r9, #0
 8015318:	1cb1      	adds	r1, r6, #2
 801531a:	e7ce      	b.n	80152ba <__gethex+0xd4>
 801531c:	f04f 0901 	mov.w	r9, #1
 8015320:	e7fa      	b.n	8015318 <__gethex+0x132>
 8015322:	230a      	movs	r3, #10
 8015324:	fb03 0202 	mla	r2, r3, r2, r0
 8015328:	3a10      	subs	r2, #16
 801532a:	e7cf      	b.n	80152cc <__gethex+0xe6>
 801532c:	4631      	mov	r1, r6
 801532e:	e7da      	b.n	80152e6 <__gethex+0x100>
 8015330:	1bf3      	subs	r3, r6, r7
 8015332:	3b01      	subs	r3, #1
 8015334:	4629      	mov	r1, r5
 8015336:	2b07      	cmp	r3, #7
 8015338:	dc49      	bgt.n	80153ce <__gethex+0x1e8>
 801533a:	9802      	ldr	r0, [sp, #8]
 801533c:	f000 fa60 	bl	8015800 <_Balloc>
 8015340:	9b01      	ldr	r3, [sp, #4]
 8015342:	f100 0914 	add.w	r9, r0, #20
 8015346:	f04f 0b00 	mov.w	fp, #0
 801534a:	f1c3 0301 	rsb	r3, r3, #1
 801534e:	4605      	mov	r5, r0
 8015350:	f8cd 9010 	str.w	r9, [sp, #16]
 8015354:	46da      	mov	sl, fp
 8015356:	9308      	str	r3, [sp, #32]
 8015358:	42b7      	cmp	r7, r6
 801535a:	d33b      	bcc.n	80153d4 <__gethex+0x1ee>
 801535c:	9804      	ldr	r0, [sp, #16]
 801535e:	f840 ab04 	str.w	sl, [r0], #4
 8015362:	eba0 0009 	sub.w	r0, r0, r9
 8015366:	1080      	asrs	r0, r0, #2
 8015368:	6128      	str	r0, [r5, #16]
 801536a:	0147      	lsls	r7, r0, #5
 801536c:	4650      	mov	r0, sl
 801536e:	f000 fb0b 	bl	8015988 <__hi0bits>
 8015372:	f8d8 6000 	ldr.w	r6, [r8]
 8015376:	1a3f      	subs	r7, r7, r0
 8015378:	42b7      	cmp	r7, r6
 801537a:	dd64      	ble.n	8015446 <__gethex+0x260>
 801537c:	1bbf      	subs	r7, r7, r6
 801537e:	4639      	mov	r1, r7
 8015380:	4628      	mov	r0, r5
 8015382:	f000 fe1b 	bl	8015fbc <__any_on>
 8015386:	4682      	mov	sl, r0
 8015388:	b178      	cbz	r0, 80153aa <__gethex+0x1c4>
 801538a:	1e7b      	subs	r3, r7, #1
 801538c:	1159      	asrs	r1, r3, #5
 801538e:	f003 021f 	and.w	r2, r3, #31
 8015392:	f04f 0a01 	mov.w	sl, #1
 8015396:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 801539a:	fa0a f202 	lsl.w	r2, sl, r2
 801539e:	420a      	tst	r2, r1
 80153a0:	d003      	beq.n	80153aa <__gethex+0x1c4>
 80153a2:	4553      	cmp	r3, sl
 80153a4:	dc46      	bgt.n	8015434 <__gethex+0x24e>
 80153a6:	f04f 0a02 	mov.w	sl, #2
 80153aa:	4639      	mov	r1, r7
 80153ac:	4628      	mov	r0, r5
 80153ae:	f7ff fecb 	bl	8015148 <rshift>
 80153b2:	443c      	add	r4, r7
 80153b4:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80153b8:	42a3      	cmp	r3, r4
 80153ba:	da52      	bge.n	8015462 <__gethex+0x27c>
 80153bc:	4629      	mov	r1, r5
 80153be:	9802      	ldr	r0, [sp, #8]
 80153c0:	f000 fa52 	bl	8015868 <_Bfree>
 80153c4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80153c6:	2300      	movs	r3, #0
 80153c8:	6013      	str	r3, [r2, #0]
 80153ca:	27a3      	movs	r7, #163	; 0xa3
 80153cc:	e793      	b.n	80152f6 <__gethex+0x110>
 80153ce:	3101      	adds	r1, #1
 80153d0:	105b      	asrs	r3, r3, #1
 80153d2:	e7b0      	b.n	8015336 <__gethex+0x150>
 80153d4:	1e73      	subs	r3, r6, #1
 80153d6:	9305      	str	r3, [sp, #20]
 80153d8:	9a07      	ldr	r2, [sp, #28]
 80153da:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80153de:	4293      	cmp	r3, r2
 80153e0:	d018      	beq.n	8015414 <__gethex+0x22e>
 80153e2:	f1bb 0f20 	cmp.w	fp, #32
 80153e6:	d107      	bne.n	80153f8 <__gethex+0x212>
 80153e8:	9b04      	ldr	r3, [sp, #16]
 80153ea:	f8c3 a000 	str.w	sl, [r3]
 80153ee:	3304      	adds	r3, #4
 80153f0:	f04f 0a00 	mov.w	sl, #0
 80153f4:	9304      	str	r3, [sp, #16]
 80153f6:	46d3      	mov	fp, sl
 80153f8:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80153fc:	f7ff fede 	bl	80151bc <__hexdig_fun>
 8015400:	f000 000f 	and.w	r0, r0, #15
 8015404:	fa00 f00b 	lsl.w	r0, r0, fp
 8015408:	ea4a 0a00 	orr.w	sl, sl, r0
 801540c:	f10b 0b04 	add.w	fp, fp, #4
 8015410:	9b05      	ldr	r3, [sp, #20]
 8015412:	e00d      	b.n	8015430 <__gethex+0x24a>
 8015414:	9b05      	ldr	r3, [sp, #20]
 8015416:	9a08      	ldr	r2, [sp, #32]
 8015418:	4413      	add	r3, r2
 801541a:	42bb      	cmp	r3, r7
 801541c:	d3e1      	bcc.n	80153e2 <__gethex+0x1fc>
 801541e:	4618      	mov	r0, r3
 8015420:	9a01      	ldr	r2, [sp, #4]
 8015422:	9903      	ldr	r1, [sp, #12]
 8015424:	9309      	str	r3, [sp, #36]	; 0x24
 8015426:	f001 fa7f 	bl	8016928 <strncmp>
 801542a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801542c:	2800      	cmp	r0, #0
 801542e:	d1d8      	bne.n	80153e2 <__gethex+0x1fc>
 8015430:	461e      	mov	r6, r3
 8015432:	e791      	b.n	8015358 <__gethex+0x172>
 8015434:	1eb9      	subs	r1, r7, #2
 8015436:	4628      	mov	r0, r5
 8015438:	f000 fdc0 	bl	8015fbc <__any_on>
 801543c:	2800      	cmp	r0, #0
 801543e:	d0b2      	beq.n	80153a6 <__gethex+0x1c0>
 8015440:	f04f 0a03 	mov.w	sl, #3
 8015444:	e7b1      	b.n	80153aa <__gethex+0x1c4>
 8015446:	da09      	bge.n	801545c <__gethex+0x276>
 8015448:	1bf7      	subs	r7, r6, r7
 801544a:	4629      	mov	r1, r5
 801544c:	463a      	mov	r2, r7
 801544e:	9802      	ldr	r0, [sp, #8]
 8015450:	f000 fbd6 	bl	8015c00 <__lshift>
 8015454:	1be4      	subs	r4, r4, r7
 8015456:	4605      	mov	r5, r0
 8015458:	f100 0914 	add.w	r9, r0, #20
 801545c:	f04f 0a00 	mov.w	sl, #0
 8015460:	e7a8      	b.n	80153b4 <__gethex+0x1ce>
 8015462:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8015466:	42a0      	cmp	r0, r4
 8015468:	dd6a      	ble.n	8015540 <__gethex+0x35a>
 801546a:	1b04      	subs	r4, r0, r4
 801546c:	42a6      	cmp	r6, r4
 801546e:	dc2e      	bgt.n	80154ce <__gethex+0x2e8>
 8015470:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015474:	2b02      	cmp	r3, #2
 8015476:	d022      	beq.n	80154be <__gethex+0x2d8>
 8015478:	2b03      	cmp	r3, #3
 801547a:	d024      	beq.n	80154c6 <__gethex+0x2e0>
 801547c:	2b01      	cmp	r3, #1
 801547e:	d115      	bne.n	80154ac <__gethex+0x2c6>
 8015480:	42a6      	cmp	r6, r4
 8015482:	d113      	bne.n	80154ac <__gethex+0x2c6>
 8015484:	2e01      	cmp	r6, #1
 8015486:	dc0b      	bgt.n	80154a0 <__gethex+0x2ba>
 8015488:	9a06      	ldr	r2, [sp, #24]
 801548a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801548e:	6013      	str	r3, [r2, #0]
 8015490:	2301      	movs	r3, #1
 8015492:	612b      	str	r3, [r5, #16]
 8015494:	f8c9 3000 	str.w	r3, [r9]
 8015498:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801549a:	2762      	movs	r7, #98	; 0x62
 801549c:	601d      	str	r5, [r3, #0]
 801549e:	e72a      	b.n	80152f6 <__gethex+0x110>
 80154a0:	1e71      	subs	r1, r6, #1
 80154a2:	4628      	mov	r0, r5
 80154a4:	f000 fd8a 	bl	8015fbc <__any_on>
 80154a8:	2800      	cmp	r0, #0
 80154aa:	d1ed      	bne.n	8015488 <__gethex+0x2a2>
 80154ac:	4629      	mov	r1, r5
 80154ae:	9802      	ldr	r0, [sp, #8]
 80154b0:	f000 f9da 	bl	8015868 <_Bfree>
 80154b4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80154b6:	2300      	movs	r3, #0
 80154b8:	6013      	str	r3, [r2, #0]
 80154ba:	2750      	movs	r7, #80	; 0x50
 80154bc:	e71b      	b.n	80152f6 <__gethex+0x110>
 80154be:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80154c0:	2b00      	cmp	r3, #0
 80154c2:	d0e1      	beq.n	8015488 <__gethex+0x2a2>
 80154c4:	e7f2      	b.n	80154ac <__gethex+0x2c6>
 80154c6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80154c8:	2b00      	cmp	r3, #0
 80154ca:	d1dd      	bne.n	8015488 <__gethex+0x2a2>
 80154cc:	e7ee      	b.n	80154ac <__gethex+0x2c6>
 80154ce:	1e67      	subs	r7, r4, #1
 80154d0:	f1ba 0f00 	cmp.w	sl, #0
 80154d4:	d131      	bne.n	801553a <__gethex+0x354>
 80154d6:	b127      	cbz	r7, 80154e2 <__gethex+0x2fc>
 80154d8:	4639      	mov	r1, r7
 80154da:	4628      	mov	r0, r5
 80154dc:	f000 fd6e 	bl	8015fbc <__any_on>
 80154e0:	4682      	mov	sl, r0
 80154e2:	117a      	asrs	r2, r7, #5
 80154e4:	2301      	movs	r3, #1
 80154e6:	f007 071f 	and.w	r7, r7, #31
 80154ea:	fa03 f707 	lsl.w	r7, r3, r7
 80154ee:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 80154f2:	4621      	mov	r1, r4
 80154f4:	421f      	tst	r7, r3
 80154f6:	4628      	mov	r0, r5
 80154f8:	bf18      	it	ne
 80154fa:	f04a 0a02 	orrne.w	sl, sl, #2
 80154fe:	1b36      	subs	r6, r6, r4
 8015500:	f7ff fe22 	bl	8015148 <rshift>
 8015504:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8015508:	2702      	movs	r7, #2
 801550a:	f1ba 0f00 	cmp.w	sl, #0
 801550e:	d048      	beq.n	80155a2 <__gethex+0x3bc>
 8015510:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015514:	2b02      	cmp	r3, #2
 8015516:	d015      	beq.n	8015544 <__gethex+0x35e>
 8015518:	2b03      	cmp	r3, #3
 801551a:	d017      	beq.n	801554c <__gethex+0x366>
 801551c:	2b01      	cmp	r3, #1
 801551e:	d109      	bne.n	8015534 <__gethex+0x34e>
 8015520:	f01a 0f02 	tst.w	sl, #2
 8015524:	d006      	beq.n	8015534 <__gethex+0x34e>
 8015526:	f8d9 3000 	ldr.w	r3, [r9]
 801552a:	ea4a 0a03 	orr.w	sl, sl, r3
 801552e:	f01a 0f01 	tst.w	sl, #1
 8015532:	d10e      	bne.n	8015552 <__gethex+0x36c>
 8015534:	f047 0710 	orr.w	r7, r7, #16
 8015538:	e033      	b.n	80155a2 <__gethex+0x3bc>
 801553a:	f04f 0a01 	mov.w	sl, #1
 801553e:	e7d0      	b.n	80154e2 <__gethex+0x2fc>
 8015540:	2701      	movs	r7, #1
 8015542:	e7e2      	b.n	801550a <__gethex+0x324>
 8015544:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015546:	f1c3 0301 	rsb	r3, r3, #1
 801554a:	9315      	str	r3, [sp, #84]	; 0x54
 801554c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801554e:	2b00      	cmp	r3, #0
 8015550:	d0f0      	beq.n	8015534 <__gethex+0x34e>
 8015552:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8015556:	f105 0314 	add.w	r3, r5, #20
 801555a:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 801555e:	eb03 010a 	add.w	r1, r3, sl
 8015562:	f04f 0c00 	mov.w	ip, #0
 8015566:	4618      	mov	r0, r3
 8015568:	f853 2b04 	ldr.w	r2, [r3], #4
 801556c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8015570:	d01c      	beq.n	80155ac <__gethex+0x3c6>
 8015572:	3201      	adds	r2, #1
 8015574:	6002      	str	r2, [r0, #0]
 8015576:	2f02      	cmp	r7, #2
 8015578:	f105 0314 	add.w	r3, r5, #20
 801557c:	d138      	bne.n	80155f0 <__gethex+0x40a>
 801557e:	f8d8 2000 	ldr.w	r2, [r8]
 8015582:	3a01      	subs	r2, #1
 8015584:	42b2      	cmp	r2, r6
 8015586:	d10a      	bne.n	801559e <__gethex+0x3b8>
 8015588:	1171      	asrs	r1, r6, #5
 801558a:	2201      	movs	r2, #1
 801558c:	f006 061f 	and.w	r6, r6, #31
 8015590:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8015594:	fa02 f606 	lsl.w	r6, r2, r6
 8015598:	421e      	tst	r6, r3
 801559a:	bf18      	it	ne
 801559c:	4617      	movne	r7, r2
 801559e:	f047 0720 	orr.w	r7, r7, #32
 80155a2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80155a4:	601d      	str	r5, [r3, #0]
 80155a6:	9b06      	ldr	r3, [sp, #24]
 80155a8:	601c      	str	r4, [r3, #0]
 80155aa:	e6a4      	b.n	80152f6 <__gethex+0x110>
 80155ac:	4299      	cmp	r1, r3
 80155ae:	f843 cc04 	str.w	ip, [r3, #-4]
 80155b2:	d8d8      	bhi.n	8015566 <__gethex+0x380>
 80155b4:	68ab      	ldr	r3, [r5, #8]
 80155b6:	4599      	cmp	r9, r3
 80155b8:	db12      	blt.n	80155e0 <__gethex+0x3fa>
 80155ba:	6869      	ldr	r1, [r5, #4]
 80155bc:	9802      	ldr	r0, [sp, #8]
 80155be:	3101      	adds	r1, #1
 80155c0:	f000 f91e 	bl	8015800 <_Balloc>
 80155c4:	692a      	ldr	r2, [r5, #16]
 80155c6:	3202      	adds	r2, #2
 80155c8:	f105 010c 	add.w	r1, r5, #12
 80155cc:	4683      	mov	fp, r0
 80155ce:	0092      	lsls	r2, r2, #2
 80155d0:	300c      	adds	r0, #12
 80155d2:	f7fd f90d 	bl	80127f0 <memcpy>
 80155d6:	4629      	mov	r1, r5
 80155d8:	9802      	ldr	r0, [sp, #8]
 80155da:	f000 f945 	bl	8015868 <_Bfree>
 80155de:	465d      	mov	r5, fp
 80155e0:	692b      	ldr	r3, [r5, #16]
 80155e2:	1c5a      	adds	r2, r3, #1
 80155e4:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80155e8:	612a      	str	r2, [r5, #16]
 80155ea:	2201      	movs	r2, #1
 80155ec:	615a      	str	r2, [r3, #20]
 80155ee:	e7c2      	b.n	8015576 <__gethex+0x390>
 80155f0:	692a      	ldr	r2, [r5, #16]
 80155f2:	454a      	cmp	r2, r9
 80155f4:	dd0b      	ble.n	801560e <__gethex+0x428>
 80155f6:	2101      	movs	r1, #1
 80155f8:	4628      	mov	r0, r5
 80155fa:	f7ff fda5 	bl	8015148 <rshift>
 80155fe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015602:	3401      	adds	r4, #1
 8015604:	42a3      	cmp	r3, r4
 8015606:	f6ff aed9 	blt.w	80153bc <__gethex+0x1d6>
 801560a:	2701      	movs	r7, #1
 801560c:	e7c7      	b.n	801559e <__gethex+0x3b8>
 801560e:	f016 061f 	ands.w	r6, r6, #31
 8015612:	d0fa      	beq.n	801560a <__gethex+0x424>
 8015614:	449a      	add	sl, r3
 8015616:	f1c6 0620 	rsb	r6, r6, #32
 801561a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 801561e:	f000 f9b3 	bl	8015988 <__hi0bits>
 8015622:	42b0      	cmp	r0, r6
 8015624:	dbe7      	blt.n	80155f6 <__gethex+0x410>
 8015626:	e7f0      	b.n	801560a <__gethex+0x424>

08015628 <L_shift>:
 8015628:	f1c2 0208 	rsb	r2, r2, #8
 801562c:	0092      	lsls	r2, r2, #2
 801562e:	b570      	push	{r4, r5, r6, lr}
 8015630:	f1c2 0620 	rsb	r6, r2, #32
 8015634:	6843      	ldr	r3, [r0, #4]
 8015636:	6804      	ldr	r4, [r0, #0]
 8015638:	fa03 f506 	lsl.w	r5, r3, r6
 801563c:	432c      	orrs	r4, r5
 801563e:	40d3      	lsrs	r3, r2
 8015640:	6004      	str	r4, [r0, #0]
 8015642:	f840 3f04 	str.w	r3, [r0, #4]!
 8015646:	4288      	cmp	r0, r1
 8015648:	d3f4      	bcc.n	8015634 <L_shift+0xc>
 801564a:	bd70      	pop	{r4, r5, r6, pc}

0801564c <__match>:
 801564c:	b530      	push	{r4, r5, lr}
 801564e:	6803      	ldr	r3, [r0, #0]
 8015650:	3301      	adds	r3, #1
 8015652:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015656:	b914      	cbnz	r4, 801565e <__match+0x12>
 8015658:	6003      	str	r3, [r0, #0]
 801565a:	2001      	movs	r0, #1
 801565c:	bd30      	pop	{r4, r5, pc}
 801565e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015662:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8015666:	2d19      	cmp	r5, #25
 8015668:	bf98      	it	ls
 801566a:	3220      	addls	r2, #32
 801566c:	42a2      	cmp	r2, r4
 801566e:	d0f0      	beq.n	8015652 <__match+0x6>
 8015670:	2000      	movs	r0, #0
 8015672:	e7f3      	b.n	801565c <__match+0x10>

08015674 <__hexnan>:
 8015674:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015678:	680b      	ldr	r3, [r1, #0]
 801567a:	6801      	ldr	r1, [r0, #0]
 801567c:	115f      	asrs	r7, r3, #5
 801567e:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8015682:	f013 031f 	ands.w	r3, r3, #31
 8015686:	b087      	sub	sp, #28
 8015688:	bf18      	it	ne
 801568a:	3704      	addne	r7, #4
 801568c:	2500      	movs	r5, #0
 801568e:	1f3e      	subs	r6, r7, #4
 8015690:	4682      	mov	sl, r0
 8015692:	4690      	mov	r8, r2
 8015694:	9301      	str	r3, [sp, #4]
 8015696:	f847 5c04 	str.w	r5, [r7, #-4]
 801569a:	46b1      	mov	r9, r6
 801569c:	4634      	mov	r4, r6
 801569e:	9502      	str	r5, [sp, #8]
 80156a0:	46ab      	mov	fp, r5
 80156a2:	784a      	ldrb	r2, [r1, #1]
 80156a4:	1c4b      	adds	r3, r1, #1
 80156a6:	9303      	str	r3, [sp, #12]
 80156a8:	b342      	cbz	r2, 80156fc <__hexnan+0x88>
 80156aa:	4610      	mov	r0, r2
 80156ac:	9105      	str	r1, [sp, #20]
 80156ae:	9204      	str	r2, [sp, #16]
 80156b0:	f7ff fd84 	bl	80151bc <__hexdig_fun>
 80156b4:	2800      	cmp	r0, #0
 80156b6:	d143      	bne.n	8015740 <__hexnan+0xcc>
 80156b8:	9a04      	ldr	r2, [sp, #16]
 80156ba:	9905      	ldr	r1, [sp, #20]
 80156bc:	2a20      	cmp	r2, #32
 80156be:	d818      	bhi.n	80156f2 <__hexnan+0x7e>
 80156c0:	9b02      	ldr	r3, [sp, #8]
 80156c2:	459b      	cmp	fp, r3
 80156c4:	dd13      	ble.n	80156ee <__hexnan+0x7a>
 80156c6:	454c      	cmp	r4, r9
 80156c8:	d206      	bcs.n	80156d8 <__hexnan+0x64>
 80156ca:	2d07      	cmp	r5, #7
 80156cc:	dc04      	bgt.n	80156d8 <__hexnan+0x64>
 80156ce:	462a      	mov	r2, r5
 80156d0:	4649      	mov	r1, r9
 80156d2:	4620      	mov	r0, r4
 80156d4:	f7ff ffa8 	bl	8015628 <L_shift>
 80156d8:	4544      	cmp	r4, r8
 80156da:	d944      	bls.n	8015766 <__hexnan+0xf2>
 80156dc:	2300      	movs	r3, #0
 80156de:	f1a4 0904 	sub.w	r9, r4, #4
 80156e2:	f844 3c04 	str.w	r3, [r4, #-4]
 80156e6:	f8cd b008 	str.w	fp, [sp, #8]
 80156ea:	464c      	mov	r4, r9
 80156ec:	461d      	mov	r5, r3
 80156ee:	9903      	ldr	r1, [sp, #12]
 80156f0:	e7d7      	b.n	80156a2 <__hexnan+0x2e>
 80156f2:	2a29      	cmp	r2, #41	; 0x29
 80156f4:	d14a      	bne.n	801578c <__hexnan+0x118>
 80156f6:	3102      	adds	r1, #2
 80156f8:	f8ca 1000 	str.w	r1, [sl]
 80156fc:	f1bb 0f00 	cmp.w	fp, #0
 8015700:	d044      	beq.n	801578c <__hexnan+0x118>
 8015702:	454c      	cmp	r4, r9
 8015704:	d206      	bcs.n	8015714 <__hexnan+0xa0>
 8015706:	2d07      	cmp	r5, #7
 8015708:	dc04      	bgt.n	8015714 <__hexnan+0xa0>
 801570a:	462a      	mov	r2, r5
 801570c:	4649      	mov	r1, r9
 801570e:	4620      	mov	r0, r4
 8015710:	f7ff ff8a 	bl	8015628 <L_shift>
 8015714:	4544      	cmp	r4, r8
 8015716:	d928      	bls.n	801576a <__hexnan+0xf6>
 8015718:	4643      	mov	r3, r8
 801571a:	f854 2b04 	ldr.w	r2, [r4], #4
 801571e:	f843 2b04 	str.w	r2, [r3], #4
 8015722:	42a6      	cmp	r6, r4
 8015724:	d2f9      	bcs.n	801571a <__hexnan+0xa6>
 8015726:	2200      	movs	r2, #0
 8015728:	f843 2b04 	str.w	r2, [r3], #4
 801572c:	429e      	cmp	r6, r3
 801572e:	d2fb      	bcs.n	8015728 <__hexnan+0xb4>
 8015730:	6833      	ldr	r3, [r6, #0]
 8015732:	b91b      	cbnz	r3, 801573c <__hexnan+0xc8>
 8015734:	4546      	cmp	r6, r8
 8015736:	d127      	bne.n	8015788 <__hexnan+0x114>
 8015738:	2301      	movs	r3, #1
 801573a:	6033      	str	r3, [r6, #0]
 801573c:	2005      	movs	r0, #5
 801573e:	e026      	b.n	801578e <__hexnan+0x11a>
 8015740:	3501      	adds	r5, #1
 8015742:	2d08      	cmp	r5, #8
 8015744:	f10b 0b01 	add.w	fp, fp, #1
 8015748:	dd06      	ble.n	8015758 <__hexnan+0xe4>
 801574a:	4544      	cmp	r4, r8
 801574c:	d9cf      	bls.n	80156ee <__hexnan+0x7a>
 801574e:	2300      	movs	r3, #0
 8015750:	f844 3c04 	str.w	r3, [r4, #-4]
 8015754:	2501      	movs	r5, #1
 8015756:	3c04      	subs	r4, #4
 8015758:	6822      	ldr	r2, [r4, #0]
 801575a:	f000 000f 	and.w	r0, r0, #15
 801575e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8015762:	6020      	str	r0, [r4, #0]
 8015764:	e7c3      	b.n	80156ee <__hexnan+0x7a>
 8015766:	2508      	movs	r5, #8
 8015768:	e7c1      	b.n	80156ee <__hexnan+0x7a>
 801576a:	9b01      	ldr	r3, [sp, #4]
 801576c:	2b00      	cmp	r3, #0
 801576e:	d0df      	beq.n	8015730 <__hexnan+0xbc>
 8015770:	f04f 32ff 	mov.w	r2, #4294967295
 8015774:	f1c3 0320 	rsb	r3, r3, #32
 8015778:	fa22 f303 	lsr.w	r3, r2, r3
 801577c:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8015780:	401a      	ands	r2, r3
 8015782:	f847 2c04 	str.w	r2, [r7, #-4]
 8015786:	e7d3      	b.n	8015730 <__hexnan+0xbc>
 8015788:	3e04      	subs	r6, #4
 801578a:	e7d1      	b.n	8015730 <__hexnan+0xbc>
 801578c:	2004      	movs	r0, #4
 801578e:	b007      	add	sp, #28
 8015790:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08015794 <__locale_ctype_ptr_l>:
 8015794:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8015798:	4770      	bx	lr
	...

0801579c <__locale_ctype_ptr>:
 801579c:	4b04      	ldr	r3, [pc, #16]	; (80157b0 <__locale_ctype_ptr+0x14>)
 801579e:	4a05      	ldr	r2, [pc, #20]	; (80157b4 <__locale_ctype_ptr+0x18>)
 80157a0:	681b      	ldr	r3, [r3, #0]
 80157a2:	6a1b      	ldr	r3, [r3, #32]
 80157a4:	2b00      	cmp	r3, #0
 80157a6:	bf08      	it	eq
 80157a8:	4613      	moveq	r3, r2
 80157aa:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 80157ae:	4770      	bx	lr
 80157b0:	20000e34 	.word	0x20000e34
 80157b4:	20000e98 	.word	0x20000e98

080157b8 <__localeconv_l>:
 80157b8:	30f0      	adds	r0, #240	; 0xf0
 80157ba:	4770      	bx	lr

080157bc <_localeconv_r>:
 80157bc:	4b04      	ldr	r3, [pc, #16]	; (80157d0 <_localeconv_r+0x14>)
 80157be:	681b      	ldr	r3, [r3, #0]
 80157c0:	6a18      	ldr	r0, [r3, #32]
 80157c2:	4b04      	ldr	r3, [pc, #16]	; (80157d4 <_localeconv_r+0x18>)
 80157c4:	2800      	cmp	r0, #0
 80157c6:	bf08      	it	eq
 80157c8:	4618      	moveq	r0, r3
 80157ca:	30f0      	adds	r0, #240	; 0xf0
 80157cc:	4770      	bx	lr
 80157ce:	bf00      	nop
 80157d0:	20000e34 	.word	0x20000e34
 80157d4:	20000e98 	.word	0x20000e98

080157d8 <__ascii_mbtowc>:
 80157d8:	b082      	sub	sp, #8
 80157da:	b901      	cbnz	r1, 80157de <__ascii_mbtowc+0x6>
 80157dc:	a901      	add	r1, sp, #4
 80157de:	b142      	cbz	r2, 80157f2 <__ascii_mbtowc+0x1a>
 80157e0:	b14b      	cbz	r3, 80157f6 <__ascii_mbtowc+0x1e>
 80157e2:	7813      	ldrb	r3, [r2, #0]
 80157e4:	600b      	str	r3, [r1, #0]
 80157e6:	7812      	ldrb	r2, [r2, #0]
 80157e8:	1c10      	adds	r0, r2, #0
 80157ea:	bf18      	it	ne
 80157ec:	2001      	movne	r0, #1
 80157ee:	b002      	add	sp, #8
 80157f0:	4770      	bx	lr
 80157f2:	4610      	mov	r0, r2
 80157f4:	e7fb      	b.n	80157ee <__ascii_mbtowc+0x16>
 80157f6:	f06f 0001 	mvn.w	r0, #1
 80157fa:	e7f8      	b.n	80157ee <__ascii_mbtowc+0x16>

080157fc <__malloc_lock>:
 80157fc:	4770      	bx	lr

080157fe <__malloc_unlock>:
 80157fe:	4770      	bx	lr

08015800 <_Balloc>:
 8015800:	b570      	push	{r4, r5, r6, lr}
 8015802:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8015804:	4604      	mov	r4, r0
 8015806:	460e      	mov	r6, r1
 8015808:	b93d      	cbnz	r5, 801581a <_Balloc+0x1a>
 801580a:	2010      	movs	r0, #16
 801580c:	f7fc ffe0 	bl	80127d0 <malloc>
 8015810:	6260      	str	r0, [r4, #36]	; 0x24
 8015812:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8015816:	6005      	str	r5, [r0, #0]
 8015818:	60c5      	str	r5, [r0, #12]
 801581a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 801581c:	68eb      	ldr	r3, [r5, #12]
 801581e:	b183      	cbz	r3, 8015842 <_Balloc+0x42>
 8015820:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015822:	68db      	ldr	r3, [r3, #12]
 8015824:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8015828:	b9b8      	cbnz	r0, 801585a <_Balloc+0x5a>
 801582a:	2101      	movs	r1, #1
 801582c:	fa01 f506 	lsl.w	r5, r1, r6
 8015830:	1d6a      	adds	r2, r5, #5
 8015832:	0092      	lsls	r2, r2, #2
 8015834:	4620      	mov	r0, r4
 8015836:	f000 fbe2 	bl	8015ffe <_calloc_r>
 801583a:	b160      	cbz	r0, 8015856 <_Balloc+0x56>
 801583c:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8015840:	e00e      	b.n	8015860 <_Balloc+0x60>
 8015842:	2221      	movs	r2, #33	; 0x21
 8015844:	2104      	movs	r1, #4
 8015846:	4620      	mov	r0, r4
 8015848:	f000 fbd9 	bl	8015ffe <_calloc_r>
 801584c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801584e:	60e8      	str	r0, [r5, #12]
 8015850:	68db      	ldr	r3, [r3, #12]
 8015852:	2b00      	cmp	r3, #0
 8015854:	d1e4      	bne.n	8015820 <_Balloc+0x20>
 8015856:	2000      	movs	r0, #0
 8015858:	bd70      	pop	{r4, r5, r6, pc}
 801585a:	6802      	ldr	r2, [r0, #0]
 801585c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8015860:	2300      	movs	r3, #0
 8015862:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8015866:	e7f7      	b.n	8015858 <_Balloc+0x58>

08015868 <_Bfree>:
 8015868:	b570      	push	{r4, r5, r6, lr}
 801586a:	6a44      	ldr	r4, [r0, #36]	; 0x24
 801586c:	4606      	mov	r6, r0
 801586e:	460d      	mov	r5, r1
 8015870:	b93c      	cbnz	r4, 8015882 <_Bfree+0x1a>
 8015872:	2010      	movs	r0, #16
 8015874:	f7fc ffac 	bl	80127d0 <malloc>
 8015878:	6270      	str	r0, [r6, #36]	; 0x24
 801587a:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801587e:	6004      	str	r4, [r0, #0]
 8015880:	60c4      	str	r4, [r0, #12]
 8015882:	b13d      	cbz	r5, 8015894 <_Bfree+0x2c>
 8015884:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8015886:	686a      	ldr	r2, [r5, #4]
 8015888:	68db      	ldr	r3, [r3, #12]
 801588a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801588e:	6029      	str	r1, [r5, #0]
 8015890:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8015894:	bd70      	pop	{r4, r5, r6, pc}

08015896 <__multadd>:
 8015896:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801589a:	690d      	ldr	r5, [r1, #16]
 801589c:	461f      	mov	r7, r3
 801589e:	4606      	mov	r6, r0
 80158a0:	460c      	mov	r4, r1
 80158a2:	f101 0c14 	add.w	ip, r1, #20
 80158a6:	2300      	movs	r3, #0
 80158a8:	f8dc 0000 	ldr.w	r0, [ip]
 80158ac:	b281      	uxth	r1, r0
 80158ae:	fb02 7101 	mla	r1, r2, r1, r7
 80158b2:	0c0f      	lsrs	r7, r1, #16
 80158b4:	0c00      	lsrs	r0, r0, #16
 80158b6:	fb02 7000 	mla	r0, r2, r0, r7
 80158ba:	b289      	uxth	r1, r1
 80158bc:	3301      	adds	r3, #1
 80158be:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80158c2:	429d      	cmp	r5, r3
 80158c4:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80158c8:	f84c 1b04 	str.w	r1, [ip], #4
 80158cc:	dcec      	bgt.n	80158a8 <__multadd+0x12>
 80158ce:	b1d7      	cbz	r7, 8015906 <__multadd+0x70>
 80158d0:	68a3      	ldr	r3, [r4, #8]
 80158d2:	42ab      	cmp	r3, r5
 80158d4:	dc12      	bgt.n	80158fc <__multadd+0x66>
 80158d6:	6861      	ldr	r1, [r4, #4]
 80158d8:	4630      	mov	r0, r6
 80158da:	3101      	adds	r1, #1
 80158dc:	f7ff ff90 	bl	8015800 <_Balloc>
 80158e0:	6922      	ldr	r2, [r4, #16]
 80158e2:	3202      	adds	r2, #2
 80158e4:	f104 010c 	add.w	r1, r4, #12
 80158e8:	4680      	mov	r8, r0
 80158ea:	0092      	lsls	r2, r2, #2
 80158ec:	300c      	adds	r0, #12
 80158ee:	f7fc ff7f 	bl	80127f0 <memcpy>
 80158f2:	4621      	mov	r1, r4
 80158f4:	4630      	mov	r0, r6
 80158f6:	f7ff ffb7 	bl	8015868 <_Bfree>
 80158fa:	4644      	mov	r4, r8
 80158fc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8015900:	3501      	adds	r5, #1
 8015902:	615f      	str	r7, [r3, #20]
 8015904:	6125      	str	r5, [r4, #16]
 8015906:	4620      	mov	r0, r4
 8015908:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801590c <__s2b>:
 801590c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015910:	460c      	mov	r4, r1
 8015912:	4615      	mov	r5, r2
 8015914:	461f      	mov	r7, r3
 8015916:	2209      	movs	r2, #9
 8015918:	3308      	adds	r3, #8
 801591a:	4606      	mov	r6, r0
 801591c:	fb93 f3f2 	sdiv	r3, r3, r2
 8015920:	2100      	movs	r1, #0
 8015922:	2201      	movs	r2, #1
 8015924:	429a      	cmp	r2, r3
 8015926:	db20      	blt.n	801596a <__s2b+0x5e>
 8015928:	4630      	mov	r0, r6
 801592a:	f7ff ff69 	bl	8015800 <_Balloc>
 801592e:	9b08      	ldr	r3, [sp, #32]
 8015930:	6143      	str	r3, [r0, #20]
 8015932:	2d09      	cmp	r5, #9
 8015934:	f04f 0301 	mov.w	r3, #1
 8015938:	6103      	str	r3, [r0, #16]
 801593a:	dd19      	ble.n	8015970 <__s2b+0x64>
 801593c:	f104 0809 	add.w	r8, r4, #9
 8015940:	46c1      	mov	r9, r8
 8015942:	442c      	add	r4, r5
 8015944:	f819 3b01 	ldrb.w	r3, [r9], #1
 8015948:	4601      	mov	r1, r0
 801594a:	3b30      	subs	r3, #48	; 0x30
 801594c:	220a      	movs	r2, #10
 801594e:	4630      	mov	r0, r6
 8015950:	f7ff ffa1 	bl	8015896 <__multadd>
 8015954:	45a1      	cmp	r9, r4
 8015956:	d1f5      	bne.n	8015944 <__s2b+0x38>
 8015958:	eb08 0405 	add.w	r4, r8, r5
 801595c:	3c08      	subs	r4, #8
 801595e:	1b2d      	subs	r5, r5, r4
 8015960:	1963      	adds	r3, r4, r5
 8015962:	42bb      	cmp	r3, r7
 8015964:	db07      	blt.n	8015976 <__s2b+0x6a>
 8015966:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801596a:	0052      	lsls	r2, r2, #1
 801596c:	3101      	adds	r1, #1
 801596e:	e7d9      	b.n	8015924 <__s2b+0x18>
 8015970:	340a      	adds	r4, #10
 8015972:	2509      	movs	r5, #9
 8015974:	e7f3      	b.n	801595e <__s2b+0x52>
 8015976:	f814 3b01 	ldrb.w	r3, [r4], #1
 801597a:	4601      	mov	r1, r0
 801597c:	3b30      	subs	r3, #48	; 0x30
 801597e:	220a      	movs	r2, #10
 8015980:	4630      	mov	r0, r6
 8015982:	f7ff ff88 	bl	8015896 <__multadd>
 8015986:	e7eb      	b.n	8015960 <__s2b+0x54>

08015988 <__hi0bits>:
 8015988:	0c02      	lsrs	r2, r0, #16
 801598a:	0412      	lsls	r2, r2, #16
 801598c:	4603      	mov	r3, r0
 801598e:	b9b2      	cbnz	r2, 80159be <__hi0bits+0x36>
 8015990:	0403      	lsls	r3, r0, #16
 8015992:	2010      	movs	r0, #16
 8015994:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8015998:	bf04      	itt	eq
 801599a:	021b      	lsleq	r3, r3, #8
 801599c:	3008      	addeq	r0, #8
 801599e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80159a2:	bf04      	itt	eq
 80159a4:	011b      	lsleq	r3, r3, #4
 80159a6:	3004      	addeq	r0, #4
 80159a8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80159ac:	bf04      	itt	eq
 80159ae:	009b      	lsleq	r3, r3, #2
 80159b0:	3002      	addeq	r0, #2
 80159b2:	2b00      	cmp	r3, #0
 80159b4:	db06      	blt.n	80159c4 <__hi0bits+0x3c>
 80159b6:	005b      	lsls	r3, r3, #1
 80159b8:	d503      	bpl.n	80159c2 <__hi0bits+0x3a>
 80159ba:	3001      	adds	r0, #1
 80159bc:	4770      	bx	lr
 80159be:	2000      	movs	r0, #0
 80159c0:	e7e8      	b.n	8015994 <__hi0bits+0xc>
 80159c2:	2020      	movs	r0, #32
 80159c4:	4770      	bx	lr

080159c6 <__lo0bits>:
 80159c6:	6803      	ldr	r3, [r0, #0]
 80159c8:	f013 0207 	ands.w	r2, r3, #7
 80159cc:	4601      	mov	r1, r0
 80159ce:	d00b      	beq.n	80159e8 <__lo0bits+0x22>
 80159d0:	07da      	lsls	r2, r3, #31
 80159d2:	d423      	bmi.n	8015a1c <__lo0bits+0x56>
 80159d4:	0798      	lsls	r0, r3, #30
 80159d6:	bf49      	itett	mi
 80159d8:	085b      	lsrmi	r3, r3, #1
 80159da:	089b      	lsrpl	r3, r3, #2
 80159dc:	2001      	movmi	r0, #1
 80159de:	600b      	strmi	r3, [r1, #0]
 80159e0:	bf5c      	itt	pl
 80159e2:	600b      	strpl	r3, [r1, #0]
 80159e4:	2002      	movpl	r0, #2
 80159e6:	4770      	bx	lr
 80159e8:	b298      	uxth	r0, r3
 80159ea:	b9a8      	cbnz	r0, 8015a18 <__lo0bits+0x52>
 80159ec:	0c1b      	lsrs	r3, r3, #16
 80159ee:	2010      	movs	r0, #16
 80159f0:	f013 0fff 	tst.w	r3, #255	; 0xff
 80159f4:	bf04      	itt	eq
 80159f6:	0a1b      	lsreq	r3, r3, #8
 80159f8:	3008      	addeq	r0, #8
 80159fa:	071a      	lsls	r2, r3, #28
 80159fc:	bf04      	itt	eq
 80159fe:	091b      	lsreq	r3, r3, #4
 8015a00:	3004      	addeq	r0, #4
 8015a02:	079a      	lsls	r2, r3, #30
 8015a04:	bf04      	itt	eq
 8015a06:	089b      	lsreq	r3, r3, #2
 8015a08:	3002      	addeq	r0, #2
 8015a0a:	07da      	lsls	r2, r3, #31
 8015a0c:	d402      	bmi.n	8015a14 <__lo0bits+0x4e>
 8015a0e:	085b      	lsrs	r3, r3, #1
 8015a10:	d006      	beq.n	8015a20 <__lo0bits+0x5a>
 8015a12:	3001      	adds	r0, #1
 8015a14:	600b      	str	r3, [r1, #0]
 8015a16:	4770      	bx	lr
 8015a18:	4610      	mov	r0, r2
 8015a1a:	e7e9      	b.n	80159f0 <__lo0bits+0x2a>
 8015a1c:	2000      	movs	r0, #0
 8015a1e:	4770      	bx	lr
 8015a20:	2020      	movs	r0, #32
 8015a22:	4770      	bx	lr

08015a24 <__i2b>:
 8015a24:	b510      	push	{r4, lr}
 8015a26:	460c      	mov	r4, r1
 8015a28:	2101      	movs	r1, #1
 8015a2a:	f7ff fee9 	bl	8015800 <_Balloc>
 8015a2e:	2201      	movs	r2, #1
 8015a30:	6144      	str	r4, [r0, #20]
 8015a32:	6102      	str	r2, [r0, #16]
 8015a34:	bd10      	pop	{r4, pc}

08015a36 <__multiply>:
 8015a36:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015a3a:	4614      	mov	r4, r2
 8015a3c:	690a      	ldr	r2, [r1, #16]
 8015a3e:	6923      	ldr	r3, [r4, #16]
 8015a40:	429a      	cmp	r2, r3
 8015a42:	bfb8      	it	lt
 8015a44:	460b      	movlt	r3, r1
 8015a46:	4688      	mov	r8, r1
 8015a48:	bfbc      	itt	lt
 8015a4a:	46a0      	movlt	r8, r4
 8015a4c:	461c      	movlt	r4, r3
 8015a4e:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8015a52:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8015a56:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015a5a:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8015a5e:	eb07 0609 	add.w	r6, r7, r9
 8015a62:	42b3      	cmp	r3, r6
 8015a64:	bfb8      	it	lt
 8015a66:	3101      	addlt	r1, #1
 8015a68:	f7ff feca 	bl	8015800 <_Balloc>
 8015a6c:	f100 0514 	add.w	r5, r0, #20
 8015a70:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8015a74:	462b      	mov	r3, r5
 8015a76:	2200      	movs	r2, #0
 8015a78:	4573      	cmp	r3, lr
 8015a7a:	d316      	bcc.n	8015aaa <__multiply+0x74>
 8015a7c:	f104 0214 	add.w	r2, r4, #20
 8015a80:	f108 0114 	add.w	r1, r8, #20
 8015a84:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8015a88:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8015a8c:	9300      	str	r3, [sp, #0]
 8015a8e:	9b00      	ldr	r3, [sp, #0]
 8015a90:	9201      	str	r2, [sp, #4]
 8015a92:	4293      	cmp	r3, r2
 8015a94:	d80c      	bhi.n	8015ab0 <__multiply+0x7a>
 8015a96:	2e00      	cmp	r6, #0
 8015a98:	dd03      	ble.n	8015aa2 <__multiply+0x6c>
 8015a9a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8015a9e:	2b00      	cmp	r3, #0
 8015aa0:	d05d      	beq.n	8015b5e <__multiply+0x128>
 8015aa2:	6106      	str	r6, [r0, #16]
 8015aa4:	b003      	add	sp, #12
 8015aa6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015aaa:	f843 2b04 	str.w	r2, [r3], #4
 8015aae:	e7e3      	b.n	8015a78 <__multiply+0x42>
 8015ab0:	f8b2 b000 	ldrh.w	fp, [r2]
 8015ab4:	f1bb 0f00 	cmp.w	fp, #0
 8015ab8:	d023      	beq.n	8015b02 <__multiply+0xcc>
 8015aba:	4689      	mov	r9, r1
 8015abc:	46ac      	mov	ip, r5
 8015abe:	f04f 0800 	mov.w	r8, #0
 8015ac2:	f859 4b04 	ldr.w	r4, [r9], #4
 8015ac6:	f8dc a000 	ldr.w	sl, [ip]
 8015aca:	b2a3      	uxth	r3, r4
 8015acc:	fa1f fa8a 	uxth.w	sl, sl
 8015ad0:	fb0b a303 	mla	r3, fp, r3, sl
 8015ad4:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8015ad8:	f8dc 4000 	ldr.w	r4, [ip]
 8015adc:	4443      	add	r3, r8
 8015ade:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8015ae2:	fb0b 840a 	mla	r4, fp, sl, r8
 8015ae6:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8015aea:	46e2      	mov	sl, ip
 8015aec:	b29b      	uxth	r3, r3
 8015aee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8015af2:	454f      	cmp	r7, r9
 8015af4:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8015af8:	f84a 3b04 	str.w	r3, [sl], #4
 8015afc:	d82b      	bhi.n	8015b56 <__multiply+0x120>
 8015afe:	f8cc 8004 	str.w	r8, [ip, #4]
 8015b02:	9b01      	ldr	r3, [sp, #4]
 8015b04:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8015b08:	3204      	adds	r2, #4
 8015b0a:	f1ba 0f00 	cmp.w	sl, #0
 8015b0e:	d020      	beq.n	8015b52 <__multiply+0x11c>
 8015b10:	682b      	ldr	r3, [r5, #0]
 8015b12:	4689      	mov	r9, r1
 8015b14:	46a8      	mov	r8, r5
 8015b16:	f04f 0b00 	mov.w	fp, #0
 8015b1a:	f8b9 c000 	ldrh.w	ip, [r9]
 8015b1e:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8015b22:	fb0a 440c 	mla	r4, sl, ip, r4
 8015b26:	445c      	add	r4, fp
 8015b28:	46c4      	mov	ip, r8
 8015b2a:	b29b      	uxth	r3, r3
 8015b2c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8015b30:	f84c 3b04 	str.w	r3, [ip], #4
 8015b34:	f859 3b04 	ldr.w	r3, [r9], #4
 8015b38:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8015b3c:	0c1b      	lsrs	r3, r3, #16
 8015b3e:	fb0a b303 	mla	r3, sl, r3, fp
 8015b42:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8015b46:	454f      	cmp	r7, r9
 8015b48:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8015b4c:	d805      	bhi.n	8015b5a <__multiply+0x124>
 8015b4e:	f8c8 3004 	str.w	r3, [r8, #4]
 8015b52:	3504      	adds	r5, #4
 8015b54:	e79b      	b.n	8015a8e <__multiply+0x58>
 8015b56:	46d4      	mov	ip, sl
 8015b58:	e7b3      	b.n	8015ac2 <__multiply+0x8c>
 8015b5a:	46e0      	mov	r8, ip
 8015b5c:	e7dd      	b.n	8015b1a <__multiply+0xe4>
 8015b5e:	3e01      	subs	r6, #1
 8015b60:	e799      	b.n	8015a96 <__multiply+0x60>
	...

08015b64 <__pow5mult>:
 8015b64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015b68:	4615      	mov	r5, r2
 8015b6a:	f012 0203 	ands.w	r2, r2, #3
 8015b6e:	4606      	mov	r6, r0
 8015b70:	460f      	mov	r7, r1
 8015b72:	d007      	beq.n	8015b84 <__pow5mult+0x20>
 8015b74:	3a01      	subs	r2, #1
 8015b76:	4c21      	ldr	r4, [pc, #132]	; (8015bfc <__pow5mult+0x98>)
 8015b78:	2300      	movs	r3, #0
 8015b7a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8015b7e:	f7ff fe8a 	bl	8015896 <__multadd>
 8015b82:	4607      	mov	r7, r0
 8015b84:	10ad      	asrs	r5, r5, #2
 8015b86:	d035      	beq.n	8015bf4 <__pow5mult+0x90>
 8015b88:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8015b8a:	b93c      	cbnz	r4, 8015b9c <__pow5mult+0x38>
 8015b8c:	2010      	movs	r0, #16
 8015b8e:	f7fc fe1f 	bl	80127d0 <malloc>
 8015b92:	6270      	str	r0, [r6, #36]	; 0x24
 8015b94:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8015b98:	6004      	str	r4, [r0, #0]
 8015b9a:	60c4      	str	r4, [r0, #12]
 8015b9c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8015ba0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8015ba4:	b94c      	cbnz	r4, 8015bba <__pow5mult+0x56>
 8015ba6:	f240 2171 	movw	r1, #625	; 0x271
 8015baa:	4630      	mov	r0, r6
 8015bac:	f7ff ff3a 	bl	8015a24 <__i2b>
 8015bb0:	2300      	movs	r3, #0
 8015bb2:	f8c8 0008 	str.w	r0, [r8, #8]
 8015bb6:	4604      	mov	r4, r0
 8015bb8:	6003      	str	r3, [r0, #0]
 8015bba:	f04f 0800 	mov.w	r8, #0
 8015bbe:	07eb      	lsls	r3, r5, #31
 8015bc0:	d50a      	bpl.n	8015bd8 <__pow5mult+0x74>
 8015bc2:	4639      	mov	r1, r7
 8015bc4:	4622      	mov	r2, r4
 8015bc6:	4630      	mov	r0, r6
 8015bc8:	f7ff ff35 	bl	8015a36 <__multiply>
 8015bcc:	4639      	mov	r1, r7
 8015bce:	4681      	mov	r9, r0
 8015bd0:	4630      	mov	r0, r6
 8015bd2:	f7ff fe49 	bl	8015868 <_Bfree>
 8015bd6:	464f      	mov	r7, r9
 8015bd8:	106d      	asrs	r5, r5, #1
 8015bda:	d00b      	beq.n	8015bf4 <__pow5mult+0x90>
 8015bdc:	6820      	ldr	r0, [r4, #0]
 8015bde:	b938      	cbnz	r0, 8015bf0 <__pow5mult+0x8c>
 8015be0:	4622      	mov	r2, r4
 8015be2:	4621      	mov	r1, r4
 8015be4:	4630      	mov	r0, r6
 8015be6:	f7ff ff26 	bl	8015a36 <__multiply>
 8015bea:	6020      	str	r0, [r4, #0]
 8015bec:	f8c0 8000 	str.w	r8, [r0]
 8015bf0:	4604      	mov	r4, r0
 8015bf2:	e7e4      	b.n	8015bbe <__pow5mult+0x5a>
 8015bf4:	4638      	mov	r0, r7
 8015bf6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015bfa:	bf00      	nop
 8015bfc:	08018b38 	.word	0x08018b38

08015c00 <__lshift>:
 8015c00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015c04:	460c      	mov	r4, r1
 8015c06:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8015c0a:	6923      	ldr	r3, [r4, #16]
 8015c0c:	6849      	ldr	r1, [r1, #4]
 8015c0e:	eb0a 0903 	add.w	r9, sl, r3
 8015c12:	68a3      	ldr	r3, [r4, #8]
 8015c14:	4607      	mov	r7, r0
 8015c16:	4616      	mov	r6, r2
 8015c18:	f109 0501 	add.w	r5, r9, #1
 8015c1c:	42ab      	cmp	r3, r5
 8015c1e:	db32      	blt.n	8015c86 <__lshift+0x86>
 8015c20:	4638      	mov	r0, r7
 8015c22:	f7ff fded 	bl	8015800 <_Balloc>
 8015c26:	2300      	movs	r3, #0
 8015c28:	4680      	mov	r8, r0
 8015c2a:	f100 0114 	add.w	r1, r0, #20
 8015c2e:	461a      	mov	r2, r3
 8015c30:	4553      	cmp	r3, sl
 8015c32:	db2b      	blt.n	8015c8c <__lshift+0x8c>
 8015c34:	6920      	ldr	r0, [r4, #16]
 8015c36:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8015c3a:	f104 0314 	add.w	r3, r4, #20
 8015c3e:	f016 021f 	ands.w	r2, r6, #31
 8015c42:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8015c46:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8015c4a:	d025      	beq.n	8015c98 <__lshift+0x98>
 8015c4c:	f1c2 0e20 	rsb	lr, r2, #32
 8015c50:	2000      	movs	r0, #0
 8015c52:	681e      	ldr	r6, [r3, #0]
 8015c54:	468a      	mov	sl, r1
 8015c56:	4096      	lsls	r6, r2
 8015c58:	4330      	orrs	r0, r6
 8015c5a:	f84a 0b04 	str.w	r0, [sl], #4
 8015c5e:	f853 0b04 	ldr.w	r0, [r3], #4
 8015c62:	459c      	cmp	ip, r3
 8015c64:	fa20 f00e 	lsr.w	r0, r0, lr
 8015c68:	d814      	bhi.n	8015c94 <__lshift+0x94>
 8015c6a:	6048      	str	r0, [r1, #4]
 8015c6c:	b108      	cbz	r0, 8015c72 <__lshift+0x72>
 8015c6e:	f109 0502 	add.w	r5, r9, #2
 8015c72:	3d01      	subs	r5, #1
 8015c74:	4638      	mov	r0, r7
 8015c76:	f8c8 5010 	str.w	r5, [r8, #16]
 8015c7a:	4621      	mov	r1, r4
 8015c7c:	f7ff fdf4 	bl	8015868 <_Bfree>
 8015c80:	4640      	mov	r0, r8
 8015c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015c86:	3101      	adds	r1, #1
 8015c88:	005b      	lsls	r3, r3, #1
 8015c8a:	e7c7      	b.n	8015c1c <__lshift+0x1c>
 8015c8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8015c90:	3301      	adds	r3, #1
 8015c92:	e7cd      	b.n	8015c30 <__lshift+0x30>
 8015c94:	4651      	mov	r1, sl
 8015c96:	e7dc      	b.n	8015c52 <__lshift+0x52>
 8015c98:	3904      	subs	r1, #4
 8015c9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8015c9e:	f841 2f04 	str.w	r2, [r1, #4]!
 8015ca2:	459c      	cmp	ip, r3
 8015ca4:	d8f9      	bhi.n	8015c9a <__lshift+0x9a>
 8015ca6:	e7e4      	b.n	8015c72 <__lshift+0x72>

08015ca8 <__mcmp>:
 8015ca8:	6903      	ldr	r3, [r0, #16]
 8015caa:	690a      	ldr	r2, [r1, #16]
 8015cac:	1a9b      	subs	r3, r3, r2
 8015cae:	b530      	push	{r4, r5, lr}
 8015cb0:	d10c      	bne.n	8015ccc <__mcmp+0x24>
 8015cb2:	0092      	lsls	r2, r2, #2
 8015cb4:	3014      	adds	r0, #20
 8015cb6:	3114      	adds	r1, #20
 8015cb8:	1884      	adds	r4, r0, r2
 8015cba:	4411      	add	r1, r2
 8015cbc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8015cc0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8015cc4:	4295      	cmp	r5, r2
 8015cc6:	d003      	beq.n	8015cd0 <__mcmp+0x28>
 8015cc8:	d305      	bcc.n	8015cd6 <__mcmp+0x2e>
 8015cca:	2301      	movs	r3, #1
 8015ccc:	4618      	mov	r0, r3
 8015cce:	bd30      	pop	{r4, r5, pc}
 8015cd0:	42a0      	cmp	r0, r4
 8015cd2:	d3f3      	bcc.n	8015cbc <__mcmp+0x14>
 8015cd4:	e7fa      	b.n	8015ccc <__mcmp+0x24>
 8015cd6:	f04f 33ff 	mov.w	r3, #4294967295
 8015cda:	e7f7      	b.n	8015ccc <__mcmp+0x24>

08015cdc <__mdiff>:
 8015cdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015ce0:	460d      	mov	r5, r1
 8015ce2:	4607      	mov	r7, r0
 8015ce4:	4611      	mov	r1, r2
 8015ce6:	4628      	mov	r0, r5
 8015ce8:	4614      	mov	r4, r2
 8015cea:	f7ff ffdd 	bl	8015ca8 <__mcmp>
 8015cee:	1e06      	subs	r6, r0, #0
 8015cf0:	d108      	bne.n	8015d04 <__mdiff+0x28>
 8015cf2:	4631      	mov	r1, r6
 8015cf4:	4638      	mov	r0, r7
 8015cf6:	f7ff fd83 	bl	8015800 <_Balloc>
 8015cfa:	2301      	movs	r3, #1
 8015cfc:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8015d00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015d04:	bfa4      	itt	ge
 8015d06:	4623      	movge	r3, r4
 8015d08:	462c      	movge	r4, r5
 8015d0a:	4638      	mov	r0, r7
 8015d0c:	6861      	ldr	r1, [r4, #4]
 8015d0e:	bfa6      	itte	ge
 8015d10:	461d      	movge	r5, r3
 8015d12:	2600      	movge	r6, #0
 8015d14:	2601      	movlt	r6, #1
 8015d16:	f7ff fd73 	bl	8015800 <_Balloc>
 8015d1a:	692b      	ldr	r3, [r5, #16]
 8015d1c:	60c6      	str	r6, [r0, #12]
 8015d1e:	6926      	ldr	r6, [r4, #16]
 8015d20:	f105 0914 	add.w	r9, r5, #20
 8015d24:	f104 0214 	add.w	r2, r4, #20
 8015d28:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8015d2c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8015d30:	f100 0514 	add.w	r5, r0, #20
 8015d34:	f04f 0e00 	mov.w	lr, #0
 8015d38:	f852 ab04 	ldr.w	sl, [r2], #4
 8015d3c:	f859 4b04 	ldr.w	r4, [r9], #4
 8015d40:	fa1e f18a 	uxtah	r1, lr, sl
 8015d44:	b2a3      	uxth	r3, r4
 8015d46:	1ac9      	subs	r1, r1, r3
 8015d48:	0c23      	lsrs	r3, r4, #16
 8015d4a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8015d4e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8015d52:	b289      	uxth	r1, r1
 8015d54:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8015d58:	45c8      	cmp	r8, r9
 8015d5a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8015d5e:	4694      	mov	ip, r2
 8015d60:	f845 3b04 	str.w	r3, [r5], #4
 8015d64:	d8e8      	bhi.n	8015d38 <__mdiff+0x5c>
 8015d66:	45bc      	cmp	ip, r7
 8015d68:	d304      	bcc.n	8015d74 <__mdiff+0x98>
 8015d6a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8015d6e:	b183      	cbz	r3, 8015d92 <__mdiff+0xb6>
 8015d70:	6106      	str	r6, [r0, #16]
 8015d72:	e7c5      	b.n	8015d00 <__mdiff+0x24>
 8015d74:	f85c 1b04 	ldr.w	r1, [ip], #4
 8015d78:	fa1e f381 	uxtah	r3, lr, r1
 8015d7c:	141a      	asrs	r2, r3, #16
 8015d7e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8015d82:	b29b      	uxth	r3, r3
 8015d84:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015d88:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8015d8c:	f845 3b04 	str.w	r3, [r5], #4
 8015d90:	e7e9      	b.n	8015d66 <__mdiff+0x8a>
 8015d92:	3e01      	subs	r6, #1
 8015d94:	e7e9      	b.n	8015d6a <__mdiff+0x8e>
	...

08015d98 <__ulp>:
 8015d98:	4b12      	ldr	r3, [pc, #72]	; (8015de4 <__ulp+0x4c>)
 8015d9a:	ee10 2a90 	vmov	r2, s1
 8015d9e:	401a      	ands	r2, r3
 8015da0:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8015da4:	2b00      	cmp	r3, #0
 8015da6:	dd04      	ble.n	8015db2 <__ulp+0x1a>
 8015da8:	2000      	movs	r0, #0
 8015daa:	4619      	mov	r1, r3
 8015dac:	ec41 0b10 	vmov	d0, r0, r1
 8015db0:	4770      	bx	lr
 8015db2:	425b      	negs	r3, r3
 8015db4:	151b      	asrs	r3, r3, #20
 8015db6:	2b13      	cmp	r3, #19
 8015db8:	f04f 0000 	mov.w	r0, #0
 8015dbc:	f04f 0100 	mov.w	r1, #0
 8015dc0:	dc04      	bgt.n	8015dcc <__ulp+0x34>
 8015dc2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8015dc6:	fa42 f103 	asr.w	r1, r2, r3
 8015dca:	e7ef      	b.n	8015dac <__ulp+0x14>
 8015dcc:	3b14      	subs	r3, #20
 8015dce:	2b1e      	cmp	r3, #30
 8015dd0:	f04f 0201 	mov.w	r2, #1
 8015dd4:	bfda      	itte	le
 8015dd6:	f1c3 031f 	rsble	r3, r3, #31
 8015dda:	fa02 f303 	lslle.w	r3, r2, r3
 8015dde:	4613      	movgt	r3, r2
 8015de0:	4618      	mov	r0, r3
 8015de2:	e7e3      	b.n	8015dac <__ulp+0x14>
 8015de4:	7ff00000 	.word	0x7ff00000

08015de8 <__b2d>:
 8015de8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015dea:	6905      	ldr	r5, [r0, #16]
 8015dec:	f100 0714 	add.w	r7, r0, #20
 8015df0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8015df4:	1f2e      	subs	r6, r5, #4
 8015df6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8015dfa:	4620      	mov	r0, r4
 8015dfc:	f7ff fdc4 	bl	8015988 <__hi0bits>
 8015e00:	f1c0 0320 	rsb	r3, r0, #32
 8015e04:	280a      	cmp	r0, #10
 8015e06:	600b      	str	r3, [r1, #0]
 8015e08:	f8df c074 	ldr.w	ip, [pc, #116]	; 8015e80 <__b2d+0x98>
 8015e0c:	dc14      	bgt.n	8015e38 <__b2d+0x50>
 8015e0e:	f1c0 0e0b 	rsb	lr, r0, #11
 8015e12:	fa24 f10e 	lsr.w	r1, r4, lr
 8015e16:	42b7      	cmp	r7, r6
 8015e18:	ea41 030c 	orr.w	r3, r1, ip
 8015e1c:	bf34      	ite	cc
 8015e1e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8015e22:	2100      	movcs	r1, #0
 8015e24:	3015      	adds	r0, #21
 8015e26:	fa04 f000 	lsl.w	r0, r4, r0
 8015e2a:	fa21 f10e 	lsr.w	r1, r1, lr
 8015e2e:	ea40 0201 	orr.w	r2, r0, r1
 8015e32:	ec43 2b10 	vmov	d0, r2, r3
 8015e36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015e38:	42b7      	cmp	r7, r6
 8015e3a:	bf3a      	itte	cc
 8015e3c:	f1a5 0608 	subcc.w	r6, r5, #8
 8015e40:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8015e44:	2100      	movcs	r1, #0
 8015e46:	380b      	subs	r0, #11
 8015e48:	d015      	beq.n	8015e76 <__b2d+0x8e>
 8015e4a:	4084      	lsls	r4, r0
 8015e4c:	f1c0 0520 	rsb	r5, r0, #32
 8015e50:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8015e54:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8015e58:	42be      	cmp	r6, r7
 8015e5a:	fa21 fc05 	lsr.w	ip, r1, r5
 8015e5e:	ea44 030c 	orr.w	r3, r4, ip
 8015e62:	bf8c      	ite	hi
 8015e64:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8015e68:	2400      	movls	r4, #0
 8015e6a:	fa01 f000 	lsl.w	r0, r1, r0
 8015e6e:	40ec      	lsrs	r4, r5
 8015e70:	ea40 0204 	orr.w	r2, r0, r4
 8015e74:	e7dd      	b.n	8015e32 <__b2d+0x4a>
 8015e76:	ea44 030c 	orr.w	r3, r4, ip
 8015e7a:	460a      	mov	r2, r1
 8015e7c:	e7d9      	b.n	8015e32 <__b2d+0x4a>
 8015e7e:	bf00      	nop
 8015e80:	3ff00000 	.word	0x3ff00000

08015e84 <__d2b>:
 8015e84:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8015e88:	460e      	mov	r6, r1
 8015e8a:	2101      	movs	r1, #1
 8015e8c:	ec59 8b10 	vmov	r8, r9, d0
 8015e90:	4615      	mov	r5, r2
 8015e92:	f7ff fcb5 	bl	8015800 <_Balloc>
 8015e96:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8015e9a:	4607      	mov	r7, r0
 8015e9c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8015ea0:	bb34      	cbnz	r4, 8015ef0 <__d2b+0x6c>
 8015ea2:	9301      	str	r3, [sp, #4]
 8015ea4:	f1b8 0300 	subs.w	r3, r8, #0
 8015ea8:	d027      	beq.n	8015efa <__d2b+0x76>
 8015eaa:	a802      	add	r0, sp, #8
 8015eac:	f840 3d08 	str.w	r3, [r0, #-8]!
 8015eb0:	f7ff fd89 	bl	80159c6 <__lo0bits>
 8015eb4:	9900      	ldr	r1, [sp, #0]
 8015eb6:	b1f0      	cbz	r0, 8015ef6 <__d2b+0x72>
 8015eb8:	9a01      	ldr	r2, [sp, #4]
 8015eba:	f1c0 0320 	rsb	r3, r0, #32
 8015ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8015ec2:	430b      	orrs	r3, r1
 8015ec4:	40c2      	lsrs	r2, r0
 8015ec6:	617b      	str	r3, [r7, #20]
 8015ec8:	9201      	str	r2, [sp, #4]
 8015eca:	9b01      	ldr	r3, [sp, #4]
 8015ecc:	61bb      	str	r3, [r7, #24]
 8015ece:	2b00      	cmp	r3, #0
 8015ed0:	bf14      	ite	ne
 8015ed2:	2102      	movne	r1, #2
 8015ed4:	2101      	moveq	r1, #1
 8015ed6:	6139      	str	r1, [r7, #16]
 8015ed8:	b1c4      	cbz	r4, 8015f0c <__d2b+0x88>
 8015eda:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8015ede:	4404      	add	r4, r0
 8015ee0:	6034      	str	r4, [r6, #0]
 8015ee2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8015ee6:	6028      	str	r0, [r5, #0]
 8015ee8:	4638      	mov	r0, r7
 8015eea:	b003      	add	sp, #12
 8015eec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015ef0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8015ef4:	e7d5      	b.n	8015ea2 <__d2b+0x1e>
 8015ef6:	6179      	str	r1, [r7, #20]
 8015ef8:	e7e7      	b.n	8015eca <__d2b+0x46>
 8015efa:	a801      	add	r0, sp, #4
 8015efc:	f7ff fd63 	bl	80159c6 <__lo0bits>
 8015f00:	9b01      	ldr	r3, [sp, #4]
 8015f02:	617b      	str	r3, [r7, #20]
 8015f04:	2101      	movs	r1, #1
 8015f06:	6139      	str	r1, [r7, #16]
 8015f08:	3020      	adds	r0, #32
 8015f0a:	e7e5      	b.n	8015ed8 <__d2b+0x54>
 8015f0c:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8015f10:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8015f14:	6030      	str	r0, [r6, #0]
 8015f16:	6918      	ldr	r0, [r3, #16]
 8015f18:	f7ff fd36 	bl	8015988 <__hi0bits>
 8015f1c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8015f20:	e7e1      	b.n	8015ee6 <__d2b+0x62>

08015f22 <__ratio>:
 8015f22:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015f26:	4688      	mov	r8, r1
 8015f28:	4669      	mov	r1, sp
 8015f2a:	4681      	mov	r9, r0
 8015f2c:	f7ff ff5c 	bl	8015de8 <__b2d>
 8015f30:	a901      	add	r1, sp, #4
 8015f32:	4640      	mov	r0, r8
 8015f34:	ec57 6b10 	vmov	r6, r7, d0
 8015f38:	f7ff ff56 	bl	8015de8 <__b2d>
 8015f3c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8015f40:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8015f44:	eba3 0c02 	sub.w	ip, r3, r2
 8015f48:	e9dd 3200 	ldrd	r3, r2, [sp]
 8015f4c:	1a9b      	subs	r3, r3, r2
 8015f4e:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8015f52:	ec5b ab10 	vmov	sl, fp, d0
 8015f56:	2b00      	cmp	r3, #0
 8015f58:	bfce      	itee	gt
 8015f5a:	463a      	movgt	r2, r7
 8015f5c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8015f60:	465a      	movle	r2, fp
 8015f62:	4659      	mov	r1, fp
 8015f64:	463d      	mov	r5, r7
 8015f66:	bfd4      	ite	le
 8015f68:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8015f6c:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8015f70:	4630      	mov	r0, r6
 8015f72:	ee10 2a10 	vmov	r2, s0
 8015f76:	460b      	mov	r3, r1
 8015f78:	4629      	mov	r1, r5
 8015f7a:	f7ea fc77 	bl	800086c <__aeabi_ddiv>
 8015f7e:	ec41 0b10 	vmov	d0, r0, r1
 8015f82:	b003      	add	sp, #12
 8015f84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08015f88 <__copybits>:
 8015f88:	3901      	subs	r1, #1
 8015f8a:	b510      	push	{r4, lr}
 8015f8c:	1149      	asrs	r1, r1, #5
 8015f8e:	6914      	ldr	r4, [r2, #16]
 8015f90:	3101      	adds	r1, #1
 8015f92:	f102 0314 	add.w	r3, r2, #20
 8015f96:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8015f9a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8015f9e:	42a3      	cmp	r3, r4
 8015fa0:	4602      	mov	r2, r0
 8015fa2:	d303      	bcc.n	8015fac <__copybits+0x24>
 8015fa4:	2300      	movs	r3, #0
 8015fa6:	428a      	cmp	r2, r1
 8015fa8:	d305      	bcc.n	8015fb6 <__copybits+0x2e>
 8015faa:	bd10      	pop	{r4, pc}
 8015fac:	f853 2b04 	ldr.w	r2, [r3], #4
 8015fb0:	f840 2b04 	str.w	r2, [r0], #4
 8015fb4:	e7f3      	b.n	8015f9e <__copybits+0x16>
 8015fb6:	f842 3b04 	str.w	r3, [r2], #4
 8015fba:	e7f4      	b.n	8015fa6 <__copybits+0x1e>

08015fbc <__any_on>:
 8015fbc:	f100 0214 	add.w	r2, r0, #20
 8015fc0:	6900      	ldr	r0, [r0, #16]
 8015fc2:	114b      	asrs	r3, r1, #5
 8015fc4:	4298      	cmp	r0, r3
 8015fc6:	b510      	push	{r4, lr}
 8015fc8:	db11      	blt.n	8015fee <__any_on+0x32>
 8015fca:	dd0a      	ble.n	8015fe2 <__any_on+0x26>
 8015fcc:	f011 011f 	ands.w	r1, r1, #31
 8015fd0:	d007      	beq.n	8015fe2 <__any_on+0x26>
 8015fd2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8015fd6:	fa24 f001 	lsr.w	r0, r4, r1
 8015fda:	fa00 f101 	lsl.w	r1, r0, r1
 8015fde:	428c      	cmp	r4, r1
 8015fe0:	d10b      	bne.n	8015ffa <__any_on+0x3e>
 8015fe2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8015fe6:	4293      	cmp	r3, r2
 8015fe8:	d803      	bhi.n	8015ff2 <__any_on+0x36>
 8015fea:	2000      	movs	r0, #0
 8015fec:	bd10      	pop	{r4, pc}
 8015fee:	4603      	mov	r3, r0
 8015ff0:	e7f7      	b.n	8015fe2 <__any_on+0x26>
 8015ff2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8015ff6:	2900      	cmp	r1, #0
 8015ff8:	d0f5      	beq.n	8015fe6 <__any_on+0x2a>
 8015ffa:	2001      	movs	r0, #1
 8015ffc:	e7f6      	b.n	8015fec <__any_on+0x30>

08015ffe <_calloc_r>:
 8015ffe:	b538      	push	{r3, r4, r5, lr}
 8016000:	fb02 f401 	mul.w	r4, r2, r1
 8016004:	4621      	mov	r1, r4
 8016006:	f7fc fc6d 	bl	80128e4 <_malloc_r>
 801600a:	4605      	mov	r5, r0
 801600c:	b118      	cbz	r0, 8016016 <_calloc_r+0x18>
 801600e:	4622      	mov	r2, r4
 8016010:	2100      	movs	r1, #0
 8016012:	f7fc fc11 	bl	8012838 <memset>
 8016016:	4628      	mov	r0, r5
 8016018:	bd38      	pop	{r3, r4, r5, pc}

0801601a <__ssputs_r>:
 801601a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801601e:	688e      	ldr	r6, [r1, #8]
 8016020:	429e      	cmp	r6, r3
 8016022:	4682      	mov	sl, r0
 8016024:	460c      	mov	r4, r1
 8016026:	4690      	mov	r8, r2
 8016028:	4699      	mov	r9, r3
 801602a:	d837      	bhi.n	801609c <__ssputs_r+0x82>
 801602c:	898a      	ldrh	r2, [r1, #12]
 801602e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8016032:	d031      	beq.n	8016098 <__ssputs_r+0x7e>
 8016034:	6825      	ldr	r5, [r4, #0]
 8016036:	6909      	ldr	r1, [r1, #16]
 8016038:	1a6f      	subs	r7, r5, r1
 801603a:	6965      	ldr	r5, [r4, #20]
 801603c:	2302      	movs	r3, #2
 801603e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8016042:	fb95 f5f3 	sdiv	r5, r5, r3
 8016046:	f109 0301 	add.w	r3, r9, #1
 801604a:	443b      	add	r3, r7
 801604c:	429d      	cmp	r5, r3
 801604e:	bf38      	it	cc
 8016050:	461d      	movcc	r5, r3
 8016052:	0553      	lsls	r3, r2, #21
 8016054:	d530      	bpl.n	80160b8 <__ssputs_r+0x9e>
 8016056:	4629      	mov	r1, r5
 8016058:	f7fc fc44 	bl	80128e4 <_malloc_r>
 801605c:	4606      	mov	r6, r0
 801605e:	b950      	cbnz	r0, 8016076 <__ssputs_r+0x5c>
 8016060:	230c      	movs	r3, #12
 8016062:	f8ca 3000 	str.w	r3, [sl]
 8016066:	89a3      	ldrh	r3, [r4, #12]
 8016068:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801606c:	81a3      	strh	r3, [r4, #12]
 801606e:	f04f 30ff 	mov.w	r0, #4294967295
 8016072:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016076:	463a      	mov	r2, r7
 8016078:	6921      	ldr	r1, [r4, #16]
 801607a:	f7fc fbb9 	bl	80127f0 <memcpy>
 801607e:	89a3      	ldrh	r3, [r4, #12]
 8016080:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8016084:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016088:	81a3      	strh	r3, [r4, #12]
 801608a:	6126      	str	r6, [r4, #16]
 801608c:	6165      	str	r5, [r4, #20]
 801608e:	443e      	add	r6, r7
 8016090:	1bed      	subs	r5, r5, r7
 8016092:	6026      	str	r6, [r4, #0]
 8016094:	60a5      	str	r5, [r4, #8]
 8016096:	464e      	mov	r6, r9
 8016098:	454e      	cmp	r6, r9
 801609a:	d900      	bls.n	801609e <__ssputs_r+0x84>
 801609c:	464e      	mov	r6, r9
 801609e:	4632      	mov	r2, r6
 80160a0:	4641      	mov	r1, r8
 80160a2:	6820      	ldr	r0, [r4, #0]
 80160a4:	f7fc fbaf 	bl	8012806 <memmove>
 80160a8:	68a3      	ldr	r3, [r4, #8]
 80160aa:	1b9b      	subs	r3, r3, r6
 80160ac:	60a3      	str	r3, [r4, #8]
 80160ae:	6823      	ldr	r3, [r4, #0]
 80160b0:	441e      	add	r6, r3
 80160b2:	6026      	str	r6, [r4, #0]
 80160b4:	2000      	movs	r0, #0
 80160b6:	e7dc      	b.n	8016072 <__ssputs_r+0x58>
 80160b8:	462a      	mov	r2, r5
 80160ba:	f000 fd1a 	bl	8016af2 <_realloc_r>
 80160be:	4606      	mov	r6, r0
 80160c0:	2800      	cmp	r0, #0
 80160c2:	d1e2      	bne.n	801608a <__ssputs_r+0x70>
 80160c4:	6921      	ldr	r1, [r4, #16]
 80160c6:	4650      	mov	r0, sl
 80160c8:	f7fc fbbe 	bl	8012848 <_free_r>
 80160cc:	e7c8      	b.n	8016060 <__ssputs_r+0x46>
	...

080160d0 <_svfiprintf_r>:
 80160d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80160d4:	461d      	mov	r5, r3
 80160d6:	898b      	ldrh	r3, [r1, #12]
 80160d8:	061f      	lsls	r7, r3, #24
 80160da:	b09d      	sub	sp, #116	; 0x74
 80160dc:	4680      	mov	r8, r0
 80160de:	460c      	mov	r4, r1
 80160e0:	4616      	mov	r6, r2
 80160e2:	d50f      	bpl.n	8016104 <_svfiprintf_r+0x34>
 80160e4:	690b      	ldr	r3, [r1, #16]
 80160e6:	b96b      	cbnz	r3, 8016104 <_svfiprintf_r+0x34>
 80160e8:	2140      	movs	r1, #64	; 0x40
 80160ea:	f7fc fbfb 	bl	80128e4 <_malloc_r>
 80160ee:	6020      	str	r0, [r4, #0]
 80160f0:	6120      	str	r0, [r4, #16]
 80160f2:	b928      	cbnz	r0, 8016100 <_svfiprintf_r+0x30>
 80160f4:	230c      	movs	r3, #12
 80160f6:	f8c8 3000 	str.w	r3, [r8]
 80160fa:	f04f 30ff 	mov.w	r0, #4294967295
 80160fe:	e0c8      	b.n	8016292 <_svfiprintf_r+0x1c2>
 8016100:	2340      	movs	r3, #64	; 0x40
 8016102:	6163      	str	r3, [r4, #20]
 8016104:	2300      	movs	r3, #0
 8016106:	9309      	str	r3, [sp, #36]	; 0x24
 8016108:	2320      	movs	r3, #32
 801610a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801610e:	2330      	movs	r3, #48	; 0x30
 8016110:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8016114:	9503      	str	r5, [sp, #12]
 8016116:	f04f 0b01 	mov.w	fp, #1
 801611a:	4637      	mov	r7, r6
 801611c:	463d      	mov	r5, r7
 801611e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8016122:	b10b      	cbz	r3, 8016128 <_svfiprintf_r+0x58>
 8016124:	2b25      	cmp	r3, #37	; 0x25
 8016126:	d13e      	bne.n	80161a6 <_svfiprintf_r+0xd6>
 8016128:	ebb7 0a06 	subs.w	sl, r7, r6
 801612c:	d00b      	beq.n	8016146 <_svfiprintf_r+0x76>
 801612e:	4653      	mov	r3, sl
 8016130:	4632      	mov	r2, r6
 8016132:	4621      	mov	r1, r4
 8016134:	4640      	mov	r0, r8
 8016136:	f7ff ff70 	bl	801601a <__ssputs_r>
 801613a:	3001      	adds	r0, #1
 801613c:	f000 80a4 	beq.w	8016288 <_svfiprintf_r+0x1b8>
 8016140:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016142:	4453      	add	r3, sl
 8016144:	9309      	str	r3, [sp, #36]	; 0x24
 8016146:	783b      	ldrb	r3, [r7, #0]
 8016148:	2b00      	cmp	r3, #0
 801614a:	f000 809d 	beq.w	8016288 <_svfiprintf_r+0x1b8>
 801614e:	2300      	movs	r3, #0
 8016150:	f04f 32ff 	mov.w	r2, #4294967295
 8016154:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016158:	9304      	str	r3, [sp, #16]
 801615a:	9307      	str	r3, [sp, #28]
 801615c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8016160:	931a      	str	r3, [sp, #104]	; 0x68
 8016162:	462f      	mov	r7, r5
 8016164:	2205      	movs	r2, #5
 8016166:	f817 1b01 	ldrb.w	r1, [r7], #1
 801616a:	4850      	ldr	r0, [pc, #320]	; (80162ac <_svfiprintf_r+0x1dc>)
 801616c:	f7ea f848 	bl	8000200 <memchr>
 8016170:	9b04      	ldr	r3, [sp, #16]
 8016172:	b9d0      	cbnz	r0, 80161aa <_svfiprintf_r+0xda>
 8016174:	06d9      	lsls	r1, r3, #27
 8016176:	bf44      	itt	mi
 8016178:	2220      	movmi	r2, #32
 801617a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801617e:	071a      	lsls	r2, r3, #28
 8016180:	bf44      	itt	mi
 8016182:	222b      	movmi	r2, #43	; 0x2b
 8016184:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8016188:	782a      	ldrb	r2, [r5, #0]
 801618a:	2a2a      	cmp	r2, #42	; 0x2a
 801618c:	d015      	beq.n	80161ba <_svfiprintf_r+0xea>
 801618e:	9a07      	ldr	r2, [sp, #28]
 8016190:	462f      	mov	r7, r5
 8016192:	2000      	movs	r0, #0
 8016194:	250a      	movs	r5, #10
 8016196:	4639      	mov	r1, r7
 8016198:	f811 3b01 	ldrb.w	r3, [r1], #1
 801619c:	3b30      	subs	r3, #48	; 0x30
 801619e:	2b09      	cmp	r3, #9
 80161a0:	d94d      	bls.n	801623e <_svfiprintf_r+0x16e>
 80161a2:	b1b8      	cbz	r0, 80161d4 <_svfiprintf_r+0x104>
 80161a4:	e00f      	b.n	80161c6 <_svfiprintf_r+0xf6>
 80161a6:	462f      	mov	r7, r5
 80161a8:	e7b8      	b.n	801611c <_svfiprintf_r+0x4c>
 80161aa:	4a40      	ldr	r2, [pc, #256]	; (80162ac <_svfiprintf_r+0x1dc>)
 80161ac:	1a80      	subs	r0, r0, r2
 80161ae:	fa0b f000 	lsl.w	r0, fp, r0
 80161b2:	4318      	orrs	r0, r3
 80161b4:	9004      	str	r0, [sp, #16]
 80161b6:	463d      	mov	r5, r7
 80161b8:	e7d3      	b.n	8016162 <_svfiprintf_r+0x92>
 80161ba:	9a03      	ldr	r2, [sp, #12]
 80161bc:	1d11      	adds	r1, r2, #4
 80161be:	6812      	ldr	r2, [r2, #0]
 80161c0:	9103      	str	r1, [sp, #12]
 80161c2:	2a00      	cmp	r2, #0
 80161c4:	db01      	blt.n	80161ca <_svfiprintf_r+0xfa>
 80161c6:	9207      	str	r2, [sp, #28]
 80161c8:	e004      	b.n	80161d4 <_svfiprintf_r+0x104>
 80161ca:	4252      	negs	r2, r2
 80161cc:	f043 0302 	orr.w	r3, r3, #2
 80161d0:	9207      	str	r2, [sp, #28]
 80161d2:	9304      	str	r3, [sp, #16]
 80161d4:	783b      	ldrb	r3, [r7, #0]
 80161d6:	2b2e      	cmp	r3, #46	; 0x2e
 80161d8:	d10c      	bne.n	80161f4 <_svfiprintf_r+0x124>
 80161da:	787b      	ldrb	r3, [r7, #1]
 80161dc:	2b2a      	cmp	r3, #42	; 0x2a
 80161de:	d133      	bne.n	8016248 <_svfiprintf_r+0x178>
 80161e0:	9b03      	ldr	r3, [sp, #12]
 80161e2:	1d1a      	adds	r2, r3, #4
 80161e4:	681b      	ldr	r3, [r3, #0]
 80161e6:	9203      	str	r2, [sp, #12]
 80161e8:	2b00      	cmp	r3, #0
 80161ea:	bfb8      	it	lt
 80161ec:	f04f 33ff 	movlt.w	r3, #4294967295
 80161f0:	3702      	adds	r7, #2
 80161f2:	9305      	str	r3, [sp, #20]
 80161f4:	4d2e      	ldr	r5, [pc, #184]	; (80162b0 <_svfiprintf_r+0x1e0>)
 80161f6:	7839      	ldrb	r1, [r7, #0]
 80161f8:	2203      	movs	r2, #3
 80161fa:	4628      	mov	r0, r5
 80161fc:	f7ea f800 	bl	8000200 <memchr>
 8016200:	b138      	cbz	r0, 8016212 <_svfiprintf_r+0x142>
 8016202:	2340      	movs	r3, #64	; 0x40
 8016204:	1b40      	subs	r0, r0, r5
 8016206:	fa03 f000 	lsl.w	r0, r3, r0
 801620a:	9b04      	ldr	r3, [sp, #16]
 801620c:	4303      	orrs	r3, r0
 801620e:	3701      	adds	r7, #1
 8016210:	9304      	str	r3, [sp, #16]
 8016212:	7839      	ldrb	r1, [r7, #0]
 8016214:	4827      	ldr	r0, [pc, #156]	; (80162b4 <_svfiprintf_r+0x1e4>)
 8016216:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801621a:	2206      	movs	r2, #6
 801621c:	1c7e      	adds	r6, r7, #1
 801621e:	f7e9 ffef 	bl	8000200 <memchr>
 8016222:	2800      	cmp	r0, #0
 8016224:	d038      	beq.n	8016298 <_svfiprintf_r+0x1c8>
 8016226:	4b24      	ldr	r3, [pc, #144]	; (80162b8 <_svfiprintf_r+0x1e8>)
 8016228:	bb13      	cbnz	r3, 8016270 <_svfiprintf_r+0x1a0>
 801622a:	9b03      	ldr	r3, [sp, #12]
 801622c:	3307      	adds	r3, #7
 801622e:	f023 0307 	bic.w	r3, r3, #7
 8016232:	3308      	adds	r3, #8
 8016234:	9303      	str	r3, [sp, #12]
 8016236:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016238:	444b      	add	r3, r9
 801623a:	9309      	str	r3, [sp, #36]	; 0x24
 801623c:	e76d      	b.n	801611a <_svfiprintf_r+0x4a>
 801623e:	fb05 3202 	mla	r2, r5, r2, r3
 8016242:	2001      	movs	r0, #1
 8016244:	460f      	mov	r7, r1
 8016246:	e7a6      	b.n	8016196 <_svfiprintf_r+0xc6>
 8016248:	2300      	movs	r3, #0
 801624a:	3701      	adds	r7, #1
 801624c:	9305      	str	r3, [sp, #20]
 801624e:	4619      	mov	r1, r3
 8016250:	250a      	movs	r5, #10
 8016252:	4638      	mov	r0, r7
 8016254:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016258:	3a30      	subs	r2, #48	; 0x30
 801625a:	2a09      	cmp	r2, #9
 801625c:	d903      	bls.n	8016266 <_svfiprintf_r+0x196>
 801625e:	2b00      	cmp	r3, #0
 8016260:	d0c8      	beq.n	80161f4 <_svfiprintf_r+0x124>
 8016262:	9105      	str	r1, [sp, #20]
 8016264:	e7c6      	b.n	80161f4 <_svfiprintf_r+0x124>
 8016266:	fb05 2101 	mla	r1, r5, r1, r2
 801626a:	2301      	movs	r3, #1
 801626c:	4607      	mov	r7, r0
 801626e:	e7f0      	b.n	8016252 <_svfiprintf_r+0x182>
 8016270:	ab03      	add	r3, sp, #12
 8016272:	9300      	str	r3, [sp, #0]
 8016274:	4622      	mov	r2, r4
 8016276:	4b11      	ldr	r3, [pc, #68]	; (80162bc <_svfiprintf_r+0x1ec>)
 8016278:	a904      	add	r1, sp, #16
 801627a:	4640      	mov	r0, r8
 801627c:	f7fc fc20 	bl	8012ac0 <_printf_float>
 8016280:	f1b0 3fff 	cmp.w	r0, #4294967295
 8016284:	4681      	mov	r9, r0
 8016286:	d1d6      	bne.n	8016236 <_svfiprintf_r+0x166>
 8016288:	89a3      	ldrh	r3, [r4, #12]
 801628a:	065b      	lsls	r3, r3, #25
 801628c:	f53f af35 	bmi.w	80160fa <_svfiprintf_r+0x2a>
 8016290:	9809      	ldr	r0, [sp, #36]	; 0x24
 8016292:	b01d      	add	sp, #116	; 0x74
 8016294:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016298:	ab03      	add	r3, sp, #12
 801629a:	9300      	str	r3, [sp, #0]
 801629c:	4622      	mov	r2, r4
 801629e:	4b07      	ldr	r3, [pc, #28]	; (80162bc <_svfiprintf_r+0x1ec>)
 80162a0:	a904      	add	r1, sp, #16
 80162a2:	4640      	mov	r0, r8
 80162a4:	f7fc fec2 	bl	801302c <_printf_i>
 80162a8:	e7ea      	b.n	8016280 <_svfiprintf_r+0x1b0>
 80162aa:	bf00      	nop
 80162ac:	08018b44 	.word	0x08018b44
 80162b0:	08018b4a 	.word	0x08018b4a
 80162b4:	08018b4e 	.word	0x08018b4e
 80162b8:	08012ac1 	.word	0x08012ac1
 80162bc:	0801601b 	.word	0x0801601b

080162c0 <_sungetc_r>:
 80162c0:	b538      	push	{r3, r4, r5, lr}
 80162c2:	1c4b      	adds	r3, r1, #1
 80162c4:	4614      	mov	r4, r2
 80162c6:	d103      	bne.n	80162d0 <_sungetc_r+0x10>
 80162c8:	f04f 35ff 	mov.w	r5, #4294967295
 80162cc:	4628      	mov	r0, r5
 80162ce:	bd38      	pop	{r3, r4, r5, pc}
 80162d0:	8993      	ldrh	r3, [r2, #12]
 80162d2:	f023 0320 	bic.w	r3, r3, #32
 80162d6:	8193      	strh	r3, [r2, #12]
 80162d8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80162da:	6852      	ldr	r2, [r2, #4]
 80162dc:	b2cd      	uxtb	r5, r1
 80162de:	b18b      	cbz	r3, 8016304 <_sungetc_r+0x44>
 80162e0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80162e2:	4293      	cmp	r3, r2
 80162e4:	dd08      	ble.n	80162f8 <_sungetc_r+0x38>
 80162e6:	6823      	ldr	r3, [r4, #0]
 80162e8:	1e5a      	subs	r2, r3, #1
 80162ea:	6022      	str	r2, [r4, #0]
 80162ec:	f803 5c01 	strb.w	r5, [r3, #-1]
 80162f0:	6863      	ldr	r3, [r4, #4]
 80162f2:	3301      	adds	r3, #1
 80162f4:	6063      	str	r3, [r4, #4]
 80162f6:	e7e9      	b.n	80162cc <_sungetc_r+0xc>
 80162f8:	4621      	mov	r1, r4
 80162fa:	f000 fbb3 	bl	8016a64 <__submore>
 80162fe:	2800      	cmp	r0, #0
 8016300:	d0f1      	beq.n	80162e6 <_sungetc_r+0x26>
 8016302:	e7e1      	b.n	80162c8 <_sungetc_r+0x8>
 8016304:	6921      	ldr	r1, [r4, #16]
 8016306:	6823      	ldr	r3, [r4, #0]
 8016308:	b151      	cbz	r1, 8016320 <_sungetc_r+0x60>
 801630a:	4299      	cmp	r1, r3
 801630c:	d208      	bcs.n	8016320 <_sungetc_r+0x60>
 801630e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8016312:	42a9      	cmp	r1, r5
 8016314:	d104      	bne.n	8016320 <_sungetc_r+0x60>
 8016316:	3b01      	subs	r3, #1
 8016318:	3201      	adds	r2, #1
 801631a:	6023      	str	r3, [r4, #0]
 801631c:	6062      	str	r2, [r4, #4]
 801631e:	e7d5      	b.n	80162cc <_sungetc_r+0xc>
 8016320:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8016324:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016328:	6363      	str	r3, [r4, #52]	; 0x34
 801632a:	2303      	movs	r3, #3
 801632c:	63a3      	str	r3, [r4, #56]	; 0x38
 801632e:	4623      	mov	r3, r4
 8016330:	f803 5f46 	strb.w	r5, [r3, #70]!
 8016334:	6023      	str	r3, [r4, #0]
 8016336:	2301      	movs	r3, #1
 8016338:	e7dc      	b.n	80162f4 <_sungetc_r+0x34>

0801633a <__ssrefill_r>:
 801633a:	b510      	push	{r4, lr}
 801633c:	460c      	mov	r4, r1
 801633e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8016340:	b169      	cbz	r1, 801635e <__ssrefill_r+0x24>
 8016342:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016346:	4299      	cmp	r1, r3
 8016348:	d001      	beq.n	801634e <__ssrefill_r+0x14>
 801634a:	f7fc fa7d 	bl	8012848 <_free_r>
 801634e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8016350:	6063      	str	r3, [r4, #4]
 8016352:	2000      	movs	r0, #0
 8016354:	6360      	str	r0, [r4, #52]	; 0x34
 8016356:	b113      	cbz	r3, 801635e <__ssrefill_r+0x24>
 8016358:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 801635a:	6023      	str	r3, [r4, #0]
 801635c:	bd10      	pop	{r4, pc}
 801635e:	6923      	ldr	r3, [r4, #16]
 8016360:	6023      	str	r3, [r4, #0]
 8016362:	2300      	movs	r3, #0
 8016364:	6063      	str	r3, [r4, #4]
 8016366:	89a3      	ldrh	r3, [r4, #12]
 8016368:	f043 0320 	orr.w	r3, r3, #32
 801636c:	81a3      	strh	r3, [r4, #12]
 801636e:	f04f 30ff 	mov.w	r0, #4294967295
 8016372:	e7f3      	b.n	801635c <__ssrefill_r+0x22>

08016374 <__ssvfiscanf_r>:
 8016374:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016378:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 801637c:	460c      	mov	r4, r1
 801637e:	2100      	movs	r1, #0
 8016380:	9144      	str	r1, [sp, #272]	; 0x110
 8016382:	9145      	str	r1, [sp, #276]	; 0x114
 8016384:	499f      	ldr	r1, [pc, #636]	; (8016604 <__ssvfiscanf_r+0x290>)
 8016386:	91a0      	str	r1, [sp, #640]	; 0x280
 8016388:	f10d 0804 	add.w	r8, sp, #4
 801638c:	499e      	ldr	r1, [pc, #632]	; (8016608 <__ssvfiscanf_r+0x294>)
 801638e:	f8df 927c 	ldr.w	r9, [pc, #636]	; 801660c <__ssvfiscanf_r+0x298>
 8016392:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8016396:	4606      	mov	r6, r0
 8016398:	4692      	mov	sl, r2
 801639a:	91a1      	str	r1, [sp, #644]	; 0x284
 801639c:	9300      	str	r3, [sp, #0]
 801639e:	270a      	movs	r7, #10
 80163a0:	f89a 3000 	ldrb.w	r3, [sl]
 80163a4:	2b00      	cmp	r3, #0
 80163a6:	f000 812a 	beq.w	80165fe <__ssvfiscanf_r+0x28a>
 80163aa:	4655      	mov	r5, sl
 80163ac:	f7ff f9f6 	bl	801579c <__locale_ctype_ptr>
 80163b0:	f815 bb01 	ldrb.w	fp, [r5], #1
 80163b4:	4458      	add	r0, fp
 80163b6:	7843      	ldrb	r3, [r0, #1]
 80163b8:	f013 0308 	ands.w	r3, r3, #8
 80163bc:	d01c      	beq.n	80163f8 <__ssvfiscanf_r+0x84>
 80163be:	6863      	ldr	r3, [r4, #4]
 80163c0:	2b00      	cmp	r3, #0
 80163c2:	dd12      	ble.n	80163ea <__ssvfiscanf_r+0x76>
 80163c4:	f7ff f9ea 	bl	801579c <__locale_ctype_ptr>
 80163c8:	6823      	ldr	r3, [r4, #0]
 80163ca:	781a      	ldrb	r2, [r3, #0]
 80163cc:	4410      	add	r0, r2
 80163ce:	7842      	ldrb	r2, [r0, #1]
 80163d0:	0712      	lsls	r2, r2, #28
 80163d2:	d401      	bmi.n	80163d8 <__ssvfiscanf_r+0x64>
 80163d4:	46aa      	mov	sl, r5
 80163d6:	e7e3      	b.n	80163a0 <__ssvfiscanf_r+0x2c>
 80163d8:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80163da:	3201      	adds	r2, #1
 80163dc:	9245      	str	r2, [sp, #276]	; 0x114
 80163de:	6862      	ldr	r2, [r4, #4]
 80163e0:	3301      	adds	r3, #1
 80163e2:	3a01      	subs	r2, #1
 80163e4:	6062      	str	r2, [r4, #4]
 80163e6:	6023      	str	r3, [r4, #0]
 80163e8:	e7e9      	b.n	80163be <__ssvfiscanf_r+0x4a>
 80163ea:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80163ec:	4621      	mov	r1, r4
 80163ee:	4630      	mov	r0, r6
 80163f0:	4798      	blx	r3
 80163f2:	2800      	cmp	r0, #0
 80163f4:	d0e6      	beq.n	80163c4 <__ssvfiscanf_r+0x50>
 80163f6:	e7ed      	b.n	80163d4 <__ssvfiscanf_r+0x60>
 80163f8:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 80163fc:	f040 8082 	bne.w	8016504 <__ssvfiscanf_r+0x190>
 8016400:	9343      	str	r3, [sp, #268]	; 0x10c
 8016402:	9341      	str	r3, [sp, #260]	; 0x104
 8016404:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8016408:	2b2a      	cmp	r3, #42	; 0x2a
 801640a:	d103      	bne.n	8016414 <__ssvfiscanf_r+0xa0>
 801640c:	2310      	movs	r3, #16
 801640e:	9341      	str	r3, [sp, #260]	; 0x104
 8016410:	f10a 0502 	add.w	r5, sl, #2
 8016414:	46aa      	mov	sl, r5
 8016416:	f815 1b01 	ldrb.w	r1, [r5], #1
 801641a:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 801641e:	2a09      	cmp	r2, #9
 8016420:	d922      	bls.n	8016468 <__ssvfiscanf_r+0xf4>
 8016422:	2203      	movs	r2, #3
 8016424:	4879      	ldr	r0, [pc, #484]	; (801660c <__ssvfiscanf_r+0x298>)
 8016426:	f7e9 feeb 	bl	8000200 <memchr>
 801642a:	b138      	cbz	r0, 801643c <__ssvfiscanf_r+0xc8>
 801642c:	eba0 0309 	sub.w	r3, r0, r9
 8016430:	2001      	movs	r0, #1
 8016432:	4098      	lsls	r0, r3
 8016434:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8016436:	4318      	orrs	r0, r3
 8016438:	9041      	str	r0, [sp, #260]	; 0x104
 801643a:	46aa      	mov	sl, r5
 801643c:	f89a 3000 	ldrb.w	r3, [sl]
 8016440:	2b67      	cmp	r3, #103	; 0x67
 8016442:	f10a 0501 	add.w	r5, sl, #1
 8016446:	d82b      	bhi.n	80164a0 <__ssvfiscanf_r+0x12c>
 8016448:	2b65      	cmp	r3, #101	; 0x65
 801644a:	f080 809f 	bcs.w	801658c <__ssvfiscanf_r+0x218>
 801644e:	2b47      	cmp	r3, #71	; 0x47
 8016450:	d810      	bhi.n	8016474 <__ssvfiscanf_r+0x100>
 8016452:	2b45      	cmp	r3, #69	; 0x45
 8016454:	f080 809a 	bcs.w	801658c <__ssvfiscanf_r+0x218>
 8016458:	2b00      	cmp	r3, #0
 801645a:	d06c      	beq.n	8016536 <__ssvfiscanf_r+0x1c2>
 801645c:	2b25      	cmp	r3, #37	; 0x25
 801645e:	d051      	beq.n	8016504 <__ssvfiscanf_r+0x190>
 8016460:	2303      	movs	r3, #3
 8016462:	9347      	str	r3, [sp, #284]	; 0x11c
 8016464:	9742      	str	r7, [sp, #264]	; 0x108
 8016466:	e027      	b.n	80164b8 <__ssvfiscanf_r+0x144>
 8016468:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 801646a:	fb07 1303 	mla	r3, r7, r3, r1
 801646e:	3b30      	subs	r3, #48	; 0x30
 8016470:	9343      	str	r3, [sp, #268]	; 0x10c
 8016472:	e7cf      	b.n	8016414 <__ssvfiscanf_r+0xa0>
 8016474:	2b5b      	cmp	r3, #91	; 0x5b
 8016476:	d06a      	beq.n	801654e <__ssvfiscanf_r+0x1da>
 8016478:	d80c      	bhi.n	8016494 <__ssvfiscanf_r+0x120>
 801647a:	2b58      	cmp	r3, #88	; 0x58
 801647c:	d1f0      	bne.n	8016460 <__ssvfiscanf_r+0xec>
 801647e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8016480:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8016484:	9241      	str	r2, [sp, #260]	; 0x104
 8016486:	2210      	movs	r2, #16
 8016488:	9242      	str	r2, [sp, #264]	; 0x108
 801648a:	2b6e      	cmp	r3, #110	; 0x6e
 801648c:	bf8c      	ite	hi
 801648e:	2304      	movhi	r3, #4
 8016490:	2303      	movls	r3, #3
 8016492:	e010      	b.n	80164b6 <__ssvfiscanf_r+0x142>
 8016494:	2b63      	cmp	r3, #99	; 0x63
 8016496:	d065      	beq.n	8016564 <__ssvfiscanf_r+0x1f0>
 8016498:	2b64      	cmp	r3, #100	; 0x64
 801649a:	d1e1      	bne.n	8016460 <__ssvfiscanf_r+0xec>
 801649c:	9742      	str	r7, [sp, #264]	; 0x108
 801649e:	e7f4      	b.n	801648a <__ssvfiscanf_r+0x116>
 80164a0:	2b70      	cmp	r3, #112	; 0x70
 80164a2:	d04b      	beq.n	801653c <__ssvfiscanf_r+0x1c8>
 80164a4:	d826      	bhi.n	80164f4 <__ssvfiscanf_r+0x180>
 80164a6:	2b6e      	cmp	r3, #110	; 0x6e
 80164a8:	d062      	beq.n	8016570 <__ssvfiscanf_r+0x1fc>
 80164aa:	d84c      	bhi.n	8016546 <__ssvfiscanf_r+0x1d2>
 80164ac:	2b69      	cmp	r3, #105	; 0x69
 80164ae:	d1d7      	bne.n	8016460 <__ssvfiscanf_r+0xec>
 80164b0:	2300      	movs	r3, #0
 80164b2:	9342      	str	r3, [sp, #264]	; 0x108
 80164b4:	2303      	movs	r3, #3
 80164b6:	9347      	str	r3, [sp, #284]	; 0x11c
 80164b8:	6863      	ldr	r3, [r4, #4]
 80164ba:	2b00      	cmp	r3, #0
 80164bc:	dd68      	ble.n	8016590 <__ssvfiscanf_r+0x21c>
 80164be:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80164c0:	0659      	lsls	r1, r3, #25
 80164c2:	d407      	bmi.n	80164d4 <__ssvfiscanf_r+0x160>
 80164c4:	f7ff f96a 	bl	801579c <__locale_ctype_ptr>
 80164c8:	6823      	ldr	r3, [r4, #0]
 80164ca:	781a      	ldrb	r2, [r3, #0]
 80164cc:	4410      	add	r0, r2
 80164ce:	7842      	ldrb	r2, [r0, #1]
 80164d0:	0712      	lsls	r2, r2, #28
 80164d2:	d464      	bmi.n	801659e <__ssvfiscanf_r+0x22a>
 80164d4:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 80164d6:	2b02      	cmp	r3, #2
 80164d8:	dc73      	bgt.n	80165c2 <__ssvfiscanf_r+0x24e>
 80164da:	466b      	mov	r3, sp
 80164dc:	4622      	mov	r2, r4
 80164de:	a941      	add	r1, sp, #260	; 0x104
 80164e0:	4630      	mov	r0, r6
 80164e2:	f000 f897 	bl	8016614 <_scanf_chars>
 80164e6:	2801      	cmp	r0, #1
 80164e8:	f000 8089 	beq.w	80165fe <__ssvfiscanf_r+0x28a>
 80164ec:	2802      	cmp	r0, #2
 80164ee:	f47f af71 	bne.w	80163d4 <__ssvfiscanf_r+0x60>
 80164f2:	e01d      	b.n	8016530 <__ssvfiscanf_r+0x1bc>
 80164f4:	2b75      	cmp	r3, #117	; 0x75
 80164f6:	d0d1      	beq.n	801649c <__ssvfiscanf_r+0x128>
 80164f8:	2b78      	cmp	r3, #120	; 0x78
 80164fa:	d0c0      	beq.n	801647e <__ssvfiscanf_r+0x10a>
 80164fc:	2b73      	cmp	r3, #115	; 0x73
 80164fe:	d1af      	bne.n	8016460 <__ssvfiscanf_r+0xec>
 8016500:	2302      	movs	r3, #2
 8016502:	e7d8      	b.n	80164b6 <__ssvfiscanf_r+0x142>
 8016504:	6863      	ldr	r3, [r4, #4]
 8016506:	2b00      	cmp	r3, #0
 8016508:	dd0c      	ble.n	8016524 <__ssvfiscanf_r+0x1b0>
 801650a:	6823      	ldr	r3, [r4, #0]
 801650c:	781a      	ldrb	r2, [r3, #0]
 801650e:	455a      	cmp	r2, fp
 8016510:	d175      	bne.n	80165fe <__ssvfiscanf_r+0x28a>
 8016512:	3301      	adds	r3, #1
 8016514:	6862      	ldr	r2, [r4, #4]
 8016516:	6023      	str	r3, [r4, #0]
 8016518:	9b45      	ldr	r3, [sp, #276]	; 0x114
 801651a:	3a01      	subs	r2, #1
 801651c:	3301      	adds	r3, #1
 801651e:	6062      	str	r2, [r4, #4]
 8016520:	9345      	str	r3, [sp, #276]	; 0x114
 8016522:	e757      	b.n	80163d4 <__ssvfiscanf_r+0x60>
 8016524:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8016526:	4621      	mov	r1, r4
 8016528:	4630      	mov	r0, r6
 801652a:	4798      	blx	r3
 801652c:	2800      	cmp	r0, #0
 801652e:	d0ec      	beq.n	801650a <__ssvfiscanf_r+0x196>
 8016530:	9844      	ldr	r0, [sp, #272]	; 0x110
 8016532:	2800      	cmp	r0, #0
 8016534:	d159      	bne.n	80165ea <__ssvfiscanf_r+0x276>
 8016536:	f04f 30ff 	mov.w	r0, #4294967295
 801653a:	e05c      	b.n	80165f6 <__ssvfiscanf_r+0x282>
 801653c:	9a41      	ldr	r2, [sp, #260]	; 0x104
 801653e:	f042 0220 	orr.w	r2, r2, #32
 8016542:	9241      	str	r2, [sp, #260]	; 0x104
 8016544:	e79b      	b.n	801647e <__ssvfiscanf_r+0x10a>
 8016546:	2308      	movs	r3, #8
 8016548:	9342      	str	r3, [sp, #264]	; 0x108
 801654a:	2304      	movs	r3, #4
 801654c:	e7b3      	b.n	80164b6 <__ssvfiscanf_r+0x142>
 801654e:	4629      	mov	r1, r5
 8016550:	4640      	mov	r0, r8
 8016552:	f000 f9b7 	bl	80168c4 <__sccl>
 8016556:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8016558:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801655c:	9341      	str	r3, [sp, #260]	; 0x104
 801655e:	4605      	mov	r5, r0
 8016560:	2301      	movs	r3, #1
 8016562:	e7a8      	b.n	80164b6 <__ssvfiscanf_r+0x142>
 8016564:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8016566:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801656a:	9341      	str	r3, [sp, #260]	; 0x104
 801656c:	2300      	movs	r3, #0
 801656e:	e7a2      	b.n	80164b6 <__ssvfiscanf_r+0x142>
 8016570:	9841      	ldr	r0, [sp, #260]	; 0x104
 8016572:	06c3      	lsls	r3, r0, #27
 8016574:	f53f af2e 	bmi.w	80163d4 <__ssvfiscanf_r+0x60>
 8016578:	9b00      	ldr	r3, [sp, #0]
 801657a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801657c:	1d19      	adds	r1, r3, #4
 801657e:	9100      	str	r1, [sp, #0]
 8016580:	681b      	ldr	r3, [r3, #0]
 8016582:	07c0      	lsls	r0, r0, #31
 8016584:	bf4c      	ite	mi
 8016586:	801a      	strhmi	r2, [r3, #0]
 8016588:	601a      	strpl	r2, [r3, #0]
 801658a:	e723      	b.n	80163d4 <__ssvfiscanf_r+0x60>
 801658c:	2305      	movs	r3, #5
 801658e:	e792      	b.n	80164b6 <__ssvfiscanf_r+0x142>
 8016590:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8016592:	4621      	mov	r1, r4
 8016594:	4630      	mov	r0, r6
 8016596:	4798      	blx	r3
 8016598:	2800      	cmp	r0, #0
 801659a:	d090      	beq.n	80164be <__ssvfiscanf_r+0x14a>
 801659c:	e7c8      	b.n	8016530 <__ssvfiscanf_r+0x1bc>
 801659e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80165a0:	3201      	adds	r2, #1
 80165a2:	9245      	str	r2, [sp, #276]	; 0x114
 80165a4:	6862      	ldr	r2, [r4, #4]
 80165a6:	3a01      	subs	r2, #1
 80165a8:	2a00      	cmp	r2, #0
 80165aa:	6062      	str	r2, [r4, #4]
 80165ac:	dd02      	ble.n	80165b4 <__ssvfiscanf_r+0x240>
 80165ae:	3301      	adds	r3, #1
 80165b0:	6023      	str	r3, [r4, #0]
 80165b2:	e787      	b.n	80164c4 <__ssvfiscanf_r+0x150>
 80165b4:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80165b6:	4621      	mov	r1, r4
 80165b8:	4630      	mov	r0, r6
 80165ba:	4798      	blx	r3
 80165bc:	2800      	cmp	r0, #0
 80165be:	d081      	beq.n	80164c4 <__ssvfiscanf_r+0x150>
 80165c0:	e7b6      	b.n	8016530 <__ssvfiscanf_r+0x1bc>
 80165c2:	2b04      	cmp	r3, #4
 80165c4:	dc06      	bgt.n	80165d4 <__ssvfiscanf_r+0x260>
 80165c6:	466b      	mov	r3, sp
 80165c8:	4622      	mov	r2, r4
 80165ca:	a941      	add	r1, sp, #260	; 0x104
 80165cc:	4630      	mov	r0, r6
 80165ce:	f000 f885 	bl	80166dc <_scanf_i>
 80165d2:	e788      	b.n	80164e6 <__ssvfiscanf_r+0x172>
 80165d4:	4b0e      	ldr	r3, [pc, #56]	; (8016610 <__ssvfiscanf_r+0x29c>)
 80165d6:	2b00      	cmp	r3, #0
 80165d8:	f43f aefc 	beq.w	80163d4 <__ssvfiscanf_r+0x60>
 80165dc:	466b      	mov	r3, sp
 80165de:	4622      	mov	r2, r4
 80165e0:	a941      	add	r1, sp, #260	; 0x104
 80165e2:	4630      	mov	r0, r6
 80165e4:	f7fc fe34 	bl	8013250 <_scanf_float>
 80165e8:	e77d      	b.n	80164e6 <__ssvfiscanf_r+0x172>
 80165ea:	89a3      	ldrh	r3, [r4, #12]
 80165ec:	f013 0f40 	tst.w	r3, #64	; 0x40
 80165f0:	bf18      	it	ne
 80165f2:	f04f 30ff 	movne.w	r0, #4294967295
 80165f6:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 80165fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80165fe:	9844      	ldr	r0, [sp, #272]	; 0x110
 8016600:	e7f9      	b.n	80165f6 <__ssvfiscanf_r+0x282>
 8016602:	bf00      	nop
 8016604:	080162c1 	.word	0x080162c1
 8016608:	0801633b 	.word	0x0801633b
 801660c:	08018b4a 	.word	0x08018b4a
 8016610:	08013251 	.word	0x08013251

08016614 <_scanf_chars>:
 8016614:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016618:	4615      	mov	r5, r2
 801661a:	688a      	ldr	r2, [r1, #8]
 801661c:	4680      	mov	r8, r0
 801661e:	460c      	mov	r4, r1
 8016620:	b932      	cbnz	r2, 8016630 <_scanf_chars+0x1c>
 8016622:	698a      	ldr	r2, [r1, #24]
 8016624:	2a00      	cmp	r2, #0
 8016626:	bf14      	ite	ne
 8016628:	f04f 32ff 	movne.w	r2, #4294967295
 801662c:	2201      	moveq	r2, #1
 801662e:	608a      	str	r2, [r1, #8]
 8016630:	6822      	ldr	r2, [r4, #0]
 8016632:	06d1      	lsls	r1, r2, #27
 8016634:	bf5f      	itttt	pl
 8016636:	681a      	ldrpl	r2, [r3, #0]
 8016638:	1d11      	addpl	r1, r2, #4
 801663a:	6019      	strpl	r1, [r3, #0]
 801663c:	6817      	ldrpl	r7, [r2, #0]
 801663e:	2600      	movs	r6, #0
 8016640:	69a3      	ldr	r3, [r4, #24]
 8016642:	b1db      	cbz	r3, 801667c <_scanf_chars+0x68>
 8016644:	2b01      	cmp	r3, #1
 8016646:	d107      	bne.n	8016658 <_scanf_chars+0x44>
 8016648:	682b      	ldr	r3, [r5, #0]
 801664a:	6962      	ldr	r2, [r4, #20]
 801664c:	781b      	ldrb	r3, [r3, #0]
 801664e:	5cd3      	ldrb	r3, [r2, r3]
 8016650:	b9a3      	cbnz	r3, 801667c <_scanf_chars+0x68>
 8016652:	2e00      	cmp	r6, #0
 8016654:	d132      	bne.n	80166bc <_scanf_chars+0xa8>
 8016656:	e006      	b.n	8016666 <_scanf_chars+0x52>
 8016658:	2b02      	cmp	r3, #2
 801665a:	d007      	beq.n	801666c <_scanf_chars+0x58>
 801665c:	2e00      	cmp	r6, #0
 801665e:	d12d      	bne.n	80166bc <_scanf_chars+0xa8>
 8016660:	69a3      	ldr	r3, [r4, #24]
 8016662:	2b01      	cmp	r3, #1
 8016664:	d12a      	bne.n	80166bc <_scanf_chars+0xa8>
 8016666:	2001      	movs	r0, #1
 8016668:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801666c:	f7ff f896 	bl	801579c <__locale_ctype_ptr>
 8016670:	682b      	ldr	r3, [r5, #0]
 8016672:	781b      	ldrb	r3, [r3, #0]
 8016674:	4418      	add	r0, r3
 8016676:	7843      	ldrb	r3, [r0, #1]
 8016678:	071b      	lsls	r3, r3, #28
 801667a:	d4ef      	bmi.n	801665c <_scanf_chars+0x48>
 801667c:	6823      	ldr	r3, [r4, #0]
 801667e:	06da      	lsls	r2, r3, #27
 8016680:	bf5e      	ittt	pl
 8016682:	682b      	ldrpl	r3, [r5, #0]
 8016684:	781b      	ldrbpl	r3, [r3, #0]
 8016686:	703b      	strbpl	r3, [r7, #0]
 8016688:	682a      	ldr	r2, [r5, #0]
 801668a:	686b      	ldr	r3, [r5, #4]
 801668c:	f102 0201 	add.w	r2, r2, #1
 8016690:	602a      	str	r2, [r5, #0]
 8016692:	68a2      	ldr	r2, [r4, #8]
 8016694:	f103 33ff 	add.w	r3, r3, #4294967295
 8016698:	f102 32ff 	add.w	r2, r2, #4294967295
 801669c:	606b      	str	r3, [r5, #4]
 801669e:	f106 0601 	add.w	r6, r6, #1
 80166a2:	bf58      	it	pl
 80166a4:	3701      	addpl	r7, #1
 80166a6:	60a2      	str	r2, [r4, #8]
 80166a8:	b142      	cbz	r2, 80166bc <_scanf_chars+0xa8>
 80166aa:	2b00      	cmp	r3, #0
 80166ac:	dcc8      	bgt.n	8016640 <_scanf_chars+0x2c>
 80166ae:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80166b2:	4629      	mov	r1, r5
 80166b4:	4640      	mov	r0, r8
 80166b6:	4798      	blx	r3
 80166b8:	2800      	cmp	r0, #0
 80166ba:	d0c1      	beq.n	8016640 <_scanf_chars+0x2c>
 80166bc:	6823      	ldr	r3, [r4, #0]
 80166be:	f013 0310 	ands.w	r3, r3, #16
 80166c2:	d105      	bne.n	80166d0 <_scanf_chars+0xbc>
 80166c4:	68e2      	ldr	r2, [r4, #12]
 80166c6:	3201      	adds	r2, #1
 80166c8:	60e2      	str	r2, [r4, #12]
 80166ca:	69a2      	ldr	r2, [r4, #24]
 80166cc:	b102      	cbz	r2, 80166d0 <_scanf_chars+0xbc>
 80166ce:	703b      	strb	r3, [r7, #0]
 80166d0:	6923      	ldr	r3, [r4, #16]
 80166d2:	441e      	add	r6, r3
 80166d4:	6126      	str	r6, [r4, #16]
 80166d6:	2000      	movs	r0, #0
 80166d8:	e7c6      	b.n	8016668 <_scanf_chars+0x54>
	...

080166dc <_scanf_i>:
 80166dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80166e0:	469a      	mov	sl, r3
 80166e2:	4b74      	ldr	r3, [pc, #464]	; (80168b4 <_scanf_i+0x1d8>)
 80166e4:	460c      	mov	r4, r1
 80166e6:	4683      	mov	fp, r0
 80166e8:	4616      	mov	r6, r2
 80166ea:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80166ee:	b087      	sub	sp, #28
 80166f0:	ab03      	add	r3, sp, #12
 80166f2:	68a7      	ldr	r7, [r4, #8]
 80166f4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80166f8:	4b6f      	ldr	r3, [pc, #444]	; (80168b8 <_scanf_i+0x1dc>)
 80166fa:	69a1      	ldr	r1, [r4, #24]
 80166fc:	4a6f      	ldr	r2, [pc, #444]	; (80168bc <_scanf_i+0x1e0>)
 80166fe:	2903      	cmp	r1, #3
 8016700:	bf08      	it	eq
 8016702:	461a      	moveq	r2, r3
 8016704:	1e7b      	subs	r3, r7, #1
 8016706:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 801670a:	bf84      	itt	hi
 801670c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8016710:	60a3      	strhi	r3, [r4, #8]
 8016712:	6823      	ldr	r3, [r4, #0]
 8016714:	9200      	str	r2, [sp, #0]
 8016716:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 801671a:	bf88      	it	hi
 801671c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8016720:	f104 091c 	add.w	r9, r4, #28
 8016724:	6023      	str	r3, [r4, #0]
 8016726:	bf8c      	ite	hi
 8016728:	197f      	addhi	r7, r7, r5
 801672a:	2700      	movls	r7, #0
 801672c:	464b      	mov	r3, r9
 801672e:	f04f 0800 	mov.w	r8, #0
 8016732:	9301      	str	r3, [sp, #4]
 8016734:	6831      	ldr	r1, [r6, #0]
 8016736:	ab03      	add	r3, sp, #12
 8016738:	2202      	movs	r2, #2
 801673a:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 801673e:	7809      	ldrb	r1, [r1, #0]
 8016740:	f7e9 fd5e 	bl	8000200 <memchr>
 8016744:	9b01      	ldr	r3, [sp, #4]
 8016746:	b330      	cbz	r0, 8016796 <_scanf_i+0xba>
 8016748:	f1b8 0f01 	cmp.w	r8, #1
 801674c:	d15a      	bne.n	8016804 <_scanf_i+0x128>
 801674e:	6862      	ldr	r2, [r4, #4]
 8016750:	b92a      	cbnz	r2, 801675e <_scanf_i+0x82>
 8016752:	6822      	ldr	r2, [r4, #0]
 8016754:	2108      	movs	r1, #8
 8016756:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801675a:	6061      	str	r1, [r4, #4]
 801675c:	6022      	str	r2, [r4, #0]
 801675e:	6822      	ldr	r2, [r4, #0]
 8016760:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8016764:	6022      	str	r2, [r4, #0]
 8016766:	68a2      	ldr	r2, [r4, #8]
 8016768:	1e51      	subs	r1, r2, #1
 801676a:	60a1      	str	r1, [r4, #8]
 801676c:	b19a      	cbz	r2, 8016796 <_scanf_i+0xba>
 801676e:	6832      	ldr	r2, [r6, #0]
 8016770:	1c51      	adds	r1, r2, #1
 8016772:	6031      	str	r1, [r6, #0]
 8016774:	7812      	ldrb	r2, [r2, #0]
 8016776:	701a      	strb	r2, [r3, #0]
 8016778:	1c5d      	adds	r5, r3, #1
 801677a:	6873      	ldr	r3, [r6, #4]
 801677c:	3b01      	subs	r3, #1
 801677e:	2b00      	cmp	r3, #0
 8016780:	6073      	str	r3, [r6, #4]
 8016782:	dc07      	bgt.n	8016794 <_scanf_i+0xb8>
 8016784:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8016788:	4631      	mov	r1, r6
 801678a:	4658      	mov	r0, fp
 801678c:	4798      	blx	r3
 801678e:	2800      	cmp	r0, #0
 8016790:	f040 8086 	bne.w	80168a0 <_scanf_i+0x1c4>
 8016794:	462b      	mov	r3, r5
 8016796:	f108 0801 	add.w	r8, r8, #1
 801679a:	f1b8 0f03 	cmp.w	r8, #3
 801679e:	d1c8      	bne.n	8016732 <_scanf_i+0x56>
 80167a0:	6862      	ldr	r2, [r4, #4]
 80167a2:	b90a      	cbnz	r2, 80167a8 <_scanf_i+0xcc>
 80167a4:	220a      	movs	r2, #10
 80167a6:	6062      	str	r2, [r4, #4]
 80167a8:	6862      	ldr	r2, [r4, #4]
 80167aa:	4945      	ldr	r1, [pc, #276]	; (80168c0 <_scanf_i+0x1e4>)
 80167ac:	6960      	ldr	r0, [r4, #20]
 80167ae:	9301      	str	r3, [sp, #4]
 80167b0:	1a89      	subs	r1, r1, r2
 80167b2:	f000 f887 	bl	80168c4 <__sccl>
 80167b6:	9b01      	ldr	r3, [sp, #4]
 80167b8:	f04f 0800 	mov.w	r8, #0
 80167bc:	461d      	mov	r5, r3
 80167be:	68a3      	ldr	r3, [r4, #8]
 80167c0:	6822      	ldr	r2, [r4, #0]
 80167c2:	2b00      	cmp	r3, #0
 80167c4:	d03a      	beq.n	801683c <_scanf_i+0x160>
 80167c6:	6831      	ldr	r1, [r6, #0]
 80167c8:	6960      	ldr	r0, [r4, #20]
 80167ca:	f891 c000 	ldrb.w	ip, [r1]
 80167ce:	f810 000c 	ldrb.w	r0, [r0, ip]
 80167d2:	2800      	cmp	r0, #0
 80167d4:	d032      	beq.n	801683c <_scanf_i+0x160>
 80167d6:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 80167da:	d121      	bne.n	8016820 <_scanf_i+0x144>
 80167dc:	0510      	lsls	r0, r2, #20
 80167de:	d51f      	bpl.n	8016820 <_scanf_i+0x144>
 80167e0:	f108 0801 	add.w	r8, r8, #1
 80167e4:	b117      	cbz	r7, 80167ec <_scanf_i+0x110>
 80167e6:	3301      	adds	r3, #1
 80167e8:	3f01      	subs	r7, #1
 80167ea:	60a3      	str	r3, [r4, #8]
 80167ec:	6873      	ldr	r3, [r6, #4]
 80167ee:	3b01      	subs	r3, #1
 80167f0:	2b00      	cmp	r3, #0
 80167f2:	6073      	str	r3, [r6, #4]
 80167f4:	dd1b      	ble.n	801682e <_scanf_i+0x152>
 80167f6:	6833      	ldr	r3, [r6, #0]
 80167f8:	3301      	adds	r3, #1
 80167fa:	6033      	str	r3, [r6, #0]
 80167fc:	68a3      	ldr	r3, [r4, #8]
 80167fe:	3b01      	subs	r3, #1
 8016800:	60a3      	str	r3, [r4, #8]
 8016802:	e7dc      	b.n	80167be <_scanf_i+0xe2>
 8016804:	f1b8 0f02 	cmp.w	r8, #2
 8016808:	d1ad      	bne.n	8016766 <_scanf_i+0x8a>
 801680a:	6822      	ldr	r2, [r4, #0]
 801680c:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8016810:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8016814:	d1bf      	bne.n	8016796 <_scanf_i+0xba>
 8016816:	2110      	movs	r1, #16
 8016818:	6061      	str	r1, [r4, #4]
 801681a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 801681e:	e7a1      	b.n	8016764 <_scanf_i+0x88>
 8016820:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8016824:	6022      	str	r2, [r4, #0]
 8016826:	780b      	ldrb	r3, [r1, #0]
 8016828:	702b      	strb	r3, [r5, #0]
 801682a:	3501      	adds	r5, #1
 801682c:	e7de      	b.n	80167ec <_scanf_i+0x110>
 801682e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8016832:	4631      	mov	r1, r6
 8016834:	4658      	mov	r0, fp
 8016836:	4798      	blx	r3
 8016838:	2800      	cmp	r0, #0
 801683a:	d0df      	beq.n	80167fc <_scanf_i+0x120>
 801683c:	6823      	ldr	r3, [r4, #0]
 801683e:	05d9      	lsls	r1, r3, #23
 8016840:	d50c      	bpl.n	801685c <_scanf_i+0x180>
 8016842:	454d      	cmp	r5, r9
 8016844:	d908      	bls.n	8016858 <_scanf_i+0x17c>
 8016846:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801684a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801684e:	4632      	mov	r2, r6
 8016850:	4658      	mov	r0, fp
 8016852:	4798      	blx	r3
 8016854:	1e6f      	subs	r7, r5, #1
 8016856:	463d      	mov	r5, r7
 8016858:	454d      	cmp	r5, r9
 801685a:	d029      	beq.n	80168b0 <_scanf_i+0x1d4>
 801685c:	6822      	ldr	r2, [r4, #0]
 801685e:	f012 0210 	ands.w	r2, r2, #16
 8016862:	d113      	bne.n	801688c <_scanf_i+0x1b0>
 8016864:	702a      	strb	r2, [r5, #0]
 8016866:	6863      	ldr	r3, [r4, #4]
 8016868:	9e00      	ldr	r6, [sp, #0]
 801686a:	4649      	mov	r1, r9
 801686c:	4658      	mov	r0, fp
 801686e:	47b0      	blx	r6
 8016870:	f8da 3000 	ldr.w	r3, [sl]
 8016874:	6821      	ldr	r1, [r4, #0]
 8016876:	1d1a      	adds	r2, r3, #4
 8016878:	f8ca 2000 	str.w	r2, [sl]
 801687c:	f011 0f20 	tst.w	r1, #32
 8016880:	681b      	ldr	r3, [r3, #0]
 8016882:	d010      	beq.n	80168a6 <_scanf_i+0x1ca>
 8016884:	6018      	str	r0, [r3, #0]
 8016886:	68e3      	ldr	r3, [r4, #12]
 8016888:	3301      	adds	r3, #1
 801688a:	60e3      	str	r3, [r4, #12]
 801688c:	eba5 0509 	sub.w	r5, r5, r9
 8016890:	44a8      	add	r8, r5
 8016892:	6925      	ldr	r5, [r4, #16]
 8016894:	4445      	add	r5, r8
 8016896:	6125      	str	r5, [r4, #16]
 8016898:	2000      	movs	r0, #0
 801689a:	b007      	add	sp, #28
 801689c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80168a0:	f04f 0800 	mov.w	r8, #0
 80168a4:	e7ca      	b.n	801683c <_scanf_i+0x160>
 80168a6:	07ca      	lsls	r2, r1, #31
 80168a8:	bf4c      	ite	mi
 80168aa:	8018      	strhmi	r0, [r3, #0]
 80168ac:	6018      	strpl	r0, [r3, #0]
 80168ae:	e7ea      	b.n	8016886 <_scanf_i+0x1aa>
 80168b0:	2001      	movs	r0, #1
 80168b2:	e7f2      	b.n	801689a <_scanf_i+0x1be>
 80168b4:	0801897c 	.word	0x0801897c
 80168b8:	08014499 	.word	0x08014499
 80168bc:	08016a41 	.word	0x08016a41
 80168c0:	08018b65 	.word	0x08018b65

080168c4 <__sccl>:
 80168c4:	b570      	push	{r4, r5, r6, lr}
 80168c6:	780b      	ldrb	r3, [r1, #0]
 80168c8:	2b5e      	cmp	r3, #94	; 0x5e
 80168ca:	bf13      	iteet	ne
 80168cc:	1c4a      	addne	r2, r1, #1
 80168ce:	1c8a      	addeq	r2, r1, #2
 80168d0:	784b      	ldrbeq	r3, [r1, #1]
 80168d2:	2100      	movne	r1, #0
 80168d4:	bf08      	it	eq
 80168d6:	2101      	moveq	r1, #1
 80168d8:	1e44      	subs	r4, r0, #1
 80168da:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 80168de:	f804 1f01 	strb.w	r1, [r4, #1]!
 80168e2:	42ac      	cmp	r4, r5
 80168e4:	d1fb      	bne.n	80168de <__sccl+0x1a>
 80168e6:	b913      	cbnz	r3, 80168ee <__sccl+0x2a>
 80168e8:	3a01      	subs	r2, #1
 80168ea:	4610      	mov	r0, r2
 80168ec:	bd70      	pop	{r4, r5, r6, pc}
 80168ee:	f081 0401 	eor.w	r4, r1, #1
 80168f2:	54c4      	strb	r4, [r0, r3]
 80168f4:	1c51      	adds	r1, r2, #1
 80168f6:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 80168fa:	2d2d      	cmp	r5, #45	; 0x2d
 80168fc:	f101 36ff 	add.w	r6, r1, #4294967295
 8016900:	460a      	mov	r2, r1
 8016902:	d006      	beq.n	8016912 <__sccl+0x4e>
 8016904:	2d5d      	cmp	r5, #93	; 0x5d
 8016906:	d0f0      	beq.n	80168ea <__sccl+0x26>
 8016908:	b90d      	cbnz	r5, 801690e <__sccl+0x4a>
 801690a:	4632      	mov	r2, r6
 801690c:	e7ed      	b.n	80168ea <__sccl+0x26>
 801690e:	462b      	mov	r3, r5
 8016910:	e7ef      	b.n	80168f2 <__sccl+0x2e>
 8016912:	780e      	ldrb	r6, [r1, #0]
 8016914:	2e5d      	cmp	r6, #93	; 0x5d
 8016916:	d0fa      	beq.n	801690e <__sccl+0x4a>
 8016918:	42b3      	cmp	r3, r6
 801691a:	dcf8      	bgt.n	801690e <__sccl+0x4a>
 801691c:	3301      	adds	r3, #1
 801691e:	429e      	cmp	r6, r3
 8016920:	54c4      	strb	r4, [r0, r3]
 8016922:	dcfb      	bgt.n	801691c <__sccl+0x58>
 8016924:	3102      	adds	r1, #2
 8016926:	e7e6      	b.n	80168f6 <__sccl+0x32>

08016928 <strncmp>:
 8016928:	b510      	push	{r4, lr}
 801692a:	b16a      	cbz	r2, 8016948 <strncmp+0x20>
 801692c:	3901      	subs	r1, #1
 801692e:	1884      	adds	r4, r0, r2
 8016930:	f810 3b01 	ldrb.w	r3, [r0], #1
 8016934:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8016938:	4293      	cmp	r3, r2
 801693a:	d103      	bne.n	8016944 <strncmp+0x1c>
 801693c:	42a0      	cmp	r0, r4
 801693e:	d001      	beq.n	8016944 <strncmp+0x1c>
 8016940:	2b00      	cmp	r3, #0
 8016942:	d1f5      	bne.n	8016930 <strncmp+0x8>
 8016944:	1a98      	subs	r0, r3, r2
 8016946:	bd10      	pop	{r4, pc}
 8016948:	4610      	mov	r0, r2
 801694a:	e7fc      	b.n	8016946 <strncmp+0x1e>

0801694c <_strtoul_l.isra.0>:
 801694c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016950:	4680      	mov	r8, r0
 8016952:	4689      	mov	r9, r1
 8016954:	4692      	mov	sl, r2
 8016956:	461e      	mov	r6, r3
 8016958:	460f      	mov	r7, r1
 801695a:	463d      	mov	r5, r7
 801695c:	9808      	ldr	r0, [sp, #32]
 801695e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016962:	f7fe ff17 	bl	8015794 <__locale_ctype_ptr_l>
 8016966:	4420      	add	r0, r4
 8016968:	7843      	ldrb	r3, [r0, #1]
 801696a:	f013 0308 	ands.w	r3, r3, #8
 801696e:	d130      	bne.n	80169d2 <_strtoul_l.isra.0+0x86>
 8016970:	2c2d      	cmp	r4, #45	; 0x2d
 8016972:	d130      	bne.n	80169d6 <_strtoul_l.isra.0+0x8a>
 8016974:	787c      	ldrb	r4, [r7, #1]
 8016976:	1cbd      	adds	r5, r7, #2
 8016978:	2101      	movs	r1, #1
 801697a:	2e00      	cmp	r6, #0
 801697c:	d05c      	beq.n	8016a38 <_strtoul_l.isra.0+0xec>
 801697e:	2e10      	cmp	r6, #16
 8016980:	d109      	bne.n	8016996 <_strtoul_l.isra.0+0x4a>
 8016982:	2c30      	cmp	r4, #48	; 0x30
 8016984:	d107      	bne.n	8016996 <_strtoul_l.isra.0+0x4a>
 8016986:	782b      	ldrb	r3, [r5, #0]
 8016988:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801698c:	2b58      	cmp	r3, #88	; 0x58
 801698e:	d14e      	bne.n	8016a2e <_strtoul_l.isra.0+0xe2>
 8016990:	786c      	ldrb	r4, [r5, #1]
 8016992:	2610      	movs	r6, #16
 8016994:	3502      	adds	r5, #2
 8016996:	f04f 32ff 	mov.w	r2, #4294967295
 801699a:	2300      	movs	r3, #0
 801699c:	fbb2 f2f6 	udiv	r2, r2, r6
 80169a0:	fb06 fc02 	mul.w	ip, r6, r2
 80169a4:	ea6f 0c0c 	mvn.w	ip, ip
 80169a8:	4618      	mov	r0, r3
 80169aa:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80169ae:	2f09      	cmp	r7, #9
 80169b0:	d817      	bhi.n	80169e2 <_strtoul_l.isra.0+0x96>
 80169b2:	463c      	mov	r4, r7
 80169b4:	42a6      	cmp	r6, r4
 80169b6:	dd23      	ble.n	8016a00 <_strtoul_l.isra.0+0xb4>
 80169b8:	2b00      	cmp	r3, #0
 80169ba:	db1e      	blt.n	80169fa <_strtoul_l.isra.0+0xae>
 80169bc:	4282      	cmp	r2, r0
 80169be:	d31c      	bcc.n	80169fa <_strtoul_l.isra.0+0xae>
 80169c0:	d101      	bne.n	80169c6 <_strtoul_l.isra.0+0x7a>
 80169c2:	45a4      	cmp	ip, r4
 80169c4:	db19      	blt.n	80169fa <_strtoul_l.isra.0+0xae>
 80169c6:	fb00 4006 	mla	r0, r0, r6, r4
 80169ca:	2301      	movs	r3, #1
 80169cc:	f815 4b01 	ldrb.w	r4, [r5], #1
 80169d0:	e7eb      	b.n	80169aa <_strtoul_l.isra.0+0x5e>
 80169d2:	462f      	mov	r7, r5
 80169d4:	e7c1      	b.n	801695a <_strtoul_l.isra.0+0xe>
 80169d6:	2c2b      	cmp	r4, #43	; 0x2b
 80169d8:	bf04      	itt	eq
 80169da:	1cbd      	addeq	r5, r7, #2
 80169dc:	787c      	ldrbeq	r4, [r7, #1]
 80169de:	4619      	mov	r1, r3
 80169e0:	e7cb      	b.n	801697a <_strtoul_l.isra.0+0x2e>
 80169e2:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 80169e6:	2f19      	cmp	r7, #25
 80169e8:	d801      	bhi.n	80169ee <_strtoul_l.isra.0+0xa2>
 80169ea:	3c37      	subs	r4, #55	; 0x37
 80169ec:	e7e2      	b.n	80169b4 <_strtoul_l.isra.0+0x68>
 80169ee:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 80169f2:	2f19      	cmp	r7, #25
 80169f4:	d804      	bhi.n	8016a00 <_strtoul_l.isra.0+0xb4>
 80169f6:	3c57      	subs	r4, #87	; 0x57
 80169f8:	e7dc      	b.n	80169b4 <_strtoul_l.isra.0+0x68>
 80169fa:	f04f 33ff 	mov.w	r3, #4294967295
 80169fe:	e7e5      	b.n	80169cc <_strtoul_l.isra.0+0x80>
 8016a00:	2b00      	cmp	r3, #0
 8016a02:	da09      	bge.n	8016a18 <_strtoul_l.isra.0+0xcc>
 8016a04:	2322      	movs	r3, #34	; 0x22
 8016a06:	f8c8 3000 	str.w	r3, [r8]
 8016a0a:	f04f 30ff 	mov.w	r0, #4294967295
 8016a0e:	f1ba 0f00 	cmp.w	sl, #0
 8016a12:	d107      	bne.n	8016a24 <_strtoul_l.isra.0+0xd8>
 8016a14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016a18:	b101      	cbz	r1, 8016a1c <_strtoul_l.isra.0+0xd0>
 8016a1a:	4240      	negs	r0, r0
 8016a1c:	f1ba 0f00 	cmp.w	sl, #0
 8016a20:	d0f8      	beq.n	8016a14 <_strtoul_l.isra.0+0xc8>
 8016a22:	b10b      	cbz	r3, 8016a28 <_strtoul_l.isra.0+0xdc>
 8016a24:	f105 39ff 	add.w	r9, r5, #4294967295
 8016a28:	f8ca 9000 	str.w	r9, [sl]
 8016a2c:	e7f2      	b.n	8016a14 <_strtoul_l.isra.0+0xc8>
 8016a2e:	2430      	movs	r4, #48	; 0x30
 8016a30:	2e00      	cmp	r6, #0
 8016a32:	d1b0      	bne.n	8016996 <_strtoul_l.isra.0+0x4a>
 8016a34:	2608      	movs	r6, #8
 8016a36:	e7ae      	b.n	8016996 <_strtoul_l.isra.0+0x4a>
 8016a38:	2c30      	cmp	r4, #48	; 0x30
 8016a3a:	d0a4      	beq.n	8016986 <_strtoul_l.isra.0+0x3a>
 8016a3c:	260a      	movs	r6, #10
 8016a3e:	e7aa      	b.n	8016996 <_strtoul_l.isra.0+0x4a>

08016a40 <_strtoul_r>:
 8016a40:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8016a42:	4c06      	ldr	r4, [pc, #24]	; (8016a5c <_strtoul_r+0x1c>)
 8016a44:	4d06      	ldr	r5, [pc, #24]	; (8016a60 <_strtoul_r+0x20>)
 8016a46:	6824      	ldr	r4, [r4, #0]
 8016a48:	6a24      	ldr	r4, [r4, #32]
 8016a4a:	2c00      	cmp	r4, #0
 8016a4c:	bf08      	it	eq
 8016a4e:	462c      	moveq	r4, r5
 8016a50:	9400      	str	r4, [sp, #0]
 8016a52:	f7ff ff7b 	bl	801694c <_strtoul_l.isra.0>
 8016a56:	b003      	add	sp, #12
 8016a58:	bd30      	pop	{r4, r5, pc}
 8016a5a:	bf00      	nop
 8016a5c:	20000e34 	.word	0x20000e34
 8016a60:	20000e98 	.word	0x20000e98

08016a64 <__submore>:
 8016a64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016a68:	460c      	mov	r4, r1
 8016a6a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8016a6c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016a70:	4299      	cmp	r1, r3
 8016a72:	d11d      	bne.n	8016ab0 <__submore+0x4c>
 8016a74:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8016a78:	f7fb ff34 	bl	80128e4 <_malloc_r>
 8016a7c:	b918      	cbnz	r0, 8016a86 <__submore+0x22>
 8016a7e:	f04f 30ff 	mov.w	r0, #4294967295
 8016a82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016a86:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8016a8a:	63a3      	str	r3, [r4, #56]	; 0x38
 8016a8c:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8016a90:	6360      	str	r0, [r4, #52]	; 0x34
 8016a92:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8016a96:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8016a9a:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8016a9e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8016aa2:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8016aa6:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8016aaa:	6020      	str	r0, [r4, #0]
 8016aac:	2000      	movs	r0, #0
 8016aae:	e7e8      	b.n	8016a82 <__submore+0x1e>
 8016ab0:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8016ab2:	0077      	lsls	r7, r6, #1
 8016ab4:	463a      	mov	r2, r7
 8016ab6:	f000 f81c 	bl	8016af2 <_realloc_r>
 8016aba:	4605      	mov	r5, r0
 8016abc:	2800      	cmp	r0, #0
 8016abe:	d0de      	beq.n	8016a7e <__submore+0x1a>
 8016ac0:	eb00 0806 	add.w	r8, r0, r6
 8016ac4:	4601      	mov	r1, r0
 8016ac6:	4632      	mov	r2, r6
 8016ac8:	4640      	mov	r0, r8
 8016aca:	f7fb fe91 	bl	80127f0 <memcpy>
 8016ace:	f8c4 8000 	str.w	r8, [r4]
 8016ad2:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8016ad6:	e7e9      	b.n	8016aac <__submore+0x48>

08016ad8 <__ascii_wctomb>:
 8016ad8:	b149      	cbz	r1, 8016aee <__ascii_wctomb+0x16>
 8016ada:	2aff      	cmp	r2, #255	; 0xff
 8016adc:	bf85      	ittet	hi
 8016ade:	238a      	movhi	r3, #138	; 0x8a
 8016ae0:	6003      	strhi	r3, [r0, #0]
 8016ae2:	700a      	strbls	r2, [r1, #0]
 8016ae4:	f04f 30ff 	movhi.w	r0, #4294967295
 8016ae8:	bf98      	it	ls
 8016aea:	2001      	movls	r0, #1
 8016aec:	4770      	bx	lr
 8016aee:	4608      	mov	r0, r1
 8016af0:	4770      	bx	lr

08016af2 <_realloc_r>:
 8016af2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016af4:	4607      	mov	r7, r0
 8016af6:	4614      	mov	r4, r2
 8016af8:	460e      	mov	r6, r1
 8016afa:	b921      	cbnz	r1, 8016b06 <_realloc_r+0x14>
 8016afc:	4611      	mov	r1, r2
 8016afe:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8016b02:	f7fb beef 	b.w	80128e4 <_malloc_r>
 8016b06:	b922      	cbnz	r2, 8016b12 <_realloc_r+0x20>
 8016b08:	f7fb fe9e 	bl	8012848 <_free_r>
 8016b0c:	4625      	mov	r5, r4
 8016b0e:	4628      	mov	r0, r5
 8016b10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016b12:	f000 f814 	bl	8016b3e <_malloc_usable_size_r>
 8016b16:	42a0      	cmp	r0, r4
 8016b18:	d20f      	bcs.n	8016b3a <_realloc_r+0x48>
 8016b1a:	4621      	mov	r1, r4
 8016b1c:	4638      	mov	r0, r7
 8016b1e:	f7fb fee1 	bl	80128e4 <_malloc_r>
 8016b22:	4605      	mov	r5, r0
 8016b24:	2800      	cmp	r0, #0
 8016b26:	d0f2      	beq.n	8016b0e <_realloc_r+0x1c>
 8016b28:	4631      	mov	r1, r6
 8016b2a:	4622      	mov	r2, r4
 8016b2c:	f7fb fe60 	bl	80127f0 <memcpy>
 8016b30:	4631      	mov	r1, r6
 8016b32:	4638      	mov	r0, r7
 8016b34:	f7fb fe88 	bl	8012848 <_free_r>
 8016b38:	e7e9      	b.n	8016b0e <_realloc_r+0x1c>
 8016b3a:	4635      	mov	r5, r6
 8016b3c:	e7e7      	b.n	8016b0e <_realloc_r+0x1c>

08016b3e <_malloc_usable_size_r>:
 8016b3e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016b42:	1f18      	subs	r0, r3, #4
 8016b44:	2b00      	cmp	r3, #0
 8016b46:	bfbc      	itt	lt
 8016b48:	580b      	ldrlt	r3, [r1, r0]
 8016b4a:	18c0      	addlt	r0, r0, r3
 8016b4c:	4770      	bx	lr
	...

08016b50 <ceil>:
 8016b50:	ec51 0b10 	vmov	r0, r1, d0
 8016b54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016b58:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8016b5c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8016b60:	2e13      	cmp	r6, #19
 8016b62:	460c      	mov	r4, r1
 8016b64:	ee10 5a10 	vmov	r5, s0
 8016b68:	4680      	mov	r8, r0
 8016b6a:	dc30      	bgt.n	8016bce <ceil+0x7e>
 8016b6c:	2e00      	cmp	r6, #0
 8016b6e:	da12      	bge.n	8016b96 <ceil+0x46>
 8016b70:	a333      	add	r3, pc, #204	; (adr r3, 8016c40 <ceil+0xf0>)
 8016b72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016b76:	f7e9 fb99 	bl	80002ac <__adddf3>
 8016b7a:	2200      	movs	r2, #0
 8016b7c:	2300      	movs	r3, #0
 8016b7e:	f7e9 ffdb 	bl	8000b38 <__aeabi_dcmpgt>
 8016b82:	b128      	cbz	r0, 8016b90 <ceil+0x40>
 8016b84:	2c00      	cmp	r4, #0
 8016b86:	db55      	blt.n	8016c34 <ceil+0xe4>
 8016b88:	432c      	orrs	r4, r5
 8016b8a:	d057      	beq.n	8016c3c <ceil+0xec>
 8016b8c:	4c2e      	ldr	r4, [pc, #184]	; (8016c48 <ceil+0xf8>)
 8016b8e:	2500      	movs	r5, #0
 8016b90:	4621      	mov	r1, r4
 8016b92:	4628      	mov	r0, r5
 8016b94:	e025      	b.n	8016be2 <ceil+0x92>
 8016b96:	4f2d      	ldr	r7, [pc, #180]	; (8016c4c <ceil+0xfc>)
 8016b98:	4137      	asrs	r7, r6
 8016b9a:	ea01 0307 	and.w	r3, r1, r7
 8016b9e:	4303      	orrs	r3, r0
 8016ba0:	d01f      	beq.n	8016be2 <ceil+0x92>
 8016ba2:	a327      	add	r3, pc, #156	; (adr r3, 8016c40 <ceil+0xf0>)
 8016ba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016ba8:	f7e9 fb80 	bl	80002ac <__adddf3>
 8016bac:	2200      	movs	r2, #0
 8016bae:	2300      	movs	r3, #0
 8016bb0:	f7e9 ffc2 	bl	8000b38 <__aeabi_dcmpgt>
 8016bb4:	2800      	cmp	r0, #0
 8016bb6:	d0eb      	beq.n	8016b90 <ceil+0x40>
 8016bb8:	2c00      	cmp	r4, #0
 8016bba:	bfc2      	ittt	gt
 8016bbc:	f44f 1380 	movgt.w	r3, #1048576	; 0x100000
 8016bc0:	fa43 f606 	asrgt.w	r6, r3, r6
 8016bc4:	19a4      	addgt	r4, r4, r6
 8016bc6:	ea24 0407 	bic.w	r4, r4, r7
 8016bca:	2500      	movs	r5, #0
 8016bcc:	e7e0      	b.n	8016b90 <ceil+0x40>
 8016bce:	2e33      	cmp	r6, #51	; 0x33
 8016bd0:	dd0b      	ble.n	8016bea <ceil+0x9a>
 8016bd2:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8016bd6:	d104      	bne.n	8016be2 <ceil+0x92>
 8016bd8:	ee10 2a10 	vmov	r2, s0
 8016bdc:	460b      	mov	r3, r1
 8016bde:	f7e9 fb65 	bl	80002ac <__adddf3>
 8016be2:	ec41 0b10 	vmov	d0, r0, r1
 8016be6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016bea:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8016bee:	f04f 33ff 	mov.w	r3, #4294967295
 8016bf2:	fa23 f707 	lsr.w	r7, r3, r7
 8016bf6:	4207      	tst	r7, r0
 8016bf8:	d0f3      	beq.n	8016be2 <ceil+0x92>
 8016bfa:	a311      	add	r3, pc, #68	; (adr r3, 8016c40 <ceil+0xf0>)
 8016bfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016c00:	f7e9 fb54 	bl	80002ac <__adddf3>
 8016c04:	2200      	movs	r2, #0
 8016c06:	2300      	movs	r3, #0
 8016c08:	f7e9 ff96 	bl	8000b38 <__aeabi_dcmpgt>
 8016c0c:	2800      	cmp	r0, #0
 8016c0e:	d0bf      	beq.n	8016b90 <ceil+0x40>
 8016c10:	2c00      	cmp	r4, #0
 8016c12:	dd02      	ble.n	8016c1a <ceil+0xca>
 8016c14:	2e14      	cmp	r6, #20
 8016c16:	d103      	bne.n	8016c20 <ceil+0xd0>
 8016c18:	3401      	adds	r4, #1
 8016c1a:	ea25 0507 	bic.w	r5, r5, r7
 8016c1e:	e7b7      	b.n	8016b90 <ceil+0x40>
 8016c20:	2301      	movs	r3, #1
 8016c22:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8016c26:	fa03 f606 	lsl.w	r6, r3, r6
 8016c2a:	4435      	add	r5, r6
 8016c2c:	4545      	cmp	r5, r8
 8016c2e:	bf38      	it	cc
 8016c30:	18e4      	addcc	r4, r4, r3
 8016c32:	e7f2      	b.n	8016c1a <ceil+0xca>
 8016c34:	2500      	movs	r5, #0
 8016c36:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8016c3a:	e7a9      	b.n	8016b90 <ceil+0x40>
 8016c3c:	4625      	mov	r5, r4
 8016c3e:	e7a7      	b.n	8016b90 <ceil+0x40>
 8016c40:	8800759c 	.word	0x8800759c
 8016c44:	7e37e43c 	.word	0x7e37e43c
 8016c48:	3ff00000 	.word	0x3ff00000
 8016c4c:	000fffff 	.word	0x000fffff

08016c50 <cos>:
 8016c50:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8016c52:	ec51 0b10 	vmov	r0, r1, d0
 8016c56:	4a1e      	ldr	r2, [pc, #120]	; (8016cd0 <cos+0x80>)
 8016c58:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8016c5c:	4293      	cmp	r3, r2
 8016c5e:	dc06      	bgt.n	8016c6e <cos+0x1e>
 8016c60:	ed9f 1b19 	vldr	d1, [pc, #100]	; 8016cc8 <cos+0x78>
 8016c64:	f000 fca0 	bl	80175a8 <__kernel_cos>
 8016c68:	ec51 0b10 	vmov	r0, r1, d0
 8016c6c:	e007      	b.n	8016c7e <cos+0x2e>
 8016c6e:	4a19      	ldr	r2, [pc, #100]	; (8016cd4 <cos+0x84>)
 8016c70:	4293      	cmp	r3, r2
 8016c72:	dd09      	ble.n	8016c88 <cos+0x38>
 8016c74:	ee10 2a10 	vmov	r2, s0
 8016c78:	460b      	mov	r3, r1
 8016c7a:	f7e9 fb15 	bl	80002a8 <__aeabi_dsub>
 8016c7e:	ec41 0b10 	vmov	d0, r0, r1
 8016c82:	b005      	add	sp, #20
 8016c84:	f85d fb04 	ldr.w	pc, [sp], #4
 8016c88:	4668      	mov	r0, sp
 8016c8a:	f000 f9e9 	bl	8017060 <__ieee754_rem_pio2>
 8016c8e:	f000 0003 	and.w	r0, r0, #3
 8016c92:	2801      	cmp	r0, #1
 8016c94:	ed9d 1b02 	vldr	d1, [sp, #8]
 8016c98:	ed9d 0b00 	vldr	d0, [sp]
 8016c9c:	d007      	beq.n	8016cae <cos+0x5e>
 8016c9e:	2802      	cmp	r0, #2
 8016ca0:	d00e      	beq.n	8016cc0 <cos+0x70>
 8016ca2:	2800      	cmp	r0, #0
 8016ca4:	d0de      	beq.n	8016c64 <cos+0x14>
 8016ca6:	2001      	movs	r0, #1
 8016ca8:	f001 f886 	bl	8017db8 <__kernel_sin>
 8016cac:	e7dc      	b.n	8016c68 <cos+0x18>
 8016cae:	f001 f883 	bl	8017db8 <__kernel_sin>
 8016cb2:	ec53 2b10 	vmov	r2, r3, d0
 8016cb6:	ee10 0a10 	vmov	r0, s0
 8016cba:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8016cbe:	e7de      	b.n	8016c7e <cos+0x2e>
 8016cc0:	f000 fc72 	bl	80175a8 <__kernel_cos>
 8016cc4:	e7f5      	b.n	8016cb2 <cos+0x62>
 8016cc6:	bf00      	nop
	...
 8016cd0:	3fe921fb 	.word	0x3fe921fb
 8016cd4:	7fefffff 	.word	0x7fefffff

08016cd8 <sin>:
 8016cd8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8016cda:	ec51 0b10 	vmov	r0, r1, d0
 8016cde:	4a20      	ldr	r2, [pc, #128]	; (8016d60 <sin+0x88>)
 8016ce0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8016ce4:	4293      	cmp	r3, r2
 8016ce6:	dc07      	bgt.n	8016cf8 <sin+0x20>
 8016ce8:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8016d58 <sin+0x80>
 8016cec:	2000      	movs	r0, #0
 8016cee:	f001 f863 	bl	8017db8 <__kernel_sin>
 8016cf2:	ec51 0b10 	vmov	r0, r1, d0
 8016cf6:	e007      	b.n	8016d08 <sin+0x30>
 8016cf8:	4a1a      	ldr	r2, [pc, #104]	; (8016d64 <sin+0x8c>)
 8016cfa:	4293      	cmp	r3, r2
 8016cfc:	dd09      	ble.n	8016d12 <sin+0x3a>
 8016cfe:	ee10 2a10 	vmov	r2, s0
 8016d02:	460b      	mov	r3, r1
 8016d04:	f7e9 fad0 	bl	80002a8 <__aeabi_dsub>
 8016d08:	ec41 0b10 	vmov	d0, r0, r1
 8016d0c:	b005      	add	sp, #20
 8016d0e:	f85d fb04 	ldr.w	pc, [sp], #4
 8016d12:	4668      	mov	r0, sp
 8016d14:	f000 f9a4 	bl	8017060 <__ieee754_rem_pio2>
 8016d18:	f000 0003 	and.w	r0, r0, #3
 8016d1c:	2801      	cmp	r0, #1
 8016d1e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8016d22:	ed9d 0b00 	vldr	d0, [sp]
 8016d26:	d004      	beq.n	8016d32 <sin+0x5a>
 8016d28:	2802      	cmp	r0, #2
 8016d2a:	d005      	beq.n	8016d38 <sin+0x60>
 8016d2c:	b970      	cbnz	r0, 8016d4c <sin+0x74>
 8016d2e:	2001      	movs	r0, #1
 8016d30:	e7dd      	b.n	8016cee <sin+0x16>
 8016d32:	f000 fc39 	bl	80175a8 <__kernel_cos>
 8016d36:	e7dc      	b.n	8016cf2 <sin+0x1a>
 8016d38:	2001      	movs	r0, #1
 8016d3a:	f001 f83d 	bl	8017db8 <__kernel_sin>
 8016d3e:	ec53 2b10 	vmov	r2, r3, d0
 8016d42:	ee10 0a10 	vmov	r0, s0
 8016d46:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8016d4a:	e7dd      	b.n	8016d08 <sin+0x30>
 8016d4c:	f000 fc2c 	bl	80175a8 <__kernel_cos>
 8016d50:	e7f5      	b.n	8016d3e <sin+0x66>
 8016d52:	bf00      	nop
 8016d54:	f3af 8000 	nop.w
	...
 8016d60:	3fe921fb 	.word	0x3fe921fb
 8016d64:	7fefffff 	.word	0x7fefffff

08016d68 <ceilf>:
 8016d68:	ee10 3a10 	vmov	r3, s0
 8016d6c:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8016d70:	0dca      	lsrs	r2, r1, #23
 8016d72:	3a7f      	subs	r2, #127	; 0x7f
 8016d74:	2a16      	cmp	r2, #22
 8016d76:	dc2a      	bgt.n	8016dce <ceilf+0x66>
 8016d78:	2a00      	cmp	r2, #0
 8016d7a:	da11      	bge.n	8016da0 <ceilf+0x38>
 8016d7c:	eddf 7a18 	vldr	s15, [pc, #96]	; 8016de0 <ceilf+0x78>
 8016d80:	ee30 0a27 	vadd.f32	s0, s0, s15
 8016d84:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8016d88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016d8c:	dd05      	ble.n	8016d9a <ceilf+0x32>
 8016d8e:	2b00      	cmp	r3, #0
 8016d90:	db23      	blt.n	8016dda <ceilf+0x72>
 8016d92:	2900      	cmp	r1, #0
 8016d94:	bf18      	it	ne
 8016d96:	f04f 537e 	movne.w	r3, #1065353216	; 0x3f800000
 8016d9a:	ee00 3a10 	vmov	s0, r3
 8016d9e:	4770      	bx	lr
 8016da0:	4910      	ldr	r1, [pc, #64]	; (8016de4 <ceilf+0x7c>)
 8016da2:	4111      	asrs	r1, r2
 8016da4:	420b      	tst	r3, r1
 8016da6:	d0fa      	beq.n	8016d9e <ceilf+0x36>
 8016da8:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8016de0 <ceilf+0x78>
 8016dac:	ee30 0a27 	vadd.f32	s0, s0, s15
 8016db0:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8016db4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016db8:	ddef      	ble.n	8016d9a <ceilf+0x32>
 8016dba:	2b00      	cmp	r3, #0
 8016dbc:	bfc2      	ittt	gt
 8016dbe:	f44f 0000 	movgt.w	r0, #8388608	; 0x800000
 8016dc2:	fa40 f202 	asrgt.w	r2, r0, r2
 8016dc6:	189b      	addgt	r3, r3, r2
 8016dc8:	ea23 0301 	bic.w	r3, r3, r1
 8016dcc:	e7e5      	b.n	8016d9a <ceilf+0x32>
 8016dce:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8016dd2:	d3e4      	bcc.n	8016d9e <ceilf+0x36>
 8016dd4:	ee30 0a00 	vadd.f32	s0, s0, s0
 8016dd8:	4770      	bx	lr
 8016dda:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8016dde:	e7dc      	b.n	8016d9a <ceilf+0x32>
 8016de0:	7149f2ca 	.word	0x7149f2ca
 8016de4:	007fffff 	.word	0x007fffff

08016de8 <atan2>:
 8016de8:	f000 b85a 	b.w	8016ea0 <__ieee754_atan2>

08016dec <sqrt>:
 8016dec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8016df0:	ed2d 8b02 	vpush	{d8}
 8016df4:	b08b      	sub	sp, #44	; 0x2c
 8016df6:	ec55 4b10 	vmov	r4, r5, d0
 8016dfa:	f000 fb23 	bl	8017444 <__ieee754_sqrt>
 8016dfe:	4b26      	ldr	r3, [pc, #152]	; (8016e98 <sqrt+0xac>)
 8016e00:	eeb0 8a40 	vmov.f32	s16, s0
 8016e04:	eef0 8a60 	vmov.f32	s17, s1
 8016e08:	f993 6000 	ldrsb.w	r6, [r3]
 8016e0c:	1c73      	adds	r3, r6, #1
 8016e0e:	d02a      	beq.n	8016e66 <sqrt+0x7a>
 8016e10:	4622      	mov	r2, r4
 8016e12:	462b      	mov	r3, r5
 8016e14:	4620      	mov	r0, r4
 8016e16:	4629      	mov	r1, r5
 8016e18:	f7e9 fe98 	bl	8000b4c <__aeabi_dcmpun>
 8016e1c:	4607      	mov	r7, r0
 8016e1e:	bb10      	cbnz	r0, 8016e66 <sqrt+0x7a>
 8016e20:	f04f 0800 	mov.w	r8, #0
 8016e24:	f04f 0900 	mov.w	r9, #0
 8016e28:	4642      	mov	r2, r8
 8016e2a:	464b      	mov	r3, r9
 8016e2c:	4620      	mov	r0, r4
 8016e2e:	4629      	mov	r1, r5
 8016e30:	f7e9 fe64 	bl	8000afc <__aeabi_dcmplt>
 8016e34:	b1b8      	cbz	r0, 8016e66 <sqrt+0x7a>
 8016e36:	2301      	movs	r3, #1
 8016e38:	9300      	str	r3, [sp, #0]
 8016e3a:	4b18      	ldr	r3, [pc, #96]	; (8016e9c <sqrt+0xb0>)
 8016e3c:	9301      	str	r3, [sp, #4]
 8016e3e:	9708      	str	r7, [sp, #32]
 8016e40:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8016e44:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8016e48:	b9b6      	cbnz	r6, 8016e78 <sqrt+0x8c>
 8016e4a:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8016e4e:	4668      	mov	r0, sp
 8016e50:	f001 fa9e 	bl	8018390 <matherr>
 8016e54:	b1d0      	cbz	r0, 8016e8c <sqrt+0xa0>
 8016e56:	9b08      	ldr	r3, [sp, #32]
 8016e58:	b11b      	cbz	r3, 8016e62 <sqrt+0x76>
 8016e5a:	f7fb fc8f 	bl	801277c <__errno>
 8016e5e:	9b08      	ldr	r3, [sp, #32]
 8016e60:	6003      	str	r3, [r0, #0]
 8016e62:	ed9d 8b06 	vldr	d8, [sp, #24]
 8016e66:	eeb0 0a48 	vmov.f32	s0, s16
 8016e6a:	eef0 0a68 	vmov.f32	s1, s17
 8016e6e:	b00b      	add	sp, #44	; 0x2c
 8016e70:	ecbd 8b02 	vpop	{d8}
 8016e74:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016e78:	4642      	mov	r2, r8
 8016e7a:	464b      	mov	r3, r9
 8016e7c:	4640      	mov	r0, r8
 8016e7e:	4649      	mov	r1, r9
 8016e80:	f7e9 fcf4 	bl	800086c <__aeabi_ddiv>
 8016e84:	2e02      	cmp	r6, #2
 8016e86:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8016e8a:	d1e0      	bne.n	8016e4e <sqrt+0x62>
 8016e8c:	f7fb fc76 	bl	801277c <__errno>
 8016e90:	2321      	movs	r3, #33	; 0x21
 8016e92:	6003      	str	r3, [r0, #0]
 8016e94:	e7df      	b.n	8016e56 <sqrt+0x6a>
 8016e96:	bf00      	nop
 8016e98:	20001004 	.word	0x20001004
 8016e9c:	08018cd4 	.word	0x08018cd4

08016ea0 <__ieee754_atan2>:
 8016ea0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016ea4:	ec57 6b11 	vmov	r6, r7, d1
 8016ea8:	4273      	negs	r3, r6
 8016eaa:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 8016eae:	4333      	orrs	r3, r6
 8016eb0:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8017058 <__ieee754_atan2+0x1b8>
 8016eb4:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8016eb8:	4573      	cmp	r3, lr
 8016eba:	ec51 0b10 	vmov	r0, r1, d0
 8016ebe:	ee11 8a10 	vmov	r8, s2
 8016ec2:	d80a      	bhi.n	8016eda <__ieee754_atan2+0x3a>
 8016ec4:	4244      	negs	r4, r0
 8016ec6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8016eca:	4304      	orrs	r4, r0
 8016ecc:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8016ed0:	4574      	cmp	r4, lr
 8016ed2:	468c      	mov	ip, r1
 8016ed4:	ee10 9a10 	vmov	r9, s0
 8016ed8:	d907      	bls.n	8016eea <__ieee754_atan2+0x4a>
 8016eda:	4632      	mov	r2, r6
 8016edc:	463b      	mov	r3, r7
 8016ede:	f7e9 f9e5 	bl	80002ac <__adddf3>
 8016ee2:	ec41 0b10 	vmov	d0, r0, r1
 8016ee6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016eea:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 8016eee:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8016ef2:	4334      	orrs	r4, r6
 8016ef4:	d103      	bne.n	8016efe <__ieee754_atan2+0x5e>
 8016ef6:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016efa:	f001 b819 	b.w	8017f30 <atan>
 8016efe:	17bc      	asrs	r4, r7, #30
 8016f00:	f004 0402 	and.w	r4, r4, #2
 8016f04:	ea53 0909 	orrs.w	r9, r3, r9
 8016f08:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8016f0c:	d107      	bne.n	8016f1e <__ieee754_atan2+0x7e>
 8016f0e:	2c02      	cmp	r4, #2
 8016f10:	d073      	beq.n	8016ffa <__ieee754_atan2+0x15a>
 8016f12:	2c03      	cmp	r4, #3
 8016f14:	d1e5      	bne.n	8016ee2 <__ieee754_atan2+0x42>
 8016f16:	a13e      	add	r1, pc, #248	; (adr r1, 8017010 <__ieee754_atan2+0x170>)
 8016f18:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016f1c:	e7e1      	b.n	8016ee2 <__ieee754_atan2+0x42>
 8016f1e:	ea52 0808 	orrs.w	r8, r2, r8
 8016f22:	d106      	bne.n	8016f32 <__ieee754_atan2+0x92>
 8016f24:	f1bc 0f00 	cmp.w	ip, #0
 8016f28:	da6b      	bge.n	8017002 <__ieee754_atan2+0x162>
 8016f2a:	a13b      	add	r1, pc, #236	; (adr r1, 8017018 <__ieee754_atan2+0x178>)
 8016f2c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016f30:	e7d7      	b.n	8016ee2 <__ieee754_atan2+0x42>
 8016f32:	4572      	cmp	r2, lr
 8016f34:	d120      	bne.n	8016f78 <__ieee754_atan2+0xd8>
 8016f36:	4293      	cmp	r3, r2
 8016f38:	d111      	bne.n	8016f5e <__ieee754_atan2+0xbe>
 8016f3a:	2c02      	cmp	r4, #2
 8016f3c:	d007      	beq.n	8016f4e <__ieee754_atan2+0xae>
 8016f3e:	2c03      	cmp	r4, #3
 8016f40:	d009      	beq.n	8016f56 <__ieee754_atan2+0xb6>
 8016f42:	2c01      	cmp	r4, #1
 8016f44:	d155      	bne.n	8016ff2 <__ieee754_atan2+0x152>
 8016f46:	a136      	add	r1, pc, #216	; (adr r1, 8017020 <__ieee754_atan2+0x180>)
 8016f48:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016f4c:	e7c9      	b.n	8016ee2 <__ieee754_atan2+0x42>
 8016f4e:	a136      	add	r1, pc, #216	; (adr r1, 8017028 <__ieee754_atan2+0x188>)
 8016f50:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016f54:	e7c5      	b.n	8016ee2 <__ieee754_atan2+0x42>
 8016f56:	a136      	add	r1, pc, #216	; (adr r1, 8017030 <__ieee754_atan2+0x190>)
 8016f58:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016f5c:	e7c1      	b.n	8016ee2 <__ieee754_atan2+0x42>
 8016f5e:	2c02      	cmp	r4, #2
 8016f60:	d04b      	beq.n	8016ffa <__ieee754_atan2+0x15a>
 8016f62:	2c03      	cmp	r4, #3
 8016f64:	d0d7      	beq.n	8016f16 <__ieee754_atan2+0x76>
 8016f66:	2c01      	cmp	r4, #1
 8016f68:	f04f 0000 	mov.w	r0, #0
 8016f6c:	d102      	bne.n	8016f74 <__ieee754_atan2+0xd4>
 8016f6e:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8016f72:	e7b6      	b.n	8016ee2 <__ieee754_atan2+0x42>
 8016f74:	2100      	movs	r1, #0
 8016f76:	e7b4      	b.n	8016ee2 <__ieee754_atan2+0x42>
 8016f78:	4573      	cmp	r3, lr
 8016f7a:	d0d3      	beq.n	8016f24 <__ieee754_atan2+0x84>
 8016f7c:	1a9b      	subs	r3, r3, r2
 8016f7e:	151b      	asrs	r3, r3, #20
 8016f80:	2b3c      	cmp	r3, #60	; 0x3c
 8016f82:	dc1e      	bgt.n	8016fc2 <__ieee754_atan2+0x122>
 8016f84:	2f00      	cmp	r7, #0
 8016f86:	da01      	bge.n	8016f8c <__ieee754_atan2+0xec>
 8016f88:	333c      	adds	r3, #60	; 0x3c
 8016f8a:	db1e      	blt.n	8016fca <__ieee754_atan2+0x12a>
 8016f8c:	4632      	mov	r2, r6
 8016f8e:	463b      	mov	r3, r7
 8016f90:	f7e9 fc6c 	bl	800086c <__aeabi_ddiv>
 8016f94:	ec41 0b10 	vmov	d0, r0, r1
 8016f98:	f001 f96a 	bl	8018270 <fabs>
 8016f9c:	f000 ffc8 	bl	8017f30 <atan>
 8016fa0:	ec51 0b10 	vmov	r0, r1, d0
 8016fa4:	2c01      	cmp	r4, #1
 8016fa6:	d013      	beq.n	8016fd0 <__ieee754_atan2+0x130>
 8016fa8:	2c02      	cmp	r4, #2
 8016faa:	d015      	beq.n	8016fd8 <__ieee754_atan2+0x138>
 8016fac:	2c00      	cmp	r4, #0
 8016fae:	d098      	beq.n	8016ee2 <__ieee754_atan2+0x42>
 8016fb0:	a321      	add	r3, pc, #132	; (adr r3, 8017038 <__ieee754_atan2+0x198>)
 8016fb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016fb6:	f7e9 f977 	bl	80002a8 <__aeabi_dsub>
 8016fba:	a321      	add	r3, pc, #132	; (adr r3, 8017040 <__ieee754_atan2+0x1a0>)
 8016fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016fc0:	e014      	b.n	8016fec <__ieee754_atan2+0x14c>
 8016fc2:	a121      	add	r1, pc, #132	; (adr r1, 8017048 <__ieee754_atan2+0x1a8>)
 8016fc4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016fc8:	e7ec      	b.n	8016fa4 <__ieee754_atan2+0x104>
 8016fca:	2000      	movs	r0, #0
 8016fcc:	2100      	movs	r1, #0
 8016fce:	e7e9      	b.n	8016fa4 <__ieee754_atan2+0x104>
 8016fd0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8016fd4:	4619      	mov	r1, r3
 8016fd6:	e784      	b.n	8016ee2 <__ieee754_atan2+0x42>
 8016fd8:	a317      	add	r3, pc, #92	; (adr r3, 8017038 <__ieee754_atan2+0x198>)
 8016fda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016fde:	f7e9 f963 	bl	80002a8 <__aeabi_dsub>
 8016fe2:	4602      	mov	r2, r0
 8016fe4:	460b      	mov	r3, r1
 8016fe6:	a116      	add	r1, pc, #88	; (adr r1, 8017040 <__ieee754_atan2+0x1a0>)
 8016fe8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016fec:	f7e9 f95c 	bl	80002a8 <__aeabi_dsub>
 8016ff0:	e777      	b.n	8016ee2 <__ieee754_atan2+0x42>
 8016ff2:	a117      	add	r1, pc, #92	; (adr r1, 8017050 <__ieee754_atan2+0x1b0>)
 8016ff4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016ff8:	e773      	b.n	8016ee2 <__ieee754_atan2+0x42>
 8016ffa:	a111      	add	r1, pc, #68	; (adr r1, 8017040 <__ieee754_atan2+0x1a0>)
 8016ffc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8017000:	e76f      	b.n	8016ee2 <__ieee754_atan2+0x42>
 8017002:	a111      	add	r1, pc, #68	; (adr r1, 8017048 <__ieee754_atan2+0x1a8>)
 8017004:	e9d1 0100 	ldrd	r0, r1, [r1]
 8017008:	e76b      	b.n	8016ee2 <__ieee754_atan2+0x42>
 801700a:	bf00      	nop
 801700c:	f3af 8000 	nop.w
 8017010:	54442d18 	.word	0x54442d18
 8017014:	c00921fb 	.word	0xc00921fb
 8017018:	54442d18 	.word	0x54442d18
 801701c:	bff921fb 	.word	0xbff921fb
 8017020:	54442d18 	.word	0x54442d18
 8017024:	bfe921fb 	.word	0xbfe921fb
 8017028:	7f3321d2 	.word	0x7f3321d2
 801702c:	4002d97c 	.word	0x4002d97c
 8017030:	7f3321d2 	.word	0x7f3321d2
 8017034:	c002d97c 	.word	0xc002d97c
 8017038:	33145c07 	.word	0x33145c07
 801703c:	3ca1a626 	.word	0x3ca1a626
 8017040:	54442d18 	.word	0x54442d18
 8017044:	400921fb 	.word	0x400921fb
 8017048:	54442d18 	.word	0x54442d18
 801704c:	3ff921fb 	.word	0x3ff921fb
 8017050:	54442d18 	.word	0x54442d18
 8017054:	3fe921fb 	.word	0x3fe921fb
 8017058:	7ff00000 	.word	0x7ff00000
 801705c:	00000000 	.word	0x00000000

08017060 <__ieee754_rem_pio2>:
 8017060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017064:	ec57 6b10 	vmov	r6, r7, d0
 8017068:	4bc3      	ldr	r3, [pc, #780]	; (8017378 <__ieee754_rem_pio2+0x318>)
 801706a:	b08d      	sub	sp, #52	; 0x34
 801706c:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8017070:	4598      	cmp	r8, r3
 8017072:	4604      	mov	r4, r0
 8017074:	9704      	str	r7, [sp, #16]
 8017076:	dc07      	bgt.n	8017088 <__ieee754_rem_pio2+0x28>
 8017078:	2200      	movs	r2, #0
 801707a:	2300      	movs	r3, #0
 801707c:	ed84 0b00 	vstr	d0, [r4]
 8017080:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8017084:	2500      	movs	r5, #0
 8017086:	e027      	b.n	80170d8 <__ieee754_rem_pio2+0x78>
 8017088:	4bbc      	ldr	r3, [pc, #752]	; (801737c <__ieee754_rem_pio2+0x31c>)
 801708a:	4598      	cmp	r8, r3
 801708c:	dc75      	bgt.n	801717a <__ieee754_rem_pio2+0x11a>
 801708e:	9b04      	ldr	r3, [sp, #16]
 8017090:	4dbb      	ldr	r5, [pc, #748]	; (8017380 <__ieee754_rem_pio2+0x320>)
 8017092:	2b00      	cmp	r3, #0
 8017094:	ee10 0a10 	vmov	r0, s0
 8017098:	a3a9      	add	r3, pc, #676	; (adr r3, 8017340 <__ieee754_rem_pio2+0x2e0>)
 801709a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801709e:	4639      	mov	r1, r7
 80170a0:	dd36      	ble.n	8017110 <__ieee754_rem_pio2+0xb0>
 80170a2:	f7e9 f901 	bl	80002a8 <__aeabi_dsub>
 80170a6:	45a8      	cmp	r8, r5
 80170a8:	4606      	mov	r6, r0
 80170aa:	460f      	mov	r7, r1
 80170ac:	d018      	beq.n	80170e0 <__ieee754_rem_pio2+0x80>
 80170ae:	a3a6      	add	r3, pc, #664	; (adr r3, 8017348 <__ieee754_rem_pio2+0x2e8>)
 80170b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80170b4:	f7e9 f8f8 	bl	80002a8 <__aeabi_dsub>
 80170b8:	4602      	mov	r2, r0
 80170ba:	460b      	mov	r3, r1
 80170bc:	e9c4 2300 	strd	r2, r3, [r4]
 80170c0:	4630      	mov	r0, r6
 80170c2:	4639      	mov	r1, r7
 80170c4:	f7e9 f8f0 	bl	80002a8 <__aeabi_dsub>
 80170c8:	a39f      	add	r3, pc, #636	; (adr r3, 8017348 <__ieee754_rem_pio2+0x2e8>)
 80170ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80170ce:	f7e9 f8eb 	bl	80002a8 <__aeabi_dsub>
 80170d2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80170d6:	2501      	movs	r5, #1
 80170d8:	4628      	mov	r0, r5
 80170da:	b00d      	add	sp, #52	; 0x34
 80170dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80170e0:	a39b      	add	r3, pc, #620	; (adr r3, 8017350 <__ieee754_rem_pio2+0x2f0>)
 80170e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80170e6:	f7e9 f8df 	bl	80002a8 <__aeabi_dsub>
 80170ea:	a39b      	add	r3, pc, #620	; (adr r3, 8017358 <__ieee754_rem_pio2+0x2f8>)
 80170ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80170f0:	4606      	mov	r6, r0
 80170f2:	460f      	mov	r7, r1
 80170f4:	f7e9 f8d8 	bl	80002a8 <__aeabi_dsub>
 80170f8:	4602      	mov	r2, r0
 80170fa:	460b      	mov	r3, r1
 80170fc:	e9c4 2300 	strd	r2, r3, [r4]
 8017100:	4630      	mov	r0, r6
 8017102:	4639      	mov	r1, r7
 8017104:	f7e9 f8d0 	bl	80002a8 <__aeabi_dsub>
 8017108:	a393      	add	r3, pc, #588	; (adr r3, 8017358 <__ieee754_rem_pio2+0x2f8>)
 801710a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801710e:	e7de      	b.n	80170ce <__ieee754_rem_pio2+0x6e>
 8017110:	f7e9 f8cc 	bl	80002ac <__adddf3>
 8017114:	45a8      	cmp	r8, r5
 8017116:	4606      	mov	r6, r0
 8017118:	460f      	mov	r7, r1
 801711a:	d016      	beq.n	801714a <__ieee754_rem_pio2+0xea>
 801711c:	a38a      	add	r3, pc, #552	; (adr r3, 8017348 <__ieee754_rem_pio2+0x2e8>)
 801711e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017122:	f7e9 f8c3 	bl	80002ac <__adddf3>
 8017126:	4602      	mov	r2, r0
 8017128:	460b      	mov	r3, r1
 801712a:	e9c4 2300 	strd	r2, r3, [r4]
 801712e:	4630      	mov	r0, r6
 8017130:	4639      	mov	r1, r7
 8017132:	f7e9 f8b9 	bl	80002a8 <__aeabi_dsub>
 8017136:	a384      	add	r3, pc, #528	; (adr r3, 8017348 <__ieee754_rem_pio2+0x2e8>)
 8017138:	e9d3 2300 	ldrd	r2, r3, [r3]
 801713c:	f7e9 f8b6 	bl	80002ac <__adddf3>
 8017140:	f04f 35ff 	mov.w	r5, #4294967295
 8017144:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8017148:	e7c6      	b.n	80170d8 <__ieee754_rem_pio2+0x78>
 801714a:	a381      	add	r3, pc, #516	; (adr r3, 8017350 <__ieee754_rem_pio2+0x2f0>)
 801714c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017150:	f7e9 f8ac 	bl	80002ac <__adddf3>
 8017154:	a380      	add	r3, pc, #512	; (adr r3, 8017358 <__ieee754_rem_pio2+0x2f8>)
 8017156:	e9d3 2300 	ldrd	r2, r3, [r3]
 801715a:	4606      	mov	r6, r0
 801715c:	460f      	mov	r7, r1
 801715e:	f7e9 f8a5 	bl	80002ac <__adddf3>
 8017162:	4602      	mov	r2, r0
 8017164:	460b      	mov	r3, r1
 8017166:	e9c4 2300 	strd	r2, r3, [r4]
 801716a:	4630      	mov	r0, r6
 801716c:	4639      	mov	r1, r7
 801716e:	f7e9 f89b 	bl	80002a8 <__aeabi_dsub>
 8017172:	a379      	add	r3, pc, #484	; (adr r3, 8017358 <__ieee754_rem_pio2+0x2f8>)
 8017174:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017178:	e7e0      	b.n	801713c <__ieee754_rem_pio2+0xdc>
 801717a:	4b82      	ldr	r3, [pc, #520]	; (8017384 <__ieee754_rem_pio2+0x324>)
 801717c:	4598      	cmp	r8, r3
 801717e:	f300 80d0 	bgt.w	8017322 <__ieee754_rem_pio2+0x2c2>
 8017182:	f001 f875 	bl	8018270 <fabs>
 8017186:	ec57 6b10 	vmov	r6, r7, d0
 801718a:	ee10 0a10 	vmov	r0, s0
 801718e:	a374      	add	r3, pc, #464	; (adr r3, 8017360 <__ieee754_rem_pio2+0x300>)
 8017190:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017194:	4639      	mov	r1, r7
 8017196:	f7e9 fa3f 	bl	8000618 <__aeabi_dmul>
 801719a:	2200      	movs	r2, #0
 801719c:	4b7a      	ldr	r3, [pc, #488]	; (8017388 <__ieee754_rem_pio2+0x328>)
 801719e:	f7e9 f885 	bl	80002ac <__adddf3>
 80171a2:	f7e9 fce9 	bl	8000b78 <__aeabi_d2iz>
 80171a6:	4605      	mov	r5, r0
 80171a8:	f7e9 f9cc 	bl	8000544 <__aeabi_i2d>
 80171ac:	a364      	add	r3, pc, #400	; (adr r3, 8017340 <__ieee754_rem_pio2+0x2e0>)
 80171ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80171b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80171b6:	f7e9 fa2f 	bl	8000618 <__aeabi_dmul>
 80171ba:	4602      	mov	r2, r0
 80171bc:	460b      	mov	r3, r1
 80171be:	4630      	mov	r0, r6
 80171c0:	4639      	mov	r1, r7
 80171c2:	f7e9 f871 	bl	80002a8 <__aeabi_dsub>
 80171c6:	a360      	add	r3, pc, #384	; (adr r3, 8017348 <__ieee754_rem_pio2+0x2e8>)
 80171c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80171cc:	4682      	mov	sl, r0
 80171ce:	468b      	mov	fp, r1
 80171d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80171d4:	f7e9 fa20 	bl	8000618 <__aeabi_dmul>
 80171d8:	2d1f      	cmp	r5, #31
 80171da:	4606      	mov	r6, r0
 80171dc:	460f      	mov	r7, r1
 80171de:	dc0c      	bgt.n	80171fa <__ieee754_rem_pio2+0x19a>
 80171e0:	1e6a      	subs	r2, r5, #1
 80171e2:	4b6a      	ldr	r3, [pc, #424]	; (801738c <__ieee754_rem_pio2+0x32c>)
 80171e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80171e8:	4543      	cmp	r3, r8
 80171ea:	d006      	beq.n	80171fa <__ieee754_rem_pio2+0x19a>
 80171ec:	4632      	mov	r2, r6
 80171ee:	463b      	mov	r3, r7
 80171f0:	4650      	mov	r0, sl
 80171f2:	4659      	mov	r1, fp
 80171f4:	f7e9 f858 	bl	80002a8 <__aeabi_dsub>
 80171f8:	e00e      	b.n	8017218 <__ieee754_rem_pio2+0x1b8>
 80171fa:	4632      	mov	r2, r6
 80171fc:	463b      	mov	r3, r7
 80171fe:	4650      	mov	r0, sl
 8017200:	4659      	mov	r1, fp
 8017202:	f7e9 f851 	bl	80002a8 <__aeabi_dsub>
 8017206:	ea4f 5328 	mov.w	r3, r8, asr #20
 801720a:	9305      	str	r3, [sp, #20]
 801720c:	9a05      	ldr	r2, [sp, #20]
 801720e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8017212:	1ad3      	subs	r3, r2, r3
 8017214:	2b10      	cmp	r3, #16
 8017216:	dc02      	bgt.n	801721e <__ieee754_rem_pio2+0x1be>
 8017218:	e9c4 0100 	strd	r0, r1, [r4]
 801721c:	e039      	b.n	8017292 <__ieee754_rem_pio2+0x232>
 801721e:	a34c      	add	r3, pc, #304	; (adr r3, 8017350 <__ieee754_rem_pio2+0x2f0>)
 8017220:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017224:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8017228:	f7e9 f9f6 	bl	8000618 <__aeabi_dmul>
 801722c:	4606      	mov	r6, r0
 801722e:	460f      	mov	r7, r1
 8017230:	4602      	mov	r2, r0
 8017232:	460b      	mov	r3, r1
 8017234:	4650      	mov	r0, sl
 8017236:	4659      	mov	r1, fp
 8017238:	f7e9 f836 	bl	80002a8 <__aeabi_dsub>
 801723c:	4602      	mov	r2, r0
 801723e:	460b      	mov	r3, r1
 8017240:	4680      	mov	r8, r0
 8017242:	4689      	mov	r9, r1
 8017244:	4650      	mov	r0, sl
 8017246:	4659      	mov	r1, fp
 8017248:	f7e9 f82e 	bl	80002a8 <__aeabi_dsub>
 801724c:	4632      	mov	r2, r6
 801724e:	463b      	mov	r3, r7
 8017250:	f7e9 f82a 	bl	80002a8 <__aeabi_dsub>
 8017254:	a340      	add	r3, pc, #256	; (adr r3, 8017358 <__ieee754_rem_pio2+0x2f8>)
 8017256:	e9d3 2300 	ldrd	r2, r3, [r3]
 801725a:	4606      	mov	r6, r0
 801725c:	460f      	mov	r7, r1
 801725e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8017262:	f7e9 f9d9 	bl	8000618 <__aeabi_dmul>
 8017266:	4632      	mov	r2, r6
 8017268:	463b      	mov	r3, r7
 801726a:	f7e9 f81d 	bl	80002a8 <__aeabi_dsub>
 801726e:	4602      	mov	r2, r0
 8017270:	460b      	mov	r3, r1
 8017272:	4606      	mov	r6, r0
 8017274:	460f      	mov	r7, r1
 8017276:	4640      	mov	r0, r8
 8017278:	4649      	mov	r1, r9
 801727a:	f7e9 f815 	bl	80002a8 <__aeabi_dsub>
 801727e:	9a05      	ldr	r2, [sp, #20]
 8017280:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8017284:	1ad3      	subs	r3, r2, r3
 8017286:	2b31      	cmp	r3, #49	; 0x31
 8017288:	dc20      	bgt.n	80172cc <__ieee754_rem_pio2+0x26c>
 801728a:	e9c4 0100 	strd	r0, r1, [r4]
 801728e:	46c2      	mov	sl, r8
 8017290:	46cb      	mov	fp, r9
 8017292:	e9d4 8900 	ldrd	r8, r9, [r4]
 8017296:	4650      	mov	r0, sl
 8017298:	4642      	mov	r2, r8
 801729a:	464b      	mov	r3, r9
 801729c:	4659      	mov	r1, fp
 801729e:	f7e9 f803 	bl	80002a8 <__aeabi_dsub>
 80172a2:	463b      	mov	r3, r7
 80172a4:	4632      	mov	r2, r6
 80172a6:	f7e8 ffff 	bl	80002a8 <__aeabi_dsub>
 80172aa:	9b04      	ldr	r3, [sp, #16]
 80172ac:	2b00      	cmp	r3, #0
 80172ae:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80172b2:	f6bf af11 	bge.w	80170d8 <__ieee754_rem_pio2+0x78>
 80172b6:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80172ba:	6063      	str	r3, [r4, #4]
 80172bc:	f8c4 8000 	str.w	r8, [r4]
 80172c0:	60a0      	str	r0, [r4, #8]
 80172c2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80172c6:	60e3      	str	r3, [r4, #12]
 80172c8:	426d      	negs	r5, r5
 80172ca:	e705      	b.n	80170d8 <__ieee754_rem_pio2+0x78>
 80172cc:	a326      	add	r3, pc, #152	; (adr r3, 8017368 <__ieee754_rem_pio2+0x308>)
 80172ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80172d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80172d6:	f7e9 f99f 	bl	8000618 <__aeabi_dmul>
 80172da:	4606      	mov	r6, r0
 80172dc:	460f      	mov	r7, r1
 80172de:	4602      	mov	r2, r0
 80172e0:	460b      	mov	r3, r1
 80172e2:	4640      	mov	r0, r8
 80172e4:	4649      	mov	r1, r9
 80172e6:	f7e8 ffdf 	bl	80002a8 <__aeabi_dsub>
 80172ea:	4602      	mov	r2, r0
 80172ec:	460b      	mov	r3, r1
 80172ee:	4682      	mov	sl, r0
 80172f0:	468b      	mov	fp, r1
 80172f2:	4640      	mov	r0, r8
 80172f4:	4649      	mov	r1, r9
 80172f6:	f7e8 ffd7 	bl	80002a8 <__aeabi_dsub>
 80172fa:	4632      	mov	r2, r6
 80172fc:	463b      	mov	r3, r7
 80172fe:	f7e8 ffd3 	bl	80002a8 <__aeabi_dsub>
 8017302:	a31b      	add	r3, pc, #108	; (adr r3, 8017370 <__ieee754_rem_pio2+0x310>)
 8017304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017308:	4606      	mov	r6, r0
 801730a:	460f      	mov	r7, r1
 801730c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8017310:	f7e9 f982 	bl	8000618 <__aeabi_dmul>
 8017314:	4632      	mov	r2, r6
 8017316:	463b      	mov	r3, r7
 8017318:	f7e8 ffc6 	bl	80002a8 <__aeabi_dsub>
 801731c:	4606      	mov	r6, r0
 801731e:	460f      	mov	r7, r1
 8017320:	e764      	b.n	80171ec <__ieee754_rem_pio2+0x18c>
 8017322:	4b1b      	ldr	r3, [pc, #108]	; (8017390 <__ieee754_rem_pio2+0x330>)
 8017324:	4598      	cmp	r8, r3
 8017326:	dd35      	ble.n	8017394 <__ieee754_rem_pio2+0x334>
 8017328:	ee10 2a10 	vmov	r2, s0
 801732c:	463b      	mov	r3, r7
 801732e:	4630      	mov	r0, r6
 8017330:	4639      	mov	r1, r7
 8017332:	f7e8 ffb9 	bl	80002a8 <__aeabi_dsub>
 8017336:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801733a:	e9c4 0100 	strd	r0, r1, [r4]
 801733e:	e6a1      	b.n	8017084 <__ieee754_rem_pio2+0x24>
 8017340:	54400000 	.word	0x54400000
 8017344:	3ff921fb 	.word	0x3ff921fb
 8017348:	1a626331 	.word	0x1a626331
 801734c:	3dd0b461 	.word	0x3dd0b461
 8017350:	1a600000 	.word	0x1a600000
 8017354:	3dd0b461 	.word	0x3dd0b461
 8017358:	2e037073 	.word	0x2e037073
 801735c:	3ba3198a 	.word	0x3ba3198a
 8017360:	6dc9c883 	.word	0x6dc9c883
 8017364:	3fe45f30 	.word	0x3fe45f30
 8017368:	2e000000 	.word	0x2e000000
 801736c:	3ba3198a 	.word	0x3ba3198a
 8017370:	252049c1 	.word	0x252049c1
 8017374:	397b839a 	.word	0x397b839a
 8017378:	3fe921fb 	.word	0x3fe921fb
 801737c:	4002d97b 	.word	0x4002d97b
 8017380:	3ff921fb 	.word	0x3ff921fb
 8017384:	413921fb 	.word	0x413921fb
 8017388:	3fe00000 	.word	0x3fe00000
 801738c:	08018cdc 	.word	0x08018cdc
 8017390:	7fefffff 	.word	0x7fefffff
 8017394:	ea4f 5528 	mov.w	r5, r8, asr #20
 8017398:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 801739c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 80173a0:	4630      	mov	r0, r6
 80173a2:	460f      	mov	r7, r1
 80173a4:	f7e9 fbe8 	bl	8000b78 <__aeabi_d2iz>
 80173a8:	f7e9 f8cc 	bl	8000544 <__aeabi_i2d>
 80173ac:	4602      	mov	r2, r0
 80173ae:	460b      	mov	r3, r1
 80173b0:	4630      	mov	r0, r6
 80173b2:	4639      	mov	r1, r7
 80173b4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80173b8:	f7e8 ff76 	bl	80002a8 <__aeabi_dsub>
 80173bc:	2200      	movs	r2, #0
 80173be:	4b1f      	ldr	r3, [pc, #124]	; (801743c <__ieee754_rem_pio2+0x3dc>)
 80173c0:	f7e9 f92a 	bl	8000618 <__aeabi_dmul>
 80173c4:	460f      	mov	r7, r1
 80173c6:	4606      	mov	r6, r0
 80173c8:	f7e9 fbd6 	bl	8000b78 <__aeabi_d2iz>
 80173cc:	f7e9 f8ba 	bl	8000544 <__aeabi_i2d>
 80173d0:	4602      	mov	r2, r0
 80173d2:	460b      	mov	r3, r1
 80173d4:	4630      	mov	r0, r6
 80173d6:	4639      	mov	r1, r7
 80173d8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80173dc:	f7e8 ff64 	bl	80002a8 <__aeabi_dsub>
 80173e0:	2200      	movs	r2, #0
 80173e2:	4b16      	ldr	r3, [pc, #88]	; (801743c <__ieee754_rem_pio2+0x3dc>)
 80173e4:	f7e9 f918 	bl	8000618 <__aeabi_dmul>
 80173e8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80173ec:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 80173f0:	f04f 0803 	mov.w	r8, #3
 80173f4:	2600      	movs	r6, #0
 80173f6:	2700      	movs	r7, #0
 80173f8:	4632      	mov	r2, r6
 80173fa:	463b      	mov	r3, r7
 80173fc:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8017400:	f108 3aff 	add.w	sl, r8, #4294967295
 8017404:	f7e9 fb70 	bl	8000ae8 <__aeabi_dcmpeq>
 8017408:	b9b0      	cbnz	r0, 8017438 <__ieee754_rem_pio2+0x3d8>
 801740a:	4b0d      	ldr	r3, [pc, #52]	; (8017440 <__ieee754_rem_pio2+0x3e0>)
 801740c:	9301      	str	r3, [sp, #4]
 801740e:	2302      	movs	r3, #2
 8017410:	9300      	str	r3, [sp, #0]
 8017412:	462a      	mov	r2, r5
 8017414:	4643      	mov	r3, r8
 8017416:	4621      	mov	r1, r4
 8017418:	a806      	add	r0, sp, #24
 801741a:	f000 f98d 	bl	8017738 <__kernel_rem_pio2>
 801741e:	9b04      	ldr	r3, [sp, #16]
 8017420:	2b00      	cmp	r3, #0
 8017422:	4605      	mov	r5, r0
 8017424:	f6bf ae58 	bge.w	80170d8 <__ieee754_rem_pio2+0x78>
 8017428:	6863      	ldr	r3, [r4, #4]
 801742a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801742e:	6063      	str	r3, [r4, #4]
 8017430:	68e3      	ldr	r3, [r4, #12]
 8017432:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8017436:	e746      	b.n	80172c6 <__ieee754_rem_pio2+0x266>
 8017438:	46d0      	mov	r8, sl
 801743a:	e7dd      	b.n	80173f8 <__ieee754_rem_pio2+0x398>
 801743c:	41700000 	.word	0x41700000
 8017440:	08018d5c 	.word	0x08018d5c

08017444 <__ieee754_sqrt>:
 8017444:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017448:	4955      	ldr	r1, [pc, #340]	; (80175a0 <__ieee754_sqrt+0x15c>)
 801744a:	ec55 4b10 	vmov	r4, r5, d0
 801744e:	43a9      	bics	r1, r5
 8017450:	462b      	mov	r3, r5
 8017452:	462a      	mov	r2, r5
 8017454:	d112      	bne.n	801747c <__ieee754_sqrt+0x38>
 8017456:	ee10 2a10 	vmov	r2, s0
 801745a:	ee10 0a10 	vmov	r0, s0
 801745e:	4629      	mov	r1, r5
 8017460:	f7e9 f8da 	bl	8000618 <__aeabi_dmul>
 8017464:	4602      	mov	r2, r0
 8017466:	460b      	mov	r3, r1
 8017468:	4620      	mov	r0, r4
 801746a:	4629      	mov	r1, r5
 801746c:	f7e8 ff1e 	bl	80002ac <__adddf3>
 8017470:	4604      	mov	r4, r0
 8017472:	460d      	mov	r5, r1
 8017474:	ec45 4b10 	vmov	d0, r4, r5
 8017478:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801747c:	2d00      	cmp	r5, #0
 801747e:	ee10 0a10 	vmov	r0, s0
 8017482:	4621      	mov	r1, r4
 8017484:	dc0f      	bgt.n	80174a6 <__ieee754_sqrt+0x62>
 8017486:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801748a:	4330      	orrs	r0, r6
 801748c:	d0f2      	beq.n	8017474 <__ieee754_sqrt+0x30>
 801748e:	b155      	cbz	r5, 80174a6 <__ieee754_sqrt+0x62>
 8017490:	ee10 2a10 	vmov	r2, s0
 8017494:	4620      	mov	r0, r4
 8017496:	4629      	mov	r1, r5
 8017498:	f7e8 ff06 	bl	80002a8 <__aeabi_dsub>
 801749c:	4602      	mov	r2, r0
 801749e:	460b      	mov	r3, r1
 80174a0:	f7e9 f9e4 	bl	800086c <__aeabi_ddiv>
 80174a4:	e7e4      	b.n	8017470 <__ieee754_sqrt+0x2c>
 80174a6:	151b      	asrs	r3, r3, #20
 80174a8:	d073      	beq.n	8017592 <__ieee754_sqrt+0x14e>
 80174aa:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80174ae:	07dd      	lsls	r5, r3, #31
 80174b0:	f3c2 0213 	ubfx	r2, r2, #0, #20
 80174b4:	bf48      	it	mi
 80174b6:	0fc8      	lsrmi	r0, r1, #31
 80174b8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80174bc:	bf44      	itt	mi
 80174be:	0049      	lslmi	r1, r1, #1
 80174c0:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 80174c4:	2500      	movs	r5, #0
 80174c6:	1058      	asrs	r0, r3, #1
 80174c8:	0fcb      	lsrs	r3, r1, #31
 80174ca:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 80174ce:	0049      	lsls	r1, r1, #1
 80174d0:	2316      	movs	r3, #22
 80174d2:	462c      	mov	r4, r5
 80174d4:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 80174d8:	19a7      	adds	r7, r4, r6
 80174da:	4297      	cmp	r7, r2
 80174dc:	bfde      	ittt	le
 80174de:	19bc      	addle	r4, r7, r6
 80174e0:	1bd2      	suble	r2, r2, r7
 80174e2:	19ad      	addle	r5, r5, r6
 80174e4:	0fcf      	lsrs	r7, r1, #31
 80174e6:	3b01      	subs	r3, #1
 80174e8:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 80174ec:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80174f0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80174f4:	d1f0      	bne.n	80174d8 <__ieee754_sqrt+0x94>
 80174f6:	f04f 0c20 	mov.w	ip, #32
 80174fa:	469e      	mov	lr, r3
 80174fc:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8017500:	42a2      	cmp	r2, r4
 8017502:	eb06 070e 	add.w	r7, r6, lr
 8017506:	dc02      	bgt.n	801750e <__ieee754_sqrt+0xca>
 8017508:	d112      	bne.n	8017530 <__ieee754_sqrt+0xec>
 801750a:	428f      	cmp	r7, r1
 801750c:	d810      	bhi.n	8017530 <__ieee754_sqrt+0xec>
 801750e:	2f00      	cmp	r7, #0
 8017510:	eb07 0e06 	add.w	lr, r7, r6
 8017514:	da42      	bge.n	801759c <__ieee754_sqrt+0x158>
 8017516:	f1be 0f00 	cmp.w	lr, #0
 801751a:	db3f      	blt.n	801759c <__ieee754_sqrt+0x158>
 801751c:	f104 0801 	add.w	r8, r4, #1
 8017520:	1b12      	subs	r2, r2, r4
 8017522:	428f      	cmp	r7, r1
 8017524:	bf88      	it	hi
 8017526:	f102 32ff 	addhi.w	r2, r2, #4294967295
 801752a:	1bc9      	subs	r1, r1, r7
 801752c:	4433      	add	r3, r6
 801752e:	4644      	mov	r4, r8
 8017530:	0052      	lsls	r2, r2, #1
 8017532:	f1bc 0c01 	subs.w	ip, ip, #1
 8017536:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 801753a:	ea4f 0656 	mov.w	r6, r6, lsr #1
 801753e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8017542:	d1dd      	bne.n	8017500 <__ieee754_sqrt+0xbc>
 8017544:	430a      	orrs	r2, r1
 8017546:	d006      	beq.n	8017556 <__ieee754_sqrt+0x112>
 8017548:	1c5c      	adds	r4, r3, #1
 801754a:	bf13      	iteet	ne
 801754c:	3301      	addne	r3, #1
 801754e:	3501      	addeq	r5, #1
 8017550:	4663      	moveq	r3, ip
 8017552:	f023 0301 	bicne.w	r3, r3, #1
 8017556:	106a      	asrs	r2, r5, #1
 8017558:	085b      	lsrs	r3, r3, #1
 801755a:	07e9      	lsls	r1, r5, #31
 801755c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8017560:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8017564:	bf48      	it	mi
 8017566:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 801756a:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 801756e:	461c      	mov	r4, r3
 8017570:	e780      	b.n	8017474 <__ieee754_sqrt+0x30>
 8017572:	0aca      	lsrs	r2, r1, #11
 8017574:	3815      	subs	r0, #21
 8017576:	0549      	lsls	r1, r1, #21
 8017578:	2a00      	cmp	r2, #0
 801757a:	d0fa      	beq.n	8017572 <__ieee754_sqrt+0x12e>
 801757c:	02d6      	lsls	r6, r2, #11
 801757e:	d50a      	bpl.n	8017596 <__ieee754_sqrt+0x152>
 8017580:	f1c3 0420 	rsb	r4, r3, #32
 8017584:	fa21 f404 	lsr.w	r4, r1, r4
 8017588:	1e5d      	subs	r5, r3, #1
 801758a:	4099      	lsls	r1, r3
 801758c:	4322      	orrs	r2, r4
 801758e:	1b43      	subs	r3, r0, r5
 8017590:	e78b      	b.n	80174aa <__ieee754_sqrt+0x66>
 8017592:	4618      	mov	r0, r3
 8017594:	e7f0      	b.n	8017578 <__ieee754_sqrt+0x134>
 8017596:	0052      	lsls	r2, r2, #1
 8017598:	3301      	adds	r3, #1
 801759a:	e7ef      	b.n	801757c <__ieee754_sqrt+0x138>
 801759c:	46a0      	mov	r8, r4
 801759e:	e7bf      	b.n	8017520 <__ieee754_sqrt+0xdc>
 80175a0:	7ff00000 	.word	0x7ff00000
 80175a4:	00000000 	.word	0x00000000

080175a8 <__kernel_cos>:
 80175a8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80175ac:	ec59 8b10 	vmov	r8, r9, d0
 80175b0:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 80175b4:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 80175b8:	ed2d 8b02 	vpush	{d8}
 80175bc:	eeb0 8a41 	vmov.f32	s16, s2
 80175c0:	eef0 8a61 	vmov.f32	s17, s3
 80175c4:	da07      	bge.n	80175d6 <__kernel_cos+0x2e>
 80175c6:	ee10 0a10 	vmov	r0, s0
 80175ca:	4649      	mov	r1, r9
 80175cc:	f7e9 fad4 	bl	8000b78 <__aeabi_d2iz>
 80175d0:	2800      	cmp	r0, #0
 80175d2:	f000 8089 	beq.w	80176e8 <__kernel_cos+0x140>
 80175d6:	4642      	mov	r2, r8
 80175d8:	464b      	mov	r3, r9
 80175da:	4640      	mov	r0, r8
 80175dc:	4649      	mov	r1, r9
 80175de:	f7e9 f81b 	bl	8000618 <__aeabi_dmul>
 80175e2:	2200      	movs	r2, #0
 80175e4:	4b4e      	ldr	r3, [pc, #312]	; (8017720 <__kernel_cos+0x178>)
 80175e6:	4604      	mov	r4, r0
 80175e8:	460d      	mov	r5, r1
 80175ea:	f7e9 f815 	bl	8000618 <__aeabi_dmul>
 80175ee:	a340      	add	r3, pc, #256	; (adr r3, 80176f0 <__kernel_cos+0x148>)
 80175f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80175f4:	4682      	mov	sl, r0
 80175f6:	468b      	mov	fp, r1
 80175f8:	4620      	mov	r0, r4
 80175fa:	4629      	mov	r1, r5
 80175fc:	f7e9 f80c 	bl	8000618 <__aeabi_dmul>
 8017600:	a33d      	add	r3, pc, #244	; (adr r3, 80176f8 <__kernel_cos+0x150>)
 8017602:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017606:	f7e8 fe51 	bl	80002ac <__adddf3>
 801760a:	4622      	mov	r2, r4
 801760c:	462b      	mov	r3, r5
 801760e:	f7e9 f803 	bl	8000618 <__aeabi_dmul>
 8017612:	a33b      	add	r3, pc, #236	; (adr r3, 8017700 <__kernel_cos+0x158>)
 8017614:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017618:	f7e8 fe46 	bl	80002a8 <__aeabi_dsub>
 801761c:	4622      	mov	r2, r4
 801761e:	462b      	mov	r3, r5
 8017620:	f7e8 fffa 	bl	8000618 <__aeabi_dmul>
 8017624:	a338      	add	r3, pc, #224	; (adr r3, 8017708 <__kernel_cos+0x160>)
 8017626:	e9d3 2300 	ldrd	r2, r3, [r3]
 801762a:	f7e8 fe3f 	bl	80002ac <__adddf3>
 801762e:	4622      	mov	r2, r4
 8017630:	462b      	mov	r3, r5
 8017632:	f7e8 fff1 	bl	8000618 <__aeabi_dmul>
 8017636:	a336      	add	r3, pc, #216	; (adr r3, 8017710 <__kernel_cos+0x168>)
 8017638:	e9d3 2300 	ldrd	r2, r3, [r3]
 801763c:	f7e8 fe34 	bl	80002a8 <__aeabi_dsub>
 8017640:	4622      	mov	r2, r4
 8017642:	462b      	mov	r3, r5
 8017644:	f7e8 ffe8 	bl	8000618 <__aeabi_dmul>
 8017648:	a333      	add	r3, pc, #204	; (adr r3, 8017718 <__kernel_cos+0x170>)
 801764a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801764e:	f7e8 fe2d 	bl	80002ac <__adddf3>
 8017652:	4622      	mov	r2, r4
 8017654:	462b      	mov	r3, r5
 8017656:	f7e8 ffdf 	bl	8000618 <__aeabi_dmul>
 801765a:	4622      	mov	r2, r4
 801765c:	462b      	mov	r3, r5
 801765e:	f7e8 ffdb 	bl	8000618 <__aeabi_dmul>
 8017662:	ec53 2b18 	vmov	r2, r3, d8
 8017666:	4604      	mov	r4, r0
 8017668:	460d      	mov	r5, r1
 801766a:	4640      	mov	r0, r8
 801766c:	4649      	mov	r1, r9
 801766e:	f7e8 ffd3 	bl	8000618 <__aeabi_dmul>
 8017672:	460b      	mov	r3, r1
 8017674:	4602      	mov	r2, r0
 8017676:	4629      	mov	r1, r5
 8017678:	4620      	mov	r0, r4
 801767a:	f7e8 fe15 	bl	80002a8 <__aeabi_dsub>
 801767e:	4b29      	ldr	r3, [pc, #164]	; (8017724 <__kernel_cos+0x17c>)
 8017680:	429e      	cmp	r6, r3
 8017682:	4680      	mov	r8, r0
 8017684:	4689      	mov	r9, r1
 8017686:	dc11      	bgt.n	80176ac <__kernel_cos+0x104>
 8017688:	4602      	mov	r2, r0
 801768a:	460b      	mov	r3, r1
 801768c:	4650      	mov	r0, sl
 801768e:	4659      	mov	r1, fp
 8017690:	f7e8 fe0a 	bl	80002a8 <__aeabi_dsub>
 8017694:	460b      	mov	r3, r1
 8017696:	4924      	ldr	r1, [pc, #144]	; (8017728 <__kernel_cos+0x180>)
 8017698:	4602      	mov	r2, r0
 801769a:	2000      	movs	r0, #0
 801769c:	f7e8 fe04 	bl	80002a8 <__aeabi_dsub>
 80176a0:	ecbd 8b02 	vpop	{d8}
 80176a4:	ec41 0b10 	vmov	d0, r0, r1
 80176a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80176ac:	4b1f      	ldr	r3, [pc, #124]	; (801772c <__kernel_cos+0x184>)
 80176ae:	491e      	ldr	r1, [pc, #120]	; (8017728 <__kernel_cos+0x180>)
 80176b0:	429e      	cmp	r6, r3
 80176b2:	bfcc      	ite	gt
 80176b4:	4d1e      	ldrgt	r5, [pc, #120]	; (8017730 <__kernel_cos+0x188>)
 80176b6:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 80176ba:	2400      	movs	r4, #0
 80176bc:	4622      	mov	r2, r4
 80176be:	462b      	mov	r3, r5
 80176c0:	2000      	movs	r0, #0
 80176c2:	f7e8 fdf1 	bl	80002a8 <__aeabi_dsub>
 80176c6:	4622      	mov	r2, r4
 80176c8:	4606      	mov	r6, r0
 80176ca:	460f      	mov	r7, r1
 80176cc:	462b      	mov	r3, r5
 80176ce:	4650      	mov	r0, sl
 80176d0:	4659      	mov	r1, fp
 80176d2:	f7e8 fde9 	bl	80002a8 <__aeabi_dsub>
 80176d6:	4642      	mov	r2, r8
 80176d8:	464b      	mov	r3, r9
 80176da:	f7e8 fde5 	bl	80002a8 <__aeabi_dsub>
 80176de:	4602      	mov	r2, r0
 80176e0:	460b      	mov	r3, r1
 80176e2:	4630      	mov	r0, r6
 80176e4:	4639      	mov	r1, r7
 80176e6:	e7d9      	b.n	801769c <__kernel_cos+0xf4>
 80176e8:	2000      	movs	r0, #0
 80176ea:	490f      	ldr	r1, [pc, #60]	; (8017728 <__kernel_cos+0x180>)
 80176ec:	e7d8      	b.n	80176a0 <__kernel_cos+0xf8>
 80176ee:	bf00      	nop
 80176f0:	be8838d4 	.word	0xbe8838d4
 80176f4:	bda8fae9 	.word	0xbda8fae9
 80176f8:	bdb4b1c4 	.word	0xbdb4b1c4
 80176fc:	3e21ee9e 	.word	0x3e21ee9e
 8017700:	809c52ad 	.word	0x809c52ad
 8017704:	3e927e4f 	.word	0x3e927e4f
 8017708:	19cb1590 	.word	0x19cb1590
 801770c:	3efa01a0 	.word	0x3efa01a0
 8017710:	16c15177 	.word	0x16c15177
 8017714:	3f56c16c 	.word	0x3f56c16c
 8017718:	5555554c 	.word	0x5555554c
 801771c:	3fa55555 	.word	0x3fa55555
 8017720:	3fe00000 	.word	0x3fe00000
 8017724:	3fd33332 	.word	0x3fd33332
 8017728:	3ff00000 	.word	0x3ff00000
 801772c:	3fe90000 	.word	0x3fe90000
 8017730:	3fd20000 	.word	0x3fd20000
 8017734:	00000000 	.word	0x00000000

08017738 <__kernel_rem_pio2>:
 8017738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801773c:	ed2d 8b02 	vpush	{d8}
 8017740:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8017744:	1ed4      	subs	r4, r2, #3
 8017746:	9308      	str	r3, [sp, #32]
 8017748:	9101      	str	r1, [sp, #4]
 801774a:	4bc5      	ldr	r3, [pc, #788]	; (8017a60 <__kernel_rem_pio2+0x328>)
 801774c:	99a6      	ldr	r1, [sp, #664]	; 0x298
 801774e:	9009      	str	r0, [sp, #36]	; 0x24
 8017750:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8017754:	9304      	str	r3, [sp, #16]
 8017756:	9b08      	ldr	r3, [sp, #32]
 8017758:	3b01      	subs	r3, #1
 801775a:	9307      	str	r3, [sp, #28]
 801775c:	2318      	movs	r3, #24
 801775e:	fb94 f4f3 	sdiv	r4, r4, r3
 8017762:	f06f 0317 	mvn.w	r3, #23
 8017766:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 801776a:	fb04 3303 	mla	r3, r4, r3, r3
 801776e:	eb03 0a02 	add.w	sl, r3, r2
 8017772:	9b04      	ldr	r3, [sp, #16]
 8017774:	9a07      	ldr	r2, [sp, #28]
 8017776:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8017a50 <__kernel_rem_pio2+0x318>
 801777a:	eb03 0802 	add.w	r8, r3, r2
 801777e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8017780:	1aa7      	subs	r7, r4, r2
 8017782:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8017786:	ae22      	add	r6, sp, #136	; 0x88
 8017788:	2500      	movs	r5, #0
 801778a:	4545      	cmp	r5, r8
 801778c:	dd13      	ble.n	80177b6 <__kernel_rem_pio2+0x7e>
 801778e:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 8017a50 <__kernel_rem_pio2+0x318>
 8017792:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8017796:	2600      	movs	r6, #0
 8017798:	9b04      	ldr	r3, [sp, #16]
 801779a:	429e      	cmp	r6, r3
 801779c:	dc32      	bgt.n	8017804 <__kernel_rem_pio2+0xcc>
 801779e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80177a0:	9302      	str	r3, [sp, #8]
 80177a2:	9b08      	ldr	r3, [sp, #32]
 80177a4:	199d      	adds	r5, r3, r6
 80177a6:	ab22      	add	r3, sp, #136	; 0x88
 80177a8:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80177ac:	9306      	str	r3, [sp, #24]
 80177ae:	ec59 8b18 	vmov	r8, r9, d8
 80177b2:	2700      	movs	r7, #0
 80177b4:	e01f      	b.n	80177f6 <__kernel_rem_pio2+0xbe>
 80177b6:	42ef      	cmn	r7, r5
 80177b8:	d407      	bmi.n	80177ca <__kernel_rem_pio2+0x92>
 80177ba:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80177be:	f7e8 fec1 	bl	8000544 <__aeabi_i2d>
 80177c2:	e8e6 0102 	strd	r0, r1, [r6], #8
 80177c6:	3501      	adds	r5, #1
 80177c8:	e7df      	b.n	801778a <__kernel_rem_pio2+0x52>
 80177ca:	ec51 0b18 	vmov	r0, r1, d8
 80177ce:	e7f8      	b.n	80177c2 <__kernel_rem_pio2+0x8a>
 80177d0:	9906      	ldr	r1, [sp, #24]
 80177d2:	9d02      	ldr	r5, [sp, #8]
 80177d4:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 80177d8:	9106      	str	r1, [sp, #24]
 80177da:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 80177de:	9502      	str	r5, [sp, #8]
 80177e0:	f7e8 ff1a 	bl	8000618 <__aeabi_dmul>
 80177e4:	4602      	mov	r2, r0
 80177e6:	460b      	mov	r3, r1
 80177e8:	4640      	mov	r0, r8
 80177ea:	4649      	mov	r1, r9
 80177ec:	f7e8 fd5e 	bl	80002ac <__adddf3>
 80177f0:	3701      	adds	r7, #1
 80177f2:	4680      	mov	r8, r0
 80177f4:	4689      	mov	r9, r1
 80177f6:	9b07      	ldr	r3, [sp, #28]
 80177f8:	429f      	cmp	r7, r3
 80177fa:	dde9      	ble.n	80177d0 <__kernel_rem_pio2+0x98>
 80177fc:	e8eb 8902 	strd	r8, r9, [fp], #8
 8017800:	3601      	adds	r6, #1
 8017802:	e7c9      	b.n	8017798 <__kernel_rem_pio2+0x60>
 8017804:	9b04      	ldr	r3, [sp, #16]
 8017806:	aa0e      	add	r2, sp, #56	; 0x38
 8017808:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801780c:	930c      	str	r3, [sp, #48]	; 0x30
 801780e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8017810:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8017814:	9c04      	ldr	r4, [sp, #16]
 8017816:	930b      	str	r3, [sp, #44]	; 0x2c
 8017818:	ab9a      	add	r3, sp, #616	; 0x268
 801781a:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 801781e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8017822:	f10b 3bff 	add.w	fp, fp, #4294967295
 8017826:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 801782a:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 801782e:	ab9a      	add	r3, sp, #616	; 0x268
 8017830:	445b      	add	r3, fp
 8017832:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 8017836:	2500      	movs	r5, #0
 8017838:	1b63      	subs	r3, r4, r5
 801783a:	2b00      	cmp	r3, #0
 801783c:	dc78      	bgt.n	8017930 <__kernel_rem_pio2+0x1f8>
 801783e:	4650      	mov	r0, sl
 8017840:	ec49 8b10 	vmov	d0, r8, r9
 8017844:	f000 fda8 	bl	8018398 <scalbn>
 8017848:	ec57 6b10 	vmov	r6, r7, d0
 801784c:	2200      	movs	r2, #0
 801784e:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8017852:	ee10 0a10 	vmov	r0, s0
 8017856:	4639      	mov	r1, r7
 8017858:	f7e8 fede 	bl	8000618 <__aeabi_dmul>
 801785c:	ec41 0b10 	vmov	d0, r0, r1
 8017860:	f000 fd12 	bl	8018288 <floor>
 8017864:	2200      	movs	r2, #0
 8017866:	ec51 0b10 	vmov	r0, r1, d0
 801786a:	4b7e      	ldr	r3, [pc, #504]	; (8017a64 <__kernel_rem_pio2+0x32c>)
 801786c:	f7e8 fed4 	bl	8000618 <__aeabi_dmul>
 8017870:	4602      	mov	r2, r0
 8017872:	460b      	mov	r3, r1
 8017874:	4630      	mov	r0, r6
 8017876:	4639      	mov	r1, r7
 8017878:	f7e8 fd16 	bl	80002a8 <__aeabi_dsub>
 801787c:	460f      	mov	r7, r1
 801787e:	4606      	mov	r6, r0
 8017880:	f7e9 f97a 	bl	8000b78 <__aeabi_d2iz>
 8017884:	9006      	str	r0, [sp, #24]
 8017886:	f7e8 fe5d 	bl	8000544 <__aeabi_i2d>
 801788a:	4602      	mov	r2, r0
 801788c:	460b      	mov	r3, r1
 801788e:	4630      	mov	r0, r6
 8017890:	4639      	mov	r1, r7
 8017892:	f7e8 fd09 	bl	80002a8 <__aeabi_dsub>
 8017896:	f1ba 0f00 	cmp.w	sl, #0
 801789a:	4606      	mov	r6, r0
 801789c:	460f      	mov	r7, r1
 801789e:	dd6c      	ble.n	801797a <__kernel_rem_pio2+0x242>
 80178a0:	1e62      	subs	r2, r4, #1
 80178a2:	ab0e      	add	r3, sp, #56	; 0x38
 80178a4:	f1ca 0118 	rsb	r1, sl, #24
 80178a8:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80178ac:	9d06      	ldr	r5, [sp, #24]
 80178ae:	fa40 f301 	asr.w	r3, r0, r1
 80178b2:	441d      	add	r5, r3
 80178b4:	408b      	lsls	r3, r1
 80178b6:	1ac0      	subs	r0, r0, r3
 80178b8:	ab0e      	add	r3, sp, #56	; 0x38
 80178ba:	9506      	str	r5, [sp, #24]
 80178bc:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80178c0:	f1ca 0317 	rsb	r3, sl, #23
 80178c4:	fa40 f303 	asr.w	r3, r0, r3
 80178c8:	9302      	str	r3, [sp, #8]
 80178ca:	9b02      	ldr	r3, [sp, #8]
 80178cc:	2b00      	cmp	r3, #0
 80178ce:	dd62      	ble.n	8017996 <__kernel_rem_pio2+0x25e>
 80178d0:	9b06      	ldr	r3, [sp, #24]
 80178d2:	2200      	movs	r2, #0
 80178d4:	3301      	adds	r3, #1
 80178d6:	9306      	str	r3, [sp, #24]
 80178d8:	4615      	mov	r5, r2
 80178da:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 80178de:	4294      	cmp	r4, r2
 80178e0:	f300 8095 	bgt.w	8017a0e <__kernel_rem_pio2+0x2d6>
 80178e4:	f1ba 0f00 	cmp.w	sl, #0
 80178e8:	dd07      	ble.n	80178fa <__kernel_rem_pio2+0x1c2>
 80178ea:	f1ba 0f01 	cmp.w	sl, #1
 80178ee:	f000 80a2 	beq.w	8017a36 <__kernel_rem_pio2+0x2fe>
 80178f2:	f1ba 0f02 	cmp.w	sl, #2
 80178f6:	f000 80c1 	beq.w	8017a7c <__kernel_rem_pio2+0x344>
 80178fa:	9b02      	ldr	r3, [sp, #8]
 80178fc:	2b02      	cmp	r3, #2
 80178fe:	d14a      	bne.n	8017996 <__kernel_rem_pio2+0x25e>
 8017900:	4632      	mov	r2, r6
 8017902:	463b      	mov	r3, r7
 8017904:	2000      	movs	r0, #0
 8017906:	4958      	ldr	r1, [pc, #352]	; (8017a68 <__kernel_rem_pio2+0x330>)
 8017908:	f7e8 fcce 	bl	80002a8 <__aeabi_dsub>
 801790c:	4606      	mov	r6, r0
 801790e:	460f      	mov	r7, r1
 8017910:	2d00      	cmp	r5, #0
 8017912:	d040      	beq.n	8017996 <__kernel_rem_pio2+0x25e>
 8017914:	4650      	mov	r0, sl
 8017916:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8017a58 <__kernel_rem_pio2+0x320>
 801791a:	f000 fd3d 	bl	8018398 <scalbn>
 801791e:	4630      	mov	r0, r6
 8017920:	4639      	mov	r1, r7
 8017922:	ec53 2b10 	vmov	r2, r3, d0
 8017926:	f7e8 fcbf 	bl	80002a8 <__aeabi_dsub>
 801792a:	4606      	mov	r6, r0
 801792c:	460f      	mov	r7, r1
 801792e:	e032      	b.n	8017996 <__kernel_rem_pio2+0x25e>
 8017930:	2200      	movs	r2, #0
 8017932:	4b4e      	ldr	r3, [pc, #312]	; (8017a6c <__kernel_rem_pio2+0x334>)
 8017934:	4640      	mov	r0, r8
 8017936:	4649      	mov	r1, r9
 8017938:	f7e8 fe6e 	bl	8000618 <__aeabi_dmul>
 801793c:	f7e9 f91c 	bl	8000b78 <__aeabi_d2iz>
 8017940:	f7e8 fe00 	bl	8000544 <__aeabi_i2d>
 8017944:	2200      	movs	r2, #0
 8017946:	4b4a      	ldr	r3, [pc, #296]	; (8017a70 <__kernel_rem_pio2+0x338>)
 8017948:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801794c:	f7e8 fe64 	bl	8000618 <__aeabi_dmul>
 8017950:	4602      	mov	r2, r0
 8017952:	460b      	mov	r3, r1
 8017954:	4640      	mov	r0, r8
 8017956:	4649      	mov	r1, r9
 8017958:	f7e8 fca6 	bl	80002a8 <__aeabi_dsub>
 801795c:	f7e9 f90c 	bl	8000b78 <__aeabi_d2iz>
 8017960:	ab0e      	add	r3, sp, #56	; 0x38
 8017962:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 8017966:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 801796a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801796e:	f7e8 fc9d 	bl	80002ac <__adddf3>
 8017972:	3501      	adds	r5, #1
 8017974:	4680      	mov	r8, r0
 8017976:	4689      	mov	r9, r1
 8017978:	e75e      	b.n	8017838 <__kernel_rem_pio2+0x100>
 801797a:	d105      	bne.n	8017988 <__kernel_rem_pio2+0x250>
 801797c:	1e63      	subs	r3, r4, #1
 801797e:	aa0e      	add	r2, sp, #56	; 0x38
 8017980:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8017984:	15c3      	asrs	r3, r0, #23
 8017986:	e79f      	b.n	80178c8 <__kernel_rem_pio2+0x190>
 8017988:	2200      	movs	r2, #0
 801798a:	4b3a      	ldr	r3, [pc, #232]	; (8017a74 <__kernel_rem_pio2+0x33c>)
 801798c:	f7e9 f8ca 	bl	8000b24 <__aeabi_dcmpge>
 8017990:	2800      	cmp	r0, #0
 8017992:	d139      	bne.n	8017a08 <__kernel_rem_pio2+0x2d0>
 8017994:	9002      	str	r0, [sp, #8]
 8017996:	2200      	movs	r2, #0
 8017998:	2300      	movs	r3, #0
 801799a:	4630      	mov	r0, r6
 801799c:	4639      	mov	r1, r7
 801799e:	f7e9 f8a3 	bl	8000ae8 <__aeabi_dcmpeq>
 80179a2:	2800      	cmp	r0, #0
 80179a4:	f000 80c7 	beq.w	8017b36 <__kernel_rem_pio2+0x3fe>
 80179a8:	1e65      	subs	r5, r4, #1
 80179aa:	462b      	mov	r3, r5
 80179ac:	2200      	movs	r2, #0
 80179ae:	9904      	ldr	r1, [sp, #16]
 80179b0:	428b      	cmp	r3, r1
 80179b2:	da6a      	bge.n	8017a8a <__kernel_rem_pio2+0x352>
 80179b4:	2a00      	cmp	r2, #0
 80179b6:	f000 8088 	beq.w	8017aca <__kernel_rem_pio2+0x392>
 80179ba:	ab0e      	add	r3, sp, #56	; 0x38
 80179bc:	f1aa 0a18 	sub.w	sl, sl, #24
 80179c0:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 80179c4:	2b00      	cmp	r3, #0
 80179c6:	f000 80b4 	beq.w	8017b32 <__kernel_rem_pio2+0x3fa>
 80179ca:	4650      	mov	r0, sl
 80179cc:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8017a58 <__kernel_rem_pio2+0x320>
 80179d0:	f000 fce2 	bl	8018398 <scalbn>
 80179d4:	00ec      	lsls	r4, r5, #3
 80179d6:	ab72      	add	r3, sp, #456	; 0x1c8
 80179d8:	191e      	adds	r6, r3, r4
 80179da:	ec59 8b10 	vmov	r8, r9, d0
 80179de:	f106 0a08 	add.w	sl, r6, #8
 80179e2:	462f      	mov	r7, r5
 80179e4:	2f00      	cmp	r7, #0
 80179e6:	f280 80df 	bge.w	8017ba8 <__kernel_rem_pio2+0x470>
 80179ea:	ed9f 8b19 	vldr	d8, [pc, #100]	; 8017a50 <__kernel_rem_pio2+0x318>
 80179ee:	f04f 0a00 	mov.w	sl, #0
 80179f2:	eba5 030a 	sub.w	r3, r5, sl
 80179f6:	2b00      	cmp	r3, #0
 80179f8:	f2c0 810a 	blt.w	8017c10 <__kernel_rem_pio2+0x4d8>
 80179fc:	f8df b078 	ldr.w	fp, [pc, #120]	; 8017a78 <__kernel_rem_pio2+0x340>
 8017a00:	ec59 8b18 	vmov	r8, r9, d8
 8017a04:	2700      	movs	r7, #0
 8017a06:	e0f5      	b.n	8017bf4 <__kernel_rem_pio2+0x4bc>
 8017a08:	2302      	movs	r3, #2
 8017a0a:	9302      	str	r3, [sp, #8]
 8017a0c:	e760      	b.n	80178d0 <__kernel_rem_pio2+0x198>
 8017a0e:	ab0e      	add	r3, sp, #56	; 0x38
 8017a10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017a14:	b94d      	cbnz	r5, 8017a2a <__kernel_rem_pio2+0x2f2>
 8017a16:	b12b      	cbz	r3, 8017a24 <__kernel_rem_pio2+0x2ec>
 8017a18:	a80e      	add	r0, sp, #56	; 0x38
 8017a1a:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8017a1e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8017a22:	2301      	movs	r3, #1
 8017a24:	3201      	adds	r2, #1
 8017a26:	461d      	mov	r5, r3
 8017a28:	e759      	b.n	80178de <__kernel_rem_pio2+0x1a6>
 8017a2a:	a80e      	add	r0, sp, #56	; 0x38
 8017a2c:	1acb      	subs	r3, r1, r3
 8017a2e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8017a32:	462b      	mov	r3, r5
 8017a34:	e7f6      	b.n	8017a24 <__kernel_rem_pio2+0x2ec>
 8017a36:	1e62      	subs	r2, r4, #1
 8017a38:	ab0e      	add	r3, sp, #56	; 0x38
 8017a3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017a3e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8017a42:	a90e      	add	r1, sp, #56	; 0x38
 8017a44:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8017a48:	e757      	b.n	80178fa <__kernel_rem_pio2+0x1c2>
 8017a4a:	bf00      	nop
 8017a4c:	f3af 8000 	nop.w
	...
 8017a5c:	3ff00000 	.word	0x3ff00000
 8017a60:	08018ea8 	.word	0x08018ea8
 8017a64:	40200000 	.word	0x40200000
 8017a68:	3ff00000 	.word	0x3ff00000
 8017a6c:	3e700000 	.word	0x3e700000
 8017a70:	41700000 	.word	0x41700000
 8017a74:	3fe00000 	.word	0x3fe00000
 8017a78:	08018e68 	.word	0x08018e68
 8017a7c:	1e62      	subs	r2, r4, #1
 8017a7e:	ab0e      	add	r3, sp, #56	; 0x38
 8017a80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017a84:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8017a88:	e7db      	b.n	8017a42 <__kernel_rem_pio2+0x30a>
 8017a8a:	a90e      	add	r1, sp, #56	; 0x38
 8017a8c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8017a90:	3b01      	subs	r3, #1
 8017a92:	430a      	orrs	r2, r1
 8017a94:	e78b      	b.n	80179ae <__kernel_rem_pio2+0x276>
 8017a96:	3301      	adds	r3, #1
 8017a98:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8017a9c:	2900      	cmp	r1, #0
 8017a9e:	d0fa      	beq.n	8017a96 <__kernel_rem_pio2+0x35e>
 8017aa0:	9a08      	ldr	r2, [sp, #32]
 8017aa2:	4422      	add	r2, r4
 8017aa4:	00d2      	lsls	r2, r2, #3
 8017aa6:	a922      	add	r1, sp, #136	; 0x88
 8017aa8:	18e3      	adds	r3, r4, r3
 8017aaa:	9206      	str	r2, [sp, #24]
 8017aac:	440a      	add	r2, r1
 8017aae:	9302      	str	r3, [sp, #8]
 8017ab0:	f10b 0108 	add.w	r1, fp, #8
 8017ab4:	f102 0308 	add.w	r3, r2, #8
 8017ab8:	1c66      	adds	r6, r4, #1
 8017aba:	910a      	str	r1, [sp, #40]	; 0x28
 8017abc:	2500      	movs	r5, #0
 8017abe:	930d      	str	r3, [sp, #52]	; 0x34
 8017ac0:	9b02      	ldr	r3, [sp, #8]
 8017ac2:	42b3      	cmp	r3, r6
 8017ac4:	da04      	bge.n	8017ad0 <__kernel_rem_pio2+0x398>
 8017ac6:	461c      	mov	r4, r3
 8017ac8:	e6a6      	b.n	8017818 <__kernel_rem_pio2+0xe0>
 8017aca:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8017acc:	2301      	movs	r3, #1
 8017ace:	e7e3      	b.n	8017a98 <__kernel_rem_pio2+0x360>
 8017ad0:	9b06      	ldr	r3, [sp, #24]
 8017ad2:	18ef      	adds	r7, r5, r3
 8017ad4:	ab22      	add	r3, sp, #136	; 0x88
 8017ad6:	441f      	add	r7, r3
 8017ad8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8017ada:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8017ade:	f7e8 fd31 	bl	8000544 <__aeabi_i2d>
 8017ae2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017ae4:	461c      	mov	r4, r3
 8017ae6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8017ae8:	e9c7 0100 	strd	r0, r1, [r7]
 8017aec:	eb03 0b05 	add.w	fp, r3, r5
 8017af0:	2700      	movs	r7, #0
 8017af2:	f04f 0800 	mov.w	r8, #0
 8017af6:	f04f 0900 	mov.w	r9, #0
 8017afa:	9b07      	ldr	r3, [sp, #28]
 8017afc:	429f      	cmp	r7, r3
 8017afe:	dd08      	ble.n	8017b12 <__kernel_rem_pio2+0x3da>
 8017b00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017b02:	aa72      	add	r2, sp, #456	; 0x1c8
 8017b04:	18eb      	adds	r3, r5, r3
 8017b06:	4413      	add	r3, r2
 8017b08:	e9c3 8902 	strd	r8, r9, [r3, #8]
 8017b0c:	3601      	adds	r6, #1
 8017b0e:	3508      	adds	r5, #8
 8017b10:	e7d6      	b.n	8017ac0 <__kernel_rem_pio2+0x388>
 8017b12:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8017b16:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8017b1a:	f7e8 fd7d 	bl	8000618 <__aeabi_dmul>
 8017b1e:	4602      	mov	r2, r0
 8017b20:	460b      	mov	r3, r1
 8017b22:	4640      	mov	r0, r8
 8017b24:	4649      	mov	r1, r9
 8017b26:	f7e8 fbc1 	bl	80002ac <__adddf3>
 8017b2a:	3701      	adds	r7, #1
 8017b2c:	4680      	mov	r8, r0
 8017b2e:	4689      	mov	r9, r1
 8017b30:	e7e3      	b.n	8017afa <__kernel_rem_pio2+0x3c2>
 8017b32:	3d01      	subs	r5, #1
 8017b34:	e741      	b.n	80179ba <__kernel_rem_pio2+0x282>
 8017b36:	f1ca 0000 	rsb	r0, sl, #0
 8017b3a:	ec47 6b10 	vmov	d0, r6, r7
 8017b3e:	f000 fc2b 	bl	8018398 <scalbn>
 8017b42:	ec57 6b10 	vmov	r6, r7, d0
 8017b46:	2200      	movs	r2, #0
 8017b48:	4b99      	ldr	r3, [pc, #612]	; (8017db0 <__kernel_rem_pio2+0x678>)
 8017b4a:	ee10 0a10 	vmov	r0, s0
 8017b4e:	4639      	mov	r1, r7
 8017b50:	f7e8 ffe8 	bl	8000b24 <__aeabi_dcmpge>
 8017b54:	b1f8      	cbz	r0, 8017b96 <__kernel_rem_pio2+0x45e>
 8017b56:	2200      	movs	r2, #0
 8017b58:	4b96      	ldr	r3, [pc, #600]	; (8017db4 <__kernel_rem_pio2+0x67c>)
 8017b5a:	4630      	mov	r0, r6
 8017b5c:	4639      	mov	r1, r7
 8017b5e:	f7e8 fd5b 	bl	8000618 <__aeabi_dmul>
 8017b62:	f7e9 f809 	bl	8000b78 <__aeabi_d2iz>
 8017b66:	4680      	mov	r8, r0
 8017b68:	f7e8 fcec 	bl	8000544 <__aeabi_i2d>
 8017b6c:	2200      	movs	r2, #0
 8017b6e:	4b90      	ldr	r3, [pc, #576]	; (8017db0 <__kernel_rem_pio2+0x678>)
 8017b70:	f7e8 fd52 	bl	8000618 <__aeabi_dmul>
 8017b74:	460b      	mov	r3, r1
 8017b76:	4602      	mov	r2, r0
 8017b78:	4639      	mov	r1, r7
 8017b7a:	4630      	mov	r0, r6
 8017b7c:	f7e8 fb94 	bl	80002a8 <__aeabi_dsub>
 8017b80:	f7e8 fffa 	bl	8000b78 <__aeabi_d2iz>
 8017b84:	1c65      	adds	r5, r4, #1
 8017b86:	ab0e      	add	r3, sp, #56	; 0x38
 8017b88:	f10a 0a18 	add.w	sl, sl, #24
 8017b8c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8017b90:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8017b94:	e719      	b.n	80179ca <__kernel_rem_pio2+0x292>
 8017b96:	4630      	mov	r0, r6
 8017b98:	4639      	mov	r1, r7
 8017b9a:	f7e8 ffed 	bl	8000b78 <__aeabi_d2iz>
 8017b9e:	ab0e      	add	r3, sp, #56	; 0x38
 8017ba0:	4625      	mov	r5, r4
 8017ba2:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8017ba6:	e710      	b.n	80179ca <__kernel_rem_pio2+0x292>
 8017ba8:	ab0e      	add	r3, sp, #56	; 0x38
 8017baa:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8017bae:	f7e8 fcc9 	bl	8000544 <__aeabi_i2d>
 8017bb2:	4642      	mov	r2, r8
 8017bb4:	464b      	mov	r3, r9
 8017bb6:	f7e8 fd2f 	bl	8000618 <__aeabi_dmul>
 8017bba:	2200      	movs	r2, #0
 8017bbc:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8017bc0:	4b7c      	ldr	r3, [pc, #496]	; (8017db4 <__kernel_rem_pio2+0x67c>)
 8017bc2:	4640      	mov	r0, r8
 8017bc4:	4649      	mov	r1, r9
 8017bc6:	f7e8 fd27 	bl	8000618 <__aeabi_dmul>
 8017bca:	3f01      	subs	r7, #1
 8017bcc:	4680      	mov	r8, r0
 8017bce:	4689      	mov	r9, r1
 8017bd0:	e708      	b.n	80179e4 <__kernel_rem_pio2+0x2ac>
 8017bd2:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 8017bd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017bda:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 8017bde:	f7e8 fd1b 	bl	8000618 <__aeabi_dmul>
 8017be2:	4602      	mov	r2, r0
 8017be4:	460b      	mov	r3, r1
 8017be6:	4640      	mov	r0, r8
 8017be8:	4649      	mov	r1, r9
 8017bea:	f7e8 fb5f 	bl	80002ac <__adddf3>
 8017bee:	3701      	adds	r7, #1
 8017bf0:	4680      	mov	r8, r0
 8017bf2:	4689      	mov	r9, r1
 8017bf4:	9b04      	ldr	r3, [sp, #16]
 8017bf6:	429f      	cmp	r7, r3
 8017bf8:	dc01      	bgt.n	8017bfe <__kernel_rem_pio2+0x4c6>
 8017bfa:	45ba      	cmp	sl, r7
 8017bfc:	dae9      	bge.n	8017bd2 <__kernel_rem_pio2+0x49a>
 8017bfe:	ab4a      	add	r3, sp, #296	; 0x128
 8017c00:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8017c04:	e9c3 8900 	strd	r8, r9, [r3]
 8017c08:	f10a 0a01 	add.w	sl, sl, #1
 8017c0c:	3e08      	subs	r6, #8
 8017c0e:	e6f0      	b.n	80179f2 <__kernel_rem_pio2+0x2ba>
 8017c10:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8017c12:	2b03      	cmp	r3, #3
 8017c14:	d85b      	bhi.n	8017cce <__kernel_rem_pio2+0x596>
 8017c16:	e8df f003 	tbb	[pc, r3]
 8017c1a:	264a      	.short	0x264a
 8017c1c:	0226      	.short	0x0226
 8017c1e:	ab9a      	add	r3, sp, #616	; 0x268
 8017c20:	441c      	add	r4, r3
 8017c22:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8017c26:	46a2      	mov	sl, r4
 8017c28:	46ab      	mov	fp, r5
 8017c2a:	f1bb 0f00 	cmp.w	fp, #0
 8017c2e:	dc6c      	bgt.n	8017d0a <__kernel_rem_pio2+0x5d2>
 8017c30:	46a2      	mov	sl, r4
 8017c32:	46ab      	mov	fp, r5
 8017c34:	f1bb 0f01 	cmp.w	fp, #1
 8017c38:	f300 8086 	bgt.w	8017d48 <__kernel_rem_pio2+0x610>
 8017c3c:	2000      	movs	r0, #0
 8017c3e:	2100      	movs	r1, #0
 8017c40:	2d01      	cmp	r5, #1
 8017c42:	f300 80a0 	bgt.w	8017d86 <__kernel_rem_pio2+0x64e>
 8017c46:	9b02      	ldr	r3, [sp, #8]
 8017c48:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 8017c4c:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 8017c50:	2b00      	cmp	r3, #0
 8017c52:	f040 809e 	bne.w	8017d92 <__kernel_rem_pio2+0x65a>
 8017c56:	9b01      	ldr	r3, [sp, #4]
 8017c58:	e9c3 7800 	strd	r7, r8, [r3]
 8017c5c:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8017c60:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8017c64:	e033      	b.n	8017cce <__kernel_rem_pio2+0x596>
 8017c66:	3408      	adds	r4, #8
 8017c68:	ab4a      	add	r3, sp, #296	; 0x128
 8017c6a:	441c      	add	r4, r3
 8017c6c:	462e      	mov	r6, r5
 8017c6e:	2000      	movs	r0, #0
 8017c70:	2100      	movs	r1, #0
 8017c72:	2e00      	cmp	r6, #0
 8017c74:	da3a      	bge.n	8017cec <__kernel_rem_pio2+0x5b4>
 8017c76:	9b02      	ldr	r3, [sp, #8]
 8017c78:	2b00      	cmp	r3, #0
 8017c7a:	d03d      	beq.n	8017cf8 <__kernel_rem_pio2+0x5c0>
 8017c7c:	4602      	mov	r2, r0
 8017c7e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8017c82:	9c01      	ldr	r4, [sp, #4]
 8017c84:	e9c4 2300 	strd	r2, r3, [r4]
 8017c88:	4602      	mov	r2, r0
 8017c8a:	460b      	mov	r3, r1
 8017c8c:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8017c90:	f7e8 fb0a 	bl	80002a8 <__aeabi_dsub>
 8017c94:	ae4c      	add	r6, sp, #304	; 0x130
 8017c96:	2401      	movs	r4, #1
 8017c98:	42a5      	cmp	r5, r4
 8017c9a:	da30      	bge.n	8017cfe <__kernel_rem_pio2+0x5c6>
 8017c9c:	9b02      	ldr	r3, [sp, #8]
 8017c9e:	b113      	cbz	r3, 8017ca6 <__kernel_rem_pio2+0x56e>
 8017ca0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8017ca4:	4619      	mov	r1, r3
 8017ca6:	9b01      	ldr	r3, [sp, #4]
 8017ca8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8017cac:	e00f      	b.n	8017cce <__kernel_rem_pio2+0x596>
 8017cae:	ab9a      	add	r3, sp, #616	; 0x268
 8017cb0:	441c      	add	r4, r3
 8017cb2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8017cb6:	2000      	movs	r0, #0
 8017cb8:	2100      	movs	r1, #0
 8017cba:	2d00      	cmp	r5, #0
 8017cbc:	da10      	bge.n	8017ce0 <__kernel_rem_pio2+0x5a8>
 8017cbe:	9b02      	ldr	r3, [sp, #8]
 8017cc0:	b113      	cbz	r3, 8017cc8 <__kernel_rem_pio2+0x590>
 8017cc2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8017cc6:	4619      	mov	r1, r3
 8017cc8:	9b01      	ldr	r3, [sp, #4]
 8017cca:	e9c3 0100 	strd	r0, r1, [r3]
 8017cce:	9b06      	ldr	r3, [sp, #24]
 8017cd0:	f003 0007 	and.w	r0, r3, #7
 8017cd4:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8017cd8:	ecbd 8b02 	vpop	{d8}
 8017cdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017ce0:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8017ce4:	f7e8 fae2 	bl	80002ac <__adddf3>
 8017ce8:	3d01      	subs	r5, #1
 8017cea:	e7e6      	b.n	8017cba <__kernel_rem_pio2+0x582>
 8017cec:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8017cf0:	f7e8 fadc 	bl	80002ac <__adddf3>
 8017cf4:	3e01      	subs	r6, #1
 8017cf6:	e7bc      	b.n	8017c72 <__kernel_rem_pio2+0x53a>
 8017cf8:	4602      	mov	r2, r0
 8017cfa:	460b      	mov	r3, r1
 8017cfc:	e7c1      	b.n	8017c82 <__kernel_rem_pio2+0x54a>
 8017cfe:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8017d02:	f7e8 fad3 	bl	80002ac <__adddf3>
 8017d06:	3401      	adds	r4, #1
 8017d08:	e7c6      	b.n	8017c98 <__kernel_rem_pio2+0x560>
 8017d0a:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 8017d0e:	ed3a 7b02 	vldmdb	sl!, {d7}
 8017d12:	4640      	mov	r0, r8
 8017d14:	ec53 2b17 	vmov	r2, r3, d7
 8017d18:	4649      	mov	r1, r9
 8017d1a:	ed8d 7b04 	vstr	d7, [sp, #16]
 8017d1e:	f7e8 fac5 	bl	80002ac <__adddf3>
 8017d22:	4602      	mov	r2, r0
 8017d24:	460b      	mov	r3, r1
 8017d26:	4606      	mov	r6, r0
 8017d28:	460f      	mov	r7, r1
 8017d2a:	4640      	mov	r0, r8
 8017d2c:	4649      	mov	r1, r9
 8017d2e:	f7e8 fabb 	bl	80002a8 <__aeabi_dsub>
 8017d32:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017d36:	f7e8 fab9 	bl	80002ac <__adddf3>
 8017d3a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8017d3e:	e9ca 0100 	strd	r0, r1, [sl]
 8017d42:	e94a 6702 	strd	r6, r7, [sl, #-8]
 8017d46:	e770      	b.n	8017c2a <__kernel_rem_pio2+0x4f2>
 8017d48:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 8017d4c:	ed3a 7b02 	vldmdb	sl!, {d7}
 8017d50:	4630      	mov	r0, r6
 8017d52:	ec53 2b17 	vmov	r2, r3, d7
 8017d56:	4639      	mov	r1, r7
 8017d58:	ed8d 7b04 	vstr	d7, [sp, #16]
 8017d5c:	f7e8 faa6 	bl	80002ac <__adddf3>
 8017d60:	4602      	mov	r2, r0
 8017d62:	460b      	mov	r3, r1
 8017d64:	4680      	mov	r8, r0
 8017d66:	4689      	mov	r9, r1
 8017d68:	4630      	mov	r0, r6
 8017d6a:	4639      	mov	r1, r7
 8017d6c:	f7e8 fa9c 	bl	80002a8 <__aeabi_dsub>
 8017d70:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017d74:	f7e8 fa9a 	bl	80002ac <__adddf3>
 8017d78:	f10b 3bff 	add.w	fp, fp, #4294967295
 8017d7c:	e9ca 0100 	strd	r0, r1, [sl]
 8017d80:	e94a 8902 	strd	r8, r9, [sl, #-8]
 8017d84:	e756      	b.n	8017c34 <__kernel_rem_pio2+0x4fc>
 8017d86:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8017d8a:	f7e8 fa8f 	bl	80002ac <__adddf3>
 8017d8e:	3d01      	subs	r5, #1
 8017d90:	e756      	b.n	8017c40 <__kernel_rem_pio2+0x508>
 8017d92:	9b01      	ldr	r3, [sp, #4]
 8017d94:	9a01      	ldr	r2, [sp, #4]
 8017d96:	601f      	str	r7, [r3, #0]
 8017d98:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 8017d9c:	605c      	str	r4, [r3, #4]
 8017d9e:	609d      	str	r5, [r3, #8]
 8017da0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8017da4:	60d3      	str	r3, [r2, #12]
 8017da6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8017daa:	6110      	str	r0, [r2, #16]
 8017dac:	6153      	str	r3, [r2, #20]
 8017dae:	e78e      	b.n	8017cce <__kernel_rem_pio2+0x596>
 8017db0:	41700000 	.word	0x41700000
 8017db4:	3e700000 	.word	0x3e700000

08017db8 <__kernel_sin>:
 8017db8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017dbc:	ec55 4b10 	vmov	r4, r5, d0
 8017dc0:	b085      	sub	sp, #20
 8017dc2:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8017dc6:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8017dca:	ed8d 1b00 	vstr	d1, [sp]
 8017dce:	9002      	str	r0, [sp, #8]
 8017dd0:	da06      	bge.n	8017de0 <__kernel_sin+0x28>
 8017dd2:	ee10 0a10 	vmov	r0, s0
 8017dd6:	4629      	mov	r1, r5
 8017dd8:	f7e8 fece 	bl	8000b78 <__aeabi_d2iz>
 8017ddc:	2800      	cmp	r0, #0
 8017dde:	d051      	beq.n	8017e84 <__kernel_sin+0xcc>
 8017de0:	4622      	mov	r2, r4
 8017de2:	462b      	mov	r3, r5
 8017de4:	4620      	mov	r0, r4
 8017de6:	4629      	mov	r1, r5
 8017de8:	f7e8 fc16 	bl	8000618 <__aeabi_dmul>
 8017dec:	4682      	mov	sl, r0
 8017dee:	468b      	mov	fp, r1
 8017df0:	4602      	mov	r2, r0
 8017df2:	460b      	mov	r3, r1
 8017df4:	4620      	mov	r0, r4
 8017df6:	4629      	mov	r1, r5
 8017df8:	f7e8 fc0e 	bl	8000618 <__aeabi_dmul>
 8017dfc:	a341      	add	r3, pc, #260	; (adr r3, 8017f04 <__kernel_sin+0x14c>)
 8017dfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017e02:	4680      	mov	r8, r0
 8017e04:	4689      	mov	r9, r1
 8017e06:	4650      	mov	r0, sl
 8017e08:	4659      	mov	r1, fp
 8017e0a:	f7e8 fc05 	bl	8000618 <__aeabi_dmul>
 8017e0e:	a33f      	add	r3, pc, #252	; (adr r3, 8017f0c <__kernel_sin+0x154>)
 8017e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017e14:	f7e8 fa48 	bl	80002a8 <__aeabi_dsub>
 8017e18:	4652      	mov	r2, sl
 8017e1a:	465b      	mov	r3, fp
 8017e1c:	f7e8 fbfc 	bl	8000618 <__aeabi_dmul>
 8017e20:	a33c      	add	r3, pc, #240	; (adr r3, 8017f14 <__kernel_sin+0x15c>)
 8017e22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017e26:	f7e8 fa41 	bl	80002ac <__adddf3>
 8017e2a:	4652      	mov	r2, sl
 8017e2c:	465b      	mov	r3, fp
 8017e2e:	f7e8 fbf3 	bl	8000618 <__aeabi_dmul>
 8017e32:	a33a      	add	r3, pc, #232	; (adr r3, 8017f1c <__kernel_sin+0x164>)
 8017e34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017e38:	f7e8 fa36 	bl	80002a8 <__aeabi_dsub>
 8017e3c:	4652      	mov	r2, sl
 8017e3e:	465b      	mov	r3, fp
 8017e40:	f7e8 fbea 	bl	8000618 <__aeabi_dmul>
 8017e44:	a337      	add	r3, pc, #220	; (adr r3, 8017f24 <__kernel_sin+0x16c>)
 8017e46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017e4a:	f7e8 fa2f 	bl	80002ac <__adddf3>
 8017e4e:	9b02      	ldr	r3, [sp, #8]
 8017e50:	4606      	mov	r6, r0
 8017e52:	460f      	mov	r7, r1
 8017e54:	b9db      	cbnz	r3, 8017e8e <__kernel_sin+0xd6>
 8017e56:	4602      	mov	r2, r0
 8017e58:	460b      	mov	r3, r1
 8017e5a:	4650      	mov	r0, sl
 8017e5c:	4659      	mov	r1, fp
 8017e5e:	f7e8 fbdb 	bl	8000618 <__aeabi_dmul>
 8017e62:	a325      	add	r3, pc, #148	; (adr r3, 8017ef8 <__kernel_sin+0x140>)
 8017e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017e68:	f7e8 fa1e 	bl	80002a8 <__aeabi_dsub>
 8017e6c:	4642      	mov	r2, r8
 8017e6e:	464b      	mov	r3, r9
 8017e70:	f7e8 fbd2 	bl	8000618 <__aeabi_dmul>
 8017e74:	4602      	mov	r2, r0
 8017e76:	460b      	mov	r3, r1
 8017e78:	4620      	mov	r0, r4
 8017e7a:	4629      	mov	r1, r5
 8017e7c:	f7e8 fa16 	bl	80002ac <__adddf3>
 8017e80:	4604      	mov	r4, r0
 8017e82:	460d      	mov	r5, r1
 8017e84:	ec45 4b10 	vmov	d0, r4, r5
 8017e88:	b005      	add	sp, #20
 8017e8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017e8e:	2200      	movs	r2, #0
 8017e90:	4b1b      	ldr	r3, [pc, #108]	; (8017f00 <__kernel_sin+0x148>)
 8017e92:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017e96:	f7e8 fbbf 	bl	8000618 <__aeabi_dmul>
 8017e9a:	4632      	mov	r2, r6
 8017e9c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017ea0:	463b      	mov	r3, r7
 8017ea2:	4640      	mov	r0, r8
 8017ea4:	4649      	mov	r1, r9
 8017ea6:	f7e8 fbb7 	bl	8000618 <__aeabi_dmul>
 8017eaa:	4602      	mov	r2, r0
 8017eac:	460b      	mov	r3, r1
 8017eae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8017eb2:	f7e8 f9f9 	bl	80002a8 <__aeabi_dsub>
 8017eb6:	4652      	mov	r2, sl
 8017eb8:	465b      	mov	r3, fp
 8017eba:	f7e8 fbad 	bl	8000618 <__aeabi_dmul>
 8017ebe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8017ec2:	f7e8 f9f1 	bl	80002a8 <__aeabi_dsub>
 8017ec6:	a30c      	add	r3, pc, #48	; (adr r3, 8017ef8 <__kernel_sin+0x140>)
 8017ec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017ecc:	4606      	mov	r6, r0
 8017ece:	460f      	mov	r7, r1
 8017ed0:	4640      	mov	r0, r8
 8017ed2:	4649      	mov	r1, r9
 8017ed4:	f7e8 fba0 	bl	8000618 <__aeabi_dmul>
 8017ed8:	4602      	mov	r2, r0
 8017eda:	460b      	mov	r3, r1
 8017edc:	4630      	mov	r0, r6
 8017ede:	4639      	mov	r1, r7
 8017ee0:	f7e8 f9e4 	bl	80002ac <__adddf3>
 8017ee4:	4602      	mov	r2, r0
 8017ee6:	460b      	mov	r3, r1
 8017ee8:	4620      	mov	r0, r4
 8017eea:	4629      	mov	r1, r5
 8017eec:	f7e8 f9dc 	bl	80002a8 <__aeabi_dsub>
 8017ef0:	e7c6      	b.n	8017e80 <__kernel_sin+0xc8>
 8017ef2:	bf00      	nop
 8017ef4:	f3af 8000 	nop.w
 8017ef8:	55555549 	.word	0x55555549
 8017efc:	3fc55555 	.word	0x3fc55555
 8017f00:	3fe00000 	.word	0x3fe00000
 8017f04:	5acfd57c 	.word	0x5acfd57c
 8017f08:	3de5d93a 	.word	0x3de5d93a
 8017f0c:	8a2b9ceb 	.word	0x8a2b9ceb
 8017f10:	3e5ae5e6 	.word	0x3e5ae5e6
 8017f14:	57b1fe7d 	.word	0x57b1fe7d
 8017f18:	3ec71de3 	.word	0x3ec71de3
 8017f1c:	19c161d5 	.word	0x19c161d5
 8017f20:	3f2a01a0 	.word	0x3f2a01a0
 8017f24:	1110f8a6 	.word	0x1110f8a6
 8017f28:	3f811111 	.word	0x3f811111
 8017f2c:	00000000 	.word	0x00000000

08017f30 <atan>:
 8017f30:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017f34:	ec55 4b10 	vmov	r4, r5, d0
 8017f38:	4bc3      	ldr	r3, [pc, #780]	; (8018248 <atan+0x318>)
 8017f3a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8017f3e:	429e      	cmp	r6, r3
 8017f40:	46ab      	mov	fp, r5
 8017f42:	dd18      	ble.n	8017f76 <atan+0x46>
 8017f44:	4bc1      	ldr	r3, [pc, #772]	; (801824c <atan+0x31c>)
 8017f46:	429e      	cmp	r6, r3
 8017f48:	dc01      	bgt.n	8017f4e <atan+0x1e>
 8017f4a:	d109      	bne.n	8017f60 <atan+0x30>
 8017f4c:	b144      	cbz	r4, 8017f60 <atan+0x30>
 8017f4e:	4622      	mov	r2, r4
 8017f50:	462b      	mov	r3, r5
 8017f52:	4620      	mov	r0, r4
 8017f54:	4629      	mov	r1, r5
 8017f56:	f7e8 f9a9 	bl	80002ac <__adddf3>
 8017f5a:	4604      	mov	r4, r0
 8017f5c:	460d      	mov	r5, r1
 8017f5e:	e006      	b.n	8017f6e <atan+0x3e>
 8017f60:	f1bb 0f00 	cmp.w	fp, #0
 8017f64:	f340 8131 	ble.w	80181ca <atan+0x29a>
 8017f68:	a59b      	add	r5, pc, #620	; (adr r5, 80181d8 <atan+0x2a8>)
 8017f6a:	e9d5 4500 	ldrd	r4, r5, [r5]
 8017f6e:	ec45 4b10 	vmov	d0, r4, r5
 8017f72:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017f76:	4bb6      	ldr	r3, [pc, #728]	; (8018250 <atan+0x320>)
 8017f78:	429e      	cmp	r6, r3
 8017f7a:	dc14      	bgt.n	8017fa6 <atan+0x76>
 8017f7c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8017f80:	429e      	cmp	r6, r3
 8017f82:	dc0d      	bgt.n	8017fa0 <atan+0x70>
 8017f84:	a396      	add	r3, pc, #600	; (adr r3, 80181e0 <atan+0x2b0>)
 8017f86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017f8a:	ee10 0a10 	vmov	r0, s0
 8017f8e:	4629      	mov	r1, r5
 8017f90:	f7e8 f98c 	bl	80002ac <__adddf3>
 8017f94:	2200      	movs	r2, #0
 8017f96:	4baf      	ldr	r3, [pc, #700]	; (8018254 <atan+0x324>)
 8017f98:	f7e8 fdce 	bl	8000b38 <__aeabi_dcmpgt>
 8017f9c:	2800      	cmp	r0, #0
 8017f9e:	d1e6      	bne.n	8017f6e <atan+0x3e>
 8017fa0:	f04f 3aff 	mov.w	sl, #4294967295
 8017fa4:	e02b      	b.n	8017ffe <atan+0xce>
 8017fa6:	f000 f963 	bl	8018270 <fabs>
 8017faa:	4bab      	ldr	r3, [pc, #684]	; (8018258 <atan+0x328>)
 8017fac:	429e      	cmp	r6, r3
 8017fae:	ec55 4b10 	vmov	r4, r5, d0
 8017fb2:	f300 80bf 	bgt.w	8018134 <atan+0x204>
 8017fb6:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8017fba:	429e      	cmp	r6, r3
 8017fbc:	f300 80a0 	bgt.w	8018100 <atan+0x1d0>
 8017fc0:	ee10 2a10 	vmov	r2, s0
 8017fc4:	ee10 0a10 	vmov	r0, s0
 8017fc8:	462b      	mov	r3, r5
 8017fca:	4629      	mov	r1, r5
 8017fcc:	f7e8 f96e 	bl	80002ac <__adddf3>
 8017fd0:	2200      	movs	r2, #0
 8017fd2:	4ba0      	ldr	r3, [pc, #640]	; (8018254 <atan+0x324>)
 8017fd4:	f7e8 f968 	bl	80002a8 <__aeabi_dsub>
 8017fd8:	2200      	movs	r2, #0
 8017fda:	4606      	mov	r6, r0
 8017fdc:	460f      	mov	r7, r1
 8017fde:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8017fe2:	4620      	mov	r0, r4
 8017fe4:	4629      	mov	r1, r5
 8017fe6:	f7e8 f961 	bl	80002ac <__adddf3>
 8017fea:	4602      	mov	r2, r0
 8017fec:	460b      	mov	r3, r1
 8017fee:	4630      	mov	r0, r6
 8017ff0:	4639      	mov	r1, r7
 8017ff2:	f7e8 fc3b 	bl	800086c <__aeabi_ddiv>
 8017ff6:	f04f 0a00 	mov.w	sl, #0
 8017ffa:	4604      	mov	r4, r0
 8017ffc:	460d      	mov	r5, r1
 8017ffe:	4622      	mov	r2, r4
 8018000:	462b      	mov	r3, r5
 8018002:	4620      	mov	r0, r4
 8018004:	4629      	mov	r1, r5
 8018006:	f7e8 fb07 	bl	8000618 <__aeabi_dmul>
 801800a:	4602      	mov	r2, r0
 801800c:	460b      	mov	r3, r1
 801800e:	4680      	mov	r8, r0
 8018010:	4689      	mov	r9, r1
 8018012:	f7e8 fb01 	bl	8000618 <__aeabi_dmul>
 8018016:	a374      	add	r3, pc, #464	; (adr r3, 80181e8 <atan+0x2b8>)
 8018018:	e9d3 2300 	ldrd	r2, r3, [r3]
 801801c:	4606      	mov	r6, r0
 801801e:	460f      	mov	r7, r1
 8018020:	f7e8 fafa 	bl	8000618 <__aeabi_dmul>
 8018024:	a372      	add	r3, pc, #456	; (adr r3, 80181f0 <atan+0x2c0>)
 8018026:	e9d3 2300 	ldrd	r2, r3, [r3]
 801802a:	f7e8 f93f 	bl	80002ac <__adddf3>
 801802e:	4632      	mov	r2, r6
 8018030:	463b      	mov	r3, r7
 8018032:	f7e8 faf1 	bl	8000618 <__aeabi_dmul>
 8018036:	a370      	add	r3, pc, #448	; (adr r3, 80181f8 <atan+0x2c8>)
 8018038:	e9d3 2300 	ldrd	r2, r3, [r3]
 801803c:	f7e8 f936 	bl	80002ac <__adddf3>
 8018040:	4632      	mov	r2, r6
 8018042:	463b      	mov	r3, r7
 8018044:	f7e8 fae8 	bl	8000618 <__aeabi_dmul>
 8018048:	a36d      	add	r3, pc, #436	; (adr r3, 8018200 <atan+0x2d0>)
 801804a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801804e:	f7e8 f92d 	bl	80002ac <__adddf3>
 8018052:	4632      	mov	r2, r6
 8018054:	463b      	mov	r3, r7
 8018056:	f7e8 fadf 	bl	8000618 <__aeabi_dmul>
 801805a:	a36b      	add	r3, pc, #428	; (adr r3, 8018208 <atan+0x2d8>)
 801805c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018060:	f7e8 f924 	bl	80002ac <__adddf3>
 8018064:	4632      	mov	r2, r6
 8018066:	463b      	mov	r3, r7
 8018068:	f7e8 fad6 	bl	8000618 <__aeabi_dmul>
 801806c:	a368      	add	r3, pc, #416	; (adr r3, 8018210 <atan+0x2e0>)
 801806e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018072:	f7e8 f91b 	bl	80002ac <__adddf3>
 8018076:	4642      	mov	r2, r8
 8018078:	464b      	mov	r3, r9
 801807a:	f7e8 facd 	bl	8000618 <__aeabi_dmul>
 801807e:	a366      	add	r3, pc, #408	; (adr r3, 8018218 <atan+0x2e8>)
 8018080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018084:	4680      	mov	r8, r0
 8018086:	4689      	mov	r9, r1
 8018088:	4630      	mov	r0, r6
 801808a:	4639      	mov	r1, r7
 801808c:	f7e8 fac4 	bl	8000618 <__aeabi_dmul>
 8018090:	a363      	add	r3, pc, #396	; (adr r3, 8018220 <atan+0x2f0>)
 8018092:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018096:	f7e8 f907 	bl	80002a8 <__aeabi_dsub>
 801809a:	4632      	mov	r2, r6
 801809c:	463b      	mov	r3, r7
 801809e:	f7e8 fabb 	bl	8000618 <__aeabi_dmul>
 80180a2:	a361      	add	r3, pc, #388	; (adr r3, 8018228 <atan+0x2f8>)
 80180a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80180a8:	f7e8 f8fe 	bl	80002a8 <__aeabi_dsub>
 80180ac:	4632      	mov	r2, r6
 80180ae:	463b      	mov	r3, r7
 80180b0:	f7e8 fab2 	bl	8000618 <__aeabi_dmul>
 80180b4:	a35e      	add	r3, pc, #376	; (adr r3, 8018230 <atan+0x300>)
 80180b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80180ba:	f7e8 f8f5 	bl	80002a8 <__aeabi_dsub>
 80180be:	4632      	mov	r2, r6
 80180c0:	463b      	mov	r3, r7
 80180c2:	f7e8 faa9 	bl	8000618 <__aeabi_dmul>
 80180c6:	a35c      	add	r3, pc, #368	; (adr r3, 8018238 <atan+0x308>)
 80180c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80180cc:	f7e8 f8ec 	bl	80002a8 <__aeabi_dsub>
 80180d0:	4632      	mov	r2, r6
 80180d2:	463b      	mov	r3, r7
 80180d4:	f7e8 faa0 	bl	8000618 <__aeabi_dmul>
 80180d8:	4602      	mov	r2, r0
 80180da:	460b      	mov	r3, r1
 80180dc:	4640      	mov	r0, r8
 80180de:	4649      	mov	r1, r9
 80180e0:	f7e8 f8e4 	bl	80002ac <__adddf3>
 80180e4:	4622      	mov	r2, r4
 80180e6:	462b      	mov	r3, r5
 80180e8:	f7e8 fa96 	bl	8000618 <__aeabi_dmul>
 80180ec:	f1ba 3fff 	cmp.w	sl, #4294967295
 80180f0:	4602      	mov	r2, r0
 80180f2:	460b      	mov	r3, r1
 80180f4:	d14b      	bne.n	801818e <atan+0x25e>
 80180f6:	4620      	mov	r0, r4
 80180f8:	4629      	mov	r1, r5
 80180fa:	f7e8 f8d5 	bl	80002a8 <__aeabi_dsub>
 80180fe:	e72c      	b.n	8017f5a <atan+0x2a>
 8018100:	ee10 0a10 	vmov	r0, s0
 8018104:	2200      	movs	r2, #0
 8018106:	4b53      	ldr	r3, [pc, #332]	; (8018254 <atan+0x324>)
 8018108:	4629      	mov	r1, r5
 801810a:	f7e8 f8cd 	bl	80002a8 <__aeabi_dsub>
 801810e:	2200      	movs	r2, #0
 8018110:	4606      	mov	r6, r0
 8018112:	460f      	mov	r7, r1
 8018114:	4b4f      	ldr	r3, [pc, #316]	; (8018254 <atan+0x324>)
 8018116:	4620      	mov	r0, r4
 8018118:	4629      	mov	r1, r5
 801811a:	f7e8 f8c7 	bl	80002ac <__adddf3>
 801811e:	4602      	mov	r2, r0
 8018120:	460b      	mov	r3, r1
 8018122:	4630      	mov	r0, r6
 8018124:	4639      	mov	r1, r7
 8018126:	f7e8 fba1 	bl	800086c <__aeabi_ddiv>
 801812a:	f04f 0a01 	mov.w	sl, #1
 801812e:	4604      	mov	r4, r0
 8018130:	460d      	mov	r5, r1
 8018132:	e764      	b.n	8017ffe <atan+0xce>
 8018134:	4b49      	ldr	r3, [pc, #292]	; (801825c <atan+0x32c>)
 8018136:	429e      	cmp	r6, r3
 8018138:	dc1d      	bgt.n	8018176 <atan+0x246>
 801813a:	ee10 0a10 	vmov	r0, s0
 801813e:	2200      	movs	r2, #0
 8018140:	4b47      	ldr	r3, [pc, #284]	; (8018260 <atan+0x330>)
 8018142:	4629      	mov	r1, r5
 8018144:	f7e8 f8b0 	bl	80002a8 <__aeabi_dsub>
 8018148:	2200      	movs	r2, #0
 801814a:	4606      	mov	r6, r0
 801814c:	460f      	mov	r7, r1
 801814e:	4b44      	ldr	r3, [pc, #272]	; (8018260 <atan+0x330>)
 8018150:	4620      	mov	r0, r4
 8018152:	4629      	mov	r1, r5
 8018154:	f7e8 fa60 	bl	8000618 <__aeabi_dmul>
 8018158:	2200      	movs	r2, #0
 801815a:	4b3e      	ldr	r3, [pc, #248]	; (8018254 <atan+0x324>)
 801815c:	f7e8 f8a6 	bl	80002ac <__adddf3>
 8018160:	4602      	mov	r2, r0
 8018162:	460b      	mov	r3, r1
 8018164:	4630      	mov	r0, r6
 8018166:	4639      	mov	r1, r7
 8018168:	f7e8 fb80 	bl	800086c <__aeabi_ddiv>
 801816c:	f04f 0a02 	mov.w	sl, #2
 8018170:	4604      	mov	r4, r0
 8018172:	460d      	mov	r5, r1
 8018174:	e743      	b.n	8017ffe <atan+0xce>
 8018176:	462b      	mov	r3, r5
 8018178:	ee10 2a10 	vmov	r2, s0
 801817c:	2000      	movs	r0, #0
 801817e:	4939      	ldr	r1, [pc, #228]	; (8018264 <atan+0x334>)
 8018180:	f7e8 fb74 	bl	800086c <__aeabi_ddiv>
 8018184:	f04f 0a03 	mov.w	sl, #3
 8018188:	4604      	mov	r4, r0
 801818a:	460d      	mov	r5, r1
 801818c:	e737      	b.n	8017ffe <atan+0xce>
 801818e:	4b36      	ldr	r3, [pc, #216]	; (8018268 <atan+0x338>)
 8018190:	4e36      	ldr	r6, [pc, #216]	; (801826c <atan+0x33c>)
 8018192:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 8018196:	4456      	add	r6, sl
 8018198:	449a      	add	sl, r3
 801819a:	e9da 2300 	ldrd	r2, r3, [sl]
 801819e:	f7e8 f883 	bl	80002a8 <__aeabi_dsub>
 80181a2:	4622      	mov	r2, r4
 80181a4:	462b      	mov	r3, r5
 80181a6:	f7e8 f87f 	bl	80002a8 <__aeabi_dsub>
 80181aa:	4602      	mov	r2, r0
 80181ac:	460b      	mov	r3, r1
 80181ae:	e9d6 0100 	ldrd	r0, r1, [r6]
 80181b2:	f7e8 f879 	bl	80002a8 <__aeabi_dsub>
 80181b6:	f1bb 0f00 	cmp.w	fp, #0
 80181ba:	4604      	mov	r4, r0
 80181bc:	460d      	mov	r5, r1
 80181be:	f6bf aed6 	bge.w	8017f6e <atan+0x3e>
 80181c2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80181c6:	461d      	mov	r5, r3
 80181c8:	e6d1      	b.n	8017f6e <atan+0x3e>
 80181ca:	a51d      	add	r5, pc, #116	; (adr r5, 8018240 <atan+0x310>)
 80181cc:	e9d5 4500 	ldrd	r4, r5, [r5]
 80181d0:	e6cd      	b.n	8017f6e <atan+0x3e>
 80181d2:	bf00      	nop
 80181d4:	f3af 8000 	nop.w
 80181d8:	54442d18 	.word	0x54442d18
 80181dc:	3ff921fb 	.word	0x3ff921fb
 80181e0:	8800759c 	.word	0x8800759c
 80181e4:	7e37e43c 	.word	0x7e37e43c
 80181e8:	e322da11 	.word	0xe322da11
 80181ec:	3f90ad3a 	.word	0x3f90ad3a
 80181f0:	24760deb 	.word	0x24760deb
 80181f4:	3fa97b4b 	.word	0x3fa97b4b
 80181f8:	a0d03d51 	.word	0xa0d03d51
 80181fc:	3fb10d66 	.word	0x3fb10d66
 8018200:	c54c206e 	.word	0xc54c206e
 8018204:	3fb745cd 	.word	0x3fb745cd
 8018208:	920083ff 	.word	0x920083ff
 801820c:	3fc24924 	.word	0x3fc24924
 8018210:	5555550d 	.word	0x5555550d
 8018214:	3fd55555 	.word	0x3fd55555
 8018218:	2c6a6c2f 	.word	0x2c6a6c2f
 801821c:	bfa2b444 	.word	0xbfa2b444
 8018220:	52defd9a 	.word	0x52defd9a
 8018224:	3fadde2d 	.word	0x3fadde2d
 8018228:	af749a6d 	.word	0xaf749a6d
 801822c:	3fb3b0f2 	.word	0x3fb3b0f2
 8018230:	fe231671 	.word	0xfe231671
 8018234:	3fbc71c6 	.word	0x3fbc71c6
 8018238:	9998ebc4 	.word	0x9998ebc4
 801823c:	3fc99999 	.word	0x3fc99999
 8018240:	54442d18 	.word	0x54442d18
 8018244:	bff921fb 	.word	0xbff921fb
 8018248:	440fffff 	.word	0x440fffff
 801824c:	7ff00000 	.word	0x7ff00000
 8018250:	3fdbffff 	.word	0x3fdbffff
 8018254:	3ff00000 	.word	0x3ff00000
 8018258:	3ff2ffff 	.word	0x3ff2ffff
 801825c:	40037fff 	.word	0x40037fff
 8018260:	3ff80000 	.word	0x3ff80000
 8018264:	bff00000 	.word	0xbff00000
 8018268:	08018ed8 	.word	0x08018ed8
 801826c:	08018eb8 	.word	0x08018eb8

08018270 <fabs>:
 8018270:	ec51 0b10 	vmov	r0, r1, d0
 8018274:	ee10 2a10 	vmov	r2, s0
 8018278:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801827c:	ec43 2b10 	vmov	d0, r2, r3
 8018280:	4770      	bx	lr
 8018282:	0000      	movs	r0, r0
 8018284:	0000      	movs	r0, r0
	...

08018288 <floor>:
 8018288:	ec51 0b10 	vmov	r0, r1, d0
 801828c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018290:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8018294:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8018298:	2e13      	cmp	r6, #19
 801829a:	460c      	mov	r4, r1
 801829c:	ee10 5a10 	vmov	r5, s0
 80182a0:	4680      	mov	r8, r0
 80182a2:	dc34      	bgt.n	801830e <floor+0x86>
 80182a4:	2e00      	cmp	r6, #0
 80182a6:	da16      	bge.n	80182d6 <floor+0x4e>
 80182a8:	a335      	add	r3, pc, #212	; (adr r3, 8018380 <floor+0xf8>)
 80182aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80182ae:	f7e7 fffd 	bl	80002ac <__adddf3>
 80182b2:	2200      	movs	r2, #0
 80182b4:	2300      	movs	r3, #0
 80182b6:	f7e8 fc3f 	bl	8000b38 <__aeabi_dcmpgt>
 80182ba:	b148      	cbz	r0, 80182d0 <floor+0x48>
 80182bc:	2c00      	cmp	r4, #0
 80182be:	da59      	bge.n	8018374 <floor+0xec>
 80182c0:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80182c4:	4a30      	ldr	r2, [pc, #192]	; (8018388 <floor+0x100>)
 80182c6:	432b      	orrs	r3, r5
 80182c8:	2500      	movs	r5, #0
 80182ca:	42ab      	cmp	r3, r5
 80182cc:	bf18      	it	ne
 80182ce:	4614      	movne	r4, r2
 80182d0:	4621      	mov	r1, r4
 80182d2:	4628      	mov	r0, r5
 80182d4:	e025      	b.n	8018322 <floor+0x9a>
 80182d6:	4f2d      	ldr	r7, [pc, #180]	; (801838c <floor+0x104>)
 80182d8:	4137      	asrs	r7, r6
 80182da:	ea01 0307 	and.w	r3, r1, r7
 80182de:	4303      	orrs	r3, r0
 80182e0:	d01f      	beq.n	8018322 <floor+0x9a>
 80182e2:	a327      	add	r3, pc, #156	; (adr r3, 8018380 <floor+0xf8>)
 80182e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80182e8:	f7e7 ffe0 	bl	80002ac <__adddf3>
 80182ec:	2200      	movs	r2, #0
 80182ee:	2300      	movs	r3, #0
 80182f0:	f7e8 fc22 	bl	8000b38 <__aeabi_dcmpgt>
 80182f4:	2800      	cmp	r0, #0
 80182f6:	d0eb      	beq.n	80182d0 <floor+0x48>
 80182f8:	2c00      	cmp	r4, #0
 80182fa:	bfbe      	ittt	lt
 80182fc:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8018300:	fa43 f606 	asrlt.w	r6, r3, r6
 8018304:	19a4      	addlt	r4, r4, r6
 8018306:	ea24 0407 	bic.w	r4, r4, r7
 801830a:	2500      	movs	r5, #0
 801830c:	e7e0      	b.n	80182d0 <floor+0x48>
 801830e:	2e33      	cmp	r6, #51	; 0x33
 8018310:	dd0b      	ble.n	801832a <floor+0xa2>
 8018312:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8018316:	d104      	bne.n	8018322 <floor+0x9a>
 8018318:	ee10 2a10 	vmov	r2, s0
 801831c:	460b      	mov	r3, r1
 801831e:	f7e7 ffc5 	bl	80002ac <__adddf3>
 8018322:	ec41 0b10 	vmov	d0, r0, r1
 8018326:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801832a:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 801832e:	f04f 33ff 	mov.w	r3, #4294967295
 8018332:	fa23 f707 	lsr.w	r7, r3, r7
 8018336:	4207      	tst	r7, r0
 8018338:	d0f3      	beq.n	8018322 <floor+0x9a>
 801833a:	a311      	add	r3, pc, #68	; (adr r3, 8018380 <floor+0xf8>)
 801833c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018340:	f7e7 ffb4 	bl	80002ac <__adddf3>
 8018344:	2200      	movs	r2, #0
 8018346:	2300      	movs	r3, #0
 8018348:	f7e8 fbf6 	bl	8000b38 <__aeabi_dcmpgt>
 801834c:	2800      	cmp	r0, #0
 801834e:	d0bf      	beq.n	80182d0 <floor+0x48>
 8018350:	2c00      	cmp	r4, #0
 8018352:	da02      	bge.n	801835a <floor+0xd2>
 8018354:	2e14      	cmp	r6, #20
 8018356:	d103      	bne.n	8018360 <floor+0xd8>
 8018358:	3401      	adds	r4, #1
 801835a:	ea25 0507 	bic.w	r5, r5, r7
 801835e:	e7b7      	b.n	80182d0 <floor+0x48>
 8018360:	2301      	movs	r3, #1
 8018362:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8018366:	fa03 f606 	lsl.w	r6, r3, r6
 801836a:	4435      	add	r5, r6
 801836c:	4545      	cmp	r5, r8
 801836e:	bf38      	it	cc
 8018370:	18e4      	addcc	r4, r4, r3
 8018372:	e7f2      	b.n	801835a <floor+0xd2>
 8018374:	2500      	movs	r5, #0
 8018376:	462c      	mov	r4, r5
 8018378:	e7aa      	b.n	80182d0 <floor+0x48>
 801837a:	bf00      	nop
 801837c:	f3af 8000 	nop.w
 8018380:	8800759c 	.word	0x8800759c
 8018384:	7e37e43c 	.word	0x7e37e43c
 8018388:	bff00000 	.word	0xbff00000
 801838c:	000fffff 	.word	0x000fffff

08018390 <matherr>:
 8018390:	2000      	movs	r0, #0
 8018392:	4770      	bx	lr
 8018394:	0000      	movs	r0, r0
	...

08018398 <scalbn>:
 8018398:	b570      	push	{r4, r5, r6, lr}
 801839a:	ec55 4b10 	vmov	r4, r5, d0
 801839e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80183a2:	4606      	mov	r6, r0
 80183a4:	462b      	mov	r3, r5
 80183a6:	b9aa      	cbnz	r2, 80183d4 <scalbn+0x3c>
 80183a8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80183ac:	4323      	orrs	r3, r4
 80183ae:	d03b      	beq.n	8018428 <scalbn+0x90>
 80183b0:	4b31      	ldr	r3, [pc, #196]	; (8018478 <scalbn+0xe0>)
 80183b2:	4629      	mov	r1, r5
 80183b4:	2200      	movs	r2, #0
 80183b6:	ee10 0a10 	vmov	r0, s0
 80183ba:	f7e8 f92d 	bl	8000618 <__aeabi_dmul>
 80183be:	4b2f      	ldr	r3, [pc, #188]	; (801847c <scalbn+0xe4>)
 80183c0:	429e      	cmp	r6, r3
 80183c2:	4604      	mov	r4, r0
 80183c4:	460d      	mov	r5, r1
 80183c6:	da12      	bge.n	80183ee <scalbn+0x56>
 80183c8:	a327      	add	r3, pc, #156	; (adr r3, 8018468 <scalbn+0xd0>)
 80183ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80183ce:	f7e8 f923 	bl	8000618 <__aeabi_dmul>
 80183d2:	e009      	b.n	80183e8 <scalbn+0x50>
 80183d4:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80183d8:	428a      	cmp	r2, r1
 80183da:	d10c      	bne.n	80183f6 <scalbn+0x5e>
 80183dc:	ee10 2a10 	vmov	r2, s0
 80183e0:	4620      	mov	r0, r4
 80183e2:	4629      	mov	r1, r5
 80183e4:	f7e7 ff62 	bl	80002ac <__adddf3>
 80183e8:	4604      	mov	r4, r0
 80183ea:	460d      	mov	r5, r1
 80183ec:	e01c      	b.n	8018428 <scalbn+0x90>
 80183ee:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80183f2:	460b      	mov	r3, r1
 80183f4:	3a36      	subs	r2, #54	; 0x36
 80183f6:	4432      	add	r2, r6
 80183f8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80183fc:	428a      	cmp	r2, r1
 80183fe:	dd0b      	ble.n	8018418 <scalbn+0x80>
 8018400:	ec45 4b11 	vmov	d1, r4, r5
 8018404:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8018470 <scalbn+0xd8>
 8018408:	f000 f83c 	bl	8018484 <copysign>
 801840c:	a318      	add	r3, pc, #96	; (adr r3, 8018470 <scalbn+0xd8>)
 801840e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018412:	ec51 0b10 	vmov	r0, r1, d0
 8018416:	e7da      	b.n	80183ce <scalbn+0x36>
 8018418:	2a00      	cmp	r2, #0
 801841a:	dd08      	ble.n	801842e <scalbn+0x96>
 801841c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8018420:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8018424:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8018428:	ec45 4b10 	vmov	d0, r4, r5
 801842c:	bd70      	pop	{r4, r5, r6, pc}
 801842e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8018432:	da0d      	bge.n	8018450 <scalbn+0xb8>
 8018434:	f24c 3350 	movw	r3, #50000	; 0xc350
 8018438:	429e      	cmp	r6, r3
 801843a:	ec45 4b11 	vmov	d1, r4, r5
 801843e:	dce1      	bgt.n	8018404 <scalbn+0x6c>
 8018440:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8018468 <scalbn+0xd0>
 8018444:	f000 f81e 	bl	8018484 <copysign>
 8018448:	a307      	add	r3, pc, #28	; (adr r3, 8018468 <scalbn+0xd0>)
 801844a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801844e:	e7e0      	b.n	8018412 <scalbn+0x7a>
 8018450:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8018454:	3236      	adds	r2, #54	; 0x36
 8018456:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801845a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801845e:	4620      	mov	r0, r4
 8018460:	4629      	mov	r1, r5
 8018462:	2200      	movs	r2, #0
 8018464:	4b06      	ldr	r3, [pc, #24]	; (8018480 <scalbn+0xe8>)
 8018466:	e7b2      	b.n	80183ce <scalbn+0x36>
 8018468:	c2f8f359 	.word	0xc2f8f359
 801846c:	01a56e1f 	.word	0x01a56e1f
 8018470:	8800759c 	.word	0x8800759c
 8018474:	7e37e43c 	.word	0x7e37e43c
 8018478:	43500000 	.word	0x43500000
 801847c:	ffff3cb0 	.word	0xffff3cb0
 8018480:	3c900000 	.word	0x3c900000

08018484 <copysign>:
 8018484:	ec51 0b10 	vmov	r0, r1, d0
 8018488:	ee11 0a90 	vmov	r0, s3
 801848c:	ee10 2a10 	vmov	r2, s0
 8018490:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8018494:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8018498:	ea41 0300 	orr.w	r3, r1, r0
 801849c:	ec43 2b10 	vmov	d0, r2, r3
 80184a0:	4770      	bx	lr
	...

080184a4 <_init>:
 80184a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80184a6:	bf00      	nop
 80184a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80184aa:	bc08      	pop	{r3}
 80184ac:	469e      	mov	lr, r3
 80184ae:	4770      	bx	lr

080184b0 <_fini>:
 80184b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80184b2:	bf00      	nop
 80184b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80184b6:	bc08      	pop	{r3}
 80184b8:	469e      	mov	lr, r3
 80184ba:	4770      	bx	lr
