#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Nov 27 23:45:27 2017
# Process ID: 4936
# Current directory: Z:/Documents/workspace/zysh101/src/tcl/testnco
# Command line: vivado.exe -mode tcl -source ../nco.tcl
# Log file: Z:/Documents/workspace/zysh101/src/tcl/testnco/vivado.log
# Journal file: Z:/Documents/workspace/zysh101/src/tcl/testnco\vivado.jou
#-----------------------------------------------------------
source ../nco.tcl
open_gui
start_gui
update_compile_order -fileset sources_1
open_bd_design {Z:/Documents/workspace/zysh101/src/tcl/testnco/nco/nco.srcs/sources_1/bd/nco_1/nco_1.bd}
create_bd_cell -type ip -vlnv xilinx.com:hls:nco:1.0 nco_0
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/axi_bram_ctrl_1_bram" }  [get_bd_intf_pins nco_0/params_V_PORTA]
create_bd_cell -type ip -vlnv xilinx.com:hls:datadevnull:1.0 datadevnull_0
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/axi_bram_ctrl_2_bram" }  [get_bd_intf_pins datadevnull_0/params_V_PORTA]
regenerate_bd_layout -routing
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins phasegen_0/ap_clk]
connect_bd_net [get_bd_pins rst_ps7_0_100M/peripheral_aresetn] [get_bd_pins phasegen_0/ap_rst_n]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins datadevnull_0/ap_clk]
connect_bd_net [get_bd_pins rst_ps7_0_100M/peripheral_aresetn] [get_bd_pins datadevnull_0/ap_rst_n]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins nco_0/ap_clk]
connect_bd_net [get_bd_pins rst_ps7_0_100M/peripheral_aresetn] [get_bd_pins nco_0/ap_rst_n]
connect_bd_intf_net [get_bd_intf_pins phasegen_0/outval_V] [get_bd_intf_pins nco_0/phasein_V]
connect_bd_intf_net [get_bd_intf_pins nco_0/dataout_V] [get_bd_intf_pins datadevnull_0/inv_V]
regenerate_bd_layout
regenerate_bd_layout -routing
make_wrapper -files [get_files ./nco/nco.srcs/sources_1/bd/nco_1/nco_1.bd] -top
add_files -norecurse ./nco/nco.srcs/sources_1/bd/nco_1/hdl/nco_1_wrapper.v
launch_runs synth_1 -jobs 4
open_run synth_1 -name synth_1
set_property mark_debug true [get_nets [list {nco_1_i/phasegen_0/outval_V_TDATA[4]} {nco_1_i/phasegen_0/outval_V_TDATA[0]} {nco_1_i/phasegen_0/outval_V_TDATA[11]} {nco_1_i/phasegen_0/outval_V_TDATA[13]} {nco_1_i/phasegen_0/outval_V_TDATA[15]} {nco_1_i/phasegen_0/outval_V_TDATA[17]} {nco_1_i/phasegen_0/outval_V_TDATA[18]} {nco_1_i/phasegen_0/outval_V_TDATA[16]} {nco_1_i/phasegen_0/outval_V_TDATA[14]} {nco_1_i/phasegen_0/outval_V_TDATA[12]} {nco_1_i/phasegen_0/outval_V_TDATA[1]} {nco_1_i/phasegen_0/outval_V_TDATA[2]} nco_1_i/phasegen_0/outval_V_TREADY nco_1_i/phasegen_0/outval_V_TVALID {nco_1_i/phasegen_0/outval_V_TDATA[3]} {nco_1_i/phasegen_0/outval_V_TDATA[5]} {nco_1_i/phasegen_0/outval_V_TDATA[6]} {nco_1_i/phasegen_0/outval_V_TDATA[7]} {nco_1_i/phasegen_0/outval_V_TDATA[8]} {nco_1_i/phasegen_0/outval_V_TDATA[27]} {nco_1_i/phasegen_0/outval_V_TDATA[29]} {nco_1_i/phasegen_0/outval_V_TDATA[31]} {nco_1_i/phasegen_0/outval_V_TDATA[30]} {nco_1_i/phasegen_0/outval_V_TDATA[28]} {nco_1_i/phasegen_0/outval_V_TDATA[19]} {nco_1_i/phasegen_0/outval_V_TDATA[21]} {nco_1_i/phasegen_0/outval_V_TDATA[23]} {nco_1_i/phasegen_0/outval_V_TDATA[25]} {nco_1_i/phasegen_0/outval_V_TDATA[26]} {nco_1_i/phasegen_0/outval_V_TDATA[24]} {nco_1_i/phasegen_0/outval_V_TDATA[22]} {nco_1_i/phasegen_0/outval_V_TDATA[20]} {nco_1_i/phasegen_0/outval_V_TDATA[9]} {nco_1_i/phasegen_0/outval_V_TDATA[10]}]]
set_property mark_debug true [get_nets [list {nco_1_i/nco_0/dataout_V_TDATA[2]} {nco_1_i/nco_0/dataout_V_TDATA[0]} nco_1_i/nco_0/dataout_V_TVALID {nco_1_i/nco_0/dataout_V_TDATA[1]} {nco_1_i/nco_0/dataout_V_TDATA[3]} {nco_1_i/nco_0/dataout_V_TDATA[16]} {nco_1_i/nco_0/dataout_V_TDATA[17]} {nco_1_i/nco_0/dataout_V_TDATA[14]} {nco_1_i/nco_0/dataout_V_TDATA[15]} {nco_1_i/nco_0/dataout_V_TDATA[12]} {nco_1_i/nco_0/dataout_V_TDATA[13]} {nco_1_i/nco_0/dataout_V_TDATA[4]} {nco_1_i/nco_0/dataout_V_TDATA[5]} {nco_1_i/nco_0/dataout_V_TDATA[6]} {nco_1_i/nco_0/dataout_V_TDATA[7]} {nco_1_i/nco_0/dataout_V_TDATA[26]} {nco_1_i/nco_0/dataout_V_TDATA[28]} {nco_1_i/nco_0/dataout_V_TDATA[30]} {nco_1_i/nco_0/dataout_V_TDATA[31]} {nco_1_i/nco_0/dataout_V_TDATA[29]} {nco_1_i/nco_0/dataout_V_TDATA[27]} {nco_1_i/nco_0/dataout_V_TDATA[18]} {nco_1_i/nco_0/dataout_V_TDATA[20]} {nco_1_i/nco_0/dataout_V_TDATA[22]} {nco_1_i/nco_0/dataout_V_TDATA[24]} {nco_1_i/nco_0/dataout_V_TDATA[25]} {nco_1_i/nco_0/dataout_V_TDATA[23]} {nco_1_i/nco_0/dataout_V_TDATA[21]} {nco_1_i/nco_0/dataout_V_TDATA[19]} {nco_1_i/nco_0/dataout_V_TDATA[8]} {nco_1_i/nco_0/dataout_V_TDATA[9]} {nco_1_i/nco_0/dataout_V_TDATA[10]} {nco_1_i/nco_0/dataout_V_TDATA[11]} nco_1_i/nco_0/dataout_V_TREADY]]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list nco_1_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {nco_1_i/phasegen_0/outval_V_TDATA[0]} {nco_1_i/phasegen_0/outval_V_TDATA[1]} {nco_1_i/phasegen_0/outval_V_TDATA[2]} {nco_1_i/phasegen_0/outval_V_TDATA[3]} {nco_1_i/phasegen_0/outval_V_TDATA[4]} {nco_1_i/phasegen_0/outval_V_TDATA[5]} {nco_1_i/phasegen_0/outval_V_TDATA[6]} {nco_1_i/phasegen_0/outval_V_TDATA[7]} {nco_1_i/phasegen_0/outval_V_TDATA[8]} {nco_1_i/phasegen_0/outval_V_TDATA[9]} {nco_1_i/phasegen_0/outval_V_TDATA[10]} {nco_1_i/phasegen_0/outval_V_TDATA[11]} {nco_1_i/phasegen_0/outval_V_TDATA[12]} {nco_1_i/phasegen_0/outval_V_TDATA[13]} {nco_1_i/phasegen_0/outval_V_TDATA[14]} {nco_1_i/phasegen_0/outval_V_TDATA[15]} {nco_1_i/phasegen_0/outval_V_TDATA[16]} {nco_1_i/phasegen_0/outval_V_TDATA[17]} {nco_1_i/phasegen_0/outval_V_TDATA[18]} {nco_1_i/phasegen_0/outval_V_TDATA[19]} {nco_1_i/phasegen_0/outval_V_TDATA[20]} {nco_1_i/phasegen_0/outval_V_TDATA[21]} {nco_1_i/phasegen_0/outval_V_TDATA[22]} {nco_1_i/phasegen_0/outval_V_TDATA[23]} {nco_1_i/phasegen_0/outval_V_TDATA[24]} {nco_1_i/phasegen_0/outval_V_TDATA[25]} {nco_1_i/phasegen_0/outval_V_TDATA[26]} {nco_1_i/phasegen_0/outval_V_TDATA[27]} {nco_1_i/phasegen_0/outval_V_TDATA[28]} {nco_1_i/phasegen_0/outval_V_TDATA[29]} {nco_1_i/phasegen_0/outval_V_TDATA[30]} {nco_1_i/phasegen_0/outval_V_TDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {nco_1_i/nco_0/dataout_V_TDATA[0]} {nco_1_i/nco_0/dataout_V_TDATA[1]} {nco_1_i/nco_0/dataout_V_TDATA[2]} {nco_1_i/nco_0/dataout_V_TDATA[3]} {nco_1_i/nco_0/dataout_V_TDATA[4]} {nco_1_i/nco_0/dataout_V_TDATA[5]} {nco_1_i/nco_0/dataout_V_TDATA[6]} {nco_1_i/nco_0/dataout_V_TDATA[7]} {nco_1_i/nco_0/dataout_V_TDATA[8]} {nco_1_i/nco_0/dataout_V_TDATA[9]} {nco_1_i/nco_0/dataout_V_TDATA[10]} {nco_1_i/nco_0/dataout_V_TDATA[11]} {nco_1_i/nco_0/dataout_V_TDATA[12]} {nco_1_i/nco_0/dataout_V_TDATA[13]} {nco_1_i/nco_0/dataout_V_TDATA[14]} {nco_1_i/nco_0/dataout_V_TDATA[15]} {nco_1_i/nco_0/dataout_V_TDATA[16]} {nco_1_i/nco_0/dataout_V_TDATA[17]} {nco_1_i/nco_0/dataout_V_TDATA[18]} {nco_1_i/nco_0/dataout_V_TDATA[19]} {nco_1_i/nco_0/dataout_V_TDATA[20]} {nco_1_i/nco_0/dataout_V_TDATA[21]} {nco_1_i/nco_0/dataout_V_TDATA[22]} {nco_1_i/nco_0/dataout_V_TDATA[23]} {nco_1_i/nco_0/dataout_V_TDATA[24]} {nco_1_i/nco_0/dataout_V_TDATA[25]} {nco_1_i/nco_0/dataout_V_TDATA[26]} {nco_1_i/nco_0/dataout_V_TDATA[27]} {nco_1_i/nco_0/dataout_V_TDATA[28]} {nco_1_i/nco_0/dataout_V_TDATA[29]} {nco_1_i/nco_0/dataout_V_TDATA[30]} {nco_1_i/nco_0/dataout_V_TDATA[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list nco_1_i/nco_0/dataout_V_TREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list nco_1_i/nco_0/dataout_V_TVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list nco_1_i/phasegen_0/outval_V_TREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list nco_1_i/phasegen_0/outval_V_TVALID ]]
# save constraints
file mkdir ./nco/nco.srcs/constrs_1/
close [ open ./nco/nco.srcs/constrs_1/constraint_1.xdc w ]
add_files -fileset constrs_1 ./nco/nco.srcs/constrs_1/constraint_1.xdc
set_property target_constrs_file ./nco/nco.srcs/constrs_1/constraint_1.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
set_property strategy Performance_Explore [get_runs impl_1]
launch_runs impl_1 -jobs 6
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_design
open_run impl_1
launch_runs impl_1 -jobs 4
launch_runs impl_1 -to_step write_bitstream -jobs 4
file mkdir ./nco/nco.sdk
file copy -force ./nco/nco.runs/impl_1/nco_1_wrapper.sysdef ./nco.sdk/nco_1_wrapper.hdf
file copy -force Z:/Documents/workspace/zysh101/src/tcl/testnco/nco/nco.runs/impl_1/nco_1_wrapper.sysdef Z:/Documents/workspace/zysh101/src/tcl/testnco/nco/nco.sdk/nco_1_wrapper.hdf

file copy -force ./nco/nco.runs/impl_1/nco_1_wrapper.sysdef ./nco/nco.sdk/nco_1_wrapper.hdf
launch_sdk -workspace Z:/Documents/workspace/zysh101/src/tcl/testnco/nco/nco.sdk -hwspec Z:/Documents/workspace/zysh101/src/tcl/testnco/nco/nco.sdk/nco_1_wrapper.hdf
open_hw
close_project
