// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
// Date        : Thu Jan 15 16:45:30 2026
// Host        : LAPTOP-0CVSEQS8 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub
//               e:/A_FPGA/RFSOC/rf27dr_adda_vivado_V2.1/rf27dr_adda_vivado/rf27dr_adda_vivado/rf27dr_adda_vivado.gen/sources_1/bd/system/ip/system_axi_lite_ctrl_DacFMCW_0_0/system_axi_lite_ctrl_DacFMCW_0_0_stub.v
// Design      : system_axi_lite_ctrl_DacFMCW_0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xczu27dr-ffve1156-2-i
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "axi_lite_ctrl,Vivado 2022.2" *)
module system_axi_lite_ctrl_DacFMCW_0_0(FMCW_R, FMCW_S, FMCW_N, FMCW_IDX, USER_RST_N, 
  FS_Number, Chirp_clk, Frame_clk, FS_Start, FS_Div, PL_Addr_Flag, PL_Done_Flag, AXI_Trans_Addr, 
  cal_delay_num, S_AXI_ACLK, S_AXI_ARESETN, S_AXI_AWADDR, S_AXI_AWPROT, S_AXI_AWVALID, 
  S_AXI_AWREADY, S_AXI_WDATA, S_AXI_WSTRB, S_AXI_WVALID, S_AXI_WREADY, S_AXI_BRESP, 
  S_AXI_BVALID, S_AXI_BREADY, S_AXI_ARADDR, S_AXI_ARPROT, S_AXI_ARVALID, S_AXI_ARREADY, 
  S_AXI_RDATA, S_AXI_RRESP, S_AXI_RVALID, S_AXI_RREADY)
/* synthesis syn_black_box black_box_pad_pin="FMCW_R[31:0],FMCW_S[31:0],FMCW_N[31:0],FMCW_IDX[7:0],USER_RST_N,FS_Number[15:0],Chirp_clk,Frame_clk,FS_Start,FS_Div[7:0],PL_Addr_Flag,PL_Done_Flag,AXI_Trans_Addr[31:0],cal_delay_num[31:0],S_AXI_ACLK,S_AXI_ARESETN,S_AXI_AWADDR[5:0],S_AXI_AWPROT[2:0],S_AXI_AWVALID,S_AXI_AWREADY,S_AXI_WDATA[31:0],S_AXI_WSTRB[3:0],S_AXI_WVALID,S_AXI_WREADY,S_AXI_BRESP[1:0],S_AXI_BVALID,S_AXI_BREADY,S_AXI_ARADDR[5:0],S_AXI_ARPROT[2:0],S_AXI_ARVALID,S_AXI_ARREADY,S_AXI_RDATA[31:0],S_AXI_RRESP[1:0],S_AXI_RVALID,S_AXI_RREADY" */;
  output [31:0]FMCW_R;
  output [31:0]FMCW_S;
  output [31:0]FMCW_N;
  output [7:0]FMCW_IDX;
  output USER_RST_N;
  output [15:0]FS_Number;
  output Chirp_clk;
  output Frame_clk;
  output FS_Start;
  output [7:0]FS_Div;
  output PL_Addr_Flag;
  output PL_Done_Flag;
  output [31:0]AXI_Trans_Addr;
  output [31:0]cal_delay_num;
  input S_AXI_ACLK;
  input S_AXI_ARESETN;
  input [5:0]S_AXI_AWADDR;
  input [2:0]S_AXI_AWPROT;
  input S_AXI_AWVALID;
  output S_AXI_AWREADY;
  input [31:0]S_AXI_WDATA;
  input [3:0]S_AXI_WSTRB;
  input S_AXI_WVALID;
  output S_AXI_WREADY;
  output [1:0]S_AXI_BRESP;
  output S_AXI_BVALID;
  input S_AXI_BREADY;
  input [5:0]S_AXI_ARADDR;
  input [2:0]S_AXI_ARPROT;
  input S_AXI_ARVALID;
  output S_AXI_ARREADY;
  output [31:0]S_AXI_RDATA;
  output [1:0]S_AXI_RRESP;
  output S_AXI_RVALID;
  input S_AXI_RREADY;
endmodule
