{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 21 17:17:50 2020 " "Info: Processing started: Mon Dec 21 17:17:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Verilog_Final -c Verilog_Final " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Verilog_Final -c Verilog_Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Verilog_Final.v(35) " "Warning (10268): Verilog HDL information at Verilog_Final.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_Final.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Verilog_Final.v" { { "Info" "ISGN_ENTITY_NAME" "1 Verilog_Final " "Info: Found entity 1: Verilog_Final" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Verilog_Final " "Info: Elaborating entity \"Verilog_Final\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Verilog_Final.v(77) " "Warning (10230): Verilog HDL assignment warning at Verilog_Final.v(77): truncated value with size 32 to match size of target (18)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Verilog_Final.v(86) " "Warning (10230): Verilog HDL assignment warning at Verilog_Final.v(86): truncated value with size 32 to match size of target (5)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Verilog_Final.v(144) " "Warning (10230): Verilog HDL assignment warning at Verilog_Final.v(144): truncated value with size 32 to match size of target (2)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Verilog_Final.v(149) " "Warning (10230): Verilog HDL assignment warning at Verilog_Final.v(149): truncated value with size 32 to match size of target (2)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Verilog_Final.v(153) " "Warning (10230): Verilog HDL assignment warning at Verilog_Final.v(153): truncated value with size 32 to match size of target (10)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Verilog_Final.v(168) " "Warning (10230): Verilog HDL assignment warning at Verilog_Final.v(168): truncated value with size 32 to match size of target (4)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Verilog_Final.v(171) " "Warning (10230): Verilog HDL assignment warning at Verilog_Final.v(171): truncated value with size 32 to match size of target (4)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Verilog_Final.v(173) " "Warning (10230): Verilog HDL assignment warning at Verilog_Final.v(173): truncated value with size 32 to match size of target (10)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Verilog_Final.v(185) " "Warning (10230): Verilog HDL assignment warning at Verilog_Final.v(185): truncated value with size 32 to match size of target (5)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Verilog_Final.v(228) " "Warning (10230): Verilog HDL assignment warning at Verilog_Final.v(228): truncated value with size 32 to match size of target (16)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Verilog_Final.v(236) " "Warning (10230): Verilog HDL assignment warning at Verilog_Final.v(236): truncated value with size 32 to match size of target (5)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Verilog_Final.v(239) " "Warning (10230): Verilog HDL assignment warning at Verilog_Final.v(239): truncated value with size 32 to match size of target (5)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Verilog_Final.v(245) " "Warning (10230): Verilog HDL assignment warning at Verilog_Final.v(245): truncated value with size 32 to match size of target (16)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Verilog_Final.v(249) " "Warning (10230): Verilog HDL assignment warning at Verilog_Final.v(249): truncated value with size 32 to match size of target (16)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Verilog_Final.v(257) " "Warning (10230): Verilog HDL assignment warning at Verilog_Final.v(257): truncated value with size 32 to match size of target (10)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "screen_state Verilog_Final.v(306) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(306): variable \"screen_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 306 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "game_mode Verilog_Final.v(326) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(326): variable \"game_mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 326 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Verilog_Final.v(308) " "Info (10264): Verilog HDL Case Statement information at Verilog_Final.v(308): all case item expressions in this case statement are onehot" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 308 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(511) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(511): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 511 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(512) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(512): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 512 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(513) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(513): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 513 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(514) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(514): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 514 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(515) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(515): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 515 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(521) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(521): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 521 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(522) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(522): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 522 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(523) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(523): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 523 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(524) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(524): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 524 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(525) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(525): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 525 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(531) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(531): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 531 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(532) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(532): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 532 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(533) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(533): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 533 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(534) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(534): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 534 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(535) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(535): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 535 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(541) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(541): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 541 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(542) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(542): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 542 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(543) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(543): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 543 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(544) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(544): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 544 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(545) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(545): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 545 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(551) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(551): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 551 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(552) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(552): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 552 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(553) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(553): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 553 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(554) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(554): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 554 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(555) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(555): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 555 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(561) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(561): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 561 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(562) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(562): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 562 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(563) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(563): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 563 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(564) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(564): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 564 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "human_col Verilog_Final.v(565) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(565): variable \"human_col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 565 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "za_warudo Verilog_Final.v(569) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(569): variable \"za_warudo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 569 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_tens Verilog_Final.v(585) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(585): variable \"t_tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 585 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_units Verilog_Final.v(600) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(600): variable \"t_units\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 600 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "za_warudo_cc Verilog_Final.v(634) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(634): variable \"za_warudo_cc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 634 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_tens Verilog_Final.v(650) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(650): variable \"t_tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 650 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_units Verilog_Final.v(665) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(665): variable \"t_units\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 665 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_tens Verilog_Final.v(714) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(714): variable \"t_tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 714 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_units Verilog_Final.v(729) " "Warning (10235): Verilog HDL Always Construct warning at Verilog_Final.v(729): variable \"t_units\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 729 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Verilog_Final.v(477) " "Info (10264): Verilog HDL Case Statement information at Verilog_Final.v(477): all case item expressions in this case statement are onehot" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 477 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Verilog_Final.v(768) " "Info (10264): Verilog HDL Case Statement information at Verilog_Final.v(768): all case item expressions in this case statement are onehot" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 768 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Verilog_Final.v(826) " "Info (10264): Verilog HDL Case Statement information at Verilog_Final.v(826): all case item expressions in this case statement are onehot" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 826 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Verilog_Final.v(883) " "Warning (10270): Verilog HDL Case Statement warning at Verilog_Final.v(883): incomplete case statement has no default case item" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 883 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Verilog_Final.v(883) " "Info (10264): Verilog HDL Case Statement information at Verilog_Final.v(883): all case item expressions in this case statement are onehot" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 883 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Verilog_Final.v(306) " "Info (10264): Verilog HDL Case Statement information at Verilog_Final.v(306): all case item expressions in this case statement are onehot" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 306 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "screen_col Verilog_Final.v(303) " "Warning (10240): Verilog HDL Always Construct warning at Verilog_Final.v(303): inferring latch(es) for variable \"screen_col\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[0\] Verilog_Final.v(303) " "Info (10041): Inferred latch for \"screen_col\[0\]\" at Verilog_Final.v(303)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[1\] Verilog_Final.v(303) " "Info (10041): Inferred latch for \"screen_col\[1\]\" at Verilog_Final.v(303)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[2\] Verilog_Final.v(303) " "Info (10041): Inferred latch for \"screen_col\[2\]\" at Verilog_Final.v(303)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[3\] Verilog_Final.v(303) " "Info (10041): Inferred latch for \"screen_col\[3\]\" at Verilog_Final.v(303)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[4\] Verilog_Final.v(303) " "Info (10041): Inferred latch for \"screen_col\[4\]\" at Verilog_Final.v(303)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[5\] Verilog_Final.v(303) " "Info (10041): Inferred latch for \"screen_col\[5\]\" at Verilog_Final.v(303)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[6\] Verilog_Final.v(303) " "Info (10041): Inferred latch for \"screen_col\[6\]\" at Verilog_Final.v(303)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[7\] Verilog_Final.v(303) " "Info (10041): Inferred latch for \"screen_col\[7\]\" at Verilog_Final.v(303)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[8\] Verilog_Final.v(303) " "Info (10041): Inferred latch for \"screen_col\[8\]\" at Verilog_Final.v(303)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[9\] Verilog_Final.v(303) " "Info (10041): Inferred latch for \"screen_col\[9\]\" at Verilog_Final.v(303)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[10\] Verilog_Final.v(303) " "Info (10041): Inferred latch for \"screen_col\[10\]\" at Verilog_Final.v(303)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[11\] Verilog_Final.v(303) " "Info (10041): Inferred latch for \"screen_col\[11\]\" at Verilog_Final.v(303)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[12\] Verilog_Final.v(303) " "Info (10041): Inferred latch for \"screen_col\[12\]\" at Verilog_Final.v(303)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[13\] Verilog_Final.v(303) " "Info (10041): Inferred latch for \"screen_col\[13\]\" at Verilog_Final.v(303)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[14\] Verilog_Final.v(303) " "Info (10041): Inferred latch for \"screen_col\[14\]\" at Verilog_Final.v(303)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[15\] Verilog_Final.v(303) " "Info (10041): Inferred latch for \"screen_col\[15\]\" at Verilog_Final.v(303)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[16\] Verilog_Final.v(303) " "Info (10041): Inferred latch for \"screen_col\[16\]\" at Verilog_Final.v(303)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[17\] Verilog_Final.v(303) " "Info (10041): Inferred latch for \"screen_col\[17\]\" at Verilog_Final.v(303)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[18\] Verilog_Final.v(303) " "Info (10041): Inferred latch for \"screen_col\[18\]\" at Verilog_Final.v(303)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[19\] Verilog_Final.v(303) " "Info (10041): Inferred latch for \"screen_col\[19\]\" at Verilog_Final.v(303)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[20\] Verilog_Final.v(303) " "Info (10041): Inferred latch for \"screen_col\[20\]\" at Verilog_Final.v(303)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[21\] Verilog_Final.v(303) " "Info (10041): Inferred latch for \"screen_col\[21\]\" at Verilog_Final.v(303)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[22\] Verilog_Final.v(303) " "Info (10041): Inferred latch for \"screen_col\[22\]\" at Verilog_Final.v(303)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[23\] Verilog_Final.v(303) " "Info (10041): Inferred latch for \"screen_col\[23\]\" at Verilog_Final.v(303)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[24\] Verilog_Final.v(303) " "Info (10041): Inferred latch for \"screen_col\[24\]\" at Verilog_Final.v(303)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[25\] Verilog_Final.v(303) " "Info (10041): Inferred latch for \"screen_col\[25\]\" at Verilog_Final.v(303)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[26\] Verilog_Final.v(303) " "Info (10041): Inferred latch for \"screen_col\[26\]\" at Verilog_Final.v(303)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[27\] Verilog_Final.v(303) " "Info (10041): Inferred latch for \"screen_col\[27\]\" at Verilog_Final.v(303)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[28\] Verilog_Final.v(303) " "Info (10041): Inferred latch for \"screen_col\[28\]\" at Verilog_Final.v(303)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[29\] Verilog_Final.v(303) " "Info (10041): Inferred latch for \"screen_col\[29\]\" at Verilog_Final.v(303)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[30\] Verilog_Final.v(303) " "Info (10041): Inferred latch for \"screen_col\[30\]\" at Verilog_Final.v(303)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screen_col\[31\] Verilog_Final.v(303) " "Info (10041): Inferred latch for \"screen_col\[31\]\" at Verilog_Final.v(303)" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "LFSR_5bit.v 1 1 " "Warning: Using design file LFSR_5bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_5bit " "Info: Found entity 1: LFSR_5bit" {  } { { "LFSR_5bit.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/LFSR_5bit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_5bit LFSR_5bit:M1 " "Info: Elaborating entity \"LFSR_5bit\" for hierarchy \"LFSR_5bit:M1\"" {  } { { "Verilog_Final.v" "M1" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[0\]\$latch " "Warning: Latch screen_col\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideNor0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 308 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[1\]\$latch " "Warning: Latch screen_col\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideNor0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 308 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[2\]\$latch " "Warning: Latch screen_col\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideNor0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 308 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[3\]\$latch " "Warning: Latch screen_col\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideNor0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 308 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[4\]\$latch " "Warning: Latch screen_col\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideNor0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 308 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[5\]\$latch " "Warning: Latch screen_col\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideNor0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 308 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[6\]\$latch " "Warning: Latch screen_col\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideNor0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 308 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[7\]\$latch " "Warning: Latch screen_col\[7\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideNor0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 308 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[8\]\$latch " "Warning: Latch screen_col\[8\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideNor0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 308 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[9\]\$latch " "Warning: Latch screen_col\[9\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideNor0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 308 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[10\]\$latch " "Warning: Latch screen_col\[10\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideNor0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 308 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[11\]\$latch " "Warning: Latch screen_col\[11\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideNor0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 308 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[12\]\$latch " "Warning: Latch screen_col\[12\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA out_state~0 " "Warning: Ports D and ENA on the latch are fed by the same signal out_state~0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[13\]\$latch " "Warning: Latch screen_col\[13\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA out_state~0 " "Warning: Ports D and ENA on the latch are fed by the same signal out_state~0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[14\]\$latch " "Warning: Latch screen_col\[14\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA out_state~0 " "Warning: Ports D and ENA on the latch are fed by the same signal out_state~0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[15\]\$latch " "Warning: Latch screen_col\[15\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA out_state~0 " "Warning: Ports D and ENA on the latch are fed by the same signal out_state~0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[16\]\$latch " "Warning: Latch screen_col\[16\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA out_state~0 " "Warning: Ports D and ENA on the latch are fed by the same signal out_state~0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[17\]\$latch " "Warning: Latch screen_col\[17\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA out_state~0 " "Warning: Ports D and ENA on the latch are fed by the same signal out_state~0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[18\]\$latch " "Warning: Latch screen_col\[18\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideNor0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 308 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[19\]\$latch " "Warning: Latch screen_col\[19\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideNor0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 308 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[20\]\$latch " "Warning: Latch screen_col\[20\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideNor0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 308 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[21\]\$latch " "Warning: Latch screen_col\[21\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideNor0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 308 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[22\]\$latch " "Warning: Latch screen_col\[22\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideNor0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 308 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[23\]\$latch " "Warning: Latch screen_col\[23\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideNor0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 308 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[24\]\$latch " "Warning: Latch screen_col\[24\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideNor0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 308 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[25\]\$latch " "Warning: Latch screen_col\[25\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideNor0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 308 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[26\]\$latch " "Warning: Latch screen_col\[26\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideNor0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideNor0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 308 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[27\]\$latch " "Warning: Latch screen_col\[27\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA out_state~0 " "Warning: Ports D and ENA on the latch are fed by the same signal out_state~0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[28\]\$latch " "Warning: Latch screen_col\[28\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA out_state~0 " "Warning: Ports D and ENA on the latch are fed by the same signal out_state~0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[29\]\$latch " "Warning: Latch screen_col\[29\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA out_state~0 " "Warning: Ports D and ENA on the latch are fed by the same signal out_state~0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[30\]\$latch " "Warning: Latch screen_col\[30\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA out_state~0 " "Warning: Ports D and ENA on the latch are fed by the same signal out_state~0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "screen_col\[31\]\$latch " "Warning: Latch screen_col\[31\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA out_state~0 " "Warning: Ports D and ENA on the latch are fed by the same signal out_state~0" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "out_state\[3\] GND " "Warning (13410): Pin \"out_state\[3\]\" is stuck at GND" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "LFSR_5bit.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/LFSR_5bit.v" 27 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 8 " "Info: 8 registers lost all their fanouts during netlist optimizations. The first 8 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "screen_state~1099 " "Info: Register \"screen_state~1099\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "screen_state~1100 " "Info: Register \"screen_state~1100\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "screen_state~1101 " "Info: Register \"screen_state~1101\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "screen_state~1102 " "Info: Register \"screen_state~1102\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_state~1159 " "Info: Register \"LCD_state~1159\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_state~1160 " "Info: Register \"LCD_state~1160\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_state~1161 " "Info: Register \"LCD_state~1161\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD_state~1162 " "Info: Register \"LCD_state~1162\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.map.smsg " "Info: Generated suppressed messages file C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3798 " "Info: Implemented 3798 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Info: Implemented 56 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3738 " "Info: Implemented 3738 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 124 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 124 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "302 " "Info: Peak virtual memory: 302 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 21 17:18:51 2020 " "Info: Processing ended: Mon Dec 21 17:18:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Info: Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Info: Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 21 17:18:52 2020 " "Info: Processing started: Mon Dec 21 17:18:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Verilog_Final -c Verilog_Final " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Verilog_Final -c Verilog_Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Verilog_Final EP1C6Q240C8 " "Info: Selected device EP1C6Q240C8 for design \"Verilog_Final\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12Q240C8 " "Info: Device EP1C12Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 24 " "Info: Pin ~nCSO~ is reserved at location 24" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 37 " "Info: Pin ~ASDO~ is reserved at location 37" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 60 " "Warning: No exact pin location assignment(s) for 4 pins of 60 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_state\[0\] " "Info: Pin out_state\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_state[0] } } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 21 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_state[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_state\[1\] " "Info: Pin out_state\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_state[1] } } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 21 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_state[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_state\[2\] " "Info: Pin out_state\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_state[2] } } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 21 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_state[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_state\[3\] " "Info: Pin out_state\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_state[3] } } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 21 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_state[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 28 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 28" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Selector541~2 Global clock " "Info: Automatically promoted signal \"Selector541~2\" to use Global clock" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 306 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "comb~3 Global clock " "Info: Automatically promoted signal \"comb~3\" to use Global clock" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comb~3 } "NODE_NAME" } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "lfsr_rst Global clock " "Info: Automatically promoted signal \"lfsr_rst\" to use Global clock" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 24 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 3.3V 0 4 0 " "Info: Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 0 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVCMOS. " "Info: I/O standards used: 3.3-V LVCMOS." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 37 7 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 37 total pin(s) used --  7 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 9 39 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 45 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 12 36 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register LFSR_5bit:M1\|D123456789\[5\] register LCD_state.0100 -27.757 ns " "Info: Slack time is -27.757 ns between source register \"LFSR_5bit:M1\|D123456789\[5\]\" and destination register \"LCD_state.0100\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-5.492 ns + Largest register register " "Info: + Largest register to register requirement is -5.492 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.931 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 301 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 301; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.711 ns) 2.931 ns LCD_state.0100 2 REG Unassigned 13 " "Info: 2: + IC(0.751 ns) + CELL(0.711 ns) = 2.931 ns; Loc. = Unassigned; Fanout = 13; REG Node = 'LCD_state.0100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { clk LCD_state.0100 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.38 % ) " "Info: Total cell delay = 2.180 ns ( 74.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.751 ns ( 25.62 % ) " "Info: Total interconnect delay = 0.751 ns ( 25.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.931 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 301 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 301; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.711 ns) 2.931 ns LCD_state.0100 2 REG Unassigned 13 " "Info: 2: + IC(0.751 ns) + CELL(0.711 ns) = 2.931 ns; Loc. = Unassigned; Fanout = 13; REG Node = 'LCD_state.0100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { clk LCD_state.0100 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.38 % ) " "Info: Total cell delay = 2.180 ns ( 74.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.751 ns ( 25.62 % ) " "Info: Total interconnect delay = 0.751 ns ( 25.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.480 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 8.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 301 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 301; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.935 ns) 3.155 ns screen_row\[15\]~reg0 2 REG Unassigned 10 " "Info: 2: + IC(0.751 ns) + CELL(0.935 ns) = 3.155 ns; Loc. = Unassigned; Fanout = 10; REG Node = 'screen_row\[15\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.686 ns" { clk screen_row[15]~reg0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 35 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.114 ns) 3.884 ns comb~3 3 COMB Unassigned 10 " "Info: 3: + IC(0.615 ns) + CELL(0.114 ns) = 3.884 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'comb~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { screen_row[15]~reg0 comb~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.885 ns) + CELL(0.711 ns) 8.480 ns LFSR_5bit:M1\|D123456789\[5\] 4 REG Unassigned 2 " "Info: 4: + IC(3.885 ns) + CELL(0.711 ns) = 8.480 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'LFSR_5bit:M1\|D123456789\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.596 ns" { comb~3 LFSR_5bit:M1|D123456789[5] } "NODE_NAME" } } { "LFSR_5bit.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/LFSR_5bit.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.229 ns ( 38.08 % ) " "Info: Total cell delay = 3.229 ns ( 38.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.251 ns ( 61.92 % ) " "Info: Total interconnect delay = 5.251 ns ( 61.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.162 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 9.162 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 301 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 301; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.935 ns) 3.155 ns screen_row\[1\]~reg0 2 REG Unassigned 11 " "Info: 2: + IC(0.751 ns) + CELL(0.935 ns) = 3.155 ns; Loc. = Unassigned; Fanout = 11; REG Node = 'screen_row\[1\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.686 ns" { clk screen_row[1]~reg0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 35 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.590 ns) 4.566 ns comb~3 3 COMB Unassigned 10 " "Info: 3: + IC(0.821 ns) + CELL(0.590 ns) = 4.566 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'comb~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.411 ns" { screen_row[1]~reg0 comb~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.885 ns) + CELL(0.711 ns) 9.162 ns LFSR_5bit:M1\|D123456789\[5\] 4 REG Unassigned 2 " "Info: 4: + IC(3.885 ns) + CELL(0.711 ns) = 9.162 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'LFSR_5bit:M1\|D123456789\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.596 ns" { comb~3 LFSR_5bit:M1|D123456789[5] } "NODE_NAME" } } { "LFSR_5bit.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/LFSR_5bit.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.705 ns ( 40.44 % ) " "Info: Total cell delay = 3.705 ns ( 40.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.457 ns ( 59.56 % ) " "Info: Total interconnect delay = 5.457 ns ( 59.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns   " "Info:   Micro clock to output delay of source is 0.224 ns" {  } { { "LFSR_5bit.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/LFSR_5bit.v" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns   " "Info:   Micro setup delay of destination is 0.037 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 5 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "22.265 ns - Longest register register " "Info: - Longest register to register delay is 22.265 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LFSR_5bit:M1\|D123456789\[5\] 1 REG Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'LFSR_5bit:M1\|D123456789\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LFSR_5bit:M1|D123456789[5] } "NODE_NAME" } } { "LFSR_5bit.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/LFSR_5bit.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.114 ns) 0.782 ns knife~2556 2 COMB Unassigned 3 " "Info: 2: + IC(0.668 ns) + CELL(0.114 ns) = 0.782 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'knife~2556'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.782 ns" { LFSR_5bit:M1|D123456789[5] knife~2556 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 1.435 ns knife~2557 3 COMB Unassigned 10 " "Info: 3: + IC(0.063 ns) + CELL(0.590 ns) = 1.435 ns; Loc. = Unassigned; Fanout = 10; COMB Node = 'knife~2557'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { knife~2556 knife~2557 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.156 ns) + CELL(0.114 ns) 2.705 ns knife~2644 4 COMB Unassigned 8 " "Info: 4: + IC(1.156 ns) + CELL(0.114 ns) = 2.705 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'knife~2644'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { knife~2557 knife~2644 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 3.358 ns Equal23~1 5 COMB Unassigned 7 " "Info: 5: + IC(0.539 ns) + CELL(0.114 ns) = 3.358 ns; Loc. = Unassigned; Fanout = 7; COMB Node = 'Equal23~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { knife~2644 Equal23~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 4.011 ns knife~2646 6 COMB Unassigned 5 " "Info: 6: + IC(0.063 ns) + CELL(0.590 ns) = 4.011 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'knife~2646'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Equal23~1 knife~2646 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.114 ns) 4.903 ns Equal25~0 7 COMB Unassigned 1 " "Info: 7: + IC(0.778 ns) + CELL(0.114 ns) = 4.903 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Equal25~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { knife~2646 Equal25~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.442 ns) 5.556 ns Equal25~1 8 COMB Unassigned 5 " "Info: 8: + IC(0.211 ns) + CELL(0.442 ns) = 5.556 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'Equal25~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Equal25~0 Equal25~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.114 ns) 6.898 ns screen_state~1186 9 COMB Unassigned 1 " "Info: 9: + IC(1.228 ns) + CELL(0.114 ns) = 6.898 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'screen_state~1186'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { Equal25~1 screen_state~1186 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.442 ns) 7.551 ns screen_state~1187 10 COMB Unassigned 3 " "Info: 10: + IC(0.211 ns) + CELL(0.442 ns) = 7.551 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'screen_state~1187'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { screen_state~1186 screen_state~1187 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 8.204 ns screen_state~1189 11 COMB Unassigned 2 " "Info: 11: + IC(0.063 ns) + CELL(0.590 ns) = 8.204 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'screen_state~1189'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { screen_state~1187 screen_state~1189 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 8.857 ns Selector450~73 12 COMB Unassigned 2 " "Info: 12: + IC(0.539 ns) + CELL(0.114 ns) = 8.857 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Selector450~73'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { screen_state~1189 Selector450~73 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.590 ns) 10.210 ns Selector450~105 13 COMB Unassigned 1 " "Info: 13: + IC(0.763 ns) + CELL(0.590 ns) = 10.210 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector450~105'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.353 ns" { Selector450~73 Selector450~105 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 10.863 ns Selector450~106 14 COMB Unassigned 1 " "Info: 14: + IC(0.063 ns) + CELL(0.590 ns) = 10.863 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector450~106'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector450~105 Selector450~106 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.590 ns) 12.216 ns Selector450~107 15 COMB Unassigned 1 " "Info: 15: + IC(0.763 ns) + CELL(0.590 ns) = 12.216 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector450~107'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.353 ns" { Selector450~106 Selector450~107 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 12.869 ns Selector450~108 16 COMB Unassigned 1 " "Info: 16: + IC(0.063 ns) + CELL(0.590 ns) = 12.869 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector450~108'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector450~107 Selector450~108 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 13.522 ns Selector450~109 17 COMB Unassigned 1 " "Info: 17: + IC(0.063 ns) + CELL(0.590 ns) = 13.522 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector450~109'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector450~108 Selector450~109 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 14.175 ns Selector450~110 18 COMB Unassigned 1 " "Info: 18: + IC(0.063 ns) + CELL(0.590 ns) = 14.175 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector450~110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector450~109 Selector450~110 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 14.828 ns Selector450~111 19 COMB Unassigned 1 " "Info: 19: + IC(0.063 ns) + CELL(0.590 ns) = 14.828 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector450~111'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector450~110 Selector450~111 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 15.481 ns Selector450~112 20 COMB Unassigned 1 " "Info: 20: + IC(0.063 ns) + CELL(0.590 ns) = 15.481 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector450~112'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector450~111 Selector450~112 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 16.134 ns Selector450~113 21 COMB Unassigned 1 " "Info: 21: + IC(0.063 ns) + CELL(0.590 ns) = 16.134 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector450~113'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector450~112 Selector450~113 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 16.787 ns Selector450~114 22 COMB Unassigned 1 " "Info: 22: + IC(0.063 ns) + CELL(0.590 ns) = 16.787 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector450~114'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector450~113 Selector450~114 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.590 ns) 18.152 ns Selector450~115 23 COMB Unassigned 1 " "Info: 23: + IC(0.775 ns) + CELL(0.590 ns) = 18.152 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector450~115'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { Selector450~114 Selector450~115 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 18.805 ns Selector450~116 24 COMB Unassigned 1 " "Info: 24: + IC(0.063 ns) + CELL(0.590 ns) = 18.805 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector450~116'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector450~115 Selector450~116 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 19.458 ns Selector450~117 25 COMB Unassigned 1 " "Info: 25: + IC(0.063 ns) + CELL(0.590 ns) = 19.458 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector450~117'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector450~116 Selector450~117 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 20.111 ns Selector450~118 26 COMB Unassigned 1 " "Info: 26: + IC(0.063 ns) + CELL(0.590 ns) = 20.111 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector450~118'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector450~117 Selector450~118 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 20.764 ns Selector450~123 27 COMB Unassigned 1 " "Info: 27: + IC(0.539 ns) + CELL(0.114 ns) = 20.764 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Selector450~123'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector450~118 Selector450~123 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 21.417 ns Selector446~2 28 COMB Unassigned 2 " "Info: 28: + IC(0.539 ns) + CELL(0.114 ns) = 21.417 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Selector446~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector450~123 Selector446~2 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.309 ns) 22.265 ns LCD_state.0100 29 REG Unassigned 13 " "Info: 29: + IC(0.539 ns) + CELL(0.309 ns) = 22.265 ns; Loc. = Unassigned; Fanout = 13; REG Node = 'LCD_state.0100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { Selector446~2 LCD_state.0100 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.135 ns ( 54.50 % ) " "Info: Total cell delay = 12.135 ns ( 54.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.130 ns ( 45.50 % ) " "Info: Total interconnect delay = 10.130 ns ( 45.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "22.265 ns" { LFSR_5bit:M1|D123456789[5] knife~2556 knife~2557 knife~2644 Equal23~1 knife~2646 Equal25~0 Equal25~1 screen_state~1186 screen_state~1187 screen_state~1189 Selector450~73 Selector450~105 Selector450~106 Selector450~107 Selector450~108 Selector450~109 Selector450~110 Selector450~111 Selector450~112 Selector450~113 Selector450~114 Selector450~115 Selector450~116 Selector450~117 Selector450~118 Selector450~123 Selector446~2 LCD_state.0100 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "22.265 ns" { LFSR_5bit:M1|D123456789[5] knife~2556 knife~2557 knife~2644 Equal23~1 knife~2646 Equal25~0 Equal25~1 screen_state~1186 screen_state~1187 screen_state~1189 Selector450~73 Selector450~105 Selector450~106 Selector450~107 Selector450~108 Selector450~109 Selector450~110 Selector450~111 Selector450~112 Selector450~113 Selector450~114 Selector450~115 Selector450~116 Selector450~117 Selector450~118 Selector450~123 Selector446~2 LCD_state.0100 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "22.265 ns register register " "Info: Estimated most critical path is register to register delay of 22.265 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LFSR_5bit:M1\|D123456789\[5\] 1 REG LAB_X24_Y6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X24_Y6; Fanout = 2; REG Node = 'LFSR_5bit:M1\|D123456789\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LFSR_5bit:M1|D123456789[5] } "NODE_NAME" } } { "LFSR_5bit.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/LFSR_5bit.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.114 ns) 0.782 ns knife~2556 2 COMB LAB_X24_Y6 3 " "Info: 2: + IC(0.668 ns) + CELL(0.114 ns) = 0.782 ns; Loc. = LAB_X24_Y6; Fanout = 3; COMB Node = 'knife~2556'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.782 ns" { LFSR_5bit:M1|D123456789[5] knife~2556 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 1.435 ns knife~2557 3 COMB LAB_X24_Y6 10 " "Info: 3: + IC(0.063 ns) + CELL(0.590 ns) = 1.435 ns; Loc. = LAB_X24_Y6; Fanout = 10; COMB Node = 'knife~2557'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { knife~2556 knife~2557 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.156 ns) + CELL(0.114 ns) 2.705 ns knife~2644 4 COMB LAB_X20_Y6 8 " "Info: 4: + IC(1.156 ns) + CELL(0.114 ns) = 2.705 ns; Loc. = LAB_X20_Y6; Fanout = 8; COMB Node = 'knife~2644'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { knife~2557 knife~2644 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 3.358 ns Equal23~1 5 COMB LAB_X20_Y6 7 " "Info: 5: + IC(0.539 ns) + CELL(0.114 ns) = 3.358 ns; Loc. = LAB_X20_Y6; Fanout = 7; COMB Node = 'Equal23~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { knife~2644 Equal23~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 4.011 ns knife~2646 6 COMB LAB_X20_Y6 5 " "Info: 6: + IC(0.063 ns) + CELL(0.590 ns) = 4.011 ns; Loc. = LAB_X20_Y6; Fanout = 5; COMB Node = 'knife~2646'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Equal23~1 knife~2646 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.114 ns) 4.903 ns Equal25~0 7 COMB LAB_X19_Y6 1 " "Info: 7: + IC(0.778 ns) + CELL(0.114 ns) = 4.903 ns; Loc. = LAB_X19_Y6; Fanout = 1; COMB Node = 'Equal25~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { knife~2646 Equal25~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.442 ns) 5.556 ns Equal25~1 8 COMB LAB_X19_Y6 5 " "Info: 8: + IC(0.211 ns) + CELL(0.442 ns) = 5.556 ns; Loc. = LAB_X19_Y6; Fanout = 5; COMB Node = 'Equal25~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Equal25~0 Equal25~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.114 ns) 6.898 ns screen_state~1186 9 COMB LAB_X20_Y5 1 " "Info: 9: + IC(1.228 ns) + CELL(0.114 ns) = 6.898 ns; Loc. = LAB_X20_Y5; Fanout = 1; COMB Node = 'screen_state~1186'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { Equal25~1 screen_state~1186 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.442 ns) 7.551 ns screen_state~1187 10 COMB LAB_X20_Y5 3 " "Info: 10: + IC(0.211 ns) + CELL(0.442 ns) = 7.551 ns; Loc. = LAB_X20_Y5; Fanout = 3; COMB Node = 'screen_state~1187'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { screen_state~1186 screen_state~1187 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 8.204 ns screen_state~1189 11 COMB LAB_X20_Y5 2 " "Info: 11: + IC(0.063 ns) + CELL(0.590 ns) = 8.204 ns; Loc. = LAB_X20_Y5; Fanout = 2; COMB Node = 'screen_state~1189'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { screen_state~1187 screen_state~1189 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 8.857 ns Selector450~73 12 COMB LAB_X20_Y5 2 " "Info: 12: + IC(0.539 ns) + CELL(0.114 ns) = 8.857 ns; Loc. = LAB_X20_Y5; Fanout = 2; COMB Node = 'Selector450~73'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { screen_state~1189 Selector450~73 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.590 ns) 10.210 ns Selector450~105 13 COMB LAB_X21_Y7 1 " "Info: 13: + IC(0.763 ns) + CELL(0.590 ns) = 10.210 ns; Loc. = LAB_X21_Y7; Fanout = 1; COMB Node = 'Selector450~105'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.353 ns" { Selector450~73 Selector450~105 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 10.863 ns Selector450~106 14 COMB LAB_X21_Y7 1 " "Info: 14: + IC(0.063 ns) + CELL(0.590 ns) = 10.863 ns; Loc. = LAB_X21_Y7; Fanout = 1; COMB Node = 'Selector450~106'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector450~105 Selector450~106 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.590 ns) 12.216 ns Selector450~107 15 COMB LAB_X22_Y5 1 " "Info: 15: + IC(0.763 ns) + CELL(0.590 ns) = 12.216 ns; Loc. = LAB_X22_Y5; Fanout = 1; COMB Node = 'Selector450~107'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.353 ns" { Selector450~106 Selector450~107 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 12.869 ns Selector450~108 16 COMB LAB_X22_Y5 1 " "Info: 16: + IC(0.063 ns) + CELL(0.590 ns) = 12.869 ns; Loc. = LAB_X22_Y5; Fanout = 1; COMB Node = 'Selector450~108'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector450~107 Selector450~108 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 13.522 ns Selector450~109 17 COMB LAB_X22_Y5 1 " "Info: 17: + IC(0.063 ns) + CELL(0.590 ns) = 13.522 ns; Loc. = LAB_X22_Y5; Fanout = 1; COMB Node = 'Selector450~109'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector450~108 Selector450~109 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 14.175 ns Selector450~110 18 COMB LAB_X22_Y5 1 " "Info: 18: + IC(0.063 ns) + CELL(0.590 ns) = 14.175 ns; Loc. = LAB_X22_Y5; Fanout = 1; COMB Node = 'Selector450~110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector450~109 Selector450~110 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 14.828 ns Selector450~111 19 COMB LAB_X22_Y5 1 " "Info: 19: + IC(0.063 ns) + CELL(0.590 ns) = 14.828 ns; Loc. = LAB_X22_Y5; Fanout = 1; COMB Node = 'Selector450~111'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector450~110 Selector450~111 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 15.481 ns Selector450~112 20 COMB LAB_X22_Y5 1 " "Info: 20: + IC(0.063 ns) + CELL(0.590 ns) = 15.481 ns; Loc. = LAB_X22_Y5; Fanout = 1; COMB Node = 'Selector450~112'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector450~111 Selector450~112 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 16.134 ns Selector450~113 21 COMB LAB_X22_Y5 1 " "Info: 21: + IC(0.063 ns) + CELL(0.590 ns) = 16.134 ns; Loc. = LAB_X22_Y5; Fanout = 1; COMB Node = 'Selector450~113'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector450~112 Selector450~113 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 16.787 ns Selector450~114 22 COMB LAB_X22_Y5 1 " "Info: 22: + IC(0.063 ns) + CELL(0.590 ns) = 16.787 ns; Loc. = LAB_X22_Y5; Fanout = 1; COMB Node = 'Selector450~114'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector450~113 Selector450~114 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.590 ns) 18.152 ns Selector450~115 23 COMB LAB_X23_Y2 1 " "Info: 23: + IC(0.775 ns) + CELL(0.590 ns) = 18.152 ns; Loc. = LAB_X23_Y2; Fanout = 1; COMB Node = 'Selector450~115'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { Selector450~114 Selector450~115 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 18.805 ns Selector450~116 24 COMB LAB_X23_Y2 1 " "Info: 24: + IC(0.063 ns) + CELL(0.590 ns) = 18.805 ns; Loc. = LAB_X23_Y2; Fanout = 1; COMB Node = 'Selector450~116'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector450~115 Selector450~116 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 19.458 ns Selector450~117 25 COMB LAB_X23_Y2 1 " "Info: 25: + IC(0.063 ns) + CELL(0.590 ns) = 19.458 ns; Loc. = LAB_X23_Y2; Fanout = 1; COMB Node = 'Selector450~117'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector450~116 Selector450~117 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 20.111 ns Selector450~118 26 COMB LAB_X23_Y2 1 " "Info: 26: + IC(0.063 ns) + CELL(0.590 ns) = 20.111 ns; Loc. = LAB_X23_Y2; Fanout = 1; COMB Node = 'Selector450~118'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector450~117 Selector450~118 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 20.764 ns Selector450~123 27 COMB LAB_X23_Y2 1 " "Info: 27: + IC(0.539 ns) + CELL(0.114 ns) = 20.764 ns; Loc. = LAB_X23_Y2; Fanout = 1; COMB Node = 'Selector450~123'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector450~118 Selector450~123 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 21.417 ns Selector446~2 28 COMB LAB_X23_Y2 2 " "Info: 28: + IC(0.539 ns) + CELL(0.114 ns) = 21.417 ns; Loc. = LAB_X23_Y2; Fanout = 2; COMB Node = 'Selector446~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { Selector450~123 Selector446~2 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.309 ns) 22.265 ns LCD_state.0100 29 REG LAB_X23_Y2 13 " "Info: 29: + IC(0.539 ns) + CELL(0.309 ns) = 22.265 ns; Loc. = LAB_X23_Y2; Fanout = 13; REG Node = 'LCD_state.0100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { Selector446~2 LCD_state.0100 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.135 ns ( 54.50 % ) " "Info: Total cell delay = 12.135 ns ( 54.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.130 ns ( 45.50 % ) " "Info: Total interconnect delay = 10.130 ns ( 45.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "22.265 ns" { LFSR_5bit:M1|D123456789[5] knife~2556 knife~2557 knife~2644 Equal23~1 knife~2646 Equal25~0 Equal25~1 screen_state~1186 screen_state~1187 screen_state~1189 Selector450~73 Selector450~105 Selector450~106 Selector450~107 Selector450~108 Selector450~109 Selector450~110 Selector450~111 Selector450~112 Selector450~113 Selector450~114 Selector450~115 Selector450~116 Selector450~117 Selector450~118 Selector450~123 Selector446~2 LCD_state.0100 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "2 13804 " "Info: 2 (of 13804) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "38 " "Info: Average interconnect usage is 38% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "65 X12_Y11 X23_Y21 " "Info: Peak interconnect usage is 65% of the available device resources in the region that extends from location X12_Y11 to location X23_Y21" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Info: Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures." {  } {  } 0 0 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Info: Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_state\[3\] GND " "Info: Pin out_state\[3\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { out_state[3] } } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 21 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_state[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "282 " "Info: Peak virtual memory: 282 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 21 17:19:12 2020 " "Info: Processing ended: Mon Dec 21 17:19:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Info: Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Info: Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 21 17:19:12 2020 " "Info: Processing started: Mon Dec 21 17:19:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Verilog_Final -c Verilog_Final " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Verilog_Final -c Verilog_Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Info: Peak virtual memory: 224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 21 17:19:14 2020 " "Info: Processing ended: Mon Dec 21 17:19:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 21 17:19:14 2020 " "Info: Processing started: Mon Dec 21 17:19:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Verilog_Final -c Verilog_Final --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Verilog_Final -c Verilog_Final --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[0\]\$latch " "Warning: Node \"screen_col\[0\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[1\]\$latch " "Warning: Node \"screen_col\[1\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[2\]\$latch " "Warning: Node \"screen_col\[2\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[3\]\$latch " "Warning: Node \"screen_col\[3\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[4\]\$latch " "Warning: Node \"screen_col\[4\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[5\]\$latch " "Warning: Node \"screen_col\[5\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[6\]\$latch " "Warning: Node \"screen_col\[6\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[7\]\$latch " "Warning: Node \"screen_col\[7\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[8\]\$latch " "Warning: Node \"screen_col\[8\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[9\]\$latch " "Warning: Node \"screen_col\[9\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[10\]\$latch " "Warning: Node \"screen_col\[10\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[11\]\$latch " "Warning: Node \"screen_col\[11\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[12\]\$latch " "Warning: Node \"screen_col\[12\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[13\]\$latch " "Warning: Node \"screen_col\[13\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[14\]\$latch " "Warning: Node \"screen_col\[14\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[15\]\$latch " "Warning: Node \"screen_col\[15\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[16\]\$latch " "Warning: Node \"screen_col\[16\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[17\]\$latch " "Warning: Node \"screen_col\[17\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[18\]\$latch " "Warning: Node \"screen_col\[18\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[19\]\$latch " "Warning: Node \"screen_col\[19\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[20\]\$latch " "Warning: Node \"screen_col\[20\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[21\]\$latch " "Warning: Node \"screen_col\[21\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[22\]\$latch " "Warning: Node \"screen_col\[22\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[23\]\$latch " "Warning: Node \"screen_col\[23\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[24\]\$latch " "Warning: Node \"screen_col\[24\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[25\]\$latch " "Warning: Node \"screen_col\[25\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[26\]\$latch " "Warning: Node \"screen_col\[26\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[27\]\$latch " "Warning: Node \"screen_col\[27\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[28\]\$latch " "Warning: Node \"screen_col\[28\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[29\]\$latch " "Warning: Node \"screen_col\[29\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[30\]\$latch " "Warning: Node \"screen_col\[30\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[31\]\$latch " "Warning: Node \"screen_col\[31\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "49 " "Warning: Found 49 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Selector541~2 " "Info: Detected gated clock \"Selector541~2\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 306 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector541~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "comb~3 " "Info: Detected gated clock \"comb~3\" as buffer" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "comb~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal131~2 " "Info: Detected gated clock \"Equal131~2\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 318 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal131~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal128~2 " "Info: Detected gated clock \"Equal128~2\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 315 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal128~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal133~0 " "Info: Detected gated clock \"Equal133~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 320 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal133~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal132~1 " "Info: Detected gated clock \"Equal132~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 319 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal132~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal136~0 " "Info: Detected gated clock \"Equal136~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 323 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal136~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal134~0 " "Info: Detected gated clock \"Equal134~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 321 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal134~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal132~0 " "Info: Detected gated clock \"Equal132~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 319 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal132~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal126~0 " "Info: Detected gated clock \"Equal126~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 313 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal126~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal125~1 " "Info: Detected gated clock \"Equal125~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 312 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal125~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal127~0 " "Info: Detected gated clock \"Equal127~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 314 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal127~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal125~0 " "Info: Detected gated clock \"Equal125~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 312 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal125~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Selector602~2 " "Info: Detected gated clock \"Selector602~2\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 306 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector602~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal123~1 " "Info: Detected gated clock \"Equal123~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 310 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal123~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal123~0 " "Info: Detected gated clock \"Equal123~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 310 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal123~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal135~1 " "Info: Detected gated clock \"Equal135~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 322 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal135~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal122~0 " "Info: Detected gated clock \"Equal122~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 309 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal122~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal128~1 " "Info: Detected gated clock \"Equal128~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 315 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal128~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal129~1 " "Info: Detected gated clock \"Equal129~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 316 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal129~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal129~0 " "Info: Detected gated clock \"Equal129~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 316 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal129~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal135~0 " "Info: Detected gated clock \"Equal135~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 322 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal135~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal130~0 " "Info: Detected gated clock \"Equal130~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 317 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal130~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "comb~4 " "Info: Detected gated clock \"comb~4\" as buffer" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "comb~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal131~1 " "Info: Detected gated clock \"Equal131~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 318 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal131~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal131~0 " "Info: Detected gated clock \"Equal131~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 318 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal131~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal4~1 " "Info: Detected gated clock \"Equal4~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 95 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal4~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal4~0 " "Info: Detected gated clock \"Equal4~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 95 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal128~0 " "Info: Detected gated clock \"Equal128~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 315 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal128~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal124~0 " "Info: Detected gated clock \"Equal124~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 311 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal124~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_state.0100 " "Info: Detected ripple clock \"screen_state.0100\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_state.0100" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[0\]~reg0 " "Info: Detected ripple clock \"screen_row\[0\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 35 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[0\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_state.0101 " "Info: Detected ripple clock \"screen_state.0101\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_state.0101" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[15\]~reg0 " "Info: Detected ripple clock \"screen_row\[15\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 35 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[15\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[14\]~reg0 " "Info: Detected ripple clock \"screen_row\[14\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 35 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[14\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[13\]~reg0 " "Info: Detected ripple clock \"screen_row\[13\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 35 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[13\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[12\]~reg0 " "Info: Detected ripple clock \"screen_row\[12\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 35 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[12\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[11\]~reg0 " "Info: Detected ripple clock \"screen_row\[11\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 35 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[11\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[10\]~reg0 " "Info: Detected ripple clock \"screen_row\[10\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 35 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[10\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[9\]~reg0 " "Info: Detected ripple clock \"screen_row\[9\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 35 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[9\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[8\]~reg0 " "Info: Detected ripple clock \"screen_row\[8\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 35 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[8\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[7\]~reg0 " "Info: Detected ripple clock \"screen_row\[7\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 35 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[7\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[6\]~reg0 " "Info: Detected ripple clock \"screen_row\[6\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 35 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[6\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[5\]~reg0 " "Info: Detected ripple clock \"screen_row\[5\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 35 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[5\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[4\]~reg0 " "Info: Detected ripple clock \"screen_row\[4\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 35 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[4\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[3\]~reg0 " "Info: Detected ripple clock \"screen_row\[3\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 35 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[3\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal4~2 " "Info: Detected gated clock \"Equal4~2\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 95 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal4~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[2\]~reg0 " "Info: Detected ripple clock \"screen_row\[2\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 35 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[2\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[1\]~reg0 " "Info: Detected ripple clock \"screen_row\[1\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 35 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[1\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register LFSR_5bit:M1\|D123456789\[5\] register LCD_state.0011 36.04 MHz 27.75 ns Internal " "Info: Clock \"clk\" has Internal fmax of 36.04 MHz between source register \"LFSR_5bit:M1\|D123456789\[5\]\" and destination register \"LCD_state.0011\" (period= 27.75 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.532 ns + Longest register register " "Info: + Longest register to register delay is 20.532 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LFSR_5bit:M1\|D123456789\[5\] 1 REG LC_X24_Y6_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X24_Y6_N5; Fanout = 2; REG Node = 'LFSR_5bit:M1\|D123456789\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LFSR_5bit:M1|D123456789[5] } "NODE_NAME" } } { "LFSR_5bit.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/LFSR_5bit.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.526 ns) + CELL(0.114 ns) 0.640 ns knife~2556 2 COMB LC_X24_Y6_N4 3 " "Info: 2: + IC(0.526 ns) + CELL(0.114 ns) = 0.640 ns; Loc. = LC_X24_Y6_N4; Fanout = 3; COMB Node = 'knife~2556'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { LFSR_5bit:M1|D123456789[5] knife~2556 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.292 ns) 1.375 ns knife~2557 3 COMB LC_X24_Y6_N6 10 " "Info: 3: + IC(0.443 ns) + CELL(0.292 ns) = 1.375 ns; Loc. = LC_X24_Y6_N6; Fanout = 10; COMB Node = 'knife~2557'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { knife~2556 knife~2557 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.114 ns) 1.937 ns knife~2558 4 COMB LC_X24_Y6_N2 9 " "Info: 4: + IC(0.448 ns) + CELL(0.114 ns) = 1.937 ns; Loc. = LC_X24_Y6_N2; Fanout = 9; COMB Node = 'knife~2558'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.562 ns" { knife~2557 knife~2558 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 2.233 ns knife~2559 5 COMB LC_X24_Y6_N3 11 " "Info: 5: + IC(0.182 ns) + CELL(0.114 ns) = 2.233 ns; Loc. = LC_X24_Y6_N3; Fanout = 11; COMB Node = 'knife~2559'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { knife~2558 knife~2559 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.425 ns) + CELL(0.114 ns) 2.772 ns knife~2560 6 COMB LC_X24_Y6_N0 5 " "Info: 6: + IC(0.425 ns) + CELL(0.114 ns) = 2.772 ns; Loc. = LC_X24_Y6_N0; Fanout = 5; COMB Node = 'knife~2560'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { knife~2559 knife~2560 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.489 ns) + CELL(0.114 ns) 5.375 ns knife~2592 7 COMB LC_X28_Y15_N6 10 " "Info: 7: + IC(2.489 ns) + CELL(0.114 ns) = 5.375 ns; Loc. = LC_X28_Y15_N6; Fanout = 10; COMB Node = 'knife~2592'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.603 ns" { knife~2560 knife~2592 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.114 ns) 5.970 ns Equal72~1 8 COMB LC_X28_Y15_N4 7 " "Info: 8: + IC(0.481 ns) + CELL(0.114 ns) = 5.970 ns; Loc. = LC_X28_Y15_N4; Fanout = 7; COMB Node = 'Equal72~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { knife~2592 Equal72~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.292 ns) 6.728 ns knife~2593 9 COMB LC_X28_Y15_N8 6 " "Info: 9: + IC(0.466 ns) + CELL(0.292 ns) = 6.728 ns; Loc. = LC_X28_Y15_N8; Fanout = 6; COMB Node = 'knife~2593'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { Equal72~1 knife~2593 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.292 ns) 7.779 ns Equal73~0 10 COMB LC_X29_Y15_N6 1 " "Info: 10: + IC(0.759 ns) + CELL(0.292 ns) = 7.779 ns; Loc. = LC_X29_Y15_N6; Fanout = 1; COMB Node = 'Equal73~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { knife~2593 Equal73~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.114 ns) 8.322 ns Equal73~1 11 COMB LC_X29_Y15_N0 2 " "Info: 11: + IC(0.429 ns) + CELL(0.114 ns) = 8.322 ns; Loc. = LC_X29_Y15_N0; Fanout = 2; COMB Node = 'Equal73~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { Equal73~0 Equal73~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.114 ns) 8.871 ns screen_state~1138 12 COMB LC_X29_Y15_N3 1 " "Info: 12: + IC(0.435 ns) + CELL(0.114 ns) = 8.871 ns; Loc. = LC_X29_Y15_N3; Fanout = 1; COMB Node = 'screen_state~1138'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.549 ns" { Equal73~1 screen_state~1138 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.114 ns) 10.106 ns screen_state~1139 13 COMB LC_X27_Y15_N1 2 " "Info: 13: + IC(1.121 ns) + CELL(0.114 ns) = 10.106 ns; Loc. = LC_X27_Y15_N1; Fanout = 2; COMB Node = 'screen_state~1139'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.235 ns" { screen_state~1138 screen_state~1139 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.114 ns) 10.658 ns screen_state~1141 14 COMB LC_X27_Y15_N7 2 " "Info: 14: + IC(0.438 ns) + CELL(0.114 ns) = 10.658 ns; Loc. = LC_X27_Y15_N7; Fanout = 2; COMB Node = 'screen_state~1141'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.552 ns" { screen_state~1139 screen_state~1141 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.292 ns) 11.408 ns Selector448~5 15 COMB LC_X27_Y15_N0 1 " "Info: 15: + IC(0.458 ns) + CELL(0.292 ns) = 11.408 ns; Loc. = LC_X27_Y15_N0; Fanout = 1; COMB Node = 'Selector448~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { screen_state~1141 Selector448~5 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.114 ns) 11.950 ns Selector450~18 16 COMB LC_X27_Y15_N8 1 " "Info: 16: + IC(0.428 ns) + CELL(0.114 ns) = 11.950 ns; Loc. = LC_X27_Y15_N8; Fanout = 1; COMB Node = 'Selector450~18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { Selector448~5 Selector450~18 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.452 ns) + CELL(0.114 ns) 14.516 ns Selector450~20 17 COMB LC_X25_Y5_N4 1 " "Info: 17: + IC(2.452 ns) + CELL(0.114 ns) = 14.516 ns; Loc. = LC_X25_Y5_N4; Fanout = 1; COMB Node = 'Selector450~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.566 ns" { Selector450~18 Selector450~20 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 14.970 ns Selector450~22 18 COMB LC_X25_Y5_N5 1 " "Info: 18: + IC(0.340 ns) + CELL(0.114 ns) = 14.970 ns; Loc. = LC_X25_Y5_N5; Fanout = 1; COMB Node = 'Selector450~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { Selector450~20 Selector450~22 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.292 ns) 15.991 ns Selector450~37 19 COMB LC_X24_Y5_N1 2 " "Info: 19: + IC(0.729 ns) + CELL(0.292 ns) = 15.991 ns; Loc. = LC_X24_Y5_N1; Fanout = 2; COMB Node = 'Selector450~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.021 ns" { Selector450~22 Selector450~37 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 16.287 ns Selector450~42 20 COMB LC_X24_Y5_N2 4 " "Info: 20: + IC(0.182 ns) + CELL(0.114 ns) = 16.287 ns; Loc. = LC_X24_Y5_N2; Fanout = 4; COMB Node = 'Selector450~42'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector450~37 Selector450~42 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.632 ns) + CELL(0.114 ns) 18.033 ns Selector448~23 21 COMB LC_X22_Y2_N9 1 " "Info: 21: + IC(1.632 ns) + CELL(0.114 ns) = 18.033 ns; Loc. = LC_X22_Y2_N9; Fanout = 1; COMB Node = 'Selector448~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { Selector450~42 Selector448~23 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.292 ns) 18.766 ns Selector448~18 22 COMB LC_X22_Y2_N6 1 " "Info: 22: + IC(0.441 ns) + CELL(0.292 ns) = 18.766 ns; Loc. = LC_X22_Y2_N6; Fanout = 1; COMB Node = 'Selector448~18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.733 ns" { Selector448~23 Selector448~18 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 19.062 ns Selector448~19 23 COMB LC_X22_Y2_N7 1 " "Info: 23: + IC(0.182 ns) + CELL(0.114 ns) = 19.062 ns; Loc. = LC_X22_Y2_N7; Fanout = 1; COMB Node = 'Selector448~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector448~18 Selector448~19 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.292 ns) 19.798 ns Selector448~20 24 COMB LC_X22_Y2_N1 2 " "Info: 24: + IC(0.444 ns) + CELL(0.292 ns) = 19.798 ns; Loc. = LC_X22_Y2_N1; Fanout = 2; COMB Node = 'Selector448~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { Selector448~19 Selector448~20 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.425 ns) + CELL(0.309 ns) 20.532 ns LCD_state.0011 25 REG LC_X22_Y2_N8 25 " "Info: 25: + IC(0.425 ns) + CELL(0.309 ns) = 20.532 ns; Loc. = LC_X22_Y2_N8; Fanout = 25; REG Node = 'LCD_state.0011'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { Selector448~20 LCD_state.0011 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.177 ns ( 20.34 % ) " "Info: Total cell delay = 4.177 ns ( 20.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.355 ns ( 79.66 % ) " "Info: Total interconnect delay = 16.355 ns ( 79.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "20.532 ns" { LFSR_5bit:M1|D123456789[5] knife~2556 knife~2557 knife~2558 knife~2559 knife~2560 knife~2592 Equal72~1 knife~2593 Equal73~0 Equal73~1 screen_state~1138 screen_state~1139 screen_state~1141 Selector448~5 Selector450~18 Selector450~20 Selector450~22 Selector450~37 Selector450~42 Selector448~23 Selector448~18 Selector448~19 Selector448~20 LCD_state.0011 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "20.532 ns" { LFSR_5bit:M1|D123456789[5] {} knife~2556 {} knife~2557 {} knife~2558 {} knife~2559 {} knife~2560 {} knife~2592 {} Equal72~1 {} knife~2593 {} Equal73~0 {} Equal73~1 {} screen_state~1138 {} screen_state~1139 {} screen_state~1141 {} Selector448~5 {} Selector450~18 {} Selector450~20 {} Selector450~22 {} Selector450~37 {} Selector450~42 {} Selector448~23 {} Selector448~18 {} Selector448~19 {} Selector448~20 {} LCD_state.0011 {} } { 0.000ns 0.526ns 0.443ns 0.448ns 0.182ns 0.425ns 2.489ns 0.481ns 0.466ns 0.759ns 0.429ns 0.435ns 1.121ns 0.438ns 0.458ns 0.428ns 2.452ns 0.340ns 0.729ns 0.182ns 1.632ns 0.441ns 0.182ns 0.444ns 0.425ns } { 0.000ns 0.114ns 0.292ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.292ns 0.292ns 0.114ns 0.114ns 0.114ns 0.114ns 0.292ns 0.114ns 0.114ns 0.114ns 0.292ns 0.114ns 0.114ns 0.292ns 0.114ns 0.292ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.957 ns - Smallest " "Info: - Smallest clock skew is -6.957 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.909 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 301 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 301; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.711 ns) 2.909 ns LCD_state.0011 2 REG LC_X22_Y2_N8 25 " "Info: 2: + IC(0.729 ns) + CELL(0.711 ns) = 2.909 ns; Loc. = LC_X22_Y2_N8; Fanout = 25; REG Node = 'LCD_state.0011'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { clk LCD_state.0011 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.94 % ) " "Info: Total cell delay = 2.180 ns ( 74.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.729 ns ( 25.06 % ) " "Info: Total interconnect delay = 0.729 ns ( 25.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { clk LCD_state.0011 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { clk {} clk~out0 {} LCD_state.0011 {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.866 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 9.866 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 301 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 301; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.935 ns) 3.126 ns screen_row\[1\]~reg0 2 REG LC_X5_Y8_N9 11 " "Info: 2: + IC(0.722 ns) + CELL(0.935 ns) = 3.126 ns; Loc. = LC_X5_Y8_N9; Fanout = 11; REG Node = 'screen_row\[1\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { clk screen_row[1]~reg0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 35 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.590 ns) 4.874 ns comb~3 3 COMB LC_X6_Y9_N9 10 " "Info: 3: + IC(1.158 ns) + CELL(0.590 ns) = 4.874 ns; Loc. = LC_X6_Y9_N9; Fanout = 10; COMB Node = 'comb~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { screen_row[1]~reg0 comb~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.281 ns) + CELL(0.711 ns) 9.866 ns LFSR_5bit:M1\|D123456789\[5\] 4 REG LC_X24_Y6_N5 2 " "Info: 4: + IC(4.281 ns) + CELL(0.711 ns) = 9.866 ns; Loc. = LC_X24_Y6_N5; Fanout = 2; REG Node = 'LFSR_5bit:M1\|D123456789\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.992 ns" { comb~3 LFSR_5bit:M1|D123456789[5] } "NODE_NAME" } } { "LFSR_5bit.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/LFSR_5bit.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.705 ns ( 37.55 % ) " "Info: Total cell delay = 3.705 ns ( 37.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.161 ns ( 62.45 % ) " "Info: Total interconnect delay = 6.161 ns ( 62.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.866 ns" { clk screen_row[1]~reg0 comb~3 LFSR_5bit:M1|D123456789[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.866 ns" { clk {} clk~out0 {} screen_row[1]~reg0 {} comb~3 {} LFSR_5bit:M1|D123456789[5] {} } { 0.000ns 0.000ns 0.722ns 1.158ns 4.281ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { clk LCD_state.0011 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { clk {} clk~out0 {} LCD_state.0011 {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.866 ns" { clk screen_row[1]~reg0 comb~3 LFSR_5bit:M1|D123456789[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.866 ns" { clk {} clk~out0 {} screen_row[1]~reg0 {} comb~3 {} LFSR_5bit:M1|D123456789[5] {} } { 0.000ns 0.000ns 0.722ns 1.158ns 4.281ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "LFSR_5bit.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/LFSR_5bit.v" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 5 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "20.532 ns" { LFSR_5bit:M1|D123456789[5] knife~2556 knife~2557 knife~2558 knife~2559 knife~2560 knife~2592 Equal72~1 knife~2593 Equal73~0 Equal73~1 screen_state~1138 screen_state~1139 screen_state~1141 Selector448~5 Selector450~18 Selector450~20 Selector450~22 Selector450~37 Selector450~42 Selector448~23 Selector448~18 Selector448~19 Selector448~20 LCD_state.0011 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "20.532 ns" { LFSR_5bit:M1|D123456789[5] {} knife~2556 {} knife~2557 {} knife~2558 {} knife~2559 {} knife~2560 {} knife~2592 {} Equal72~1 {} knife~2593 {} Equal73~0 {} Equal73~1 {} screen_state~1138 {} screen_state~1139 {} screen_state~1141 {} Selector448~5 {} Selector450~18 {} Selector450~20 {} Selector450~22 {} Selector450~37 {} Selector450~42 {} Selector448~23 {} Selector448~18 {} Selector448~19 {} Selector448~20 {} LCD_state.0011 {} } { 0.000ns 0.526ns 0.443ns 0.448ns 0.182ns 0.425ns 2.489ns 0.481ns 0.466ns 0.759ns 0.429ns 0.435ns 1.121ns 0.438ns 0.458ns 0.428ns 2.452ns 0.340ns 0.729ns 0.182ns 1.632ns 0.441ns 0.182ns 0.444ns 0.425ns } { 0.000ns 0.114ns 0.292ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.292ns 0.292ns 0.114ns 0.114ns 0.114ns 0.114ns 0.292ns 0.114ns 0.114ns 0.114ns 0.292ns 0.114ns 0.114ns 0.292ns 0.114ns 0.292ns 0.309ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { clk LCD_state.0011 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { clk {} clk~out0 {} LCD_state.0011 {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.866 ns" { clk screen_row[1]~reg0 comb~3 LFSR_5bit:M1|D123456789[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.866 ns" { clk {} clk~out0 {} screen_row[1]~reg0 {} comb~3 {} LFSR_5bit:M1|D123456789[5] {} } { 0.000ns 0.000ns 0.722ns 1.158ns 4.281ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "screen_state.0001 screen_col\[14\]\$latch clk 11.138 ns " "Info: Found hold time violation between source  pin or register \"screen_state.0001\" and destination pin or register \"screen_col\[14\]\$latch\" for clock \"clk\" (Hold time is 11.138 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "13.783 ns + Largest " "Info: + Largest clock skew is 13.783 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 16.685 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 16.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 301 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 301; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.935 ns) 3.126 ns screen_row\[12\]~reg0 2 REG LC_X5_Y9_N3 9 " "Info: 2: + IC(0.722 ns) + CELL(0.935 ns) = 3.126 ns; Loc. = LC_X5_Y9_N3; Fanout = 9; REG Node = 'screen_row\[12\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { clk screen_row[12]~reg0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 35 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.442 ns) 4.068 ns Equal131~1 3 COMB LC_X5_Y9_N5 2 " "Info: 3: + IC(0.500 ns) + CELL(0.442 ns) = 4.068 ns; Loc. = LC_X5_Y9_N5; Fanout = 2; COMB Node = 'Equal131~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.942 ns" { screen_row[12]~reg0 Equal131~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 318 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.186 ns) + CELL(0.442 ns) 5.696 ns Equal135~0 4 COMB LC_X4_Y8_N6 4 " "Info: 4: + IC(1.186 ns) + CELL(0.442 ns) = 5.696 ns; Loc. = LC_X4_Y8_N6; Fanout = 4; COMB Node = 'Equal135~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.628 ns" { Equal131~1 Equal135~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.114 ns) 6.892 ns Equal135~1 5 COMB LC_X3_Y9_N5 26 " "Info: 5: + IC(1.082 ns) + CELL(0.114 ns) = 6.892 ns; Loc. = LC_X3_Y9_N5; Fanout = 26; COMB Node = 'Equal135~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.196 ns" { Equal135~0 Equal135~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.442 ns) 8.439 ns Selector605~8 6 COMB LC_X5_Y9_N8 23 " "Info: 6: + IC(1.105 ns) + CELL(0.442 ns) = 8.439 ns; Loc. = LC_X5_Y9_N8; Fanout = 23; COMB Node = 'Selector605~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { Equal135~1 Selector605~8 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 306 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.266 ns) + CELL(0.590 ns) 10.295 ns WideOr68~1 7 COMB LC_X6_Y8_N3 2 " "Info: 7: + IC(1.266 ns) + CELL(0.590 ns) = 10.295 ns; Loc. = LC_X6_Y8_N3; Fanout = 2; COMB Node = 'WideOr68~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.856 ns" { Selector605~8 WideOr68~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 826 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.114 ns) 10.849 ns WideNor0 8 COMB LC_X6_Y8_N0 29 " "Info: 8: + IC(0.440 ns) + CELL(0.114 ns) = 10.849 ns; Loc. = LC_X6_Y8_N0; Fanout = 29; COMB Node = 'WideNor0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.554 ns" { WideOr68~1 WideNor0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.592 ns) + CELL(0.114 ns) 12.555 ns Selector541~2 9 COMB LC_X8_Y10_N0 32 " "Info: 9: + IC(1.592 ns) + CELL(0.114 ns) = 12.555 ns; Loc. = LC_X8_Y10_N0; Fanout = 32; COMB Node = 'Selector541~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.706 ns" { WideNor0 Selector541~2 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 306 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.016 ns) + CELL(0.114 ns) 16.685 ns screen_col\[14\]\$latch 10 REG LC_X13_Y4_N3 1 " "Info: 10: + IC(4.016 ns) + CELL(0.114 ns) = 16.685 ns; Loc. = LC_X13_Y4_N3; Fanout = 1; REG Node = 'screen_col\[14\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.130 ns" { Selector541~2 screen_col[14]$latch } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.776 ns ( 28.62 % ) " "Info: Total cell delay = 4.776 ns ( 28.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.909 ns ( 71.38 % ) " "Info: Total interconnect delay = 11.909 ns ( 71.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.685 ns" { clk screen_row[12]~reg0 Equal131~1 Equal135~0 Equal135~1 Selector605~8 WideOr68~1 WideNor0 Selector541~2 screen_col[14]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.685 ns" { clk {} clk~out0 {} screen_row[12]~reg0 {} Equal131~1 {} Equal135~0 {} Equal135~1 {} Selector605~8 {} WideOr68~1 {} WideNor0 {} Selector541~2 {} screen_col[14]$latch {} } { 0.000ns 0.000ns 0.722ns 0.500ns 1.186ns 1.082ns 1.105ns 1.266ns 0.440ns 1.592ns 4.016ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.442ns 0.114ns 0.442ns 0.590ns 0.114ns 0.114ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.902 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 301 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 301; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.711 ns) 2.902 ns screen_state.0001 2 REG LC_X13_Y6_N9 230 " "Info: 2: + IC(0.722 ns) + CELL(0.711 ns) = 2.902 ns; Loc. = LC_X13_Y6_N9; Fanout = 230; REG Node = 'screen_state.0001'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { clk screen_state.0001 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 75.12 % ) " "Info: Total cell delay = 2.180 ns ( 75.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.722 ns ( 24.88 % ) " "Info: Total interconnect delay = 0.722 ns ( 24.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { clk screen_state.0001 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { clk {} clk~out0 {} screen_state.0001 {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.685 ns" { clk screen_row[12]~reg0 Equal131~1 Equal135~0 Equal135~1 Selector605~8 WideOr68~1 WideNor0 Selector541~2 screen_col[14]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.685 ns" { clk {} clk~out0 {} screen_row[12]~reg0 {} Equal131~1 {} Equal135~0 {} Equal135~1 {} Selector605~8 {} WideOr68~1 {} WideNor0 {} Selector541~2 {} screen_col[14]$latch {} } { 0.000ns 0.000ns 0.722ns 0.500ns 1.186ns 1.082ns 1.105ns 1.266ns 0.440ns 1.592ns 4.016ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.442ns 0.114ns 0.442ns 0.590ns 0.114ns 0.114ns 0.114ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { clk screen_state.0001 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { clk {} clk~out0 {} screen_state.0001 {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.421 ns - Shortest register register " "Info: - Shortest register to register delay is 2.421 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns screen_state.0001 1 REG LC_X13_Y6_N9 230 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y6_N9; Fanout = 230; REG Node = 'screen_state.0001'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { screen_state.0001 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.393 ns) + CELL(0.292 ns) 1.685 ns Selector595~0 2 COMB LC_X13_Y4_N2 1 " "Info: 2: + IC(1.393 ns) + CELL(0.292 ns) = 1.685 ns; Loc. = LC_X13_Y4_N2; Fanout = 1; COMB Node = 'Selector595~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { screen_state.0001 Selector595~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 306 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.292 ns) 2.421 ns screen_col\[14\]\$latch 3 REG LC_X13_Y4_N3 1 " "Info: 3: + IC(0.444 ns) + CELL(0.292 ns) = 2.421 ns; Loc. = LC_X13_Y4_N3; Fanout = 1; REG Node = 'screen_col\[14\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { Selector595~0 screen_col[14]$latch } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.584 ns ( 24.12 % ) " "Info: Total cell delay = 0.584 ns ( 24.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.837 ns ( 75.88 % ) " "Info: Total interconnect delay = 1.837 ns ( 75.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.421 ns" { screen_state.0001 Selector595~0 screen_col[14]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.421 ns" { screen_state.0001 {} Selector595~0 {} screen_col[14]$latch {} } { 0.000ns 1.393ns 0.444ns } { 0.000ns 0.292ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.685 ns" { clk screen_row[12]~reg0 Equal131~1 Equal135~0 Equal135~1 Selector605~8 WideOr68~1 WideNor0 Selector541~2 screen_col[14]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.685 ns" { clk {} clk~out0 {} screen_row[12]~reg0 {} Equal131~1 {} Equal135~0 {} Equal135~1 {} Selector605~8 {} WideOr68~1 {} WideNor0 {} Selector541~2 {} screen_col[14]$latch {} } { 0.000ns 0.000ns 0.722ns 0.500ns 1.186ns 1.082ns 1.105ns 1.266ns 0.440ns 1.592ns 4.016ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.442ns 0.114ns 0.442ns 0.590ns 0.114ns 0.114ns 0.114ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { clk screen_state.0001 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { clk {} clk~out0 {} screen_state.0001 {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.421 ns" { screen_state.0001 Selector595~0 screen_col[14]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.421 ns" { screen_state.0001 {} Selector595~0 {} screen_col[14]$latch {} } { 0.000ns 1.393ns 0.444ns } { 0.000ns 0.292ns 0.292ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "LCD_state.0100 function_btn clk 21.302 ns register " "Info: tsu for register \"LCD_state.0100\" (data pin = \"function_btn\", clock pin = \"clk\") is 21.302 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "24.174 ns + Longest pin register " "Info: + Longest pin to register delay is 24.174 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns function_btn 1 PIN PIN_226 25 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_226; Fanout = 25; PIN Node = 'function_btn'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { function_btn } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.477 ns) + CELL(0.442 ns) 10.394 ns Selector450~45 2 COMB LC_X4_Y2_N7 7 " "Info: 2: + IC(8.477 ns) + CELL(0.442 ns) = 10.394 ns; Loc. = LC_X4_Y2_N7; Fanout = 7; COMB Node = 'Selector450~45'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.919 ns" { function_btn Selector450~45 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.527 ns) + CELL(0.292 ns) 14.213 ns Selector450~59 3 COMB LC_X21_Y7_N9 2 " "Info: 3: + IC(3.527 ns) + CELL(0.292 ns) = 14.213 ns; Loc. = LC_X21_Y7_N9; Fanout = 2; COMB Node = 'Selector450~59'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { Selector450~45 Selector450~59 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.292 ns) 14.959 ns Selector450~103 4 COMB LC_X21_Y7_N4 1 " "Info: 4: + IC(0.454 ns) + CELL(0.292 ns) = 14.959 ns; Loc. = LC_X21_Y7_N4; Fanout = 1; COMB Node = 'Selector450~103'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { Selector450~59 Selector450~103 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 15.413 ns Selector450~104 5 COMB LC_X21_Y7_N5 1 " "Info: 5: + IC(0.340 ns) + CELL(0.114 ns) = 15.413 ns; Loc. = LC_X21_Y7_N5; Fanout = 1; COMB Node = 'Selector450~104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { Selector450~103 Selector450~104 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.425 ns) + CELL(0.114 ns) 15.952 ns Selector450~105 6 COMB LC_X21_Y7_N7 1 " "Info: 6: + IC(0.425 ns) + CELL(0.114 ns) = 15.952 ns; Loc. = LC_X21_Y7_N7; Fanout = 1; COMB Node = 'Selector450~105'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { Selector450~104 Selector450~105 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.292 ns) 16.693 ns Selector450~106 7 COMB LC_X21_Y7_N0 1 " "Info: 7: + IC(0.449 ns) + CELL(0.292 ns) = 16.693 ns; Loc. = LC_X21_Y7_N0; Fanout = 1; COMB Node = 'Selector450~106'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { Selector450~105 Selector450~106 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.114 ns) 18.046 ns Selector450~107 8 COMB LC_X22_Y5_N1 1 " "Info: 8: + IC(1.239 ns) + CELL(0.114 ns) = 18.046 ns; Loc. = LC_X22_Y5_N1; Fanout = 1; COMB Node = 'Selector450~107'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.353 ns" { Selector450~106 Selector450~107 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 18.342 ns Selector450~108 9 COMB LC_X22_Y5_N2 1 " "Info: 9: + IC(0.182 ns) + CELL(0.114 ns) = 18.342 ns; Loc. = LC_X22_Y5_N2; Fanout = 1; COMB Node = 'Selector450~108'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector450~107 Selector450~108 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 18.638 ns Selector450~109 10 COMB LC_X22_Y5_N3 1 " "Info: 10: + IC(0.182 ns) + CELL(0.114 ns) = 18.638 ns; Loc. = LC_X22_Y5_N3; Fanout = 1; COMB Node = 'Selector450~109'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector450~108 Selector450~109 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 18.934 ns Selector450~110 11 COMB LC_X22_Y5_N4 1 " "Info: 11: + IC(0.182 ns) + CELL(0.114 ns) = 18.934 ns; Loc. = LC_X22_Y5_N4; Fanout = 1; COMB Node = 'Selector450~110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector450~109 Selector450~110 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 19.388 ns Selector450~111 12 COMB LC_X22_Y5_N5 1 " "Info: 12: + IC(0.340 ns) + CELL(0.114 ns) = 19.388 ns; Loc. = LC_X22_Y5_N5; Fanout = 1; COMB Node = 'Selector450~111'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { Selector450~110 Selector450~111 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 19.684 ns Selector450~112 13 COMB LC_X22_Y5_N6 1 " "Info: 13: + IC(0.182 ns) + CELL(0.114 ns) = 19.684 ns; Loc. = LC_X22_Y5_N6; Fanout = 1; COMB Node = 'Selector450~112'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector450~111 Selector450~112 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 19.980 ns Selector450~113 14 COMB LC_X22_Y5_N7 1 " "Info: 14: + IC(0.182 ns) + CELL(0.114 ns) = 19.980 ns; Loc. = LC_X22_Y5_N7; Fanout = 1; COMB Node = 'Selector450~113'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector450~112 Selector450~113 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 20.276 ns Selector450~114 15 COMB LC_X22_Y5_N8 1 " "Info: 15: + IC(0.182 ns) + CELL(0.114 ns) = 20.276 ns; Loc. = LC_X22_Y5_N8; Fanout = 1; COMB Node = 'Selector450~114'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector450~113 Selector450~114 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.223 ns) + CELL(0.114 ns) 21.613 ns Selector450~115 16 COMB LC_X23_Y2_N3 1 " "Info: 16: + IC(1.223 ns) + CELL(0.114 ns) = 21.613 ns; Loc. = LC_X23_Y2_N3; Fanout = 1; COMB Node = 'Selector450~115'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.337 ns" { Selector450~114 Selector450~115 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 21.909 ns Selector450~116 17 COMB LC_X23_Y2_N4 1 " "Info: 17: + IC(0.182 ns) + CELL(0.114 ns) = 21.909 ns; Loc. = LC_X23_Y2_N4; Fanout = 1; COMB Node = 'Selector450~116'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector450~115 Selector450~116 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 22.363 ns Selector450~117 18 COMB LC_X23_Y2_N5 1 " "Info: 18: + IC(0.340 ns) + CELL(0.114 ns) = 22.363 ns; Loc. = LC_X23_Y2_N5; Fanout = 1; COMB Node = 'Selector450~117'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { Selector450~116 Selector450~117 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 22.659 ns Selector450~118 19 COMB LC_X23_Y2_N6 1 " "Info: 19: + IC(0.182 ns) + CELL(0.114 ns) = 22.659 ns; Loc. = LC_X23_Y2_N6; Fanout = 1; COMB Node = 'Selector450~118'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector450~117 Selector450~118 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 22.955 ns Selector450~123 20 COMB LC_X23_Y2_N7 1 " "Info: 20: + IC(0.182 ns) + CELL(0.114 ns) = 22.955 ns; Loc. = LC_X23_Y2_N7; Fanout = 1; COMB Node = 'Selector450~123'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector450~118 Selector450~123 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 23.251 ns Selector446~2 21 COMB LC_X23_Y2_N8 2 " "Info: 21: + IC(0.182 ns) + CELL(0.114 ns) = 23.251 ns; Loc. = LC_X23_Y2_N8; Fanout = 2; COMB Node = 'Selector446~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector450~123 Selector446~2 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.478 ns) 24.174 ns LCD_state.0100 22 REG LC_X23_Y2_N0 13 " "Info: 22: + IC(0.445 ns) + CELL(0.478 ns) = 24.174 ns; Loc. = LC_X23_Y2_N0; Fanout = 13; REG Node = 'LCD_state.0100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { Selector446~2 LCD_state.0100 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.095 ns ( 21.08 % ) " "Info: Total cell delay = 5.095 ns ( 21.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "19.079 ns ( 78.92 % ) " "Info: Total interconnect delay = 19.079 ns ( 78.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "24.174 ns" { function_btn Selector450~45 Selector450~59 Selector450~103 Selector450~104 Selector450~105 Selector450~106 Selector450~107 Selector450~108 Selector450~109 Selector450~110 Selector450~111 Selector450~112 Selector450~113 Selector450~114 Selector450~115 Selector450~116 Selector450~117 Selector450~118 Selector450~123 Selector446~2 LCD_state.0100 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "24.174 ns" { function_btn {} function_btn~out0 {} Selector450~45 {} Selector450~59 {} Selector450~103 {} Selector450~104 {} Selector450~105 {} Selector450~106 {} Selector450~107 {} Selector450~108 {} Selector450~109 {} Selector450~110 {} Selector450~111 {} Selector450~112 {} Selector450~113 {} Selector450~114 {} Selector450~115 {} Selector450~116 {} Selector450~117 {} Selector450~118 {} Selector450~123 {} Selector446~2 {} LCD_state.0100 {} } { 0.000ns 0.000ns 8.477ns 3.527ns 0.454ns 0.340ns 0.425ns 0.449ns 1.239ns 0.182ns 0.182ns 0.182ns 0.340ns 0.182ns 0.182ns 0.182ns 1.223ns 0.182ns 0.340ns 0.182ns 0.182ns 0.182ns 0.445ns } { 0.000ns 1.475ns 0.442ns 0.292ns 0.292ns 0.114ns 0.114ns 0.292ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 5 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.909 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 301 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 301; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.711 ns) 2.909 ns LCD_state.0100 2 REG LC_X23_Y2_N0 13 " "Info: 2: + IC(0.729 ns) + CELL(0.711 ns) = 2.909 ns; Loc. = LC_X23_Y2_N0; Fanout = 13; REG Node = 'LCD_state.0100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { clk LCD_state.0100 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.94 % ) " "Info: Total cell delay = 2.180 ns ( 74.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.729 ns ( 25.06 % ) " "Info: Total interconnect delay = 0.729 ns ( 25.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { clk LCD_state.0100 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { clk {} clk~out0 {} LCD_state.0100 {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "24.174 ns" { function_btn Selector450~45 Selector450~59 Selector450~103 Selector450~104 Selector450~105 Selector450~106 Selector450~107 Selector450~108 Selector450~109 Selector450~110 Selector450~111 Selector450~112 Selector450~113 Selector450~114 Selector450~115 Selector450~116 Selector450~117 Selector450~118 Selector450~123 Selector446~2 LCD_state.0100 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "24.174 ns" { function_btn {} function_btn~out0 {} Selector450~45 {} Selector450~59 {} Selector450~103 {} Selector450~104 {} Selector450~105 {} Selector450~106 {} Selector450~107 {} Selector450~108 {} Selector450~109 {} Selector450~110 {} Selector450~111 {} Selector450~112 {} Selector450~113 {} Selector450~114 {} Selector450~115 {} Selector450~116 {} Selector450~117 {} Selector450~118 {} Selector450~123 {} Selector446~2 {} LCD_state.0100 {} } { 0.000ns 0.000ns 8.477ns 3.527ns 0.454ns 0.340ns 0.425ns 0.449ns 1.239ns 0.182ns 0.182ns 0.182ns 0.340ns 0.182ns 0.182ns 0.182ns 1.223ns 0.182ns 0.340ns 0.182ns 0.182ns 0.182ns 0.445ns } { 0.000ns 1.475ns 0.442ns 0.292ns 0.292ns 0.114ns 0.114ns 0.292ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.478ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.909 ns" { clk LCD_state.0100 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.909 ns" { clk {} clk~out0 {} LCD_state.0100 {} } { 0.000ns 0.000ns 0.729ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk screen_col\[13\] screen_col\[13\]\$latch 22.983 ns register " "Info: tco from clock \"clk\" to destination pin \"screen_col\[13\]\" through register \"screen_col\[13\]\$latch\" is 22.983 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 16.727 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 16.727 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 301 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 301; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.935 ns) 3.126 ns screen_row\[12\]~reg0 2 REG LC_X5_Y9_N3 9 " "Info: 2: + IC(0.722 ns) + CELL(0.935 ns) = 3.126 ns; Loc. = LC_X5_Y9_N3; Fanout = 9; REG Node = 'screen_row\[12\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { clk screen_row[12]~reg0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 35 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.442 ns) 4.068 ns Equal131~1 3 COMB LC_X5_Y9_N5 2 " "Info: 3: + IC(0.500 ns) + CELL(0.442 ns) = 4.068 ns; Loc. = LC_X5_Y9_N5; Fanout = 2; COMB Node = 'Equal131~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.942 ns" { screen_row[12]~reg0 Equal131~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 318 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.186 ns) + CELL(0.442 ns) 5.696 ns Equal135~0 4 COMB LC_X4_Y8_N6 4 " "Info: 4: + IC(1.186 ns) + CELL(0.442 ns) = 5.696 ns; Loc. = LC_X4_Y8_N6; Fanout = 4; COMB Node = 'Equal135~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.628 ns" { Equal131~1 Equal135~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.114 ns) 6.892 ns Equal135~1 5 COMB LC_X3_Y9_N5 26 " "Info: 5: + IC(1.082 ns) + CELL(0.114 ns) = 6.892 ns; Loc. = LC_X3_Y9_N5; Fanout = 26; COMB Node = 'Equal135~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.196 ns" { Equal135~0 Equal135~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.442 ns) 8.439 ns Selector605~8 6 COMB LC_X5_Y9_N8 23 " "Info: 6: + IC(1.105 ns) + CELL(0.442 ns) = 8.439 ns; Loc. = LC_X5_Y9_N8; Fanout = 23; COMB Node = 'Selector605~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { Equal135~1 Selector605~8 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 306 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.266 ns) + CELL(0.590 ns) 10.295 ns WideOr68~1 7 COMB LC_X6_Y8_N3 2 " "Info: 7: + IC(1.266 ns) + CELL(0.590 ns) = 10.295 ns; Loc. = LC_X6_Y8_N3; Fanout = 2; COMB Node = 'WideOr68~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.856 ns" { Selector605~8 WideOr68~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 826 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.114 ns) 10.849 ns WideNor0 8 COMB LC_X6_Y8_N0 29 " "Info: 8: + IC(0.440 ns) + CELL(0.114 ns) = 10.849 ns; Loc. = LC_X6_Y8_N0; Fanout = 29; COMB Node = 'WideNor0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.554 ns" { WideOr68~1 WideNor0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.592 ns) + CELL(0.114 ns) 12.555 ns Selector541~2 9 COMB LC_X8_Y10_N0 32 " "Info: 9: + IC(1.592 ns) + CELL(0.114 ns) = 12.555 ns; Loc. = LC_X8_Y10_N0; Fanout = 32; COMB Node = 'Selector541~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.706 ns" { WideNor0 Selector541~2 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 306 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.058 ns) + CELL(0.114 ns) 16.727 ns screen_col\[13\]\$latch 10 REG LC_X13_Y19_N5 1 " "Info: 10: + IC(4.058 ns) + CELL(0.114 ns) = 16.727 ns; Loc. = LC_X13_Y19_N5; Fanout = 1; REG Node = 'screen_col\[13\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.172 ns" { Selector541~2 screen_col[13]$latch } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.776 ns ( 28.55 % ) " "Info: Total cell delay = 4.776 ns ( 28.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.951 ns ( 71.45 % ) " "Info: Total interconnect delay = 11.951 ns ( 71.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.727 ns" { clk screen_row[12]~reg0 Equal131~1 Equal135~0 Equal135~1 Selector605~8 WideOr68~1 WideNor0 Selector541~2 screen_col[13]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.727 ns" { clk {} clk~out0 {} screen_row[12]~reg0 {} Equal131~1 {} Equal135~0 {} Equal135~1 {} Selector605~8 {} WideOr68~1 {} WideNor0 {} Selector541~2 {} screen_col[13]$latch {} } { 0.000ns 0.000ns 0.722ns 0.500ns 1.186ns 1.082ns 1.105ns 1.266ns 0.440ns 1.592ns 4.058ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.442ns 0.114ns 0.442ns 0.590ns 0.114ns 0.114ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.256 ns + Longest register pin " "Info: + Longest register to pin delay is 6.256 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns screen_col\[13\]\$latch 1 REG LC_X13_Y19_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y19_N5; Fanout = 1; REG Node = 'screen_col\[13\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { screen_col[13]$latch } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.132 ns) + CELL(2.124 ns) 6.256 ns screen_col\[13\] 2 PIN PIN_45 0 " "Info: 2: + IC(4.132 ns) + CELL(2.124 ns) = 6.256 ns; Loc. = PIN_45; Fanout = 0; PIN Node = 'screen_col\[13\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.256 ns" { screen_col[13]$latch screen_col[13] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 303 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 33.95 % ) " "Info: Total cell delay = 2.124 ns ( 33.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.132 ns ( 66.05 % ) " "Info: Total interconnect delay = 4.132 ns ( 66.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.256 ns" { screen_col[13]$latch screen_col[13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.256 ns" { screen_col[13]$latch {} screen_col[13] {} } { 0.000ns 4.132ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.727 ns" { clk screen_row[12]~reg0 Equal131~1 Equal135~0 Equal135~1 Selector605~8 WideOr68~1 WideNor0 Selector541~2 screen_col[13]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.727 ns" { clk {} clk~out0 {} screen_row[12]~reg0 {} Equal131~1 {} Equal135~0 {} Equal135~1 {} Selector605~8 {} WideOr68~1 {} WideNor0 {} Selector541~2 {} screen_col[13]$latch {} } { 0.000ns 0.000ns 0.722ns 0.500ns 1.186ns 1.082ns 1.105ns 1.266ns 0.440ns 1.592ns 4.058ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.442ns 0.114ns 0.442ns 0.590ns 0.114ns 0.114ns 0.114ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.256 ns" { screen_col[13]$latch screen_col[13] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.256 ns" { screen_col[13]$latch {} screen_col[13] {} } { 0.000ns 4.132ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lfsr_rst function_btn clk -5.609 ns register " "Info: th for register \"lfsr_rst\" (data pin = \"function_btn\", clock pin = \"clk\") is -5.609 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.902 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 301 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 301; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.711 ns) 2.902 ns lfsr_rst 2 REG LC_X7_Y9_N3 10 " "Info: 2: + IC(0.722 ns) + CELL(0.711 ns) = 2.902 ns; Loc. = LC_X7_Y9_N3; Fanout = 10; REG Node = 'lfsr_rst'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { clk lfsr_rst } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 75.12 % ) " "Info: Total cell delay = 2.180 ns ( 75.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.722 ns ( 24.88 % ) " "Info: Total interconnect delay = 0.722 ns ( 24.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { clk lfsr_rst } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { clk {} clk~out0 {} lfsr_rst {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 24 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.526 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.526 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns function_btn 1 PIN PIN_226 25 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_226; Fanout = 25; PIN Node = 'function_btn'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { function_btn } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.742 ns) + CELL(0.309 ns) 8.526 ns lfsr_rst 2 REG LC_X7_Y9_N3 10 " "Info: 2: + IC(6.742 ns) + CELL(0.309 ns) = 8.526 ns; Loc. = LC_X7_Y9_N3; Fanout = 10; REG Node = 'lfsr_rst'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.051 ns" { function_btn lfsr_rst } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Desktop/Verilog_Fianl_Project/Verilog_Final.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.784 ns ( 20.92 % ) " "Info: Total cell delay = 1.784 ns ( 20.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.742 ns ( 79.08 % ) " "Info: Total interconnect delay = 6.742 ns ( 79.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.526 ns" { function_btn lfsr_rst } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.526 ns" { function_btn {} function_btn~out0 {} lfsr_rst {} } { 0.000ns 0.000ns 6.742ns } { 0.000ns 1.475ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { clk lfsr_rst } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { clk {} clk~out0 {} lfsr_rst {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.526 ns" { function_btn lfsr_rst } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.526 ns" { function_btn {} function_btn~out0 {} lfsr_rst {} } { 0.000ns 0.000ns 6.742ns } { 0.000ns 1.475ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 36 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 21 17:19:15 2020 " "Info: Processing ended: Mon Dec 21 17:19:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 163 s " "Info: Quartus II Full Compilation was successful. 0 errors, 163 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
