<?xml version="1.0" encoding="UTF-8"?>
<project>
  <core name="" type="" target="">
    <kernel name="bitblt" language="c" vlnv="xilinx.com:hls:bitblt:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" interrupt="true">
      <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="64" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_SRC" mode="master" range="0xFFFFFFFF" dataWidth="-1" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_DST" mode="master" range="0xFFFFFFFF" dataWidth="-1" portType="addressable" base="0x00000000"/>
      <arg name="src_in" addressQualifier="1" id="0" port="M_AXI_SRC" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="dst_in" addressQualifier="1" id="1" port="M_AXI_DST" size="0x4" offset="0x1C" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="dst_out" addressQualifier="1" id="2" port="M_AXI_DST" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="alpha" addressQualifier="0" id="3" port="S_AXI_CONTROL" size="0x4" offset="0x34" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="width" addressQualifier="0" id="4" port="S_AXI_CONTROL" size="0x4" offset="0x3C" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="height" addressQualifier="0" id="5" port="S_AXI_CONTROL" size="0x4" offset="0x44" hostOffset="0x0" hostSize="0x4" type=""/>
      <compileWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
  </core>
</project>
