// Seed: 2839110504
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2;
  initial assume (1 - 1);
endmodule
module module_1 #(
    parameter id_2 = 32'd30
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout logic [7:0] id_4;
  inout wire id_3;
  inout wire _id_2;
  output wire id_1;
  localparam id_7 = -1;
  assign id_4[id_2] = -1;
  module_0 modCall_1 (id_3);
  logic [-1 : id_2] id_8;
endmodule
