<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NMSIS-Core: Nuclei N2 SIMD DSP Additional Instructions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="nmsis_logo_small.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">NMSIS-Core
   &#160;<span id="projectnumber">Version 1.1.1</span>
   </div>
   <div id="projectbrief">NMSIS-Core support for Nuclei processor-based devices</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__NMSIS__Core__DSP__Intrinsic__NUCLEI__N2.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Nuclei N2 SIMD DSP Additional Instructions<div class="ingroups"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic.html">Intrinsic Functions for SIMD Instructions</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>(RV32 only)Nuclei Customized N2 DSP Instructions  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga700c59226e8a8997222833ada4768cca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__NUCLEI__N2.html#ga700c59226e8a8997222833ada4768cca">__RV_DKHMX8</a> (unsigned long long a, unsigned long long b)</td></tr>
<tr class="memdesc:ga700c59226e8a8997222833ada4768cca"><td class="mdescLeft">&#160;</td><td class="mdescRight">DKHMX8 (64-bit SIMD Signed Crossed Saturating Q7 Multiply)  <a href="group__NMSIS__Core__DSP__Intrinsic__NUCLEI__N2.html#ga700c59226e8a8997222833ada4768cca">More...</a><br /></td></tr>
<tr class="separator:ga700c59226e8a8997222833ada4768cca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bb3b6e75a4f77fa9bb3f9b8e1e1881b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__NUCLEI__N2.html#ga1bb3b6e75a4f77fa9bb3f9b8e1e1881b">__RV_DKHMX16</a> (unsigned long long a, unsigned long long b)</td></tr>
<tr class="memdesc:ga1bb3b6e75a4f77fa9bb3f9b8e1e1881b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DKHMX16 (64-bit SIMD Signed Crossed Saturating Q15 Multiply)  <a href="group__NMSIS__Core__DSP__Intrinsic__NUCLEI__N2.html#ga1bb3b6e75a4f77fa9bb3f9b8e1e1881b">More...</a><br /></td></tr>
<tr class="separator:ga1bb3b6e75a4f77fa9bb3f9b8e1e1881b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07e2d8e255b06c416625c0d8cea1a1e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__NUCLEI__N2.html#ga07e2d8e255b06c416625c0d8cea1a1e7">__RV_DSMMUL</a> (unsigned long long a, unsigned long long b)</td></tr>
<tr class="memdesc:ga07e2d8e255b06c416625c0d8cea1a1e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSMMUL (64-bit MSW 32x32 Signed Multiply)  <a href="group__NMSIS__Core__DSP__Intrinsic__NUCLEI__N2.html#ga07e2d8e255b06c416625c0d8cea1a1e7">More...</a><br /></td></tr>
<tr class="separator:ga07e2d8e255b06c416625c0d8cea1a1e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc610a96a2ef9fcf0e7d97cca37dd397"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__NUCLEI__N2.html#gadc610a96a2ef9fcf0e7d97cca37dd397">__RV_DSMMUL_U</a> (unsigned long long a, unsigned long long b)</td></tr>
<tr class="memdesc:gadc610a96a2ef9fcf0e7d97cca37dd397"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSMMULU (64-bit MSW 32x32 Unsigned Multiply)  <a href="group__NMSIS__Core__DSP__Intrinsic__NUCLEI__N2.html#gadc610a96a2ef9fcf0e7d97cca37dd397">More...</a><br /></td></tr>
<tr class="separator:gadc610a96a2ef9fcf0e7d97cca37dd397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fd4689e0a01c0bb0cfe68d6c1eaebaa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__NUCLEI__N2.html#ga9fd4689e0a01c0bb0cfe68d6c1eaebaa">__RV_DKWMMUL</a> (unsigned long long a, unsigned long long b)</td></tr>
<tr class="memdesc:ga9fd4689e0a01c0bb0cfe68d6c1eaebaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">DKWMMUL (64-bit MSW 32x32 Signed Multiply &amp; Double)  <a href="group__NMSIS__Core__DSP__Intrinsic__NUCLEI__N2.html#ga9fd4689e0a01c0bb0cfe68d6c1eaebaa">More...</a><br /></td></tr>
<tr class="separator:ga9fd4689e0a01c0bb0cfe68d6c1eaebaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2e8745d5ac00cf97dbb25d36e1587d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__NUCLEI__N2.html#gaf2e8745d5ac00cf97dbb25d36e1587d9">__RV_DKWMMUL_U</a> (unsigned long long a, unsigned long long b)</td></tr>
<tr class="memdesc:gaf2e8745d5ac00cf97dbb25d36e1587d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DKWMMULU (64-bit MSW 32x32 Unsigned Multiply &amp; Double)  <a href="group__NMSIS__Core__DSP__Intrinsic__NUCLEI__N2.html#gaf2e8745d5ac00cf97dbb25d36e1587d9">More...</a><br /></td></tr>
<tr class="separator:gaf2e8745d5ac00cf97dbb25d36e1587d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6f49baa86f45b546a25d6cdf6797010"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__NUCLEI__N2.html#gab6f49baa86f45b546a25d6cdf6797010">__RV_DKABS32</a> (unsigned long long a)</td></tr>
<tr class="memdesc:gab6f49baa86f45b546a25d6cdf6797010"><td class="mdescLeft">&#160;</td><td class="mdescRight">DKABS32 (64-bit SIMD 32-bit Saturating Absolute)  <a href="group__NMSIS__Core__DSP__Intrinsic__NUCLEI__N2.html#gab6f49baa86f45b546a25d6cdf6797010">More...</a><br /></td></tr>
<tr class="separator:gab6f49baa86f45b546a25d6cdf6797010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9519c0bc27ad6d1a16c740f414267d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__NUCLEI__N2.html#gad9519c0bc27ad6d1a16c740f414267d1">__RV_DKSLRA32</a> (unsigned long long a, int b)</td></tr>
<tr class="memdesc:gad9519c0bc27ad6d1a16c740f414267d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">DKSLRA32 (64-bit SIMD 32-bit Shift Left Logical with Saturation or Shift Right Arithmetic)  <a href="group__NMSIS__Core__DSP__Intrinsic__NUCLEI__N2.html#gad9519c0bc27ad6d1a16c740f414267d1">More...</a><br /></td></tr>
<tr class="separator:gad9519c0bc27ad6d1a16c740f414267d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90921c9527ce607bd5183595083f071d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__NUCLEI__N2.html#ga90921c9527ce607bd5183595083f071d">__RV_DKADD32</a> (unsigned long long a, unsigned long long b)</td></tr>
<tr class="memdesc:ga90921c9527ce607bd5183595083f071d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DKADD32(64-bit SIMD 32-bit Signed Saturating Addition)  <a href="group__NMSIS__Core__DSP__Intrinsic__NUCLEI__N2.html#ga90921c9527ce607bd5183595083f071d">More...</a><br /></td></tr>
<tr class="separator:ga90921c9527ce607bd5183595083f071d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedffea41061169059f7335f386757983"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__NUCLEI__N2.html#gaedffea41061169059f7335f386757983">__RV_DKSUB32</a> (unsigned long long a, unsigned long long b)</td></tr>
<tr class="memdesc:gaedffea41061169059f7335f386757983"><td class="mdescLeft">&#160;</td><td class="mdescRight">DKSUB32(64-bit SIMD 32-bit Signed Saturating Subtraction)  <a href="group__NMSIS__Core__DSP__Intrinsic__NUCLEI__N2.html#gaedffea41061169059f7335f386757983">More...</a><br /></td></tr>
<tr class="separator:gaedffea41061169059f7335f386757983"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>(RV32 only)Nuclei Customized N2 DSP Instructions </p>
<p>This is Nuclei customized DSP N2 instructions only for RV32 </p>
<h2 class="groupheader">Function Documentation</h2>
<a id="gab6f49baa86f45b546a25d6cdf6797010"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6f49baa86f45b546a25d6cdf6797010">&#9670;&nbsp;</a></span>__RV_DKABS32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long long __RV_DKABS32 </td>
          <td>(</td>
          <td class="paramtype">unsigned long long&#160;</td>
          <td class="paramname"><em>a</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DKABS32 (64-bit SIMD 32-bit Saturating Absolute) </p>
<p><b>Type</b>: SIMD</p>
<p><b>Syntax</b>:<br  />
</p><div class="fragment"><div class="line">DKABS32 Rd, Rs1</div>
<div class="line"><span class="preprocessor"># Rd, Rs1 are all even/odd pair of registers</span></div>
</div><!-- fragment --><p><b>Purpose</b>:<br  />
Get the absolute value of 32-bit signed integer elements simultaneously.</p>
<p><b>Description</b>:<br  />
This instruction calculates the absolute value of 32-bit signed integer elements stored in Rs1 and writes the element results to Rd. If the input number is 0x8000_0000, this instruction generates 0x7fff_ffff as the output and sets the OV bit to 1.</p>
<p><b>Operations</b>:<br  />
</p><div class="fragment"><div class="line">src = Rs1.W[x];</div>
<div class="line"><span class="keywordflow">if</span> (src == 0x8000_0000) {</div>
<div class="line">src = 0x7fff_ffff;</div>
<div class="line">OV = 1;</div>
<div class="line">} <span class="keywordflow">else</span> <span class="keywordflow">if</span> (src[31] == 1)</div>
<div class="line">src = -src;</div>
<div class="line">}</div>
<div class="line">Rd.W[x] = src;</div>
<div class="line">x=1...0</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>unsigned long long type of value stored in a </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value stored in unsigned long long type </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l19025">19025</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>
<div class="fragment"><div class="line"><a name="l19026"></a><span class="lineno">19026</span>&#160;{</div>
<div class="line"><a name="l19027"></a><span class="lineno">19027</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <span class="keywordtype">long</span> result;</div>
<div class="line"><a name="l19028"></a><span class="lineno">19028</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;dkabs32 %0, %1&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span>(result) : <span class="stringliteral">&quot;r&quot;</span>(a));</div>
<div class="line"><a name="l19029"></a><span class="lineno">19029</span>&#160;    <span class="keywordflow">return</span> result;</div>
<div class="line"><a name="l19030"></a><span class="lineno">19030</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00055">__ASM</a>.</p>

</div>
</div>
<a id="ga90921c9527ce607bd5183595083f071d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90921c9527ce607bd5183595083f071d">&#9670;&nbsp;</a></span>__RV_DKADD32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long long __RV_DKADD32 </td>
          <td>(</td>
          <td class="paramtype">unsigned long long&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long long&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DKADD32(64-bit SIMD 32-bit Signed Saturating Addition) </p>
<p><b>Type</b>: SIMD</p>
<p><b>Syntax</b>:<br  />
</p><div class="fragment"><div class="line">DKADD32 Rd, Rs1, Rs2</div>
<div class="line"><span class="preprocessor"># Rd, Rs1, Rs2 are all even/odd pair of registers</span></div>
</div><!-- fragment --><p><b>Purpose</b>:<br  />
Do 32-bit signed integer element saturating additions simultaneously.</p>
<p><b>Description</b>:<br  />
This instruction adds the 32-bit signed integer elements in Rs1 with the 32-bit signed integer elements in Rs2. If any of the results are beyond the Q31 number range (-2^31 &lt;= Q31 &lt;= 2^31-1), they are saturated to the range and the OV bit is set to 1. The saturated results are written to Rd.</p>
<p><b>Operations</b>:<br  />
</p><div class="fragment"><div class="line">res[x] = Rs1.W[x] + Rs2.W[x];</div>
<div class="line"><span class="keywordflow">if</span> (res[x] &gt; 0x7fff_ffff) {</div>
<div class="line">res[x] = 0x7fff_ffff;</div>
<div class="line">OV = 1;</div>
<div class="line">} <span class="keywordflow">else</span> <span class="keywordflow">if</span> (res[x] &lt; 0x8000_0000) {</div>
<div class="line">res[x] = 0x8000_0000;</div>
<div class="line">OV = 1;</div>
<div class="line">}</div>
<div class="line">Rd.W[x] = res[x];</div>
<div class="line">x=1...0</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>unsigned long long type of value stored in a </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>unsigned long long type of value stored in b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value stored in unsigned long long type </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l19125">19125</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>
<div class="fragment"><div class="line"><a name="l19126"></a><span class="lineno">19126</span>&#160;{</div>
<div class="line"><a name="l19127"></a><span class="lineno">19127</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <span class="keywordtype">long</span> result;</div>
<div class="line"><a name="l19128"></a><span class="lineno">19128</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;dkadd32 %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span>(result) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div>
<div class="line"><a name="l19129"></a><span class="lineno">19129</span>&#160;    <span class="keywordflow">return</span> result;</div>
<div class="line"><a name="l19130"></a><span class="lineno">19130</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00055">__ASM</a>.</p>

</div>
</div>
<a id="ga1bb3b6e75a4f77fa9bb3f9b8e1e1881b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bb3b6e75a4f77fa9bb3f9b8e1e1881b">&#9670;&nbsp;</a></span>__RV_DKHMX16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long long __RV_DKHMX16 </td>
          <td>(</td>
          <td class="paramtype">unsigned long long&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long long&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DKHMX16 (64-bit SIMD Signed Crossed Saturating Q15 Multiply) </p>
<p><b>Type</b>: SIMD</p>
<p><b>Syntax</b>:<br  />
</p><div class="fragment"><div class="line">DKHMX16 Rd, Rs1, Rs2</div>
<div class="line"><span class="preprocessor"># Rd, Rs1, Rs2 are all even/odd pair of registers</span></div>
</div><!-- fragment --><p><b>Purpose</b>:<br  />
Do Q15xQ15 element crossed multiplications simultaneously. The Q31 results are then reduced to Q15 numbers again.</p>
<p><b>Description</b>:<br  />
For the KHMX16 instruction, multiply the top 16-bit Q15 content of 32-bit chunks in Rs1 with the bottom 16-bit Q15 content of 32-bit chunks in Rs2. At the same time, multiply the bottom 16-bit Q15 content of 32-bit chunks in Rs1 with the top 16-bit Q15 content of 32-bit chunks in Rs2.</p>
<p>The Q30 results are then right-shifted 15-bits and saturated into Q15 values. The Q15 results are then written into Rd. When both the two Q15 inputs of a multiplication are 0x8000, saturation will happen. The result will be saturated to 0x7FFF and the overflow flag OV will be set.</p>
<p><b>Operations</b>:<br  />
</p><div class="fragment"><div class="line">op1t = Rs1.H[x+1]; op2t = Rs2.H[x]; <span class="comment">// top</span></div>
<div class="line">op1b = Rs1.H[x]; op2b = Rs2.H[x+1]; <span class="comment">// bottom</span></div>
<div class="line"><span class="keywordflow">for</span> ((aop,bop,res) in [(op1t,op2t,rest), (op1b,op2b,resb)]) {</div>
<div class="line">  <span class="keywordflow">if</span> (0x8000 != aop | 0x8000 != bop) {</div>
<div class="line">    res = (aop s* bop) &gt;&gt; 15;</div>
<div class="line">  } <span class="keywordflow">else</span> {</div>
<div class="line">    res= 0x7FFF;</div>
<div class="line">    OV = 1;</div>
<div class="line">  }</div>
<div class="line">}</div>
<div class="line">Rd.W[x/2] = concat(rest, resb);</div>
<div class="line"><span class="keywordflow">for</span> RV32, x=0,2</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>unsigned long long type of value stored in a </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td>unsigned long long type of value stored in b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value stored in unsigned long long type </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l18796">18796</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>
<div class="fragment"><div class="line"><a name="l18797"></a><span class="lineno">18797</span>&#160;{</div>
<div class="line"><a name="l18798"></a><span class="lineno">18798</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <span class="keywordtype">long</span> result;</div>
<div class="line"><a name="l18799"></a><span class="lineno">18799</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;dkhmx16 %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span>(result) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div>
<div class="line"><a name="l18800"></a><span class="lineno">18800</span>&#160;    <span class="keywordflow">return</span> result;</div>
<div class="line"><a name="l18801"></a><span class="lineno">18801</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00055">__ASM</a>.</p>

</div>
</div>
<a id="ga700c59226e8a8997222833ada4768cca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga700c59226e8a8997222833ada4768cca">&#9670;&nbsp;</a></span>__RV_DKHMX8()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long long __RV_DKHMX8 </td>
          <td>(</td>
          <td class="paramtype">unsigned long long&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long long&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DKHMX8 (64-bit SIMD Signed Crossed Saturating Q7 Multiply) </p>
<p><b>Type</b>: SIMD</p>
<p><b>Syntax</b>:<br  />
</p><div class="fragment"><div class="line">DKHMX8 Rd, Rs1, Rs2</div>
<div class="line"><span class="preprocessor"># Rd, Rs1, Rs2 are all even/odd pair of registers</span></div>
</div><!-- fragment --><p><b>Purpose</b>:<br  />
Do Q7xQ7 element crossed multiplications simultaneously. The Q15 results are then reduced to Q7 numbers again.</p>
<p><b>Description</b>:<br  />
For the DKHMX8 instruction, multiply the top 8-bit Q7 content of 16-bit chunks in Rs1 with the bottom 8-bit Q7 content of 16-bit chunks in Rs2. At the same time, multiply the bottom 8-bit Q7 content of 16-bit chunks in Rs1 with the top 8-bit Q7 content of 16-bit chunks in Rs2.</p>
<p>The Q14 results are then right-shifted 7-bits and saturated into Q7 values. The Q7 results are then written into Rd. When both the two Q7 inputs of a multiplication are 0x80, saturation will happen. The result will be saturated to 0x7F and the overflow flag OV will be set.</p>
<p><b>Operations</b>:<br  />
</p><div class="fragment"><div class="line">op1t = Rs1.B[x+1]; op2t = Rs2.B[x]; <span class="comment">// top</span></div>
<div class="line">op1b = Rs1.B[x]; op2b = Rs2.B[x+1]; <span class="comment">// bottom</span></div>
<div class="line"><span class="keywordflow">for</span> ((aop,bop,res) in [(op1t,op2t,rest), (op1b,op2b,resb)]) {</div>
<div class="line">  <span class="keywordflow">if</span> (0x80 != aop | 0x80 != bop) {</div>
<div class="line">    res = (aop s* bop) &gt;&gt; 7;</div>
<div class="line">  } <span class="keywordflow">else</span> {</div>
<div class="line">    res= 0x7F;</div>
<div class="line">    OV = 1;</div>
<div class="line">  }</div>
<div class="line">}</div>
<div class="line">Rd.H[x/2] = concat(rest, resb);</div>
<div class="line"><span class="keywordflow">for</span> RV32, x=0,2,4,6</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>unsigned long long type of value stored in a </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td>unsigned long long type of value stored in b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value stored in unsigned long long type </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l18743">18743</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>
<div class="fragment"><div class="line"><a name="l18744"></a><span class="lineno">18744</span>&#160;{</div>
<div class="line"><a name="l18745"></a><span class="lineno">18745</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <span class="keywordtype">long</span> result;</div>
<div class="line"><a name="l18746"></a><span class="lineno">18746</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;dkhmx8 %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span>(result) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div>
<div class="line"><a name="l18747"></a><span class="lineno">18747</span>&#160;    <span class="keywordflow">return</span> result;</div>
<div class="line"><a name="l18748"></a><span class="lineno">18748</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00055">__ASM</a>.</p>

</div>
</div>
<a id="gad9519c0bc27ad6d1a16c740f414267d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9519c0bc27ad6d1a16c740f414267d1">&#9670;&nbsp;</a></span>__RV_DKSLRA32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long long __RV_DKSLRA32 </td>
          <td>(</td>
          <td class="paramtype">unsigned long long&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DKSLRA32 (64-bit SIMD 32-bit Shift Left Logical with Saturation or Shift Right Arithmetic) </p>
<p><b>Type</b>: SIMD</p>
<p><b>Syntax</b>:<br  />
</p><div class="fragment"><div class="line">DKSLRA32 Rd, Rs1, Rs2</div>
<div class="line"><span class="preprocessor"># Rd, Rs1, Rs2 are all even/odd pair of registers</span></div>
</div><!-- fragment --><p><b>Purpose</b>:<br  />
Do 31-bit elements logical left (positive) or arithmetic right (negative) shift operation with Q31 saturation for the left shift.</p>
<p><b>Description</b>:<br  />
The 31-bit data elements of Rs1 are left-shifted logically or right-shifted arithmetically based on the value of Rs2[5:0]. Rs2[5:0] is in the signed range of [-2^5, 2^5-1]. A positive Rs2[5:0] means logical left shift and a negative Rs2[4:0] means arithmetic right shift. The shift amount is the absolute value of Rs2[5:0]. However, the behavior of Rs2[5:0]==- 2^5 (0x20) is defined to be equivalent to the behavior of Rs2[5:0]==-(2^5-1) (0x21).</p>
<p><b>Operations</b>:<br  />
</p><div class="fragment"><div class="line"><span class="keywordflow">if</span> (Rs2[5:0] &lt; 0) {</div>
<div class="line">  sa = -Rs2[5:0];</div>
<div class="line">  sa = (sa == 32)? 31 : sa;</div>
<div class="line">  Rd.W[x] = SE32(Rs1.W[x][31:sa]);</div>
<div class="line">} <span class="keywordflow">else</span> {</div>
<div class="line">  sa = Rs2[4:0];</div>
<div class="line">  res[(31+sa):0] = Rs1.W[x] &lt;&lt;(logic) sa;</div>
<div class="line">  <span class="keywordflow">if</span> (res &gt; (2^31)-1) {</div>
<div class="line">  res[31:0] = 0x7fff_ffff; OV = 1;</div>
<div class="line">} <span class="keywordflow">else</span> <span class="keywordflow">if</span> (res &lt; -2^31) {</div>
<div class="line">  res[31:0] = 0x8000_0000; OV = 1;</div>
<div class="line">}</div>
<div class="line">  Rd.W[x] = res[31:0];</div>
<div class="line">}</div>
<div class="line">x=1...0</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>unsigned long long type of value stored in a </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>int type of value stored in b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value stored in unsigned long long type </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l19078">19078</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>
<div class="fragment"><div class="line"><a name="l19079"></a><span class="lineno">19079</span>&#160;{</div>
<div class="line"><a name="l19080"></a><span class="lineno">19080</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <span class="keywordtype">long</span> result;</div>
<div class="line"><a name="l19081"></a><span class="lineno">19081</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;dkslra32 %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span>(result) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div>
<div class="line"><a name="l19082"></a><span class="lineno">19082</span>&#160;    <span class="keywordflow">return</span> result;</div>
<div class="line"><a name="l19083"></a><span class="lineno">19083</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00055">__ASM</a>.</p>

</div>
</div>
<a id="gaedffea41061169059f7335f386757983"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaedffea41061169059f7335f386757983">&#9670;&nbsp;</a></span>__RV_DKSUB32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long long __RV_DKSUB32 </td>
          <td>(</td>
          <td class="paramtype">unsigned long long&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long long&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DKSUB32(64-bit SIMD 32-bit Signed Saturating Subtraction) </p>
<p><b>Type</b>: SIMD</p>
<p><b>Syntax</b>:<br  />
</p><div class="fragment"><div class="line">DKSUB32 Rd, Rs1, Rs2</div>
<div class="line"><span class="preprocessor"># Rd, Rs1, Rs2 are all even/odd pair of registers</span></div>
</div><!-- fragment --><p><b>Purpose</b>:<br  />
Do 32-bit signed integer element saturating subtractions simultaneously.</p>
<p><b>Description</b>:<br  />
This instruction subtracts the 32-bit signed integer elements in Rs2 from the 32-bit signed integer elements in Rs1. If any of the results are beyond the Q31 number range (-2^31 &lt;= Q31 &lt;= 2^31-1), they are saturated to the range and the OV bit is set to 1. The saturated results are written to Rd.</p>
<p><b>Operations</b>:<br  />
</p><div class="fragment"><div class="line">res[x] = Rs1.W[x] - Rs2.W[x];</div>
<div class="line"><span class="keywordflow">if</span> (res[x] &gt; (2^31)-1) {</div>
<div class="line">res[x] = (2^31)-1;</div>
<div class="line">OV = 1;</div>
<div class="line">} <span class="keywordflow">else</span> <span class="keywordflow">if</span> (res[x] &lt; -2^31) {</div>
<div class="line">res[x] = -2^31;</div>
<div class="line">OV = 1;</div>
<div class="line">}</div>
<div class="line">Rd.W[x] = res[x];</div>
<div class="line">x=1...0</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>unsigned long long type of value stored in a </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>unsigned long long type of value stored in b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value stored in unsigned long long type </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l19172">19172</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>
<div class="fragment"><div class="line"><a name="l19173"></a><span class="lineno">19173</span>&#160;{</div>
<div class="line"><a name="l19174"></a><span class="lineno">19174</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <span class="keywordtype">long</span> result;</div>
<div class="line"><a name="l19175"></a><span class="lineno">19175</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;dksub32 %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span>(result) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div>
<div class="line"><a name="l19176"></a><span class="lineno">19176</span>&#160;    <span class="keywordflow">return</span> result;</div>
<div class="line"><a name="l19177"></a><span class="lineno">19177</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00055">__ASM</a>.</p>

</div>
</div>
<a id="ga9fd4689e0a01c0bb0cfe68d6c1eaebaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fd4689e0a01c0bb0cfe68d6c1eaebaa">&#9670;&nbsp;</a></span>__RV_DKWMMUL()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long long __RV_DKWMMUL </td>
          <td>(</td>
          <td class="paramtype">unsigned long long&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long long&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DKWMMUL (64-bit MSW 32x32 Signed Multiply &amp; Double) </p>
<p><b>Type</b>: SIMD</p>
<p><b>Syntax</b>:<br  />
</p><div class="fragment"><div class="line">DKWMMUL Rd, Rs1, Rs2</div>
<div class="line"><span class="preprocessor"># Rd, Rs1, Rs2 are all even/odd pair of registers</span></div>
</div><!-- fragment --><p><b>Purpose</b>:<br  />
Do MSW 32x32 element signed multiplications simultaneously and double. The results are written into Rd.</p>
<p><b>Description</b>:<br  />
This instruction multiplies the 32-bit elements of Rs1 with the 32-bit elements of Rs2. It then shifts the multiplication results one bit to the left and takes the most significant 32-bit results. If the shifted result is greater than 231-1, it is saturated to 231-1 and the OV flag is set to 1. The final element result is written to Rd. The 32-bit elements of Rs1 and Rs2 are treated as signed integers. The .u form of the instruction additionally rounds up the 64-bit multiplication results by adding a 1 to bit 30 before the shift and saturation operations.</p>
<p><b>Operations</b>:<br  />
</p><div class="fragment"><div class="line">op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; <span class="comment">// top</span></div>
<div class="line">op1b = Rs1.W[x]; op2b = Rs2.W[x]; <span class="comment">// bottom</span></div>
<div class="line"><span class="keywordflow">for</span> ((aop,bop,res) in [(op1t,op2t,rest), (op1b,op2b,resb)]) {</div>
<div class="line">    res = sat.q31((aop s* bop) &lt;&lt; 1)[63:32];</div>
<div class="line">}</div>
<div class="line">Rd = concat(rest, resb);</div>
<div class="line">x=0</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>unsigned long long type of value stored in a </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td>unsigned long long type of value stored in b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value stored in unsigned long long type </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l18933">18933</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>
<div class="fragment"><div class="line"><a name="l18934"></a><span class="lineno">18934</span>&#160;{</div>
<div class="line"><a name="l18935"></a><span class="lineno">18935</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <span class="keywordtype">long</span> result;</div>
<div class="line"><a name="l18936"></a><span class="lineno">18936</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;dkwmmul %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span>(result) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div>
<div class="line"><a name="l18937"></a><span class="lineno">18937</span>&#160;    <span class="keywordflow">return</span> result;</div>
<div class="line"><a name="l18938"></a><span class="lineno">18938</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00055">__ASM</a>.</p>

</div>
</div>
<a id="gaf2e8745d5ac00cf97dbb25d36e1587d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2e8745d5ac00cf97dbb25d36e1587d9">&#9670;&nbsp;</a></span>__RV_DKWMMUL_U()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long long __RV_DKWMMUL_U </td>
          <td>(</td>
          <td class="paramtype">unsigned long long&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long long&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DKWMMULU (64-bit MSW 32x32 Unsigned Multiply &amp; Double) </p>
<p><b>Type</b>: SIMD</p>
<p><b>Syntax</b>:<br  />
</p><div class="fragment"><div class="line">DKWMMUL.U Rd, Rs1, Rs2</div>
<div class="line"><span class="preprocessor"># Rd, Rs1, Rs2 are all even/odd pair of registers</span></div>
</div><!-- fragment --><p><b>Purpose</b>:<br  />
Do MSW 32x32 element unsigned multiplications simultaneously and double. The results are written into Rd.</p>
<p><b>Description</b>:<br  />
This instruction multiplies the 32-bit elements of Rs1 with the 32-bit elements of Rs2. It then shifts the multiplication results one bit to the left and takes the most significant 32-bit results. If the shifted result is greater than 231-1, it is saturated to 231-1 and the OV flag is set to 1. The final element result is written to Rd. The 32-bit elements of Rs1 and Rs2 are treated as signed integers. The .u form of the instruction additionally rounds up the 64-bit multiplication results by adding a 1 to bit 30 before the shift and saturation operations.</p>
<p><b>Operations</b>:<br  />
</p><div class="fragment"><div class="line">op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; <span class="comment">// top</span></div>
<div class="line">op1b = Rs1.W[x]; op2b = Rs2.W[x]; <span class="comment">// bottom</span></div>
<div class="line"><span class="keywordflow">for</span> ((aop,bop,res) in [(op1t,op2t,rest), (op1b,op2b,resb)]) {</div>
<div class="line">    res = sat.q31(RUND(aop u* bop) &lt;&lt; 1)[63:32];</div>
<div class="line">}</div>
<div class="line">Rd = concat(rest, resb);</div>
<div class="line">x=0</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>unsigned long long type of value stored in a </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td>unsigned long long type of value stored in b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value stored in unsigned long long type </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l18980">18980</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>
<div class="fragment"><div class="line"><a name="l18981"></a><span class="lineno">18981</span>&#160;{</div>
<div class="line"><a name="l18982"></a><span class="lineno">18982</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <span class="keywordtype">long</span> result;</div>
<div class="line"><a name="l18983"></a><span class="lineno">18983</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;dkwmmul.u %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span>(result) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div>
<div class="line"><a name="l18984"></a><span class="lineno">18984</span>&#160;    <span class="keywordflow">return</span> result;</div>
<div class="line"><a name="l18985"></a><span class="lineno">18985</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00055">__ASM</a>.</p>

</div>
</div>
<a id="ga07e2d8e255b06c416625c0d8cea1a1e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07e2d8e255b06c416625c0d8cea1a1e7">&#9670;&nbsp;</a></span>__RV_DSMMUL()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long long __RV_DSMMUL </td>
          <td>(</td>
          <td class="paramtype">unsigned long long&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long long&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSMMUL (64-bit MSW 32x32 Signed Multiply) </p>
<p><b>Type</b>: SIMD</p>
<p><b>Syntax</b>:<br  />
</p><div class="fragment"><div class="line">DSMMUL Rd, Rs1, Rs2</div>
<div class="line"><span class="preprocessor"># Rd, Rs1, Rs2 are all even/odd pair of registers</span></div>
</div><!-- fragment --><p><b>Purpose</b>:<br  />
Do MSW 32x32 element signed multiplications simultaneously. The results are written into Rd.</p>
<p><b>Description</b>:<br  />
This instruction multiplies the 32-bit elements of Rs1 with the 32-bit elements of Rs2 and writes the most significant 32-bit multiplication results to the corresponding 32-bit elements of Rd. The 32-bit elements of Rs1 and Rs2 are treated as signed integers. The .u form of the instruction rounds up the most significant 32-bit of the 64-bit multiplication results by adding a 1 to bit 31 of the results.</p>
<p><b>Operations</b>:<br  />
</p><div class="fragment"><div class="line">op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; <span class="comment">// top</span></div>
<div class="line">op1b = Rs1.W[x]; op2b = Rs2.W[x]; <span class="comment">// bottom</span></div>
<div class="line"><span class="keywordflow">for</span> ((aop,bop,res) in [(op1t,op2t,rest), (op1b,op2b,resb)]) {</div>
<div class="line">    res = (aop s* bop)[63:32];</div>
<div class="line">}</div>
<div class="line">Rd = concat(rest, resb);</div>
<div class="line">x=0</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>unsigned long long type of value stored in a </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td>unsigned long long type of value stored in b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value stored in unsigned long long type </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l18841">18841</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>
<div class="fragment"><div class="line"><a name="l18842"></a><span class="lineno">18842</span>&#160;{</div>
<div class="line"><a name="l18843"></a><span class="lineno">18843</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <span class="keywordtype">long</span> result;</div>
<div class="line"><a name="l18844"></a><span class="lineno">18844</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;dsmmul %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span>(result) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div>
<div class="line"><a name="l18845"></a><span class="lineno">18845</span>&#160;    <span class="keywordflow">return</span> result;</div>
<div class="line"><a name="l18846"></a><span class="lineno">18846</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00055">__ASM</a>.</p>

</div>
</div>
<a id="gadc610a96a2ef9fcf0e7d97cca37dd397"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc610a96a2ef9fcf0e7d97cca37dd397">&#9670;&nbsp;</a></span>__RV_DSMMUL_U()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long long __RV_DSMMUL_U </td>
          <td>(</td>
          <td class="paramtype">unsigned long long&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long long&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSMMULU (64-bit MSW 32x32 Unsigned Multiply) </p>
<p><b>Type</b>: SIMD</p>
<p><b>Syntax</b>:<br  />
</p><div class="fragment"><div class="line">DSMMUL.U Rd, Rs1, Rs2</div>
<div class="line"><span class="preprocessor"># Rd, Rs1, Rs2 are all even/odd pair of registers</span></div>
</div><!-- fragment --><p><b>Purpose</b>:<br  />
Do MSW 32x32 element unsigned multiplications simultaneously. The results are written into Rd.</p>
<p><b>Description</b>:<br  />
This instruction multiplies the 32-bit elements of Rs1 with the 32-bit elements of Rs2 and writes the most significant 32-bit multiplication results to the corresponding 32-bit elements of Rd. The 32-bit elements of Rs1 and Rs2 are treated as unsigned integers. The .u form of the instruction rounds up the most significant 32-bit of the 64-bit multiplication results by adding a 1 to bit 31 of the results.</p>
<p><b>Operations</b>:<br  />
</p><div class="fragment"><div class="line">op1t = Rs1.W[x+1]; op2t = Rs2.W[x+1]; <span class="comment">// top</span></div>
<div class="line">op1b = Rs1.W[x]; op2b = Rs2.W[x]; <span class="comment">// bottom</span></div>
<div class="line"><span class="keywordflow">for</span> ((aop,bop,res) in [(op1t,op2t,rest), (op1b,op2b,resb)]) {</div>
<div class="line">    res = RUND(aop u* bop)[63:32];</div>
<div class="line">}</div>
<div class="line">Rd = concat(rest, resb);</div>
<div class="line">x=0</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>unsigned long long type of value stored in a </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td>unsigned long long type of value stored in b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value stored in unsigned long long type </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l18886">18886</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>
<div class="fragment"><div class="line"><a name="l18887"></a><span class="lineno">18887</span>&#160;{</div>
<div class="line"><a name="l18888"></a><span class="lineno">18888</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <span class="keywordtype">long</span> result;</div>
<div class="line"><a name="l18889"></a><span class="lineno">18889</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;dsmmul.u %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span>(result) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div>
<div class="line"><a name="l18890"></a><span class="lineno">18890</span>&#160;    <span class="keywordflow">return</span> result;</div>
<div class="line"><a name="l18891"></a><span class="lineno">18891</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00055">__ASM</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="agroup__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler.</div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00055">nmsis_gcc.h:55</a></div></div>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue May 23 2023 01:56:07 for NMSIS-Core by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
