Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jul 18 12:28:03 2022
| Host         : Nightingale running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    1           
TIMING-18  Warning   Missing input or output delay   2           
TIMING-20  Warning   Non-clocked latch               38          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (347)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (38)
5. checking no_input_delay (14)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (347)
--------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: clear (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: controller_wrapper/FSM_onehot_current_state_reg[0]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: controller_wrapper/FSM_onehot_current_state_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: controller_wrapper/FSM_onehot_current_state_reg[2]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: controller_wrapper/FSM_onehot_current_state_reg[3]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: controller_wrapper/FSM_onehot_current_state_reg[4]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: controller_wrapper/FSM_onehot_current_state_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: controller_wrapper/select_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: reg_wrapper/out_dividend_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: reg_wrapper/out_dividend_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: reg_wrapper/out_dividend_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: reg_wrapper/out_dividend_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: reg_wrapper/out_dividend_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: reg_wrapper/out_dividend_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: reg_wrapper/out_dividend_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: reg_wrapper/out_dividend_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: shifter_wrapper/shifted_divisor_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: shifter_wrapper/shifted_divisor_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: shifter_wrapper/shifted_divisor_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: shifter_wrapper/shifted_divisor_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: shifter_wrapper/shifted_divisor_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: shifter_wrapper/shifted_divisor_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: shifter_wrapper/shifted_divisor_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: shifter_wrapper/shifted_divisor_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (38)
-------------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.020        0.000                      0                   73        0.185        0.000                      0                   73        4.500        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.020        0.000                      0                   73        0.185        0.000                      0                   73        4.500        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 shifter_wrapper/shifted_divisor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller_wrapper/FSM_onehot_current_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.654ns  (logic 2.251ns (33.829%)  route 4.403ns (66.171%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.564     5.085    shifter_wrapper/CLK
    SLICE_X28Y39         FDRE                                         r  shifter_wrapper/shifted_divisor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  shifter_wrapper/shifted_divisor_reg[1]/Q
                         net (fo=3, routed)           0.792     6.297    shifter_wrapper/Q[1]
    SLICE_X29Y41         LUT4 (Prop_lut4_I0_O)        0.299     6.596 r  shifter_wrapper/total_quotient1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.596    sub_wrapper/S[0]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.128 f  sub_wrapper/total_quotient1_carry/CO[3]
                         net (fo=12, routed)          0.951     8.078    reg_wrapper/CO[0]
    SLICE_X30Y40         LUT4 (Prop_lut4_I0_O)        0.150     8.228 r  reg_wrapper/FSM_onehot_current_state[5]_i_20/O
                         net (fo=1, routed)           0.862     9.090    reg_wrapper/FSM_onehot_current_state[5]_i_20_n_0
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.348     9.438 r  reg_wrapper/FSM_onehot_current_state[5]_i_11/O
                         net (fo=1, routed)           0.286     9.724    reg_wrapper/FSM_onehot_current_state[5]_i_11_n_0
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.119     9.843 r  reg_wrapper/FSM_onehot_current_state[5]_i_6/O
                         net (fo=5, routed)           0.886    10.729    controller_wrapper/FSM_onehot_current_state_reg[1]_2[0]
    SLICE_X31Y40         LUT5 (Prop_lut5_I2_O)        0.384    11.113 r  controller_wrapper/FSM_onehot_current_state[5]_i_2/O
                         net (fo=1, routed)           0.626    11.739    controller_wrapper/FSM_onehot_current_state[5]_i_2_n_0
    SLICE_X31Y40         FDCE                                         r  controller_wrapper/FSM_onehot_current_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.443    14.784    controller_wrapper/clk_IBUF_BUFG
    SLICE_X31Y40         FDCE                                         r  controller_wrapper/FSM_onehot_current_state_reg[5]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X31Y40         FDCE (Setup_fdce_C_D)       -0.250    14.759    controller_wrapper/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.759    
                         arrival time                         -11.739    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 shifter_wrapper/shifted_divisor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller_wrapper/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.720ns  (logic 2.222ns (38.848%)  route 3.498ns (61.152%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.564     5.085    shifter_wrapper/CLK
    SLICE_X28Y39         FDRE                                         r  shifter_wrapper/shifted_divisor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  shifter_wrapper/shifted_divisor_reg[1]/Q
                         net (fo=3, routed)           0.792     6.297    shifter_wrapper/Q[1]
    SLICE_X29Y41         LUT4 (Prop_lut4_I0_O)        0.299     6.596 r  shifter_wrapper/total_quotient1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.596    sub_wrapper/S[0]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.128 r  sub_wrapper/total_quotient1_carry/CO[3]
                         net (fo=12, routed)          0.951     8.078    reg_wrapper/CO[0]
    SLICE_X30Y40         LUT4 (Prop_lut4_I0_O)        0.150     8.228 f  reg_wrapper/FSM_onehot_current_state[5]_i_20/O
                         net (fo=1, routed)           0.862     9.090    reg_wrapper/FSM_onehot_current_state[5]_i_20_n_0
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.348     9.438 f  reg_wrapper/FSM_onehot_current_state[5]_i_11/O
                         net (fo=1, routed)           0.286     9.724    reg_wrapper/FSM_onehot_current_state[5]_i_11_n_0
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.119     9.843 f  reg_wrapper/FSM_onehot_current_state[5]_i_6/O
                         net (fo=5, routed)           0.607    10.450    controller_wrapper/FSM_onehot_current_state_reg[1]_2[0]
    SLICE_X31Y40         LUT6 (Prop_lut6_I5_O)        0.355    10.805 r  controller_wrapper/FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000    10.805    controller_wrapper/FSM_onehot_current_state[1]_i_1_n_0
    SLICE_X31Y40         FDCE                                         r  controller_wrapper/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.443    14.784    controller_wrapper/clk_IBUF_BUFG
    SLICE_X31Y40         FDCE                                         r  controller_wrapper/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X31Y40         FDCE (Setup_fdce_C_D)        0.031    15.040    controller_wrapper/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -10.805    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.322ns  (required time - arrival time)
  Source:                 shifter_wrapper/shifted_divisor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller_wrapper/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.632ns  (logic 2.222ns (39.450%)  route 3.410ns (60.550%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.564     5.085    shifter_wrapper/CLK
    SLICE_X28Y39         FDRE                                         r  shifter_wrapper/shifted_divisor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  shifter_wrapper/shifted_divisor_reg[1]/Q
                         net (fo=3, routed)           0.792     6.297    shifter_wrapper/Q[1]
    SLICE_X29Y41         LUT4 (Prop_lut4_I0_O)        0.299     6.596 r  shifter_wrapper/total_quotient1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.596    sub_wrapper/S[0]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.128 f  sub_wrapper/total_quotient1_carry/CO[3]
                         net (fo=12, routed)          0.951     8.078    reg_wrapper/CO[0]
    SLICE_X30Y40         LUT4 (Prop_lut4_I0_O)        0.150     8.228 r  reg_wrapper/FSM_onehot_current_state[5]_i_20/O
                         net (fo=1, routed)           0.862     9.090    reg_wrapper/FSM_onehot_current_state[5]_i_20_n_0
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.348     9.438 r  reg_wrapper/FSM_onehot_current_state[5]_i_11/O
                         net (fo=1, routed)           0.286     9.724    reg_wrapper/FSM_onehot_current_state[5]_i_11_n_0
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.119     9.843 r  reg_wrapper/FSM_onehot_current_state[5]_i_6/O
                         net (fo=5, routed)           0.519    10.363    controller_wrapper/FSM_onehot_current_state_reg[1]_2[0]
    SLICE_X32Y40         LUT5 (Prop_lut5_I4_O)        0.355    10.718 r  controller_wrapper/FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000    10.718    controller_wrapper/FSM_onehot_current_state[2]_i_1_n_0
    SLICE_X32Y40         FDCE                                         r  controller_wrapper/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.443    14.784    controller_wrapper/clk_IBUF_BUFG
    SLICE_X32Y40         FDCE                                         r  controller_wrapper/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X32Y40         FDCE (Setup_fdce_C_D)        0.031    15.040    controller_wrapper/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -10.718    
  -------------------------------------------------------------------
                         slack                                  4.322    

Slack (MET) :             4.390ns  (required time - arrival time)
  Source:                 shifter_wrapper/shifted_divisor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller_wrapper/FSM_onehot_current_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 2.222ns (39.932%)  route 3.342ns (60.068%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.564     5.085    shifter_wrapper/CLK
    SLICE_X28Y39         FDRE                                         r  shifter_wrapper/shifted_divisor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  shifter_wrapper/shifted_divisor_reg[1]/Q
                         net (fo=3, routed)           0.792     6.297    shifter_wrapper/Q[1]
    SLICE_X29Y41         LUT4 (Prop_lut4_I0_O)        0.299     6.596 r  shifter_wrapper/total_quotient1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.596    sub_wrapper/S[0]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.128 f  sub_wrapper/total_quotient1_carry/CO[3]
                         net (fo=12, routed)          0.951     8.078    reg_wrapper/CO[0]
    SLICE_X30Y40         LUT4 (Prop_lut4_I0_O)        0.150     8.228 r  reg_wrapper/FSM_onehot_current_state[5]_i_20/O
                         net (fo=1, routed)           0.862     9.090    reg_wrapper/FSM_onehot_current_state[5]_i_20_n_0
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.348     9.438 r  reg_wrapper/FSM_onehot_current_state[5]_i_11/O
                         net (fo=1, routed)           0.286     9.724    reg_wrapper/FSM_onehot_current_state[5]_i_11_n_0
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.119     9.843 r  reg_wrapper/FSM_onehot_current_state[5]_i_6/O
                         net (fo=5, routed)           0.451    10.295    controller_wrapper/FSM_onehot_current_state_reg[1]_2[0]
    SLICE_X32Y40         LUT5 (Prop_lut5_I0_O)        0.355    10.650 r  controller_wrapper/FSM_onehot_current_state[4]_i_1/O
                         net (fo=1, routed)           0.000    10.650    controller_wrapper/FSM_onehot_current_state[4]_i_1_n_0
    SLICE_X32Y40         FDCE                                         r  controller_wrapper/FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.443    14.784    controller_wrapper/clk_IBUF_BUFG
    SLICE_X32Y40         FDCE                                         r  controller_wrapper/FSM_onehot_current_state_reg[4]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X32Y40         FDCE (Setup_fdce_C_D)        0.031    15.040    controller_wrapper/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -10.650    
  -------------------------------------------------------------------
                         slack                                  4.390    

Slack (MET) :             4.392ns  (required time - arrival time)
  Source:                 shifter_wrapper/shifted_divisor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller_wrapper/FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.560ns  (logic 2.222ns (39.961%)  route 3.338ns (60.039%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.564     5.085    shifter_wrapper/CLK
    SLICE_X28Y39         FDRE                                         r  shifter_wrapper/shifted_divisor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  shifter_wrapper/shifted_divisor_reg[1]/Q
                         net (fo=3, routed)           0.792     6.297    shifter_wrapper/Q[1]
    SLICE_X29Y41         LUT4 (Prop_lut4_I0_O)        0.299     6.596 r  shifter_wrapper/total_quotient1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.596    sub_wrapper/S[0]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.128 r  sub_wrapper/total_quotient1_carry/CO[3]
                         net (fo=12, routed)          0.951     8.078    reg_wrapper/CO[0]
    SLICE_X30Y40         LUT4 (Prop_lut4_I0_O)        0.150     8.228 f  reg_wrapper/FSM_onehot_current_state[5]_i_20/O
                         net (fo=1, routed)           0.862     9.090    reg_wrapper/FSM_onehot_current_state[5]_i_20_n_0
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.348     9.438 f  reg_wrapper/FSM_onehot_current_state[5]_i_11/O
                         net (fo=1, routed)           0.286     9.724    reg_wrapper/FSM_onehot_current_state[5]_i_11_n_0
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.119     9.843 f  reg_wrapper/FSM_onehot_current_state[5]_i_6/O
                         net (fo=5, routed)           0.447    10.291    controller_wrapper/FSM_onehot_current_state_reg[1]_2[0]
    SLICE_X32Y40         LUT5 (Prop_lut5_I4_O)        0.355    10.646 r  controller_wrapper/FSM_onehot_current_state[3]_i_1/O
                         net (fo=1, routed)           0.000    10.646    controller_wrapper/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X32Y40         FDCE                                         r  controller_wrapper/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.443    14.784    controller_wrapper/clk_IBUF_BUFG
    SLICE_X32Y40         FDCE                                         r  controller_wrapper/FSM_onehot_current_state_reg[3]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X32Y40         FDCE (Setup_fdce_C_D)        0.029    15.038    controller_wrapper/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -10.646    
  -------------------------------------------------------------------
                         slack                                  4.392    

Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 controller_wrapper/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shifter_wrapper/shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.966ns (24.518%)  route 2.974ns (75.482%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.563     5.084    controller_wrapper/clk_IBUF_BUFG
    SLICE_X31Y40         FDCE                                         r  controller_wrapper/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.419     5.503 r  controller_wrapper/FSM_onehot_current_state_reg[5]/Q
                         net (fo=12, routed)          1.575     7.079    controller_wrapper/FSM_onehot_current_state_reg_n_0_[5]
    SLICE_X31Y40         LUT2 (Prop_lut2_I1_O)        0.299     7.378 r  controller_wrapper/shift[2]_i_4/O
                         net (fo=1, routed)           0.574     7.952    controller_wrapper/shift[2]_i_4_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I3_O)        0.124     8.076 f  controller_wrapper/shift[2]_i_3/O
                         net (fo=3, routed)           0.824     8.900    shifter_wrapper/shift_reg[2]_5
    SLICE_X31Y38         LUT6 (Prop_lut6_I5_O)        0.124     9.024 r  shifter_wrapper/shift[2]_i_1/O
                         net (fo=1, routed)           0.000     9.024    shifter_wrapper/shift[2]_i_1_n_0
    SLICE_X31Y38         FDRE                                         r  shifter_wrapper/shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.442    14.783    shifter_wrapper/CLK
    SLICE_X31Y38         FDRE                                         r  shifter_wrapper/shift_reg[2]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X31Y38         FDRE (Setup_fdre_C_D)        0.029    15.052    shifter_wrapper/shift_reg[2]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -9.024    
  -------------------------------------------------------------------
                         slack                                  6.028    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 controller_wrapper/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shifter_wrapper/shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 0.966ns (24.487%)  route 2.979ns (75.513%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.563     5.084    controller_wrapper/clk_IBUF_BUFG
    SLICE_X31Y40         FDCE                                         r  controller_wrapper/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.419     5.503 r  controller_wrapper/FSM_onehot_current_state_reg[5]/Q
                         net (fo=12, routed)          1.575     7.079    controller_wrapper/FSM_onehot_current_state_reg_n_0_[5]
    SLICE_X31Y40         LUT2 (Prop_lut2_I1_O)        0.299     7.378 r  controller_wrapper/shift[2]_i_4/O
                         net (fo=1, routed)           0.574     7.952    controller_wrapper/shift[2]_i_4_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I3_O)        0.124     8.076 f  controller_wrapper/shift[2]_i_3/O
                         net (fo=3, routed)           0.829     8.905    shifter_wrapper/shift_reg[2]_5
    SLICE_X30Y38         LUT5 (Prop_lut5_I4_O)        0.124     9.029 r  shifter_wrapper/shift[0]_i_1/O
                         net (fo=1, routed)           0.000     9.029    shifter_wrapper/shift[0]_i_1_n_0
    SLICE_X30Y38         FDRE                                         r  shifter_wrapper/shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.442    14.783    shifter_wrapper/CLK
    SLICE_X30Y38         FDRE                                         r  shifter_wrapper/shift_reg[0]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X30Y38         FDRE (Setup_fdre_C_D)        0.081    15.104    shifter_wrapper/shift_reg[0]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 controller_wrapper/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shifter_wrapper/shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 0.966ns (25.475%)  route 2.826ns (74.525%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.563     5.084    controller_wrapper/clk_IBUF_BUFG
    SLICE_X31Y40         FDCE                                         r  controller_wrapper/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.419     5.503 r  controller_wrapper/FSM_onehot_current_state_reg[5]/Q
                         net (fo=12, routed)          1.575     7.079    controller_wrapper/FSM_onehot_current_state_reg_n_0_[5]
    SLICE_X31Y40         LUT2 (Prop_lut2_I1_O)        0.299     7.378 r  controller_wrapper/shift[2]_i_4/O
                         net (fo=1, routed)           0.574     7.952    controller_wrapper/shift[2]_i_4_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I3_O)        0.124     8.076 f  controller_wrapper/shift[2]_i_3/O
                         net (fo=3, routed)           0.676     8.752    shifter_wrapper/shift_reg[2]_5
    SLICE_X30Y38         LUT6 (Prop_lut6_I5_O)        0.124     8.876 r  shifter_wrapper/shift[1]_i_1/O
                         net (fo=1, routed)           0.000     8.876    shifter_wrapper/shift[1]_i_1_n_0
    SLICE_X30Y38         FDRE                                         r  shifter_wrapper/shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.442    14.783    shifter_wrapper/CLK
    SLICE_X30Y38         FDRE                                         r  shifter_wrapper/shift_reg[1]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X30Y38         FDRE (Setup_fdre_C_D)        0.079    15.102    shifter_wrapper/shift_reg[1]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  6.226    

Slack (MET) :             6.253ns  (required time - arrival time)
  Source:                 shifter_wrapper/shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shifter_wrapper/shifted_divisor_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 1.027ns (29.988%)  route 2.398ns (70.012%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.562     5.083    shifter_wrapper/CLK
    SLICE_X30Y38         FDRE                                         r  shifter_wrapper/shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  shifter_wrapper/shift_reg[1]/Q
                         net (fo=18, routed)          1.073     6.675    reg_wrapper/shift[1]
    SLICE_X29Y38         LUT5 (Prop_lut5_I1_O)        0.149     6.824 r  reg_wrapper/shifted_divisor[6]_i_2/O
                         net (fo=1, routed)           0.801     7.624    shifter_wrapper/shifted_divisor_reg[6]_0
    SLICE_X29Y37         LUT5 (Prop_lut5_I1_O)        0.360     7.984 r  shifter_wrapper/shifted_divisor[6]_i_1/O
                         net (fo=1, routed)           0.524     8.508    shifter_wrapper/shifted_divisor[6]_i_1_n_0
    SLICE_X29Y38         FDRE                                         r  shifter_wrapper/shifted_divisor_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.444    14.785    shifter_wrapper/CLK
    SLICE_X29Y38         FDRE                                         r  shifter_wrapper/shifted_divisor_reg[6]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X29Y38         FDRE (Setup_fdre_C_D)       -0.249    14.761    shifter_wrapper/shifted_divisor_reg[6]
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                  6.253    

Slack (MET) :             6.955ns  (required time - arrival time)
  Source:                 controller_wrapper/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quotient_wrapper/temp_quotient_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.718ns (25.861%)  route 2.058ns (74.139%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.563     5.084    controller_wrapper/clk_IBUF_BUFG
    SLICE_X31Y40         FDCE                                         r  controller_wrapper/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.419     5.503 f  controller_wrapper/FSM_onehot_current_state_reg[5]/Q
                         net (fo=12, routed)          1.074     6.578    controller_wrapper/FSM_onehot_current_state_reg_n_0_[5]
    SLICE_X31Y39         LUT5 (Prop_lut5_I4_O)        0.299     6.877 r  controller_wrapper/temp_quotient[6]_i_1/O
                         net (fo=10, routed)          0.984     7.861    quotient_wrapper/temp_quotient_reg[6]_1
    SLICE_X32Y35         FDRE                                         r  quotient_wrapper/temp_quotient_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.440    14.781    quotient_wrapper/clk_IBUF_BUFG
    SLICE_X32Y35         FDRE                                         r  quotient_wrapper/temp_quotient_reg[1]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X32Y35         FDRE (Setup_fdre_C_CE)      -0.205    14.816    quotient_wrapper/temp_quotient_reg[1]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                  6.955    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 quotient_wrapper/temp_quotient_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quotient_wrapper/out_total_quotient_tristate_oe_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.252ns (83.188%)  route 0.051ns (16.812%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.560     1.443    quotient_wrapper/clk_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  quotient_wrapper/temp_quotient_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  quotient_wrapper/temp_quotient_reg[6]/Q
                         net (fo=1, routed)           0.051     1.635    sub_wrapper/out_total_quotient_tristate_oe_reg[7]_0[6]
    SLICE_X33Y37         LUT2 (Prop_lut2_I1_O)        0.045     1.680 r  sub_wrapper/out_total_quotient0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.680    quotient_wrapper/out_total_quotient_tristate_oe_reg[7]_1[2]
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.746 r  quotient_wrapper/out_total_quotient0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.746    quotient_wrapper/out_total_quotient0_carry__0_n_5
    SLICE_X33Y37         FDRE                                         r  quotient_wrapper/out_total_quotient_tristate_oe_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.828     1.955    quotient_wrapper/clk_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  quotient_wrapper/out_total_quotient_tristate_oe_reg[6]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X33Y37         FDRE (Hold_fdre_C_D)         0.105     1.561    quotient_wrapper/out_total_quotient_tristate_oe_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 quotient_wrapper/temp_quotient_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quotient_wrapper/out_total_quotient_tristate_oe_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.285ns (84.839%)  route 0.051ns (15.161%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.560     1.443    quotient_wrapper/clk_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  quotient_wrapper/temp_quotient_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  quotient_wrapper/temp_quotient_reg[6]/Q
                         net (fo=1, routed)           0.051     1.635    sub_wrapper/out_total_quotient_tristate_oe_reg[7]_0[6]
    SLICE_X33Y37         LUT2 (Prop_lut2_I1_O)        0.045     1.680 r  sub_wrapper/out_total_quotient0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     1.680    quotient_wrapper/out_total_quotient_tristate_oe_reg[7]_1[2]
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.779 r  quotient_wrapper/out_total_quotient0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.779    quotient_wrapper/out_total_quotient0_carry__0_n_4
    SLICE_X33Y37         FDRE                                         r  quotient_wrapper/out_total_quotient_tristate_oe_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.828     1.955    quotient_wrapper/clk_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  quotient_wrapper/out_total_quotient_tristate_oe_reg[7]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X33Y37         FDRE (Hold_fdre_C_D)         0.105     1.561    quotient_wrapper/out_total_quotient_tristate_oe_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 quotient_wrapper/temp_quotient_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quotient_wrapper/out_total_quotient_tristate_oe_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.249ns (69.360%)  route 0.110ns (30.640%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.559     1.442    quotient_wrapper/clk_IBUF_BUFG
    SLICE_X32Y35         FDRE                                         r  quotient_wrapper/temp_quotient_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  quotient_wrapper/temp_quotient_reg[3]/Q
                         net (fo=1, routed)           0.110     1.693    sub_wrapper/out_total_quotient_tristate_oe_reg[7]_0[3]
    SLICE_X33Y36         LUT2 (Prop_lut2_I1_O)        0.045     1.738 r  sub_wrapper/out_total_quotient0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.738    quotient_wrapper/S[3]
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.801 r  quotient_wrapper/out_total_quotient0_carry/O[3]
                         net (fo=1, routed)           0.000     1.801    quotient_wrapper/out_total_quotient0_carry_n_4
    SLICE_X33Y36         FDRE                                         r  quotient_wrapper/out_total_quotient_tristate_oe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.827     1.954    quotient_wrapper/clk_IBUF_BUFG
    SLICE_X33Y36         FDRE                                         r  quotient_wrapper/out_total_quotient_tristate_oe_reg[3]/C
                         clock pessimism             -0.497     1.457    
    SLICE_X33Y36         FDRE (Hold_fdre_C_D)         0.105     1.562    quotient_wrapper/out_total_quotient_tristate_oe_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 shifter_wrapper/shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shifter_wrapper/shifted_divisor_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.200%)  route 0.170ns (44.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.561     1.444    shifter_wrapper/CLK
    SLICE_X30Y38         FDRE                                         r  shifter_wrapper/shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  shifter_wrapper/shift_reg[1]/Q
                         net (fo=18, routed)          0.170     1.778    reg_wrapper/shift[1]
    SLICE_X30Y39         LUT6 (Prop_lut6_I3_O)        0.045     1.823 r  reg_wrapper/shifted_divisor[4]_i_1/O
                         net (fo=1, routed)           0.000     1.823    shifter_wrapper/D[2]
    SLICE_X30Y39         FDRE                                         r  shifter_wrapper/shifted_divisor_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.830     1.957    shifter_wrapper/CLK
    SLICE_X30Y39         FDRE                                         r  shifter_wrapper/shifted_divisor_reg[4]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X30Y39         FDRE (Hold_fdre_C_D)         0.120     1.580    shifter_wrapper/shifted_divisor_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 quotient_wrapper/temp_quotient_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            quotient_wrapper/out_total_quotient_tristate_oe_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.256ns (64.255%)  route 0.142ns (35.745%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.560     1.443    quotient_wrapper/clk_IBUF_BUFG
    SLICE_X29Y37         FDRE                                         r  quotient_wrapper/temp_quotient_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  quotient_wrapper/temp_quotient_reg[4]/Q
                         net (fo=1, routed)           0.142     1.727    sub_wrapper/out_total_quotient_tristate_oe_reg[7]_0[4]
    SLICE_X33Y37         LUT2 (Prop_lut2_I1_O)        0.045     1.772 r  sub_wrapper/out_total_quotient0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     1.772    quotient_wrapper/out_total_quotient_tristate_oe_reg[7]_1[0]
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.842 r  quotient_wrapper/out_total_quotient0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.842    quotient_wrapper/out_total_quotient0_carry__0_n_7
    SLICE_X33Y37         FDRE                                         r  quotient_wrapper/out_total_quotient_tristate_oe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.828     1.955    quotient_wrapper/clk_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  quotient_wrapper/out_total_quotient_tristate_oe_reg[4]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X33Y37         FDRE (Hold_fdre_C_D)         0.105     1.582    quotient_wrapper/out_total_quotient_tristate_oe_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 controller_wrapper/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller_wrapper/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.562     1.445    controller_wrapper/clk_IBUF_BUFG
    SLICE_X31Y40         FDPE                                         r  controller_wrapper/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDPE (Prop_fdpe_C_Q)         0.141     1.586 r  controller_wrapper/FSM_onehot_current_state_reg[0]/Q
                         net (fo=4, routed)           0.168     1.754    controller_wrapper/FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X31Y40         LUT2 (Prop_lut2_I0_O)        0.045     1.799 r  controller_wrapper/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.799    controller_wrapper/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X31Y40         FDPE                                         r  controller_wrapper/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.831     1.958    controller_wrapper/clk_IBUF_BUFG
    SLICE_X31Y40         FDPE                                         r  controller_wrapper/FSM_onehot_current_state_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X31Y40         FDPE (Hold_fdpe_C_D)         0.091     1.536    controller_wrapper/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 shifter_wrapper/shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shifter_wrapper/shifted_divisor_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.189ns (45.903%)  route 0.223ns (54.097%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.561     1.444    shifter_wrapper/CLK
    SLICE_X31Y38         FDRE                                         r  shifter_wrapper/shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  shifter_wrapper/shift_reg[2]/Q
                         net (fo=17, routed)          0.223     1.808    shifter_wrapper/shift[2]
    SLICE_X28Y39         LUT5 (Prop_lut5_I3_O)        0.048     1.856 r  shifter_wrapper/shifted_divisor[1]_i_1/O
                         net (fo=1, routed)           0.000     1.856    shifter_wrapper/shifted_divisor[1]_i_1_n_0
    SLICE_X28Y39         FDRE                                         r  shifter_wrapper/shifted_divisor_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.831     1.958    shifter_wrapper/CLK
    SLICE_X28Y39         FDRE                                         r  shifter_wrapper/shifted_divisor_reg[1]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X28Y39         FDRE (Hold_fdre_C_D)         0.107     1.587    shifter_wrapper/shifted_divisor_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 controller_wrapper/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller_wrapper/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.454%)  route 0.198ns (51.546%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.562     1.445    controller_wrapper/clk_IBUF_BUFG
    SLICE_X32Y40         FDCE                                         r  controller_wrapper/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  controller_wrapper/FSM_onehot_current_state_reg[4]/Q
                         net (fo=14, routed)          0.198     1.784    controller_wrapper/FSM_onehot_current_state_reg_n_0_[4]
    SLICE_X31Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.829 r  controller_wrapper/FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.829    controller_wrapper/FSM_onehot_current_state[1]_i_1_n_0
    SLICE_X31Y40         FDCE                                         r  controller_wrapper/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.831     1.958    controller_wrapper/clk_IBUF_BUFG
    SLICE_X31Y40         FDCE                                         r  controller_wrapper/FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X31Y40         FDCE (Hold_fdce_C_D)         0.092     1.553    controller_wrapper/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 shifter_wrapper/shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shifter_wrapper/shifted_divisor_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.506%)  route 0.223ns (54.494%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.561     1.444    shifter_wrapper/CLK
    SLICE_X31Y38         FDRE                                         r  shifter_wrapper/shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  shifter_wrapper/shift_reg[2]/Q
                         net (fo=17, routed)          0.223     1.808    shifter_wrapper/shift[2]
    SLICE_X28Y39         LUT4 (Prop_lut4_I2_O)        0.045     1.853 r  shifter_wrapper/shifted_divisor[0]_i_1/O
                         net (fo=1, routed)           0.000     1.853    shifter_wrapper/shifted_divisor[0]_i_1_n_0
    SLICE_X28Y39         FDRE                                         r  shifter_wrapper/shifted_divisor_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.831     1.958    shifter_wrapper/CLK
    SLICE_X28Y39         FDRE                                         r  shifter_wrapper/shifted_divisor_reg[0]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X28Y39         FDRE (Hold_fdre_C_D)         0.091     1.571    shifter_wrapper/shifted_divisor_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 shifter_wrapper/shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shifter_wrapper/shifted_divisor_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.395%)  route 0.224ns (54.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.561     1.444    shifter_wrapper/CLK
    SLICE_X31Y38         FDRE                                         r  shifter_wrapper/shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  shifter_wrapper/shift_reg[2]/Q
                         net (fo=17, routed)          0.224     1.809    reg_wrapper/shift[2]
    SLICE_X28Y39         LUT6 (Prop_lut6_I5_O)        0.045     1.854 r  reg_wrapper/shifted_divisor[2]_i_1/O
                         net (fo=1, routed)           0.000     1.854    shifter_wrapper/D[0]
    SLICE_X28Y39         FDRE                                         r  shifter_wrapper/shifted_divisor_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.831     1.958    shifter_wrapper/CLK
    SLICE_X28Y39         FDRE                                         r  shifter_wrapper/shifted_divisor_reg[2]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X28Y39         FDRE (Hold_fdre_C_D)         0.092     1.572    shifter_wrapper/shifted_divisor_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y38   FSM_onehot_current_state_reg[5]_i_15/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y40   FSM_onehot_current_state_reg[5]_i_16/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y38   total_quotient_reg[7]_i_3/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X31Y40   controller_wrapper/FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y40   controller_wrapper/FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y40   controller_wrapper/FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y40   controller_wrapper/FSM_onehot_current_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y40   controller_wrapper/FSM_onehot_current_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y40   controller_wrapper/FSM_onehot_current_state_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y38   FSM_onehot_current_state_reg[5]_i_15/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y38   FSM_onehot_current_state_reg[5]_i_15/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y40   FSM_onehot_current_state_reg[5]_i_16/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y40   FSM_onehot_current_state_reg[5]_i_16/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y38   total_quotient_reg[7]_i_3/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y38   total_quotient_reg[7]_i_3/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X31Y40   controller_wrapper/FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X31Y40   controller_wrapper/FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y40   controller_wrapper/FSM_onehot_current_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y40   controller_wrapper/FSM_onehot_current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y38   FSM_onehot_current_state_reg[5]_i_15/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y38   FSM_onehot_current_state_reg[5]_i_15/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y40   FSM_onehot_current_state_reg[5]_i_16/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y40   FSM_onehot_current_state_reg[5]_i_16/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y38   total_quotient_reg[7]_i_3/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y38   total_quotient_reg[7]_i_3/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X31Y40   controller_wrapper/FSM_onehot_current_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X31Y40   controller_wrapper/FSM_onehot_current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y40   controller_wrapper/FSM_onehot_current_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y40   controller_wrapper/FSM_onehot_current_state_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 total_quotient_OBUFT[7]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            total_quotient[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.057ns  (logic 4.220ns (46.589%)  route 4.838ns (53.411%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         LDCE                         0.000     0.000 r  total_quotient_OBUFT[7]_inst_i_2/G
    SLICE_X32Y39         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  total_quotient_OBUFT[7]_inst_i_2/Q
                         net (fo=9, routed)           0.277     0.836    total_quotient_OBUFT[7]_inst_i_2_n_0
    SLICE_X33Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.960 f  total_quotient_OBUFT[7]_inst_i_1/O
                         net (fo=8, routed)           4.561     5.521    total_quotient_TRI[0]
    L1                   OBUFT (TriStatE_obuft_T_O)
                                                      3.537     9.057 r  total_quotient_OBUFT[7]_inst/O
                         net (fo=0)                   0.000     9.057    total_quotient[7]
    L1                                                                r  total_quotient[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 total_quotient_OBUFT[7]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            total_quotient[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.793ns  (logic 4.206ns (47.827%)  route 4.588ns (52.173%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         LDCE                         0.000     0.000 r  total_quotient_OBUFT[7]_inst_i_2/G
    SLICE_X32Y39         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  total_quotient_OBUFT[7]_inst_i_2/Q
                         net (fo=9, routed)           0.277     0.836    total_quotient_OBUFT[7]_inst_i_2_n_0
    SLICE_X33Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.960 f  total_quotient_OBUFT[7]_inst_i_1/O
                         net (fo=8, routed)           4.311     5.271    total_quotient_TRI[0]
    N3                   OBUFT (TriStatE_obuft_T_O)
                                                      3.523     8.793 r  total_quotient_OBUFT[5]_inst/O
                         net (fo=0)                   0.000     8.793    total_quotient[5]
    N3                                                                r  total_quotient[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 total_quotient_OBUFT[7]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            total_quotient[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.664ns  (logic 4.216ns (48.665%)  route 4.448ns (51.335%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         LDCE                         0.000     0.000 r  total_quotient_OBUFT[7]_inst_i_2/G
    SLICE_X32Y39         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  total_quotient_OBUFT[7]_inst_i_2/Q
                         net (fo=9, routed)           0.277     0.836    total_quotient_OBUFT[7]_inst_i_2_n_0
    SLICE_X33Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.960 f  total_quotient_OBUFT[7]_inst_i_1/O
                         net (fo=8, routed)           4.171     5.131    total_quotient_TRI[0]
    P3                   OBUFT (TriStatE_obuft_T_O)
                                                      3.533     8.664 r  total_quotient_OBUFT[4]_inst/O
                         net (fo=0)                   0.000     8.664    total_quotient[4]
    P3                                                                r  total_quotient[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 total_quotient_OBUFT[7]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            total_quotient[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.217ns  (logic 4.214ns (51.281%)  route 4.003ns (48.719%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         LDCE                         0.000     0.000 r  total_quotient_OBUFT[7]_inst_i_2/G
    SLICE_X32Y39         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  total_quotient_OBUFT[7]_inst_i_2/Q
                         net (fo=9, routed)           0.277     0.836    total_quotient_OBUFT[7]_inst_i_2_n_0
    SLICE_X33Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.960 f  total_quotient_OBUFT[7]_inst_i_1/O
                         net (fo=8, routed)           3.726     4.686    total_quotient_TRI[0]
    P1                   OBUFT (TriStatE_obuft_T_O)
                                                      3.531     8.217 r  total_quotient_OBUFT[6]_inst/O
                         net (fo=0)                   0.000     8.217    total_quotient[6]
    P1                                                                r  total_quotient[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 total_quotient_OBUFT[7]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            total_quotient[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.097ns  (logic 4.202ns (51.901%)  route 3.894ns (48.099%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         LDCE                         0.000     0.000 r  total_quotient_OBUFT[7]_inst_i_2/G
    SLICE_X32Y39         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  total_quotient_OBUFT[7]_inst_i_2/Q
                         net (fo=9, routed)           0.277     0.836    total_quotient_OBUFT[7]_inst_i_2_n_0
    SLICE_X33Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.960 f  total_quotient_OBUFT[7]_inst_i_1/O
                         net (fo=8, routed)           3.618     4.577    total_quotient_TRI[0]
    V13                  OBUFT (TriStatE_obuft_T_O)
                                                      3.519     8.097 r  total_quotient_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     8.097    total_quotient[0]
    V13                                                               r  total_quotient[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sub_wrapper/remainder_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            remainder[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.762ns  (logic 4.060ns (52.299%)  route 3.703ns (47.701%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         LDCE                         0.000     0.000 r  sub_wrapper/remainder_reg[7]/G
    SLICE_X29Y40         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  sub_wrapper/remainder_reg[7]/Q
                         net (fo=2, routed)           3.703     4.262    remainder_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501     7.762 r  remainder_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.762    remainder[7]
    V14                                                               r  remainder[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 total_quotient_OBUFT[7]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            total_quotient[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.665ns  (logic 4.202ns (54.821%)  route 3.463ns (45.179%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         LDCE                         0.000     0.000 r  total_quotient_OBUFT[7]_inst_i_2/G
    SLICE_X32Y39         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  total_quotient_OBUFT[7]_inst_i_2/Q
                         net (fo=9, routed)           0.277     0.836    total_quotient_OBUFT[7]_inst_i_2_n_0
    SLICE_X33Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.960 f  total_quotient_OBUFT[7]_inst_i_1/O
                         net (fo=8, routed)           3.186     4.146    total_quotient_TRI[0]
    U3                   OBUFT (TriStatE_obuft_T_O)
                                                      3.519     7.665 r  total_quotient_OBUFT[3]_inst/O
                         net (fo=0)                   0.000     7.665    total_quotient[3]
    U3                                                                r  total_quotient[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sub_wrapper/remainder_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            remainder[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.647ns  (logic 4.065ns (53.161%)  route 3.582ns (46.839%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         LDCE                         0.000     0.000 r  sub_wrapper/remainder_reg[6]/G
    SLICE_X29Y40         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  sub_wrapper/remainder_reg[6]/Q
                         net (fo=2, routed)           3.582     4.141    remainder_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506     7.647 r  remainder_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.647    remainder[6]
    U14                                                               r  remainder[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 total_quotient_OBUFT[7]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            total_quotient[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.634ns  (logic 4.224ns (55.327%)  route 3.410ns (44.673%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         LDCE                         0.000     0.000 r  total_quotient_OBUFT[7]_inst_i_2/G
    SLICE_X32Y39         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  total_quotient_OBUFT[7]_inst_i_2/Q
                         net (fo=9, routed)           0.277     0.836    total_quotient_OBUFT[7]_inst_i_2_n_0
    SLICE_X33Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.960 f  total_quotient_OBUFT[7]_inst_i_1/O
                         net (fo=8, routed)           3.133     4.093    total_quotient_TRI[0]
    W3                   OBUFT (TriStatE_obuft_T_O)
                                                      3.541     7.634 r  total_quotient_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     7.634    total_quotient[2]
    W3                                                                r  total_quotient[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sub_wrapper/remainder_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            remainder[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.601ns  (logic 4.064ns (53.466%)  route 3.537ns (46.534%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         LDCE                         0.000     0.000 r  sub_wrapper/remainder_reg[0]/G
    SLICE_X29Y39         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  sub_wrapper/remainder_reg[0]/Q
                         net (fo=2, routed)           3.537     4.096    remainder_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.601 r  remainder_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.601    remainder[0]
    U16                                                               r  remainder[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_wrapper/out_dividend_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            sub_wrapper/remainder_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.268ns (77.631%)  route 0.077ns (22.369%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         LDCE                         0.000     0.000 r  reg_wrapper/out_dividend_reg[5]/G
    SLICE_X28Y40         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  reg_wrapper/out_dividend_reg[5]/Q
                         net (fo=8, routed)           0.077     0.235    reg_wrapper/Q[5]
    SLICE_X29Y40         LUT3 (Prop_lut3_I2_O)        0.045     0.280 r  reg_wrapper/remainder_reg[7]_i_5/O
                         net (fo=1, routed)           0.000     0.280    reg_wrapper/remainder_reg[7]_i_5_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.345 r  reg_wrapper/remainder_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.345    sub_wrapper/remainder[7][5]
    SLICE_X29Y40         LDCE                                         r  sub_wrapper/remainder_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_wrapper/out_dividend_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            reg_wrapper/dividend_len_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.178ns (49.508%)  route 0.182ns (50.492%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         LDCE                         0.000     0.000 r  reg_wrapper/out_dividend_reg[7]/G
    SLICE_X34Y40         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  reg_wrapper/out_dividend_reg[7]/Q
                         net (fo=8, routed)           0.182     0.360    reg_wrapper/Q[7]
    SLICE_X33Y39         LDCE                                         r  reg_wrapper/dividend_len_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_wrapper/out_dividend_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            sub_wrapper/remainder_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.355ns (82.133%)  route 0.077ns (17.867%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         LDCE                         0.000     0.000 r  reg_wrapper/out_dividend_reg[5]/G
    SLICE_X28Y40         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  reg_wrapper/out_dividend_reg[5]/Q
                         net (fo=8, routed)           0.077     0.235    reg_wrapper/Q[5]
    SLICE_X29Y40         LUT3 (Prop_lut3_I2_O)        0.045     0.280 r  reg_wrapper/remainder_reg[7]_i_5/O
                         net (fo=1, routed)           0.000     0.280    reg_wrapper/remainder_reg[7]_i_5_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152     0.432 r  reg_wrapper/remainder_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.432    sub_wrapper/remainder[7][6]
    SLICE_X29Y40         LDCE                                         r  sub_wrapper/remainder_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_wrapper/out_dividend_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            sub_wrapper/remainder_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.444ns  (logic 0.273ns (61.469%)  route 0.171ns (38.531%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         LDCE                         0.000     0.000 r  reg_wrapper/out_dividend_reg[4]/G
    SLICE_X28Y40         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  reg_wrapper/out_dividend_reg[4]/Q
                         net (fo=7, routed)           0.171     0.329    reg_wrapper/Q[4]
    SLICE_X29Y40         LUT3 (Prop_lut3_I2_O)        0.045     0.374 r  reg_wrapper/remainder_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     0.374    reg_wrapper/remainder_reg[7]_i_6_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.444 r  reg_wrapper/remainder_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.444    sub_wrapper/remainder[7][4]
    SLICE_X29Y40         LDCE                                         r  sub_wrapper/remainder_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_wrapper/out_dividend_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            sub_wrapper/remainder_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.452ns  (logic 0.375ns (82.924%)  route 0.077ns (17.076%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         LDCE                         0.000     0.000 r  reg_wrapper/out_dividend_reg[5]/G
    SLICE_X28Y40         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  reg_wrapper/out_dividend_reg[5]/Q
                         net (fo=8, routed)           0.077     0.235    reg_wrapper/Q[5]
    SLICE_X29Y40         LUT3 (Prop_lut3_I2_O)        0.045     0.280 r  reg_wrapper/remainder_reg[7]_i_5/O
                         net (fo=1, routed)           0.000     0.280    reg_wrapper/remainder_reg[7]_i_5_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.172     0.452 r  reg_wrapper/remainder_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.452    sub_wrapper/remainder[7][7]
    SLICE_X29Y40         LDCE                                         r  sub_wrapper/remainder_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_wrapper/select_reg/G
                            (positive level-sensitive latch)
  Destination:            reg_wrapper/out_dividend_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.481ns  (logic 0.203ns (42.206%)  route 0.278ns (57.794%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         LDCE                         0.000     0.000 r  controller_wrapper/select_reg/G
    SLICE_X32Y41         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  controller_wrapper/select_reg/Q
                         net (fo=10, routed)          0.278     0.436    sub_wrapper/select
    SLICE_X31Y41         LUT3 (Prop_lut3_I1_O)        0.045     0.481 r  sub_wrapper/out_dividend_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.481    reg_wrapper/total_quotient1_carry_i_5[1]
    SLICE_X31Y41         LDCE                                         r  reg_wrapper/out_dividend_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_wrapper/select_reg/G
                            (positive level-sensitive latch)
  Destination:            reg_wrapper/out_dividend_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.483ns  (logic 0.203ns (41.993%)  route 0.280ns (58.007%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         LDCE                         0.000     0.000 r  controller_wrapper/select_reg/G
    SLICE_X32Y41         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  controller_wrapper/select_reg/Q
                         net (fo=10, routed)          0.280     0.438    sub_wrapper/select
    SLICE_X34Y40         LUT3 (Prop_lut3_I1_O)        0.045     0.483 r  sub_wrapper/out_dividend_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.483    reg_wrapper/total_quotient1_carry_i_5[6]
    SLICE_X34Y40         LDCE                                         r  reg_wrapper/out_dividend_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_wrapper/out_dividend_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            reg_wrapper/dividend_len_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.495ns  (logic 0.203ns (41.023%)  route 0.292ns (58.977%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         LDCE                         0.000     0.000 r  reg_wrapper/out_dividend_reg[1]/G
    SLICE_X31Y41         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  reg_wrapper/out_dividend_reg[1]/Q
                         net (fo=6, routed)           0.066     0.224    reg_wrapper/Q[1]
    SLICE_X30Y41         LUT6 (Prop_lut6_I3_O)        0.045     0.269 r  reg_wrapper/dividend_len_reg[1]_i_1/O
                         net (fo=1, routed)           0.226     0.495    reg_wrapper/dividend_len_reg[1]_i_1_n_0
    SLICE_X30Y41         LDCE                                         r  reg_wrapper/dividend_len_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_wrapper/out_dividend_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            reg_wrapper/dividend_len_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.506ns  (logic 0.203ns (40.129%)  route 0.303ns (59.871%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         LDCE                         0.000     0.000 r  reg_wrapper/out_dividend_reg[5]/G
    SLICE_X28Y40         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  reg_wrapper/out_dividend_reg[5]/Q
                         net (fo=8, routed)           0.181     0.339    reg_wrapper/Q[5]
    SLICE_X28Y40         LUT6 (Prop_lut6_I4_O)        0.045     0.384 r  reg_wrapper/dividend_len_reg[0]_i_1/O
                         net (fo=1, routed)           0.122     0.506    reg_wrapper/dividend_len_reg[0]_i_1_n_0
    SLICE_X28Y40         LDCE                                         r  reg_wrapper/dividend_len_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sub_wrapper/remainder_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            reg_wrapper/out_dividend_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.514ns  (logic 0.203ns (39.465%)  route 0.311ns (60.535%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         LDCE                         0.000     0.000 r  sub_wrapper/remainder_reg[4]/G
    SLICE_X29Y40         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  sub_wrapper/remainder_reg[4]/Q
                         net (fo=2, routed)           0.111     0.269    sub_wrapper/Q[4]
    SLICE_X28Y40         LUT3 (Prop_lut3_I0_O)        0.045     0.314 r  sub_wrapper/out_dividend_reg[4]_i_1/O
                         net (fo=1, routed)           0.200     0.514    reg_wrapper/total_quotient1_carry_i_5[4]
    SLICE_X28Y40         LDCE                                         r  reg_wrapper/out_dividend_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 shifter_wrapper/shifted_divisor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sub_wrapper/remainder_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.210ns  (logic 2.240ns (53.206%)  route 1.970ns (46.794%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.564     5.085    shifter_wrapper/CLK
    SLICE_X28Y39         FDRE                                         r  shifter_wrapper/shifted_divisor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  shifter_wrapper/shifted_divisor_reg[1]/Q
                         net (fo=3, routed)           0.792     6.297    shifter_wrapper/Q[1]
    SLICE_X29Y41         LUT4 (Prop_lut4_I0_O)        0.299     6.596 r  shifter_wrapper/total_quotient1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.596    sub_wrapper/S[0]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.128 r  sub_wrapper/total_quotient1_carry/CO[3]
                         net (fo=12, routed)          1.178     8.305    reg_wrapper/CO[0]
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124     8.429 r  reg_wrapper/remainder_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     8.429    reg_wrapper/remainder_reg[3]_i_5_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.961 r  reg_wrapper/remainder_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.961    reg_wrapper/remainder_reg[3]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.295 r  reg_wrapper/remainder_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.295    sub_wrapper/remainder[7][5]
    SLICE_X29Y40         LDCE                                         r  sub_wrapper/remainder_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shifter_wrapper/shifted_divisor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sub_wrapper/remainder_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.189ns  (logic 2.219ns (52.971%)  route 1.970ns (47.029%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.564     5.085    shifter_wrapper/CLK
    SLICE_X28Y39         FDRE                                         r  shifter_wrapper/shifted_divisor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  shifter_wrapper/shifted_divisor_reg[1]/Q
                         net (fo=3, routed)           0.792     6.297    shifter_wrapper/Q[1]
    SLICE_X29Y41         LUT4 (Prop_lut4_I0_O)        0.299     6.596 r  shifter_wrapper/total_quotient1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.596    sub_wrapper/S[0]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.128 r  sub_wrapper/total_quotient1_carry/CO[3]
                         net (fo=12, routed)          1.178     8.305    reg_wrapper/CO[0]
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124     8.429 r  reg_wrapper/remainder_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     8.429    reg_wrapper/remainder_reg[3]_i_5_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.961 r  reg_wrapper/remainder_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.961    reg_wrapper/remainder_reg[3]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.274 r  reg_wrapper/remainder_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.274    sub_wrapper/remainder[7][7]
    SLICE_X29Y40         LDCE                                         r  sub_wrapper/remainder_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shifter_wrapper/shifted_divisor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sub_wrapper/remainder_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.115ns  (logic 2.145ns (52.125%)  route 1.970ns (47.875%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.564     5.085    shifter_wrapper/CLK
    SLICE_X28Y39         FDRE                                         r  shifter_wrapper/shifted_divisor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  shifter_wrapper/shifted_divisor_reg[1]/Q
                         net (fo=3, routed)           0.792     6.297    shifter_wrapper/Q[1]
    SLICE_X29Y41         LUT4 (Prop_lut4_I0_O)        0.299     6.596 r  shifter_wrapper/total_quotient1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.596    sub_wrapper/S[0]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.128 r  sub_wrapper/total_quotient1_carry/CO[3]
                         net (fo=12, routed)          1.178     8.305    reg_wrapper/CO[0]
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124     8.429 r  reg_wrapper/remainder_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     8.429    reg_wrapper/remainder_reg[3]_i_5_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.961 r  reg_wrapper/remainder_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.961    reg_wrapper/remainder_reg[3]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.200 r  reg_wrapper/remainder_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.200    sub_wrapper/remainder[7][6]
    SLICE_X29Y40         LDCE                                         r  sub_wrapper/remainder_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shifter_wrapper/shifted_divisor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sub_wrapper/remainder_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.099ns  (logic 2.129ns (51.939%)  route 1.970ns (48.061%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.564     5.085    shifter_wrapper/CLK
    SLICE_X28Y39         FDRE                                         r  shifter_wrapper/shifted_divisor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  shifter_wrapper/shifted_divisor_reg[1]/Q
                         net (fo=3, routed)           0.792     6.297    shifter_wrapper/Q[1]
    SLICE_X29Y41         LUT4 (Prop_lut4_I0_O)        0.299     6.596 r  shifter_wrapper/total_quotient1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.596    sub_wrapper/S[0]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.128 r  sub_wrapper/total_quotient1_carry/CO[3]
                         net (fo=12, routed)          1.178     8.305    reg_wrapper/CO[0]
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124     8.429 r  reg_wrapper/remainder_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     8.429    reg_wrapper/remainder_reg[3]_i_5_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.961 r  reg_wrapper/remainder_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.961    reg_wrapper/remainder_reg[3]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.184 r  reg_wrapper/remainder_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.184    sub_wrapper/remainder[7][4]
    SLICE_X29Y40         LDCE                                         r  sub_wrapper/remainder_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shifter_wrapper/shifted_divisor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sub_wrapper/remainder_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.950ns  (logic 1.980ns (50.126%)  route 1.970ns (49.874%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.564     5.085    shifter_wrapper/CLK
    SLICE_X28Y39         FDRE                                         r  shifter_wrapper/shifted_divisor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  shifter_wrapper/shifted_divisor_reg[1]/Q
                         net (fo=3, routed)           0.792     6.297    shifter_wrapper/Q[1]
    SLICE_X29Y41         LUT4 (Prop_lut4_I0_O)        0.299     6.596 r  shifter_wrapper/total_quotient1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.596    sub_wrapper/S[0]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.128 r  sub_wrapper/total_quotient1_carry/CO[3]
                         net (fo=12, routed)          1.178     8.305    reg_wrapper/CO[0]
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124     8.429 r  reg_wrapper/remainder_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     8.429    reg_wrapper/remainder_reg[3]_i_5_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.035 r  reg_wrapper/remainder_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.035    sub_wrapper/remainder[7][3]
    SLICE_X29Y39         LDCE                                         r  sub_wrapper/remainder_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shifter_wrapper/shifted_divisor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sub_wrapper/remainder_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.891ns  (logic 1.921ns (49.369%)  route 1.970ns (50.631%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.564     5.085    shifter_wrapper/CLK
    SLICE_X28Y39         FDRE                                         r  shifter_wrapper/shifted_divisor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  shifter_wrapper/shifted_divisor_reg[1]/Q
                         net (fo=3, routed)           0.792     6.297    shifter_wrapper/Q[1]
    SLICE_X29Y41         LUT4 (Prop_lut4_I0_O)        0.299     6.596 r  shifter_wrapper/total_quotient1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.596    sub_wrapper/S[0]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.128 r  sub_wrapper/total_quotient1_carry/CO[3]
                         net (fo=12, routed)          1.178     8.305    reg_wrapper/CO[0]
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124     8.429 r  reg_wrapper/remainder_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     8.429    reg_wrapper/remainder_reg[3]_i_5_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.976 r  reg_wrapper/remainder_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.976    sub_wrapper/remainder[7][2]
    SLICE_X29Y39         LDCE                                         r  sub_wrapper/remainder_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shifter_wrapper/shifted_divisor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            total_quotient_OBUFT[7]_inst_i_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.782ns  (logic 1.403ns (37.094%)  route 2.379ns (62.906%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.564     5.085    shifter_wrapper/CLK
    SLICE_X28Y39         FDRE                                         r  shifter_wrapper/shifted_divisor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  shifter_wrapper/shifted_divisor_reg[1]/Q
                         net (fo=3, routed)           0.792     6.297    shifter_wrapper/Q[1]
    SLICE_X29Y41         LUT4 (Prop_lut4_I0_O)        0.299     6.596 r  shifter_wrapper/total_quotient1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.596    sub_wrapper/S[0]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.128 r  sub_wrapper/total_quotient1_carry/CO[3]
                         net (fo=12, routed)          1.097     8.225    reg_wrapper/CO[0]
    SLICE_X31Y39         LUT3 (Prop_lut3_I0_O)        0.153     8.378 r  reg_wrapper/total_quotient_OBUFT[7]_inst_i_3/O
                         net (fo=1, routed)           0.489     8.868    reg_wrapper_n_15
    SLICE_X32Y39         LDCE                                         r  total_quotient_OBUFT[7]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shifter_wrapper/shifted_divisor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sub_wrapper/remainder_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.768ns  (logic 1.798ns (47.717%)  route 1.970ns (52.283%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.564     5.085    shifter_wrapper/CLK
    SLICE_X28Y39         FDRE                                         r  shifter_wrapper/shifted_divisor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  shifter_wrapper/shifted_divisor_reg[1]/Q
                         net (fo=3, routed)           0.792     6.297    shifter_wrapper/Q[1]
    SLICE_X29Y41         LUT4 (Prop_lut4_I0_O)        0.299     6.596 r  shifter_wrapper/total_quotient1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.596    sub_wrapper/S[0]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.128 r  sub_wrapper/total_quotient1_carry/CO[3]
                         net (fo=12, routed)          1.178     8.305    reg_wrapper/CO[0]
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124     8.429 r  reg_wrapper/remainder_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     8.429    reg_wrapper/remainder_reg[3]_i_5_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.853 r  reg_wrapper/remainder_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.853    sub_wrapper/remainder[7][1]
    SLICE_X29Y39         LDCE                                         r  sub_wrapper/remainder_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shifter_wrapper/shifted_divisor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sub_wrapper/remainder_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.591ns  (logic 1.621ns (45.140%)  route 1.970ns (54.860%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.564     5.085    shifter_wrapper/CLK
    SLICE_X28Y39         FDRE                                         r  shifter_wrapper/shifted_divisor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  shifter_wrapper/shifted_divisor_reg[1]/Q
                         net (fo=3, routed)           0.792     6.297    shifter_wrapper/Q[1]
    SLICE_X29Y41         LUT4 (Prop_lut4_I0_O)        0.299     6.596 r  shifter_wrapper/total_quotient1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.596    sub_wrapper/S[0]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.128 r  sub_wrapper/total_quotient1_carry/CO[3]
                         net (fo=12, routed)          1.178     8.305    reg_wrapper/CO[0]
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.124     8.429 r  reg_wrapper/remainder_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     8.429    reg_wrapper/remainder_reg[3]_i_5_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.676 r  reg_wrapper/remainder_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.676    sub_wrapper/remainder[7][0]
    SLICE_X29Y39         LDCE                                         r  sub_wrapper/remainder_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_wrapper/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[5]_i_17/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.872ns  (logic 0.718ns (24.997%)  route 2.154ns (75.003%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.563     5.084    controller_wrapper/clk_IBUF_BUFG
    SLICE_X31Y40         FDCE                                         r  controller_wrapper/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.419     5.503 f  controller_wrapper/FSM_onehot_current_state_reg[5]/Q
                         net (fo=12, routed)          1.061     6.565    controller_wrapper/FSM_onehot_current_state_reg_n_0_[5]
    SLICE_X32Y39         LUT5 (Prop_lut5_I3_O)        0.299     6.864 r  controller_wrapper/out_dividend_reg[7]_i_2/O
                         net (fo=14, routed)          1.093     7.957    controller_wrapper_n_6
    SLICE_X29Y41         LDCE                                         r  FSM_onehot_current_state_reg[5]_i_17/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 quotient_wrapper/out_total_quotient_tristate_oe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sub_wrapper/total_quotient_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.189ns (66.115%)  route 0.097ns (33.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.559     1.442    quotient_wrapper/clk_IBUF_BUFG
    SLICE_X33Y36         FDRE                                         r  quotient_wrapper/out_total_quotient_tristate_oe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  quotient_wrapper/out_total_quotient_tristate_oe_reg[0]/Q
                         net (fo=1, routed)           0.097     1.680    quotient_wrapper/out_total_quotient_tristate_oe_reg_n_0_[0]
    SLICE_X32Y36         LUT2 (Prop_lut2_I0_O)        0.048     1.728 r  quotient_wrapper/total_quotient_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.728    sub_wrapper/D[0]
    SLICE_X32Y36         LDCE                                         r  sub_wrapper/total_quotient_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shifter_wrapper/shifted_divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sub_wrapper/remainder_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.252ns (79.968%)  route 0.063ns (20.032%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.561     1.444    shifter_wrapper/CLK
    SLICE_X28Y39         FDRE                                         r  shifter_wrapper/shifted_divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  shifter_wrapper/shifted_divisor_reg[2]/Q
                         net (fo=3, routed)           0.063     1.648    reg_wrapper/total_quotient1_carry[2]
    SLICE_X29Y39         LUT3 (Prop_lut3_I0_O)        0.045     1.693 r  reg_wrapper/remainder_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     1.693    reg_wrapper/remainder_reg[3]_i_3_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.759 r  reg_wrapper/remainder_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.759    sub_wrapper/remainder[7][2]
    SLICE_X29Y39         LDCE                                         r  sub_wrapper/remainder_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_wrapper/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller_wrapper/select_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.141ns (44.305%)  route 0.177ns (55.695%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.562     1.445    controller_wrapper/clk_IBUF_BUFG
    SLICE_X32Y40         FDCE                                         r  controller_wrapper/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  controller_wrapper/FSM_onehot_current_state_reg[2]/Q
                         net (fo=15, routed)          0.177     1.763    controller_wrapper/FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X32Y41         LDCE                                         r  controller_wrapper/select_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shifter_wrapper/shifted_divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sub_wrapper/remainder_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.285ns (81.867%)  route 0.063ns (18.133%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.561     1.444    shifter_wrapper/CLK
    SLICE_X28Y39         FDRE                                         r  shifter_wrapper/shifted_divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  shifter_wrapper/shifted_divisor_reg[2]/Q
                         net (fo=3, routed)           0.063     1.648    reg_wrapper/total_quotient1_carry[2]
    SLICE_X29Y39         LUT3 (Prop_lut3_I0_O)        0.045     1.693 r  reg_wrapper/remainder_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     1.693    reg_wrapper/remainder_reg[3]_i_3_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.792 r  reg_wrapper/remainder_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.792    sub_wrapper/remainder[7][3]
    SLICE_X29Y39         LDCE                                         r  sub_wrapper/remainder_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shifter_wrapper/shifted_divisor_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sub_wrapper/remainder_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.256ns (72.341%)  route 0.098ns (27.659%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.561     1.444    shifter_wrapper/CLK
    SLICE_X28Y39         FDRE                                         r  shifter_wrapper/shifted_divisor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  shifter_wrapper/shifted_divisor_reg[0]/Q
                         net (fo=3, routed)           0.098     1.683    reg_wrapper/total_quotient1_carry[0]
    SLICE_X29Y39         LUT3 (Prop_lut3_I0_O)        0.045     1.728 r  reg_wrapper/remainder_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     1.728    reg_wrapper/remainder_reg[3]_i_5_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.798 r  reg_wrapper/remainder_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.798    sub_wrapper/remainder[7][0]
    SLICE_X29Y39         LDCE                                         r  sub_wrapper/remainder_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shifter_wrapper/shifted_divisor_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sub_wrapper/remainder_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.292ns (74.895%)  route 0.098ns (25.105%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.561     1.444    shifter_wrapper/CLK
    SLICE_X28Y39         FDRE                                         r  shifter_wrapper/shifted_divisor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  shifter_wrapper/shifted_divisor_reg[0]/Q
                         net (fo=3, routed)           0.098     1.683    reg_wrapper/total_quotient1_carry[0]
    SLICE_X29Y39         LUT3 (Prop_lut3_I0_O)        0.045     1.728 r  reg_wrapper/remainder_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     1.728    reg_wrapper/remainder_reg[3]_i_5_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.834 r  reg_wrapper/remainder_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.834    sub_wrapper/remainder[7][1]
    SLICE_X29Y39         LDCE                                         r  sub_wrapper/remainder_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shifter_wrapper/shifted_divisor_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sub_wrapper/remainder_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.251ns (62.054%)  route 0.153ns (37.946%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.561     1.444    shifter_wrapper/CLK
    SLICE_X29Y38         FDRE                                         r  shifter_wrapper/shifted_divisor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  shifter_wrapper/shifted_divisor_reg[5]/Q
                         net (fo=3, routed)           0.153     1.739    reg_wrapper/total_quotient1_carry[5]
    SLICE_X29Y40         LUT3 (Prop_lut3_I0_O)        0.045     1.784 r  reg_wrapper/remainder_reg[7]_i_5/O
                         net (fo=1, routed)           0.000     1.784    reg_wrapper/remainder_reg[7]_i_5_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.849 r  reg_wrapper/remainder_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.849    sub_wrapper/remainder[7][5]
    SLICE_X29Y40         LDCE                                         r  sub_wrapper/remainder_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 quotient_wrapper/out_total_quotient_tristate_oe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sub_wrapper/total_quotient_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.186ns (45.664%)  route 0.221ns (54.336%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.560     1.443    quotient_wrapper/clk_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  quotient_wrapper/out_total_quotient_tristate_oe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  quotient_wrapper/out_total_quotient_tristate_oe_reg[4]/Q
                         net (fo=1, routed)           0.221     1.805    quotient_wrapper/out_total_quotient_tristate_oe_reg_n_0_[4]
    SLICE_X34Y38         LUT2 (Prop_lut2_I0_O)        0.045     1.850 r  quotient_wrapper/total_quotient_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.850    sub_wrapper/D[4]
    SLICE_X34Y38         LDCE                                         r  sub_wrapper/total_quotient_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shifter_wrapper/shifted_divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sub_wrapper/remainder_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.355ns (84.902%)  route 0.063ns (15.098%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.561     1.444    shifter_wrapper/CLK
    SLICE_X28Y39         FDRE                                         r  shifter_wrapper/shifted_divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  shifter_wrapper/shifted_divisor_reg[2]/Q
                         net (fo=3, routed)           0.063     1.648    reg_wrapper/total_quotient1_carry[2]
    SLICE_X29Y39         LUT3 (Prop_lut3_I0_O)        0.045     1.693 r  reg_wrapper/remainder_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     1.693    reg_wrapper/remainder_reg[3]_i_3_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.808 r  reg_wrapper/remainder_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.808    reg_wrapper/remainder_reg[3]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.862 r  reg_wrapper/remainder_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.862    sub_wrapper/remainder[7][4]
    SLICE_X29Y40         LDCE                                         r  sub_wrapper/remainder_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shifter_wrapper/shifted_divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sub_wrapper/remainder_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.366ns (85.289%)  route 0.063ns (14.711%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.561     1.444    shifter_wrapper/CLK
    SLICE_X28Y39         FDRE                                         r  shifter_wrapper/shifted_divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  shifter_wrapper/shifted_divisor_reg[2]/Q
                         net (fo=3, routed)           0.063     1.648    reg_wrapper/total_quotient1_carry[2]
    SLICE_X29Y39         LUT3 (Prop_lut3_I0_O)        0.045     1.693 r  reg_wrapper/remainder_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     1.693    reg_wrapper/remainder_reg[3]_i_3_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.808 r  reg_wrapper/remainder_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.808    reg_wrapper/remainder_reg[3]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.873 r  reg_wrapper/remainder_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.873    sub_wrapper/remainder[7][6]
    SLICE_X29Y40         LDCE                                         r  sub_wrapper/remainder_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_wrapper/out_dividend_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            controller_wrapper/FSM_onehot_current_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.056ns  (logic 2.151ns (30.483%)  route 4.905ns (69.517%))
  Logic Levels:           7  (CARRY4=1 LDCE=1 LUT2=2 LUT4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         LDCE                         0.000     0.000 r  reg_wrapper/out_dividend_reg[7]/G
    SLICE_X34Y40         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  reg_wrapper/out_dividend_reg[7]/Q
                         net (fo=8, routed)           1.295     1.920    shifter_wrapper/total_quotient1_carry[7]
    SLICE_X29Y41         LUT4 (Prop_lut4_I1_O)        0.124     2.044 r  shifter_wrapper/total_quotient1_carry_i_5/O
                         net (fo=1, routed)           0.000     2.044    sub_wrapper/S[3]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.445 f  sub_wrapper/total_quotient1_carry/CO[3]
                         net (fo=12, routed)          0.951     3.395    reg_wrapper/CO[0]
    SLICE_X30Y40         LUT4 (Prop_lut4_I0_O)        0.150     3.545 r  reg_wrapper/FSM_onehot_current_state[5]_i_20/O
                         net (fo=1, routed)           0.862     4.407    reg_wrapper/FSM_onehot_current_state[5]_i_20_n_0
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.348     4.755 r  reg_wrapper/FSM_onehot_current_state[5]_i_11/O
                         net (fo=1, routed)           0.286     5.041    reg_wrapper/FSM_onehot_current_state[5]_i_11_n_0
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.119     5.160 r  reg_wrapper/FSM_onehot_current_state[5]_i_6/O
                         net (fo=5, routed)           0.886     6.046    controller_wrapper/FSM_onehot_current_state_reg[1]_2[0]
    SLICE_X31Y40         LUT5 (Prop_lut5_I2_O)        0.384     6.430 r  controller_wrapper/FSM_onehot_current_state[5]_i_2/O
                         net (fo=1, routed)           0.626     7.056    controller_wrapper/FSM_onehot_current_state[5]_i_2_n_0
    SLICE_X31Y40         FDCE                                         r  controller_wrapper/FSM_onehot_current_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.443     4.784    controller_wrapper/clk_IBUF_BUFG
    SLICE_X31Y40         FDCE                                         r  controller_wrapper/FSM_onehot_current_state_reg[5]/C

Slack:                    inf
  Source:                 reg_wrapper/out_dividend_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            controller_wrapper/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.122ns  (logic 2.122ns (34.661%)  route 4.000ns (65.339%))
  Logic Levels:           7  (CARRY4=1 LDCE=1 LUT2=2 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         LDCE                         0.000     0.000 r  reg_wrapper/out_dividend_reg[7]/G
    SLICE_X34Y40         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  reg_wrapper/out_dividend_reg[7]/Q
                         net (fo=8, routed)           1.295     1.920    shifter_wrapper/total_quotient1_carry[7]
    SLICE_X29Y41         LUT4 (Prop_lut4_I1_O)        0.124     2.044 r  shifter_wrapper/total_quotient1_carry_i_5/O
                         net (fo=1, routed)           0.000     2.044    sub_wrapper/S[3]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.445 r  sub_wrapper/total_quotient1_carry/CO[3]
                         net (fo=12, routed)          0.951     3.395    reg_wrapper/CO[0]
    SLICE_X30Y40         LUT4 (Prop_lut4_I0_O)        0.150     3.545 f  reg_wrapper/FSM_onehot_current_state[5]_i_20/O
                         net (fo=1, routed)           0.862     4.407    reg_wrapper/FSM_onehot_current_state[5]_i_20_n_0
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.348     4.755 f  reg_wrapper/FSM_onehot_current_state[5]_i_11/O
                         net (fo=1, routed)           0.286     5.041    reg_wrapper/FSM_onehot_current_state[5]_i_11_n_0
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.119     5.160 f  reg_wrapper/FSM_onehot_current_state[5]_i_6/O
                         net (fo=5, routed)           0.607     5.767    controller_wrapper/FSM_onehot_current_state_reg[1]_2[0]
    SLICE_X31Y40         LUT6 (Prop_lut6_I5_O)        0.355     6.122 r  controller_wrapper/FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.122    controller_wrapper/FSM_onehot_current_state[1]_i_1_n_0
    SLICE_X31Y40         FDCE                                         r  controller_wrapper/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.443     4.784    controller_wrapper/clk_IBUF_BUFG
    SLICE_X31Y40         FDCE                                         r  controller_wrapper/FSM_onehot_current_state_reg[1]/C

Slack:                    inf
  Source:                 reg_wrapper/out_dividend_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            controller_wrapper/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.035ns  (logic 2.122ns (35.163%)  route 3.913ns (64.837%))
  Logic Levels:           7  (CARRY4=1 LDCE=1 LUT2=2 LUT4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         LDCE                         0.000     0.000 r  reg_wrapper/out_dividend_reg[7]/G
    SLICE_X34Y40         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  reg_wrapper/out_dividend_reg[7]/Q
                         net (fo=8, routed)           1.295     1.920    shifter_wrapper/total_quotient1_carry[7]
    SLICE_X29Y41         LUT4 (Prop_lut4_I1_O)        0.124     2.044 r  shifter_wrapper/total_quotient1_carry_i_5/O
                         net (fo=1, routed)           0.000     2.044    sub_wrapper/S[3]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.445 f  sub_wrapper/total_quotient1_carry/CO[3]
                         net (fo=12, routed)          0.951     3.395    reg_wrapper/CO[0]
    SLICE_X30Y40         LUT4 (Prop_lut4_I0_O)        0.150     3.545 r  reg_wrapper/FSM_onehot_current_state[5]_i_20/O
                         net (fo=1, routed)           0.862     4.407    reg_wrapper/FSM_onehot_current_state[5]_i_20_n_0
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.348     4.755 r  reg_wrapper/FSM_onehot_current_state[5]_i_11/O
                         net (fo=1, routed)           0.286     5.041    reg_wrapper/FSM_onehot_current_state[5]_i_11_n_0
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.119     5.160 r  reg_wrapper/FSM_onehot_current_state[5]_i_6/O
                         net (fo=5, routed)           0.519     5.680    controller_wrapper/FSM_onehot_current_state_reg[1]_2[0]
    SLICE_X32Y40         LUT5 (Prop_lut5_I4_O)        0.355     6.035 r  controller_wrapper/FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     6.035    controller_wrapper/FSM_onehot_current_state[2]_i_1_n_0
    SLICE_X32Y40         FDCE                                         r  controller_wrapper/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.443     4.784    controller_wrapper/clk_IBUF_BUFG
    SLICE_X32Y40         FDCE                                         r  controller_wrapper/FSM_onehot_current_state_reg[2]/C

Slack:                    inf
  Source:                 reg_wrapper/out_dividend_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            controller_wrapper/FSM_onehot_current_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.967ns  (logic 2.122ns (35.564%)  route 3.845ns (64.436%))
  Logic Levels:           7  (CARRY4=1 LDCE=1 LUT2=2 LUT4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         LDCE                         0.000     0.000 r  reg_wrapper/out_dividend_reg[7]/G
    SLICE_X34Y40         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  reg_wrapper/out_dividend_reg[7]/Q
                         net (fo=8, routed)           1.295     1.920    shifter_wrapper/total_quotient1_carry[7]
    SLICE_X29Y41         LUT4 (Prop_lut4_I1_O)        0.124     2.044 r  shifter_wrapper/total_quotient1_carry_i_5/O
                         net (fo=1, routed)           0.000     2.044    sub_wrapper/S[3]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.445 f  sub_wrapper/total_quotient1_carry/CO[3]
                         net (fo=12, routed)          0.951     3.395    reg_wrapper/CO[0]
    SLICE_X30Y40         LUT4 (Prop_lut4_I0_O)        0.150     3.545 r  reg_wrapper/FSM_onehot_current_state[5]_i_20/O
                         net (fo=1, routed)           0.862     4.407    reg_wrapper/FSM_onehot_current_state[5]_i_20_n_0
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.348     4.755 r  reg_wrapper/FSM_onehot_current_state[5]_i_11/O
                         net (fo=1, routed)           0.286     5.041    reg_wrapper/FSM_onehot_current_state[5]_i_11_n_0
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.119     5.160 r  reg_wrapper/FSM_onehot_current_state[5]_i_6/O
                         net (fo=5, routed)           0.451     5.612    controller_wrapper/FSM_onehot_current_state_reg[1]_2[0]
    SLICE_X32Y40         LUT5 (Prop_lut5_I0_O)        0.355     5.967 r  controller_wrapper/FSM_onehot_current_state[4]_i_1/O
                         net (fo=1, routed)           0.000     5.967    controller_wrapper/FSM_onehot_current_state[4]_i_1_n_0
    SLICE_X32Y40         FDCE                                         r  controller_wrapper/FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.443     4.784    controller_wrapper/clk_IBUF_BUFG
    SLICE_X32Y40         FDCE                                         r  controller_wrapper/FSM_onehot_current_state_reg[4]/C

Slack:                    inf
  Source:                 reg_wrapper/out_dividend_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            controller_wrapper/FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.963ns  (logic 2.122ns (35.587%)  route 3.841ns (64.413%))
  Logic Levels:           7  (CARRY4=1 LDCE=1 LUT2=2 LUT4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         LDCE                         0.000     0.000 r  reg_wrapper/out_dividend_reg[7]/G
    SLICE_X34Y40         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  reg_wrapper/out_dividend_reg[7]/Q
                         net (fo=8, routed)           1.295     1.920    shifter_wrapper/total_quotient1_carry[7]
    SLICE_X29Y41         LUT4 (Prop_lut4_I1_O)        0.124     2.044 r  shifter_wrapper/total_quotient1_carry_i_5/O
                         net (fo=1, routed)           0.000     2.044    sub_wrapper/S[3]
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.445 r  sub_wrapper/total_quotient1_carry/CO[3]
                         net (fo=12, routed)          0.951     3.395    reg_wrapper/CO[0]
    SLICE_X30Y40         LUT4 (Prop_lut4_I0_O)        0.150     3.545 f  reg_wrapper/FSM_onehot_current_state[5]_i_20/O
                         net (fo=1, routed)           0.862     4.407    reg_wrapper/FSM_onehot_current_state[5]_i_20_n_0
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.348     4.755 f  reg_wrapper/FSM_onehot_current_state[5]_i_11/O
                         net (fo=1, routed)           0.286     5.041    reg_wrapper/FSM_onehot_current_state[5]_i_11_n_0
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.119     5.160 f  reg_wrapper/FSM_onehot_current_state[5]_i_6/O
                         net (fo=5, routed)           0.447     5.608    controller_wrapper/FSM_onehot_current_state_reg[1]_2[0]
    SLICE_X32Y40         LUT5 (Prop_lut5_I4_O)        0.355     5.963 r  controller_wrapper/FSM_onehot_current_state[3]_i_1/O
                         net (fo=1, routed)           0.000     5.963    controller_wrapper/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X32Y40         FDCE                                         r  controller_wrapper/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.443     4.784    controller_wrapper/clk_IBUF_BUFG
    SLICE_X32Y40         FDCE                                         r  controller_wrapper/FSM_onehot_current_state_reg[3]/C

Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            quotient_wrapper/out_total_quotient_tristate_oe_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.250ns  (logic 1.577ns (30.038%)  route 3.673ns (69.962%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clear_IBUF_inst/O
                         net (fo=5, routed)           3.140     4.593    controller_wrapper/clear_IBUF
    SLICE_X32Y38         LUT6 (Prop_lut6_I5_O)        0.124     4.717 r  controller_wrapper/out_total_quotient_tristate_oe[7]_i_1/O
                         net (fo=9, routed)           0.532     5.250    quotient_wrapper/E[0]
    SLICE_X33Y36         FDRE                                         r  quotient_wrapper/out_total_quotient_tristate_oe_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.440     4.781    quotient_wrapper/clk_IBUF_BUFG
    SLICE_X33Y36         FDRE                                         r  quotient_wrapper/out_total_quotient_tristate_oe_reg[0]/C

Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            quotient_wrapper/out_total_quotient_tristate_oe_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.250ns  (logic 1.577ns (30.038%)  route 3.673ns (69.962%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clear_IBUF_inst/O
                         net (fo=5, routed)           3.140     4.593    controller_wrapper/clear_IBUF
    SLICE_X32Y38         LUT6 (Prop_lut6_I5_O)        0.124     4.717 r  controller_wrapper/out_total_quotient_tristate_oe[7]_i_1/O
                         net (fo=9, routed)           0.532     5.250    quotient_wrapper/E[0]
    SLICE_X33Y36         FDRE                                         r  quotient_wrapper/out_total_quotient_tristate_oe_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.440     4.781    quotient_wrapper/clk_IBUF_BUFG
    SLICE_X33Y36         FDRE                                         r  quotient_wrapper/out_total_quotient_tristate_oe_reg[1]/C

Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            quotient_wrapper/out_total_quotient_tristate_oe_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.250ns  (logic 1.577ns (30.038%)  route 3.673ns (69.962%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clear_IBUF_inst/O
                         net (fo=5, routed)           3.140     4.593    controller_wrapper/clear_IBUF
    SLICE_X32Y38         LUT6 (Prop_lut6_I5_O)        0.124     4.717 r  controller_wrapper/out_total_quotient_tristate_oe[7]_i_1/O
                         net (fo=9, routed)           0.532     5.250    quotient_wrapper/E[0]
    SLICE_X33Y36         FDRE                                         r  quotient_wrapper/out_total_quotient_tristate_oe_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.440     4.781    quotient_wrapper/clk_IBUF_BUFG
    SLICE_X33Y36         FDRE                                         r  quotient_wrapper/out_total_quotient_tristate_oe_reg[2]/C

Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            quotient_wrapper/out_total_quotient_tristate_oe_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.250ns  (logic 1.577ns (30.038%)  route 3.673ns (69.962%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  clear_IBUF_inst/O
                         net (fo=5, routed)           3.140     4.593    controller_wrapper/clear_IBUF
    SLICE_X32Y38         LUT6 (Prop_lut6_I5_O)        0.124     4.717 r  controller_wrapper/out_total_quotient_tristate_oe[7]_i_1/O
                         net (fo=9, routed)           0.532     5.250    quotient_wrapper/E[0]
    SLICE_X33Y36         FDRE                                         r  quotient_wrapper/out_total_quotient_tristate_oe_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.440     4.781    quotient_wrapper/clk_IBUF_BUFG
    SLICE_X33Y36         FDRE                                         r  quotient_wrapper/out_total_quotient_tristate_oe_reg[3]/C

Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            controller_wrapper/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.135ns  (logic 1.577ns (30.706%)  route 3.558ns (69.294%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  clear_IBUF_inst/O
                         net (fo=5, routed)           3.013     4.466    controller_wrapper/clear_IBUF
    SLICE_X32Y40         LUT1 (Prop_lut1_I0_O)        0.124     4.590 f  controller_wrapper/FSM_onehot_current_state[5]_i_3/O
                         net (fo=6, routed)           0.546     5.135    controller_wrapper/FSM_onehot_current_state[5]_i_3_n_0
    SLICE_X32Y40         FDCE                                         f  controller_wrapper/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.443     4.784    controller_wrapper/clk_IBUF_BUFG
    SLICE_X32Y40         FDCE                                         r  controller_wrapper/FSM_onehot_current_state_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_wrapper/divisor_len_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            shifter_wrapper/shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.203ns (59.501%)  route 0.138ns (40.499%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         LDCE                         0.000     0.000 r  reg_wrapper/divisor_len_reg[0]/G
    SLICE_X28Y38         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  reg_wrapper/divisor_len_reg[0]/Q
                         net (fo=4, routed)           0.138     0.296    shifter_wrapper/shift_reg[1]_3[0]
    SLICE_X30Y38         LUT5 (Prop_lut5_I2_O)        0.045     0.341 r  shifter_wrapper/shift[0]_i_1/O
                         net (fo=1, routed)           0.000     0.341    shifter_wrapper/shift[0]_i_1_n_0
    SLICE_X30Y38         FDRE                                         r  shifter_wrapper/shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.830     1.957    shifter_wrapper/CLK
    SLICE_X30Y38         FDRE                                         r  shifter_wrapper/shift_reg[0]/C

Slack:                    inf
  Source:                 reg_wrapper/ref_divisor_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            shifter_wrapper/shifted_divisor_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.203ns (58.157%)  route 0.146ns (41.843%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         LDCE                         0.000     0.000 r  reg_wrapper/ref_divisor_reg[3]/G
    SLICE_X28Y37         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  reg_wrapper/ref_divisor_reg[3]/Q
                         net (fo=7, routed)           0.146     0.304    reg_wrapper/in_divisor[3][2]
    SLICE_X29Y38         LUT6 (Prop_lut6_I2_O)        0.045     0.349 r  reg_wrapper/shifted_divisor[7]_i_2/O
                         net (fo=1, routed)           0.000     0.349    shifter_wrapper/D[4]
    SLICE_X29Y38         FDRE                                         r  shifter_wrapper/shifted_divisor_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.831     1.958    shifter_wrapper/CLK
    SLICE_X29Y38         FDRE                                         r  shifter_wrapper/shifted_divisor_reg[7]/C

Slack:                    inf
  Source:                 reg_wrapper/ref_divisor_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            shifter_wrapper/shifted_divisor_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.203ns (58.057%)  route 0.147ns (41.943%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         LDCE                         0.000     0.000 r  reg_wrapper/ref_divisor_reg[1]/G
    SLICE_X28Y38         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  reg_wrapper/ref_divisor_reg[1]/Q
                         net (fo=5, routed)           0.147     0.305    reg_wrapper/in_divisor[3][1]
    SLICE_X28Y39         LUT6 (Prop_lut6_I2_O)        0.045     0.350 r  reg_wrapper/shifted_divisor[2]_i_1/O
                         net (fo=1, routed)           0.000     0.350    shifter_wrapper/D[0]
    SLICE_X28Y39         FDRE                                         r  shifter_wrapper/shifted_divisor_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.831     1.958    shifter_wrapper/CLK
    SLICE_X28Y39         FDRE                                         r  shifter_wrapper/shifted_divisor_reg[2]/C

Slack:                    inf
  Source:                 reg_wrapper/divisor_len_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            shifter_wrapper/shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.401ns  (logic 0.203ns (50.568%)  route 0.198ns (49.432%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         LDCE                         0.000     0.000 r  reg_wrapper/divisor_len_reg[1]/G
    SLICE_X28Y38         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  reg_wrapper/divisor_len_reg[1]/Q
                         net (fo=3, routed)           0.198     0.356    shifter_wrapper/shift_reg[1]_3[1]
    SLICE_X30Y38         LUT6 (Prop_lut6_I3_O)        0.045     0.401 r  shifter_wrapper/shift[1]_i_1/O
                         net (fo=1, routed)           0.000     0.401    shifter_wrapper/shift[1]_i_1_n_0
    SLICE_X30Y38         FDRE                                         r  shifter_wrapper/shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.830     1.957    shifter_wrapper/CLK
    SLICE_X30Y38         FDRE                                         r  shifter_wrapper/shift_reg[1]/C

Slack:                    inf
  Source:                 reg_wrapper/ref_divisor_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            shifter_wrapper/shifted_divisor_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.203ns (46.661%)  route 0.232ns (53.339%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         LDCE                         0.000     0.000 r  reg_wrapper/ref_divisor_reg[3]/G
    SLICE_X28Y37         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  reg_wrapper/ref_divisor_reg[3]/Q
                         net (fo=7, routed)           0.232     0.390    reg_wrapper/in_divisor[3][2]
    SLICE_X29Y38         LUT6 (Prop_lut6_I4_O)        0.045     0.435 r  reg_wrapper/shifted_divisor[3]_i_1/O
                         net (fo=1, routed)           0.000     0.435    shifter_wrapper/D[1]
    SLICE_X29Y38         FDRE                                         r  shifter_wrapper/shifted_divisor_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.831     1.958    shifter_wrapper/CLK
    SLICE_X29Y38         FDRE                                         r  shifter_wrapper/shifted_divisor_reg[3]/C

Slack:                    inf
  Source:                 reg_wrapper/ref_divisor_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            shifter_wrapper/shifted_divisor_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.203ns (46.661%)  route 0.232ns (53.339%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         LDCE                         0.000     0.000 r  reg_wrapper/ref_divisor_reg[3]/G
    SLICE_X28Y37         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  reg_wrapper/ref_divisor_reg[3]/Q
                         net (fo=7, routed)           0.232     0.390    reg_wrapper/in_divisor[3][2]
    SLICE_X29Y38         LUT6 (Prop_lut6_I0_O)        0.045     0.435 r  reg_wrapper/shifted_divisor[5]_i_1/O
                         net (fo=1, routed)           0.000     0.435    shifter_wrapper/D[3]
    SLICE_X29Y38         FDRE                                         r  shifter_wrapper/shifted_divisor_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.831     1.958    shifter_wrapper/CLK
    SLICE_X29Y38         FDRE                                         r  shifter_wrapper/shifted_divisor_reg[5]/C

Slack:                    inf
  Source:                 reg_wrapper/ref_divisor_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            shifter_wrapper/shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.458ns  (logic 0.203ns (44.324%)  route 0.255ns (55.676%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         LDCE                         0.000     0.000 r  reg_wrapper/ref_divisor_reg[3]/G
    SLICE_X28Y37         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  reg_wrapper/ref_divisor_reg[3]/Q
                         net (fo=7, routed)           0.255     0.413    shifter_wrapper/shift_reg[2]_2[2]
    SLICE_X31Y38         LUT6 (Prop_lut6_I3_O)        0.045     0.458 r  shifter_wrapper/shift[2]_i_1/O
                         net (fo=1, routed)           0.000     0.458    shifter_wrapper/shift[2]_i_1_n_0
    SLICE_X31Y38         FDRE                                         r  shifter_wrapper/shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.830     1.957    shifter_wrapper/CLK
    SLICE_X31Y38         FDRE                                         r  shifter_wrapper/shift_reg[2]/C

Slack:                    inf
  Source:                 reg_wrapper/ref_divisor_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            shifter_wrapper/shifted_divisor_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.458ns  (logic 0.200ns (43.647%)  route 0.258ns (56.353%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         LDCE                         0.000     0.000 r  reg_wrapper/ref_divisor_reg[0]/G
    SLICE_X28Y38         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  reg_wrapper/ref_divisor_reg[0]/Q
                         net (fo=6, routed)           0.258     0.416    shifter_wrapper/shift_reg[2]_2[0]
    SLICE_X28Y39         LUT5 (Prop_lut5_I0_O)        0.042     0.458 r  shifter_wrapper/shifted_divisor[1]_i_1/O
                         net (fo=1, routed)           0.000     0.458    shifter_wrapper/shifted_divisor[1]_i_1_n_0
    SLICE_X28Y39         FDRE                                         r  shifter_wrapper/shifted_divisor_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.831     1.958    shifter_wrapper/CLK
    SLICE_X28Y39         FDRE                                         r  shifter_wrapper/shifted_divisor_reg[1]/C

Slack:                    inf
  Source:                 reg_wrapper/ref_divisor_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            shifter_wrapper/shifted_divisor_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.461ns  (logic 0.203ns (44.014%)  route 0.258ns (55.986%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         LDCE                         0.000     0.000 r  reg_wrapper/ref_divisor_reg[0]/G
    SLICE_X28Y38         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  reg_wrapper/ref_divisor_reg[0]/Q
                         net (fo=6, routed)           0.258     0.416    shifter_wrapper/shift_reg[2]_2[0]
    SLICE_X28Y39         LUT4 (Prop_lut4_I3_O)        0.045     0.461 r  shifter_wrapper/shifted_divisor[0]_i_1/O
                         net (fo=1, routed)           0.000     0.461    shifter_wrapper/shifted_divisor[0]_i_1_n_0
    SLICE_X28Y39         FDRE                                         r  shifter_wrapper/shifted_divisor_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.831     1.958    shifter_wrapper/CLK
    SLICE_X28Y39         FDRE                                         r  shifter_wrapper/shifted_divisor_reg[0]/C

Slack:                    inf
  Source:                 reg_wrapper/ref_divisor_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            shifter_wrapper/shifted_divisor_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.482ns  (logic 0.203ns (42.114%)  route 0.279ns (57.886%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         LDCE                         0.000     0.000 r  reg_wrapper/ref_divisor_reg[0]/G
    SLICE_X28Y38         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  reg_wrapper/ref_divisor_reg[0]/Q
                         net (fo=6, routed)           0.279     0.437    reg_wrapper/in_divisor[3][0]
    SLICE_X30Y39         LUT6 (Prop_lut6_I0_O)        0.045     0.482 r  reg_wrapper/shifted_divisor[4]_i_1/O
                         net (fo=1, routed)           0.000     0.482    shifter_wrapper/D[2]
    SLICE_X30Y39         FDRE                                         r  shifter_wrapper/shifted_divisor_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.830     1.957    shifter_wrapper/CLK
    SLICE_X30Y39         FDRE                                         r  shifter_wrapper/shifted_divisor_reg[4]/C





