{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 21 09:24:36 2020 " "Info: Processing started: Mon Dec 21 09:24:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off instruction_register -c instruction_register --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off instruction_register -c instruction_register --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/instruction_register/instruction_register.vhd" 7 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "i\[0\] ld clk 3.171 ns register " "Info: tsu for register \"i\[0\]\" (data pin = \"ld\", clock pin = \"clk\") is 3.171 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.577 ns + Longest pin register " "Info: + Longest pin to register delay is 5.577 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns ld 1 PIN PIN_AA7 8 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA7; Fanout = 8; PIN Node = 'ld'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ld } "NODE_NAME" } } { "instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/instruction_register/instruction_register.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.974 ns) + CELL(0.746 ns) 5.577 ns i\[0\] 2 REG LCFF_X25_Y1_N19 1 " "Info: 2: + IC(3.974 ns) + CELL(0.746 ns) = 5.577 ns; Loc. = LCFF_X25_Y1_N19; Fanout = 1; REG Node = 'i\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.720 ns" { ld i[0] } "NODE_NAME" } } { "instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/instruction_register/instruction_register.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.603 ns ( 28.74 % ) " "Info: Total cell delay = 1.603 ns ( 28.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.974 ns ( 71.26 % ) " "Info: Total interconnect delay = 3.974 ns ( 71.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.577 ns" { ld i[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.577 ns" { ld {} ld~combout {} i[0] {} } { 0.000ns 0.000ns 3.974ns } { 0.000ns 0.857ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/instruction_register/instruction_register.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.496 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/instruction_register/instruction_register.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/instruction_register/instruction_register.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.618 ns) 2.496 ns i\[0\] 3 REG LCFF_X25_Y1_N19 1 " "Info: 3: + IC(0.681 ns) + CELL(0.618 ns) = 2.496 ns; Loc. = LCFF_X25_Y1_N19; Fanout = 1; REG Node = 'i\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { clk~clkctrl i[0] } "NODE_NAME" } } { "instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/instruction_register/instruction_register.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.97 % ) " "Info: Total cell delay = 1.472 ns ( 58.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.024 ns ( 41.03 % ) " "Info: Total interconnect delay = 1.024 ns ( 41.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { clk clk~clkctrl i[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { clk {} clk~combout {} clk~clkctrl {} i[0] {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.577 ns" { ld i[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.577 ns" { ld {} ld~combout {} i[0] {} } { 0.000ns 0.000ns 3.974ns } { 0.000ns 0.857ns 0.746ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { clk clk~clkctrl i[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { clk {} clk~combout {} clk~clkctrl {} i[0] {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk outputs\[4\] i\[4\] 6.965 ns register " "Info: tco from clock \"clk\" to destination pin \"outputs\[4\]\" through register \"i\[4\]\" is 6.965 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.496 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/instruction_register/instruction_register.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/instruction_register/instruction_register.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.618 ns) 2.496 ns i\[4\] 3 REG LCFF_X25_Y1_N27 1 " "Info: 3: + IC(0.681 ns) + CELL(0.618 ns) = 2.496 ns; Loc. = LCFF_X25_Y1_N27; Fanout = 1; REG Node = 'i\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { clk~clkctrl i[4] } "NODE_NAME" } } { "instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/instruction_register/instruction_register.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.97 % ) " "Info: Total cell delay = 1.472 ns ( 58.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.024 ns ( 41.03 % ) " "Info: Total interconnect delay = 1.024 ns ( 41.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { clk clk~clkctrl i[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { clk {} clk~combout {} clk~clkctrl {} i[4] {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/instruction_register/instruction_register.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.375 ns + Longest register pin " "Info: + Longest register to pin delay is 4.375 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i\[4\] 1 REG LCFF_X25_Y1_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y1_N27; Fanout = 1; REG Node = 'i\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { i[4] } "NODE_NAME" } } { "instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/instruction_register/instruction_register.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.339 ns) + CELL(2.036 ns) 4.375 ns outputs\[4\] 2 PIN PIN_C10 0 " "Info: 2: + IC(2.339 ns) + CELL(2.036 ns) = 4.375 ns; Loc. = PIN_C10; Fanout = 0; PIN Node = 'outputs\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.375 ns" { i[4] outputs[4] } "NODE_NAME" } } { "instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/instruction_register/instruction_register.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.036 ns ( 46.54 % ) " "Info: Total cell delay = 2.036 ns ( 46.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.339 ns ( 53.46 % ) " "Info: Total interconnect delay = 2.339 ns ( 53.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.375 ns" { i[4] outputs[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.375 ns" { i[4] {} outputs[4] {} } { 0.000ns 2.339ns } { 0.000ns 2.036ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { clk clk~clkctrl i[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { clk {} clk~combout {} clk~clkctrl {} i[4] {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.375 ns" { i[4] outputs[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.375 ns" { i[4] {} outputs[4] {} } { 0.000ns 2.339ns } { 0.000ns 2.036ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "i\[7\] inputs\[7\] clk -2.057 ns register " "Info: th for register \"i\[7\]\" (data pin = \"inputs\[7\]\", clock pin = \"clk\") is -2.057 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.496 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/instruction_register/instruction_register.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/instruction_register/instruction_register.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.618 ns) 2.496 ns i\[7\] 3 REG LCFF_X25_Y1_N31 1 " "Info: 3: + IC(0.681 ns) + CELL(0.618 ns) = 2.496 ns; Loc. = LCFF_X25_Y1_N31; Fanout = 1; REG Node = 'i\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { clk~clkctrl i[7] } "NODE_NAME" } } { "instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/instruction_register/instruction_register.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.97 % ) " "Info: Total cell delay = 1.472 ns ( 58.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.024 ns ( 41.03 % ) " "Info: Total interconnect delay = 1.024 ns ( 41.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { clk clk~clkctrl i[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { clk {} clk~combout {} clk~clkctrl {} i[7] {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/instruction_register/instruction_register.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.702 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.702 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns inputs\[7\] 1 PIN PIN_V9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_V9; Fanout = 1; PIN Node = 'inputs\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputs[7] } "NODE_NAME" } } { "instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/instruction_register/instruction_register.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.695 ns) + CELL(0.053 ns) 4.547 ns i\[7\]~feeder 2 COMB LCCOMB_X25_Y1_N30 1 " "Info: 2: + IC(3.695 ns) + CELL(0.053 ns) = 4.547 ns; Loc. = LCCOMB_X25_Y1_N30; Fanout = 1; COMB Node = 'i\[7\]~feeder'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.748 ns" { inputs[7] i[7]~feeder } "NODE_NAME" } } { "instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/instruction_register/instruction_register.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.702 ns i\[7\] 3 REG LCFF_X25_Y1_N31 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.702 ns; Loc. = LCFF_X25_Y1_N31; Fanout = 1; REG Node = 'i\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { i[7]~feeder i[7] } "NODE_NAME" } } { "instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment4/instruction_register/instruction_register.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.007 ns ( 21.42 % ) " "Info: Total cell delay = 1.007 ns ( 21.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.695 ns ( 78.58 % ) " "Info: Total interconnect delay = 3.695 ns ( 78.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.702 ns" { inputs[7] i[7]~feeder i[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.702 ns" { inputs[7] {} inputs[7]~combout {} i[7]~feeder {} i[7] {} } { 0.000ns 0.000ns 3.695ns 0.000ns } { 0.000ns 0.799ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { clk clk~clkctrl i[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { clk {} clk~combout {} clk~clkctrl {} i[7] {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.702 ns" { inputs[7] i[7]~feeder i[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.702 ns" { inputs[7] {} inputs[7]~combout {} i[7]~feeder {} i[7] {} } { 0.000ns 0.000ns 3.695ns 0.000ns } { 0.000ns 0.799ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 21 09:24:37 2020 " "Info: Processing ended: Mon Dec 21 09:24:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
