# system info kernel on 2018.08.23.22:29:16
system_info:
name,value
DEVICE,EP4CGX150DF27C7
DEVICE_FAMILY,Cyclone IV GX
GENERATION_ID,1535034357
#
#
# Files generated for kernel on 2018.08.23.22:29:16
files:
filepath,kind,attributes,module,is_top
simulation/kernel.v,VERILOG,,kernel,true
simulation/submodules/kernel_cf_0.v,VERILOG,,kernel_cf_0,false
simulation/submodules/kernel_cpu.v,VERILOG,,kernel_cpu,false
simulation/submodules/kernel_epcs.v,VERILOG,,kernel_epcs,false
simulation/submodules/kernel_epcs_boot_rom.hex,HEX,,kernel_epcs,false
simulation/submodules/kernel_jtag_uart.v,VERILOG,,kernel_jtag_uart,false
simulation/submodules/kernel_onchip_memory.hex,HEX,,kernel_onchip_memory,false
simulation/submodules/kernel_onchip_memory.v,VERILOG,,kernel_onchip_memory,false
simulation/submodules/kernel_sdram_ctrl.v,VERILOG,,kernel_sdram_ctrl,false
simulation/submodules/kernel_sysid.vo,VERILOG,,kernel_sysid,false
simulation/submodules/kernel_uart.v,VERILOG,,kernel_uart,false
simulation/submodules/kernel_mm_interconnect_0.v,VERILOG,,kernel_mm_interconnect_0,false
simulation/submodules/kernel_irq_mapper.sv,SYSTEM_VERILOG,,kernel_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/kernel_cpu_cpu.ocp,OTHER,,kernel_cpu_cpu,false
simulation/submodules/kernel_cpu_cpu.sdc,SDC,,kernel_cpu_cpu,false
simulation/submodules/kernel_cpu_cpu.vo,VERILOG,,kernel_cpu_cpu,false
simulation/submodules/kernel_cpu_cpu_bht_ram.dat,DAT,,kernel_cpu_cpu,false
simulation/submodules/kernel_cpu_cpu_bht_ram.hex,HEX,,kernel_cpu_cpu,false
simulation/submodules/kernel_cpu_cpu_bht_ram.mif,MIF,,kernel_cpu_cpu,false
simulation/submodules/kernel_cpu_cpu_dc_tag_ram.dat,DAT,,kernel_cpu_cpu,false
simulation/submodules/kernel_cpu_cpu_dc_tag_ram.hex,HEX,,kernel_cpu_cpu,false
simulation/submodules/kernel_cpu_cpu_dc_tag_ram.mif,MIF,,kernel_cpu_cpu,false
simulation/submodules/kernel_cpu_cpu_debug_slave_sysclk.v,VERILOG,,kernel_cpu_cpu,false
simulation/submodules/kernel_cpu_cpu_debug_slave_tck.v,VERILOG,,kernel_cpu_cpu,false
simulation/submodules/kernel_cpu_cpu_debug_slave_wrapper.v,VERILOG,,kernel_cpu_cpu,false
simulation/submodules/kernel_cpu_cpu_ic_tag_ram.dat,DAT,,kernel_cpu_cpu,false
simulation/submodules/kernel_cpu_cpu_ic_tag_ram.hex,HEX,,kernel_cpu_cpu,false
simulation/submodules/kernel_cpu_cpu_ic_tag_ram.mif,MIF,,kernel_cpu_cpu,false
simulation/submodules/kernel_cpu_cpu_mult_cell.v,VERILOG,,kernel_cpu_cpu,false
simulation/submodules/kernel_cpu_cpu_nios2_waves.do,OTHER,,kernel_cpu_cpu,false
simulation/submodules/kernel_cpu_cpu_ociram_default_contents.dat,DAT,,kernel_cpu_cpu,false
simulation/submodules/kernel_cpu_cpu_ociram_default_contents.hex,HEX,,kernel_cpu_cpu,false
simulation/submodules/kernel_cpu_cpu_ociram_default_contents.mif,MIF,,kernel_cpu_cpu,false
simulation/submodules/kernel_cpu_cpu_oci_test_bench.v,VERILOG,,kernel_cpu_cpu,false
simulation/submodules/kernel_cpu_cpu_rf_ram_a.dat,DAT,,kernel_cpu_cpu,false
simulation/submodules/kernel_cpu_cpu_rf_ram_a.hex,HEX,,kernel_cpu_cpu,false
simulation/submodules/kernel_cpu_cpu_rf_ram_a.mif,MIF,,kernel_cpu_cpu,false
simulation/submodules/kernel_cpu_cpu_rf_ram_b.dat,DAT,,kernel_cpu_cpu,false
simulation/submodules/kernel_cpu_cpu_rf_ram_b.hex,HEX,,kernel_cpu_cpu,false
simulation/submodules/kernel_cpu_cpu_rf_ram_b.mif,MIF,,kernel_cpu_cpu,false
simulation/submodules/kernel_cpu_cpu_test_bench.v,VERILOG,,kernel_cpu_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/kernel_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,kernel_mm_interconnect_0_router,false
simulation/submodules/kernel_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,kernel_mm_interconnect_0_router_001,false
simulation/submodules/kernel_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,kernel_mm_interconnect_0_router_002,false
simulation/submodules/kernel_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,kernel_mm_interconnect_0_router_003,false
simulation/submodules/kernel_mm_interconnect_0_router_010.sv,SYSTEM_VERILOG,,kernel_mm_interconnect_0_router_010,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/kernel_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,kernel_mm_interconnect_0_cmd_demux,false
simulation/submodules/kernel_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,kernel_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,kernel_mm_interconnect_0_cmd_mux,false
simulation/submodules/kernel_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,kernel_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,kernel_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/kernel_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,kernel_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/kernel_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,kernel_mm_interconnect_0_rsp_demux,false
simulation/submodules/kernel_mm_interconnect_0_rsp_demux_001.sv,SYSTEM_VERILOG,,kernel_mm_interconnect_0_rsp_demux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,kernel_mm_interconnect_0_rsp_mux,false
simulation/submodules/kernel_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,kernel_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,kernel_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/kernel_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,kernel_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
kernel.cf_0,kernel_cf_0
kernel.cpu,kernel_cpu
kernel.cpu.cpu,kernel_cpu_cpu
kernel.epcs,kernel_epcs
kernel.jtag_uart,kernel_jtag_uart
kernel.onchip_memory,kernel_onchip_memory
kernel.sdram_ctrl,kernel_sdram_ctrl
kernel.sysid,kernel_sysid
kernel.uart,kernel_uart
kernel.mm_interconnect_0,kernel_mm_interconnect_0
kernel.mm_interconnect_0.cpu_data_master_translator,altera_merlin_master_translator
kernel.mm_interconnect_0.cpu_instruction_master_translator,altera_merlin_master_translator
kernel.mm_interconnect_0.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
kernel.mm_interconnect_0.sysid_control_slave_translator,altera_merlin_slave_translator
kernel.mm_interconnect_0.cf_0_ctl_translator,altera_merlin_slave_translator
kernel.mm_interconnect_0.cpu_debug_mem_slave_translator,altera_merlin_slave_translator
kernel.mm_interconnect_0.epcs_epcs_control_port_translator,altera_merlin_slave_translator
kernel.mm_interconnect_0.cf_0_ide_translator,altera_merlin_slave_translator
kernel.mm_interconnect_0.uart_s1_translator,altera_merlin_slave_translator
kernel.mm_interconnect_0.onchip_memory_s1_translator,altera_merlin_slave_translator
kernel.mm_interconnect_0.sdram_ctrl_s1_translator,altera_merlin_slave_translator
kernel.mm_interconnect_0.cpu_data_master_agent,altera_merlin_master_agent
kernel.mm_interconnect_0.cpu_instruction_master_agent,altera_merlin_master_agent
kernel.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent,altera_merlin_slave_agent
kernel.mm_interconnect_0.sysid_control_slave_agent,altera_merlin_slave_agent
kernel.mm_interconnect_0.cf_0_ctl_agent,altera_merlin_slave_agent
kernel.mm_interconnect_0.cpu_debug_mem_slave_agent,altera_merlin_slave_agent
kernel.mm_interconnect_0.epcs_epcs_control_port_agent,altera_merlin_slave_agent
kernel.mm_interconnect_0.cf_0_ide_agent,altera_merlin_slave_agent
kernel.mm_interconnect_0.uart_s1_agent,altera_merlin_slave_agent
kernel.mm_interconnect_0.onchip_memory_s1_agent,altera_merlin_slave_agent
kernel.mm_interconnect_0.sdram_ctrl_s1_agent,altera_merlin_slave_agent
kernel.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
kernel.mm_interconnect_0.sysid_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
kernel.mm_interconnect_0.cf_0_ctl_agent_rsp_fifo,altera_avalon_sc_fifo
kernel.mm_interconnect_0.cpu_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
kernel.mm_interconnect_0.epcs_epcs_control_port_agent_rsp_fifo,altera_avalon_sc_fifo
kernel.mm_interconnect_0.cf_0_ide_agent_rsp_fifo,altera_avalon_sc_fifo
kernel.mm_interconnect_0.uart_s1_agent_rsp_fifo,altera_avalon_sc_fifo
kernel.mm_interconnect_0.onchip_memory_s1_agent_rsp_fifo,altera_avalon_sc_fifo
kernel.mm_interconnect_0.sdram_ctrl_s1_agent_rsp_fifo,altera_avalon_sc_fifo
kernel.mm_interconnect_0.sdram_ctrl_s1_agent_rdata_fifo,altera_avalon_sc_fifo
kernel.mm_interconnect_0.router,kernel_mm_interconnect_0_router
kernel.mm_interconnect_0.router_001,kernel_mm_interconnect_0_router_001
kernel.mm_interconnect_0.router_002,kernel_mm_interconnect_0_router_002
kernel.mm_interconnect_0.router_006,kernel_mm_interconnect_0_router_002
kernel.mm_interconnect_0.router_003,kernel_mm_interconnect_0_router_003
kernel.mm_interconnect_0.router_004,kernel_mm_interconnect_0_router_003
kernel.mm_interconnect_0.router_005,kernel_mm_interconnect_0_router_003
kernel.mm_interconnect_0.router_007,kernel_mm_interconnect_0_router_003
kernel.mm_interconnect_0.router_008,kernel_mm_interconnect_0_router_003
kernel.mm_interconnect_0.router_009,kernel_mm_interconnect_0_router_003
kernel.mm_interconnect_0.router_010,kernel_mm_interconnect_0_router_010
kernel.mm_interconnect_0.cpu_data_master_limiter,altera_merlin_traffic_limiter
kernel.mm_interconnect_0.cpu_instruction_master_limiter,altera_merlin_traffic_limiter
kernel.mm_interconnect_0.sdram_ctrl_s1_burst_adapter,altera_merlin_burst_adapter
kernel.mm_interconnect_0.cmd_demux,kernel_mm_interconnect_0_cmd_demux
kernel.mm_interconnect_0.cmd_demux_001,kernel_mm_interconnect_0_cmd_demux_001
kernel.mm_interconnect_0.cmd_mux,kernel_mm_interconnect_0_cmd_mux
kernel.mm_interconnect_0.cmd_mux_004,kernel_mm_interconnect_0_cmd_mux
kernel.mm_interconnect_0.cmd_mux_008,kernel_mm_interconnect_0_cmd_mux
kernel.mm_interconnect_0.cmd_mux_001,kernel_mm_interconnect_0_cmd_mux_001
kernel.mm_interconnect_0.cmd_mux_002,kernel_mm_interconnect_0_cmd_mux_001
kernel.mm_interconnect_0.cmd_mux_003,kernel_mm_interconnect_0_cmd_mux_001
kernel.mm_interconnect_0.cmd_mux_005,kernel_mm_interconnect_0_cmd_mux_001
kernel.mm_interconnect_0.cmd_mux_006,kernel_mm_interconnect_0_cmd_mux_001
kernel.mm_interconnect_0.cmd_mux_007,kernel_mm_interconnect_0_cmd_mux_001
kernel.mm_interconnect_0.rsp_demux,kernel_mm_interconnect_0_rsp_demux
kernel.mm_interconnect_0.rsp_demux_004,kernel_mm_interconnect_0_rsp_demux
kernel.mm_interconnect_0.rsp_demux_008,kernel_mm_interconnect_0_rsp_demux
kernel.mm_interconnect_0.rsp_demux_001,kernel_mm_interconnect_0_rsp_demux_001
kernel.mm_interconnect_0.rsp_demux_002,kernel_mm_interconnect_0_rsp_demux_001
kernel.mm_interconnect_0.rsp_demux_003,kernel_mm_interconnect_0_rsp_demux_001
kernel.mm_interconnect_0.rsp_demux_005,kernel_mm_interconnect_0_rsp_demux_001
kernel.mm_interconnect_0.rsp_demux_006,kernel_mm_interconnect_0_rsp_demux_001
kernel.mm_interconnect_0.rsp_demux_007,kernel_mm_interconnect_0_rsp_demux_001
kernel.mm_interconnect_0.rsp_mux,kernel_mm_interconnect_0_rsp_mux
kernel.mm_interconnect_0.rsp_mux_001,kernel_mm_interconnect_0_rsp_mux_001
kernel.mm_interconnect_0.sdram_ctrl_s1_rsp_width_adapter,altera_merlin_width_adapter
kernel.mm_interconnect_0.sdram_ctrl_s1_cmd_width_adapter,altera_merlin_width_adapter
kernel.irq_mapper,kernel_irq_mapper
kernel.rst_controller,altera_reset_controller
