#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\fpga_competition\FPGA_competition\ziguangtongchuang_file\MES50HP_v3\set_up\set_up_file\PDS_2022.1\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22000
#Hostname: Thecomputerofmartin
Generated by Fabric Compiler (version 2022.1 build 99559) at Fri May 17 15:52:13 2024
Parse module hierarchy of project 'C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)


Process "Compile" started.
Current time: Fri May 17 15:52:51 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir/audio_fir.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/ES7243E_reg_config.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/ES7243E_reg_config.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/ES7243E_reg_config.v(line number: 6)] Analyzing module ES7243E_reg_config (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/ES7243E_reg_config.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/ES8156_reg_config.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/ES8156_reg_config.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/ES8156_reg_config.v(line number: 6)] Analyzing module ES8156_reg_config (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/ES8156_reg_config.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/i2c_com.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/i2c_com.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/i2c_com.v(line number: 5)] Analyzing module i2c_com (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/i2c_com.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/i2s_loop.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/i2s_loop.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/i2s_loop.v(line number: 5)] Analyzing module i2s_loop (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/i2s_loop.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/pgr_i2s_rx.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/pgr_i2s_rx.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/pgr_i2s_rx.v(line number: 5)] Analyzing module pgr_i2s_rx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/pgr_i2s_rx.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/pgr_i2s_tx.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/pgr_i2s_tx.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/pgr_i2s_tx.v(line number: 5)] Analyzing module pgr_i2s_tx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/pgr_i2s_tx.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/voice_loop.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/voice_loop.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/voice_loop.v(line number: 7)] Analyzing module voice_loop (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/voice_loop.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/fir_guide.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/fir_guide.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/fir_guide.v(line number: 6)] Analyzing module fir_guide (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/fir_guide.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_cell.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_cell.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_cell.v(line number: 1)] Analyzing module mult_cell (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_cell.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v(line number: 1)] Analyzing module mult_man (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fir_paral/mult_man.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio_fir.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio_fir.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio_fir.v(line number: 9)] Analyzing module audio_fir (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio_fir.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir/ipcore/PLL/PLL.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir/ipcore/PLL/PLL.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir/ipcore/PLL/PLL.v(line number: 20)] Analyzing module PLL (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir} C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_fir/ipcore/PLL/PLL.v successfully.
I: Module "audio_fir" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.564s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio_fir.v(line number: 9)] Elaborating module audio_fir
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio_fir.v(line number: 58)] Elaborating instance voice_loop_test_inst
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/voice_loop.v(line number: 7)] Elaborating module voice_loop
E: Verilog-4072: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/audio/voice_loop.v(line number: 65)] PLL1 is referenced to undefined module
Program Error Out.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri May 17 15:52:53 2024
Action compile: Peak memory pool usage is 125 MB
