\t (00:00:00) allegro 16.0 s006 (v16-0-87P) i86
\t (00:00:00) 

\t (00:00:00) Opening existing drawing...
\d (00:00:00) Database opened: E:/桌面文件/DSP图像处理资料/DSP_PCB图/DSP_FPGA_PCB图/Cadence图/元件焊盘及封装/74CBTLV1G125――压控开关/74CBTLV1G125_DCK.dra
\i (00:00:01) trapsize 48
\i (00:00:01) trapsize 46
\i (00:00:01) trapsize 102
\i (00:00:01) trapsize 291
\i (00:00:01) trapsize 46815
\i (00:00:01) trapsize 39
\i (00:00:03) trapsize 39
\i (00:00:03) generaledit 
\i (00:00:07) exit 
