clu_flow_control_loop_pipe_sequential_init
clu_urem_32ns_32ns_32_36_seq_1
clu_mux_42_8_1_1
clu_write_lin_ddr_1_ringbuffer_header_bytes_RAM_AUTO_1R1W
clu_single_lin_process_1_PLIN_Ctrl_run_state_RAM_AUTO_1R1W
clu_single_lin_process_1_lin_frame_RAM_AUTO_1R1W
clu_flow_control_loop_pipe_sequential_init
clu_flow_control_loop_pipe_sequential_init
clu_flow_control_loop_pipe_sequential_init
clu_flow_control_loop_pipe_sequential_init
clu_flow_control_loop_pipe_sequential_init
clu_mul_32s_8ns_32_1_1
clu_recvFrame_logic_1_can_frame_RAM_AUTO_1R1W
clu_can_addr_m_axi
clu_lin_addr_m_axi
clu_ps_ddr_m_axi
clu_EN_s_axi
single_lin_process_1_Pipeline_VITIS_LOOP_210_1
write_lin_ddr_1
single_lin_process_1
recvFrame_logic_1_Pipeline_1
recvFrame_logic_1_Pipeline_VITIS_LOOP_237_2
recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1
write_ddr_1_Pipeline_1
write_ddr_1_Pipeline_2
write_ddr_1
recvFrame_logic_1
clu
