#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Oct  7 16:21:48 2021
# Process ID: 5229
# Current directory: /home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_encrypt/AES256_encrypt.runs/synth_1
# Command line: vivado -log tb_AES256_enc.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source tb_AES256_enc.tcl
# Log file: /home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_encrypt/AES256_encrypt.runs/synth_1/tb_AES256_enc.vds
# Journal file: /home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_encrypt/AES256_encrypt.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source tb_AES256_enc.tcl -notrace
Command: synth_design -top tb_AES256_enc -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5271
WARNING: [Synth 8-6901] identifier 'f_state_out' is used before its declaration [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_mixColumns.sv:41]
WARNING: [Synth 8-6901] identifier 'state_out_comb' is used before its declaration [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_mixColumns.sv:44]
WARNING: [Synth 8-6901] identifier 'state_out_comb' is used before its declaration [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_mixColumns.sv:44]
WARNING: [Synth 8-6901] identifier 'state_out_comb' is used before its declaration [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_mixColumns.sv:44]
WARNING: [Synth 8-6901] identifier 'state_out_comb' is used before its declaration [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_mixColumns.sv:44]
WARNING: [Synth 8-6901] identifier 'state_out_comb' is used before its declaration [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_mixColumns.sv:45]
WARNING: [Synth 8-6901] identifier 'state_out_comb' is used before its declaration [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_mixColumns.sv:45]
WARNING: [Synth 8-6901] identifier 'state_out_comb' is used before its declaration [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_mixColumns.sv:45]
WARNING: [Synth 8-6901] identifier 'state_out_comb' is used before its declaration [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_mixColumns.sv:45]
WARNING: [Synth 8-6901] identifier 'state_out_comb' is used before its declaration [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_mixColumns.sv:46]
WARNING: [Synth 8-6901] identifier 'state_out_comb' is used before its declaration [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_mixColumns.sv:46]
WARNING: [Synth 8-6901] identifier 'state_out_comb' is used before its declaration [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_mixColumns.sv:46]
WARNING: [Synth 8-6901] identifier 'state_out_comb' is used before its declaration [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_mixColumns.sv:46]
WARNING: [Synth 8-6901] identifier 'state_out_comb' is used before its declaration [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_mixColumns.sv:47]
WARNING: [Synth 8-6901] identifier 'state_out_comb' is used before its declaration [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_mixColumns.sv:47]
WARNING: [Synth 8-6901] identifier 'state_out_comb' is used before its declaration [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_mixColumns.sv:47]
WARNING: [Synth 8-6901] identifier 'state_out_comb' is used before its declaration [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_mixColumns.sv:47]
WARNING: [Synth 8-6901] identifier 'state_out_comb' is used before its declaration [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_mixColumns.sv:55]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AES256_enc [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/tb/../design/enc/AES256_enc_NEW.sv:32]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2610.562 ; gain = 0.000 ; free physical = 959 ; free virtual = 6124
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tb_AES256_enc' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/tb/tb_AES256_enc.sv:8]
WARNING: [Synth 8-6896] event control except as first statement of always block inside initial block, initial block items will be ignored [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/tb/tb_AES256_enc.sv:48]
INFO: [Synth 8-6157] synthesizing module 'AES256_enc' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/AES256_enc_NEW.sv:32]
INFO: [Synth 8-155] case statement is not full and has no default [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/AES256_enc_NEW.sv:322]
INFO: [Synth 8-6157] synthesizing module 'mod_demuxInit' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:1]
WARNING: [Synth 8-567] referenced signal 'addr' should be on the sensitivity list [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'mod_demuxInit' (1#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:1]
WARNING: [Synth 8-689] width (8) of port connection 'outp0' does not match port width (32) of module 'mod_demuxInit' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/AES256_enc_NEW.sv:372]
WARNING: [Synth 8-689] width (128) of port connection 'outp1' does not match port width (32) of module 'mod_demuxInit' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/AES256_enc_NEW.sv:372]
INFO: [Synth 8-6157] synthesizing module 'mod_enc_rom256' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_rom256.sv:7]
INFO: [Synth 8-3876] $readmem data file '/home/adrian/Desktop/AES256-HW-Accelerator/rijndaelTables/rijndaelSboxTable.txt' is read successfully [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_rom256.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'mod_enc_rom256' (2#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_rom256.sv:7]
INFO: [Synth 8-6157] synthesizing module 'mod_enc_shifter' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_shifter.sv:8]
INFO: [Synth 8-251] INPUT MATRIX shifter [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_shifter.sv:83]
INFO: [Synth 8-251] xx, xx, xx, xx [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_shifter.sv:86]
INFO: [Synth 8-251] ------------------------ [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_shifter.sv:87]
INFO: [Synth 8-251] xx, xx, xx, xx [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_shifter.sv:86]
INFO: [Synth 8-251] ------------------------ [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_shifter.sv:87]
INFO: [Synth 8-251] xx, xx, xx, xx [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_shifter.sv:86]
INFO: [Synth 8-251] ------------------------ [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_shifter.sv:87]
INFO: [Synth 8-251] xx, xx, xx, xx [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_shifter.sv:86]
INFO: [Synth 8-251] ------------------------ [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_shifter.sv:87]
INFO: [Synth 8-251] ========================== [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_shifter.sv:90]
INFO: [Synth 8-251] OUTPUT MATRIX shifter [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_shifter.sv:92]
INFO: [Synth 8-251] xx, xx, xx, xx [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_shifter.sv:95]
INFO: [Synth 8-251] ------------------------ [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_shifter.sv:96]
INFO: [Synth 8-251] xx, xx, xx, xx [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_shifter.sv:95]
INFO: [Synth 8-251] ------------------------ [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_shifter.sv:96]
INFO: [Synth 8-251] xx, xx, xx, xx [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_shifter.sv:95]
INFO: [Synth 8-251] ------------------------ [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_shifter.sv:96]
INFO: [Synth 8-251] xx, xx, xx, xx [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_shifter.sv:95]
INFO: [Synth 8-251] ------------------------ [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_shifter.sv:96]
INFO: [Synth 8-251] ------------------------------------------------------------------------- [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_shifter.sv:98]
INFO: [Synth 8-6155] done synthesizing module 'mod_enc_shifter' (3#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_shifter.sv:8]
INFO: [Synth 8-6157] synthesizing module 'mod_demux_2to1' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demux_2to1.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'mod_demux_2to1' (4#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demux_2to1.sv:4]
INFO: [Synth 8-6157] synthesizing module 'mod_enc_mixColumns' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_mixColumns.sv:3]
INFO: [Synth 8-251] OUTPUT mixColumns: xx, xx, xx, xx, xx, xx, xx, xx, xx, xx, xx, xx, xx, xx, xx, xx, [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_mixColumns.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'mod_enc_mixColumns' (5#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_mixColumns.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mod_reg16' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16.sv:8]
INFO: [Synth 8-251] OUTPUT reg162: xx, xx, xx, xx, xx, xx, xx, xx, xx, xx, xx, xx, xx, xx, xx, xx, [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16.sv:47]
INFO: [Synth 8-251] ------------------------------------------------------------------------- [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16.sv:52]
INFO: [Synth 8-251] =========================================================================== [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16.sv:54]
INFO: [Synth 8-251]                               NEW ROUND  [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16.sv:55]
INFO: [Synth 8-251] =========================================================================== [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'mod_reg16' (6#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16.sv:8]
INFO: [Synth 8-6157] synthesizing module 'mod_reg16_4to16_INIT' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16_INIT.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'mod_reg16_4to16_INIT' (7#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16_INIT.sv:8]
WARNING: [Synth 8-689] width (128) of port connection 'i' does not match port width (32) of module 'mod_reg16_4to16_INIT' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/AES256_enc_NEW.sv:417]
INFO: [Synth 8-6157] synthesizing module 'mod_mux_2to1' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_mux_2to1.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'mod_mux_2to1' (8#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_mux_2to1.sv:4]
INFO: [Synth 8-6157] synthesizing module 'mod_enc_addRoundKey' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_addRoundKey.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'mod_enc_addRoundKey' (9#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_addRoundKey.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mod_romKey' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_romKey.sv:7]
INFO: [Synth 8-3876] $readmem data file '/home/adrian/Desktop/AES256-HW-Accelerator/rijndaelTables/key_v2.txt' is read successfully [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_romKey.sv:24]
INFO: [Synth 8-251] KEY: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_romKey.sv:31]
INFO: [Synth 8-251] ------------------------------------------------------------------------- [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_romKey.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mod_romKey' (10#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_romKey.sv:7]
INFO: [Synth 8-6157] synthesizing module 'mod_reg16_16to1' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_16to1_HZ.sv:8]
INFO: [Synth 8-251] OUTPUT reg163: xx, xx, xx, xx, xx, xx, xx, xx, xx, xx, xx, xx, xx, xx, xx, xx, [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_16to1_HZ.sv:42]
INFO: [Synth 8-251] ------------------------------------------------------------------------- [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_16to1_HZ.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'mod_reg16_16to1' (11#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_16to1_HZ.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'AES256_enc' (12#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/AES256_enc_NEW.sv:32]
WARNING: [Synth 8-689] width (128) of port connection 'plaintext' does not match port width (32) of module 'AES256_enc' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/tb/tb_AES256_enc.sv:30]
WARNING: [Synth 8-85] always block has no event control specified [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/tb/tb_AES256_enc.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'tb_AES256_enc' (13#1) [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/tb/tb_AES256_enc.sv:8]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2610.562 ; gain = 0.000 ; free physical = 1066 ; free virtual = 6105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2610.562 ; gain = 0.000 ; free physical = 1069 ; free virtual = 6107
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2618.492 ; gain = 7.930 ; free physical = 1069 ; free virtual = 6107
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-802] inferred FSM for state register 'aes_st_reg' in module 'AES256_enc'
WARNING: [Synth 8-327] inferring latch for variable 'auxFlags_reg' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:29]
WARNING: [Synth 8-327] inferring latch for variable 'auxData_reg[3]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:35]
WARNING: [Synth 8-327] inferring latch for variable 'auxData_reg[2]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:35]
WARNING: [Synth 8-327] inferring latch for variable 'auxData_reg[1]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:35]
WARNING: [Synth 8-327] inferring latch for variable 'auxData_reg[0]' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv:35]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 idle_st |                        000000001 |                             0000
                addRK_st |                        000000010 |                             0001
               reg163_st |                        000000100 |                             0010
                  rom_st |                        000001000 |                             0011
                  shf_st |                        000010000 |                             0100
               mixCol_st |                        000100000 |                             0101
               reg162_st |                        001000000 |                             0110
            end_round_st |                        010000000 |                             1100
                  iSTATE |                        100000000 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'aes_st_reg' using encoding 'one-hot' in module 'AES256_enc'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2618.492 ; gain = 7.930 ; free physical = 948 ; free virtual = 5987
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input  128 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 18    
	   4 Input    2 Bit       Adders := 2     
	   3 Input    2 Bit       Adders := 2     
	   5 Input    2 Bit       Adders := 2     
	   6 Input    2 Bit       Adders := 1     
	   7 Input    2 Bit       Adders := 1     
	   8 Input    2 Bit       Adders := 1     
	   9 Input    2 Bit       Adders := 1     
	  10 Input    2 Bit       Adders := 1     
	  11 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 36    
	   3 Input      8 Bit         XORs := 10    
	   5 Input      8 Bit         XORs := 6     
	   4 Input      8 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 177   
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	  16 Input  128 Bit        Muxes := 1     
	   8 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 81    
	   2 Input    4 Bit        Muxes := 4     
	   9 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 17    
	   2 Input    1 Bit        Muxes := 231   
	   5 Input    1 Bit        Muxes := 16    
	   9 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2618.492 ; gain = 7.930 ; free physical = 793 ; free virtual = 5839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------+------------+---------------+----------------+
|Module Name    | RTL Object | Depth x Width | Implemented As | 
+---------------+------------+---------------+----------------+
|mod_enc_rom256 | p_0_out    | 256x8         | LUT            | 
|AES256_enc     | p_0_out    | 256x8         | LUT            | 
+---------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2618.492 ; gain = 7.930 ; free physical = 793 ; free virtual = 5838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2618.492 ; gain = 7.930 ; free physical = 793 ; free virtual = 5839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2618.492 ; gain = 7.930 ; free physical = 794 ; free virtual = 5840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2618.492 ; gain = 7.930 ; free physical = 794 ; free virtual = 5840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2618.492 ; gain = 7.930 ; free physical = 794 ; free virtual = 5840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2618.492 ; gain = 7.930 ; free physical = 794 ; free virtual = 5840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2618.492 ; gain = 7.930 ; free physical = 794 ; free virtual = 5840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2618.492 ; gain = 7.930 ; free physical = 794 ; free virtual = 5840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2618.492 ; gain = 7.930 ; free physical = 794 ; free virtual = 5840
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 30 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2618.492 ; gain = 7.930 ; free physical = 797 ; free virtual = 5843
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2618.500 ; gain = 7.930 ; free physical = 797 ; free virtual = 5843
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2618.500 ; gain = 0.000 ; free physical = 818 ; free virtual = 5864
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2618.500 ; gain = 0.000 ; free physical = 794 ; free virtual = 5840
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 9741c8ef
INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 30 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2618.500 ; gain = 8.012 ; free physical = 942 ; free virtual = 5988
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/AES256_encrypt/AES256_encrypt.runs/synth_1/tb_AES256_enc.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tb_AES256_enc_utilization_synth.rpt -pb tb_AES256_enc_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct  7 16:22:17 2021...
