<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ProjetoAlarmeAvaliacaoSl2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="C.vhf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="Controlo.vhf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Dados.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Dados_Dados_sch_tb.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Dados_Dados_sch_tb.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="EsquematicoProjetoAvaliacaoSL2.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="EsquematicoProjetoAvaliacaoSL2.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="EsquematicoProjetoAvaliacaoSL2_EsquematicoProjetoAvaliacaoSL2_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="EsquematicoProjetoAvaliacaoSL2_EsquematicoProjetoAvaliacaoSL2_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="REGi.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Sistema.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="Sistema.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Sistema.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Sistema.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="Sistema.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Sistema.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Sistema.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Sistema.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Sistema.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Sistema.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Sistema.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Sistema.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Sistema.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Sistema.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Sistema.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Sistema.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Sistema.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Sistema.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Sistema.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Sistema.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Sistema.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Sistema.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Sistema.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Sistema.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Sistema.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Sistema_Sistema_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Sistema_Sistema_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Sistema_Sistema_sch_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Sistema_Sistema_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Sistema_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Sistema_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Sistema_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Sistema_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Sistema_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Sistema_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Sistema_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Sistema_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Sistema_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Sistema_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Sistema_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Sistema_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Sistema_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Sistema_xst.xrpt"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="TEMP.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ULA.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Z.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="e4_2.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="e4_2.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="m2_1_8bit.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="m4_1_8bit.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1544549781" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1544549781">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544800956" xil_pn:in_ck="6223825798724759469" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1544800955">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Trabfinal/disp_basys2_SL.vhd"/>
      <outfile xil_pn:name="test.vhd"/>
      <outfile xil_pn:name="teste_sistema.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1544799243" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4482728656983085856" xil_pn:start_ts="1544799243">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544800338" xil_pn:in_ck="3786212014855265342" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8926148966405343522" xil_pn:start_ts="1544800334">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="C.vhf"/>
      <outfile xil_pn:name="Dados.vhf"/>
      <outfile xil_pn:name="EsquematicoProjetoAvaliacaoSL2.vhf"/>
      <outfile xil_pn:name="REGi.vhf"/>
      <outfile xil_pn:name="Sistema.vhf"/>
      <outfile xil_pn:name="TEMP.vhf"/>
      <outfile xil_pn:name="ULA.vhf"/>
      <outfile xil_pn:name="Z.vhf"/>
      <outfile xil_pn:name="e4_2.vhf"/>
      <outfile xil_pn:name="m2_1_8bit.vhf"/>
      <outfile xil_pn:name="m4_1_8bit.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1544723738" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1927754462229395093" xil_pn:start_ts="1544723738">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544800961" xil_pn:in_ck="-949910227986422339" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1544800961">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="C.vhf"/>
      <outfile xil_pn:name="Controlo.vhf"/>
      <outfile xil_pn:name="Dados.vhf"/>
      <outfile xil_pn:name="EsquematicoProjetoAvaliacaoSL2.vhf"/>
      <outfile xil_pn:name="REGi.vhf"/>
      <outfile xil_pn:name="Sistema.vhf"/>
      <outfile xil_pn:name="TEMP.vhf"/>
      <outfile xil_pn:name="Trabfinal/disp_basys2_SL.vhd"/>
      <outfile xil_pn:name="ULA.vhf"/>
      <outfile xil_pn:name="Z.vhf"/>
      <outfile xil_pn:name="e4_2.vhf"/>
      <outfile xil_pn:name="m2_1_8bit.vhf"/>
      <outfile xil_pn:name="m4_1_8bit.vhf"/>
      <outfile xil_pn:name="test.vhd"/>
      <outfile xil_pn:name="teste_sistema.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1544800968" xil_pn:in_ck="-949910227986422339" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5984693871132678773" xil_pn:start_ts="1544800961">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Sistema_Sistema_sch_tb_beh.prj"/>
      <outfile xil_pn:name="Sistema_Sistema_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1544800969" xil_pn:in_ck="-3806659615201703914" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-281691804628442174" xil_pn:start_ts="1544800968">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Sistema_Sistema_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1544558902" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1544558902">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544558904" xil_pn:in_ck="-6629649975865578131" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5802979685637641403" xil_pn:start_ts="1544558902">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Dados.vhf"/>
      <outfile xil_pn:name="EsquematicoProjetoAvaliacaoSL2.vhf"/>
      <outfile xil_pn:name="REGi.vhf"/>
      <outfile xil_pn:name="Sistema.vhf"/>
      <outfile xil_pn:name="TEMP.vhf"/>
      <outfile xil_pn:name="ULA.vhf"/>
      <outfile xil_pn:name="Z.vhf"/>
      <outfile xil_pn:name="e4_2.vhf"/>
      <outfile xil_pn:name="m2_1_8bit.vhf"/>
      <outfile xil_pn:name="m4_1_8bit.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1544558904" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1927754462229395093" xil_pn:start_ts="1544558904">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544558904" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1544558904">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544558904" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3765223575260814077" xil_pn:start_ts="1544558904">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544558904" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5199527252397519575" xil_pn:start_ts="1544558904">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1544558904" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8366383880896995681" xil_pn:start_ts="1544558904">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1544558922" xil_pn:in_ck="-2301386715286539252" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="4751303601635750354" xil_pn:start_ts="1544558904">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="Sistema.jhd"/>
      <outfile xil_pn:name="Sistema.lso"/>
      <outfile xil_pn:name="Sistema.ngc"/>
      <outfile xil_pn:name="Sistema.ngr"/>
      <outfile xil_pn:name="Sistema.prj"/>
      <outfile xil_pn:name="Sistema.stx"/>
      <outfile xil_pn:name="Sistema.syr"/>
      <outfile xil_pn:name="Sistema.xst"/>
      <outfile xil_pn:name="Sistema_Sistema_sch_tb_stx_beh.prj"/>
      <outfile xil_pn:name="Sistema_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1544559013" xil_pn:in_ck="-2172669506149968664" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981241386854360" xil_pn:start_ts="1544559013">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1544559022" xil_pn:in_ck="3334289688710549636" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-974546327378993822" xil_pn:start_ts="1544559013">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Sistema.bld"/>
      <outfile xil_pn:name="Sistema.ngd"/>
      <outfile xil_pn:name="Sistema_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1544559030" xil_pn:in_ck="6515065659900131013" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="113730145005983477" xil_pn:start_ts="1544559022">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Sistema.pcf"/>
      <outfile xil_pn:name="Sistema_map.map"/>
      <outfile xil_pn:name="Sistema_map.mrp"/>
      <outfile xil_pn:name="Sistema_map.ncd"/>
      <outfile xil_pn:name="Sistema_map.ngm"/>
      <outfile xil_pn:name="Sistema_map.xrpt"/>
      <outfile xil_pn:name="Sistema_summary.xml"/>
      <outfile xil_pn:name="Sistema_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1544559054" xil_pn:in_ck="2775357009395951774" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3129755442398015208" xil_pn:start_ts="1544559030">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Sistema.ncd"/>
      <outfile xil_pn:name="Sistema.pad"/>
      <outfile xil_pn:name="Sistema.par"/>
      <outfile xil_pn:name="Sistema.ptwx"/>
      <outfile xil_pn:name="Sistema.unroutes"/>
      <outfile xil_pn:name="Sistema.xpi"/>
      <outfile xil_pn:name="Sistema_pad.csv"/>
      <outfile xil_pn:name="Sistema_pad.txt"/>
      <outfile xil_pn:name="Sistema_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1544559062" xil_pn:in_ck="132161077190470681" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1544559054">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Sistema.bgn"/>
      <outfile xil_pn:name="Sistema.bit"/>
      <outfile xil_pn:name="Sistema.drc"/>
      <outfile xil_pn:name="Sistema.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1544559054" xil_pn:in_ck="-7518992915514475199" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1544559048">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Sistema.twr"/>
      <outfile xil_pn:name="Sistema.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
