;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 0, @100
	SLT -89, <-20
	JMP -1, @-20
	CMP @129, <102
	SUB 270, 0
	SUB @121, 103
	JMN 0, -202
	JMN 0, -202
	SLT -89, <-20
	ADD -29, <-20
	ADD -29, <-20
	ADD -29, <-20
	SUB 7, <10
	SUB -207, <-120
	SPL @292, #201
	SUB #72, @200
	ADD -89, <-20
	SUB @129, <102
	SUB @0, @2
	SUB @0, @2
	SUB @121, 103
	CMP -702, -10
	SUB @-127, 100
	SLT 20, @12
	SUB @129, <102
	SUB 200, @1
	SLT 100, 9
	SUB -207, <-120
	CMP @-127, 100
	CMP @-127, 100
	ADD -89, <-20
	ADD 100, 9
	ADD #270, <1
	ADD 100, 9
	ADD #110, @30
	CMP @121, 103
	SUB #0, @2
	SUB 200, @1
	SUB @-127, 100
	ADD 100, 9
	SUB -207, <-120
	SPL 0, -202
	ADD -89, <-20
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 400, @100
