// Seed: 4157969890
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always @(*) id_3 = 1;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri0  id_1,
    input  tri   id_2,
    input  tri0  id_3,
    input  wire  id_4,
    input  uwire id_5,
    output tri0  id_6,
    input  tri1  id_7,
    input  wire  id_8,
    output tri   id_9,
    output tri0  id_10,
    output wand  id_11,
    output tri0  id_12,
    output tri1  id_13,
    output wand  id_14,
    input  tri0  id_15,
    input  wire  id_16
);
  wire id_18;
  module_0(
      id_18, id_18, id_18, id_18, id_18, id_18
  );
  logic [7:0] id_19;
  assign id_19[1] = id_16 == id_1;
endmodule
