{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542828454041 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542828454049 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 21 17:27:33 2018 " "Processing started: Wed Nov 21 17:27:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542828454049 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542828454049 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off refrigerante -c refrigerante " "Command: quartus_map --read_settings_files=on --write_settings_files=off refrigerante -c refrigerante" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542828454049 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1542828454532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/Users/10830054.USUARIOS/Downloads/Maquina Refrigerante/Maquina/debouncer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542828462908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542828462908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refrigerante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file refrigerante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 refrigerante-arch " "Found design unit 1: refrigerante-arch" {  } { { "refrigerante.vhd" "" { Text "C:/Users/10830054.USUARIOS/Downloads/Maquina Refrigerante/Maquina/refrigerante.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542828463298 ""} { "Info" "ISGN_ENTITY_NAME" "1 refrigerante " "Found entity 1: refrigerante" {  } { { "refrigerante.vhd" "" { Text "C:/Users/10830054.USUARIOS/Downloads/Maquina Refrigerante/Maquina/refrigerante.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542828463298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542828463298 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "refrigerante " "Elaborating entity \"refrigerante\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1542828463330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:D1 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:D1\"" {  } { { "refrigerante.vhd" "D1" { Text "C:/Users/10830054.USUARIOS/Downloads/Maquina Refrigerante/Maquina/refrigerante.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542828463361 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 debouncer.v(71) " "Verilog HDL assignment warning at debouncer.v(71): truncated value with size 32 to match size of target (16)" {  } { { "debouncer.v" "" { Text "C:/Users/10830054.USUARIOS/Downloads/Maquina Refrigerante/Maquina/debouncer.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1542828463361 "|refrigerante|debouncer:D1"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:D4\|outb debouncer:D4\|outb~_emulated debouncer:D4\|outb~1 " "Register \"debouncer:D4\|outb\" is converted into an equivalent circuit using register \"debouncer:D4\|outb~_emulated\" and latch \"debouncer:D4\|outb~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/10830054.USUARIOS/Downloads/Maquina Refrigerante/Maquina/debouncer.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542828463961 "|refrigerante|debouncer:D4|outb"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:D5\|outb debouncer:D5\|outb~_emulated debouncer:D5\|outb~1 " "Register \"debouncer:D5\|outb\" is converted into an equivalent circuit using register \"debouncer:D5\|outb~_emulated\" and latch \"debouncer:D5\|outb~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/10830054.USUARIOS/Downloads/Maquina Refrigerante/Maquina/debouncer.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542828463961 "|refrigerante|debouncer:D5|outb"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:D3\|outb debouncer:D3\|outb~_emulated debouncer:D3\|outb~1 " "Register \"debouncer:D3\|outb\" is converted into an equivalent circuit using register \"debouncer:D3\|outb~_emulated\" and latch \"debouncer:D3\|outb~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/10830054.USUARIOS/Downloads/Maquina Refrigerante/Maquina/debouncer.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542828463961 "|refrigerante|debouncer:D3|outb"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:D1\|outb debouncer:D1\|outb~_emulated debouncer:D1\|outb~1 " "Register \"debouncer:D1\|outb\" is converted into an equivalent circuit using register \"debouncer:D1\|outb~_emulated\" and latch \"debouncer:D1\|outb~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/10830054.USUARIOS/Downloads/Maquina Refrigerante/Maquina/debouncer.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542828463961 "|refrigerante|debouncer:D1|outb"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:D2\|outb debouncer:D2\|outb~_emulated debouncer:D2\|outb~1 " "Register \"debouncer:D2\|outb\" is converted into an equivalent circuit using register \"debouncer:D2\|outb~_emulated\" and latch \"debouncer:D2\|outb~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/10830054.USUARIOS/Downloads/Maquina Refrigerante/Maquina/debouncer.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542828463961 "|refrigerante|debouncer:D2|outb"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:D4\|intermediate debouncer:D4\|intermediate~_emulated debouncer:D4\|outb~1 " "Register \"debouncer:D4\|intermediate\" is converted into an equivalent circuit using register \"debouncer:D4\|intermediate~_emulated\" and latch \"debouncer:D4\|outb~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/10830054.USUARIOS/Downloads/Maquina Refrigerante/Maquina/debouncer.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542828463961 "|refrigerante|debouncer:D4|intermediate"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:D5\|intermediate debouncer:D5\|intermediate~_emulated debouncer:D5\|outb~1 " "Register \"debouncer:D5\|intermediate\" is converted into an equivalent circuit using register \"debouncer:D5\|intermediate~_emulated\" and latch \"debouncer:D5\|outb~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/10830054.USUARIOS/Downloads/Maquina Refrigerante/Maquina/debouncer.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542828463961 "|refrigerante|debouncer:D5|intermediate"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:D3\|intermediate debouncer:D3\|intermediate~_emulated debouncer:D3\|outb~1 " "Register \"debouncer:D3\|intermediate\" is converted into an equivalent circuit using register \"debouncer:D3\|intermediate~_emulated\" and latch \"debouncer:D3\|outb~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/10830054.USUARIOS/Downloads/Maquina Refrigerante/Maquina/debouncer.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542828463961 "|refrigerante|debouncer:D3|intermediate"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:D1\|intermediate debouncer:D1\|intermediate~_emulated debouncer:D1\|outb~1 " "Register \"debouncer:D1\|intermediate\" is converted into an equivalent circuit using register \"debouncer:D1\|intermediate~_emulated\" and latch \"debouncer:D1\|outb~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/10830054.USUARIOS/Downloads/Maquina Refrigerante/Maquina/debouncer.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542828463961 "|refrigerante|debouncer:D1|intermediate"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:D2\|intermediate debouncer:D2\|intermediate~_emulated debouncer:D2\|outb~1 " "Register \"debouncer:D2\|intermediate\" is converted into an equivalent circuit using register \"debouncer:D2\|intermediate~_emulated\" and latch \"debouncer:D2\|outb~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/10830054.USUARIOS/Downloads/Maquina Refrigerante/Maquina/debouncer.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542828463961 "|refrigerante|debouncer:D2|intermediate"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1542828463961 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display_0\[0\] GND " "Pin \"display_0\[0\]\" is stuck at GND" {  } { { "refrigerante.vhd" "" { Text "C:/Users/10830054.USUARIOS/Downloads/Maquina Refrigerante/Maquina/refrigerante.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542828464024 "|refrigerante|display_0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_0\[2\] GND " "Pin \"display_0\[2\]\" is stuck at GND" {  } { { "refrigerante.vhd" "" { Text "C:/Users/10830054.USUARIOS/Downloads/Maquina Refrigerante/Maquina/refrigerante.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542828464024 "|refrigerante|display_0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_0\[3\] GND " "Pin \"display_0\[3\]\" is stuck at GND" {  } { { "refrigerante.vhd" "" { Text "C:/Users/10830054.USUARIOS/Downloads/Maquina Refrigerante/Maquina/refrigerante.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542828464024 "|refrigerante|display_0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_0\[5\] GND " "Pin \"display_0\[5\]\" is stuck at GND" {  } { { "refrigerante.vhd" "" { Text "C:/Users/10830054.USUARIOS/Downloads/Maquina Refrigerante/Maquina/refrigerante.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542828464024 "|refrigerante|display_0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_2\[1\] GND " "Pin \"display_2\[1\]\" is stuck at GND" {  } { { "refrigerante.vhd" "" { Text "C:/Users/10830054.USUARIOS/Downloads/Maquina Refrigerante/Maquina/refrigerante.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542828464024 "|refrigerante|display_2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_2\[2\] GND " "Pin \"display_2\[2\]\" is stuck at GND" {  } { { "refrigerante.vhd" "" { Text "C:/Users/10830054.USUARIOS/Downloads/Maquina Refrigerante/Maquina/refrigerante.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542828464024 "|refrigerante|display_2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_2\[6\] VCC " "Pin \"display_2\[6\]\" is stuck at VCC" {  } { { "refrigerante.vhd" "" { Text "C:/Users/10830054.USUARIOS/Downloads/Maquina Refrigerante/Maquina/refrigerante.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542828464024 "|refrigerante|display_2[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1542828464024 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1542828464102 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1542828464539 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542828464539 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "242 " "Implemented 242 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1542828464618 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1542828464618 ""} { "Info" "ICUT_CUT_TM_LCELLS" "204 " "Implemented 204 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1542828464618 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1542828464618 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542828464696 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 21 17:27:44 2018 " "Processing ended: Wed Nov 21 17:27:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542828464696 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542828464696 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542828464696 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542828464696 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542828466633 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542828466649 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 21 17:27:46 2018 " "Processing started: Wed Nov 21 17:27:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542828466649 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1542828466649 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off refrigerante -c refrigerante " "Command: quartus_fit --read_settings_files=off --write_settings_files=off refrigerante -c refrigerante" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1542828466649 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1542828466783 ""}
{ "Info" "0" "" "Project  = refrigerante" {  } {  } 0 0 "Project  = refrigerante" 0 0 "Fitter" 0 0 1542828466783 ""}
{ "Info" "0" "" "Revision = refrigerante" {  } {  } 0 0 "Revision = refrigerante" 0 0 "Fitter" 0 0 1542828466783 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1542828466901 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "refrigerante 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"refrigerante\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1542828466916 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542828466947 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542828466947 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1542828467244 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1542828467260 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1542828467369 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1542828471197 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ck~inputCLKENA0 90 global CLKCTRL_G6 " "ck~inputCLKENA0 with 90 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1542828471525 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1542828471525 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542828471838 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1542828471838 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542828471838 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542828471838 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1542828471838 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1542828471838 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1542828471838 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1542828472478 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "refrigerante.sdc " "Synopsys Design Constraints File file not found: 'refrigerante.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1542828472478 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1542828472478 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|outb~2  from: datac  to: combout " "Cell: D1\|outb~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542828472478 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1542828472478 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1542828472478 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1542828472494 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1542828472494 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1542828472494 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1542828472494 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1542828472494 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542828472838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1542828474925 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1542828475441 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542828476472 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1542828477397 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1542828478147 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542828478147 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1542828479600 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "C:/Users/10830054.USUARIOS/Downloads/Maquina Refrigerante/Maquina/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1542828482602 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1542828482602 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1542828486932 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542828494924 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1542828494924 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1542828494924 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.87 " "Total time spent on timing analysis during the Fitter is 0.87 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1542828496205 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542828496345 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542828496814 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542828496955 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542828497423 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542828501005 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/10830054.USUARIOS/Downloads/Maquina Refrigerante/Maquina/output_files/refrigerante.fit.smsg " "Generated suppressed messages file C:/Users/10830054.USUARIOS/Downloads/Maquina Refrigerante/Maquina/output_files/refrigerante.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1542828501286 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6561 " "Peak virtual memory: 6561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542828501974 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 21 17:28:21 2018 " "Processing ended: Wed Nov 21 17:28:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542828501974 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542828501974 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542828501974 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1542828501974 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1542828503833 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542828503833 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 21 17:28:23 2018 " "Processing started: Wed Nov 21 17:28:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542828503833 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1542828503833 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off refrigerante -c refrigerante " "Command: quartus_asm --read_settings_files=off --write_settings_files=off refrigerante -c refrigerante" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1542828503833 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1542828507381 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542828508584 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 21 17:28:28 2018 " "Processing ended: Wed Nov 21 17:28:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542828508584 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542828508584 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542828508584 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1542828508584 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1542828509241 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1542828510553 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542828510553 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 21 17:28:30 2018 " "Processing started: Wed Nov 21 17:28:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542828510553 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542828510553 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta refrigerante -c refrigerante " "Command: quartus_sta refrigerante -c refrigerante" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542828510553 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1542828510819 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1542828511490 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1542828511537 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1542828511537 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1542828512303 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "refrigerante.sdc " "Synopsys Design Constraints File file not found: 'refrigerante.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1542828512475 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1542828512475 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ck ck " "create_clock -period 1.000 -name ck ck" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542828512475 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rst_db rst_db " "create_clock -period 1.000 -name rst_db rst_db" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542828512475 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542828512475 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|outb~2  from: dataf  to: combout " "Cell: D1\|outb~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542828512475 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1542828512475 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1542828512475 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1542828512475 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1542828512475 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1542828512490 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1542828512522 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1542828512522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.706 " "Worst-case setup slack is -4.706" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828512522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828512522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.706            -114.843 rst_db  " "   -4.706            -114.843 rst_db " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828512522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.814            -210.054 ck  " "   -2.814            -210.054 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828512522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542828512522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.264 " "Worst-case hold slack is -1.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828512537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828512537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.264              -5.366 rst_db  " "   -1.264              -5.366 rst_db " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828512537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.024              -2.877 ck  " "   -1.024              -2.877 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828512537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542828512537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.829 " "Worst-case recovery slack is -1.829" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828512537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828512537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.829            -153.217 ck  " "   -1.829            -153.217 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828512537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.368             -28.304 rst_db  " "   -1.368             -28.304 rst_db " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828512537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542828512537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.894 " "Worst-case removal slack is -0.894" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828512553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828512553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.894             -19.713 rst_db  " "   -0.894             -19.713 rst_db " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828512553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.523              -1.043 ck  " "   -0.523              -1.043 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828512553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542828512553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.559 " "Worst-case minimum pulse width slack is -0.559" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828512553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828512553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.559             -29.568 rst_db  " "   -0.559             -29.568 rst_db " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828512553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -70.285 ck  " "   -0.538             -70.285 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828512553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542828512553 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1542828512631 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1542828512678 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1542828513621 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|outb~2  from: dataf  to: combout " "Cell: D1\|outb~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542828513699 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1542828513699 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1542828513715 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1542828513715 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1542828513715 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.782 " "Worst-case setup slack is -4.782" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828513730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828513730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.782            -118.287 rst_db  " "   -4.782            -118.287 rst_db " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828513730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.838            -200.249 ck  " "   -2.838            -200.249 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828513730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542828513730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.180 " "Worst-case hold slack is -1.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828513730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828513730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.180              -3.508 ck  " "   -1.180              -3.508 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828513730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.133              -4.409 rst_db  " "   -1.133              -4.409 rst_db " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828513730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542828513730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.601 " "Worst-case recovery slack is -1.601" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828513746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828513746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.601            -133.519 ck  " "   -1.601            -133.519 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828513746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.369             -29.202 rst_db  " "   -1.369             -29.202 rst_db " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828513746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542828513746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.759 " "Worst-case removal slack is -0.759" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828513746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828513746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.759             -16.412 rst_db  " "   -0.759             -16.412 rst_db " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828513746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.649              -1.293 ck  " "   -0.649              -1.293 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828513746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542828513746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.547 " "Worst-case minimum pulse width slack is -0.547" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828513762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828513762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.547             -29.727 rst_db  " "   -0.547             -29.727 rst_db " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828513762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -71.936 ck  " "   -0.538             -71.936 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828513762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542828513762 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1542828513793 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1542828513965 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1542828514793 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|outb~2  from: dataf  to: combout " "Cell: D1\|outb~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542828514860 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1542828514860 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1542828514860 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1542828514876 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1542828514876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.956 " "Worst-case setup slack is -2.956" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828514876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828514876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.956             -75.492 rst_db  " "   -2.956             -75.492 rst_db " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828514876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.672            -101.389 ck  " "   -1.672            -101.389 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828514876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542828514876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.786 " "Worst-case hold slack is -0.786" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828514891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828514891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.786              -4.628 ck  " "   -0.786              -4.628 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828514891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.640              -2.632 rst_db  " "   -0.640              -2.632 rst_db " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828514891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542828514891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.196 " "Worst-case recovery slack is -1.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828514891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828514891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.196             -25.400 rst_db  " "   -1.196             -25.400 rst_db " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828514891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.046             -86.239 ck  " "   -1.046             -86.239 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828514891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542828514891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.512 " "Worst-case removal slack is -0.512" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828514907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828514907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.512              -1.190 ck  " "   -0.512              -1.190 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828514907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.419              -9.001 rst_db  " "   -0.419              -9.001 rst_db " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828514907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542828514907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.544 " "Worst-case minimum pulse width slack is -0.544" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828514907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828514907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.544             -17.925 rst_db  " "   -0.544             -17.925 rst_db " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828514907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.092              -8.003 ck  " "   -0.092              -8.003 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828514907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542828514907 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1542828514939 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: D1\|outb~2  from: dataf  to: combout " "Cell: D1\|outb~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542828515439 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1542828515439 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1542828515439 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1542828515439 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1542828515439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.702 " "Worst-case setup slack is -2.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828515455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828515455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.702             -68.741 rst_db  " "   -2.702             -68.741 rst_db " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828515455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.464             -89.508 ck  " "   -1.464             -89.508 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828515455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542828515455 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.784 " "Worst-case hold slack is -0.784" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828515455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828515455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.784              -6.711 ck  " "   -0.784              -6.711 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828515455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.574              -2.360 rst_db  " "   -0.574              -2.360 rst_db " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828515455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542828515455 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.093 " "Worst-case recovery slack is -1.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828515471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828515471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.093             -23.969 rst_db  " "   -1.093             -23.969 rst_db " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828515471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.896             -73.940 ck  " "   -0.896             -73.940 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828515471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542828515471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.530 " "Worst-case removal slack is -0.530" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828515471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828515471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.530              -5.976 ck  " "   -0.530              -5.976 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828515471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.360              -7.779 rst_db  " "   -0.360              -7.779 rst_db " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828515471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542828515471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.489 " "Worst-case minimum pulse width slack is -0.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828515486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828515486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.489             -16.133 rst_db  " "   -0.489             -16.133 rst_db " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828515486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.095              -8.299 ck  " "   -0.095              -8.299 ck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542828515486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542828515486 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1542828517368 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1542828517368 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5110 " "Peak virtual memory: 5110 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542828517683 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 21 17:28:37 2018 " "Processing ended: Wed Nov 21 17:28:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542828517683 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542828517683 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542828517683 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542828517683 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542828519542 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542828519558 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 21 17:28:39 2018 " "Processing started: Wed Nov 21 17:28:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542828519558 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542828519558 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off refrigerante -c refrigerante " "Command: quartus_eda --read_settings_files=off --write_settings_files=off refrigerante -c refrigerante" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542828519558 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1542828520558 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "refrigerante.vho C:/Users/10830054.USUARIOS/Downloads/Maquina Refrigerante/Maquina/simulation/modelsim/ simulation " "Generated file refrigerante.vho in folder \"C:/Users/10830054.USUARIOS/Downloads/Maquina Refrigerante/Maquina/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1542828520808 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542828520949 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 21 17:28:40 2018 " "Processing ended: Wed Nov 21 17:28:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542828520949 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542828520949 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542828520949 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542828520949 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 31 s " "Quartus II Full Compilation was successful. 0 errors, 31 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542828521589 ""}
