
ldr_disc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007070  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000390  08007210  08007210  00008210  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080075a0  080075a0  000091dc  2**0
                  CONTENTS
  4 .ARM          00000008  080075a0  080075a0  000085a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080075a8  080075a8  000091dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080075a8  080075a8  000085a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080075ac  080075ac  000085ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  080075b0  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000330  200001dc  0800778c  000091dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000050c  0800778c  0000950c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000091dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d87c  00000000  00000000  0000920c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002038  00000000  00000000  00016a88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ea0  00000000  00000000  00018ac0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b71  00000000  00000000  00019960  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000033fb  00000000  00000000  0001a4d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001148f  00000000  00000000  0001d8cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009bd52  00000000  00000000  0002ed5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000caaad  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004e38  00000000  00000000  000caaf0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000048  00000000  00000000  000cf928  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080071f8 	.word	0x080071f8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	080071f8 	.word	0x080071f8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b96a 	b.w	8000f44 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	460c      	mov	r4, r1
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d14e      	bne.n	8000d32 <__udivmoddi4+0xaa>
 8000c94:	4694      	mov	ip, r2
 8000c96:	458c      	cmp	ip, r1
 8000c98:	4686      	mov	lr, r0
 8000c9a:	fab2 f282 	clz	r2, r2
 8000c9e:	d962      	bls.n	8000d66 <__udivmoddi4+0xde>
 8000ca0:	b14a      	cbz	r2, 8000cb6 <__udivmoddi4+0x2e>
 8000ca2:	f1c2 0320 	rsb	r3, r2, #32
 8000ca6:	4091      	lsls	r1, r2
 8000ca8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cac:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cb0:	4319      	orrs	r1, r3
 8000cb2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cb6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cba:	fa1f f68c 	uxth.w	r6, ip
 8000cbe:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cc2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cc6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cca:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cce:	fb04 f106 	mul.w	r1, r4, r6
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	d90a      	bls.n	8000cec <__udivmoddi4+0x64>
 8000cd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cda:	f104 30ff 	add.w	r0, r4, #4294967295
 8000cde:	f080 8112 	bcs.w	8000f06 <__udivmoddi4+0x27e>
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	f240 810f 	bls.w	8000f06 <__udivmoddi4+0x27e>
 8000ce8:	3c02      	subs	r4, #2
 8000cea:	4463      	add	r3, ip
 8000cec:	1a59      	subs	r1, r3, r1
 8000cee:	fa1f f38e 	uxth.w	r3, lr
 8000cf2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cf6:	fb07 1110 	mls	r1, r7, r0, r1
 8000cfa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cfe:	fb00 f606 	mul.w	r6, r0, r6
 8000d02:	429e      	cmp	r6, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x94>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d0e:	f080 80fc 	bcs.w	8000f0a <__udivmoddi4+0x282>
 8000d12:	429e      	cmp	r6, r3
 8000d14:	f240 80f9 	bls.w	8000f0a <__udivmoddi4+0x282>
 8000d18:	4463      	add	r3, ip
 8000d1a:	3802      	subs	r0, #2
 8000d1c:	1b9b      	subs	r3, r3, r6
 8000d1e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d22:	2100      	movs	r1, #0
 8000d24:	b11d      	cbz	r5, 8000d2e <__udivmoddi4+0xa6>
 8000d26:	40d3      	lsrs	r3, r2
 8000d28:	2200      	movs	r2, #0
 8000d2a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d32:	428b      	cmp	r3, r1
 8000d34:	d905      	bls.n	8000d42 <__udivmoddi4+0xba>
 8000d36:	b10d      	cbz	r5, 8000d3c <__udivmoddi4+0xb4>
 8000d38:	e9c5 0100 	strd	r0, r1, [r5]
 8000d3c:	2100      	movs	r1, #0
 8000d3e:	4608      	mov	r0, r1
 8000d40:	e7f5      	b.n	8000d2e <__udivmoddi4+0xa6>
 8000d42:	fab3 f183 	clz	r1, r3
 8000d46:	2900      	cmp	r1, #0
 8000d48:	d146      	bne.n	8000dd8 <__udivmoddi4+0x150>
 8000d4a:	42a3      	cmp	r3, r4
 8000d4c:	d302      	bcc.n	8000d54 <__udivmoddi4+0xcc>
 8000d4e:	4290      	cmp	r0, r2
 8000d50:	f0c0 80f0 	bcc.w	8000f34 <__udivmoddi4+0x2ac>
 8000d54:	1a86      	subs	r6, r0, r2
 8000d56:	eb64 0303 	sbc.w	r3, r4, r3
 8000d5a:	2001      	movs	r0, #1
 8000d5c:	2d00      	cmp	r5, #0
 8000d5e:	d0e6      	beq.n	8000d2e <__udivmoddi4+0xa6>
 8000d60:	e9c5 6300 	strd	r6, r3, [r5]
 8000d64:	e7e3      	b.n	8000d2e <__udivmoddi4+0xa6>
 8000d66:	2a00      	cmp	r2, #0
 8000d68:	f040 8090 	bne.w	8000e8c <__udivmoddi4+0x204>
 8000d6c:	eba1 040c 	sub.w	r4, r1, ip
 8000d70:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d74:	fa1f f78c 	uxth.w	r7, ip
 8000d78:	2101      	movs	r1, #1
 8000d7a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d7e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d82:	fb08 4416 	mls	r4, r8, r6, r4
 8000d86:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d8a:	fb07 f006 	mul.w	r0, r7, r6
 8000d8e:	4298      	cmp	r0, r3
 8000d90:	d908      	bls.n	8000da4 <__udivmoddi4+0x11c>
 8000d92:	eb1c 0303 	adds.w	r3, ip, r3
 8000d96:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x11a>
 8000d9c:	4298      	cmp	r0, r3
 8000d9e:	f200 80cd 	bhi.w	8000f3c <__udivmoddi4+0x2b4>
 8000da2:	4626      	mov	r6, r4
 8000da4:	1a1c      	subs	r4, r3, r0
 8000da6:	fa1f f38e 	uxth.w	r3, lr
 8000daa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dae:	fb08 4410 	mls	r4, r8, r0, r4
 8000db2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000db6:	fb00 f707 	mul.w	r7, r0, r7
 8000dba:	429f      	cmp	r7, r3
 8000dbc:	d908      	bls.n	8000dd0 <__udivmoddi4+0x148>
 8000dbe:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000dc6:	d202      	bcs.n	8000dce <__udivmoddi4+0x146>
 8000dc8:	429f      	cmp	r7, r3
 8000dca:	f200 80b0 	bhi.w	8000f2e <__udivmoddi4+0x2a6>
 8000dce:	4620      	mov	r0, r4
 8000dd0:	1bdb      	subs	r3, r3, r7
 8000dd2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dd6:	e7a5      	b.n	8000d24 <__udivmoddi4+0x9c>
 8000dd8:	f1c1 0620 	rsb	r6, r1, #32
 8000ddc:	408b      	lsls	r3, r1
 8000dde:	fa22 f706 	lsr.w	r7, r2, r6
 8000de2:	431f      	orrs	r7, r3
 8000de4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000de8:	fa04 f301 	lsl.w	r3, r4, r1
 8000dec:	ea43 030c 	orr.w	r3, r3, ip
 8000df0:	40f4      	lsrs	r4, r6
 8000df2:	fa00 f801 	lsl.w	r8, r0, r1
 8000df6:	0c38      	lsrs	r0, r7, #16
 8000df8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000dfc:	fbb4 fef0 	udiv	lr, r4, r0
 8000e00:	fa1f fc87 	uxth.w	ip, r7
 8000e04:	fb00 441e 	mls	r4, r0, lr, r4
 8000e08:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e0c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e10:	45a1      	cmp	r9, r4
 8000e12:	fa02 f201 	lsl.w	r2, r2, r1
 8000e16:	d90a      	bls.n	8000e2e <__udivmoddi4+0x1a6>
 8000e18:	193c      	adds	r4, r7, r4
 8000e1a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e1e:	f080 8084 	bcs.w	8000f2a <__udivmoddi4+0x2a2>
 8000e22:	45a1      	cmp	r9, r4
 8000e24:	f240 8081 	bls.w	8000f2a <__udivmoddi4+0x2a2>
 8000e28:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e2c:	443c      	add	r4, r7
 8000e2e:	eba4 0409 	sub.w	r4, r4, r9
 8000e32:	fa1f f983 	uxth.w	r9, r3
 8000e36:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e3a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e3e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e42:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e46:	45a4      	cmp	ip, r4
 8000e48:	d907      	bls.n	8000e5a <__udivmoddi4+0x1d2>
 8000e4a:	193c      	adds	r4, r7, r4
 8000e4c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e50:	d267      	bcs.n	8000f22 <__udivmoddi4+0x29a>
 8000e52:	45a4      	cmp	ip, r4
 8000e54:	d965      	bls.n	8000f22 <__udivmoddi4+0x29a>
 8000e56:	3b02      	subs	r3, #2
 8000e58:	443c      	add	r4, r7
 8000e5a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e5e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e62:	eba4 040c 	sub.w	r4, r4, ip
 8000e66:	429c      	cmp	r4, r3
 8000e68:	46ce      	mov	lr, r9
 8000e6a:	469c      	mov	ip, r3
 8000e6c:	d351      	bcc.n	8000f12 <__udivmoddi4+0x28a>
 8000e6e:	d04e      	beq.n	8000f0e <__udivmoddi4+0x286>
 8000e70:	b155      	cbz	r5, 8000e88 <__udivmoddi4+0x200>
 8000e72:	ebb8 030e 	subs.w	r3, r8, lr
 8000e76:	eb64 040c 	sbc.w	r4, r4, ip
 8000e7a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e7e:	40cb      	lsrs	r3, r1
 8000e80:	431e      	orrs	r6, r3
 8000e82:	40cc      	lsrs	r4, r1
 8000e84:	e9c5 6400 	strd	r6, r4, [r5]
 8000e88:	2100      	movs	r1, #0
 8000e8a:	e750      	b.n	8000d2e <__udivmoddi4+0xa6>
 8000e8c:	f1c2 0320 	rsb	r3, r2, #32
 8000e90:	fa20 f103 	lsr.w	r1, r0, r3
 8000e94:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e98:	fa24 f303 	lsr.w	r3, r4, r3
 8000e9c:	4094      	lsls	r4, r2
 8000e9e:	430c      	orrs	r4, r1
 8000ea0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ea4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ea8:	fa1f f78c 	uxth.w	r7, ip
 8000eac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000eb0:	fb08 3110 	mls	r1, r8, r0, r3
 8000eb4:	0c23      	lsrs	r3, r4, #16
 8000eb6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eba:	fb00 f107 	mul.w	r1, r0, r7
 8000ebe:	4299      	cmp	r1, r3
 8000ec0:	d908      	bls.n	8000ed4 <__udivmoddi4+0x24c>
 8000ec2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ec6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000eca:	d22c      	bcs.n	8000f26 <__udivmoddi4+0x29e>
 8000ecc:	4299      	cmp	r1, r3
 8000ece:	d92a      	bls.n	8000f26 <__udivmoddi4+0x29e>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	4463      	add	r3, ip
 8000ed4:	1a5b      	subs	r3, r3, r1
 8000ed6:	b2a4      	uxth	r4, r4
 8000ed8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000edc:	fb08 3311 	mls	r3, r8, r1, r3
 8000ee0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ee4:	fb01 f307 	mul.w	r3, r1, r7
 8000ee8:	42a3      	cmp	r3, r4
 8000eea:	d908      	bls.n	8000efe <__udivmoddi4+0x276>
 8000eec:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef0:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ef4:	d213      	bcs.n	8000f1e <__udivmoddi4+0x296>
 8000ef6:	42a3      	cmp	r3, r4
 8000ef8:	d911      	bls.n	8000f1e <__udivmoddi4+0x296>
 8000efa:	3902      	subs	r1, #2
 8000efc:	4464      	add	r4, ip
 8000efe:	1ae4      	subs	r4, r4, r3
 8000f00:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f04:	e739      	b.n	8000d7a <__udivmoddi4+0xf2>
 8000f06:	4604      	mov	r4, r0
 8000f08:	e6f0      	b.n	8000cec <__udivmoddi4+0x64>
 8000f0a:	4608      	mov	r0, r1
 8000f0c:	e706      	b.n	8000d1c <__udivmoddi4+0x94>
 8000f0e:	45c8      	cmp	r8, r9
 8000f10:	d2ae      	bcs.n	8000e70 <__udivmoddi4+0x1e8>
 8000f12:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f16:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f1a:	3801      	subs	r0, #1
 8000f1c:	e7a8      	b.n	8000e70 <__udivmoddi4+0x1e8>
 8000f1e:	4631      	mov	r1, r6
 8000f20:	e7ed      	b.n	8000efe <__udivmoddi4+0x276>
 8000f22:	4603      	mov	r3, r0
 8000f24:	e799      	b.n	8000e5a <__udivmoddi4+0x1d2>
 8000f26:	4630      	mov	r0, r6
 8000f28:	e7d4      	b.n	8000ed4 <__udivmoddi4+0x24c>
 8000f2a:	46d6      	mov	lr, sl
 8000f2c:	e77f      	b.n	8000e2e <__udivmoddi4+0x1a6>
 8000f2e:	4463      	add	r3, ip
 8000f30:	3802      	subs	r0, #2
 8000f32:	e74d      	b.n	8000dd0 <__udivmoddi4+0x148>
 8000f34:	4606      	mov	r6, r0
 8000f36:	4623      	mov	r3, r4
 8000f38:	4608      	mov	r0, r1
 8000f3a:	e70f      	b.n	8000d5c <__udivmoddi4+0xd4>
 8000f3c:	3e02      	subs	r6, #2
 8000f3e:	4463      	add	r3, ip
 8000f40:	e730      	b.n	8000da4 <__udivmoddi4+0x11c>
 8000f42:	bf00      	nop

08000f44 <__aeabi_idiv0>:
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop

08000f48 <ADC_Select_CH0>:
	 // HD44780_PrintStr(char);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void ADC_Select_CH0(void){
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	af00      	add	r7, sp, #0
	  sConfig.Channel = ADC_CHANNEL_0;
 8000f4c:	4b09      	ldr	r3, [pc, #36]	@ (8000f74 <ADC_Select_CH0+0x2c>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	601a      	str	r2, [r3, #0]
	  sConfig.Rank = 1;
 8000f52:	4b08      	ldr	r3, [pc, #32]	@ (8000f74 <ADC_Select_CH0+0x2c>)
 8000f54:	2201      	movs	r2, #1
 8000f56:	605a      	str	r2, [r3, #4]
	  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000f58:	4b06      	ldr	r3, [pc, #24]	@ (8000f74 <ADC_Select_CH0+0x2c>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	609a      	str	r2, [r3, #8]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f5e:	4905      	ldr	r1, [pc, #20]	@ (8000f74 <ADC_Select_CH0+0x2c>)
 8000f60:	4805      	ldr	r0, [pc, #20]	@ (8000f78 <ADC_Select_CH0+0x30>)
 8000f62:	f001 f8d9 	bl	8002118 <HAL_ADC_ConfigChannel>
 8000f66:	4603      	mov	r3, r0
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d001      	beq.n	8000f70 <ADC_Select_CH0+0x28>
	  {
	  Error_Handler();
 8000f6c:	f000 fbba 	bl	80016e4 <Error_Handler>
	  }
}
 8000f70:	bf00      	nop
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	2000039c 	.word	0x2000039c
 8000f78:	200001f8 	.word	0x200001f8

08000f7c <ADC_Select_CH1>:
void ADC_Select_CH1(void){
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	af00      	add	r7, sp, #0
	 sConfig.Channel = ADC_CHANNEL_1;
 8000f80:	4b08      	ldr	r3, [pc, #32]	@ (8000fa4 <ADC_Select_CH1+0x28>)
 8000f82:	2201      	movs	r2, #1
 8000f84:	601a      	str	r2, [r3, #0]
     sConfig.Rank = 1;
 8000f86:	4b07      	ldr	r3, [pc, #28]	@ (8000fa4 <ADC_Select_CH1+0x28>)
 8000f88:	2201      	movs	r2, #1
 8000f8a:	605a      	str	r2, [r3, #4]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f8c:	4905      	ldr	r1, [pc, #20]	@ (8000fa4 <ADC_Select_CH1+0x28>)
 8000f8e:	4806      	ldr	r0, [pc, #24]	@ (8000fa8 <ADC_Select_CH1+0x2c>)
 8000f90:	f001 f8c2 	bl	8002118 <HAL_ADC_ConfigChannel>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d001      	beq.n	8000f9e <ADC_Select_CH1+0x22>
	  {
	    Error_Handler();
 8000f9a:	f000 fba3 	bl	80016e4 <Error_Handler>
	}
}
 8000f9e:	bf00      	nop
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	2000039c 	.word	0x2000039c
 8000fa8:	200001f8 	.word	0x200001f8
 8000fac:	00000000 	.word	0x00000000

08000fb0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fb0:	b5b0      	push	{r4, r5, r7, lr}
 8000fb2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fb4:	f000 fe56 	bl	8001c64 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fb8:	f000 f924 	bl	8001204 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fbc:	f000 fb4e 	bl	800165c <MX_GPIO_Init>
  MX_DMA_Init();
 8000fc0:	f000 fb2c 	bl	800161c <MX_DMA_Init>
  MX_ADC1_Init();
 8000fc4:	f000 f986 	bl	80012d4 <MX_ADC1_Init>
  MX_TIM1_Init();
 8000fc8:	f000 fa12 	bl	80013f0 <MX_TIM1_Init>
  MX_I2C1_Init();
 8000fcc:	f000 f9e2 	bl	8001394 <MX_I2C1_Init>
  MX_TIM2_Init();
 8000fd0:	f000 faae 	bl	8001530 <MX_TIM2_Init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
//	  HD44780_Init(2);
	  ADC_Select_CH0();
 8000fd4:	f7ff ffb8 	bl	8000f48 <ADC_Select_CH0>
	  HAL_ADC_Start(&hadc1);
 8000fd8:	487b      	ldr	r0, [pc, #492]	@ (80011c8 <main+0x218>)
 8000fda:	f000 ff1d 	bl	8001e18 <HAL_ADC_Start>
	  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 8000fde:	2100      	movs	r1, #0
 8000fe0:	487a      	ldr	r0, [pc, #488]	@ (80011cc <main+0x21c>)
 8000fe2:	f002 feb7 	bl	8003d54 <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000fe6:	2100      	movs	r1, #0
 8000fe8:	4879      	ldr	r0, [pc, #484]	@ (80011d0 <main+0x220>)
 8000fea:	f002 feb3 	bl	8003d54 <HAL_TIM_PWM_Start>
	  if(HAL_ADC_PollForConversion(&hadc1,10)==HAL_OK){
 8000fee:	210a      	movs	r1, #10
 8000ff0:	4875      	ldr	r0, [pc, #468]	@ (80011c8 <main+0x218>)
 8000ff2:	f000 fff8 	bl	8001fe6 <HAL_ADC_PollForConversion>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d106      	bne.n	800100a <main+0x5a>
		  adc_val[0]=HAL_ADC_GetValue(&hadc1);}
 8000ffc:	4872      	ldr	r0, [pc, #456]	@ (80011c8 <main+0x218>)
 8000ffe:	f001 f87d 	bl	80020fc <HAL_ADC_GetValue>
 8001002:	4603      	mov	r3, r0
 8001004:	4a73      	ldr	r2, [pc, #460]	@ (80011d4 <main+0x224>)
 8001006:	6013      	str	r3, [r2, #0]
 8001008:	e002      	b.n	8001010 <main+0x60>
		  else{
			  adc_val[0]=0;
 800100a:	4b72      	ldr	r3, [pc, #456]	@ (80011d4 <main+0x224>)
 800100c:	2200      	movs	r2, #0
 800100e:	601a      	str	r2, [r3, #0]
		  }
	  HAL_ADC_Stop(&hadc1);
 8001010:	486d      	ldr	r0, [pc, #436]	@ (80011c8 <main+0x218>)
 8001012:	f000 ffb5 	bl	8001f80 <HAL_ADC_Stop>
	  ADC_Select_CH1();
 8001016:	f7ff ffb1 	bl	8000f7c <ADC_Select_CH1>
	  HAL_ADC_Start(&hadc1);
 800101a:	486b      	ldr	r0, [pc, #428]	@ (80011c8 <main+0x218>)
 800101c:	f000 fefc 	bl	8001e18 <HAL_ADC_Start>
	  if(HAL_ADC_PollForConversion(&hadc1,10)==HAL_OK){
 8001020:	210a      	movs	r1, #10
 8001022:	4869      	ldr	r0, [pc, #420]	@ (80011c8 <main+0x218>)
 8001024:	f000 ffdf 	bl	8001fe6 <HAL_ADC_PollForConversion>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	d106      	bne.n	800103c <main+0x8c>
		  adc_val[1]=HAL_ADC_GetValue(&hadc1);}
 800102e:	4866      	ldr	r0, [pc, #408]	@ (80011c8 <main+0x218>)
 8001030:	f001 f864 	bl	80020fc <HAL_ADC_GetValue>
 8001034:	4603      	mov	r3, r0
 8001036:	4a67      	ldr	r2, [pc, #412]	@ (80011d4 <main+0x224>)
 8001038:	6053      	str	r3, [r2, #4]
 800103a:	e002      	b.n	8001042 <main+0x92>
	  else{
	  			  adc_val[1]=0;
 800103c:	4b65      	ldr	r3, [pc, #404]	@ (80011d4 <main+0x224>)
 800103e:	2200      	movs	r2, #0
 8001040:	605a      	str	r2, [r3, #4]
	  		  }
      HAL_ADC_Stop(&hadc1);
 8001042:	4861      	ldr	r0, [pc, #388]	@ (80011c8 <main+0x218>)
 8001044:	f000 ff9c 	bl	8001f80 <HAL_ADC_Stop>
	  //ldr_value=ldr_val;
	  HAL_Delay(100);
 8001048:	2064      	movs	r0, #100	@ 0x64
 800104a:	f000 fe7d 	bl	8001d48 <HAL_Delay>
	  ldr_val=adc_val[0];
 800104e:	4b61      	ldr	r3, [pc, #388]	@ (80011d4 <main+0x224>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	4a61      	ldr	r2, [pc, #388]	@ (80011d8 <main+0x228>)
 8001054:	6013      	str	r3, [r2, #0]
	  readValue=adc_val[1];
 8001056:	4b5f      	ldr	r3, [pc, #380]	@ (80011d4 <main+0x224>)
 8001058:	685b      	ldr	r3, [r3, #4]
 800105a:	ee07 3a90 	vmov	s15, r3
 800105e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001062:	4b5e      	ldr	r3, [pc, #376]	@ (80011dc <main+0x22c>)
 8001064:	edc3 7a00 	vstr	s15, [r3]
	  ldr_value=ldr_val;
 8001068:	4b5b      	ldr	r3, [pc, #364]	@ (80011d8 <main+0x228>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	ee07 3a90 	vmov	s15, r3
 8001070:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001074:	4b5a      	ldr	r3, [pc, #360]	@ (80011e0 <main+0x230>)
 8001076:	edc3 7a00 	vstr	s15, [r3]

	  rawVoltage =  readValue * 3.3 * 1.6/ 4095;
 800107a:	4b58      	ldr	r3, [pc, #352]	@ (80011dc <main+0x22c>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	4618      	mov	r0, r3
 8001080:	f7ff fa6a 	bl	8000558 <__aeabi_f2d>
 8001084:	a34a      	add	r3, pc, #296	@ (adr r3, 80011b0 <main+0x200>)
 8001086:	e9d3 2300 	ldrd	r2, r3, [r3]
 800108a:	f7ff fabd 	bl	8000608 <__aeabi_dmul>
 800108e:	4602      	mov	r2, r0
 8001090:	460b      	mov	r3, r1
 8001092:	4610      	mov	r0, r2
 8001094:	4619      	mov	r1, r3
 8001096:	a348      	add	r3, pc, #288	@ (adr r3, 80011b8 <main+0x208>)
 8001098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800109c:	f7ff fab4 	bl	8000608 <__aeabi_dmul>
 80010a0:	4602      	mov	r2, r0
 80010a2:	460b      	mov	r3, r1
 80010a4:	4610      	mov	r0, r2
 80010a6:	4619      	mov	r1, r3
 80010a8:	a345      	add	r3, pc, #276	@ (adr r3, 80011c0 <main+0x210>)
 80010aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ae:	f7ff fbd5 	bl	800085c <__aeabi_ddiv>
 80010b2:	4602      	mov	r2, r0
 80010b4:	460b      	mov	r3, r1
 80010b6:	4610      	mov	r0, r2
 80010b8:	4619      	mov	r1, r3
 80010ba:	f7ff fd7d 	bl	8000bb8 <__aeabi_d2f>
 80010be:	4603      	mov	r3, r0
 80010c0:	4a48      	ldr	r2, [pc, #288]	@ (80011e4 <main+0x234>)
 80010c2:	6013      	str	r3, [r2, #0]
	  current =(rawVoltage - 2.5)/sensitivity;
 80010c4:	4b47      	ldr	r3, [pc, #284]	@ (80011e4 <main+0x234>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	4618      	mov	r0, r3
 80010ca:	f7ff fa45 	bl	8000558 <__aeabi_f2d>
 80010ce:	f04f 0200 	mov.w	r2, #0
 80010d2:	4b45      	ldr	r3, [pc, #276]	@ (80011e8 <main+0x238>)
 80010d4:	f7ff f8e0 	bl	8000298 <__aeabi_dsub>
 80010d8:	4602      	mov	r2, r0
 80010da:	460b      	mov	r3, r1
 80010dc:	4614      	mov	r4, r2
 80010de:	461d      	mov	r5, r3
 80010e0:	4b42      	ldr	r3, [pc, #264]	@ (80011ec <main+0x23c>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	4618      	mov	r0, r3
 80010e6:	f7ff fa37 	bl	8000558 <__aeabi_f2d>
 80010ea:	4602      	mov	r2, r0
 80010ec:	460b      	mov	r3, r1
 80010ee:	4620      	mov	r0, r4
 80010f0:	4629      	mov	r1, r5
 80010f2:	f7ff fbb3 	bl	800085c <__aeabi_ddiv>
 80010f6:	4602      	mov	r2, r0
 80010f8:	460b      	mov	r3, r1
 80010fa:	4610      	mov	r0, r2
 80010fc:	4619      	mov	r1, r3
 80010fe:	f7ff fd5b 	bl	8000bb8 <__aeabi_d2f>
 8001102:	4603      	mov	r3, r0
 8001104:	4a3a      	ldr	r2, [pc, #232]	@ (80011f0 <main+0x240>)
 8001106:	6013      	str	r3, [r2, #0]
	  if(current<0){
 8001108:	4b39      	ldr	r3, [pc, #228]	@ (80011f0 <main+0x240>)
 800110a:	edd3 7a00 	vldr	s15, [r3]
 800110e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001112:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001116:	d503      	bpl.n	8001120 <main+0x170>
		  current=0;//sensitivity depends on model
 8001118:	4b35      	ldr	r3, [pc, #212]	@ (80011f0 <main+0x240>)
 800111a:	f04f 0200 	mov.w	r2, #0
 800111e:	601a      	str	r2, [r3, #0]
	  }

	  error =ldr_val - 500;
 8001120:	4b2d      	ldr	r3, [pc, #180]	@ (80011d8 <main+0x228>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8001128:	461a      	mov	r2, r3
 800112a:	4b32      	ldr	r3, [pc, #200]	@ (80011f4 <main+0x244>)
 800112c:	601a      	str	r2, [r3, #0]
	  	if (error >50){
 800112e:	4b31      	ldr	r3, [pc, #196]	@ (80011f4 <main+0x244>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	2b32      	cmp	r3, #50	@ 0x32
 8001134:	dd2d      	ble.n	8001192 <main+0x1e2>
	  		dc = error * Kp;
 8001136:	4b2f      	ldr	r3, [pc, #188]	@ (80011f4 <main+0x244>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	ee07 3a90 	vmov	s15, r3
 800113e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001142:	4b2d      	ldr	r3, [pc, #180]	@ (80011f8 <main+0x248>)
 8001144:	edd3 7a00 	vldr	s15, [r3]
 8001148:	ee67 7a27 	vmul.f32	s15, s14, s15
 800114c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001150:	ee17 2a90 	vmov	r2, s15
 8001154:	4b29      	ldr	r3, [pc, #164]	@ (80011fc <main+0x24c>)
 8001156:	601a      	str	r2, [r3, #0]
	  		if (dc > 1000){
 8001158:	4b28      	ldr	r3, [pc, #160]	@ (80011fc <main+0x24c>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001160:	d904      	bls.n	800116c <main+0x1bc>
	  			dc = 990;
 8001162:	4b26      	ldr	r3, [pc, #152]	@ (80011fc <main+0x24c>)
 8001164:	f240 32de 	movw	r2, #990	@ 0x3de
 8001168:	601a      	str	r2, [r3, #0]
 800116a:	e733      	b.n	8000fd4 <main+0x24>
	  		}
	  		else if(dc<0){
	  			dc=0;
	  		}
	  		else{
	  			TIM1->CCR1 = dc;
 800116c:	4a24      	ldr	r2, [pc, #144]	@ (8001200 <main+0x250>)
 800116e:	4b23      	ldr	r3, [pc, #140]	@ (80011fc <main+0x24c>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	6353      	str	r3, [r2, #52]	@ 0x34
	  			TIM1->CCR2 = dc;
 8001174:	4a22      	ldr	r2, [pc, #136]	@ (8001200 <main+0x250>)
 8001176:	4b21      	ldr	r3, [pc, #132]	@ (80011fc <main+0x24c>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	6393      	str	r3, [r2, #56]	@ 0x38
	  			TIM2->CCR1 = dc;
 800117c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001180:	4b1e      	ldr	r3, [pc, #120]	@ (80011fc <main+0x24c>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	6353      	str	r3, [r2, #52]	@ 0x34
	  			TIM2->CCR2 = dc;
 8001186:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800118a:	4b1c      	ldr	r3, [pc, #112]	@ (80011fc <main+0x24c>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	6393      	str	r3, [r2, #56]	@ 0x38
 8001190:	e720      	b.n	8000fd4 <main+0x24>
	  		}
	  	}
	  	else{
	  		TIM1->CCR1 = 0;
 8001192:	4b1b      	ldr	r3, [pc, #108]	@ (8001200 <main+0x250>)
 8001194:	2200      	movs	r2, #0
 8001196:	635a      	str	r2, [r3, #52]	@ 0x34
	  		TIM1->CCR2 = 0;
 8001198:	4b19      	ldr	r3, [pc, #100]	@ (8001200 <main+0x250>)
 800119a:	2200      	movs	r2, #0
 800119c:	639a      	str	r2, [r3, #56]	@ 0x38
	  		TIM2->CCR1 = 0;
 800119e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80011a2:	2200      	movs	r2, #0
 80011a4:	635a      	str	r2, [r3, #52]	@ 0x34
	  		TIM2->CCR2 = 0;
 80011a6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80011aa:	2200      	movs	r2, #0
 80011ac:	639a      	str	r2, [r3, #56]	@ 0x38
	  ADC_Select_CH0();
 80011ae:	e711      	b.n	8000fd4 <main+0x24>
 80011b0:	66666666 	.word	0x66666666
 80011b4:	400a6666 	.word	0x400a6666
 80011b8:	9999999a 	.word	0x9999999a
 80011bc:	3ff99999 	.word	0x3ff99999
 80011c0:	00000000 	.word	0x00000000
 80011c4:	40affe00 	.word	0x40affe00
 80011c8:	200001f8 	.word	0x200001f8
 80011cc:	200002f4 	.word	0x200002f4
 80011d0:	2000033c 	.word	0x2000033c
 80011d4:	20000384 	.word	0x20000384
 80011d8:	2000038c 	.word	0x2000038c
 80011dc:	200003ac 	.word	0x200003ac
 80011e0:	20000394 	.word	0x20000394
 80011e4:	200003b0 	.word	0x200003b0
 80011e8:	40040000 	.word	0x40040000
 80011ec:	20000004 	.word	0x20000004
 80011f0:	200003b4 	.word	0x200003b4
 80011f4:	20000390 	.word	0x20000390
 80011f8:	20000000 	.word	0x20000000
 80011fc:	20000398 	.word	0x20000398
 8001200:	40010000 	.word	0x40010000

08001204 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b094      	sub	sp, #80	@ 0x50
 8001208:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800120a:	f107 0320 	add.w	r3, r7, #32
 800120e:	2230      	movs	r2, #48	@ 0x30
 8001210:	2100      	movs	r1, #0
 8001212:	4618      	mov	r0, r3
 8001214:	f004 f8cd 	bl	80053b2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001218:	f107 030c 	add.w	r3, r7, #12
 800121c:	2200      	movs	r2, #0
 800121e:	601a      	str	r2, [r3, #0]
 8001220:	605a      	str	r2, [r3, #4]
 8001222:	609a      	str	r2, [r3, #8]
 8001224:	60da      	str	r2, [r3, #12]
 8001226:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001228:	2300      	movs	r3, #0
 800122a:	60bb      	str	r3, [r7, #8]
 800122c:	4b27      	ldr	r3, [pc, #156]	@ (80012cc <SystemClock_Config+0xc8>)
 800122e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001230:	4a26      	ldr	r2, [pc, #152]	@ (80012cc <SystemClock_Config+0xc8>)
 8001232:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001236:	6413      	str	r3, [r2, #64]	@ 0x40
 8001238:	4b24      	ldr	r3, [pc, #144]	@ (80012cc <SystemClock_Config+0xc8>)
 800123a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800123c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001240:	60bb      	str	r3, [r7, #8]
 8001242:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001244:	2300      	movs	r3, #0
 8001246:	607b      	str	r3, [r7, #4]
 8001248:	4b21      	ldr	r3, [pc, #132]	@ (80012d0 <SystemClock_Config+0xcc>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	4a20      	ldr	r2, [pc, #128]	@ (80012d0 <SystemClock_Config+0xcc>)
 800124e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001252:	6013      	str	r3, [r2, #0]
 8001254:	4b1e      	ldr	r3, [pc, #120]	@ (80012d0 <SystemClock_Config+0xcc>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800125c:	607b      	str	r3, [r7, #4]
 800125e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001260:	2301      	movs	r3, #1
 8001262:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001264:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001268:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800126a:	2302      	movs	r3, #2
 800126c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800126e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001272:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001274:	2304      	movs	r3, #4
 8001276:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001278:	23c0      	movs	r3, #192	@ 0xc0
 800127a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800127c:	2304      	movs	r3, #4
 800127e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8001280:	2308      	movs	r3, #8
 8001282:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001284:	f107 0320 	add.w	r3, r7, #32
 8001288:	4618      	mov	r0, r3
 800128a:	f002 f837 	bl	80032fc <HAL_RCC_OscConfig>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d001      	beq.n	8001298 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001294:	f000 fa26 	bl	80016e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001298:	230f      	movs	r3, #15
 800129a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800129c:	2302      	movs	r3, #2
 800129e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012a0:	2300      	movs	r3, #0
 80012a2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80012a4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80012a8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012aa:	2300      	movs	r3, #0
 80012ac:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80012ae:	f107 030c 	add.w	r3, r7, #12
 80012b2:	2103      	movs	r1, #3
 80012b4:	4618      	mov	r0, r3
 80012b6:	f002 fa99 	bl	80037ec <HAL_RCC_ClockConfig>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d001      	beq.n	80012c4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80012c0:	f000 fa10 	bl	80016e4 <Error_Handler>
  }
}
 80012c4:	bf00      	nop
 80012c6:	3750      	adds	r7, #80	@ 0x50
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	40023800 	.word	0x40023800
 80012d0:	40007000 	.word	0x40007000

080012d4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b084      	sub	sp, #16
 80012d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80012da:	463b      	mov	r3, r7
 80012dc:	2200      	movs	r2, #0
 80012de:	601a      	str	r2, [r3, #0]
 80012e0:	605a      	str	r2, [r3, #4]
 80012e2:	609a      	str	r2, [r3, #8]
 80012e4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80012e6:	4b28      	ldr	r3, [pc, #160]	@ (8001388 <MX_ADC1_Init+0xb4>)
 80012e8:	4a28      	ldr	r2, [pc, #160]	@ (800138c <MX_ADC1_Init+0xb8>)
 80012ea:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80012ec:	4b26      	ldr	r3, [pc, #152]	@ (8001388 <MX_ADC1_Init+0xb4>)
 80012ee:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80012f2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80012f4:	4b24      	ldr	r3, [pc, #144]	@ (8001388 <MX_ADC1_Init+0xb4>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80012fa:	4b23      	ldr	r3, [pc, #140]	@ (8001388 <MX_ADC1_Init+0xb4>)
 80012fc:	2201      	movs	r2, #1
 80012fe:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001300:	4b21      	ldr	r3, [pc, #132]	@ (8001388 <MX_ADC1_Init+0xb4>)
 8001302:	2200      	movs	r2, #0
 8001304:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001306:	4b20      	ldr	r3, [pc, #128]	@ (8001388 <MX_ADC1_Init+0xb4>)
 8001308:	2200      	movs	r2, #0
 800130a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800130e:	4b1e      	ldr	r3, [pc, #120]	@ (8001388 <MX_ADC1_Init+0xb4>)
 8001310:	2200      	movs	r2, #0
 8001312:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001314:	4b1c      	ldr	r3, [pc, #112]	@ (8001388 <MX_ADC1_Init+0xb4>)
 8001316:	4a1e      	ldr	r2, [pc, #120]	@ (8001390 <MX_ADC1_Init+0xbc>)
 8001318:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800131a:	4b1b      	ldr	r3, [pc, #108]	@ (8001388 <MX_ADC1_Init+0xb4>)
 800131c:	2200      	movs	r2, #0
 800131e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8001320:	4b19      	ldr	r3, [pc, #100]	@ (8001388 <MX_ADC1_Init+0xb4>)
 8001322:	2202      	movs	r2, #2
 8001324:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001326:	4b18      	ldr	r3, [pc, #96]	@ (8001388 <MX_ADC1_Init+0xb4>)
 8001328:	2200      	movs	r2, #0
 800132a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800132e:	4b16      	ldr	r3, [pc, #88]	@ (8001388 <MX_ADC1_Init+0xb4>)
 8001330:	2201      	movs	r2, #1
 8001332:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001334:	4814      	ldr	r0, [pc, #80]	@ (8001388 <MX_ADC1_Init+0xb4>)
 8001336:	f000 fd2b 	bl	8001d90 <HAL_ADC_Init>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d001      	beq.n	8001344 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001340:	f000 f9d0 	bl	80016e4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001344:	2300      	movs	r3, #0
 8001346:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001348:	2301      	movs	r3, #1
 800134a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800134c:	2300      	movs	r3, #0
 800134e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001350:	463b      	mov	r3, r7
 8001352:	4619      	mov	r1, r3
 8001354:	480c      	ldr	r0, [pc, #48]	@ (8001388 <MX_ADC1_Init+0xb4>)
 8001356:	f000 fedf 	bl	8002118 <HAL_ADC_ConfigChannel>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d001      	beq.n	8001364 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001360:	f000 f9c0 	bl	80016e4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001364:	2301      	movs	r3, #1
 8001366:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001368:	2302      	movs	r3, #2
 800136a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800136c:	463b      	mov	r3, r7
 800136e:	4619      	mov	r1, r3
 8001370:	4805      	ldr	r0, [pc, #20]	@ (8001388 <MX_ADC1_Init+0xb4>)
 8001372:	f000 fed1 	bl	8002118 <HAL_ADC_ConfigChannel>
 8001376:	4603      	mov	r3, r0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d001      	beq.n	8001380 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800137c:	f000 f9b2 	bl	80016e4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001380:	bf00      	nop
 8001382:	3710      	adds	r7, #16
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}
 8001388:	200001f8 	.word	0x200001f8
 800138c:	40012000 	.word	0x40012000
 8001390:	0f000001 	.word	0x0f000001

08001394 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001398:	4b12      	ldr	r3, [pc, #72]	@ (80013e4 <MX_I2C1_Init+0x50>)
 800139a:	4a13      	ldr	r2, [pc, #76]	@ (80013e8 <MX_I2C1_Init+0x54>)
 800139c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800139e:	4b11      	ldr	r3, [pc, #68]	@ (80013e4 <MX_I2C1_Init+0x50>)
 80013a0:	4a12      	ldr	r2, [pc, #72]	@ (80013ec <MX_I2C1_Init+0x58>)
 80013a2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80013a4:	4b0f      	ldr	r3, [pc, #60]	@ (80013e4 <MX_I2C1_Init+0x50>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80013aa:	4b0e      	ldr	r3, [pc, #56]	@ (80013e4 <MX_I2C1_Init+0x50>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013b0:	4b0c      	ldr	r3, [pc, #48]	@ (80013e4 <MX_I2C1_Init+0x50>)
 80013b2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80013b6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013b8:	4b0a      	ldr	r3, [pc, #40]	@ (80013e4 <MX_I2C1_Init+0x50>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80013be:	4b09      	ldr	r3, [pc, #36]	@ (80013e4 <MX_I2C1_Init+0x50>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013c4:	4b07      	ldr	r3, [pc, #28]	@ (80013e4 <MX_I2C1_Init+0x50>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013ca:	4b06      	ldr	r3, [pc, #24]	@ (80013e4 <MX_I2C1_Init+0x50>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80013d0:	4804      	ldr	r0, [pc, #16]	@ (80013e4 <MX_I2C1_Init+0x50>)
 80013d2:	f001 fe4f 	bl	8003074 <HAL_I2C_Init>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d001      	beq.n	80013e0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80013dc:	f000 f982 	bl	80016e4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80013e0:	bf00      	nop
 80013e2:	bd80      	pop	{r7, pc}
 80013e4:	200002a0 	.word	0x200002a0
 80013e8:	40005400 	.word	0x40005400
 80013ec:	000186a0 	.word	0x000186a0

080013f0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b096      	sub	sp, #88	@ 0x58
 80013f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013f6:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80013fa:	2200      	movs	r2, #0
 80013fc:	601a      	str	r2, [r3, #0]
 80013fe:	605a      	str	r2, [r3, #4]
 8001400:	609a      	str	r2, [r3, #8]
 8001402:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001404:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001408:	2200      	movs	r2, #0
 800140a:	601a      	str	r2, [r3, #0]
 800140c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800140e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001412:	2200      	movs	r2, #0
 8001414:	601a      	str	r2, [r3, #0]
 8001416:	605a      	str	r2, [r3, #4]
 8001418:	609a      	str	r2, [r3, #8]
 800141a:	60da      	str	r2, [r3, #12]
 800141c:	611a      	str	r2, [r3, #16]
 800141e:	615a      	str	r2, [r3, #20]
 8001420:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001422:	1d3b      	adds	r3, r7, #4
 8001424:	2220      	movs	r2, #32
 8001426:	2100      	movs	r1, #0
 8001428:	4618      	mov	r0, r3
 800142a:	f003 ffc2 	bl	80053b2 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800142e:	4b3e      	ldr	r3, [pc, #248]	@ (8001528 <MX_TIM1_Init+0x138>)
 8001430:	4a3e      	ldr	r2, [pc, #248]	@ (800152c <MX_TIM1_Init+0x13c>)
 8001432:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 95;
 8001434:	4b3c      	ldr	r3, [pc, #240]	@ (8001528 <MX_TIM1_Init+0x138>)
 8001436:	225f      	movs	r2, #95	@ 0x5f
 8001438:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800143a:	4b3b      	ldr	r3, [pc, #236]	@ (8001528 <MX_TIM1_Init+0x138>)
 800143c:	2200      	movs	r2, #0
 800143e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8001440:	4b39      	ldr	r3, [pc, #228]	@ (8001528 <MX_TIM1_Init+0x138>)
 8001442:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001446:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001448:	4b37      	ldr	r3, [pc, #220]	@ (8001528 <MX_TIM1_Init+0x138>)
 800144a:	2200      	movs	r2, #0
 800144c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800144e:	4b36      	ldr	r3, [pc, #216]	@ (8001528 <MX_TIM1_Init+0x138>)
 8001450:	2200      	movs	r2, #0
 8001452:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001454:	4b34      	ldr	r3, [pc, #208]	@ (8001528 <MX_TIM1_Init+0x138>)
 8001456:	2280      	movs	r2, #128	@ 0x80
 8001458:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800145a:	4833      	ldr	r0, [pc, #204]	@ (8001528 <MX_TIM1_Init+0x138>)
 800145c:	f002 fbd2 	bl	8003c04 <HAL_TIM_Base_Init>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d001      	beq.n	800146a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001466:	f000 f93d 	bl	80016e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800146a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800146e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001470:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001474:	4619      	mov	r1, r3
 8001476:	482c      	ldr	r0, [pc, #176]	@ (8001528 <MX_TIM1_Init+0x138>)
 8001478:	f002 fdde 	bl	8004038 <HAL_TIM_ConfigClockSource>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	d001      	beq.n	8001486 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001482:	f000 f92f 	bl	80016e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001486:	4828      	ldr	r0, [pc, #160]	@ (8001528 <MX_TIM1_Init+0x138>)
 8001488:	f002 fc0b 	bl	8003ca2 <HAL_TIM_PWM_Init>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d001      	beq.n	8001496 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001492:	f000 f927 	bl	80016e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001496:	2300      	movs	r3, #0
 8001498:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800149a:	2300      	movs	r3, #0
 800149c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800149e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80014a2:	4619      	mov	r1, r3
 80014a4:	4820      	ldr	r0, [pc, #128]	@ (8001528 <MX_TIM1_Init+0x138>)
 80014a6:	f003 f967 	bl	8004778 <HAL_TIMEx_MasterConfigSynchronization>
 80014aa:	4603      	mov	r3, r0
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80014b0:	f000 f918 	bl	80016e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014b4:	2360      	movs	r3, #96	@ 0x60
 80014b6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80014b8:	2300      	movs	r3, #0
 80014ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014bc:	2300      	movs	r3, #0
 80014be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80014c0:	2300      	movs	r3, #0
 80014c2:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014c4:	2300      	movs	r3, #0
 80014c6:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80014c8:	2300      	movs	r3, #0
 80014ca:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80014cc:	2300      	movs	r3, #0
 80014ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014d4:	2200      	movs	r2, #0
 80014d6:	4619      	mov	r1, r3
 80014d8:	4813      	ldr	r0, [pc, #76]	@ (8001528 <MX_TIM1_Init+0x138>)
 80014da:	f002 fceb 	bl	8003eb4 <HAL_TIM_PWM_ConfigChannel>
 80014de:	4603      	mov	r3, r0
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d001      	beq.n	80014e8 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80014e4:	f000 f8fe 	bl	80016e4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80014e8:	2300      	movs	r3, #0
 80014ea:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80014ec:	2300      	movs	r3, #0
 80014ee:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80014f0:	2300      	movs	r3, #0
 80014f2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80014f4:	2300      	movs	r3, #0
 80014f6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80014f8:	2300      	movs	r3, #0
 80014fa:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80014fc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001500:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001502:	2300      	movs	r3, #0
 8001504:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001506:	1d3b      	adds	r3, r7, #4
 8001508:	4619      	mov	r1, r3
 800150a:	4807      	ldr	r0, [pc, #28]	@ (8001528 <MX_TIM1_Init+0x138>)
 800150c:	f003 f9a2 	bl	8004854 <HAL_TIMEx_ConfigBreakDeadTime>
 8001510:	4603      	mov	r3, r0
 8001512:	2b00      	cmp	r3, #0
 8001514:	d001      	beq.n	800151a <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8001516:	f000 f8e5 	bl	80016e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800151a:	4803      	ldr	r0, [pc, #12]	@ (8001528 <MX_TIM1_Init+0x138>)
 800151c:	f000 fa06 	bl	800192c <HAL_TIM_MspPostInit>

}
 8001520:	bf00      	nop
 8001522:	3758      	adds	r7, #88	@ 0x58
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}
 8001528:	200002f4 	.word	0x200002f4
 800152c:	40010000 	.word	0x40010000

08001530 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b08e      	sub	sp, #56	@ 0x38
 8001534:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001536:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800153a:	2200      	movs	r2, #0
 800153c:	601a      	str	r2, [r3, #0]
 800153e:	605a      	str	r2, [r3, #4]
 8001540:	609a      	str	r2, [r3, #8]
 8001542:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001544:	f107 0320 	add.w	r3, r7, #32
 8001548:	2200      	movs	r2, #0
 800154a:	601a      	str	r2, [r3, #0]
 800154c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800154e:	1d3b      	adds	r3, r7, #4
 8001550:	2200      	movs	r2, #0
 8001552:	601a      	str	r2, [r3, #0]
 8001554:	605a      	str	r2, [r3, #4]
 8001556:	609a      	str	r2, [r3, #8]
 8001558:	60da      	str	r2, [r3, #12]
 800155a:	611a      	str	r2, [r3, #16]
 800155c:	615a      	str	r2, [r3, #20]
 800155e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001560:	4b2d      	ldr	r3, [pc, #180]	@ (8001618 <MX_TIM2_Init+0xe8>)
 8001562:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001566:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 95;
 8001568:	4b2b      	ldr	r3, [pc, #172]	@ (8001618 <MX_TIM2_Init+0xe8>)
 800156a:	225f      	movs	r2, #95	@ 0x5f
 800156c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800156e:	4b2a      	ldr	r3, [pc, #168]	@ (8001618 <MX_TIM2_Init+0xe8>)
 8001570:	2200      	movs	r2, #0
 8001572:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8001574:	4b28      	ldr	r3, [pc, #160]	@ (8001618 <MX_TIM2_Init+0xe8>)
 8001576:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800157a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800157c:	4b26      	ldr	r3, [pc, #152]	@ (8001618 <MX_TIM2_Init+0xe8>)
 800157e:	2200      	movs	r2, #0
 8001580:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001582:	4b25      	ldr	r3, [pc, #148]	@ (8001618 <MX_TIM2_Init+0xe8>)
 8001584:	2280      	movs	r2, #128	@ 0x80
 8001586:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001588:	4823      	ldr	r0, [pc, #140]	@ (8001618 <MX_TIM2_Init+0xe8>)
 800158a:	f002 fb3b 	bl	8003c04 <HAL_TIM_Base_Init>
 800158e:	4603      	mov	r3, r0
 8001590:	2b00      	cmp	r3, #0
 8001592:	d001      	beq.n	8001598 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001594:	f000 f8a6 	bl	80016e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001598:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800159c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800159e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80015a2:	4619      	mov	r1, r3
 80015a4:	481c      	ldr	r0, [pc, #112]	@ (8001618 <MX_TIM2_Init+0xe8>)
 80015a6:	f002 fd47 	bl	8004038 <HAL_TIM_ConfigClockSource>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d001      	beq.n	80015b4 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80015b0:	f000 f898 	bl	80016e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80015b4:	4818      	ldr	r0, [pc, #96]	@ (8001618 <MX_TIM2_Init+0xe8>)
 80015b6:	f002 fb74 	bl	8003ca2 <HAL_TIM_PWM_Init>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d001      	beq.n	80015c4 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80015c0:	f000 f890 	bl	80016e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015c4:	2300      	movs	r3, #0
 80015c6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015c8:	2300      	movs	r3, #0
 80015ca:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015cc:	f107 0320 	add.w	r3, r7, #32
 80015d0:	4619      	mov	r1, r3
 80015d2:	4811      	ldr	r0, [pc, #68]	@ (8001618 <MX_TIM2_Init+0xe8>)
 80015d4:	f003 f8d0 	bl	8004778 <HAL_TIMEx_MasterConfigSynchronization>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80015de:	f000 f881 	bl	80016e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015e2:	2360      	movs	r3, #96	@ 0x60
 80015e4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80015e6:	2300      	movs	r3, #0
 80015e8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015ea:	2300      	movs	r3, #0
 80015ec:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015ee:	2300      	movs	r3, #0
 80015f0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80015f2:	1d3b      	adds	r3, r7, #4
 80015f4:	2200      	movs	r2, #0
 80015f6:	4619      	mov	r1, r3
 80015f8:	4807      	ldr	r0, [pc, #28]	@ (8001618 <MX_TIM2_Init+0xe8>)
 80015fa:	f002 fc5b 	bl	8003eb4 <HAL_TIM_PWM_ConfigChannel>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d001      	beq.n	8001608 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001604:	f000 f86e 	bl	80016e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001608:	4803      	ldr	r0, [pc, #12]	@ (8001618 <MX_TIM2_Init+0xe8>)
 800160a:	f000 f98f 	bl	800192c <HAL_TIM_MspPostInit>

}
 800160e:	bf00      	nop
 8001610:	3738      	adds	r7, #56	@ 0x38
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	2000033c 	.word	0x2000033c

0800161c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b082      	sub	sp, #8
 8001620:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001622:	2300      	movs	r3, #0
 8001624:	607b      	str	r3, [r7, #4]
 8001626:	4b0c      	ldr	r3, [pc, #48]	@ (8001658 <MX_DMA_Init+0x3c>)
 8001628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800162a:	4a0b      	ldr	r2, [pc, #44]	@ (8001658 <MX_DMA_Init+0x3c>)
 800162c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001630:	6313      	str	r3, [r2, #48]	@ 0x30
 8001632:	4b09      	ldr	r3, [pc, #36]	@ (8001658 <MX_DMA_Init+0x3c>)
 8001634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001636:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800163a:	607b      	str	r3, [r7, #4]
 800163c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800163e:	2200      	movs	r2, #0
 8001640:	2100      	movs	r1, #0
 8001642:	2038      	movs	r0, #56	@ 0x38
 8001644:	f001 f871 	bl	800272a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001648:	2038      	movs	r0, #56	@ 0x38
 800164a:	f001 f88a 	bl	8002762 <HAL_NVIC_EnableIRQ>

}
 800164e:	bf00      	nop
 8001650:	3708      	adds	r7, #8
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	40023800 	.word	0x40023800

0800165c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800165c:	b480      	push	{r7}
 800165e:	b085      	sub	sp, #20
 8001660:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001662:	2300      	movs	r3, #0
 8001664:	60fb      	str	r3, [r7, #12]
 8001666:	4b1e      	ldr	r3, [pc, #120]	@ (80016e0 <MX_GPIO_Init+0x84>)
 8001668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800166a:	4a1d      	ldr	r2, [pc, #116]	@ (80016e0 <MX_GPIO_Init+0x84>)
 800166c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001670:	6313      	str	r3, [r2, #48]	@ 0x30
 8001672:	4b1b      	ldr	r3, [pc, #108]	@ (80016e0 <MX_GPIO_Init+0x84>)
 8001674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001676:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800167a:	60fb      	str	r3, [r7, #12]
 800167c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800167e:	2300      	movs	r3, #0
 8001680:	60bb      	str	r3, [r7, #8]
 8001682:	4b17      	ldr	r3, [pc, #92]	@ (80016e0 <MX_GPIO_Init+0x84>)
 8001684:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001686:	4a16      	ldr	r2, [pc, #88]	@ (80016e0 <MX_GPIO_Init+0x84>)
 8001688:	f043 0301 	orr.w	r3, r3, #1
 800168c:	6313      	str	r3, [r2, #48]	@ 0x30
 800168e:	4b14      	ldr	r3, [pc, #80]	@ (80016e0 <MX_GPIO_Init+0x84>)
 8001690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001692:	f003 0301 	and.w	r3, r3, #1
 8001696:	60bb      	str	r3, [r7, #8]
 8001698:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800169a:	2300      	movs	r3, #0
 800169c:	607b      	str	r3, [r7, #4]
 800169e:	4b10      	ldr	r3, [pc, #64]	@ (80016e0 <MX_GPIO_Init+0x84>)
 80016a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a2:	4a0f      	ldr	r2, [pc, #60]	@ (80016e0 <MX_GPIO_Init+0x84>)
 80016a4:	f043 0310 	orr.w	r3, r3, #16
 80016a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80016aa:	4b0d      	ldr	r3, [pc, #52]	@ (80016e0 <MX_GPIO_Init+0x84>)
 80016ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ae:	f003 0310 	and.w	r3, r3, #16
 80016b2:	607b      	str	r3, [r7, #4]
 80016b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016b6:	2300      	movs	r3, #0
 80016b8:	603b      	str	r3, [r7, #0]
 80016ba:	4b09      	ldr	r3, [pc, #36]	@ (80016e0 <MX_GPIO_Init+0x84>)
 80016bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016be:	4a08      	ldr	r2, [pc, #32]	@ (80016e0 <MX_GPIO_Init+0x84>)
 80016c0:	f043 0302 	orr.w	r3, r3, #2
 80016c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80016c6:	4b06      	ldr	r3, [pc, #24]	@ (80016e0 <MX_GPIO_Init+0x84>)
 80016c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ca:	f003 0302 	and.w	r3, r3, #2
 80016ce:	603b      	str	r3, [r7, #0]
 80016d0:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80016d2:	bf00      	nop
 80016d4:	3714      	adds	r7, #20
 80016d6:	46bd      	mov	sp, r7
 80016d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016dc:	4770      	bx	lr
 80016de:	bf00      	nop
 80016e0:	40023800 	.word	0x40023800

080016e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016e8:	b672      	cpsid	i
}
 80016ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016ec:	bf00      	nop
 80016ee:	e7fd      	b.n	80016ec <Error_Handler+0x8>

080016f0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b082      	sub	sp, #8
 80016f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016f6:	2300      	movs	r3, #0
 80016f8:	607b      	str	r3, [r7, #4]
 80016fa:	4b10      	ldr	r3, [pc, #64]	@ (800173c <HAL_MspInit+0x4c>)
 80016fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016fe:	4a0f      	ldr	r2, [pc, #60]	@ (800173c <HAL_MspInit+0x4c>)
 8001700:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001704:	6453      	str	r3, [r2, #68]	@ 0x44
 8001706:	4b0d      	ldr	r3, [pc, #52]	@ (800173c <HAL_MspInit+0x4c>)
 8001708:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800170a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800170e:	607b      	str	r3, [r7, #4]
 8001710:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001712:	2300      	movs	r3, #0
 8001714:	603b      	str	r3, [r7, #0]
 8001716:	4b09      	ldr	r3, [pc, #36]	@ (800173c <HAL_MspInit+0x4c>)
 8001718:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800171a:	4a08      	ldr	r2, [pc, #32]	@ (800173c <HAL_MspInit+0x4c>)
 800171c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001720:	6413      	str	r3, [r2, #64]	@ 0x40
 8001722:	4b06      	ldr	r3, [pc, #24]	@ (800173c <HAL_MspInit+0x4c>)
 8001724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001726:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800172a:	603b      	str	r3, [r7, #0]
 800172c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800172e:	2007      	movs	r0, #7
 8001730:	f000 fff0 	bl	8002714 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001734:	bf00      	nop
 8001736:	3708      	adds	r7, #8
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}
 800173c:	40023800 	.word	0x40023800

08001740 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b08a      	sub	sp, #40	@ 0x28
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001748:	f107 0314 	add.w	r3, r7, #20
 800174c:	2200      	movs	r2, #0
 800174e:	601a      	str	r2, [r3, #0]
 8001750:	605a      	str	r2, [r3, #4]
 8001752:	609a      	str	r2, [r3, #8]
 8001754:	60da      	str	r2, [r3, #12]
 8001756:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4a2f      	ldr	r2, [pc, #188]	@ (800181c <HAL_ADC_MspInit+0xdc>)
 800175e:	4293      	cmp	r3, r2
 8001760:	d157      	bne.n	8001812 <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001762:	2300      	movs	r3, #0
 8001764:	613b      	str	r3, [r7, #16]
 8001766:	4b2e      	ldr	r3, [pc, #184]	@ (8001820 <HAL_ADC_MspInit+0xe0>)
 8001768:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800176a:	4a2d      	ldr	r2, [pc, #180]	@ (8001820 <HAL_ADC_MspInit+0xe0>)
 800176c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001770:	6453      	str	r3, [r2, #68]	@ 0x44
 8001772:	4b2b      	ldr	r3, [pc, #172]	@ (8001820 <HAL_ADC_MspInit+0xe0>)
 8001774:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001776:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800177a:	613b      	str	r3, [r7, #16]
 800177c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800177e:	2300      	movs	r3, #0
 8001780:	60fb      	str	r3, [r7, #12]
 8001782:	4b27      	ldr	r3, [pc, #156]	@ (8001820 <HAL_ADC_MspInit+0xe0>)
 8001784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001786:	4a26      	ldr	r2, [pc, #152]	@ (8001820 <HAL_ADC_MspInit+0xe0>)
 8001788:	f043 0301 	orr.w	r3, r3, #1
 800178c:	6313      	str	r3, [r2, #48]	@ 0x30
 800178e:	4b24      	ldr	r3, [pc, #144]	@ (8001820 <HAL_ADC_MspInit+0xe0>)
 8001790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001792:	f003 0301 	and.w	r3, r3, #1
 8001796:	60fb      	str	r3, [r7, #12]
 8001798:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800179a:	2303      	movs	r3, #3
 800179c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800179e:	2303      	movs	r3, #3
 80017a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a2:	2300      	movs	r3, #0
 80017a4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017a6:	f107 0314 	add.w	r3, r7, #20
 80017aa:	4619      	mov	r1, r3
 80017ac:	481d      	ldr	r0, [pc, #116]	@ (8001824 <HAL_ADC_MspInit+0xe4>)
 80017ae:	f001 fadd 	bl	8002d6c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80017b2:	4b1d      	ldr	r3, [pc, #116]	@ (8001828 <HAL_ADC_MspInit+0xe8>)
 80017b4:	4a1d      	ldr	r2, [pc, #116]	@ (800182c <HAL_ADC_MspInit+0xec>)
 80017b6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80017b8:	4b1b      	ldr	r3, [pc, #108]	@ (8001828 <HAL_ADC_MspInit+0xe8>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017be:	4b1a      	ldr	r3, [pc, #104]	@ (8001828 <HAL_ADC_MspInit+0xe8>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80017c4:	4b18      	ldr	r3, [pc, #96]	@ (8001828 <HAL_ADC_MspInit+0xe8>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80017ca:	4b17      	ldr	r3, [pc, #92]	@ (8001828 <HAL_ADC_MspInit+0xe8>)
 80017cc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80017d0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80017d2:	4b15      	ldr	r3, [pc, #84]	@ (8001828 <HAL_ADC_MspInit+0xe8>)
 80017d4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80017d8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80017da:	4b13      	ldr	r3, [pc, #76]	@ (8001828 <HAL_ADC_MspInit+0xe8>)
 80017dc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80017e0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80017e2:	4b11      	ldr	r3, [pc, #68]	@ (8001828 <HAL_ADC_MspInit+0xe8>)
 80017e4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80017e8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80017ea:	4b0f      	ldr	r3, [pc, #60]	@ (8001828 <HAL_ADC_MspInit+0xe8>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80017f0:	4b0d      	ldr	r3, [pc, #52]	@ (8001828 <HAL_ADC_MspInit+0xe8>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80017f6:	480c      	ldr	r0, [pc, #48]	@ (8001828 <HAL_ADC_MspInit+0xe8>)
 80017f8:	f000 ffce 	bl	8002798 <HAL_DMA_Init>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d001      	beq.n	8001806 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001802:	f7ff ff6f 	bl	80016e4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	4a07      	ldr	r2, [pc, #28]	@ (8001828 <HAL_ADC_MspInit+0xe8>)
 800180a:	639a      	str	r2, [r3, #56]	@ 0x38
 800180c:	4a06      	ldr	r2, [pc, #24]	@ (8001828 <HAL_ADC_MspInit+0xe8>)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001812:	bf00      	nop
 8001814:	3728      	adds	r7, #40	@ 0x28
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	40012000 	.word	0x40012000
 8001820:	40023800 	.word	0x40023800
 8001824:	40020000 	.word	0x40020000
 8001828:	20000240 	.word	0x20000240
 800182c:	40026410 	.word	0x40026410

08001830 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b08a      	sub	sp, #40	@ 0x28
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001838:	f107 0314 	add.w	r3, r7, #20
 800183c:	2200      	movs	r2, #0
 800183e:	601a      	str	r2, [r3, #0]
 8001840:	605a      	str	r2, [r3, #4]
 8001842:	609a      	str	r2, [r3, #8]
 8001844:	60da      	str	r2, [r3, #12]
 8001846:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4a19      	ldr	r2, [pc, #100]	@ (80018b4 <HAL_I2C_MspInit+0x84>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d12b      	bne.n	80018aa <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001852:	2300      	movs	r3, #0
 8001854:	613b      	str	r3, [r7, #16]
 8001856:	4b18      	ldr	r3, [pc, #96]	@ (80018b8 <HAL_I2C_MspInit+0x88>)
 8001858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800185a:	4a17      	ldr	r2, [pc, #92]	@ (80018b8 <HAL_I2C_MspInit+0x88>)
 800185c:	f043 0302 	orr.w	r3, r3, #2
 8001860:	6313      	str	r3, [r2, #48]	@ 0x30
 8001862:	4b15      	ldr	r3, [pc, #84]	@ (80018b8 <HAL_I2C_MspInit+0x88>)
 8001864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001866:	f003 0302 	and.w	r3, r3, #2
 800186a:	613b      	str	r3, [r7, #16]
 800186c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800186e:	23c0      	movs	r3, #192	@ 0xc0
 8001870:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001872:	2312      	movs	r3, #18
 8001874:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001876:	2300      	movs	r3, #0
 8001878:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800187a:	2303      	movs	r3, #3
 800187c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800187e:	2304      	movs	r3, #4
 8001880:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001882:	f107 0314 	add.w	r3, r7, #20
 8001886:	4619      	mov	r1, r3
 8001888:	480c      	ldr	r0, [pc, #48]	@ (80018bc <HAL_I2C_MspInit+0x8c>)
 800188a:	f001 fa6f 	bl	8002d6c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800188e:	2300      	movs	r3, #0
 8001890:	60fb      	str	r3, [r7, #12]
 8001892:	4b09      	ldr	r3, [pc, #36]	@ (80018b8 <HAL_I2C_MspInit+0x88>)
 8001894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001896:	4a08      	ldr	r2, [pc, #32]	@ (80018b8 <HAL_I2C_MspInit+0x88>)
 8001898:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800189c:	6413      	str	r3, [r2, #64]	@ 0x40
 800189e:	4b06      	ldr	r3, [pc, #24]	@ (80018b8 <HAL_I2C_MspInit+0x88>)
 80018a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018a2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018a6:	60fb      	str	r3, [r7, #12]
 80018a8:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80018aa:	bf00      	nop
 80018ac:	3728      	adds	r7, #40	@ 0x28
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	40005400 	.word	0x40005400
 80018b8:	40023800 	.word	0x40023800
 80018bc:	40020400 	.word	0x40020400

080018c0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80018c0:	b480      	push	{r7}
 80018c2:	b085      	sub	sp, #20
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	4a15      	ldr	r2, [pc, #84]	@ (8001924 <HAL_TIM_Base_MspInit+0x64>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d10e      	bne.n	80018f0 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80018d2:	2300      	movs	r3, #0
 80018d4:	60fb      	str	r3, [r7, #12]
 80018d6:	4b14      	ldr	r3, [pc, #80]	@ (8001928 <HAL_TIM_Base_MspInit+0x68>)
 80018d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018da:	4a13      	ldr	r2, [pc, #76]	@ (8001928 <HAL_TIM_Base_MspInit+0x68>)
 80018dc:	f043 0301 	orr.w	r3, r3, #1
 80018e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80018e2:	4b11      	ldr	r3, [pc, #68]	@ (8001928 <HAL_TIM_Base_MspInit+0x68>)
 80018e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018e6:	f003 0301 	and.w	r3, r3, #1
 80018ea:	60fb      	str	r3, [r7, #12]
 80018ec:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80018ee:	e012      	b.n	8001916 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM2)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80018f8:	d10d      	bne.n	8001916 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80018fa:	2300      	movs	r3, #0
 80018fc:	60bb      	str	r3, [r7, #8]
 80018fe:	4b0a      	ldr	r3, [pc, #40]	@ (8001928 <HAL_TIM_Base_MspInit+0x68>)
 8001900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001902:	4a09      	ldr	r2, [pc, #36]	@ (8001928 <HAL_TIM_Base_MspInit+0x68>)
 8001904:	f043 0301 	orr.w	r3, r3, #1
 8001908:	6413      	str	r3, [r2, #64]	@ 0x40
 800190a:	4b07      	ldr	r3, [pc, #28]	@ (8001928 <HAL_TIM_Base_MspInit+0x68>)
 800190c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800190e:	f003 0301 	and.w	r3, r3, #1
 8001912:	60bb      	str	r3, [r7, #8]
 8001914:	68bb      	ldr	r3, [r7, #8]
}
 8001916:	bf00      	nop
 8001918:	3714      	adds	r7, #20
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr
 8001922:	bf00      	nop
 8001924:	40010000 	.word	0x40010000
 8001928:	40023800 	.word	0x40023800

0800192c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b08a      	sub	sp, #40	@ 0x28
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001934:	f107 0314 	add.w	r3, r7, #20
 8001938:	2200      	movs	r2, #0
 800193a:	601a      	str	r2, [r3, #0]
 800193c:	605a      	str	r2, [r3, #4]
 800193e:	609a      	str	r2, [r3, #8]
 8001940:	60da      	str	r2, [r3, #12]
 8001942:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4a24      	ldr	r2, [pc, #144]	@ (80019dc <HAL_TIM_MspPostInit+0xb0>)
 800194a:	4293      	cmp	r3, r2
 800194c:	d11f      	bne.n	800198e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800194e:	2300      	movs	r3, #0
 8001950:	613b      	str	r3, [r7, #16]
 8001952:	4b23      	ldr	r3, [pc, #140]	@ (80019e0 <HAL_TIM_MspPostInit+0xb4>)
 8001954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001956:	4a22      	ldr	r2, [pc, #136]	@ (80019e0 <HAL_TIM_MspPostInit+0xb4>)
 8001958:	f043 0310 	orr.w	r3, r3, #16
 800195c:	6313      	str	r3, [r2, #48]	@ 0x30
 800195e:	4b20      	ldr	r3, [pc, #128]	@ (80019e0 <HAL_TIM_MspPostInit+0xb4>)
 8001960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001962:	f003 0310 	and.w	r3, r3, #16
 8001966:	613b      	str	r3, [r7, #16]
 8001968:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800196a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800196e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001970:	2302      	movs	r3, #2
 8001972:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001974:	2300      	movs	r3, #0
 8001976:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001978:	2300      	movs	r3, #0
 800197a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800197c:	2301      	movs	r3, #1
 800197e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001980:	f107 0314 	add.w	r3, r7, #20
 8001984:	4619      	mov	r1, r3
 8001986:	4817      	ldr	r0, [pc, #92]	@ (80019e4 <HAL_TIM_MspPostInit+0xb8>)
 8001988:	f001 f9f0 	bl	8002d6c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800198c:	e022      	b.n	80019d4 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM2)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001996:	d11d      	bne.n	80019d4 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001998:	2300      	movs	r3, #0
 800199a:	60fb      	str	r3, [r7, #12]
 800199c:	4b10      	ldr	r3, [pc, #64]	@ (80019e0 <HAL_TIM_MspPostInit+0xb4>)
 800199e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019a0:	4a0f      	ldr	r2, [pc, #60]	@ (80019e0 <HAL_TIM_MspPostInit+0xb4>)
 80019a2:	f043 0301 	orr.w	r3, r3, #1
 80019a6:	6313      	str	r3, [r2, #48]	@ 0x30
 80019a8:	4b0d      	ldr	r3, [pc, #52]	@ (80019e0 <HAL_TIM_MspPostInit+0xb4>)
 80019aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ac:	f003 0301 	and.w	r3, r3, #1
 80019b0:	60fb      	str	r3, [r7, #12]
 80019b2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80019b4:	2320      	movs	r3, #32
 80019b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019b8:	2302      	movs	r3, #2
 80019ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019bc:	2300      	movs	r3, #0
 80019be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019c0:	2300      	movs	r3, #0
 80019c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80019c4:	2301      	movs	r3, #1
 80019c6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019c8:	f107 0314 	add.w	r3, r7, #20
 80019cc:	4619      	mov	r1, r3
 80019ce:	4806      	ldr	r0, [pc, #24]	@ (80019e8 <HAL_TIM_MspPostInit+0xbc>)
 80019d0:	f001 f9cc 	bl	8002d6c <HAL_GPIO_Init>
}
 80019d4:	bf00      	nop
 80019d6:	3728      	adds	r7, #40	@ 0x28
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd80      	pop	{r7, pc}
 80019dc:	40010000 	.word	0x40010000
 80019e0:	40023800 	.word	0x40023800
 80019e4:	40021000 	.word	0x40021000
 80019e8:	40020000 	.word	0x40020000

080019ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019ec:	b480      	push	{r7}
 80019ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019f0:	bf00      	nop
 80019f2:	e7fd      	b.n	80019f0 <NMI_Handler+0x4>

080019f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019f8:	bf00      	nop
 80019fa:	e7fd      	b.n	80019f8 <HardFault_Handler+0x4>

080019fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a00:	bf00      	nop
 8001a02:	e7fd      	b.n	8001a00 <MemManage_Handler+0x4>

08001a04 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a04:	b480      	push	{r7}
 8001a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a08:	bf00      	nop
 8001a0a:	e7fd      	b.n	8001a08 <BusFault_Handler+0x4>

08001a0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a10:	bf00      	nop
 8001a12:	e7fd      	b.n	8001a10 <UsageFault_Handler+0x4>

08001a14 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a14:	b480      	push	{r7}
 8001a16:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a18:	bf00      	nop
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a20:	4770      	bx	lr

08001a22 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a22:	b480      	push	{r7}
 8001a24:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a26:	bf00      	nop
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2e:	4770      	bx	lr

08001a30 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a34:	bf00      	nop
 8001a36:	46bd      	mov	sp, r7
 8001a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3c:	4770      	bx	lr

08001a3e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a3e:	b580      	push	{r7, lr}
 8001a40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a42:	f000 f961 	bl	8001d08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a46:	bf00      	nop
 8001a48:	bd80      	pop	{r7, pc}
	...

08001a4c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001a50:	4802      	ldr	r0, [pc, #8]	@ (8001a5c <DMA2_Stream0_IRQHandler+0x10>)
 8001a52:	f000 ff4f 	bl	80028f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001a56:	bf00      	nop
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	20000240 	.word	0x20000240

08001a60 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a60:	b480      	push	{r7}
 8001a62:	af00      	add	r7, sp, #0
  return 1;
 8001a64:	2301      	movs	r3, #1
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6e:	4770      	bx	lr

08001a70 <_kill>:

int _kill(int pid, int sig)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b082      	sub	sp, #8
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
 8001a78:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a7a:	f003 fced 	bl	8005458 <__errno>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	2216      	movs	r2, #22
 8001a82:	601a      	str	r2, [r3, #0]
  return -1;
 8001a84:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	3708      	adds	r7, #8
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}

08001a90 <_exit>:

void _exit (int status)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b082      	sub	sp, #8
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a98:	f04f 31ff 	mov.w	r1, #4294967295
 8001a9c:	6878      	ldr	r0, [r7, #4]
 8001a9e:	f7ff ffe7 	bl	8001a70 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001aa2:	bf00      	nop
 8001aa4:	e7fd      	b.n	8001aa2 <_exit+0x12>

08001aa6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001aa6:	b580      	push	{r7, lr}
 8001aa8:	b086      	sub	sp, #24
 8001aaa:	af00      	add	r7, sp, #0
 8001aac:	60f8      	str	r0, [r7, #12]
 8001aae:	60b9      	str	r1, [r7, #8]
 8001ab0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	617b      	str	r3, [r7, #20]
 8001ab6:	e00a      	b.n	8001ace <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ab8:	f3af 8000 	nop.w
 8001abc:	4601      	mov	r1, r0
 8001abe:	68bb      	ldr	r3, [r7, #8]
 8001ac0:	1c5a      	adds	r2, r3, #1
 8001ac2:	60ba      	str	r2, [r7, #8]
 8001ac4:	b2ca      	uxtb	r2, r1
 8001ac6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ac8:	697b      	ldr	r3, [r7, #20]
 8001aca:	3301      	adds	r3, #1
 8001acc:	617b      	str	r3, [r7, #20]
 8001ace:	697a      	ldr	r2, [r7, #20]
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	429a      	cmp	r2, r3
 8001ad4:	dbf0      	blt.n	8001ab8 <_read+0x12>
  }

  return len;
 8001ad6:	687b      	ldr	r3, [r7, #4]
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	3718      	adds	r7, #24
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}

08001ae0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b086      	sub	sp, #24
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	60f8      	str	r0, [r7, #12]
 8001ae8:	60b9      	str	r1, [r7, #8]
 8001aea:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aec:	2300      	movs	r3, #0
 8001aee:	617b      	str	r3, [r7, #20]
 8001af0:	e009      	b.n	8001b06 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001af2:	68bb      	ldr	r3, [r7, #8]
 8001af4:	1c5a      	adds	r2, r3, #1
 8001af6:	60ba      	str	r2, [r7, #8]
 8001af8:	781b      	ldrb	r3, [r3, #0]
 8001afa:	4618      	mov	r0, r3
 8001afc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	3301      	adds	r3, #1
 8001b04:	617b      	str	r3, [r7, #20]
 8001b06:	697a      	ldr	r2, [r7, #20]
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	429a      	cmp	r2, r3
 8001b0c:	dbf1      	blt.n	8001af2 <_write+0x12>
  }
  return len;
 8001b0e:	687b      	ldr	r3, [r7, #4]
}
 8001b10:	4618      	mov	r0, r3
 8001b12:	3718      	adds	r7, #24
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}

08001b18 <_close>:

int _close(int file)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b083      	sub	sp, #12
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b20:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	370c      	adds	r7, #12
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2e:	4770      	bx	lr

08001b30 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b083      	sub	sp, #12
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
 8001b38:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b40:	605a      	str	r2, [r3, #4]
  return 0;
 8001b42:	2300      	movs	r3, #0
}
 8001b44:	4618      	mov	r0, r3
 8001b46:	370c      	adds	r7, #12
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4e:	4770      	bx	lr

08001b50 <_isatty>:

int _isatty(int file)
{
 8001b50:	b480      	push	{r7}
 8001b52:	b083      	sub	sp, #12
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b58:	2301      	movs	r3, #1
}
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	370c      	adds	r7, #12
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b64:	4770      	bx	lr

08001b66 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b66:	b480      	push	{r7}
 8001b68:	b085      	sub	sp, #20
 8001b6a:	af00      	add	r7, sp, #0
 8001b6c:	60f8      	str	r0, [r7, #12]
 8001b6e:	60b9      	str	r1, [r7, #8]
 8001b70:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b72:	2300      	movs	r3, #0
}
 8001b74:	4618      	mov	r0, r3
 8001b76:	3714      	adds	r7, #20
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7e:	4770      	bx	lr

08001b80 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b086      	sub	sp, #24
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b88:	4a14      	ldr	r2, [pc, #80]	@ (8001bdc <_sbrk+0x5c>)
 8001b8a:	4b15      	ldr	r3, [pc, #84]	@ (8001be0 <_sbrk+0x60>)
 8001b8c:	1ad3      	subs	r3, r2, r3
 8001b8e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b90:	697b      	ldr	r3, [r7, #20]
 8001b92:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b94:	4b13      	ldr	r3, [pc, #76]	@ (8001be4 <_sbrk+0x64>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d102      	bne.n	8001ba2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b9c:	4b11      	ldr	r3, [pc, #68]	@ (8001be4 <_sbrk+0x64>)
 8001b9e:	4a12      	ldr	r2, [pc, #72]	@ (8001be8 <_sbrk+0x68>)
 8001ba0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ba2:	4b10      	ldr	r3, [pc, #64]	@ (8001be4 <_sbrk+0x64>)
 8001ba4:	681a      	ldr	r2, [r3, #0]
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	4413      	add	r3, r2
 8001baa:	693a      	ldr	r2, [r7, #16]
 8001bac:	429a      	cmp	r2, r3
 8001bae:	d207      	bcs.n	8001bc0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bb0:	f003 fc52 	bl	8005458 <__errno>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	220c      	movs	r2, #12
 8001bb8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bba:	f04f 33ff 	mov.w	r3, #4294967295
 8001bbe:	e009      	b.n	8001bd4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bc0:	4b08      	ldr	r3, [pc, #32]	@ (8001be4 <_sbrk+0x64>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bc6:	4b07      	ldr	r3, [pc, #28]	@ (8001be4 <_sbrk+0x64>)
 8001bc8:	681a      	ldr	r2, [r3, #0]
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	4413      	add	r3, r2
 8001bce:	4a05      	ldr	r2, [pc, #20]	@ (8001be4 <_sbrk+0x64>)
 8001bd0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bd2:	68fb      	ldr	r3, [r7, #12]
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	3718      	adds	r7, #24
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bd80      	pop	{r7, pc}
 8001bdc:	20020000 	.word	0x20020000
 8001be0:	00000400 	.word	0x00000400
 8001be4:	200003b8 	.word	0x200003b8
 8001be8:	20000510 	.word	0x20000510

08001bec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001bf0:	4b06      	ldr	r3, [pc, #24]	@ (8001c0c <SystemInit+0x20>)
 8001bf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001bf6:	4a05      	ldr	r2, [pc, #20]	@ (8001c0c <SystemInit+0x20>)
 8001bf8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001bfc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c00:	bf00      	nop
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr
 8001c0a:	bf00      	nop
 8001c0c:	e000ed00 	.word	0xe000ed00

08001c10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001c10:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001c48 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001c14:	f7ff ffea 	bl	8001bec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c18:	480c      	ldr	r0, [pc, #48]	@ (8001c4c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001c1a:	490d      	ldr	r1, [pc, #52]	@ (8001c50 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001c1c:	4a0d      	ldr	r2, [pc, #52]	@ (8001c54 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001c1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c20:	e002      	b.n	8001c28 <LoopCopyDataInit>

08001c22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c26:	3304      	adds	r3, #4

08001c28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c2c:	d3f9      	bcc.n	8001c22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c2e:	4a0a      	ldr	r2, [pc, #40]	@ (8001c58 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001c30:	4c0a      	ldr	r4, [pc, #40]	@ (8001c5c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001c32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c34:	e001      	b.n	8001c3a <LoopFillZerobss>

08001c36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c38:	3204      	adds	r2, #4

08001c3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c3c:	d3fb      	bcc.n	8001c36 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c3e:	f003 fc11 	bl	8005464 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c42:	f7ff f9b5 	bl	8000fb0 <main>
  bx  lr    
 8001c46:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001c48:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001c4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c50:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001c54:	080075b0 	.word	0x080075b0
  ldr r2, =_sbss
 8001c58:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001c5c:	2000050c 	.word	0x2000050c

08001c60 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c60:	e7fe      	b.n	8001c60 <ADC_IRQHandler>
	...

08001c64 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c68:	4b0e      	ldr	r3, [pc, #56]	@ (8001ca4 <HAL_Init+0x40>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a0d      	ldr	r2, [pc, #52]	@ (8001ca4 <HAL_Init+0x40>)
 8001c6e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c72:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c74:	4b0b      	ldr	r3, [pc, #44]	@ (8001ca4 <HAL_Init+0x40>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4a0a      	ldr	r2, [pc, #40]	@ (8001ca4 <HAL_Init+0x40>)
 8001c7a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c7e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c80:	4b08      	ldr	r3, [pc, #32]	@ (8001ca4 <HAL_Init+0x40>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	4a07      	ldr	r2, [pc, #28]	@ (8001ca4 <HAL_Init+0x40>)
 8001c86:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c8a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c8c:	2003      	movs	r0, #3
 8001c8e:	f000 fd41 	bl	8002714 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c92:	2000      	movs	r0, #0
 8001c94:	f000 f808 	bl	8001ca8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c98:	f7ff fd2a 	bl	80016f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c9c:	2300      	movs	r3, #0
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	40023c00 	.word	0x40023c00

08001ca8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b082      	sub	sp, #8
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001cb0:	4b12      	ldr	r3, [pc, #72]	@ (8001cfc <HAL_InitTick+0x54>)
 8001cb2:	681a      	ldr	r2, [r3, #0]
 8001cb4:	4b12      	ldr	r3, [pc, #72]	@ (8001d00 <HAL_InitTick+0x58>)
 8001cb6:	781b      	ldrb	r3, [r3, #0]
 8001cb8:	4619      	mov	r1, r3
 8001cba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001cbe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f000 fd59 	bl	800277e <HAL_SYSTICK_Config>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d001      	beq.n	8001cd6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	e00e      	b.n	8001cf4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	2b0f      	cmp	r3, #15
 8001cda:	d80a      	bhi.n	8001cf2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cdc:	2200      	movs	r2, #0
 8001cde:	6879      	ldr	r1, [r7, #4]
 8001ce0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ce4:	f000 fd21 	bl	800272a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ce8:	4a06      	ldr	r2, [pc, #24]	@ (8001d04 <HAL_InitTick+0x5c>)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	e000      	b.n	8001cf4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001cf2:	2301      	movs	r3, #1
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	3708      	adds	r7, #8
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}
 8001cfc:	20000008 	.word	0x20000008
 8001d00:	20000010 	.word	0x20000010
 8001d04:	2000000c 	.word	0x2000000c

08001d08 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d0c:	4b06      	ldr	r3, [pc, #24]	@ (8001d28 <HAL_IncTick+0x20>)
 8001d0e:	781b      	ldrb	r3, [r3, #0]
 8001d10:	461a      	mov	r2, r3
 8001d12:	4b06      	ldr	r3, [pc, #24]	@ (8001d2c <HAL_IncTick+0x24>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	4413      	add	r3, r2
 8001d18:	4a04      	ldr	r2, [pc, #16]	@ (8001d2c <HAL_IncTick+0x24>)
 8001d1a:	6013      	str	r3, [r2, #0]
}
 8001d1c:	bf00      	nop
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d24:	4770      	bx	lr
 8001d26:	bf00      	nop
 8001d28:	20000010 	.word	0x20000010
 8001d2c:	200003bc 	.word	0x200003bc

08001d30 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d30:	b480      	push	{r7}
 8001d32:	af00      	add	r7, sp, #0
  return uwTick;
 8001d34:	4b03      	ldr	r3, [pc, #12]	@ (8001d44 <HAL_GetTick+0x14>)
 8001d36:	681b      	ldr	r3, [r3, #0]
}
 8001d38:	4618      	mov	r0, r3
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d40:	4770      	bx	lr
 8001d42:	bf00      	nop
 8001d44:	200003bc 	.word	0x200003bc

08001d48 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b084      	sub	sp, #16
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d50:	f7ff ffee 	bl	8001d30 <HAL_GetTick>
 8001d54:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d60:	d005      	beq.n	8001d6e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d62:	4b0a      	ldr	r3, [pc, #40]	@ (8001d8c <HAL_Delay+0x44>)
 8001d64:	781b      	ldrb	r3, [r3, #0]
 8001d66:	461a      	mov	r2, r3
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	4413      	add	r3, r2
 8001d6c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001d6e:	bf00      	nop
 8001d70:	f7ff ffde 	bl	8001d30 <HAL_GetTick>
 8001d74:	4602      	mov	r2, r0
 8001d76:	68bb      	ldr	r3, [r7, #8]
 8001d78:	1ad3      	subs	r3, r2, r3
 8001d7a:	68fa      	ldr	r2, [r7, #12]
 8001d7c:	429a      	cmp	r2, r3
 8001d7e:	d8f7      	bhi.n	8001d70 <HAL_Delay+0x28>
  {
  }
}
 8001d80:	bf00      	nop
 8001d82:	bf00      	nop
 8001d84:	3710      	adds	r7, #16
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	20000010 	.word	0x20000010

08001d90 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b084      	sub	sp, #16
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d101      	bne.n	8001da6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001da2:	2301      	movs	r3, #1
 8001da4:	e033      	b.n	8001e0e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d109      	bne.n	8001dc2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001dae:	6878      	ldr	r0, [r7, #4]
 8001db0:	f7ff fcc6 	bl	8001740 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	2200      	movs	r2, #0
 8001db8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dc6:	f003 0310 	and.w	r3, r3, #16
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d118      	bne.n	8001e00 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dd2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001dd6:	f023 0302 	bic.w	r3, r3, #2
 8001dda:	f043 0202 	orr.w	r2, r3, #2
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001de2:	6878      	ldr	r0, [r7, #4]
 8001de4:	f000 faca 	bl	800237c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2200      	movs	r2, #0
 8001dec:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001df2:	f023 0303 	bic.w	r3, r3, #3
 8001df6:	f043 0201 	orr.w	r2, r3, #1
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	641a      	str	r2, [r3, #64]	@ 0x40
 8001dfe:	e001      	b.n	8001e04 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001e00:	2301      	movs	r3, #1
 8001e02:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	2200      	movs	r2, #0
 8001e08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001e0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	3710      	adds	r7, #16
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}
	...

08001e18 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b085      	sub	sp, #20
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001e20:	2300      	movs	r3, #0
 8001e22:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001e2a:	2b01      	cmp	r3, #1
 8001e2c:	d101      	bne.n	8001e32 <HAL_ADC_Start+0x1a>
 8001e2e:	2302      	movs	r3, #2
 8001e30:	e097      	b.n	8001f62 <HAL_ADC_Start+0x14a>
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	2201      	movs	r2, #1
 8001e36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	689b      	ldr	r3, [r3, #8]
 8001e40:	f003 0301 	and.w	r3, r3, #1
 8001e44:	2b01      	cmp	r3, #1
 8001e46:	d018      	beq.n	8001e7a <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	689a      	ldr	r2, [r3, #8]
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f042 0201 	orr.w	r2, r2, #1
 8001e56:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001e58:	4b45      	ldr	r3, [pc, #276]	@ (8001f70 <HAL_ADC_Start+0x158>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a45      	ldr	r2, [pc, #276]	@ (8001f74 <HAL_ADC_Start+0x15c>)
 8001e5e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e62:	0c9a      	lsrs	r2, r3, #18
 8001e64:	4613      	mov	r3, r2
 8001e66:	005b      	lsls	r3, r3, #1
 8001e68:	4413      	add	r3, r2
 8001e6a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001e6c:	e002      	b.n	8001e74 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001e6e:	68bb      	ldr	r3, [r7, #8]
 8001e70:	3b01      	subs	r3, #1
 8001e72:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001e74:	68bb      	ldr	r3, [r7, #8]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d1f9      	bne.n	8001e6e <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	689b      	ldr	r3, [r3, #8]
 8001e80:	f003 0301 	and.w	r3, r3, #1
 8001e84:	2b01      	cmp	r3, #1
 8001e86:	d15f      	bne.n	8001f48 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e8c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001e90:	f023 0301 	bic.w	r3, r3, #1
 8001e94:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d007      	beq.n	8001eba <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eae:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001eb2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ebe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ec2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001ec6:	d106      	bne.n	8001ed6 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ecc:	f023 0206 	bic.w	r2, r3, #6
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	645a      	str	r2, [r3, #68]	@ 0x44
 8001ed4:	e002      	b.n	8001edc <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2200      	movs	r2, #0
 8001eda:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2200      	movs	r2, #0
 8001ee0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001ee4:	4b24      	ldr	r3, [pc, #144]	@ (8001f78 <HAL_ADC_Start+0x160>)
 8001ee6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001ef0:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	f003 031f 	and.w	r3, r3, #31
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d10f      	bne.n	8001f1e <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	689b      	ldr	r3, [r3, #8]
 8001f04:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d129      	bne.n	8001f60 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	689a      	ldr	r2, [r3, #8]
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001f1a:	609a      	str	r2, [r3, #8]
 8001f1c:	e020      	b.n	8001f60 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	4a16      	ldr	r2, [pc, #88]	@ (8001f7c <HAL_ADC_Start+0x164>)
 8001f24:	4293      	cmp	r3, r2
 8001f26:	d11b      	bne.n	8001f60 <HAL_ADC_Start+0x148>
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	689b      	ldr	r3, [r3, #8]
 8001f2e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d114      	bne.n	8001f60 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	689a      	ldr	r2, [r3, #8]
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001f44:	609a      	str	r2, [r3, #8]
 8001f46:	e00b      	b.n	8001f60 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f4c:	f043 0210 	orr.w	r2, r3, #16
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f58:	f043 0201 	orr.w	r2, r3, #1
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001f60:	2300      	movs	r3, #0
}
 8001f62:	4618      	mov	r0, r3
 8001f64:	3714      	adds	r7, #20
 8001f66:	46bd      	mov	sp, r7
 8001f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6c:	4770      	bx	lr
 8001f6e:	bf00      	nop
 8001f70:	20000008 	.word	0x20000008
 8001f74:	431bde83 	.word	0x431bde83
 8001f78:	40012300 	.word	0x40012300
 8001f7c:	40012000 	.word	0x40012000

08001f80 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8001f80:	b480      	push	{r7}
 8001f82:	b083      	sub	sp, #12
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001f8e:	2b01      	cmp	r3, #1
 8001f90:	d101      	bne.n	8001f96 <HAL_ADC_Stop+0x16>
 8001f92:	2302      	movs	r3, #2
 8001f94:	e021      	b.n	8001fda <HAL_ADC_Stop+0x5a>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	2201      	movs	r2, #1
 8001f9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	689a      	ldr	r2, [r3, #8]
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f022 0201 	bic.w	r2, r2, #1
 8001fac:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	689b      	ldr	r3, [r3, #8]
 8001fb4:	f003 0301 	and.w	r3, r3, #1
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d109      	bne.n	8001fd0 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fc0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001fc4:	f023 0301 	bic.w	r3, r3, #1
 8001fc8:	f043 0201 	orr.w	r2, r3, #1
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001fd8:	2300      	movs	r3, #0
}
 8001fda:	4618      	mov	r0, r3
 8001fdc:	370c      	adds	r7, #12
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr

08001fe6 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001fe6:	b580      	push	{r7, lr}
 8001fe8:	b084      	sub	sp, #16
 8001fea:	af00      	add	r7, sp, #0
 8001fec:	6078      	str	r0, [r7, #4]
 8001fee:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	689b      	ldr	r3, [r3, #8]
 8001ffa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ffe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002002:	d113      	bne.n	800202c <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	689b      	ldr	r3, [r3, #8]
 800200a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800200e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002012:	d10b      	bne.n	800202c <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002018:	f043 0220 	orr.w	r2, r3, #32
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2200      	movs	r2, #0
 8002024:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002028:	2301      	movs	r3, #1
 800202a:	e063      	b.n	80020f4 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 800202c:	f7ff fe80 	bl	8001d30 <HAL_GetTick>
 8002030:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002032:	e021      	b.n	8002078 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	f1b3 3fff 	cmp.w	r3, #4294967295
 800203a:	d01d      	beq.n	8002078 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d007      	beq.n	8002052 <HAL_ADC_PollForConversion+0x6c>
 8002042:	f7ff fe75 	bl	8001d30 <HAL_GetTick>
 8002046:	4602      	mov	r2, r0
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	1ad3      	subs	r3, r2, r3
 800204c:	683a      	ldr	r2, [r7, #0]
 800204e:	429a      	cmp	r2, r3
 8002050:	d212      	bcs.n	8002078 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f003 0302 	and.w	r3, r3, #2
 800205c:	2b02      	cmp	r3, #2
 800205e:	d00b      	beq.n	8002078 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002064:	f043 0204 	orr.w	r2, r3, #4
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2200      	movs	r2, #0
 8002070:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8002074:	2303      	movs	r3, #3
 8002076:	e03d      	b.n	80020f4 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f003 0302 	and.w	r3, r3, #2
 8002082:	2b02      	cmp	r3, #2
 8002084:	d1d6      	bne.n	8002034 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f06f 0212 	mvn.w	r2, #18
 800208e:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002094:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	689b      	ldr	r3, [r3, #8]
 80020a2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d123      	bne.n	80020f2 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d11f      	bne.n	80020f2 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020b8:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d006      	beq.n	80020ce <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	689b      	ldr	r3, [r3, #8]
 80020c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d111      	bne.n	80020f2 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020d2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020de:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d105      	bne.n	80020f2 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ea:	f043 0201 	orr.w	r2, r3, #1
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 80020f2:	2300      	movs	r3, #0
}
 80020f4:	4618      	mov	r0, r3
 80020f6:	3710      	adds	r7, #16
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}

080020fc <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80020fc:	b480      	push	{r7}
 80020fe:	b083      	sub	sp, #12
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800210a:	4618      	mov	r0, r3
 800210c:	370c      	adds	r7, #12
 800210e:	46bd      	mov	sp, r7
 8002110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002114:	4770      	bx	lr
	...

08002118 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002118:	b480      	push	{r7}
 800211a:	b085      	sub	sp, #20
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
 8002120:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002122:	2300      	movs	r3, #0
 8002124:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800212c:	2b01      	cmp	r3, #1
 800212e:	d101      	bne.n	8002134 <HAL_ADC_ConfigChannel+0x1c>
 8002130:	2302      	movs	r3, #2
 8002132:	e113      	b.n	800235c <HAL_ADC_ConfigChannel+0x244>
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2201      	movs	r2, #1
 8002138:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	2b09      	cmp	r3, #9
 8002142:	d925      	bls.n	8002190 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	68d9      	ldr	r1, [r3, #12]
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	b29b      	uxth	r3, r3
 8002150:	461a      	mov	r2, r3
 8002152:	4613      	mov	r3, r2
 8002154:	005b      	lsls	r3, r3, #1
 8002156:	4413      	add	r3, r2
 8002158:	3b1e      	subs	r3, #30
 800215a:	2207      	movs	r2, #7
 800215c:	fa02 f303 	lsl.w	r3, r2, r3
 8002160:	43da      	mvns	r2, r3
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	400a      	ands	r2, r1
 8002168:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	68d9      	ldr	r1, [r3, #12]
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	689a      	ldr	r2, [r3, #8]
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	b29b      	uxth	r3, r3
 800217a:	4618      	mov	r0, r3
 800217c:	4603      	mov	r3, r0
 800217e:	005b      	lsls	r3, r3, #1
 8002180:	4403      	add	r3, r0
 8002182:	3b1e      	subs	r3, #30
 8002184:	409a      	lsls	r2, r3
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	430a      	orrs	r2, r1
 800218c:	60da      	str	r2, [r3, #12]
 800218e:	e022      	b.n	80021d6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	6919      	ldr	r1, [r3, #16]
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	b29b      	uxth	r3, r3
 800219c:	461a      	mov	r2, r3
 800219e:	4613      	mov	r3, r2
 80021a0:	005b      	lsls	r3, r3, #1
 80021a2:	4413      	add	r3, r2
 80021a4:	2207      	movs	r2, #7
 80021a6:	fa02 f303 	lsl.w	r3, r2, r3
 80021aa:	43da      	mvns	r2, r3
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	400a      	ands	r2, r1
 80021b2:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	6919      	ldr	r1, [r3, #16]
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	689a      	ldr	r2, [r3, #8]
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	b29b      	uxth	r3, r3
 80021c4:	4618      	mov	r0, r3
 80021c6:	4603      	mov	r3, r0
 80021c8:	005b      	lsls	r3, r3, #1
 80021ca:	4403      	add	r3, r0
 80021cc:	409a      	lsls	r2, r3
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	430a      	orrs	r2, r1
 80021d4:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	2b06      	cmp	r3, #6
 80021dc:	d824      	bhi.n	8002228 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	685a      	ldr	r2, [r3, #4]
 80021e8:	4613      	mov	r3, r2
 80021ea:	009b      	lsls	r3, r3, #2
 80021ec:	4413      	add	r3, r2
 80021ee:	3b05      	subs	r3, #5
 80021f0:	221f      	movs	r2, #31
 80021f2:	fa02 f303 	lsl.w	r3, r2, r3
 80021f6:	43da      	mvns	r2, r3
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	400a      	ands	r2, r1
 80021fe:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	b29b      	uxth	r3, r3
 800220c:	4618      	mov	r0, r3
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	685a      	ldr	r2, [r3, #4]
 8002212:	4613      	mov	r3, r2
 8002214:	009b      	lsls	r3, r3, #2
 8002216:	4413      	add	r3, r2
 8002218:	3b05      	subs	r3, #5
 800221a:	fa00 f203 	lsl.w	r2, r0, r3
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	430a      	orrs	r2, r1
 8002224:	635a      	str	r2, [r3, #52]	@ 0x34
 8002226:	e04c      	b.n	80022c2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	2b0c      	cmp	r3, #12
 800222e:	d824      	bhi.n	800227a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	685a      	ldr	r2, [r3, #4]
 800223a:	4613      	mov	r3, r2
 800223c:	009b      	lsls	r3, r3, #2
 800223e:	4413      	add	r3, r2
 8002240:	3b23      	subs	r3, #35	@ 0x23
 8002242:	221f      	movs	r2, #31
 8002244:	fa02 f303 	lsl.w	r3, r2, r3
 8002248:	43da      	mvns	r2, r3
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	400a      	ands	r2, r1
 8002250:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	b29b      	uxth	r3, r3
 800225e:	4618      	mov	r0, r3
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	685a      	ldr	r2, [r3, #4]
 8002264:	4613      	mov	r3, r2
 8002266:	009b      	lsls	r3, r3, #2
 8002268:	4413      	add	r3, r2
 800226a:	3b23      	subs	r3, #35	@ 0x23
 800226c:	fa00 f203 	lsl.w	r2, r0, r3
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	430a      	orrs	r2, r1
 8002276:	631a      	str	r2, [r3, #48]	@ 0x30
 8002278:	e023      	b.n	80022c2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	685a      	ldr	r2, [r3, #4]
 8002284:	4613      	mov	r3, r2
 8002286:	009b      	lsls	r3, r3, #2
 8002288:	4413      	add	r3, r2
 800228a:	3b41      	subs	r3, #65	@ 0x41
 800228c:	221f      	movs	r2, #31
 800228e:	fa02 f303 	lsl.w	r3, r2, r3
 8002292:	43da      	mvns	r2, r3
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	400a      	ands	r2, r1
 800229a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	b29b      	uxth	r3, r3
 80022a8:	4618      	mov	r0, r3
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	685a      	ldr	r2, [r3, #4]
 80022ae:	4613      	mov	r3, r2
 80022b0:	009b      	lsls	r3, r3, #2
 80022b2:	4413      	add	r3, r2
 80022b4:	3b41      	subs	r3, #65	@ 0x41
 80022b6:	fa00 f203 	lsl.w	r2, r0, r3
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	430a      	orrs	r2, r1
 80022c0:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80022c2:	4b29      	ldr	r3, [pc, #164]	@ (8002368 <HAL_ADC_ConfigChannel+0x250>)
 80022c4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4a28      	ldr	r2, [pc, #160]	@ (800236c <HAL_ADC_ConfigChannel+0x254>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d10f      	bne.n	80022f0 <HAL_ADC_ConfigChannel+0x1d8>
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	2b12      	cmp	r3, #18
 80022d6:	d10b      	bne.n	80022f0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4a1d      	ldr	r2, [pc, #116]	@ (800236c <HAL_ADC_ConfigChannel+0x254>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d12b      	bne.n	8002352 <HAL_ADC_ConfigChannel+0x23a>
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	4a1c      	ldr	r2, [pc, #112]	@ (8002370 <HAL_ADC_ConfigChannel+0x258>)
 8002300:	4293      	cmp	r3, r2
 8002302:	d003      	beq.n	800230c <HAL_ADC_ConfigChannel+0x1f4>
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	2b11      	cmp	r3, #17
 800230a:	d122      	bne.n	8002352 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4a11      	ldr	r2, [pc, #68]	@ (8002370 <HAL_ADC_ConfigChannel+0x258>)
 800232a:	4293      	cmp	r3, r2
 800232c:	d111      	bne.n	8002352 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800232e:	4b11      	ldr	r3, [pc, #68]	@ (8002374 <HAL_ADC_ConfigChannel+0x25c>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4a11      	ldr	r2, [pc, #68]	@ (8002378 <HAL_ADC_ConfigChannel+0x260>)
 8002334:	fba2 2303 	umull	r2, r3, r2, r3
 8002338:	0c9a      	lsrs	r2, r3, #18
 800233a:	4613      	mov	r3, r2
 800233c:	009b      	lsls	r3, r3, #2
 800233e:	4413      	add	r3, r2
 8002340:	005b      	lsls	r3, r3, #1
 8002342:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002344:	e002      	b.n	800234c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002346:	68bb      	ldr	r3, [r7, #8]
 8002348:	3b01      	subs	r3, #1
 800234a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800234c:	68bb      	ldr	r3, [r7, #8]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d1f9      	bne.n	8002346 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	2200      	movs	r2, #0
 8002356:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800235a:	2300      	movs	r3, #0
}
 800235c:	4618      	mov	r0, r3
 800235e:	3714      	adds	r7, #20
 8002360:	46bd      	mov	sp, r7
 8002362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002366:	4770      	bx	lr
 8002368:	40012300 	.word	0x40012300
 800236c:	40012000 	.word	0x40012000
 8002370:	10000012 	.word	0x10000012
 8002374:	20000008 	.word	0x20000008
 8002378:	431bde83 	.word	0x431bde83

0800237c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 800237c:	b480      	push	{r7}
 800237e:	b085      	sub	sp, #20
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002384:	4b79      	ldr	r3, [pc, #484]	@ (800256c <ADC_Init+0x1f0>)
 8002386:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	685a      	ldr	r2, [r3, #4]
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	431a      	orrs	r2, r3
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	685a      	ldr	r2, [r3, #4]
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80023b0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	6859      	ldr	r1, [r3, #4]
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	691b      	ldr	r3, [r3, #16]
 80023bc:	021a      	lsls	r2, r3, #8
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	430a      	orrs	r2, r1
 80023c4:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	685a      	ldr	r2, [r3, #4]
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80023d4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	6859      	ldr	r1, [r3, #4]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	689a      	ldr	r2, [r3, #8]
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	430a      	orrs	r2, r1
 80023e6:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	689a      	ldr	r2, [r3, #8]
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80023f6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	6899      	ldr	r1, [r3, #8]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	68da      	ldr	r2, [r3, #12]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	430a      	orrs	r2, r1
 8002408:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800240e:	4a58      	ldr	r2, [pc, #352]	@ (8002570 <ADC_Init+0x1f4>)
 8002410:	4293      	cmp	r3, r2
 8002412:	d022      	beq.n	800245a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	689a      	ldr	r2, [r3, #8]
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002422:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	6899      	ldr	r1, [r3, #8]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	430a      	orrs	r2, r1
 8002434:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	689a      	ldr	r2, [r3, #8]
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002444:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	6899      	ldr	r1, [r3, #8]
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	430a      	orrs	r2, r1
 8002456:	609a      	str	r2, [r3, #8]
 8002458:	e00f      	b.n	800247a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	689a      	ldr	r2, [r3, #8]
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002468:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	689a      	ldr	r2, [r3, #8]
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002478:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	689a      	ldr	r2, [r3, #8]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f022 0202 	bic.w	r2, r2, #2
 8002488:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	6899      	ldr	r1, [r3, #8]
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	7e1b      	ldrb	r3, [r3, #24]
 8002494:	005a      	lsls	r2, r3, #1
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	430a      	orrs	r2, r1
 800249c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d01b      	beq.n	80024e0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	685a      	ldr	r2, [r3, #4]
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80024b6:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	685a      	ldr	r2, [r3, #4]
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80024c6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	6859      	ldr	r1, [r3, #4]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024d2:	3b01      	subs	r3, #1
 80024d4:	035a      	lsls	r2, r3, #13
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	430a      	orrs	r2, r1
 80024dc:	605a      	str	r2, [r3, #4]
 80024de:	e007      	b.n	80024f0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	685a      	ldr	r2, [r3, #4]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80024ee:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80024fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	69db      	ldr	r3, [r3, #28]
 800250a:	3b01      	subs	r3, #1
 800250c:	051a      	lsls	r2, r3, #20
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	430a      	orrs	r2, r1
 8002514:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	689a      	ldr	r2, [r3, #8]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002524:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	6899      	ldr	r1, [r3, #8]
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002532:	025a      	lsls	r2, r3, #9
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	430a      	orrs	r2, r1
 800253a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	689a      	ldr	r2, [r3, #8]
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800254a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	6899      	ldr	r1, [r3, #8]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	695b      	ldr	r3, [r3, #20]
 8002556:	029a      	lsls	r2, r3, #10
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	430a      	orrs	r2, r1
 800255e:	609a      	str	r2, [r3, #8]
}
 8002560:	bf00      	nop
 8002562:	3714      	adds	r7, #20
 8002564:	46bd      	mov	sp, r7
 8002566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256a:	4770      	bx	lr
 800256c:	40012300 	.word	0x40012300
 8002570:	0f000001 	.word	0x0f000001

08002574 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002574:	b480      	push	{r7}
 8002576:	b085      	sub	sp, #20
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	f003 0307 	and.w	r3, r3, #7
 8002582:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002584:	4b0c      	ldr	r3, [pc, #48]	@ (80025b8 <__NVIC_SetPriorityGrouping+0x44>)
 8002586:	68db      	ldr	r3, [r3, #12]
 8002588:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800258a:	68ba      	ldr	r2, [r7, #8]
 800258c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002590:	4013      	ands	r3, r2
 8002592:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002598:	68bb      	ldr	r3, [r7, #8]
 800259a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800259c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80025a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025a6:	4a04      	ldr	r2, [pc, #16]	@ (80025b8 <__NVIC_SetPriorityGrouping+0x44>)
 80025a8:	68bb      	ldr	r3, [r7, #8]
 80025aa:	60d3      	str	r3, [r2, #12]
}
 80025ac:	bf00      	nop
 80025ae:	3714      	adds	r7, #20
 80025b0:	46bd      	mov	sp, r7
 80025b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b6:	4770      	bx	lr
 80025b8:	e000ed00 	.word	0xe000ed00

080025bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025bc:	b480      	push	{r7}
 80025be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025c0:	4b04      	ldr	r3, [pc, #16]	@ (80025d4 <__NVIC_GetPriorityGrouping+0x18>)
 80025c2:	68db      	ldr	r3, [r3, #12]
 80025c4:	0a1b      	lsrs	r3, r3, #8
 80025c6:	f003 0307 	and.w	r3, r3, #7
}
 80025ca:	4618      	mov	r0, r3
 80025cc:	46bd      	mov	sp, r7
 80025ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d2:	4770      	bx	lr
 80025d4:	e000ed00 	.word	0xe000ed00

080025d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025d8:	b480      	push	{r7}
 80025da:	b083      	sub	sp, #12
 80025dc:	af00      	add	r7, sp, #0
 80025de:	4603      	mov	r3, r0
 80025e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	db0b      	blt.n	8002602 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025ea:	79fb      	ldrb	r3, [r7, #7]
 80025ec:	f003 021f 	and.w	r2, r3, #31
 80025f0:	4907      	ldr	r1, [pc, #28]	@ (8002610 <__NVIC_EnableIRQ+0x38>)
 80025f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025f6:	095b      	lsrs	r3, r3, #5
 80025f8:	2001      	movs	r0, #1
 80025fa:	fa00 f202 	lsl.w	r2, r0, r2
 80025fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002602:	bf00      	nop
 8002604:	370c      	adds	r7, #12
 8002606:	46bd      	mov	sp, r7
 8002608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260c:	4770      	bx	lr
 800260e:	bf00      	nop
 8002610:	e000e100 	.word	0xe000e100

08002614 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002614:	b480      	push	{r7}
 8002616:	b083      	sub	sp, #12
 8002618:	af00      	add	r7, sp, #0
 800261a:	4603      	mov	r3, r0
 800261c:	6039      	str	r1, [r7, #0]
 800261e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002620:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002624:	2b00      	cmp	r3, #0
 8002626:	db0a      	blt.n	800263e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	b2da      	uxtb	r2, r3
 800262c:	490c      	ldr	r1, [pc, #48]	@ (8002660 <__NVIC_SetPriority+0x4c>)
 800262e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002632:	0112      	lsls	r2, r2, #4
 8002634:	b2d2      	uxtb	r2, r2
 8002636:	440b      	add	r3, r1
 8002638:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800263c:	e00a      	b.n	8002654 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	b2da      	uxtb	r2, r3
 8002642:	4908      	ldr	r1, [pc, #32]	@ (8002664 <__NVIC_SetPriority+0x50>)
 8002644:	79fb      	ldrb	r3, [r7, #7]
 8002646:	f003 030f 	and.w	r3, r3, #15
 800264a:	3b04      	subs	r3, #4
 800264c:	0112      	lsls	r2, r2, #4
 800264e:	b2d2      	uxtb	r2, r2
 8002650:	440b      	add	r3, r1
 8002652:	761a      	strb	r2, [r3, #24]
}
 8002654:	bf00      	nop
 8002656:	370c      	adds	r7, #12
 8002658:	46bd      	mov	sp, r7
 800265a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265e:	4770      	bx	lr
 8002660:	e000e100 	.word	0xe000e100
 8002664:	e000ed00 	.word	0xe000ed00

08002668 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002668:	b480      	push	{r7}
 800266a:	b089      	sub	sp, #36	@ 0x24
 800266c:	af00      	add	r7, sp, #0
 800266e:	60f8      	str	r0, [r7, #12]
 8002670:	60b9      	str	r1, [r7, #8]
 8002672:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	f003 0307 	and.w	r3, r3, #7
 800267a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800267c:	69fb      	ldr	r3, [r7, #28]
 800267e:	f1c3 0307 	rsb	r3, r3, #7
 8002682:	2b04      	cmp	r3, #4
 8002684:	bf28      	it	cs
 8002686:	2304      	movcs	r3, #4
 8002688:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800268a:	69fb      	ldr	r3, [r7, #28]
 800268c:	3304      	adds	r3, #4
 800268e:	2b06      	cmp	r3, #6
 8002690:	d902      	bls.n	8002698 <NVIC_EncodePriority+0x30>
 8002692:	69fb      	ldr	r3, [r7, #28]
 8002694:	3b03      	subs	r3, #3
 8002696:	e000      	b.n	800269a <NVIC_EncodePriority+0x32>
 8002698:	2300      	movs	r3, #0
 800269a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800269c:	f04f 32ff 	mov.w	r2, #4294967295
 80026a0:	69bb      	ldr	r3, [r7, #24]
 80026a2:	fa02 f303 	lsl.w	r3, r2, r3
 80026a6:	43da      	mvns	r2, r3
 80026a8:	68bb      	ldr	r3, [r7, #8]
 80026aa:	401a      	ands	r2, r3
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026b0:	f04f 31ff 	mov.w	r1, #4294967295
 80026b4:	697b      	ldr	r3, [r7, #20]
 80026b6:	fa01 f303 	lsl.w	r3, r1, r3
 80026ba:	43d9      	mvns	r1, r3
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026c0:	4313      	orrs	r3, r2
         );
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	3724      	adds	r7, #36	@ 0x24
 80026c6:	46bd      	mov	sp, r7
 80026c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026cc:	4770      	bx	lr
	...

080026d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b082      	sub	sp, #8
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	3b01      	subs	r3, #1
 80026dc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80026e0:	d301      	bcc.n	80026e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80026e2:	2301      	movs	r3, #1
 80026e4:	e00f      	b.n	8002706 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026e6:	4a0a      	ldr	r2, [pc, #40]	@ (8002710 <SysTick_Config+0x40>)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	3b01      	subs	r3, #1
 80026ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026ee:	210f      	movs	r1, #15
 80026f0:	f04f 30ff 	mov.w	r0, #4294967295
 80026f4:	f7ff ff8e 	bl	8002614 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026f8:	4b05      	ldr	r3, [pc, #20]	@ (8002710 <SysTick_Config+0x40>)
 80026fa:	2200      	movs	r2, #0
 80026fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026fe:	4b04      	ldr	r3, [pc, #16]	@ (8002710 <SysTick_Config+0x40>)
 8002700:	2207      	movs	r2, #7
 8002702:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002704:	2300      	movs	r3, #0
}
 8002706:	4618      	mov	r0, r3
 8002708:	3708      	adds	r7, #8
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	e000e010 	.word	0xe000e010

08002714 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b082      	sub	sp, #8
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800271c:	6878      	ldr	r0, [r7, #4]
 800271e:	f7ff ff29 	bl	8002574 <__NVIC_SetPriorityGrouping>
}
 8002722:	bf00      	nop
 8002724:	3708      	adds	r7, #8
 8002726:	46bd      	mov	sp, r7
 8002728:	bd80      	pop	{r7, pc}

0800272a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800272a:	b580      	push	{r7, lr}
 800272c:	b086      	sub	sp, #24
 800272e:	af00      	add	r7, sp, #0
 8002730:	4603      	mov	r3, r0
 8002732:	60b9      	str	r1, [r7, #8]
 8002734:	607a      	str	r2, [r7, #4]
 8002736:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002738:	2300      	movs	r3, #0
 800273a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800273c:	f7ff ff3e 	bl	80025bc <__NVIC_GetPriorityGrouping>
 8002740:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002742:	687a      	ldr	r2, [r7, #4]
 8002744:	68b9      	ldr	r1, [r7, #8]
 8002746:	6978      	ldr	r0, [r7, #20]
 8002748:	f7ff ff8e 	bl	8002668 <NVIC_EncodePriority>
 800274c:	4602      	mov	r2, r0
 800274e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002752:	4611      	mov	r1, r2
 8002754:	4618      	mov	r0, r3
 8002756:	f7ff ff5d 	bl	8002614 <__NVIC_SetPriority>
}
 800275a:	bf00      	nop
 800275c:	3718      	adds	r7, #24
 800275e:	46bd      	mov	sp, r7
 8002760:	bd80      	pop	{r7, pc}

08002762 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002762:	b580      	push	{r7, lr}
 8002764:	b082      	sub	sp, #8
 8002766:	af00      	add	r7, sp, #0
 8002768:	4603      	mov	r3, r0
 800276a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800276c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002770:	4618      	mov	r0, r3
 8002772:	f7ff ff31 	bl	80025d8 <__NVIC_EnableIRQ>
}
 8002776:	bf00      	nop
 8002778:	3708      	adds	r7, #8
 800277a:	46bd      	mov	sp, r7
 800277c:	bd80      	pop	{r7, pc}

0800277e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800277e:	b580      	push	{r7, lr}
 8002780:	b082      	sub	sp, #8
 8002782:	af00      	add	r7, sp, #0
 8002784:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002786:	6878      	ldr	r0, [r7, #4]
 8002788:	f7ff ffa2 	bl	80026d0 <SysTick_Config>
 800278c:	4603      	mov	r3, r0
}
 800278e:	4618      	mov	r0, r3
 8002790:	3708      	adds	r7, #8
 8002792:	46bd      	mov	sp, r7
 8002794:	bd80      	pop	{r7, pc}
	...

08002798 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b086      	sub	sp, #24
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80027a0:	2300      	movs	r3, #0
 80027a2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80027a4:	f7ff fac4 	bl	8001d30 <HAL_GetTick>
 80027a8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d101      	bne.n	80027b4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80027b0:	2301      	movs	r3, #1
 80027b2:	e099      	b.n	80028e8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2202      	movs	r2, #2
 80027b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2200      	movs	r2, #0
 80027c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	681a      	ldr	r2, [r3, #0]
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f022 0201 	bic.w	r2, r2, #1
 80027d2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80027d4:	e00f      	b.n	80027f6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80027d6:	f7ff faab 	bl	8001d30 <HAL_GetTick>
 80027da:	4602      	mov	r2, r0
 80027dc:	693b      	ldr	r3, [r7, #16]
 80027de:	1ad3      	subs	r3, r2, r3
 80027e0:	2b05      	cmp	r3, #5
 80027e2:	d908      	bls.n	80027f6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2220      	movs	r2, #32
 80027e8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	2203      	movs	r2, #3
 80027ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80027f2:	2303      	movs	r3, #3
 80027f4:	e078      	b.n	80028e8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f003 0301 	and.w	r3, r3, #1
 8002800:	2b00      	cmp	r3, #0
 8002802:	d1e8      	bne.n	80027d6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800280c:	697a      	ldr	r2, [r7, #20]
 800280e:	4b38      	ldr	r3, [pc, #224]	@ (80028f0 <HAL_DMA_Init+0x158>)
 8002810:	4013      	ands	r3, r2
 8002812:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	685a      	ldr	r2, [r3, #4]
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	689b      	ldr	r3, [r3, #8]
 800281c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002822:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	691b      	ldr	r3, [r3, #16]
 8002828:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800282e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	699b      	ldr	r3, [r3, #24]
 8002834:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800283a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6a1b      	ldr	r3, [r3, #32]
 8002840:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002842:	697a      	ldr	r2, [r7, #20]
 8002844:	4313      	orrs	r3, r2
 8002846:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800284c:	2b04      	cmp	r3, #4
 800284e:	d107      	bne.n	8002860 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002858:	4313      	orrs	r3, r2
 800285a:	697a      	ldr	r2, [r7, #20]
 800285c:	4313      	orrs	r3, r2
 800285e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	697a      	ldr	r2, [r7, #20]
 8002866:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	695b      	ldr	r3, [r3, #20]
 800286e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002870:	697b      	ldr	r3, [r7, #20]
 8002872:	f023 0307 	bic.w	r3, r3, #7
 8002876:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800287c:	697a      	ldr	r2, [r7, #20]
 800287e:	4313      	orrs	r3, r2
 8002880:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002886:	2b04      	cmp	r3, #4
 8002888:	d117      	bne.n	80028ba <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800288e:	697a      	ldr	r2, [r7, #20]
 8002890:	4313      	orrs	r3, r2
 8002892:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002898:	2b00      	cmp	r3, #0
 800289a:	d00e      	beq.n	80028ba <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800289c:	6878      	ldr	r0, [r7, #4]
 800289e:	f000 f9e9 	bl	8002c74 <DMA_CheckFifoParam>
 80028a2:	4603      	mov	r3, r0
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d008      	beq.n	80028ba <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2240      	movs	r2, #64	@ 0x40
 80028ac:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2201      	movs	r2, #1
 80028b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80028b6:	2301      	movs	r3, #1
 80028b8:	e016      	b.n	80028e8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	697a      	ldr	r2, [r7, #20]
 80028c0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80028c2:	6878      	ldr	r0, [r7, #4]
 80028c4:	f000 f9a0 	bl	8002c08 <DMA_CalcBaseAndBitshift>
 80028c8:	4603      	mov	r3, r0
 80028ca:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028d0:	223f      	movs	r2, #63	@ 0x3f
 80028d2:	409a      	lsls	r2, r3
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2200      	movs	r2, #0
 80028dc:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2201      	movs	r2, #1
 80028e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80028e6:	2300      	movs	r3, #0
}
 80028e8:	4618      	mov	r0, r3
 80028ea:	3718      	adds	r7, #24
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bd80      	pop	{r7, pc}
 80028f0:	f010803f 	.word	0xf010803f

080028f4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b086      	sub	sp, #24
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80028fc:	2300      	movs	r3, #0
 80028fe:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002900:	4b8e      	ldr	r3, [pc, #568]	@ (8002b3c <HAL_DMA_IRQHandler+0x248>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4a8e      	ldr	r2, [pc, #568]	@ (8002b40 <HAL_DMA_IRQHandler+0x24c>)
 8002906:	fba2 2303 	umull	r2, r3, r2, r3
 800290a:	0a9b      	lsrs	r3, r3, #10
 800290c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002912:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002914:	693b      	ldr	r3, [r7, #16]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800291e:	2208      	movs	r2, #8
 8002920:	409a      	lsls	r2, r3
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	4013      	ands	r3, r2
 8002926:	2b00      	cmp	r3, #0
 8002928:	d01a      	beq.n	8002960 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f003 0304 	and.w	r3, r3, #4
 8002934:	2b00      	cmp	r3, #0
 8002936:	d013      	beq.n	8002960 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	681a      	ldr	r2, [r3, #0]
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f022 0204 	bic.w	r2, r2, #4
 8002946:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800294c:	2208      	movs	r2, #8
 800294e:	409a      	lsls	r2, r3
 8002950:	693b      	ldr	r3, [r7, #16]
 8002952:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002958:	f043 0201 	orr.w	r2, r3, #1
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002964:	2201      	movs	r2, #1
 8002966:	409a      	lsls	r2, r3
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	4013      	ands	r3, r2
 800296c:	2b00      	cmp	r3, #0
 800296e:	d012      	beq.n	8002996 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	695b      	ldr	r3, [r3, #20]
 8002976:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800297a:	2b00      	cmp	r3, #0
 800297c:	d00b      	beq.n	8002996 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002982:	2201      	movs	r2, #1
 8002984:	409a      	lsls	r2, r3
 8002986:	693b      	ldr	r3, [r7, #16]
 8002988:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800298e:	f043 0202 	orr.w	r2, r3, #2
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800299a:	2204      	movs	r2, #4
 800299c:	409a      	lsls	r2, r3
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	4013      	ands	r3, r2
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d012      	beq.n	80029cc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f003 0302 	and.w	r3, r3, #2
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d00b      	beq.n	80029cc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029b8:	2204      	movs	r2, #4
 80029ba:	409a      	lsls	r2, r3
 80029bc:	693b      	ldr	r3, [r7, #16]
 80029be:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029c4:	f043 0204 	orr.w	r2, r3, #4
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029d0:	2210      	movs	r2, #16
 80029d2:	409a      	lsls	r2, r3
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	4013      	ands	r3, r2
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d043      	beq.n	8002a64 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f003 0308 	and.w	r3, r3, #8
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d03c      	beq.n	8002a64 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029ee:	2210      	movs	r2, #16
 80029f0:	409a      	lsls	r2, r3
 80029f2:	693b      	ldr	r3, [r7, #16]
 80029f4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d018      	beq.n	8002a36 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d108      	bne.n	8002a24 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d024      	beq.n	8002a64 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a1e:	6878      	ldr	r0, [r7, #4]
 8002a20:	4798      	blx	r3
 8002a22:	e01f      	b.n	8002a64 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d01b      	beq.n	8002a64 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a30:	6878      	ldr	r0, [r7, #4]
 8002a32:	4798      	blx	r3
 8002a34:	e016      	b.n	8002a64 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d107      	bne.n	8002a54 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f022 0208 	bic.w	r2, r2, #8
 8002a52:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d003      	beq.n	8002a64 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a60:	6878      	ldr	r0, [r7, #4]
 8002a62:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a68:	2220      	movs	r2, #32
 8002a6a:	409a      	lsls	r2, r3
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	4013      	ands	r3, r2
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	f000 808f 	beq.w	8002b94 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f003 0310 	and.w	r3, r3, #16
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	f000 8087 	beq.w	8002b94 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a8a:	2220      	movs	r2, #32
 8002a8c:	409a      	lsls	r2, r3
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002a98:	b2db      	uxtb	r3, r3
 8002a9a:	2b05      	cmp	r3, #5
 8002a9c:	d136      	bne.n	8002b0c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f022 0216 	bic.w	r2, r2, #22
 8002aac:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	695a      	ldr	r2, [r3, #20]
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002abc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d103      	bne.n	8002ace <HAL_DMA_IRQHandler+0x1da>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d007      	beq.n	8002ade <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	681a      	ldr	r2, [r3, #0]
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f022 0208 	bic.w	r2, r2, #8
 8002adc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ae2:	223f      	movs	r2, #63	@ 0x3f
 8002ae4:	409a      	lsls	r2, r3
 8002ae6:	693b      	ldr	r3, [r7, #16]
 8002ae8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2201      	movs	r2, #1
 8002aee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2200      	movs	r2, #0
 8002af6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d07e      	beq.n	8002c00 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b06:	6878      	ldr	r0, [r7, #4]
 8002b08:	4798      	blx	r3
        }
        return;
 8002b0a:	e079      	b.n	8002c00 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d01d      	beq.n	8002b56 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d10d      	bne.n	8002b44 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d031      	beq.n	8002b94 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b34:	6878      	ldr	r0, [r7, #4]
 8002b36:	4798      	blx	r3
 8002b38:	e02c      	b.n	8002b94 <HAL_DMA_IRQHandler+0x2a0>
 8002b3a:	bf00      	nop
 8002b3c:	20000008 	.word	0x20000008
 8002b40:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d023      	beq.n	8002b94 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b50:	6878      	ldr	r0, [r7, #4]
 8002b52:	4798      	blx	r3
 8002b54:	e01e      	b.n	8002b94 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d10f      	bne.n	8002b84 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	681a      	ldr	r2, [r3, #0]
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f022 0210 	bic.w	r2, r2, #16
 8002b72:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2201      	movs	r2, #1
 8002b78:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2200      	movs	r2, #0
 8002b80:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d003      	beq.n	8002b94 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b90:	6878      	ldr	r0, [r7, #4]
 8002b92:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d032      	beq.n	8002c02 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ba0:	f003 0301 	and.w	r3, r3, #1
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d022      	beq.n	8002bee <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2205      	movs	r2, #5
 8002bac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	681a      	ldr	r2, [r3, #0]
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f022 0201 	bic.w	r2, r2, #1
 8002bbe:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002bc0:	68bb      	ldr	r3, [r7, #8]
 8002bc2:	3301      	adds	r3, #1
 8002bc4:	60bb      	str	r3, [r7, #8]
 8002bc6:	697a      	ldr	r2, [r7, #20]
 8002bc8:	429a      	cmp	r2, r3
 8002bca:	d307      	bcc.n	8002bdc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f003 0301 	and.w	r3, r3, #1
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d1f2      	bne.n	8002bc0 <HAL_DMA_IRQHandler+0x2cc>
 8002bda:	e000      	b.n	8002bde <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002bdc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	2201      	movs	r2, #1
 8002be2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2200      	movs	r2, #0
 8002bea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d005      	beq.n	8002c02 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bfa:	6878      	ldr	r0, [r7, #4]
 8002bfc:	4798      	blx	r3
 8002bfe:	e000      	b.n	8002c02 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002c00:	bf00      	nop
    }
  }
}
 8002c02:	3718      	adds	r7, #24
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}

08002c08 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b085      	sub	sp, #20
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	b2db      	uxtb	r3, r3
 8002c16:	3b10      	subs	r3, #16
 8002c18:	4a14      	ldr	r2, [pc, #80]	@ (8002c6c <DMA_CalcBaseAndBitshift+0x64>)
 8002c1a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c1e:	091b      	lsrs	r3, r3, #4
 8002c20:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002c22:	4a13      	ldr	r2, [pc, #76]	@ (8002c70 <DMA_CalcBaseAndBitshift+0x68>)
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	4413      	add	r3, r2
 8002c28:	781b      	ldrb	r3, [r3, #0]
 8002c2a:	461a      	mov	r2, r3
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	2b03      	cmp	r3, #3
 8002c34:	d909      	bls.n	8002c4a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002c3e:	f023 0303 	bic.w	r3, r3, #3
 8002c42:	1d1a      	adds	r2, r3, #4
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	659a      	str	r2, [r3, #88]	@ 0x58
 8002c48:	e007      	b.n	8002c5a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002c52:	f023 0303 	bic.w	r3, r3, #3
 8002c56:	687a      	ldr	r2, [r7, #4]
 8002c58:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002c5e:	4618      	mov	r0, r3
 8002c60:	3714      	adds	r7, #20
 8002c62:	46bd      	mov	sp, r7
 8002c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c68:	4770      	bx	lr
 8002c6a:	bf00      	nop
 8002c6c:	aaaaaaab 	.word	0xaaaaaaab
 8002c70:	08007228 	.word	0x08007228

08002c74 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002c74:	b480      	push	{r7}
 8002c76:	b085      	sub	sp, #20
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c84:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	699b      	ldr	r3, [r3, #24]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d11f      	bne.n	8002cce <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002c8e:	68bb      	ldr	r3, [r7, #8]
 8002c90:	2b03      	cmp	r3, #3
 8002c92:	d856      	bhi.n	8002d42 <DMA_CheckFifoParam+0xce>
 8002c94:	a201      	add	r2, pc, #4	@ (adr r2, 8002c9c <DMA_CheckFifoParam+0x28>)
 8002c96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c9a:	bf00      	nop
 8002c9c:	08002cad 	.word	0x08002cad
 8002ca0:	08002cbf 	.word	0x08002cbf
 8002ca4:	08002cad 	.word	0x08002cad
 8002ca8:	08002d43 	.word	0x08002d43
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cb0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d046      	beq.n	8002d46 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002cb8:	2301      	movs	r3, #1
 8002cba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002cbc:	e043      	b.n	8002d46 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cc2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002cc6:	d140      	bne.n	8002d4a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002cc8:	2301      	movs	r3, #1
 8002cca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ccc:	e03d      	b.n	8002d4a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	699b      	ldr	r3, [r3, #24]
 8002cd2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002cd6:	d121      	bne.n	8002d1c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	2b03      	cmp	r3, #3
 8002cdc:	d837      	bhi.n	8002d4e <DMA_CheckFifoParam+0xda>
 8002cde:	a201      	add	r2, pc, #4	@ (adr r2, 8002ce4 <DMA_CheckFifoParam+0x70>)
 8002ce0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ce4:	08002cf5 	.word	0x08002cf5
 8002ce8:	08002cfb 	.word	0x08002cfb
 8002cec:	08002cf5 	.word	0x08002cf5
 8002cf0:	08002d0d 	.word	0x08002d0d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002cf4:	2301      	movs	r3, #1
 8002cf6:	73fb      	strb	r3, [r7, #15]
      break;
 8002cf8:	e030      	b.n	8002d5c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cfe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d025      	beq.n	8002d52 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002d06:	2301      	movs	r3, #1
 8002d08:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d0a:	e022      	b.n	8002d52 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d10:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002d14:	d11f      	bne.n	8002d56 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002d16:	2301      	movs	r3, #1
 8002d18:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002d1a:	e01c      	b.n	8002d56 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	2b02      	cmp	r3, #2
 8002d20:	d903      	bls.n	8002d2a <DMA_CheckFifoParam+0xb6>
 8002d22:	68bb      	ldr	r3, [r7, #8]
 8002d24:	2b03      	cmp	r3, #3
 8002d26:	d003      	beq.n	8002d30 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002d28:	e018      	b.n	8002d5c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	73fb      	strb	r3, [r7, #15]
      break;
 8002d2e:	e015      	b.n	8002d5c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d34:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d00e      	beq.n	8002d5a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	73fb      	strb	r3, [r7, #15]
      break;
 8002d40:	e00b      	b.n	8002d5a <DMA_CheckFifoParam+0xe6>
      break;
 8002d42:	bf00      	nop
 8002d44:	e00a      	b.n	8002d5c <DMA_CheckFifoParam+0xe8>
      break;
 8002d46:	bf00      	nop
 8002d48:	e008      	b.n	8002d5c <DMA_CheckFifoParam+0xe8>
      break;
 8002d4a:	bf00      	nop
 8002d4c:	e006      	b.n	8002d5c <DMA_CheckFifoParam+0xe8>
      break;
 8002d4e:	bf00      	nop
 8002d50:	e004      	b.n	8002d5c <DMA_CheckFifoParam+0xe8>
      break;
 8002d52:	bf00      	nop
 8002d54:	e002      	b.n	8002d5c <DMA_CheckFifoParam+0xe8>
      break;   
 8002d56:	bf00      	nop
 8002d58:	e000      	b.n	8002d5c <DMA_CheckFifoParam+0xe8>
      break;
 8002d5a:	bf00      	nop
    }
  } 
  
  return status; 
 8002d5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	3714      	adds	r7, #20
 8002d62:	46bd      	mov	sp, r7
 8002d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d68:	4770      	bx	lr
 8002d6a:	bf00      	nop

08002d6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b089      	sub	sp, #36	@ 0x24
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
 8002d74:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002d76:	2300      	movs	r3, #0
 8002d78:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d82:	2300      	movs	r3, #0
 8002d84:	61fb      	str	r3, [r7, #28]
 8002d86:	e159      	b.n	800303c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002d88:	2201      	movs	r2, #1
 8002d8a:	69fb      	ldr	r3, [r7, #28]
 8002d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d90:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	697a      	ldr	r2, [r7, #20]
 8002d98:	4013      	ands	r3, r2
 8002d9a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002d9c:	693a      	ldr	r2, [r7, #16]
 8002d9e:	697b      	ldr	r3, [r7, #20]
 8002da0:	429a      	cmp	r2, r3
 8002da2:	f040 8148 	bne.w	8003036 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	685b      	ldr	r3, [r3, #4]
 8002daa:	f003 0303 	and.w	r3, r3, #3
 8002dae:	2b01      	cmp	r3, #1
 8002db0:	d005      	beq.n	8002dbe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002dba:	2b02      	cmp	r3, #2
 8002dbc:	d130      	bne.n	8002e20 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	689b      	ldr	r3, [r3, #8]
 8002dc2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002dc4:	69fb      	ldr	r3, [r7, #28]
 8002dc6:	005b      	lsls	r3, r3, #1
 8002dc8:	2203      	movs	r2, #3
 8002dca:	fa02 f303 	lsl.w	r3, r2, r3
 8002dce:	43db      	mvns	r3, r3
 8002dd0:	69ba      	ldr	r2, [r7, #24]
 8002dd2:	4013      	ands	r3, r2
 8002dd4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	68da      	ldr	r2, [r3, #12]
 8002dda:	69fb      	ldr	r3, [r7, #28]
 8002ddc:	005b      	lsls	r3, r3, #1
 8002dde:	fa02 f303 	lsl.w	r3, r2, r3
 8002de2:	69ba      	ldr	r2, [r7, #24]
 8002de4:	4313      	orrs	r3, r2
 8002de6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	69ba      	ldr	r2, [r7, #24]
 8002dec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002df4:	2201      	movs	r2, #1
 8002df6:	69fb      	ldr	r3, [r7, #28]
 8002df8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dfc:	43db      	mvns	r3, r3
 8002dfe:	69ba      	ldr	r2, [r7, #24]
 8002e00:	4013      	ands	r3, r2
 8002e02:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	091b      	lsrs	r3, r3, #4
 8002e0a:	f003 0201 	and.w	r2, r3, #1
 8002e0e:	69fb      	ldr	r3, [r7, #28]
 8002e10:	fa02 f303 	lsl.w	r3, r2, r3
 8002e14:	69ba      	ldr	r2, [r7, #24]
 8002e16:	4313      	orrs	r3, r2
 8002e18:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	69ba      	ldr	r2, [r7, #24]
 8002e1e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	f003 0303 	and.w	r3, r3, #3
 8002e28:	2b03      	cmp	r3, #3
 8002e2a:	d017      	beq.n	8002e5c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	68db      	ldr	r3, [r3, #12]
 8002e30:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002e32:	69fb      	ldr	r3, [r7, #28]
 8002e34:	005b      	lsls	r3, r3, #1
 8002e36:	2203      	movs	r2, #3
 8002e38:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3c:	43db      	mvns	r3, r3
 8002e3e:	69ba      	ldr	r2, [r7, #24]
 8002e40:	4013      	ands	r3, r2
 8002e42:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	689a      	ldr	r2, [r3, #8]
 8002e48:	69fb      	ldr	r3, [r7, #28]
 8002e4a:	005b      	lsls	r3, r3, #1
 8002e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e50:	69ba      	ldr	r2, [r7, #24]
 8002e52:	4313      	orrs	r3, r2
 8002e54:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	69ba      	ldr	r2, [r7, #24]
 8002e5a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	f003 0303 	and.w	r3, r3, #3
 8002e64:	2b02      	cmp	r3, #2
 8002e66:	d123      	bne.n	8002eb0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002e68:	69fb      	ldr	r3, [r7, #28]
 8002e6a:	08da      	lsrs	r2, r3, #3
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	3208      	adds	r2, #8
 8002e70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e74:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002e76:	69fb      	ldr	r3, [r7, #28]
 8002e78:	f003 0307 	and.w	r3, r3, #7
 8002e7c:	009b      	lsls	r3, r3, #2
 8002e7e:	220f      	movs	r2, #15
 8002e80:	fa02 f303 	lsl.w	r3, r2, r3
 8002e84:	43db      	mvns	r3, r3
 8002e86:	69ba      	ldr	r2, [r7, #24]
 8002e88:	4013      	ands	r3, r2
 8002e8a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	691a      	ldr	r2, [r3, #16]
 8002e90:	69fb      	ldr	r3, [r7, #28]
 8002e92:	f003 0307 	and.w	r3, r3, #7
 8002e96:	009b      	lsls	r3, r3, #2
 8002e98:	fa02 f303 	lsl.w	r3, r2, r3
 8002e9c:	69ba      	ldr	r2, [r7, #24]
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002ea2:	69fb      	ldr	r3, [r7, #28]
 8002ea4:	08da      	lsrs	r2, r3, #3
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	3208      	adds	r2, #8
 8002eaa:	69b9      	ldr	r1, [r7, #24]
 8002eac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002eb6:	69fb      	ldr	r3, [r7, #28]
 8002eb8:	005b      	lsls	r3, r3, #1
 8002eba:	2203      	movs	r2, #3
 8002ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec0:	43db      	mvns	r3, r3
 8002ec2:	69ba      	ldr	r2, [r7, #24]
 8002ec4:	4013      	ands	r3, r2
 8002ec6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	685b      	ldr	r3, [r3, #4]
 8002ecc:	f003 0203 	and.w	r2, r3, #3
 8002ed0:	69fb      	ldr	r3, [r7, #28]
 8002ed2:	005b      	lsls	r3, r3, #1
 8002ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed8:	69ba      	ldr	r2, [r7, #24]
 8002eda:	4313      	orrs	r3, r2
 8002edc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	69ba      	ldr	r2, [r7, #24]
 8002ee2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	f000 80a2 	beq.w	8003036 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	60fb      	str	r3, [r7, #12]
 8002ef6:	4b57      	ldr	r3, [pc, #348]	@ (8003054 <HAL_GPIO_Init+0x2e8>)
 8002ef8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002efa:	4a56      	ldr	r2, [pc, #344]	@ (8003054 <HAL_GPIO_Init+0x2e8>)
 8002efc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f00:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f02:	4b54      	ldr	r3, [pc, #336]	@ (8003054 <HAL_GPIO_Init+0x2e8>)
 8002f04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f06:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f0a:	60fb      	str	r3, [r7, #12]
 8002f0c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f0e:	4a52      	ldr	r2, [pc, #328]	@ (8003058 <HAL_GPIO_Init+0x2ec>)
 8002f10:	69fb      	ldr	r3, [r7, #28]
 8002f12:	089b      	lsrs	r3, r3, #2
 8002f14:	3302      	adds	r3, #2
 8002f16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002f1c:	69fb      	ldr	r3, [r7, #28]
 8002f1e:	f003 0303 	and.w	r3, r3, #3
 8002f22:	009b      	lsls	r3, r3, #2
 8002f24:	220f      	movs	r2, #15
 8002f26:	fa02 f303 	lsl.w	r3, r2, r3
 8002f2a:	43db      	mvns	r3, r3
 8002f2c:	69ba      	ldr	r2, [r7, #24]
 8002f2e:	4013      	ands	r3, r2
 8002f30:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	4a49      	ldr	r2, [pc, #292]	@ (800305c <HAL_GPIO_Init+0x2f0>)
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d019      	beq.n	8002f6e <HAL_GPIO_Init+0x202>
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	4a48      	ldr	r2, [pc, #288]	@ (8003060 <HAL_GPIO_Init+0x2f4>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d013      	beq.n	8002f6a <HAL_GPIO_Init+0x1fe>
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	4a47      	ldr	r2, [pc, #284]	@ (8003064 <HAL_GPIO_Init+0x2f8>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d00d      	beq.n	8002f66 <HAL_GPIO_Init+0x1fa>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	4a46      	ldr	r2, [pc, #280]	@ (8003068 <HAL_GPIO_Init+0x2fc>)
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d007      	beq.n	8002f62 <HAL_GPIO_Init+0x1f6>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	4a45      	ldr	r2, [pc, #276]	@ (800306c <HAL_GPIO_Init+0x300>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d101      	bne.n	8002f5e <HAL_GPIO_Init+0x1f2>
 8002f5a:	2304      	movs	r3, #4
 8002f5c:	e008      	b.n	8002f70 <HAL_GPIO_Init+0x204>
 8002f5e:	2307      	movs	r3, #7
 8002f60:	e006      	b.n	8002f70 <HAL_GPIO_Init+0x204>
 8002f62:	2303      	movs	r3, #3
 8002f64:	e004      	b.n	8002f70 <HAL_GPIO_Init+0x204>
 8002f66:	2302      	movs	r3, #2
 8002f68:	e002      	b.n	8002f70 <HAL_GPIO_Init+0x204>
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	e000      	b.n	8002f70 <HAL_GPIO_Init+0x204>
 8002f6e:	2300      	movs	r3, #0
 8002f70:	69fa      	ldr	r2, [r7, #28]
 8002f72:	f002 0203 	and.w	r2, r2, #3
 8002f76:	0092      	lsls	r2, r2, #2
 8002f78:	4093      	lsls	r3, r2
 8002f7a:	69ba      	ldr	r2, [r7, #24]
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002f80:	4935      	ldr	r1, [pc, #212]	@ (8003058 <HAL_GPIO_Init+0x2ec>)
 8002f82:	69fb      	ldr	r3, [r7, #28]
 8002f84:	089b      	lsrs	r3, r3, #2
 8002f86:	3302      	adds	r3, #2
 8002f88:	69ba      	ldr	r2, [r7, #24]
 8002f8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002f8e:	4b38      	ldr	r3, [pc, #224]	@ (8003070 <HAL_GPIO_Init+0x304>)
 8002f90:	689b      	ldr	r3, [r3, #8]
 8002f92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f94:	693b      	ldr	r3, [r7, #16]
 8002f96:	43db      	mvns	r3, r3
 8002f98:	69ba      	ldr	r2, [r7, #24]
 8002f9a:	4013      	ands	r3, r2
 8002f9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d003      	beq.n	8002fb2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002faa:	69ba      	ldr	r2, [r7, #24]
 8002fac:	693b      	ldr	r3, [r7, #16]
 8002fae:	4313      	orrs	r3, r2
 8002fb0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002fb2:	4a2f      	ldr	r2, [pc, #188]	@ (8003070 <HAL_GPIO_Init+0x304>)
 8002fb4:	69bb      	ldr	r3, [r7, #24]
 8002fb6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002fb8:	4b2d      	ldr	r3, [pc, #180]	@ (8003070 <HAL_GPIO_Init+0x304>)
 8002fba:	68db      	ldr	r3, [r3, #12]
 8002fbc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fbe:	693b      	ldr	r3, [r7, #16]
 8002fc0:	43db      	mvns	r3, r3
 8002fc2:	69ba      	ldr	r2, [r7, #24]
 8002fc4:	4013      	ands	r3, r2
 8002fc6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d003      	beq.n	8002fdc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002fd4:	69ba      	ldr	r2, [r7, #24]
 8002fd6:	693b      	ldr	r3, [r7, #16]
 8002fd8:	4313      	orrs	r3, r2
 8002fda:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002fdc:	4a24      	ldr	r2, [pc, #144]	@ (8003070 <HAL_GPIO_Init+0x304>)
 8002fde:	69bb      	ldr	r3, [r7, #24]
 8002fe0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002fe2:	4b23      	ldr	r3, [pc, #140]	@ (8003070 <HAL_GPIO_Init+0x304>)
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fe8:	693b      	ldr	r3, [r7, #16]
 8002fea:	43db      	mvns	r3, r3
 8002fec:	69ba      	ldr	r2, [r7, #24]
 8002fee:	4013      	ands	r3, r2
 8002ff0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d003      	beq.n	8003006 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002ffe:	69ba      	ldr	r2, [r7, #24]
 8003000:	693b      	ldr	r3, [r7, #16]
 8003002:	4313      	orrs	r3, r2
 8003004:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003006:	4a1a      	ldr	r2, [pc, #104]	@ (8003070 <HAL_GPIO_Init+0x304>)
 8003008:	69bb      	ldr	r3, [r7, #24]
 800300a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800300c:	4b18      	ldr	r3, [pc, #96]	@ (8003070 <HAL_GPIO_Init+0x304>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003012:	693b      	ldr	r3, [r7, #16]
 8003014:	43db      	mvns	r3, r3
 8003016:	69ba      	ldr	r2, [r7, #24]
 8003018:	4013      	ands	r3, r2
 800301a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003024:	2b00      	cmp	r3, #0
 8003026:	d003      	beq.n	8003030 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003028:	69ba      	ldr	r2, [r7, #24]
 800302a:	693b      	ldr	r3, [r7, #16]
 800302c:	4313      	orrs	r3, r2
 800302e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003030:	4a0f      	ldr	r2, [pc, #60]	@ (8003070 <HAL_GPIO_Init+0x304>)
 8003032:	69bb      	ldr	r3, [r7, #24]
 8003034:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003036:	69fb      	ldr	r3, [r7, #28]
 8003038:	3301      	adds	r3, #1
 800303a:	61fb      	str	r3, [r7, #28]
 800303c:	69fb      	ldr	r3, [r7, #28]
 800303e:	2b0f      	cmp	r3, #15
 8003040:	f67f aea2 	bls.w	8002d88 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003044:	bf00      	nop
 8003046:	bf00      	nop
 8003048:	3724      	adds	r7, #36	@ 0x24
 800304a:	46bd      	mov	sp, r7
 800304c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003050:	4770      	bx	lr
 8003052:	bf00      	nop
 8003054:	40023800 	.word	0x40023800
 8003058:	40013800 	.word	0x40013800
 800305c:	40020000 	.word	0x40020000
 8003060:	40020400 	.word	0x40020400
 8003064:	40020800 	.word	0x40020800
 8003068:	40020c00 	.word	0x40020c00
 800306c:	40021000 	.word	0x40021000
 8003070:	40013c00 	.word	0x40013c00

08003074 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b084      	sub	sp, #16
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d101      	bne.n	8003086 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003082:	2301      	movs	r3, #1
 8003084:	e12b      	b.n	80032de <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800308c:	b2db      	uxtb	r3, r3
 800308e:	2b00      	cmp	r3, #0
 8003090:	d106      	bne.n	80030a0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2200      	movs	r2, #0
 8003096:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800309a:	6878      	ldr	r0, [r7, #4]
 800309c:	f7fe fbc8 	bl	8001830 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2224      	movs	r2, #36	@ 0x24
 80030a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	681a      	ldr	r2, [r3, #0]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f022 0201 	bic.w	r2, r2, #1
 80030b6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	681a      	ldr	r2, [r3, #0]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80030c6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	681a      	ldr	r2, [r3, #0]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80030d6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80030d8:	f000 fd80 	bl	8003bdc <HAL_RCC_GetPCLK1Freq>
 80030dc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	4a81      	ldr	r2, [pc, #516]	@ (80032e8 <HAL_I2C_Init+0x274>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d807      	bhi.n	80030f8 <HAL_I2C_Init+0x84>
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	4a80      	ldr	r2, [pc, #512]	@ (80032ec <HAL_I2C_Init+0x278>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	bf94      	ite	ls
 80030f0:	2301      	movls	r3, #1
 80030f2:	2300      	movhi	r3, #0
 80030f4:	b2db      	uxtb	r3, r3
 80030f6:	e006      	b.n	8003106 <HAL_I2C_Init+0x92>
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	4a7d      	ldr	r2, [pc, #500]	@ (80032f0 <HAL_I2C_Init+0x27c>)
 80030fc:	4293      	cmp	r3, r2
 80030fe:	bf94      	ite	ls
 8003100:	2301      	movls	r3, #1
 8003102:	2300      	movhi	r3, #0
 8003104:	b2db      	uxtb	r3, r3
 8003106:	2b00      	cmp	r3, #0
 8003108:	d001      	beq.n	800310e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800310a:	2301      	movs	r3, #1
 800310c:	e0e7      	b.n	80032de <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	4a78      	ldr	r2, [pc, #480]	@ (80032f4 <HAL_I2C_Init+0x280>)
 8003112:	fba2 2303 	umull	r2, r3, r2, r3
 8003116:	0c9b      	lsrs	r3, r3, #18
 8003118:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	68ba      	ldr	r2, [r7, #8]
 800312a:	430a      	orrs	r2, r1
 800312c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	6a1b      	ldr	r3, [r3, #32]
 8003134:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	4a6a      	ldr	r2, [pc, #424]	@ (80032e8 <HAL_I2C_Init+0x274>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d802      	bhi.n	8003148 <HAL_I2C_Init+0xd4>
 8003142:	68bb      	ldr	r3, [r7, #8]
 8003144:	3301      	adds	r3, #1
 8003146:	e009      	b.n	800315c <HAL_I2C_Init+0xe8>
 8003148:	68bb      	ldr	r3, [r7, #8]
 800314a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800314e:	fb02 f303 	mul.w	r3, r2, r3
 8003152:	4a69      	ldr	r2, [pc, #420]	@ (80032f8 <HAL_I2C_Init+0x284>)
 8003154:	fba2 2303 	umull	r2, r3, r2, r3
 8003158:	099b      	lsrs	r3, r3, #6
 800315a:	3301      	adds	r3, #1
 800315c:	687a      	ldr	r2, [r7, #4]
 800315e:	6812      	ldr	r2, [r2, #0]
 8003160:	430b      	orrs	r3, r1
 8003162:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	69db      	ldr	r3, [r3, #28]
 800316a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800316e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	495c      	ldr	r1, [pc, #368]	@ (80032e8 <HAL_I2C_Init+0x274>)
 8003178:	428b      	cmp	r3, r1
 800317a:	d819      	bhi.n	80031b0 <HAL_I2C_Init+0x13c>
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	1e59      	subs	r1, r3, #1
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	005b      	lsls	r3, r3, #1
 8003186:	fbb1 f3f3 	udiv	r3, r1, r3
 800318a:	1c59      	adds	r1, r3, #1
 800318c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003190:	400b      	ands	r3, r1
 8003192:	2b00      	cmp	r3, #0
 8003194:	d00a      	beq.n	80031ac <HAL_I2C_Init+0x138>
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	1e59      	subs	r1, r3, #1
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	005b      	lsls	r3, r3, #1
 80031a0:	fbb1 f3f3 	udiv	r3, r1, r3
 80031a4:	3301      	adds	r3, #1
 80031a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031aa:	e051      	b.n	8003250 <HAL_I2C_Init+0x1dc>
 80031ac:	2304      	movs	r3, #4
 80031ae:	e04f      	b.n	8003250 <HAL_I2C_Init+0x1dc>
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	689b      	ldr	r3, [r3, #8]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d111      	bne.n	80031dc <HAL_I2C_Init+0x168>
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	1e58      	subs	r0, r3, #1
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6859      	ldr	r1, [r3, #4]
 80031c0:	460b      	mov	r3, r1
 80031c2:	005b      	lsls	r3, r3, #1
 80031c4:	440b      	add	r3, r1
 80031c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80031ca:	3301      	adds	r3, #1
 80031cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	bf0c      	ite	eq
 80031d4:	2301      	moveq	r3, #1
 80031d6:	2300      	movne	r3, #0
 80031d8:	b2db      	uxtb	r3, r3
 80031da:	e012      	b.n	8003202 <HAL_I2C_Init+0x18e>
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	1e58      	subs	r0, r3, #1
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6859      	ldr	r1, [r3, #4]
 80031e4:	460b      	mov	r3, r1
 80031e6:	009b      	lsls	r3, r3, #2
 80031e8:	440b      	add	r3, r1
 80031ea:	0099      	lsls	r1, r3, #2
 80031ec:	440b      	add	r3, r1
 80031ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80031f2:	3301      	adds	r3, #1
 80031f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	bf0c      	ite	eq
 80031fc:	2301      	moveq	r3, #1
 80031fe:	2300      	movne	r3, #0
 8003200:	b2db      	uxtb	r3, r3
 8003202:	2b00      	cmp	r3, #0
 8003204:	d001      	beq.n	800320a <HAL_I2C_Init+0x196>
 8003206:	2301      	movs	r3, #1
 8003208:	e022      	b.n	8003250 <HAL_I2C_Init+0x1dc>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	689b      	ldr	r3, [r3, #8]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d10e      	bne.n	8003230 <HAL_I2C_Init+0x1bc>
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	1e58      	subs	r0, r3, #1
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6859      	ldr	r1, [r3, #4]
 800321a:	460b      	mov	r3, r1
 800321c:	005b      	lsls	r3, r3, #1
 800321e:	440b      	add	r3, r1
 8003220:	fbb0 f3f3 	udiv	r3, r0, r3
 8003224:	3301      	adds	r3, #1
 8003226:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800322a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800322e:	e00f      	b.n	8003250 <HAL_I2C_Init+0x1dc>
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	1e58      	subs	r0, r3, #1
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6859      	ldr	r1, [r3, #4]
 8003238:	460b      	mov	r3, r1
 800323a:	009b      	lsls	r3, r3, #2
 800323c:	440b      	add	r3, r1
 800323e:	0099      	lsls	r1, r3, #2
 8003240:	440b      	add	r3, r1
 8003242:	fbb0 f3f3 	udiv	r3, r0, r3
 8003246:	3301      	adds	r3, #1
 8003248:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800324c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003250:	6879      	ldr	r1, [r7, #4]
 8003252:	6809      	ldr	r1, [r1, #0]
 8003254:	4313      	orrs	r3, r2
 8003256:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	69da      	ldr	r2, [r3, #28]
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6a1b      	ldr	r3, [r3, #32]
 800326a:	431a      	orrs	r2, r3
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	430a      	orrs	r2, r1
 8003272:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	689b      	ldr	r3, [r3, #8]
 800327a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800327e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003282:	687a      	ldr	r2, [r7, #4]
 8003284:	6911      	ldr	r1, [r2, #16]
 8003286:	687a      	ldr	r2, [r7, #4]
 8003288:	68d2      	ldr	r2, [r2, #12]
 800328a:	4311      	orrs	r1, r2
 800328c:	687a      	ldr	r2, [r7, #4]
 800328e:	6812      	ldr	r2, [r2, #0]
 8003290:	430b      	orrs	r3, r1
 8003292:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	68db      	ldr	r3, [r3, #12]
 800329a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	695a      	ldr	r2, [r3, #20]
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	699b      	ldr	r3, [r3, #24]
 80032a6:	431a      	orrs	r2, r3
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	430a      	orrs	r2, r1
 80032ae:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	681a      	ldr	r2, [r3, #0]
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f042 0201 	orr.w	r2, r2, #1
 80032be:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2200      	movs	r2, #0
 80032c4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2220      	movs	r2, #32
 80032ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2200      	movs	r2, #0
 80032d2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2200      	movs	r2, #0
 80032d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80032dc:	2300      	movs	r3, #0
}
 80032de:	4618      	mov	r0, r3
 80032e0:	3710      	adds	r7, #16
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}
 80032e6:	bf00      	nop
 80032e8:	000186a0 	.word	0x000186a0
 80032ec:	001e847f 	.word	0x001e847f
 80032f0:	003d08ff 	.word	0x003d08ff
 80032f4:	431bde83 	.word	0x431bde83
 80032f8:	10624dd3 	.word	0x10624dd3

080032fc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b086      	sub	sp, #24
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2b00      	cmp	r3, #0
 8003308:	d101      	bne.n	800330e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	e267      	b.n	80037de <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f003 0301 	and.w	r3, r3, #1
 8003316:	2b00      	cmp	r3, #0
 8003318:	d075      	beq.n	8003406 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800331a:	4b88      	ldr	r3, [pc, #544]	@ (800353c <HAL_RCC_OscConfig+0x240>)
 800331c:	689b      	ldr	r3, [r3, #8]
 800331e:	f003 030c 	and.w	r3, r3, #12
 8003322:	2b04      	cmp	r3, #4
 8003324:	d00c      	beq.n	8003340 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003326:	4b85      	ldr	r3, [pc, #532]	@ (800353c <HAL_RCC_OscConfig+0x240>)
 8003328:	689b      	ldr	r3, [r3, #8]
 800332a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800332e:	2b08      	cmp	r3, #8
 8003330:	d112      	bne.n	8003358 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003332:	4b82      	ldr	r3, [pc, #520]	@ (800353c <HAL_RCC_OscConfig+0x240>)
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800333a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800333e:	d10b      	bne.n	8003358 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003340:	4b7e      	ldr	r3, [pc, #504]	@ (800353c <HAL_RCC_OscConfig+0x240>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003348:	2b00      	cmp	r3, #0
 800334a:	d05b      	beq.n	8003404 <HAL_RCC_OscConfig+0x108>
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d157      	bne.n	8003404 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003354:	2301      	movs	r3, #1
 8003356:	e242      	b.n	80037de <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003360:	d106      	bne.n	8003370 <HAL_RCC_OscConfig+0x74>
 8003362:	4b76      	ldr	r3, [pc, #472]	@ (800353c <HAL_RCC_OscConfig+0x240>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4a75      	ldr	r2, [pc, #468]	@ (800353c <HAL_RCC_OscConfig+0x240>)
 8003368:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800336c:	6013      	str	r3, [r2, #0]
 800336e:	e01d      	b.n	80033ac <HAL_RCC_OscConfig+0xb0>
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003378:	d10c      	bne.n	8003394 <HAL_RCC_OscConfig+0x98>
 800337a:	4b70      	ldr	r3, [pc, #448]	@ (800353c <HAL_RCC_OscConfig+0x240>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	4a6f      	ldr	r2, [pc, #444]	@ (800353c <HAL_RCC_OscConfig+0x240>)
 8003380:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003384:	6013      	str	r3, [r2, #0]
 8003386:	4b6d      	ldr	r3, [pc, #436]	@ (800353c <HAL_RCC_OscConfig+0x240>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4a6c      	ldr	r2, [pc, #432]	@ (800353c <HAL_RCC_OscConfig+0x240>)
 800338c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003390:	6013      	str	r3, [r2, #0]
 8003392:	e00b      	b.n	80033ac <HAL_RCC_OscConfig+0xb0>
 8003394:	4b69      	ldr	r3, [pc, #420]	@ (800353c <HAL_RCC_OscConfig+0x240>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4a68      	ldr	r2, [pc, #416]	@ (800353c <HAL_RCC_OscConfig+0x240>)
 800339a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800339e:	6013      	str	r3, [r2, #0]
 80033a0:	4b66      	ldr	r3, [pc, #408]	@ (800353c <HAL_RCC_OscConfig+0x240>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4a65      	ldr	r2, [pc, #404]	@ (800353c <HAL_RCC_OscConfig+0x240>)
 80033a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80033aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d013      	beq.n	80033dc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033b4:	f7fe fcbc 	bl	8001d30 <HAL_GetTick>
 80033b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033ba:	e008      	b.n	80033ce <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033bc:	f7fe fcb8 	bl	8001d30 <HAL_GetTick>
 80033c0:	4602      	mov	r2, r0
 80033c2:	693b      	ldr	r3, [r7, #16]
 80033c4:	1ad3      	subs	r3, r2, r3
 80033c6:	2b64      	cmp	r3, #100	@ 0x64
 80033c8:	d901      	bls.n	80033ce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80033ca:	2303      	movs	r3, #3
 80033cc:	e207      	b.n	80037de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033ce:	4b5b      	ldr	r3, [pc, #364]	@ (800353c <HAL_RCC_OscConfig+0x240>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d0f0      	beq.n	80033bc <HAL_RCC_OscConfig+0xc0>
 80033da:	e014      	b.n	8003406 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033dc:	f7fe fca8 	bl	8001d30 <HAL_GetTick>
 80033e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033e2:	e008      	b.n	80033f6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033e4:	f7fe fca4 	bl	8001d30 <HAL_GetTick>
 80033e8:	4602      	mov	r2, r0
 80033ea:	693b      	ldr	r3, [r7, #16]
 80033ec:	1ad3      	subs	r3, r2, r3
 80033ee:	2b64      	cmp	r3, #100	@ 0x64
 80033f0:	d901      	bls.n	80033f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80033f2:	2303      	movs	r3, #3
 80033f4:	e1f3      	b.n	80037de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033f6:	4b51      	ldr	r3, [pc, #324]	@ (800353c <HAL_RCC_OscConfig+0x240>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d1f0      	bne.n	80033e4 <HAL_RCC_OscConfig+0xe8>
 8003402:	e000      	b.n	8003406 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003404:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f003 0302 	and.w	r3, r3, #2
 800340e:	2b00      	cmp	r3, #0
 8003410:	d063      	beq.n	80034da <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003412:	4b4a      	ldr	r3, [pc, #296]	@ (800353c <HAL_RCC_OscConfig+0x240>)
 8003414:	689b      	ldr	r3, [r3, #8]
 8003416:	f003 030c 	and.w	r3, r3, #12
 800341a:	2b00      	cmp	r3, #0
 800341c:	d00b      	beq.n	8003436 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800341e:	4b47      	ldr	r3, [pc, #284]	@ (800353c <HAL_RCC_OscConfig+0x240>)
 8003420:	689b      	ldr	r3, [r3, #8]
 8003422:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003426:	2b08      	cmp	r3, #8
 8003428:	d11c      	bne.n	8003464 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800342a:	4b44      	ldr	r3, [pc, #272]	@ (800353c <HAL_RCC_OscConfig+0x240>)
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003432:	2b00      	cmp	r3, #0
 8003434:	d116      	bne.n	8003464 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003436:	4b41      	ldr	r3, [pc, #260]	@ (800353c <HAL_RCC_OscConfig+0x240>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f003 0302 	and.w	r3, r3, #2
 800343e:	2b00      	cmp	r3, #0
 8003440:	d005      	beq.n	800344e <HAL_RCC_OscConfig+0x152>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	68db      	ldr	r3, [r3, #12]
 8003446:	2b01      	cmp	r3, #1
 8003448:	d001      	beq.n	800344e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800344a:	2301      	movs	r3, #1
 800344c:	e1c7      	b.n	80037de <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800344e:	4b3b      	ldr	r3, [pc, #236]	@ (800353c <HAL_RCC_OscConfig+0x240>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	691b      	ldr	r3, [r3, #16]
 800345a:	00db      	lsls	r3, r3, #3
 800345c:	4937      	ldr	r1, [pc, #220]	@ (800353c <HAL_RCC_OscConfig+0x240>)
 800345e:	4313      	orrs	r3, r2
 8003460:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003462:	e03a      	b.n	80034da <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	68db      	ldr	r3, [r3, #12]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d020      	beq.n	80034ae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800346c:	4b34      	ldr	r3, [pc, #208]	@ (8003540 <HAL_RCC_OscConfig+0x244>)
 800346e:	2201      	movs	r2, #1
 8003470:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003472:	f7fe fc5d 	bl	8001d30 <HAL_GetTick>
 8003476:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003478:	e008      	b.n	800348c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800347a:	f7fe fc59 	bl	8001d30 <HAL_GetTick>
 800347e:	4602      	mov	r2, r0
 8003480:	693b      	ldr	r3, [r7, #16]
 8003482:	1ad3      	subs	r3, r2, r3
 8003484:	2b02      	cmp	r3, #2
 8003486:	d901      	bls.n	800348c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003488:	2303      	movs	r3, #3
 800348a:	e1a8      	b.n	80037de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800348c:	4b2b      	ldr	r3, [pc, #172]	@ (800353c <HAL_RCC_OscConfig+0x240>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f003 0302 	and.w	r3, r3, #2
 8003494:	2b00      	cmp	r3, #0
 8003496:	d0f0      	beq.n	800347a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003498:	4b28      	ldr	r3, [pc, #160]	@ (800353c <HAL_RCC_OscConfig+0x240>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	691b      	ldr	r3, [r3, #16]
 80034a4:	00db      	lsls	r3, r3, #3
 80034a6:	4925      	ldr	r1, [pc, #148]	@ (800353c <HAL_RCC_OscConfig+0x240>)
 80034a8:	4313      	orrs	r3, r2
 80034aa:	600b      	str	r3, [r1, #0]
 80034ac:	e015      	b.n	80034da <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80034ae:	4b24      	ldr	r3, [pc, #144]	@ (8003540 <HAL_RCC_OscConfig+0x244>)
 80034b0:	2200      	movs	r2, #0
 80034b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034b4:	f7fe fc3c 	bl	8001d30 <HAL_GetTick>
 80034b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80034ba:	e008      	b.n	80034ce <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034bc:	f7fe fc38 	bl	8001d30 <HAL_GetTick>
 80034c0:	4602      	mov	r2, r0
 80034c2:	693b      	ldr	r3, [r7, #16]
 80034c4:	1ad3      	subs	r3, r2, r3
 80034c6:	2b02      	cmp	r3, #2
 80034c8:	d901      	bls.n	80034ce <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80034ca:	2303      	movs	r3, #3
 80034cc:	e187      	b.n	80037de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80034ce:	4b1b      	ldr	r3, [pc, #108]	@ (800353c <HAL_RCC_OscConfig+0x240>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f003 0302 	and.w	r3, r3, #2
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d1f0      	bne.n	80034bc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f003 0308 	and.w	r3, r3, #8
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d036      	beq.n	8003554 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	695b      	ldr	r3, [r3, #20]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d016      	beq.n	800351c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80034ee:	4b15      	ldr	r3, [pc, #84]	@ (8003544 <HAL_RCC_OscConfig+0x248>)
 80034f0:	2201      	movs	r2, #1
 80034f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034f4:	f7fe fc1c 	bl	8001d30 <HAL_GetTick>
 80034f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80034fa:	e008      	b.n	800350e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034fc:	f7fe fc18 	bl	8001d30 <HAL_GetTick>
 8003500:	4602      	mov	r2, r0
 8003502:	693b      	ldr	r3, [r7, #16]
 8003504:	1ad3      	subs	r3, r2, r3
 8003506:	2b02      	cmp	r3, #2
 8003508:	d901      	bls.n	800350e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800350a:	2303      	movs	r3, #3
 800350c:	e167      	b.n	80037de <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800350e:	4b0b      	ldr	r3, [pc, #44]	@ (800353c <HAL_RCC_OscConfig+0x240>)
 8003510:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003512:	f003 0302 	and.w	r3, r3, #2
 8003516:	2b00      	cmp	r3, #0
 8003518:	d0f0      	beq.n	80034fc <HAL_RCC_OscConfig+0x200>
 800351a:	e01b      	b.n	8003554 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800351c:	4b09      	ldr	r3, [pc, #36]	@ (8003544 <HAL_RCC_OscConfig+0x248>)
 800351e:	2200      	movs	r2, #0
 8003520:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003522:	f7fe fc05 	bl	8001d30 <HAL_GetTick>
 8003526:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003528:	e00e      	b.n	8003548 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800352a:	f7fe fc01 	bl	8001d30 <HAL_GetTick>
 800352e:	4602      	mov	r2, r0
 8003530:	693b      	ldr	r3, [r7, #16]
 8003532:	1ad3      	subs	r3, r2, r3
 8003534:	2b02      	cmp	r3, #2
 8003536:	d907      	bls.n	8003548 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003538:	2303      	movs	r3, #3
 800353a:	e150      	b.n	80037de <HAL_RCC_OscConfig+0x4e2>
 800353c:	40023800 	.word	0x40023800
 8003540:	42470000 	.word	0x42470000
 8003544:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003548:	4b88      	ldr	r3, [pc, #544]	@ (800376c <HAL_RCC_OscConfig+0x470>)
 800354a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800354c:	f003 0302 	and.w	r3, r3, #2
 8003550:	2b00      	cmp	r3, #0
 8003552:	d1ea      	bne.n	800352a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f003 0304 	and.w	r3, r3, #4
 800355c:	2b00      	cmp	r3, #0
 800355e:	f000 8097 	beq.w	8003690 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003562:	2300      	movs	r3, #0
 8003564:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003566:	4b81      	ldr	r3, [pc, #516]	@ (800376c <HAL_RCC_OscConfig+0x470>)
 8003568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800356a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800356e:	2b00      	cmp	r3, #0
 8003570:	d10f      	bne.n	8003592 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003572:	2300      	movs	r3, #0
 8003574:	60bb      	str	r3, [r7, #8]
 8003576:	4b7d      	ldr	r3, [pc, #500]	@ (800376c <HAL_RCC_OscConfig+0x470>)
 8003578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800357a:	4a7c      	ldr	r2, [pc, #496]	@ (800376c <HAL_RCC_OscConfig+0x470>)
 800357c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003580:	6413      	str	r3, [r2, #64]	@ 0x40
 8003582:	4b7a      	ldr	r3, [pc, #488]	@ (800376c <HAL_RCC_OscConfig+0x470>)
 8003584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003586:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800358a:	60bb      	str	r3, [r7, #8]
 800358c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800358e:	2301      	movs	r3, #1
 8003590:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003592:	4b77      	ldr	r3, [pc, #476]	@ (8003770 <HAL_RCC_OscConfig+0x474>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800359a:	2b00      	cmp	r3, #0
 800359c:	d118      	bne.n	80035d0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800359e:	4b74      	ldr	r3, [pc, #464]	@ (8003770 <HAL_RCC_OscConfig+0x474>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4a73      	ldr	r2, [pc, #460]	@ (8003770 <HAL_RCC_OscConfig+0x474>)
 80035a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80035aa:	f7fe fbc1 	bl	8001d30 <HAL_GetTick>
 80035ae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035b0:	e008      	b.n	80035c4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035b2:	f7fe fbbd 	bl	8001d30 <HAL_GetTick>
 80035b6:	4602      	mov	r2, r0
 80035b8:	693b      	ldr	r3, [r7, #16]
 80035ba:	1ad3      	subs	r3, r2, r3
 80035bc:	2b02      	cmp	r3, #2
 80035be:	d901      	bls.n	80035c4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80035c0:	2303      	movs	r3, #3
 80035c2:	e10c      	b.n	80037de <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035c4:	4b6a      	ldr	r3, [pc, #424]	@ (8003770 <HAL_RCC_OscConfig+0x474>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d0f0      	beq.n	80035b2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	689b      	ldr	r3, [r3, #8]
 80035d4:	2b01      	cmp	r3, #1
 80035d6:	d106      	bne.n	80035e6 <HAL_RCC_OscConfig+0x2ea>
 80035d8:	4b64      	ldr	r3, [pc, #400]	@ (800376c <HAL_RCC_OscConfig+0x470>)
 80035da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035dc:	4a63      	ldr	r2, [pc, #396]	@ (800376c <HAL_RCC_OscConfig+0x470>)
 80035de:	f043 0301 	orr.w	r3, r3, #1
 80035e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80035e4:	e01c      	b.n	8003620 <HAL_RCC_OscConfig+0x324>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	689b      	ldr	r3, [r3, #8]
 80035ea:	2b05      	cmp	r3, #5
 80035ec:	d10c      	bne.n	8003608 <HAL_RCC_OscConfig+0x30c>
 80035ee:	4b5f      	ldr	r3, [pc, #380]	@ (800376c <HAL_RCC_OscConfig+0x470>)
 80035f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035f2:	4a5e      	ldr	r2, [pc, #376]	@ (800376c <HAL_RCC_OscConfig+0x470>)
 80035f4:	f043 0304 	orr.w	r3, r3, #4
 80035f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80035fa:	4b5c      	ldr	r3, [pc, #368]	@ (800376c <HAL_RCC_OscConfig+0x470>)
 80035fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035fe:	4a5b      	ldr	r2, [pc, #364]	@ (800376c <HAL_RCC_OscConfig+0x470>)
 8003600:	f043 0301 	orr.w	r3, r3, #1
 8003604:	6713      	str	r3, [r2, #112]	@ 0x70
 8003606:	e00b      	b.n	8003620 <HAL_RCC_OscConfig+0x324>
 8003608:	4b58      	ldr	r3, [pc, #352]	@ (800376c <HAL_RCC_OscConfig+0x470>)
 800360a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800360c:	4a57      	ldr	r2, [pc, #348]	@ (800376c <HAL_RCC_OscConfig+0x470>)
 800360e:	f023 0301 	bic.w	r3, r3, #1
 8003612:	6713      	str	r3, [r2, #112]	@ 0x70
 8003614:	4b55      	ldr	r3, [pc, #340]	@ (800376c <HAL_RCC_OscConfig+0x470>)
 8003616:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003618:	4a54      	ldr	r2, [pc, #336]	@ (800376c <HAL_RCC_OscConfig+0x470>)
 800361a:	f023 0304 	bic.w	r3, r3, #4
 800361e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	689b      	ldr	r3, [r3, #8]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d015      	beq.n	8003654 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003628:	f7fe fb82 	bl	8001d30 <HAL_GetTick>
 800362c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800362e:	e00a      	b.n	8003646 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003630:	f7fe fb7e 	bl	8001d30 <HAL_GetTick>
 8003634:	4602      	mov	r2, r0
 8003636:	693b      	ldr	r3, [r7, #16]
 8003638:	1ad3      	subs	r3, r2, r3
 800363a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800363e:	4293      	cmp	r3, r2
 8003640:	d901      	bls.n	8003646 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003642:	2303      	movs	r3, #3
 8003644:	e0cb      	b.n	80037de <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003646:	4b49      	ldr	r3, [pc, #292]	@ (800376c <HAL_RCC_OscConfig+0x470>)
 8003648:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800364a:	f003 0302 	and.w	r3, r3, #2
 800364e:	2b00      	cmp	r3, #0
 8003650:	d0ee      	beq.n	8003630 <HAL_RCC_OscConfig+0x334>
 8003652:	e014      	b.n	800367e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003654:	f7fe fb6c 	bl	8001d30 <HAL_GetTick>
 8003658:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800365a:	e00a      	b.n	8003672 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800365c:	f7fe fb68 	bl	8001d30 <HAL_GetTick>
 8003660:	4602      	mov	r2, r0
 8003662:	693b      	ldr	r3, [r7, #16]
 8003664:	1ad3      	subs	r3, r2, r3
 8003666:	f241 3288 	movw	r2, #5000	@ 0x1388
 800366a:	4293      	cmp	r3, r2
 800366c:	d901      	bls.n	8003672 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800366e:	2303      	movs	r3, #3
 8003670:	e0b5      	b.n	80037de <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003672:	4b3e      	ldr	r3, [pc, #248]	@ (800376c <HAL_RCC_OscConfig+0x470>)
 8003674:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003676:	f003 0302 	and.w	r3, r3, #2
 800367a:	2b00      	cmp	r3, #0
 800367c:	d1ee      	bne.n	800365c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800367e:	7dfb      	ldrb	r3, [r7, #23]
 8003680:	2b01      	cmp	r3, #1
 8003682:	d105      	bne.n	8003690 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003684:	4b39      	ldr	r3, [pc, #228]	@ (800376c <HAL_RCC_OscConfig+0x470>)
 8003686:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003688:	4a38      	ldr	r2, [pc, #224]	@ (800376c <HAL_RCC_OscConfig+0x470>)
 800368a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800368e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	699b      	ldr	r3, [r3, #24]
 8003694:	2b00      	cmp	r3, #0
 8003696:	f000 80a1 	beq.w	80037dc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800369a:	4b34      	ldr	r3, [pc, #208]	@ (800376c <HAL_RCC_OscConfig+0x470>)
 800369c:	689b      	ldr	r3, [r3, #8]
 800369e:	f003 030c 	and.w	r3, r3, #12
 80036a2:	2b08      	cmp	r3, #8
 80036a4:	d05c      	beq.n	8003760 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	699b      	ldr	r3, [r3, #24]
 80036aa:	2b02      	cmp	r3, #2
 80036ac:	d141      	bne.n	8003732 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036ae:	4b31      	ldr	r3, [pc, #196]	@ (8003774 <HAL_RCC_OscConfig+0x478>)
 80036b0:	2200      	movs	r2, #0
 80036b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036b4:	f7fe fb3c 	bl	8001d30 <HAL_GetTick>
 80036b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036ba:	e008      	b.n	80036ce <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036bc:	f7fe fb38 	bl	8001d30 <HAL_GetTick>
 80036c0:	4602      	mov	r2, r0
 80036c2:	693b      	ldr	r3, [r7, #16]
 80036c4:	1ad3      	subs	r3, r2, r3
 80036c6:	2b02      	cmp	r3, #2
 80036c8:	d901      	bls.n	80036ce <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80036ca:	2303      	movs	r3, #3
 80036cc:	e087      	b.n	80037de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036ce:	4b27      	ldr	r3, [pc, #156]	@ (800376c <HAL_RCC_OscConfig+0x470>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d1f0      	bne.n	80036bc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	69da      	ldr	r2, [r3, #28]
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6a1b      	ldr	r3, [r3, #32]
 80036e2:	431a      	orrs	r2, r3
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036e8:	019b      	lsls	r3, r3, #6
 80036ea:	431a      	orrs	r2, r3
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036f0:	085b      	lsrs	r3, r3, #1
 80036f2:	3b01      	subs	r3, #1
 80036f4:	041b      	lsls	r3, r3, #16
 80036f6:	431a      	orrs	r2, r3
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036fc:	061b      	lsls	r3, r3, #24
 80036fe:	491b      	ldr	r1, [pc, #108]	@ (800376c <HAL_RCC_OscConfig+0x470>)
 8003700:	4313      	orrs	r3, r2
 8003702:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003704:	4b1b      	ldr	r3, [pc, #108]	@ (8003774 <HAL_RCC_OscConfig+0x478>)
 8003706:	2201      	movs	r2, #1
 8003708:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800370a:	f7fe fb11 	bl	8001d30 <HAL_GetTick>
 800370e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003710:	e008      	b.n	8003724 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003712:	f7fe fb0d 	bl	8001d30 <HAL_GetTick>
 8003716:	4602      	mov	r2, r0
 8003718:	693b      	ldr	r3, [r7, #16]
 800371a:	1ad3      	subs	r3, r2, r3
 800371c:	2b02      	cmp	r3, #2
 800371e:	d901      	bls.n	8003724 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003720:	2303      	movs	r3, #3
 8003722:	e05c      	b.n	80037de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003724:	4b11      	ldr	r3, [pc, #68]	@ (800376c <HAL_RCC_OscConfig+0x470>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800372c:	2b00      	cmp	r3, #0
 800372e:	d0f0      	beq.n	8003712 <HAL_RCC_OscConfig+0x416>
 8003730:	e054      	b.n	80037dc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003732:	4b10      	ldr	r3, [pc, #64]	@ (8003774 <HAL_RCC_OscConfig+0x478>)
 8003734:	2200      	movs	r2, #0
 8003736:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003738:	f7fe fafa 	bl	8001d30 <HAL_GetTick>
 800373c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800373e:	e008      	b.n	8003752 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003740:	f7fe faf6 	bl	8001d30 <HAL_GetTick>
 8003744:	4602      	mov	r2, r0
 8003746:	693b      	ldr	r3, [r7, #16]
 8003748:	1ad3      	subs	r3, r2, r3
 800374a:	2b02      	cmp	r3, #2
 800374c:	d901      	bls.n	8003752 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800374e:	2303      	movs	r3, #3
 8003750:	e045      	b.n	80037de <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003752:	4b06      	ldr	r3, [pc, #24]	@ (800376c <HAL_RCC_OscConfig+0x470>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800375a:	2b00      	cmp	r3, #0
 800375c:	d1f0      	bne.n	8003740 <HAL_RCC_OscConfig+0x444>
 800375e:	e03d      	b.n	80037dc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	699b      	ldr	r3, [r3, #24]
 8003764:	2b01      	cmp	r3, #1
 8003766:	d107      	bne.n	8003778 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003768:	2301      	movs	r3, #1
 800376a:	e038      	b.n	80037de <HAL_RCC_OscConfig+0x4e2>
 800376c:	40023800 	.word	0x40023800
 8003770:	40007000 	.word	0x40007000
 8003774:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003778:	4b1b      	ldr	r3, [pc, #108]	@ (80037e8 <HAL_RCC_OscConfig+0x4ec>)
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	699b      	ldr	r3, [r3, #24]
 8003782:	2b01      	cmp	r3, #1
 8003784:	d028      	beq.n	80037d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003790:	429a      	cmp	r2, r3
 8003792:	d121      	bne.n	80037d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800379e:	429a      	cmp	r2, r3
 80037a0:	d11a      	bne.n	80037d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80037a2:	68fa      	ldr	r2, [r7, #12]
 80037a4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80037a8:	4013      	ands	r3, r2
 80037aa:	687a      	ldr	r2, [r7, #4]
 80037ac:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80037ae:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80037b0:	4293      	cmp	r3, r2
 80037b2:	d111      	bne.n	80037d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037be:	085b      	lsrs	r3, r3, #1
 80037c0:	3b01      	subs	r3, #1
 80037c2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80037c4:	429a      	cmp	r2, r3
 80037c6:	d107      	bne.n	80037d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037d2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80037d4:	429a      	cmp	r2, r3
 80037d6:	d001      	beq.n	80037dc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80037d8:	2301      	movs	r3, #1
 80037da:	e000      	b.n	80037de <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80037dc:	2300      	movs	r3, #0
}
 80037de:	4618      	mov	r0, r3
 80037e0:	3718      	adds	r7, #24
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bd80      	pop	{r7, pc}
 80037e6:	bf00      	nop
 80037e8:	40023800 	.word	0x40023800

080037ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b084      	sub	sp, #16
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
 80037f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d101      	bne.n	8003800 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80037fc:	2301      	movs	r3, #1
 80037fe:	e0cc      	b.n	800399a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003800:	4b68      	ldr	r3, [pc, #416]	@ (80039a4 <HAL_RCC_ClockConfig+0x1b8>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f003 0307 	and.w	r3, r3, #7
 8003808:	683a      	ldr	r2, [r7, #0]
 800380a:	429a      	cmp	r2, r3
 800380c:	d90c      	bls.n	8003828 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800380e:	4b65      	ldr	r3, [pc, #404]	@ (80039a4 <HAL_RCC_ClockConfig+0x1b8>)
 8003810:	683a      	ldr	r2, [r7, #0]
 8003812:	b2d2      	uxtb	r2, r2
 8003814:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003816:	4b63      	ldr	r3, [pc, #396]	@ (80039a4 <HAL_RCC_ClockConfig+0x1b8>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f003 0307 	and.w	r3, r3, #7
 800381e:	683a      	ldr	r2, [r7, #0]
 8003820:	429a      	cmp	r2, r3
 8003822:	d001      	beq.n	8003828 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003824:	2301      	movs	r3, #1
 8003826:	e0b8      	b.n	800399a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f003 0302 	and.w	r3, r3, #2
 8003830:	2b00      	cmp	r3, #0
 8003832:	d020      	beq.n	8003876 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f003 0304 	and.w	r3, r3, #4
 800383c:	2b00      	cmp	r3, #0
 800383e:	d005      	beq.n	800384c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003840:	4b59      	ldr	r3, [pc, #356]	@ (80039a8 <HAL_RCC_ClockConfig+0x1bc>)
 8003842:	689b      	ldr	r3, [r3, #8]
 8003844:	4a58      	ldr	r2, [pc, #352]	@ (80039a8 <HAL_RCC_ClockConfig+0x1bc>)
 8003846:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800384a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f003 0308 	and.w	r3, r3, #8
 8003854:	2b00      	cmp	r3, #0
 8003856:	d005      	beq.n	8003864 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003858:	4b53      	ldr	r3, [pc, #332]	@ (80039a8 <HAL_RCC_ClockConfig+0x1bc>)
 800385a:	689b      	ldr	r3, [r3, #8]
 800385c:	4a52      	ldr	r2, [pc, #328]	@ (80039a8 <HAL_RCC_ClockConfig+0x1bc>)
 800385e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003862:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003864:	4b50      	ldr	r3, [pc, #320]	@ (80039a8 <HAL_RCC_ClockConfig+0x1bc>)
 8003866:	689b      	ldr	r3, [r3, #8]
 8003868:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	689b      	ldr	r3, [r3, #8]
 8003870:	494d      	ldr	r1, [pc, #308]	@ (80039a8 <HAL_RCC_ClockConfig+0x1bc>)
 8003872:	4313      	orrs	r3, r2
 8003874:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f003 0301 	and.w	r3, r3, #1
 800387e:	2b00      	cmp	r3, #0
 8003880:	d044      	beq.n	800390c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	2b01      	cmp	r3, #1
 8003888:	d107      	bne.n	800389a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800388a:	4b47      	ldr	r3, [pc, #284]	@ (80039a8 <HAL_RCC_ClockConfig+0x1bc>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003892:	2b00      	cmp	r3, #0
 8003894:	d119      	bne.n	80038ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	e07f      	b.n	800399a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	2b02      	cmp	r3, #2
 80038a0:	d003      	beq.n	80038aa <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80038a6:	2b03      	cmp	r3, #3
 80038a8:	d107      	bne.n	80038ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038aa:	4b3f      	ldr	r3, [pc, #252]	@ (80039a8 <HAL_RCC_ClockConfig+0x1bc>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d109      	bne.n	80038ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	e06f      	b.n	800399a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038ba:	4b3b      	ldr	r3, [pc, #236]	@ (80039a8 <HAL_RCC_ClockConfig+0x1bc>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f003 0302 	and.w	r3, r3, #2
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d101      	bne.n	80038ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	e067      	b.n	800399a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80038ca:	4b37      	ldr	r3, [pc, #220]	@ (80039a8 <HAL_RCC_ClockConfig+0x1bc>)
 80038cc:	689b      	ldr	r3, [r3, #8]
 80038ce:	f023 0203 	bic.w	r2, r3, #3
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	4934      	ldr	r1, [pc, #208]	@ (80039a8 <HAL_RCC_ClockConfig+0x1bc>)
 80038d8:	4313      	orrs	r3, r2
 80038da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80038dc:	f7fe fa28 	bl	8001d30 <HAL_GetTick>
 80038e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038e2:	e00a      	b.n	80038fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038e4:	f7fe fa24 	bl	8001d30 <HAL_GetTick>
 80038e8:	4602      	mov	r2, r0
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	1ad3      	subs	r3, r2, r3
 80038ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d901      	bls.n	80038fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80038f6:	2303      	movs	r3, #3
 80038f8:	e04f      	b.n	800399a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038fa:	4b2b      	ldr	r3, [pc, #172]	@ (80039a8 <HAL_RCC_ClockConfig+0x1bc>)
 80038fc:	689b      	ldr	r3, [r3, #8]
 80038fe:	f003 020c 	and.w	r2, r3, #12
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	009b      	lsls	r3, r3, #2
 8003908:	429a      	cmp	r2, r3
 800390a:	d1eb      	bne.n	80038e4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800390c:	4b25      	ldr	r3, [pc, #148]	@ (80039a4 <HAL_RCC_ClockConfig+0x1b8>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f003 0307 	and.w	r3, r3, #7
 8003914:	683a      	ldr	r2, [r7, #0]
 8003916:	429a      	cmp	r2, r3
 8003918:	d20c      	bcs.n	8003934 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800391a:	4b22      	ldr	r3, [pc, #136]	@ (80039a4 <HAL_RCC_ClockConfig+0x1b8>)
 800391c:	683a      	ldr	r2, [r7, #0]
 800391e:	b2d2      	uxtb	r2, r2
 8003920:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003922:	4b20      	ldr	r3, [pc, #128]	@ (80039a4 <HAL_RCC_ClockConfig+0x1b8>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f003 0307 	and.w	r3, r3, #7
 800392a:	683a      	ldr	r2, [r7, #0]
 800392c:	429a      	cmp	r2, r3
 800392e:	d001      	beq.n	8003934 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003930:	2301      	movs	r3, #1
 8003932:	e032      	b.n	800399a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f003 0304 	and.w	r3, r3, #4
 800393c:	2b00      	cmp	r3, #0
 800393e:	d008      	beq.n	8003952 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003940:	4b19      	ldr	r3, [pc, #100]	@ (80039a8 <HAL_RCC_ClockConfig+0x1bc>)
 8003942:	689b      	ldr	r3, [r3, #8]
 8003944:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	68db      	ldr	r3, [r3, #12]
 800394c:	4916      	ldr	r1, [pc, #88]	@ (80039a8 <HAL_RCC_ClockConfig+0x1bc>)
 800394e:	4313      	orrs	r3, r2
 8003950:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f003 0308 	and.w	r3, r3, #8
 800395a:	2b00      	cmp	r3, #0
 800395c:	d009      	beq.n	8003972 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800395e:	4b12      	ldr	r3, [pc, #72]	@ (80039a8 <HAL_RCC_ClockConfig+0x1bc>)
 8003960:	689b      	ldr	r3, [r3, #8]
 8003962:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	691b      	ldr	r3, [r3, #16]
 800396a:	00db      	lsls	r3, r3, #3
 800396c:	490e      	ldr	r1, [pc, #56]	@ (80039a8 <HAL_RCC_ClockConfig+0x1bc>)
 800396e:	4313      	orrs	r3, r2
 8003970:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003972:	f000 f821 	bl	80039b8 <HAL_RCC_GetSysClockFreq>
 8003976:	4602      	mov	r2, r0
 8003978:	4b0b      	ldr	r3, [pc, #44]	@ (80039a8 <HAL_RCC_ClockConfig+0x1bc>)
 800397a:	689b      	ldr	r3, [r3, #8]
 800397c:	091b      	lsrs	r3, r3, #4
 800397e:	f003 030f 	and.w	r3, r3, #15
 8003982:	490a      	ldr	r1, [pc, #40]	@ (80039ac <HAL_RCC_ClockConfig+0x1c0>)
 8003984:	5ccb      	ldrb	r3, [r1, r3]
 8003986:	fa22 f303 	lsr.w	r3, r2, r3
 800398a:	4a09      	ldr	r2, [pc, #36]	@ (80039b0 <HAL_RCC_ClockConfig+0x1c4>)
 800398c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800398e:	4b09      	ldr	r3, [pc, #36]	@ (80039b4 <HAL_RCC_ClockConfig+0x1c8>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4618      	mov	r0, r3
 8003994:	f7fe f988 	bl	8001ca8 <HAL_InitTick>

  return HAL_OK;
 8003998:	2300      	movs	r3, #0
}
 800399a:	4618      	mov	r0, r3
 800399c:	3710      	adds	r7, #16
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}
 80039a2:	bf00      	nop
 80039a4:	40023c00 	.word	0x40023c00
 80039a8:	40023800 	.word	0x40023800
 80039ac:	08007210 	.word	0x08007210
 80039b0:	20000008 	.word	0x20000008
 80039b4:	2000000c 	.word	0x2000000c

080039b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80039bc:	b094      	sub	sp, #80	@ 0x50
 80039be:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80039c0:	2300      	movs	r3, #0
 80039c2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80039c4:	2300      	movs	r3, #0
 80039c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80039c8:	2300      	movs	r3, #0
 80039ca:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80039cc:	2300      	movs	r3, #0
 80039ce:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80039d0:	4b79      	ldr	r3, [pc, #484]	@ (8003bb8 <HAL_RCC_GetSysClockFreq+0x200>)
 80039d2:	689b      	ldr	r3, [r3, #8]
 80039d4:	f003 030c 	and.w	r3, r3, #12
 80039d8:	2b08      	cmp	r3, #8
 80039da:	d00d      	beq.n	80039f8 <HAL_RCC_GetSysClockFreq+0x40>
 80039dc:	2b08      	cmp	r3, #8
 80039de:	f200 80e1 	bhi.w	8003ba4 <HAL_RCC_GetSysClockFreq+0x1ec>
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d002      	beq.n	80039ec <HAL_RCC_GetSysClockFreq+0x34>
 80039e6:	2b04      	cmp	r3, #4
 80039e8:	d003      	beq.n	80039f2 <HAL_RCC_GetSysClockFreq+0x3a>
 80039ea:	e0db      	b.n	8003ba4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80039ec:	4b73      	ldr	r3, [pc, #460]	@ (8003bbc <HAL_RCC_GetSysClockFreq+0x204>)
 80039ee:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80039f0:	e0db      	b.n	8003baa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80039f2:	4b73      	ldr	r3, [pc, #460]	@ (8003bc0 <HAL_RCC_GetSysClockFreq+0x208>)
 80039f4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80039f6:	e0d8      	b.n	8003baa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80039f8:	4b6f      	ldr	r3, [pc, #444]	@ (8003bb8 <HAL_RCC_GetSysClockFreq+0x200>)
 80039fa:	685b      	ldr	r3, [r3, #4]
 80039fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003a00:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003a02:	4b6d      	ldr	r3, [pc, #436]	@ (8003bb8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d063      	beq.n	8003ad6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a0e:	4b6a      	ldr	r3, [pc, #424]	@ (8003bb8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	099b      	lsrs	r3, r3, #6
 8003a14:	2200      	movs	r2, #0
 8003a16:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003a18:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003a1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a20:	633b      	str	r3, [r7, #48]	@ 0x30
 8003a22:	2300      	movs	r3, #0
 8003a24:	637b      	str	r3, [r7, #52]	@ 0x34
 8003a26:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003a2a:	4622      	mov	r2, r4
 8003a2c:	462b      	mov	r3, r5
 8003a2e:	f04f 0000 	mov.w	r0, #0
 8003a32:	f04f 0100 	mov.w	r1, #0
 8003a36:	0159      	lsls	r1, r3, #5
 8003a38:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a3c:	0150      	lsls	r0, r2, #5
 8003a3e:	4602      	mov	r2, r0
 8003a40:	460b      	mov	r3, r1
 8003a42:	4621      	mov	r1, r4
 8003a44:	1a51      	subs	r1, r2, r1
 8003a46:	6139      	str	r1, [r7, #16]
 8003a48:	4629      	mov	r1, r5
 8003a4a:	eb63 0301 	sbc.w	r3, r3, r1
 8003a4e:	617b      	str	r3, [r7, #20]
 8003a50:	f04f 0200 	mov.w	r2, #0
 8003a54:	f04f 0300 	mov.w	r3, #0
 8003a58:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003a5c:	4659      	mov	r1, fp
 8003a5e:	018b      	lsls	r3, r1, #6
 8003a60:	4651      	mov	r1, sl
 8003a62:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003a66:	4651      	mov	r1, sl
 8003a68:	018a      	lsls	r2, r1, #6
 8003a6a:	4651      	mov	r1, sl
 8003a6c:	ebb2 0801 	subs.w	r8, r2, r1
 8003a70:	4659      	mov	r1, fp
 8003a72:	eb63 0901 	sbc.w	r9, r3, r1
 8003a76:	f04f 0200 	mov.w	r2, #0
 8003a7a:	f04f 0300 	mov.w	r3, #0
 8003a7e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003a82:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003a86:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003a8a:	4690      	mov	r8, r2
 8003a8c:	4699      	mov	r9, r3
 8003a8e:	4623      	mov	r3, r4
 8003a90:	eb18 0303 	adds.w	r3, r8, r3
 8003a94:	60bb      	str	r3, [r7, #8]
 8003a96:	462b      	mov	r3, r5
 8003a98:	eb49 0303 	adc.w	r3, r9, r3
 8003a9c:	60fb      	str	r3, [r7, #12]
 8003a9e:	f04f 0200 	mov.w	r2, #0
 8003aa2:	f04f 0300 	mov.w	r3, #0
 8003aa6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003aaa:	4629      	mov	r1, r5
 8003aac:	024b      	lsls	r3, r1, #9
 8003aae:	4621      	mov	r1, r4
 8003ab0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003ab4:	4621      	mov	r1, r4
 8003ab6:	024a      	lsls	r2, r1, #9
 8003ab8:	4610      	mov	r0, r2
 8003aba:	4619      	mov	r1, r3
 8003abc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003abe:	2200      	movs	r2, #0
 8003ac0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003ac2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003ac4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003ac8:	f7fd f8c6 	bl	8000c58 <__aeabi_uldivmod>
 8003acc:	4602      	mov	r2, r0
 8003ace:	460b      	mov	r3, r1
 8003ad0:	4613      	mov	r3, r2
 8003ad2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003ad4:	e058      	b.n	8003b88 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ad6:	4b38      	ldr	r3, [pc, #224]	@ (8003bb8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	099b      	lsrs	r3, r3, #6
 8003adc:	2200      	movs	r2, #0
 8003ade:	4618      	mov	r0, r3
 8003ae0:	4611      	mov	r1, r2
 8003ae2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003ae6:	623b      	str	r3, [r7, #32]
 8003ae8:	2300      	movs	r3, #0
 8003aea:	627b      	str	r3, [r7, #36]	@ 0x24
 8003aec:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003af0:	4642      	mov	r2, r8
 8003af2:	464b      	mov	r3, r9
 8003af4:	f04f 0000 	mov.w	r0, #0
 8003af8:	f04f 0100 	mov.w	r1, #0
 8003afc:	0159      	lsls	r1, r3, #5
 8003afe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b02:	0150      	lsls	r0, r2, #5
 8003b04:	4602      	mov	r2, r0
 8003b06:	460b      	mov	r3, r1
 8003b08:	4641      	mov	r1, r8
 8003b0a:	ebb2 0a01 	subs.w	sl, r2, r1
 8003b0e:	4649      	mov	r1, r9
 8003b10:	eb63 0b01 	sbc.w	fp, r3, r1
 8003b14:	f04f 0200 	mov.w	r2, #0
 8003b18:	f04f 0300 	mov.w	r3, #0
 8003b1c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003b20:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003b24:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003b28:	ebb2 040a 	subs.w	r4, r2, sl
 8003b2c:	eb63 050b 	sbc.w	r5, r3, fp
 8003b30:	f04f 0200 	mov.w	r2, #0
 8003b34:	f04f 0300 	mov.w	r3, #0
 8003b38:	00eb      	lsls	r3, r5, #3
 8003b3a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003b3e:	00e2      	lsls	r2, r4, #3
 8003b40:	4614      	mov	r4, r2
 8003b42:	461d      	mov	r5, r3
 8003b44:	4643      	mov	r3, r8
 8003b46:	18e3      	adds	r3, r4, r3
 8003b48:	603b      	str	r3, [r7, #0]
 8003b4a:	464b      	mov	r3, r9
 8003b4c:	eb45 0303 	adc.w	r3, r5, r3
 8003b50:	607b      	str	r3, [r7, #4]
 8003b52:	f04f 0200 	mov.w	r2, #0
 8003b56:	f04f 0300 	mov.w	r3, #0
 8003b5a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003b5e:	4629      	mov	r1, r5
 8003b60:	028b      	lsls	r3, r1, #10
 8003b62:	4621      	mov	r1, r4
 8003b64:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003b68:	4621      	mov	r1, r4
 8003b6a:	028a      	lsls	r2, r1, #10
 8003b6c:	4610      	mov	r0, r2
 8003b6e:	4619      	mov	r1, r3
 8003b70:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003b72:	2200      	movs	r2, #0
 8003b74:	61bb      	str	r3, [r7, #24]
 8003b76:	61fa      	str	r2, [r7, #28]
 8003b78:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003b7c:	f7fd f86c 	bl	8000c58 <__aeabi_uldivmod>
 8003b80:	4602      	mov	r2, r0
 8003b82:	460b      	mov	r3, r1
 8003b84:	4613      	mov	r3, r2
 8003b86:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003b88:	4b0b      	ldr	r3, [pc, #44]	@ (8003bb8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	0c1b      	lsrs	r3, r3, #16
 8003b8e:	f003 0303 	and.w	r3, r3, #3
 8003b92:	3301      	adds	r3, #1
 8003b94:	005b      	lsls	r3, r3, #1
 8003b96:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003b98:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003b9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ba0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003ba2:	e002      	b.n	8003baa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003ba4:	4b05      	ldr	r3, [pc, #20]	@ (8003bbc <HAL_RCC_GetSysClockFreq+0x204>)
 8003ba6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003ba8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003baa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	3750      	adds	r7, #80	@ 0x50
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003bb6:	bf00      	nop
 8003bb8:	40023800 	.word	0x40023800
 8003bbc:	00f42400 	.word	0x00f42400
 8003bc0:	007a1200 	.word	0x007a1200

08003bc4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003bc4:	b480      	push	{r7}
 8003bc6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003bc8:	4b03      	ldr	r3, [pc, #12]	@ (8003bd8 <HAL_RCC_GetHCLKFreq+0x14>)
 8003bca:	681b      	ldr	r3, [r3, #0]
}
 8003bcc:	4618      	mov	r0, r3
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd4:	4770      	bx	lr
 8003bd6:	bf00      	nop
 8003bd8:	20000008 	.word	0x20000008

08003bdc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003be0:	f7ff fff0 	bl	8003bc4 <HAL_RCC_GetHCLKFreq>
 8003be4:	4602      	mov	r2, r0
 8003be6:	4b05      	ldr	r3, [pc, #20]	@ (8003bfc <HAL_RCC_GetPCLK1Freq+0x20>)
 8003be8:	689b      	ldr	r3, [r3, #8]
 8003bea:	0a9b      	lsrs	r3, r3, #10
 8003bec:	f003 0307 	and.w	r3, r3, #7
 8003bf0:	4903      	ldr	r1, [pc, #12]	@ (8003c00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003bf2:	5ccb      	ldrb	r3, [r1, r3]
 8003bf4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	bd80      	pop	{r7, pc}
 8003bfc:	40023800 	.word	0x40023800
 8003c00:	08007220 	.word	0x08007220

08003c04 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b082      	sub	sp, #8
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d101      	bne.n	8003c16 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003c12:	2301      	movs	r3, #1
 8003c14:	e041      	b.n	8003c9a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c1c:	b2db      	uxtb	r3, r3
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d106      	bne.n	8003c30 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2200      	movs	r2, #0
 8003c26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003c2a:	6878      	ldr	r0, [r7, #4]
 8003c2c:	f7fd fe48 	bl	80018c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2202      	movs	r2, #2
 8003c34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681a      	ldr	r2, [r3, #0]
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	3304      	adds	r3, #4
 8003c40:	4619      	mov	r1, r3
 8003c42:	4610      	mov	r0, r2
 8003c44:	f000 fac0 	bl	80041c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2201      	movs	r2, #1
 8003c4c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2201      	movs	r2, #1
 8003c54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2201      	movs	r2, #1
 8003c5c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2201      	movs	r2, #1
 8003c64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2201      	movs	r2, #1
 8003c6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2201      	movs	r2, #1
 8003c74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2201      	movs	r2, #1
 8003c84:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2201      	movs	r2, #1
 8003c8c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2201      	movs	r2, #1
 8003c94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003c98:	2300      	movs	r3, #0
}
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	3708      	adds	r7, #8
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bd80      	pop	{r7, pc}

08003ca2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003ca2:	b580      	push	{r7, lr}
 8003ca4:	b082      	sub	sp, #8
 8003ca6:	af00      	add	r7, sp, #0
 8003ca8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d101      	bne.n	8003cb4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003cb0:	2301      	movs	r3, #1
 8003cb2:	e041      	b.n	8003d38 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003cba:	b2db      	uxtb	r3, r3
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d106      	bne.n	8003cce <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003cc8:	6878      	ldr	r0, [r7, #4]
 8003cca:	f000 f839 	bl	8003d40 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2202      	movs	r2, #2
 8003cd2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681a      	ldr	r2, [r3, #0]
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	3304      	adds	r3, #4
 8003cde:	4619      	mov	r1, r3
 8003ce0:	4610      	mov	r0, r2
 8003ce2:	f000 fa71 	bl	80041c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	2201      	movs	r2, #1
 8003cea:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	2201      	movs	r2, #1
 8003cf2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2201      	movs	r2, #1
 8003cfa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2201      	movs	r2, #1
 8003d02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2201      	movs	r2, #1
 8003d0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2201      	movs	r2, #1
 8003d12:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2201      	movs	r2, #1
 8003d1a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2201      	movs	r2, #1
 8003d22:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2201      	movs	r2, #1
 8003d2a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2201      	movs	r2, #1
 8003d32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003d36:	2300      	movs	r3, #0
}
 8003d38:	4618      	mov	r0, r3
 8003d3a:	3708      	adds	r7, #8
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	bd80      	pop	{r7, pc}

08003d40 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003d40:	b480      	push	{r7}
 8003d42:	b083      	sub	sp, #12
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003d48:	bf00      	nop
 8003d4a:	370c      	adds	r7, #12
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d52:	4770      	bx	lr

08003d54 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b084      	sub	sp, #16
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
 8003d5c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d109      	bne.n	8003d78 <HAL_TIM_PWM_Start+0x24>
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003d6a:	b2db      	uxtb	r3, r3
 8003d6c:	2b01      	cmp	r3, #1
 8003d6e:	bf14      	ite	ne
 8003d70:	2301      	movne	r3, #1
 8003d72:	2300      	moveq	r3, #0
 8003d74:	b2db      	uxtb	r3, r3
 8003d76:	e022      	b.n	8003dbe <HAL_TIM_PWM_Start+0x6a>
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	2b04      	cmp	r3, #4
 8003d7c:	d109      	bne.n	8003d92 <HAL_TIM_PWM_Start+0x3e>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003d84:	b2db      	uxtb	r3, r3
 8003d86:	2b01      	cmp	r3, #1
 8003d88:	bf14      	ite	ne
 8003d8a:	2301      	movne	r3, #1
 8003d8c:	2300      	moveq	r3, #0
 8003d8e:	b2db      	uxtb	r3, r3
 8003d90:	e015      	b.n	8003dbe <HAL_TIM_PWM_Start+0x6a>
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	2b08      	cmp	r3, #8
 8003d96:	d109      	bne.n	8003dac <HAL_TIM_PWM_Start+0x58>
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003d9e:	b2db      	uxtb	r3, r3
 8003da0:	2b01      	cmp	r3, #1
 8003da2:	bf14      	ite	ne
 8003da4:	2301      	movne	r3, #1
 8003da6:	2300      	moveq	r3, #0
 8003da8:	b2db      	uxtb	r3, r3
 8003daa:	e008      	b.n	8003dbe <HAL_TIM_PWM_Start+0x6a>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003db2:	b2db      	uxtb	r3, r3
 8003db4:	2b01      	cmp	r3, #1
 8003db6:	bf14      	ite	ne
 8003db8:	2301      	movne	r3, #1
 8003dba:	2300      	moveq	r3, #0
 8003dbc:	b2db      	uxtb	r3, r3
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d001      	beq.n	8003dc6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	e068      	b.n	8003e98 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d104      	bne.n	8003dd6 <HAL_TIM_PWM_Start+0x82>
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2202      	movs	r2, #2
 8003dd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003dd4:	e013      	b.n	8003dfe <HAL_TIM_PWM_Start+0xaa>
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	2b04      	cmp	r3, #4
 8003dda:	d104      	bne.n	8003de6 <HAL_TIM_PWM_Start+0x92>
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2202      	movs	r2, #2
 8003de0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003de4:	e00b      	b.n	8003dfe <HAL_TIM_PWM_Start+0xaa>
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	2b08      	cmp	r3, #8
 8003dea:	d104      	bne.n	8003df6 <HAL_TIM_PWM_Start+0xa2>
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2202      	movs	r2, #2
 8003df0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003df4:	e003      	b.n	8003dfe <HAL_TIM_PWM_Start+0xaa>
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2202      	movs	r2, #2
 8003dfa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	2201      	movs	r2, #1
 8003e04:	6839      	ldr	r1, [r7, #0]
 8003e06:	4618      	mov	r0, r3
 8003e08:	f000 fc90 	bl	800472c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a23      	ldr	r2, [pc, #140]	@ (8003ea0 <HAL_TIM_PWM_Start+0x14c>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d107      	bne.n	8003e26 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003e24:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	4a1d      	ldr	r2, [pc, #116]	@ (8003ea0 <HAL_TIM_PWM_Start+0x14c>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d018      	beq.n	8003e62 <HAL_TIM_PWM_Start+0x10e>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e38:	d013      	beq.n	8003e62 <HAL_TIM_PWM_Start+0x10e>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4a19      	ldr	r2, [pc, #100]	@ (8003ea4 <HAL_TIM_PWM_Start+0x150>)
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d00e      	beq.n	8003e62 <HAL_TIM_PWM_Start+0x10e>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	4a17      	ldr	r2, [pc, #92]	@ (8003ea8 <HAL_TIM_PWM_Start+0x154>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d009      	beq.n	8003e62 <HAL_TIM_PWM_Start+0x10e>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4a16      	ldr	r2, [pc, #88]	@ (8003eac <HAL_TIM_PWM_Start+0x158>)
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d004      	beq.n	8003e62 <HAL_TIM_PWM_Start+0x10e>
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4a14      	ldr	r2, [pc, #80]	@ (8003eb0 <HAL_TIM_PWM_Start+0x15c>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d111      	bne.n	8003e86 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	689b      	ldr	r3, [r3, #8]
 8003e68:	f003 0307 	and.w	r3, r3, #7
 8003e6c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	2b06      	cmp	r3, #6
 8003e72:	d010      	beq.n	8003e96 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	681a      	ldr	r2, [r3, #0]
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f042 0201 	orr.w	r2, r2, #1
 8003e82:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e84:	e007      	b.n	8003e96 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	681a      	ldr	r2, [r3, #0]
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f042 0201 	orr.w	r2, r2, #1
 8003e94:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003e96:	2300      	movs	r3, #0
}
 8003e98:	4618      	mov	r0, r3
 8003e9a:	3710      	adds	r7, #16
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	bd80      	pop	{r7, pc}
 8003ea0:	40010000 	.word	0x40010000
 8003ea4:	40000400 	.word	0x40000400
 8003ea8:	40000800 	.word	0x40000800
 8003eac:	40000c00 	.word	0x40000c00
 8003eb0:	40014000 	.word	0x40014000

08003eb4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b086      	sub	sp, #24
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	60f8      	str	r0, [r7, #12]
 8003ebc:	60b9      	str	r1, [r7, #8]
 8003ebe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003eca:	2b01      	cmp	r3, #1
 8003ecc:	d101      	bne.n	8003ed2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003ece:	2302      	movs	r3, #2
 8003ed0:	e0ae      	b.n	8004030 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	2201      	movs	r2, #1
 8003ed6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2b0c      	cmp	r3, #12
 8003ede:	f200 809f 	bhi.w	8004020 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003ee2:	a201      	add	r2, pc, #4	@ (adr r2, 8003ee8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003ee4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ee8:	08003f1d 	.word	0x08003f1d
 8003eec:	08004021 	.word	0x08004021
 8003ef0:	08004021 	.word	0x08004021
 8003ef4:	08004021 	.word	0x08004021
 8003ef8:	08003f5d 	.word	0x08003f5d
 8003efc:	08004021 	.word	0x08004021
 8003f00:	08004021 	.word	0x08004021
 8003f04:	08004021 	.word	0x08004021
 8003f08:	08003f9f 	.word	0x08003f9f
 8003f0c:	08004021 	.word	0x08004021
 8003f10:	08004021 	.word	0x08004021
 8003f14:	08004021 	.word	0x08004021
 8003f18:	08003fdf 	.word	0x08003fdf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	68b9      	ldr	r1, [r7, #8]
 8003f22:	4618      	mov	r0, r3
 8003f24:	f000 f9dc 	bl	80042e0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	699a      	ldr	r2, [r3, #24]
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f042 0208 	orr.w	r2, r2, #8
 8003f36:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	699a      	ldr	r2, [r3, #24]
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f022 0204 	bic.w	r2, r2, #4
 8003f46:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	6999      	ldr	r1, [r3, #24]
 8003f4e:	68bb      	ldr	r3, [r7, #8]
 8003f50:	691a      	ldr	r2, [r3, #16]
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	430a      	orrs	r2, r1
 8003f58:	619a      	str	r2, [r3, #24]
      break;
 8003f5a:	e064      	b.n	8004026 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	68b9      	ldr	r1, [r7, #8]
 8003f62:	4618      	mov	r0, r3
 8003f64:	f000 fa22 	bl	80043ac <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	699a      	ldr	r2, [r3, #24]
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003f76:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	699a      	ldr	r2, [r3, #24]
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f86:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	6999      	ldr	r1, [r3, #24]
 8003f8e:	68bb      	ldr	r3, [r7, #8]
 8003f90:	691b      	ldr	r3, [r3, #16]
 8003f92:	021a      	lsls	r2, r3, #8
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	430a      	orrs	r2, r1
 8003f9a:	619a      	str	r2, [r3, #24]
      break;
 8003f9c:	e043      	b.n	8004026 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	68b9      	ldr	r1, [r7, #8]
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f000 fa6d 	bl	8004484 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	69da      	ldr	r2, [r3, #28]
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f042 0208 	orr.w	r2, r2, #8
 8003fb8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	69da      	ldr	r2, [r3, #28]
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f022 0204 	bic.w	r2, r2, #4
 8003fc8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	69d9      	ldr	r1, [r3, #28]
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	691a      	ldr	r2, [r3, #16]
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	430a      	orrs	r2, r1
 8003fda:	61da      	str	r2, [r3, #28]
      break;
 8003fdc:	e023      	b.n	8004026 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	68b9      	ldr	r1, [r7, #8]
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	f000 fab7 	bl	8004558 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	69da      	ldr	r2, [r3, #28]
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003ff8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	69da      	ldr	r2, [r3, #28]
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004008:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	69d9      	ldr	r1, [r3, #28]
 8004010:	68bb      	ldr	r3, [r7, #8]
 8004012:	691b      	ldr	r3, [r3, #16]
 8004014:	021a      	lsls	r2, r3, #8
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	430a      	orrs	r2, r1
 800401c:	61da      	str	r2, [r3, #28]
      break;
 800401e:	e002      	b.n	8004026 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004020:	2301      	movs	r3, #1
 8004022:	75fb      	strb	r3, [r7, #23]
      break;
 8004024:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	2200      	movs	r2, #0
 800402a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800402e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004030:	4618      	mov	r0, r3
 8004032:	3718      	adds	r7, #24
 8004034:	46bd      	mov	sp, r7
 8004036:	bd80      	pop	{r7, pc}

08004038 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b084      	sub	sp, #16
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
 8004040:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004042:	2300      	movs	r3, #0
 8004044:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800404c:	2b01      	cmp	r3, #1
 800404e:	d101      	bne.n	8004054 <HAL_TIM_ConfigClockSource+0x1c>
 8004050:	2302      	movs	r3, #2
 8004052:	e0b4      	b.n	80041be <HAL_TIM_ConfigClockSource+0x186>
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2201      	movs	r2, #1
 8004058:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2202      	movs	r2, #2
 8004060:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	689b      	ldr	r3, [r3, #8]
 800406a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800406c:	68bb      	ldr	r3, [r7, #8]
 800406e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004072:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004074:	68bb      	ldr	r3, [r7, #8]
 8004076:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800407a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	68ba      	ldr	r2, [r7, #8]
 8004082:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800408c:	d03e      	beq.n	800410c <HAL_TIM_ConfigClockSource+0xd4>
 800408e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004092:	f200 8087 	bhi.w	80041a4 <HAL_TIM_ConfigClockSource+0x16c>
 8004096:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800409a:	f000 8086 	beq.w	80041aa <HAL_TIM_ConfigClockSource+0x172>
 800409e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040a2:	d87f      	bhi.n	80041a4 <HAL_TIM_ConfigClockSource+0x16c>
 80040a4:	2b70      	cmp	r3, #112	@ 0x70
 80040a6:	d01a      	beq.n	80040de <HAL_TIM_ConfigClockSource+0xa6>
 80040a8:	2b70      	cmp	r3, #112	@ 0x70
 80040aa:	d87b      	bhi.n	80041a4 <HAL_TIM_ConfigClockSource+0x16c>
 80040ac:	2b60      	cmp	r3, #96	@ 0x60
 80040ae:	d050      	beq.n	8004152 <HAL_TIM_ConfigClockSource+0x11a>
 80040b0:	2b60      	cmp	r3, #96	@ 0x60
 80040b2:	d877      	bhi.n	80041a4 <HAL_TIM_ConfigClockSource+0x16c>
 80040b4:	2b50      	cmp	r3, #80	@ 0x50
 80040b6:	d03c      	beq.n	8004132 <HAL_TIM_ConfigClockSource+0xfa>
 80040b8:	2b50      	cmp	r3, #80	@ 0x50
 80040ba:	d873      	bhi.n	80041a4 <HAL_TIM_ConfigClockSource+0x16c>
 80040bc:	2b40      	cmp	r3, #64	@ 0x40
 80040be:	d058      	beq.n	8004172 <HAL_TIM_ConfigClockSource+0x13a>
 80040c0:	2b40      	cmp	r3, #64	@ 0x40
 80040c2:	d86f      	bhi.n	80041a4 <HAL_TIM_ConfigClockSource+0x16c>
 80040c4:	2b30      	cmp	r3, #48	@ 0x30
 80040c6:	d064      	beq.n	8004192 <HAL_TIM_ConfigClockSource+0x15a>
 80040c8:	2b30      	cmp	r3, #48	@ 0x30
 80040ca:	d86b      	bhi.n	80041a4 <HAL_TIM_ConfigClockSource+0x16c>
 80040cc:	2b20      	cmp	r3, #32
 80040ce:	d060      	beq.n	8004192 <HAL_TIM_ConfigClockSource+0x15a>
 80040d0:	2b20      	cmp	r3, #32
 80040d2:	d867      	bhi.n	80041a4 <HAL_TIM_ConfigClockSource+0x16c>
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d05c      	beq.n	8004192 <HAL_TIM_ConfigClockSource+0x15a>
 80040d8:	2b10      	cmp	r3, #16
 80040da:	d05a      	beq.n	8004192 <HAL_TIM_ConfigClockSource+0x15a>
 80040dc:	e062      	b.n	80041a4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80040ee:	f000 fafd 	bl	80046ec <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	689b      	ldr	r3, [r3, #8]
 80040f8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80040fa:	68bb      	ldr	r3, [r7, #8]
 80040fc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004100:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	68ba      	ldr	r2, [r7, #8]
 8004108:	609a      	str	r2, [r3, #8]
      break;
 800410a:	e04f      	b.n	80041ac <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800411c:	f000 fae6 	bl	80046ec <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	689a      	ldr	r2, [r3, #8]
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800412e:	609a      	str	r2, [r3, #8]
      break;
 8004130:	e03c      	b.n	80041ac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800413e:	461a      	mov	r2, r3
 8004140:	f000 fa5a 	bl	80045f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	2150      	movs	r1, #80	@ 0x50
 800414a:	4618      	mov	r0, r3
 800414c:	f000 fab3 	bl	80046b6 <TIM_ITRx_SetConfig>
      break;
 8004150:	e02c      	b.n	80041ac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800415e:	461a      	mov	r2, r3
 8004160:	f000 fa79 	bl	8004656 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	2160      	movs	r1, #96	@ 0x60
 800416a:	4618      	mov	r0, r3
 800416c:	f000 faa3 	bl	80046b6 <TIM_ITRx_SetConfig>
      break;
 8004170:	e01c      	b.n	80041ac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800417e:	461a      	mov	r2, r3
 8004180:	f000 fa3a 	bl	80045f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	2140      	movs	r1, #64	@ 0x40
 800418a:	4618      	mov	r0, r3
 800418c:	f000 fa93 	bl	80046b6 <TIM_ITRx_SetConfig>
      break;
 8004190:	e00c      	b.n	80041ac <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681a      	ldr	r2, [r3, #0]
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	4619      	mov	r1, r3
 800419c:	4610      	mov	r0, r2
 800419e:	f000 fa8a 	bl	80046b6 <TIM_ITRx_SetConfig>
      break;
 80041a2:	e003      	b.n	80041ac <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80041a4:	2301      	movs	r3, #1
 80041a6:	73fb      	strb	r3, [r7, #15]
      break;
 80041a8:	e000      	b.n	80041ac <HAL_TIM_ConfigClockSource+0x174>
      break;
 80041aa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2201      	movs	r2, #1
 80041b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2200      	movs	r2, #0
 80041b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80041bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80041be:	4618      	mov	r0, r3
 80041c0:	3710      	adds	r7, #16
 80041c2:	46bd      	mov	sp, r7
 80041c4:	bd80      	pop	{r7, pc}
	...

080041c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80041c8:	b480      	push	{r7}
 80041ca:	b085      	sub	sp, #20
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
 80041d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	4a3a      	ldr	r2, [pc, #232]	@ (80042c4 <TIM_Base_SetConfig+0xfc>)
 80041dc:	4293      	cmp	r3, r2
 80041de:	d00f      	beq.n	8004200 <TIM_Base_SetConfig+0x38>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80041e6:	d00b      	beq.n	8004200 <TIM_Base_SetConfig+0x38>
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	4a37      	ldr	r2, [pc, #220]	@ (80042c8 <TIM_Base_SetConfig+0x100>)
 80041ec:	4293      	cmp	r3, r2
 80041ee:	d007      	beq.n	8004200 <TIM_Base_SetConfig+0x38>
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	4a36      	ldr	r2, [pc, #216]	@ (80042cc <TIM_Base_SetConfig+0x104>)
 80041f4:	4293      	cmp	r3, r2
 80041f6:	d003      	beq.n	8004200 <TIM_Base_SetConfig+0x38>
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	4a35      	ldr	r2, [pc, #212]	@ (80042d0 <TIM_Base_SetConfig+0x108>)
 80041fc:	4293      	cmp	r3, r2
 80041fe:	d108      	bne.n	8004212 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004206:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	685b      	ldr	r3, [r3, #4]
 800420c:	68fa      	ldr	r2, [r7, #12]
 800420e:	4313      	orrs	r3, r2
 8004210:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	4a2b      	ldr	r2, [pc, #172]	@ (80042c4 <TIM_Base_SetConfig+0xfc>)
 8004216:	4293      	cmp	r3, r2
 8004218:	d01b      	beq.n	8004252 <TIM_Base_SetConfig+0x8a>
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004220:	d017      	beq.n	8004252 <TIM_Base_SetConfig+0x8a>
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	4a28      	ldr	r2, [pc, #160]	@ (80042c8 <TIM_Base_SetConfig+0x100>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d013      	beq.n	8004252 <TIM_Base_SetConfig+0x8a>
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	4a27      	ldr	r2, [pc, #156]	@ (80042cc <TIM_Base_SetConfig+0x104>)
 800422e:	4293      	cmp	r3, r2
 8004230:	d00f      	beq.n	8004252 <TIM_Base_SetConfig+0x8a>
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	4a26      	ldr	r2, [pc, #152]	@ (80042d0 <TIM_Base_SetConfig+0x108>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d00b      	beq.n	8004252 <TIM_Base_SetConfig+0x8a>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	4a25      	ldr	r2, [pc, #148]	@ (80042d4 <TIM_Base_SetConfig+0x10c>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d007      	beq.n	8004252 <TIM_Base_SetConfig+0x8a>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	4a24      	ldr	r2, [pc, #144]	@ (80042d8 <TIM_Base_SetConfig+0x110>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d003      	beq.n	8004252 <TIM_Base_SetConfig+0x8a>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	4a23      	ldr	r2, [pc, #140]	@ (80042dc <TIM_Base_SetConfig+0x114>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d108      	bne.n	8004264 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004258:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	68db      	ldr	r3, [r3, #12]
 800425e:	68fa      	ldr	r2, [r7, #12]
 8004260:	4313      	orrs	r3, r2
 8004262:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	695b      	ldr	r3, [r3, #20]
 800426e:	4313      	orrs	r3, r2
 8004270:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	68fa      	ldr	r2, [r7, #12]
 8004276:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	689a      	ldr	r2, [r3, #8]
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	681a      	ldr	r2, [r3, #0]
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	4a0e      	ldr	r2, [pc, #56]	@ (80042c4 <TIM_Base_SetConfig+0xfc>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d103      	bne.n	8004298 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	691a      	ldr	r2, [r3, #16]
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2201      	movs	r2, #1
 800429c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	691b      	ldr	r3, [r3, #16]
 80042a2:	f003 0301 	and.w	r3, r3, #1
 80042a6:	2b01      	cmp	r3, #1
 80042a8:	d105      	bne.n	80042b6 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	691b      	ldr	r3, [r3, #16]
 80042ae:	f023 0201 	bic.w	r2, r3, #1
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	611a      	str	r2, [r3, #16]
  }
}
 80042b6:	bf00      	nop
 80042b8:	3714      	adds	r7, #20
 80042ba:	46bd      	mov	sp, r7
 80042bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c0:	4770      	bx	lr
 80042c2:	bf00      	nop
 80042c4:	40010000 	.word	0x40010000
 80042c8:	40000400 	.word	0x40000400
 80042cc:	40000800 	.word	0x40000800
 80042d0:	40000c00 	.word	0x40000c00
 80042d4:	40014000 	.word	0x40014000
 80042d8:	40014400 	.word	0x40014400
 80042dc:	40014800 	.word	0x40014800

080042e0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80042e0:	b480      	push	{r7}
 80042e2:	b087      	sub	sp, #28
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
 80042e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6a1b      	ldr	r3, [r3, #32]
 80042ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6a1b      	ldr	r3, [r3, #32]
 80042f4:	f023 0201 	bic.w	r2, r3, #1
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	685b      	ldr	r3, [r3, #4]
 8004300:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	699b      	ldr	r3, [r3, #24]
 8004306:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800430e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	f023 0303 	bic.w	r3, r3, #3
 8004316:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	68fa      	ldr	r2, [r7, #12]
 800431e:	4313      	orrs	r3, r2
 8004320:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004322:	697b      	ldr	r3, [r7, #20]
 8004324:	f023 0302 	bic.w	r3, r3, #2
 8004328:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	689b      	ldr	r3, [r3, #8]
 800432e:	697a      	ldr	r2, [r7, #20]
 8004330:	4313      	orrs	r3, r2
 8004332:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	4a1c      	ldr	r2, [pc, #112]	@ (80043a8 <TIM_OC1_SetConfig+0xc8>)
 8004338:	4293      	cmp	r3, r2
 800433a:	d10c      	bne.n	8004356 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800433c:	697b      	ldr	r3, [r7, #20]
 800433e:	f023 0308 	bic.w	r3, r3, #8
 8004342:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	68db      	ldr	r3, [r3, #12]
 8004348:	697a      	ldr	r2, [r7, #20]
 800434a:	4313      	orrs	r3, r2
 800434c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800434e:	697b      	ldr	r3, [r7, #20]
 8004350:	f023 0304 	bic.w	r3, r3, #4
 8004354:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	4a13      	ldr	r2, [pc, #76]	@ (80043a8 <TIM_OC1_SetConfig+0xc8>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d111      	bne.n	8004382 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800435e:	693b      	ldr	r3, [r7, #16]
 8004360:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004364:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800436c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	695b      	ldr	r3, [r3, #20]
 8004372:	693a      	ldr	r2, [r7, #16]
 8004374:	4313      	orrs	r3, r2
 8004376:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	699b      	ldr	r3, [r3, #24]
 800437c:	693a      	ldr	r2, [r7, #16]
 800437e:	4313      	orrs	r3, r2
 8004380:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	693a      	ldr	r2, [r7, #16]
 8004386:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	68fa      	ldr	r2, [r7, #12]
 800438c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	685a      	ldr	r2, [r3, #4]
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	697a      	ldr	r2, [r7, #20]
 800439a:	621a      	str	r2, [r3, #32]
}
 800439c:	bf00      	nop
 800439e:	371c      	adds	r7, #28
 80043a0:	46bd      	mov	sp, r7
 80043a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a6:	4770      	bx	lr
 80043a8:	40010000 	.word	0x40010000

080043ac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80043ac:	b480      	push	{r7}
 80043ae:	b087      	sub	sp, #28
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
 80043b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6a1b      	ldr	r3, [r3, #32]
 80043ba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6a1b      	ldr	r3, [r3, #32]
 80043c0:	f023 0210 	bic.w	r2, r3, #16
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	685b      	ldr	r3, [r3, #4]
 80043cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	699b      	ldr	r3, [r3, #24]
 80043d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80043da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80043e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	021b      	lsls	r3, r3, #8
 80043ea:	68fa      	ldr	r2, [r7, #12]
 80043ec:	4313      	orrs	r3, r2
 80043ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80043f0:	697b      	ldr	r3, [r7, #20]
 80043f2:	f023 0320 	bic.w	r3, r3, #32
 80043f6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	689b      	ldr	r3, [r3, #8]
 80043fc:	011b      	lsls	r3, r3, #4
 80043fe:	697a      	ldr	r2, [r7, #20]
 8004400:	4313      	orrs	r3, r2
 8004402:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	4a1e      	ldr	r2, [pc, #120]	@ (8004480 <TIM_OC2_SetConfig+0xd4>)
 8004408:	4293      	cmp	r3, r2
 800440a:	d10d      	bne.n	8004428 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800440c:	697b      	ldr	r3, [r7, #20]
 800440e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004412:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	68db      	ldr	r3, [r3, #12]
 8004418:	011b      	lsls	r3, r3, #4
 800441a:	697a      	ldr	r2, [r7, #20]
 800441c:	4313      	orrs	r3, r2
 800441e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004420:	697b      	ldr	r3, [r7, #20]
 8004422:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004426:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	4a15      	ldr	r2, [pc, #84]	@ (8004480 <TIM_OC2_SetConfig+0xd4>)
 800442c:	4293      	cmp	r3, r2
 800442e:	d113      	bne.n	8004458 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004430:	693b      	ldr	r3, [r7, #16]
 8004432:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004436:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004438:	693b      	ldr	r3, [r7, #16]
 800443a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800443e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	695b      	ldr	r3, [r3, #20]
 8004444:	009b      	lsls	r3, r3, #2
 8004446:	693a      	ldr	r2, [r7, #16]
 8004448:	4313      	orrs	r3, r2
 800444a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	699b      	ldr	r3, [r3, #24]
 8004450:	009b      	lsls	r3, r3, #2
 8004452:	693a      	ldr	r2, [r7, #16]
 8004454:	4313      	orrs	r3, r2
 8004456:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	693a      	ldr	r2, [r7, #16]
 800445c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	68fa      	ldr	r2, [r7, #12]
 8004462:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	685a      	ldr	r2, [r3, #4]
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	697a      	ldr	r2, [r7, #20]
 8004470:	621a      	str	r2, [r3, #32]
}
 8004472:	bf00      	nop
 8004474:	371c      	adds	r7, #28
 8004476:	46bd      	mov	sp, r7
 8004478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447c:	4770      	bx	lr
 800447e:	bf00      	nop
 8004480:	40010000 	.word	0x40010000

08004484 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004484:	b480      	push	{r7}
 8004486:	b087      	sub	sp, #28
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
 800448c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6a1b      	ldr	r3, [r3, #32]
 8004492:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6a1b      	ldr	r3, [r3, #32]
 8004498:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	69db      	ldr	r3, [r3, #28]
 80044aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80044b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	f023 0303 	bic.w	r3, r3, #3
 80044ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	68fa      	ldr	r2, [r7, #12]
 80044c2:	4313      	orrs	r3, r2
 80044c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80044cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	689b      	ldr	r3, [r3, #8]
 80044d2:	021b      	lsls	r3, r3, #8
 80044d4:	697a      	ldr	r2, [r7, #20]
 80044d6:	4313      	orrs	r3, r2
 80044d8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	4a1d      	ldr	r2, [pc, #116]	@ (8004554 <TIM_OC3_SetConfig+0xd0>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d10d      	bne.n	80044fe <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80044e2:	697b      	ldr	r3, [r7, #20]
 80044e4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80044e8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	68db      	ldr	r3, [r3, #12]
 80044ee:	021b      	lsls	r3, r3, #8
 80044f0:	697a      	ldr	r2, [r7, #20]
 80044f2:	4313      	orrs	r3, r2
 80044f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80044f6:	697b      	ldr	r3, [r7, #20]
 80044f8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80044fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	4a14      	ldr	r2, [pc, #80]	@ (8004554 <TIM_OC3_SetConfig+0xd0>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d113      	bne.n	800452e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004506:	693b      	ldr	r3, [r7, #16]
 8004508:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800450c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800450e:	693b      	ldr	r3, [r7, #16]
 8004510:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004514:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	695b      	ldr	r3, [r3, #20]
 800451a:	011b      	lsls	r3, r3, #4
 800451c:	693a      	ldr	r2, [r7, #16]
 800451e:	4313      	orrs	r3, r2
 8004520:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	699b      	ldr	r3, [r3, #24]
 8004526:	011b      	lsls	r3, r3, #4
 8004528:	693a      	ldr	r2, [r7, #16]
 800452a:	4313      	orrs	r3, r2
 800452c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	693a      	ldr	r2, [r7, #16]
 8004532:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	68fa      	ldr	r2, [r7, #12]
 8004538:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	685a      	ldr	r2, [r3, #4]
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	697a      	ldr	r2, [r7, #20]
 8004546:	621a      	str	r2, [r3, #32]
}
 8004548:	bf00      	nop
 800454a:	371c      	adds	r7, #28
 800454c:	46bd      	mov	sp, r7
 800454e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004552:	4770      	bx	lr
 8004554:	40010000 	.word	0x40010000

08004558 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004558:	b480      	push	{r7}
 800455a:	b087      	sub	sp, #28
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
 8004560:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6a1b      	ldr	r3, [r3, #32]
 8004566:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6a1b      	ldr	r3, [r3, #32]
 800456c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	69db      	ldr	r3, [r3, #28]
 800457e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004586:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800458e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	021b      	lsls	r3, r3, #8
 8004596:	68fa      	ldr	r2, [r7, #12]
 8004598:	4313      	orrs	r3, r2
 800459a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800459c:	693b      	ldr	r3, [r7, #16]
 800459e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80045a2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	689b      	ldr	r3, [r3, #8]
 80045a8:	031b      	lsls	r3, r3, #12
 80045aa:	693a      	ldr	r2, [r7, #16]
 80045ac:	4313      	orrs	r3, r2
 80045ae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	4a10      	ldr	r2, [pc, #64]	@ (80045f4 <TIM_OC4_SetConfig+0x9c>)
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d109      	bne.n	80045cc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80045b8:	697b      	ldr	r3, [r7, #20]
 80045ba:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80045be:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	695b      	ldr	r3, [r3, #20]
 80045c4:	019b      	lsls	r3, r3, #6
 80045c6:	697a      	ldr	r2, [r7, #20]
 80045c8:	4313      	orrs	r3, r2
 80045ca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	697a      	ldr	r2, [r7, #20]
 80045d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	68fa      	ldr	r2, [r7, #12]
 80045d6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	685a      	ldr	r2, [r3, #4]
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	693a      	ldr	r2, [r7, #16]
 80045e4:	621a      	str	r2, [r3, #32]
}
 80045e6:	bf00      	nop
 80045e8:	371c      	adds	r7, #28
 80045ea:	46bd      	mov	sp, r7
 80045ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f0:	4770      	bx	lr
 80045f2:	bf00      	nop
 80045f4:	40010000 	.word	0x40010000

080045f8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80045f8:	b480      	push	{r7}
 80045fa:	b087      	sub	sp, #28
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	60f8      	str	r0, [r7, #12]
 8004600:	60b9      	str	r1, [r7, #8]
 8004602:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	6a1b      	ldr	r3, [r3, #32]
 8004608:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	6a1b      	ldr	r3, [r3, #32]
 800460e:	f023 0201 	bic.w	r2, r3, #1
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	699b      	ldr	r3, [r3, #24]
 800461a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800461c:	693b      	ldr	r3, [r7, #16]
 800461e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004622:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	011b      	lsls	r3, r3, #4
 8004628:	693a      	ldr	r2, [r7, #16]
 800462a:	4313      	orrs	r3, r2
 800462c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800462e:	697b      	ldr	r3, [r7, #20]
 8004630:	f023 030a 	bic.w	r3, r3, #10
 8004634:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004636:	697a      	ldr	r2, [r7, #20]
 8004638:	68bb      	ldr	r3, [r7, #8]
 800463a:	4313      	orrs	r3, r2
 800463c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	693a      	ldr	r2, [r7, #16]
 8004642:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	697a      	ldr	r2, [r7, #20]
 8004648:	621a      	str	r2, [r3, #32]
}
 800464a:	bf00      	nop
 800464c:	371c      	adds	r7, #28
 800464e:	46bd      	mov	sp, r7
 8004650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004654:	4770      	bx	lr

08004656 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004656:	b480      	push	{r7}
 8004658:	b087      	sub	sp, #28
 800465a:	af00      	add	r7, sp, #0
 800465c:	60f8      	str	r0, [r7, #12]
 800465e:	60b9      	str	r1, [r7, #8]
 8004660:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	6a1b      	ldr	r3, [r3, #32]
 8004666:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	6a1b      	ldr	r3, [r3, #32]
 800466c:	f023 0210 	bic.w	r2, r3, #16
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	699b      	ldr	r3, [r3, #24]
 8004678:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800467a:	693b      	ldr	r3, [r7, #16]
 800467c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004680:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	031b      	lsls	r3, r3, #12
 8004686:	693a      	ldr	r2, [r7, #16]
 8004688:	4313      	orrs	r3, r2
 800468a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800468c:	697b      	ldr	r3, [r7, #20]
 800468e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004692:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004694:	68bb      	ldr	r3, [r7, #8]
 8004696:	011b      	lsls	r3, r3, #4
 8004698:	697a      	ldr	r2, [r7, #20]
 800469a:	4313      	orrs	r3, r2
 800469c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	693a      	ldr	r2, [r7, #16]
 80046a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	697a      	ldr	r2, [r7, #20]
 80046a8:	621a      	str	r2, [r3, #32]
}
 80046aa:	bf00      	nop
 80046ac:	371c      	adds	r7, #28
 80046ae:	46bd      	mov	sp, r7
 80046b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b4:	4770      	bx	lr

080046b6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80046b6:	b480      	push	{r7}
 80046b8:	b085      	sub	sp, #20
 80046ba:	af00      	add	r7, sp, #0
 80046bc:	6078      	str	r0, [r7, #4]
 80046be:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	689b      	ldr	r3, [r3, #8]
 80046c4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046cc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80046ce:	683a      	ldr	r2, [r7, #0]
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	4313      	orrs	r3, r2
 80046d4:	f043 0307 	orr.w	r3, r3, #7
 80046d8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	68fa      	ldr	r2, [r7, #12]
 80046de:	609a      	str	r2, [r3, #8]
}
 80046e0:	bf00      	nop
 80046e2:	3714      	adds	r7, #20
 80046e4:	46bd      	mov	sp, r7
 80046e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ea:	4770      	bx	lr

080046ec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80046ec:	b480      	push	{r7}
 80046ee:	b087      	sub	sp, #28
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	60f8      	str	r0, [r7, #12]
 80046f4:	60b9      	str	r1, [r7, #8]
 80046f6:	607a      	str	r2, [r7, #4]
 80046f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	689b      	ldr	r3, [r3, #8]
 80046fe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004700:	697b      	ldr	r3, [r7, #20]
 8004702:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004706:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	021a      	lsls	r2, r3, #8
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	431a      	orrs	r2, r3
 8004710:	68bb      	ldr	r3, [r7, #8]
 8004712:	4313      	orrs	r3, r2
 8004714:	697a      	ldr	r2, [r7, #20]
 8004716:	4313      	orrs	r3, r2
 8004718:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	697a      	ldr	r2, [r7, #20]
 800471e:	609a      	str	r2, [r3, #8]
}
 8004720:	bf00      	nop
 8004722:	371c      	adds	r7, #28
 8004724:	46bd      	mov	sp, r7
 8004726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472a:	4770      	bx	lr

0800472c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800472c:	b480      	push	{r7}
 800472e:	b087      	sub	sp, #28
 8004730:	af00      	add	r7, sp, #0
 8004732:	60f8      	str	r0, [r7, #12]
 8004734:	60b9      	str	r1, [r7, #8]
 8004736:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	f003 031f 	and.w	r3, r3, #31
 800473e:	2201      	movs	r2, #1
 8004740:	fa02 f303 	lsl.w	r3, r2, r3
 8004744:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	6a1a      	ldr	r2, [r3, #32]
 800474a:	697b      	ldr	r3, [r7, #20]
 800474c:	43db      	mvns	r3, r3
 800474e:	401a      	ands	r2, r3
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	6a1a      	ldr	r2, [r3, #32]
 8004758:	68bb      	ldr	r3, [r7, #8]
 800475a:	f003 031f 	and.w	r3, r3, #31
 800475e:	6879      	ldr	r1, [r7, #4]
 8004760:	fa01 f303 	lsl.w	r3, r1, r3
 8004764:	431a      	orrs	r2, r3
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	621a      	str	r2, [r3, #32]
}
 800476a:	bf00      	nop
 800476c:	371c      	adds	r7, #28
 800476e:	46bd      	mov	sp, r7
 8004770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004774:	4770      	bx	lr
	...

08004778 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004778:	b480      	push	{r7}
 800477a:	b085      	sub	sp, #20
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
 8004780:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004788:	2b01      	cmp	r3, #1
 800478a:	d101      	bne.n	8004790 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800478c:	2302      	movs	r3, #2
 800478e:	e050      	b.n	8004832 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2201      	movs	r2, #1
 8004794:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2202      	movs	r2, #2
 800479c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	685b      	ldr	r3, [r3, #4]
 80047a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	689b      	ldr	r3, [r3, #8]
 80047ae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80047b6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	68fa      	ldr	r2, [r7, #12]
 80047be:	4313      	orrs	r3, r2
 80047c0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	68fa      	ldr	r2, [r7, #12]
 80047c8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4a1c      	ldr	r2, [pc, #112]	@ (8004840 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d018      	beq.n	8004806 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047dc:	d013      	beq.n	8004806 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	4a18      	ldr	r2, [pc, #96]	@ (8004844 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d00e      	beq.n	8004806 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4a16      	ldr	r2, [pc, #88]	@ (8004848 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d009      	beq.n	8004806 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4a15      	ldr	r2, [pc, #84]	@ (800484c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80047f8:	4293      	cmp	r3, r2
 80047fa:	d004      	beq.n	8004806 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4a13      	ldr	r2, [pc, #76]	@ (8004850 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d10c      	bne.n	8004820 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004806:	68bb      	ldr	r3, [r7, #8]
 8004808:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800480c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	68ba      	ldr	r2, [r7, #8]
 8004814:	4313      	orrs	r3, r2
 8004816:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	68ba      	ldr	r2, [r7, #8]
 800481e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2201      	movs	r2, #1
 8004824:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2200      	movs	r2, #0
 800482c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004830:	2300      	movs	r3, #0
}
 8004832:	4618      	mov	r0, r3
 8004834:	3714      	adds	r7, #20
 8004836:	46bd      	mov	sp, r7
 8004838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483c:	4770      	bx	lr
 800483e:	bf00      	nop
 8004840:	40010000 	.word	0x40010000
 8004844:	40000400 	.word	0x40000400
 8004848:	40000800 	.word	0x40000800
 800484c:	40000c00 	.word	0x40000c00
 8004850:	40014000 	.word	0x40014000

08004854 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004854:	b480      	push	{r7}
 8004856:	b085      	sub	sp, #20
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
 800485c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800485e:	2300      	movs	r3, #0
 8004860:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004868:	2b01      	cmp	r3, #1
 800486a:	d101      	bne.n	8004870 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800486c:	2302      	movs	r3, #2
 800486e:	e03d      	b.n	80048ec <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2201      	movs	r2, #1
 8004874:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	68db      	ldr	r3, [r3, #12]
 8004882:	4313      	orrs	r3, r2
 8004884:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	689b      	ldr	r3, [r3, #8]
 8004890:	4313      	orrs	r3, r2
 8004892:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	4313      	orrs	r3, r2
 80048a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	4313      	orrs	r3, r2
 80048ae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	691b      	ldr	r3, [r3, #16]
 80048ba:	4313      	orrs	r3, r2
 80048bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	695b      	ldr	r3, [r3, #20]
 80048c8:	4313      	orrs	r3, r2
 80048ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	69db      	ldr	r3, [r3, #28]
 80048d6:	4313      	orrs	r3, r2
 80048d8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	68fa      	ldr	r2, [r7, #12]
 80048e0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2200      	movs	r2, #0
 80048e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80048ea:	2300      	movs	r3, #0
}
 80048ec:	4618      	mov	r0, r3
 80048ee:	3714      	adds	r7, #20
 80048f0:	46bd      	mov	sp, r7
 80048f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f6:	4770      	bx	lr

080048f8 <__cvt>:
 80048f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80048fc:	ec57 6b10 	vmov	r6, r7, d0
 8004900:	2f00      	cmp	r7, #0
 8004902:	460c      	mov	r4, r1
 8004904:	4619      	mov	r1, r3
 8004906:	463b      	mov	r3, r7
 8004908:	bfbb      	ittet	lt
 800490a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800490e:	461f      	movlt	r7, r3
 8004910:	2300      	movge	r3, #0
 8004912:	232d      	movlt	r3, #45	@ 0x2d
 8004914:	700b      	strb	r3, [r1, #0]
 8004916:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004918:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800491c:	4691      	mov	r9, r2
 800491e:	f023 0820 	bic.w	r8, r3, #32
 8004922:	bfbc      	itt	lt
 8004924:	4632      	movlt	r2, r6
 8004926:	4616      	movlt	r6, r2
 8004928:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800492c:	d005      	beq.n	800493a <__cvt+0x42>
 800492e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004932:	d100      	bne.n	8004936 <__cvt+0x3e>
 8004934:	3401      	adds	r4, #1
 8004936:	2102      	movs	r1, #2
 8004938:	e000      	b.n	800493c <__cvt+0x44>
 800493a:	2103      	movs	r1, #3
 800493c:	ab03      	add	r3, sp, #12
 800493e:	9301      	str	r3, [sp, #4]
 8004940:	ab02      	add	r3, sp, #8
 8004942:	9300      	str	r3, [sp, #0]
 8004944:	ec47 6b10 	vmov	d0, r6, r7
 8004948:	4653      	mov	r3, sl
 800494a:	4622      	mov	r2, r4
 800494c:	f000 fe3c 	bl	80055c8 <_dtoa_r>
 8004950:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004954:	4605      	mov	r5, r0
 8004956:	d119      	bne.n	800498c <__cvt+0x94>
 8004958:	f019 0f01 	tst.w	r9, #1
 800495c:	d00e      	beq.n	800497c <__cvt+0x84>
 800495e:	eb00 0904 	add.w	r9, r0, r4
 8004962:	2200      	movs	r2, #0
 8004964:	2300      	movs	r3, #0
 8004966:	4630      	mov	r0, r6
 8004968:	4639      	mov	r1, r7
 800496a:	f7fc f8b5 	bl	8000ad8 <__aeabi_dcmpeq>
 800496e:	b108      	cbz	r0, 8004974 <__cvt+0x7c>
 8004970:	f8cd 900c 	str.w	r9, [sp, #12]
 8004974:	2230      	movs	r2, #48	@ 0x30
 8004976:	9b03      	ldr	r3, [sp, #12]
 8004978:	454b      	cmp	r3, r9
 800497a:	d31e      	bcc.n	80049ba <__cvt+0xc2>
 800497c:	9b03      	ldr	r3, [sp, #12]
 800497e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004980:	1b5b      	subs	r3, r3, r5
 8004982:	4628      	mov	r0, r5
 8004984:	6013      	str	r3, [r2, #0]
 8004986:	b004      	add	sp, #16
 8004988:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800498c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004990:	eb00 0904 	add.w	r9, r0, r4
 8004994:	d1e5      	bne.n	8004962 <__cvt+0x6a>
 8004996:	7803      	ldrb	r3, [r0, #0]
 8004998:	2b30      	cmp	r3, #48	@ 0x30
 800499a:	d10a      	bne.n	80049b2 <__cvt+0xba>
 800499c:	2200      	movs	r2, #0
 800499e:	2300      	movs	r3, #0
 80049a0:	4630      	mov	r0, r6
 80049a2:	4639      	mov	r1, r7
 80049a4:	f7fc f898 	bl	8000ad8 <__aeabi_dcmpeq>
 80049a8:	b918      	cbnz	r0, 80049b2 <__cvt+0xba>
 80049aa:	f1c4 0401 	rsb	r4, r4, #1
 80049ae:	f8ca 4000 	str.w	r4, [sl]
 80049b2:	f8da 3000 	ldr.w	r3, [sl]
 80049b6:	4499      	add	r9, r3
 80049b8:	e7d3      	b.n	8004962 <__cvt+0x6a>
 80049ba:	1c59      	adds	r1, r3, #1
 80049bc:	9103      	str	r1, [sp, #12]
 80049be:	701a      	strb	r2, [r3, #0]
 80049c0:	e7d9      	b.n	8004976 <__cvt+0x7e>

080049c2 <__exponent>:
 80049c2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80049c4:	2900      	cmp	r1, #0
 80049c6:	bfba      	itte	lt
 80049c8:	4249      	neglt	r1, r1
 80049ca:	232d      	movlt	r3, #45	@ 0x2d
 80049cc:	232b      	movge	r3, #43	@ 0x2b
 80049ce:	2909      	cmp	r1, #9
 80049d0:	7002      	strb	r2, [r0, #0]
 80049d2:	7043      	strb	r3, [r0, #1]
 80049d4:	dd29      	ble.n	8004a2a <__exponent+0x68>
 80049d6:	f10d 0307 	add.w	r3, sp, #7
 80049da:	461d      	mov	r5, r3
 80049dc:	270a      	movs	r7, #10
 80049de:	461a      	mov	r2, r3
 80049e0:	fbb1 f6f7 	udiv	r6, r1, r7
 80049e4:	fb07 1416 	mls	r4, r7, r6, r1
 80049e8:	3430      	adds	r4, #48	@ 0x30
 80049ea:	f802 4c01 	strb.w	r4, [r2, #-1]
 80049ee:	460c      	mov	r4, r1
 80049f0:	2c63      	cmp	r4, #99	@ 0x63
 80049f2:	f103 33ff 	add.w	r3, r3, #4294967295
 80049f6:	4631      	mov	r1, r6
 80049f8:	dcf1      	bgt.n	80049de <__exponent+0x1c>
 80049fa:	3130      	adds	r1, #48	@ 0x30
 80049fc:	1e94      	subs	r4, r2, #2
 80049fe:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004a02:	1c41      	adds	r1, r0, #1
 8004a04:	4623      	mov	r3, r4
 8004a06:	42ab      	cmp	r3, r5
 8004a08:	d30a      	bcc.n	8004a20 <__exponent+0x5e>
 8004a0a:	f10d 0309 	add.w	r3, sp, #9
 8004a0e:	1a9b      	subs	r3, r3, r2
 8004a10:	42ac      	cmp	r4, r5
 8004a12:	bf88      	it	hi
 8004a14:	2300      	movhi	r3, #0
 8004a16:	3302      	adds	r3, #2
 8004a18:	4403      	add	r3, r0
 8004a1a:	1a18      	subs	r0, r3, r0
 8004a1c:	b003      	add	sp, #12
 8004a1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a20:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004a24:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004a28:	e7ed      	b.n	8004a06 <__exponent+0x44>
 8004a2a:	2330      	movs	r3, #48	@ 0x30
 8004a2c:	3130      	adds	r1, #48	@ 0x30
 8004a2e:	7083      	strb	r3, [r0, #2]
 8004a30:	70c1      	strb	r1, [r0, #3]
 8004a32:	1d03      	adds	r3, r0, #4
 8004a34:	e7f1      	b.n	8004a1a <__exponent+0x58>
	...

08004a38 <_printf_float>:
 8004a38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a3c:	b08d      	sub	sp, #52	@ 0x34
 8004a3e:	460c      	mov	r4, r1
 8004a40:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004a44:	4616      	mov	r6, r2
 8004a46:	461f      	mov	r7, r3
 8004a48:	4605      	mov	r5, r0
 8004a4a:	f000 fcbb 	bl	80053c4 <_localeconv_r>
 8004a4e:	6803      	ldr	r3, [r0, #0]
 8004a50:	9304      	str	r3, [sp, #16]
 8004a52:	4618      	mov	r0, r3
 8004a54:	f7fb fc14 	bl	8000280 <strlen>
 8004a58:	2300      	movs	r3, #0
 8004a5a:	930a      	str	r3, [sp, #40]	@ 0x28
 8004a5c:	f8d8 3000 	ldr.w	r3, [r8]
 8004a60:	9005      	str	r0, [sp, #20]
 8004a62:	3307      	adds	r3, #7
 8004a64:	f023 0307 	bic.w	r3, r3, #7
 8004a68:	f103 0208 	add.w	r2, r3, #8
 8004a6c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004a70:	f8d4 b000 	ldr.w	fp, [r4]
 8004a74:	f8c8 2000 	str.w	r2, [r8]
 8004a78:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004a7c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004a80:	9307      	str	r3, [sp, #28]
 8004a82:	f8cd 8018 	str.w	r8, [sp, #24]
 8004a86:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004a8a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004a8e:	4b9c      	ldr	r3, [pc, #624]	@ (8004d00 <_printf_float+0x2c8>)
 8004a90:	f04f 32ff 	mov.w	r2, #4294967295
 8004a94:	f7fc f852 	bl	8000b3c <__aeabi_dcmpun>
 8004a98:	bb70      	cbnz	r0, 8004af8 <_printf_float+0xc0>
 8004a9a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004a9e:	4b98      	ldr	r3, [pc, #608]	@ (8004d00 <_printf_float+0x2c8>)
 8004aa0:	f04f 32ff 	mov.w	r2, #4294967295
 8004aa4:	f7fc f82c 	bl	8000b00 <__aeabi_dcmple>
 8004aa8:	bb30      	cbnz	r0, 8004af8 <_printf_float+0xc0>
 8004aaa:	2200      	movs	r2, #0
 8004aac:	2300      	movs	r3, #0
 8004aae:	4640      	mov	r0, r8
 8004ab0:	4649      	mov	r1, r9
 8004ab2:	f7fc f81b 	bl	8000aec <__aeabi_dcmplt>
 8004ab6:	b110      	cbz	r0, 8004abe <_printf_float+0x86>
 8004ab8:	232d      	movs	r3, #45	@ 0x2d
 8004aba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004abe:	4a91      	ldr	r2, [pc, #580]	@ (8004d04 <_printf_float+0x2cc>)
 8004ac0:	4b91      	ldr	r3, [pc, #580]	@ (8004d08 <_printf_float+0x2d0>)
 8004ac2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004ac6:	bf94      	ite	ls
 8004ac8:	4690      	movls	r8, r2
 8004aca:	4698      	movhi	r8, r3
 8004acc:	2303      	movs	r3, #3
 8004ace:	6123      	str	r3, [r4, #16]
 8004ad0:	f02b 0304 	bic.w	r3, fp, #4
 8004ad4:	6023      	str	r3, [r4, #0]
 8004ad6:	f04f 0900 	mov.w	r9, #0
 8004ada:	9700      	str	r7, [sp, #0]
 8004adc:	4633      	mov	r3, r6
 8004ade:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004ae0:	4621      	mov	r1, r4
 8004ae2:	4628      	mov	r0, r5
 8004ae4:	f000 f9d2 	bl	8004e8c <_printf_common>
 8004ae8:	3001      	adds	r0, #1
 8004aea:	f040 808d 	bne.w	8004c08 <_printf_float+0x1d0>
 8004aee:	f04f 30ff 	mov.w	r0, #4294967295
 8004af2:	b00d      	add	sp, #52	@ 0x34
 8004af4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004af8:	4642      	mov	r2, r8
 8004afa:	464b      	mov	r3, r9
 8004afc:	4640      	mov	r0, r8
 8004afe:	4649      	mov	r1, r9
 8004b00:	f7fc f81c 	bl	8000b3c <__aeabi_dcmpun>
 8004b04:	b140      	cbz	r0, 8004b18 <_printf_float+0xe0>
 8004b06:	464b      	mov	r3, r9
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	bfbc      	itt	lt
 8004b0c:	232d      	movlt	r3, #45	@ 0x2d
 8004b0e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004b12:	4a7e      	ldr	r2, [pc, #504]	@ (8004d0c <_printf_float+0x2d4>)
 8004b14:	4b7e      	ldr	r3, [pc, #504]	@ (8004d10 <_printf_float+0x2d8>)
 8004b16:	e7d4      	b.n	8004ac2 <_printf_float+0x8a>
 8004b18:	6863      	ldr	r3, [r4, #4]
 8004b1a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8004b1e:	9206      	str	r2, [sp, #24]
 8004b20:	1c5a      	adds	r2, r3, #1
 8004b22:	d13b      	bne.n	8004b9c <_printf_float+0x164>
 8004b24:	2306      	movs	r3, #6
 8004b26:	6063      	str	r3, [r4, #4]
 8004b28:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	6022      	str	r2, [r4, #0]
 8004b30:	9303      	str	r3, [sp, #12]
 8004b32:	ab0a      	add	r3, sp, #40	@ 0x28
 8004b34:	e9cd a301 	strd	sl, r3, [sp, #4]
 8004b38:	ab09      	add	r3, sp, #36	@ 0x24
 8004b3a:	9300      	str	r3, [sp, #0]
 8004b3c:	6861      	ldr	r1, [r4, #4]
 8004b3e:	ec49 8b10 	vmov	d0, r8, r9
 8004b42:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8004b46:	4628      	mov	r0, r5
 8004b48:	f7ff fed6 	bl	80048f8 <__cvt>
 8004b4c:	9b06      	ldr	r3, [sp, #24]
 8004b4e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004b50:	2b47      	cmp	r3, #71	@ 0x47
 8004b52:	4680      	mov	r8, r0
 8004b54:	d129      	bne.n	8004baa <_printf_float+0x172>
 8004b56:	1cc8      	adds	r0, r1, #3
 8004b58:	db02      	blt.n	8004b60 <_printf_float+0x128>
 8004b5a:	6863      	ldr	r3, [r4, #4]
 8004b5c:	4299      	cmp	r1, r3
 8004b5e:	dd41      	ble.n	8004be4 <_printf_float+0x1ac>
 8004b60:	f1aa 0a02 	sub.w	sl, sl, #2
 8004b64:	fa5f fa8a 	uxtb.w	sl, sl
 8004b68:	3901      	subs	r1, #1
 8004b6a:	4652      	mov	r2, sl
 8004b6c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004b70:	9109      	str	r1, [sp, #36]	@ 0x24
 8004b72:	f7ff ff26 	bl	80049c2 <__exponent>
 8004b76:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004b78:	1813      	adds	r3, r2, r0
 8004b7a:	2a01      	cmp	r2, #1
 8004b7c:	4681      	mov	r9, r0
 8004b7e:	6123      	str	r3, [r4, #16]
 8004b80:	dc02      	bgt.n	8004b88 <_printf_float+0x150>
 8004b82:	6822      	ldr	r2, [r4, #0]
 8004b84:	07d2      	lsls	r2, r2, #31
 8004b86:	d501      	bpl.n	8004b8c <_printf_float+0x154>
 8004b88:	3301      	adds	r3, #1
 8004b8a:	6123      	str	r3, [r4, #16]
 8004b8c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d0a2      	beq.n	8004ada <_printf_float+0xa2>
 8004b94:	232d      	movs	r3, #45	@ 0x2d
 8004b96:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004b9a:	e79e      	b.n	8004ada <_printf_float+0xa2>
 8004b9c:	9a06      	ldr	r2, [sp, #24]
 8004b9e:	2a47      	cmp	r2, #71	@ 0x47
 8004ba0:	d1c2      	bne.n	8004b28 <_printf_float+0xf0>
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d1c0      	bne.n	8004b28 <_printf_float+0xf0>
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	e7bd      	b.n	8004b26 <_printf_float+0xee>
 8004baa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004bae:	d9db      	bls.n	8004b68 <_printf_float+0x130>
 8004bb0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004bb4:	d118      	bne.n	8004be8 <_printf_float+0x1b0>
 8004bb6:	2900      	cmp	r1, #0
 8004bb8:	6863      	ldr	r3, [r4, #4]
 8004bba:	dd0b      	ble.n	8004bd4 <_printf_float+0x19c>
 8004bbc:	6121      	str	r1, [r4, #16]
 8004bbe:	b913      	cbnz	r3, 8004bc6 <_printf_float+0x18e>
 8004bc0:	6822      	ldr	r2, [r4, #0]
 8004bc2:	07d0      	lsls	r0, r2, #31
 8004bc4:	d502      	bpl.n	8004bcc <_printf_float+0x194>
 8004bc6:	3301      	adds	r3, #1
 8004bc8:	440b      	add	r3, r1
 8004bca:	6123      	str	r3, [r4, #16]
 8004bcc:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004bce:	f04f 0900 	mov.w	r9, #0
 8004bd2:	e7db      	b.n	8004b8c <_printf_float+0x154>
 8004bd4:	b913      	cbnz	r3, 8004bdc <_printf_float+0x1a4>
 8004bd6:	6822      	ldr	r2, [r4, #0]
 8004bd8:	07d2      	lsls	r2, r2, #31
 8004bda:	d501      	bpl.n	8004be0 <_printf_float+0x1a8>
 8004bdc:	3302      	adds	r3, #2
 8004bde:	e7f4      	b.n	8004bca <_printf_float+0x192>
 8004be0:	2301      	movs	r3, #1
 8004be2:	e7f2      	b.n	8004bca <_printf_float+0x192>
 8004be4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004be8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004bea:	4299      	cmp	r1, r3
 8004bec:	db05      	blt.n	8004bfa <_printf_float+0x1c2>
 8004bee:	6823      	ldr	r3, [r4, #0]
 8004bf0:	6121      	str	r1, [r4, #16]
 8004bf2:	07d8      	lsls	r0, r3, #31
 8004bf4:	d5ea      	bpl.n	8004bcc <_printf_float+0x194>
 8004bf6:	1c4b      	adds	r3, r1, #1
 8004bf8:	e7e7      	b.n	8004bca <_printf_float+0x192>
 8004bfa:	2900      	cmp	r1, #0
 8004bfc:	bfd4      	ite	le
 8004bfe:	f1c1 0202 	rsble	r2, r1, #2
 8004c02:	2201      	movgt	r2, #1
 8004c04:	4413      	add	r3, r2
 8004c06:	e7e0      	b.n	8004bca <_printf_float+0x192>
 8004c08:	6823      	ldr	r3, [r4, #0]
 8004c0a:	055a      	lsls	r2, r3, #21
 8004c0c:	d407      	bmi.n	8004c1e <_printf_float+0x1e6>
 8004c0e:	6923      	ldr	r3, [r4, #16]
 8004c10:	4642      	mov	r2, r8
 8004c12:	4631      	mov	r1, r6
 8004c14:	4628      	mov	r0, r5
 8004c16:	47b8      	blx	r7
 8004c18:	3001      	adds	r0, #1
 8004c1a:	d12b      	bne.n	8004c74 <_printf_float+0x23c>
 8004c1c:	e767      	b.n	8004aee <_printf_float+0xb6>
 8004c1e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004c22:	f240 80dd 	bls.w	8004de0 <_printf_float+0x3a8>
 8004c26:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	f7fb ff53 	bl	8000ad8 <__aeabi_dcmpeq>
 8004c32:	2800      	cmp	r0, #0
 8004c34:	d033      	beq.n	8004c9e <_printf_float+0x266>
 8004c36:	4a37      	ldr	r2, [pc, #220]	@ (8004d14 <_printf_float+0x2dc>)
 8004c38:	2301      	movs	r3, #1
 8004c3a:	4631      	mov	r1, r6
 8004c3c:	4628      	mov	r0, r5
 8004c3e:	47b8      	blx	r7
 8004c40:	3001      	adds	r0, #1
 8004c42:	f43f af54 	beq.w	8004aee <_printf_float+0xb6>
 8004c46:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8004c4a:	4543      	cmp	r3, r8
 8004c4c:	db02      	blt.n	8004c54 <_printf_float+0x21c>
 8004c4e:	6823      	ldr	r3, [r4, #0]
 8004c50:	07d8      	lsls	r0, r3, #31
 8004c52:	d50f      	bpl.n	8004c74 <_printf_float+0x23c>
 8004c54:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004c58:	4631      	mov	r1, r6
 8004c5a:	4628      	mov	r0, r5
 8004c5c:	47b8      	blx	r7
 8004c5e:	3001      	adds	r0, #1
 8004c60:	f43f af45 	beq.w	8004aee <_printf_float+0xb6>
 8004c64:	f04f 0900 	mov.w	r9, #0
 8004c68:	f108 38ff 	add.w	r8, r8, #4294967295
 8004c6c:	f104 0a1a 	add.w	sl, r4, #26
 8004c70:	45c8      	cmp	r8, r9
 8004c72:	dc09      	bgt.n	8004c88 <_printf_float+0x250>
 8004c74:	6823      	ldr	r3, [r4, #0]
 8004c76:	079b      	lsls	r3, r3, #30
 8004c78:	f100 8103 	bmi.w	8004e82 <_printf_float+0x44a>
 8004c7c:	68e0      	ldr	r0, [r4, #12]
 8004c7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004c80:	4298      	cmp	r0, r3
 8004c82:	bfb8      	it	lt
 8004c84:	4618      	movlt	r0, r3
 8004c86:	e734      	b.n	8004af2 <_printf_float+0xba>
 8004c88:	2301      	movs	r3, #1
 8004c8a:	4652      	mov	r2, sl
 8004c8c:	4631      	mov	r1, r6
 8004c8e:	4628      	mov	r0, r5
 8004c90:	47b8      	blx	r7
 8004c92:	3001      	adds	r0, #1
 8004c94:	f43f af2b 	beq.w	8004aee <_printf_float+0xb6>
 8004c98:	f109 0901 	add.w	r9, r9, #1
 8004c9c:	e7e8      	b.n	8004c70 <_printf_float+0x238>
 8004c9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	dc39      	bgt.n	8004d18 <_printf_float+0x2e0>
 8004ca4:	4a1b      	ldr	r2, [pc, #108]	@ (8004d14 <_printf_float+0x2dc>)
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	4631      	mov	r1, r6
 8004caa:	4628      	mov	r0, r5
 8004cac:	47b8      	blx	r7
 8004cae:	3001      	adds	r0, #1
 8004cb0:	f43f af1d 	beq.w	8004aee <_printf_float+0xb6>
 8004cb4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004cb8:	ea59 0303 	orrs.w	r3, r9, r3
 8004cbc:	d102      	bne.n	8004cc4 <_printf_float+0x28c>
 8004cbe:	6823      	ldr	r3, [r4, #0]
 8004cc0:	07d9      	lsls	r1, r3, #31
 8004cc2:	d5d7      	bpl.n	8004c74 <_printf_float+0x23c>
 8004cc4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004cc8:	4631      	mov	r1, r6
 8004cca:	4628      	mov	r0, r5
 8004ccc:	47b8      	blx	r7
 8004cce:	3001      	adds	r0, #1
 8004cd0:	f43f af0d 	beq.w	8004aee <_printf_float+0xb6>
 8004cd4:	f04f 0a00 	mov.w	sl, #0
 8004cd8:	f104 0b1a 	add.w	fp, r4, #26
 8004cdc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004cde:	425b      	negs	r3, r3
 8004ce0:	4553      	cmp	r3, sl
 8004ce2:	dc01      	bgt.n	8004ce8 <_printf_float+0x2b0>
 8004ce4:	464b      	mov	r3, r9
 8004ce6:	e793      	b.n	8004c10 <_printf_float+0x1d8>
 8004ce8:	2301      	movs	r3, #1
 8004cea:	465a      	mov	r2, fp
 8004cec:	4631      	mov	r1, r6
 8004cee:	4628      	mov	r0, r5
 8004cf0:	47b8      	blx	r7
 8004cf2:	3001      	adds	r0, #1
 8004cf4:	f43f aefb 	beq.w	8004aee <_printf_float+0xb6>
 8004cf8:	f10a 0a01 	add.w	sl, sl, #1
 8004cfc:	e7ee      	b.n	8004cdc <_printf_float+0x2a4>
 8004cfe:	bf00      	nop
 8004d00:	7fefffff 	.word	0x7fefffff
 8004d04:	08007230 	.word	0x08007230
 8004d08:	08007234 	.word	0x08007234
 8004d0c:	08007238 	.word	0x08007238
 8004d10:	0800723c 	.word	0x0800723c
 8004d14:	08007240 	.word	0x08007240
 8004d18:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004d1a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004d1e:	4553      	cmp	r3, sl
 8004d20:	bfa8      	it	ge
 8004d22:	4653      	movge	r3, sl
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	4699      	mov	r9, r3
 8004d28:	dc36      	bgt.n	8004d98 <_printf_float+0x360>
 8004d2a:	f04f 0b00 	mov.w	fp, #0
 8004d2e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004d32:	f104 021a 	add.w	r2, r4, #26
 8004d36:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004d38:	9306      	str	r3, [sp, #24]
 8004d3a:	eba3 0309 	sub.w	r3, r3, r9
 8004d3e:	455b      	cmp	r3, fp
 8004d40:	dc31      	bgt.n	8004da6 <_printf_float+0x36e>
 8004d42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d44:	459a      	cmp	sl, r3
 8004d46:	dc3a      	bgt.n	8004dbe <_printf_float+0x386>
 8004d48:	6823      	ldr	r3, [r4, #0]
 8004d4a:	07da      	lsls	r2, r3, #31
 8004d4c:	d437      	bmi.n	8004dbe <_printf_float+0x386>
 8004d4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d50:	ebaa 0903 	sub.w	r9, sl, r3
 8004d54:	9b06      	ldr	r3, [sp, #24]
 8004d56:	ebaa 0303 	sub.w	r3, sl, r3
 8004d5a:	4599      	cmp	r9, r3
 8004d5c:	bfa8      	it	ge
 8004d5e:	4699      	movge	r9, r3
 8004d60:	f1b9 0f00 	cmp.w	r9, #0
 8004d64:	dc33      	bgt.n	8004dce <_printf_float+0x396>
 8004d66:	f04f 0800 	mov.w	r8, #0
 8004d6a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004d6e:	f104 0b1a 	add.w	fp, r4, #26
 8004d72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d74:	ebaa 0303 	sub.w	r3, sl, r3
 8004d78:	eba3 0309 	sub.w	r3, r3, r9
 8004d7c:	4543      	cmp	r3, r8
 8004d7e:	f77f af79 	ble.w	8004c74 <_printf_float+0x23c>
 8004d82:	2301      	movs	r3, #1
 8004d84:	465a      	mov	r2, fp
 8004d86:	4631      	mov	r1, r6
 8004d88:	4628      	mov	r0, r5
 8004d8a:	47b8      	blx	r7
 8004d8c:	3001      	adds	r0, #1
 8004d8e:	f43f aeae 	beq.w	8004aee <_printf_float+0xb6>
 8004d92:	f108 0801 	add.w	r8, r8, #1
 8004d96:	e7ec      	b.n	8004d72 <_printf_float+0x33a>
 8004d98:	4642      	mov	r2, r8
 8004d9a:	4631      	mov	r1, r6
 8004d9c:	4628      	mov	r0, r5
 8004d9e:	47b8      	blx	r7
 8004da0:	3001      	adds	r0, #1
 8004da2:	d1c2      	bne.n	8004d2a <_printf_float+0x2f2>
 8004da4:	e6a3      	b.n	8004aee <_printf_float+0xb6>
 8004da6:	2301      	movs	r3, #1
 8004da8:	4631      	mov	r1, r6
 8004daa:	4628      	mov	r0, r5
 8004dac:	9206      	str	r2, [sp, #24]
 8004dae:	47b8      	blx	r7
 8004db0:	3001      	adds	r0, #1
 8004db2:	f43f ae9c 	beq.w	8004aee <_printf_float+0xb6>
 8004db6:	9a06      	ldr	r2, [sp, #24]
 8004db8:	f10b 0b01 	add.w	fp, fp, #1
 8004dbc:	e7bb      	b.n	8004d36 <_printf_float+0x2fe>
 8004dbe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004dc2:	4631      	mov	r1, r6
 8004dc4:	4628      	mov	r0, r5
 8004dc6:	47b8      	blx	r7
 8004dc8:	3001      	adds	r0, #1
 8004dca:	d1c0      	bne.n	8004d4e <_printf_float+0x316>
 8004dcc:	e68f      	b.n	8004aee <_printf_float+0xb6>
 8004dce:	9a06      	ldr	r2, [sp, #24]
 8004dd0:	464b      	mov	r3, r9
 8004dd2:	4442      	add	r2, r8
 8004dd4:	4631      	mov	r1, r6
 8004dd6:	4628      	mov	r0, r5
 8004dd8:	47b8      	blx	r7
 8004dda:	3001      	adds	r0, #1
 8004ddc:	d1c3      	bne.n	8004d66 <_printf_float+0x32e>
 8004dde:	e686      	b.n	8004aee <_printf_float+0xb6>
 8004de0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004de4:	f1ba 0f01 	cmp.w	sl, #1
 8004de8:	dc01      	bgt.n	8004dee <_printf_float+0x3b6>
 8004dea:	07db      	lsls	r3, r3, #31
 8004dec:	d536      	bpl.n	8004e5c <_printf_float+0x424>
 8004dee:	2301      	movs	r3, #1
 8004df0:	4642      	mov	r2, r8
 8004df2:	4631      	mov	r1, r6
 8004df4:	4628      	mov	r0, r5
 8004df6:	47b8      	blx	r7
 8004df8:	3001      	adds	r0, #1
 8004dfa:	f43f ae78 	beq.w	8004aee <_printf_float+0xb6>
 8004dfe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004e02:	4631      	mov	r1, r6
 8004e04:	4628      	mov	r0, r5
 8004e06:	47b8      	blx	r7
 8004e08:	3001      	adds	r0, #1
 8004e0a:	f43f ae70 	beq.w	8004aee <_printf_float+0xb6>
 8004e0e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004e12:	2200      	movs	r2, #0
 8004e14:	2300      	movs	r3, #0
 8004e16:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004e1a:	f7fb fe5d 	bl	8000ad8 <__aeabi_dcmpeq>
 8004e1e:	b9c0      	cbnz	r0, 8004e52 <_printf_float+0x41a>
 8004e20:	4653      	mov	r3, sl
 8004e22:	f108 0201 	add.w	r2, r8, #1
 8004e26:	4631      	mov	r1, r6
 8004e28:	4628      	mov	r0, r5
 8004e2a:	47b8      	blx	r7
 8004e2c:	3001      	adds	r0, #1
 8004e2e:	d10c      	bne.n	8004e4a <_printf_float+0x412>
 8004e30:	e65d      	b.n	8004aee <_printf_float+0xb6>
 8004e32:	2301      	movs	r3, #1
 8004e34:	465a      	mov	r2, fp
 8004e36:	4631      	mov	r1, r6
 8004e38:	4628      	mov	r0, r5
 8004e3a:	47b8      	blx	r7
 8004e3c:	3001      	adds	r0, #1
 8004e3e:	f43f ae56 	beq.w	8004aee <_printf_float+0xb6>
 8004e42:	f108 0801 	add.w	r8, r8, #1
 8004e46:	45d0      	cmp	r8, sl
 8004e48:	dbf3      	blt.n	8004e32 <_printf_float+0x3fa>
 8004e4a:	464b      	mov	r3, r9
 8004e4c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004e50:	e6df      	b.n	8004c12 <_printf_float+0x1da>
 8004e52:	f04f 0800 	mov.w	r8, #0
 8004e56:	f104 0b1a 	add.w	fp, r4, #26
 8004e5a:	e7f4      	b.n	8004e46 <_printf_float+0x40e>
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	4642      	mov	r2, r8
 8004e60:	e7e1      	b.n	8004e26 <_printf_float+0x3ee>
 8004e62:	2301      	movs	r3, #1
 8004e64:	464a      	mov	r2, r9
 8004e66:	4631      	mov	r1, r6
 8004e68:	4628      	mov	r0, r5
 8004e6a:	47b8      	blx	r7
 8004e6c:	3001      	adds	r0, #1
 8004e6e:	f43f ae3e 	beq.w	8004aee <_printf_float+0xb6>
 8004e72:	f108 0801 	add.w	r8, r8, #1
 8004e76:	68e3      	ldr	r3, [r4, #12]
 8004e78:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004e7a:	1a5b      	subs	r3, r3, r1
 8004e7c:	4543      	cmp	r3, r8
 8004e7e:	dcf0      	bgt.n	8004e62 <_printf_float+0x42a>
 8004e80:	e6fc      	b.n	8004c7c <_printf_float+0x244>
 8004e82:	f04f 0800 	mov.w	r8, #0
 8004e86:	f104 0919 	add.w	r9, r4, #25
 8004e8a:	e7f4      	b.n	8004e76 <_printf_float+0x43e>

08004e8c <_printf_common>:
 8004e8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e90:	4616      	mov	r6, r2
 8004e92:	4698      	mov	r8, r3
 8004e94:	688a      	ldr	r2, [r1, #8]
 8004e96:	690b      	ldr	r3, [r1, #16]
 8004e98:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004e9c:	4293      	cmp	r3, r2
 8004e9e:	bfb8      	it	lt
 8004ea0:	4613      	movlt	r3, r2
 8004ea2:	6033      	str	r3, [r6, #0]
 8004ea4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004ea8:	4607      	mov	r7, r0
 8004eaa:	460c      	mov	r4, r1
 8004eac:	b10a      	cbz	r2, 8004eb2 <_printf_common+0x26>
 8004eae:	3301      	adds	r3, #1
 8004eb0:	6033      	str	r3, [r6, #0]
 8004eb2:	6823      	ldr	r3, [r4, #0]
 8004eb4:	0699      	lsls	r1, r3, #26
 8004eb6:	bf42      	ittt	mi
 8004eb8:	6833      	ldrmi	r3, [r6, #0]
 8004eba:	3302      	addmi	r3, #2
 8004ebc:	6033      	strmi	r3, [r6, #0]
 8004ebe:	6825      	ldr	r5, [r4, #0]
 8004ec0:	f015 0506 	ands.w	r5, r5, #6
 8004ec4:	d106      	bne.n	8004ed4 <_printf_common+0x48>
 8004ec6:	f104 0a19 	add.w	sl, r4, #25
 8004eca:	68e3      	ldr	r3, [r4, #12]
 8004ecc:	6832      	ldr	r2, [r6, #0]
 8004ece:	1a9b      	subs	r3, r3, r2
 8004ed0:	42ab      	cmp	r3, r5
 8004ed2:	dc26      	bgt.n	8004f22 <_printf_common+0x96>
 8004ed4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004ed8:	6822      	ldr	r2, [r4, #0]
 8004eda:	3b00      	subs	r3, #0
 8004edc:	bf18      	it	ne
 8004ede:	2301      	movne	r3, #1
 8004ee0:	0692      	lsls	r2, r2, #26
 8004ee2:	d42b      	bmi.n	8004f3c <_printf_common+0xb0>
 8004ee4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004ee8:	4641      	mov	r1, r8
 8004eea:	4638      	mov	r0, r7
 8004eec:	47c8      	blx	r9
 8004eee:	3001      	adds	r0, #1
 8004ef0:	d01e      	beq.n	8004f30 <_printf_common+0xa4>
 8004ef2:	6823      	ldr	r3, [r4, #0]
 8004ef4:	6922      	ldr	r2, [r4, #16]
 8004ef6:	f003 0306 	and.w	r3, r3, #6
 8004efa:	2b04      	cmp	r3, #4
 8004efc:	bf02      	ittt	eq
 8004efe:	68e5      	ldreq	r5, [r4, #12]
 8004f00:	6833      	ldreq	r3, [r6, #0]
 8004f02:	1aed      	subeq	r5, r5, r3
 8004f04:	68a3      	ldr	r3, [r4, #8]
 8004f06:	bf0c      	ite	eq
 8004f08:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004f0c:	2500      	movne	r5, #0
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	bfc4      	itt	gt
 8004f12:	1a9b      	subgt	r3, r3, r2
 8004f14:	18ed      	addgt	r5, r5, r3
 8004f16:	2600      	movs	r6, #0
 8004f18:	341a      	adds	r4, #26
 8004f1a:	42b5      	cmp	r5, r6
 8004f1c:	d11a      	bne.n	8004f54 <_printf_common+0xc8>
 8004f1e:	2000      	movs	r0, #0
 8004f20:	e008      	b.n	8004f34 <_printf_common+0xa8>
 8004f22:	2301      	movs	r3, #1
 8004f24:	4652      	mov	r2, sl
 8004f26:	4641      	mov	r1, r8
 8004f28:	4638      	mov	r0, r7
 8004f2a:	47c8      	blx	r9
 8004f2c:	3001      	adds	r0, #1
 8004f2e:	d103      	bne.n	8004f38 <_printf_common+0xac>
 8004f30:	f04f 30ff 	mov.w	r0, #4294967295
 8004f34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f38:	3501      	adds	r5, #1
 8004f3a:	e7c6      	b.n	8004eca <_printf_common+0x3e>
 8004f3c:	18e1      	adds	r1, r4, r3
 8004f3e:	1c5a      	adds	r2, r3, #1
 8004f40:	2030      	movs	r0, #48	@ 0x30
 8004f42:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004f46:	4422      	add	r2, r4
 8004f48:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004f4c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004f50:	3302      	adds	r3, #2
 8004f52:	e7c7      	b.n	8004ee4 <_printf_common+0x58>
 8004f54:	2301      	movs	r3, #1
 8004f56:	4622      	mov	r2, r4
 8004f58:	4641      	mov	r1, r8
 8004f5a:	4638      	mov	r0, r7
 8004f5c:	47c8      	blx	r9
 8004f5e:	3001      	adds	r0, #1
 8004f60:	d0e6      	beq.n	8004f30 <_printf_common+0xa4>
 8004f62:	3601      	adds	r6, #1
 8004f64:	e7d9      	b.n	8004f1a <_printf_common+0x8e>
	...

08004f68 <_printf_i>:
 8004f68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004f6c:	7e0f      	ldrb	r7, [r1, #24]
 8004f6e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004f70:	2f78      	cmp	r7, #120	@ 0x78
 8004f72:	4691      	mov	r9, r2
 8004f74:	4680      	mov	r8, r0
 8004f76:	460c      	mov	r4, r1
 8004f78:	469a      	mov	sl, r3
 8004f7a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004f7e:	d807      	bhi.n	8004f90 <_printf_i+0x28>
 8004f80:	2f62      	cmp	r7, #98	@ 0x62
 8004f82:	d80a      	bhi.n	8004f9a <_printf_i+0x32>
 8004f84:	2f00      	cmp	r7, #0
 8004f86:	f000 80d2 	beq.w	800512e <_printf_i+0x1c6>
 8004f8a:	2f58      	cmp	r7, #88	@ 0x58
 8004f8c:	f000 80b9 	beq.w	8005102 <_printf_i+0x19a>
 8004f90:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004f94:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004f98:	e03a      	b.n	8005010 <_printf_i+0xa8>
 8004f9a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004f9e:	2b15      	cmp	r3, #21
 8004fa0:	d8f6      	bhi.n	8004f90 <_printf_i+0x28>
 8004fa2:	a101      	add	r1, pc, #4	@ (adr r1, 8004fa8 <_printf_i+0x40>)
 8004fa4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004fa8:	08005001 	.word	0x08005001
 8004fac:	08005015 	.word	0x08005015
 8004fb0:	08004f91 	.word	0x08004f91
 8004fb4:	08004f91 	.word	0x08004f91
 8004fb8:	08004f91 	.word	0x08004f91
 8004fbc:	08004f91 	.word	0x08004f91
 8004fc0:	08005015 	.word	0x08005015
 8004fc4:	08004f91 	.word	0x08004f91
 8004fc8:	08004f91 	.word	0x08004f91
 8004fcc:	08004f91 	.word	0x08004f91
 8004fd0:	08004f91 	.word	0x08004f91
 8004fd4:	08005115 	.word	0x08005115
 8004fd8:	0800503f 	.word	0x0800503f
 8004fdc:	080050cf 	.word	0x080050cf
 8004fe0:	08004f91 	.word	0x08004f91
 8004fe4:	08004f91 	.word	0x08004f91
 8004fe8:	08005137 	.word	0x08005137
 8004fec:	08004f91 	.word	0x08004f91
 8004ff0:	0800503f 	.word	0x0800503f
 8004ff4:	08004f91 	.word	0x08004f91
 8004ff8:	08004f91 	.word	0x08004f91
 8004ffc:	080050d7 	.word	0x080050d7
 8005000:	6833      	ldr	r3, [r6, #0]
 8005002:	1d1a      	adds	r2, r3, #4
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	6032      	str	r2, [r6, #0]
 8005008:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800500c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005010:	2301      	movs	r3, #1
 8005012:	e09d      	b.n	8005150 <_printf_i+0x1e8>
 8005014:	6833      	ldr	r3, [r6, #0]
 8005016:	6820      	ldr	r0, [r4, #0]
 8005018:	1d19      	adds	r1, r3, #4
 800501a:	6031      	str	r1, [r6, #0]
 800501c:	0606      	lsls	r6, r0, #24
 800501e:	d501      	bpl.n	8005024 <_printf_i+0xbc>
 8005020:	681d      	ldr	r5, [r3, #0]
 8005022:	e003      	b.n	800502c <_printf_i+0xc4>
 8005024:	0645      	lsls	r5, r0, #25
 8005026:	d5fb      	bpl.n	8005020 <_printf_i+0xb8>
 8005028:	f9b3 5000 	ldrsh.w	r5, [r3]
 800502c:	2d00      	cmp	r5, #0
 800502e:	da03      	bge.n	8005038 <_printf_i+0xd0>
 8005030:	232d      	movs	r3, #45	@ 0x2d
 8005032:	426d      	negs	r5, r5
 8005034:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005038:	4859      	ldr	r0, [pc, #356]	@ (80051a0 <_printf_i+0x238>)
 800503a:	230a      	movs	r3, #10
 800503c:	e011      	b.n	8005062 <_printf_i+0xfa>
 800503e:	6821      	ldr	r1, [r4, #0]
 8005040:	6833      	ldr	r3, [r6, #0]
 8005042:	0608      	lsls	r0, r1, #24
 8005044:	f853 5b04 	ldr.w	r5, [r3], #4
 8005048:	d402      	bmi.n	8005050 <_printf_i+0xe8>
 800504a:	0649      	lsls	r1, r1, #25
 800504c:	bf48      	it	mi
 800504e:	b2ad      	uxthmi	r5, r5
 8005050:	2f6f      	cmp	r7, #111	@ 0x6f
 8005052:	4853      	ldr	r0, [pc, #332]	@ (80051a0 <_printf_i+0x238>)
 8005054:	6033      	str	r3, [r6, #0]
 8005056:	bf14      	ite	ne
 8005058:	230a      	movne	r3, #10
 800505a:	2308      	moveq	r3, #8
 800505c:	2100      	movs	r1, #0
 800505e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005062:	6866      	ldr	r6, [r4, #4]
 8005064:	60a6      	str	r6, [r4, #8]
 8005066:	2e00      	cmp	r6, #0
 8005068:	bfa2      	ittt	ge
 800506a:	6821      	ldrge	r1, [r4, #0]
 800506c:	f021 0104 	bicge.w	r1, r1, #4
 8005070:	6021      	strge	r1, [r4, #0]
 8005072:	b90d      	cbnz	r5, 8005078 <_printf_i+0x110>
 8005074:	2e00      	cmp	r6, #0
 8005076:	d04b      	beq.n	8005110 <_printf_i+0x1a8>
 8005078:	4616      	mov	r6, r2
 800507a:	fbb5 f1f3 	udiv	r1, r5, r3
 800507e:	fb03 5711 	mls	r7, r3, r1, r5
 8005082:	5dc7      	ldrb	r7, [r0, r7]
 8005084:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005088:	462f      	mov	r7, r5
 800508a:	42bb      	cmp	r3, r7
 800508c:	460d      	mov	r5, r1
 800508e:	d9f4      	bls.n	800507a <_printf_i+0x112>
 8005090:	2b08      	cmp	r3, #8
 8005092:	d10b      	bne.n	80050ac <_printf_i+0x144>
 8005094:	6823      	ldr	r3, [r4, #0]
 8005096:	07df      	lsls	r7, r3, #31
 8005098:	d508      	bpl.n	80050ac <_printf_i+0x144>
 800509a:	6923      	ldr	r3, [r4, #16]
 800509c:	6861      	ldr	r1, [r4, #4]
 800509e:	4299      	cmp	r1, r3
 80050a0:	bfde      	ittt	le
 80050a2:	2330      	movle	r3, #48	@ 0x30
 80050a4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80050a8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80050ac:	1b92      	subs	r2, r2, r6
 80050ae:	6122      	str	r2, [r4, #16]
 80050b0:	f8cd a000 	str.w	sl, [sp]
 80050b4:	464b      	mov	r3, r9
 80050b6:	aa03      	add	r2, sp, #12
 80050b8:	4621      	mov	r1, r4
 80050ba:	4640      	mov	r0, r8
 80050bc:	f7ff fee6 	bl	8004e8c <_printf_common>
 80050c0:	3001      	adds	r0, #1
 80050c2:	d14a      	bne.n	800515a <_printf_i+0x1f2>
 80050c4:	f04f 30ff 	mov.w	r0, #4294967295
 80050c8:	b004      	add	sp, #16
 80050ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050ce:	6823      	ldr	r3, [r4, #0]
 80050d0:	f043 0320 	orr.w	r3, r3, #32
 80050d4:	6023      	str	r3, [r4, #0]
 80050d6:	4833      	ldr	r0, [pc, #204]	@ (80051a4 <_printf_i+0x23c>)
 80050d8:	2778      	movs	r7, #120	@ 0x78
 80050da:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80050de:	6823      	ldr	r3, [r4, #0]
 80050e0:	6831      	ldr	r1, [r6, #0]
 80050e2:	061f      	lsls	r7, r3, #24
 80050e4:	f851 5b04 	ldr.w	r5, [r1], #4
 80050e8:	d402      	bmi.n	80050f0 <_printf_i+0x188>
 80050ea:	065f      	lsls	r7, r3, #25
 80050ec:	bf48      	it	mi
 80050ee:	b2ad      	uxthmi	r5, r5
 80050f0:	6031      	str	r1, [r6, #0]
 80050f2:	07d9      	lsls	r1, r3, #31
 80050f4:	bf44      	itt	mi
 80050f6:	f043 0320 	orrmi.w	r3, r3, #32
 80050fa:	6023      	strmi	r3, [r4, #0]
 80050fc:	b11d      	cbz	r5, 8005106 <_printf_i+0x19e>
 80050fe:	2310      	movs	r3, #16
 8005100:	e7ac      	b.n	800505c <_printf_i+0xf4>
 8005102:	4827      	ldr	r0, [pc, #156]	@ (80051a0 <_printf_i+0x238>)
 8005104:	e7e9      	b.n	80050da <_printf_i+0x172>
 8005106:	6823      	ldr	r3, [r4, #0]
 8005108:	f023 0320 	bic.w	r3, r3, #32
 800510c:	6023      	str	r3, [r4, #0]
 800510e:	e7f6      	b.n	80050fe <_printf_i+0x196>
 8005110:	4616      	mov	r6, r2
 8005112:	e7bd      	b.n	8005090 <_printf_i+0x128>
 8005114:	6833      	ldr	r3, [r6, #0]
 8005116:	6825      	ldr	r5, [r4, #0]
 8005118:	6961      	ldr	r1, [r4, #20]
 800511a:	1d18      	adds	r0, r3, #4
 800511c:	6030      	str	r0, [r6, #0]
 800511e:	062e      	lsls	r6, r5, #24
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	d501      	bpl.n	8005128 <_printf_i+0x1c0>
 8005124:	6019      	str	r1, [r3, #0]
 8005126:	e002      	b.n	800512e <_printf_i+0x1c6>
 8005128:	0668      	lsls	r0, r5, #25
 800512a:	d5fb      	bpl.n	8005124 <_printf_i+0x1bc>
 800512c:	8019      	strh	r1, [r3, #0]
 800512e:	2300      	movs	r3, #0
 8005130:	6123      	str	r3, [r4, #16]
 8005132:	4616      	mov	r6, r2
 8005134:	e7bc      	b.n	80050b0 <_printf_i+0x148>
 8005136:	6833      	ldr	r3, [r6, #0]
 8005138:	1d1a      	adds	r2, r3, #4
 800513a:	6032      	str	r2, [r6, #0]
 800513c:	681e      	ldr	r6, [r3, #0]
 800513e:	6862      	ldr	r2, [r4, #4]
 8005140:	2100      	movs	r1, #0
 8005142:	4630      	mov	r0, r6
 8005144:	f7fb f84c 	bl	80001e0 <memchr>
 8005148:	b108      	cbz	r0, 800514e <_printf_i+0x1e6>
 800514a:	1b80      	subs	r0, r0, r6
 800514c:	6060      	str	r0, [r4, #4]
 800514e:	6863      	ldr	r3, [r4, #4]
 8005150:	6123      	str	r3, [r4, #16]
 8005152:	2300      	movs	r3, #0
 8005154:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005158:	e7aa      	b.n	80050b0 <_printf_i+0x148>
 800515a:	6923      	ldr	r3, [r4, #16]
 800515c:	4632      	mov	r2, r6
 800515e:	4649      	mov	r1, r9
 8005160:	4640      	mov	r0, r8
 8005162:	47d0      	blx	sl
 8005164:	3001      	adds	r0, #1
 8005166:	d0ad      	beq.n	80050c4 <_printf_i+0x15c>
 8005168:	6823      	ldr	r3, [r4, #0]
 800516a:	079b      	lsls	r3, r3, #30
 800516c:	d413      	bmi.n	8005196 <_printf_i+0x22e>
 800516e:	68e0      	ldr	r0, [r4, #12]
 8005170:	9b03      	ldr	r3, [sp, #12]
 8005172:	4298      	cmp	r0, r3
 8005174:	bfb8      	it	lt
 8005176:	4618      	movlt	r0, r3
 8005178:	e7a6      	b.n	80050c8 <_printf_i+0x160>
 800517a:	2301      	movs	r3, #1
 800517c:	4632      	mov	r2, r6
 800517e:	4649      	mov	r1, r9
 8005180:	4640      	mov	r0, r8
 8005182:	47d0      	blx	sl
 8005184:	3001      	adds	r0, #1
 8005186:	d09d      	beq.n	80050c4 <_printf_i+0x15c>
 8005188:	3501      	adds	r5, #1
 800518a:	68e3      	ldr	r3, [r4, #12]
 800518c:	9903      	ldr	r1, [sp, #12]
 800518e:	1a5b      	subs	r3, r3, r1
 8005190:	42ab      	cmp	r3, r5
 8005192:	dcf2      	bgt.n	800517a <_printf_i+0x212>
 8005194:	e7eb      	b.n	800516e <_printf_i+0x206>
 8005196:	2500      	movs	r5, #0
 8005198:	f104 0619 	add.w	r6, r4, #25
 800519c:	e7f5      	b.n	800518a <_printf_i+0x222>
 800519e:	bf00      	nop
 80051a0:	08007242 	.word	0x08007242
 80051a4:	08007253 	.word	0x08007253

080051a8 <std>:
 80051a8:	2300      	movs	r3, #0
 80051aa:	b510      	push	{r4, lr}
 80051ac:	4604      	mov	r4, r0
 80051ae:	e9c0 3300 	strd	r3, r3, [r0]
 80051b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80051b6:	6083      	str	r3, [r0, #8]
 80051b8:	8181      	strh	r1, [r0, #12]
 80051ba:	6643      	str	r3, [r0, #100]	@ 0x64
 80051bc:	81c2      	strh	r2, [r0, #14]
 80051be:	6183      	str	r3, [r0, #24]
 80051c0:	4619      	mov	r1, r3
 80051c2:	2208      	movs	r2, #8
 80051c4:	305c      	adds	r0, #92	@ 0x5c
 80051c6:	f000 f8f4 	bl	80053b2 <memset>
 80051ca:	4b0d      	ldr	r3, [pc, #52]	@ (8005200 <std+0x58>)
 80051cc:	6263      	str	r3, [r4, #36]	@ 0x24
 80051ce:	4b0d      	ldr	r3, [pc, #52]	@ (8005204 <std+0x5c>)
 80051d0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80051d2:	4b0d      	ldr	r3, [pc, #52]	@ (8005208 <std+0x60>)
 80051d4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80051d6:	4b0d      	ldr	r3, [pc, #52]	@ (800520c <std+0x64>)
 80051d8:	6323      	str	r3, [r4, #48]	@ 0x30
 80051da:	4b0d      	ldr	r3, [pc, #52]	@ (8005210 <std+0x68>)
 80051dc:	6224      	str	r4, [r4, #32]
 80051de:	429c      	cmp	r4, r3
 80051e0:	d006      	beq.n	80051f0 <std+0x48>
 80051e2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80051e6:	4294      	cmp	r4, r2
 80051e8:	d002      	beq.n	80051f0 <std+0x48>
 80051ea:	33d0      	adds	r3, #208	@ 0xd0
 80051ec:	429c      	cmp	r4, r3
 80051ee:	d105      	bne.n	80051fc <std+0x54>
 80051f0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80051f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80051f8:	f000 b958 	b.w	80054ac <__retarget_lock_init_recursive>
 80051fc:	bd10      	pop	{r4, pc}
 80051fe:	bf00      	nop
 8005200:	0800532d 	.word	0x0800532d
 8005204:	0800534f 	.word	0x0800534f
 8005208:	08005387 	.word	0x08005387
 800520c:	080053ab 	.word	0x080053ab
 8005210:	200003c0 	.word	0x200003c0

08005214 <stdio_exit_handler>:
 8005214:	4a02      	ldr	r2, [pc, #8]	@ (8005220 <stdio_exit_handler+0xc>)
 8005216:	4903      	ldr	r1, [pc, #12]	@ (8005224 <stdio_exit_handler+0x10>)
 8005218:	4803      	ldr	r0, [pc, #12]	@ (8005228 <stdio_exit_handler+0x14>)
 800521a:	f000 b869 	b.w	80052f0 <_fwalk_sglue>
 800521e:	bf00      	nop
 8005220:	20000014 	.word	0x20000014
 8005224:	08006b5d 	.word	0x08006b5d
 8005228:	20000024 	.word	0x20000024

0800522c <cleanup_stdio>:
 800522c:	6841      	ldr	r1, [r0, #4]
 800522e:	4b0c      	ldr	r3, [pc, #48]	@ (8005260 <cleanup_stdio+0x34>)
 8005230:	4299      	cmp	r1, r3
 8005232:	b510      	push	{r4, lr}
 8005234:	4604      	mov	r4, r0
 8005236:	d001      	beq.n	800523c <cleanup_stdio+0x10>
 8005238:	f001 fc90 	bl	8006b5c <_fflush_r>
 800523c:	68a1      	ldr	r1, [r4, #8]
 800523e:	4b09      	ldr	r3, [pc, #36]	@ (8005264 <cleanup_stdio+0x38>)
 8005240:	4299      	cmp	r1, r3
 8005242:	d002      	beq.n	800524a <cleanup_stdio+0x1e>
 8005244:	4620      	mov	r0, r4
 8005246:	f001 fc89 	bl	8006b5c <_fflush_r>
 800524a:	68e1      	ldr	r1, [r4, #12]
 800524c:	4b06      	ldr	r3, [pc, #24]	@ (8005268 <cleanup_stdio+0x3c>)
 800524e:	4299      	cmp	r1, r3
 8005250:	d004      	beq.n	800525c <cleanup_stdio+0x30>
 8005252:	4620      	mov	r0, r4
 8005254:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005258:	f001 bc80 	b.w	8006b5c <_fflush_r>
 800525c:	bd10      	pop	{r4, pc}
 800525e:	bf00      	nop
 8005260:	200003c0 	.word	0x200003c0
 8005264:	20000428 	.word	0x20000428
 8005268:	20000490 	.word	0x20000490

0800526c <global_stdio_init.part.0>:
 800526c:	b510      	push	{r4, lr}
 800526e:	4b0b      	ldr	r3, [pc, #44]	@ (800529c <global_stdio_init.part.0+0x30>)
 8005270:	4c0b      	ldr	r4, [pc, #44]	@ (80052a0 <global_stdio_init.part.0+0x34>)
 8005272:	4a0c      	ldr	r2, [pc, #48]	@ (80052a4 <global_stdio_init.part.0+0x38>)
 8005274:	601a      	str	r2, [r3, #0]
 8005276:	4620      	mov	r0, r4
 8005278:	2200      	movs	r2, #0
 800527a:	2104      	movs	r1, #4
 800527c:	f7ff ff94 	bl	80051a8 <std>
 8005280:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005284:	2201      	movs	r2, #1
 8005286:	2109      	movs	r1, #9
 8005288:	f7ff ff8e 	bl	80051a8 <std>
 800528c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005290:	2202      	movs	r2, #2
 8005292:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005296:	2112      	movs	r1, #18
 8005298:	f7ff bf86 	b.w	80051a8 <std>
 800529c:	200004f8 	.word	0x200004f8
 80052a0:	200003c0 	.word	0x200003c0
 80052a4:	08005215 	.word	0x08005215

080052a8 <__sfp_lock_acquire>:
 80052a8:	4801      	ldr	r0, [pc, #4]	@ (80052b0 <__sfp_lock_acquire+0x8>)
 80052aa:	f000 b900 	b.w	80054ae <__retarget_lock_acquire_recursive>
 80052ae:	bf00      	nop
 80052b0:	20000501 	.word	0x20000501

080052b4 <__sfp_lock_release>:
 80052b4:	4801      	ldr	r0, [pc, #4]	@ (80052bc <__sfp_lock_release+0x8>)
 80052b6:	f000 b8fb 	b.w	80054b0 <__retarget_lock_release_recursive>
 80052ba:	bf00      	nop
 80052bc:	20000501 	.word	0x20000501

080052c0 <__sinit>:
 80052c0:	b510      	push	{r4, lr}
 80052c2:	4604      	mov	r4, r0
 80052c4:	f7ff fff0 	bl	80052a8 <__sfp_lock_acquire>
 80052c8:	6a23      	ldr	r3, [r4, #32]
 80052ca:	b11b      	cbz	r3, 80052d4 <__sinit+0x14>
 80052cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80052d0:	f7ff bff0 	b.w	80052b4 <__sfp_lock_release>
 80052d4:	4b04      	ldr	r3, [pc, #16]	@ (80052e8 <__sinit+0x28>)
 80052d6:	6223      	str	r3, [r4, #32]
 80052d8:	4b04      	ldr	r3, [pc, #16]	@ (80052ec <__sinit+0x2c>)
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d1f5      	bne.n	80052cc <__sinit+0xc>
 80052e0:	f7ff ffc4 	bl	800526c <global_stdio_init.part.0>
 80052e4:	e7f2      	b.n	80052cc <__sinit+0xc>
 80052e6:	bf00      	nop
 80052e8:	0800522d 	.word	0x0800522d
 80052ec:	200004f8 	.word	0x200004f8

080052f0 <_fwalk_sglue>:
 80052f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80052f4:	4607      	mov	r7, r0
 80052f6:	4688      	mov	r8, r1
 80052f8:	4614      	mov	r4, r2
 80052fa:	2600      	movs	r6, #0
 80052fc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005300:	f1b9 0901 	subs.w	r9, r9, #1
 8005304:	d505      	bpl.n	8005312 <_fwalk_sglue+0x22>
 8005306:	6824      	ldr	r4, [r4, #0]
 8005308:	2c00      	cmp	r4, #0
 800530a:	d1f7      	bne.n	80052fc <_fwalk_sglue+0xc>
 800530c:	4630      	mov	r0, r6
 800530e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005312:	89ab      	ldrh	r3, [r5, #12]
 8005314:	2b01      	cmp	r3, #1
 8005316:	d907      	bls.n	8005328 <_fwalk_sglue+0x38>
 8005318:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800531c:	3301      	adds	r3, #1
 800531e:	d003      	beq.n	8005328 <_fwalk_sglue+0x38>
 8005320:	4629      	mov	r1, r5
 8005322:	4638      	mov	r0, r7
 8005324:	47c0      	blx	r8
 8005326:	4306      	orrs	r6, r0
 8005328:	3568      	adds	r5, #104	@ 0x68
 800532a:	e7e9      	b.n	8005300 <_fwalk_sglue+0x10>

0800532c <__sread>:
 800532c:	b510      	push	{r4, lr}
 800532e:	460c      	mov	r4, r1
 8005330:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005334:	f000 f86c 	bl	8005410 <_read_r>
 8005338:	2800      	cmp	r0, #0
 800533a:	bfab      	itete	ge
 800533c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800533e:	89a3      	ldrhlt	r3, [r4, #12]
 8005340:	181b      	addge	r3, r3, r0
 8005342:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005346:	bfac      	ite	ge
 8005348:	6563      	strge	r3, [r4, #84]	@ 0x54
 800534a:	81a3      	strhlt	r3, [r4, #12]
 800534c:	bd10      	pop	{r4, pc}

0800534e <__swrite>:
 800534e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005352:	461f      	mov	r7, r3
 8005354:	898b      	ldrh	r3, [r1, #12]
 8005356:	05db      	lsls	r3, r3, #23
 8005358:	4605      	mov	r5, r0
 800535a:	460c      	mov	r4, r1
 800535c:	4616      	mov	r6, r2
 800535e:	d505      	bpl.n	800536c <__swrite+0x1e>
 8005360:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005364:	2302      	movs	r3, #2
 8005366:	2200      	movs	r2, #0
 8005368:	f000 f840 	bl	80053ec <_lseek_r>
 800536c:	89a3      	ldrh	r3, [r4, #12]
 800536e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005372:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005376:	81a3      	strh	r3, [r4, #12]
 8005378:	4632      	mov	r2, r6
 800537a:	463b      	mov	r3, r7
 800537c:	4628      	mov	r0, r5
 800537e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005382:	f000 b857 	b.w	8005434 <_write_r>

08005386 <__sseek>:
 8005386:	b510      	push	{r4, lr}
 8005388:	460c      	mov	r4, r1
 800538a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800538e:	f000 f82d 	bl	80053ec <_lseek_r>
 8005392:	1c43      	adds	r3, r0, #1
 8005394:	89a3      	ldrh	r3, [r4, #12]
 8005396:	bf15      	itete	ne
 8005398:	6560      	strne	r0, [r4, #84]	@ 0x54
 800539a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800539e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80053a2:	81a3      	strheq	r3, [r4, #12]
 80053a4:	bf18      	it	ne
 80053a6:	81a3      	strhne	r3, [r4, #12]
 80053a8:	bd10      	pop	{r4, pc}

080053aa <__sclose>:
 80053aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053ae:	f000 b80d 	b.w	80053cc <_close_r>

080053b2 <memset>:
 80053b2:	4402      	add	r2, r0
 80053b4:	4603      	mov	r3, r0
 80053b6:	4293      	cmp	r3, r2
 80053b8:	d100      	bne.n	80053bc <memset+0xa>
 80053ba:	4770      	bx	lr
 80053bc:	f803 1b01 	strb.w	r1, [r3], #1
 80053c0:	e7f9      	b.n	80053b6 <memset+0x4>
	...

080053c4 <_localeconv_r>:
 80053c4:	4800      	ldr	r0, [pc, #0]	@ (80053c8 <_localeconv_r+0x4>)
 80053c6:	4770      	bx	lr
 80053c8:	20000160 	.word	0x20000160

080053cc <_close_r>:
 80053cc:	b538      	push	{r3, r4, r5, lr}
 80053ce:	4d06      	ldr	r5, [pc, #24]	@ (80053e8 <_close_r+0x1c>)
 80053d0:	2300      	movs	r3, #0
 80053d2:	4604      	mov	r4, r0
 80053d4:	4608      	mov	r0, r1
 80053d6:	602b      	str	r3, [r5, #0]
 80053d8:	f7fc fb9e 	bl	8001b18 <_close>
 80053dc:	1c43      	adds	r3, r0, #1
 80053de:	d102      	bne.n	80053e6 <_close_r+0x1a>
 80053e0:	682b      	ldr	r3, [r5, #0]
 80053e2:	b103      	cbz	r3, 80053e6 <_close_r+0x1a>
 80053e4:	6023      	str	r3, [r4, #0]
 80053e6:	bd38      	pop	{r3, r4, r5, pc}
 80053e8:	200004fc 	.word	0x200004fc

080053ec <_lseek_r>:
 80053ec:	b538      	push	{r3, r4, r5, lr}
 80053ee:	4d07      	ldr	r5, [pc, #28]	@ (800540c <_lseek_r+0x20>)
 80053f0:	4604      	mov	r4, r0
 80053f2:	4608      	mov	r0, r1
 80053f4:	4611      	mov	r1, r2
 80053f6:	2200      	movs	r2, #0
 80053f8:	602a      	str	r2, [r5, #0]
 80053fa:	461a      	mov	r2, r3
 80053fc:	f7fc fbb3 	bl	8001b66 <_lseek>
 8005400:	1c43      	adds	r3, r0, #1
 8005402:	d102      	bne.n	800540a <_lseek_r+0x1e>
 8005404:	682b      	ldr	r3, [r5, #0]
 8005406:	b103      	cbz	r3, 800540a <_lseek_r+0x1e>
 8005408:	6023      	str	r3, [r4, #0]
 800540a:	bd38      	pop	{r3, r4, r5, pc}
 800540c:	200004fc 	.word	0x200004fc

08005410 <_read_r>:
 8005410:	b538      	push	{r3, r4, r5, lr}
 8005412:	4d07      	ldr	r5, [pc, #28]	@ (8005430 <_read_r+0x20>)
 8005414:	4604      	mov	r4, r0
 8005416:	4608      	mov	r0, r1
 8005418:	4611      	mov	r1, r2
 800541a:	2200      	movs	r2, #0
 800541c:	602a      	str	r2, [r5, #0]
 800541e:	461a      	mov	r2, r3
 8005420:	f7fc fb41 	bl	8001aa6 <_read>
 8005424:	1c43      	adds	r3, r0, #1
 8005426:	d102      	bne.n	800542e <_read_r+0x1e>
 8005428:	682b      	ldr	r3, [r5, #0]
 800542a:	b103      	cbz	r3, 800542e <_read_r+0x1e>
 800542c:	6023      	str	r3, [r4, #0]
 800542e:	bd38      	pop	{r3, r4, r5, pc}
 8005430:	200004fc 	.word	0x200004fc

08005434 <_write_r>:
 8005434:	b538      	push	{r3, r4, r5, lr}
 8005436:	4d07      	ldr	r5, [pc, #28]	@ (8005454 <_write_r+0x20>)
 8005438:	4604      	mov	r4, r0
 800543a:	4608      	mov	r0, r1
 800543c:	4611      	mov	r1, r2
 800543e:	2200      	movs	r2, #0
 8005440:	602a      	str	r2, [r5, #0]
 8005442:	461a      	mov	r2, r3
 8005444:	f7fc fb4c 	bl	8001ae0 <_write>
 8005448:	1c43      	adds	r3, r0, #1
 800544a:	d102      	bne.n	8005452 <_write_r+0x1e>
 800544c:	682b      	ldr	r3, [r5, #0]
 800544e:	b103      	cbz	r3, 8005452 <_write_r+0x1e>
 8005450:	6023      	str	r3, [r4, #0]
 8005452:	bd38      	pop	{r3, r4, r5, pc}
 8005454:	200004fc 	.word	0x200004fc

08005458 <__errno>:
 8005458:	4b01      	ldr	r3, [pc, #4]	@ (8005460 <__errno+0x8>)
 800545a:	6818      	ldr	r0, [r3, #0]
 800545c:	4770      	bx	lr
 800545e:	bf00      	nop
 8005460:	20000020 	.word	0x20000020

08005464 <__libc_init_array>:
 8005464:	b570      	push	{r4, r5, r6, lr}
 8005466:	4d0d      	ldr	r5, [pc, #52]	@ (800549c <__libc_init_array+0x38>)
 8005468:	4c0d      	ldr	r4, [pc, #52]	@ (80054a0 <__libc_init_array+0x3c>)
 800546a:	1b64      	subs	r4, r4, r5
 800546c:	10a4      	asrs	r4, r4, #2
 800546e:	2600      	movs	r6, #0
 8005470:	42a6      	cmp	r6, r4
 8005472:	d109      	bne.n	8005488 <__libc_init_array+0x24>
 8005474:	4d0b      	ldr	r5, [pc, #44]	@ (80054a4 <__libc_init_array+0x40>)
 8005476:	4c0c      	ldr	r4, [pc, #48]	@ (80054a8 <__libc_init_array+0x44>)
 8005478:	f001 febe 	bl	80071f8 <_init>
 800547c:	1b64      	subs	r4, r4, r5
 800547e:	10a4      	asrs	r4, r4, #2
 8005480:	2600      	movs	r6, #0
 8005482:	42a6      	cmp	r6, r4
 8005484:	d105      	bne.n	8005492 <__libc_init_array+0x2e>
 8005486:	bd70      	pop	{r4, r5, r6, pc}
 8005488:	f855 3b04 	ldr.w	r3, [r5], #4
 800548c:	4798      	blx	r3
 800548e:	3601      	adds	r6, #1
 8005490:	e7ee      	b.n	8005470 <__libc_init_array+0xc>
 8005492:	f855 3b04 	ldr.w	r3, [r5], #4
 8005496:	4798      	blx	r3
 8005498:	3601      	adds	r6, #1
 800549a:	e7f2      	b.n	8005482 <__libc_init_array+0x1e>
 800549c:	080075a8 	.word	0x080075a8
 80054a0:	080075a8 	.word	0x080075a8
 80054a4:	080075a8 	.word	0x080075a8
 80054a8:	080075ac 	.word	0x080075ac

080054ac <__retarget_lock_init_recursive>:
 80054ac:	4770      	bx	lr

080054ae <__retarget_lock_acquire_recursive>:
 80054ae:	4770      	bx	lr

080054b0 <__retarget_lock_release_recursive>:
 80054b0:	4770      	bx	lr

080054b2 <quorem>:
 80054b2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054b6:	6903      	ldr	r3, [r0, #16]
 80054b8:	690c      	ldr	r4, [r1, #16]
 80054ba:	42a3      	cmp	r3, r4
 80054bc:	4607      	mov	r7, r0
 80054be:	db7e      	blt.n	80055be <quorem+0x10c>
 80054c0:	3c01      	subs	r4, #1
 80054c2:	f101 0814 	add.w	r8, r1, #20
 80054c6:	00a3      	lsls	r3, r4, #2
 80054c8:	f100 0514 	add.w	r5, r0, #20
 80054cc:	9300      	str	r3, [sp, #0]
 80054ce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80054d2:	9301      	str	r3, [sp, #4]
 80054d4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80054d8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80054dc:	3301      	adds	r3, #1
 80054de:	429a      	cmp	r2, r3
 80054e0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80054e4:	fbb2 f6f3 	udiv	r6, r2, r3
 80054e8:	d32e      	bcc.n	8005548 <quorem+0x96>
 80054ea:	f04f 0a00 	mov.w	sl, #0
 80054ee:	46c4      	mov	ip, r8
 80054f0:	46ae      	mov	lr, r5
 80054f2:	46d3      	mov	fp, sl
 80054f4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80054f8:	b298      	uxth	r0, r3
 80054fa:	fb06 a000 	mla	r0, r6, r0, sl
 80054fe:	0c02      	lsrs	r2, r0, #16
 8005500:	0c1b      	lsrs	r3, r3, #16
 8005502:	fb06 2303 	mla	r3, r6, r3, r2
 8005506:	f8de 2000 	ldr.w	r2, [lr]
 800550a:	b280      	uxth	r0, r0
 800550c:	b292      	uxth	r2, r2
 800550e:	1a12      	subs	r2, r2, r0
 8005510:	445a      	add	r2, fp
 8005512:	f8de 0000 	ldr.w	r0, [lr]
 8005516:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800551a:	b29b      	uxth	r3, r3
 800551c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005520:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005524:	b292      	uxth	r2, r2
 8005526:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800552a:	45e1      	cmp	r9, ip
 800552c:	f84e 2b04 	str.w	r2, [lr], #4
 8005530:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005534:	d2de      	bcs.n	80054f4 <quorem+0x42>
 8005536:	9b00      	ldr	r3, [sp, #0]
 8005538:	58eb      	ldr	r3, [r5, r3]
 800553a:	b92b      	cbnz	r3, 8005548 <quorem+0x96>
 800553c:	9b01      	ldr	r3, [sp, #4]
 800553e:	3b04      	subs	r3, #4
 8005540:	429d      	cmp	r5, r3
 8005542:	461a      	mov	r2, r3
 8005544:	d32f      	bcc.n	80055a6 <quorem+0xf4>
 8005546:	613c      	str	r4, [r7, #16]
 8005548:	4638      	mov	r0, r7
 800554a:	f001 f97b 	bl	8006844 <__mcmp>
 800554e:	2800      	cmp	r0, #0
 8005550:	db25      	blt.n	800559e <quorem+0xec>
 8005552:	4629      	mov	r1, r5
 8005554:	2000      	movs	r0, #0
 8005556:	f858 2b04 	ldr.w	r2, [r8], #4
 800555a:	f8d1 c000 	ldr.w	ip, [r1]
 800555e:	fa1f fe82 	uxth.w	lr, r2
 8005562:	fa1f f38c 	uxth.w	r3, ip
 8005566:	eba3 030e 	sub.w	r3, r3, lr
 800556a:	4403      	add	r3, r0
 800556c:	0c12      	lsrs	r2, r2, #16
 800556e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005572:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005576:	b29b      	uxth	r3, r3
 8005578:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800557c:	45c1      	cmp	r9, r8
 800557e:	f841 3b04 	str.w	r3, [r1], #4
 8005582:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005586:	d2e6      	bcs.n	8005556 <quorem+0xa4>
 8005588:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800558c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005590:	b922      	cbnz	r2, 800559c <quorem+0xea>
 8005592:	3b04      	subs	r3, #4
 8005594:	429d      	cmp	r5, r3
 8005596:	461a      	mov	r2, r3
 8005598:	d30b      	bcc.n	80055b2 <quorem+0x100>
 800559a:	613c      	str	r4, [r7, #16]
 800559c:	3601      	adds	r6, #1
 800559e:	4630      	mov	r0, r6
 80055a0:	b003      	add	sp, #12
 80055a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055a6:	6812      	ldr	r2, [r2, #0]
 80055a8:	3b04      	subs	r3, #4
 80055aa:	2a00      	cmp	r2, #0
 80055ac:	d1cb      	bne.n	8005546 <quorem+0x94>
 80055ae:	3c01      	subs	r4, #1
 80055b0:	e7c6      	b.n	8005540 <quorem+0x8e>
 80055b2:	6812      	ldr	r2, [r2, #0]
 80055b4:	3b04      	subs	r3, #4
 80055b6:	2a00      	cmp	r2, #0
 80055b8:	d1ef      	bne.n	800559a <quorem+0xe8>
 80055ba:	3c01      	subs	r4, #1
 80055bc:	e7ea      	b.n	8005594 <quorem+0xe2>
 80055be:	2000      	movs	r0, #0
 80055c0:	e7ee      	b.n	80055a0 <quorem+0xee>
 80055c2:	0000      	movs	r0, r0
 80055c4:	0000      	movs	r0, r0
	...

080055c8 <_dtoa_r>:
 80055c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055cc:	69c7      	ldr	r7, [r0, #28]
 80055ce:	b099      	sub	sp, #100	@ 0x64
 80055d0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80055d4:	ec55 4b10 	vmov	r4, r5, d0
 80055d8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80055da:	9109      	str	r1, [sp, #36]	@ 0x24
 80055dc:	4683      	mov	fp, r0
 80055de:	920e      	str	r2, [sp, #56]	@ 0x38
 80055e0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80055e2:	b97f      	cbnz	r7, 8005604 <_dtoa_r+0x3c>
 80055e4:	2010      	movs	r0, #16
 80055e6:	f000 fdfd 	bl	80061e4 <malloc>
 80055ea:	4602      	mov	r2, r0
 80055ec:	f8cb 001c 	str.w	r0, [fp, #28]
 80055f0:	b920      	cbnz	r0, 80055fc <_dtoa_r+0x34>
 80055f2:	4ba7      	ldr	r3, [pc, #668]	@ (8005890 <_dtoa_r+0x2c8>)
 80055f4:	21ef      	movs	r1, #239	@ 0xef
 80055f6:	48a7      	ldr	r0, [pc, #668]	@ (8005894 <_dtoa_r+0x2cc>)
 80055f8:	f001 faf6 	bl	8006be8 <__assert_func>
 80055fc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005600:	6007      	str	r7, [r0, #0]
 8005602:	60c7      	str	r7, [r0, #12]
 8005604:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005608:	6819      	ldr	r1, [r3, #0]
 800560a:	b159      	cbz	r1, 8005624 <_dtoa_r+0x5c>
 800560c:	685a      	ldr	r2, [r3, #4]
 800560e:	604a      	str	r2, [r1, #4]
 8005610:	2301      	movs	r3, #1
 8005612:	4093      	lsls	r3, r2
 8005614:	608b      	str	r3, [r1, #8]
 8005616:	4658      	mov	r0, fp
 8005618:	f000 feda 	bl	80063d0 <_Bfree>
 800561c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005620:	2200      	movs	r2, #0
 8005622:	601a      	str	r2, [r3, #0]
 8005624:	1e2b      	subs	r3, r5, #0
 8005626:	bfb9      	ittee	lt
 8005628:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800562c:	9303      	strlt	r3, [sp, #12]
 800562e:	2300      	movge	r3, #0
 8005630:	6033      	strge	r3, [r6, #0]
 8005632:	9f03      	ldr	r7, [sp, #12]
 8005634:	4b98      	ldr	r3, [pc, #608]	@ (8005898 <_dtoa_r+0x2d0>)
 8005636:	bfbc      	itt	lt
 8005638:	2201      	movlt	r2, #1
 800563a:	6032      	strlt	r2, [r6, #0]
 800563c:	43bb      	bics	r3, r7
 800563e:	d112      	bne.n	8005666 <_dtoa_r+0x9e>
 8005640:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005642:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005646:	6013      	str	r3, [r2, #0]
 8005648:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800564c:	4323      	orrs	r3, r4
 800564e:	f000 854d 	beq.w	80060ec <_dtoa_r+0xb24>
 8005652:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005654:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80058ac <_dtoa_r+0x2e4>
 8005658:	2b00      	cmp	r3, #0
 800565a:	f000 854f 	beq.w	80060fc <_dtoa_r+0xb34>
 800565e:	f10a 0303 	add.w	r3, sl, #3
 8005662:	f000 bd49 	b.w	80060f8 <_dtoa_r+0xb30>
 8005666:	ed9d 7b02 	vldr	d7, [sp, #8]
 800566a:	2200      	movs	r2, #0
 800566c:	ec51 0b17 	vmov	r0, r1, d7
 8005670:	2300      	movs	r3, #0
 8005672:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8005676:	f7fb fa2f 	bl	8000ad8 <__aeabi_dcmpeq>
 800567a:	4680      	mov	r8, r0
 800567c:	b158      	cbz	r0, 8005696 <_dtoa_r+0xce>
 800567e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005680:	2301      	movs	r3, #1
 8005682:	6013      	str	r3, [r2, #0]
 8005684:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005686:	b113      	cbz	r3, 800568e <_dtoa_r+0xc6>
 8005688:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800568a:	4b84      	ldr	r3, [pc, #528]	@ (800589c <_dtoa_r+0x2d4>)
 800568c:	6013      	str	r3, [r2, #0]
 800568e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80058b0 <_dtoa_r+0x2e8>
 8005692:	f000 bd33 	b.w	80060fc <_dtoa_r+0xb34>
 8005696:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800569a:	aa16      	add	r2, sp, #88	@ 0x58
 800569c:	a917      	add	r1, sp, #92	@ 0x5c
 800569e:	4658      	mov	r0, fp
 80056a0:	f001 f980 	bl	80069a4 <__d2b>
 80056a4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80056a8:	4681      	mov	r9, r0
 80056aa:	2e00      	cmp	r6, #0
 80056ac:	d077      	beq.n	800579e <_dtoa_r+0x1d6>
 80056ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80056b0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80056b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80056b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80056bc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80056c0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80056c4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80056c8:	4619      	mov	r1, r3
 80056ca:	2200      	movs	r2, #0
 80056cc:	4b74      	ldr	r3, [pc, #464]	@ (80058a0 <_dtoa_r+0x2d8>)
 80056ce:	f7fa fde3 	bl	8000298 <__aeabi_dsub>
 80056d2:	a369      	add	r3, pc, #420	@ (adr r3, 8005878 <_dtoa_r+0x2b0>)
 80056d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056d8:	f7fa ff96 	bl	8000608 <__aeabi_dmul>
 80056dc:	a368      	add	r3, pc, #416	@ (adr r3, 8005880 <_dtoa_r+0x2b8>)
 80056de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056e2:	f7fa fddb 	bl	800029c <__adddf3>
 80056e6:	4604      	mov	r4, r0
 80056e8:	4630      	mov	r0, r6
 80056ea:	460d      	mov	r5, r1
 80056ec:	f7fa ff22 	bl	8000534 <__aeabi_i2d>
 80056f0:	a365      	add	r3, pc, #404	@ (adr r3, 8005888 <_dtoa_r+0x2c0>)
 80056f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056f6:	f7fa ff87 	bl	8000608 <__aeabi_dmul>
 80056fa:	4602      	mov	r2, r0
 80056fc:	460b      	mov	r3, r1
 80056fe:	4620      	mov	r0, r4
 8005700:	4629      	mov	r1, r5
 8005702:	f7fa fdcb 	bl	800029c <__adddf3>
 8005706:	4604      	mov	r4, r0
 8005708:	460d      	mov	r5, r1
 800570a:	f7fb fa2d 	bl	8000b68 <__aeabi_d2iz>
 800570e:	2200      	movs	r2, #0
 8005710:	4607      	mov	r7, r0
 8005712:	2300      	movs	r3, #0
 8005714:	4620      	mov	r0, r4
 8005716:	4629      	mov	r1, r5
 8005718:	f7fb f9e8 	bl	8000aec <__aeabi_dcmplt>
 800571c:	b140      	cbz	r0, 8005730 <_dtoa_r+0x168>
 800571e:	4638      	mov	r0, r7
 8005720:	f7fa ff08 	bl	8000534 <__aeabi_i2d>
 8005724:	4622      	mov	r2, r4
 8005726:	462b      	mov	r3, r5
 8005728:	f7fb f9d6 	bl	8000ad8 <__aeabi_dcmpeq>
 800572c:	b900      	cbnz	r0, 8005730 <_dtoa_r+0x168>
 800572e:	3f01      	subs	r7, #1
 8005730:	2f16      	cmp	r7, #22
 8005732:	d851      	bhi.n	80057d8 <_dtoa_r+0x210>
 8005734:	4b5b      	ldr	r3, [pc, #364]	@ (80058a4 <_dtoa_r+0x2dc>)
 8005736:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800573a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800573e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005742:	f7fb f9d3 	bl	8000aec <__aeabi_dcmplt>
 8005746:	2800      	cmp	r0, #0
 8005748:	d048      	beq.n	80057dc <_dtoa_r+0x214>
 800574a:	3f01      	subs	r7, #1
 800574c:	2300      	movs	r3, #0
 800574e:	9312      	str	r3, [sp, #72]	@ 0x48
 8005750:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005752:	1b9b      	subs	r3, r3, r6
 8005754:	1e5a      	subs	r2, r3, #1
 8005756:	bf44      	itt	mi
 8005758:	f1c3 0801 	rsbmi	r8, r3, #1
 800575c:	2300      	movmi	r3, #0
 800575e:	9208      	str	r2, [sp, #32]
 8005760:	bf54      	ite	pl
 8005762:	f04f 0800 	movpl.w	r8, #0
 8005766:	9308      	strmi	r3, [sp, #32]
 8005768:	2f00      	cmp	r7, #0
 800576a:	db39      	blt.n	80057e0 <_dtoa_r+0x218>
 800576c:	9b08      	ldr	r3, [sp, #32]
 800576e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8005770:	443b      	add	r3, r7
 8005772:	9308      	str	r3, [sp, #32]
 8005774:	2300      	movs	r3, #0
 8005776:	930a      	str	r3, [sp, #40]	@ 0x28
 8005778:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800577a:	2b09      	cmp	r3, #9
 800577c:	d864      	bhi.n	8005848 <_dtoa_r+0x280>
 800577e:	2b05      	cmp	r3, #5
 8005780:	bfc4      	itt	gt
 8005782:	3b04      	subgt	r3, #4
 8005784:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8005786:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005788:	f1a3 0302 	sub.w	r3, r3, #2
 800578c:	bfcc      	ite	gt
 800578e:	2400      	movgt	r4, #0
 8005790:	2401      	movle	r4, #1
 8005792:	2b03      	cmp	r3, #3
 8005794:	d863      	bhi.n	800585e <_dtoa_r+0x296>
 8005796:	e8df f003 	tbb	[pc, r3]
 800579a:	372a      	.short	0x372a
 800579c:	5535      	.short	0x5535
 800579e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80057a2:	441e      	add	r6, r3
 80057a4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80057a8:	2b20      	cmp	r3, #32
 80057aa:	bfc1      	itttt	gt
 80057ac:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80057b0:	409f      	lslgt	r7, r3
 80057b2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80057b6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80057ba:	bfd6      	itet	le
 80057bc:	f1c3 0320 	rsble	r3, r3, #32
 80057c0:	ea47 0003 	orrgt.w	r0, r7, r3
 80057c4:	fa04 f003 	lslle.w	r0, r4, r3
 80057c8:	f7fa fea4 	bl	8000514 <__aeabi_ui2d>
 80057cc:	2201      	movs	r2, #1
 80057ce:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80057d2:	3e01      	subs	r6, #1
 80057d4:	9214      	str	r2, [sp, #80]	@ 0x50
 80057d6:	e777      	b.n	80056c8 <_dtoa_r+0x100>
 80057d8:	2301      	movs	r3, #1
 80057da:	e7b8      	b.n	800574e <_dtoa_r+0x186>
 80057dc:	9012      	str	r0, [sp, #72]	@ 0x48
 80057de:	e7b7      	b.n	8005750 <_dtoa_r+0x188>
 80057e0:	427b      	negs	r3, r7
 80057e2:	930a      	str	r3, [sp, #40]	@ 0x28
 80057e4:	2300      	movs	r3, #0
 80057e6:	eba8 0807 	sub.w	r8, r8, r7
 80057ea:	930f      	str	r3, [sp, #60]	@ 0x3c
 80057ec:	e7c4      	b.n	8005778 <_dtoa_r+0x1b0>
 80057ee:	2300      	movs	r3, #0
 80057f0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80057f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	dc35      	bgt.n	8005864 <_dtoa_r+0x29c>
 80057f8:	2301      	movs	r3, #1
 80057fa:	9300      	str	r3, [sp, #0]
 80057fc:	9307      	str	r3, [sp, #28]
 80057fe:	461a      	mov	r2, r3
 8005800:	920e      	str	r2, [sp, #56]	@ 0x38
 8005802:	e00b      	b.n	800581c <_dtoa_r+0x254>
 8005804:	2301      	movs	r3, #1
 8005806:	e7f3      	b.n	80057f0 <_dtoa_r+0x228>
 8005808:	2300      	movs	r3, #0
 800580a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800580c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800580e:	18fb      	adds	r3, r7, r3
 8005810:	9300      	str	r3, [sp, #0]
 8005812:	3301      	adds	r3, #1
 8005814:	2b01      	cmp	r3, #1
 8005816:	9307      	str	r3, [sp, #28]
 8005818:	bfb8      	it	lt
 800581a:	2301      	movlt	r3, #1
 800581c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8005820:	2100      	movs	r1, #0
 8005822:	2204      	movs	r2, #4
 8005824:	f102 0514 	add.w	r5, r2, #20
 8005828:	429d      	cmp	r5, r3
 800582a:	d91f      	bls.n	800586c <_dtoa_r+0x2a4>
 800582c:	6041      	str	r1, [r0, #4]
 800582e:	4658      	mov	r0, fp
 8005830:	f000 fd8e 	bl	8006350 <_Balloc>
 8005834:	4682      	mov	sl, r0
 8005836:	2800      	cmp	r0, #0
 8005838:	d13c      	bne.n	80058b4 <_dtoa_r+0x2ec>
 800583a:	4b1b      	ldr	r3, [pc, #108]	@ (80058a8 <_dtoa_r+0x2e0>)
 800583c:	4602      	mov	r2, r0
 800583e:	f240 11af 	movw	r1, #431	@ 0x1af
 8005842:	e6d8      	b.n	80055f6 <_dtoa_r+0x2e>
 8005844:	2301      	movs	r3, #1
 8005846:	e7e0      	b.n	800580a <_dtoa_r+0x242>
 8005848:	2401      	movs	r4, #1
 800584a:	2300      	movs	r3, #0
 800584c:	9309      	str	r3, [sp, #36]	@ 0x24
 800584e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005850:	f04f 33ff 	mov.w	r3, #4294967295
 8005854:	9300      	str	r3, [sp, #0]
 8005856:	9307      	str	r3, [sp, #28]
 8005858:	2200      	movs	r2, #0
 800585a:	2312      	movs	r3, #18
 800585c:	e7d0      	b.n	8005800 <_dtoa_r+0x238>
 800585e:	2301      	movs	r3, #1
 8005860:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005862:	e7f5      	b.n	8005850 <_dtoa_r+0x288>
 8005864:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005866:	9300      	str	r3, [sp, #0]
 8005868:	9307      	str	r3, [sp, #28]
 800586a:	e7d7      	b.n	800581c <_dtoa_r+0x254>
 800586c:	3101      	adds	r1, #1
 800586e:	0052      	lsls	r2, r2, #1
 8005870:	e7d8      	b.n	8005824 <_dtoa_r+0x25c>
 8005872:	bf00      	nop
 8005874:	f3af 8000 	nop.w
 8005878:	636f4361 	.word	0x636f4361
 800587c:	3fd287a7 	.word	0x3fd287a7
 8005880:	8b60c8b3 	.word	0x8b60c8b3
 8005884:	3fc68a28 	.word	0x3fc68a28
 8005888:	509f79fb 	.word	0x509f79fb
 800588c:	3fd34413 	.word	0x3fd34413
 8005890:	08007271 	.word	0x08007271
 8005894:	08007288 	.word	0x08007288
 8005898:	7ff00000 	.word	0x7ff00000
 800589c:	08007241 	.word	0x08007241
 80058a0:	3ff80000 	.word	0x3ff80000
 80058a4:	08007380 	.word	0x08007380
 80058a8:	080072e0 	.word	0x080072e0
 80058ac:	0800726d 	.word	0x0800726d
 80058b0:	08007240 	.word	0x08007240
 80058b4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80058b8:	6018      	str	r0, [r3, #0]
 80058ba:	9b07      	ldr	r3, [sp, #28]
 80058bc:	2b0e      	cmp	r3, #14
 80058be:	f200 80a4 	bhi.w	8005a0a <_dtoa_r+0x442>
 80058c2:	2c00      	cmp	r4, #0
 80058c4:	f000 80a1 	beq.w	8005a0a <_dtoa_r+0x442>
 80058c8:	2f00      	cmp	r7, #0
 80058ca:	dd33      	ble.n	8005934 <_dtoa_r+0x36c>
 80058cc:	4bad      	ldr	r3, [pc, #692]	@ (8005b84 <_dtoa_r+0x5bc>)
 80058ce:	f007 020f 	and.w	r2, r7, #15
 80058d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80058d6:	ed93 7b00 	vldr	d7, [r3]
 80058da:	05f8      	lsls	r0, r7, #23
 80058dc:	ed8d 7b04 	vstr	d7, [sp, #16]
 80058e0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80058e4:	d516      	bpl.n	8005914 <_dtoa_r+0x34c>
 80058e6:	4ba8      	ldr	r3, [pc, #672]	@ (8005b88 <_dtoa_r+0x5c0>)
 80058e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80058ec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80058f0:	f7fa ffb4 	bl	800085c <__aeabi_ddiv>
 80058f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80058f8:	f004 040f 	and.w	r4, r4, #15
 80058fc:	2603      	movs	r6, #3
 80058fe:	4da2      	ldr	r5, [pc, #648]	@ (8005b88 <_dtoa_r+0x5c0>)
 8005900:	b954      	cbnz	r4, 8005918 <_dtoa_r+0x350>
 8005902:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005906:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800590a:	f7fa ffa7 	bl	800085c <__aeabi_ddiv>
 800590e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005912:	e028      	b.n	8005966 <_dtoa_r+0x39e>
 8005914:	2602      	movs	r6, #2
 8005916:	e7f2      	b.n	80058fe <_dtoa_r+0x336>
 8005918:	07e1      	lsls	r1, r4, #31
 800591a:	d508      	bpl.n	800592e <_dtoa_r+0x366>
 800591c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005920:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005924:	f7fa fe70 	bl	8000608 <__aeabi_dmul>
 8005928:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800592c:	3601      	adds	r6, #1
 800592e:	1064      	asrs	r4, r4, #1
 8005930:	3508      	adds	r5, #8
 8005932:	e7e5      	b.n	8005900 <_dtoa_r+0x338>
 8005934:	f000 80d2 	beq.w	8005adc <_dtoa_r+0x514>
 8005938:	427c      	negs	r4, r7
 800593a:	4b92      	ldr	r3, [pc, #584]	@ (8005b84 <_dtoa_r+0x5bc>)
 800593c:	4d92      	ldr	r5, [pc, #584]	@ (8005b88 <_dtoa_r+0x5c0>)
 800593e:	f004 020f 	and.w	r2, r4, #15
 8005942:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005946:	e9d3 2300 	ldrd	r2, r3, [r3]
 800594a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800594e:	f7fa fe5b 	bl	8000608 <__aeabi_dmul>
 8005952:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005956:	1124      	asrs	r4, r4, #4
 8005958:	2300      	movs	r3, #0
 800595a:	2602      	movs	r6, #2
 800595c:	2c00      	cmp	r4, #0
 800595e:	f040 80b2 	bne.w	8005ac6 <_dtoa_r+0x4fe>
 8005962:	2b00      	cmp	r3, #0
 8005964:	d1d3      	bne.n	800590e <_dtoa_r+0x346>
 8005966:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005968:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800596c:	2b00      	cmp	r3, #0
 800596e:	f000 80b7 	beq.w	8005ae0 <_dtoa_r+0x518>
 8005972:	4b86      	ldr	r3, [pc, #536]	@ (8005b8c <_dtoa_r+0x5c4>)
 8005974:	2200      	movs	r2, #0
 8005976:	4620      	mov	r0, r4
 8005978:	4629      	mov	r1, r5
 800597a:	f7fb f8b7 	bl	8000aec <__aeabi_dcmplt>
 800597e:	2800      	cmp	r0, #0
 8005980:	f000 80ae 	beq.w	8005ae0 <_dtoa_r+0x518>
 8005984:	9b07      	ldr	r3, [sp, #28]
 8005986:	2b00      	cmp	r3, #0
 8005988:	f000 80aa 	beq.w	8005ae0 <_dtoa_r+0x518>
 800598c:	9b00      	ldr	r3, [sp, #0]
 800598e:	2b00      	cmp	r3, #0
 8005990:	dd37      	ble.n	8005a02 <_dtoa_r+0x43a>
 8005992:	1e7b      	subs	r3, r7, #1
 8005994:	9304      	str	r3, [sp, #16]
 8005996:	4620      	mov	r0, r4
 8005998:	4b7d      	ldr	r3, [pc, #500]	@ (8005b90 <_dtoa_r+0x5c8>)
 800599a:	2200      	movs	r2, #0
 800599c:	4629      	mov	r1, r5
 800599e:	f7fa fe33 	bl	8000608 <__aeabi_dmul>
 80059a2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80059a6:	9c00      	ldr	r4, [sp, #0]
 80059a8:	3601      	adds	r6, #1
 80059aa:	4630      	mov	r0, r6
 80059ac:	f7fa fdc2 	bl	8000534 <__aeabi_i2d>
 80059b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80059b4:	f7fa fe28 	bl	8000608 <__aeabi_dmul>
 80059b8:	4b76      	ldr	r3, [pc, #472]	@ (8005b94 <_dtoa_r+0x5cc>)
 80059ba:	2200      	movs	r2, #0
 80059bc:	f7fa fc6e 	bl	800029c <__adddf3>
 80059c0:	4605      	mov	r5, r0
 80059c2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80059c6:	2c00      	cmp	r4, #0
 80059c8:	f040 808d 	bne.w	8005ae6 <_dtoa_r+0x51e>
 80059cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80059d0:	4b71      	ldr	r3, [pc, #452]	@ (8005b98 <_dtoa_r+0x5d0>)
 80059d2:	2200      	movs	r2, #0
 80059d4:	f7fa fc60 	bl	8000298 <__aeabi_dsub>
 80059d8:	4602      	mov	r2, r0
 80059da:	460b      	mov	r3, r1
 80059dc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80059e0:	462a      	mov	r2, r5
 80059e2:	4633      	mov	r3, r6
 80059e4:	f7fb f8a0 	bl	8000b28 <__aeabi_dcmpgt>
 80059e8:	2800      	cmp	r0, #0
 80059ea:	f040 828b 	bne.w	8005f04 <_dtoa_r+0x93c>
 80059ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80059f2:	462a      	mov	r2, r5
 80059f4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80059f8:	f7fb f878 	bl	8000aec <__aeabi_dcmplt>
 80059fc:	2800      	cmp	r0, #0
 80059fe:	f040 8128 	bne.w	8005c52 <_dtoa_r+0x68a>
 8005a02:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005a06:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8005a0a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	f2c0 815a 	blt.w	8005cc6 <_dtoa_r+0x6fe>
 8005a12:	2f0e      	cmp	r7, #14
 8005a14:	f300 8157 	bgt.w	8005cc6 <_dtoa_r+0x6fe>
 8005a18:	4b5a      	ldr	r3, [pc, #360]	@ (8005b84 <_dtoa_r+0x5bc>)
 8005a1a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005a1e:	ed93 7b00 	vldr	d7, [r3]
 8005a22:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	ed8d 7b00 	vstr	d7, [sp]
 8005a2a:	da03      	bge.n	8005a34 <_dtoa_r+0x46c>
 8005a2c:	9b07      	ldr	r3, [sp, #28]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	f340 8101 	ble.w	8005c36 <_dtoa_r+0x66e>
 8005a34:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005a38:	4656      	mov	r6, sl
 8005a3a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005a3e:	4620      	mov	r0, r4
 8005a40:	4629      	mov	r1, r5
 8005a42:	f7fa ff0b 	bl	800085c <__aeabi_ddiv>
 8005a46:	f7fb f88f 	bl	8000b68 <__aeabi_d2iz>
 8005a4a:	4680      	mov	r8, r0
 8005a4c:	f7fa fd72 	bl	8000534 <__aeabi_i2d>
 8005a50:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005a54:	f7fa fdd8 	bl	8000608 <__aeabi_dmul>
 8005a58:	4602      	mov	r2, r0
 8005a5a:	460b      	mov	r3, r1
 8005a5c:	4620      	mov	r0, r4
 8005a5e:	4629      	mov	r1, r5
 8005a60:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005a64:	f7fa fc18 	bl	8000298 <__aeabi_dsub>
 8005a68:	f806 4b01 	strb.w	r4, [r6], #1
 8005a6c:	9d07      	ldr	r5, [sp, #28]
 8005a6e:	eba6 040a 	sub.w	r4, r6, sl
 8005a72:	42a5      	cmp	r5, r4
 8005a74:	4602      	mov	r2, r0
 8005a76:	460b      	mov	r3, r1
 8005a78:	f040 8117 	bne.w	8005caa <_dtoa_r+0x6e2>
 8005a7c:	f7fa fc0e 	bl	800029c <__adddf3>
 8005a80:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005a84:	4604      	mov	r4, r0
 8005a86:	460d      	mov	r5, r1
 8005a88:	f7fb f84e 	bl	8000b28 <__aeabi_dcmpgt>
 8005a8c:	2800      	cmp	r0, #0
 8005a8e:	f040 80f9 	bne.w	8005c84 <_dtoa_r+0x6bc>
 8005a92:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005a96:	4620      	mov	r0, r4
 8005a98:	4629      	mov	r1, r5
 8005a9a:	f7fb f81d 	bl	8000ad8 <__aeabi_dcmpeq>
 8005a9e:	b118      	cbz	r0, 8005aa8 <_dtoa_r+0x4e0>
 8005aa0:	f018 0f01 	tst.w	r8, #1
 8005aa4:	f040 80ee 	bne.w	8005c84 <_dtoa_r+0x6bc>
 8005aa8:	4649      	mov	r1, r9
 8005aaa:	4658      	mov	r0, fp
 8005aac:	f000 fc90 	bl	80063d0 <_Bfree>
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	7033      	strb	r3, [r6, #0]
 8005ab4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005ab6:	3701      	adds	r7, #1
 8005ab8:	601f      	str	r7, [r3, #0]
 8005aba:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	f000 831d 	beq.w	80060fc <_dtoa_r+0xb34>
 8005ac2:	601e      	str	r6, [r3, #0]
 8005ac4:	e31a      	b.n	80060fc <_dtoa_r+0xb34>
 8005ac6:	07e2      	lsls	r2, r4, #31
 8005ac8:	d505      	bpl.n	8005ad6 <_dtoa_r+0x50e>
 8005aca:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005ace:	f7fa fd9b 	bl	8000608 <__aeabi_dmul>
 8005ad2:	3601      	adds	r6, #1
 8005ad4:	2301      	movs	r3, #1
 8005ad6:	1064      	asrs	r4, r4, #1
 8005ad8:	3508      	adds	r5, #8
 8005ada:	e73f      	b.n	800595c <_dtoa_r+0x394>
 8005adc:	2602      	movs	r6, #2
 8005ade:	e742      	b.n	8005966 <_dtoa_r+0x39e>
 8005ae0:	9c07      	ldr	r4, [sp, #28]
 8005ae2:	9704      	str	r7, [sp, #16]
 8005ae4:	e761      	b.n	80059aa <_dtoa_r+0x3e2>
 8005ae6:	4b27      	ldr	r3, [pc, #156]	@ (8005b84 <_dtoa_r+0x5bc>)
 8005ae8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005aea:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005aee:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005af2:	4454      	add	r4, sl
 8005af4:	2900      	cmp	r1, #0
 8005af6:	d053      	beq.n	8005ba0 <_dtoa_r+0x5d8>
 8005af8:	4928      	ldr	r1, [pc, #160]	@ (8005b9c <_dtoa_r+0x5d4>)
 8005afa:	2000      	movs	r0, #0
 8005afc:	f7fa feae 	bl	800085c <__aeabi_ddiv>
 8005b00:	4633      	mov	r3, r6
 8005b02:	462a      	mov	r2, r5
 8005b04:	f7fa fbc8 	bl	8000298 <__aeabi_dsub>
 8005b08:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005b0c:	4656      	mov	r6, sl
 8005b0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b12:	f7fb f829 	bl	8000b68 <__aeabi_d2iz>
 8005b16:	4605      	mov	r5, r0
 8005b18:	f7fa fd0c 	bl	8000534 <__aeabi_i2d>
 8005b1c:	4602      	mov	r2, r0
 8005b1e:	460b      	mov	r3, r1
 8005b20:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b24:	f7fa fbb8 	bl	8000298 <__aeabi_dsub>
 8005b28:	3530      	adds	r5, #48	@ 0x30
 8005b2a:	4602      	mov	r2, r0
 8005b2c:	460b      	mov	r3, r1
 8005b2e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005b32:	f806 5b01 	strb.w	r5, [r6], #1
 8005b36:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005b3a:	f7fa ffd7 	bl	8000aec <__aeabi_dcmplt>
 8005b3e:	2800      	cmp	r0, #0
 8005b40:	d171      	bne.n	8005c26 <_dtoa_r+0x65e>
 8005b42:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005b46:	4911      	ldr	r1, [pc, #68]	@ (8005b8c <_dtoa_r+0x5c4>)
 8005b48:	2000      	movs	r0, #0
 8005b4a:	f7fa fba5 	bl	8000298 <__aeabi_dsub>
 8005b4e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005b52:	f7fa ffcb 	bl	8000aec <__aeabi_dcmplt>
 8005b56:	2800      	cmp	r0, #0
 8005b58:	f040 8095 	bne.w	8005c86 <_dtoa_r+0x6be>
 8005b5c:	42a6      	cmp	r6, r4
 8005b5e:	f43f af50 	beq.w	8005a02 <_dtoa_r+0x43a>
 8005b62:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005b66:	4b0a      	ldr	r3, [pc, #40]	@ (8005b90 <_dtoa_r+0x5c8>)
 8005b68:	2200      	movs	r2, #0
 8005b6a:	f7fa fd4d 	bl	8000608 <__aeabi_dmul>
 8005b6e:	4b08      	ldr	r3, [pc, #32]	@ (8005b90 <_dtoa_r+0x5c8>)
 8005b70:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005b74:	2200      	movs	r2, #0
 8005b76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b7a:	f7fa fd45 	bl	8000608 <__aeabi_dmul>
 8005b7e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005b82:	e7c4      	b.n	8005b0e <_dtoa_r+0x546>
 8005b84:	08007380 	.word	0x08007380
 8005b88:	08007358 	.word	0x08007358
 8005b8c:	3ff00000 	.word	0x3ff00000
 8005b90:	40240000 	.word	0x40240000
 8005b94:	401c0000 	.word	0x401c0000
 8005b98:	40140000 	.word	0x40140000
 8005b9c:	3fe00000 	.word	0x3fe00000
 8005ba0:	4631      	mov	r1, r6
 8005ba2:	4628      	mov	r0, r5
 8005ba4:	f7fa fd30 	bl	8000608 <__aeabi_dmul>
 8005ba8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005bac:	9415      	str	r4, [sp, #84]	@ 0x54
 8005bae:	4656      	mov	r6, sl
 8005bb0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005bb4:	f7fa ffd8 	bl	8000b68 <__aeabi_d2iz>
 8005bb8:	4605      	mov	r5, r0
 8005bba:	f7fa fcbb 	bl	8000534 <__aeabi_i2d>
 8005bbe:	4602      	mov	r2, r0
 8005bc0:	460b      	mov	r3, r1
 8005bc2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005bc6:	f7fa fb67 	bl	8000298 <__aeabi_dsub>
 8005bca:	3530      	adds	r5, #48	@ 0x30
 8005bcc:	f806 5b01 	strb.w	r5, [r6], #1
 8005bd0:	4602      	mov	r2, r0
 8005bd2:	460b      	mov	r3, r1
 8005bd4:	42a6      	cmp	r6, r4
 8005bd6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005bda:	f04f 0200 	mov.w	r2, #0
 8005bde:	d124      	bne.n	8005c2a <_dtoa_r+0x662>
 8005be0:	4bac      	ldr	r3, [pc, #688]	@ (8005e94 <_dtoa_r+0x8cc>)
 8005be2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005be6:	f7fa fb59 	bl	800029c <__adddf3>
 8005bea:	4602      	mov	r2, r0
 8005bec:	460b      	mov	r3, r1
 8005bee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005bf2:	f7fa ff99 	bl	8000b28 <__aeabi_dcmpgt>
 8005bf6:	2800      	cmp	r0, #0
 8005bf8:	d145      	bne.n	8005c86 <_dtoa_r+0x6be>
 8005bfa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005bfe:	49a5      	ldr	r1, [pc, #660]	@ (8005e94 <_dtoa_r+0x8cc>)
 8005c00:	2000      	movs	r0, #0
 8005c02:	f7fa fb49 	bl	8000298 <__aeabi_dsub>
 8005c06:	4602      	mov	r2, r0
 8005c08:	460b      	mov	r3, r1
 8005c0a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c0e:	f7fa ff6d 	bl	8000aec <__aeabi_dcmplt>
 8005c12:	2800      	cmp	r0, #0
 8005c14:	f43f aef5 	beq.w	8005a02 <_dtoa_r+0x43a>
 8005c18:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8005c1a:	1e73      	subs	r3, r6, #1
 8005c1c:	9315      	str	r3, [sp, #84]	@ 0x54
 8005c1e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005c22:	2b30      	cmp	r3, #48	@ 0x30
 8005c24:	d0f8      	beq.n	8005c18 <_dtoa_r+0x650>
 8005c26:	9f04      	ldr	r7, [sp, #16]
 8005c28:	e73e      	b.n	8005aa8 <_dtoa_r+0x4e0>
 8005c2a:	4b9b      	ldr	r3, [pc, #620]	@ (8005e98 <_dtoa_r+0x8d0>)
 8005c2c:	f7fa fcec 	bl	8000608 <__aeabi_dmul>
 8005c30:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c34:	e7bc      	b.n	8005bb0 <_dtoa_r+0x5e8>
 8005c36:	d10c      	bne.n	8005c52 <_dtoa_r+0x68a>
 8005c38:	4b98      	ldr	r3, [pc, #608]	@ (8005e9c <_dtoa_r+0x8d4>)
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005c40:	f7fa fce2 	bl	8000608 <__aeabi_dmul>
 8005c44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005c48:	f7fa ff64 	bl	8000b14 <__aeabi_dcmpge>
 8005c4c:	2800      	cmp	r0, #0
 8005c4e:	f000 8157 	beq.w	8005f00 <_dtoa_r+0x938>
 8005c52:	2400      	movs	r4, #0
 8005c54:	4625      	mov	r5, r4
 8005c56:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005c58:	43db      	mvns	r3, r3
 8005c5a:	9304      	str	r3, [sp, #16]
 8005c5c:	4656      	mov	r6, sl
 8005c5e:	2700      	movs	r7, #0
 8005c60:	4621      	mov	r1, r4
 8005c62:	4658      	mov	r0, fp
 8005c64:	f000 fbb4 	bl	80063d0 <_Bfree>
 8005c68:	2d00      	cmp	r5, #0
 8005c6a:	d0dc      	beq.n	8005c26 <_dtoa_r+0x65e>
 8005c6c:	b12f      	cbz	r7, 8005c7a <_dtoa_r+0x6b2>
 8005c6e:	42af      	cmp	r7, r5
 8005c70:	d003      	beq.n	8005c7a <_dtoa_r+0x6b2>
 8005c72:	4639      	mov	r1, r7
 8005c74:	4658      	mov	r0, fp
 8005c76:	f000 fbab 	bl	80063d0 <_Bfree>
 8005c7a:	4629      	mov	r1, r5
 8005c7c:	4658      	mov	r0, fp
 8005c7e:	f000 fba7 	bl	80063d0 <_Bfree>
 8005c82:	e7d0      	b.n	8005c26 <_dtoa_r+0x65e>
 8005c84:	9704      	str	r7, [sp, #16]
 8005c86:	4633      	mov	r3, r6
 8005c88:	461e      	mov	r6, r3
 8005c8a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005c8e:	2a39      	cmp	r2, #57	@ 0x39
 8005c90:	d107      	bne.n	8005ca2 <_dtoa_r+0x6da>
 8005c92:	459a      	cmp	sl, r3
 8005c94:	d1f8      	bne.n	8005c88 <_dtoa_r+0x6c0>
 8005c96:	9a04      	ldr	r2, [sp, #16]
 8005c98:	3201      	adds	r2, #1
 8005c9a:	9204      	str	r2, [sp, #16]
 8005c9c:	2230      	movs	r2, #48	@ 0x30
 8005c9e:	f88a 2000 	strb.w	r2, [sl]
 8005ca2:	781a      	ldrb	r2, [r3, #0]
 8005ca4:	3201      	adds	r2, #1
 8005ca6:	701a      	strb	r2, [r3, #0]
 8005ca8:	e7bd      	b.n	8005c26 <_dtoa_r+0x65e>
 8005caa:	4b7b      	ldr	r3, [pc, #492]	@ (8005e98 <_dtoa_r+0x8d0>)
 8005cac:	2200      	movs	r2, #0
 8005cae:	f7fa fcab 	bl	8000608 <__aeabi_dmul>
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	4604      	mov	r4, r0
 8005cb8:	460d      	mov	r5, r1
 8005cba:	f7fa ff0d 	bl	8000ad8 <__aeabi_dcmpeq>
 8005cbe:	2800      	cmp	r0, #0
 8005cc0:	f43f aebb 	beq.w	8005a3a <_dtoa_r+0x472>
 8005cc4:	e6f0      	b.n	8005aa8 <_dtoa_r+0x4e0>
 8005cc6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005cc8:	2a00      	cmp	r2, #0
 8005cca:	f000 80db 	beq.w	8005e84 <_dtoa_r+0x8bc>
 8005cce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005cd0:	2a01      	cmp	r2, #1
 8005cd2:	f300 80bf 	bgt.w	8005e54 <_dtoa_r+0x88c>
 8005cd6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8005cd8:	2a00      	cmp	r2, #0
 8005cda:	f000 80b7 	beq.w	8005e4c <_dtoa_r+0x884>
 8005cde:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005ce2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005ce4:	4646      	mov	r6, r8
 8005ce6:	9a08      	ldr	r2, [sp, #32]
 8005ce8:	2101      	movs	r1, #1
 8005cea:	441a      	add	r2, r3
 8005cec:	4658      	mov	r0, fp
 8005cee:	4498      	add	r8, r3
 8005cf0:	9208      	str	r2, [sp, #32]
 8005cf2:	f000 fc21 	bl	8006538 <__i2b>
 8005cf6:	4605      	mov	r5, r0
 8005cf8:	b15e      	cbz	r6, 8005d12 <_dtoa_r+0x74a>
 8005cfa:	9b08      	ldr	r3, [sp, #32]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	dd08      	ble.n	8005d12 <_dtoa_r+0x74a>
 8005d00:	42b3      	cmp	r3, r6
 8005d02:	9a08      	ldr	r2, [sp, #32]
 8005d04:	bfa8      	it	ge
 8005d06:	4633      	movge	r3, r6
 8005d08:	eba8 0803 	sub.w	r8, r8, r3
 8005d0c:	1af6      	subs	r6, r6, r3
 8005d0e:	1ad3      	subs	r3, r2, r3
 8005d10:	9308      	str	r3, [sp, #32]
 8005d12:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005d14:	b1f3      	cbz	r3, 8005d54 <_dtoa_r+0x78c>
 8005d16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	f000 80b7 	beq.w	8005e8c <_dtoa_r+0x8c4>
 8005d1e:	b18c      	cbz	r4, 8005d44 <_dtoa_r+0x77c>
 8005d20:	4629      	mov	r1, r5
 8005d22:	4622      	mov	r2, r4
 8005d24:	4658      	mov	r0, fp
 8005d26:	f000 fcc7 	bl	80066b8 <__pow5mult>
 8005d2a:	464a      	mov	r2, r9
 8005d2c:	4601      	mov	r1, r0
 8005d2e:	4605      	mov	r5, r0
 8005d30:	4658      	mov	r0, fp
 8005d32:	f000 fc17 	bl	8006564 <__multiply>
 8005d36:	4649      	mov	r1, r9
 8005d38:	9004      	str	r0, [sp, #16]
 8005d3a:	4658      	mov	r0, fp
 8005d3c:	f000 fb48 	bl	80063d0 <_Bfree>
 8005d40:	9b04      	ldr	r3, [sp, #16]
 8005d42:	4699      	mov	r9, r3
 8005d44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005d46:	1b1a      	subs	r2, r3, r4
 8005d48:	d004      	beq.n	8005d54 <_dtoa_r+0x78c>
 8005d4a:	4649      	mov	r1, r9
 8005d4c:	4658      	mov	r0, fp
 8005d4e:	f000 fcb3 	bl	80066b8 <__pow5mult>
 8005d52:	4681      	mov	r9, r0
 8005d54:	2101      	movs	r1, #1
 8005d56:	4658      	mov	r0, fp
 8005d58:	f000 fbee 	bl	8006538 <__i2b>
 8005d5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005d5e:	4604      	mov	r4, r0
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	f000 81cf 	beq.w	8006104 <_dtoa_r+0xb3c>
 8005d66:	461a      	mov	r2, r3
 8005d68:	4601      	mov	r1, r0
 8005d6a:	4658      	mov	r0, fp
 8005d6c:	f000 fca4 	bl	80066b8 <__pow5mult>
 8005d70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d72:	2b01      	cmp	r3, #1
 8005d74:	4604      	mov	r4, r0
 8005d76:	f300 8095 	bgt.w	8005ea4 <_dtoa_r+0x8dc>
 8005d7a:	9b02      	ldr	r3, [sp, #8]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	f040 8087 	bne.w	8005e90 <_dtoa_r+0x8c8>
 8005d82:	9b03      	ldr	r3, [sp, #12]
 8005d84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	f040 8089 	bne.w	8005ea0 <_dtoa_r+0x8d8>
 8005d8e:	9b03      	ldr	r3, [sp, #12]
 8005d90:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005d94:	0d1b      	lsrs	r3, r3, #20
 8005d96:	051b      	lsls	r3, r3, #20
 8005d98:	b12b      	cbz	r3, 8005da6 <_dtoa_r+0x7de>
 8005d9a:	9b08      	ldr	r3, [sp, #32]
 8005d9c:	3301      	adds	r3, #1
 8005d9e:	9308      	str	r3, [sp, #32]
 8005da0:	f108 0801 	add.w	r8, r8, #1
 8005da4:	2301      	movs	r3, #1
 8005da6:	930a      	str	r3, [sp, #40]	@ 0x28
 8005da8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	f000 81b0 	beq.w	8006110 <_dtoa_r+0xb48>
 8005db0:	6923      	ldr	r3, [r4, #16]
 8005db2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005db6:	6918      	ldr	r0, [r3, #16]
 8005db8:	f000 fb72 	bl	80064a0 <__hi0bits>
 8005dbc:	f1c0 0020 	rsb	r0, r0, #32
 8005dc0:	9b08      	ldr	r3, [sp, #32]
 8005dc2:	4418      	add	r0, r3
 8005dc4:	f010 001f 	ands.w	r0, r0, #31
 8005dc8:	d077      	beq.n	8005eba <_dtoa_r+0x8f2>
 8005dca:	f1c0 0320 	rsb	r3, r0, #32
 8005dce:	2b04      	cmp	r3, #4
 8005dd0:	dd6b      	ble.n	8005eaa <_dtoa_r+0x8e2>
 8005dd2:	9b08      	ldr	r3, [sp, #32]
 8005dd4:	f1c0 001c 	rsb	r0, r0, #28
 8005dd8:	4403      	add	r3, r0
 8005dda:	4480      	add	r8, r0
 8005ddc:	4406      	add	r6, r0
 8005dde:	9308      	str	r3, [sp, #32]
 8005de0:	f1b8 0f00 	cmp.w	r8, #0
 8005de4:	dd05      	ble.n	8005df2 <_dtoa_r+0x82a>
 8005de6:	4649      	mov	r1, r9
 8005de8:	4642      	mov	r2, r8
 8005dea:	4658      	mov	r0, fp
 8005dec:	f000 fcbe 	bl	800676c <__lshift>
 8005df0:	4681      	mov	r9, r0
 8005df2:	9b08      	ldr	r3, [sp, #32]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	dd05      	ble.n	8005e04 <_dtoa_r+0x83c>
 8005df8:	4621      	mov	r1, r4
 8005dfa:	461a      	mov	r2, r3
 8005dfc:	4658      	mov	r0, fp
 8005dfe:	f000 fcb5 	bl	800676c <__lshift>
 8005e02:	4604      	mov	r4, r0
 8005e04:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d059      	beq.n	8005ebe <_dtoa_r+0x8f6>
 8005e0a:	4621      	mov	r1, r4
 8005e0c:	4648      	mov	r0, r9
 8005e0e:	f000 fd19 	bl	8006844 <__mcmp>
 8005e12:	2800      	cmp	r0, #0
 8005e14:	da53      	bge.n	8005ebe <_dtoa_r+0x8f6>
 8005e16:	1e7b      	subs	r3, r7, #1
 8005e18:	9304      	str	r3, [sp, #16]
 8005e1a:	4649      	mov	r1, r9
 8005e1c:	2300      	movs	r3, #0
 8005e1e:	220a      	movs	r2, #10
 8005e20:	4658      	mov	r0, fp
 8005e22:	f000 faf7 	bl	8006414 <__multadd>
 8005e26:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005e28:	4681      	mov	r9, r0
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	f000 8172 	beq.w	8006114 <_dtoa_r+0xb4c>
 8005e30:	2300      	movs	r3, #0
 8005e32:	4629      	mov	r1, r5
 8005e34:	220a      	movs	r2, #10
 8005e36:	4658      	mov	r0, fp
 8005e38:	f000 faec 	bl	8006414 <__multadd>
 8005e3c:	9b00      	ldr	r3, [sp, #0]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	4605      	mov	r5, r0
 8005e42:	dc67      	bgt.n	8005f14 <_dtoa_r+0x94c>
 8005e44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e46:	2b02      	cmp	r3, #2
 8005e48:	dc41      	bgt.n	8005ece <_dtoa_r+0x906>
 8005e4a:	e063      	b.n	8005f14 <_dtoa_r+0x94c>
 8005e4c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005e4e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005e52:	e746      	b.n	8005ce2 <_dtoa_r+0x71a>
 8005e54:	9b07      	ldr	r3, [sp, #28]
 8005e56:	1e5c      	subs	r4, r3, #1
 8005e58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005e5a:	42a3      	cmp	r3, r4
 8005e5c:	bfbf      	itttt	lt
 8005e5e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8005e60:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8005e62:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8005e64:	1ae3      	sublt	r3, r4, r3
 8005e66:	bfb4      	ite	lt
 8005e68:	18d2      	addlt	r2, r2, r3
 8005e6a:	1b1c      	subge	r4, r3, r4
 8005e6c:	9b07      	ldr	r3, [sp, #28]
 8005e6e:	bfbc      	itt	lt
 8005e70:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8005e72:	2400      	movlt	r4, #0
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	bfb5      	itete	lt
 8005e78:	eba8 0603 	sublt.w	r6, r8, r3
 8005e7c:	9b07      	ldrge	r3, [sp, #28]
 8005e7e:	2300      	movlt	r3, #0
 8005e80:	4646      	movge	r6, r8
 8005e82:	e730      	b.n	8005ce6 <_dtoa_r+0x71e>
 8005e84:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005e86:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005e88:	4646      	mov	r6, r8
 8005e8a:	e735      	b.n	8005cf8 <_dtoa_r+0x730>
 8005e8c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005e8e:	e75c      	b.n	8005d4a <_dtoa_r+0x782>
 8005e90:	2300      	movs	r3, #0
 8005e92:	e788      	b.n	8005da6 <_dtoa_r+0x7de>
 8005e94:	3fe00000 	.word	0x3fe00000
 8005e98:	40240000 	.word	0x40240000
 8005e9c:	40140000 	.word	0x40140000
 8005ea0:	9b02      	ldr	r3, [sp, #8]
 8005ea2:	e780      	b.n	8005da6 <_dtoa_r+0x7de>
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	930a      	str	r3, [sp, #40]	@ 0x28
 8005ea8:	e782      	b.n	8005db0 <_dtoa_r+0x7e8>
 8005eaa:	d099      	beq.n	8005de0 <_dtoa_r+0x818>
 8005eac:	9a08      	ldr	r2, [sp, #32]
 8005eae:	331c      	adds	r3, #28
 8005eb0:	441a      	add	r2, r3
 8005eb2:	4498      	add	r8, r3
 8005eb4:	441e      	add	r6, r3
 8005eb6:	9208      	str	r2, [sp, #32]
 8005eb8:	e792      	b.n	8005de0 <_dtoa_r+0x818>
 8005eba:	4603      	mov	r3, r0
 8005ebc:	e7f6      	b.n	8005eac <_dtoa_r+0x8e4>
 8005ebe:	9b07      	ldr	r3, [sp, #28]
 8005ec0:	9704      	str	r7, [sp, #16]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	dc20      	bgt.n	8005f08 <_dtoa_r+0x940>
 8005ec6:	9300      	str	r3, [sp, #0]
 8005ec8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005eca:	2b02      	cmp	r3, #2
 8005ecc:	dd1e      	ble.n	8005f0c <_dtoa_r+0x944>
 8005ece:	9b00      	ldr	r3, [sp, #0]
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	f47f aec0 	bne.w	8005c56 <_dtoa_r+0x68e>
 8005ed6:	4621      	mov	r1, r4
 8005ed8:	2205      	movs	r2, #5
 8005eda:	4658      	mov	r0, fp
 8005edc:	f000 fa9a 	bl	8006414 <__multadd>
 8005ee0:	4601      	mov	r1, r0
 8005ee2:	4604      	mov	r4, r0
 8005ee4:	4648      	mov	r0, r9
 8005ee6:	f000 fcad 	bl	8006844 <__mcmp>
 8005eea:	2800      	cmp	r0, #0
 8005eec:	f77f aeb3 	ble.w	8005c56 <_dtoa_r+0x68e>
 8005ef0:	4656      	mov	r6, sl
 8005ef2:	2331      	movs	r3, #49	@ 0x31
 8005ef4:	f806 3b01 	strb.w	r3, [r6], #1
 8005ef8:	9b04      	ldr	r3, [sp, #16]
 8005efa:	3301      	adds	r3, #1
 8005efc:	9304      	str	r3, [sp, #16]
 8005efe:	e6ae      	b.n	8005c5e <_dtoa_r+0x696>
 8005f00:	9c07      	ldr	r4, [sp, #28]
 8005f02:	9704      	str	r7, [sp, #16]
 8005f04:	4625      	mov	r5, r4
 8005f06:	e7f3      	b.n	8005ef0 <_dtoa_r+0x928>
 8005f08:	9b07      	ldr	r3, [sp, #28]
 8005f0a:	9300      	str	r3, [sp, #0]
 8005f0c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	f000 8104 	beq.w	800611c <_dtoa_r+0xb54>
 8005f14:	2e00      	cmp	r6, #0
 8005f16:	dd05      	ble.n	8005f24 <_dtoa_r+0x95c>
 8005f18:	4629      	mov	r1, r5
 8005f1a:	4632      	mov	r2, r6
 8005f1c:	4658      	mov	r0, fp
 8005f1e:	f000 fc25 	bl	800676c <__lshift>
 8005f22:	4605      	mov	r5, r0
 8005f24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d05a      	beq.n	8005fe0 <_dtoa_r+0xa18>
 8005f2a:	6869      	ldr	r1, [r5, #4]
 8005f2c:	4658      	mov	r0, fp
 8005f2e:	f000 fa0f 	bl	8006350 <_Balloc>
 8005f32:	4606      	mov	r6, r0
 8005f34:	b928      	cbnz	r0, 8005f42 <_dtoa_r+0x97a>
 8005f36:	4b84      	ldr	r3, [pc, #528]	@ (8006148 <_dtoa_r+0xb80>)
 8005f38:	4602      	mov	r2, r0
 8005f3a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005f3e:	f7ff bb5a 	b.w	80055f6 <_dtoa_r+0x2e>
 8005f42:	692a      	ldr	r2, [r5, #16]
 8005f44:	3202      	adds	r2, #2
 8005f46:	0092      	lsls	r2, r2, #2
 8005f48:	f105 010c 	add.w	r1, r5, #12
 8005f4c:	300c      	adds	r0, #12
 8005f4e:	f000 fe3d 	bl	8006bcc <memcpy>
 8005f52:	2201      	movs	r2, #1
 8005f54:	4631      	mov	r1, r6
 8005f56:	4658      	mov	r0, fp
 8005f58:	f000 fc08 	bl	800676c <__lshift>
 8005f5c:	f10a 0301 	add.w	r3, sl, #1
 8005f60:	9307      	str	r3, [sp, #28]
 8005f62:	9b00      	ldr	r3, [sp, #0]
 8005f64:	4453      	add	r3, sl
 8005f66:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005f68:	9b02      	ldr	r3, [sp, #8]
 8005f6a:	f003 0301 	and.w	r3, r3, #1
 8005f6e:	462f      	mov	r7, r5
 8005f70:	930a      	str	r3, [sp, #40]	@ 0x28
 8005f72:	4605      	mov	r5, r0
 8005f74:	9b07      	ldr	r3, [sp, #28]
 8005f76:	4621      	mov	r1, r4
 8005f78:	3b01      	subs	r3, #1
 8005f7a:	4648      	mov	r0, r9
 8005f7c:	9300      	str	r3, [sp, #0]
 8005f7e:	f7ff fa98 	bl	80054b2 <quorem>
 8005f82:	4639      	mov	r1, r7
 8005f84:	9002      	str	r0, [sp, #8]
 8005f86:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005f8a:	4648      	mov	r0, r9
 8005f8c:	f000 fc5a 	bl	8006844 <__mcmp>
 8005f90:	462a      	mov	r2, r5
 8005f92:	9008      	str	r0, [sp, #32]
 8005f94:	4621      	mov	r1, r4
 8005f96:	4658      	mov	r0, fp
 8005f98:	f000 fc70 	bl	800687c <__mdiff>
 8005f9c:	68c2      	ldr	r2, [r0, #12]
 8005f9e:	4606      	mov	r6, r0
 8005fa0:	bb02      	cbnz	r2, 8005fe4 <_dtoa_r+0xa1c>
 8005fa2:	4601      	mov	r1, r0
 8005fa4:	4648      	mov	r0, r9
 8005fa6:	f000 fc4d 	bl	8006844 <__mcmp>
 8005faa:	4602      	mov	r2, r0
 8005fac:	4631      	mov	r1, r6
 8005fae:	4658      	mov	r0, fp
 8005fb0:	920e      	str	r2, [sp, #56]	@ 0x38
 8005fb2:	f000 fa0d 	bl	80063d0 <_Bfree>
 8005fb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fb8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005fba:	9e07      	ldr	r6, [sp, #28]
 8005fbc:	ea43 0102 	orr.w	r1, r3, r2
 8005fc0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005fc2:	4319      	orrs	r1, r3
 8005fc4:	d110      	bne.n	8005fe8 <_dtoa_r+0xa20>
 8005fc6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005fca:	d029      	beq.n	8006020 <_dtoa_r+0xa58>
 8005fcc:	9b08      	ldr	r3, [sp, #32]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	dd02      	ble.n	8005fd8 <_dtoa_r+0xa10>
 8005fd2:	9b02      	ldr	r3, [sp, #8]
 8005fd4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8005fd8:	9b00      	ldr	r3, [sp, #0]
 8005fda:	f883 8000 	strb.w	r8, [r3]
 8005fde:	e63f      	b.n	8005c60 <_dtoa_r+0x698>
 8005fe0:	4628      	mov	r0, r5
 8005fe2:	e7bb      	b.n	8005f5c <_dtoa_r+0x994>
 8005fe4:	2201      	movs	r2, #1
 8005fe6:	e7e1      	b.n	8005fac <_dtoa_r+0x9e4>
 8005fe8:	9b08      	ldr	r3, [sp, #32]
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	db04      	blt.n	8005ff8 <_dtoa_r+0xa30>
 8005fee:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005ff0:	430b      	orrs	r3, r1
 8005ff2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005ff4:	430b      	orrs	r3, r1
 8005ff6:	d120      	bne.n	800603a <_dtoa_r+0xa72>
 8005ff8:	2a00      	cmp	r2, #0
 8005ffa:	dded      	ble.n	8005fd8 <_dtoa_r+0xa10>
 8005ffc:	4649      	mov	r1, r9
 8005ffe:	2201      	movs	r2, #1
 8006000:	4658      	mov	r0, fp
 8006002:	f000 fbb3 	bl	800676c <__lshift>
 8006006:	4621      	mov	r1, r4
 8006008:	4681      	mov	r9, r0
 800600a:	f000 fc1b 	bl	8006844 <__mcmp>
 800600e:	2800      	cmp	r0, #0
 8006010:	dc03      	bgt.n	800601a <_dtoa_r+0xa52>
 8006012:	d1e1      	bne.n	8005fd8 <_dtoa_r+0xa10>
 8006014:	f018 0f01 	tst.w	r8, #1
 8006018:	d0de      	beq.n	8005fd8 <_dtoa_r+0xa10>
 800601a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800601e:	d1d8      	bne.n	8005fd2 <_dtoa_r+0xa0a>
 8006020:	9a00      	ldr	r2, [sp, #0]
 8006022:	2339      	movs	r3, #57	@ 0x39
 8006024:	7013      	strb	r3, [r2, #0]
 8006026:	4633      	mov	r3, r6
 8006028:	461e      	mov	r6, r3
 800602a:	3b01      	subs	r3, #1
 800602c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006030:	2a39      	cmp	r2, #57	@ 0x39
 8006032:	d052      	beq.n	80060da <_dtoa_r+0xb12>
 8006034:	3201      	adds	r2, #1
 8006036:	701a      	strb	r2, [r3, #0]
 8006038:	e612      	b.n	8005c60 <_dtoa_r+0x698>
 800603a:	2a00      	cmp	r2, #0
 800603c:	dd07      	ble.n	800604e <_dtoa_r+0xa86>
 800603e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006042:	d0ed      	beq.n	8006020 <_dtoa_r+0xa58>
 8006044:	9a00      	ldr	r2, [sp, #0]
 8006046:	f108 0301 	add.w	r3, r8, #1
 800604a:	7013      	strb	r3, [r2, #0]
 800604c:	e608      	b.n	8005c60 <_dtoa_r+0x698>
 800604e:	9b07      	ldr	r3, [sp, #28]
 8006050:	9a07      	ldr	r2, [sp, #28]
 8006052:	f803 8c01 	strb.w	r8, [r3, #-1]
 8006056:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006058:	4293      	cmp	r3, r2
 800605a:	d028      	beq.n	80060ae <_dtoa_r+0xae6>
 800605c:	4649      	mov	r1, r9
 800605e:	2300      	movs	r3, #0
 8006060:	220a      	movs	r2, #10
 8006062:	4658      	mov	r0, fp
 8006064:	f000 f9d6 	bl	8006414 <__multadd>
 8006068:	42af      	cmp	r7, r5
 800606a:	4681      	mov	r9, r0
 800606c:	f04f 0300 	mov.w	r3, #0
 8006070:	f04f 020a 	mov.w	r2, #10
 8006074:	4639      	mov	r1, r7
 8006076:	4658      	mov	r0, fp
 8006078:	d107      	bne.n	800608a <_dtoa_r+0xac2>
 800607a:	f000 f9cb 	bl	8006414 <__multadd>
 800607e:	4607      	mov	r7, r0
 8006080:	4605      	mov	r5, r0
 8006082:	9b07      	ldr	r3, [sp, #28]
 8006084:	3301      	adds	r3, #1
 8006086:	9307      	str	r3, [sp, #28]
 8006088:	e774      	b.n	8005f74 <_dtoa_r+0x9ac>
 800608a:	f000 f9c3 	bl	8006414 <__multadd>
 800608e:	4629      	mov	r1, r5
 8006090:	4607      	mov	r7, r0
 8006092:	2300      	movs	r3, #0
 8006094:	220a      	movs	r2, #10
 8006096:	4658      	mov	r0, fp
 8006098:	f000 f9bc 	bl	8006414 <__multadd>
 800609c:	4605      	mov	r5, r0
 800609e:	e7f0      	b.n	8006082 <_dtoa_r+0xaba>
 80060a0:	9b00      	ldr	r3, [sp, #0]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	bfcc      	ite	gt
 80060a6:	461e      	movgt	r6, r3
 80060a8:	2601      	movle	r6, #1
 80060aa:	4456      	add	r6, sl
 80060ac:	2700      	movs	r7, #0
 80060ae:	4649      	mov	r1, r9
 80060b0:	2201      	movs	r2, #1
 80060b2:	4658      	mov	r0, fp
 80060b4:	f000 fb5a 	bl	800676c <__lshift>
 80060b8:	4621      	mov	r1, r4
 80060ba:	4681      	mov	r9, r0
 80060bc:	f000 fbc2 	bl	8006844 <__mcmp>
 80060c0:	2800      	cmp	r0, #0
 80060c2:	dcb0      	bgt.n	8006026 <_dtoa_r+0xa5e>
 80060c4:	d102      	bne.n	80060cc <_dtoa_r+0xb04>
 80060c6:	f018 0f01 	tst.w	r8, #1
 80060ca:	d1ac      	bne.n	8006026 <_dtoa_r+0xa5e>
 80060cc:	4633      	mov	r3, r6
 80060ce:	461e      	mov	r6, r3
 80060d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80060d4:	2a30      	cmp	r2, #48	@ 0x30
 80060d6:	d0fa      	beq.n	80060ce <_dtoa_r+0xb06>
 80060d8:	e5c2      	b.n	8005c60 <_dtoa_r+0x698>
 80060da:	459a      	cmp	sl, r3
 80060dc:	d1a4      	bne.n	8006028 <_dtoa_r+0xa60>
 80060de:	9b04      	ldr	r3, [sp, #16]
 80060e0:	3301      	adds	r3, #1
 80060e2:	9304      	str	r3, [sp, #16]
 80060e4:	2331      	movs	r3, #49	@ 0x31
 80060e6:	f88a 3000 	strb.w	r3, [sl]
 80060ea:	e5b9      	b.n	8005c60 <_dtoa_r+0x698>
 80060ec:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80060ee:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800614c <_dtoa_r+0xb84>
 80060f2:	b11b      	cbz	r3, 80060fc <_dtoa_r+0xb34>
 80060f4:	f10a 0308 	add.w	r3, sl, #8
 80060f8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80060fa:	6013      	str	r3, [r2, #0]
 80060fc:	4650      	mov	r0, sl
 80060fe:	b019      	add	sp, #100	@ 0x64
 8006100:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006104:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006106:	2b01      	cmp	r3, #1
 8006108:	f77f ae37 	ble.w	8005d7a <_dtoa_r+0x7b2>
 800610c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800610e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006110:	2001      	movs	r0, #1
 8006112:	e655      	b.n	8005dc0 <_dtoa_r+0x7f8>
 8006114:	9b00      	ldr	r3, [sp, #0]
 8006116:	2b00      	cmp	r3, #0
 8006118:	f77f aed6 	ble.w	8005ec8 <_dtoa_r+0x900>
 800611c:	4656      	mov	r6, sl
 800611e:	4621      	mov	r1, r4
 8006120:	4648      	mov	r0, r9
 8006122:	f7ff f9c6 	bl	80054b2 <quorem>
 8006126:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800612a:	f806 8b01 	strb.w	r8, [r6], #1
 800612e:	9b00      	ldr	r3, [sp, #0]
 8006130:	eba6 020a 	sub.w	r2, r6, sl
 8006134:	4293      	cmp	r3, r2
 8006136:	ddb3      	ble.n	80060a0 <_dtoa_r+0xad8>
 8006138:	4649      	mov	r1, r9
 800613a:	2300      	movs	r3, #0
 800613c:	220a      	movs	r2, #10
 800613e:	4658      	mov	r0, fp
 8006140:	f000 f968 	bl	8006414 <__multadd>
 8006144:	4681      	mov	r9, r0
 8006146:	e7ea      	b.n	800611e <_dtoa_r+0xb56>
 8006148:	080072e0 	.word	0x080072e0
 800614c:	08007264 	.word	0x08007264

08006150 <_free_r>:
 8006150:	b538      	push	{r3, r4, r5, lr}
 8006152:	4605      	mov	r5, r0
 8006154:	2900      	cmp	r1, #0
 8006156:	d041      	beq.n	80061dc <_free_r+0x8c>
 8006158:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800615c:	1f0c      	subs	r4, r1, #4
 800615e:	2b00      	cmp	r3, #0
 8006160:	bfb8      	it	lt
 8006162:	18e4      	addlt	r4, r4, r3
 8006164:	f000 f8e8 	bl	8006338 <__malloc_lock>
 8006168:	4a1d      	ldr	r2, [pc, #116]	@ (80061e0 <_free_r+0x90>)
 800616a:	6813      	ldr	r3, [r2, #0]
 800616c:	b933      	cbnz	r3, 800617c <_free_r+0x2c>
 800616e:	6063      	str	r3, [r4, #4]
 8006170:	6014      	str	r4, [r2, #0]
 8006172:	4628      	mov	r0, r5
 8006174:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006178:	f000 b8e4 	b.w	8006344 <__malloc_unlock>
 800617c:	42a3      	cmp	r3, r4
 800617e:	d908      	bls.n	8006192 <_free_r+0x42>
 8006180:	6820      	ldr	r0, [r4, #0]
 8006182:	1821      	adds	r1, r4, r0
 8006184:	428b      	cmp	r3, r1
 8006186:	bf01      	itttt	eq
 8006188:	6819      	ldreq	r1, [r3, #0]
 800618a:	685b      	ldreq	r3, [r3, #4]
 800618c:	1809      	addeq	r1, r1, r0
 800618e:	6021      	streq	r1, [r4, #0]
 8006190:	e7ed      	b.n	800616e <_free_r+0x1e>
 8006192:	461a      	mov	r2, r3
 8006194:	685b      	ldr	r3, [r3, #4]
 8006196:	b10b      	cbz	r3, 800619c <_free_r+0x4c>
 8006198:	42a3      	cmp	r3, r4
 800619a:	d9fa      	bls.n	8006192 <_free_r+0x42>
 800619c:	6811      	ldr	r1, [r2, #0]
 800619e:	1850      	adds	r0, r2, r1
 80061a0:	42a0      	cmp	r0, r4
 80061a2:	d10b      	bne.n	80061bc <_free_r+0x6c>
 80061a4:	6820      	ldr	r0, [r4, #0]
 80061a6:	4401      	add	r1, r0
 80061a8:	1850      	adds	r0, r2, r1
 80061aa:	4283      	cmp	r3, r0
 80061ac:	6011      	str	r1, [r2, #0]
 80061ae:	d1e0      	bne.n	8006172 <_free_r+0x22>
 80061b0:	6818      	ldr	r0, [r3, #0]
 80061b2:	685b      	ldr	r3, [r3, #4]
 80061b4:	6053      	str	r3, [r2, #4]
 80061b6:	4408      	add	r0, r1
 80061b8:	6010      	str	r0, [r2, #0]
 80061ba:	e7da      	b.n	8006172 <_free_r+0x22>
 80061bc:	d902      	bls.n	80061c4 <_free_r+0x74>
 80061be:	230c      	movs	r3, #12
 80061c0:	602b      	str	r3, [r5, #0]
 80061c2:	e7d6      	b.n	8006172 <_free_r+0x22>
 80061c4:	6820      	ldr	r0, [r4, #0]
 80061c6:	1821      	adds	r1, r4, r0
 80061c8:	428b      	cmp	r3, r1
 80061ca:	bf04      	itt	eq
 80061cc:	6819      	ldreq	r1, [r3, #0]
 80061ce:	685b      	ldreq	r3, [r3, #4]
 80061d0:	6063      	str	r3, [r4, #4]
 80061d2:	bf04      	itt	eq
 80061d4:	1809      	addeq	r1, r1, r0
 80061d6:	6021      	streq	r1, [r4, #0]
 80061d8:	6054      	str	r4, [r2, #4]
 80061da:	e7ca      	b.n	8006172 <_free_r+0x22>
 80061dc:	bd38      	pop	{r3, r4, r5, pc}
 80061de:	bf00      	nop
 80061e0:	20000508 	.word	0x20000508

080061e4 <malloc>:
 80061e4:	4b02      	ldr	r3, [pc, #8]	@ (80061f0 <malloc+0xc>)
 80061e6:	4601      	mov	r1, r0
 80061e8:	6818      	ldr	r0, [r3, #0]
 80061ea:	f000 b825 	b.w	8006238 <_malloc_r>
 80061ee:	bf00      	nop
 80061f0:	20000020 	.word	0x20000020

080061f4 <sbrk_aligned>:
 80061f4:	b570      	push	{r4, r5, r6, lr}
 80061f6:	4e0f      	ldr	r6, [pc, #60]	@ (8006234 <sbrk_aligned+0x40>)
 80061f8:	460c      	mov	r4, r1
 80061fa:	6831      	ldr	r1, [r6, #0]
 80061fc:	4605      	mov	r5, r0
 80061fe:	b911      	cbnz	r1, 8006206 <sbrk_aligned+0x12>
 8006200:	f000 fcd4 	bl	8006bac <_sbrk_r>
 8006204:	6030      	str	r0, [r6, #0]
 8006206:	4621      	mov	r1, r4
 8006208:	4628      	mov	r0, r5
 800620a:	f000 fccf 	bl	8006bac <_sbrk_r>
 800620e:	1c43      	adds	r3, r0, #1
 8006210:	d103      	bne.n	800621a <sbrk_aligned+0x26>
 8006212:	f04f 34ff 	mov.w	r4, #4294967295
 8006216:	4620      	mov	r0, r4
 8006218:	bd70      	pop	{r4, r5, r6, pc}
 800621a:	1cc4      	adds	r4, r0, #3
 800621c:	f024 0403 	bic.w	r4, r4, #3
 8006220:	42a0      	cmp	r0, r4
 8006222:	d0f8      	beq.n	8006216 <sbrk_aligned+0x22>
 8006224:	1a21      	subs	r1, r4, r0
 8006226:	4628      	mov	r0, r5
 8006228:	f000 fcc0 	bl	8006bac <_sbrk_r>
 800622c:	3001      	adds	r0, #1
 800622e:	d1f2      	bne.n	8006216 <sbrk_aligned+0x22>
 8006230:	e7ef      	b.n	8006212 <sbrk_aligned+0x1e>
 8006232:	bf00      	nop
 8006234:	20000504 	.word	0x20000504

08006238 <_malloc_r>:
 8006238:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800623c:	1ccd      	adds	r5, r1, #3
 800623e:	f025 0503 	bic.w	r5, r5, #3
 8006242:	3508      	adds	r5, #8
 8006244:	2d0c      	cmp	r5, #12
 8006246:	bf38      	it	cc
 8006248:	250c      	movcc	r5, #12
 800624a:	2d00      	cmp	r5, #0
 800624c:	4606      	mov	r6, r0
 800624e:	db01      	blt.n	8006254 <_malloc_r+0x1c>
 8006250:	42a9      	cmp	r1, r5
 8006252:	d904      	bls.n	800625e <_malloc_r+0x26>
 8006254:	230c      	movs	r3, #12
 8006256:	6033      	str	r3, [r6, #0]
 8006258:	2000      	movs	r0, #0
 800625a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800625e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006334 <_malloc_r+0xfc>
 8006262:	f000 f869 	bl	8006338 <__malloc_lock>
 8006266:	f8d8 3000 	ldr.w	r3, [r8]
 800626a:	461c      	mov	r4, r3
 800626c:	bb44      	cbnz	r4, 80062c0 <_malloc_r+0x88>
 800626e:	4629      	mov	r1, r5
 8006270:	4630      	mov	r0, r6
 8006272:	f7ff ffbf 	bl	80061f4 <sbrk_aligned>
 8006276:	1c43      	adds	r3, r0, #1
 8006278:	4604      	mov	r4, r0
 800627a:	d158      	bne.n	800632e <_malloc_r+0xf6>
 800627c:	f8d8 4000 	ldr.w	r4, [r8]
 8006280:	4627      	mov	r7, r4
 8006282:	2f00      	cmp	r7, #0
 8006284:	d143      	bne.n	800630e <_malloc_r+0xd6>
 8006286:	2c00      	cmp	r4, #0
 8006288:	d04b      	beq.n	8006322 <_malloc_r+0xea>
 800628a:	6823      	ldr	r3, [r4, #0]
 800628c:	4639      	mov	r1, r7
 800628e:	4630      	mov	r0, r6
 8006290:	eb04 0903 	add.w	r9, r4, r3
 8006294:	f000 fc8a 	bl	8006bac <_sbrk_r>
 8006298:	4581      	cmp	r9, r0
 800629a:	d142      	bne.n	8006322 <_malloc_r+0xea>
 800629c:	6821      	ldr	r1, [r4, #0]
 800629e:	1a6d      	subs	r5, r5, r1
 80062a0:	4629      	mov	r1, r5
 80062a2:	4630      	mov	r0, r6
 80062a4:	f7ff ffa6 	bl	80061f4 <sbrk_aligned>
 80062a8:	3001      	adds	r0, #1
 80062aa:	d03a      	beq.n	8006322 <_malloc_r+0xea>
 80062ac:	6823      	ldr	r3, [r4, #0]
 80062ae:	442b      	add	r3, r5
 80062b0:	6023      	str	r3, [r4, #0]
 80062b2:	f8d8 3000 	ldr.w	r3, [r8]
 80062b6:	685a      	ldr	r2, [r3, #4]
 80062b8:	bb62      	cbnz	r2, 8006314 <_malloc_r+0xdc>
 80062ba:	f8c8 7000 	str.w	r7, [r8]
 80062be:	e00f      	b.n	80062e0 <_malloc_r+0xa8>
 80062c0:	6822      	ldr	r2, [r4, #0]
 80062c2:	1b52      	subs	r2, r2, r5
 80062c4:	d420      	bmi.n	8006308 <_malloc_r+0xd0>
 80062c6:	2a0b      	cmp	r2, #11
 80062c8:	d917      	bls.n	80062fa <_malloc_r+0xc2>
 80062ca:	1961      	adds	r1, r4, r5
 80062cc:	42a3      	cmp	r3, r4
 80062ce:	6025      	str	r5, [r4, #0]
 80062d0:	bf18      	it	ne
 80062d2:	6059      	strne	r1, [r3, #4]
 80062d4:	6863      	ldr	r3, [r4, #4]
 80062d6:	bf08      	it	eq
 80062d8:	f8c8 1000 	streq.w	r1, [r8]
 80062dc:	5162      	str	r2, [r4, r5]
 80062de:	604b      	str	r3, [r1, #4]
 80062e0:	4630      	mov	r0, r6
 80062e2:	f000 f82f 	bl	8006344 <__malloc_unlock>
 80062e6:	f104 000b 	add.w	r0, r4, #11
 80062ea:	1d23      	adds	r3, r4, #4
 80062ec:	f020 0007 	bic.w	r0, r0, #7
 80062f0:	1ac2      	subs	r2, r0, r3
 80062f2:	bf1c      	itt	ne
 80062f4:	1a1b      	subne	r3, r3, r0
 80062f6:	50a3      	strne	r3, [r4, r2]
 80062f8:	e7af      	b.n	800625a <_malloc_r+0x22>
 80062fa:	6862      	ldr	r2, [r4, #4]
 80062fc:	42a3      	cmp	r3, r4
 80062fe:	bf0c      	ite	eq
 8006300:	f8c8 2000 	streq.w	r2, [r8]
 8006304:	605a      	strne	r2, [r3, #4]
 8006306:	e7eb      	b.n	80062e0 <_malloc_r+0xa8>
 8006308:	4623      	mov	r3, r4
 800630a:	6864      	ldr	r4, [r4, #4]
 800630c:	e7ae      	b.n	800626c <_malloc_r+0x34>
 800630e:	463c      	mov	r4, r7
 8006310:	687f      	ldr	r7, [r7, #4]
 8006312:	e7b6      	b.n	8006282 <_malloc_r+0x4a>
 8006314:	461a      	mov	r2, r3
 8006316:	685b      	ldr	r3, [r3, #4]
 8006318:	42a3      	cmp	r3, r4
 800631a:	d1fb      	bne.n	8006314 <_malloc_r+0xdc>
 800631c:	2300      	movs	r3, #0
 800631e:	6053      	str	r3, [r2, #4]
 8006320:	e7de      	b.n	80062e0 <_malloc_r+0xa8>
 8006322:	230c      	movs	r3, #12
 8006324:	6033      	str	r3, [r6, #0]
 8006326:	4630      	mov	r0, r6
 8006328:	f000 f80c 	bl	8006344 <__malloc_unlock>
 800632c:	e794      	b.n	8006258 <_malloc_r+0x20>
 800632e:	6005      	str	r5, [r0, #0]
 8006330:	e7d6      	b.n	80062e0 <_malloc_r+0xa8>
 8006332:	bf00      	nop
 8006334:	20000508 	.word	0x20000508

08006338 <__malloc_lock>:
 8006338:	4801      	ldr	r0, [pc, #4]	@ (8006340 <__malloc_lock+0x8>)
 800633a:	f7ff b8b8 	b.w	80054ae <__retarget_lock_acquire_recursive>
 800633e:	bf00      	nop
 8006340:	20000500 	.word	0x20000500

08006344 <__malloc_unlock>:
 8006344:	4801      	ldr	r0, [pc, #4]	@ (800634c <__malloc_unlock+0x8>)
 8006346:	f7ff b8b3 	b.w	80054b0 <__retarget_lock_release_recursive>
 800634a:	bf00      	nop
 800634c:	20000500 	.word	0x20000500

08006350 <_Balloc>:
 8006350:	b570      	push	{r4, r5, r6, lr}
 8006352:	69c6      	ldr	r6, [r0, #28]
 8006354:	4604      	mov	r4, r0
 8006356:	460d      	mov	r5, r1
 8006358:	b976      	cbnz	r6, 8006378 <_Balloc+0x28>
 800635a:	2010      	movs	r0, #16
 800635c:	f7ff ff42 	bl	80061e4 <malloc>
 8006360:	4602      	mov	r2, r0
 8006362:	61e0      	str	r0, [r4, #28]
 8006364:	b920      	cbnz	r0, 8006370 <_Balloc+0x20>
 8006366:	4b18      	ldr	r3, [pc, #96]	@ (80063c8 <_Balloc+0x78>)
 8006368:	4818      	ldr	r0, [pc, #96]	@ (80063cc <_Balloc+0x7c>)
 800636a:	216b      	movs	r1, #107	@ 0x6b
 800636c:	f000 fc3c 	bl	8006be8 <__assert_func>
 8006370:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006374:	6006      	str	r6, [r0, #0]
 8006376:	60c6      	str	r6, [r0, #12]
 8006378:	69e6      	ldr	r6, [r4, #28]
 800637a:	68f3      	ldr	r3, [r6, #12]
 800637c:	b183      	cbz	r3, 80063a0 <_Balloc+0x50>
 800637e:	69e3      	ldr	r3, [r4, #28]
 8006380:	68db      	ldr	r3, [r3, #12]
 8006382:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006386:	b9b8      	cbnz	r0, 80063b8 <_Balloc+0x68>
 8006388:	2101      	movs	r1, #1
 800638a:	fa01 f605 	lsl.w	r6, r1, r5
 800638e:	1d72      	adds	r2, r6, #5
 8006390:	0092      	lsls	r2, r2, #2
 8006392:	4620      	mov	r0, r4
 8006394:	f000 fc46 	bl	8006c24 <_calloc_r>
 8006398:	b160      	cbz	r0, 80063b4 <_Balloc+0x64>
 800639a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800639e:	e00e      	b.n	80063be <_Balloc+0x6e>
 80063a0:	2221      	movs	r2, #33	@ 0x21
 80063a2:	2104      	movs	r1, #4
 80063a4:	4620      	mov	r0, r4
 80063a6:	f000 fc3d 	bl	8006c24 <_calloc_r>
 80063aa:	69e3      	ldr	r3, [r4, #28]
 80063ac:	60f0      	str	r0, [r6, #12]
 80063ae:	68db      	ldr	r3, [r3, #12]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d1e4      	bne.n	800637e <_Balloc+0x2e>
 80063b4:	2000      	movs	r0, #0
 80063b6:	bd70      	pop	{r4, r5, r6, pc}
 80063b8:	6802      	ldr	r2, [r0, #0]
 80063ba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80063be:	2300      	movs	r3, #0
 80063c0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80063c4:	e7f7      	b.n	80063b6 <_Balloc+0x66>
 80063c6:	bf00      	nop
 80063c8:	08007271 	.word	0x08007271
 80063cc:	080072f1 	.word	0x080072f1

080063d0 <_Bfree>:
 80063d0:	b570      	push	{r4, r5, r6, lr}
 80063d2:	69c6      	ldr	r6, [r0, #28]
 80063d4:	4605      	mov	r5, r0
 80063d6:	460c      	mov	r4, r1
 80063d8:	b976      	cbnz	r6, 80063f8 <_Bfree+0x28>
 80063da:	2010      	movs	r0, #16
 80063dc:	f7ff ff02 	bl	80061e4 <malloc>
 80063e0:	4602      	mov	r2, r0
 80063e2:	61e8      	str	r0, [r5, #28]
 80063e4:	b920      	cbnz	r0, 80063f0 <_Bfree+0x20>
 80063e6:	4b09      	ldr	r3, [pc, #36]	@ (800640c <_Bfree+0x3c>)
 80063e8:	4809      	ldr	r0, [pc, #36]	@ (8006410 <_Bfree+0x40>)
 80063ea:	218f      	movs	r1, #143	@ 0x8f
 80063ec:	f000 fbfc 	bl	8006be8 <__assert_func>
 80063f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80063f4:	6006      	str	r6, [r0, #0]
 80063f6:	60c6      	str	r6, [r0, #12]
 80063f8:	b13c      	cbz	r4, 800640a <_Bfree+0x3a>
 80063fa:	69eb      	ldr	r3, [r5, #28]
 80063fc:	6862      	ldr	r2, [r4, #4]
 80063fe:	68db      	ldr	r3, [r3, #12]
 8006400:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006404:	6021      	str	r1, [r4, #0]
 8006406:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800640a:	bd70      	pop	{r4, r5, r6, pc}
 800640c:	08007271 	.word	0x08007271
 8006410:	080072f1 	.word	0x080072f1

08006414 <__multadd>:
 8006414:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006418:	690d      	ldr	r5, [r1, #16]
 800641a:	4607      	mov	r7, r0
 800641c:	460c      	mov	r4, r1
 800641e:	461e      	mov	r6, r3
 8006420:	f101 0c14 	add.w	ip, r1, #20
 8006424:	2000      	movs	r0, #0
 8006426:	f8dc 3000 	ldr.w	r3, [ip]
 800642a:	b299      	uxth	r1, r3
 800642c:	fb02 6101 	mla	r1, r2, r1, r6
 8006430:	0c1e      	lsrs	r6, r3, #16
 8006432:	0c0b      	lsrs	r3, r1, #16
 8006434:	fb02 3306 	mla	r3, r2, r6, r3
 8006438:	b289      	uxth	r1, r1
 800643a:	3001      	adds	r0, #1
 800643c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006440:	4285      	cmp	r5, r0
 8006442:	f84c 1b04 	str.w	r1, [ip], #4
 8006446:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800644a:	dcec      	bgt.n	8006426 <__multadd+0x12>
 800644c:	b30e      	cbz	r6, 8006492 <__multadd+0x7e>
 800644e:	68a3      	ldr	r3, [r4, #8]
 8006450:	42ab      	cmp	r3, r5
 8006452:	dc19      	bgt.n	8006488 <__multadd+0x74>
 8006454:	6861      	ldr	r1, [r4, #4]
 8006456:	4638      	mov	r0, r7
 8006458:	3101      	adds	r1, #1
 800645a:	f7ff ff79 	bl	8006350 <_Balloc>
 800645e:	4680      	mov	r8, r0
 8006460:	b928      	cbnz	r0, 800646e <__multadd+0x5a>
 8006462:	4602      	mov	r2, r0
 8006464:	4b0c      	ldr	r3, [pc, #48]	@ (8006498 <__multadd+0x84>)
 8006466:	480d      	ldr	r0, [pc, #52]	@ (800649c <__multadd+0x88>)
 8006468:	21ba      	movs	r1, #186	@ 0xba
 800646a:	f000 fbbd 	bl	8006be8 <__assert_func>
 800646e:	6922      	ldr	r2, [r4, #16]
 8006470:	3202      	adds	r2, #2
 8006472:	f104 010c 	add.w	r1, r4, #12
 8006476:	0092      	lsls	r2, r2, #2
 8006478:	300c      	adds	r0, #12
 800647a:	f000 fba7 	bl	8006bcc <memcpy>
 800647e:	4621      	mov	r1, r4
 8006480:	4638      	mov	r0, r7
 8006482:	f7ff ffa5 	bl	80063d0 <_Bfree>
 8006486:	4644      	mov	r4, r8
 8006488:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800648c:	3501      	adds	r5, #1
 800648e:	615e      	str	r6, [r3, #20]
 8006490:	6125      	str	r5, [r4, #16]
 8006492:	4620      	mov	r0, r4
 8006494:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006498:	080072e0 	.word	0x080072e0
 800649c:	080072f1 	.word	0x080072f1

080064a0 <__hi0bits>:
 80064a0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80064a4:	4603      	mov	r3, r0
 80064a6:	bf36      	itet	cc
 80064a8:	0403      	lslcc	r3, r0, #16
 80064aa:	2000      	movcs	r0, #0
 80064ac:	2010      	movcc	r0, #16
 80064ae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80064b2:	bf3c      	itt	cc
 80064b4:	021b      	lslcc	r3, r3, #8
 80064b6:	3008      	addcc	r0, #8
 80064b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80064bc:	bf3c      	itt	cc
 80064be:	011b      	lslcc	r3, r3, #4
 80064c0:	3004      	addcc	r0, #4
 80064c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064c6:	bf3c      	itt	cc
 80064c8:	009b      	lslcc	r3, r3, #2
 80064ca:	3002      	addcc	r0, #2
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	db05      	blt.n	80064dc <__hi0bits+0x3c>
 80064d0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80064d4:	f100 0001 	add.w	r0, r0, #1
 80064d8:	bf08      	it	eq
 80064da:	2020      	moveq	r0, #32
 80064dc:	4770      	bx	lr

080064de <__lo0bits>:
 80064de:	6803      	ldr	r3, [r0, #0]
 80064e0:	4602      	mov	r2, r0
 80064e2:	f013 0007 	ands.w	r0, r3, #7
 80064e6:	d00b      	beq.n	8006500 <__lo0bits+0x22>
 80064e8:	07d9      	lsls	r1, r3, #31
 80064ea:	d421      	bmi.n	8006530 <__lo0bits+0x52>
 80064ec:	0798      	lsls	r0, r3, #30
 80064ee:	bf49      	itett	mi
 80064f0:	085b      	lsrmi	r3, r3, #1
 80064f2:	089b      	lsrpl	r3, r3, #2
 80064f4:	2001      	movmi	r0, #1
 80064f6:	6013      	strmi	r3, [r2, #0]
 80064f8:	bf5c      	itt	pl
 80064fa:	6013      	strpl	r3, [r2, #0]
 80064fc:	2002      	movpl	r0, #2
 80064fe:	4770      	bx	lr
 8006500:	b299      	uxth	r1, r3
 8006502:	b909      	cbnz	r1, 8006508 <__lo0bits+0x2a>
 8006504:	0c1b      	lsrs	r3, r3, #16
 8006506:	2010      	movs	r0, #16
 8006508:	b2d9      	uxtb	r1, r3
 800650a:	b909      	cbnz	r1, 8006510 <__lo0bits+0x32>
 800650c:	3008      	adds	r0, #8
 800650e:	0a1b      	lsrs	r3, r3, #8
 8006510:	0719      	lsls	r1, r3, #28
 8006512:	bf04      	itt	eq
 8006514:	091b      	lsreq	r3, r3, #4
 8006516:	3004      	addeq	r0, #4
 8006518:	0799      	lsls	r1, r3, #30
 800651a:	bf04      	itt	eq
 800651c:	089b      	lsreq	r3, r3, #2
 800651e:	3002      	addeq	r0, #2
 8006520:	07d9      	lsls	r1, r3, #31
 8006522:	d403      	bmi.n	800652c <__lo0bits+0x4e>
 8006524:	085b      	lsrs	r3, r3, #1
 8006526:	f100 0001 	add.w	r0, r0, #1
 800652a:	d003      	beq.n	8006534 <__lo0bits+0x56>
 800652c:	6013      	str	r3, [r2, #0]
 800652e:	4770      	bx	lr
 8006530:	2000      	movs	r0, #0
 8006532:	4770      	bx	lr
 8006534:	2020      	movs	r0, #32
 8006536:	4770      	bx	lr

08006538 <__i2b>:
 8006538:	b510      	push	{r4, lr}
 800653a:	460c      	mov	r4, r1
 800653c:	2101      	movs	r1, #1
 800653e:	f7ff ff07 	bl	8006350 <_Balloc>
 8006542:	4602      	mov	r2, r0
 8006544:	b928      	cbnz	r0, 8006552 <__i2b+0x1a>
 8006546:	4b05      	ldr	r3, [pc, #20]	@ (800655c <__i2b+0x24>)
 8006548:	4805      	ldr	r0, [pc, #20]	@ (8006560 <__i2b+0x28>)
 800654a:	f240 1145 	movw	r1, #325	@ 0x145
 800654e:	f000 fb4b 	bl	8006be8 <__assert_func>
 8006552:	2301      	movs	r3, #1
 8006554:	6144      	str	r4, [r0, #20]
 8006556:	6103      	str	r3, [r0, #16]
 8006558:	bd10      	pop	{r4, pc}
 800655a:	bf00      	nop
 800655c:	080072e0 	.word	0x080072e0
 8006560:	080072f1 	.word	0x080072f1

08006564 <__multiply>:
 8006564:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006568:	4614      	mov	r4, r2
 800656a:	690a      	ldr	r2, [r1, #16]
 800656c:	6923      	ldr	r3, [r4, #16]
 800656e:	429a      	cmp	r2, r3
 8006570:	bfa8      	it	ge
 8006572:	4623      	movge	r3, r4
 8006574:	460f      	mov	r7, r1
 8006576:	bfa4      	itt	ge
 8006578:	460c      	movge	r4, r1
 800657a:	461f      	movge	r7, r3
 800657c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8006580:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8006584:	68a3      	ldr	r3, [r4, #8]
 8006586:	6861      	ldr	r1, [r4, #4]
 8006588:	eb0a 0609 	add.w	r6, sl, r9
 800658c:	42b3      	cmp	r3, r6
 800658e:	b085      	sub	sp, #20
 8006590:	bfb8      	it	lt
 8006592:	3101      	addlt	r1, #1
 8006594:	f7ff fedc 	bl	8006350 <_Balloc>
 8006598:	b930      	cbnz	r0, 80065a8 <__multiply+0x44>
 800659a:	4602      	mov	r2, r0
 800659c:	4b44      	ldr	r3, [pc, #272]	@ (80066b0 <__multiply+0x14c>)
 800659e:	4845      	ldr	r0, [pc, #276]	@ (80066b4 <__multiply+0x150>)
 80065a0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80065a4:	f000 fb20 	bl	8006be8 <__assert_func>
 80065a8:	f100 0514 	add.w	r5, r0, #20
 80065ac:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80065b0:	462b      	mov	r3, r5
 80065b2:	2200      	movs	r2, #0
 80065b4:	4543      	cmp	r3, r8
 80065b6:	d321      	bcc.n	80065fc <__multiply+0x98>
 80065b8:	f107 0114 	add.w	r1, r7, #20
 80065bc:	f104 0214 	add.w	r2, r4, #20
 80065c0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80065c4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80065c8:	9302      	str	r3, [sp, #8]
 80065ca:	1b13      	subs	r3, r2, r4
 80065cc:	3b15      	subs	r3, #21
 80065ce:	f023 0303 	bic.w	r3, r3, #3
 80065d2:	3304      	adds	r3, #4
 80065d4:	f104 0715 	add.w	r7, r4, #21
 80065d8:	42ba      	cmp	r2, r7
 80065da:	bf38      	it	cc
 80065dc:	2304      	movcc	r3, #4
 80065de:	9301      	str	r3, [sp, #4]
 80065e0:	9b02      	ldr	r3, [sp, #8]
 80065e2:	9103      	str	r1, [sp, #12]
 80065e4:	428b      	cmp	r3, r1
 80065e6:	d80c      	bhi.n	8006602 <__multiply+0x9e>
 80065e8:	2e00      	cmp	r6, #0
 80065ea:	dd03      	ble.n	80065f4 <__multiply+0x90>
 80065ec:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d05b      	beq.n	80066ac <__multiply+0x148>
 80065f4:	6106      	str	r6, [r0, #16]
 80065f6:	b005      	add	sp, #20
 80065f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065fc:	f843 2b04 	str.w	r2, [r3], #4
 8006600:	e7d8      	b.n	80065b4 <__multiply+0x50>
 8006602:	f8b1 a000 	ldrh.w	sl, [r1]
 8006606:	f1ba 0f00 	cmp.w	sl, #0
 800660a:	d024      	beq.n	8006656 <__multiply+0xf2>
 800660c:	f104 0e14 	add.w	lr, r4, #20
 8006610:	46a9      	mov	r9, r5
 8006612:	f04f 0c00 	mov.w	ip, #0
 8006616:	f85e 7b04 	ldr.w	r7, [lr], #4
 800661a:	f8d9 3000 	ldr.w	r3, [r9]
 800661e:	fa1f fb87 	uxth.w	fp, r7
 8006622:	b29b      	uxth	r3, r3
 8006624:	fb0a 330b 	mla	r3, sl, fp, r3
 8006628:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800662c:	f8d9 7000 	ldr.w	r7, [r9]
 8006630:	4463      	add	r3, ip
 8006632:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006636:	fb0a c70b 	mla	r7, sl, fp, ip
 800663a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800663e:	b29b      	uxth	r3, r3
 8006640:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006644:	4572      	cmp	r2, lr
 8006646:	f849 3b04 	str.w	r3, [r9], #4
 800664a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800664e:	d8e2      	bhi.n	8006616 <__multiply+0xb2>
 8006650:	9b01      	ldr	r3, [sp, #4]
 8006652:	f845 c003 	str.w	ip, [r5, r3]
 8006656:	9b03      	ldr	r3, [sp, #12]
 8006658:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800665c:	3104      	adds	r1, #4
 800665e:	f1b9 0f00 	cmp.w	r9, #0
 8006662:	d021      	beq.n	80066a8 <__multiply+0x144>
 8006664:	682b      	ldr	r3, [r5, #0]
 8006666:	f104 0c14 	add.w	ip, r4, #20
 800666a:	46ae      	mov	lr, r5
 800666c:	f04f 0a00 	mov.w	sl, #0
 8006670:	f8bc b000 	ldrh.w	fp, [ip]
 8006674:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8006678:	fb09 770b 	mla	r7, r9, fp, r7
 800667c:	4457      	add	r7, sl
 800667e:	b29b      	uxth	r3, r3
 8006680:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006684:	f84e 3b04 	str.w	r3, [lr], #4
 8006688:	f85c 3b04 	ldr.w	r3, [ip], #4
 800668c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006690:	f8be 3000 	ldrh.w	r3, [lr]
 8006694:	fb09 330a 	mla	r3, r9, sl, r3
 8006698:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800669c:	4562      	cmp	r2, ip
 800669e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80066a2:	d8e5      	bhi.n	8006670 <__multiply+0x10c>
 80066a4:	9f01      	ldr	r7, [sp, #4]
 80066a6:	51eb      	str	r3, [r5, r7]
 80066a8:	3504      	adds	r5, #4
 80066aa:	e799      	b.n	80065e0 <__multiply+0x7c>
 80066ac:	3e01      	subs	r6, #1
 80066ae:	e79b      	b.n	80065e8 <__multiply+0x84>
 80066b0:	080072e0 	.word	0x080072e0
 80066b4:	080072f1 	.word	0x080072f1

080066b8 <__pow5mult>:
 80066b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80066bc:	4615      	mov	r5, r2
 80066be:	f012 0203 	ands.w	r2, r2, #3
 80066c2:	4607      	mov	r7, r0
 80066c4:	460e      	mov	r6, r1
 80066c6:	d007      	beq.n	80066d8 <__pow5mult+0x20>
 80066c8:	4c25      	ldr	r4, [pc, #148]	@ (8006760 <__pow5mult+0xa8>)
 80066ca:	3a01      	subs	r2, #1
 80066cc:	2300      	movs	r3, #0
 80066ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80066d2:	f7ff fe9f 	bl	8006414 <__multadd>
 80066d6:	4606      	mov	r6, r0
 80066d8:	10ad      	asrs	r5, r5, #2
 80066da:	d03d      	beq.n	8006758 <__pow5mult+0xa0>
 80066dc:	69fc      	ldr	r4, [r7, #28]
 80066de:	b97c      	cbnz	r4, 8006700 <__pow5mult+0x48>
 80066e0:	2010      	movs	r0, #16
 80066e2:	f7ff fd7f 	bl	80061e4 <malloc>
 80066e6:	4602      	mov	r2, r0
 80066e8:	61f8      	str	r0, [r7, #28]
 80066ea:	b928      	cbnz	r0, 80066f8 <__pow5mult+0x40>
 80066ec:	4b1d      	ldr	r3, [pc, #116]	@ (8006764 <__pow5mult+0xac>)
 80066ee:	481e      	ldr	r0, [pc, #120]	@ (8006768 <__pow5mult+0xb0>)
 80066f0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80066f4:	f000 fa78 	bl	8006be8 <__assert_func>
 80066f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80066fc:	6004      	str	r4, [r0, #0]
 80066fe:	60c4      	str	r4, [r0, #12]
 8006700:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006704:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006708:	b94c      	cbnz	r4, 800671e <__pow5mult+0x66>
 800670a:	f240 2171 	movw	r1, #625	@ 0x271
 800670e:	4638      	mov	r0, r7
 8006710:	f7ff ff12 	bl	8006538 <__i2b>
 8006714:	2300      	movs	r3, #0
 8006716:	f8c8 0008 	str.w	r0, [r8, #8]
 800671a:	4604      	mov	r4, r0
 800671c:	6003      	str	r3, [r0, #0]
 800671e:	f04f 0900 	mov.w	r9, #0
 8006722:	07eb      	lsls	r3, r5, #31
 8006724:	d50a      	bpl.n	800673c <__pow5mult+0x84>
 8006726:	4631      	mov	r1, r6
 8006728:	4622      	mov	r2, r4
 800672a:	4638      	mov	r0, r7
 800672c:	f7ff ff1a 	bl	8006564 <__multiply>
 8006730:	4631      	mov	r1, r6
 8006732:	4680      	mov	r8, r0
 8006734:	4638      	mov	r0, r7
 8006736:	f7ff fe4b 	bl	80063d0 <_Bfree>
 800673a:	4646      	mov	r6, r8
 800673c:	106d      	asrs	r5, r5, #1
 800673e:	d00b      	beq.n	8006758 <__pow5mult+0xa0>
 8006740:	6820      	ldr	r0, [r4, #0]
 8006742:	b938      	cbnz	r0, 8006754 <__pow5mult+0x9c>
 8006744:	4622      	mov	r2, r4
 8006746:	4621      	mov	r1, r4
 8006748:	4638      	mov	r0, r7
 800674a:	f7ff ff0b 	bl	8006564 <__multiply>
 800674e:	6020      	str	r0, [r4, #0]
 8006750:	f8c0 9000 	str.w	r9, [r0]
 8006754:	4604      	mov	r4, r0
 8006756:	e7e4      	b.n	8006722 <__pow5mult+0x6a>
 8006758:	4630      	mov	r0, r6
 800675a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800675e:	bf00      	nop
 8006760:	0800734c 	.word	0x0800734c
 8006764:	08007271 	.word	0x08007271
 8006768:	080072f1 	.word	0x080072f1

0800676c <__lshift>:
 800676c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006770:	460c      	mov	r4, r1
 8006772:	6849      	ldr	r1, [r1, #4]
 8006774:	6923      	ldr	r3, [r4, #16]
 8006776:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800677a:	68a3      	ldr	r3, [r4, #8]
 800677c:	4607      	mov	r7, r0
 800677e:	4691      	mov	r9, r2
 8006780:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006784:	f108 0601 	add.w	r6, r8, #1
 8006788:	42b3      	cmp	r3, r6
 800678a:	db0b      	blt.n	80067a4 <__lshift+0x38>
 800678c:	4638      	mov	r0, r7
 800678e:	f7ff fddf 	bl	8006350 <_Balloc>
 8006792:	4605      	mov	r5, r0
 8006794:	b948      	cbnz	r0, 80067aa <__lshift+0x3e>
 8006796:	4602      	mov	r2, r0
 8006798:	4b28      	ldr	r3, [pc, #160]	@ (800683c <__lshift+0xd0>)
 800679a:	4829      	ldr	r0, [pc, #164]	@ (8006840 <__lshift+0xd4>)
 800679c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80067a0:	f000 fa22 	bl	8006be8 <__assert_func>
 80067a4:	3101      	adds	r1, #1
 80067a6:	005b      	lsls	r3, r3, #1
 80067a8:	e7ee      	b.n	8006788 <__lshift+0x1c>
 80067aa:	2300      	movs	r3, #0
 80067ac:	f100 0114 	add.w	r1, r0, #20
 80067b0:	f100 0210 	add.w	r2, r0, #16
 80067b4:	4618      	mov	r0, r3
 80067b6:	4553      	cmp	r3, sl
 80067b8:	db33      	blt.n	8006822 <__lshift+0xb6>
 80067ba:	6920      	ldr	r0, [r4, #16]
 80067bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80067c0:	f104 0314 	add.w	r3, r4, #20
 80067c4:	f019 091f 	ands.w	r9, r9, #31
 80067c8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80067cc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80067d0:	d02b      	beq.n	800682a <__lshift+0xbe>
 80067d2:	f1c9 0e20 	rsb	lr, r9, #32
 80067d6:	468a      	mov	sl, r1
 80067d8:	2200      	movs	r2, #0
 80067da:	6818      	ldr	r0, [r3, #0]
 80067dc:	fa00 f009 	lsl.w	r0, r0, r9
 80067e0:	4310      	orrs	r0, r2
 80067e2:	f84a 0b04 	str.w	r0, [sl], #4
 80067e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80067ea:	459c      	cmp	ip, r3
 80067ec:	fa22 f20e 	lsr.w	r2, r2, lr
 80067f0:	d8f3      	bhi.n	80067da <__lshift+0x6e>
 80067f2:	ebac 0304 	sub.w	r3, ip, r4
 80067f6:	3b15      	subs	r3, #21
 80067f8:	f023 0303 	bic.w	r3, r3, #3
 80067fc:	3304      	adds	r3, #4
 80067fe:	f104 0015 	add.w	r0, r4, #21
 8006802:	4584      	cmp	ip, r0
 8006804:	bf38      	it	cc
 8006806:	2304      	movcc	r3, #4
 8006808:	50ca      	str	r2, [r1, r3]
 800680a:	b10a      	cbz	r2, 8006810 <__lshift+0xa4>
 800680c:	f108 0602 	add.w	r6, r8, #2
 8006810:	3e01      	subs	r6, #1
 8006812:	4638      	mov	r0, r7
 8006814:	612e      	str	r6, [r5, #16]
 8006816:	4621      	mov	r1, r4
 8006818:	f7ff fdda 	bl	80063d0 <_Bfree>
 800681c:	4628      	mov	r0, r5
 800681e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006822:	f842 0f04 	str.w	r0, [r2, #4]!
 8006826:	3301      	adds	r3, #1
 8006828:	e7c5      	b.n	80067b6 <__lshift+0x4a>
 800682a:	3904      	subs	r1, #4
 800682c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006830:	f841 2f04 	str.w	r2, [r1, #4]!
 8006834:	459c      	cmp	ip, r3
 8006836:	d8f9      	bhi.n	800682c <__lshift+0xc0>
 8006838:	e7ea      	b.n	8006810 <__lshift+0xa4>
 800683a:	bf00      	nop
 800683c:	080072e0 	.word	0x080072e0
 8006840:	080072f1 	.word	0x080072f1

08006844 <__mcmp>:
 8006844:	690a      	ldr	r2, [r1, #16]
 8006846:	4603      	mov	r3, r0
 8006848:	6900      	ldr	r0, [r0, #16]
 800684a:	1a80      	subs	r0, r0, r2
 800684c:	b530      	push	{r4, r5, lr}
 800684e:	d10e      	bne.n	800686e <__mcmp+0x2a>
 8006850:	3314      	adds	r3, #20
 8006852:	3114      	adds	r1, #20
 8006854:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006858:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800685c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006860:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006864:	4295      	cmp	r5, r2
 8006866:	d003      	beq.n	8006870 <__mcmp+0x2c>
 8006868:	d205      	bcs.n	8006876 <__mcmp+0x32>
 800686a:	f04f 30ff 	mov.w	r0, #4294967295
 800686e:	bd30      	pop	{r4, r5, pc}
 8006870:	42a3      	cmp	r3, r4
 8006872:	d3f3      	bcc.n	800685c <__mcmp+0x18>
 8006874:	e7fb      	b.n	800686e <__mcmp+0x2a>
 8006876:	2001      	movs	r0, #1
 8006878:	e7f9      	b.n	800686e <__mcmp+0x2a>
	...

0800687c <__mdiff>:
 800687c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006880:	4689      	mov	r9, r1
 8006882:	4606      	mov	r6, r0
 8006884:	4611      	mov	r1, r2
 8006886:	4648      	mov	r0, r9
 8006888:	4614      	mov	r4, r2
 800688a:	f7ff ffdb 	bl	8006844 <__mcmp>
 800688e:	1e05      	subs	r5, r0, #0
 8006890:	d112      	bne.n	80068b8 <__mdiff+0x3c>
 8006892:	4629      	mov	r1, r5
 8006894:	4630      	mov	r0, r6
 8006896:	f7ff fd5b 	bl	8006350 <_Balloc>
 800689a:	4602      	mov	r2, r0
 800689c:	b928      	cbnz	r0, 80068aa <__mdiff+0x2e>
 800689e:	4b3f      	ldr	r3, [pc, #252]	@ (800699c <__mdiff+0x120>)
 80068a0:	f240 2137 	movw	r1, #567	@ 0x237
 80068a4:	483e      	ldr	r0, [pc, #248]	@ (80069a0 <__mdiff+0x124>)
 80068a6:	f000 f99f 	bl	8006be8 <__assert_func>
 80068aa:	2301      	movs	r3, #1
 80068ac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80068b0:	4610      	mov	r0, r2
 80068b2:	b003      	add	sp, #12
 80068b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068b8:	bfbc      	itt	lt
 80068ba:	464b      	movlt	r3, r9
 80068bc:	46a1      	movlt	r9, r4
 80068be:	4630      	mov	r0, r6
 80068c0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80068c4:	bfba      	itte	lt
 80068c6:	461c      	movlt	r4, r3
 80068c8:	2501      	movlt	r5, #1
 80068ca:	2500      	movge	r5, #0
 80068cc:	f7ff fd40 	bl	8006350 <_Balloc>
 80068d0:	4602      	mov	r2, r0
 80068d2:	b918      	cbnz	r0, 80068dc <__mdiff+0x60>
 80068d4:	4b31      	ldr	r3, [pc, #196]	@ (800699c <__mdiff+0x120>)
 80068d6:	f240 2145 	movw	r1, #581	@ 0x245
 80068da:	e7e3      	b.n	80068a4 <__mdiff+0x28>
 80068dc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80068e0:	6926      	ldr	r6, [r4, #16]
 80068e2:	60c5      	str	r5, [r0, #12]
 80068e4:	f109 0310 	add.w	r3, r9, #16
 80068e8:	f109 0514 	add.w	r5, r9, #20
 80068ec:	f104 0e14 	add.w	lr, r4, #20
 80068f0:	f100 0b14 	add.w	fp, r0, #20
 80068f4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80068f8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80068fc:	9301      	str	r3, [sp, #4]
 80068fe:	46d9      	mov	r9, fp
 8006900:	f04f 0c00 	mov.w	ip, #0
 8006904:	9b01      	ldr	r3, [sp, #4]
 8006906:	f85e 0b04 	ldr.w	r0, [lr], #4
 800690a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800690e:	9301      	str	r3, [sp, #4]
 8006910:	fa1f f38a 	uxth.w	r3, sl
 8006914:	4619      	mov	r1, r3
 8006916:	b283      	uxth	r3, r0
 8006918:	1acb      	subs	r3, r1, r3
 800691a:	0c00      	lsrs	r0, r0, #16
 800691c:	4463      	add	r3, ip
 800691e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006922:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006926:	b29b      	uxth	r3, r3
 8006928:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800692c:	4576      	cmp	r6, lr
 800692e:	f849 3b04 	str.w	r3, [r9], #4
 8006932:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006936:	d8e5      	bhi.n	8006904 <__mdiff+0x88>
 8006938:	1b33      	subs	r3, r6, r4
 800693a:	3b15      	subs	r3, #21
 800693c:	f023 0303 	bic.w	r3, r3, #3
 8006940:	3415      	adds	r4, #21
 8006942:	3304      	adds	r3, #4
 8006944:	42a6      	cmp	r6, r4
 8006946:	bf38      	it	cc
 8006948:	2304      	movcc	r3, #4
 800694a:	441d      	add	r5, r3
 800694c:	445b      	add	r3, fp
 800694e:	461e      	mov	r6, r3
 8006950:	462c      	mov	r4, r5
 8006952:	4544      	cmp	r4, r8
 8006954:	d30e      	bcc.n	8006974 <__mdiff+0xf8>
 8006956:	f108 0103 	add.w	r1, r8, #3
 800695a:	1b49      	subs	r1, r1, r5
 800695c:	f021 0103 	bic.w	r1, r1, #3
 8006960:	3d03      	subs	r5, #3
 8006962:	45a8      	cmp	r8, r5
 8006964:	bf38      	it	cc
 8006966:	2100      	movcc	r1, #0
 8006968:	440b      	add	r3, r1
 800696a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800696e:	b191      	cbz	r1, 8006996 <__mdiff+0x11a>
 8006970:	6117      	str	r7, [r2, #16]
 8006972:	e79d      	b.n	80068b0 <__mdiff+0x34>
 8006974:	f854 1b04 	ldr.w	r1, [r4], #4
 8006978:	46e6      	mov	lr, ip
 800697a:	0c08      	lsrs	r0, r1, #16
 800697c:	fa1c fc81 	uxtah	ip, ip, r1
 8006980:	4471      	add	r1, lr
 8006982:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006986:	b289      	uxth	r1, r1
 8006988:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800698c:	f846 1b04 	str.w	r1, [r6], #4
 8006990:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006994:	e7dd      	b.n	8006952 <__mdiff+0xd6>
 8006996:	3f01      	subs	r7, #1
 8006998:	e7e7      	b.n	800696a <__mdiff+0xee>
 800699a:	bf00      	nop
 800699c:	080072e0 	.word	0x080072e0
 80069a0:	080072f1 	.word	0x080072f1

080069a4 <__d2b>:
 80069a4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80069a8:	460f      	mov	r7, r1
 80069aa:	2101      	movs	r1, #1
 80069ac:	ec59 8b10 	vmov	r8, r9, d0
 80069b0:	4616      	mov	r6, r2
 80069b2:	f7ff fccd 	bl	8006350 <_Balloc>
 80069b6:	4604      	mov	r4, r0
 80069b8:	b930      	cbnz	r0, 80069c8 <__d2b+0x24>
 80069ba:	4602      	mov	r2, r0
 80069bc:	4b23      	ldr	r3, [pc, #140]	@ (8006a4c <__d2b+0xa8>)
 80069be:	4824      	ldr	r0, [pc, #144]	@ (8006a50 <__d2b+0xac>)
 80069c0:	f240 310f 	movw	r1, #783	@ 0x30f
 80069c4:	f000 f910 	bl	8006be8 <__assert_func>
 80069c8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80069cc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80069d0:	b10d      	cbz	r5, 80069d6 <__d2b+0x32>
 80069d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80069d6:	9301      	str	r3, [sp, #4]
 80069d8:	f1b8 0300 	subs.w	r3, r8, #0
 80069dc:	d023      	beq.n	8006a26 <__d2b+0x82>
 80069de:	4668      	mov	r0, sp
 80069e0:	9300      	str	r3, [sp, #0]
 80069e2:	f7ff fd7c 	bl	80064de <__lo0bits>
 80069e6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80069ea:	b1d0      	cbz	r0, 8006a22 <__d2b+0x7e>
 80069ec:	f1c0 0320 	rsb	r3, r0, #32
 80069f0:	fa02 f303 	lsl.w	r3, r2, r3
 80069f4:	430b      	orrs	r3, r1
 80069f6:	40c2      	lsrs	r2, r0
 80069f8:	6163      	str	r3, [r4, #20]
 80069fa:	9201      	str	r2, [sp, #4]
 80069fc:	9b01      	ldr	r3, [sp, #4]
 80069fe:	61a3      	str	r3, [r4, #24]
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	bf0c      	ite	eq
 8006a04:	2201      	moveq	r2, #1
 8006a06:	2202      	movne	r2, #2
 8006a08:	6122      	str	r2, [r4, #16]
 8006a0a:	b1a5      	cbz	r5, 8006a36 <__d2b+0x92>
 8006a0c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006a10:	4405      	add	r5, r0
 8006a12:	603d      	str	r5, [r7, #0]
 8006a14:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006a18:	6030      	str	r0, [r6, #0]
 8006a1a:	4620      	mov	r0, r4
 8006a1c:	b003      	add	sp, #12
 8006a1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006a22:	6161      	str	r1, [r4, #20]
 8006a24:	e7ea      	b.n	80069fc <__d2b+0x58>
 8006a26:	a801      	add	r0, sp, #4
 8006a28:	f7ff fd59 	bl	80064de <__lo0bits>
 8006a2c:	9b01      	ldr	r3, [sp, #4]
 8006a2e:	6163      	str	r3, [r4, #20]
 8006a30:	3020      	adds	r0, #32
 8006a32:	2201      	movs	r2, #1
 8006a34:	e7e8      	b.n	8006a08 <__d2b+0x64>
 8006a36:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006a3a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006a3e:	6038      	str	r0, [r7, #0]
 8006a40:	6918      	ldr	r0, [r3, #16]
 8006a42:	f7ff fd2d 	bl	80064a0 <__hi0bits>
 8006a46:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006a4a:	e7e5      	b.n	8006a18 <__d2b+0x74>
 8006a4c:	080072e0 	.word	0x080072e0
 8006a50:	080072f1 	.word	0x080072f1

08006a54 <__sflush_r>:
 8006a54:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006a58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a5c:	0716      	lsls	r6, r2, #28
 8006a5e:	4605      	mov	r5, r0
 8006a60:	460c      	mov	r4, r1
 8006a62:	d454      	bmi.n	8006b0e <__sflush_r+0xba>
 8006a64:	684b      	ldr	r3, [r1, #4]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	dc02      	bgt.n	8006a70 <__sflush_r+0x1c>
 8006a6a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	dd48      	ble.n	8006b02 <__sflush_r+0xae>
 8006a70:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006a72:	2e00      	cmp	r6, #0
 8006a74:	d045      	beq.n	8006b02 <__sflush_r+0xae>
 8006a76:	2300      	movs	r3, #0
 8006a78:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006a7c:	682f      	ldr	r7, [r5, #0]
 8006a7e:	6a21      	ldr	r1, [r4, #32]
 8006a80:	602b      	str	r3, [r5, #0]
 8006a82:	d030      	beq.n	8006ae6 <__sflush_r+0x92>
 8006a84:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006a86:	89a3      	ldrh	r3, [r4, #12]
 8006a88:	0759      	lsls	r1, r3, #29
 8006a8a:	d505      	bpl.n	8006a98 <__sflush_r+0x44>
 8006a8c:	6863      	ldr	r3, [r4, #4]
 8006a8e:	1ad2      	subs	r2, r2, r3
 8006a90:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006a92:	b10b      	cbz	r3, 8006a98 <__sflush_r+0x44>
 8006a94:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006a96:	1ad2      	subs	r2, r2, r3
 8006a98:	2300      	movs	r3, #0
 8006a9a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006a9c:	6a21      	ldr	r1, [r4, #32]
 8006a9e:	4628      	mov	r0, r5
 8006aa0:	47b0      	blx	r6
 8006aa2:	1c43      	adds	r3, r0, #1
 8006aa4:	89a3      	ldrh	r3, [r4, #12]
 8006aa6:	d106      	bne.n	8006ab6 <__sflush_r+0x62>
 8006aa8:	6829      	ldr	r1, [r5, #0]
 8006aaa:	291d      	cmp	r1, #29
 8006aac:	d82b      	bhi.n	8006b06 <__sflush_r+0xb2>
 8006aae:	4a2a      	ldr	r2, [pc, #168]	@ (8006b58 <__sflush_r+0x104>)
 8006ab0:	410a      	asrs	r2, r1
 8006ab2:	07d6      	lsls	r6, r2, #31
 8006ab4:	d427      	bmi.n	8006b06 <__sflush_r+0xb2>
 8006ab6:	2200      	movs	r2, #0
 8006ab8:	6062      	str	r2, [r4, #4]
 8006aba:	04d9      	lsls	r1, r3, #19
 8006abc:	6922      	ldr	r2, [r4, #16]
 8006abe:	6022      	str	r2, [r4, #0]
 8006ac0:	d504      	bpl.n	8006acc <__sflush_r+0x78>
 8006ac2:	1c42      	adds	r2, r0, #1
 8006ac4:	d101      	bne.n	8006aca <__sflush_r+0x76>
 8006ac6:	682b      	ldr	r3, [r5, #0]
 8006ac8:	b903      	cbnz	r3, 8006acc <__sflush_r+0x78>
 8006aca:	6560      	str	r0, [r4, #84]	@ 0x54
 8006acc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006ace:	602f      	str	r7, [r5, #0]
 8006ad0:	b1b9      	cbz	r1, 8006b02 <__sflush_r+0xae>
 8006ad2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006ad6:	4299      	cmp	r1, r3
 8006ad8:	d002      	beq.n	8006ae0 <__sflush_r+0x8c>
 8006ada:	4628      	mov	r0, r5
 8006adc:	f7ff fb38 	bl	8006150 <_free_r>
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	6363      	str	r3, [r4, #52]	@ 0x34
 8006ae4:	e00d      	b.n	8006b02 <__sflush_r+0xae>
 8006ae6:	2301      	movs	r3, #1
 8006ae8:	4628      	mov	r0, r5
 8006aea:	47b0      	blx	r6
 8006aec:	4602      	mov	r2, r0
 8006aee:	1c50      	adds	r0, r2, #1
 8006af0:	d1c9      	bne.n	8006a86 <__sflush_r+0x32>
 8006af2:	682b      	ldr	r3, [r5, #0]
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d0c6      	beq.n	8006a86 <__sflush_r+0x32>
 8006af8:	2b1d      	cmp	r3, #29
 8006afa:	d001      	beq.n	8006b00 <__sflush_r+0xac>
 8006afc:	2b16      	cmp	r3, #22
 8006afe:	d11e      	bne.n	8006b3e <__sflush_r+0xea>
 8006b00:	602f      	str	r7, [r5, #0]
 8006b02:	2000      	movs	r0, #0
 8006b04:	e022      	b.n	8006b4c <__sflush_r+0xf8>
 8006b06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006b0a:	b21b      	sxth	r3, r3
 8006b0c:	e01b      	b.n	8006b46 <__sflush_r+0xf2>
 8006b0e:	690f      	ldr	r7, [r1, #16]
 8006b10:	2f00      	cmp	r7, #0
 8006b12:	d0f6      	beq.n	8006b02 <__sflush_r+0xae>
 8006b14:	0793      	lsls	r3, r2, #30
 8006b16:	680e      	ldr	r6, [r1, #0]
 8006b18:	bf08      	it	eq
 8006b1a:	694b      	ldreq	r3, [r1, #20]
 8006b1c:	600f      	str	r7, [r1, #0]
 8006b1e:	bf18      	it	ne
 8006b20:	2300      	movne	r3, #0
 8006b22:	eba6 0807 	sub.w	r8, r6, r7
 8006b26:	608b      	str	r3, [r1, #8]
 8006b28:	f1b8 0f00 	cmp.w	r8, #0
 8006b2c:	dde9      	ble.n	8006b02 <__sflush_r+0xae>
 8006b2e:	6a21      	ldr	r1, [r4, #32]
 8006b30:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006b32:	4643      	mov	r3, r8
 8006b34:	463a      	mov	r2, r7
 8006b36:	4628      	mov	r0, r5
 8006b38:	47b0      	blx	r6
 8006b3a:	2800      	cmp	r0, #0
 8006b3c:	dc08      	bgt.n	8006b50 <__sflush_r+0xfc>
 8006b3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b42:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006b46:	81a3      	strh	r3, [r4, #12]
 8006b48:	f04f 30ff 	mov.w	r0, #4294967295
 8006b4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b50:	4407      	add	r7, r0
 8006b52:	eba8 0800 	sub.w	r8, r8, r0
 8006b56:	e7e7      	b.n	8006b28 <__sflush_r+0xd4>
 8006b58:	dfbffffe 	.word	0xdfbffffe

08006b5c <_fflush_r>:
 8006b5c:	b538      	push	{r3, r4, r5, lr}
 8006b5e:	690b      	ldr	r3, [r1, #16]
 8006b60:	4605      	mov	r5, r0
 8006b62:	460c      	mov	r4, r1
 8006b64:	b913      	cbnz	r3, 8006b6c <_fflush_r+0x10>
 8006b66:	2500      	movs	r5, #0
 8006b68:	4628      	mov	r0, r5
 8006b6a:	bd38      	pop	{r3, r4, r5, pc}
 8006b6c:	b118      	cbz	r0, 8006b76 <_fflush_r+0x1a>
 8006b6e:	6a03      	ldr	r3, [r0, #32]
 8006b70:	b90b      	cbnz	r3, 8006b76 <_fflush_r+0x1a>
 8006b72:	f7fe fba5 	bl	80052c0 <__sinit>
 8006b76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d0f3      	beq.n	8006b66 <_fflush_r+0xa>
 8006b7e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006b80:	07d0      	lsls	r0, r2, #31
 8006b82:	d404      	bmi.n	8006b8e <_fflush_r+0x32>
 8006b84:	0599      	lsls	r1, r3, #22
 8006b86:	d402      	bmi.n	8006b8e <_fflush_r+0x32>
 8006b88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006b8a:	f7fe fc90 	bl	80054ae <__retarget_lock_acquire_recursive>
 8006b8e:	4628      	mov	r0, r5
 8006b90:	4621      	mov	r1, r4
 8006b92:	f7ff ff5f 	bl	8006a54 <__sflush_r>
 8006b96:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006b98:	07da      	lsls	r2, r3, #31
 8006b9a:	4605      	mov	r5, r0
 8006b9c:	d4e4      	bmi.n	8006b68 <_fflush_r+0xc>
 8006b9e:	89a3      	ldrh	r3, [r4, #12]
 8006ba0:	059b      	lsls	r3, r3, #22
 8006ba2:	d4e1      	bmi.n	8006b68 <_fflush_r+0xc>
 8006ba4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006ba6:	f7fe fc83 	bl	80054b0 <__retarget_lock_release_recursive>
 8006baa:	e7dd      	b.n	8006b68 <_fflush_r+0xc>

08006bac <_sbrk_r>:
 8006bac:	b538      	push	{r3, r4, r5, lr}
 8006bae:	4d06      	ldr	r5, [pc, #24]	@ (8006bc8 <_sbrk_r+0x1c>)
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	4604      	mov	r4, r0
 8006bb4:	4608      	mov	r0, r1
 8006bb6:	602b      	str	r3, [r5, #0]
 8006bb8:	f7fa ffe2 	bl	8001b80 <_sbrk>
 8006bbc:	1c43      	adds	r3, r0, #1
 8006bbe:	d102      	bne.n	8006bc6 <_sbrk_r+0x1a>
 8006bc0:	682b      	ldr	r3, [r5, #0]
 8006bc2:	b103      	cbz	r3, 8006bc6 <_sbrk_r+0x1a>
 8006bc4:	6023      	str	r3, [r4, #0]
 8006bc6:	bd38      	pop	{r3, r4, r5, pc}
 8006bc8:	200004fc 	.word	0x200004fc

08006bcc <memcpy>:
 8006bcc:	440a      	add	r2, r1
 8006bce:	4291      	cmp	r1, r2
 8006bd0:	f100 33ff 	add.w	r3, r0, #4294967295
 8006bd4:	d100      	bne.n	8006bd8 <memcpy+0xc>
 8006bd6:	4770      	bx	lr
 8006bd8:	b510      	push	{r4, lr}
 8006bda:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006bde:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006be2:	4291      	cmp	r1, r2
 8006be4:	d1f9      	bne.n	8006bda <memcpy+0xe>
 8006be6:	bd10      	pop	{r4, pc}

08006be8 <__assert_func>:
 8006be8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006bea:	4614      	mov	r4, r2
 8006bec:	461a      	mov	r2, r3
 8006bee:	4b09      	ldr	r3, [pc, #36]	@ (8006c14 <__assert_func+0x2c>)
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	4605      	mov	r5, r0
 8006bf4:	68d8      	ldr	r0, [r3, #12]
 8006bf6:	b954      	cbnz	r4, 8006c0e <__assert_func+0x26>
 8006bf8:	4b07      	ldr	r3, [pc, #28]	@ (8006c18 <__assert_func+0x30>)
 8006bfa:	461c      	mov	r4, r3
 8006bfc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006c00:	9100      	str	r1, [sp, #0]
 8006c02:	462b      	mov	r3, r5
 8006c04:	4905      	ldr	r1, [pc, #20]	@ (8006c1c <__assert_func+0x34>)
 8006c06:	f000 f841 	bl	8006c8c <fiprintf>
 8006c0a:	f000 f851 	bl	8006cb0 <abort>
 8006c0e:	4b04      	ldr	r3, [pc, #16]	@ (8006c20 <__assert_func+0x38>)
 8006c10:	e7f4      	b.n	8006bfc <__assert_func+0x14>
 8006c12:	bf00      	nop
 8006c14:	20000020 	.word	0x20000020
 8006c18:	0800748d 	.word	0x0800748d
 8006c1c:	0800745f 	.word	0x0800745f
 8006c20:	08007452 	.word	0x08007452

08006c24 <_calloc_r>:
 8006c24:	b570      	push	{r4, r5, r6, lr}
 8006c26:	fba1 5402 	umull	r5, r4, r1, r2
 8006c2a:	b93c      	cbnz	r4, 8006c3c <_calloc_r+0x18>
 8006c2c:	4629      	mov	r1, r5
 8006c2e:	f7ff fb03 	bl	8006238 <_malloc_r>
 8006c32:	4606      	mov	r6, r0
 8006c34:	b928      	cbnz	r0, 8006c42 <_calloc_r+0x1e>
 8006c36:	2600      	movs	r6, #0
 8006c38:	4630      	mov	r0, r6
 8006c3a:	bd70      	pop	{r4, r5, r6, pc}
 8006c3c:	220c      	movs	r2, #12
 8006c3e:	6002      	str	r2, [r0, #0]
 8006c40:	e7f9      	b.n	8006c36 <_calloc_r+0x12>
 8006c42:	462a      	mov	r2, r5
 8006c44:	4621      	mov	r1, r4
 8006c46:	f7fe fbb4 	bl	80053b2 <memset>
 8006c4a:	e7f5      	b.n	8006c38 <_calloc_r+0x14>

08006c4c <__ascii_mbtowc>:
 8006c4c:	b082      	sub	sp, #8
 8006c4e:	b901      	cbnz	r1, 8006c52 <__ascii_mbtowc+0x6>
 8006c50:	a901      	add	r1, sp, #4
 8006c52:	b142      	cbz	r2, 8006c66 <__ascii_mbtowc+0x1a>
 8006c54:	b14b      	cbz	r3, 8006c6a <__ascii_mbtowc+0x1e>
 8006c56:	7813      	ldrb	r3, [r2, #0]
 8006c58:	600b      	str	r3, [r1, #0]
 8006c5a:	7812      	ldrb	r2, [r2, #0]
 8006c5c:	1e10      	subs	r0, r2, #0
 8006c5e:	bf18      	it	ne
 8006c60:	2001      	movne	r0, #1
 8006c62:	b002      	add	sp, #8
 8006c64:	4770      	bx	lr
 8006c66:	4610      	mov	r0, r2
 8006c68:	e7fb      	b.n	8006c62 <__ascii_mbtowc+0x16>
 8006c6a:	f06f 0001 	mvn.w	r0, #1
 8006c6e:	e7f8      	b.n	8006c62 <__ascii_mbtowc+0x16>

08006c70 <__ascii_wctomb>:
 8006c70:	4603      	mov	r3, r0
 8006c72:	4608      	mov	r0, r1
 8006c74:	b141      	cbz	r1, 8006c88 <__ascii_wctomb+0x18>
 8006c76:	2aff      	cmp	r2, #255	@ 0xff
 8006c78:	d904      	bls.n	8006c84 <__ascii_wctomb+0x14>
 8006c7a:	228a      	movs	r2, #138	@ 0x8a
 8006c7c:	601a      	str	r2, [r3, #0]
 8006c7e:	f04f 30ff 	mov.w	r0, #4294967295
 8006c82:	4770      	bx	lr
 8006c84:	700a      	strb	r2, [r1, #0]
 8006c86:	2001      	movs	r0, #1
 8006c88:	4770      	bx	lr
	...

08006c8c <fiprintf>:
 8006c8c:	b40e      	push	{r1, r2, r3}
 8006c8e:	b503      	push	{r0, r1, lr}
 8006c90:	4601      	mov	r1, r0
 8006c92:	ab03      	add	r3, sp, #12
 8006c94:	4805      	ldr	r0, [pc, #20]	@ (8006cac <fiprintf+0x20>)
 8006c96:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c9a:	6800      	ldr	r0, [r0, #0]
 8006c9c:	9301      	str	r3, [sp, #4]
 8006c9e:	f000 f837 	bl	8006d10 <_vfiprintf_r>
 8006ca2:	b002      	add	sp, #8
 8006ca4:	f85d eb04 	ldr.w	lr, [sp], #4
 8006ca8:	b003      	add	sp, #12
 8006caa:	4770      	bx	lr
 8006cac:	20000020 	.word	0x20000020

08006cb0 <abort>:
 8006cb0:	b508      	push	{r3, lr}
 8006cb2:	2006      	movs	r0, #6
 8006cb4:	f000 fa00 	bl	80070b8 <raise>
 8006cb8:	2001      	movs	r0, #1
 8006cba:	f7fa fee9 	bl	8001a90 <_exit>

08006cbe <__sfputc_r>:
 8006cbe:	6893      	ldr	r3, [r2, #8]
 8006cc0:	3b01      	subs	r3, #1
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	b410      	push	{r4}
 8006cc6:	6093      	str	r3, [r2, #8]
 8006cc8:	da08      	bge.n	8006cdc <__sfputc_r+0x1e>
 8006cca:	6994      	ldr	r4, [r2, #24]
 8006ccc:	42a3      	cmp	r3, r4
 8006cce:	db01      	blt.n	8006cd4 <__sfputc_r+0x16>
 8006cd0:	290a      	cmp	r1, #10
 8006cd2:	d103      	bne.n	8006cdc <__sfputc_r+0x1e>
 8006cd4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006cd8:	f000 b932 	b.w	8006f40 <__swbuf_r>
 8006cdc:	6813      	ldr	r3, [r2, #0]
 8006cde:	1c58      	adds	r0, r3, #1
 8006ce0:	6010      	str	r0, [r2, #0]
 8006ce2:	7019      	strb	r1, [r3, #0]
 8006ce4:	4608      	mov	r0, r1
 8006ce6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006cea:	4770      	bx	lr

08006cec <__sfputs_r>:
 8006cec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cee:	4606      	mov	r6, r0
 8006cf0:	460f      	mov	r7, r1
 8006cf2:	4614      	mov	r4, r2
 8006cf4:	18d5      	adds	r5, r2, r3
 8006cf6:	42ac      	cmp	r4, r5
 8006cf8:	d101      	bne.n	8006cfe <__sfputs_r+0x12>
 8006cfa:	2000      	movs	r0, #0
 8006cfc:	e007      	b.n	8006d0e <__sfputs_r+0x22>
 8006cfe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d02:	463a      	mov	r2, r7
 8006d04:	4630      	mov	r0, r6
 8006d06:	f7ff ffda 	bl	8006cbe <__sfputc_r>
 8006d0a:	1c43      	adds	r3, r0, #1
 8006d0c:	d1f3      	bne.n	8006cf6 <__sfputs_r+0xa>
 8006d0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006d10 <_vfiprintf_r>:
 8006d10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d14:	460d      	mov	r5, r1
 8006d16:	b09d      	sub	sp, #116	@ 0x74
 8006d18:	4614      	mov	r4, r2
 8006d1a:	4698      	mov	r8, r3
 8006d1c:	4606      	mov	r6, r0
 8006d1e:	b118      	cbz	r0, 8006d28 <_vfiprintf_r+0x18>
 8006d20:	6a03      	ldr	r3, [r0, #32]
 8006d22:	b90b      	cbnz	r3, 8006d28 <_vfiprintf_r+0x18>
 8006d24:	f7fe facc 	bl	80052c0 <__sinit>
 8006d28:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006d2a:	07d9      	lsls	r1, r3, #31
 8006d2c:	d405      	bmi.n	8006d3a <_vfiprintf_r+0x2a>
 8006d2e:	89ab      	ldrh	r3, [r5, #12]
 8006d30:	059a      	lsls	r2, r3, #22
 8006d32:	d402      	bmi.n	8006d3a <_vfiprintf_r+0x2a>
 8006d34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006d36:	f7fe fbba 	bl	80054ae <__retarget_lock_acquire_recursive>
 8006d3a:	89ab      	ldrh	r3, [r5, #12]
 8006d3c:	071b      	lsls	r3, r3, #28
 8006d3e:	d501      	bpl.n	8006d44 <_vfiprintf_r+0x34>
 8006d40:	692b      	ldr	r3, [r5, #16]
 8006d42:	b99b      	cbnz	r3, 8006d6c <_vfiprintf_r+0x5c>
 8006d44:	4629      	mov	r1, r5
 8006d46:	4630      	mov	r0, r6
 8006d48:	f000 f938 	bl	8006fbc <__swsetup_r>
 8006d4c:	b170      	cbz	r0, 8006d6c <_vfiprintf_r+0x5c>
 8006d4e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006d50:	07dc      	lsls	r4, r3, #31
 8006d52:	d504      	bpl.n	8006d5e <_vfiprintf_r+0x4e>
 8006d54:	f04f 30ff 	mov.w	r0, #4294967295
 8006d58:	b01d      	add	sp, #116	@ 0x74
 8006d5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d5e:	89ab      	ldrh	r3, [r5, #12]
 8006d60:	0598      	lsls	r0, r3, #22
 8006d62:	d4f7      	bmi.n	8006d54 <_vfiprintf_r+0x44>
 8006d64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006d66:	f7fe fba3 	bl	80054b0 <__retarget_lock_release_recursive>
 8006d6a:	e7f3      	b.n	8006d54 <_vfiprintf_r+0x44>
 8006d6c:	2300      	movs	r3, #0
 8006d6e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d70:	2320      	movs	r3, #32
 8006d72:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006d76:	f8cd 800c 	str.w	r8, [sp, #12]
 8006d7a:	2330      	movs	r3, #48	@ 0x30
 8006d7c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006f2c <_vfiprintf_r+0x21c>
 8006d80:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006d84:	f04f 0901 	mov.w	r9, #1
 8006d88:	4623      	mov	r3, r4
 8006d8a:	469a      	mov	sl, r3
 8006d8c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006d90:	b10a      	cbz	r2, 8006d96 <_vfiprintf_r+0x86>
 8006d92:	2a25      	cmp	r2, #37	@ 0x25
 8006d94:	d1f9      	bne.n	8006d8a <_vfiprintf_r+0x7a>
 8006d96:	ebba 0b04 	subs.w	fp, sl, r4
 8006d9a:	d00b      	beq.n	8006db4 <_vfiprintf_r+0xa4>
 8006d9c:	465b      	mov	r3, fp
 8006d9e:	4622      	mov	r2, r4
 8006da0:	4629      	mov	r1, r5
 8006da2:	4630      	mov	r0, r6
 8006da4:	f7ff ffa2 	bl	8006cec <__sfputs_r>
 8006da8:	3001      	adds	r0, #1
 8006daa:	f000 80a7 	beq.w	8006efc <_vfiprintf_r+0x1ec>
 8006dae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006db0:	445a      	add	r2, fp
 8006db2:	9209      	str	r2, [sp, #36]	@ 0x24
 8006db4:	f89a 3000 	ldrb.w	r3, [sl]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	f000 809f 	beq.w	8006efc <_vfiprintf_r+0x1ec>
 8006dbe:	2300      	movs	r3, #0
 8006dc0:	f04f 32ff 	mov.w	r2, #4294967295
 8006dc4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006dc8:	f10a 0a01 	add.w	sl, sl, #1
 8006dcc:	9304      	str	r3, [sp, #16]
 8006dce:	9307      	str	r3, [sp, #28]
 8006dd0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006dd4:	931a      	str	r3, [sp, #104]	@ 0x68
 8006dd6:	4654      	mov	r4, sl
 8006dd8:	2205      	movs	r2, #5
 8006dda:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006dde:	4853      	ldr	r0, [pc, #332]	@ (8006f2c <_vfiprintf_r+0x21c>)
 8006de0:	f7f9 f9fe 	bl	80001e0 <memchr>
 8006de4:	9a04      	ldr	r2, [sp, #16]
 8006de6:	b9d8      	cbnz	r0, 8006e20 <_vfiprintf_r+0x110>
 8006de8:	06d1      	lsls	r1, r2, #27
 8006dea:	bf44      	itt	mi
 8006dec:	2320      	movmi	r3, #32
 8006dee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006df2:	0713      	lsls	r3, r2, #28
 8006df4:	bf44      	itt	mi
 8006df6:	232b      	movmi	r3, #43	@ 0x2b
 8006df8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006dfc:	f89a 3000 	ldrb.w	r3, [sl]
 8006e00:	2b2a      	cmp	r3, #42	@ 0x2a
 8006e02:	d015      	beq.n	8006e30 <_vfiprintf_r+0x120>
 8006e04:	9a07      	ldr	r2, [sp, #28]
 8006e06:	4654      	mov	r4, sl
 8006e08:	2000      	movs	r0, #0
 8006e0a:	f04f 0c0a 	mov.w	ip, #10
 8006e0e:	4621      	mov	r1, r4
 8006e10:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006e14:	3b30      	subs	r3, #48	@ 0x30
 8006e16:	2b09      	cmp	r3, #9
 8006e18:	d94b      	bls.n	8006eb2 <_vfiprintf_r+0x1a2>
 8006e1a:	b1b0      	cbz	r0, 8006e4a <_vfiprintf_r+0x13a>
 8006e1c:	9207      	str	r2, [sp, #28]
 8006e1e:	e014      	b.n	8006e4a <_vfiprintf_r+0x13a>
 8006e20:	eba0 0308 	sub.w	r3, r0, r8
 8006e24:	fa09 f303 	lsl.w	r3, r9, r3
 8006e28:	4313      	orrs	r3, r2
 8006e2a:	9304      	str	r3, [sp, #16]
 8006e2c:	46a2      	mov	sl, r4
 8006e2e:	e7d2      	b.n	8006dd6 <_vfiprintf_r+0xc6>
 8006e30:	9b03      	ldr	r3, [sp, #12]
 8006e32:	1d19      	adds	r1, r3, #4
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	9103      	str	r1, [sp, #12]
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	bfbb      	ittet	lt
 8006e3c:	425b      	neglt	r3, r3
 8006e3e:	f042 0202 	orrlt.w	r2, r2, #2
 8006e42:	9307      	strge	r3, [sp, #28]
 8006e44:	9307      	strlt	r3, [sp, #28]
 8006e46:	bfb8      	it	lt
 8006e48:	9204      	strlt	r2, [sp, #16]
 8006e4a:	7823      	ldrb	r3, [r4, #0]
 8006e4c:	2b2e      	cmp	r3, #46	@ 0x2e
 8006e4e:	d10a      	bne.n	8006e66 <_vfiprintf_r+0x156>
 8006e50:	7863      	ldrb	r3, [r4, #1]
 8006e52:	2b2a      	cmp	r3, #42	@ 0x2a
 8006e54:	d132      	bne.n	8006ebc <_vfiprintf_r+0x1ac>
 8006e56:	9b03      	ldr	r3, [sp, #12]
 8006e58:	1d1a      	adds	r2, r3, #4
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	9203      	str	r2, [sp, #12]
 8006e5e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006e62:	3402      	adds	r4, #2
 8006e64:	9305      	str	r3, [sp, #20]
 8006e66:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006f3c <_vfiprintf_r+0x22c>
 8006e6a:	7821      	ldrb	r1, [r4, #0]
 8006e6c:	2203      	movs	r2, #3
 8006e6e:	4650      	mov	r0, sl
 8006e70:	f7f9 f9b6 	bl	80001e0 <memchr>
 8006e74:	b138      	cbz	r0, 8006e86 <_vfiprintf_r+0x176>
 8006e76:	9b04      	ldr	r3, [sp, #16]
 8006e78:	eba0 000a 	sub.w	r0, r0, sl
 8006e7c:	2240      	movs	r2, #64	@ 0x40
 8006e7e:	4082      	lsls	r2, r0
 8006e80:	4313      	orrs	r3, r2
 8006e82:	3401      	adds	r4, #1
 8006e84:	9304      	str	r3, [sp, #16]
 8006e86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e8a:	4829      	ldr	r0, [pc, #164]	@ (8006f30 <_vfiprintf_r+0x220>)
 8006e8c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006e90:	2206      	movs	r2, #6
 8006e92:	f7f9 f9a5 	bl	80001e0 <memchr>
 8006e96:	2800      	cmp	r0, #0
 8006e98:	d03f      	beq.n	8006f1a <_vfiprintf_r+0x20a>
 8006e9a:	4b26      	ldr	r3, [pc, #152]	@ (8006f34 <_vfiprintf_r+0x224>)
 8006e9c:	bb1b      	cbnz	r3, 8006ee6 <_vfiprintf_r+0x1d6>
 8006e9e:	9b03      	ldr	r3, [sp, #12]
 8006ea0:	3307      	adds	r3, #7
 8006ea2:	f023 0307 	bic.w	r3, r3, #7
 8006ea6:	3308      	adds	r3, #8
 8006ea8:	9303      	str	r3, [sp, #12]
 8006eaa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006eac:	443b      	add	r3, r7
 8006eae:	9309      	str	r3, [sp, #36]	@ 0x24
 8006eb0:	e76a      	b.n	8006d88 <_vfiprintf_r+0x78>
 8006eb2:	fb0c 3202 	mla	r2, ip, r2, r3
 8006eb6:	460c      	mov	r4, r1
 8006eb8:	2001      	movs	r0, #1
 8006eba:	e7a8      	b.n	8006e0e <_vfiprintf_r+0xfe>
 8006ebc:	2300      	movs	r3, #0
 8006ebe:	3401      	adds	r4, #1
 8006ec0:	9305      	str	r3, [sp, #20]
 8006ec2:	4619      	mov	r1, r3
 8006ec4:	f04f 0c0a 	mov.w	ip, #10
 8006ec8:	4620      	mov	r0, r4
 8006eca:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006ece:	3a30      	subs	r2, #48	@ 0x30
 8006ed0:	2a09      	cmp	r2, #9
 8006ed2:	d903      	bls.n	8006edc <_vfiprintf_r+0x1cc>
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d0c6      	beq.n	8006e66 <_vfiprintf_r+0x156>
 8006ed8:	9105      	str	r1, [sp, #20]
 8006eda:	e7c4      	b.n	8006e66 <_vfiprintf_r+0x156>
 8006edc:	fb0c 2101 	mla	r1, ip, r1, r2
 8006ee0:	4604      	mov	r4, r0
 8006ee2:	2301      	movs	r3, #1
 8006ee4:	e7f0      	b.n	8006ec8 <_vfiprintf_r+0x1b8>
 8006ee6:	ab03      	add	r3, sp, #12
 8006ee8:	9300      	str	r3, [sp, #0]
 8006eea:	462a      	mov	r2, r5
 8006eec:	4b12      	ldr	r3, [pc, #72]	@ (8006f38 <_vfiprintf_r+0x228>)
 8006eee:	a904      	add	r1, sp, #16
 8006ef0:	4630      	mov	r0, r6
 8006ef2:	f7fd fda1 	bl	8004a38 <_printf_float>
 8006ef6:	4607      	mov	r7, r0
 8006ef8:	1c78      	adds	r0, r7, #1
 8006efa:	d1d6      	bne.n	8006eaa <_vfiprintf_r+0x19a>
 8006efc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006efe:	07d9      	lsls	r1, r3, #31
 8006f00:	d405      	bmi.n	8006f0e <_vfiprintf_r+0x1fe>
 8006f02:	89ab      	ldrh	r3, [r5, #12]
 8006f04:	059a      	lsls	r2, r3, #22
 8006f06:	d402      	bmi.n	8006f0e <_vfiprintf_r+0x1fe>
 8006f08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006f0a:	f7fe fad1 	bl	80054b0 <__retarget_lock_release_recursive>
 8006f0e:	89ab      	ldrh	r3, [r5, #12]
 8006f10:	065b      	lsls	r3, r3, #25
 8006f12:	f53f af1f 	bmi.w	8006d54 <_vfiprintf_r+0x44>
 8006f16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006f18:	e71e      	b.n	8006d58 <_vfiprintf_r+0x48>
 8006f1a:	ab03      	add	r3, sp, #12
 8006f1c:	9300      	str	r3, [sp, #0]
 8006f1e:	462a      	mov	r2, r5
 8006f20:	4b05      	ldr	r3, [pc, #20]	@ (8006f38 <_vfiprintf_r+0x228>)
 8006f22:	a904      	add	r1, sp, #16
 8006f24:	4630      	mov	r0, r6
 8006f26:	f7fe f81f 	bl	8004f68 <_printf_i>
 8006f2a:	e7e4      	b.n	8006ef6 <_vfiprintf_r+0x1e6>
 8006f2c:	0800758f 	.word	0x0800758f
 8006f30:	08007599 	.word	0x08007599
 8006f34:	08004a39 	.word	0x08004a39
 8006f38:	08006ced 	.word	0x08006ced
 8006f3c:	08007595 	.word	0x08007595

08006f40 <__swbuf_r>:
 8006f40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f42:	460e      	mov	r6, r1
 8006f44:	4614      	mov	r4, r2
 8006f46:	4605      	mov	r5, r0
 8006f48:	b118      	cbz	r0, 8006f52 <__swbuf_r+0x12>
 8006f4a:	6a03      	ldr	r3, [r0, #32]
 8006f4c:	b90b      	cbnz	r3, 8006f52 <__swbuf_r+0x12>
 8006f4e:	f7fe f9b7 	bl	80052c0 <__sinit>
 8006f52:	69a3      	ldr	r3, [r4, #24]
 8006f54:	60a3      	str	r3, [r4, #8]
 8006f56:	89a3      	ldrh	r3, [r4, #12]
 8006f58:	071a      	lsls	r2, r3, #28
 8006f5a:	d501      	bpl.n	8006f60 <__swbuf_r+0x20>
 8006f5c:	6923      	ldr	r3, [r4, #16]
 8006f5e:	b943      	cbnz	r3, 8006f72 <__swbuf_r+0x32>
 8006f60:	4621      	mov	r1, r4
 8006f62:	4628      	mov	r0, r5
 8006f64:	f000 f82a 	bl	8006fbc <__swsetup_r>
 8006f68:	b118      	cbz	r0, 8006f72 <__swbuf_r+0x32>
 8006f6a:	f04f 37ff 	mov.w	r7, #4294967295
 8006f6e:	4638      	mov	r0, r7
 8006f70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f72:	6823      	ldr	r3, [r4, #0]
 8006f74:	6922      	ldr	r2, [r4, #16]
 8006f76:	1a98      	subs	r0, r3, r2
 8006f78:	6963      	ldr	r3, [r4, #20]
 8006f7a:	b2f6      	uxtb	r6, r6
 8006f7c:	4283      	cmp	r3, r0
 8006f7e:	4637      	mov	r7, r6
 8006f80:	dc05      	bgt.n	8006f8e <__swbuf_r+0x4e>
 8006f82:	4621      	mov	r1, r4
 8006f84:	4628      	mov	r0, r5
 8006f86:	f7ff fde9 	bl	8006b5c <_fflush_r>
 8006f8a:	2800      	cmp	r0, #0
 8006f8c:	d1ed      	bne.n	8006f6a <__swbuf_r+0x2a>
 8006f8e:	68a3      	ldr	r3, [r4, #8]
 8006f90:	3b01      	subs	r3, #1
 8006f92:	60a3      	str	r3, [r4, #8]
 8006f94:	6823      	ldr	r3, [r4, #0]
 8006f96:	1c5a      	adds	r2, r3, #1
 8006f98:	6022      	str	r2, [r4, #0]
 8006f9a:	701e      	strb	r6, [r3, #0]
 8006f9c:	6962      	ldr	r2, [r4, #20]
 8006f9e:	1c43      	adds	r3, r0, #1
 8006fa0:	429a      	cmp	r2, r3
 8006fa2:	d004      	beq.n	8006fae <__swbuf_r+0x6e>
 8006fa4:	89a3      	ldrh	r3, [r4, #12]
 8006fa6:	07db      	lsls	r3, r3, #31
 8006fa8:	d5e1      	bpl.n	8006f6e <__swbuf_r+0x2e>
 8006faa:	2e0a      	cmp	r6, #10
 8006fac:	d1df      	bne.n	8006f6e <__swbuf_r+0x2e>
 8006fae:	4621      	mov	r1, r4
 8006fb0:	4628      	mov	r0, r5
 8006fb2:	f7ff fdd3 	bl	8006b5c <_fflush_r>
 8006fb6:	2800      	cmp	r0, #0
 8006fb8:	d0d9      	beq.n	8006f6e <__swbuf_r+0x2e>
 8006fba:	e7d6      	b.n	8006f6a <__swbuf_r+0x2a>

08006fbc <__swsetup_r>:
 8006fbc:	b538      	push	{r3, r4, r5, lr}
 8006fbe:	4b29      	ldr	r3, [pc, #164]	@ (8007064 <__swsetup_r+0xa8>)
 8006fc0:	4605      	mov	r5, r0
 8006fc2:	6818      	ldr	r0, [r3, #0]
 8006fc4:	460c      	mov	r4, r1
 8006fc6:	b118      	cbz	r0, 8006fd0 <__swsetup_r+0x14>
 8006fc8:	6a03      	ldr	r3, [r0, #32]
 8006fca:	b90b      	cbnz	r3, 8006fd0 <__swsetup_r+0x14>
 8006fcc:	f7fe f978 	bl	80052c0 <__sinit>
 8006fd0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006fd4:	0719      	lsls	r1, r3, #28
 8006fd6:	d422      	bmi.n	800701e <__swsetup_r+0x62>
 8006fd8:	06da      	lsls	r2, r3, #27
 8006fda:	d407      	bmi.n	8006fec <__swsetup_r+0x30>
 8006fdc:	2209      	movs	r2, #9
 8006fde:	602a      	str	r2, [r5, #0]
 8006fe0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006fe4:	81a3      	strh	r3, [r4, #12]
 8006fe6:	f04f 30ff 	mov.w	r0, #4294967295
 8006fea:	e033      	b.n	8007054 <__swsetup_r+0x98>
 8006fec:	0758      	lsls	r0, r3, #29
 8006fee:	d512      	bpl.n	8007016 <__swsetup_r+0x5a>
 8006ff0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006ff2:	b141      	cbz	r1, 8007006 <__swsetup_r+0x4a>
 8006ff4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006ff8:	4299      	cmp	r1, r3
 8006ffa:	d002      	beq.n	8007002 <__swsetup_r+0x46>
 8006ffc:	4628      	mov	r0, r5
 8006ffe:	f7ff f8a7 	bl	8006150 <_free_r>
 8007002:	2300      	movs	r3, #0
 8007004:	6363      	str	r3, [r4, #52]	@ 0x34
 8007006:	89a3      	ldrh	r3, [r4, #12]
 8007008:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800700c:	81a3      	strh	r3, [r4, #12]
 800700e:	2300      	movs	r3, #0
 8007010:	6063      	str	r3, [r4, #4]
 8007012:	6923      	ldr	r3, [r4, #16]
 8007014:	6023      	str	r3, [r4, #0]
 8007016:	89a3      	ldrh	r3, [r4, #12]
 8007018:	f043 0308 	orr.w	r3, r3, #8
 800701c:	81a3      	strh	r3, [r4, #12]
 800701e:	6923      	ldr	r3, [r4, #16]
 8007020:	b94b      	cbnz	r3, 8007036 <__swsetup_r+0x7a>
 8007022:	89a3      	ldrh	r3, [r4, #12]
 8007024:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007028:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800702c:	d003      	beq.n	8007036 <__swsetup_r+0x7a>
 800702e:	4621      	mov	r1, r4
 8007030:	4628      	mov	r0, r5
 8007032:	f000 f883 	bl	800713c <__smakebuf_r>
 8007036:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800703a:	f013 0201 	ands.w	r2, r3, #1
 800703e:	d00a      	beq.n	8007056 <__swsetup_r+0x9a>
 8007040:	2200      	movs	r2, #0
 8007042:	60a2      	str	r2, [r4, #8]
 8007044:	6962      	ldr	r2, [r4, #20]
 8007046:	4252      	negs	r2, r2
 8007048:	61a2      	str	r2, [r4, #24]
 800704a:	6922      	ldr	r2, [r4, #16]
 800704c:	b942      	cbnz	r2, 8007060 <__swsetup_r+0xa4>
 800704e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007052:	d1c5      	bne.n	8006fe0 <__swsetup_r+0x24>
 8007054:	bd38      	pop	{r3, r4, r5, pc}
 8007056:	0799      	lsls	r1, r3, #30
 8007058:	bf58      	it	pl
 800705a:	6962      	ldrpl	r2, [r4, #20]
 800705c:	60a2      	str	r2, [r4, #8]
 800705e:	e7f4      	b.n	800704a <__swsetup_r+0x8e>
 8007060:	2000      	movs	r0, #0
 8007062:	e7f7      	b.n	8007054 <__swsetup_r+0x98>
 8007064:	20000020 	.word	0x20000020

08007068 <_raise_r>:
 8007068:	291f      	cmp	r1, #31
 800706a:	b538      	push	{r3, r4, r5, lr}
 800706c:	4605      	mov	r5, r0
 800706e:	460c      	mov	r4, r1
 8007070:	d904      	bls.n	800707c <_raise_r+0x14>
 8007072:	2316      	movs	r3, #22
 8007074:	6003      	str	r3, [r0, #0]
 8007076:	f04f 30ff 	mov.w	r0, #4294967295
 800707a:	bd38      	pop	{r3, r4, r5, pc}
 800707c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800707e:	b112      	cbz	r2, 8007086 <_raise_r+0x1e>
 8007080:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007084:	b94b      	cbnz	r3, 800709a <_raise_r+0x32>
 8007086:	4628      	mov	r0, r5
 8007088:	f000 f830 	bl	80070ec <_getpid_r>
 800708c:	4622      	mov	r2, r4
 800708e:	4601      	mov	r1, r0
 8007090:	4628      	mov	r0, r5
 8007092:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007096:	f000 b817 	b.w	80070c8 <_kill_r>
 800709a:	2b01      	cmp	r3, #1
 800709c:	d00a      	beq.n	80070b4 <_raise_r+0x4c>
 800709e:	1c59      	adds	r1, r3, #1
 80070a0:	d103      	bne.n	80070aa <_raise_r+0x42>
 80070a2:	2316      	movs	r3, #22
 80070a4:	6003      	str	r3, [r0, #0]
 80070a6:	2001      	movs	r0, #1
 80070a8:	e7e7      	b.n	800707a <_raise_r+0x12>
 80070aa:	2100      	movs	r1, #0
 80070ac:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80070b0:	4620      	mov	r0, r4
 80070b2:	4798      	blx	r3
 80070b4:	2000      	movs	r0, #0
 80070b6:	e7e0      	b.n	800707a <_raise_r+0x12>

080070b8 <raise>:
 80070b8:	4b02      	ldr	r3, [pc, #8]	@ (80070c4 <raise+0xc>)
 80070ba:	4601      	mov	r1, r0
 80070bc:	6818      	ldr	r0, [r3, #0]
 80070be:	f7ff bfd3 	b.w	8007068 <_raise_r>
 80070c2:	bf00      	nop
 80070c4:	20000020 	.word	0x20000020

080070c8 <_kill_r>:
 80070c8:	b538      	push	{r3, r4, r5, lr}
 80070ca:	4d07      	ldr	r5, [pc, #28]	@ (80070e8 <_kill_r+0x20>)
 80070cc:	2300      	movs	r3, #0
 80070ce:	4604      	mov	r4, r0
 80070d0:	4608      	mov	r0, r1
 80070d2:	4611      	mov	r1, r2
 80070d4:	602b      	str	r3, [r5, #0]
 80070d6:	f7fa fccb 	bl	8001a70 <_kill>
 80070da:	1c43      	adds	r3, r0, #1
 80070dc:	d102      	bne.n	80070e4 <_kill_r+0x1c>
 80070de:	682b      	ldr	r3, [r5, #0]
 80070e0:	b103      	cbz	r3, 80070e4 <_kill_r+0x1c>
 80070e2:	6023      	str	r3, [r4, #0]
 80070e4:	bd38      	pop	{r3, r4, r5, pc}
 80070e6:	bf00      	nop
 80070e8:	200004fc 	.word	0x200004fc

080070ec <_getpid_r>:
 80070ec:	f7fa bcb8 	b.w	8001a60 <_getpid>

080070f0 <__swhatbuf_r>:
 80070f0:	b570      	push	{r4, r5, r6, lr}
 80070f2:	460c      	mov	r4, r1
 80070f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070f8:	2900      	cmp	r1, #0
 80070fa:	b096      	sub	sp, #88	@ 0x58
 80070fc:	4615      	mov	r5, r2
 80070fe:	461e      	mov	r6, r3
 8007100:	da0d      	bge.n	800711e <__swhatbuf_r+0x2e>
 8007102:	89a3      	ldrh	r3, [r4, #12]
 8007104:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007108:	f04f 0100 	mov.w	r1, #0
 800710c:	bf14      	ite	ne
 800710e:	2340      	movne	r3, #64	@ 0x40
 8007110:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007114:	2000      	movs	r0, #0
 8007116:	6031      	str	r1, [r6, #0]
 8007118:	602b      	str	r3, [r5, #0]
 800711a:	b016      	add	sp, #88	@ 0x58
 800711c:	bd70      	pop	{r4, r5, r6, pc}
 800711e:	466a      	mov	r2, sp
 8007120:	f000 f848 	bl	80071b4 <_fstat_r>
 8007124:	2800      	cmp	r0, #0
 8007126:	dbec      	blt.n	8007102 <__swhatbuf_r+0x12>
 8007128:	9901      	ldr	r1, [sp, #4]
 800712a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800712e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007132:	4259      	negs	r1, r3
 8007134:	4159      	adcs	r1, r3
 8007136:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800713a:	e7eb      	b.n	8007114 <__swhatbuf_r+0x24>

0800713c <__smakebuf_r>:
 800713c:	898b      	ldrh	r3, [r1, #12]
 800713e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007140:	079d      	lsls	r5, r3, #30
 8007142:	4606      	mov	r6, r0
 8007144:	460c      	mov	r4, r1
 8007146:	d507      	bpl.n	8007158 <__smakebuf_r+0x1c>
 8007148:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800714c:	6023      	str	r3, [r4, #0]
 800714e:	6123      	str	r3, [r4, #16]
 8007150:	2301      	movs	r3, #1
 8007152:	6163      	str	r3, [r4, #20]
 8007154:	b003      	add	sp, #12
 8007156:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007158:	ab01      	add	r3, sp, #4
 800715a:	466a      	mov	r2, sp
 800715c:	f7ff ffc8 	bl	80070f0 <__swhatbuf_r>
 8007160:	9f00      	ldr	r7, [sp, #0]
 8007162:	4605      	mov	r5, r0
 8007164:	4639      	mov	r1, r7
 8007166:	4630      	mov	r0, r6
 8007168:	f7ff f866 	bl	8006238 <_malloc_r>
 800716c:	b948      	cbnz	r0, 8007182 <__smakebuf_r+0x46>
 800716e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007172:	059a      	lsls	r2, r3, #22
 8007174:	d4ee      	bmi.n	8007154 <__smakebuf_r+0x18>
 8007176:	f023 0303 	bic.w	r3, r3, #3
 800717a:	f043 0302 	orr.w	r3, r3, #2
 800717e:	81a3      	strh	r3, [r4, #12]
 8007180:	e7e2      	b.n	8007148 <__smakebuf_r+0xc>
 8007182:	89a3      	ldrh	r3, [r4, #12]
 8007184:	6020      	str	r0, [r4, #0]
 8007186:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800718a:	81a3      	strh	r3, [r4, #12]
 800718c:	9b01      	ldr	r3, [sp, #4]
 800718e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007192:	b15b      	cbz	r3, 80071ac <__smakebuf_r+0x70>
 8007194:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007198:	4630      	mov	r0, r6
 800719a:	f000 f81d 	bl	80071d8 <_isatty_r>
 800719e:	b128      	cbz	r0, 80071ac <__smakebuf_r+0x70>
 80071a0:	89a3      	ldrh	r3, [r4, #12]
 80071a2:	f023 0303 	bic.w	r3, r3, #3
 80071a6:	f043 0301 	orr.w	r3, r3, #1
 80071aa:	81a3      	strh	r3, [r4, #12]
 80071ac:	89a3      	ldrh	r3, [r4, #12]
 80071ae:	431d      	orrs	r5, r3
 80071b0:	81a5      	strh	r5, [r4, #12]
 80071b2:	e7cf      	b.n	8007154 <__smakebuf_r+0x18>

080071b4 <_fstat_r>:
 80071b4:	b538      	push	{r3, r4, r5, lr}
 80071b6:	4d07      	ldr	r5, [pc, #28]	@ (80071d4 <_fstat_r+0x20>)
 80071b8:	2300      	movs	r3, #0
 80071ba:	4604      	mov	r4, r0
 80071bc:	4608      	mov	r0, r1
 80071be:	4611      	mov	r1, r2
 80071c0:	602b      	str	r3, [r5, #0]
 80071c2:	f7fa fcb5 	bl	8001b30 <_fstat>
 80071c6:	1c43      	adds	r3, r0, #1
 80071c8:	d102      	bne.n	80071d0 <_fstat_r+0x1c>
 80071ca:	682b      	ldr	r3, [r5, #0]
 80071cc:	b103      	cbz	r3, 80071d0 <_fstat_r+0x1c>
 80071ce:	6023      	str	r3, [r4, #0]
 80071d0:	bd38      	pop	{r3, r4, r5, pc}
 80071d2:	bf00      	nop
 80071d4:	200004fc 	.word	0x200004fc

080071d8 <_isatty_r>:
 80071d8:	b538      	push	{r3, r4, r5, lr}
 80071da:	4d06      	ldr	r5, [pc, #24]	@ (80071f4 <_isatty_r+0x1c>)
 80071dc:	2300      	movs	r3, #0
 80071de:	4604      	mov	r4, r0
 80071e0:	4608      	mov	r0, r1
 80071e2:	602b      	str	r3, [r5, #0]
 80071e4:	f7fa fcb4 	bl	8001b50 <_isatty>
 80071e8:	1c43      	adds	r3, r0, #1
 80071ea:	d102      	bne.n	80071f2 <_isatty_r+0x1a>
 80071ec:	682b      	ldr	r3, [r5, #0]
 80071ee:	b103      	cbz	r3, 80071f2 <_isatty_r+0x1a>
 80071f0:	6023      	str	r3, [r4, #0]
 80071f2:	bd38      	pop	{r3, r4, r5, pc}
 80071f4:	200004fc 	.word	0x200004fc

080071f8 <_init>:
 80071f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071fa:	bf00      	nop
 80071fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071fe:	bc08      	pop	{r3}
 8007200:	469e      	mov	lr, r3
 8007202:	4770      	bx	lr

08007204 <_fini>:
 8007204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007206:	bf00      	nop
 8007208:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800720a:	bc08      	pop	{r3}
 800720c:	469e      	mov	lr, r3
 800720e:	4770      	bx	lr
