-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.1
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity getInitOffsetForNext_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    select_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    select_V_empty_n : IN STD_LOGIC;
    select_V_read : OUT STD_LOGIC;
    miniSumStreamScale1_V_V_dout : IN STD_LOGIC_VECTOR (14 downto 0);
    miniSumStreamScale1_V_V_empty_n : IN STD_LOGIC;
    miniSumStreamScale1_V_V_read : OUT STD_LOGIC;
    OFRetStreamScale1_V_V_dout : IN STD_LOGIC_VECTOR (5 downto 0);
    OFRetStreamScale1_V_V_empty_n : IN STD_LOGIC;
    OFRetStreamScale1_V_V_read : OUT STD_LOGIC;
    xInitOffsetScale1StreamCopy_V_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    xInitOffsetScale1StreamCopy_V_V_empty_n : IN STD_LOGIC;
    xInitOffsetScale1StreamCopy_V_V_read : OUT STD_LOGIC;
    yInitOffsetScale1StreamCopy_V_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    yInitOffsetScale1StreamCopy_V_V_empty_n : IN STD_LOGIC;
    yInitOffsetScale1StreamCopy_V_V_read : OUT STD_LOGIC;
    xInitOffsetScale0Stream_V_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    xInitOffsetScale0Stream_V_V_full_n : IN STD_LOGIC;
    xInitOffsetScale0Stream_V_V_write : OUT STD_LOGIC;
    yInitOffsetScale0Stream_V_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    yInitOffsetScale0Stream_V_V_full_n : IN STD_LOGIC;
    yInitOffsetScale0Stream_V_V_write : OUT STD_LOGIC;
    miniSumStreamScale1Copy_V_V_din : OUT STD_LOGIC_VECTOR (14 downto 0);
    miniSumStreamScale1Copy_V_V_full_n : IN STD_LOGIC;
    miniSumStreamScale1Copy_V_V_write : OUT STD_LOGIC;
    OFRetStreamScale1Copy_V_V_din : OUT STD_LOGIC_VECTOR (5 downto 0);
    OFRetStreamScale1Copy_V_V_full_n : IN STD_LOGIC;
    OFRetStreamScale1Copy_V_V_write : OUT STD_LOGIC );
end;


architecture behav of getInitOffsetForNext_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv8_FA : STD_LOGIC_VECTOR (7 downto 0) := "11111010";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal select_V_blk_n : STD_LOGIC;
    signal miniSumStreamScale1_V_V_blk_n : STD_LOGIC;
    signal OFRetStreamScale1_V_V_blk_n : STD_LOGIC;
    signal xInitOffsetScale1StreamCopy_V_V_blk_n : STD_LOGIC;
    signal yInitOffsetScale1StreamCopy_V_V_blk_n : STD_LOGIC;
    signal xInitOffsetScale0Stream_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal select_V_read_reg_192 : STD_LOGIC_VECTOR (0 downto 0);
    signal yInitOffsetScale0Stream_V_V_blk_n : STD_LOGIC;
    signal miniSumStreamScale1Copy_V_V_blk_n : STD_LOGIC;
    signal OFRetStreamScale1Copy_V_V_blk_n : STD_LOGIC;
    signal ap_block_state1 : BOOLEAN;
    signal tmp_V_reg_196 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_V_165_reg_201 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp6_i_fu_134_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp6_i_reg_206 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp41_i_fu_158_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp41_i_reg_211 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_state2 : BOOLEAN;
    signal tmp_fu_122_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2530_fu_130_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_i_fu_126_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Result_i_fu_140_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2531_fu_154_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_4265_i_fu_150_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp3_i_fu_164_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp5_i_fu_178_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not((((select_V_read_reg_192 = ap_const_lv1_1) and (yInitOffsetScale0Stream_V_V_full_n = ap_const_logic_0)) or ((select_V_read_reg_192 = ap_const_lv1_1) and (xInitOffsetScale0Stream_V_V_full_n = ap_const_logic_0)) or ((select_V_read_reg_192 = ap_const_lv1_1) and (miniSumStreamScale1Copy_V_V_full_n = ap_const_logic_0)) or ((select_V_read_reg_192 = ap_const_lv1_1) and (ap_const_logic_0 = OFRetStreamScale1Copy_V_V_full_n)))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (select_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((select_V_dout = ap_const_lv1_1) and (yInitOffsetScale1StreamCopy_V_V_empty_n = ap_const_logic_0)) or ((select_V_dout = ap_const_lv1_1) and (xInitOffsetScale1StreamCopy_V_V_empty_n = ap_const_logic_0)) or ((select_V_dout = ap_const_lv1_1) and (miniSumStreamScale1_V_V_empty_n = ap_const_logic_0)) or ((select_V_dout = ap_const_lv1_1) and (ap_const_logic_0 = OFRetStreamScale1_V_V_empty_n)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                select_V_read_reg_192 <= select_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (select_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((select_V_dout = ap_const_lv1_1) and (yInitOffsetScale1StreamCopy_V_V_empty_n = ap_const_logic_0)) or ((select_V_dout = ap_const_lv1_1) and (xInitOffsetScale1StreamCopy_V_V_empty_n = ap_const_logic_0)) or ((select_V_dout = ap_const_lv1_1) and (miniSumStreamScale1_V_V_empty_n = ap_const_logic_0)) or ((select_V_dout = ap_const_lv1_1) and (ap_const_logic_0 = OFRetStreamScale1_V_V_empty_n)))) and (select_V_dout = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                tmp41_i_reg_211 <= tmp41_i_fu_158_p2;
                tmp6_i_reg_206 <= tmp6_i_fu_134_p2;
                tmp_V_165_reg_201 <= miniSumStreamScale1_V_V_dout;
                tmp_V_reg_196 <= OFRetStreamScale1_V_V_dout;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, select_V_dout, select_V_empty_n, miniSumStreamScale1_V_V_empty_n, OFRetStreamScale1_V_V_empty_n, xInitOffsetScale1StreamCopy_V_V_empty_n, yInitOffsetScale1StreamCopy_V_V_empty_n, xInitOffsetScale0Stream_V_V_full_n, yInitOffsetScale0Stream_V_V_full_n, miniSumStreamScale1Copy_V_V_full_n, OFRetStreamScale1Copy_V_V_full_n, ap_CS_fsm_state2, select_V_read_reg_192)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (select_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((select_V_dout = ap_const_lv1_1) and (yInitOffsetScale1StreamCopy_V_V_empty_n = ap_const_logic_0)) or ((select_V_dout = ap_const_lv1_1) and (xInitOffsetScale1StreamCopy_V_V_empty_n = ap_const_logic_0)) or ((select_V_dout = ap_const_lv1_1) and (miniSumStreamScale1_V_V_empty_n = ap_const_logic_0)) or ((select_V_dout = ap_const_lv1_1) and (ap_const_logic_0 = OFRetStreamScale1_V_V_empty_n)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if ((not((((select_V_read_reg_192 = ap_const_lv1_1) and (yInitOffsetScale0Stream_V_V_full_n = ap_const_logic_0)) or ((select_V_read_reg_192 = ap_const_lv1_1) and (xInitOffsetScale0Stream_V_V_full_n = ap_const_logic_0)) or ((select_V_read_reg_192 = ap_const_lv1_1) and (miniSumStreamScale1Copy_V_V_full_n = ap_const_logic_0)) or ((select_V_read_reg_192 = ap_const_lv1_1) and (ap_const_logic_0 = OFRetStreamScale1Copy_V_V_full_n)))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;

    OFRetStreamScale1Copy_V_V_blk_n_assign_proc : process(OFRetStreamScale1Copy_V_V_full_n, ap_CS_fsm_state2, select_V_read_reg_192)
    begin
        if (((select_V_read_reg_192 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            OFRetStreamScale1Copy_V_V_blk_n <= OFRetStreamScale1Copy_V_V_full_n;
        else 
            OFRetStreamScale1Copy_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    OFRetStreamScale1Copy_V_V_din <= tmp_V_reg_196;

    OFRetStreamScale1Copy_V_V_write_assign_proc : process(xInitOffsetScale0Stream_V_V_full_n, yInitOffsetScale0Stream_V_V_full_n, miniSumStreamScale1Copy_V_V_full_n, OFRetStreamScale1Copy_V_V_full_n, ap_CS_fsm_state2, select_V_read_reg_192)
    begin
        if ((not((((select_V_read_reg_192 = ap_const_lv1_1) and (yInitOffsetScale0Stream_V_V_full_n = ap_const_logic_0)) or ((select_V_read_reg_192 = ap_const_lv1_1) and (xInitOffsetScale0Stream_V_V_full_n = ap_const_logic_0)) or ((select_V_read_reg_192 = ap_const_lv1_1) and (miniSumStreamScale1Copy_V_V_full_n = ap_const_logic_0)) or ((select_V_read_reg_192 = ap_const_lv1_1) and (ap_const_logic_0 = OFRetStreamScale1Copy_V_V_full_n)))) and (select_V_read_reg_192 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            OFRetStreamScale1Copy_V_V_write <= ap_const_logic_1;
        else 
            OFRetStreamScale1Copy_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    OFRetStreamScale1_V_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, select_V_dout, OFRetStreamScale1_V_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (select_V_dout = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            OFRetStreamScale1_V_V_blk_n <= OFRetStreamScale1_V_V_empty_n;
        else 
            OFRetStreamScale1_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    OFRetStreamScale1_V_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, select_V_dout, select_V_empty_n, miniSumStreamScale1_V_V_empty_n, OFRetStreamScale1_V_V_empty_n, xInitOffsetScale1StreamCopy_V_V_empty_n, yInitOffsetScale1StreamCopy_V_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (select_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((select_V_dout = ap_const_lv1_1) and (yInitOffsetScale1StreamCopy_V_V_empty_n = ap_const_logic_0)) or ((select_V_dout = ap_const_lv1_1) and (xInitOffsetScale1StreamCopy_V_V_empty_n = ap_const_logic_0)) or ((select_V_dout = ap_const_lv1_1) and (miniSumStreamScale1_V_V_empty_n = ap_const_logic_0)) or ((select_V_dout = ap_const_lv1_1) and (ap_const_logic_0 = OFRetStreamScale1_V_V_empty_n)))) and (select_V_dout = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            OFRetStreamScale1_V_V_read <= ap_const_logic_1;
        else 
            OFRetStreamScale1_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, select_V_dout, select_V_empty_n, miniSumStreamScale1_V_V_empty_n, OFRetStreamScale1_V_V_empty_n, xInitOffsetScale1StreamCopy_V_V_empty_n, yInitOffsetScale1StreamCopy_V_V_empty_n)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (select_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((select_V_dout = ap_const_lv1_1) and (yInitOffsetScale1StreamCopy_V_V_empty_n = ap_const_logic_0)) or ((select_V_dout = ap_const_lv1_1) and (xInitOffsetScale1StreamCopy_V_V_empty_n = ap_const_logic_0)) or ((select_V_dout = ap_const_lv1_1) and (miniSumStreamScale1_V_V_empty_n = ap_const_logic_0)) or ((select_V_dout = ap_const_lv1_1) and (ap_const_logic_0 = OFRetStreamScale1_V_V_empty_n)));
    end process;


    ap_block_state2_assign_proc : process(xInitOffsetScale0Stream_V_V_full_n, yInitOffsetScale0Stream_V_V_full_n, miniSumStreamScale1Copy_V_V_full_n, OFRetStreamScale1Copy_V_V_full_n, select_V_read_reg_192)
    begin
                ap_block_state2 <= (((select_V_read_reg_192 = ap_const_lv1_1) and (yInitOffsetScale0Stream_V_V_full_n = ap_const_logic_0)) or ((select_V_read_reg_192 = ap_const_lv1_1) and (xInitOffsetScale0Stream_V_V_full_n = ap_const_logic_0)) or ((select_V_read_reg_192 = ap_const_lv1_1) and (miniSumStreamScale1Copy_V_V_full_n = ap_const_logic_0)) or ((select_V_read_reg_192 = ap_const_lv1_1) and (ap_const_logic_0 = OFRetStreamScale1Copy_V_V_full_n)));
    end process;


    ap_done_assign_proc : process(ap_done_reg, xInitOffsetScale0Stream_V_V_full_n, yInitOffsetScale0Stream_V_V_full_n, miniSumStreamScale1Copy_V_V_full_n, OFRetStreamScale1Copy_V_V_full_n, ap_CS_fsm_state2, select_V_read_reg_192)
    begin
        if ((not((((select_V_read_reg_192 = ap_const_lv1_1) and (yInitOffsetScale0Stream_V_V_full_n = ap_const_logic_0)) or ((select_V_read_reg_192 = ap_const_lv1_1) and (xInitOffsetScale0Stream_V_V_full_n = ap_const_logic_0)) or ((select_V_read_reg_192 = ap_const_lv1_1) and (miniSumStreamScale1Copy_V_V_full_n = ap_const_logic_0)) or ((select_V_read_reg_192 = ap_const_lv1_1) and (ap_const_logic_0 = OFRetStreamScale1Copy_V_V_full_n)))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(xInitOffsetScale0Stream_V_V_full_n, yInitOffsetScale0Stream_V_V_full_n, miniSumStreamScale1Copy_V_V_full_n, OFRetStreamScale1Copy_V_V_full_n, ap_CS_fsm_state2, select_V_read_reg_192)
    begin
        if ((not((((select_V_read_reg_192 = ap_const_lv1_1) and (yInitOffsetScale0Stream_V_V_full_n = ap_const_logic_0)) or ((select_V_read_reg_192 = ap_const_lv1_1) and (xInitOffsetScale0Stream_V_V_full_n = ap_const_logic_0)) or ((select_V_read_reg_192 = ap_const_lv1_1) and (miniSumStreamScale1Copy_V_V_full_n = ap_const_logic_0)) or ((select_V_read_reg_192 = ap_const_lv1_1) and (ap_const_logic_0 = OFRetStreamScale1Copy_V_V_full_n)))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    miniSumStreamScale1Copy_V_V_blk_n_assign_proc : process(miniSumStreamScale1Copy_V_V_full_n, ap_CS_fsm_state2, select_V_read_reg_192)
    begin
        if (((select_V_read_reg_192 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            miniSumStreamScale1Copy_V_V_blk_n <= miniSumStreamScale1Copy_V_V_full_n;
        else 
            miniSumStreamScale1Copy_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    miniSumStreamScale1Copy_V_V_din <= tmp_V_165_reg_201;

    miniSumStreamScale1Copy_V_V_write_assign_proc : process(xInitOffsetScale0Stream_V_V_full_n, yInitOffsetScale0Stream_V_V_full_n, miniSumStreamScale1Copy_V_V_full_n, OFRetStreamScale1Copy_V_V_full_n, ap_CS_fsm_state2, select_V_read_reg_192)
    begin
        if ((not((((select_V_read_reg_192 = ap_const_lv1_1) and (yInitOffsetScale0Stream_V_V_full_n = ap_const_logic_0)) or ((select_V_read_reg_192 = ap_const_lv1_1) and (xInitOffsetScale0Stream_V_V_full_n = ap_const_logic_0)) or ((select_V_read_reg_192 = ap_const_lv1_1) and (miniSumStreamScale1Copy_V_V_full_n = ap_const_logic_0)) or ((select_V_read_reg_192 = ap_const_lv1_1) and (ap_const_logic_0 = OFRetStreamScale1Copy_V_V_full_n)))) and (select_V_read_reg_192 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            miniSumStreamScale1Copy_V_V_write <= ap_const_logic_1;
        else 
            miniSumStreamScale1Copy_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    miniSumStreamScale1_V_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, select_V_dout, miniSumStreamScale1_V_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (select_V_dout = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            miniSumStreamScale1_V_V_blk_n <= miniSumStreamScale1_V_V_empty_n;
        else 
            miniSumStreamScale1_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    miniSumStreamScale1_V_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, select_V_dout, select_V_empty_n, miniSumStreamScale1_V_V_empty_n, OFRetStreamScale1_V_V_empty_n, xInitOffsetScale1StreamCopy_V_V_empty_n, yInitOffsetScale1StreamCopy_V_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (select_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((select_V_dout = ap_const_lv1_1) and (yInitOffsetScale1StreamCopy_V_V_empty_n = ap_const_logic_0)) or ((select_V_dout = ap_const_lv1_1) and (xInitOffsetScale1StreamCopy_V_V_empty_n = ap_const_logic_0)) or ((select_V_dout = ap_const_lv1_1) and (miniSumStreamScale1_V_V_empty_n = ap_const_logic_0)) or ((select_V_dout = ap_const_lv1_1) and (ap_const_logic_0 = OFRetStreamScale1_V_V_empty_n)))) and (select_V_dout = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            miniSumStreamScale1_V_V_read <= ap_const_logic_1;
        else 
            miniSumStreamScale1_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

    p_Result_i_fu_140_p4 <= OFRetStreamScale1_V_V_dout(5 downto 3);

    select_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, select_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            select_V_blk_n <= select_V_empty_n;
        else 
            select_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    select_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, select_V_dout, select_V_empty_n, miniSumStreamScale1_V_V_empty_n, OFRetStreamScale1_V_V_empty_n, xInitOffsetScale1StreamCopy_V_V_empty_n, yInitOffsetScale1StreamCopy_V_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (select_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((select_V_dout = ap_const_lv1_1) and (yInitOffsetScale1StreamCopy_V_V_empty_n = ap_const_logic_0)) or ((select_V_dout = ap_const_lv1_1) and (xInitOffsetScale1StreamCopy_V_V_empty_n = ap_const_logic_0)) or ((select_V_dout = ap_const_lv1_1) and (miniSumStreamScale1_V_V_empty_n = ap_const_logic_0)) or ((select_V_dout = ap_const_lv1_1) and (ap_const_logic_0 = OFRetStreamScale1_V_V_empty_n)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            select_V_read <= ap_const_logic_1;
        else 
            select_V_read <= ap_const_logic_0;
        end if; 
    end process;

    tmp3_i_fu_164_p3 <= (tmp6_i_reg_206 & ap_const_lv1_0);
    tmp41_i_fu_158_p2 <= std_logic_vector(unsigned(tmp_2531_fu_154_p1) + unsigned(tmp_4265_i_fu_150_p1));
    tmp5_i_fu_178_p3 <= (tmp41_i_reg_211 & ap_const_lv1_0);
    tmp6_i_fu_134_p2 <= std_logic_vector(unsigned(tmp_2530_fu_130_p1) + unsigned(tmp_i_fu_126_p1));
    tmp_2530_fu_130_p1 <= xInitOffsetScale1StreamCopy_V_V_dout(7 - 1 downto 0);
    tmp_2531_fu_154_p1 <= yInitOffsetScale1StreamCopy_V_V_dout(7 - 1 downto 0);
    tmp_4265_i_fu_150_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_i_fu_140_p4),7));
    tmp_fu_122_p1 <= OFRetStreamScale1_V_V_dout(3 - 1 downto 0);
    tmp_i_fu_126_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_122_p1),7));

    xInitOffsetScale0Stream_V_V_blk_n_assign_proc : process(xInitOffsetScale0Stream_V_V_full_n, ap_CS_fsm_state2, select_V_read_reg_192)
    begin
        if (((select_V_read_reg_192 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            xInitOffsetScale0Stream_V_V_blk_n <= xInitOffsetScale0Stream_V_V_full_n;
        else 
            xInitOffsetScale0Stream_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    xInitOffsetScale0Stream_V_V_din <= std_logic_vector(signed(ap_const_lv8_FA) + signed(tmp3_i_fu_164_p3));

    xInitOffsetScale0Stream_V_V_write_assign_proc : process(xInitOffsetScale0Stream_V_V_full_n, yInitOffsetScale0Stream_V_V_full_n, miniSumStreamScale1Copy_V_V_full_n, OFRetStreamScale1Copy_V_V_full_n, ap_CS_fsm_state2, select_V_read_reg_192)
    begin
        if ((not((((select_V_read_reg_192 = ap_const_lv1_1) and (yInitOffsetScale0Stream_V_V_full_n = ap_const_logic_0)) or ((select_V_read_reg_192 = ap_const_lv1_1) and (xInitOffsetScale0Stream_V_V_full_n = ap_const_logic_0)) or ((select_V_read_reg_192 = ap_const_lv1_1) and (miniSumStreamScale1Copy_V_V_full_n = ap_const_logic_0)) or ((select_V_read_reg_192 = ap_const_lv1_1) and (ap_const_logic_0 = OFRetStreamScale1Copy_V_V_full_n)))) and (select_V_read_reg_192 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            xInitOffsetScale0Stream_V_V_write <= ap_const_logic_1;
        else 
            xInitOffsetScale0Stream_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    xInitOffsetScale1StreamCopy_V_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, select_V_dout, xInitOffsetScale1StreamCopy_V_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (select_V_dout = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xInitOffsetScale1StreamCopy_V_V_blk_n <= xInitOffsetScale1StreamCopy_V_V_empty_n;
        else 
            xInitOffsetScale1StreamCopy_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    xInitOffsetScale1StreamCopy_V_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, select_V_dout, select_V_empty_n, miniSumStreamScale1_V_V_empty_n, OFRetStreamScale1_V_V_empty_n, xInitOffsetScale1StreamCopy_V_V_empty_n, yInitOffsetScale1StreamCopy_V_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (select_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((select_V_dout = ap_const_lv1_1) and (yInitOffsetScale1StreamCopy_V_V_empty_n = ap_const_logic_0)) or ((select_V_dout = ap_const_lv1_1) and (xInitOffsetScale1StreamCopy_V_V_empty_n = ap_const_logic_0)) or ((select_V_dout = ap_const_lv1_1) and (miniSumStreamScale1_V_V_empty_n = ap_const_logic_0)) or ((select_V_dout = ap_const_lv1_1) and (ap_const_logic_0 = OFRetStreamScale1_V_V_empty_n)))) and (select_V_dout = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            xInitOffsetScale1StreamCopy_V_V_read <= ap_const_logic_1;
        else 
            xInitOffsetScale1StreamCopy_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    yInitOffsetScale0Stream_V_V_blk_n_assign_proc : process(yInitOffsetScale0Stream_V_V_full_n, ap_CS_fsm_state2, select_V_read_reg_192)
    begin
        if (((select_V_read_reg_192 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            yInitOffsetScale0Stream_V_V_blk_n <= yInitOffsetScale0Stream_V_V_full_n;
        else 
            yInitOffsetScale0Stream_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    yInitOffsetScale0Stream_V_V_din <= std_logic_vector(signed(ap_const_lv8_FA) + signed(tmp5_i_fu_178_p3));

    yInitOffsetScale0Stream_V_V_write_assign_proc : process(xInitOffsetScale0Stream_V_V_full_n, yInitOffsetScale0Stream_V_V_full_n, miniSumStreamScale1Copy_V_V_full_n, OFRetStreamScale1Copy_V_V_full_n, ap_CS_fsm_state2, select_V_read_reg_192)
    begin
        if ((not((((select_V_read_reg_192 = ap_const_lv1_1) and (yInitOffsetScale0Stream_V_V_full_n = ap_const_logic_0)) or ((select_V_read_reg_192 = ap_const_lv1_1) and (xInitOffsetScale0Stream_V_V_full_n = ap_const_logic_0)) or ((select_V_read_reg_192 = ap_const_lv1_1) and (miniSumStreamScale1Copy_V_V_full_n = ap_const_logic_0)) or ((select_V_read_reg_192 = ap_const_lv1_1) and (ap_const_logic_0 = OFRetStreamScale1Copy_V_V_full_n)))) and (select_V_read_reg_192 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            yInitOffsetScale0Stream_V_V_write <= ap_const_logic_1;
        else 
            yInitOffsetScale0Stream_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    yInitOffsetScale1StreamCopy_V_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, select_V_dout, yInitOffsetScale1StreamCopy_V_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (select_V_dout = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            yInitOffsetScale1StreamCopy_V_V_blk_n <= yInitOffsetScale1StreamCopy_V_V_empty_n;
        else 
            yInitOffsetScale1StreamCopy_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    yInitOffsetScale1StreamCopy_V_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, select_V_dout, select_V_empty_n, miniSumStreamScale1_V_V_empty_n, OFRetStreamScale1_V_V_empty_n, xInitOffsetScale1StreamCopy_V_V_empty_n, yInitOffsetScale1StreamCopy_V_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (select_V_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((select_V_dout = ap_const_lv1_1) and (yInitOffsetScale1StreamCopy_V_V_empty_n = ap_const_logic_0)) or ((select_V_dout = ap_const_lv1_1) and (xInitOffsetScale1StreamCopy_V_V_empty_n = ap_const_logic_0)) or ((select_V_dout = ap_const_lv1_1) and (miniSumStreamScale1_V_V_empty_n = ap_const_logic_0)) or ((select_V_dout = ap_const_lv1_1) and (ap_const_logic_0 = OFRetStreamScale1_V_V_empty_n)))) and (select_V_dout = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            yInitOffsetScale1StreamCopy_V_V_read <= ap_const_logic_1;
        else 
            yInitOffsetScale1StreamCopy_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

end behav;
