--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml uart_tx_top.twx uart_tx_top.ncd -o uart_tx_top.twr
uart_tx_top.pcf

Design file:              uart_tx_top.ncd
Physical constraint file: uart_tx_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 951 paths analyzed, 227 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.891ns.
--------------------------------------------------------------------------------

Paths for end point uart_byte_tx/div_cnt_12 (SLICE_X12Y24.B3), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_byte_tx/div_cnt_15 (FF)
  Destination:          uart_byte_tx/div_cnt_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.835ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.297 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_byte_tx/div_cnt_15 to uart_byte_tx/div_cnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y24.AQ      Tcko                  0.430   uart_byte_tx/div_cnt<15>
                                                       uart_byte_tx/div_cnt_15
    SLICE_X11Y24.B3      net (fanout=3)        1.134   uart_byte_tx/div_cnt<15>
    SLICE_X11Y24.B       Tilo                  0.259   uart_byte_tx/div_cnt<15>
                                                       uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o<15>2
    SLICE_X10Y23.A4      net (fanout=1)        0.526   uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o<15>1
    SLICE_X10Y23.A       Tilo                  0.254   uart_byte_tx/div_cnt<2>
                                                       uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o<15>4
    SLICE_X12Y24.B3      net (fanout=16)       0.883   uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o
    SLICE_X12Y24.CLK     Tas                   0.349   uart_byte_tx/div_cnt<14>
                                                       uart_byte_tx/Mmux_GND_2_o_div_cnt[15]_mux_8_OUT41
                                                       uart_byte_tx/div_cnt_12
    -------------------------------------------------  ---------------------------
    Total                                      3.835ns (1.292ns logic, 2.543ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_byte_tx/div_cnt_7 (FF)
  Destination:          uart_byte_tx/div_cnt_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.669ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.297 - 0.325)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_byte_tx/div_cnt_7 to uart_byte_tx/div_cnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.AQ       Tcko                  0.430   uart_byte_tx/div_cnt<10>
                                                       uart_byte_tx/div_cnt_7
    SLICE_X11Y24.B2      net (fanout=3)        0.968   uart_byte_tx/div_cnt<7>
    SLICE_X11Y24.B       Tilo                  0.259   uart_byte_tx/div_cnt<15>
                                                       uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o<15>2
    SLICE_X10Y23.A4      net (fanout=1)        0.526   uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o<15>1
    SLICE_X10Y23.A       Tilo                  0.254   uart_byte_tx/div_cnt<2>
                                                       uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o<15>4
    SLICE_X12Y24.B3      net (fanout=16)       0.883   uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o
    SLICE_X12Y24.CLK     Tas                   0.349   uart_byte_tx/div_cnt<14>
                                                       uart_byte_tx/Mmux_GND_2_o_div_cnt[15]_mux_8_OUT41
                                                       uart_byte_tx/div_cnt_12
    -------------------------------------------------  ---------------------------
    Total                                      3.669ns (1.292ns logic, 2.377ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_byte_tx/div_cnt_13 (FF)
  Destination:          uart_byte_tx/div_cnt_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.613ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_byte_tx/div_cnt_13 to uart_byte_tx/div_cnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y24.CQ      Tcko                  0.476   uart_byte_tx/div_cnt<14>
                                                       uart_byte_tx/div_cnt_13
    SLICE_X11Y24.C3      net (fanout=3)        0.783   uart_byte_tx/div_cnt<13>
    SLICE_X11Y24.C       Tilo                  0.259   uart_byte_tx/div_cnt<15>
                                                       uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o<15>4_SW0
    SLICE_X10Y23.A3      net (fanout=1)        0.609   N2
    SLICE_X10Y23.A       Tilo                  0.254   uart_byte_tx/div_cnt<2>
                                                       uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o<15>4
    SLICE_X12Y24.B3      net (fanout=16)       0.883   uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o
    SLICE_X12Y24.CLK     Tas                   0.349   uart_byte_tx/div_cnt<14>
                                                       uart_byte_tx/Mmux_GND_2_o_div_cnt[15]_mux_8_OUT41
                                                       uart_byte_tx/div_cnt_12
    -------------------------------------------------  ---------------------------
    Total                                      3.613ns (1.338ns logic, 2.275ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Paths for end point uart_byte_tx/div_cnt_8 (SLICE_X9Y24.B1), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_byte_tx/div_cnt_15 (FF)
  Destination:          uart_byte_tx/div_cnt_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.828ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.308 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_byte_tx/div_cnt_15 to uart_byte_tx/div_cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y24.AQ      Tcko                  0.430   uart_byte_tx/div_cnt<15>
                                                       uart_byte_tx/div_cnt_15
    SLICE_X11Y24.B3      net (fanout=3)        1.134   uart_byte_tx/div_cnt<15>
    SLICE_X11Y24.B       Tilo                  0.259   uart_byte_tx/div_cnt<15>
                                                       uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o<15>2
    SLICE_X10Y23.A4      net (fanout=1)        0.526   uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o<15>1
    SLICE_X10Y23.A       Tilo                  0.254   uart_byte_tx/div_cnt<2>
                                                       uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o<15>4
    SLICE_X9Y24.B1       net (fanout=16)       0.852   uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o
    SLICE_X9Y24.CLK      Tas                   0.373   uart_byte_tx/div_cnt<10>
                                                       uart_byte_tx/Mmux_GND_2_o_div_cnt[15]_mux_8_OUT151
                                                       uart_byte_tx/div_cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      3.828ns (1.316ns logic, 2.512ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_byte_tx/div_cnt_7 (FF)
  Destination:          uart_byte_tx/div_cnt_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.662ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_byte_tx/div_cnt_7 to uart_byte_tx/div_cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.AQ       Tcko                  0.430   uart_byte_tx/div_cnt<10>
                                                       uart_byte_tx/div_cnt_7
    SLICE_X11Y24.B2      net (fanout=3)        0.968   uart_byte_tx/div_cnt<7>
    SLICE_X11Y24.B       Tilo                  0.259   uart_byte_tx/div_cnt<15>
                                                       uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o<15>2
    SLICE_X10Y23.A4      net (fanout=1)        0.526   uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o<15>1
    SLICE_X10Y23.A       Tilo                  0.254   uart_byte_tx/div_cnt<2>
                                                       uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o<15>4
    SLICE_X9Y24.B1       net (fanout=16)       0.852   uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o
    SLICE_X9Y24.CLK      Tas                   0.373   uart_byte_tx/div_cnt<10>
                                                       uart_byte_tx/Mmux_GND_2_o_div_cnt[15]_mux_8_OUT151
                                                       uart_byte_tx/div_cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      3.662ns (1.316ns logic, 2.346ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_byte_tx/div_cnt_13 (FF)
  Destination:          uart_byte_tx/div_cnt_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.606ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.308 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_byte_tx/div_cnt_13 to uart_byte_tx/div_cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y24.CQ      Tcko                  0.476   uart_byte_tx/div_cnt<14>
                                                       uart_byte_tx/div_cnt_13
    SLICE_X11Y24.C3      net (fanout=3)        0.783   uart_byte_tx/div_cnt<13>
    SLICE_X11Y24.C       Tilo                  0.259   uart_byte_tx/div_cnt<15>
                                                       uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o<15>4_SW0
    SLICE_X10Y23.A3      net (fanout=1)        0.609   N2
    SLICE_X10Y23.A       Tilo                  0.254   uart_byte_tx/div_cnt<2>
                                                       uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o<15>4
    SLICE_X9Y24.B1       net (fanout=16)       0.852   uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o
    SLICE_X9Y24.CLK      Tas                   0.373   uart_byte_tx/div_cnt<10>
                                                       uart_byte_tx/Mmux_GND_2_o_div_cnt[15]_mux_8_OUT151
                                                       uart_byte_tx/div_cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      3.606ns (1.362ns logic, 2.244ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point uart_byte_tx/div_cnt_11 (SLICE_X12Y24.A4), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_byte_tx/div_cnt_15 (FF)
  Destination:          uart_byte_tx/div_cnt_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.720ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.297 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_byte_tx/div_cnt_15 to uart_byte_tx/div_cnt_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y24.AQ      Tcko                  0.430   uart_byte_tx/div_cnt<15>
                                                       uart_byte_tx/div_cnt_15
    SLICE_X11Y24.B3      net (fanout=3)        1.134   uart_byte_tx/div_cnt<15>
    SLICE_X11Y24.B       Tilo                  0.259   uart_byte_tx/div_cnt<15>
                                                       uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o<15>2
    SLICE_X10Y23.A4      net (fanout=1)        0.526   uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o<15>1
    SLICE_X10Y23.A       Tilo                  0.254   uart_byte_tx/div_cnt<2>
                                                       uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o<15>4
    SLICE_X12Y24.A4      net (fanout=16)       0.768   uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o
    SLICE_X12Y24.CLK     Tas                   0.349   uart_byte_tx/div_cnt<14>
                                                       uart_byte_tx/Mmux_GND_2_o_div_cnt[15]_mux_8_OUT31
                                                       uart_byte_tx/div_cnt_11
    -------------------------------------------------  ---------------------------
    Total                                      3.720ns (1.292ns logic, 2.428ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_byte_tx/div_cnt_7 (FF)
  Destination:          uart_byte_tx/div_cnt_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.554ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.297 - 0.325)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_byte_tx/div_cnt_7 to uart_byte_tx/div_cnt_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.AQ       Tcko                  0.430   uart_byte_tx/div_cnt<10>
                                                       uart_byte_tx/div_cnt_7
    SLICE_X11Y24.B2      net (fanout=3)        0.968   uart_byte_tx/div_cnt<7>
    SLICE_X11Y24.B       Tilo                  0.259   uart_byte_tx/div_cnt<15>
                                                       uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o<15>2
    SLICE_X10Y23.A4      net (fanout=1)        0.526   uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o<15>1
    SLICE_X10Y23.A       Tilo                  0.254   uart_byte_tx/div_cnt<2>
                                                       uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o<15>4
    SLICE_X12Y24.A4      net (fanout=16)       0.768   uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o
    SLICE_X12Y24.CLK     Tas                   0.349   uart_byte_tx/div_cnt<14>
                                                       uart_byte_tx/Mmux_GND_2_o_div_cnt[15]_mux_8_OUT31
                                                       uart_byte_tx/div_cnt_11
    -------------------------------------------------  ---------------------------
    Total                                      3.554ns (1.292ns logic, 2.262ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_byte_tx/div_cnt_13 (FF)
  Destination:          uart_byte_tx/div_cnt_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.498ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_byte_tx/div_cnt_13 to uart_byte_tx/div_cnt_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y24.CQ      Tcko                  0.476   uart_byte_tx/div_cnt<14>
                                                       uart_byte_tx/div_cnt_13
    SLICE_X11Y24.C3      net (fanout=3)        0.783   uart_byte_tx/div_cnt<13>
    SLICE_X11Y24.C       Tilo                  0.259   uart_byte_tx/div_cnt<15>
                                                       uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o<15>4_SW0
    SLICE_X10Y23.A3      net (fanout=1)        0.609   N2
    SLICE_X10Y23.A       Tilo                  0.254   uart_byte_tx/div_cnt<2>
                                                       uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o<15>4
    SLICE_X12Y24.A4      net (fanout=16)       0.768   uart_byte_tx/div_cnt[15]_bps_DR[15]_equal_6_o
    SLICE_X12Y24.CLK     Tas                   0.349   uart_byte_tx/div_cnt<14>
                                                       uart_byte_tx/Mmux_GND_2_o_div_cnt[15]_mux_8_OUT31
                                                       uart_byte_tx/div_cnt_11
    -------------------------------------------------  ---------------------------
    Total                                      3.498ns (1.338ns logic, 2.160ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point key_filter0/state_FSM_FFd2 (SLICE_X7Y26.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               key_filter0/state_FSM_FFd2 (FF)
  Destination:          key_filter0/state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: key_filter0/state_FSM_FFd2 to key_filter0/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y26.AQ       Tcko                  0.198   key_filter0/state_FSM_FFd2
                                                       key_filter0/state_FSM_FFd2
    SLICE_X7Y26.A6       net (fanout=4)        0.024   key_filter0/state_FSM_FFd2
    SLICE_X7Y26.CLK      Tah         (-Th)    -0.215   key_filter0/state_FSM_FFd2
                                                       key_filter0/state_FSM_FFd2-In1
                                                       key_filter0/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (0.413ns logic, 0.024ns route)
                                                       (94.5% logic, 5.5% route)

--------------------------------------------------------------------------------

Paths for end point uart_byte_tx/bps_cnt_0 (SLICE_X7Y27.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_byte_tx/bps_cnt_0 (FF)
  Destination:          uart_byte_tx/bps_cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_byte_tx/bps_cnt_0 to uart_byte_tx/bps_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y27.AQ       Tcko                  0.198   uart_byte_tx/bps_cnt<3>
                                                       uart_byte_tx/bps_cnt_0
    SLICE_X7Y27.A6       net (fanout=4)        0.031   uart_byte_tx/bps_cnt<0>
    SLICE_X7Y27.CLK      Tah         (-Th)    -0.215   uart_byte_tx/bps_cnt<3>
                                                       uart_byte_tx/Mcount_bps_cnt_xor<0>11_INV_0
                                                       uart_byte_tx/bps_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Paths for end point uart_byte_tx/tx (SLICE_X6Y27.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.455ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_byte_tx/bps_cnt_3 (FF)
  Destination:          uart_byte_tx/tx (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.457ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.039 - 0.037)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_byte_tx/bps_cnt_3 to uart_byte_tx/tx
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y27.CQ       Tcko                  0.198   uart_byte_tx/bps_cnt<3>
                                                       uart_byte_tx/bps_cnt_3
    SLICE_X6Y27.B4       net (fanout=3)        0.128   uart_byte_tx/bps_cnt<3>
    SLICE_X6Y27.CLK      Tah         (-Th)    -0.131   key_filter0/key_flag
                                                       uart_byte_tx/Mmux_bps_cnt[3]_PWR_2_o_Mux_17_o11
                                                       uart_byte_tx/tx
    -------------------------------------------------  ---------------------------
    Total                                      0.457ns (0.329ns logic, 0.128ns route)
                                                       (72.0% logic, 28.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: key_filter0/key_in_sa/CLK
  Logical resource: key_filter0/key_in_sa/CK
  Location pin: SLICE_X6Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: key_filter0/key_in_sa/SR
  Logical resource: key_filter0/key_in_sa/SR
  Location pin: SLICE_X6Y8.SR
  Clock network: key_filter0/rst_n_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.891|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 951 paths, 0 nets, and 234 connections

Design statistics:
   Minimum period:   3.891ns{1}   (Maximum frequency: 257.003MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Aug 27 18:05:06 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4574 MB



