Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win32) Build 1071353 Tue Nov 18 18:06:20 MST 2014
| Date         : Fri Mar 17 21:17:28 2017
| Host         : Dorin-PC running 32-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file test_env_control_sets_placed.rpt
| Design       : test_env
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    20 |
| Minimum Number of register sites lost to control set restrictions |    20 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            1 |
| Yes          | No                    | No                     |             249 |           90 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------+------------------+------------------+----------------+
|  Clock Signal  | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------+------------------+------------------+----------------+
|  C1/O1         |               | sw_IBUF[0]       |                1 |              4 |
|  clk_IBUF_BUFG | C1/eqOp       |                  |                5 |              6 |
|  C4/O1         |               |                  |                4 |             15 |
|  clk_IBUF_BUFG | C4/I9[0]      |                  |                5 |             15 |
|  clk_IBUF_BUFG | C4/I8[0]      |                  |                4 |             15 |
|  clk_IBUF_BUFG | C4/I7[0]      |                  |                6 |             15 |
|  clk_IBUF_BUFG | C4/I5[0]      |                  |                5 |             15 |
|  clk_IBUF_BUFG | C4/I4[0]      |                  |                6 |             15 |
|  clk_IBUF_BUFG | C4/I6[0]      |                  |                6 |             15 |
|  clk_IBUF_BUFG | C4/I3[0]      |                  |                6 |             15 |
|  clk_IBUF_BUFG | C4/I2[0]      |                  |                7 |             15 |
|  clk_IBUF_BUFG | C4/I14[0]     |                  |                5 |             15 |
|  clk_IBUF_BUFG | C4/I12[0]     |                  |                3 |             15 |
|  clk_IBUF_BUFG | C4/I11[0]     |                  |                7 |             15 |
|  clk_IBUF_BUFG | C4/I10[0]     |                  |                4 |             15 |
|  clk_IBUF_BUFG | C4/E[0]       |                  |                4 |             15 |
|  clk_IBUF_BUFG |               |                  |                4 |             16 |
|  clk_IBUF_BUFG | C4/I16[0]     |                  |                6 |             16 |
|  clk_IBUF_BUFG | C4/I13[0]     |                  |                4 |             16 |
|  clk_IBUF_BUFG | C4/I15[0]     |                  |                7 |             16 |
+----------------+---------------+------------------+------------------+----------------+


