
****************************************
Report : qor
Design : fdkex
Version: J-2014.06-SP2
Date   : Tue Mar 31 10:29:42 2015
****************************************


  Timing Path Group 'async_default' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           11
  Critical Path Length:                  576.40
  Critical Path Slack:                    21.50
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'clock_gating_default' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            9
  Critical Path Length:                  523.97
  Critical Path Slack:                    10.98
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'COMB' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            5
  Critical Path Length:                  388.79
  Critical Path Slack:                  -272.12
  Total Negative Slack:                 -543.97
  No. of Violating Paths:                     2
  ---------------------------------------------

  Timing Path Group 'INPUTS' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           12
  Critical Path Length:                  560.39
  Critical Path Slack:                    19.53
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'OUTPUTS' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            3
  Critical Path Length:                  228.93
  Critical Path Slack:                  -362.26
  Total Negative Slack:               -17338.59
  No. of Violating Paths:                   148
  ---------------------------------------------

  Timing Path Group 'REG2REG' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            5
  Critical Path Length:                  308.32
  Critical Path Slack:                    61.90
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------


  Timing Path Group 'async_default' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            5
  Critical Path Length:                  400.45
  Critical Path Slack:                   172.06
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'clock_gating_default' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            4
  Critical Path Length:                  198.99
  Critical Path Slack:                    25.53
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'COMB' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            5
  Critical Path Length:                  379.05
  Critical Path Slack:                   662.39
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'INPUTS' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            3
  Critical Path Length:                  375.46
  Critical Path Slack:                   142.72
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'OUTPUTS' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                  171.63
  Critical Path Slack:                   454.96
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'REG2REG' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                  173.64
  Critical Path Slack:                   -27.29
  Total Negative Slack:                -7260.52
  No. of Violating Paths:                  2340
  ---------------------------------------------


  Cell Count
  ---------------------------------------------
  Hierarchical Cell Count:                    4
  Hierarchical Port Count:                 2626
  Leaf Cell Count:                        59414
  ---------------------------------------------


  Area
  ---------------------------------------------
  Design Area:                     27005.091797
  Area Cost:                      -27005.091800
  ---------------------------------------------


  Design Rule Violations
  ---------------------------------------------
  Total No. of Pins in Design:           208797
  min_capacitance Count:                     59
  max_fanout Count:                         564
  min_capacitance Cost:                  -11.07
  max_fanout Cost:                     -3515.00
  Total DRC Cost:                      -3526.07
  ---------------------------------------------

