m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/denlo/Documents/Quartus/FPGA_16FFT/simulation/modelsim
vadder3
Z1 !s110 1711567477
!i10b 1
!s100 4CMBehRMRJcI]cK1j5QJz3
I^M2I6Qb=7><`HGa<NaoH=0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1711566080
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/adder3.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/adder3.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1711567477.000000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/adder3.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/adder3.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT
Z7 tCvgOpt 0
vbutterfly2
R1
!i10b 1
!s100 o?Qd]Pz6<^nWVOgDFWAJT1
IET[3jA^HHU9eL6n_246Yz0
R2
R0
w1711566166
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v|
!i113 1
R5
R6
R7
vbutterfly2_tb
Z8 !s110 1711567478
!i10b 1
!s100 Oz2SOgEFd]z9AP6AzcgY@2
Iika4@66nJ127j5EPB]RhE2
R2
R0
w1711567449
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2_tb.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2_tb.v
L0 1
R3
r1
!s85 0
31
Z9 !s108 1711567478.000000
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2_tb.v|
!i113 1
R5
R6
R7
vclock_divider
R8
!i10b 1
!s100 R[>A0_EYHCO>z0:kC[5gB1
I6;BPoL78R=e@zNil[PKWY0
R2
R0
w1711566225
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v|
!i113 1
R5
R6
R7
vdebouncer
R1
!i10b 1
!s100 :EQf2YA3CMNnO6d:d[Z^R2
I=SJnBIZ=OMY8AkXg?8;@51
R2
R0
w1711564791
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/debouncer.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/debouncer.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/debouncer.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/debouncer.v|
!i113 1
R5
R6
R7
vflash
R8
!i10b 1
!s100 oV]]A;lgHj]AO?j6T_6ch1
IPEUIZf34@[hkdDTkVLVIo0
R2
R0
w1711483397
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/flash.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/flash.v
L0 1
R3
r1
!s85 0
31
R9
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/flash.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/flash.v|
!i113 1
R5
R6
R7
vget_negative
R1
!i10b 1
!s100 UnINTG;^_S;PC[0RL0=Hd3
IUogHGdQSYSZI:cE4QA<Df2
R2
R0
w1711483164
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/get_negative.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/get_negative.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/get_negative.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/get_negative.v|
!i113 1
R5
R6
R7
vmultiplier
R1
!i10b 1
!s100 E_AfoWVc>IZ_QS]L0Y4Jh0
Ifc<FBH51lc2EI>3I6fhl62
R2
R0
w1711566063
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/multiplier.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/multiplier.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/multiplier.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/multiplier.v|
!i113 1
R5
R6
R7
vmux2in1
R8
!i10b 1
!s100 MY[C@CjCDz?c46dcaFML11
IhzeTjjJ[jb;O]9^_@;bDE3
R2
R0
w1711483222
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux2in1.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux2in1.v
L0 1
R3
r1
!s85 0
31
R9
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux2in1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux2in1.v|
!i113 1
R5
R6
R7
vmux32in1
R8
!i10b 1
!s100 7_Z1m^[9mz`7MmMWfO2b72
IQFczN[coFGamGMZW4Y40H0
R2
R0
w1711480357
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux32in1.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux32in1.v
L0 1
R3
r1
!s85 0
31
R9
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux32in1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux32in1.v|
!i113 1
R5
R6
R7
vram_4_byte
R8
!i10b 1
!s100 ekzK`Ja_HM23?U6FJA`@g3
IUSZiAVRT=4Bg2AMWj?Y==0
R2
R0
w1711562809
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/ram_4_byte.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/ram_4_byte.v
L0 1
R3
r1
!s85 0
31
R9
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/ram_4_byte.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/ram_4_byte.v|
!i113 1
R5
R6
R7
vUART_TX
R1
!i10b 1
!s100 WQ`cX60]?1=5cOEeM16=N1
IKHa9obT<DT_7iz]4^3^LT3
R2
R0
w1711554333
8C:/Users/denlo/Documents/Quartus/FPGA_16FFT/UART_TX.v
FC:/Users/denlo/Documents/Quartus/FPGA_16FFT/UART_TX.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/denlo/Documents/Quartus/FPGA_16FFT/UART_TX.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT|C:/Users/denlo/Documents/Quartus/FPGA_16FFT/UART_TX.v|
!i113 1
R5
R6
R7
n@u@a@r@t_@t@x
