vendor_name = ModelSim
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Conv_func_data.mif
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.qip
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/StateMachineWizard.smf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.qip
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_ram_shifter.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.qip
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_RX.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.qip
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.qip
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Test_projektas.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.qip
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Read_adc_manager.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Write_out_mram_manager.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Multi_OR.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_TEST.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/Uni_Projektas.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/scfifo_3c21.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_ai21.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_fefifo_76e.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/cntr_pj7.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/dpram_bv01.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0vj1.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/cntr_djb.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/scfifo_ka21.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/dpram_st01.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0sj1.tdf
design_name = UNI_Projektas
instance = comp, \this_write_out_mram_manager|address_counter[0]\, this_write_out_mram_manager|address_counter[0], UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[0]~7\, this_write_out_mram_manager|address_counter[0]~7, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|read_counter[0]\, this_read_adc_manager|read_counter[0], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3]\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3], UNI_Projektas, 1
instance = comp, \adc_spi_controller|Add0~4\, adc_spi_controller|Add0~4, UNI_Projektas, 1
instance = comp, \adc_spi_controller|Add0~6\, adc_spi_controller|Add0~6, UNI_Projektas, 1
instance = comp, \adc_spi_controller|Add0~8\, adc_spi_controller|Add0~8, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Add0~2\, UART_Controller_1|uart_tx_1|Add0~2, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Add0~10\, UART_Controller_1|uart_tx_1|Add0~10, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~10\, this_state_manager|Add0~10, UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~12\, this_state_manager|Add0~12, UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~20\, this_state_manager|Add0~20, UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~24\, this_state_manager|Add0~24, UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~42\, this_state_manager|Add0~42, UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~48\, this_state_manager|Add0~48, UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~54\, this_state_manager|Add0~54, UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~56\, this_state_manager|Add0~56, UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~58\, this_state_manager|Add0~58, UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~60\, this_state_manager|Add0~60, UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~62\, this_state_manager|Add0~62, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3]\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|Add1~14\, this_read_adc_manager|Add1~14, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|Add1~16\, this_read_adc_manager|Add1~16, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0, UNI_Projektas, 1
instance = comp, \this_setup_manager|Equal0~3\, this_setup_manager|Equal0~3, UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector1~0\, this_mram_controller|Selector1~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector0~0\, this_mram_controller|Selector0~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector2~1\, this_mram_controller|Selector2~1, UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector4~0\, this_mram_controller|Selector4~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_send[5]\, UART_Controller_1|uart_tx_1|data_send[5], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_send[6]\, UART_Controller_1|uart_tx_1|data_send[6], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_send[4]\, UART_Controller_1|uart_tx_1|data_send[4], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Mux0~0\, UART_Controller_1|uart_tx_1|Mux0~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_send[7]\, UART_Controller_1|uart_tx_1|data_send[7], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Mux0~1\, UART_Controller_1|uart_tx_1|Mux0~1, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_send[2]\, UART_Controller_1|uart_tx_1|data_send[2], UNI_Projektas, 1
instance = comp, \adc_spi_controller|Equal0~0\, adc_spi_controller|Equal0~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|counter[1]\, UART_Controller_1|uart_tx_1|counter[1], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|counter[5]\, UART_Controller_1|uart_tx_1|counter[5], UNI_Projektas, 1
instance = comp, \this_state_manager|counter[10]\, this_state_manager|counter[10], UNI_Projektas, 1
instance = comp, \this_state_manager|counter[12]\, this_state_manager|counter[12], UNI_Projektas, 1
instance = comp, \this_state_manager|Equal0~3\, this_state_manager|Equal0~3, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[21]\, this_state_manager|counter[21], UNI_Projektas, 1
instance = comp, \this_state_manager|Equal0~6\, this_state_manager|Equal0~6, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[24]\, this_state_manager|counter[24], UNI_Projektas, 1
instance = comp, \this_state_manager|counter[28]\, this_state_manager|counter[28], UNI_Projektas, 1
instance = comp, \this_state_manager|counter[29]\, this_state_manager|counter[29], UNI_Projektas, 1
instance = comp, \this_state_manager|counter[30]\, this_state_manager|counter[30], UNI_Projektas, 1
instance = comp, \this_state_manager|counter[31]\, this_state_manager|counter[31], UNI_Projektas, 1
instance = comp, \this_state_manager|Equal0~9\, this_state_manager|Equal0~9, UNI_Projektas, 1
instance = comp, \this_setup_manager|SETUP_DONE\, this_setup_manager|SETUP_DONE, UNI_Projektas, 1
instance = comp, \this_state_manager|curr_state.setup\, this_state_manager|curr_state.setup, UNI_Projektas, 1
instance = comp, \this_state_manager|Selector1~0\, this_state_manager|Selector1~0, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|read_counter~3\, this_read_adc_manager|read_counter~3, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector13~0\, UART_Controller_1|uart_tx_1|Selector13~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector9~0\, UART_Controller_1|uart_tx_1|Selector9~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1, UNI_Projektas, 1
instance = comp, \this_state_manager|curr_state.setup~0\, this_state_manager|curr_state.setup~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|Selector1~0\, UART_Controller_1|Selector1~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~5\, adc_spi_controller|spi_tx_component|tx_buf~5, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~6\, adc_spi_controller|spi_tx_component|tx_buf~6, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~7\, adc_spi_controller|spi_tx_component|tx_buf~7, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~8\, adc_spi_controller|spi_tx_component|tx_buf~8, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~9\, adc_spi_controller|spi_tx_component|tx_buf~9, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~10\, adc_spi_controller|spi_tx_component|tx_buf~10, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~11\, adc_spi_controller|spi_tx_component|tx_buf~11, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~12\, adc_spi_controller|spi_tx_component|tx_buf~12, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~13\, adc_spi_controller|spi_tx_component|tx_buf~13, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~14\, adc_spi_controller|spi_tx_component|tx_buf~14, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~15\, adc_spi_controller|spi_tx_component|tx_buf~15, UNI_Projektas, 1
instance = comp, \this_setup_manager|Equal4~0\, this_setup_manager|Equal4~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~16\, adc_spi_controller|spi_tx_component|tx_buf~16, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~17\, adc_spi_controller|spi_tx_component|tx_buf~17, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_send[5]~0\, UART_Controller_1|uart_tx_1|data_send[5]~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_send[6]~1\, UART_Controller_1|uart_tx_1|data_send[6]~1, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_send[4]~2\, UART_Controller_1|uart_tx_1|data_send[4]~2, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_send[2]~3\, UART_Controller_1|uart_tx_1|data_send[2]~3, UNI_Projektas, 1
instance = comp, \ADC_DCLKA~I\, ADC_DCLKA, UNI_Projektas, 1
instance = comp, \this_setup_manager|SPI_send_data[0]_NEW_REG0\, this_setup_manager|SPI_send_data[0]_NEW_REG0, UNI_Projektas, 1
instance = comp, \this_setup_manager|SPI_send_data[4]_NEW_REG10\, this_setup_manager|SPI_send_data[4]_NEW_REG10, UNI_Projektas, 1
instance = comp, \this_setup_manager|SPI_send_data[10]_NEW_REG18\, this_setup_manager|SPI_send_data[10]_NEW_REG18, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[1]_NEW_REG24\, adc_spi_controller|spi_tx_component|tx_buf[1]_NEW_REG24, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[1]_NEW_REG26\, adc_spi_controller|spi_tx_component|tx_buf[1]_NEW_REG26, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[2]_NEW_REG28\, adc_spi_controller|spi_tx_component|tx_buf[2]_NEW_REG28, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[2]_NEW_REG30\, adc_spi_controller|spi_tx_component|tx_buf[2]_NEW_REG30, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[3]_NEW_REG32\, adc_spi_controller|spi_tx_component|tx_buf[3]_NEW_REG32, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[3]_NEW_REG34\, adc_spi_controller|spi_tx_component|tx_buf[3]_NEW_REG34, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[4]_NEW_REG36\, adc_spi_controller|spi_tx_component|tx_buf[4]_NEW_REG36, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[4]_NEW_REG38\, adc_spi_controller|spi_tx_component|tx_buf[4]_NEW_REG38, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[5]_NEW_REG40\, adc_spi_controller|spi_tx_component|tx_buf[5]_NEW_REG40, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[5]_NEW_REG42\, adc_spi_controller|spi_tx_component|tx_buf[5]_NEW_REG42, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[6]_NEW_REG44\, adc_spi_controller|spi_tx_component|tx_buf[6]_NEW_REG44, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[6]_NEW_REG46\, adc_spi_controller|spi_tx_component|tx_buf[6]_NEW_REG46, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[7]_NEW_REG48\, adc_spi_controller|spi_tx_component|tx_buf[7]_NEW_REG48, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[7]_NEW_REG50\, adc_spi_controller|spi_tx_component|tx_buf[7]_NEW_REG50, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[8]_NEW_REG52\, adc_spi_controller|spi_tx_component|tx_buf[8]_NEW_REG52, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[8]_NEW_REG54\, adc_spi_controller|spi_tx_component|tx_buf[8]_NEW_REG54, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[9]_NEW_REG56\, adc_spi_controller|spi_tx_component|tx_buf[9]_NEW_REG56, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[9]_NEW_REG58\, adc_spi_controller|spi_tx_component|tx_buf[9]_NEW_REG58, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[10]_NEW_REG60\, adc_spi_controller|spi_tx_component|tx_buf[10]_NEW_REG60, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[10]_NEW_REG62\, adc_spi_controller|spi_tx_component|tx_buf[10]_NEW_REG62, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[11]_NEW_REG64\, adc_spi_controller|spi_tx_component|tx_buf[11]_NEW_REG64, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[11]_NEW_REG66\, adc_spi_controller|spi_tx_component|tx_buf[11]_NEW_REG66, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[12]_NEW_REG68\, adc_spi_controller|spi_tx_component|tx_buf[12]_NEW_REG68, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[12]_NEW_REG70\, adc_spi_controller|spi_tx_component|tx_buf[12]_NEW_REG70, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[13]_NEW_REG74\, adc_spi_controller|spi_tx_component|tx_buf[13]_NEW_REG74, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[0]_NEW_REG80\, adc_spi_controller|spi_tx_component|tx_buf[0]_NEW_REG80, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[15]_NEW_REG82\, adc_spi_controller|spi_tx_component|tx_buf[15]_NEW_REG82, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[15]_OTERM83~feeder\, adc_spi_controller|spi_tx_component|tx_buf[15]_OTERM83~feeder, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[12]_OTERM69~feeder\, adc_spi_controller|spi_tx_component|tx_buf[12]_OTERM69~feeder, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[11]_OTERM65~feeder\, adc_spi_controller|spi_tx_component|tx_buf[11]_OTERM65~feeder, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[10]_OTERM61~feeder\, adc_spi_controller|spi_tx_component|tx_buf[10]_OTERM61~feeder, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[9]_OTERM57~feeder\, adc_spi_controller|spi_tx_component|tx_buf[9]_OTERM57~feeder, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[8]_OTERM53~feeder\, adc_spi_controller|spi_tx_component|tx_buf[8]_OTERM53~feeder, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[7]_OTERM49~feeder\, adc_spi_controller|spi_tx_component|tx_buf[7]_OTERM49~feeder, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[6]_OTERM45~feeder\, adc_spi_controller|spi_tx_component|tx_buf[6]_OTERM45~feeder, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[5]_OTERM41~feeder\, adc_spi_controller|spi_tx_component|tx_buf[5]_OTERM41~feeder, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[4]_OTERM37~feeder\, adc_spi_controller|spi_tx_component|tx_buf[4]_OTERM37~feeder, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[3]_OTERM33~feeder\, adc_spi_controller|spi_tx_component|tx_buf[3]_OTERM33~feeder, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[2]_OTERM29~feeder\, adc_spi_controller|spi_tx_component|tx_buf[2]_OTERM29~feeder, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[0]_OTERM81~feeder\, adc_spi_controller|spi_tx_component|tx_buf[0]_OTERM81~feeder, UNI_Projektas, 1
instance = comp, \MRAM_D[0]~I\, MRAM_D[0], UNI_Projektas, 1
instance = comp, \MRAM_D[1]~I\, MRAM_D[1], UNI_Projektas, 1
instance = comp, \MRAM_D[2]~I\, MRAM_D[2], UNI_Projektas, 1
instance = comp, \MRAM_D[3]~I\, MRAM_D[3], UNI_Projektas, 1
instance = comp, \MRAM_D[4]~I\, MRAM_D[4], UNI_Projektas, 1
instance = comp, \MRAM_D[5]~I\, MRAM_D[5], UNI_Projektas, 1
instance = comp, \MRAM_D[6]~I\, MRAM_D[6], UNI_Projektas, 1
instance = comp, \MRAM_D[7]~I\, MRAM_D[7], UNI_Projektas, 1
instance = comp, \CLK~I\, CLK, UNI_Projektas, 1
instance = comp, \CLK~clkctrl\, CLK~clkctrl, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|clk_counter[2]~feeder\, adc_spi_controller|spi_tx_component|clk_counter[2]~feeder, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|clk_counter[2]\, adc_spi_controller|spi_tx_component|clk_counter[2], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|clk_counter~1\, adc_spi_controller|spi_tx_component|clk_counter~1, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|clk_counter[3]_NEW100\, adc_spi_controller|spi_tx_component|clk_counter[3]_NEW100, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|clk_counter[3]\, adc_spi_controller|spi_tx_component|clk_counter[3], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|clk_counter~2\, adc_spi_controller|spi_tx_component|clk_counter~2, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|clk_counter[0]_NEW102\, adc_spi_controller|spi_tx_component|clk_counter[0]_NEW102, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|clk_counter[0]\, adc_spi_controller|spi_tx_component|clk_counter[0], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|clk_counter[2]~3\, adc_spi_controller|spi_tx_component|clk_counter[2]~3, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|clk_counter[1]\, adc_spi_controller|spi_tx_component|clk_counter[1], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|clk_counter~0\, adc_spi_controller|spi_tx_component|clk_counter~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|clk_counter[1]_NEW98\, adc_spi_controller|spi_tx_component|clk_counter[1]_NEW98, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|Equal0~0\, adc_spi_controller|spi_tx_component|Equal0~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|Equal0~0_NEW_REG116\, adc_spi_controller|spi_tx_component|Equal0~0_NEW_REG116, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|sclk~0\, adc_spi_controller|spi_tx_component|sclk~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|sclk\, adc_spi_controller|spi_tx_component|sclk, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|bits_sent~0\, adc_spi_controller|spi_tx_component|bits_sent~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|bits_sent[0]\, adc_spi_controller|spi_tx_component|bits_sent[0], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|Add0~0\, adc_spi_controller|spi_tx_component|Add0~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|Add0~2\, adc_spi_controller|spi_tx_component|Add0~2, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|Add0~4\, adc_spi_controller|spi_tx_component|Add0~4, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|Add0~12\, adc_spi_controller|spi_tx_component|Add0~12, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|bits_sent[2]\, adc_spi_controller|spi_tx_component|bits_sent[2], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|Add0~6\, adc_spi_controller|spi_tx_component|Add0~6, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|Add0~8\, adc_spi_controller|spi_tx_component|Add0~8, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|bits_sent[4]_NEW104\, adc_spi_controller|spi_tx_component|bits_sent[4]_NEW104, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|bits_sent[4]\, adc_spi_controller|spi_tx_component|bits_sent[4], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|bits_sent[1]\, adc_spi_controller|spi_tx_component|bits_sent[1], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|Add0~11\, adc_spi_controller|spi_tx_component|Add0~11, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|Add0~13\, adc_spi_controller|spi_tx_component|Add0~13, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|process_0~0_RTM089\, adc_spi_controller|spi_tx_component|process_0~0_RTM089, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|process_0~0_NEW_REG86\, adc_spi_controller|spi_tx_component|process_0~0_NEW_REG86, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|curr_state~0\, adc_spi_controller|spi_tx_component|curr_state~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|curr_state~feeder\, adc_spi_controller|spi_tx_component|curr_state~feeder, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|cs_up_counter~2\, adc_spi_controller|cs_up_counter~2, UNI_Projektas, 1
instance = comp, \adc_spi_controller|Selector5~0\, adc_spi_controller|Selector5~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|curr_state.transmiting\, adc_spi_controller|curr_state.transmiting, UNI_Projektas, 1
instance = comp, \adc_spi_controller|Selector6~0\, adc_spi_controller|Selector6~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|curr_state.cs_up\, adc_spi_controller|curr_state.cs_up, UNI_Projektas, 1
instance = comp, \adc_spi_controller|cs_up_counter[0]\, adc_spi_controller|cs_up_counter[0], UNI_Projektas, 1
instance = comp, \adc_spi_controller|cs_up_counter~1\, adc_spi_controller|cs_up_counter~1, UNI_Projektas, 1
instance = comp, \adc_spi_controller|cs_up_counter[2]\, adc_spi_controller|cs_up_counter[2], UNI_Projektas, 1
instance = comp, \adc_spi_controller|Add0~0\, adc_spi_controller|Add0~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|Add0~2\, adc_spi_controller|Add0~2, UNI_Projektas, 1
instance = comp, \adc_spi_controller|cs_up_counter[1]\, adc_spi_controller|cs_up_counter[1], UNI_Projektas, 1
instance = comp, \adc_spi_controller|cs_up_counter[3]\, adc_spi_controller|cs_up_counter[3], UNI_Projektas, 1
instance = comp, \adc_spi_controller|cs_up_counter~0\, adc_spi_controller|cs_up_counter~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|cs_up_counter[4]\, adc_spi_controller|cs_up_counter[4], UNI_Projektas, 1
instance = comp, \adc_spi_controller|Equal0~1\, adc_spi_controller|Equal0~1, UNI_Projektas, 1
instance = comp, \adc_spi_controller|Selector3~0\, adc_spi_controller|Selector3~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|curr_state.idle\, adc_spi_controller|curr_state.idle, UNI_Projektas, 1
instance = comp, \adc_spi_controller|Selector2~0\, adc_spi_controller|Selector2~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|fifo_rdreq\, adc_spi_controller|fifo_rdreq, UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[5]~24\, this_setup_manager|config_command_counter[5]~24, UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[6]~26\, this_setup_manager|config_command_counter[6]~26, UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[7]~28\, this_setup_manager|config_command_counter[7]~28, UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[8]~30\, this_setup_manager|config_command_counter[8]~30, UNI_Projektas, 1
instance = comp, \this_setup_manager|Equal12~0\, this_setup_manager|Equal12~0, UNI_Projektas, 1
instance = comp, \this_setup_manager|Equal12~1\, this_setup_manager|Equal12~1, UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[8]\, this_setup_manager|config_command_counter[8], UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[9]~32\, this_setup_manager|config_command_counter[9]~32, UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[10]~34\, this_setup_manager|config_command_counter[10]~34, UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[10]\, this_setup_manager|config_command_counter[10], UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[11]~36\, this_setup_manager|config_command_counter[11]~36, UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[12]~38\, this_setup_manager|config_command_counter[12]~38, UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[12]\, this_setup_manager|config_command_counter[12], UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[13]~40\, this_setup_manager|config_command_counter[13]~40, UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[14]~42\, this_setup_manager|config_command_counter[14]~42, UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[14]\, this_setup_manager|config_command_counter[14], UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[15]~44\, this_setup_manager|config_command_counter[15]~44, UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[15]\, this_setup_manager|config_command_counter[15], UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[16]~46\, this_setup_manager|config_command_counter[16]~46, UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[16]\, this_setup_manager|config_command_counter[16], UNI_Projektas, 1
instance = comp, \this_setup_manager|Equal10~1\, this_setup_manager|Equal10~1, UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[13]\, this_setup_manager|config_command_counter[13], UNI_Projektas, 1
instance = comp, \this_setup_manager|Equal10~3\, this_setup_manager|Equal10~3, UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[7]\, this_setup_manager|config_command_counter[7], UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[1]~16\, this_setup_manager|config_command_counter[1]~16, UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[1]\, this_setup_manager|config_command_counter[1], UNI_Projektas, 1
instance = comp, \this_setup_manager|Equal10~2\, this_setup_manager|Equal10~2, UNI_Projektas, 1
instance = comp, \this_setup_manager|Equal10~4\, this_setup_manager|Equal10~4, UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[0]~48\, this_setup_manager|config_command_counter[0]~48, UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[0]\, this_setup_manager|config_command_counter[0], UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[2]~18\, this_setup_manager|config_command_counter[2]~18, UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[2]\, this_setup_manager|config_command_counter[2], UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[3]~20\, this_setup_manager|config_command_counter[3]~20, UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[3]\, this_setup_manager|config_command_counter[3], UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[4]~22\, this_setup_manager|config_command_counter[4]~22, UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[5]\, this_setup_manager|config_command_counter[5], UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[4]\, this_setup_manager|config_command_counter[4], UNI_Projektas, 1
instance = comp, \this_setup_manager|Equal0~0\, this_setup_manager|Equal0~0, UNI_Projektas, 1
instance = comp, \this_setup_manager|Equal10~5\, this_setup_manager|Equal10~5, UNI_Projektas, 1
instance = comp, \this_setup_manager|SPI_send_irq_NEW_REG90\, this_setup_manager|SPI_send_irq_NEW_REG90, UNI_Projektas, 1
instance = comp, \this_setup_manager|SPI_send_irq_NEW_REG92\, this_setup_manager|SPI_send_irq_NEW_REG92, UNI_Projektas, 1
instance = comp, \this_setup_manager|Equal0~1\, this_setup_manager|Equal0~1, UNI_Projektas, 1
instance = comp, \this_setup_manager|Equal0~2\, this_setup_manager|Equal0~2, UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[6]\, this_setup_manager|config_command_counter[6], UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[9]\, this_setup_manager|config_command_counter[9], UNI_Projektas, 1
instance = comp, \this_setup_manager|config_command_counter[11]\, this_setup_manager|config_command_counter[11], UNI_Projektas, 1
instance = comp, \this_setup_manager|Equal10~0\, this_setup_manager|Equal10~0, UNI_Projektas, 1
instance = comp, \this_setup_manager|Equal0~4\, this_setup_manager|Equal0~4, UNI_Projektas, 1
instance = comp, \this_setup_manager|Selector6~0\, this_setup_manager|Selector6~0, UNI_Projektas, 1
instance = comp, \this_setup_manager|Selector6~0_RTM096\, this_setup_manager|Selector6~0_RTM096, UNI_Projektas, 1
instance = comp, \this_setup_manager|SPI_send_irq_NEW_REG94\, this_setup_manager|SPI_send_irq_NEW_REG94, UNI_Projektas, 1
instance = comp, \this_setup_manager|Selector6~1\, this_setup_manager|Selector6~1, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0]\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1]\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2]\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, UNI_Projektas, 1
instance = comp, \adc_spi_controller|Selector4~0\, adc_spi_controller|Selector4~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|curr_state.reading_fifo\, adc_spi_controller|curr_state.reading_fifo, UNI_Projektas, 1
instance = comp, \adc_spi_controller|Selector1~0\, adc_spi_controller|Selector1~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|tx_send_irq\, adc_spi_controller|tx_send_irq, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|curr_state\, adc_spi_controller|spi_tx_component|curr_state, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|process_0~1\, adc_spi_controller|spi_tx_component|process_0~1, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|valid_wreq\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|valid_wreq, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|valid_rreq\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|valid_rreq, UNI_Projektas, 1
instance = comp, \this_setup_manager|Equal0~5\, this_setup_manager|Equal0~5, UNI_Projektas, 1
instance = comp, \this_setup_manager|SPI_send_data[0]_NEW_REG4\, this_setup_manager|SPI_send_data[0]_NEW_REG4, UNI_Projektas, 1
instance = comp, \this_setup_manager|SPI_send_data[0]_NEW_REG6\, this_setup_manager|SPI_send_data[0]_NEW_REG6, UNI_Projektas, 1
instance = comp, \this_setup_manager|WideNor0~0\, this_setup_manager|WideNor0~0, UNI_Projektas, 1
instance = comp, \this_setup_manager|WideNor0~0_RTM0114\, this_setup_manager|WideNor0~0_RTM0114, UNI_Projektas, 1
instance = comp, \this_setup_manager|SPI_send_data[0]_OTERM3_NEW_REG112\, this_setup_manager|SPI_send_data[0]_OTERM3_NEW_REG112, UNI_Projektas, 1
instance = comp, \this_setup_manager|SPI_send_data[0]_OTERM3_NEW_REG110\, this_setup_manager|SPI_send_data[0]_OTERM3_NEW_REG110, UNI_Projektas, 1
instance = comp, \this_setup_manager|WideOr0~0\, this_setup_manager|WideOr0~0, UNI_Projektas, 1
instance = comp, \this_setup_manager|Selector5~0\, this_setup_manager|Selector5~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0]\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1]\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2]\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3]\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[0]\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[0], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[1]\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[1], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[2]\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[2], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[3]\, adc_spi_controller|spi_fifo_component|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[3], UNI_Projektas, 1
instance = comp, \~GND\, ~GND, UNI_Projektas, 1
instance = comp, \this_setup_manager|SPI_send_data[4]_NEW_REG8\, this_setup_manager|SPI_send_data[4]_NEW_REG8, UNI_Projektas, 1
instance = comp, \this_setup_manager|Selector3~0\, this_setup_manager|Selector3~0, UNI_Projektas, 1
instance = comp, \this_setup_manager|SPI_send_data[10]_NEW_REG20\, this_setup_manager|SPI_send_data[10]_NEW_REG20, UNI_Projektas, 1
instance = comp, \this_setup_manager|Selector1~0\, this_setup_manager|Selector1~0, UNI_Projektas, 1
instance = comp, \this_setup_manager|Equal8~0\, this_setup_manager|Equal8~0, UNI_Projektas, 1
instance = comp, \this_setup_manager|Selector0~0_RTM016\, this_setup_manager|Selector0~0_RTM016, UNI_Projektas, 1
instance = comp, \this_setup_manager|SPI_send_data[15]_NEW_REG14\, this_setup_manager|SPI_send_data[15]_NEW_REG14, UNI_Projektas, 1
instance = comp, \this_setup_manager|SPI_send_data[15]_NEW_REG12\, this_setup_manager|SPI_send_data[15]_NEW_REG12, UNI_Projektas, 1
instance = comp, \this_setup_manager|Selector0~1\, this_setup_manager|Selector0~1, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|is_read~0\, adc_spi_controller|spi_tx_component|is_read~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|is_read\, adc_spi_controller|spi_tx_component|is_read, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|bits_sent[3]_NEW107\, adc_spi_controller|spi_tx_component|bits_sent[3]_NEW107, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|bits_sent[3]\, adc_spi_controller|spi_tx_component|bits_sent[3], UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|process_0~2\, adc_spi_controller|spi_tx_component|process_0~2, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~1\, adc_spi_controller|spi_tx_component|tx_buf~1, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~2\, adc_spi_controller|spi_tx_component|tx_buf~2, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[1]_NEW_REG22\, adc_spi_controller|spi_tx_component|tx_buf[1]_NEW_REG22, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[13]_OTERM73~feeder\, adc_spi_controller|spi_tx_component|tx_buf[13]_OTERM73~feeder, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[13]_NEW_REG72\, adc_spi_controller|spi_tx_component|tx_buf[13]_NEW_REG72, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~4\, adc_spi_controller|spi_tx_component|tx_buf~4, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[14]_NEW_REG78\, adc_spi_controller|spi_tx_component|tx_buf[14]_NEW_REG78, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[14]_NEW_REG76\, adc_spi_controller|spi_tx_component|tx_buf[14]_NEW_REG76, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf~3\, adc_spi_controller|spi_tx_component|tx_buf~3, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|tx_buf[15]_NEW_REG84\, adc_spi_controller|spi_tx_component|tx_buf[15]_NEW_REG84, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|SPI_MOSI~1\, adc_spi_controller|spi_tx_component|SPI_MOSI~1, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|SPI_MOSI~2\, adc_spi_controller|spi_tx_component|SPI_MOSI~2, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|SPI_MOSI~reg0\, adc_spi_controller|spi_tx_component|SPI_MOSI~reg0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|SPI_MOSI~3\, adc_spi_controller|spi_tx_component|SPI_MOSI~3, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|SPI_MOSI~en\, adc_spi_controller|spi_tx_component|SPI_MOSI~en, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|Add1~0\, this_read_adc_manager|Add1~0, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|read_counter~2\, this_read_adc_manager|read_counter~2, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[0]~7\, this_read_adc_manager|address_counter[0]~7, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|getting_data~0\, this_write_out_mram_manager|getting_data~0, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[1]~10\, this_write_out_mram_manager|address_counter[1]~10, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter~9\, this_write_out_mram_manager|address_counter~9, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[1]\, this_write_out_mram_manager|address_counter[1], UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[2]~12\, this_write_out_mram_manager|address_counter[2]~12, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[3]~14\, this_write_out_mram_manager|address_counter[3]~14, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[3]\, this_write_out_mram_manager|address_counter[3], UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[4]~16\, this_write_out_mram_manager|address_counter[4]~16, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[5]~18\, this_write_out_mram_manager|address_counter[5]~18, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[5]\, this_write_out_mram_manager|address_counter[5], UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[4]\, this_write_out_mram_manager|address_counter[4], UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[2]\, this_write_out_mram_manager|address_counter[2], UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|Equal0~0\, this_write_out_mram_manager|Equal0~0, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|Equal0~1\, this_write_out_mram_manager|Equal0~1, UNI_Projektas, 1
instance = comp, \this_state_manager|counter~1\, this_state_manager|counter~1, UNI_Projektas, 1
instance = comp, \this_state_manager|Selector3~0\, this_state_manager|Selector3~0, UNI_Projektas, 1
instance = comp, \this_state_manager|curr_state.wait_1\, this_state_manager|curr_state.wait_1, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[5]\, this_state_manager|counter[5], UNI_Projektas, 1
instance = comp, \this_state_manager|counter~3\, this_state_manager|counter~3, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[0]\, this_state_manager|counter[0], UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~0\, this_state_manager|Add0~0, UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~2\, this_state_manager|Add0~2, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[1]\, this_state_manager|counter[1], UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~4\, this_state_manager|Add0~4, UNI_Projektas, 1
instance = comp, \this_state_manager|counter~2\, this_state_manager|counter~2, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[2]\, this_state_manager|counter[2], UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~6\, this_state_manager|Add0~6, UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~8\, this_state_manager|Add0~8, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[4]\, this_state_manager|counter[4], UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~14\, this_state_manager|Add0~14, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[7]\, this_state_manager|counter[7], UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~16\, this_state_manager|Add0~16, UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~18\, this_state_manager|Add0~18, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[9]\, this_state_manager|counter[9], UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~22\, this_state_manager|Add0~22, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[11]\, this_state_manager|counter[11], UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~26\, this_state_manager|Add0~26, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[13]\, this_state_manager|counter[13], UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~28\, this_state_manager|Add0~28, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[14]\, this_state_manager|counter[14], UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~30\, this_state_manager|Add0~30, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[15]\, this_state_manager|counter[15], UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~32\, this_state_manager|Add0~32, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[16]\, this_state_manager|counter[16], UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~34\, this_state_manager|Add0~34, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[17]\, this_state_manager|counter[17], UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~36\, this_state_manager|Add0~36, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[18]\, this_state_manager|counter[18], UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~38\, this_state_manager|Add0~38, UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~40\, this_state_manager|Add0~40, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[20]\, this_state_manager|counter[20], UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~44\, this_state_manager|Add0~44, UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~46\, this_state_manager|Add0~46, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[23]\, this_state_manager|counter[23], UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~50\, this_state_manager|Add0~50, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[25]\, this_state_manager|counter[25], UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~52\, this_state_manager|Add0~52, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[26]\, this_state_manager|counter[26], UNI_Projektas, 1
instance = comp, \this_state_manager|counter[27]\, this_state_manager|counter[27], UNI_Projektas, 1
instance = comp, \this_state_manager|Equal0~8\, this_state_manager|Equal0~8, UNI_Projektas, 1
instance = comp, \this_state_manager|counter~0\, this_state_manager|counter~0, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[6]\, this_state_manager|counter[6], UNI_Projektas, 1
instance = comp, \this_state_manager|Equal0~1\, this_state_manager|Equal0~1, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[3]\, this_state_manager|counter[3], UNI_Projektas, 1
instance = comp, \this_state_manager|Equal0~2\, this_state_manager|Equal0~2, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[8]\, this_state_manager|counter[8], UNI_Projektas, 1
instance = comp, \this_state_manager|Equal0~0\, this_state_manager|Equal0~0, UNI_Projektas, 1
instance = comp, \this_state_manager|Equal0~4\, this_state_manager|Equal0~4, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[22]\, this_state_manager|counter[22], UNI_Projektas, 1
instance = comp, \this_state_manager|counter[19]\, this_state_manager|counter[19], UNI_Projektas, 1
instance = comp, \this_state_manager|Equal0~5\, this_state_manager|Equal0~5, UNI_Projektas, 1
instance = comp, \this_state_manager|Equal0~7\, this_state_manager|Equal0~7, UNI_Projektas, 1
instance = comp, \this_state_manager|Equal0~10\, this_state_manager|Equal0~10, UNI_Projektas, 1
instance = comp, \this_state_manager|Selector2~0\, this_state_manager|Selector2~0, UNI_Projektas, 1
instance = comp, \this_state_manager|curr_state.write_out_mram\, this_state_manager|curr_state.write_out_mram, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|getting_data\, this_write_out_mram_manager|getting_data, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter~22\, this_write_out_mram_manager|address_counter~22, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|MRAM_READ_DATA\, this_write_out_mram_manager|MRAM_READ_DATA, UNI_Projektas, 1
instance = comp, \this_mram_controller|counter~0\, this_mram_controller|counter~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|counter[0]\, this_mram_controller|counter[0], UNI_Projektas, 1
instance = comp, \this_mram_controller|Add0~0\, this_mram_controller|Add0~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|counter[2]\, this_mram_controller|counter[2], UNI_Projektas, 1
instance = comp, \this_mram_controller|Mux41~0\, this_mram_controller|Mux41~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|counter[1]\, this_mram_controller|counter[1], UNI_Projektas, 1
instance = comp, \this_mram_controller|curr_state~6\, this_mram_controller|curr_state~6, UNI_Projektas, 1
instance = comp, \this_mram_controller|curr_state~8\, this_mram_controller|curr_state~8, UNI_Projektas, 1
instance = comp, \this_mram_controller|curr_state.idle\, this_mram_controller|curr_state.idle, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter~9\, this_read_adc_manager|address_counter~9, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[0]\, this_read_adc_manager|address_counter[0], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[1]~10\, this_read_adc_manager|address_counter[1]~10, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[2]~12\, this_read_adc_manager|address_counter[2]~12, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[3]~14\, this_read_adc_manager|address_counter[3]~14, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[3]\, this_read_adc_manager|address_counter[3], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[4]~16\, this_read_adc_manager|address_counter[4]~16, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[5]~18\, this_read_adc_manager|address_counter[5]~18, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[5]\, this_read_adc_manager|address_counter[5], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[6]~20\, this_read_adc_manager|address_counter[6]~20, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[6]\, this_read_adc_manager|address_counter[6], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[4]\, this_read_adc_manager|address_counter[4], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[1]\, this_read_adc_manager|address_counter[1], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|Equal0~0\, this_read_adc_manager|Equal0~0, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|Equal0~1\, this_read_adc_manager|Equal0~1, UNI_Projektas, 1
instance = comp, \this_state_manager|Selector1~1\, this_state_manager|Selector1~1, UNI_Projektas, 1
instance = comp, \this_state_manager|curr_state.read_adc\, this_state_manager|curr_state.read_adc, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|read_counter~1\, this_read_adc_manager|read_counter~1, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|read_counter[3]\, this_read_adc_manager|read_counter[3], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|read_counter~0\, this_read_adc_manager|read_counter~0, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|read_counter[1]\, this_read_adc_manager|read_counter[1], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|read_counter~4\, this_read_adc_manager|read_counter~4, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|read_counter[2]\, this_read_adc_manager|read_counter[2], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|Equal1~0\, this_read_adc_manager|Equal1~0, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[0]~0\, this_read_adc_manager|MRAM_DATA_OUT[0]~0, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|real_data_counter[0]\, this_read_adc_manager|real_data_counter[0], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[0]~feeder\, this_read_adc_manager|MRAM_DATA_OUT[0]~feeder, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[0]\, this_read_adc_manager|MRAM_DATA_OUT[0], UNI_Projektas, 1
instance = comp, \this_mram_controller|Mux61~0\, this_mram_controller|Mux61~0, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter~22\, this_read_adc_manager|address_counter~22, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_WRITE_DATA\, this_read_adc_manager|MRAM_WRITE_DATA, UNI_Projektas, 1
instance = comp, \this_mram_controller|curr_state~7\, this_mram_controller|curr_state~7, UNI_Projektas, 1
instance = comp, \this_mram_controller|curr_state.writing\, this_mram_controller|curr_state.writing, UNI_Projektas, 1
instance = comp, \this_mram_controller|Mux78~0\, this_mram_controller|Mux78~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|curr_state~5\, this_mram_controller|curr_state~5, UNI_Projektas, 1
instance = comp, \this_mram_controller|curr_state.reading\, this_mram_controller|curr_state.reading, UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector24~0\, this_mram_controller|Selector24~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector39~0\, this_mram_controller|Selector39~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[0]~reg0\, this_mram_controller|MRAM_D[0]~reg0, UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector24~1\, this_mram_controller|Selector24~1, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[0]~en\, this_mram_controller|MRAM_D[0]~en, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|Add1~2\, this_read_adc_manager|Add1~2, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|real_data_counter[1]\, this_read_adc_manager|real_data_counter[1], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[1]~feeder\, this_read_adc_manager|MRAM_DATA_OUT[1]~feeder, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[1]\, this_read_adc_manager|MRAM_DATA_OUT[1], UNI_Projektas, 1
instance = comp, \this_mram_controller|Mux64~0\, this_mram_controller|Mux64~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[1]~reg0\, this_mram_controller|MRAM_D[1]~reg0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[1]~en\, this_mram_controller|MRAM_D[1]~en, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|Add1~4\, this_read_adc_manager|Add1~4, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|real_data_counter[2]\, this_read_adc_manager|real_data_counter[2], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[2]\, this_read_adc_manager|MRAM_DATA_OUT[2], UNI_Projektas, 1
instance = comp, \this_mram_controller|Mux65~0\, this_mram_controller|Mux65~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[2]~reg0\, this_mram_controller|MRAM_D[2]~reg0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[2]~en\, this_mram_controller|MRAM_D[2]~en, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|Add1~6\, this_read_adc_manager|Add1~6, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|real_data_counter[3]\, this_read_adc_manager|real_data_counter[3], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[3]~feeder\, this_read_adc_manager|MRAM_DATA_OUT[3]~feeder, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[3]\, this_read_adc_manager|MRAM_DATA_OUT[3], UNI_Projektas, 1
instance = comp, \this_mram_controller|Mux66~0\, this_mram_controller|Mux66~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[3]~reg0\, this_mram_controller|MRAM_D[3]~reg0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[3]~enfeeder\, this_mram_controller|MRAM_D[3]~enfeeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[3]~en\, this_mram_controller|MRAM_D[3]~en, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|Add1~8\, this_read_adc_manager|Add1~8, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|real_data_counter[4]\, this_read_adc_manager|real_data_counter[4], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[4]~feeder\, this_read_adc_manager|MRAM_DATA_OUT[4]~feeder, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[4]\, this_read_adc_manager|MRAM_DATA_OUT[4], UNI_Projektas, 1
instance = comp, \this_mram_controller|Mux67~0\, this_mram_controller|Mux67~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[4]~reg0\, this_mram_controller|MRAM_D[4]~reg0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[4]~enfeeder\, this_mram_controller|MRAM_D[4]~enfeeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[4]~en\, this_mram_controller|MRAM_D[4]~en, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|Add1~10\, this_read_adc_manager|Add1~10, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|real_data_counter[5]\, this_read_adc_manager|real_data_counter[5], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[5]\, this_read_adc_manager|MRAM_DATA_OUT[5], UNI_Projektas, 1
instance = comp, \this_mram_controller|Mux68~0\, this_mram_controller|Mux68~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[5]~reg0\, this_mram_controller|MRAM_D[5]~reg0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[5]~enfeeder\, this_mram_controller|MRAM_D[5]~enfeeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[5]~en\, this_mram_controller|MRAM_D[5]~en, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|Add1~12\, this_read_adc_manager|Add1~12, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|real_data_counter[6]\, this_read_adc_manager|real_data_counter[6], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[6]~feeder\, this_read_adc_manager|MRAM_DATA_OUT[6]~feeder, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[6]\, this_read_adc_manager|MRAM_DATA_OUT[6], UNI_Projektas, 1
instance = comp, \this_mram_controller|Mux69~0\, this_mram_controller|Mux69~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[6]~reg0\, this_mram_controller|MRAM_D[6]~reg0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[6]~enfeeder\, this_mram_controller|MRAM_D[6]~enfeeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[6]~en\, this_mram_controller|MRAM_D[6]~en, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|real_data_counter[7]\, this_read_adc_manager|real_data_counter[7], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[7]\, this_read_adc_manager|MRAM_DATA_OUT[7], UNI_Projektas, 1
instance = comp, \this_mram_controller|Mux70~0\, this_mram_controller|Mux70~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[7]~reg0\, this_mram_controller|MRAM_D[7]~reg0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[7]~enfeeder\, this_mram_controller|MRAM_D[7]~enfeeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[7]~en\, this_mram_controller|MRAM_D[7]~en, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|Equal2~0\, this_read_adc_manager|Equal2~0, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|Equal2~1\, this_read_adc_manager|Equal2~1, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|real_data_counter~0\, this_read_adc_manager|real_data_counter~0, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|real_data_counter[8]\, this_read_adc_manager|real_data_counter[8], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[8]~feeder\, this_read_adc_manager|MRAM_DATA_OUT[8]~feeder, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[8]\, this_read_adc_manager|MRAM_DATA_OUT[8], UNI_Projektas, 1
instance = comp, \this_mram_controller|Mux71~0\, this_mram_controller|Mux71~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[8]~reg0\, this_mram_controller|MRAM_D[8]~reg0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[8]~enfeeder\, this_mram_controller|MRAM_D[8]~enfeeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[8]~en\, this_mram_controller|MRAM_D[8]~en, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[9]~enfeeder\, this_mram_controller|MRAM_D[9]~enfeeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[9]~en\, this_mram_controller|MRAM_D[9]~en, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[10]~enfeeder\, this_mram_controller|MRAM_D[10]~enfeeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[10]~en\, this_mram_controller|MRAM_D[10]~en, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[11]~en\, this_mram_controller|MRAM_D[11]~en, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[12]~enfeeder\, this_mram_controller|MRAM_D[12]~enfeeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[12]~en\, this_mram_controller|MRAM_D[12]~en, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[13]~enfeeder\, this_mram_controller|MRAM_D[13]~enfeeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[13]~en\, this_mram_controller|MRAM_D[13]~en, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[14]~enfeeder\, this_mram_controller|MRAM_D[14]~enfeeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[14]~en\, this_mram_controller|MRAM_D[14]~en, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[15]~en\, this_mram_controller|MRAM_D[15]~en, UNI_Projektas, 1
instance = comp, \this_setup_manager|WideNor0~1\, this_setup_manager|WideNor0~1, UNI_Projektas, 1
instance = comp, \this_setup_manager|Selector7~0\, this_setup_manager|Selector7~0, UNI_Projektas, 1
instance = comp, \this_setup_manager|ADC_SYNC\, this_setup_manager|ADC_SYNC, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|SEND_DONE~0\, adc_spi_controller|spi_tx_component|SEND_DONE~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|spi_tx_component|SEND_DONE\, adc_spi_controller|spi_tx_component|SEND_DONE, UNI_Projektas, 1
instance = comp, \adc_spi_controller|Selector0~0\, adc_spi_controller|Selector0~0, UNI_Projektas, 1
instance = comp, \adc_spi_controller|Selector0~1\, adc_spi_controller|Selector0~1, UNI_Projektas, 1
instance = comp, \adc_spi_controller|SPI_CS\, adc_spi_controller|SPI_CS, UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector1~1\, this_mram_controller|Selector1~1, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_OUTPUT_EN\, this_mram_controller|MRAM_OUTPUT_EN, UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector22~0\, this_mram_controller|Selector22~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector22~1\, this_mram_controller|Selector22~1, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_A[0]\, this_mram_controller|MRAM_A[0], UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector21~0\, this_mram_controller|Selector21~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_A[1]\, this_mram_controller|MRAM_A[1], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[2]\, this_read_adc_manager|address_counter[2], UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector20~0\, this_mram_controller|Selector20~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_A[2]\, this_mram_controller|MRAM_A[2], UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector19~0\, this_mram_controller|Selector19~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_A[3]\, this_mram_controller|MRAM_A[3], UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector18~0\, this_mram_controller|Selector18~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_A[4]\, this_mram_controller|MRAM_A[4], UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector17~0\, this_mram_controller|Selector17~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_A[5]\, this_mram_controller|MRAM_A[5], UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[6]~20\, this_write_out_mram_manager|address_counter[6]~20, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[6]\, this_write_out_mram_manager|address_counter[6], UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector16~0\, this_mram_controller|Selector16~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_A[6]\, this_mram_controller|MRAM_A[6], UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector0~1\, this_mram_controller|Selector0~1, UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector0~2\, this_mram_controller|Selector0~2, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_EN\, this_mram_controller|MRAM_EN, UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector2~0\, this_mram_controller|Selector2~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector2~2\, this_mram_controller|Selector2~2, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_WRITE_EN\, this_mram_controller|MRAM_WRITE_EN, UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector4~1\, this_mram_controller|Selector4~1, UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector4~2\, this_mram_controller|Selector4~2, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_LOWER_EN\, this_mram_controller|MRAM_LOWER_EN, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|TX_BUSY\, UART_Controller_1|uart_tx_1|TX_BUSY, UNI_Projektas, 1
instance = comp, \UART_Controller_1|Selector2~0\, UART_Controller_1|Selector2~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|Selector2~1\, UART_Controller_1|Selector2~1, UNI_Projektas, 1
instance = comp, \UART_Controller_1|next_state.reading_fifo2\, UART_Controller_1|next_state.reading_fifo2, UNI_Projektas, 1
instance = comp, \UART_Controller_1|curr_state.reading_fifo2~feeder\, UART_Controller_1|curr_state.reading_fifo2~feeder, UNI_Projektas, 1
instance = comp, \UART_Controller_1|curr_state.reading_fifo2\, UART_Controller_1|curr_state.reading_fifo2, UNI_Projektas, 1
instance = comp, \UART_Controller_1|Selector0~0\, UART_Controller_1|Selector0~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|have_data~0\, this_write_out_mram_manager|have_data~0, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|have_data\, this_write_out_mram_manager|have_data, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|UART_DATA_IRQ~0\, this_write_out_mram_manager|UART_DATA_IRQ~0, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|UART_DATA_IRQ\, this_write_out_mram_manager|UART_DATA_IRQ, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1, UNI_Projektas, 1
instance = comp, \UART_Controller_1|Selector1~1\, UART_Controller_1|Selector1~1, UNI_Projektas, 1
instance = comp, \UART_Controller_1|next_state.reading_fifo1\, UART_Controller_1|next_state.reading_fifo1, UNI_Projektas, 1
instance = comp, \UART_Controller_1|curr_state.reading_fifo1~feeder\, UART_Controller_1|curr_state.reading_fifo1~feeder, UNI_Projektas, 1
instance = comp, \UART_Controller_1|curr_state.reading_fifo1\, UART_Controller_1|curr_state.reading_fifo1, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0]\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1]\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2]\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, UNI_Projektas, 1
instance = comp, \UART_Controller_1|Selector3~0\, UART_Controller_1|Selector3~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|Selector3~1\, UART_Controller_1|Selector3~1, UNI_Projektas, 1
instance = comp, \UART_Controller_1|next_state.transmiting\, UART_Controller_1|next_state.transmiting, UNI_Projektas, 1
instance = comp, \UART_Controller_1|curr_state.transmiting\, UART_Controller_1|curr_state.transmiting, UNI_Projektas, 1
instance = comp, \UART_Controller_1|Selector0~1\, UART_Controller_1|Selector0~1, UNI_Projektas, 1
instance = comp, \UART_Controller_1|next_state.idle\, UART_Controller_1|next_state.idle, UNI_Projektas, 1
instance = comp, \UART_Controller_1|curr_state.idle~feeder\, UART_Controller_1|curr_state.idle~feeder, UNI_Projektas, 1
instance = comp, \UART_Controller_1|curr_state.idle\, UART_Controller_1|curr_state.idle, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector1~0\, UART_Controller_1|uart_tx_1|Selector1~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|tx_curr_state.sync\, UART_Controller_1|uart_tx_1|tx_curr_state.sync, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector2~0\, UART_Controller_1|uart_tx_1|Selector2~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|tx_curr_state.start\, UART_Controller_1|uart_tx_1|tx_curr_state.start, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector18~0\, UART_Controller_1|uart_tx_1|Selector18~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_index[0]\, UART_Controller_1|uart_tx_1|data_index[0], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector15~0\, UART_Controller_1|uart_tx_1|Selector15~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector15~1\, UART_Controller_1|uart_tx_1|Selector15~1, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_index[3]\, UART_Controller_1|uart_tx_1|data_index[3], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector4~0\, UART_Controller_1|uart_tx_1|Selector4~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector3~0\, UART_Controller_1|uart_tx_1|Selector3~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|tx_curr_state.data\, UART_Controller_1|uart_tx_1|tx_curr_state.data, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector4~1\, UART_Controller_1|uart_tx_1|Selector4~1, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|tx_curr_state.stop\, UART_Controller_1|uart_tx_1|tx_curr_state.stop, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector0~0\, UART_Controller_1|uart_tx_1|Selector0~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector0~1\, UART_Controller_1|uart_tx_1|Selector0~1, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|tx_curr_state.idle\, UART_Controller_1|uart_tx_1|tx_curr_state.idle, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector14~0\, UART_Controller_1|uart_tx_1|Selector14~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|counter[0]\, UART_Controller_1|uart_tx_1|counter[0], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Add0~0\, UART_Controller_1|uart_tx_1|Add0~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Add0~4\, UART_Controller_1|uart_tx_1|Add0~4, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Add0~6\, UART_Controller_1|uart_tx_1|Add0~6, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector11~0\, UART_Controller_1|uart_tx_1|Selector11~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|counter[3]\, UART_Controller_1|uart_tx_1|counter[3], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Add0~8\, UART_Controller_1|uart_tx_1|Add0~8, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector10~0\, UART_Controller_1|uart_tx_1|Selector10~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|counter[4]\, UART_Controller_1|uart_tx_1|counter[4], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Add0~12\, UART_Controller_1|uart_tx_1|Add0~12, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector8~0\, UART_Controller_1|uart_tx_1|Selector8~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|counter[6]\, UART_Controller_1|uart_tx_1|counter[6], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Add0~14\, UART_Controller_1|uart_tx_1|Add0~14, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector7~0\, UART_Controller_1|uart_tx_1|Selector7~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|counter[7]\, UART_Controller_1|uart_tx_1|counter[7], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Add0~16\, UART_Controller_1|uart_tx_1|Add0~16, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector6~0\, UART_Controller_1|uart_tx_1|Selector6~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|counter[8]\, UART_Controller_1|uart_tx_1|counter[8], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector12~0\, UART_Controller_1|uart_tx_1|Selector12~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|counter[2]\, UART_Controller_1|uart_tx_1|counter[2], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Equal0~0\, UART_Controller_1|uart_tx_1|Equal0~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Equal0~1\, UART_Controller_1|uart_tx_1|Equal0~1, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Equal0~2\, UART_Controller_1|uart_tx_1|Equal0~2, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector16~0\, UART_Controller_1|uart_tx_1|Selector16~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector16~1\, UART_Controller_1|uart_tx_1|Selector16~1, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_index[2]\, UART_Controller_1|uart_tx_1|data_index[2], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq, UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[0]~feeder\, this_mram_controller|data_out[0]~feeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[0]~0\, this_mram_controller|data_out[0]~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[0]\, this_mram_controller|data_out[0], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0]\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1]\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2]\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3]\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[0]\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[0], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[1]\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[1], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[2]\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[2], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[3]\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[3], UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[1]~feeder\, this_mram_controller|data_out[1]~feeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[1]\, this_mram_controller|data_out[1], UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[2]~feeder\, this_mram_controller|data_out[2]~feeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[2]\, this_mram_controller|data_out[2], UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[3]~feeder\, this_mram_controller|data_out[3]~feeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[3]\, this_mram_controller|data_out[3], UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[4]~feeder\, this_mram_controller|data_out[4]~feeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[4]\, this_mram_controller|data_out[4], UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[5]\, this_mram_controller|data_out[5], UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[6]\, this_mram_controller|data_out[6], UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[7]\, this_mram_controller|data_out[7], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_send[1]~4\, UART_Controller_1|uart_tx_1|data_send[1]~4, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_send[1]\, UART_Controller_1|uart_tx_1|data_send[1], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_send[0]\, UART_Controller_1|uart_tx_1|data_send[0], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Mux0~2\, UART_Controller_1|uart_tx_1|Mux0~2, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_send[3]\, UART_Controller_1|uart_tx_1|data_send[3], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector17~0\, UART_Controller_1|uart_tx_1|Selector17~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector17~1\, UART_Controller_1|uart_tx_1|Selector17~1, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_index[1]\, UART_Controller_1|uart_tx_1|data_index[1], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Mux0~3\, UART_Controller_1|uart_tx_1|Mux0~3, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Mux0~4\, UART_Controller_1|uart_tx_1|Mux0~4, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|tx_curr_state.start~_wirecell\, UART_Controller_1|uart_tx_1|tx_curr_state.start~_wirecell, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|TX\, UART_Controller_1|uart_tx_1|TX, UNI_Projektas, 1
instance = comp, \SPI_MOSI~I\, SPI_MOSI, UNI_Projektas, 1
instance = comp, \SPI_MISO~I\, SPI_MISO, UNI_Projektas, 1
instance = comp, \SPI_SCLK~I\, SPI_SCLK, UNI_Projektas, 1
instance = comp, \SPI_CS~I\, SPI_CS, UNI_Projektas, 1
instance = comp, \ADC_SPI_SDIN~I\, ADC_SPI_SDIN, UNI_Projektas, 1
instance = comp, \MRAM_D[8]~I\, MRAM_D[8], UNI_Projektas, 1
instance = comp, \MRAM_D[9]~I\, MRAM_D[9], UNI_Projektas, 1
instance = comp, \MRAM_D[10]~I\, MRAM_D[10], UNI_Projektas, 1
instance = comp, \MRAM_D[11]~I\, MRAM_D[11], UNI_Projektas, 1
instance = comp, \MRAM_D[12]~I\, MRAM_D[12], UNI_Projektas, 1
instance = comp, \MRAM_D[13]~I\, MRAM_D[13], UNI_Projektas, 1
instance = comp, \MRAM_D[14]~I\, MRAM_D[14], UNI_Projektas, 1
instance = comp, \MRAM_D[15]~I\, MRAM_D[15], UNI_Projektas, 1
instance = comp, \BUTTON~I\, BUTTON, UNI_Projektas, 1
instance = comp, \ADC_SHDN~I\, ADC_SHDN, UNI_Projektas, 1
instance = comp, \ADC_SYNC~I\, ADC_SYNC, UNI_Projektas, 1
instance = comp, \ADC_CLK~I\, ADC_CLK, UNI_Projektas, 1
instance = comp, \ADC_DORB~I\, ADC_DORB, UNI_Projektas, 1
instance = comp, \ADC_DORA~I\, ADC_DORA, UNI_Projektas, 1
instance = comp, \ADC_DCLKB~I\, ADC_DCLKB, UNI_Projektas, 1
instance = comp, \ADC_BIT_B[0]~I\, ADC_BIT_B[0], UNI_Projektas, 1
instance = comp, \ADC_BIT_B[1]~I\, ADC_BIT_B[1], UNI_Projektas, 1
instance = comp, \ADC_BIT_B[2]~I\, ADC_BIT_B[2], UNI_Projektas, 1
instance = comp, \ADC_BIT_B[3]~I\, ADC_BIT_B[3], UNI_Projektas, 1
instance = comp, \ADC_BIT_B[4]~I\, ADC_BIT_B[4], UNI_Projektas, 1
instance = comp, \ADC_BIT_B[5]~I\, ADC_BIT_B[5], UNI_Projektas, 1
instance = comp, \ADC_BIT_B[6]~I\, ADC_BIT_B[6], UNI_Projektas, 1
instance = comp, \ADC_BIT_B[7]~I\, ADC_BIT_B[7], UNI_Projektas, 1
instance = comp, \ADC_BIT_B[8]~I\, ADC_BIT_B[8], UNI_Projektas, 1
instance = comp, \ADC_BIT_B[9]~I\, ADC_BIT_B[9], UNI_Projektas, 1
instance = comp, \ADC_BIT_A[0]~I\, ADC_BIT_A[0], UNI_Projektas, 1
instance = comp, \ADC_BIT_A[1]~I\, ADC_BIT_A[1], UNI_Projektas, 1
instance = comp, \ADC_BIT_A[2]~I\, ADC_BIT_A[2], UNI_Projektas, 1
instance = comp, \ADC_BIT_A[3]~I\, ADC_BIT_A[3], UNI_Projektas, 1
instance = comp, \ADC_BIT_A[4]~I\, ADC_BIT_A[4], UNI_Projektas, 1
instance = comp, \ADC_BIT_A[5]~I\, ADC_BIT_A[5], UNI_Projektas, 1
instance = comp, \ADC_BIT_A[6]~I\, ADC_BIT_A[6], UNI_Projektas, 1
instance = comp, \ADC_BIT_A[7]~I\, ADC_BIT_A[7], UNI_Projektas, 1
instance = comp, \ADC_BIT_A[8]~I\, ADC_BIT_A[8], UNI_Projektas, 1
instance = comp, \ADC_BIT_A[9]~I\, ADC_BIT_A[9], UNI_Projektas, 1
instance = comp, \ADC_SPI_SCLK~I\, ADC_SPI_SCLK, UNI_Projektas, 1
instance = comp, \ADC_SPI_CS~I\, ADC_SPI_CS, UNI_Projektas, 1
instance = comp, \MRAM_OUTPUT_EN~I\, MRAM_OUTPUT_EN, UNI_Projektas, 1
instance = comp, \MRAM_A[0]~I\, MRAM_A[0], UNI_Projektas, 1
instance = comp, \MRAM_A[1]~I\, MRAM_A[1], UNI_Projektas, 1
instance = comp, \MRAM_A[2]~I\, MRAM_A[2], UNI_Projektas, 1
instance = comp, \MRAM_A[3]~I\, MRAM_A[3], UNI_Projektas, 1
instance = comp, \MRAM_A[4]~I\, MRAM_A[4], UNI_Projektas, 1
instance = comp, \MRAM_A[5]~I\, MRAM_A[5], UNI_Projektas, 1
instance = comp, \MRAM_A[6]~I\, MRAM_A[6], UNI_Projektas, 1
instance = comp, \MRAM_A[7]~I\, MRAM_A[7], UNI_Projektas, 1
instance = comp, \MRAM_A[8]~I\, MRAM_A[8], UNI_Projektas, 1
instance = comp, \MRAM_A[9]~I\, MRAM_A[9], UNI_Projektas, 1
instance = comp, \MRAM_A[10]~I\, MRAM_A[10], UNI_Projektas, 1
instance = comp, \MRAM_A[11]~I\, MRAM_A[11], UNI_Projektas, 1
instance = comp, \MRAM_A[12]~I\, MRAM_A[12], UNI_Projektas, 1
instance = comp, \MRAM_A[13]~I\, MRAM_A[13], UNI_Projektas, 1
instance = comp, \MRAM_A[14]~I\, MRAM_A[14], UNI_Projektas, 1
instance = comp, \MRAM_A[15]~I\, MRAM_A[15], UNI_Projektas, 1
instance = comp, \MRAM_A[16]~I\, MRAM_A[16], UNI_Projektas, 1
instance = comp, \MRAM_A[17]~I\, MRAM_A[17], UNI_Projektas, 1
instance = comp, \MRAM_EN~I\, MRAM_EN, UNI_Projektas, 1
instance = comp, \MRAM_WRITE_EN~I\, MRAM_WRITE_EN, UNI_Projektas, 1
instance = comp, \MRAM_UPPER_EN~I\, MRAM_UPPER_EN, UNI_Projektas, 1
instance = comp, \MRAM_LOWER_EN~I\, MRAM_LOWER_EN, UNI_Projektas, 1
instance = comp, \UART_RX~I\, UART_RX, UNI_Projektas, 1
instance = comp, \UART_TX~I\, UART_TX, UNI_Projektas, 1
