
EMB_PROJ_RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000606c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ec  080061fc  080061fc  000161fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080062e8  080062e8  00020098  2**0
                  CONTENTS
  4 .ARM          00000008  080062e8  080062e8  000162e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080062f0  080062f0  00020098  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080062f0  080062f0  000162f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080062f4  080062f4  000162f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000098  20000000  080062f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020098  2**0
                  CONTENTS
 10 .bss          00012f00  20000098  20000098  00020098  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20012f98  20012f98  00020098  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011d5b  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002fb3  00000000  00000000  00031e23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001038  00000000  00000000  00034dd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000ec0  00000000  00000000  00035e10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001f2b0  00000000  00000000  00036cd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012a0d  00000000  00000000  00055f80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c7faa  00000000  00000000  0006898d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00130937  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000045ac  00000000  00000000  00130988  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000098 	.word	0x20000098
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080061e4 	.word	0x080061e4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000009c 	.word	0x2000009c
 80001cc:	080061e4 	.word	0x080061e4

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b08a      	sub	sp, #40	; 0x28
 8000598:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800059a:	f107 0314 	add.w	r3, r7, #20
 800059e:	2200      	movs	r2, #0
 80005a0:	601a      	str	r2, [r3, #0]
 80005a2:	605a      	str	r2, [r3, #4]
 80005a4:	609a      	str	r2, [r3, #8]
 80005a6:	60da      	str	r2, [r3, #12]
 80005a8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005aa:	2300      	movs	r3, #0
 80005ac:	613b      	str	r3, [r7, #16]
 80005ae:	4b5c      	ldr	r3, [pc, #368]	; (8000720 <MX_GPIO_Init+0x18c>)
 80005b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005b2:	4a5b      	ldr	r2, [pc, #364]	; (8000720 <MX_GPIO_Init+0x18c>)
 80005b4:	f043 0304 	orr.w	r3, r3, #4
 80005b8:	6313      	str	r3, [r2, #48]	; 0x30
 80005ba:	4b59      	ldr	r3, [pc, #356]	; (8000720 <MX_GPIO_Init+0x18c>)
 80005bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005be:	f003 0304 	and.w	r3, r3, #4
 80005c2:	613b      	str	r3, [r7, #16]
 80005c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005c6:	2300      	movs	r3, #0
 80005c8:	60fb      	str	r3, [r7, #12]
 80005ca:	4b55      	ldr	r3, [pc, #340]	; (8000720 <MX_GPIO_Init+0x18c>)
 80005cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ce:	4a54      	ldr	r2, [pc, #336]	; (8000720 <MX_GPIO_Init+0x18c>)
 80005d0:	f043 0301 	orr.w	r3, r3, #1
 80005d4:	6313      	str	r3, [r2, #48]	; 0x30
 80005d6:	4b52      	ldr	r3, [pc, #328]	; (8000720 <MX_GPIO_Init+0x18c>)
 80005d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005da:	f003 0301 	and.w	r3, r3, #1
 80005de:	60fb      	str	r3, [r7, #12]
 80005e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005e2:	2300      	movs	r3, #0
 80005e4:	60bb      	str	r3, [r7, #8]
 80005e6:	4b4e      	ldr	r3, [pc, #312]	; (8000720 <MX_GPIO_Init+0x18c>)
 80005e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ea:	4a4d      	ldr	r2, [pc, #308]	; (8000720 <MX_GPIO_Init+0x18c>)
 80005ec:	f043 0302 	orr.w	r3, r3, #2
 80005f0:	6313      	str	r3, [r2, #48]	; 0x30
 80005f2:	4b4b      	ldr	r3, [pc, #300]	; (8000720 <MX_GPIO_Init+0x18c>)
 80005f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005f6:	f003 0302 	and.w	r3, r3, #2
 80005fa:	60bb      	str	r3, [r7, #8]
 80005fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80005fe:	2300      	movs	r3, #0
 8000600:	607b      	str	r3, [r7, #4]
 8000602:	4b47      	ldr	r3, [pc, #284]	; (8000720 <MX_GPIO_Init+0x18c>)
 8000604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000606:	4a46      	ldr	r2, [pc, #280]	; (8000720 <MX_GPIO_Init+0x18c>)
 8000608:	f043 0308 	orr.w	r3, r3, #8
 800060c:	6313      	str	r3, [r2, #48]	; 0x30
 800060e:	4b44      	ldr	r3, [pc, #272]	; (8000720 <MX_GPIO_Init+0x18c>)
 8000610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000612:	f003 0308 	and.w	r3, r3, #8
 8000616:	607b      	str	r3, [r7, #4]
 8000618:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800061a:	2200      	movs	r2, #0
 800061c:	f241 110f 	movw	r1, #4367	; 0x110f
 8000620:	4840      	ldr	r0, [pc, #256]	; (8000724 <MX_GPIO_Init+0x190>)
 8000622:	f003 ff85 	bl	8004530 <HAL_GPIO_WritePin>
                          |Lane2_Green_Pin|L2_ULTR_B_Trig_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, display1_clk_Pin|display1_dio_Pin|display2_clk_Pin|display2_dio_Pin
 8000626:	2200      	movs	r2, #0
 8000628:	f641 71f0 	movw	r1, #8176	; 0x1ff0
 800062c:	483e      	ldr	r0, [pc, #248]	; (8000728 <MX_GPIO_Init+0x194>)
 800062e:	f003 ff7f 	bl	8004530 <HAL_GPIO_WritePin>
                          |Lane2_Yellow_Pin|Lane2_Red_Pin|Lane1_Green_Pin|Lane1_Yellow_Pin
                          |Lane1_Red_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, L1_ULTR_B_Trig_Pin|L1_ULTR_A_Trig_Pin|L2_ULTR_A_Trig_Pin, GPIO_PIN_RESET);
 8000632:	2200      	movs	r2, #0
 8000634:	f44f 7128 	mov.w	r1, #672	; 0x2a0
 8000638:	483c      	ldr	r0, [pc, #240]	; (800072c <MX_GPIO_Init+0x198>)
 800063a:	f003 ff79 	bl	8004530 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PCPin PCPin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800063e:	f241 130f 	movw	r3, #4367	; 0x110f
 8000642:	617b      	str	r3, [r7, #20]
                          |Lane2_Green_Pin|L2_ULTR_B_Trig_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000644:	2301      	movs	r3, #1
 8000646:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000648:	2300      	movs	r3, #0
 800064a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800064c:	2300      	movs	r3, #0
 800064e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000650:	f107 0314 	add.w	r3, r7, #20
 8000654:	4619      	mov	r1, r3
 8000656:	4833      	ldr	r0, [pc, #204]	; (8000724 <MX_GPIO_Init+0x190>)
 8000658:	f003 fdb6 	bl	80041c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = display1_clk_Pin|display1_dio_Pin|display2_clk_Pin|display2_dio_Pin
 800065c:	f641 73f0 	movw	r3, #8176	; 0x1ff0
 8000660:	617b      	str	r3, [r7, #20]
                          |Lane2_Yellow_Pin|Lane2_Red_Pin|Lane1_Green_Pin|Lane1_Yellow_Pin
                          |Lane1_Red_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000662:	2301      	movs	r3, #1
 8000664:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000666:	2300      	movs	r3, #0
 8000668:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800066a:	2300      	movs	r3, #0
 800066c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800066e:	f107 0314 	add.w	r3, r7, #20
 8000672:	4619      	mov	r1, r3
 8000674:	482c      	ldr	r0, [pc, #176]	; (8000728 <MX_GPIO_Init+0x194>)
 8000676:	f003 fda7 	bl	80041c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC4 PC5 PC6 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800067a:	23f0      	movs	r3, #240	; 0xf0
 800067c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800067e:	2300      	movs	r3, #0
 8000680:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000682:	2301      	movs	r3, #1
 8000684:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000686:	f107 0314 	add.w	r3, r7, #20
 800068a:	4619      	mov	r1, r3
 800068c:	4825      	ldr	r0, [pc, #148]	; (8000724 <MX_GPIO_Init+0x190>)
 800068e:	f003 fd9b 	bl	80041c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = L2_ULTR_B_Echo_Pin|L1_ULTR_A_Echo_Pin|L1_ULTR_B_Echo_Pin;
 8000692:	f240 1341 	movw	r3, #321	; 0x141
 8000696:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000698:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800069c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800069e:	2300      	movs	r3, #0
 80006a0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006a2:	f107 0314 	add.w	r3, r7, #20
 80006a6:	4619      	mov	r1, r3
 80006a8:	4820      	ldr	r0, [pc, #128]	; (800072c <MX_GPIO_Init+0x198>)
 80006aa:	f003 fd8d 	bl	80041c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = L2_ULTR_A_Echo_Pin;
 80006ae:	2304      	movs	r3, #4
 80006b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80006b2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80006b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b8:	2300      	movs	r3, #0
 80006ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(L2_ULTR_A_Echo_GPIO_Port, &GPIO_InitStruct);
 80006bc:	f107 0314 	add.w	r3, r7, #20
 80006c0:	4619      	mov	r1, r3
 80006c2:	481b      	ldr	r0, [pc, #108]	; (8000730 <MX_GPIO_Init+0x19c>)
 80006c4:	f003 fd80 	bl	80041c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = L1_ULTR_B_Trig_Pin|L1_ULTR_A_Trig_Pin|L2_ULTR_A_Trig_Pin;
 80006c8:	f44f 7328 	mov.w	r3, #672	; 0x2a0
 80006cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006ce:	2301      	movs	r3, #1
 80006d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d2:	2300      	movs	r3, #0
 80006d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006d6:	2300      	movs	r3, #0
 80006d8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006da:	f107 0314 	add.w	r3, r7, #20
 80006de:	4619      	mov	r1, r3
 80006e0:	4812      	ldr	r0, [pc, #72]	; (800072c <MX_GPIO_Init+0x198>)
 80006e2:	f003 fd71 	bl	80041c8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80006e6:	2200      	movs	r2, #0
 80006e8:	2100      	movs	r1, #0
 80006ea:	2006      	movs	r0, #6
 80006ec:	f003 fd42 	bl	8004174 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80006f0:	2006      	movs	r0, #6
 80006f2:	f003 fd5b 	bl	80041ac <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80006f6:	2200      	movs	r2, #0
 80006f8:	2100      	movs	r1, #0
 80006fa:	2008      	movs	r0, #8
 80006fc:	f003 fd3a 	bl	8004174 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000700:	2008      	movs	r0, #8
 8000702:	f003 fd53 	bl	80041ac <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000706:	2200      	movs	r2, #0
 8000708:	2100      	movs	r1, #0
 800070a:	2017      	movs	r0, #23
 800070c:	f003 fd32 	bl	8004174 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000710:	2017      	movs	r0, #23
 8000712:	f003 fd4b 	bl	80041ac <HAL_NVIC_EnableIRQ>

}
 8000716:	bf00      	nop
 8000718:	3728      	adds	r7, #40	; 0x28
 800071a:	46bd      	mov	sp, r7
 800071c:	bd80      	pop	{r7, pc}
 800071e:	bf00      	nop
 8000720:	40023800 	.word	0x40023800
 8000724:	40020800 	.word	0x40020800
 8000728:	40020000 	.word	0x40020000
 800072c:	40020400 	.word	0x40020400
 8000730:	40020c00 	.word	0x40020c00

08000734 <HCSR04_InitSensor>:

void HCSR04_InitSensor(HCSR04_t *sensor,
                       TIM_HandleTypeDef *htim,
                       GPIO_TypeDef *trig_port, uint16_t trig_pin,
                       GPIO_TypeDef *echo_port, uint16_t echo_pin)
{
 8000734:	b5b0      	push	{r4, r5, r7, lr}
 8000736:	b08a      	sub	sp, #40	; 0x28
 8000738:	af00      	add	r7, sp, #0
 800073a:	60f8      	str	r0, [r7, #12]
 800073c:	60b9      	str	r1, [r7, #8]
 800073e:	607a      	str	r2, [r7, #4]
 8000740:	807b      	strh	r3, [r7, #2]
    sensor->htim = htim;
 8000742:	68fb      	ldr	r3, [r7, #12]
 8000744:	68ba      	ldr	r2, [r7, #8]
 8000746:	601a      	str	r2, [r3, #0]
    sensor->trig_port = trig_port;
 8000748:	68fb      	ldr	r3, [r7, #12]
 800074a:	687a      	ldr	r2, [r7, #4]
 800074c:	605a      	str	r2, [r3, #4]
    sensor->trig_pin = trig_pin;
 800074e:	68fb      	ldr	r3, [r7, #12]
 8000750:	887a      	ldrh	r2, [r7, #2]
 8000752:	811a      	strh	r2, [r3, #8]
    sensor->echo_port = echo_port;
 8000754:	68fb      	ldr	r3, [r7, #12]
 8000756:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000758:	60da      	str	r2, [r3, #12]
    sensor->echo_pin = echo_pin;
 800075a:	68fb      	ldr	r3, [r7, #12]
 800075c:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 800075e:	821a      	strh	r2, [r3, #16]
    sensor->captured = 0;
 8000760:	68fb      	ldr	r3, [r7, #12]
 8000762:	2200      	movs	r2, #0
 8000764:	771a      	strb	r2, [r3, #28]

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000766:	f107 0314 	add.w	r3, r7, #20
 800076a:	2200      	movs	r2, #0
 800076c:	601a      	str	r2, [r3, #0]
 800076e:	605a      	str	r2, [r3, #4]
 8000770:	609a      	str	r2, [r3, #8]
 8000772:	60da      	str	r2, [r3, #12]
 8000774:	611a      	str	r2, [r3, #16]

    // TRIG output
    GPIO_InitStruct.Pin = trig_pin;
 8000776:	887b      	ldrh	r3, [r7, #2]
 8000778:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800077a:	2301      	movs	r3, #1
 800077c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800077e:	2300      	movs	r3, #0
 8000780:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000782:	2300      	movs	r3, #0
 8000784:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(trig_port, &GPIO_InitStruct);
 8000786:	f107 0314 	add.w	r3, r7, #20
 800078a:	4619      	mov	r1, r3
 800078c:	6878      	ldr	r0, [r7, #4]
 800078e:	f003 fd1b 	bl	80041c8 <HAL_GPIO_Init>

    // ECHO input with interrupt
    GPIO_InitStruct.Pin = echo_pin;
 8000792:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8000794:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000796:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 800079a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800079c:	2300      	movs	r3, #0
 800079e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(echo_port, &GPIO_InitStruct);
 80007a0:	f107 0314 	add.w	r3, r7, #20
 80007a4:	4619      	mov	r1, r3
 80007a6:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80007a8:	f003 fd0e 	bl	80041c8 <HAL_GPIO_Init>

    hcsr04_sensors[hcsr04_sensor_count] = *sensor;
 80007ac:	4b0b      	ldr	r3, [pc, #44]	; (80007dc <HCSR04_InitSensor+0xa8>)
 80007ae:	781b      	ldrb	r3, [r3, #0]
 80007b0:	4a0b      	ldr	r2, [pc, #44]	; (80007e0 <HCSR04_InitSensor+0xac>)
 80007b2:	015b      	lsls	r3, r3, #5
 80007b4:	441a      	add	r2, r3
 80007b6:	68fb      	ldr	r3, [r7, #12]
 80007b8:	4614      	mov	r4, r2
 80007ba:	461d      	mov	r5, r3
 80007bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80007be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007c0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80007c4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    hcsr04_sensor_count++;
 80007c8:	4b04      	ldr	r3, [pc, #16]	; (80007dc <HCSR04_InitSensor+0xa8>)
 80007ca:	781b      	ldrb	r3, [r3, #0]
 80007cc:	3301      	adds	r3, #1
 80007ce:	b2da      	uxtb	r2, r3
 80007d0:	4b02      	ldr	r3, [pc, #8]	; (80007dc <HCSR04_InitSensor+0xa8>)
 80007d2:	701a      	strb	r2, [r3, #0]
}
 80007d4:	bf00      	nop
 80007d6:	3728      	adds	r7, #40	; 0x28
 80007d8:	46bd      	mov	sp, r7
 80007da:	bdb0      	pop	{r4, r5, r7, pc}
 80007dc:	20000134 	.word	0x20000134
 80007e0:	200000b4 	.word	0x200000b4

080007e4 <HCSR04_Trigger>:

void HCSR04_Trigger(HCSR04_t *sensor)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b082      	sub	sp, #8
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(sensor->trig_port, sensor->trig_pin, GPIO_PIN_RESET);
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	6858      	ldr	r0, [r3, #4]
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	891b      	ldrh	r3, [r3, #8]
 80007f4:	2200      	movs	r2, #0
 80007f6:	4619      	mov	r1, r3
 80007f8:	f003 fe9a 	bl	8004530 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80007fc:	2001      	movs	r0, #1
 80007fe:	f003 fbdd 	bl	8003fbc <HAL_Delay>
    HAL_GPIO_WritePin(sensor->trig_port, sensor->trig_pin, GPIO_PIN_SET);
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	6858      	ldr	r0, [r3, #4]
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	891b      	ldrh	r3, [r3, #8]
 800080a:	2201      	movs	r2, #1
 800080c:	4619      	mov	r1, r3
 800080e:	f003 fe8f 	bl	8004530 <HAL_GPIO_WritePin>
    HAL_Delay(1); // >=10us
 8000812:	2001      	movs	r0, #1
 8000814:	f003 fbd2 	bl	8003fbc <HAL_Delay>
    HAL_GPIO_WritePin(sensor->trig_port, sensor->trig_pin, GPIO_PIN_RESET);
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	6858      	ldr	r0, [r3, #4]
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	891b      	ldrh	r3, [r3, #8]
 8000820:	2200      	movs	r2, #0
 8000822:	4619      	mov	r1, r3
 8000824:	f003 fe84 	bl	8004530 <HAL_GPIO_WritePin>
}
 8000828:	bf00      	nop
 800082a:	3708      	adds	r7, #8
 800082c:	46bd      	mov	sp, r7
 800082e:	bd80      	pop	{r7, pc}

08000830 <HCSR04_Read>:

float HCSR04_Read(HCSR04_t *sensor)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b084      	sub	sp, #16
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
    sensor->captured = 0;
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	2200      	movs	r2, #0
 800083c:	771a      	strb	r2, [r3, #28]
    sensor->start_time = 0;
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	2200      	movs	r2, #0
 8000842:	615a      	str	r2, [r3, #20]
    sensor->end_time = 0;
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	2200      	movs	r2, #0
 8000848:	619a      	str	r2, [r3, #24]

    HCSR04_Trigger(sensor);
 800084a:	6878      	ldr	r0, [r7, #4]
 800084c:	f7ff ffca 	bl	80007e4 <HCSR04_Trigger>

    uint32_t timeout = HAL_GetTick() + 50;
 8000850:	f003 fba8 	bl	8003fa4 <HAL_GetTick>
 8000854:	4603      	mov	r3, r0
 8000856:	3332      	adds	r3, #50	; 0x32
 8000858:	60fb      	str	r3, [r7, #12]
    while (!sensor->captured && HAL_GetTick() < timeout);
 800085a:	bf00      	nop
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	7f1b      	ldrb	r3, [r3, #28]
 8000860:	b2db      	uxtb	r3, r3
 8000862:	2b00      	cmp	r3, #0
 8000864:	d105      	bne.n	8000872 <HCSR04_Read+0x42>
 8000866:	f003 fb9d 	bl	8003fa4 <HAL_GetTick>
 800086a:	4602      	mov	r2, r0
 800086c:	68fb      	ldr	r3, [r7, #12]
 800086e:	4293      	cmp	r3, r2
 8000870:	d8f4      	bhi.n	800085c <HCSR04_Read+0x2c>

    if (!sensor->captured)
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	7f1b      	ldrb	r3, [r3, #28]
 8000876:	b2db      	uxtb	r3, r3
 8000878:	2b00      	cmp	r3, #0
 800087a:	d102      	bne.n	8000882 <HCSR04_Read+0x52>
        return -1; // timeout
 800087c:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8000880:	e012      	b.n	80008a8 <HCSR04_Read+0x78>

    uint32_t pulse_duration = sensor->end_time - sensor->start_time;
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	699a      	ldr	r2, [r3, #24]
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	695b      	ldr	r3, [r3, #20]
 800088a:	1ad3      	subs	r3, r2, r3
 800088c:	60bb      	str	r3, [r7, #8]
    return (pulse_duration * 0.0343f) / 2.0f;
 800088e:	68bb      	ldr	r3, [r7, #8]
 8000890:	ee07 3a90 	vmov	s15, r3
 8000894:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000898:	ed9f 7a07 	vldr	s14, [pc, #28]	; 80008b8 <HCSR04_Read+0x88>
 800089c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80008a0:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80008a4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
}
 80008a8:	eef0 7a47 	vmov.f32	s15, s14
 80008ac:	eeb0 0a67 	vmov.f32	s0, s15
 80008b0:	3710      	adds	r7, #16
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	bf00      	nop
 80008b8:	3d0c7e28 	.word	0x3d0c7e28

080008bc <HCSR04_EchoCallback>:

// Called from HAL_GPIO_EXTI_Callback
void HCSR04_EchoCallback(uint16_t GPIO_Pin)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b084      	sub	sp, #16
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	4603      	mov	r3, r0
 80008c4:	80fb      	strh	r3, [r7, #6]
    for (int i = 0; i < hcsr04_sensor_count; i++)
 80008c6:	2300      	movs	r3, #0
 80008c8:	60fb      	str	r3, [r7, #12]
 80008ca:	e033      	b.n	8000934 <HCSR04_EchoCallback+0x78>
    {
        HCSR04_t *s = &hcsr04_sensors[i];
 80008cc:	68fb      	ldr	r3, [r7, #12]
 80008ce:	015b      	lsls	r3, r3, #5
 80008d0:	4a1e      	ldr	r2, [pc, #120]	; (800094c <HCSR04_EchoCallback+0x90>)
 80008d2:	4413      	add	r3, r2
 80008d4:	60bb      	str	r3, [r7, #8]
        if (s->echo_pin == GPIO_Pin)
 80008d6:	68bb      	ldr	r3, [r7, #8]
 80008d8:	8a1b      	ldrh	r3, [r3, #16]
 80008da:	88fa      	ldrh	r2, [r7, #6]
 80008dc:	429a      	cmp	r2, r3
 80008de:	d126      	bne.n	800092e <HCSR04_EchoCallback+0x72>
        {
            if (HAL_GPIO_ReadPin(s->echo_port, s->echo_pin) == GPIO_PIN_SET)
 80008e0:	68bb      	ldr	r3, [r7, #8]
 80008e2:	68da      	ldr	r2, [r3, #12]
 80008e4:	68bb      	ldr	r3, [r7, #8]
 80008e6:	8a1b      	ldrh	r3, [r3, #16]
 80008e8:	4619      	mov	r1, r3
 80008ea:	4610      	mov	r0, r2
 80008ec:	f003 fe08 	bl	8004500 <HAL_GPIO_ReadPin>
 80008f0:	4603      	mov	r3, r0
 80008f2:	2b01      	cmp	r3, #1
 80008f4:	d10d      	bne.n	8000912 <HCSR04_EchoCallback+0x56>
            {
                __HAL_TIM_SET_COUNTER(s->htim, 0);
 80008f6:	68bb      	ldr	r3, [r7, #8]
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	2200      	movs	r2, #0
 80008fe:	625a      	str	r2, [r3, #36]	; 0x24
                HAL_TIM_Base_Start(s->htim);
 8000900:	68bb      	ldr	r3, [r7, #8]
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	4618      	mov	r0, r3
 8000906:	f004 fb0b 	bl	8004f20 <HAL_TIM_Base_Start>
                s->start_time = 0;
 800090a:	68bb      	ldr	r3, [r7, #8]
 800090c:	2200      	movs	r2, #0
 800090e:	615a      	str	r2, [r3, #20]
 8000910:	e00d      	b.n	800092e <HCSR04_EchoCallback+0x72>
            }
            else
            {
                s->end_time = __HAL_TIM_GET_COUNTER(s->htim);
 8000912:	68bb      	ldr	r3, [r7, #8]
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800091a:	68bb      	ldr	r3, [r7, #8]
 800091c:	619a      	str	r2, [r3, #24]
                HAL_TIM_Base_Stop(s->htim);
 800091e:	68bb      	ldr	r3, [r7, #8]
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	4618      	mov	r0, r3
 8000924:	f004 fb64 	bl	8004ff0 <HAL_TIM_Base_Stop>
                s->captured = 1;
 8000928:	68bb      	ldr	r3, [r7, #8]
 800092a:	2201      	movs	r2, #1
 800092c:	771a      	strb	r2, [r3, #28]
    for (int i = 0; i < hcsr04_sensor_count; i++)
 800092e:	68fb      	ldr	r3, [r7, #12]
 8000930:	3301      	adds	r3, #1
 8000932:	60fb      	str	r3, [r7, #12]
 8000934:	4b06      	ldr	r3, [pc, #24]	; (8000950 <HCSR04_EchoCallback+0x94>)
 8000936:	781b      	ldrb	r3, [r3, #0]
 8000938:	461a      	mov	r2, r3
 800093a:	68fb      	ldr	r3, [r7, #12]
 800093c:	4293      	cmp	r3, r2
 800093e:	dbc5      	blt.n	80008cc <HCSR04_EchoCallback+0x10>
            }
        }
    }
}
 8000940:	bf00      	nop
 8000942:	bf00      	nop
 8000944:	3710      	adds	r7, #16
 8000946:	46bd      	mov	sp, r7
 8000948:	bd80      	pop	{r7, pc}
 800094a:	bf00      	nop
 800094c:	200000b4 	.word	0x200000b4
 8000950:	20000134 	.word	0x20000134

08000954 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b082      	sub	sp, #8
 8000958:	af00      	add	r7, sp, #0
 800095a:	4603      	mov	r3, r0
 800095c:	80fb      	strh	r3, [r7, #6]
   HCSR04_EchoCallback(GPIO_Pin);
 800095e:	88fb      	ldrh	r3, [r7, #6]
 8000960:	4618      	mov	r0, r3
 8000962:	f7ff ffab 	bl	80008bc <HCSR04_EchoCallback>
}
 8000966:	bf00      	nop
 8000968:	3708      	adds	r7, #8
 800096a:	46bd      	mov	sp, r7
 800096c:	bd80      	pop	{r7, pc}
	...

08000970 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b08a      	sub	sp, #40	; 0x28
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8000978:	2300      	movs	r3, #0
 800097a:	61fb      	str	r3, [r7, #28]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 800097c:	f002 f826 	bl	80029cc <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8000980:	4b53      	ldr	r3, [pc, #332]	; (8000ad0 <pvPortMalloc+0x160>)
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	2b00      	cmp	r3, #0
 8000986:	d101      	bne.n	800098c <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8000988:	f000 f908 	bl	8000b9c <prvHeapInit>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xWantedSize > 0 )
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	2b00      	cmp	r3, #0
 8000990:	d012      	beq.n	80009b8 <pvPortMalloc+0x48>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. Some
             * additional increment may also be needed for alignment. */
            xAdditionalRequiredSize = xHeapStructSize + portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 8000992:	2208      	movs	r2, #8
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	f003 0307 	and.w	r3, r3, #7
 800099a:	1ad3      	subs	r3, r2, r3
 800099c:	3308      	adds	r3, #8
 800099e:	61bb      	str	r3, [r7, #24]

            if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 80009a0:	69bb      	ldr	r3, [r7, #24]
 80009a2:	43db      	mvns	r3, r3
 80009a4:	687a      	ldr	r2, [r7, #4]
 80009a6:	429a      	cmp	r2, r3
 80009a8:	d804      	bhi.n	80009b4 <pvPortMalloc+0x44>
            {
                xWantedSize += xAdditionalRequiredSize;
 80009aa:	687a      	ldr	r2, [r7, #4]
 80009ac:	69bb      	ldr	r3, [r7, #24]
 80009ae:	4413      	add	r3, r2
 80009b0:	607b      	str	r3, [r7, #4]
 80009b2:	e001      	b.n	80009b8 <pvPortMalloc+0x48>
            }
            else
            {
                xWantedSize = 0;
 80009b4:	2300      	movs	r3, #0
 80009b6:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	db70      	blt.n	8000aa0 <pvPortMalloc+0x130>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d06d      	beq.n	8000aa0 <pvPortMalloc+0x130>
 80009c4:	4b43      	ldr	r3, [pc, #268]	; (8000ad4 <pvPortMalloc+0x164>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	687a      	ldr	r2, [r7, #4]
 80009ca:	429a      	cmp	r2, r3
 80009cc:	d868      	bhi.n	8000aa0 <pvPortMalloc+0x130>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 80009ce:	4b42      	ldr	r3, [pc, #264]	; (8000ad8 <pvPortMalloc+0x168>)
 80009d0:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 80009d2:	4b41      	ldr	r3, [pc, #260]	; (8000ad8 <pvPortMalloc+0x168>)
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80009d8:	e004      	b.n	80009e4 <pvPortMalloc+0x74>
                {
                    pxPreviousBlock = pxBlock;
 80009da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009dc:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 80009de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80009e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009e6:	685b      	ldr	r3, [r3, #4]
 80009e8:	687a      	ldr	r2, [r7, #4]
 80009ea:	429a      	cmp	r2, r3
 80009ec:	d903      	bls.n	80009f6 <pvPortMalloc+0x86>
 80009ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d1f1      	bne.n	80009da <pvPortMalloc+0x6a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 80009f6:	4b36      	ldr	r3, [pc, #216]	; (8000ad0 <pvPortMalloc+0x160>)
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80009fc:	429a      	cmp	r2, r3
 80009fe:	d04f      	beq.n	8000aa0 <pvPortMalloc+0x130>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8000a00:	6a3b      	ldr	r3, [r7, #32]
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	2208      	movs	r2, #8
 8000a06:	4413      	add	r3, r2
 8000a08:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8000a0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a0c:	681a      	ldr	r2, [r3, #0]
 8000a0e:	6a3b      	ldr	r3, [r7, #32]
 8000a10:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8000a12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a14:	685a      	ldr	r2, [r3, #4]
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	1ad2      	subs	r2, r2, r3
 8000a1a:	2308      	movs	r3, #8
 8000a1c:	005b      	lsls	r3, r3, #1
 8000a1e:	429a      	cmp	r2, r3
 8000a20:	d91f      	bls.n	8000a62 <pvPortMalloc+0xf2>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8000a22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	4413      	add	r3, r2
 8000a28:	617b      	str	r3, [r7, #20]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8000a2a:	697b      	ldr	r3, [r7, #20]
 8000a2c:	f003 0307 	and.w	r3, r3, #7
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d00a      	beq.n	8000a4a <pvPortMalloc+0xda>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8000a34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000a38:	f383 8811 	msr	BASEPRI, r3
 8000a3c:	f3bf 8f6f 	isb	sy
 8000a40:	f3bf 8f4f 	dsb	sy
 8000a44:	613b      	str	r3, [r7, #16]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8000a46:	bf00      	nop
 8000a48:	e7fe      	b.n	8000a48 <pvPortMalloc+0xd8>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8000a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a4c:	685a      	ldr	r2, [r3, #4]
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	1ad2      	subs	r2, r2, r3
 8000a52:	697b      	ldr	r3, [r7, #20]
 8000a54:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8000a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a58:	687a      	ldr	r2, [r7, #4]
 8000a5a:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8000a5c:	6978      	ldr	r0, [r7, #20]
 8000a5e:	f000 f8f9 	bl	8000c54 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8000a62:	4b1c      	ldr	r3, [pc, #112]	; (8000ad4 <pvPortMalloc+0x164>)
 8000a64:	681a      	ldr	r2, [r3, #0]
 8000a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a68:	685b      	ldr	r3, [r3, #4]
 8000a6a:	1ad3      	subs	r3, r2, r3
 8000a6c:	4a19      	ldr	r2, [pc, #100]	; (8000ad4 <pvPortMalloc+0x164>)
 8000a6e:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8000a70:	4b18      	ldr	r3, [pc, #96]	; (8000ad4 <pvPortMalloc+0x164>)
 8000a72:	681a      	ldr	r2, [r3, #0]
 8000a74:	4b19      	ldr	r3, [pc, #100]	; (8000adc <pvPortMalloc+0x16c>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	429a      	cmp	r2, r3
 8000a7a:	d203      	bcs.n	8000a84 <pvPortMalloc+0x114>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8000a7c:	4b15      	ldr	r3, [pc, #84]	; (8000ad4 <pvPortMalloc+0x164>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	4a16      	ldr	r2, [pc, #88]	; (8000adc <pvPortMalloc+0x16c>)
 8000a82:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8000a84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a86:	685b      	ldr	r3, [r3, #4]
 8000a88:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8000a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a8e:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8000a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a92:	2200      	movs	r2, #0
 8000a94:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8000a96:	4b12      	ldr	r3, [pc, #72]	; (8000ae0 <pvPortMalloc+0x170>)
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	3301      	adds	r3, #1
 8000a9c:	4a10      	ldr	r2, [pc, #64]	; (8000ae0 <pvPortMalloc+0x170>)
 8000a9e:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8000aa0:	f001 ffa2 	bl	80029e8 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8000aa4:	69fb      	ldr	r3, [r7, #28]
 8000aa6:	f003 0307 	and.w	r3, r3, #7
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d00a      	beq.n	8000ac4 <pvPortMalloc+0x154>
        __asm volatile
 8000aae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000ab2:	f383 8811 	msr	BASEPRI, r3
 8000ab6:	f3bf 8f6f 	isb	sy
 8000aba:	f3bf 8f4f 	dsb	sy
 8000abe:	60fb      	str	r3, [r7, #12]
    }
 8000ac0:	bf00      	nop
 8000ac2:	e7fe      	b.n	8000ac2 <pvPortMalloc+0x152>
    return pvReturn;
 8000ac4:	69fb      	ldr	r3, [r7, #28]
}
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	3728      	adds	r7, #40	; 0x28
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	bf00      	nop
 8000ad0:	20012d40 	.word	0x20012d40
 8000ad4:	20012d44 	.word	0x20012d44
 8000ad8:	20012d38 	.word	0x20012d38
 8000adc:	20012d48 	.word	0x20012d48
 8000ae0:	20012d4c 	.word	0x20012d4c

08000ae4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b086      	sub	sp, #24
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d049      	beq.n	8000b8a <vPortFree+0xa6>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8000af6:	2308      	movs	r3, #8
 8000af8:	425b      	negs	r3, r3
 8000afa:	697a      	ldr	r2, [r7, #20]
 8000afc:	4413      	add	r3, r2
 8000afe:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8000b00:	697b      	ldr	r3, [r7, #20]
 8000b02:	613b      	str	r3, [r7, #16]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8000b04:	693b      	ldr	r3, [r7, #16]
 8000b06:	685b      	ldr	r3, [r3, #4]
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	db0a      	blt.n	8000b22 <vPortFree+0x3e>
        __asm volatile
 8000b0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000b10:	f383 8811 	msr	BASEPRI, r3
 8000b14:	f3bf 8f6f 	isb	sy
 8000b18:	f3bf 8f4f 	dsb	sy
 8000b1c:	60fb      	str	r3, [r7, #12]
    }
 8000b1e:	bf00      	nop
 8000b20:	e7fe      	b.n	8000b20 <vPortFree+0x3c>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8000b22:	693b      	ldr	r3, [r7, #16]
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d00a      	beq.n	8000b40 <vPortFree+0x5c>
        __asm volatile
 8000b2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000b2e:	f383 8811 	msr	BASEPRI, r3
 8000b32:	f3bf 8f6f 	isb	sy
 8000b36:	f3bf 8f4f 	dsb	sy
 8000b3a:	60bb      	str	r3, [r7, #8]
    }
 8000b3c:	bf00      	nop
 8000b3e:	e7fe      	b.n	8000b3e <vPortFree+0x5a>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8000b40:	693b      	ldr	r3, [r7, #16]
 8000b42:	685b      	ldr	r3, [r3, #4]
 8000b44:	0fdb      	lsrs	r3, r3, #31
 8000b46:	f003 0301 	and.w	r3, r3, #1
 8000b4a:	b2db      	uxtb	r3, r3
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d01c      	beq.n	8000b8a <vPortFree+0xa6>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8000b50:	693b      	ldr	r3, [r7, #16]
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d118      	bne.n	8000b8a <vPortFree+0xa6>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8000b58:	693b      	ldr	r3, [r7, #16]
 8000b5a:	685b      	ldr	r3, [r3, #4]
 8000b5c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8000b60:	693b      	ldr	r3, [r7, #16]
 8000b62:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                }
                #endif

                vTaskSuspendAll();
 8000b64:	f001 ff32 	bl	80029cc <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8000b68:	693b      	ldr	r3, [r7, #16]
 8000b6a:	685a      	ldr	r2, [r3, #4]
 8000b6c:	4b09      	ldr	r3, [pc, #36]	; (8000b94 <vPortFree+0xb0>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	4413      	add	r3, r2
 8000b72:	4a08      	ldr	r2, [pc, #32]	; (8000b94 <vPortFree+0xb0>)
 8000b74:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8000b76:	6938      	ldr	r0, [r7, #16]
 8000b78:	f000 f86c 	bl	8000c54 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8000b7c:	4b06      	ldr	r3, [pc, #24]	; (8000b98 <vPortFree+0xb4>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	3301      	adds	r3, #1
 8000b82:	4a05      	ldr	r2, [pc, #20]	; (8000b98 <vPortFree+0xb4>)
 8000b84:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8000b86:	f001 ff2f 	bl	80029e8 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8000b8a:	bf00      	nop
 8000b8c:	3718      	adds	r7, #24
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	bf00      	nop
 8000b94:	20012d44 	.word	0x20012d44
 8000b98:	20012d50 	.word	0x20012d50

08000b9c <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	b085      	sub	sp, #20
 8000ba0:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    portPOINTER_SIZE_TYPE uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8000ba2:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 8000ba6:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8000ba8:	4b25      	ldr	r3, [pc, #148]	; (8000c40 <prvHeapInit+0xa4>)
 8000baa:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8000bac:	68fb      	ldr	r3, [r7, #12]
 8000bae:	f003 0307 	and.w	r3, r3, #7
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d00c      	beq.n	8000bd0 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8000bb6:	68fb      	ldr	r3, [r7, #12]
 8000bb8:	3307      	adds	r3, #7
 8000bba:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8000bbc:	68fb      	ldr	r3, [r7, #12]
 8000bbe:	f023 0307 	bic.w	r3, r3, #7
 8000bc2:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( portPOINTER_SIZE_TYPE ) ucHeap;
 8000bc4:	68ba      	ldr	r2, [r7, #8]
 8000bc6:	68fb      	ldr	r3, [r7, #12]
 8000bc8:	1ad3      	subs	r3, r2, r3
 8000bca:	4a1d      	ldr	r2, [pc, #116]	; (8000c40 <prvHeapInit+0xa4>)
 8000bcc:	4413      	add	r3, r2
 8000bce:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8000bd0:	68fb      	ldr	r3, [r7, #12]
 8000bd2:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8000bd4:	4a1b      	ldr	r2, [pc, #108]	; (8000c44 <prvHeapInit+0xa8>)
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8000bda:	4b1a      	ldr	r3, [pc, #104]	; (8000c44 <prvHeapInit+0xa8>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( portPOINTER_SIZE_TYPE ) pucAlignedHeap ) + xTotalHeapSize;
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	68ba      	ldr	r2, [r7, #8]
 8000be4:	4413      	add	r3, r2
 8000be6:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8000be8:	2208      	movs	r2, #8
 8000bea:	68fb      	ldr	r3, [r7, #12]
 8000bec:	1a9b      	subs	r3, r3, r2
 8000bee:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8000bf0:	68fb      	ldr	r3, [r7, #12]
 8000bf2:	f023 0307 	bic.w	r3, r3, #7
 8000bf6:	60fb      	str	r3, [r7, #12]
    pxEnd = ( BlockLink_t * ) uxAddress;
 8000bf8:	68fb      	ldr	r3, [r7, #12]
 8000bfa:	4a13      	ldr	r2, [pc, #76]	; (8000c48 <prvHeapInit+0xac>)
 8000bfc:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8000bfe:	4b12      	ldr	r3, [pc, #72]	; (8000c48 <prvHeapInit+0xac>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	2200      	movs	r2, #0
 8000c04:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8000c06:	4b10      	ldr	r3, [pc, #64]	; (8000c48 <prvHeapInit+0xac>)
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8000c12:	683b      	ldr	r3, [r7, #0]
 8000c14:	68fa      	ldr	r2, [r7, #12]
 8000c16:	1ad2      	subs	r2, r2, r3
 8000c18:	683b      	ldr	r3, [r7, #0]
 8000c1a:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8000c1c:	4b0a      	ldr	r3, [pc, #40]	; (8000c48 <prvHeapInit+0xac>)
 8000c1e:	681a      	ldr	r2, [r3, #0]
 8000c20:	683b      	ldr	r3, [r7, #0]
 8000c22:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8000c24:	683b      	ldr	r3, [r7, #0]
 8000c26:	685b      	ldr	r3, [r3, #4]
 8000c28:	4a08      	ldr	r2, [pc, #32]	; (8000c4c <prvHeapInit+0xb0>)
 8000c2a:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8000c2c:	683b      	ldr	r3, [r7, #0]
 8000c2e:	685b      	ldr	r3, [r3, #4]
 8000c30:	4a07      	ldr	r2, [pc, #28]	; (8000c50 <prvHeapInit+0xb4>)
 8000c32:	6013      	str	r3, [r2, #0]
}
 8000c34:	bf00      	nop
 8000c36:	3714      	adds	r7, #20
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3e:	4770      	bx	lr
 8000c40:	20000138 	.word	0x20000138
 8000c44:	20012d38 	.word	0x20012d38
 8000c48:	20012d40 	.word	0x20012d40
 8000c4c:	20012d48 	.word	0x20012d48
 8000c50:	20012d44 	.word	0x20012d44

08000c54 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8000c54:	b480      	push	{r7}
 8000c56:	b085      	sub	sp, #20
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8000c5c:	4b28      	ldr	r3, [pc, #160]	; (8000d00 <prvInsertBlockIntoFreeList+0xac>)
 8000c5e:	60fb      	str	r3, [r7, #12]
 8000c60:	e002      	b.n	8000c68 <prvInsertBlockIntoFreeList+0x14>
 8000c62:	68fb      	ldr	r3, [r7, #12]
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	60fb      	str	r3, [r7, #12]
 8000c68:	68fb      	ldr	r3, [r7, #12]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	687a      	ldr	r2, [r7, #4]
 8000c6e:	429a      	cmp	r2, r3
 8000c70:	d8f7      	bhi.n	8000c62 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8000c72:	68fb      	ldr	r3, [r7, #12]
 8000c74:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8000c76:	68fb      	ldr	r3, [r7, #12]
 8000c78:	685b      	ldr	r3, [r3, #4]
 8000c7a:	68ba      	ldr	r2, [r7, #8]
 8000c7c:	4413      	add	r3, r2
 8000c7e:	687a      	ldr	r2, [r7, #4]
 8000c80:	429a      	cmp	r2, r3
 8000c82:	d108      	bne.n	8000c96 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8000c84:	68fb      	ldr	r3, [r7, #12]
 8000c86:	685a      	ldr	r2, [r3, #4]
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	685b      	ldr	r3, [r3, #4]
 8000c8c:	441a      	add	r2, r3
 8000c8e:	68fb      	ldr	r3, [r7, #12]
 8000c90:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8000c92:	68fb      	ldr	r3, [r7, #12]
 8000c94:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	685b      	ldr	r3, [r3, #4]
 8000c9e:	68ba      	ldr	r2, [r7, #8]
 8000ca0:	441a      	add	r2, r3
 8000ca2:	68fb      	ldr	r3, [r7, #12]
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	429a      	cmp	r2, r3
 8000ca8:	d118      	bne.n	8000cdc <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8000caa:	68fb      	ldr	r3, [r7, #12]
 8000cac:	681a      	ldr	r2, [r3, #0]
 8000cae:	4b15      	ldr	r3, [pc, #84]	; (8000d04 <prvInsertBlockIntoFreeList+0xb0>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	429a      	cmp	r2, r3
 8000cb4:	d00d      	beq.n	8000cd2 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	685a      	ldr	r2, [r3, #4]
 8000cba:	68fb      	ldr	r3, [r7, #12]
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	685b      	ldr	r3, [r3, #4]
 8000cc0:	441a      	add	r2, r3
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8000cc6:	68fb      	ldr	r3, [r7, #12]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	681a      	ldr	r2, [r3, #0]
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	601a      	str	r2, [r3, #0]
 8000cd0:	e008      	b.n	8000ce4 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8000cd2:	4b0c      	ldr	r3, [pc, #48]	; (8000d04 <prvInsertBlockIntoFreeList+0xb0>)
 8000cd4:	681a      	ldr	r2, [r3, #0]
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	601a      	str	r2, [r3, #0]
 8000cda:	e003      	b.n	8000ce4 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	681a      	ldr	r2, [r3, #0]
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8000ce4:	68fa      	ldr	r2, [r7, #12]
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	429a      	cmp	r2, r3
 8000cea:	d002      	beq.n	8000cf2 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8000cec:	68fb      	ldr	r3, [r7, #12]
 8000cee:	687a      	ldr	r2, [r7, #4]
 8000cf0:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8000cf2:	bf00      	nop
 8000cf4:	3714      	adds	r7, #20
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfc:	4770      	bx	lr
 8000cfe:	bf00      	nop
 8000d00:	20012d38 	.word	0x20012d38
 8000d04:	20012d40 	.word	0x20012d40

08000d08 <SetOutput>:
 *  Created on: 16-Jan-2023
 *      Author: Alok Ranjan
 */

void SetOutput(GPIO_TypeDef *gpio,uint32_t pin)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	b083      	sub	sp, #12
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
 8000d10:	6039      	str	r1, [r7, #0]
	gpio->MODER|=(1<<(pin*2));
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	683a      	ldr	r2, [r7, #0]
 8000d18:	0052      	lsls	r2, r2, #1
 8000d1a:	2101      	movs	r1, #1
 8000d1c:	fa01 f202 	lsl.w	r2, r1, r2
 8000d20:	431a      	orrs	r2, r3
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	601a      	str	r2, [r3, #0]
	gpio->MODER&=~(1<<((pin*2)+1));
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	683a      	ldr	r2, [r7, #0]
 8000d2c:	0052      	lsls	r2, r2, #1
 8000d2e:	3201      	adds	r2, #1
 8000d30:	2101      	movs	r1, #1
 8000d32:	fa01 f202 	lsl.w	r2, r1, r2
 8000d36:	43d2      	mvns	r2, r2
 8000d38:	401a      	ands	r2, r3
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	601a      	str	r2, [r3, #0]
}
 8000d3e:	bf00      	nop
 8000d40:	370c      	adds	r7, #12
 8000d42:	46bd      	mov	sp, r7
 8000d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d48:	4770      	bx	lr

08000d4a <SetBit>:

void SetBit(GPIO_TypeDef *gpio,uint32_t pin)
{
 8000d4a:	b480      	push	{r7}
 8000d4c:	b083      	sub	sp, #12
 8000d4e:	af00      	add	r7, sp, #0
 8000d50:	6078      	str	r0, [r7, #4]
 8000d52:	6039      	str	r1, [r7, #0]
	gpio->ODR|=(1<<pin);
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	695b      	ldr	r3, [r3, #20]
 8000d58:	2101      	movs	r1, #1
 8000d5a:	683a      	ldr	r2, [r7, #0]
 8000d5c:	fa01 f202 	lsl.w	r2, r1, r2
 8000d60:	431a      	orrs	r2, r3
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	615a      	str	r2, [r3, #20]
}
 8000d66:	bf00      	nop
 8000d68:	370c      	adds	r7, #12
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d70:	4770      	bx	lr

08000d72 <ClrBit>:

void ClrBit(GPIO_TypeDef *gpio,uint32_t pin)
{
 8000d72:	b480      	push	{r7}
 8000d74:	b083      	sub	sp, #12
 8000d76:	af00      	add	r7, sp, #0
 8000d78:	6078      	str	r0, [r7, #4]
 8000d7a:	6039      	str	r1, [r7, #0]
	gpio->ODR&=~(1<<pin);
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	695b      	ldr	r3, [r3, #20]
 8000d80:	2101      	movs	r1, #1
 8000d82:	683a      	ldr	r2, [r7, #0]
 8000d84:	fa01 f202 	lsl.w	r2, r1, r2
 8000d88:	43d2      	mvns	r2, r2
 8000d8a:	401a      	ands	r2, r3
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	615a      	str	r2, [r3, #20]
}
 8000d90:	bf00      	nop
 8000d92:	370c      	adds	r7, #12
 8000d94:	46bd      	mov	sp, r7
 8000d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9a:	4770      	bx	lr

08000d9c <DelayLcd>:
{
	gpio->ODR^=(1<<pin);
}

void DelayLcd(void)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	b083      	sub	sp, #12
 8000da0:	af00      	add	r7, sp, #0
	uint32_t i=0;
 8000da2:	2300      	movs	r3, #0
 8000da4:	607b      	str	r3, [r7, #4]
	for(i=0;i<16800;i++);
 8000da6:	2300      	movs	r3, #0
 8000da8:	607b      	str	r3, [r7, #4]
 8000daa:	e002      	b.n	8000db2 <DelayLcd+0x16>
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	3301      	adds	r3, #1
 8000db0:	607b      	str	r3, [r7, #4]
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	f244 129f 	movw	r2, #16799	; 0x419f
 8000db8:	4293      	cmp	r3, r2
 8000dba:	d9f7      	bls.n	8000dac <DelayLcd+0x10>
}
 8000dbc:	bf00      	nop
 8000dbe:	bf00      	nop
 8000dc0:	370c      	adds	r7, #12
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc8:	4770      	bx	lr
	...

08000dcc <LcdInit>:

void LcdInit(void)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |=(RCC_AHB1ENR_GPIOAEN);
 8000dd0:	4b1c      	ldr	r3, [pc, #112]	; (8000e44 <LcdInit+0x78>)
 8000dd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dd4:	4a1b      	ldr	r2, [pc, #108]	; (8000e44 <LcdInit+0x78>)
 8000dd6:	f043 0301 	orr.w	r3, r3, #1
 8000dda:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->AHB1ENR |=(RCC_AHB1ENR_GPIOBEN);
 8000ddc:	4b19      	ldr	r3, [pc, #100]	; (8000e44 <LcdInit+0x78>)
 8000dde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000de0:	4a18      	ldr	r2, [pc, #96]	; (8000e44 <LcdInit+0x78>)
 8000de2:	f043 0302 	orr.w	r3, r3, #2
 8000de6:	6313      	str	r3, [r2, #48]	; 0x30
	SetOutput(PORT_RS,PIN_RS);
 8000de8:	2100      	movs	r1, #0
 8000dea:	4817      	ldr	r0, [pc, #92]	; (8000e48 <LcdInit+0x7c>)
 8000dec:	f7ff ff8c 	bl	8000d08 <SetOutput>
	SetOutput(PORT_EN,PIN_EN);
 8000df0:	2101      	movs	r1, #1
 8000df2:	4815      	ldr	r0, [pc, #84]	; (8000e48 <LcdInit+0x7c>)
 8000df4:	f7ff ff88 	bl	8000d08 <SetOutput>
	SetOutput(PORT_D4,PIN_D4);
 8000df8:	210c      	movs	r1, #12
 8000dfa:	4814      	ldr	r0, [pc, #80]	; (8000e4c <LcdInit+0x80>)
 8000dfc:	f7ff ff84 	bl	8000d08 <SetOutput>
	SetOutput(PORT_D5,PIN_D5);
 8000e00:	210d      	movs	r1, #13
 8000e02:	4812      	ldr	r0, [pc, #72]	; (8000e4c <LcdInit+0x80>)
 8000e04:	f7ff ff80 	bl	8000d08 <SetOutput>
	SetOutput(PORT_D6,PIN_D6);
 8000e08:	210e      	movs	r1, #14
 8000e0a:	4810      	ldr	r0, [pc, #64]	; (8000e4c <LcdInit+0x80>)
 8000e0c:	f7ff ff7c 	bl	8000d08 <SetOutput>
	SetOutput(PORT_D7,PIN_D7);
 8000e10:	210f      	movs	r1, #15
 8000e12:	480e      	ldr	r0, [pc, #56]	; (8000e4c <LcdInit+0x80>)
 8000e14:	f7ff ff78 	bl	8000d08 <SetOutput>

	LcdFxn(0,0x33);
 8000e18:	2133      	movs	r1, #51	; 0x33
 8000e1a:	2000      	movs	r0, #0
 8000e1c:	f000 f818 	bl	8000e50 <LcdFxn>
	LcdFxn(0,0x32);
 8000e20:	2132      	movs	r1, #50	; 0x32
 8000e22:	2000      	movs	r0, #0
 8000e24:	f000 f814 	bl	8000e50 <LcdFxn>
	LcdFxn(0,0x28);
 8000e28:	2128      	movs	r1, #40	; 0x28
 8000e2a:	2000      	movs	r0, #0
 8000e2c:	f000 f810 	bl	8000e50 <LcdFxn>
	LcdFxn(0,0x0c);
 8000e30:	210c      	movs	r1, #12
 8000e32:	2000      	movs	r0, #0
 8000e34:	f000 f80c 	bl	8000e50 <LcdFxn>
	LcdFxn(0,0x01);
 8000e38:	2101      	movs	r1, #1
 8000e3a:	2000      	movs	r0, #0
 8000e3c:	f000 f808 	bl	8000e50 <LcdFxn>
}
 8000e40:	bf00      	nop
 8000e42:	bd80      	pop	{r7, pc}
 8000e44:	40023800 	.word	0x40023800
 8000e48:	40020000 	.word	0x40020000
 8000e4c:	40020400 	.word	0x40020400

08000e50 <LcdFxn>:

void LcdFxn(uint8_t cmd,uint8_t val)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b082      	sub	sp, #8
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	4603      	mov	r3, r0
 8000e58:	460a      	mov	r2, r1
 8000e5a:	71fb      	strb	r3, [r7, #7]
 8000e5c:	4613      	mov	r3, r2
 8000e5e:	71bb      	strb	r3, [r7, #6]

	if(val&(1<<7))
 8000e60:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	da04      	bge.n	8000e72 <LcdFxn+0x22>
	SetBit(PORT_D7,PIN_D7);
 8000e68:	210f      	movs	r1, #15
 8000e6a:	484f      	ldr	r0, [pc, #316]	; (8000fa8 <LcdFxn+0x158>)
 8000e6c:	f7ff ff6d 	bl	8000d4a <SetBit>
 8000e70:	e003      	b.n	8000e7a <LcdFxn+0x2a>
	else
	ClrBit(PORT_D7,PIN_D7);
 8000e72:	210f      	movs	r1, #15
 8000e74:	484c      	ldr	r0, [pc, #304]	; (8000fa8 <LcdFxn+0x158>)
 8000e76:	f7ff ff7c 	bl	8000d72 <ClrBit>

	if(val&(1<<6))
 8000e7a:	79bb      	ldrb	r3, [r7, #6]
 8000e7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d004      	beq.n	8000e8e <LcdFxn+0x3e>
	SetBit(PORT_D6,PIN_D6);
 8000e84:	210e      	movs	r1, #14
 8000e86:	4848      	ldr	r0, [pc, #288]	; (8000fa8 <LcdFxn+0x158>)
 8000e88:	f7ff ff5f 	bl	8000d4a <SetBit>
 8000e8c:	e003      	b.n	8000e96 <LcdFxn+0x46>
	else
	ClrBit(PORT_D6,PIN_D6);
 8000e8e:	210e      	movs	r1, #14
 8000e90:	4845      	ldr	r0, [pc, #276]	; (8000fa8 <LcdFxn+0x158>)
 8000e92:	f7ff ff6e 	bl	8000d72 <ClrBit>

	if(val&(1<<5))
 8000e96:	79bb      	ldrb	r3, [r7, #6]
 8000e98:	f003 0320 	and.w	r3, r3, #32
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d004      	beq.n	8000eaa <LcdFxn+0x5a>
	SetBit(PORT_D5,PIN_D5);
 8000ea0:	210d      	movs	r1, #13
 8000ea2:	4841      	ldr	r0, [pc, #260]	; (8000fa8 <LcdFxn+0x158>)
 8000ea4:	f7ff ff51 	bl	8000d4a <SetBit>
 8000ea8:	e003      	b.n	8000eb2 <LcdFxn+0x62>
	else
	ClrBit(PORT_D5,PIN_D5);
 8000eaa:	210d      	movs	r1, #13
 8000eac:	483e      	ldr	r0, [pc, #248]	; (8000fa8 <LcdFxn+0x158>)
 8000eae:	f7ff ff60 	bl	8000d72 <ClrBit>

	if(val&(1<<4))
 8000eb2:	79bb      	ldrb	r3, [r7, #6]
 8000eb4:	f003 0310 	and.w	r3, r3, #16
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d004      	beq.n	8000ec6 <LcdFxn+0x76>
	SetBit(PORT_D4,PIN_D4);
 8000ebc:	210c      	movs	r1, #12
 8000ebe:	483a      	ldr	r0, [pc, #232]	; (8000fa8 <LcdFxn+0x158>)
 8000ec0:	f7ff ff43 	bl	8000d4a <SetBit>
 8000ec4:	e003      	b.n	8000ece <LcdFxn+0x7e>
	else
	ClrBit(PORT_D4,PIN_D4);
 8000ec6:	210c      	movs	r1, #12
 8000ec8:	4837      	ldr	r0, [pc, #220]	; (8000fa8 <LcdFxn+0x158>)
 8000eca:	f7ff ff52 	bl	8000d72 <ClrBit>

	if(cmd)   SetBit(PORT_RS,PIN_RS);
 8000ece:	79fb      	ldrb	r3, [r7, #7]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d004      	beq.n	8000ede <LcdFxn+0x8e>
 8000ed4:	2100      	movs	r1, #0
 8000ed6:	4835      	ldr	r0, [pc, #212]	; (8000fac <LcdFxn+0x15c>)
 8000ed8:	f7ff ff37 	bl	8000d4a <SetBit>
 8000edc:	e003      	b.n	8000ee6 <LcdFxn+0x96>
	else	  ClrBit(PORT_RS,PIN_RS);
 8000ede:	2100      	movs	r1, #0
 8000ee0:	4832      	ldr	r0, [pc, #200]	; (8000fac <LcdFxn+0x15c>)
 8000ee2:	f7ff ff46 	bl	8000d72 <ClrBit>

	SetBit(PORT_EN,PIN_EN);
 8000ee6:	2101      	movs	r1, #1
 8000ee8:	4830      	ldr	r0, [pc, #192]	; (8000fac <LcdFxn+0x15c>)
 8000eea:	f7ff ff2e 	bl	8000d4a <SetBit>
	DelayLcd();
 8000eee:	f7ff ff55 	bl	8000d9c <DelayLcd>
	ClrBit(PORT_EN,PIN_EN);
 8000ef2:	2101      	movs	r1, #1
 8000ef4:	482d      	ldr	r0, [pc, #180]	; (8000fac <LcdFxn+0x15c>)
 8000ef6:	f7ff ff3c 	bl	8000d72 <ClrBit>
	DelayLcd();
 8000efa:	f7ff ff4f 	bl	8000d9c <DelayLcd>


	if(val&(1<<3))
 8000efe:	79bb      	ldrb	r3, [r7, #6]
 8000f00:	f003 0308 	and.w	r3, r3, #8
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d004      	beq.n	8000f12 <LcdFxn+0xc2>
	SetBit(PORT_D7,PIN_D7);
 8000f08:	210f      	movs	r1, #15
 8000f0a:	4827      	ldr	r0, [pc, #156]	; (8000fa8 <LcdFxn+0x158>)
 8000f0c:	f7ff ff1d 	bl	8000d4a <SetBit>
 8000f10:	e003      	b.n	8000f1a <LcdFxn+0xca>
	else
	ClrBit(PORT_D7,PIN_D7);
 8000f12:	210f      	movs	r1, #15
 8000f14:	4824      	ldr	r0, [pc, #144]	; (8000fa8 <LcdFxn+0x158>)
 8000f16:	f7ff ff2c 	bl	8000d72 <ClrBit>

	if(val&(1<<2))
 8000f1a:	79bb      	ldrb	r3, [r7, #6]
 8000f1c:	f003 0304 	and.w	r3, r3, #4
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d004      	beq.n	8000f2e <LcdFxn+0xde>
	SetBit(PORT_D6,PIN_D6);
 8000f24:	210e      	movs	r1, #14
 8000f26:	4820      	ldr	r0, [pc, #128]	; (8000fa8 <LcdFxn+0x158>)
 8000f28:	f7ff ff0f 	bl	8000d4a <SetBit>
 8000f2c:	e003      	b.n	8000f36 <LcdFxn+0xe6>
	else
	ClrBit(PORT_D6,PIN_D6);
 8000f2e:	210e      	movs	r1, #14
 8000f30:	481d      	ldr	r0, [pc, #116]	; (8000fa8 <LcdFxn+0x158>)
 8000f32:	f7ff ff1e 	bl	8000d72 <ClrBit>

	if(val&(1<<1))
 8000f36:	79bb      	ldrb	r3, [r7, #6]
 8000f38:	f003 0302 	and.w	r3, r3, #2
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d004      	beq.n	8000f4a <LcdFxn+0xfa>
	SetBit(PORT_D5,PIN_D5);
 8000f40:	210d      	movs	r1, #13
 8000f42:	4819      	ldr	r0, [pc, #100]	; (8000fa8 <LcdFxn+0x158>)
 8000f44:	f7ff ff01 	bl	8000d4a <SetBit>
 8000f48:	e003      	b.n	8000f52 <LcdFxn+0x102>
	else
	ClrBit(PORT_D5,PIN_D5);
 8000f4a:	210d      	movs	r1, #13
 8000f4c:	4816      	ldr	r0, [pc, #88]	; (8000fa8 <LcdFxn+0x158>)
 8000f4e:	f7ff ff10 	bl	8000d72 <ClrBit>

	if(val&(1<<0))
 8000f52:	79bb      	ldrb	r3, [r7, #6]
 8000f54:	f003 0301 	and.w	r3, r3, #1
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d004      	beq.n	8000f66 <LcdFxn+0x116>
	SetBit(PORT_D4,PIN_D4);
 8000f5c:	210c      	movs	r1, #12
 8000f5e:	4812      	ldr	r0, [pc, #72]	; (8000fa8 <LcdFxn+0x158>)
 8000f60:	f7ff fef3 	bl	8000d4a <SetBit>
 8000f64:	e003      	b.n	8000f6e <LcdFxn+0x11e>
	else
	ClrBit(PORT_D4,PIN_D4);
 8000f66:	210c      	movs	r1, #12
 8000f68:	480f      	ldr	r0, [pc, #60]	; (8000fa8 <LcdFxn+0x158>)
 8000f6a:	f7ff ff02 	bl	8000d72 <ClrBit>

	if(cmd)   SetBit(PORT_RS,PIN_RS);
 8000f6e:	79fb      	ldrb	r3, [r7, #7]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d004      	beq.n	8000f7e <LcdFxn+0x12e>
 8000f74:	2100      	movs	r1, #0
 8000f76:	480d      	ldr	r0, [pc, #52]	; (8000fac <LcdFxn+0x15c>)
 8000f78:	f7ff fee7 	bl	8000d4a <SetBit>
 8000f7c:	e003      	b.n	8000f86 <LcdFxn+0x136>
	else	  ClrBit(PORT_RS,PIN_RS);
 8000f7e:	2100      	movs	r1, #0
 8000f80:	480a      	ldr	r0, [pc, #40]	; (8000fac <LcdFxn+0x15c>)
 8000f82:	f7ff fef6 	bl	8000d72 <ClrBit>

	SetBit(PORT_EN,PIN_EN);
 8000f86:	2101      	movs	r1, #1
 8000f88:	4808      	ldr	r0, [pc, #32]	; (8000fac <LcdFxn+0x15c>)
 8000f8a:	f7ff fede 	bl	8000d4a <SetBit>
	DelayLcd();
 8000f8e:	f7ff ff05 	bl	8000d9c <DelayLcd>
	ClrBit(PORT_EN,PIN_EN);
 8000f92:	2101      	movs	r1, #1
 8000f94:	4805      	ldr	r0, [pc, #20]	; (8000fac <LcdFxn+0x15c>)
 8000f96:	f7ff feec 	bl	8000d72 <ClrBit>
	DelayLcd();
 8000f9a:	f7ff feff 	bl	8000d9c <DelayLcd>

}
 8000f9e:	bf00      	nop
 8000fa0:	3708      	adds	r7, #8
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	40020400 	.word	0x40020400
 8000fac:	40020000 	.word	0x40020000

08000fb0 <lprint>:

void lprint(uint8_t add, char *str)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b084      	sub	sp, #16
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	6039      	str	r1, [r7, #0]
 8000fba:	71fb      	strb	r3, [r7, #7]
   uint8_t  i=0;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	73fb      	strb	r3, [r7, #15]
   LcdFxn(0,add);
 8000fc0:	79fb      	ldrb	r3, [r7, #7]
 8000fc2:	4619      	mov	r1, r3
 8000fc4:	2000      	movs	r0, #0
 8000fc6:	f7ff ff43 	bl	8000e50 <LcdFxn>

   while(str[i]!=0)
 8000fca:	e00d      	b.n	8000fe8 <lprint+0x38>
   {
	   LcdFxn(1,str[i]);
 8000fcc:	7bfb      	ldrb	r3, [r7, #15]
 8000fce:	683a      	ldr	r2, [r7, #0]
 8000fd0:	4413      	add	r3, r2
 8000fd2:	781b      	ldrb	r3, [r3, #0]
 8000fd4:	4619      	mov	r1, r3
 8000fd6:	2001      	movs	r0, #1
 8000fd8:	f7ff ff3a 	bl	8000e50 <LcdFxn>
	   str++;
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	3301      	adds	r3, #1
 8000fe0:	603b      	str	r3, [r7, #0]
	   if(i>16)
 8000fe2:	7bfb      	ldrb	r3, [r7, #15]
 8000fe4:	2b10      	cmp	r3, #16
 8000fe6:	d806      	bhi.n	8000ff6 <lprint+0x46>
   while(str[i]!=0)
 8000fe8:	7bfb      	ldrb	r3, [r7, #15]
 8000fea:	683a      	ldr	r2, [r7, #0]
 8000fec:	4413      	add	r3, r2
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d1eb      	bne.n	8000fcc <lprint+0x1c>
		   break;
   }
}
 8000ff4:	e000      	b.n	8000ff8 <lprint+0x48>
		   break;
 8000ff6:	bf00      	nop
}
 8000ff8:	bf00      	nop
 8000ffa:	3710      	adds	r7, #16
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}

08001000 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001000:	b480      	push	{r7}
 8001002:	b083      	sub	sp, #12
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	f103 0208 	add.w	r2, r3, #8
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	f04f 32ff 	mov.w	r2, #4294967295
 8001018:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	f103 0208 	add.w	r2, r3, #8
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	f103 0208 	add.w	r2, r3, #8
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	2200      	movs	r2, #0
 8001032:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001034:	bf00      	nop
 8001036:	370c      	adds	r7, #12
 8001038:	46bd      	mov	sp, r7
 800103a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103e:	4770      	bx	lr

08001040 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001040:	b480      	push	{r7}
 8001042:	b083      	sub	sp, #12
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	2200      	movs	r2, #0
 800104c:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800104e:	bf00      	nop
 8001050:	370c      	adds	r7, #12
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr

0800105a <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 800105a:	b480      	push	{r7}
 800105c:	b085      	sub	sp, #20
 800105e:	af00      	add	r7, sp, #0
 8001060:	6078      	str	r0, [r7, #4]
 8001062:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800106a:	68bb      	ldr	r3, [r7, #8]
 800106c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001070:	d103      	bne.n	800107a <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	691b      	ldr	r3, [r3, #16]
 8001076:	60fb      	str	r3, [r7, #12]
 8001078:	e00c      	b.n	8001094 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	3308      	adds	r3, #8
 800107e:	60fb      	str	r3, [r7, #12]
 8001080:	e002      	b.n	8001088 <vListInsert+0x2e>
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	685b      	ldr	r3, [r3, #4]
 8001086:	60fb      	str	r3, [r7, #12]
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	685b      	ldr	r3, [r3, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	68ba      	ldr	r2, [r7, #8]
 8001090:	429a      	cmp	r2, r3
 8001092:	d2f6      	bcs.n	8001082 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	685a      	ldr	r2, [r3, #4]
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	685b      	ldr	r3, [r3, #4]
 80010a0:	683a      	ldr	r2, [r7, #0]
 80010a2:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	68fa      	ldr	r2, [r7, #12]
 80010a8:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	683a      	ldr	r2, [r7, #0]
 80010ae:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	687a      	ldr	r2, [r7, #4]
 80010b4:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	1c5a      	adds	r2, r3, #1
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	601a      	str	r2, [r3, #0]
}
 80010c0:	bf00      	nop
 80010c2:	3714      	adds	r7, #20
 80010c4:	46bd      	mov	sp, r7
 80010c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ca:	4770      	bx	lr

080010cc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80010cc:	b480      	push	{r7}
 80010ce:	b085      	sub	sp, #20
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	691b      	ldr	r3, [r3, #16]
 80010d8:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	685b      	ldr	r3, [r3, #4]
 80010de:	687a      	ldr	r2, [r7, #4]
 80010e0:	6892      	ldr	r2, [r2, #8]
 80010e2:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	689b      	ldr	r3, [r3, #8]
 80010e8:	687a      	ldr	r2, [r7, #4]
 80010ea:	6852      	ldr	r2, [r2, #4]
 80010ec:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	685b      	ldr	r3, [r3, #4]
 80010f2:	687a      	ldr	r2, [r7, #4]
 80010f4:	429a      	cmp	r2, r3
 80010f6:	d103      	bne.n	8001100 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	689a      	ldr	r2, [r3, #8]
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	2200      	movs	r2, #0
 8001104:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	1e5a      	subs	r2, r3, #1
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	681b      	ldr	r3, [r3, #0]
}
 8001114:	4618      	mov	r0, r3
 8001116:	3714      	adds	r7, #20
 8001118:	46bd      	mov	sp, r7
 800111a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111e:	4770      	bx	lr

08001120 <scan_keypad>:
  for(i=0;i<dly;i++)
  for(j=0;j<16000;j++);
}

// Keypad Scan function
char scan_keypad(void) {
 8001120:	b480      	push	{r7}
 8001122:	b085      	sub	sp, #20
 8001124:	af00      	add	r7, sp, #0
    for (int row = 8; row < 12; row++) {
 8001126:	2308      	movs	r3, #8
 8001128:	60fb      	str	r3, [r7, #12]
 800112a:	e038      	b.n	800119e <scan_keypad+0x7e>
        GPIOA->ODR |= 0x0F;              // Set all rows HIGH
 800112c:	4b21      	ldr	r3, [pc, #132]	; (80011b4 <scan_keypad+0x94>)
 800112e:	695b      	ldr	r3, [r3, #20]
 8001130:	4a20      	ldr	r2, [pc, #128]	; (80011b4 <scan_keypad+0x94>)
 8001132:	f043 030f 	orr.w	r3, r3, #15
 8001136:	6153      	str	r3, [r2, #20]
        GPIOA->ODR &= ~(1 << row);       // Pull current row LOW
 8001138:	4b1e      	ldr	r3, [pc, #120]	; (80011b4 <scan_keypad+0x94>)
 800113a:	695b      	ldr	r3, [r3, #20]
 800113c:	2101      	movs	r1, #1
 800113e:	68fa      	ldr	r2, [r7, #12]
 8001140:	fa01 f202 	lsl.w	r2, r1, r2
 8001144:	43d2      	mvns	r2, r2
 8001146:	4611      	mov	r1, r2
 8001148:	4a1a      	ldr	r2, [pc, #104]	; (80011b4 <scan_keypad+0x94>)
 800114a:	400b      	ands	r3, r1
 800114c:	6153      	str	r3, [r2, #20]

        for (volatile int d = 0; d < 1000; d++); // short delay
 800114e:	2300      	movs	r3, #0
 8001150:	607b      	str	r3, [r7, #4]
 8001152:	e002      	b.n	800115a <scan_keypad+0x3a>
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	3301      	adds	r3, #1
 8001158:	607b      	str	r3, [r7, #4]
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001160:	dbf8      	blt.n	8001154 <scan_keypad+0x34>

        for (int col = 0; col < 4; col++) {
 8001162:	2300      	movs	r3, #0
 8001164:	60bb      	str	r3, [r7, #8]
 8001166:	e014      	b.n	8001192 <scan_keypad+0x72>
            if ((GPIOC->IDR & (1 << (col + 4))) == 0) {
 8001168:	4b13      	ldr	r3, [pc, #76]	; (80011b8 <scan_keypad+0x98>)
 800116a:	691b      	ldr	r3, [r3, #16]
 800116c:	68ba      	ldr	r2, [r7, #8]
 800116e:	3204      	adds	r2, #4
 8001170:	2101      	movs	r1, #1
 8001172:	fa01 f202 	lsl.w	r2, r1, r2
 8001176:	4013      	ands	r3, r2
 8001178:	2b00      	cmp	r3, #0
 800117a:	d107      	bne.n	800118c <scan_keypad+0x6c>
                return keymap[row][col]; // Return mapped key
 800117c:	4a0f      	ldr	r2, [pc, #60]	; (80011bc <scan_keypad+0x9c>)
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	009b      	lsls	r3, r3, #2
 8001182:	441a      	add	r2, r3
 8001184:	68bb      	ldr	r3, [r7, #8]
 8001186:	4413      	add	r3, r2
 8001188:	781b      	ldrb	r3, [r3, #0]
 800118a:	e00c      	b.n	80011a6 <scan_keypad+0x86>
        for (int col = 0; col < 4; col++) {
 800118c:	68bb      	ldr	r3, [r7, #8]
 800118e:	3301      	adds	r3, #1
 8001190:	60bb      	str	r3, [r7, #8]
 8001192:	68bb      	ldr	r3, [r7, #8]
 8001194:	2b03      	cmp	r3, #3
 8001196:	dde7      	ble.n	8001168 <scan_keypad+0x48>
    for (int row = 8; row < 12; row++) {
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	3301      	adds	r3, #1
 800119c:	60fb      	str	r3, [r7, #12]
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	2b0b      	cmp	r3, #11
 80011a2:	ddc3      	ble.n	800112c <scan_keypad+0xc>
            }
        }
    }
    return 0; // No key pressed
 80011a4:	2300      	movs	r3, #0
}
 80011a6:	4618      	mov	r0, r3
 80011a8:	3714      	adds	r7, #20
 80011aa:	46bd      	mov	sp, r7
 80011ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b0:	4770      	bx	lr
 80011b2:	bf00      	nop
 80011b4:	40020000 	.word	0x40020000
 80011b8:	40020800 	.word	0x40020800
 80011bc:	08006280 	.word	0x08006280

080011c0 <TrafficLightTask>:
/* Private user code ---------------------------------------------------------*/


// Main traffic light task
void TrafficLightTask(void *pvParameters)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b090      	sub	sp, #64	; 0x40
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]


    while (1)
    {
        // Check congestion before each cycle
    	lane1_cong = 0;
 80011c8:	4bb0      	ldr	r3, [pc, #704]	; (800148c <TrafficLightTask+0x2cc>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	701a      	strb	r2, [r3, #0]
    	lane2_cong = 0;
 80011ce:	4bb0      	ldr	r3, [pc, #704]	; (8001490 <TrafficLightTask+0x2d0>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	701a      	strb	r2, [r3, #0]
        traffic_congetion(&lane1_cong, &lane2_cong);
 80011d4:	49ae      	ldr	r1, [pc, #696]	; (8001490 <TrafficLightTask+0x2d0>)
 80011d6:	48ad      	ldr	r0, [pc, #692]	; (800148c <TrafficLightTask+0x2cc>)
 80011d8:	f000 fb4a 	bl	8001870 <traffic_congetion>

        // Adjust timings based on congestion
        if (lane1_cong && !lane2_cong)
 80011dc:	4bab      	ldr	r3, [pc, #684]	; (800148c <TrafficLightTask+0x2cc>)
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d00e      	beq.n	8001202 <TrafficLightTask+0x42>
 80011e4:	4baa      	ldr	r3, [pc, #680]	; (8001490 <TrafficLightTask+0x2d0>)
 80011e6:	781b      	ldrb	r3, [r3, #0]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d10a      	bne.n	8001202 <TrafficLightTask+0x42>
        {
            green_duration1 = 20; // Extend Lane 1 green
 80011ec:	2314      	movs	r3, #20
 80011ee:	63fb      	str	r3, [r7, #60]	; 0x3c
            green_duration2 = 8;  // Shorten Lane 2 green
 80011f0:	2308      	movs	r3, #8
 80011f2:	63bb      	str	r3, [r7, #56]	; 0x38
            red_duration1 = 11;   // Lane 1 red = Lane 2 green + yellow
 80011f4:	230b      	movs	r3, #11
 80011f6:	633b      	str	r3, [r7, #48]	; 0x30
            red_duration2 = 23;   // Lane 2 red = Lane 1 green + yellow
 80011f8:	2317      	movs	r3, #23
 80011fa:	62fb      	str	r3, [r7, #44]	; 0x2c
            yellow_duration = 3;
 80011fc:	2303      	movs	r3, #3
 80011fe:	637b      	str	r3, [r7, #52]	; 0x34
 8001200:	e02f      	b.n	8001262 <TrafficLightTask+0xa2>
        }
        else if (!lane1_cong && lane2_cong)
 8001202:	4ba2      	ldr	r3, [pc, #648]	; (800148c <TrafficLightTask+0x2cc>)
 8001204:	781b      	ldrb	r3, [r3, #0]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d10e      	bne.n	8001228 <TrafficLightTask+0x68>
 800120a:	4ba1      	ldr	r3, [pc, #644]	; (8001490 <TrafficLightTask+0x2d0>)
 800120c:	781b      	ldrb	r3, [r3, #0]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d00a      	beq.n	8001228 <TrafficLightTask+0x68>
        {
            green_duration1 = 8;  // Shorten Lane 1 green
 8001212:	2308      	movs	r3, #8
 8001214:	63fb      	str	r3, [r7, #60]	; 0x3c
            green_duration2 = 20; // Extend Lane 2 green
 8001216:	2314      	movs	r3, #20
 8001218:	63bb      	str	r3, [r7, #56]	; 0x38
            red_duration1 = 23;   // Lane 1 red = Lane 2 green + yellow
 800121a:	2317      	movs	r3, #23
 800121c:	633b      	str	r3, [r7, #48]	; 0x30
            red_duration2 = 11;   // Lane 2 red = Lane 1 green + yellow
 800121e:	230b      	movs	r3, #11
 8001220:	62fb      	str	r3, [r7, #44]	; 0x2c
            yellow_duration = 3;
 8001222:	2303      	movs	r3, #3
 8001224:	637b      	str	r3, [r7, #52]	; 0x34
 8001226:	e01c      	b.n	8001262 <TrafficLightTask+0xa2>
        }
        else if (lane1_cong && lane2_cong)
 8001228:	4b98      	ldr	r3, [pc, #608]	; (800148c <TrafficLightTask+0x2cc>)
 800122a:	781b      	ldrb	r3, [r3, #0]
 800122c:	2b00      	cmp	r3, #0
 800122e:	d00e      	beq.n	800124e <TrafficLightTask+0x8e>
 8001230:	4b97      	ldr	r3, [pc, #604]	; (8001490 <TrafficLightTask+0x2d0>)
 8001232:	781b      	ldrb	r3, [r3, #0]
 8001234:	2b00      	cmp	r3, #0
 8001236:	d00a      	beq.n	800124e <TrafficLightTask+0x8e>
        {
            green_duration1 = 15; // Moderate green for both
 8001238:	230f      	movs	r3, #15
 800123a:	63fb      	str	r3, [r7, #60]	; 0x3c
            green_duration2 = 15;
 800123c:	230f      	movs	r3, #15
 800123e:	63bb      	str	r3, [r7, #56]	; 0x38
            red_duration1 = 18;   // Lane 1 red = Lane 2 green + yellow
 8001240:	2312      	movs	r3, #18
 8001242:	633b      	str	r3, [r7, #48]	; 0x30
            red_duration2 = 18;   // Lane 2 red = Lane 1 green + yellow
 8001244:	2312      	movs	r3, #18
 8001246:	62fb      	str	r3, [r7, #44]	; 0x2c
            yellow_duration = 3;
 8001248:	2303      	movs	r3, #3
 800124a:	637b      	str	r3, [r7, #52]	; 0x34
 800124c:	e009      	b.n	8001262 <TrafficLightTask+0xa2>
        }
        else
        {
            green_duration1 = 12; // Default timings
 800124e:	230c      	movs	r3, #12
 8001250:	63fb      	str	r3, [r7, #60]	; 0x3c
            green_duration2 = 12;
 8001252:	230c      	movs	r3, #12
 8001254:	63bb      	str	r3, [r7, #56]	; 0x38
            red_duration1 = 15;   // Lane 1 red = Lane 2 green + yellow
 8001256:	230f      	movs	r3, #15
 8001258:	633b      	str	r3, [r7, #48]	; 0x30
            red_duration2 = 15;   // Lane 2 red = Lane 1 green + yellow
 800125a:	230f      	movs	r3, #15
 800125c:	62fb      	str	r3, [r7, #44]	; 0x2c
            yellow_duration = 3;
 800125e:	2303      	movs	r3, #3
 8001260:	637b      	str	r3, [r7, #52]	; 0x34
        }

        // Phase 1: Lane 1 green, Lane 2 red
        HAL_GPIO_WritePin(LANE1_GREEN_PORT, LANE1_GREEN_PIN, GPIO_PIN_SET);
 8001262:	2201      	movs	r2, #1
 8001264:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001268:	488a      	ldr	r0, [pc, #552]	; (8001494 <TrafficLightTask+0x2d4>)
 800126a:	f003 f961 	bl	8004530 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LANE1_RED_PORT, LANE1_RED_PIN, GPIO_PIN_RESET);
 800126e:	2200      	movs	r2, #0
 8001270:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001274:	4887      	ldr	r0, [pc, #540]	; (8001494 <TrafficLightTask+0x2d4>)
 8001276:	f003 f95b 	bl	8004530 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LANE1_YELLOW_PORT, LANE1_YELLOW_PIN, GPIO_PIN_RESET);
 800127a:	2200      	movs	r2, #0
 800127c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001280:	4884      	ldr	r0, [pc, #528]	; (8001494 <TrafficLightTask+0x2d4>)
 8001282:	f003 f955 	bl	8004530 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LANE2_RED_PORT, LANE2_RED_PIN, GPIO_PIN_SET);
 8001286:	2201      	movs	r2, #1
 8001288:	f44f 7100 	mov.w	r1, #512	; 0x200
 800128c:	4881      	ldr	r0, [pc, #516]	; (8001494 <TrafficLightTask+0x2d4>)
 800128e:	f003 f94f 	bl	8004530 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LANE2_GREEN_PORT, LANE2_GREEN_PIN, GPIO_PIN_RESET);
 8001292:	2200      	movs	r2, #0
 8001294:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001298:	487f      	ldr	r0, [pc, #508]	; (8001498 <TrafficLightTask+0x2d8>)
 800129a:	f003 f949 	bl	8004530 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LANE2_YELLOW_PORT, LANE2_YELLOW_PIN, GPIO_PIN_RESET);
 800129e:	2200      	movs	r2, #0
 80012a0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012a4:	487b      	ldr	r0, [pc, #492]	; (8001494 <TrafficLightTask+0x2d4>)
 80012a6:	f003 f943 	bl	8004530 <HAL_GPIO_WritePin>
        for (int i = 0; i < green_duration1; i++)
 80012aa:	2300      	movs	r3, #0
 80012ac:	62bb      	str	r3, [r7, #40]	; 0x28
 80012ae:	e024      	b.n	80012fa <TrafficLightTask+0x13a>
        {
            sprintf(buf1, "%04d", green_duration1 - i);
 80012b0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80012b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012b4:	1ad2      	subs	r2, r2, r3
 80012b6:	f107 0314 	add.w	r3, r7, #20
 80012ba:	4978      	ldr	r1, [pc, #480]	; (800149c <TrafficLightTask+0x2dc>)
 80012bc:	4618      	mov	r0, r3
 80012be:	f004 fb31 	bl	8005924 <siprintf>
            sprintf(buf2, "%04d", red_duration2 - i);
 80012c2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80012c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012c6:	1ad2      	subs	r2, r2, r3
 80012c8:	f107 030c 	add.w	r3, r7, #12
 80012cc:	4973      	ldr	r1, [pc, #460]	; (800149c <TrafficLightTask+0x2dc>)
 80012ce:	4618      	mov	r0, r3
 80012d0:	f004 fb28 	bl	8005924 <siprintf>
            TM1637_DisplayString(&display1, buf1);
 80012d4:	f107 0314 	add.w	r3, r7, #20
 80012d8:	4619      	mov	r1, r3
 80012da:	4871      	ldr	r0, [pc, #452]	; (80014a0 <TrafficLightTask+0x2e0>)
 80012dc:	f002 fd84 	bl	8003de8 <TM1637_DisplayString>
            TM1637_DisplayString(&display2, buf2);
 80012e0:	f107 030c 	add.w	r3, r7, #12
 80012e4:	4619      	mov	r1, r3
 80012e6:	486f      	ldr	r0, [pc, #444]	; (80014a4 <TrafficLightTask+0x2e4>)
 80012e8:	f002 fd7e 	bl	8003de8 <TM1637_DisplayString>
            vTaskDelay(pdMS_TO_TICKS(1000));
 80012ec:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80012f0:	f001 fae6 	bl	80028c0 <vTaskDelay>
        for (int i = 0; i < green_duration1; i++)
 80012f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012f6:	3301      	adds	r3, #1
 80012f8:	62bb      	str	r3, [r7, #40]	; 0x28
 80012fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80012fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80012fe:	429a      	cmp	r2, r3
 8001300:	dbd6      	blt.n	80012b0 <TrafficLightTask+0xf0>
        }

        // Phase 2: Lane 1 yellow, Lane 2 red
        HAL_GPIO_WritePin(LANE1_GREEN_PORT, LANE1_GREEN_PIN, GPIO_PIN_RESET);
 8001302:	2200      	movs	r2, #0
 8001304:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001308:	4862      	ldr	r0, [pc, #392]	; (8001494 <TrafficLightTask+0x2d4>)
 800130a:	f003 f911 	bl	8004530 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LANE1_YELLOW_PORT, LANE1_YELLOW_PIN, GPIO_PIN_SET);
 800130e:	2201      	movs	r2, #1
 8001310:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001314:	485f      	ldr	r0, [pc, #380]	; (8001494 <TrafficLightTask+0x2d4>)
 8001316:	f003 f90b 	bl	8004530 <HAL_GPIO_WritePin>
        for (int i = 0; i < yellow_duration; i++)
 800131a:	2300      	movs	r3, #0
 800131c:	627b      	str	r3, [r7, #36]	; 0x24
 800131e:	e026      	b.n	800136e <TrafficLightTask+0x1ae>
        {
            sprintf(buf1, "%04d", yellow_duration - i);
 8001320:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001324:	1ad2      	subs	r2, r2, r3
 8001326:	f107 0314 	add.w	r3, r7, #20
 800132a:	495c      	ldr	r1, [pc, #368]	; (800149c <TrafficLightTask+0x2dc>)
 800132c:	4618      	mov	r0, r3
 800132e:	f004 faf9 	bl	8005924 <siprintf>
            sprintf(buf2, "%04d", red_duration2 - green_duration1 - i);
 8001332:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001334:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001336:	1ad2      	subs	r2, r2, r3
 8001338:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800133a:	1ad2      	subs	r2, r2, r3
 800133c:	f107 030c 	add.w	r3, r7, #12
 8001340:	4956      	ldr	r1, [pc, #344]	; (800149c <TrafficLightTask+0x2dc>)
 8001342:	4618      	mov	r0, r3
 8001344:	f004 faee 	bl	8005924 <siprintf>
            TM1637_DisplayString(&display1, buf1);
 8001348:	f107 0314 	add.w	r3, r7, #20
 800134c:	4619      	mov	r1, r3
 800134e:	4854      	ldr	r0, [pc, #336]	; (80014a0 <TrafficLightTask+0x2e0>)
 8001350:	f002 fd4a 	bl	8003de8 <TM1637_DisplayString>
            TM1637_DisplayString(&display2, buf2);
 8001354:	f107 030c 	add.w	r3, r7, #12
 8001358:	4619      	mov	r1, r3
 800135a:	4852      	ldr	r0, [pc, #328]	; (80014a4 <TrafficLightTask+0x2e4>)
 800135c:	f002 fd44 	bl	8003de8 <TM1637_DisplayString>
            vTaskDelay(pdMS_TO_TICKS(1000));
 8001360:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001364:	f001 faac 	bl	80028c0 <vTaskDelay>
        for (int i = 0; i < yellow_duration; i++)
 8001368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800136a:	3301      	adds	r3, #1
 800136c:	627b      	str	r3, [r7, #36]	; 0x24
 800136e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001370:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001372:	429a      	cmp	r2, r3
 8001374:	dbd4      	blt.n	8001320 <TrafficLightTask+0x160>
        }

        // Transition directly to Lane 2 green
        HAL_GPIO_WritePin(LANE1_YELLOW_PORT, LANE1_YELLOW_PIN, GPIO_PIN_RESET);
 8001376:	2200      	movs	r2, #0
 8001378:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800137c:	4845      	ldr	r0, [pc, #276]	; (8001494 <TrafficLightTask+0x2d4>)
 800137e:	f003 f8d7 	bl	8004530 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LANE1_RED_PORT, LANE1_RED_PIN, GPIO_PIN_SET);
 8001382:	2201      	movs	r2, #1
 8001384:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001388:	4842      	ldr	r0, [pc, #264]	; (8001494 <TrafficLightTask+0x2d4>)
 800138a:	f003 f8d1 	bl	8004530 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LANE2_RED_PORT, LANE2_RED_PIN, GPIO_PIN_RESET);
 800138e:	2200      	movs	r2, #0
 8001390:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001394:	483f      	ldr	r0, [pc, #252]	; (8001494 <TrafficLightTask+0x2d4>)
 8001396:	f003 f8cb 	bl	8004530 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LANE2_GREEN_PORT, LANE2_GREEN_PIN, GPIO_PIN_SET);
 800139a:	2201      	movs	r2, #1
 800139c:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013a0:	483d      	ldr	r0, [pc, #244]	; (8001498 <TrafficLightTask+0x2d8>)
 80013a2:	f003 f8c5 	bl	8004530 <HAL_GPIO_WritePin>

        // Phase 3: Lane 1 red, Lane 2 green
        for (int i = 0; i < green_duration2; i++)
 80013a6:	2300      	movs	r3, #0
 80013a8:	623b      	str	r3, [r7, #32]
 80013aa:	e024      	b.n	80013f6 <TrafficLightTask+0x236>
        {
            sprintf(buf1, "%04d", red_duration1 - i);
 80013ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80013ae:	6a3b      	ldr	r3, [r7, #32]
 80013b0:	1ad2      	subs	r2, r2, r3
 80013b2:	f107 0314 	add.w	r3, r7, #20
 80013b6:	4939      	ldr	r1, [pc, #228]	; (800149c <TrafficLightTask+0x2dc>)
 80013b8:	4618      	mov	r0, r3
 80013ba:	f004 fab3 	bl	8005924 <siprintf>
            sprintf(buf2, "%04d", green_duration2 - i);
 80013be:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80013c0:	6a3b      	ldr	r3, [r7, #32]
 80013c2:	1ad2      	subs	r2, r2, r3
 80013c4:	f107 030c 	add.w	r3, r7, #12
 80013c8:	4934      	ldr	r1, [pc, #208]	; (800149c <TrafficLightTask+0x2dc>)
 80013ca:	4618      	mov	r0, r3
 80013cc:	f004 faaa 	bl	8005924 <siprintf>
            TM1637_DisplayString(&display1, buf1);
 80013d0:	f107 0314 	add.w	r3, r7, #20
 80013d4:	4619      	mov	r1, r3
 80013d6:	4832      	ldr	r0, [pc, #200]	; (80014a0 <TrafficLightTask+0x2e0>)
 80013d8:	f002 fd06 	bl	8003de8 <TM1637_DisplayString>
            TM1637_DisplayString(&display2, buf2);
 80013dc:	f107 030c 	add.w	r3, r7, #12
 80013e0:	4619      	mov	r1, r3
 80013e2:	4830      	ldr	r0, [pc, #192]	; (80014a4 <TrafficLightTask+0x2e4>)
 80013e4:	f002 fd00 	bl	8003de8 <TM1637_DisplayString>
            vTaskDelay(pdMS_TO_TICKS(1000));
 80013e8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80013ec:	f001 fa68 	bl	80028c0 <vTaskDelay>
        for (int i = 0; i < green_duration2; i++)
 80013f0:	6a3b      	ldr	r3, [r7, #32]
 80013f2:	3301      	adds	r3, #1
 80013f4:	623b      	str	r3, [r7, #32]
 80013f6:	6a3a      	ldr	r2, [r7, #32]
 80013f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80013fa:	429a      	cmp	r2, r3
 80013fc:	dbd6      	blt.n	80013ac <TrafficLightTask+0x1ec>
        }

        // Phase 4: Lane 2 yellow, Lane 1 red
        HAL_GPIO_WritePin(LANE2_GREEN_PORT, LANE2_GREEN_PIN, GPIO_PIN_RESET);
 80013fe:	2200      	movs	r2, #0
 8001400:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001404:	4824      	ldr	r0, [pc, #144]	; (8001498 <TrafficLightTask+0x2d8>)
 8001406:	f003 f893 	bl	8004530 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LANE2_YELLOW_PORT, LANE2_YELLOW_PIN, GPIO_PIN_SET);
 800140a:	2201      	movs	r2, #1
 800140c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001410:	4820      	ldr	r0, [pc, #128]	; (8001494 <TrafficLightTask+0x2d4>)
 8001412:	f003 f88d 	bl	8004530 <HAL_GPIO_WritePin>
        for (int i = 0; i < yellow_duration; i++)
 8001416:	2300      	movs	r3, #0
 8001418:	61fb      	str	r3, [r7, #28]
 800141a:	e026      	b.n	800146a <TrafficLightTask+0x2aa>
        {
            sprintf(buf1, "%04d", red_duration1 - green_duration2 - i);
 800141c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800141e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001420:	1ad2      	subs	r2, r2, r3
 8001422:	69fb      	ldr	r3, [r7, #28]
 8001424:	1ad2      	subs	r2, r2, r3
 8001426:	f107 0314 	add.w	r3, r7, #20
 800142a:	491c      	ldr	r1, [pc, #112]	; (800149c <TrafficLightTask+0x2dc>)
 800142c:	4618      	mov	r0, r3
 800142e:	f004 fa79 	bl	8005924 <siprintf>
            sprintf(buf2, "%04d", yellow_duration - i);
 8001432:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001434:	69fb      	ldr	r3, [r7, #28]
 8001436:	1ad2      	subs	r2, r2, r3
 8001438:	f107 030c 	add.w	r3, r7, #12
 800143c:	4917      	ldr	r1, [pc, #92]	; (800149c <TrafficLightTask+0x2dc>)
 800143e:	4618      	mov	r0, r3
 8001440:	f004 fa70 	bl	8005924 <siprintf>
            TM1637_DisplayString(&display1, buf1);
 8001444:	f107 0314 	add.w	r3, r7, #20
 8001448:	4619      	mov	r1, r3
 800144a:	4815      	ldr	r0, [pc, #84]	; (80014a0 <TrafficLightTask+0x2e0>)
 800144c:	f002 fccc 	bl	8003de8 <TM1637_DisplayString>
            TM1637_DisplayString(&display2, buf2);
 8001450:	f107 030c 	add.w	r3, r7, #12
 8001454:	4619      	mov	r1, r3
 8001456:	4813      	ldr	r0, [pc, #76]	; (80014a4 <TrafficLightTask+0x2e4>)
 8001458:	f002 fcc6 	bl	8003de8 <TM1637_DisplayString>
            vTaskDelay(pdMS_TO_TICKS(1000));
 800145c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001460:	f001 fa2e 	bl	80028c0 <vTaskDelay>
        for (int i = 0; i < yellow_duration; i++)
 8001464:	69fb      	ldr	r3, [r7, #28]
 8001466:	3301      	adds	r3, #1
 8001468:	61fb      	str	r3, [r7, #28]
 800146a:	69fa      	ldr	r2, [r7, #28]
 800146c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800146e:	429a      	cmp	r2, r3
 8001470:	dbd4      	blt.n	800141c <TrafficLightTask+0x25c>
        }

        // Transition directly to Lane 1 green
        HAL_GPIO_WritePin(LANE2_YELLOW_PORT, LANE2_YELLOW_PIN, GPIO_PIN_RESET);
 8001472:	2200      	movs	r2, #0
 8001474:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001478:	4806      	ldr	r0, [pc, #24]	; (8001494 <TrafficLightTask+0x2d4>)
 800147a:	f003 f859 	bl	8004530 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LANE2_RED_PORT, LANE2_RED_PIN, GPIO_PIN_SET);
 800147e:	2201      	movs	r2, #1
 8001480:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001484:	4803      	ldr	r0, [pc, #12]	; (8001494 <TrafficLightTask+0x2d4>)
 8001486:	f003 f853 	bl	8004530 <HAL_GPIO_WritePin>
    	lane1_cong = 0;
 800148a:	e69d      	b.n	80011c8 <TrafficLightTask+0x8>
 800148c:	20012d54 	.word	0x20012d54
 8001490:	20012d55 	.word	0x20012d55
 8001494:	40020000 	.word	0x40020000
 8001498:	40020800 	.word	0x40020800
 800149c:	080061fc 	.word	0x080061fc
 80014a0:	20000000 	.word	0x20000000
 80014a4:	20000010 	.word	0x20000010

080014a8 <password_task>:
    }
}

// Task to check the password
void password_task(void *pv)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b08a      	sub	sp, #40	; 0x28
 80014ac:	af02      	add	r7, sp, #8
 80014ae:	6078      	str	r0, [r7, #4]
	char passkey[5] = {0};
 80014b0:	2300      	movs	r3, #0
 80014b2:	617b      	str	r3, [r7, #20]
 80014b4:	2300      	movs	r3, #0
 80014b6:	763b      	strb	r3, [r7, #24]
	const char password[] = "1234";
 80014b8:	4a53      	ldr	r2, [pc, #332]	; (8001608 <password_task+0x160>)
 80014ba:	f107 030c 	add.w	r3, r7, #12
 80014be:	e892 0003 	ldmia.w	r2, {r0, r1}
 80014c2:	6018      	str	r0, [r3, #0]
 80014c4:	3304      	adds	r3, #4
 80014c6:	7019      	strb	r1, [r3, #0]

	LcdFxn(0, 0x01); // Clear screen
 80014c8:	2101      	movs	r1, #1
 80014ca:	2000      	movs	r0, #0
 80014cc:	f7ff fcc0 	bl	8000e50 <LcdFxn>
	lprint(0x80, "Welcome");
 80014d0:	494e      	ldr	r1, [pc, #312]	; (800160c <password_task+0x164>)
 80014d2:	2080      	movs	r0, #128	; 0x80
 80014d4:	f7ff fd6c 	bl	8000fb0 <lprint>

	while (1) {
		char key = scan_keypad();
 80014d8:	f7ff fe22 	bl	8001120 <scan_keypad>
 80014dc:	4603      	mov	r3, r0
 80014de:	76fb      	strb	r3, [r7, #27]
		if (key == '*') {
 80014e0:	7efb      	ldrb	r3, [r7, #27]
 80014e2:	2b2a      	cmp	r3, #42	; 0x2a
 80014e4:	f040 808c 	bne.w	8001600 <password_task+0x158>
			LcdFxn(0, 0x01);
 80014e8:	2101      	movs	r1, #1
 80014ea:	2000      	movs	r0, #0
 80014ec:	f7ff fcb0 	bl	8000e50 <LcdFxn>
			lprint(0x80, "Enter PIN:");
 80014f0:	4947      	ldr	r1, [pc, #284]	; (8001610 <password_task+0x168>)
 80014f2:	2080      	movs	r0, #128	; 0x80
 80014f4:	f7ff fd5c 	bl	8000fb0 <lprint>
			memset(passkey, 0, sizeof(passkey));
 80014f8:	f107 0314 	add.w	r3, r7, #20
 80014fc:	2205      	movs	r2, #5
 80014fe:	2100      	movs	r1, #0
 8001500:	4618      	mov	r0, r3
 8001502:	f004 fa07 	bl	8005914 <memset>
			int i = 0;
 8001506:	2300      	movs	r3, #0
 8001508:	61fb      	str	r3, [r7, #28]

			while (1) {
				key = scan_keypad();
 800150a:	f7ff fe09 	bl	8001120 <scan_keypad>
 800150e:	4603      	mov	r3, r0
 8001510:	76fb      	strb	r3, [r7, #27]
				if (key) {
 8001512:	7efb      	ldrb	r3, [r7, #27]
 8001514:	2b00      	cmp	r3, #0
 8001516:	d06f      	beq.n	80015f8 <password_task+0x150>
					if (key == '#') {
 8001518:	7efb      	ldrb	r3, [r7, #27]
 800151a:	2b23      	cmp	r3, #35	; 0x23
 800151c:	d150      	bne.n	80015c0 <password_task+0x118>
						passkey[i] = '\0';
 800151e:	f107 0214 	add.w	r2, r7, #20
 8001522:	69fb      	ldr	r3, [r7, #28]
 8001524:	4413      	add	r3, r2
 8001526:	2200      	movs	r2, #0
 8001528:	701a      	strb	r2, [r3, #0]
						LcdFxn(0, 0x01);
 800152a:	2101      	movs	r1, #1
 800152c:	2000      	movs	r0, #0
 800152e:	f7ff fc8f 	bl	8000e50 <LcdFxn>

						if (strcmp(passkey, password) == 0) {
 8001532:	f107 020c 	add.w	r2, r7, #12
 8001536:	f107 0314 	add.w	r3, r7, #20
 800153a:	4611      	mov	r1, r2
 800153c:	4618      	mov	r0, r3
 800153e:	f7fe fe47 	bl	80001d0 <strcmp>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d12a      	bne.n	800159e <password_task+0xf6>
							lprint(0x80, "Access Granted");
 8001548:	4932      	ldr	r1, [pc, #200]	; (8001614 <password_task+0x16c>)
 800154a:	2080      	movs	r0, #128	; 0x80
 800154c:	f7ff fd30 	bl	8000fb0 <lprint>
							HAL_GPIO_WritePin(LANE1_RED_PORT, LANE1_RED_PIN, GPIO_PIN_SET);
 8001550:	2201      	movs	r2, #1
 8001552:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001556:	4830      	ldr	r0, [pc, #192]	; (8001618 <password_task+0x170>)
 8001558:	f002 ffea 	bl	8004530 <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(LANE2_RED_PORT, LANE2_RED_PIN, GPIO_PIN_SET);
 800155c:	2201      	movs	r2, #1
 800155e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001562:	482d      	ldr	r0, [pc, #180]	; (8001618 <password_task+0x170>)
 8001564:	f002 ffe4 	bl	8004530 <HAL_GPIO_WritePin>
							vTaskDelay(pdMS_TO_TICKS(10000));
 8001568:	f242 7010 	movw	r0, #10000	; 0x2710
 800156c:	f001 f9a8 	bl	80028c0 <vTaskDelay>
							HAL_GPIO_WritePin(LANE1_RED_PORT, LANE1_RED_PIN, GPIO_PIN_RESET);
 8001570:	2200      	movs	r2, #0
 8001572:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001576:	4828      	ldr	r0, [pc, #160]	; (8001618 <password_task+0x170>)
 8001578:	f002 ffda 	bl	8004530 <HAL_GPIO_WritePin>
							HAL_GPIO_WritePin(LANE2_RED_PORT, LANE2_RED_PIN, GPIO_PIN_RESET);
 800157c:	2200      	movs	r2, #0
 800157e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001582:	4825      	ldr	r0, [pc, #148]	; (8001618 <password_task+0x170>)
 8001584:	f002 ffd4 	bl	8004530 <HAL_GPIO_WritePin>
							xTaskCreate(TrafficLightTask, "Traffic Light", 128, NULL, 1, NULL);
 8001588:	2300      	movs	r3, #0
 800158a:	9301      	str	r3, [sp, #4]
 800158c:	2301      	movs	r3, #1
 800158e:	9300      	str	r3, [sp, #0]
 8001590:	2300      	movs	r3, #0
 8001592:	2280      	movs	r2, #128	; 0x80
 8001594:	4921      	ldr	r1, [pc, #132]	; (800161c <password_task+0x174>)
 8001596:	4822      	ldr	r0, [pc, #136]	; (8001620 <password_task+0x178>)
 8001598:	f001 f828 	bl	80025ec <xTaskCreate>
 800159c:	e003      	b.n	80015a6 <password_task+0xfe>

						} else {
							lprint(0x80, "Access Denied");
 800159e:	4921      	ldr	r1, [pc, #132]	; (8001624 <password_task+0x17c>)
 80015a0:	2080      	movs	r0, #128	; 0x80
 80015a2:	f7ff fd05 	bl	8000fb0 <lprint>
						}

						vTaskDelay(pdMS_TO_TICKS(1000));
 80015a6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80015aa:	f001 f989 	bl	80028c0 <vTaskDelay>
						LcdFxn(0, 0x01);
 80015ae:	2101      	movs	r1, #1
 80015b0:	2000      	movs	r0, #0
 80015b2:	f7ff fc4d 	bl	8000e50 <LcdFxn>
						lprint(0x80, "Welcome");
 80015b6:	4915      	ldr	r1, [pc, #84]	; (800160c <password_task+0x164>)
 80015b8:	2080      	movs	r0, #128	; 0x80
 80015ba:	f7ff fcf9 	bl	8000fb0 <lprint>
						break;
 80015be:	e01f      	b.n	8001600 <password_task+0x158>
					}

					if (i < 4) {
 80015c0:	69fb      	ldr	r3, [r7, #28]
 80015c2:	2b03      	cmp	r3, #3
 80015c4:	dc0f      	bgt.n	80015e6 <password_task+0x13e>
						passkey[i++] = key;
 80015c6:	69fb      	ldr	r3, [r7, #28]
 80015c8:	1c5a      	adds	r2, r3, #1
 80015ca:	61fa      	str	r2, [r7, #28]
 80015cc:	3320      	adds	r3, #32
 80015ce:	443b      	add	r3, r7
 80015d0:	7efa      	ldrb	r2, [r7, #27]
 80015d2:	f803 2c0c 	strb.w	r2, [r3, #-12]
						lprint(0xC0 + i - 1, "*");
 80015d6:	69fb      	ldr	r3, [r7, #28]
 80015d8:	b2db      	uxtb	r3, r3
 80015da:	3b41      	subs	r3, #65	; 0x41
 80015dc:	b2db      	uxtb	r3, r3
 80015de:	4912      	ldr	r1, [pc, #72]	; (8001628 <password_task+0x180>)
 80015e0:	4618      	mov	r0, r3
 80015e2:	f7ff fce5 	bl	8000fb0 <lprint>
					}
					while (scan_keypad()); // Wait for release
 80015e6:	bf00      	nop
 80015e8:	f7ff fd9a 	bl	8001120 <scan_keypad>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d1fa      	bne.n	80015e8 <password_task+0x140>
					vTaskDelay(pdMS_TO_TICKS(100)); // Debounce
 80015f2:	2064      	movs	r0, #100	; 0x64
 80015f4:	f001 f964 	bl	80028c0 <vTaskDelay>
				}

				vTaskDelay(pdMS_TO_TICKS(10));
 80015f8:	200a      	movs	r0, #10
 80015fa:	f001 f961 	bl	80028c0 <vTaskDelay>
				key = scan_keypad();
 80015fe:	e784      	b.n	800150a <password_task+0x62>
			}
		}

		vTaskDelay(pdMS_TO_TICKS(50)); // Polling delay
 8001600:	2032      	movs	r0, #50	; 0x32
 8001602:	f001 f95d 	bl	80028c0 <vTaskDelay>
	while (1) {
 8001606:	e767      	b.n	80014d8 <password_task+0x30>
 8001608:	0800624c 	.word	0x0800624c
 800160c:	08006204 	.word	0x08006204
 8001610:	0800620c 	.word	0x0800620c
 8001614:	08006218 	.word	0x08006218
 8001618:	40020000 	.word	0x40020000
 800161c:	08006228 	.word	0x08006228
 8001620:	080011c1 	.word	0x080011c1
 8001624:	08006238 	.word	0x08006238
 8001628:	08006248 	.word	0x08006248

0800162c <testing>:
// test function to observe the working of sensor

float a, b, c, d;

void testing(void *pv)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b082      	sub	sp, #8
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
	while(1)
	{
		a = HCSR04_Read(&hcsr04_sensors[0]);
 8001634:	4810      	ldr	r0, [pc, #64]	; (8001678 <testing+0x4c>)
 8001636:	f7ff f8fb 	bl	8000830 <HCSR04_Read>
 800163a:	eef0 7a40 	vmov.f32	s15, s0
 800163e:	4b0f      	ldr	r3, [pc, #60]	; (800167c <testing+0x50>)
 8001640:	edc3 7a00 	vstr	s15, [r3]
		b = HCSR04_Read(&hcsr04_sensors[1]);
 8001644:	480e      	ldr	r0, [pc, #56]	; (8001680 <testing+0x54>)
 8001646:	f7ff f8f3 	bl	8000830 <HCSR04_Read>
 800164a:	eef0 7a40 	vmov.f32	s15, s0
 800164e:	4b0d      	ldr	r3, [pc, #52]	; (8001684 <testing+0x58>)
 8001650:	edc3 7a00 	vstr	s15, [r3]
		c = HCSR04_Read(&hcsr04_sensors[2]);
 8001654:	480c      	ldr	r0, [pc, #48]	; (8001688 <testing+0x5c>)
 8001656:	f7ff f8eb 	bl	8000830 <HCSR04_Read>
 800165a:	eef0 7a40 	vmov.f32	s15, s0
 800165e:	4b0b      	ldr	r3, [pc, #44]	; (800168c <testing+0x60>)
 8001660:	edc3 7a00 	vstr	s15, [r3]
		d = HCSR04_Read(&hcsr04_sensors[3]);
 8001664:	480a      	ldr	r0, [pc, #40]	; (8001690 <testing+0x64>)
 8001666:	f7ff f8e3 	bl	8000830 <HCSR04_Read>
 800166a:	eef0 7a40 	vmov.f32	s15, s0
 800166e:	4b09      	ldr	r3, [pc, #36]	; (8001694 <testing+0x68>)
 8001670:	edc3 7a00 	vstr	s15, [r3]
		a = HCSR04_Read(&hcsr04_sensors[0]);
 8001674:	e7de      	b.n	8001634 <testing+0x8>
 8001676:	bf00      	nop
 8001678:	200000b4 	.word	0x200000b4
 800167c:	20012d58 	.word	0x20012d58
 8001680:	200000d4 	.word	0x200000d4
 8001684:	20012d5c 	.word	0x20012d5c
 8001688:	200000f4 	.word	0x200000f4
 800168c:	20012d60 	.word	0x20012d60
 8001690:	20000114 	.word	0x20000114
 8001694:	20012d64 	.word	0x20012d64

08001698 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b082      	sub	sp, #8
 800169c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800169e:	f002 fc4b 	bl	8003f38 <HAL_Init>

  /* USER CODE BEGIN Init */
  LcdInit();
 80016a2:	f7ff fb93 	bl	8000dcc <LcdInit>
  TM1637_Init(&display1);
 80016a6:	4816      	ldr	r0, [pc, #88]	; (8001700 <main+0x68>)
 80016a8:	f002 faf8 	bl	8003c9c <TM1637_Init>
  TM1637_Init(&display2);
 80016ac:	4815      	ldr	r0, [pc, #84]	; (8001704 <main+0x6c>)
 80016ae:	f002 faf5 	bl	8003c9c <TM1637_Init>
  TM1637_DisplayDecimal(&display1, 0);
 80016b2:	2100      	movs	r1, #0
 80016b4:	4812      	ldr	r0, [pc, #72]	; (8001700 <main+0x68>)
 80016b6:	f002 fb29 	bl	8003d0c <TM1637_DisplayDecimal>
  TM1637_DisplayDecimal(&display2, 0);
 80016ba:	2100      	movs	r1, #0
 80016bc:	4811      	ldr	r0, [pc, #68]	; (8001704 <main+0x6c>)
 80016be:	f002 fb25 	bl	8003d0c <TM1637_DisplayDecimal>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016c2:	f000 f829 	bl	8001718 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016c6:	f7fe ff65 	bl	8000594 <MX_GPIO_Init>
  MX_TIM2_Init();
 80016ca:	f001 ff23 	bl	8003514 <MX_TIM2_Init>
//	  HAL_GPIO_TogglePin(LANE2_RED_PORT, LANE2_RED_PIN);
//	  HAL_Delay(10000);
//  }

  // Ultra sonic sensor setup
  setup_sensors();
 80016ce:	f000 f88d 	bl	80017ec <setup_sensors>

  xTaskCreate(password_task, "password", 128, NULL, 1, NULL);
 80016d2:	2300      	movs	r3, #0
 80016d4:	9301      	str	r3, [sp, #4]
 80016d6:	2301      	movs	r3, #1
 80016d8:	9300      	str	r3, [sp, #0]
 80016da:	2300      	movs	r3, #0
 80016dc:	2280      	movs	r2, #128	; 0x80
 80016de:	490a      	ldr	r1, [pc, #40]	; (8001708 <main+0x70>)
 80016e0:	480a      	ldr	r0, [pc, #40]	; (800170c <main+0x74>)
 80016e2:	f000 ff83 	bl	80025ec <xTaskCreate>
  xTaskCreate(testing, "test", 100, NULL, 1, NULL);
 80016e6:	2300      	movs	r3, #0
 80016e8:	9301      	str	r3, [sp, #4]
 80016ea:	2301      	movs	r3, #1
 80016ec:	9300      	str	r3, [sp, #0]
 80016ee:	2300      	movs	r3, #0
 80016f0:	2264      	movs	r2, #100	; 0x64
 80016f2:	4907      	ldr	r1, [pc, #28]	; (8001710 <main+0x78>)
 80016f4:	4807      	ldr	r0, [pc, #28]	; (8001714 <main+0x7c>)
 80016f6:	f000 ff79 	bl	80025ec <xTaskCreate>
  vTaskStartScheduler();
 80016fa:	f001 f915 	bl	8002928 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80016fe:	e7fe      	b.n	80016fe <main+0x66>
 8001700:	20000000 	.word	0x20000000
 8001704:	20000010 	.word	0x20000010
 8001708:	08006254 	.word	0x08006254
 800170c:	080014a9 	.word	0x080014a9
 8001710:	08006260 	.word	0x08006260
 8001714:	0800162d 	.word	0x0800162d

08001718 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b094      	sub	sp, #80	; 0x50
 800171c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800171e:	f107 0320 	add.w	r3, r7, #32
 8001722:	2230      	movs	r2, #48	; 0x30
 8001724:	2100      	movs	r1, #0
 8001726:	4618      	mov	r0, r3
 8001728:	f004 f8f4 	bl	8005914 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800172c:	f107 030c 	add.w	r3, r7, #12
 8001730:	2200      	movs	r2, #0
 8001732:	601a      	str	r2, [r3, #0]
 8001734:	605a      	str	r2, [r3, #4]
 8001736:	609a      	str	r2, [r3, #8]
 8001738:	60da      	str	r2, [r3, #12]
 800173a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800173c:	2300      	movs	r3, #0
 800173e:	60bb      	str	r3, [r7, #8]
 8001740:	4b28      	ldr	r3, [pc, #160]	; (80017e4 <SystemClock_Config+0xcc>)
 8001742:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001744:	4a27      	ldr	r2, [pc, #156]	; (80017e4 <SystemClock_Config+0xcc>)
 8001746:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800174a:	6413      	str	r3, [r2, #64]	; 0x40
 800174c:	4b25      	ldr	r3, [pc, #148]	; (80017e4 <SystemClock_Config+0xcc>)
 800174e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001750:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001754:	60bb      	str	r3, [r7, #8]
 8001756:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001758:	2300      	movs	r3, #0
 800175a:	607b      	str	r3, [r7, #4]
 800175c:	4b22      	ldr	r3, [pc, #136]	; (80017e8 <SystemClock_Config+0xd0>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4a21      	ldr	r2, [pc, #132]	; (80017e8 <SystemClock_Config+0xd0>)
 8001762:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001766:	6013      	str	r3, [r2, #0]
 8001768:	4b1f      	ldr	r3, [pc, #124]	; (80017e8 <SystemClock_Config+0xd0>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001770:	607b      	str	r3, [r7, #4]
 8001772:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001774:	2302      	movs	r3, #2
 8001776:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001778:	2301      	movs	r3, #1
 800177a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800177c:	2310      	movs	r3, #16
 800177e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001780:	2302      	movs	r3, #2
 8001782:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001784:	2300      	movs	r3, #0
 8001786:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001788:	2308      	movs	r3, #8
 800178a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800178c:	23a8      	movs	r3, #168	; 0xa8
 800178e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001790:	2302      	movs	r3, #2
 8001792:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001794:	2304      	movs	r3, #4
 8001796:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001798:	f107 0320 	add.w	r3, r7, #32
 800179c:	4618      	mov	r0, r3
 800179e:	f002 fef9 	bl	8004594 <HAL_RCC_OscConfig>
 80017a2:	4603      	mov	r3, r0
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d001      	beq.n	80017ac <SystemClock_Config+0x94>
  {
    Error_Handler();
 80017a8:	f000 f8f2 	bl	8001990 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017ac:	230f      	movs	r3, #15
 80017ae:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017b0:	2302      	movs	r3, #2
 80017b2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017b4:	2300      	movs	r3, #0
 80017b6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80017b8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80017bc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80017be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017c2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80017c4:	f107 030c 	add.w	r3, r7, #12
 80017c8:	2105      	movs	r1, #5
 80017ca:	4618      	mov	r0, r3
 80017cc:	f003 f95a 	bl	8004a84 <HAL_RCC_ClockConfig>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d001      	beq.n	80017da <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80017d6:	f000 f8db 	bl	8001990 <Error_Handler>
  }
}
 80017da:	bf00      	nop
 80017dc:	3750      	adds	r7, #80	; 0x50
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	40023800 	.word	0x40023800
 80017e8:	40007000 	.word	0x40007000

080017ec <setup_sensors>:

/* USER CODE BEGIN 4 */
void setup_sensors(void)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af02      	add	r7, sp, #8
    extern TIM_HandleTypeDef htim2;

    HCSR04_InitSensor(&hcsr04_sensors[0], &htim2, L1_ULTR_A_Trig_GPIO_Port, L1_ULTR_A_Trig_Pin, L1_ULTR_A_Echo_GPIO_Port, L1_ULTR_A_Echo_Pin);
 80017f2:	2340      	movs	r3, #64	; 0x40
 80017f4:	9301      	str	r3, [sp, #4]
 80017f6:	4b16      	ldr	r3, [pc, #88]	; (8001850 <setup_sensors+0x64>)
 80017f8:	9300      	str	r3, [sp, #0]
 80017fa:	2380      	movs	r3, #128	; 0x80
 80017fc:	4a14      	ldr	r2, [pc, #80]	; (8001850 <setup_sensors+0x64>)
 80017fe:	4915      	ldr	r1, [pc, #84]	; (8001854 <setup_sensors+0x68>)
 8001800:	4815      	ldr	r0, [pc, #84]	; (8001858 <setup_sensors+0x6c>)
 8001802:	f7fe ff97 	bl	8000734 <HCSR04_InitSensor>
    HCSR04_InitSensor(&hcsr04_sensors[1], &htim2, L1_ULTR_B_Trig_GPIO_Port, L1_ULTR_B_Trig_Pin, L1_ULTR_B_Echo_GPIO_Port, L1_ULTR_B_Echo_Pin);
 8001806:	f44f 7380 	mov.w	r3, #256	; 0x100
 800180a:	9301      	str	r3, [sp, #4]
 800180c:	4b10      	ldr	r3, [pc, #64]	; (8001850 <setup_sensors+0x64>)
 800180e:	9300      	str	r3, [sp, #0]
 8001810:	2320      	movs	r3, #32
 8001812:	4a0f      	ldr	r2, [pc, #60]	; (8001850 <setup_sensors+0x64>)
 8001814:	490f      	ldr	r1, [pc, #60]	; (8001854 <setup_sensors+0x68>)
 8001816:	4811      	ldr	r0, [pc, #68]	; (800185c <setup_sensors+0x70>)
 8001818:	f7fe ff8c 	bl	8000734 <HCSR04_InitSensor>
    HCSR04_InitSensor(&hcsr04_sensors[2], &htim2, L2_ULTR_A_Trig_GPIO_Port, L2_ULTR_A_Trig_Pin, L2_ULTR_A_Echo_GPIO_Port, L2_ULTR_A_Echo_Pin);
 800181c:	2304      	movs	r3, #4
 800181e:	9301      	str	r3, [sp, #4]
 8001820:	4b0f      	ldr	r3, [pc, #60]	; (8001860 <setup_sensors+0x74>)
 8001822:	9300      	str	r3, [sp, #0]
 8001824:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001828:	4a09      	ldr	r2, [pc, #36]	; (8001850 <setup_sensors+0x64>)
 800182a:	490a      	ldr	r1, [pc, #40]	; (8001854 <setup_sensors+0x68>)
 800182c:	480d      	ldr	r0, [pc, #52]	; (8001864 <setup_sensors+0x78>)
 800182e:	f7fe ff81 	bl	8000734 <HCSR04_InitSensor>
    HCSR04_InitSensor(&hcsr04_sensors[3], &htim2, L2_ULTR_B_Trig_GPIO_Port, L2_ULTR_B_Trig_Pin, L2_ULTR_B_Echo_GPIO_Port, L2_ULTR_B_Echo_Pin);
 8001832:	2301      	movs	r3, #1
 8001834:	9301      	str	r3, [sp, #4]
 8001836:	4b06      	ldr	r3, [pc, #24]	; (8001850 <setup_sensors+0x64>)
 8001838:	9300      	str	r3, [sp, #0]
 800183a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800183e:	4a0a      	ldr	r2, [pc, #40]	; (8001868 <setup_sensors+0x7c>)
 8001840:	4904      	ldr	r1, [pc, #16]	; (8001854 <setup_sensors+0x68>)
 8001842:	480a      	ldr	r0, [pc, #40]	; (800186c <setup_sensors+0x80>)
 8001844:	f7fe ff76 	bl	8000734 <HCSR04_InitSensor>
}
 8001848:	bf00      	nop
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	40020400 	.word	0x40020400
 8001854:	20012f00 	.word	0x20012f00
 8001858:	200000b4 	.word	0x200000b4
 800185c:	200000d4 	.word	0x200000d4
 8001860:	40020c00 	.word	0x40020c00
 8001864:	200000f4 	.word	0x200000f4
 8001868:	40020800 	.word	0x40020800
 800186c:	20000114 	.word	0x20000114

08001870 <traffic_congetion>:

uint8_t traffic_congetion(uint8_t *lane1_cong, uint8_t *lane2_cong)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b086      	sub	sp, #24
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
 8001878:	6039      	str	r1, [r7, #0]
    float lane1_a = HCSR04_Read(&hcsr04_sensors[0]);
 800187a:	4838      	ldr	r0, [pc, #224]	; (800195c <traffic_congetion+0xec>)
 800187c:	f7fe ffd8 	bl	8000830 <HCSR04_Read>
 8001880:	ed87 0a05 	vstr	s0, [r7, #20]
    float lane1_b = HCSR04_Read(&hcsr04_sensors[1]);
 8001884:	4836      	ldr	r0, [pc, #216]	; (8001960 <traffic_congetion+0xf0>)
 8001886:	f7fe ffd3 	bl	8000830 <HCSR04_Read>
 800188a:	ed87 0a04 	vstr	s0, [r7, #16]
    float lane2_a = HCSR04_Read(&hcsr04_sensors[2]);
 800188e:	4835      	ldr	r0, [pc, #212]	; (8001964 <traffic_congetion+0xf4>)
 8001890:	f7fe ffce 	bl	8000830 <HCSR04_Read>
 8001894:	ed87 0a03 	vstr	s0, [r7, #12]
    float lane2_b = HCSR04_Read(&hcsr04_sensors[3]);
 8001898:	4833      	ldr	r0, [pc, #204]	; (8001968 <traffic_congetion+0xf8>)
 800189a:	f7fe ffc9 	bl	8000830 <HCSR04_Read>
 800189e:	ed87 0a02 	vstr	s0, [r7, #8]

    // Threshold at 15 cm for reliable vehicle detection
    *lane1_cong = ((lane1_a < 15 && lane1_a > 0) && (lane1_b < 15 && lane1_b > 0)) ? 1 : 0;
 80018a2:	edd7 7a05 	vldr	s15, [r7, #20]
 80018a6:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 80018aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018b2:	d518      	bpl.n	80018e6 <traffic_congetion+0x76>
 80018b4:	edd7 7a05 	vldr	s15, [r7, #20]
 80018b8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80018bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018c0:	dd11      	ble.n	80018e6 <traffic_congetion+0x76>
 80018c2:	edd7 7a04 	vldr	s15, [r7, #16]
 80018c6:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 80018ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018d2:	d508      	bpl.n	80018e6 <traffic_congetion+0x76>
 80018d4:	edd7 7a04 	vldr	s15, [r7, #16]
 80018d8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80018dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018e0:	dd01      	ble.n	80018e6 <traffic_congetion+0x76>
 80018e2:	2301      	movs	r3, #1
 80018e4:	e000      	b.n	80018e8 <traffic_congetion+0x78>
 80018e6:	2300      	movs	r3, #0
 80018e8:	b2da      	uxtb	r2, r3
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	701a      	strb	r2, [r3, #0]
    *lane2_cong = ((lane2_a < 15 && lane2_a > 0) && (lane2_b < 15 && lane2_b > 0)) ? 1 : 0;
 80018ee:	edd7 7a03 	vldr	s15, [r7, #12]
 80018f2:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 80018f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018fe:	d518      	bpl.n	8001932 <traffic_congetion+0xc2>
 8001900:	edd7 7a03 	vldr	s15, [r7, #12]
 8001904:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001908:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800190c:	dd11      	ble.n	8001932 <traffic_congetion+0xc2>
 800190e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001912:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 8001916:	eef4 7ac7 	vcmpe.f32	s15, s14
 800191a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800191e:	d508      	bpl.n	8001932 <traffic_congetion+0xc2>
 8001920:	edd7 7a02 	vldr	s15, [r7, #8]
 8001924:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001928:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800192c:	dd01      	ble.n	8001932 <traffic_congetion+0xc2>
 800192e:	2301      	movs	r3, #1
 8001930:	e000      	b.n	8001934 <traffic_congetion+0xc4>
 8001932:	2300      	movs	r3, #0
 8001934:	b2da      	uxtb	r2, r3
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	701a      	strb	r2, [r3, #0]

    return (*lane1_cong || *lane2_cong) ? 1 : 0;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	781b      	ldrb	r3, [r3, #0]
 800193e:	2b00      	cmp	r3, #0
 8001940:	d103      	bne.n	800194a <traffic_congetion+0xda>
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	781b      	ldrb	r3, [r3, #0]
 8001946:	2b00      	cmp	r3, #0
 8001948:	d001      	beq.n	800194e <traffic_congetion+0xde>
 800194a:	2301      	movs	r3, #1
 800194c:	e000      	b.n	8001950 <traffic_congetion+0xe0>
 800194e:	2300      	movs	r3, #0
 8001950:	b2db      	uxtb	r3, r3
}
 8001952:	4618      	mov	r0, r3
 8001954:	3718      	adds	r7, #24
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	200000b4 	.word	0x200000b4
 8001960:	200000d4 	.word	0x200000d4
 8001964:	200000f4 	.word	0x200000f4
 8001968:	20000114 	.word	0x20000114

0800196c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3) {
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	4a04      	ldr	r2, [pc, #16]	; (800198c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800197a:	4293      	cmp	r3, r2
 800197c:	d101      	bne.n	8001982 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800197e:	f002 fafd 	bl	8003f7c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001982:	bf00      	nop
 8001984:	3708      	adds	r7, #8
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	40000400 	.word	0x40000400

08001990 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001990:	b480      	push	{r7}
 8001992:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001994:	b672      	cpsid	i
}
 8001996:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001998:	e7fe      	b.n	8001998 <Error_Handler+0x8>
	...

0800199c <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 800199c:	b480      	push	{r7}
 800199e:	b085      	sub	sp, #20
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	60f8      	str	r0, [r7, #12]
 80019a4:	60b9      	str	r1, [r7, #8]
 80019a6:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	3b04      	subs	r3, #4
 80019ac:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80019b4:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	3b04      	subs	r3, #4
 80019ba:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 80019bc:	68bb      	ldr	r3, [r7, #8]
 80019be:	f023 0201 	bic.w	r2, r3, #1
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	3b04      	subs	r3, #4
 80019ca:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 80019cc:	4a0c      	ldr	r2, [pc, #48]	; (8001a00 <pxPortInitialiseStack+0x64>)
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	3b14      	subs	r3, #20
 80019d6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 80019d8:	687a      	ldr	r2, [r7, #4]
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	3b04      	subs	r3, #4
 80019e2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	f06f 0202 	mvn.w	r2, #2
 80019ea:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	3b20      	subs	r3, #32
 80019f0:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 80019f2:	68fb      	ldr	r3, [r7, #12]
}
 80019f4:	4618      	mov	r0, r3
 80019f6:	3714      	adds	r7, #20
 80019f8:	46bd      	mov	sp, r7
 80019fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fe:	4770      	bx	lr
 8001a00:	08001a05 	.word	0x08001a05

08001a04 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8001a04:	b480      	push	{r7}
 8001a06:	b085      	sub	sp, #20
 8001a08:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8001a0e:	4b12      	ldr	r3, [pc, #72]	; (8001a58 <prvTaskExitError+0x54>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a16:	d00a      	beq.n	8001a2e <prvTaskExitError+0x2a>
        __asm volatile
 8001a18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a1c:	f383 8811 	msr	BASEPRI, r3
 8001a20:	f3bf 8f6f 	isb	sy
 8001a24:	f3bf 8f4f 	dsb	sy
 8001a28:	60fb      	str	r3, [r7, #12]
    }
 8001a2a:	bf00      	nop
 8001a2c:	e7fe      	b.n	8001a2c <prvTaskExitError+0x28>
        __asm volatile
 8001a2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a32:	f383 8811 	msr	BASEPRI, r3
 8001a36:	f3bf 8f6f 	isb	sy
 8001a3a:	f3bf 8f4f 	dsb	sy
 8001a3e:	60bb      	str	r3, [r7, #8]
    }
 8001a40:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8001a42:	bf00      	nop
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d0fc      	beq.n	8001a44 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8001a4a:	bf00      	nop
 8001a4c:	bf00      	nop
 8001a4e:	3714      	adds	r7, #20
 8001a50:	46bd      	mov	sp, r7
 8001a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a56:	4770      	bx	lr
 8001a58:	20000020 	.word	0x20000020
 8001a5c:	00000000 	.word	0x00000000

08001a60 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8001a60:	4b07      	ldr	r3, [pc, #28]	; (8001a80 <pxCurrentTCBConst2>)
 8001a62:	6819      	ldr	r1, [r3, #0]
 8001a64:	6808      	ldr	r0, [r1, #0]
 8001a66:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001a6a:	f380 8809 	msr	PSP, r0
 8001a6e:	f3bf 8f6f 	isb	sy
 8001a72:	f04f 0000 	mov.w	r0, #0
 8001a76:	f380 8811 	msr	BASEPRI, r0
 8001a7a:	4770      	bx	lr
 8001a7c:	f3af 8000 	nop.w

08001a80 <pxCurrentTCBConst2>:
 8001a80:	20012dfc 	.word	0x20012dfc
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8001a84:	bf00      	nop
 8001a86:	bf00      	nop

08001a88 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8001a88:	4808      	ldr	r0, [pc, #32]	; (8001aac <prvPortStartFirstTask+0x24>)
 8001a8a:	6800      	ldr	r0, [r0, #0]
 8001a8c:	6800      	ldr	r0, [r0, #0]
 8001a8e:	f380 8808 	msr	MSP, r0
 8001a92:	f04f 0000 	mov.w	r0, #0
 8001a96:	f380 8814 	msr	CONTROL, r0
 8001a9a:	b662      	cpsie	i
 8001a9c:	b661      	cpsie	f
 8001a9e:	f3bf 8f4f 	dsb	sy
 8001aa2:	f3bf 8f6f 	isb	sy
 8001aa6:	df00      	svc	0
 8001aa8:	bf00      	nop
 8001aaa:	0000      	.short	0x0000
 8001aac:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8001ab0:	bf00      	nop
 8001ab2:	bf00      	nop

08001ab4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b086      	sub	sp, #24
 8001ab8:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8001aba:	4b46      	ldr	r3, [pc, #280]	; (8001bd4 <xPortStartScheduler+0x120>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	4a46      	ldr	r2, [pc, #280]	; (8001bd8 <xPortStartScheduler+0x124>)
 8001ac0:	4293      	cmp	r3, r2
 8001ac2:	d10a      	bne.n	8001ada <xPortStartScheduler+0x26>
        __asm volatile
 8001ac4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ac8:	f383 8811 	msr	BASEPRI, r3
 8001acc:	f3bf 8f6f 	isb	sy
 8001ad0:	f3bf 8f4f 	dsb	sy
 8001ad4:	613b      	str	r3, [r7, #16]
    }
 8001ad6:	bf00      	nop
 8001ad8:	e7fe      	b.n	8001ad8 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8001ada:	4b3e      	ldr	r3, [pc, #248]	; (8001bd4 <xPortStartScheduler+0x120>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4a3f      	ldr	r2, [pc, #252]	; (8001bdc <xPortStartScheduler+0x128>)
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d10a      	bne.n	8001afa <xPortStartScheduler+0x46>
        __asm volatile
 8001ae4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ae8:	f383 8811 	msr	BASEPRI, r3
 8001aec:	f3bf 8f6f 	isb	sy
 8001af0:	f3bf 8f4f 	dsb	sy
 8001af4:	60fb      	str	r3, [r7, #12]
    }
 8001af6:	bf00      	nop
 8001af8:	e7fe      	b.n	8001af8 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint32_t ulOriginalPriority;
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8001afa:	4b39      	ldr	r3, [pc, #228]	; (8001be0 <xPortStartScheduler+0x12c>)
 8001afc:	617b      	str	r3, [r7, #20]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ulOriginalPriority = *pucFirstUserPriorityRegister;
 8001afe:	697b      	ldr	r3, [r7, #20]
 8001b00:	781b      	ldrb	r3, [r3, #0]
 8001b02:	b2db      	uxtb	r3, r3
 8001b04:	607b      	str	r3, [r7, #4]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8001b06:	697b      	ldr	r3, [r7, #20]
 8001b08:	22ff      	movs	r2, #255	; 0xff
 8001b0a:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8001b0c:	697b      	ldr	r3, [r7, #20]
 8001b0e:	781b      	ldrb	r3, [r3, #0]
 8001b10:	b2db      	uxtb	r3, r3
 8001b12:	70fb      	strb	r3, [r7, #3]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8001b14:	78fb      	ldrb	r3, [r7, #3]
 8001b16:	b2db      	uxtb	r3, r3
 8001b18:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001b1c:	b2da      	uxtb	r2, r3
 8001b1e:	4b31      	ldr	r3, [pc, #196]	; (8001be4 <xPortStartScheduler+0x130>)
 8001b20:	701a      	strb	r2, [r3, #0]

        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */
        ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8001b22:	4b31      	ldr	r3, [pc, #196]	; (8001be8 <xPortStartScheduler+0x134>)
 8001b24:	2207      	movs	r2, #7
 8001b26:	601a      	str	r2, [r3, #0]

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8001b28:	e009      	b.n	8001b3e <xPortStartScheduler+0x8a>
        {
            ulMaxPRIGROUPValue--;
 8001b2a:	4b2f      	ldr	r3, [pc, #188]	; (8001be8 <xPortStartScheduler+0x134>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	3b01      	subs	r3, #1
 8001b30:	4a2d      	ldr	r2, [pc, #180]	; (8001be8 <xPortStartScheduler+0x134>)
 8001b32:	6013      	str	r3, [r2, #0]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8001b34:	78fb      	ldrb	r3, [r7, #3]
 8001b36:	b2db      	uxtb	r3, r3
 8001b38:	005b      	lsls	r3, r3, #1
 8001b3a:	b2db      	uxtb	r3, r3
 8001b3c:	70fb      	strb	r3, [r7, #3]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8001b3e:	78fb      	ldrb	r3, [r7, #3]
 8001b40:	b2db      	uxtb	r3, r3
 8001b42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b46:	2b80      	cmp	r3, #128	; 0x80
 8001b48:	d0ef      	beq.n	8001b2a <xPortStartScheduler+0x76>
        #ifdef configPRIO_BITS
        {
            /* Check the FreeRTOS configuration that defines the number of
             * priority bits matches the number of priority bits actually queried
             * from the hardware. */
            configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8001b4a:	4b27      	ldr	r3, [pc, #156]	; (8001be8 <xPortStartScheduler+0x134>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f1c3 0307 	rsb	r3, r3, #7
 8001b52:	2b04      	cmp	r3, #4
 8001b54:	d00a      	beq.n	8001b6c <xPortStartScheduler+0xb8>
        __asm volatile
 8001b56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b5a:	f383 8811 	msr	BASEPRI, r3
 8001b5e:	f3bf 8f6f 	isb	sy
 8001b62:	f3bf 8f4f 	dsb	sy
 8001b66:	60bb      	str	r3, [r7, #8]
    }
 8001b68:	bf00      	nop
 8001b6a:	e7fe      	b.n	8001b6a <xPortStartScheduler+0xb6>
        }
        #endif

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8001b6c:	4b1e      	ldr	r3, [pc, #120]	; (8001be8 <xPortStartScheduler+0x134>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	021b      	lsls	r3, r3, #8
 8001b72:	4a1d      	ldr	r2, [pc, #116]	; (8001be8 <xPortStartScheduler+0x134>)
 8001b74:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8001b76:	4b1c      	ldr	r3, [pc, #112]	; (8001be8 <xPortStartScheduler+0x134>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001b7e:	4a1a      	ldr	r2, [pc, #104]	; (8001be8 <xPortStartScheduler+0x134>)
 8001b80:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ulOriginalPriority;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	b2da      	uxtb	r2, r3
 8001b86:	697b      	ldr	r3, [r7, #20]
 8001b88:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8001b8a:	4b18      	ldr	r3, [pc, #96]	; (8001bec <xPortStartScheduler+0x138>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4a17      	ldr	r2, [pc, #92]	; (8001bec <xPortStartScheduler+0x138>)
 8001b90:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b94:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8001b96:	4b15      	ldr	r3, [pc, #84]	; (8001bec <xPortStartScheduler+0x138>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4a14      	ldr	r2, [pc, #80]	; (8001bec <xPortStartScheduler+0x138>)
 8001b9c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8001ba0:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8001ba2:	f000 f8db 	bl	8001d5c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8001ba6:	4b12      	ldr	r3, [pc, #72]	; (8001bf0 <xPortStartScheduler+0x13c>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8001bac:	f000 f8fa 	bl	8001da4 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8001bb0:	4b10      	ldr	r3, [pc, #64]	; (8001bf4 <xPortStartScheduler+0x140>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a0f      	ldr	r2, [pc, #60]	; (8001bf4 <xPortStartScheduler+0x140>)
 8001bb6:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8001bba:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8001bbc:	f7ff ff64 	bl	8001a88 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8001bc0:	f001 f934 	bl	8002e2c <vTaskSwitchContext>
    prvTaskExitError();
 8001bc4:	f7ff ff1e 	bl	8001a04 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8001bc8:	2300      	movs	r3, #0
}
 8001bca:	4618      	mov	r0, r3
 8001bcc:	3718      	adds	r7, #24
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	e000ed00 	.word	0xe000ed00
 8001bd8:	410fc271 	.word	0x410fc271
 8001bdc:	410fc270 	.word	0x410fc270
 8001be0:	e000e400 	.word	0xe000e400
 8001be4:	20012d68 	.word	0x20012d68
 8001be8:	20012d6c 	.word	0x20012d6c
 8001bec:	e000ed20 	.word	0xe000ed20
 8001bf0:	20000020 	.word	0x20000020
 8001bf4:	e000ef34 	.word	0xe000ef34

08001bf8 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	b083      	sub	sp, #12
 8001bfc:	af00      	add	r7, sp, #0
        __asm volatile
 8001bfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c02:	f383 8811 	msr	BASEPRI, r3
 8001c06:	f3bf 8f6f 	isb	sy
 8001c0a:	f3bf 8f4f 	dsb	sy
 8001c0e:	607b      	str	r3, [r7, #4]
    }
 8001c10:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8001c12:	4b0f      	ldr	r3, [pc, #60]	; (8001c50 <vPortEnterCritical+0x58>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	3301      	adds	r3, #1
 8001c18:	4a0d      	ldr	r2, [pc, #52]	; (8001c50 <vPortEnterCritical+0x58>)
 8001c1a:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8001c1c:	4b0c      	ldr	r3, [pc, #48]	; (8001c50 <vPortEnterCritical+0x58>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	2b01      	cmp	r3, #1
 8001c22:	d10f      	bne.n	8001c44 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8001c24:	4b0b      	ldr	r3, [pc, #44]	; (8001c54 <vPortEnterCritical+0x5c>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	b2db      	uxtb	r3, r3
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d00a      	beq.n	8001c44 <vPortEnterCritical+0x4c>
        __asm volatile
 8001c2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c32:	f383 8811 	msr	BASEPRI, r3
 8001c36:	f3bf 8f6f 	isb	sy
 8001c3a:	f3bf 8f4f 	dsb	sy
 8001c3e:	603b      	str	r3, [r7, #0]
    }
 8001c40:	bf00      	nop
 8001c42:	e7fe      	b.n	8001c42 <vPortEnterCritical+0x4a>
    }
}
 8001c44:	bf00      	nop
 8001c46:	370c      	adds	r7, #12
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4e:	4770      	bx	lr
 8001c50:	20000020 	.word	0x20000020
 8001c54:	e000ed04 	.word	0xe000ed04

08001c58 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8001c58:	b480      	push	{r7}
 8001c5a:	b083      	sub	sp, #12
 8001c5c:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8001c5e:	4b12      	ldr	r3, [pc, #72]	; (8001ca8 <vPortExitCritical+0x50>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d10a      	bne.n	8001c7c <vPortExitCritical+0x24>
        __asm volatile
 8001c66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c6a:	f383 8811 	msr	BASEPRI, r3
 8001c6e:	f3bf 8f6f 	isb	sy
 8001c72:	f3bf 8f4f 	dsb	sy
 8001c76:	607b      	str	r3, [r7, #4]
    }
 8001c78:	bf00      	nop
 8001c7a:	e7fe      	b.n	8001c7a <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8001c7c:	4b0a      	ldr	r3, [pc, #40]	; (8001ca8 <vPortExitCritical+0x50>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	3b01      	subs	r3, #1
 8001c82:	4a09      	ldr	r2, [pc, #36]	; (8001ca8 <vPortExitCritical+0x50>)
 8001c84:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8001c86:	4b08      	ldr	r3, [pc, #32]	; (8001ca8 <vPortExitCritical+0x50>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d105      	bne.n	8001c9a <vPortExitCritical+0x42>
 8001c8e:	2300      	movs	r3, #0
 8001c90:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8001c98:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8001c9a:	bf00      	nop
 8001c9c:	370c      	adds	r7, #12
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca4:	4770      	bx	lr
 8001ca6:	bf00      	nop
 8001ca8:	20000020 	.word	0x20000020
 8001cac:	00000000 	.word	0x00000000

08001cb0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8001cb0:	f3ef 8009 	mrs	r0, PSP
 8001cb4:	f3bf 8f6f 	isb	sy
 8001cb8:	4b15      	ldr	r3, [pc, #84]	; (8001d10 <pxCurrentTCBConst>)
 8001cba:	681a      	ldr	r2, [r3, #0]
 8001cbc:	f01e 0f10 	tst.w	lr, #16
 8001cc0:	bf08      	it	eq
 8001cc2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8001cc6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001cca:	6010      	str	r0, [r2, #0]
 8001ccc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8001cd0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8001cd4:	f380 8811 	msr	BASEPRI, r0
 8001cd8:	f3bf 8f4f 	dsb	sy
 8001cdc:	f3bf 8f6f 	isb	sy
 8001ce0:	f001 f8a4 	bl	8002e2c <vTaskSwitchContext>
 8001ce4:	f04f 0000 	mov.w	r0, #0
 8001ce8:	f380 8811 	msr	BASEPRI, r0
 8001cec:	bc09      	pop	{r0, r3}
 8001cee:	6819      	ldr	r1, [r3, #0]
 8001cf0:	6808      	ldr	r0, [r1, #0]
 8001cf2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001cf6:	f01e 0f10 	tst.w	lr, #16
 8001cfa:	bf08      	it	eq
 8001cfc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8001d00:	f380 8809 	msr	PSP, r0
 8001d04:	f3bf 8f6f 	isb	sy
 8001d08:	4770      	bx	lr
 8001d0a:	bf00      	nop
 8001d0c:	f3af 8000 	nop.w

08001d10 <pxCurrentTCBConst>:
 8001d10:	20012dfc 	.word	0x20012dfc
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8001d14:	bf00      	nop
 8001d16:	bf00      	nop

08001d18 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b082      	sub	sp, #8
 8001d1c:	af00      	add	r7, sp, #0
        __asm volatile
 8001d1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d22:	f383 8811 	msr	BASEPRI, r3
 8001d26:	f3bf 8f6f 	isb	sy
 8001d2a:	f3bf 8f4f 	dsb	sy
 8001d2e:	607b      	str	r3, [r7, #4]
    }
 8001d30:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8001d32:	f000 ff65 	bl	8002c00 <xTaskIncrementTick>
 8001d36:	4603      	mov	r3, r0
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d003      	beq.n	8001d44 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8001d3c:	4b06      	ldr	r3, [pc, #24]	; (8001d58 <SysTick_Handler+0x40>)
 8001d3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001d42:	601a      	str	r2, [r3, #0]
 8001d44:	2300      	movs	r3, #0
 8001d46:	603b      	str	r3, [r7, #0]
        __asm volatile
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	f383 8811 	msr	BASEPRI, r3
    }
 8001d4e:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8001d50:	bf00      	nop
 8001d52:	3708      	adds	r7, #8
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bd80      	pop	{r7, pc}
 8001d58:	e000ed04 	.word	0xe000ed04

08001d5c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8001d60:	4b0b      	ldr	r3, [pc, #44]	; (8001d90 <vPortSetupTimerInterrupt+0x34>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8001d66:	4b0b      	ldr	r3, [pc, #44]	; (8001d94 <vPortSetupTimerInterrupt+0x38>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8001d6c:	4b0a      	ldr	r3, [pc, #40]	; (8001d98 <vPortSetupTimerInterrupt+0x3c>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4a0a      	ldr	r2, [pc, #40]	; (8001d9c <vPortSetupTimerInterrupt+0x40>)
 8001d72:	fba2 2303 	umull	r2, r3, r2, r3
 8001d76:	099b      	lsrs	r3, r3, #6
 8001d78:	4a09      	ldr	r2, [pc, #36]	; (8001da0 <vPortSetupTimerInterrupt+0x44>)
 8001d7a:	3b01      	subs	r3, #1
 8001d7c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8001d7e:	4b04      	ldr	r3, [pc, #16]	; (8001d90 <vPortSetupTimerInterrupt+0x34>)
 8001d80:	2207      	movs	r2, #7
 8001d82:	601a      	str	r2, [r3, #0]
}
 8001d84:	bf00      	nop
 8001d86:	46bd      	mov	sp, r7
 8001d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8c:	4770      	bx	lr
 8001d8e:	bf00      	nop
 8001d90:	e000e010 	.word	0xe000e010
 8001d94:	e000e018 	.word	0xe000e018
 8001d98:	20000024 	.word	0x20000024
 8001d9c:	10624dd3 	.word	0x10624dd3
 8001da0:	e000e014 	.word	0xe000e014

08001da4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8001da4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8001db4 <vPortEnableVFP+0x10>
 8001da8:	6801      	ldr	r1, [r0, #0]
 8001daa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8001dae:	6001      	str	r1, [r0, #0]
 8001db0:	4770      	bx	lr
 8001db2:	0000      	.short	0x0000
 8001db4:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8001db8:	bf00      	nop
 8001dba:	bf00      	nop

08001dbc <xQueueGenericReset>:
    }
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b086      	sub	sp, #24
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
 8001dc4:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 8001dce:	693b      	ldr	r3, [r7, #16]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d10a      	bne.n	8001dea <xQueueGenericReset+0x2e>
        __asm volatile
 8001dd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001dd8:	f383 8811 	msr	BASEPRI, r3
 8001ddc:	f3bf 8f6f 	isb	sy
 8001de0:	f3bf 8f4f 	dsb	sy
 8001de4:	60fb      	str	r3, [r7, #12]
    }
 8001de6:	bf00      	nop
 8001de8:	e7fe      	b.n	8001de8 <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 8001dea:	693b      	ldr	r3, [r7, #16]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d05d      	beq.n	8001eac <xQueueGenericReset+0xf0>
        ( pxQueue->uxLength >= 1U ) &&
 8001df0:	693b      	ldr	r3, [r7, #16]
 8001df2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    if( ( pxQueue != NULL ) &&
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d059      	beq.n	8001eac <xQueueGenericReset+0xf0>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8001df8:	693b      	ldr	r3, [r7, #16]
 8001dfa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001dfc:	693b      	ldr	r3, [r7, #16]
 8001dfe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e00:	2100      	movs	r1, #0
 8001e02:	fba3 2302 	umull	r2, r3, r3, r2
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d000      	beq.n	8001e0c <xQueueGenericReset+0x50>
 8001e0a:	2101      	movs	r1, #1
 8001e0c:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d14c      	bne.n	8001eac <xQueueGenericReset+0xf0>
    {
        taskENTER_CRITICAL();
 8001e12:	f7ff fef1 	bl	8001bf8 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001e16:	693b      	ldr	r3, [r7, #16]
 8001e18:	681a      	ldr	r2, [r3, #0]
 8001e1a:	693b      	ldr	r3, [r7, #16]
 8001e1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e1e:	6939      	ldr	r1, [r7, #16]
 8001e20:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001e22:	fb01 f303 	mul.w	r3, r1, r3
 8001e26:	441a      	add	r2, r3
 8001e28:	693b      	ldr	r3, [r7, #16]
 8001e2a:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001e2c:	693b      	ldr	r3, [r7, #16]
 8001e2e:	2200      	movs	r2, #0
 8001e30:	639a      	str	r2, [r3, #56]	; 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8001e32:	693b      	ldr	r3, [r7, #16]
 8001e34:	681a      	ldr	r2, [r3, #0]
 8001e36:	693b      	ldr	r3, [r7, #16]
 8001e38:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001e3a:	693b      	ldr	r3, [r7, #16]
 8001e3c:	681a      	ldr	r2, [r3, #0]
 8001e3e:	693b      	ldr	r3, [r7, #16]
 8001e40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e42:	3b01      	subs	r3, #1
 8001e44:	6939      	ldr	r1, [r7, #16]
 8001e46:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001e48:	fb01 f303 	mul.w	r3, r1, r3
 8001e4c:	441a      	add	r2, r3
 8001e4e:	693b      	ldr	r3, [r7, #16]
 8001e50:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8001e52:	693b      	ldr	r3, [r7, #16]
 8001e54:	22ff      	movs	r2, #255	; 0xff
 8001e56:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8001e5a:	693b      	ldr	r3, [r7, #16]
 8001e5c:	22ff      	movs	r2, #255	; 0xff
 8001e5e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

            if( xNewQueue == pdFALSE )
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d114      	bne.n	8001e92 <xQueueGenericReset+0xd6>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001e68:	693b      	ldr	r3, [r7, #16]
 8001e6a:	691b      	ldr	r3, [r3, #16]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d01a      	beq.n	8001ea6 <xQueueGenericReset+0xea>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001e70:	693b      	ldr	r3, [r7, #16]
 8001e72:	3310      	adds	r3, #16
 8001e74:	4618      	mov	r0, r3
 8001e76:	f001 f89f 	bl	8002fb8 <xTaskRemoveFromEventList>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d012      	beq.n	8001ea6 <xQueueGenericReset+0xea>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8001e80:	4b15      	ldr	r3, [pc, #84]	; (8001ed8 <xQueueGenericReset+0x11c>)
 8001e82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001e86:	601a      	str	r2, [r3, #0]
 8001e88:	f3bf 8f4f 	dsb	sy
 8001e8c:	f3bf 8f6f 	isb	sy
 8001e90:	e009      	b.n	8001ea6 <xQueueGenericReset+0xea>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001e92:	693b      	ldr	r3, [r7, #16]
 8001e94:	3310      	adds	r3, #16
 8001e96:	4618      	mov	r0, r3
 8001e98:	f7ff f8b2 	bl	8001000 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001e9c:	693b      	ldr	r3, [r7, #16]
 8001e9e:	3324      	adds	r3, #36	; 0x24
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f7ff f8ad 	bl	8001000 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8001ea6:	f7ff fed7 	bl	8001c58 <vPortExitCritical>
 8001eaa:	e001      	b.n	8001eb0 <xQueueGenericReset+0xf4>
    }
    else
    {
        xReturn = pdFAIL;
 8001eac:	2300      	movs	r3, #0
 8001eae:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 8001eb0:	697b      	ldr	r3, [r7, #20]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d10a      	bne.n	8001ecc <xQueueGenericReset+0x110>
        __asm volatile
 8001eb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001eba:	f383 8811 	msr	BASEPRI, r3
 8001ebe:	f3bf 8f6f 	isb	sy
 8001ec2:	f3bf 8f4f 	dsb	sy
 8001ec6:	60bb      	str	r3, [r7, #8]
    }
 8001ec8:	bf00      	nop
 8001eca:	e7fe      	b.n	8001eca <xQueueGenericReset+0x10e>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 8001ecc:	697b      	ldr	r3, [r7, #20]
}
 8001ece:	4618      	mov	r0, r3
 8001ed0:	3718      	adds	r7, #24
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd80      	pop	{r7, pc}
 8001ed6:	bf00      	nop
 8001ed8:	e000ed04 	.word	0xe000ed04

08001edc <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b08a      	sub	sp, #40	; 0x28
 8001ee0:	af02      	add	r7, sp, #8
 8001ee2:	60f8      	str	r0, [r7, #12]
 8001ee4:	60b9      	str	r1, [r7, #8]
 8001ee6:	4613      	mov	r3, r2
 8001ee8:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8001eea:	2300      	movs	r3, #0
 8001eec:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d02e      	beq.n	8001f52 <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8001ef4:	2100      	movs	r1, #0
 8001ef6:	68ba      	ldr	r2, [r7, #8]
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	fba3 2302 	umull	r2, r3, r3, r2
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d000      	beq.n	8001f04 <xQueueGenericCreate+0x28>
 8001f02:	2101      	movs	r1, #1
 8001f04:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d123      	bne.n	8001f52 <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	68ba      	ldr	r2, [r7, #8]
 8001f0e:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8001f12:	f113 0f51 	cmn.w	r3, #81	; 0x51
 8001f16:	d81c      	bhi.n	8001f52 <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	68ba      	ldr	r2, [r7, #8]
 8001f1c:	fb02 f303 	mul.w	r3, r2, r3
 8001f20:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8001f22:	69bb      	ldr	r3, [r7, #24]
 8001f24:	3350      	adds	r3, #80	; 0x50
 8001f26:	4618      	mov	r0, r3
 8001f28:	f7fe fd22 	bl	8000970 <pvPortMalloc>
 8001f2c:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 8001f2e:	69fb      	ldr	r3, [r7, #28]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d01c      	beq.n	8001f6e <xQueueGenericCreate+0x92>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8001f34:	69fb      	ldr	r3, [r7, #28]
 8001f36:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001f38:	697b      	ldr	r3, [r7, #20]
 8001f3a:	3350      	adds	r3, #80	; 0x50
 8001f3c:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001f3e:	79fa      	ldrb	r2, [r7, #7]
 8001f40:	69fb      	ldr	r3, [r7, #28]
 8001f42:	9300      	str	r3, [sp, #0]
 8001f44:	4613      	mov	r3, r2
 8001f46:	697a      	ldr	r2, [r7, #20]
 8001f48:	68b9      	ldr	r1, [r7, #8]
 8001f4a:	68f8      	ldr	r0, [r7, #12]
 8001f4c:	f000 f814 	bl	8001f78 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8001f50:	e00d      	b.n	8001f6e <xQueueGenericCreate+0x92>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8001f52:	69fb      	ldr	r3, [r7, #28]
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d10a      	bne.n	8001f6e <xQueueGenericCreate+0x92>
        __asm volatile
 8001f58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f5c:	f383 8811 	msr	BASEPRI, r3
 8001f60:	f3bf 8f6f 	isb	sy
 8001f64:	f3bf 8f4f 	dsb	sy
 8001f68:	613b      	str	r3, [r7, #16]
    }
 8001f6a:	bf00      	nop
 8001f6c:	e7fe      	b.n	8001f6c <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8001f6e:	69fb      	ldr	r3, [r7, #28]
    }
 8001f70:	4618      	mov	r0, r3
 8001f72:	3720      	adds	r7, #32
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}

08001f78 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b084      	sub	sp, #16
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	60f8      	str	r0, [r7, #12]
 8001f80:	60b9      	str	r1, [r7, #8]
 8001f82:	607a      	str	r2, [r7, #4]
 8001f84:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8001f86:	68bb      	ldr	r3, [r7, #8]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d103      	bne.n	8001f94 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001f8c:	69bb      	ldr	r3, [r7, #24]
 8001f8e:	69ba      	ldr	r2, [r7, #24]
 8001f90:	601a      	str	r2, [r3, #0]
 8001f92:	e002      	b.n	8001f9a <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001f94:	69bb      	ldr	r3, [r7, #24]
 8001f96:	687a      	ldr	r2, [r7, #4]
 8001f98:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8001f9a:	69bb      	ldr	r3, [r7, #24]
 8001f9c:	68fa      	ldr	r2, [r7, #12]
 8001f9e:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8001fa0:	69bb      	ldr	r3, [r7, #24]
 8001fa2:	68ba      	ldr	r2, [r7, #8]
 8001fa4:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001fa6:	2101      	movs	r1, #1
 8001fa8:	69b8      	ldr	r0, [r7, #24]
 8001faa:	f7ff ff07 	bl	8001dbc <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8001fae:	69bb      	ldr	r3, [r7, #24]
 8001fb0:	78fa      	ldrb	r2, [r7, #3]
 8001fb2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8001fb6:	bf00      	nop
 8001fb8:	3710      	adds	r7, #16
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}
	...

08001fc0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b08c      	sub	sp, #48	; 0x30
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	60f8      	str	r0, [r7, #12]
 8001fc8:	60b9      	str	r1, [r7, #8]
 8001fca:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8001fd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d10a      	bne.n	8001ff0 <xQueueReceive+0x30>
        __asm volatile
 8001fda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001fde:	f383 8811 	msr	BASEPRI, r3
 8001fe2:	f3bf 8f6f 	isb	sy
 8001fe6:	f3bf 8f4f 	dsb	sy
 8001fea:	623b      	str	r3, [r7, #32]
    }
 8001fec:	bf00      	nop
 8001fee:	e7fe      	b.n	8001fee <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001ff0:	68bb      	ldr	r3, [r7, #8]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d103      	bne.n	8001ffe <xQueueReceive+0x3e>
 8001ff6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d101      	bne.n	8002002 <xQueueReceive+0x42>
 8001ffe:	2301      	movs	r3, #1
 8002000:	e000      	b.n	8002004 <xQueueReceive+0x44>
 8002002:	2300      	movs	r3, #0
 8002004:	2b00      	cmp	r3, #0
 8002006:	d10a      	bne.n	800201e <xQueueReceive+0x5e>
        __asm volatile
 8002008:	f04f 0350 	mov.w	r3, #80	; 0x50
 800200c:	f383 8811 	msr	BASEPRI, r3
 8002010:	f3bf 8f6f 	isb	sy
 8002014:	f3bf 8f4f 	dsb	sy
 8002018:	61fb      	str	r3, [r7, #28]
    }
 800201a:	bf00      	nop
 800201c:	e7fe      	b.n	800201c <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800201e:	f001 f9db 	bl	80033d8 <xTaskGetSchedulerState>
 8002022:	4603      	mov	r3, r0
 8002024:	2b00      	cmp	r3, #0
 8002026:	d102      	bne.n	800202e <xQueueReceive+0x6e>
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d101      	bne.n	8002032 <xQueueReceive+0x72>
 800202e:	2301      	movs	r3, #1
 8002030:	e000      	b.n	8002034 <xQueueReceive+0x74>
 8002032:	2300      	movs	r3, #0
 8002034:	2b00      	cmp	r3, #0
 8002036:	d10a      	bne.n	800204e <xQueueReceive+0x8e>
        __asm volatile
 8002038:	f04f 0350 	mov.w	r3, #80	; 0x50
 800203c:	f383 8811 	msr	BASEPRI, r3
 8002040:	f3bf 8f6f 	isb	sy
 8002044:	f3bf 8f4f 	dsb	sy
 8002048:	61bb      	str	r3, [r7, #24]
    }
 800204a:	bf00      	nop
 800204c:	e7fe      	b.n	800204c <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800204e:	f7ff fdd3 	bl	8001bf8 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002052:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002054:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002056:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002058:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800205a:	2b00      	cmp	r3, #0
 800205c:	d01f      	beq.n	800209e <xQueueReceive+0xde>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 800205e:	68b9      	ldr	r1, [r7, #8]
 8002060:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002062:	f000 f88d 	bl	8002180 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002066:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002068:	1e5a      	subs	r2, r3, #1
 800206a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800206c:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800206e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002070:	691b      	ldr	r3, [r3, #16]
 8002072:	2b00      	cmp	r3, #0
 8002074:	d00f      	beq.n	8002096 <xQueueReceive+0xd6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002076:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002078:	3310      	adds	r3, #16
 800207a:	4618      	mov	r0, r3
 800207c:	f000 ff9c 	bl	8002fb8 <xTaskRemoveFromEventList>
 8002080:	4603      	mov	r3, r0
 8002082:	2b00      	cmp	r3, #0
 8002084:	d007      	beq.n	8002096 <xQueueReceive+0xd6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8002086:	4b3d      	ldr	r3, [pc, #244]	; (800217c <xQueueReceive+0x1bc>)
 8002088:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800208c:	601a      	str	r2, [r3, #0]
 800208e:	f3bf 8f4f 	dsb	sy
 8002092:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8002096:	f7ff fddf 	bl	8001c58 <vPortExitCritical>
                return pdPASS;
 800209a:	2301      	movs	r3, #1
 800209c:	e069      	b.n	8002172 <xQueueReceive+0x1b2>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d103      	bne.n	80020ac <xQueueReceive+0xec>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80020a4:	f7ff fdd8 	bl	8001c58 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 80020a8:	2300      	movs	r3, #0
 80020aa:	e062      	b.n	8002172 <xQueueReceive+0x1b2>
                }
                else if( xEntryTimeSet == pdFALSE )
 80020ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d106      	bne.n	80020c0 <xQueueReceive+0x100>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80020b2:	f107 0310 	add.w	r3, r7, #16
 80020b6:	4618      	mov	r0, r3
 80020b8:	f001 f854 	bl	8003164 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80020bc:	2301      	movs	r3, #1
 80020be:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80020c0:	f7ff fdca 	bl	8001c58 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80020c4:	f000 fc82 	bl	80029cc <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80020c8:	f7ff fd96 	bl	8001bf8 <vPortEnterCritical>
 80020cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020ce:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80020d2:	b25b      	sxtb	r3, r3
 80020d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020d8:	d103      	bne.n	80020e2 <xQueueReceive+0x122>
 80020da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020dc:	2200      	movs	r2, #0
 80020de:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80020e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020e4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80020e8:	b25b      	sxtb	r3, r3
 80020ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020ee:	d103      	bne.n	80020f8 <xQueueReceive+0x138>
 80020f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020f2:	2200      	movs	r2, #0
 80020f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80020f8:	f7ff fdae 	bl	8001c58 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80020fc:	1d3a      	adds	r2, r7, #4
 80020fe:	f107 0310 	add.w	r3, r7, #16
 8002102:	4611      	mov	r1, r2
 8002104:	4618      	mov	r0, r3
 8002106:	f001 f843 	bl	8003190 <xTaskCheckForTimeOut>
 800210a:	4603      	mov	r3, r0
 800210c:	2b00      	cmp	r3, #0
 800210e:	d123      	bne.n	8002158 <xQueueReceive+0x198>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002110:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002112:	f000 f8ad 	bl	8002270 <prvIsQueueEmpty>
 8002116:	4603      	mov	r3, r0
 8002118:	2b00      	cmp	r3, #0
 800211a:	d017      	beq.n	800214c <xQueueReceive+0x18c>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800211c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800211e:	3324      	adds	r3, #36	; 0x24
 8002120:	687a      	ldr	r2, [r7, #4]
 8002122:	4611      	mov	r1, r2
 8002124:	4618      	mov	r0, r3
 8002126:	f000 fedd 	bl	8002ee4 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 800212a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800212c:	f000 f84e 	bl	80021cc <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8002130:	f000 fc5a 	bl	80029e8 <xTaskResumeAll>
 8002134:	4603      	mov	r3, r0
 8002136:	2b00      	cmp	r3, #0
 8002138:	d189      	bne.n	800204e <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 800213a:	4b10      	ldr	r3, [pc, #64]	; (800217c <xQueueReceive+0x1bc>)
 800213c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002140:	601a      	str	r2, [r3, #0]
 8002142:	f3bf 8f4f 	dsb	sy
 8002146:	f3bf 8f6f 	isb	sy
 800214a:	e780      	b.n	800204e <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 800214c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800214e:	f000 f83d 	bl	80021cc <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8002152:	f000 fc49 	bl	80029e8 <xTaskResumeAll>
 8002156:	e77a      	b.n	800204e <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8002158:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800215a:	f000 f837 	bl	80021cc <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800215e:	f000 fc43 	bl	80029e8 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002162:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002164:	f000 f884 	bl	8002270 <prvIsQueueEmpty>
 8002168:	4603      	mov	r3, r0
 800216a:	2b00      	cmp	r3, #0
 800216c:	f43f af6f 	beq.w	800204e <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8002170:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8002172:	4618      	mov	r0, r3
 8002174:	3730      	adds	r7, #48	; 0x30
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}
 800217a:	bf00      	nop
 800217c:	e000ed04 	.word	0xe000ed04

08002180 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b082      	sub	sp, #8
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
 8002188:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800218e:	2b00      	cmp	r3, #0
 8002190:	d018      	beq.n	80021c4 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	68da      	ldr	r2, [r3, #12]
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800219a:	441a      	add	r2, r3
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	68da      	ldr	r2, [r3, #12]
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	689b      	ldr	r3, [r3, #8]
 80021a8:	429a      	cmp	r2, r3
 80021aa:	d303      	bcc.n	80021b4 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681a      	ldr	r2, [r3, #0]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	68d9      	ldr	r1, [r3, #12]
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021bc:	461a      	mov	r2, r3
 80021be:	6838      	ldr	r0, [r7, #0]
 80021c0:	f003 fb9a 	bl	80058f8 <memcpy>
    }
}
 80021c4:	bf00      	nop
 80021c6:	3708      	adds	r7, #8
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}

080021cc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b084      	sub	sp, #16
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 80021d4:	f7ff fd10 	bl	8001bf8 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80021de:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80021e0:	e011      	b.n	8002206 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d012      	beq.n	8002210 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	3324      	adds	r3, #36	; 0x24
 80021ee:	4618      	mov	r0, r3
 80021f0:	f000 fee2 	bl	8002fb8 <xTaskRemoveFromEventList>
 80021f4:	4603      	mov	r3, r0
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d001      	beq.n	80021fe <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 80021fa:	f001 f82f 	bl	800325c <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 80021fe:	7bfb      	ldrb	r3, [r7, #15]
 8002200:	3b01      	subs	r3, #1
 8002202:	b2db      	uxtb	r3, r3
 8002204:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002206:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800220a:	2b00      	cmp	r3, #0
 800220c:	dce9      	bgt.n	80021e2 <prvUnlockQueue+0x16>
 800220e:	e000      	b.n	8002212 <prvUnlockQueue+0x46>
                    break;
 8002210:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	22ff      	movs	r2, #255	; 0xff
 8002216:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 800221a:	f7ff fd1d 	bl	8001c58 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 800221e:	f7ff fceb 	bl	8001bf8 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002228:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 800222a:	e011      	b.n	8002250 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	691b      	ldr	r3, [r3, #16]
 8002230:	2b00      	cmp	r3, #0
 8002232:	d012      	beq.n	800225a <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	3310      	adds	r3, #16
 8002238:	4618      	mov	r0, r3
 800223a:	f000 febd 	bl	8002fb8 <xTaskRemoveFromEventList>
 800223e:	4603      	mov	r3, r0
 8002240:	2b00      	cmp	r3, #0
 8002242:	d001      	beq.n	8002248 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8002244:	f001 f80a 	bl	800325c <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8002248:	7bbb      	ldrb	r3, [r7, #14]
 800224a:	3b01      	subs	r3, #1
 800224c:	b2db      	uxtb	r3, r3
 800224e:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002250:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002254:	2b00      	cmp	r3, #0
 8002256:	dce9      	bgt.n	800222c <prvUnlockQueue+0x60>
 8002258:	e000      	b.n	800225c <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 800225a:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	22ff      	movs	r2, #255	; 0xff
 8002260:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8002264:	f7ff fcf8 	bl	8001c58 <vPortExitCritical>
}
 8002268:	bf00      	nop
 800226a:	3710      	adds	r7, #16
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}

08002270 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b084      	sub	sp, #16
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002278:	f7ff fcbe 	bl	8001bf8 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002280:	2b00      	cmp	r3, #0
 8002282:	d102      	bne.n	800228a <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8002284:	2301      	movs	r3, #1
 8002286:	60fb      	str	r3, [r7, #12]
 8002288:	e001      	b.n	800228e <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 800228a:	2300      	movs	r3, #0
 800228c:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 800228e:	f7ff fce3 	bl	8001c58 <vPortExitCritical>

    return xReturn;
 8002292:	68fb      	ldr	r3, [r7, #12]
}
 8002294:	4618      	mov	r0, r3
 8002296:	3710      	adds	r7, #16
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}

0800229c <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 800229c:	b480      	push	{r7}
 800229e:	b087      	sub	sp, #28
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
 80022a4:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 80022a6:	2300      	movs	r3, #0
 80022a8:	613b      	str	r3, [r7, #16]

        configASSERT( xQueue );
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d10a      	bne.n	80022c6 <vQueueAddToRegistry+0x2a>
        __asm volatile
 80022b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022b4:	f383 8811 	msr	BASEPRI, r3
 80022b8:	f3bf 8f6f 	isb	sy
 80022bc:	f3bf 8f4f 	dsb	sy
 80022c0:	60fb      	str	r3, [r7, #12]
    }
 80022c2:	bf00      	nop
 80022c4:	e7fe      	b.n	80022c4 <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d024      	beq.n	8002316 <vQueueAddToRegistry+0x7a>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80022cc:	2300      	movs	r3, #0
 80022ce:	617b      	str	r3, [r7, #20]
 80022d0:	e01e      	b.n	8002310 <vQueueAddToRegistry+0x74>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 80022d2:	4a18      	ldr	r2, [pc, #96]	; (8002334 <vQueueAddToRegistry+0x98>)
 80022d4:	697b      	ldr	r3, [r7, #20]
 80022d6:	00db      	lsls	r3, r3, #3
 80022d8:	4413      	add	r3, r2
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	687a      	ldr	r2, [r7, #4]
 80022de:	429a      	cmp	r2, r3
 80022e0:	d105      	bne.n	80022ee <vQueueAddToRegistry+0x52>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 80022e2:	697b      	ldr	r3, [r7, #20]
 80022e4:	00db      	lsls	r3, r3, #3
 80022e6:	4a13      	ldr	r2, [pc, #76]	; (8002334 <vQueueAddToRegistry+0x98>)
 80022e8:	4413      	add	r3, r2
 80022ea:	613b      	str	r3, [r7, #16]
                    break;
 80022ec:	e013      	b.n	8002316 <vQueueAddToRegistry+0x7a>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 80022ee:	693b      	ldr	r3, [r7, #16]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d10a      	bne.n	800230a <vQueueAddToRegistry+0x6e>
 80022f4:	4a0f      	ldr	r2, [pc, #60]	; (8002334 <vQueueAddToRegistry+0x98>)
 80022f6:	697b      	ldr	r3, [r7, #20]
 80022f8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d104      	bne.n	800230a <vQueueAddToRegistry+0x6e>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8002300:	697b      	ldr	r3, [r7, #20]
 8002302:	00db      	lsls	r3, r3, #3
 8002304:	4a0b      	ldr	r2, [pc, #44]	; (8002334 <vQueueAddToRegistry+0x98>)
 8002306:	4413      	add	r3, r2
 8002308:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800230a:	697b      	ldr	r3, [r7, #20]
 800230c:	3301      	adds	r3, #1
 800230e:	617b      	str	r3, [r7, #20]
 8002310:	697b      	ldr	r3, [r7, #20]
 8002312:	2b07      	cmp	r3, #7
 8002314:	d9dd      	bls.n	80022d2 <vQueueAddToRegistry+0x36>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8002316:	693b      	ldr	r3, [r7, #16]
 8002318:	2b00      	cmp	r3, #0
 800231a:	d005      	beq.n	8002328 <vQueueAddToRegistry+0x8c>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 800231c:	693b      	ldr	r3, [r7, #16]
 800231e:	683a      	ldr	r2, [r7, #0]
 8002320:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8002322:	693b      	ldr	r3, [r7, #16]
 8002324:	687a      	ldr	r2, [r7, #4]
 8002326:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }
    }
 8002328:	bf00      	nop
 800232a:	371c      	adds	r7, #28
 800232c:	46bd      	mov	sp, r7
 800232e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002332:	4770      	bx	lr
 8002334:	20012d70 	.word	0x20012d70

08002338 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8002338:	b580      	push	{r7, lr}
 800233a:	b086      	sub	sp, #24
 800233c:	af00      	add	r7, sp, #0
 800233e:	60f8      	str	r0, [r7, #12]
 8002340:	60b9      	str	r1, [r7, #8]
 8002342:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8002348:	f7ff fc56 	bl	8001bf8 <vPortEnterCritical>
 800234c:	697b      	ldr	r3, [r7, #20]
 800234e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002352:	b25b      	sxtb	r3, r3
 8002354:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002358:	d103      	bne.n	8002362 <vQueueWaitForMessageRestricted+0x2a>
 800235a:	697b      	ldr	r3, [r7, #20]
 800235c:	2200      	movs	r2, #0
 800235e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002362:	697b      	ldr	r3, [r7, #20]
 8002364:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002368:	b25b      	sxtb	r3, r3
 800236a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800236e:	d103      	bne.n	8002378 <vQueueWaitForMessageRestricted+0x40>
 8002370:	697b      	ldr	r3, [r7, #20]
 8002372:	2200      	movs	r2, #0
 8002374:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002378:	f7ff fc6e 	bl	8001c58 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800237c:	697b      	ldr	r3, [r7, #20]
 800237e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002380:	2b00      	cmp	r3, #0
 8002382:	d106      	bne.n	8002392 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002384:	697b      	ldr	r3, [r7, #20]
 8002386:	3324      	adds	r3, #36	; 0x24
 8002388:	687a      	ldr	r2, [r7, #4]
 800238a:	68b9      	ldr	r1, [r7, #8]
 800238c:	4618      	mov	r0, r3
 800238e:	f000 fdcd 	bl	8002f2c <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8002392:	6978      	ldr	r0, [r7, #20]
 8002394:	f7ff ff1a 	bl	80021cc <prvUnlockQueue>
    }
 8002398:	bf00      	nop
 800239a:	3718      	adds	r7, #24
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}

080023a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80023a0:	b480      	push	{r7}
 80023a2:	b083      	sub	sp, #12
 80023a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023a6:	2300      	movs	r3, #0
 80023a8:	607b      	str	r3, [r7, #4]
 80023aa:	4b10      	ldr	r3, [pc, #64]	; (80023ec <HAL_MspInit+0x4c>)
 80023ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ae:	4a0f      	ldr	r2, [pc, #60]	; (80023ec <HAL_MspInit+0x4c>)
 80023b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80023b4:	6453      	str	r3, [r2, #68]	; 0x44
 80023b6:	4b0d      	ldr	r3, [pc, #52]	; (80023ec <HAL_MspInit+0x4c>)
 80023b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80023be:	607b      	str	r3, [r7, #4]
 80023c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80023c2:	2300      	movs	r3, #0
 80023c4:	603b      	str	r3, [r7, #0]
 80023c6:	4b09      	ldr	r3, [pc, #36]	; (80023ec <HAL_MspInit+0x4c>)
 80023c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ca:	4a08      	ldr	r2, [pc, #32]	; (80023ec <HAL_MspInit+0x4c>)
 80023cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023d0:	6413      	str	r3, [r2, #64]	; 0x40
 80023d2:	4b06      	ldr	r3, [pc, #24]	; (80023ec <HAL_MspInit+0x4c>)
 80023d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023da:	603b      	str	r3, [r7, #0]
 80023dc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023de:	bf00      	nop
 80023e0:	370c      	adds	r7, #12
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr
 80023ea:	bf00      	nop
 80023ec:	40023800 	.word	0x40023800

080023f0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b08e      	sub	sp, #56	; 0x38
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80023f8:	2300      	movs	r3, #0
 80023fa:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80023fc:	2300      	movs	r3, #0
 80023fe:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8002400:	2300      	movs	r3, #0
 8002402:	60fb      	str	r3, [r7, #12]
 8002404:	4b33      	ldr	r3, [pc, #204]	; (80024d4 <HAL_InitTick+0xe4>)
 8002406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002408:	4a32      	ldr	r2, [pc, #200]	; (80024d4 <HAL_InitTick+0xe4>)
 800240a:	f043 0302 	orr.w	r3, r3, #2
 800240e:	6413      	str	r3, [r2, #64]	; 0x40
 8002410:	4b30      	ldr	r3, [pc, #192]	; (80024d4 <HAL_InitTick+0xe4>)
 8002412:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002414:	f003 0302 	and.w	r3, r3, #2
 8002418:	60fb      	str	r3, [r7, #12]
 800241a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800241c:	f107 0210 	add.w	r2, r7, #16
 8002420:	f107 0314 	add.w	r3, r7, #20
 8002424:	4611      	mov	r1, r2
 8002426:	4618      	mov	r0, r3
 8002428:	f002 fcf8 	bl	8004e1c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800242c:	6a3b      	ldr	r3, [r7, #32]
 800242e:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM3 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002430:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002432:	2b00      	cmp	r3, #0
 8002434:	d103      	bne.n	800243e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002436:	f002 fcdd 	bl	8004df4 <HAL_RCC_GetPCLK1Freq>
 800243a:	6378      	str	r0, [r7, #52]	; 0x34
 800243c:	e004      	b.n	8002448 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800243e:	f002 fcd9 	bl	8004df4 <HAL_RCC_GetPCLK1Freq>
 8002442:	4603      	mov	r3, r0
 8002444:	005b      	lsls	r3, r3, #1
 8002446:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002448:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800244a:	4a23      	ldr	r2, [pc, #140]	; (80024d8 <HAL_InitTick+0xe8>)
 800244c:	fba2 2303 	umull	r2, r3, r2, r3
 8002450:	0c9b      	lsrs	r3, r3, #18
 8002452:	3b01      	subs	r3, #1
 8002454:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8002456:	4b21      	ldr	r3, [pc, #132]	; (80024dc <HAL_InitTick+0xec>)
 8002458:	4a21      	ldr	r2, [pc, #132]	; (80024e0 <HAL_InitTick+0xf0>)
 800245a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 800245c:	4b1f      	ldr	r3, [pc, #124]	; (80024dc <HAL_InitTick+0xec>)
 800245e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002462:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 8002464:	4a1d      	ldr	r2, [pc, #116]	; (80024dc <HAL_InitTick+0xec>)
 8002466:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002468:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 800246a:	4b1c      	ldr	r3, [pc, #112]	; (80024dc <HAL_InitTick+0xec>)
 800246c:	2200      	movs	r2, #0
 800246e:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002470:	4b1a      	ldr	r3, [pc, #104]	; (80024dc <HAL_InitTick+0xec>)
 8002472:	2200      	movs	r2, #0
 8002474:	609a      	str	r2, [r3, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002476:	4b19      	ldr	r3, [pc, #100]	; (80024dc <HAL_InitTick+0xec>)
 8002478:	2200      	movs	r2, #0
 800247a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim3);
 800247c:	4817      	ldr	r0, [pc, #92]	; (80024dc <HAL_InitTick+0xec>)
 800247e:	f002 fcff 	bl	8004e80 <HAL_TIM_Base_Init>
 8002482:	4603      	mov	r3, r0
 8002484:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8002488:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800248c:	2b00      	cmp	r3, #0
 800248e:	d11b      	bne.n	80024c8 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim3);
 8002490:	4812      	ldr	r0, [pc, #72]	; (80024dc <HAL_InitTick+0xec>)
 8002492:	f002 fdd5 	bl	8005040 <HAL_TIM_Base_Start_IT>
 8002496:	4603      	mov	r3, r0
 8002498:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 800249c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d111      	bne.n	80024c8 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM3 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80024a4:	201d      	movs	r0, #29
 80024a6:	f001 fe81 	bl	80041ac <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2b0f      	cmp	r3, #15
 80024ae:	d808      	bhi.n	80024c2 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority, 0U);
 80024b0:	2200      	movs	r2, #0
 80024b2:	6879      	ldr	r1, [r7, #4]
 80024b4:	201d      	movs	r0, #29
 80024b6:	f001 fe5d 	bl	8004174 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80024ba:	4a0a      	ldr	r2, [pc, #40]	; (80024e4 <HAL_InitTick+0xf4>)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6013      	str	r3, [r2, #0]
 80024c0:	e002      	b.n	80024c8 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80024c2:	2301      	movs	r3, #1
 80024c4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80024c8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 80024cc:	4618      	mov	r0, r3
 80024ce:	3738      	adds	r7, #56	; 0x38
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bd80      	pop	{r7, pc}
 80024d4:	40023800 	.word	0x40023800
 80024d8:	431bde83 	.word	0x431bde83
 80024dc:	20012db0 	.word	0x20012db0
 80024e0:	40000400 	.word	0x40000400
 80024e4:	2000002c 	.word	0x2000002c

080024e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024e8:	b480      	push	{r7}
 80024ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80024ec:	e7fe      	b.n	80024ec <NMI_Handler+0x4>

080024ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024ee:	b480      	push	{r7}
 80024f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024f2:	e7fe      	b.n	80024f2 <HardFault_Handler+0x4>

080024f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024f4:	b480      	push	{r7}
 80024f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024f8:	e7fe      	b.n	80024f8 <MemManage_Handler+0x4>

080024fa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024fa:	b480      	push	{r7}
 80024fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024fe:	e7fe      	b.n	80024fe <BusFault_Handler+0x4>

08002500 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002500:	b480      	push	{r7}
 8002502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002504:	e7fe      	b.n	8002504 <UsageFault_Handler+0x4>

08002506 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002506:	b480      	push	{r7}
 8002508:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800250a:	bf00      	nop
 800250c:	46bd      	mov	sp, r7
 800250e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002512:	4770      	bx	lr

08002514 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(L2_ULTR_B_Echo_Pin);
 8002518:	2001      	movs	r0, #1
 800251a:	f002 f823 	bl	8004564 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800251e:	bf00      	nop
 8002520:	bd80      	pop	{r7, pc}

08002522 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8002522:	b580      	push	{r7, lr}
 8002524:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(L2_ULTR_A_Echo_Pin);
 8002526:	2004      	movs	r0, #4
 8002528:	f002 f81c 	bl	8004564 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800252c:	bf00      	nop
 800252e:	bd80      	pop	{r7, pc}

08002530 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(L1_ULTR_A_Echo_Pin);
 8002534:	2040      	movs	r0, #64	; 0x40
 8002536:	f002 f815 	bl	8004564 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(L1_ULTR_B_Echo_Pin);
 800253a:	f44f 7080 	mov.w	r0, #256	; 0x100
 800253e:	f002 f811 	bl	8004564 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002542:	bf00      	nop
 8002544:	bd80      	pop	{r7, pc}
	...

08002548 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800254c:	4802      	ldr	r0, [pc, #8]	; (8002558 <TIM3_IRQHandler+0x10>)
 800254e:	f002 fde7 	bl	8005120 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002552:	bf00      	nop
 8002554:	bd80      	pop	{r7, pc}
 8002556:	bf00      	nop
 8002558:	20012db0 	.word	0x20012db0

0800255c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b086      	sub	sp, #24
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002564:	4a14      	ldr	r2, [pc, #80]	; (80025b8 <_sbrk+0x5c>)
 8002566:	4b15      	ldr	r3, [pc, #84]	; (80025bc <_sbrk+0x60>)
 8002568:	1ad3      	subs	r3, r2, r3
 800256a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800256c:	697b      	ldr	r3, [r7, #20]
 800256e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002570:	4b13      	ldr	r3, [pc, #76]	; (80025c0 <_sbrk+0x64>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d102      	bne.n	800257e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002578:	4b11      	ldr	r3, [pc, #68]	; (80025c0 <_sbrk+0x64>)
 800257a:	4a12      	ldr	r2, [pc, #72]	; (80025c4 <_sbrk+0x68>)
 800257c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800257e:	4b10      	ldr	r3, [pc, #64]	; (80025c0 <_sbrk+0x64>)
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	4413      	add	r3, r2
 8002586:	693a      	ldr	r2, [r7, #16]
 8002588:	429a      	cmp	r2, r3
 800258a:	d207      	bcs.n	800259c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800258c:	f003 f98a 	bl	80058a4 <__errno>
 8002590:	4603      	mov	r3, r0
 8002592:	220c      	movs	r2, #12
 8002594:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002596:	f04f 33ff 	mov.w	r3, #4294967295
 800259a:	e009      	b.n	80025b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800259c:	4b08      	ldr	r3, [pc, #32]	; (80025c0 <_sbrk+0x64>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80025a2:	4b07      	ldr	r3, [pc, #28]	; (80025c0 <_sbrk+0x64>)
 80025a4:	681a      	ldr	r2, [r3, #0]
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	4413      	add	r3, r2
 80025aa:	4a05      	ldr	r2, [pc, #20]	; (80025c0 <_sbrk+0x64>)
 80025ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80025ae:	68fb      	ldr	r3, [r7, #12]
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	3718      	adds	r7, #24
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bd80      	pop	{r7, pc}
 80025b8:	20020000 	.word	0x20020000
 80025bc:	00000400 	.word	0x00000400
 80025c0:	20012df8 	.word	0x20012df8
 80025c4:	20012f98 	.word	0x20012f98

080025c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80025c8:	b480      	push	{r7}
 80025ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80025cc:	4b06      	ldr	r3, [pc, #24]	; (80025e8 <SystemInit+0x20>)
 80025ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025d2:	4a05      	ldr	r2, [pc, #20]	; (80025e8 <SystemInit+0x20>)
 80025d4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80025d8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025dc:	bf00      	nop
 80025de:	46bd      	mov	sp, r7
 80025e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e4:	4770      	bx	lr
 80025e6:	bf00      	nop
 80025e8:	e000ed00 	.word	0xe000ed00

080025ec <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b08c      	sub	sp, #48	; 0x30
 80025f0:	af04      	add	r7, sp, #16
 80025f2:	60f8      	str	r0, [r7, #12]
 80025f4:	60b9      	str	r1, [r7, #8]
 80025f6:	603b      	str	r3, [r7, #0]
 80025f8:	4613      	mov	r3, r2
 80025fa:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80025fc:	88fb      	ldrh	r3, [r7, #6]
 80025fe:	009b      	lsls	r3, r3, #2
 8002600:	4618      	mov	r0, r3
 8002602:	f7fe f9b5 	bl	8000970 <pvPortMalloc>
 8002606:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 8002608:	697b      	ldr	r3, [r7, #20]
 800260a:	2b00      	cmp	r3, #0
 800260c:	d013      	beq.n	8002636 <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800260e:	2058      	movs	r0, #88	; 0x58
 8002610:	f7fe f9ae 	bl	8000970 <pvPortMalloc>
 8002614:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 8002616:	69fb      	ldr	r3, [r7, #28]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d008      	beq.n	800262e <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 800261c:	2258      	movs	r2, #88	; 0x58
 800261e:	2100      	movs	r1, #0
 8002620:	69f8      	ldr	r0, [r7, #28]
 8002622:	f003 f977 	bl	8005914 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8002626:	69fb      	ldr	r3, [r7, #28]
 8002628:	697a      	ldr	r2, [r7, #20]
 800262a:	631a      	str	r2, [r3, #48]	; 0x30
 800262c:	e005      	b.n	800263a <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 800262e:	6978      	ldr	r0, [r7, #20]
 8002630:	f7fe fa58 	bl	8000ae4 <vPortFree>
 8002634:	e001      	b.n	800263a <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8002636:	2300      	movs	r3, #0
 8002638:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 800263a:	69fb      	ldr	r3, [r7, #28]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d013      	beq.n	8002668 <xTaskCreate+0x7c>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002640:	88fa      	ldrh	r2, [r7, #6]
 8002642:	2300      	movs	r3, #0
 8002644:	9303      	str	r3, [sp, #12]
 8002646:	69fb      	ldr	r3, [r7, #28]
 8002648:	9302      	str	r3, [sp, #8]
 800264a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800264c:	9301      	str	r3, [sp, #4]
 800264e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002650:	9300      	str	r3, [sp, #0]
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	68b9      	ldr	r1, [r7, #8]
 8002656:	68f8      	ldr	r0, [r7, #12]
 8002658:	f000 f80e 	bl	8002678 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 800265c:	69f8      	ldr	r0, [r7, #28]
 800265e:	f000 f899 	bl	8002794 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8002662:	2301      	movs	r3, #1
 8002664:	61bb      	str	r3, [r7, #24]
 8002666:	e002      	b.n	800266e <xTaskCreate+0x82>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002668:	f04f 33ff 	mov.w	r3, #4294967295
 800266c:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 800266e:	69bb      	ldr	r3, [r7, #24]
    }
 8002670:	4618      	mov	r0, r3
 8002672:	3720      	adds	r7, #32
 8002674:	46bd      	mov	sp, r7
 8002676:	bd80      	pop	{r7, pc}

08002678 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b088      	sub	sp, #32
 800267c:	af00      	add	r7, sp, #0
 800267e:	60f8      	str	r0, [r7, #12]
 8002680:	60b9      	str	r1, [r7, #8]
 8002682:	607a      	str	r2, [r7, #4]
 8002684:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002686:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002688:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	009b      	lsls	r3, r3, #2
 800268e:	461a      	mov	r2, r3
 8002690:	21a5      	movs	r1, #165	; 0xa5
 8002692:	f003 f93f 	bl	8005914 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002696:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002698:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80026a0:	3b01      	subs	r3, #1
 80026a2:	009b      	lsls	r3, r3, #2
 80026a4:	4413      	add	r3, r2
 80026a6:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80026a8:	69bb      	ldr	r3, [r7, #24]
 80026aa:	f023 0307 	bic.w	r3, r3, #7
 80026ae:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80026b0:	69bb      	ldr	r3, [r7, #24]
 80026b2:	f003 0307 	and.w	r3, r3, #7
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d00a      	beq.n	80026d0 <prvInitialiseNewTask+0x58>
        __asm volatile
 80026ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026be:	f383 8811 	msr	BASEPRI, r3
 80026c2:	f3bf 8f6f 	isb	sy
 80026c6:	f3bf 8f4f 	dsb	sy
 80026ca:	617b      	str	r3, [r7, #20]
    }
 80026cc:	bf00      	nop
 80026ce:	e7fe      	b.n	80026ce <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80026d0:	68bb      	ldr	r3, [r7, #8]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d01e      	beq.n	8002714 <prvInitialiseNewTask+0x9c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80026d6:	2300      	movs	r3, #0
 80026d8:	61fb      	str	r3, [r7, #28]
 80026da:	e012      	b.n	8002702 <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80026dc:	68ba      	ldr	r2, [r7, #8]
 80026de:	69fb      	ldr	r3, [r7, #28]
 80026e0:	4413      	add	r3, r2
 80026e2:	7819      	ldrb	r1, [r3, #0]
 80026e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80026e6:	69fb      	ldr	r3, [r7, #28]
 80026e8:	4413      	add	r3, r2
 80026ea:	3334      	adds	r3, #52	; 0x34
 80026ec:	460a      	mov	r2, r1
 80026ee:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 80026f0:	68ba      	ldr	r2, [r7, #8]
 80026f2:	69fb      	ldr	r3, [r7, #28]
 80026f4:	4413      	add	r3, r2
 80026f6:	781b      	ldrb	r3, [r3, #0]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d006      	beq.n	800270a <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80026fc:	69fb      	ldr	r3, [r7, #28]
 80026fe:	3301      	adds	r3, #1
 8002700:	61fb      	str	r3, [r7, #28]
 8002702:	69fb      	ldr	r3, [r7, #28]
 8002704:	2b09      	cmp	r3, #9
 8002706:	d9e9      	bls.n	80026dc <prvInitialiseNewTask+0x64>
 8002708:	e000      	b.n	800270c <prvInitialiseNewTask+0x94>
            {
                break;
 800270a:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800270c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800270e:	2200      	movs	r2, #0
 8002710:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8002714:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002716:	2b04      	cmp	r3, #4
 8002718:	d90a      	bls.n	8002730 <prvInitialiseNewTask+0xb8>
        __asm volatile
 800271a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800271e:	f383 8811 	msr	BASEPRI, r3
 8002722:	f3bf 8f6f 	isb	sy
 8002726:	f3bf 8f4f 	dsb	sy
 800272a:	613b      	str	r3, [r7, #16]
    }
 800272c:	bf00      	nop
 800272e:	e7fe      	b.n	800272e <prvInitialiseNewTask+0xb6>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002730:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002732:	2b04      	cmp	r3, #4
 8002734:	d901      	bls.n	800273a <prvInitialiseNewTask+0xc2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002736:	2304      	movs	r3, #4
 8002738:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 800273a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800273c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800273e:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8002740:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002742:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002744:	649a      	str	r2, [r3, #72]	; 0x48
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002746:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002748:	3304      	adds	r3, #4
 800274a:	4618      	mov	r0, r3
 800274c:	f7fe fc78 	bl	8001040 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002750:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002752:	3318      	adds	r3, #24
 8002754:	4618      	mov	r0, r3
 8002756:	f7fe fc73 	bl	8001040 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800275a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800275c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800275e:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002760:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002762:	f1c3 0205 	rsb	r2, r3, #5
 8002766:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002768:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800276a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800276c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800276e:	625a      	str	r2, [r3, #36]	; 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002770:	683a      	ldr	r2, [r7, #0]
 8002772:	68f9      	ldr	r1, [r7, #12]
 8002774:	69b8      	ldr	r0, [r7, #24]
 8002776:	f7ff f911 	bl	800199c <pxPortInitialiseStack>
 800277a:	4602      	mov	r2, r0
 800277c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800277e:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8002780:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002782:	2b00      	cmp	r3, #0
 8002784:	d002      	beq.n	800278c <prvInitialiseNewTask+0x114>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002786:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002788:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800278a:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800278c:	bf00      	nop
 800278e:	3720      	adds	r7, #32
 8002790:	46bd      	mov	sp, r7
 8002792:	bd80      	pop	{r7, pc}

08002794 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b084      	sub	sp, #16
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 800279c:	f7ff fa2c 	bl	8001bf8 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 80027a0:	4b40      	ldr	r3, [pc, #256]	; (80028a4 <prvAddNewTaskToReadyList+0x110>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	3301      	adds	r3, #1
 80027a6:	4a3f      	ldr	r2, [pc, #252]	; (80028a4 <prvAddNewTaskToReadyList+0x110>)
 80027a8:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 80027aa:	4b3f      	ldr	r3, [pc, #252]	; (80028a8 <prvAddNewTaskToReadyList+0x114>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d109      	bne.n	80027c6 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 80027b2:	4a3d      	ldr	r2, [pc, #244]	; (80028a8 <prvAddNewTaskToReadyList+0x114>)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80027b8:	4b3a      	ldr	r3, [pc, #232]	; (80028a4 <prvAddNewTaskToReadyList+0x110>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	2b01      	cmp	r3, #1
 80027be:	d110      	bne.n	80027e2 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 80027c0:	f000 fd70 	bl	80032a4 <prvInitialiseTaskLists>
 80027c4:	e00d      	b.n	80027e2 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 80027c6:	4b39      	ldr	r3, [pc, #228]	; (80028ac <prvAddNewTaskToReadyList+0x118>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d109      	bne.n	80027e2 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80027ce:	4b36      	ldr	r3, [pc, #216]	; (80028a8 <prvAddNewTaskToReadyList+0x114>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027d8:	429a      	cmp	r2, r3
 80027da:	d802      	bhi.n	80027e2 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 80027dc:	4a32      	ldr	r2, [pc, #200]	; (80028a8 <prvAddNewTaskToReadyList+0x114>)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 80027e2:	4b33      	ldr	r3, [pc, #204]	; (80028b0 <prvAddNewTaskToReadyList+0x11c>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	3301      	adds	r3, #1
 80027e8:	4a31      	ldr	r2, [pc, #196]	; (80028b0 <prvAddNewTaskToReadyList+0x11c>)
 80027ea:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 80027ec:	4b30      	ldr	r3, [pc, #192]	; (80028b0 <prvAddNewTaskToReadyList+0x11c>)
 80027ee:	681a      	ldr	r2, [r3, #0]
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	641a      	str	r2, [r3, #64]	; 0x40
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027f8:	2201      	movs	r2, #1
 80027fa:	409a      	lsls	r2, r3
 80027fc:	4b2d      	ldr	r3, [pc, #180]	; (80028b4 <prvAddNewTaskToReadyList+0x120>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4313      	orrs	r3, r2
 8002802:	4a2c      	ldr	r2, [pc, #176]	; (80028b4 <prvAddNewTaskToReadyList+0x120>)
 8002804:	6013      	str	r3, [r2, #0]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800280a:	492b      	ldr	r1, [pc, #172]	; (80028b8 <prvAddNewTaskToReadyList+0x124>)
 800280c:	4613      	mov	r3, r2
 800280e:	009b      	lsls	r3, r3, #2
 8002810:	4413      	add	r3, r2
 8002812:	009b      	lsls	r3, r3, #2
 8002814:	440b      	add	r3, r1
 8002816:	3304      	adds	r3, #4
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	60fb      	str	r3, [r7, #12]
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	68fa      	ldr	r2, [r7, #12]
 8002820:	609a      	str	r2, [r3, #8]
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	689a      	ldr	r2, [r3, #8]
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	60da      	str	r2, [r3, #12]
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	689b      	ldr	r3, [r3, #8]
 800282e:	687a      	ldr	r2, [r7, #4]
 8002830:	3204      	adds	r2, #4
 8002832:	605a      	str	r2, [r3, #4]
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	1d1a      	adds	r2, r3, #4
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	609a      	str	r2, [r3, #8]
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002840:	4613      	mov	r3, r2
 8002842:	009b      	lsls	r3, r3, #2
 8002844:	4413      	add	r3, r2
 8002846:	009b      	lsls	r3, r3, #2
 8002848:	4a1b      	ldr	r2, [pc, #108]	; (80028b8 <prvAddNewTaskToReadyList+0x124>)
 800284a:	441a      	add	r2, r3
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	615a      	str	r2, [r3, #20]
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002854:	4918      	ldr	r1, [pc, #96]	; (80028b8 <prvAddNewTaskToReadyList+0x124>)
 8002856:	4613      	mov	r3, r2
 8002858:	009b      	lsls	r3, r3, #2
 800285a:	4413      	add	r3, r2
 800285c:	009b      	lsls	r3, r3, #2
 800285e:	440b      	add	r3, r1
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	1c59      	adds	r1, r3, #1
 8002864:	4814      	ldr	r0, [pc, #80]	; (80028b8 <prvAddNewTaskToReadyList+0x124>)
 8002866:	4613      	mov	r3, r2
 8002868:	009b      	lsls	r3, r3, #2
 800286a:	4413      	add	r3, r2
 800286c:	009b      	lsls	r3, r3, #2
 800286e:	4403      	add	r3, r0
 8002870:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8002872:	f7ff f9f1 	bl	8001c58 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8002876:	4b0d      	ldr	r3, [pc, #52]	; (80028ac <prvAddNewTaskToReadyList+0x118>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d00e      	beq.n	800289c <prvAddNewTaskToReadyList+0x108>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800287e:	4b0a      	ldr	r3, [pc, #40]	; (80028a8 <prvAddNewTaskToReadyList+0x114>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002888:	429a      	cmp	r2, r3
 800288a:	d207      	bcs.n	800289c <prvAddNewTaskToReadyList+0x108>
        {
            taskYIELD_IF_USING_PREEMPTION();
 800288c:	4b0b      	ldr	r3, [pc, #44]	; (80028bc <prvAddNewTaskToReadyList+0x128>)
 800288e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002892:	601a      	str	r2, [r3, #0]
 8002894:	f3bf 8f4f 	dsb	sy
 8002898:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800289c:	bf00      	nop
 800289e:	3710      	adds	r7, #16
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bd80      	pop	{r7, pc}
 80028a4:	20012ed4 	.word	0x20012ed4
 80028a8:	20012dfc 	.word	0x20012dfc
 80028ac:	20012ee0 	.word	0x20012ee0
 80028b0:	20012ef0 	.word	0x20012ef0
 80028b4:	20012edc 	.word	0x20012edc
 80028b8:	20012e00 	.word	0x20012e00
 80028bc:	e000ed04 	.word	0xe000ed04

080028c0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b084      	sub	sp, #16
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 80028c8:	2300      	movs	r3, #0
 80028ca:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d017      	beq.n	8002902 <vTaskDelay+0x42>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 80028d2:	4b13      	ldr	r3, [pc, #76]	; (8002920 <vTaskDelay+0x60>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d00a      	beq.n	80028f0 <vTaskDelay+0x30>
        __asm volatile
 80028da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028de:	f383 8811 	msr	BASEPRI, r3
 80028e2:	f3bf 8f6f 	isb	sy
 80028e6:	f3bf 8f4f 	dsb	sy
 80028ea:	60bb      	str	r3, [r7, #8]
    }
 80028ec:	bf00      	nop
 80028ee:	e7fe      	b.n	80028ee <vTaskDelay+0x2e>
            vTaskSuspendAll();
 80028f0:	f000 f86c 	bl	80029cc <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80028f4:	2100      	movs	r1, #0
 80028f6:	6878      	ldr	r0, [r7, #4]
 80028f8:	f000 fd8c 	bl	8003414 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 80028fc:	f000 f874 	bl	80029e8 <xTaskResumeAll>
 8002900:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d107      	bne.n	8002918 <vTaskDelay+0x58>
        {
            portYIELD_WITHIN_API();
 8002908:	4b06      	ldr	r3, [pc, #24]	; (8002924 <vTaskDelay+0x64>)
 800290a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800290e:	601a      	str	r2, [r3, #0]
 8002910:	f3bf 8f4f 	dsb	sy
 8002914:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8002918:	bf00      	nop
 800291a:	3710      	adds	r7, #16
 800291c:	46bd      	mov	sp, r7
 800291e:	bd80      	pop	{r7, pc}
 8002920:	20012efc 	.word	0x20012efc
 8002924:	e000ed04 	.word	0xe000ed04

08002928 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b086      	sub	sp, #24
 800292c:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 800292e:	4b20      	ldr	r3, [pc, #128]	; (80029b0 <vTaskStartScheduler+0x88>)
 8002930:	9301      	str	r3, [sp, #4]
 8002932:	2300      	movs	r3, #0
 8002934:	9300      	str	r3, [sp, #0]
 8002936:	2300      	movs	r3, #0
 8002938:	2282      	movs	r2, #130	; 0x82
 800293a:	491e      	ldr	r1, [pc, #120]	; (80029b4 <vTaskStartScheduler+0x8c>)
 800293c:	481e      	ldr	r0, [pc, #120]	; (80029b8 <vTaskStartScheduler+0x90>)
 800293e:	f7ff fe55 	bl	80025ec <xTaskCreate>
 8002942:	60f8      	str	r0, [r7, #12]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	2b01      	cmp	r3, #1
 8002948:	d102      	bne.n	8002950 <vTaskStartScheduler+0x28>
        {
            xReturn = xTimerCreateTimerTask();
 800294a:	f000 fe4f 	bl	80035ec <xTimerCreateTimerTask>
 800294e:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	2b01      	cmp	r3, #1
 8002954:	d116      	bne.n	8002984 <vTaskStartScheduler+0x5c>
        __asm volatile
 8002956:	f04f 0350 	mov.w	r3, #80	; 0x50
 800295a:	f383 8811 	msr	BASEPRI, r3
 800295e:	f3bf 8f6f 	isb	sy
 8002962:	f3bf 8f4f 	dsb	sy
 8002966:	60bb      	str	r3, [r7, #8]
    }
 8002968:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 800296a:	4b14      	ldr	r3, [pc, #80]	; (80029bc <vTaskStartScheduler+0x94>)
 800296c:	f04f 32ff 	mov.w	r2, #4294967295
 8002970:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8002972:	4b13      	ldr	r3, [pc, #76]	; (80029c0 <vTaskStartScheduler+0x98>)
 8002974:	2201      	movs	r2, #1
 8002976:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002978:	4b12      	ldr	r3, [pc, #72]	; (80029c4 <vTaskStartScheduler+0x9c>)
 800297a:	2200      	movs	r2, #0
 800297c:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 800297e:	f7ff f899 	bl	8001ab4 <xPortStartScheduler>
 8002982:	e00e      	b.n	80029a2 <vTaskStartScheduler+0x7a>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	f1b3 3fff 	cmp.w	r3, #4294967295
 800298a:	d10a      	bne.n	80029a2 <vTaskStartScheduler+0x7a>
        __asm volatile
 800298c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002990:	f383 8811 	msr	BASEPRI, r3
 8002994:	f3bf 8f6f 	isb	sy
 8002998:	f3bf 8f4f 	dsb	sy
 800299c:	607b      	str	r3, [r7, #4]
    }
 800299e:	bf00      	nop
 80029a0:	e7fe      	b.n	80029a0 <vTaskStartScheduler+0x78>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 80029a2:	4b09      	ldr	r3, [pc, #36]	; (80029c8 <vTaskStartScheduler+0xa0>)
 80029a4:	681b      	ldr	r3, [r3, #0]
}
 80029a6:	bf00      	nop
 80029a8:	3710      	adds	r7, #16
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	20012ef8 	.word	0x20012ef8
 80029b4:	08006268 	.word	0x08006268
 80029b8:	08003275 	.word	0x08003275
 80029bc:	20012ef4 	.word	0x20012ef4
 80029c0:	20012ee0 	.word	0x20012ee0
 80029c4:	20012ed8 	.word	0x20012ed8
 80029c8:	20000028 	.word	0x20000028

080029cc <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80029cc:	b480      	push	{r7}
 80029ce:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 80029d0:	4b04      	ldr	r3, [pc, #16]	; (80029e4 <vTaskSuspendAll+0x18>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	3301      	adds	r3, #1
 80029d6:	4a03      	ldr	r2, [pc, #12]	; (80029e4 <vTaskSuspendAll+0x18>)
 80029d8:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 80029da:	bf00      	nop
 80029dc:	46bd      	mov	sp, r7
 80029de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e2:	4770      	bx	lr
 80029e4:	20012efc 	.word	0x20012efc

080029e8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b088      	sub	sp, #32
 80029ec:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 80029ee:	2300      	movs	r3, #0
 80029f0:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 80029f2:	2300      	movs	r3, #0
 80029f4:	61bb      	str	r3, [r7, #24]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 80029f6:	4b71      	ldr	r3, [pc, #452]	; (8002bbc <xTaskResumeAll+0x1d4>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d10a      	bne.n	8002a14 <xTaskResumeAll+0x2c>
        __asm volatile
 80029fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a02:	f383 8811 	msr	BASEPRI, r3
 8002a06:	f3bf 8f6f 	isb	sy
 8002a0a:	f3bf 8f4f 	dsb	sy
 8002a0e:	607b      	str	r3, [r7, #4]
    }
 8002a10:	bf00      	nop
 8002a12:	e7fe      	b.n	8002a12 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8002a14:	f7ff f8f0 	bl	8001bf8 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8002a18:	4b68      	ldr	r3, [pc, #416]	; (8002bbc <xTaskResumeAll+0x1d4>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	3b01      	subs	r3, #1
 8002a1e:	4a67      	ldr	r2, [pc, #412]	; (8002bbc <xTaskResumeAll+0x1d4>)
 8002a20:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002a22:	4b66      	ldr	r3, [pc, #408]	; (8002bbc <xTaskResumeAll+0x1d4>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	f040 80c0 	bne.w	8002bac <xTaskResumeAll+0x1c4>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002a2c:	4b64      	ldr	r3, [pc, #400]	; (8002bc0 <xTaskResumeAll+0x1d8>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	f000 80bb 	beq.w	8002bac <xTaskResumeAll+0x1c4>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002a36:	e08a      	b.n	8002b4e <xTaskResumeAll+0x166>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002a38:	4b62      	ldr	r3, [pc, #392]	; (8002bc4 <xTaskResumeAll+0x1dc>)
 8002a3a:	68db      	ldr	r3, [r3, #12]
 8002a3c:	68db      	ldr	r3, [r3, #12]
 8002a3e:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8002a40:	69fb      	ldr	r3, [r7, #28]
 8002a42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a44:	613b      	str	r3, [r7, #16]
 8002a46:	69fb      	ldr	r3, [r7, #28]
 8002a48:	69db      	ldr	r3, [r3, #28]
 8002a4a:	69fa      	ldr	r2, [r7, #28]
 8002a4c:	6a12      	ldr	r2, [r2, #32]
 8002a4e:	609a      	str	r2, [r3, #8]
 8002a50:	69fb      	ldr	r3, [r7, #28]
 8002a52:	6a1b      	ldr	r3, [r3, #32]
 8002a54:	69fa      	ldr	r2, [r7, #28]
 8002a56:	69d2      	ldr	r2, [r2, #28]
 8002a58:	605a      	str	r2, [r3, #4]
 8002a5a:	693b      	ldr	r3, [r7, #16]
 8002a5c:	685a      	ldr	r2, [r3, #4]
 8002a5e:	69fb      	ldr	r3, [r7, #28]
 8002a60:	3318      	adds	r3, #24
 8002a62:	429a      	cmp	r2, r3
 8002a64:	d103      	bne.n	8002a6e <xTaskResumeAll+0x86>
 8002a66:	69fb      	ldr	r3, [r7, #28]
 8002a68:	6a1a      	ldr	r2, [r3, #32]
 8002a6a:	693b      	ldr	r3, [r7, #16]
 8002a6c:	605a      	str	r2, [r3, #4]
 8002a6e:	69fb      	ldr	r3, [r7, #28]
 8002a70:	2200      	movs	r2, #0
 8002a72:	629a      	str	r2, [r3, #40]	; 0x28
 8002a74:	693b      	ldr	r3, [r7, #16]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	1e5a      	subs	r2, r3, #1
 8002a7a:	693b      	ldr	r3, [r7, #16]
 8002a7c:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8002a7e:	69fb      	ldr	r3, [r7, #28]
 8002a80:	695b      	ldr	r3, [r3, #20]
 8002a82:	60fb      	str	r3, [r7, #12]
 8002a84:	69fb      	ldr	r3, [r7, #28]
 8002a86:	689b      	ldr	r3, [r3, #8]
 8002a88:	69fa      	ldr	r2, [r7, #28]
 8002a8a:	68d2      	ldr	r2, [r2, #12]
 8002a8c:	609a      	str	r2, [r3, #8]
 8002a8e:	69fb      	ldr	r3, [r7, #28]
 8002a90:	68db      	ldr	r3, [r3, #12]
 8002a92:	69fa      	ldr	r2, [r7, #28]
 8002a94:	6892      	ldr	r2, [r2, #8]
 8002a96:	605a      	str	r2, [r3, #4]
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	685a      	ldr	r2, [r3, #4]
 8002a9c:	69fb      	ldr	r3, [r7, #28]
 8002a9e:	3304      	adds	r3, #4
 8002aa0:	429a      	cmp	r2, r3
 8002aa2:	d103      	bne.n	8002aac <xTaskResumeAll+0xc4>
 8002aa4:	69fb      	ldr	r3, [r7, #28]
 8002aa6:	68da      	ldr	r2, [r3, #12]
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	605a      	str	r2, [r3, #4]
 8002aac:	69fb      	ldr	r3, [r7, #28]
 8002aae:	2200      	movs	r2, #0
 8002ab0:	615a      	str	r2, [r3, #20]
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	1e5a      	subs	r2, r3, #1
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8002abc:	69fb      	ldr	r3, [r7, #28]
 8002abe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ac0:	2201      	movs	r2, #1
 8002ac2:	409a      	lsls	r2, r3
 8002ac4:	4b40      	ldr	r3, [pc, #256]	; (8002bc8 <xTaskResumeAll+0x1e0>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4313      	orrs	r3, r2
 8002aca:	4a3f      	ldr	r2, [pc, #252]	; (8002bc8 <xTaskResumeAll+0x1e0>)
 8002acc:	6013      	str	r3, [r2, #0]
 8002ace:	69fb      	ldr	r3, [r7, #28]
 8002ad0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ad2:	493e      	ldr	r1, [pc, #248]	; (8002bcc <xTaskResumeAll+0x1e4>)
 8002ad4:	4613      	mov	r3, r2
 8002ad6:	009b      	lsls	r3, r3, #2
 8002ad8:	4413      	add	r3, r2
 8002ada:	009b      	lsls	r3, r3, #2
 8002adc:	440b      	add	r3, r1
 8002ade:	3304      	adds	r3, #4
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	60bb      	str	r3, [r7, #8]
 8002ae4:	69fb      	ldr	r3, [r7, #28]
 8002ae6:	68ba      	ldr	r2, [r7, #8]
 8002ae8:	609a      	str	r2, [r3, #8]
 8002aea:	68bb      	ldr	r3, [r7, #8]
 8002aec:	689a      	ldr	r2, [r3, #8]
 8002aee:	69fb      	ldr	r3, [r7, #28]
 8002af0:	60da      	str	r2, [r3, #12]
 8002af2:	68bb      	ldr	r3, [r7, #8]
 8002af4:	689b      	ldr	r3, [r3, #8]
 8002af6:	69fa      	ldr	r2, [r7, #28]
 8002af8:	3204      	adds	r2, #4
 8002afa:	605a      	str	r2, [r3, #4]
 8002afc:	69fb      	ldr	r3, [r7, #28]
 8002afe:	1d1a      	adds	r2, r3, #4
 8002b00:	68bb      	ldr	r3, [r7, #8]
 8002b02:	609a      	str	r2, [r3, #8]
 8002b04:	69fb      	ldr	r3, [r7, #28]
 8002b06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b08:	4613      	mov	r3, r2
 8002b0a:	009b      	lsls	r3, r3, #2
 8002b0c:	4413      	add	r3, r2
 8002b0e:	009b      	lsls	r3, r3, #2
 8002b10:	4a2e      	ldr	r2, [pc, #184]	; (8002bcc <xTaskResumeAll+0x1e4>)
 8002b12:	441a      	add	r2, r3
 8002b14:	69fb      	ldr	r3, [r7, #28]
 8002b16:	615a      	str	r2, [r3, #20]
 8002b18:	69fb      	ldr	r3, [r7, #28]
 8002b1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b1c:	492b      	ldr	r1, [pc, #172]	; (8002bcc <xTaskResumeAll+0x1e4>)
 8002b1e:	4613      	mov	r3, r2
 8002b20:	009b      	lsls	r3, r3, #2
 8002b22:	4413      	add	r3, r2
 8002b24:	009b      	lsls	r3, r3, #2
 8002b26:	440b      	add	r3, r1
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	1c59      	adds	r1, r3, #1
 8002b2c:	4827      	ldr	r0, [pc, #156]	; (8002bcc <xTaskResumeAll+0x1e4>)
 8002b2e:	4613      	mov	r3, r2
 8002b30:	009b      	lsls	r3, r3, #2
 8002b32:	4413      	add	r3, r2
 8002b34:	009b      	lsls	r3, r3, #2
 8002b36:	4403      	add	r3, r0
 8002b38:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002b3a:	69fb      	ldr	r3, [r7, #28]
 8002b3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b3e:	4b24      	ldr	r3, [pc, #144]	; (8002bd0 <xTaskResumeAll+0x1e8>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b44:	429a      	cmp	r2, r3
 8002b46:	d302      	bcc.n	8002b4e <xTaskResumeAll+0x166>
                    {
                        xYieldPending = pdTRUE;
 8002b48:	4b22      	ldr	r3, [pc, #136]	; (8002bd4 <xTaskResumeAll+0x1ec>)
 8002b4a:	2201      	movs	r2, #1
 8002b4c:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002b4e:	4b1d      	ldr	r3, [pc, #116]	; (8002bc4 <xTaskResumeAll+0x1dc>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	f47f af70 	bne.w	8002a38 <xTaskResumeAll+0x50>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8002b58:	69fb      	ldr	r3, [r7, #28]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d001      	beq.n	8002b62 <xTaskResumeAll+0x17a>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8002b5e:	f000 fc1f 	bl	80033a0 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002b62:	4b1d      	ldr	r3, [pc, #116]	; (8002bd8 <xTaskResumeAll+0x1f0>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	617b      	str	r3, [r7, #20]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8002b68:	697b      	ldr	r3, [r7, #20]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d010      	beq.n	8002b90 <xTaskResumeAll+0x1a8>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8002b6e:	f000 f847 	bl	8002c00 <xTaskIncrementTick>
 8002b72:	4603      	mov	r3, r0
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d002      	beq.n	8002b7e <xTaskResumeAll+0x196>
                            {
                                xYieldPending = pdTRUE;
 8002b78:	4b16      	ldr	r3, [pc, #88]	; (8002bd4 <xTaskResumeAll+0x1ec>)
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	3b01      	subs	r3, #1
 8002b82:	617b      	str	r3, [r7, #20]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8002b84:	697b      	ldr	r3, [r7, #20]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d1f1      	bne.n	8002b6e <xTaskResumeAll+0x186>

                        xPendedTicks = 0;
 8002b8a:	4b13      	ldr	r3, [pc, #76]	; (8002bd8 <xTaskResumeAll+0x1f0>)
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8002b90:	4b10      	ldr	r3, [pc, #64]	; (8002bd4 <xTaskResumeAll+0x1ec>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d009      	beq.n	8002bac <xTaskResumeAll+0x1c4>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 8002b98:	2301      	movs	r3, #1
 8002b9a:	61bb      	str	r3, [r7, #24]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8002b9c:	4b0f      	ldr	r3, [pc, #60]	; (8002bdc <xTaskResumeAll+0x1f4>)
 8002b9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002ba2:	601a      	str	r2, [r3, #0]
 8002ba4:	f3bf 8f4f 	dsb	sy
 8002ba8:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8002bac:	f7ff f854 	bl	8001c58 <vPortExitCritical>

    return xAlreadyYielded;
 8002bb0:	69bb      	ldr	r3, [r7, #24]
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	3720      	adds	r7, #32
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	bf00      	nop
 8002bbc:	20012efc 	.word	0x20012efc
 8002bc0:	20012ed4 	.word	0x20012ed4
 8002bc4:	20012e94 	.word	0x20012e94
 8002bc8:	20012edc 	.word	0x20012edc
 8002bcc:	20012e00 	.word	0x20012e00
 8002bd0:	20012dfc 	.word	0x20012dfc
 8002bd4:	20012ee8 	.word	0x20012ee8
 8002bd8:	20012ee4 	.word	0x20012ee4
 8002bdc:	e000ed04 	.word	0xe000ed04

08002be0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002be0:	b480      	push	{r7}
 8002be2:	b083      	sub	sp, #12
 8002be4:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8002be6:	4b05      	ldr	r3, [pc, #20]	; (8002bfc <xTaskGetTickCount+0x1c>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8002bec:	687b      	ldr	r3, [r7, #4]
}
 8002bee:	4618      	mov	r0, r3
 8002bf0:	370c      	adds	r7, #12
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf8:	4770      	bx	lr
 8002bfa:	bf00      	nop
 8002bfc:	20012ed8 	.word	0x20012ed8

08002c00 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b08a      	sub	sp, #40	; 0x28
 8002c04:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8002c06:	2300      	movs	r3, #0
 8002c08:	627b      	str	r3, [r7, #36]	; 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002c0a:	4b7d      	ldr	r3, [pc, #500]	; (8002e00 <xTaskIncrementTick+0x200>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	f040 80ec 	bne.w	8002dec <xTaskIncrementTick+0x1ec>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002c14:	4b7b      	ldr	r3, [pc, #492]	; (8002e04 <xTaskIncrementTick+0x204>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	3301      	adds	r3, #1
 8002c1a:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8002c1c:	4a79      	ldr	r2, [pc, #484]	; (8002e04 <xTaskIncrementTick+0x204>)
 8002c1e:	6a3b      	ldr	r3, [r7, #32]
 8002c20:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002c22:	6a3b      	ldr	r3, [r7, #32]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d120      	bne.n	8002c6a <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 8002c28:	4b77      	ldr	r3, [pc, #476]	; (8002e08 <xTaskIncrementTick+0x208>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d00a      	beq.n	8002c48 <xTaskIncrementTick+0x48>
        __asm volatile
 8002c32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c36:	f383 8811 	msr	BASEPRI, r3
 8002c3a:	f3bf 8f6f 	isb	sy
 8002c3e:	f3bf 8f4f 	dsb	sy
 8002c42:	607b      	str	r3, [r7, #4]
    }
 8002c44:	bf00      	nop
 8002c46:	e7fe      	b.n	8002c46 <xTaskIncrementTick+0x46>
 8002c48:	4b6f      	ldr	r3, [pc, #444]	; (8002e08 <xTaskIncrementTick+0x208>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	61fb      	str	r3, [r7, #28]
 8002c4e:	4b6f      	ldr	r3, [pc, #444]	; (8002e0c <xTaskIncrementTick+0x20c>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	4a6d      	ldr	r2, [pc, #436]	; (8002e08 <xTaskIncrementTick+0x208>)
 8002c54:	6013      	str	r3, [r2, #0]
 8002c56:	4a6d      	ldr	r2, [pc, #436]	; (8002e0c <xTaskIncrementTick+0x20c>)
 8002c58:	69fb      	ldr	r3, [r7, #28]
 8002c5a:	6013      	str	r3, [r2, #0]
 8002c5c:	4b6c      	ldr	r3, [pc, #432]	; (8002e10 <xTaskIncrementTick+0x210>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	3301      	adds	r3, #1
 8002c62:	4a6b      	ldr	r2, [pc, #428]	; (8002e10 <xTaskIncrementTick+0x210>)
 8002c64:	6013      	str	r3, [r2, #0]
 8002c66:	f000 fb9b 	bl	80033a0 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8002c6a:	4b6a      	ldr	r3, [pc, #424]	; (8002e14 <xTaskIncrementTick+0x214>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	6a3a      	ldr	r2, [r7, #32]
 8002c70:	429a      	cmp	r2, r3
 8002c72:	f0c0 80a6 	bcc.w	8002dc2 <xTaskIncrementTick+0x1c2>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002c76:	4b64      	ldr	r3, [pc, #400]	; (8002e08 <xTaskIncrementTick+0x208>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d104      	bne.n	8002c8a <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002c80:	4b64      	ldr	r3, [pc, #400]	; (8002e14 <xTaskIncrementTick+0x214>)
 8002c82:	f04f 32ff 	mov.w	r2, #4294967295
 8002c86:	601a      	str	r2, [r3, #0]
                    break;
 8002c88:	e09b      	b.n	8002dc2 <xTaskIncrementTick+0x1c2>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002c8a:	4b5f      	ldr	r3, [pc, #380]	; (8002e08 <xTaskIncrementTick+0x208>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	68db      	ldr	r3, [r3, #12]
 8002c90:	68db      	ldr	r3, [r3, #12]
 8002c92:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002c94:	69bb      	ldr	r3, [r7, #24]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8002c9a:	6a3a      	ldr	r2, [r7, #32]
 8002c9c:	697b      	ldr	r3, [r7, #20]
 8002c9e:	429a      	cmp	r2, r3
 8002ca0:	d203      	bcs.n	8002caa <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8002ca2:	4a5c      	ldr	r2, [pc, #368]	; (8002e14 <xTaskIncrementTick+0x214>)
 8002ca4:	697b      	ldr	r3, [r7, #20]
 8002ca6:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8002ca8:	e08b      	b.n	8002dc2 <xTaskIncrementTick+0x1c2>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8002caa:	69bb      	ldr	r3, [r7, #24]
 8002cac:	695b      	ldr	r3, [r3, #20]
 8002cae:	613b      	str	r3, [r7, #16]
 8002cb0:	69bb      	ldr	r3, [r7, #24]
 8002cb2:	689b      	ldr	r3, [r3, #8]
 8002cb4:	69ba      	ldr	r2, [r7, #24]
 8002cb6:	68d2      	ldr	r2, [r2, #12]
 8002cb8:	609a      	str	r2, [r3, #8]
 8002cba:	69bb      	ldr	r3, [r7, #24]
 8002cbc:	68db      	ldr	r3, [r3, #12]
 8002cbe:	69ba      	ldr	r2, [r7, #24]
 8002cc0:	6892      	ldr	r2, [r2, #8]
 8002cc2:	605a      	str	r2, [r3, #4]
 8002cc4:	693b      	ldr	r3, [r7, #16]
 8002cc6:	685a      	ldr	r2, [r3, #4]
 8002cc8:	69bb      	ldr	r3, [r7, #24]
 8002cca:	3304      	adds	r3, #4
 8002ccc:	429a      	cmp	r2, r3
 8002cce:	d103      	bne.n	8002cd8 <xTaskIncrementTick+0xd8>
 8002cd0:	69bb      	ldr	r3, [r7, #24]
 8002cd2:	68da      	ldr	r2, [r3, #12]
 8002cd4:	693b      	ldr	r3, [r7, #16]
 8002cd6:	605a      	str	r2, [r3, #4]
 8002cd8:	69bb      	ldr	r3, [r7, #24]
 8002cda:	2200      	movs	r2, #0
 8002cdc:	615a      	str	r2, [r3, #20]
 8002cde:	693b      	ldr	r3, [r7, #16]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	1e5a      	subs	r2, r3, #1
 8002ce4:	693b      	ldr	r3, [r7, #16]
 8002ce6:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002ce8:	69bb      	ldr	r3, [r7, #24]
 8002cea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d01e      	beq.n	8002d2e <xTaskIncrementTick+0x12e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8002cf0:	69bb      	ldr	r3, [r7, #24]
 8002cf2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cf4:	60fb      	str	r3, [r7, #12]
 8002cf6:	69bb      	ldr	r3, [r7, #24]
 8002cf8:	69db      	ldr	r3, [r3, #28]
 8002cfa:	69ba      	ldr	r2, [r7, #24]
 8002cfc:	6a12      	ldr	r2, [r2, #32]
 8002cfe:	609a      	str	r2, [r3, #8]
 8002d00:	69bb      	ldr	r3, [r7, #24]
 8002d02:	6a1b      	ldr	r3, [r3, #32]
 8002d04:	69ba      	ldr	r2, [r7, #24]
 8002d06:	69d2      	ldr	r2, [r2, #28]
 8002d08:	605a      	str	r2, [r3, #4]
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	685a      	ldr	r2, [r3, #4]
 8002d0e:	69bb      	ldr	r3, [r7, #24]
 8002d10:	3318      	adds	r3, #24
 8002d12:	429a      	cmp	r2, r3
 8002d14:	d103      	bne.n	8002d1e <xTaskIncrementTick+0x11e>
 8002d16:	69bb      	ldr	r3, [r7, #24]
 8002d18:	6a1a      	ldr	r2, [r3, #32]
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	605a      	str	r2, [r3, #4]
 8002d1e:	69bb      	ldr	r3, [r7, #24]
 8002d20:	2200      	movs	r2, #0
 8002d22:	629a      	str	r2, [r3, #40]	; 0x28
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	1e5a      	subs	r2, r3, #1
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8002d2e:	69bb      	ldr	r3, [r7, #24]
 8002d30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d32:	2201      	movs	r2, #1
 8002d34:	409a      	lsls	r2, r3
 8002d36:	4b38      	ldr	r3, [pc, #224]	; (8002e18 <xTaskIncrementTick+0x218>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4313      	orrs	r3, r2
 8002d3c:	4a36      	ldr	r2, [pc, #216]	; (8002e18 <xTaskIncrementTick+0x218>)
 8002d3e:	6013      	str	r3, [r2, #0]
 8002d40:	69bb      	ldr	r3, [r7, #24]
 8002d42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d44:	4935      	ldr	r1, [pc, #212]	; (8002e1c <xTaskIncrementTick+0x21c>)
 8002d46:	4613      	mov	r3, r2
 8002d48:	009b      	lsls	r3, r3, #2
 8002d4a:	4413      	add	r3, r2
 8002d4c:	009b      	lsls	r3, r3, #2
 8002d4e:	440b      	add	r3, r1
 8002d50:	3304      	adds	r3, #4
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	60bb      	str	r3, [r7, #8]
 8002d56:	69bb      	ldr	r3, [r7, #24]
 8002d58:	68ba      	ldr	r2, [r7, #8]
 8002d5a:	609a      	str	r2, [r3, #8]
 8002d5c:	68bb      	ldr	r3, [r7, #8]
 8002d5e:	689a      	ldr	r2, [r3, #8]
 8002d60:	69bb      	ldr	r3, [r7, #24]
 8002d62:	60da      	str	r2, [r3, #12]
 8002d64:	68bb      	ldr	r3, [r7, #8]
 8002d66:	689b      	ldr	r3, [r3, #8]
 8002d68:	69ba      	ldr	r2, [r7, #24]
 8002d6a:	3204      	adds	r2, #4
 8002d6c:	605a      	str	r2, [r3, #4]
 8002d6e:	69bb      	ldr	r3, [r7, #24]
 8002d70:	1d1a      	adds	r2, r3, #4
 8002d72:	68bb      	ldr	r3, [r7, #8]
 8002d74:	609a      	str	r2, [r3, #8]
 8002d76:	69bb      	ldr	r3, [r7, #24]
 8002d78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d7a:	4613      	mov	r3, r2
 8002d7c:	009b      	lsls	r3, r3, #2
 8002d7e:	4413      	add	r3, r2
 8002d80:	009b      	lsls	r3, r3, #2
 8002d82:	4a26      	ldr	r2, [pc, #152]	; (8002e1c <xTaskIncrementTick+0x21c>)
 8002d84:	441a      	add	r2, r3
 8002d86:	69bb      	ldr	r3, [r7, #24]
 8002d88:	615a      	str	r2, [r3, #20]
 8002d8a:	69bb      	ldr	r3, [r7, #24]
 8002d8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d8e:	4923      	ldr	r1, [pc, #140]	; (8002e1c <xTaskIncrementTick+0x21c>)
 8002d90:	4613      	mov	r3, r2
 8002d92:	009b      	lsls	r3, r3, #2
 8002d94:	4413      	add	r3, r2
 8002d96:	009b      	lsls	r3, r3, #2
 8002d98:	440b      	add	r3, r1
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	1c59      	adds	r1, r3, #1
 8002d9e:	481f      	ldr	r0, [pc, #124]	; (8002e1c <xTaskIncrementTick+0x21c>)
 8002da0:	4613      	mov	r3, r2
 8002da2:	009b      	lsls	r3, r3, #2
 8002da4:	4413      	add	r3, r2
 8002da6:	009b      	lsls	r3, r3, #2
 8002da8:	4403      	add	r3, r0
 8002daa:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002dac:	69bb      	ldr	r3, [r7, #24]
 8002dae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002db0:	4b1b      	ldr	r3, [pc, #108]	; (8002e20 <xTaskIncrementTick+0x220>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002db6:	429a      	cmp	r2, r3
 8002db8:	f67f af5d 	bls.w	8002c76 <xTaskIncrementTick+0x76>
                        {
                            xSwitchRequired = pdTRUE;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	627b      	str	r3, [r7, #36]	; 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002dc0:	e759      	b.n	8002c76 <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002dc2:	4b17      	ldr	r3, [pc, #92]	; (8002e20 <xTaskIncrementTick+0x220>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002dc8:	4914      	ldr	r1, [pc, #80]	; (8002e1c <xTaskIncrementTick+0x21c>)
 8002dca:	4613      	mov	r3, r2
 8002dcc:	009b      	lsls	r3, r3, #2
 8002dce:	4413      	add	r3, r2
 8002dd0:	009b      	lsls	r3, r3, #2
 8002dd2:	440b      	add	r3, r1
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	2b01      	cmp	r3, #1
 8002dd8:	d901      	bls.n	8002dde <xTaskIncrementTick+0x1de>
            {
                xSwitchRequired = pdTRUE;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	627b      	str	r3, [r7, #36]	; 0x24
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 8002dde:	4b11      	ldr	r3, [pc, #68]	; (8002e24 <xTaskIncrementTick+0x224>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d007      	beq.n	8002df6 <xTaskIncrementTick+0x1f6>
            {
                xSwitchRequired = pdTRUE;
 8002de6:	2301      	movs	r3, #1
 8002de8:	627b      	str	r3, [r7, #36]	; 0x24
 8002dea:	e004      	b.n	8002df6 <xTaskIncrementTick+0x1f6>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8002dec:	4b0e      	ldr	r3, [pc, #56]	; (8002e28 <xTaskIncrementTick+0x228>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	3301      	adds	r3, #1
 8002df2:	4a0d      	ldr	r2, [pc, #52]	; (8002e28 <xTaskIncrementTick+0x228>)
 8002df4:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 8002df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8002df8:	4618      	mov	r0, r3
 8002dfa:	3728      	adds	r7, #40	; 0x28
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bd80      	pop	{r7, pc}
 8002e00:	20012efc 	.word	0x20012efc
 8002e04:	20012ed8 	.word	0x20012ed8
 8002e08:	20012e8c 	.word	0x20012e8c
 8002e0c:	20012e90 	.word	0x20012e90
 8002e10:	20012eec 	.word	0x20012eec
 8002e14:	20012ef4 	.word	0x20012ef4
 8002e18:	20012edc 	.word	0x20012edc
 8002e1c:	20012e00 	.word	0x20012e00
 8002e20:	20012dfc 	.word	0x20012dfc
 8002e24:	20012ee8 	.word	0x20012ee8
 8002e28:	20012ee4 	.word	0x20012ee4

08002e2c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b087      	sub	sp, #28
 8002e30:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002e32:	4b27      	ldr	r3, [pc, #156]	; (8002ed0 <vTaskSwitchContext+0xa4>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d003      	beq.n	8002e42 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8002e3a:	4b26      	ldr	r3, [pc, #152]	; (8002ed4 <vTaskSwitchContext+0xa8>)
 8002e3c:	2201      	movs	r2, #1
 8002e3e:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8002e40:	e03f      	b.n	8002ec2 <vTaskSwitchContext+0x96>
        xYieldPending = pdFALSE;
 8002e42:	4b24      	ldr	r3, [pc, #144]	; (8002ed4 <vTaskSwitchContext+0xa8>)
 8002e44:	2200      	movs	r2, #0
 8002e46:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002e48:	4b23      	ldr	r3, [pc, #140]	; (8002ed8 <vTaskSwitchContext+0xac>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	fab3 f383 	clz	r3, r3
 8002e54:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8002e56:	7afb      	ldrb	r3, [r7, #11]
 8002e58:	f1c3 031f 	rsb	r3, r3, #31
 8002e5c:	617b      	str	r3, [r7, #20]
 8002e5e:	491f      	ldr	r1, [pc, #124]	; (8002edc <vTaskSwitchContext+0xb0>)
 8002e60:	697a      	ldr	r2, [r7, #20]
 8002e62:	4613      	mov	r3, r2
 8002e64:	009b      	lsls	r3, r3, #2
 8002e66:	4413      	add	r3, r2
 8002e68:	009b      	lsls	r3, r3, #2
 8002e6a:	440b      	add	r3, r1
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d10a      	bne.n	8002e88 <vTaskSwitchContext+0x5c>
        __asm volatile
 8002e72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e76:	f383 8811 	msr	BASEPRI, r3
 8002e7a:	f3bf 8f6f 	isb	sy
 8002e7e:	f3bf 8f4f 	dsb	sy
 8002e82:	607b      	str	r3, [r7, #4]
    }
 8002e84:	bf00      	nop
 8002e86:	e7fe      	b.n	8002e86 <vTaskSwitchContext+0x5a>
 8002e88:	697a      	ldr	r2, [r7, #20]
 8002e8a:	4613      	mov	r3, r2
 8002e8c:	009b      	lsls	r3, r3, #2
 8002e8e:	4413      	add	r3, r2
 8002e90:	009b      	lsls	r3, r3, #2
 8002e92:	4a12      	ldr	r2, [pc, #72]	; (8002edc <vTaskSwitchContext+0xb0>)
 8002e94:	4413      	add	r3, r2
 8002e96:	613b      	str	r3, [r7, #16]
 8002e98:	693b      	ldr	r3, [r7, #16]
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	685a      	ldr	r2, [r3, #4]
 8002e9e:	693b      	ldr	r3, [r7, #16]
 8002ea0:	605a      	str	r2, [r3, #4]
 8002ea2:	693b      	ldr	r3, [r7, #16]
 8002ea4:	685a      	ldr	r2, [r3, #4]
 8002ea6:	693b      	ldr	r3, [r7, #16]
 8002ea8:	3308      	adds	r3, #8
 8002eaa:	429a      	cmp	r2, r3
 8002eac:	d104      	bne.n	8002eb8 <vTaskSwitchContext+0x8c>
 8002eae:	693b      	ldr	r3, [r7, #16]
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	685a      	ldr	r2, [r3, #4]
 8002eb4:	693b      	ldr	r3, [r7, #16]
 8002eb6:	605a      	str	r2, [r3, #4]
 8002eb8:	693b      	ldr	r3, [r7, #16]
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	68db      	ldr	r3, [r3, #12]
 8002ebe:	4a08      	ldr	r2, [pc, #32]	; (8002ee0 <vTaskSwitchContext+0xb4>)
 8002ec0:	6013      	str	r3, [r2, #0]
}
 8002ec2:	bf00      	nop
 8002ec4:	371c      	adds	r7, #28
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ecc:	4770      	bx	lr
 8002ece:	bf00      	nop
 8002ed0:	20012efc 	.word	0x20012efc
 8002ed4:	20012ee8 	.word	0x20012ee8
 8002ed8:	20012edc 	.word	0x20012edc
 8002edc:	20012e00 	.word	0x20012e00
 8002ee0:	20012dfc 	.word	0x20012dfc

08002ee4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b084      	sub	sp, #16
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
 8002eec:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d10a      	bne.n	8002f0a <vTaskPlaceOnEventList+0x26>
        __asm volatile
 8002ef4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ef8:	f383 8811 	msr	BASEPRI, r3
 8002efc:	f3bf 8f6f 	isb	sy
 8002f00:	f3bf 8f4f 	dsb	sy
 8002f04:	60fb      	str	r3, [r7, #12]
    }
 8002f06:	bf00      	nop
 8002f08:	e7fe      	b.n	8002f08 <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002f0a:	4b07      	ldr	r3, [pc, #28]	; (8002f28 <vTaskPlaceOnEventList+0x44>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	3318      	adds	r3, #24
 8002f10:	4619      	mov	r1, r3
 8002f12:	6878      	ldr	r0, [r7, #4]
 8002f14:	f7fe f8a1 	bl	800105a <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002f18:	2101      	movs	r1, #1
 8002f1a:	6838      	ldr	r0, [r7, #0]
 8002f1c:	f000 fa7a 	bl	8003414 <prvAddCurrentTaskToDelayedList>
}
 8002f20:	bf00      	nop
 8002f22:	3710      	adds	r7, #16
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bd80      	pop	{r7, pc}
 8002f28:	20012dfc 	.word	0x20012dfc

08002f2c <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b086      	sub	sp, #24
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	60f8      	str	r0, [r7, #12]
 8002f34:	60b9      	str	r1, [r7, #8]
 8002f36:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d10a      	bne.n	8002f54 <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 8002f3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f42:	f383 8811 	msr	BASEPRI, r3
 8002f46:	f3bf 8f6f 	isb	sy
 8002f4a:	f3bf 8f4f 	dsb	sy
 8002f4e:	613b      	str	r3, [r7, #16]
    }
 8002f50:	bf00      	nop
 8002f52:	e7fe      	b.n	8002f52 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	617b      	str	r3, [r7, #20]
 8002f5a:	4b16      	ldr	r3, [pc, #88]	; (8002fb4 <vTaskPlaceOnEventListRestricted+0x88>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	697a      	ldr	r2, [r7, #20]
 8002f60:	61da      	str	r2, [r3, #28]
 8002f62:	4b14      	ldr	r3, [pc, #80]	; (8002fb4 <vTaskPlaceOnEventListRestricted+0x88>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	697a      	ldr	r2, [r7, #20]
 8002f68:	6892      	ldr	r2, [r2, #8]
 8002f6a:	621a      	str	r2, [r3, #32]
 8002f6c:	4b11      	ldr	r3, [pc, #68]	; (8002fb4 <vTaskPlaceOnEventListRestricted+0x88>)
 8002f6e:	681a      	ldr	r2, [r3, #0]
 8002f70:	697b      	ldr	r3, [r7, #20]
 8002f72:	689b      	ldr	r3, [r3, #8]
 8002f74:	3218      	adds	r2, #24
 8002f76:	605a      	str	r2, [r3, #4]
 8002f78:	4b0e      	ldr	r3, [pc, #56]	; (8002fb4 <vTaskPlaceOnEventListRestricted+0x88>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f103 0218 	add.w	r2, r3, #24
 8002f80:	697b      	ldr	r3, [r7, #20]
 8002f82:	609a      	str	r2, [r3, #8]
 8002f84:	4b0b      	ldr	r3, [pc, #44]	; (8002fb4 <vTaskPlaceOnEventListRestricted+0x88>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	68fa      	ldr	r2, [r7, #12]
 8002f8a:	629a      	str	r2, [r3, #40]	; 0x28
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	1c5a      	adds	r2, r3, #1
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d002      	beq.n	8002fa2 <vTaskPlaceOnEventListRestricted+0x76>
        {
            xTicksToWait = portMAX_DELAY;
 8002f9c:	f04f 33ff 	mov.w	r3, #4294967295
 8002fa0:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8002fa2:	6879      	ldr	r1, [r7, #4]
 8002fa4:	68b8      	ldr	r0, [r7, #8]
 8002fa6:	f000 fa35 	bl	8003414 <prvAddCurrentTaskToDelayedList>
    }
 8002faa:	bf00      	nop
 8002fac:	3718      	adds	r7, #24
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}
 8002fb2:	bf00      	nop
 8002fb4:	20012dfc 	.word	0x20012dfc

08002fb8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b08b      	sub	sp, #44	; 0x2c
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	68db      	ldr	r3, [r3, #12]
 8002fc4:	68db      	ldr	r3, [r3, #12]
 8002fc6:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8002fc8:	6a3b      	ldr	r3, [r7, #32]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d10a      	bne.n	8002fe4 <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 8002fce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fd2:	f383 8811 	msr	BASEPRI, r3
 8002fd6:	f3bf 8f6f 	isb	sy
 8002fda:	f3bf 8f4f 	dsb	sy
 8002fde:	60fb      	str	r3, [r7, #12]
    }
 8002fe0:	bf00      	nop
 8002fe2:	e7fe      	b.n	8002fe2 <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8002fe4:	6a3b      	ldr	r3, [r7, #32]
 8002fe6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fe8:	61fb      	str	r3, [r7, #28]
 8002fea:	6a3b      	ldr	r3, [r7, #32]
 8002fec:	69db      	ldr	r3, [r3, #28]
 8002fee:	6a3a      	ldr	r2, [r7, #32]
 8002ff0:	6a12      	ldr	r2, [r2, #32]
 8002ff2:	609a      	str	r2, [r3, #8]
 8002ff4:	6a3b      	ldr	r3, [r7, #32]
 8002ff6:	6a1b      	ldr	r3, [r3, #32]
 8002ff8:	6a3a      	ldr	r2, [r7, #32]
 8002ffa:	69d2      	ldr	r2, [r2, #28]
 8002ffc:	605a      	str	r2, [r3, #4]
 8002ffe:	69fb      	ldr	r3, [r7, #28]
 8003000:	685a      	ldr	r2, [r3, #4]
 8003002:	6a3b      	ldr	r3, [r7, #32]
 8003004:	3318      	adds	r3, #24
 8003006:	429a      	cmp	r2, r3
 8003008:	d103      	bne.n	8003012 <xTaskRemoveFromEventList+0x5a>
 800300a:	6a3b      	ldr	r3, [r7, #32]
 800300c:	6a1a      	ldr	r2, [r3, #32]
 800300e:	69fb      	ldr	r3, [r7, #28]
 8003010:	605a      	str	r2, [r3, #4]
 8003012:	6a3b      	ldr	r3, [r7, #32]
 8003014:	2200      	movs	r2, #0
 8003016:	629a      	str	r2, [r3, #40]	; 0x28
 8003018:	69fb      	ldr	r3, [r7, #28]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	1e5a      	subs	r2, r3, #1
 800301e:	69fb      	ldr	r3, [r7, #28]
 8003020:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003022:	4b4a      	ldr	r3, [pc, #296]	; (800314c <xTaskRemoveFromEventList+0x194>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d15e      	bne.n	80030e8 <xTaskRemoveFromEventList+0x130>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 800302a:	6a3b      	ldr	r3, [r7, #32]
 800302c:	695b      	ldr	r3, [r3, #20]
 800302e:	617b      	str	r3, [r7, #20]
 8003030:	6a3b      	ldr	r3, [r7, #32]
 8003032:	689b      	ldr	r3, [r3, #8]
 8003034:	6a3a      	ldr	r2, [r7, #32]
 8003036:	68d2      	ldr	r2, [r2, #12]
 8003038:	609a      	str	r2, [r3, #8]
 800303a:	6a3b      	ldr	r3, [r7, #32]
 800303c:	68db      	ldr	r3, [r3, #12]
 800303e:	6a3a      	ldr	r2, [r7, #32]
 8003040:	6892      	ldr	r2, [r2, #8]
 8003042:	605a      	str	r2, [r3, #4]
 8003044:	697b      	ldr	r3, [r7, #20]
 8003046:	685a      	ldr	r2, [r3, #4]
 8003048:	6a3b      	ldr	r3, [r7, #32]
 800304a:	3304      	adds	r3, #4
 800304c:	429a      	cmp	r2, r3
 800304e:	d103      	bne.n	8003058 <xTaskRemoveFromEventList+0xa0>
 8003050:	6a3b      	ldr	r3, [r7, #32]
 8003052:	68da      	ldr	r2, [r3, #12]
 8003054:	697b      	ldr	r3, [r7, #20]
 8003056:	605a      	str	r2, [r3, #4]
 8003058:	6a3b      	ldr	r3, [r7, #32]
 800305a:	2200      	movs	r2, #0
 800305c:	615a      	str	r2, [r3, #20]
 800305e:	697b      	ldr	r3, [r7, #20]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	1e5a      	subs	r2, r3, #1
 8003064:	697b      	ldr	r3, [r7, #20]
 8003066:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8003068:	6a3b      	ldr	r3, [r7, #32]
 800306a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800306c:	2201      	movs	r2, #1
 800306e:	409a      	lsls	r2, r3
 8003070:	4b37      	ldr	r3, [pc, #220]	; (8003150 <xTaskRemoveFromEventList+0x198>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4313      	orrs	r3, r2
 8003076:	4a36      	ldr	r2, [pc, #216]	; (8003150 <xTaskRemoveFromEventList+0x198>)
 8003078:	6013      	str	r3, [r2, #0]
 800307a:	6a3b      	ldr	r3, [r7, #32]
 800307c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800307e:	4935      	ldr	r1, [pc, #212]	; (8003154 <xTaskRemoveFromEventList+0x19c>)
 8003080:	4613      	mov	r3, r2
 8003082:	009b      	lsls	r3, r3, #2
 8003084:	4413      	add	r3, r2
 8003086:	009b      	lsls	r3, r3, #2
 8003088:	440b      	add	r3, r1
 800308a:	3304      	adds	r3, #4
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	613b      	str	r3, [r7, #16]
 8003090:	6a3b      	ldr	r3, [r7, #32]
 8003092:	693a      	ldr	r2, [r7, #16]
 8003094:	609a      	str	r2, [r3, #8]
 8003096:	693b      	ldr	r3, [r7, #16]
 8003098:	689a      	ldr	r2, [r3, #8]
 800309a:	6a3b      	ldr	r3, [r7, #32]
 800309c:	60da      	str	r2, [r3, #12]
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	6a3a      	ldr	r2, [r7, #32]
 80030a4:	3204      	adds	r2, #4
 80030a6:	605a      	str	r2, [r3, #4]
 80030a8:	6a3b      	ldr	r3, [r7, #32]
 80030aa:	1d1a      	adds	r2, r3, #4
 80030ac:	693b      	ldr	r3, [r7, #16]
 80030ae:	609a      	str	r2, [r3, #8]
 80030b0:	6a3b      	ldr	r3, [r7, #32]
 80030b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030b4:	4613      	mov	r3, r2
 80030b6:	009b      	lsls	r3, r3, #2
 80030b8:	4413      	add	r3, r2
 80030ba:	009b      	lsls	r3, r3, #2
 80030bc:	4a25      	ldr	r2, [pc, #148]	; (8003154 <xTaskRemoveFromEventList+0x19c>)
 80030be:	441a      	add	r2, r3
 80030c0:	6a3b      	ldr	r3, [r7, #32]
 80030c2:	615a      	str	r2, [r3, #20]
 80030c4:	6a3b      	ldr	r3, [r7, #32]
 80030c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030c8:	4922      	ldr	r1, [pc, #136]	; (8003154 <xTaskRemoveFromEventList+0x19c>)
 80030ca:	4613      	mov	r3, r2
 80030cc:	009b      	lsls	r3, r3, #2
 80030ce:	4413      	add	r3, r2
 80030d0:	009b      	lsls	r3, r3, #2
 80030d2:	440b      	add	r3, r1
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	1c59      	adds	r1, r3, #1
 80030d8:	481e      	ldr	r0, [pc, #120]	; (8003154 <xTaskRemoveFromEventList+0x19c>)
 80030da:	4613      	mov	r3, r2
 80030dc:	009b      	lsls	r3, r3, #2
 80030de:	4413      	add	r3, r2
 80030e0:	009b      	lsls	r3, r3, #2
 80030e2:	4403      	add	r3, r0
 80030e4:	6019      	str	r1, [r3, #0]
 80030e6:	e01b      	b.n	8003120 <xTaskRemoveFromEventList+0x168>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80030e8:	4b1b      	ldr	r3, [pc, #108]	; (8003158 <xTaskRemoveFromEventList+0x1a0>)
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	61bb      	str	r3, [r7, #24]
 80030ee:	6a3b      	ldr	r3, [r7, #32]
 80030f0:	69ba      	ldr	r2, [r7, #24]
 80030f2:	61da      	str	r2, [r3, #28]
 80030f4:	69bb      	ldr	r3, [r7, #24]
 80030f6:	689a      	ldr	r2, [r3, #8]
 80030f8:	6a3b      	ldr	r3, [r7, #32]
 80030fa:	621a      	str	r2, [r3, #32]
 80030fc:	69bb      	ldr	r3, [r7, #24]
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	6a3a      	ldr	r2, [r7, #32]
 8003102:	3218      	adds	r2, #24
 8003104:	605a      	str	r2, [r3, #4]
 8003106:	6a3b      	ldr	r3, [r7, #32]
 8003108:	f103 0218 	add.w	r2, r3, #24
 800310c:	69bb      	ldr	r3, [r7, #24]
 800310e:	609a      	str	r2, [r3, #8]
 8003110:	6a3b      	ldr	r3, [r7, #32]
 8003112:	4a11      	ldr	r2, [pc, #68]	; (8003158 <xTaskRemoveFromEventList+0x1a0>)
 8003114:	629a      	str	r2, [r3, #40]	; 0x28
 8003116:	4b10      	ldr	r3, [pc, #64]	; (8003158 <xTaskRemoveFromEventList+0x1a0>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	3301      	adds	r3, #1
 800311c:	4a0e      	ldr	r2, [pc, #56]	; (8003158 <xTaskRemoveFromEventList+0x1a0>)
 800311e:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003120:	6a3b      	ldr	r3, [r7, #32]
 8003122:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003124:	4b0d      	ldr	r3, [pc, #52]	; (800315c <xTaskRemoveFromEventList+0x1a4>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800312a:	429a      	cmp	r2, r3
 800312c:	d905      	bls.n	800313a <xTaskRemoveFromEventList+0x182>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 800312e:	2301      	movs	r3, #1
 8003130:	627b      	str	r3, [r7, #36]	; 0x24

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8003132:	4b0b      	ldr	r3, [pc, #44]	; (8003160 <xTaskRemoveFromEventList+0x1a8>)
 8003134:	2201      	movs	r2, #1
 8003136:	601a      	str	r2, [r3, #0]
 8003138:	e001      	b.n	800313e <xTaskRemoveFromEventList+0x186>
    }
    else
    {
        xReturn = pdFALSE;
 800313a:	2300      	movs	r3, #0
 800313c:	627b      	str	r3, [r7, #36]	; 0x24
    }

    return xReturn;
 800313e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003140:	4618      	mov	r0, r3
 8003142:	372c      	adds	r7, #44	; 0x2c
 8003144:	46bd      	mov	sp, r7
 8003146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314a:	4770      	bx	lr
 800314c:	20012efc 	.word	0x20012efc
 8003150:	20012edc 	.word	0x20012edc
 8003154:	20012e00 	.word	0x20012e00
 8003158:	20012e94 	.word	0x20012e94
 800315c:	20012dfc 	.word	0x20012dfc
 8003160:	20012ee8 	.word	0x20012ee8

08003164 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003164:	b480      	push	{r7}
 8003166:	b083      	sub	sp, #12
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 800316c:	4b06      	ldr	r3, [pc, #24]	; (8003188 <vTaskInternalSetTimeOutState+0x24>)
 800316e:	681a      	ldr	r2, [r3, #0]
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8003174:	4b05      	ldr	r3, [pc, #20]	; (800318c <vTaskInternalSetTimeOutState+0x28>)
 8003176:	681a      	ldr	r2, [r3, #0]
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	605a      	str	r2, [r3, #4]
}
 800317c:	bf00      	nop
 800317e:	370c      	adds	r7, #12
 8003180:	46bd      	mov	sp, r7
 8003182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003186:	4770      	bx	lr
 8003188:	20012eec 	.word	0x20012eec
 800318c:	20012ed8 	.word	0x20012ed8

08003190 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b088      	sub	sp, #32
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
 8003198:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d10a      	bne.n	80031b6 <xTaskCheckForTimeOut+0x26>
        __asm volatile
 80031a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031a4:	f383 8811 	msr	BASEPRI, r3
 80031a8:	f3bf 8f6f 	isb	sy
 80031ac:	f3bf 8f4f 	dsb	sy
 80031b0:	613b      	str	r3, [r7, #16]
    }
 80031b2:	bf00      	nop
 80031b4:	e7fe      	b.n	80031b4 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d10a      	bne.n	80031d2 <xTaskCheckForTimeOut+0x42>
        __asm volatile
 80031bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031c0:	f383 8811 	msr	BASEPRI, r3
 80031c4:	f3bf 8f6f 	isb	sy
 80031c8:	f3bf 8f4f 	dsb	sy
 80031cc:	60fb      	str	r3, [r7, #12]
    }
 80031ce:	bf00      	nop
 80031d0:	e7fe      	b.n	80031d0 <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 80031d2:	f7fe fd11 	bl	8001bf8 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80031d6:	4b1f      	ldr	r3, [pc, #124]	; (8003254 <xTaskCheckForTimeOut+0xc4>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	69ba      	ldr	r2, [r7, #24]
 80031e2:	1ad3      	subs	r3, r2, r3
 80031e4:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031ee:	d102      	bne.n	80031f6 <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 80031f0:	2300      	movs	r3, #0
 80031f2:	61fb      	str	r3, [r7, #28]
 80031f4:	e026      	b.n	8003244 <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681a      	ldr	r2, [r3, #0]
 80031fa:	4b17      	ldr	r3, [pc, #92]	; (8003258 <xTaskCheckForTimeOut+0xc8>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	429a      	cmp	r2, r3
 8003200:	d00a      	beq.n	8003218 <xTaskCheckForTimeOut+0x88>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	69ba      	ldr	r2, [r7, #24]
 8003208:	429a      	cmp	r2, r3
 800320a:	d305      	bcc.n	8003218 <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 800320c:	2301      	movs	r3, #1
 800320e:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	2200      	movs	r2, #0
 8003214:	601a      	str	r2, [r3, #0]
 8003216:	e015      	b.n	8003244 <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	697a      	ldr	r2, [r7, #20]
 800321e:	429a      	cmp	r2, r3
 8003220:	d20b      	bcs.n	800323a <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	681a      	ldr	r2, [r3, #0]
 8003226:	697b      	ldr	r3, [r7, #20]
 8003228:	1ad2      	subs	r2, r2, r3
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 800322e:	6878      	ldr	r0, [r7, #4]
 8003230:	f7ff ff98 	bl	8003164 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8003234:	2300      	movs	r3, #0
 8003236:	61fb      	str	r3, [r7, #28]
 8003238:	e004      	b.n	8003244 <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	2200      	movs	r2, #0
 800323e:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8003240:	2301      	movs	r3, #1
 8003242:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8003244:	f7fe fd08 	bl	8001c58 <vPortExitCritical>

    return xReturn;
 8003248:	69fb      	ldr	r3, [r7, #28]
}
 800324a:	4618      	mov	r0, r3
 800324c:	3720      	adds	r7, #32
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}
 8003252:	bf00      	nop
 8003254:	20012ed8 	.word	0x20012ed8
 8003258:	20012eec 	.word	0x20012eec

0800325c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800325c:	b480      	push	{r7}
 800325e:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8003260:	4b03      	ldr	r3, [pc, #12]	; (8003270 <vTaskMissedYield+0x14>)
 8003262:	2201      	movs	r2, #1
 8003264:	601a      	str	r2, [r3, #0]
}
 8003266:	bf00      	nop
 8003268:	46bd      	mov	sp, r7
 800326a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326e:	4770      	bx	lr
 8003270:	20012ee8 	.word	0x20012ee8

08003274 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b082      	sub	sp, #8
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 800327c:	f000 f852 	bl	8003324 <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003280:	4b06      	ldr	r3, [pc, #24]	; (800329c <prvIdleTask+0x28>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	2b01      	cmp	r3, #1
 8003286:	d9f9      	bls.n	800327c <prvIdleTask+0x8>
            {
                taskYIELD();
 8003288:	4b05      	ldr	r3, [pc, #20]	; (80032a0 <prvIdleTask+0x2c>)
 800328a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800328e:	601a      	str	r2, [r3, #0]
 8003290:	f3bf 8f4f 	dsb	sy
 8003294:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8003298:	e7f0      	b.n	800327c <prvIdleTask+0x8>
 800329a:	bf00      	nop
 800329c:	20012e00 	.word	0x20012e00
 80032a0:	e000ed04 	.word	0xe000ed04

080032a4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b082      	sub	sp, #8
 80032a8:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80032aa:	2300      	movs	r3, #0
 80032ac:	607b      	str	r3, [r7, #4]
 80032ae:	e00c      	b.n	80032ca <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80032b0:	687a      	ldr	r2, [r7, #4]
 80032b2:	4613      	mov	r3, r2
 80032b4:	009b      	lsls	r3, r3, #2
 80032b6:	4413      	add	r3, r2
 80032b8:	009b      	lsls	r3, r3, #2
 80032ba:	4a12      	ldr	r2, [pc, #72]	; (8003304 <prvInitialiseTaskLists+0x60>)
 80032bc:	4413      	add	r3, r2
 80032be:	4618      	mov	r0, r3
 80032c0:	f7fd fe9e 	bl	8001000 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	3301      	adds	r3, #1
 80032c8:	607b      	str	r3, [r7, #4]
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2b04      	cmp	r3, #4
 80032ce:	d9ef      	bls.n	80032b0 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80032d0:	480d      	ldr	r0, [pc, #52]	; (8003308 <prvInitialiseTaskLists+0x64>)
 80032d2:	f7fd fe95 	bl	8001000 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80032d6:	480d      	ldr	r0, [pc, #52]	; (800330c <prvInitialiseTaskLists+0x68>)
 80032d8:	f7fd fe92 	bl	8001000 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80032dc:	480c      	ldr	r0, [pc, #48]	; (8003310 <prvInitialiseTaskLists+0x6c>)
 80032de:	f7fd fe8f 	bl	8001000 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 80032e2:	480c      	ldr	r0, [pc, #48]	; (8003314 <prvInitialiseTaskLists+0x70>)
 80032e4:	f7fd fe8c 	bl	8001000 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 80032e8:	480b      	ldr	r0, [pc, #44]	; (8003318 <prvInitialiseTaskLists+0x74>)
 80032ea:	f7fd fe89 	bl	8001000 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80032ee:	4b0b      	ldr	r3, [pc, #44]	; (800331c <prvInitialiseTaskLists+0x78>)
 80032f0:	4a05      	ldr	r2, [pc, #20]	; (8003308 <prvInitialiseTaskLists+0x64>)
 80032f2:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80032f4:	4b0a      	ldr	r3, [pc, #40]	; (8003320 <prvInitialiseTaskLists+0x7c>)
 80032f6:	4a05      	ldr	r2, [pc, #20]	; (800330c <prvInitialiseTaskLists+0x68>)
 80032f8:	601a      	str	r2, [r3, #0]
}
 80032fa:	bf00      	nop
 80032fc:	3708      	adds	r7, #8
 80032fe:	46bd      	mov	sp, r7
 8003300:	bd80      	pop	{r7, pc}
 8003302:	bf00      	nop
 8003304:	20012e00 	.word	0x20012e00
 8003308:	20012e64 	.word	0x20012e64
 800330c:	20012e78 	.word	0x20012e78
 8003310:	20012e94 	.word	0x20012e94
 8003314:	20012ea8 	.word	0x20012ea8
 8003318:	20012ec0 	.word	0x20012ec0
 800331c:	20012e8c 	.word	0x20012e8c
 8003320:	20012e90 	.word	0x20012e90

08003324 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b082      	sub	sp, #8
 8003328:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800332a:	e019      	b.n	8003360 <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 800332c:	f7fe fc64 	bl	8001bf8 <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003330:	4b10      	ldr	r3, [pc, #64]	; (8003374 <prvCheckTasksWaitingTermination+0x50>)
 8003332:	68db      	ldr	r3, [r3, #12]
 8003334:	68db      	ldr	r3, [r3, #12]
 8003336:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	3304      	adds	r3, #4
 800333c:	4618      	mov	r0, r3
 800333e:	f7fd fec5 	bl	80010cc <uxListRemove>
                --uxCurrentNumberOfTasks;
 8003342:	4b0d      	ldr	r3, [pc, #52]	; (8003378 <prvCheckTasksWaitingTermination+0x54>)
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	3b01      	subs	r3, #1
 8003348:	4a0b      	ldr	r2, [pc, #44]	; (8003378 <prvCheckTasksWaitingTermination+0x54>)
 800334a:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 800334c:	4b0b      	ldr	r3, [pc, #44]	; (800337c <prvCheckTasksWaitingTermination+0x58>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	3b01      	subs	r3, #1
 8003352:	4a0a      	ldr	r2, [pc, #40]	; (800337c <prvCheckTasksWaitingTermination+0x58>)
 8003354:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 8003356:	f7fe fc7f 	bl	8001c58 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 800335a:	6878      	ldr	r0, [r7, #4]
 800335c:	f000 f810 	bl	8003380 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003360:	4b06      	ldr	r3, [pc, #24]	; (800337c <prvCheckTasksWaitingTermination+0x58>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	2b00      	cmp	r3, #0
 8003366:	d1e1      	bne.n	800332c <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8003368:	bf00      	nop
 800336a:	bf00      	nop
 800336c:	3708      	adds	r7, #8
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}
 8003372:	bf00      	nop
 8003374:	20012ea8 	.word	0x20012ea8
 8003378:	20012ed4 	.word	0x20012ed4
 800337c:	20012ebc 	.word	0x20012ebc

08003380 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8003380:	b580      	push	{r7, lr}
 8003382:	b082      	sub	sp, #8
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800338c:	4618      	mov	r0, r3
 800338e:	f7fd fba9 	bl	8000ae4 <vPortFree>
            vPortFree( pxTCB );
 8003392:	6878      	ldr	r0, [r7, #4]
 8003394:	f7fd fba6 	bl	8000ae4 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8003398:	bf00      	nop
 800339a:	3708      	adds	r7, #8
 800339c:	46bd      	mov	sp, r7
 800339e:	bd80      	pop	{r7, pc}

080033a0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80033a0:	b480      	push	{r7}
 80033a2:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80033a4:	4b0a      	ldr	r3, [pc, #40]	; (80033d0 <prvResetNextTaskUnblockTime+0x30>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d104      	bne.n	80033b8 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80033ae:	4b09      	ldr	r3, [pc, #36]	; (80033d4 <prvResetNextTaskUnblockTime+0x34>)
 80033b0:	f04f 32ff 	mov.w	r2, #4294967295
 80033b4:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80033b6:	e005      	b.n	80033c4 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80033b8:	4b05      	ldr	r3, [pc, #20]	; (80033d0 <prvResetNextTaskUnblockTime+0x30>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	68db      	ldr	r3, [r3, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a04      	ldr	r2, [pc, #16]	; (80033d4 <prvResetNextTaskUnblockTime+0x34>)
 80033c2:	6013      	str	r3, [r2, #0]
}
 80033c4:	bf00      	nop
 80033c6:	46bd      	mov	sp, r7
 80033c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033cc:	4770      	bx	lr
 80033ce:	bf00      	nop
 80033d0:	20012e8c 	.word	0x20012e8c
 80033d4:	20012ef4 	.word	0x20012ef4

080033d8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 80033d8:	b480      	push	{r7}
 80033da:	b083      	sub	sp, #12
 80033dc:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 80033de:	4b0b      	ldr	r3, [pc, #44]	; (800340c <xTaskGetSchedulerState+0x34>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d102      	bne.n	80033ec <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 80033e6:	2301      	movs	r3, #1
 80033e8:	607b      	str	r3, [r7, #4]
 80033ea:	e008      	b.n	80033fe <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80033ec:	4b08      	ldr	r3, [pc, #32]	; (8003410 <xTaskGetSchedulerState+0x38>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d102      	bne.n	80033fa <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 80033f4:	2302      	movs	r3, #2
 80033f6:	607b      	str	r3, [r7, #4]
 80033f8:	e001      	b.n	80033fe <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 80033fa:	2300      	movs	r3, #0
 80033fc:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 80033fe:	687b      	ldr	r3, [r7, #4]
    }
 8003400:	4618      	mov	r0, r3
 8003402:	370c      	adds	r7, #12
 8003404:	46bd      	mov	sp, r7
 8003406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340a:	4770      	bx	lr
 800340c:	20012ee0 	.word	0x20012ee0
 8003410:	20012efc 	.word	0x20012efc

08003414 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b086      	sub	sp, #24
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
 800341c:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 800341e:	4b36      	ldr	r3, [pc, #216]	; (80034f8 <prvAddCurrentTaskToDelayedList+0xe4>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003424:	4b35      	ldr	r3, [pc, #212]	; (80034fc <prvAddCurrentTaskToDelayedList+0xe8>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	3304      	adds	r3, #4
 800342a:	4618      	mov	r0, r3
 800342c:	f7fd fe4e 	bl	80010cc <uxListRemove>
 8003430:	4603      	mov	r3, r0
 8003432:	2b00      	cmp	r3, #0
 8003434:	d10b      	bne.n	800344e <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8003436:	4b31      	ldr	r3, [pc, #196]	; (80034fc <prvAddCurrentTaskToDelayedList+0xe8>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800343c:	2201      	movs	r2, #1
 800343e:	fa02 f303 	lsl.w	r3, r2, r3
 8003442:	43da      	mvns	r2, r3
 8003444:	4b2e      	ldr	r3, [pc, #184]	; (8003500 <prvAddCurrentTaskToDelayedList+0xec>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4013      	ands	r3, r2
 800344a:	4a2d      	ldr	r2, [pc, #180]	; (8003500 <prvAddCurrentTaskToDelayedList+0xec>)
 800344c:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003454:	d124      	bne.n	80034a0 <prvAddCurrentTaskToDelayedList+0x8c>
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d021      	beq.n	80034a0 <prvAddCurrentTaskToDelayedList+0x8c>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800345c:	4b29      	ldr	r3, [pc, #164]	; (8003504 <prvAddCurrentTaskToDelayedList+0xf0>)
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	613b      	str	r3, [r7, #16]
 8003462:	4b26      	ldr	r3, [pc, #152]	; (80034fc <prvAddCurrentTaskToDelayedList+0xe8>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	693a      	ldr	r2, [r7, #16]
 8003468:	609a      	str	r2, [r3, #8]
 800346a:	4b24      	ldr	r3, [pc, #144]	; (80034fc <prvAddCurrentTaskToDelayedList+0xe8>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	693a      	ldr	r2, [r7, #16]
 8003470:	6892      	ldr	r2, [r2, #8]
 8003472:	60da      	str	r2, [r3, #12]
 8003474:	4b21      	ldr	r3, [pc, #132]	; (80034fc <prvAddCurrentTaskToDelayedList+0xe8>)
 8003476:	681a      	ldr	r2, [r3, #0]
 8003478:	693b      	ldr	r3, [r7, #16]
 800347a:	689b      	ldr	r3, [r3, #8]
 800347c:	3204      	adds	r2, #4
 800347e:	605a      	str	r2, [r3, #4]
 8003480:	4b1e      	ldr	r3, [pc, #120]	; (80034fc <prvAddCurrentTaskToDelayedList+0xe8>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	1d1a      	adds	r2, r3, #4
 8003486:	693b      	ldr	r3, [r7, #16]
 8003488:	609a      	str	r2, [r3, #8]
 800348a:	4b1c      	ldr	r3, [pc, #112]	; (80034fc <prvAddCurrentTaskToDelayedList+0xe8>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4a1d      	ldr	r2, [pc, #116]	; (8003504 <prvAddCurrentTaskToDelayedList+0xf0>)
 8003490:	615a      	str	r2, [r3, #20]
 8003492:	4b1c      	ldr	r3, [pc, #112]	; (8003504 <prvAddCurrentTaskToDelayedList+0xf0>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	3301      	adds	r3, #1
 8003498:	4a1a      	ldr	r2, [pc, #104]	; (8003504 <prvAddCurrentTaskToDelayedList+0xf0>)
 800349a:	6013      	str	r3, [r2, #0]
 800349c:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 800349e:	e026      	b.n	80034ee <prvAddCurrentTaskToDelayedList+0xda>
            xTimeToWake = xConstTickCount + xTicksToWait;
 80034a0:	697a      	ldr	r2, [r7, #20]
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	4413      	add	r3, r2
 80034a6:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80034a8:	4b14      	ldr	r3, [pc, #80]	; (80034fc <prvAddCurrentTaskToDelayedList+0xe8>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	68fa      	ldr	r2, [r7, #12]
 80034ae:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 80034b0:	68fa      	ldr	r2, [r7, #12]
 80034b2:	697b      	ldr	r3, [r7, #20]
 80034b4:	429a      	cmp	r2, r3
 80034b6:	d209      	bcs.n	80034cc <prvAddCurrentTaskToDelayedList+0xb8>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80034b8:	4b13      	ldr	r3, [pc, #76]	; (8003508 <prvAddCurrentTaskToDelayedList+0xf4>)
 80034ba:	681a      	ldr	r2, [r3, #0]
 80034bc:	4b0f      	ldr	r3, [pc, #60]	; (80034fc <prvAddCurrentTaskToDelayedList+0xe8>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	3304      	adds	r3, #4
 80034c2:	4619      	mov	r1, r3
 80034c4:	4610      	mov	r0, r2
 80034c6:	f7fd fdc8 	bl	800105a <vListInsert>
}
 80034ca:	e010      	b.n	80034ee <prvAddCurrentTaskToDelayedList+0xda>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80034cc:	4b0f      	ldr	r3, [pc, #60]	; (800350c <prvAddCurrentTaskToDelayedList+0xf8>)
 80034ce:	681a      	ldr	r2, [r3, #0]
 80034d0:	4b0a      	ldr	r3, [pc, #40]	; (80034fc <prvAddCurrentTaskToDelayedList+0xe8>)
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	3304      	adds	r3, #4
 80034d6:	4619      	mov	r1, r3
 80034d8:	4610      	mov	r0, r2
 80034da:	f7fd fdbe 	bl	800105a <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 80034de:	4b0c      	ldr	r3, [pc, #48]	; (8003510 <prvAddCurrentTaskToDelayedList+0xfc>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	68fa      	ldr	r2, [r7, #12]
 80034e4:	429a      	cmp	r2, r3
 80034e6:	d202      	bcs.n	80034ee <prvAddCurrentTaskToDelayedList+0xda>
                    xNextTaskUnblockTime = xTimeToWake;
 80034e8:	4a09      	ldr	r2, [pc, #36]	; (8003510 <prvAddCurrentTaskToDelayedList+0xfc>)
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	6013      	str	r3, [r2, #0]
}
 80034ee:	bf00      	nop
 80034f0:	3718      	adds	r7, #24
 80034f2:	46bd      	mov	sp, r7
 80034f4:	bd80      	pop	{r7, pc}
 80034f6:	bf00      	nop
 80034f8:	20012ed8 	.word	0x20012ed8
 80034fc:	20012dfc 	.word	0x20012dfc
 8003500:	20012edc 	.word	0x20012edc
 8003504:	20012ec0 	.word	0x20012ec0
 8003508:	20012e90 	.word	0x20012e90
 800350c:	20012e8c 	.word	0x20012e8c
 8003510:	20012ef4 	.word	0x20012ef4

08003514 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b086      	sub	sp, #24
 8003518:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800351a:	f107 0308 	add.w	r3, r7, #8
 800351e:	2200      	movs	r2, #0
 8003520:	601a      	str	r2, [r3, #0]
 8003522:	605a      	str	r2, [r3, #4]
 8003524:	609a      	str	r2, [r3, #8]
 8003526:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003528:	463b      	mov	r3, r7
 800352a:	2200      	movs	r2, #0
 800352c:	601a      	str	r2, [r3, #0]
 800352e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003530:	4b1d      	ldr	r3, [pc, #116]	; (80035a8 <MX_TIM2_Init+0x94>)
 8003532:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003536:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 8003538:	4b1b      	ldr	r3, [pc, #108]	; (80035a8 <MX_TIM2_Init+0x94>)
 800353a:	2253      	movs	r2, #83	; 0x53
 800353c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800353e:	4b1a      	ldr	r3, [pc, #104]	; (80035a8 <MX_TIM2_Init+0x94>)
 8003540:	2200      	movs	r2, #0
 8003542:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8003544:	4b18      	ldr	r3, [pc, #96]	; (80035a8 <MX_TIM2_Init+0x94>)
 8003546:	f04f 32ff 	mov.w	r2, #4294967295
 800354a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800354c:	4b16      	ldr	r3, [pc, #88]	; (80035a8 <MX_TIM2_Init+0x94>)
 800354e:	2200      	movs	r2, #0
 8003550:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003552:	4b15      	ldr	r3, [pc, #84]	; (80035a8 <MX_TIM2_Init+0x94>)
 8003554:	2200      	movs	r2, #0
 8003556:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003558:	4813      	ldr	r0, [pc, #76]	; (80035a8 <MX_TIM2_Init+0x94>)
 800355a:	f001 fc91 	bl	8004e80 <HAL_TIM_Base_Init>
 800355e:	4603      	mov	r3, r0
 8003560:	2b00      	cmp	r3, #0
 8003562:	d001      	beq.n	8003568 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8003564:	f7fe fa14 	bl	8001990 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003568:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800356c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800356e:	f107 0308 	add.w	r3, r7, #8
 8003572:	4619      	mov	r1, r3
 8003574:	480c      	ldr	r0, [pc, #48]	; (80035a8 <MX_TIM2_Init+0x94>)
 8003576:	f001 fedb 	bl	8005330 <HAL_TIM_ConfigClockSource>
 800357a:	4603      	mov	r3, r0
 800357c:	2b00      	cmp	r3, #0
 800357e:	d001      	beq.n	8003584 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8003580:	f7fe fa06 	bl	8001990 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003584:	2300      	movs	r3, #0
 8003586:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003588:	2300      	movs	r3, #0
 800358a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800358c:	463b      	mov	r3, r7
 800358e:	4619      	mov	r1, r3
 8003590:	4805      	ldr	r0, [pc, #20]	; (80035a8 <MX_TIM2_Init+0x94>)
 8003592:	f002 f8f7 	bl	8005784 <HAL_TIMEx_MasterConfigSynchronization>
 8003596:	4603      	mov	r3, r0
 8003598:	2b00      	cmp	r3, #0
 800359a:	d001      	beq.n	80035a0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800359c:	f7fe f9f8 	bl	8001990 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80035a0:	bf00      	nop
 80035a2:	3718      	adds	r7, #24
 80035a4:	46bd      	mov	sp, r7
 80035a6:	bd80      	pop	{r7, pc}
 80035a8:	20012f00 	.word	0x20012f00

080035ac <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80035ac:	b480      	push	{r7}
 80035ae:	b085      	sub	sp, #20
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035bc:	d10d      	bne.n	80035da <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80035be:	2300      	movs	r3, #0
 80035c0:	60fb      	str	r3, [r7, #12]
 80035c2:	4b09      	ldr	r3, [pc, #36]	; (80035e8 <HAL_TIM_Base_MspInit+0x3c>)
 80035c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035c6:	4a08      	ldr	r2, [pc, #32]	; (80035e8 <HAL_TIM_Base_MspInit+0x3c>)
 80035c8:	f043 0301 	orr.w	r3, r3, #1
 80035cc:	6413      	str	r3, [r2, #64]	; 0x40
 80035ce:	4b06      	ldr	r3, [pc, #24]	; (80035e8 <HAL_TIM_Base_MspInit+0x3c>)
 80035d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035d2:	f003 0301 	and.w	r3, r3, #1
 80035d6:	60fb      	str	r3, [r7, #12]
 80035d8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80035da:	bf00      	nop
 80035dc:	3714      	adds	r7, #20
 80035de:	46bd      	mov	sp, r7
 80035e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e4:	4770      	bx	lr
 80035e6:	bf00      	nop
 80035e8:	40023800 	.word	0x40023800

080035ec <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b084      	sub	sp, #16
 80035f0:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 80035f2:	2300      	movs	r3, #0
 80035f4:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 80035f6:	f000 fa47 	bl	8003a88 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 80035fa:	4b11      	ldr	r3, [pc, #68]	; (8003640 <xTimerCreateTimerTask+0x54>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d00b      	beq.n	800361a <xTimerCreateTimerTask+0x2e>
                    xReturn = pdPASS;
                }
            }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
            {
                xReturn = xTaskCreate( prvTimerTask,
 8003602:	4b10      	ldr	r3, [pc, #64]	; (8003644 <xTimerCreateTimerTask+0x58>)
 8003604:	9301      	str	r3, [sp, #4]
 8003606:	2302      	movs	r3, #2
 8003608:	9300      	str	r3, [sp, #0]
 800360a:	2300      	movs	r3, #0
 800360c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003610:	490d      	ldr	r1, [pc, #52]	; (8003648 <xTimerCreateTimerTask+0x5c>)
 8003612:	480e      	ldr	r0, [pc, #56]	; (800364c <xTimerCreateTimerTask+0x60>)
 8003614:	f7fe ffea 	bl	80025ec <xTaskCreate>
 8003618:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d10a      	bne.n	8003636 <xTimerCreateTimerTask+0x4a>
        __asm volatile
 8003620:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003624:	f383 8811 	msr	BASEPRI, r3
 8003628:	f3bf 8f6f 	isb	sy
 800362c:	f3bf 8f4f 	dsb	sy
 8003630:	603b      	str	r3, [r7, #0]
    }
 8003632:	bf00      	nop
 8003634:	e7fe      	b.n	8003634 <xTimerCreateTimerTask+0x48>
        return xReturn;
 8003636:	687b      	ldr	r3, [r7, #4]
    }
 8003638:	4618      	mov	r0, r3
 800363a:	3708      	adds	r7, #8
 800363c:	46bd      	mov	sp, r7
 800363e:	bd80      	pop	{r7, pc}
 8003640:	20012f78 	.word	0x20012f78
 8003644:	20012f7c 	.word	0x20012f7c
 8003648:	08006270 	.word	0x08006270
 800364c:	080036f5 	.word	0x080036f5

08003650 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8003650:	b580      	push	{r7, lr}
 8003652:	b084      	sub	sp, #16
 8003654:	af00      	add	r7, sp, #0
 8003656:	60f8      	str	r0, [r7, #12]
 8003658:	60b9      	str	r1, [r7, #8]
 800365a:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 800365c:	e008      	b.n	8003670 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	699b      	ldr	r3, [r3, #24]
 8003662:	68ba      	ldr	r2, [r7, #8]
 8003664:	4413      	add	r3, r2
 8003666:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	6a1b      	ldr	r3, [r3, #32]
 800366c:	68f8      	ldr	r0, [r7, #12]
 800366e:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	699a      	ldr	r2, [r3, #24]
 8003674:	68bb      	ldr	r3, [r7, #8]
 8003676:	18d1      	adds	r1, r2, r3
 8003678:	68bb      	ldr	r3, [r7, #8]
 800367a:	687a      	ldr	r2, [r7, #4]
 800367c:	68f8      	ldr	r0, [r7, #12]
 800367e:	f000 f8dd 	bl	800383c <prvInsertTimerInActiveList>
 8003682:	4603      	mov	r3, r0
 8003684:	2b00      	cmp	r3, #0
 8003686:	d1ea      	bne.n	800365e <prvReloadTimer+0xe>
        }
    }
 8003688:	bf00      	nop
 800368a:	bf00      	nop
 800368c:	3710      	adds	r7, #16
 800368e:	46bd      	mov	sp, r7
 8003690:	bd80      	pop	{r7, pc}
	...

08003694 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8003694:	b580      	push	{r7, lr}
 8003696:	b084      	sub	sp, #16
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
 800369c:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800369e:	4b14      	ldr	r3, [pc, #80]	; (80036f0 <prvProcessExpiredTimer+0x5c>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	68db      	ldr	r3, [r3, #12]
 80036a4:	68db      	ldr	r3, [r3, #12]
 80036a6:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	3304      	adds	r3, #4
 80036ac:	4618      	mov	r0, r3
 80036ae:	f7fd fd0d 	bl	80010cc <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80036b8:	f003 0304 	and.w	r3, r3, #4
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d005      	beq.n	80036cc <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 80036c0:	683a      	ldr	r2, [r7, #0]
 80036c2:	6879      	ldr	r1, [r7, #4]
 80036c4:	68f8      	ldr	r0, [r7, #12]
 80036c6:	f7ff ffc3 	bl	8003650 <prvReloadTimer>
 80036ca:	e008      	b.n	80036de <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80036d2:	f023 0301 	bic.w	r3, r3, #1
 80036d6:	b2da      	uxtb	r2, r3
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	6a1b      	ldr	r3, [r3, #32]
 80036e2:	68f8      	ldr	r0, [r7, #12]
 80036e4:	4798      	blx	r3
    }
 80036e6:	bf00      	nop
 80036e8:	3710      	adds	r7, #16
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bd80      	pop	{r7, pc}
 80036ee:	bf00      	nop
 80036f0:	20012f70 	.word	0x20012f70

080036f4 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b084      	sub	sp, #16
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80036fc:	f107 0308 	add.w	r3, r7, #8
 8003700:	4618      	mov	r0, r3
 8003702:	f000 f857 	bl	80037b4 <prvGetNextExpireTime>
 8003706:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	4619      	mov	r1, r3
 800370c:	68f8      	ldr	r0, [r7, #12]
 800370e:	f000 f803 	bl	8003718 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8003712:	f000 f8d5 	bl	80038c0 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003716:	e7f1      	b.n	80036fc <prvTimerTask+0x8>

08003718 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8003718:	b580      	push	{r7, lr}
 800371a:	b084      	sub	sp, #16
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
 8003720:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8003722:	f7ff f953 	bl	80029cc <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003726:	f107 0308 	add.w	r3, r7, #8
 800372a:	4618      	mov	r0, r3
 800372c:	f000 f866 	bl	80037fc <prvSampleTimeNow>
 8003730:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8003732:	68bb      	ldr	r3, [r7, #8]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d130      	bne.n	800379a <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d10a      	bne.n	8003754 <prvProcessTimerOrBlockTask+0x3c>
 800373e:	687a      	ldr	r2, [r7, #4]
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	429a      	cmp	r2, r3
 8003744:	d806      	bhi.n	8003754 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8003746:	f7ff f94f 	bl	80029e8 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800374a:	68f9      	ldr	r1, [r7, #12]
 800374c:	6878      	ldr	r0, [r7, #4]
 800374e:	f7ff ffa1 	bl	8003694 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8003752:	e024      	b.n	800379e <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d008      	beq.n	800376c <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800375a:	4b13      	ldr	r3, [pc, #76]	; (80037a8 <prvProcessTimerOrBlockTask+0x90>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	2b00      	cmp	r3, #0
 8003762:	d101      	bne.n	8003768 <prvProcessTimerOrBlockTask+0x50>
 8003764:	2301      	movs	r3, #1
 8003766:	e000      	b.n	800376a <prvProcessTimerOrBlockTask+0x52>
 8003768:	2300      	movs	r3, #0
 800376a:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800376c:	4b0f      	ldr	r3, [pc, #60]	; (80037ac <prvProcessTimerOrBlockTask+0x94>)
 800376e:	6818      	ldr	r0, [r3, #0]
 8003770:	687a      	ldr	r2, [r7, #4]
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	1ad3      	subs	r3, r2, r3
 8003776:	683a      	ldr	r2, [r7, #0]
 8003778:	4619      	mov	r1, r3
 800377a:	f7fe fddd 	bl	8002338 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 800377e:	f7ff f933 	bl	80029e8 <xTaskResumeAll>
 8003782:	4603      	mov	r3, r0
 8003784:	2b00      	cmp	r3, #0
 8003786:	d10a      	bne.n	800379e <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8003788:	4b09      	ldr	r3, [pc, #36]	; (80037b0 <prvProcessTimerOrBlockTask+0x98>)
 800378a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800378e:	601a      	str	r2, [r3, #0]
 8003790:	f3bf 8f4f 	dsb	sy
 8003794:	f3bf 8f6f 	isb	sy
    }
 8003798:	e001      	b.n	800379e <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 800379a:	f7ff f925 	bl	80029e8 <xTaskResumeAll>
    }
 800379e:	bf00      	nop
 80037a0:	3710      	adds	r7, #16
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}
 80037a6:	bf00      	nop
 80037a8:	20012f74 	.word	0x20012f74
 80037ac:	20012f78 	.word	0x20012f78
 80037b0:	e000ed04 	.word	0xe000ed04

080037b4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 80037b4:	b480      	push	{r7}
 80037b6:	b085      	sub	sp, #20
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80037bc:	4b0e      	ldr	r3, [pc, #56]	; (80037f8 <prvGetNextExpireTime+0x44>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d101      	bne.n	80037ca <prvGetNextExpireTime+0x16>
 80037c6:	2201      	movs	r2, #1
 80037c8:	e000      	b.n	80037cc <prvGetNextExpireTime+0x18>
 80037ca:	2200      	movs	r2, #0
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d105      	bne.n	80037e4 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80037d8:	4b07      	ldr	r3, [pc, #28]	; (80037f8 <prvGetNextExpireTime+0x44>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	68db      	ldr	r3, [r3, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	60fb      	str	r3, [r7, #12]
 80037e2:	e001      	b.n	80037e8 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 80037e4:	2300      	movs	r3, #0
 80037e6:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 80037e8:	68fb      	ldr	r3, [r7, #12]
    }
 80037ea:	4618      	mov	r0, r3
 80037ec:	3714      	adds	r7, #20
 80037ee:	46bd      	mov	sp, r7
 80037f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f4:	4770      	bx	lr
 80037f6:	bf00      	nop
 80037f8:	20012f70 	.word	0x20012f70

080037fc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b084      	sub	sp, #16
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8003804:	f7ff f9ec 	bl	8002be0 <xTaskGetTickCount>
 8003808:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 800380a:	4b0b      	ldr	r3, [pc, #44]	; (8003838 <prvSampleTimeNow+0x3c>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	68fa      	ldr	r2, [r7, #12]
 8003810:	429a      	cmp	r2, r3
 8003812:	d205      	bcs.n	8003820 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8003814:	f000 f912 	bl	8003a3c <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2201      	movs	r2, #1
 800381c:	601a      	str	r2, [r3, #0]
 800381e:	e002      	b.n	8003826 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2200      	movs	r2, #0
 8003824:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8003826:	4a04      	ldr	r2, [pc, #16]	; (8003838 <prvSampleTimeNow+0x3c>)
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 800382c:	68fb      	ldr	r3, [r7, #12]
    }
 800382e:	4618      	mov	r0, r3
 8003830:	3710      	adds	r7, #16
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}
 8003836:	bf00      	nop
 8003838:	20012f80 	.word	0x20012f80

0800383c <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 800383c:	b580      	push	{r7, lr}
 800383e:	b086      	sub	sp, #24
 8003840:	af00      	add	r7, sp, #0
 8003842:	60f8      	str	r0, [r7, #12]
 8003844:	60b9      	str	r1, [r7, #8]
 8003846:	607a      	str	r2, [r7, #4]
 8003848:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 800384a:	2300      	movs	r3, #0
 800384c:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	68ba      	ldr	r2, [r7, #8]
 8003852:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	68fa      	ldr	r2, [r7, #12]
 8003858:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 800385a:	68ba      	ldr	r2, [r7, #8]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	429a      	cmp	r2, r3
 8003860:	d812      	bhi.n	8003888 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003862:	687a      	ldr	r2, [r7, #4]
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	1ad2      	subs	r2, r2, r3
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	699b      	ldr	r3, [r3, #24]
 800386c:	429a      	cmp	r2, r3
 800386e:	d302      	bcc.n	8003876 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8003870:	2301      	movs	r3, #1
 8003872:	617b      	str	r3, [r7, #20]
 8003874:	e01b      	b.n	80038ae <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003876:	4b10      	ldr	r3, [pc, #64]	; (80038b8 <prvInsertTimerInActiveList+0x7c>)
 8003878:	681a      	ldr	r2, [r3, #0]
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	3304      	adds	r3, #4
 800387e:	4619      	mov	r1, r3
 8003880:	4610      	mov	r0, r2
 8003882:	f7fd fbea 	bl	800105a <vListInsert>
 8003886:	e012      	b.n	80038ae <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003888:	687a      	ldr	r2, [r7, #4]
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	429a      	cmp	r2, r3
 800388e:	d206      	bcs.n	800389e <prvInsertTimerInActiveList+0x62>
 8003890:	68ba      	ldr	r2, [r7, #8]
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	429a      	cmp	r2, r3
 8003896:	d302      	bcc.n	800389e <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8003898:	2301      	movs	r3, #1
 800389a:	617b      	str	r3, [r7, #20]
 800389c:	e007      	b.n	80038ae <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800389e:	4b07      	ldr	r3, [pc, #28]	; (80038bc <prvInsertTimerInActiveList+0x80>)
 80038a0:	681a      	ldr	r2, [r3, #0]
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	3304      	adds	r3, #4
 80038a6:	4619      	mov	r1, r3
 80038a8:	4610      	mov	r0, r2
 80038aa:	f7fd fbd6 	bl	800105a <vListInsert>
            }
        }

        return xProcessTimerNow;
 80038ae:	697b      	ldr	r3, [r7, #20]
    }
 80038b0:	4618      	mov	r0, r3
 80038b2:	3718      	adds	r7, #24
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bd80      	pop	{r7, pc}
 80038b8:	20012f74 	.word	0x20012f74
 80038bc:	20012f70 	.word	0x20012f70

080038c0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b088      	sub	sp, #32
 80038c4:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80038c6:	e0a6      	b.n	8003a16 <prvProcessReceivedCommands+0x156>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80038c8:	68bb      	ldr	r3, [r7, #8]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	f2c0 80a2 	blt.w	8003a14 <prvProcessReceivedCommands+0x154>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80038d0:	693b      	ldr	r3, [r7, #16]
 80038d2:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80038d4:	69fb      	ldr	r3, [r7, #28]
 80038d6:	695b      	ldr	r3, [r3, #20]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d004      	beq.n	80038e6 <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80038dc:	69fb      	ldr	r3, [r7, #28]
 80038de:	3304      	adds	r3, #4
 80038e0:	4618      	mov	r0, r3
 80038e2:	f7fd fbf3 	bl	80010cc <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80038e6:	1d3b      	adds	r3, r7, #4
 80038e8:	4618      	mov	r0, r3
 80038ea:	f7ff ff87 	bl	80037fc <prvSampleTimeNow>
 80038ee:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 80038f0:	68bb      	ldr	r3, [r7, #8]
 80038f2:	3b01      	subs	r3, #1
 80038f4:	2b08      	cmp	r3, #8
 80038f6:	f200 808e 	bhi.w	8003a16 <prvProcessReceivedCommands+0x156>
 80038fa:	a201      	add	r2, pc, #4	; (adr r2, 8003900 <prvProcessReceivedCommands+0x40>)
 80038fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003900:	08003925 	.word	0x08003925
 8003904:	08003925 	.word	0x08003925
 8003908:	0800398d 	.word	0x0800398d
 800390c:	080039a1 	.word	0x080039a1
 8003910:	080039eb 	.word	0x080039eb
 8003914:	08003925 	.word	0x08003925
 8003918:	08003925 	.word	0x08003925
 800391c:	0800398d 	.word	0x0800398d
 8003920:	080039a1 	.word	0x080039a1
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003924:	69fb      	ldr	r3, [r7, #28]
 8003926:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800392a:	f043 0301 	orr.w	r3, r3, #1
 800392e:	b2da      	uxtb	r2, r3
 8003930:	69fb      	ldr	r3, [r7, #28]
 8003932:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003936:	68fa      	ldr	r2, [r7, #12]
 8003938:	69fb      	ldr	r3, [r7, #28]
 800393a:	699b      	ldr	r3, [r3, #24]
 800393c:	18d1      	adds	r1, r2, r3
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	69ba      	ldr	r2, [r7, #24]
 8003942:	69f8      	ldr	r0, [r7, #28]
 8003944:	f7ff ff7a 	bl	800383c <prvInsertTimerInActiveList>
 8003948:	4603      	mov	r3, r0
 800394a:	2b00      	cmp	r3, #0
 800394c:	d063      	beq.n	8003a16 <prvProcessReceivedCommands+0x156>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800394e:	69fb      	ldr	r3, [r7, #28]
 8003950:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003954:	f003 0304 	and.w	r3, r3, #4
 8003958:	2b00      	cmp	r3, #0
 800395a:	d009      	beq.n	8003970 <prvProcessReceivedCommands+0xb0>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 800395c:	68fa      	ldr	r2, [r7, #12]
 800395e:	69fb      	ldr	r3, [r7, #28]
 8003960:	699b      	ldr	r3, [r3, #24]
 8003962:	4413      	add	r3, r2
 8003964:	69ba      	ldr	r2, [r7, #24]
 8003966:	4619      	mov	r1, r3
 8003968:	69f8      	ldr	r0, [r7, #28]
 800396a:	f7ff fe71 	bl	8003650 <prvReloadTimer>
 800396e:	e008      	b.n	8003982 <prvProcessReceivedCommands+0xc2>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003970:	69fb      	ldr	r3, [r7, #28]
 8003972:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003976:	f023 0301 	bic.w	r3, r3, #1
 800397a:	b2da      	uxtb	r2, r3
 800397c:	69fb      	ldr	r3, [r7, #28]
 800397e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003982:	69fb      	ldr	r3, [r7, #28]
 8003984:	6a1b      	ldr	r3, [r3, #32]
 8003986:	69f8      	ldr	r0, [r7, #28]
 8003988:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 800398a:	e044      	b.n	8003a16 <prvProcessReceivedCommands+0x156>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800398c:	69fb      	ldr	r3, [r7, #28]
 800398e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003992:	f023 0301 	bic.w	r3, r3, #1
 8003996:	b2da      	uxtb	r2, r3
 8003998:	69fb      	ldr	r3, [r7, #28]
 800399a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 800399e:	e03a      	b.n	8003a16 <prvProcessReceivedCommands+0x156>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80039a0:	69fb      	ldr	r3, [r7, #28]
 80039a2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80039a6:	f043 0301 	orr.w	r3, r3, #1
 80039aa:	b2da      	uxtb	r2, r3
 80039ac:	69fb      	ldr	r3, [r7, #28]
 80039ae:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80039b2:	68fa      	ldr	r2, [r7, #12]
 80039b4:	69fb      	ldr	r3, [r7, #28]
 80039b6:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80039b8:	69fb      	ldr	r3, [r7, #28]
 80039ba:	699b      	ldr	r3, [r3, #24]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d10a      	bne.n	80039d6 <prvProcessReceivedCommands+0x116>
        __asm volatile
 80039c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039c4:	f383 8811 	msr	BASEPRI, r3
 80039c8:	f3bf 8f6f 	isb	sy
 80039cc:	f3bf 8f4f 	dsb	sy
 80039d0:	617b      	str	r3, [r7, #20]
    }
 80039d2:	bf00      	nop
 80039d4:	e7fe      	b.n	80039d4 <prvProcessReceivedCommands+0x114>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80039d6:	69fb      	ldr	r3, [r7, #28]
 80039d8:	699a      	ldr	r2, [r3, #24]
 80039da:	69bb      	ldr	r3, [r7, #24]
 80039dc:	18d1      	adds	r1, r2, r3
 80039de:	69bb      	ldr	r3, [r7, #24]
 80039e0:	69ba      	ldr	r2, [r7, #24]
 80039e2:	69f8      	ldr	r0, [r7, #28]
 80039e4:	f7ff ff2a 	bl	800383c <prvInsertTimerInActiveList>
                        break;
 80039e8:	e015      	b.n	8003a16 <prvProcessReceivedCommands+0x156>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80039ea:	69fb      	ldr	r3, [r7, #28]
 80039ec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80039f0:	f003 0302 	and.w	r3, r3, #2
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d103      	bne.n	8003a00 <prvProcessReceivedCommands+0x140>
                            {
                                vPortFree( pxTimer );
 80039f8:	69f8      	ldr	r0, [r7, #28]
 80039fa:	f7fd f873 	bl	8000ae4 <vPortFree>
 80039fe:	e00a      	b.n	8003a16 <prvProcessReceivedCommands+0x156>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003a00:	69fb      	ldr	r3, [r7, #28]
 8003a02:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003a06:	f023 0301 	bic.w	r3, r3, #1
 8003a0a:	b2da      	uxtb	r2, r3
 8003a0c:	69fb      	ldr	r3, [r7, #28]
 8003a0e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8003a12:	e000      	b.n	8003a16 <prvProcessReceivedCommands+0x156>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 8003a14:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003a16:	4b08      	ldr	r3, [pc, #32]	; (8003a38 <prvProcessReceivedCommands+0x178>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f107 0108 	add.w	r1, r7, #8
 8003a1e:	2200      	movs	r2, #0
 8003a20:	4618      	mov	r0, r3
 8003a22:	f7fe facd 	bl	8001fc0 <xQueueReceive>
 8003a26:	4603      	mov	r3, r0
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	f47f af4d 	bne.w	80038c8 <prvProcessReceivedCommands+0x8>
        }
    }
 8003a2e:	bf00      	nop
 8003a30:	bf00      	nop
 8003a32:	3720      	adds	r7, #32
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bd80      	pop	{r7, pc}
 8003a38:	20012f78 	.word	0x20012f78

08003a3c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b082      	sub	sp, #8
 8003a40:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003a42:	e009      	b.n	8003a58 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003a44:	4b0e      	ldr	r3, [pc, #56]	; (8003a80 <prvSwitchTimerLists+0x44>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	68db      	ldr	r3, [r3, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8003a4e:	f04f 31ff 	mov.w	r1, #4294967295
 8003a52:	6838      	ldr	r0, [r7, #0]
 8003a54:	f7ff fe1e 	bl	8003694 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003a58:	4b09      	ldr	r3, [pc, #36]	; (8003a80 <prvSwitchTimerLists+0x44>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d1f0      	bne.n	8003a44 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8003a62:	4b07      	ldr	r3, [pc, #28]	; (8003a80 <prvSwitchTimerLists+0x44>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8003a68:	4b06      	ldr	r3, [pc, #24]	; (8003a84 <prvSwitchTimerLists+0x48>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a04      	ldr	r2, [pc, #16]	; (8003a80 <prvSwitchTimerLists+0x44>)
 8003a6e:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8003a70:	4a04      	ldr	r2, [pc, #16]	; (8003a84 <prvSwitchTimerLists+0x48>)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6013      	str	r3, [r2, #0]
    }
 8003a76:	bf00      	nop
 8003a78:	3708      	adds	r7, #8
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}
 8003a7e:	bf00      	nop
 8003a80:	20012f70 	.word	0x20012f70
 8003a84:	20012f74 	.word	0x20012f74

08003a88 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8003a8c:	f7fe f8b4 	bl	8001bf8 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8003a90:	4b12      	ldr	r3, [pc, #72]	; (8003adc <prvCheckForValidListAndQueue+0x54>)
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d11d      	bne.n	8003ad4 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8003a98:	4811      	ldr	r0, [pc, #68]	; (8003ae0 <prvCheckForValidListAndQueue+0x58>)
 8003a9a:	f7fd fab1 	bl	8001000 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8003a9e:	4811      	ldr	r0, [pc, #68]	; (8003ae4 <prvCheckForValidListAndQueue+0x5c>)
 8003aa0:	f7fd faae 	bl	8001000 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8003aa4:	4b10      	ldr	r3, [pc, #64]	; (8003ae8 <prvCheckForValidListAndQueue+0x60>)
 8003aa6:	4a0e      	ldr	r2, [pc, #56]	; (8003ae0 <prvCheckForValidListAndQueue+0x58>)
 8003aa8:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8003aaa:	4b10      	ldr	r3, [pc, #64]	; (8003aec <prvCheckForValidListAndQueue+0x64>)
 8003aac:	4a0d      	ldr	r2, [pc, #52]	; (8003ae4 <prvCheckForValidListAndQueue+0x5c>)
 8003aae:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	210c      	movs	r1, #12
 8003ab4:	200a      	movs	r0, #10
 8003ab6:	f7fe fa11 	bl	8001edc <xQueueGenericCreate>
 8003aba:	4603      	mov	r3, r0
 8003abc:	4a07      	ldr	r2, [pc, #28]	; (8003adc <prvCheckForValidListAndQueue+0x54>)
 8003abe:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8003ac0:	4b06      	ldr	r3, [pc, #24]	; (8003adc <prvCheckForValidListAndQueue+0x54>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d005      	beq.n	8003ad4 <prvCheckForValidListAndQueue+0x4c>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003ac8:	4b04      	ldr	r3, [pc, #16]	; (8003adc <prvCheckForValidListAndQueue+0x54>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4908      	ldr	r1, [pc, #32]	; (8003af0 <prvCheckForValidListAndQueue+0x68>)
 8003ace:	4618      	mov	r0, r3
 8003ad0:	f7fe fbe4 	bl	800229c <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8003ad4:	f7fe f8c0 	bl	8001c58 <vPortExitCritical>
    }
 8003ad8:	bf00      	nop
 8003ada:	bd80      	pop	{r7, pc}
 8003adc:	20012f78 	.word	0x20012f78
 8003ae0:	20012f48 	.word	0x20012f48
 8003ae4:	20012f5c 	.word	0x20012f5c
 8003ae8:	20012f70 	.word	0x20012f70
 8003aec:	20012f74 	.word	0x20012f74
 8003af0:	08006278 	.word	0x08006278

08003af4 <TM1637_Delay_us>:
static const uint8_t segmentMap[] = {
    0x3f, 0x06, 0x5b, 0x4f, 0x66,
    0x6d, 0x7d, 0x07, 0x7f, 0x6f
};

static void TM1637_Delay_us(uint16_t us) {
 8003af4:	b480      	push	{r7}
 8003af6:	b085      	sub	sp, #20
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	4603      	mov	r3, r0
 8003afc:	80fb      	strh	r3, [r7, #6]
    for (volatile uint32_t i = 0; i < us * 8; i++);
 8003afe:	2300      	movs	r3, #0
 8003b00:	60fb      	str	r3, [r7, #12]
 8003b02:	e002      	b.n	8003b0a <TM1637_Delay_us+0x16>
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	3301      	adds	r3, #1
 8003b08:	60fb      	str	r3, [r7, #12]
 8003b0a:	88fb      	ldrh	r3, [r7, #6]
 8003b0c:	00db      	lsls	r3, r3, #3
 8003b0e:	461a      	mov	r2, r3
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	429a      	cmp	r2, r3
 8003b14:	d8f6      	bhi.n	8003b04 <TM1637_Delay_us+0x10>
}
 8003b16:	bf00      	nop
 8003b18:	bf00      	nop
 8003b1a:	3714      	adds	r7, #20
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b22:	4770      	bx	lr

08003b24 <TM1637_Start>:

static void TM1637_Start(TM1637_Display* display) {
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b082      	sub	sp, #8
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(display->dio_port, display->dio_pin, GPIO_PIN_SET);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6898      	ldr	r0, [r3, #8]
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	899b      	ldrh	r3, [r3, #12]
 8003b34:	2201      	movs	r2, #1
 8003b36:	4619      	mov	r1, r3
 8003b38:	f000 fcfa 	bl	8004530 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(display->clk_port, display->clk_pin, GPIO_PIN_SET);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6818      	ldr	r0, [r3, #0]
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	889b      	ldrh	r3, [r3, #4]
 8003b44:	2201      	movs	r2, #1
 8003b46:	4619      	mov	r1, r3
 8003b48:	f000 fcf2 	bl	8004530 <HAL_GPIO_WritePin>
    TM1637_Delay_us(5);
 8003b4c:	2005      	movs	r0, #5
 8003b4e:	f7ff ffd1 	bl	8003af4 <TM1637_Delay_us>
    HAL_GPIO_WritePin(display->dio_port, display->dio_pin, GPIO_PIN_RESET);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6898      	ldr	r0, [r3, #8]
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	899b      	ldrh	r3, [r3, #12]
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	4619      	mov	r1, r3
 8003b5e:	f000 fce7 	bl	8004530 <HAL_GPIO_WritePin>
}
 8003b62:	bf00      	nop
 8003b64:	3708      	adds	r7, #8
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bd80      	pop	{r7, pc}

08003b6a <TM1637_Stop>:

static void TM1637_Stop(TM1637_Display* display) {
 8003b6a:	b580      	push	{r7, lr}
 8003b6c:	b082      	sub	sp, #8
 8003b6e:	af00      	add	r7, sp, #0
 8003b70:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(display->clk_port, display->clk_pin, GPIO_PIN_RESET);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6818      	ldr	r0, [r3, #0]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	889b      	ldrh	r3, [r3, #4]
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	4619      	mov	r1, r3
 8003b7e:	f000 fcd7 	bl	8004530 <HAL_GPIO_WritePin>
    TM1637_Delay_us(5);
 8003b82:	2005      	movs	r0, #5
 8003b84:	f7ff ffb6 	bl	8003af4 <TM1637_Delay_us>
    HAL_GPIO_WritePin(display->dio_port, display->dio_pin, GPIO_PIN_RESET);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6898      	ldr	r0, [r3, #8]
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	899b      	ldrh	r3, [r3, #12]
 8003b90:	2200      	movs	r2, #0
 8003b92:	4619      	mov	r1, r3
 8003b94:	f000 fccc 	bl	8004530 <HAL_GPIO_WritePin>
    TM1637_Delay_us(5);
 8003b98:	2005      	movs	r0, #5
 8003b9a:	f7ff ffab 	bl	8003af4 <TM1637_Delay_us>
    HAL_GPIO_WritePin(display->clk_port, display->clk_pin, GPIO_PIN_SET);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6818      	ldr	r0, [r3, #0]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	889b      	ldrh	r3, [r3, #4]
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	4619      	mov	r1, r3
 8003baa:	f000 fcc1 	bl	8004530 <HAL_GPIO_WritePin>
    TM1637_Delay_us(5);
 8003bae:	2005      	movs	r0, #5
 8003bb0:	f7ff ffa0 	bl	8003af4 <TM1637_Delay_us>
    HAL_GPIO_WritePin(display->dio_port, display->dio_pin, GPIO_PIN_SET);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6898      	ldr	r0, [r3, #8]
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	899b      	ldrh	r3, [r3, #12]
 8003bbc:	2201      	movs	r2, #1
 8003bbe:	4619      	mov	r1, r3
 8003bc0:	f000 fcb6 	bl	8004530 <HAL_GPIO_WritePin>
}
 8003bc4:	bf00      	nop
 8003bc6:	3708      	adds	r7, #8
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bd80      	pop	{r7, pc}

08003bcc <TM1637_WriteByte>:

static void TM1637_WriteByte(TM1637_Display* display, uint8_t byte) {
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b084      	sub	sp, #16
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
 8003bd4:	460b      	mov	r3, r1
 8003bd6:	70fb      	strb	r3, [r7, #3]
    for (int i = 0; i < 8; i++) {
 8003bd8:	2300      	movs	r3, #0
 8003bda:	60fb      	str	r3, [r7, #12]
 8003bdc:	e031      	b.n	8003c42 <TM1637_WriteByte+0x76>
        HAL_GPIO_WritePin(display->clk_port, display->clk_pin, GPIO_PIN_RESET);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6818      	ldr	r0, [r3, #0]
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	889b      	ldrh	r3, [r3, #4]
 8003be6:	2200      	movs	r2, #0
 8003be8:	4619      	mov	r1, r3
 8003bea:	f000 fca1 	bl	8004530 <HAL_GPIO_WritePin>
        if (byte & 0x01)
 8003bee:	78fb      	ldrb	r3, [r7, #3]
 8003bf0:	f003 0301 	and.w	r3, r3, #1
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d008      	beq.n	8003c0a <TM1637_WriteByte+0x3e>
            HAL_GPIO_WritePin(display->dio_port, display->dio_pin, GPIO_PIN_SET);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6898      	ldr	r0, [r3, #8]
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	899b      	ldrh	r3, [r3, #12]
 8003c00:	2201      	movs	r2, #1
 8003c02:	4619      	mov	r1, r3
 8003c04:	f000 fc94 	bl	8004530 <HAL_GPIO_WritePin>
 8003c08:	e007      	b.n	8003c1a <TM1637_WriteByte+0x4e>
        else
            HAL_GPIO_WritePin(display->dio_port, display->dio_pin, GPIO_PIN_RESET);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6898      	ldr	r0, [r3, #8]
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	899b      	ldrh	r3, [r3, #12]
 8003c12:	2200      	movs	r2, #0
 8003c14:	4619      	mov	r1, r3
 8003c16:	f000 fc8b 	bl	8004530 <HAL_GPIO_WritePin>
        TM1637_Delay_us(3);
 8003c1a:	2003      	movs	r0, #3
 8003c1c:	f7ff ff6a 	bl	8003af4 <TM1637_Delay_us>
        HAL_GPIO_WritePin(display->clk_port, display->clk_pin, GPIO_PIN_SET);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6818      	ldr	r0, [r3, #0]
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	889b      	ldrh	r3, [r3, #4]
 8003c28:	2201      	movs	r2, #1
 8003c2a:	4619      	mov	r1, r3
 8003c2c:	f000 fc80 	bl	8004530 <HAL_GPIO_WritePin>
        TM1637_Delay_us(3);
 8003c30:	2003      	movs	r0, #3
 8003c32:	f7ff ff5f 	bl	8003af4 <TM1637_Delay_us>
        byte >>= 1;
 8003c36:	78fb      	ldrb	r3, [r7, #3]
 8003c38:	085b      	lsrs	r3, r3, #1
 8003c3a:	70fb      	strb	r3, [r7, #3]
    for (int i = 0; i < 8; i++) {
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	3301      	adds	r3, #1
 8003c40:	60fb      	str	r3, [r7, #12]
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	2b07      	cmp	r3, #7
 8003c46:	ddca      	ble.n	8003bde <TM1637_WriteByte+0x12>
    }

    // Wait for ACK
    HAL_GPIO_WritePin(display->clk_port, display->clk_pin, GPIO_PIN_RESET);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6818      	ldr	r0, [r3, #0]
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	889b      	ldrh	r3, [r3, #4]
 8003c50:	2200      	movs	r2, #0
 8003c52:	4619      	mov	r1, r3
 8003c54:	f000 fc6c 	bl	8004530 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(display->dio_port, display->dio_pin, GPIO_PIN_SET);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6898      	ldr	r0, [r3, #8]
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	899b      	ldrh	r3, [r3, #12]
 8003c60:	2201      	movs	r2, #1
 8003c62:	4619      	mov	r1, r3
 8003c64:	f000 fc64 	bl	8004530 <HAL_GPIO_WritePin>
    TM1637_Delay_us(3);
 8003c68:	2003      	movs	r0, #3
 8003c6a:	f7ff ff43 	bl	8003af4 <TM1637_Delay_us>
    HAL_GPIO_WritePin(display->clk_port, display->clk_pin, GPIO_PIN_SET);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6818      	ldr	r0, [r3, #0]
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	889b      	ldrh	r3, [r3, #4]
 8003c76:	2201      	movs	r2, #1
 8003c78:	4619      	mov	r1, r3
 8003c7a:	f000 fc59 	bl	8004530 <HAL_GPIO_WritePin>
    TM1637_Delay_us(3);
 8003c7e:	2003      	movs	r0, #3
 8003c80:	f7ff ff38 	bl	8003af4 <TM1637_Delay_us>
    HAL_GPIO_WritePin(display->clk_port, display->clk_pin, GPIO_PIN_RESET);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6818      	ldr	r0, [r3, #0]
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	889b      	ldrh	r3, [r3, #4]
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	4619      	mov	r1, r3
 8003c90:	f000 fc4e 	bl	8004530 <HAL_GPIO_WritePin>
}
 8003c94:	bf00      	nop
 8003c96:	3710      	adds	r7, #16
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bd80      	pop	{r7, pc}

08003c9c <TM1637_Init>:

void TM1637_Init(TM1637_Display* display) {
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b088      	sub	sp, #32
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ca4:	f107 030c 	add.w	r3, r7, #12
 8003ca8:	2200      	movs	r2, #0
 8003caa:	601a      	str	r2, [r3, #0]
 8003cac:	605a      	str	r2, [r3, #4]
 8003cae:	609a      	str	r2, [r3, #8]
 8003cb0:	60da      	str	r2, [r3, #12]
 8003cb2:	611a      	str	r2, [r3, #16]

    // Enable GPIO clock (assuming all displays use GPIOB; adjust if needed)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	60bb      	str	r3, [r7, #8]
 8003cb8:	4b13      	ldr	r3, [pc, #76]	; (8003d08 <TM1637_Init+0x6c>)
 8003cba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cbc:	4a12      	ldr	r2, [pc, #72]	; (8003d08 <TM1637_Init+0x6c>)
 8003cbe:	f043 0302 	orr.w	r3, r3, #2
 8003cc2:	6313      	str	r3, [r2, #48]	; 0x30
 8003cc4:	4b10      	ldr	r3, [pc, #64]	; (8003d08 <TM1637_Init+0x6c>)
 8003cc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cc8:	f003 0302 	and.w	r3, r3, #2
 8003ccc:	60bb      	str	r3, [r7, #8]
 8003cce:	68bb      	ldr	r3, [r7, #8]

    GPIO_InitStruct.Pin = display->clk_pin | display->dio_pin;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	889a      	ldrh	r2, [r3, #4]
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	899b      	ldrh	r3, [r3, #12]
 8003cd8:	4313      	orrs	r3, r2
 8003cda:	b29b      	uxth	r3, r3
 8003cdc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003cde:	2301      	movs	r3, #1
 8003ce0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	61bb      	str	r3, [r7, #24]

    HAL_GPIO_Init(display->clk_port, &GPIO_InitStruct);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f107 020c 	add.w	r2, r7, #12
 8003cf2:	4611      	mov	r1, r2
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	f000 fa67 	bl	80041c8 <HAL_GPIO_Init>

    // Initialize brightness
    display->brightness = 0x07; // Default brightness
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2207      	movs	r2, #7
 8003cfe:	739a      	strb	r2, [r3, #14]
}
 8003d00:	bf00      	nop
 8003d02:	3720      	adds	r7, #32
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bd80      	pop	{r7, pc}
 8003d08:	40023800 	.word	0x40023800

08003d0c <TM1637_DisplayDecimal>:

void TM1637_DisplayDecimal(TM1637_Display* display, int num) {
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b086      	sub	sp, #24
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
 8003d14:	6039      	str	r1, [r7, #0]
    uint8_t digits[4];

    for (int i = 0; i < 4; i++) {
 8003d16:	2300      	movs	r3, #0
 8003d18:	617b      	str	r3, [r7, #20]
 8003d1a:	e01f      	b.n	8003d5c <TM1637_DisplayDecimal+0x50>
        digits[3 - i] = segmentMap[num % 10];
 8003d1c:	6839      	ldr	r1, [r7, #0]
 8003d1e:	4b30      	ldr	r3, [pc, #192]	; (8003de0 <TM1637_DisplayDecimal+0xd4>)
 8003d20:	fb83 2301 	smull	r2, r3, r3, r1
 8003d24:	109a      	asrs	r2, r3, #2
 8003d26:	17cb      	asrs	r3, r1, #31
 8003d28:	1ad2      	subs	r2, r2, r3
 8003d2a:	4613      	mov	r3, r2
 8003d2c:	009b      	lsls	r3, r3, #2
 8003d2e:	4413      	add	r3, r2
 8003d30:	005b      	lsls	r3, r3, #1
 8003d32:	1aca      	subs	r2, r1, r3
 8003d34:	697b      	ldr	r3, [r7, #20]
 8003d36:	f1c3 0303 	rsb	r3, r3, #3
 8003d3a:	492a      	ldr	r1, [pc, #168]	; (8003de4 <TM1637_DisplayDecimal+0xd8>)
 8003d3c:	5c8a      	ldrb	r2, [r1, r2]
 8003d3e:	3318      	adds	r3, #24
 8003d40:	443b      	add	r3, r7
 8003d42:	f803 2c0c 	strb.w	r2, [r3, #-12]
        num /= 10;
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	4a25      	ldr	r2, [pc, #148]	; (8003de0 <TM1637_DisplayDecimal+0xd4>)
 8003d4a:	fb82 1203 	smull	r1, r2, r2, r3
 8003d4e:	1092      	asrs	r2, r2, #2
 8003d50:	17db      	asrs	r3, r3, #31
 8003d52:	1ad3      	subs	r3, r2, r3
 8003d54:	603b      	str	r3, [r7, #0]
    for (int i = 0; i < 4; i++) {
 8003d56:	697b      	ldr	r3, [r7, #20]
 8003d58:	3301      	adds	r3, #1
 8003d5a:	617b      	str	r3, [r7, #20]
 8003d5c:	697b      	ldr	r3, [r7, #20]
 8003d5e:	2b03      	cmp	r3, #3
 8003d60:	dddc      	ble.n	8003d1c <TM1637_DisplayDecimal+0x10>
    }

    TM1637_Start(display);
 8003d62:	6878      	ldr	r0, [r7, #4]
 8003d64:	f7ff fede 	bl	8003b24 <TM1637_Start>
    TM1637_WriteByte(display, 0x40); // Command for data write
 8003d68:	2140      	movs	r1, #64	; 0x40
 8003d6a:	6878      	ldr	r0, [r7, #4]
 8003d6c:	f7ff ff2e 	bl	8003bcc <TM1637_WriteByte>
    TM1637_Stop(display);
 8003d70:	6878      	ldr	r0, [r7, #4]
 8003d72:	f7ff fefa 	bl	8003b6a <TM1637_Stop>

    TM1637_Start(display);
 8003d76:	6878      	ldr	r0, [r7, #4]
 8003d78:	f7ff fed4 	bl	8003b24 <TM1637_Start>
    TM1637_WriteByte(display, 0xC0); // Address command
 8003d7c:	21c0      	movs	r1, #192	; 0xc0
 8003d7e:	6878      	ldr	r0, [r7, #4]
 8003d80:	f7ff ff24 	bl	8003bcc <TM1637_WriteByte>
    for (int i = 0; i < 4; i++) {
 8003d84:	2300      	movs	r3, #0
 8003d86:	613b      	str	r3, [r7, #16]
 8003d88:	e00b      	b.n	8003da2 <TM1637_DisplayDecimal+0x96>
        TM1637_WriteByte(display, digits[i]);
 8003d8a:	f107 020c 	add.w	r2, r7, #12
 8003d8e:	693b      	ldr	r3, [r7, #16]
 8003d90:	4413      	add	r3, r2
 8003d92:	781b      	ldrb	r3, [r3, #0]
 8003d94:	4619      	mov	r1, r3
 8003d96:	6878      	ldr	r0, [r7, #4]
 8003d98:	f7ff ff18 	bl	8003bcc <TM1637_WriteByte>
    for (int i = 0; i < 4; i++) {
 8003d9c:	693b      	ldr	r3, [r7, #16]
 8003d9e:	3301      	adds	r3, #1
 8003da0:	613b      	str	r3, [r7, #16]
 8003da2:	693b      	ldr	r3, [r7, #16]
 8003da4:	2b03      	cmp	r3, #3
 8003da6:	ddf0      	ble.n	8003d8a <TM1637_DisplayDecimal+0x7e>
    }
    TM1637_Stop(display);
 8003da8:	6878      	ldr	r0, [r7, #4]
 8003daa:	f7ff fede 	bl	8003b6a <TM1637_Stop>

    TM1637_Start(display);
 8003dae:	6878      	ldr	r0, [r7, #4]
 8003db0:	f7ff feb8 	bl	8003b24 <TM1637_Start>
    TM1637_WriteByte(display, 0x88 | (display->brightness & 0x07)); // Display control
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	7b9b      	ldrb	r3, [r3, #14]
 8003db8:	b25b      	sxtb	r3, r3
 8003dba:	f003 0307 	and.w	r3, r3, #7
 8003dbe:	b25b      	sxtb	r3, r3
 8003dc0:	f063 0377 	orn	r3, r3, #119	; 0x77
 8003dc4:	b25b      	sxtb	r3, r3
 8003dc6:	b2db      	uxtb	r3, r3
 8003dc8:	4619      	mov	r1, r3
 8003dca:	6878      	ldr	r0, [r7, #4]
 8003dcc:	f7ff fefe 	bl	8003bcc <TM1637_WriteByte>
    TM1637_Stop(display);
 8003dd0:	6878      	ldr	r0, [r7, #4]
 8003dd2:	f7ff feca 	bl	8003b6a <TM1637_Stop>
}
 8003dd6:	bf00      	nop
 8003dd8:	3718      	adds	r7, #24
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	bd80      	pop	{r7, pc}
 8003dde:	bf00      	nop
 8003de0:	66666667 	.word	0x66666667
 8003de4:	080062a8 	.word	0x080062a8

08003de8 <TM1637_DisplayString>:
//            vTaskDelay(pdMS_TO_TICKS(1000)); // Delay only if not at 0
//        }
//    }
//}

void TM1637_DisplayString(TM1637_Display* display, const char* str) {
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b086      	sub	sp, #24
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
 8003df0:	6039      	str	r1, [r7, #0]
    uint8_t segments[4] = {0};
 8003df2:	2300      	movs	r3, #0
 8003df4:	60fb      	str	r3, [r7, #12]

    for (int i = 0; i < 4; i++) {
 8003df6:	2300      	movs	r3, #0
 8003df8:	617b      	str	r3, [r7, #20]
 8003dfa:	e02f      	b.n	8003e5c <TM1637_DisplayString+0x74>
        if (str[i] == ' ') {
 8003dfc:	697b      	ldr	r3, [r7, #20]
 8003dfe:	683a      	ldr	r2, [r7, #0]
 8003e00:	4413      	add	r3, r2
 8003e02:	781b      	ldrb	r3, [r3, #0]
 8003e04:	2b20      	cmp	r3, #32
 8003e06:	d106      	bne.n	8003e16 <TM1637_DisplayString+0x2e>
            segments[i] = 0x00; // Blank
 8003e08:	f107 020c 	add.w	r2, r7, #12
 8003e0c:	697b      	ldr	r3, [r7, #20]
 8003e0e:	4413      	add	r3, r2
 8003e10:	2200      	movs	r2, #0
 8003e12:	701a      	strb	r2, [r3, #0]
 8003e14:	e01f      	b.n	8003e56 <TM1637_DisplayString+0x6e>
        } else if (str[i] >= '0' && str[i] <= '9') {
 8003e16:	697b      	ldr	r3, [r7, #20]
 8003e18:	683a      	ldr	r2, [r7, #0]
 8003e1a:	4413      	add	r3, r2
 8003e1c:	781b      	ldrb	r3, [r3, #0]
 8003e1e:	2b2f      	cmp	r3, #47	; 0x2f
 8003e20:	d913      	bls.n	8003e4a <TM1637_DisplayString+0x62>
 8003e22:	697b      	ldr	r3, [r7, #20]
 8003e24:	683a      	ldr	r2, [r7, #0]
 8003e26:	4413      	add	r3, r2
 8003e28:	781b      	ldrb	r3, [r3, #0]
 8003e2a:	2b39      	cmp	r3, #57	; 0x39
 8003e2c:	d80d      	bhi.n	8003e4a <TM1637_DisplayString+0x62>
            segments[i] = segmentMap[str[i] - '0'];
 8003e2e:	697b      	ldr	r3, [r7, #20]
 8003e30:	683a      	ldr	r2, [r7, #0]
 8003e32:	4413      	add	r3, r2
 8003e34:	781b      	ldrb	r3, [r3, #0]
 8003e36:	3b30      	subs	r3, #48	; 0x30
 8003e38:	4a29      	ldr	r2, [pc, #164]	; (8003ee0 <TM1637_DisplayString+0xf8>)
 8003e3a:	5cd1      	ldrb	r1, [r2, r3]
 8003e3c:	f107 020c 	add.w	r2, r7, #12
 8003e40:	697b      	ldr	r3, [r7, #20]
 8003e42:	4413      	add	r3, r2
 8003e44:	460a      	mov	r2, r1
 8003e46:	701a      	strb	r2, [r3, #0]
 8003e48:	e005      	b.n	8003e56 <TM1637_DisplayString+0x6e>
        } else {
            segments[i] = 0x00; // Unknown characters -> blank
 8003e4a:	f107 020c 	add.w	r2, r7, #12
 8003e4e:	697b      	ldr	r3, [r7, #20]
 8003e50:	4413      	add	r3, r2
 8003e52:	2200      	movs	r2, #0
 8003e54:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 4; i++) {
 8003e56:	697b      	ldr	r3, [r7, #20]
 8003e58:	3301      	adds	r3, #1
 8003e5a:	617b      	str	r3, [r7, #20]
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	2b03      	cmp	r3, #3
 8003e60:	ddcc      	ble.n	8003dfc <TM1637_DisplayString+0x14>
        }
    }

    TM1637_Start(display);
 8003e62:	6878      	ldr	r0, [r7, #4]
 8003e64:	f7ff fe5e 	bl	8003b24 <TM1637_Start>
    TM1637_WriteByte(display, 0x40); // Automatic address increment
 8003e68:	2140      	movs	r1, #64	; 0x40
 8003e6a:	6878      	ldr	r0, [r7, #4]
 8003e6c:	f7ff feae 	bl	8003bcc <TM1637_WriteByte>
    TM1637_Stop(display);
 8003e70:	6878      	ldr	r0, [r7, #4]
 8003e72:	f7ff fe7a 	bl	8003b6a <TM1637_Stop>

    TM1637_Start(display);
 8003e76:	6878      	ldr	r0, [r7, #4]
 8003e78:	f7ff fe54 	bl	8003b24 <TM1637_Start>
    TM1637_WriteByte(display, 0xC0); // Start address
 8003e7c:	21c0      	movs	r1, #192	; 0xc0
 8003e7e:	6878      	ldr	r0, [r7, #4]
 8003e80:	f7ff fea4 	bl	8003bcc <TM1637_WriteByte>
    for (int i = 0; i < 4; i++) {
 8003e84:	2300      	movs	r3, #0
 8003e86:	613b      	str	r3, [r7, #16]
 8003e88:	e00b      	b.n	8003ea2 <TM1637_DisplayString+0xba>
        TM1637_WriteByte(display, segments[i]);
 8003e8a:	f107 020c 	add.w	r2, r7, #12
 8003e8e:	693b      	ldr	r3, [r7, #16]
 8003e90:	4413      	add	r3, r2
 8003e92:	781b      	ldrb	r3, [r3, #0]
 8003e94:	4619      	mov	r1, r3
 8003e96:	6878      	ldr	r0, [r7, #4]
 8003e98:	f7ff fe98 	bl	8003bcc <TM1637_WriteByte>
    for (int i = 0; i < 4; i++) {
 8003e9c:	693b      	ldr	r3, [r7, #16]
 8003e9e:	3301      	adds	r3, #1
 8003ea0:	613b      	str	r3, [r7, #16]
 8003ea2:	693b      	ldr	r3, [r7, #16]
 8003ea4:	2b03      	cmp	r3, #3
 8003ea6:	ddf0      	ble.n	8003e8a <TM1637_DisplayString+0xa2>
    }
    TM1637_Stop(display);
 8003ea8:	6878      	ldr	r0, [r7, #4]
 8003eaa:	f7ff fe5e 	bl	8003b6a <TM1637_Stop>

    TM1637_Start(display);
 8003eae:	6878      	ldr	r0, [r7, #4]
 8003eb0:	f7ff fe38 	bl	8003b24 <TM1637_Start>
    TM1637_WriteByte(display, 0x88 | (display->brightness & 0x07)); // Set brightness
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	7b9b      	ldrb	r3, [r3, #14]
 8003eb8:	b25b      	sxtb	r3, r3
 8003eba:	f003 0307 	and.w	r3, r3, #7
 8003ebe:	b25b      	sxtb	r3, r3
 8003ec0:	f063 0377 	orn	r3, r3, #119	; 0x77
 8003ec4:	b25b      	sxtb	r3, r3
 8003ec6:	b2db      	uxtb	r3, r3
 8003ec8:	4619      	mov	r1, r3
 8003eca:	6878      	ldr	r0, [r7, #4]
 8003ecc:	f7ff fe7e 	bl	8003bcc <TM1637_WriteByte>
    TM1637_Stop(display);
 8003ed0:	6878      	ldr	r0, [r7, #4]
 8003ed2:	f7ff fe4a 	bl	8003b6a <TM1637_Stop>
}
 8003ed6:	bf00      	nop
 8003ed8:	3718      	adds	r7, #24
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bd80      	pop	{r7, pc}
 8003ede:	bf00      	nop
 8003ee0:	080062a8 	.word	0x080062a8

08003ee4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003ee4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003f1c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003ee8:	480d      	ldr	r0, [pc, #52]	; (8003f20 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003eea:	490e      	ldr	r1, [pc, #56]	; (8003f24 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003eec:	4a0e      	ldr	r2, [pc, #56]	; (8003f28 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003eee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003ef0:	e002      	b.n	8003ef8 <LoopCopyDataInit>

08003ef2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003ef2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003ef4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003ef6:	3304      	adds	r3, #4

08003ef8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003ef8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003efa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003efc:	d3f9      	bcc.n	8003ef2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003efe:	4a0b      	ldr	r2, [pc, #44]	; (8003f2c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003f00:	4c0b      	ldr	r4, [pc, #44]	; (8003f30 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003f02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003f04:	e001      	b.n	8003f0a <LoopFillZerobss>

08003f06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003f06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003f08:	3204      	adds	r2, #4

08003f0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003f0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003f0c:	d3fb      	bcc.n	8003f06 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003f0e:	f7fe fb5b 	bl	80025c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003f12:	f001 fccd 	bl	80058b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003f16:	f7fd fbbf 	bl	8001698 <main>
  bx  lr    
 8003f1a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003f1c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003f20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003f24:	20000098 	.word	0x20000098
  ldr r2, =_sidata
 8003f28:	080062f8 	.word	0x080062f8
  ldr r2, =_sbss
 8003f2c:	20000098 	.word	0x20000098
  ldr r4, =_ebss
 8003f30:	20012f98 	.word	0x20012f98

08003f34 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003f34:	e7fe      	b.n	8003f34 <ADC_IRQHandler>
	...

08003f38 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003f3c:	4b0e      	ldr	r3, [pc, #56]	; (8003f78 <HAL_Init+0x40>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	4a0d      	ldr	r2, [pc, #52]	; (8003f78 <HAL_Init+0x40>)
 8003f42:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003f46:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003f48:	4b0b      	ldr	r3, [pc, #44]	; (8003f78 <HAL_Init+0x40>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4a0a      	ldr	r2, [pc, #40]	; (8003f78 <HAL_Init+0x40>)
 8003f4e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003f52:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003f54:	4b08      	ldr	r3, [pc, #32]	; (8003f78 <HAL_Init+0x40>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4a07      	ldr	r2, [pc, #28]	; (8003f78 <HAL_Init+0x40>)
 8003f5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f5e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003f60:	2003      	movs	r0, #3
 8003f62:	f000 f8fc 	bl	800415e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003f66:	200f      	movs	r0, #15
 8003f68:	f7fe fa42 	bl	80023f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003f6c:	f7fe fa18 	bl	80023a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003f70:	2300      	movs	r3, #0
}
 8003f72:	4618      	mov	r0, r3
 8003f74:	bd80      	pop	{r7, pc}
 8003f76:	bf00      	nop
 8003f78:	40023c00 	.word	0x40023c00

08003f7c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003f80:	4b06      	ldr	r3, [pc, #24]	; (8003f9c <HAL_IncTick+0x20>)
 8003f82:	781b      	ldrb	r3, [r3, #0]
 8003f84:	461a      	mov	r2, r3
 8003f86:	4b06      	ldr	r3, [pc, #24]	; (8003fa0 <HAL_IncTick+0x24>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4413      	add	r3, r2
 8003f8c:	4a04      	ldr	r2, [pc, #16]	; (8003fa0 <HAL_IncTick+0x24>)
 8003f8e:	6013      	str	r3, [r2, #0]
}
 8003f90:	bf00      	nop
 8003f92:	46bd      	mov	sp, r7
 8003f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f98:	4770      	bx	lr
 8003f9a:	bf00      	nop
 8003f9c:	20000030 	.word	0x20000030
 8003fa0:	20012f84 	.word	0x20012f84

08003fa4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	af00      	add	r7, sp, #0
  return uwTick;
 8003fa8:	4b03      	ldr	r3, [pc, #12]	; (8003fb8 <HAL_GetTick+0x14>)
 8003faa:	681b      	ldr	r3, [r3, #0]
}
 8003fac:	4618      	mov	r0, r3
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb4:	4770      	bx	lr
 8003fb6:	bf00      	nop
 8003fb8:	20012f84 	.word	0x20012f84

08003fbc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b084      	sub	sp, #16
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003fc4:	f7ff ffee 	bl	8003fa4 <HAL_GetTick>
 8003fc8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fd4:	d005      	beq.n	8003fe2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003fd6:	4b0a      	ldr	r3, [pc, #40]	; (8004000 <HAL_Delay+0x44>)
 8003fd8:	781b      	ldrb	r3, [r3, #0]
 8003fda:	461a      	mov	r2, r3
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	4413      	add	r3, r2
 8003fe0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003fe2:	bf00      	nop
 8003fe4:	f7ff ffde 	bl	8003fa4 <HAL_GetTick>
 8003fe8:	4602      	mov	r2, r0
 8003fea:	68bb      	ldr	r3, [r7, #8]
 8003fec:	1ad3      	subs	r3, r2, r3
 8003fee:	68fa      	ldr	r2, [r7, #12]
 8003ff0:	429a      	cmp	r2, r3
 8003ff2:	d8f7      	bhi.n	8003fe4 <HAL_Delay+0x28>
  {
  }
}
 8003ff4:	bf00      	nop
 8003ff6:	bf00      	nop
 8003ff8:	3710      	adds	r7, #16
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd80      	pop	{r7, pc}
 8003ffe:	bf00      	nop
 8004000:	20000030 	.word	0x20000030

08004004 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004004:	b480      	push	{r7}
 8004006:	b085      	sub	sp, #20
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	f003 0307 	and.w	r3, r3, #7
 8004012:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004014:	4b0c      	ldr	r3, [pc, #48]	; (8004048 <__NVIC_SetPriorityGrouping+0x44>)
 8004016:	68db      	ldr	r3, [r3, #12]
 8004018:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800401a:	68ba      	ldr	r2, [r7, #8]
 800401c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004020:	4013      	ands	r3, r2
 8004022:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004028:	68bb      	ldr	r3, [r7, #8]
 800402a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800402c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004030:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004034:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004036:	4a04      	ldr	r2, [pc, #16]	; (8004048 <__NVIC_SetPriorityGrouping+0x44>)
 8004038:	68bb      	ldr	r3, [r7, #8]
 800403a:	60d3      	str	r3, [r2, #12]
}
 800403c:	bf00      	nop
 800403e:	3714      	adds	r7, #20
 8004040:	46bd      	mov	sp, r7
 8004042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004046:	4770      	bx	lr
 8004048:	e000ed00 	.word	0xe000ed00

0800404c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800404c:	b480      	push	{r7}
 800404e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004050:	4b04      	ldr	r3, [pc, #16]	; (8004064 <__NVIC_GetPriorityGrouping+0x18>)
 8004052:	68db      	ldr	r3, [r3, #12]
 8004054:	0a1b      	lsrs	r3, r3, #8
 8004056:	f003 0307 	and.w	r3, r3, #7
}
 800405a:	4618      	mov	r0, r3
 800405c:	46bd      	mov	sp, r7
 800405e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004062:	4770      	bx	lr
 8004064:	e000ed00 	.word	0xe000ed00

08004068 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004068:	b480      	push	{r7}
 800406a:	b083      	sub	sp, #12
 800406c:	af00      	add	r7, sp, #0
 800406e:	4603      	mov	r3, r0
 8004070:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004072:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004076:	2b00      	cmp	r3, #0
 8004078:	db0b      	blt.n	8004092 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800407a:	79fb      	ldrb	r3, [r7, #7]
 800407c:	f003 021f 	and.w	r2, r3, #31
 8004080:	4907      	ldr	r1, [pc, #28]	; (80040a0 <__NVIC_EnableIRQ+0x38>)
 8004082:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004086:	095b      	lsrs	r3, r3, #5
 8004088:	2001      	movs	r0, #1
 800408a:	fa00 f202 	lsl.w	r2, r0, r2
 800408e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004092:	bf00      	nop
 8004094:	370c      	adds	r7, #12
 8004096:	46bd      	mov	sp, r7
 8004098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409c:	4770      	bx	lr
 800409e:	bf00      	nop
 80040a0:	e000e100 	.word	0xe000e100

080040a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80040a4:	b480      	push	{r7}
 80040a6:	b083      	sub	sp, #12
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	4603      	mov	r3, r0
 80040ac:	6039      	str	r1, [r7, #0]
 80040ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80040b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	db0a      	blt.n	80040ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	b2da      	uxtb	r2, r3
 80040bc:	490c      	ldr	r1, [pc, #48]	; (80040f0 <__NVIC_SetPriority+0x4c>)
 80040be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040c2:	0112      	lsls	r2, r2, #4
 80040c4:	b2d2      	uxtb	r2, r2
 80040c6:	440b      	add	r3, r1
 80040c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80040cc:	e00a      	b.n	80040e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80040ce:	683b      	ldr	r3, [r7, #0]
 80040d0:	b2da      	uxtb	r2, r3
 80040d2:	4908      	ldr	r1, [pc, #32]	; (80040f4 <__NVIC_SetPriority+0x50>)
 80040d4:	79fb      	ldrb	r3, [r7, #7]
 80040d6:	f003 030f 	and.w	r3, r3, #15
 80040da:	3b04      	subs	r3, #4
 80040dc:	0112      	lsls	r2, r2, #4
 80040de:	b2d2      	uxtb	r2, r2
 80040e0:	440b      	add	r3, r1
 80040e2:	761a      	strb	r2, [r3, #24]
}
 80040e4:	bf00      	nop
 80040e6:	370c      	adds	r7, #12
 80040e8:	46bd      	mov	sp, r7
 80040ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ee:	4770      	bx	lr
 80040f0:	e000e100 	.word	0xe000e100
 80040f4:	e000ed00 	.word	0xe000ed00

080040f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80040f8:	b480      	push	{r7}
 80040fa:	b089      	sub	sp, #36	; 0x24
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	60f8      	str	r0, [r7, #12]
 8004100:	60b9      	str	r1, [r7, #8]
 8004102:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	f003 0307 	and.w	r3, r3, #7
 800410a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800410c:	69fb      	ldr	r3, [r7, #28]
 800410e:	f1c3 0307 	rsb	r3, r3, #7
 8004112:	2b04      	cmp	r3, #4
 8004114:	bf28      	it	cs
 8004116:	2304      	movcs	r3, #4
 8004118:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800411a:	69fb      	ldr	r3, [r7, #28]
 800411c:	3304      	adds	r3, #4
 800411e:	2b06      	cmp	r3, #6
 8004120:	d902      	bls.n	8004128 <NVIC_EncodePriority+0x30>
 8004122:	69fb      	ldr	r3, [r7, #28]
 8004124:	3b03      	subs	r3, #3
 8004126:	e000      	b.n	800412a <NVIC_EncodePriority+0x32>
 8004128:	2300      	movs	r3, #0
 800412a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800412c:	f04f 32ff 	mov.w	r2, #4294967295
 8004130:	69bb      	ldr	r3, [r7, #24]
 8004132:	fa02 f303 	lsl.w	r3, r2, r3
 8004136:	43da      	mvns	r2, r3
 8004138:	68bb      	ldr	r3, [r7, #8]
 800413a:	401a      	ands	r2, r3
 800413c:	697b      	ldr	r3, [r7, #20]
 800413e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004140:	f04f 31ff 	mov.w	r1, #4294967295
 8004144:	697b      	ldr	r3, [r7, #20]
 8004146:	fa01 f303 	lsl.w	r3, r1, r3
 800414a:	43d9      	mvns	r1, r3
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004150:	4313      	orrs	r3, r2
         );
}
 8004152:	4618      	mov	r0, r3
 8004154:	3724      	adds	r7, #36	; 0x24
 8004156:	46bd      	mov	sp, r7
 8004158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415c:	4770      	bx	lr

0800415e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800415e:	b580      	push	{r7, lr}
 8004160:	b082      	sub	sp, #8
 8004162:	af00      	add	r7, sp, #0
 8004164:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004166:	6878      	ldr	r0, [r7, #4]
 8004168:	f7ff ff4c 	bl	8004004 <__NVIC_SetPriorityGrouping>
}
 800416c:	bf00      	nop
 800416e:	3708      	adds	r7, #8
 8004170:	46bd      	mov	sp, r7
 8004172:	bd80      	pop	{r7, pc}

08004174 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004174:	b580      	push	{r7, lr}
 8004176:	b086      	sub	sp, #24
 8004178:	af00      	add	r7, sp, #0
 800417a:	4603      	mov	r3, r0
 800417c:	60b9      	str	r1, [r7, #8]
 800417e:	607a      	str	r2, [r7, #4]
 8004180:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004182:	2300      	movs	r3, #0
 8004184:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004186:	f7ff ff61 	bl	800404c <__NVIC_GetPriorityGrouping>
 800418a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800418c:	687a      	ldr	r2, [r7, #4]
 800418e:	68b9      	ldr	r1, [r7, #8]
 8004190:	6978      	ldr	r0, [r7, #20]
 8004192:	f7ff ffb1 	bl	80040f8 <NVIC_EncodePriority>
 8004196:	4602      	mov	r2, r0
 8004198:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800419c:	4611      	mov	r1, r2
 800419e:	4618      	mov	r0, r3
 80041a0:	f7ff ff80 	bl	80040a4 <__NVIC_SetPriority>
}
 80041a4:	bf00      	nop
 80041a6:	3718      	adds	r7, #24
 80041a8:	46bd      	mov	sp, r7
 80041aa:	bd80      	pop	{r7, pc}

080041ac <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b082      	sub	sp, #8
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	4603      	mov	r3, r0
 80041b4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80041b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041ba:	4618      	mov	r0, r3
 80041bc:	f7ff ff54 	bl	8004068 <__NVIC_EnableIRQ>
}
 80041c0:	bf00      	nop
 80041c2:	3708      	adds	r7, #8
 80041c4:	46bd      	mov	sp, r7
 80041c6:	bd80      	pop	{r7, pc}

080041c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80041c8:	b480      	push	{r7}
 80041ca:	b089      	sub	sp, #36	; 0x24
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
 80041d0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80041d2:	2300      	movs	r3, #0
 80041d4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80041d6:	2300      	movs	r3, #0
 80041d8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80041da:	2300      	movs	r3, #0
 80041dc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80041de:	2300      	movs	r3, #0
 80041e0:	61fb      	str	r3, [r7, #28]
 80041e2:	e16b      	b.n	80044bc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80041e4:	2201      	movs	r2, #1
 80041e6:	69fb      	ldr	r3, [r7, #28]
 80041e8:	fa02 f303 	lsl.w	r3, r2, r3
 80041ec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	697a      	ldr	r2, [r7, #20]
 80041f4:	4013      	ands	r3, r2
 80041f6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80041f8:	693a      	ldr	r2, [r7, #16]
 80041fa:	697b      	ldr	r3, [r7, #20]
 80041fc:	429a      	cmp	r2, r3
 80041fe:	f040 815a 	bne.w	80044b6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	f003 0303 	and.w	r3, r3, #3
 800420a:	2b01      	cmp	r3, #1
 800420c:	d005      	beq.n	800421a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004216:	2b02      	cmp	r3, #2
 8004218:	d130      	bne.n	800427c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	689b      	ldr	r3, [r3, #8]
 800421e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004220:	69fb      	ldr	r3, [r7, #28]
 8004222:	005b      	lsls	r3, r3, #1
 8004224:	2203      	movs	r2, #3
 8004226:	fa02 f303 	lsl.w	r3, r2, r3
 800422a:	43db      	mvns	r3, r3
 800422c:	69ba      	ldr	r2, [r7, #24]
 800422e:	4013      	ands	r3, r2
 8004230:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	68da      	ldr	r2, [r3, #12]
 8004236:	69fb      	ldr	r3, [r7, #28]
 8004238:	005b      	lsls	r3, r3, #1
 800423a:	fa02 f303 	lsl.w	r3, r2, r3
 800423e:	69ba      	ldr	r2, [r7, #24]
 8004240:	4313      	orrs	r3, r2
 8004242:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	69ba      	ldr	r2, [r7, #24]
 8004248:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	685b      	ldr	r3, [r3, #4]
 800424e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004250:	2201      	movs	r2, #1
 8004252:	69fb      	ldr	r3, [r7, #28]
 8004254:	fa02 f303 	lsl.w	r3, r2, r3
 8004258:	43db      	mvns	r3, r3
 800425a:	69ba      	ldr	r2, [r7, #24]
 800425c:	4013      	ands	r3, r2
 800425e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	091b      	lsrs	r3, r3, #4
 8004266:	f003 0201 	and.w	r2, r3, #1
 800426a:	69fb      	ldr	r3, [r7, #28]
 800426c:	fa02 f303 	lsl.w	r3, r2, r3
 8004270:	69ba      	ldr	r2, [r7, #24]
 8004272:	4313      	orrs	r3, r2
 8004274:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	69ba      	ldr	r2, [r7, #24]
 800427a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	f003 0303 	and.w	r3, r3, #3
 8004284:	2b03      	cmp	r3, #3
 8004286:	d017      	beq.n	80042b8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	68db      	ldr	r3, [r3, #12]
 800428c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800428e:	69fb      	ldr	r3, [r7, #28]
 8004290:	005b      	lsls	r3, r3, #1
 8004292:	2203      	movs	r2, #3
 8004294:	fa02 f303 	lsl.w	r3, r2, r3
 8004298:	43db      	mvns	r3, r3
 800429a:	69ba      	ldr	r2, [r7, #24]
 800429c:	4013      	ands	r3, r2
 800429e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	689a      	ldr	r2, [r3, #8]
 80042a4:	69fb      	ldr	r3, [r7, #28]
 80042a6:	005b      	lsls	r3, r3, #1
 80042a8:	fa02 f303 	lsl.w	r3, r2, r3
 80042ac:	69ba      	ldr	r2, [r7, #24]
 80042ae:	4313      	orrs	r3, r2
 80042b0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	69ba      	ldr	r2, [r7, #24]
 80042b6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	f003 0303 	and.w	r3, r3, #3
 80042c0:	2b02      	cmp	r3, #2
 80042c2:	d123      	bne.n	800430c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80042c4:	69fb      	ldr	r3, [r7, #28]
 80042c6:	08da      	lsrs	r2, r3, #3
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	3208      	adds	r2, #8
 80042cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80042d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80042d2:	69fb      	ldr	r3, [r7, #28]
 80042d4:	f003 0307 	and.w	r3, r3, #7
 80042d8:	009b      	lsls	r3, r3, #2
 80042da:	220f      	movs	r2, #15
 80042dc:	fa02 f303 	lsl.w	r3, r2, r3
 80042e0:	43db      	mvns	r3, r3
 80042e2:	69ba      	ldr	r2, [r7, #24]
 80042e4:	4013      	ands	r3, r2
 80042e6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	691a      	ldr	r2, [r3, #16]
 80042ec:	69fb      	ldr	r3, [r7, #28]
 80042ee:	f003 0307 	and.w	r3, r3, #7
 80042f2:	009b      	lsls	r3, r3, #2
 80042f4:	fa02 f303 	lsl.w	r3, r2, r3
 80042f8:	69ba      	ldr	r2, [r7, #24]
 80042fa:	4313      	orrs	r3, r2
 80042fc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80042fe:	69fb      	ldr	r3, [r7, #28]
 8004300:	08da      	lsrs	r2, r3, #3
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	3208      	adds	r2, #8
 8004306:	69b9      	ldr	r1, [r7, #24]
 8004308:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004312:	69fb      	ldr	r3, [r7, #28]
 8004314:	005b      	lsls	r3, r3, #1
 8004316:	2203      	movs	r2, #3
 8004318:	fa02 f303 	lsl.w	r3, r2, r3
 800431c:	43db      	mvns	r3, r3
 800431e:	69ba      	ldr	r2, [r7, #24]
 8004320:	4013      	ands	r3, r2
 8004322:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	685b      	ldr	r3, [r3, #4]
 8004328:	f003 0203 	and.w	r2, r3, #3
 800432c:	69fb      	ldr	r3, [r7, #28]
 800432e:	005b      	lsls	r3, r3, #1
 8004330:	fa02 f303 	lsl.w	r3, r2, r3
 8004334:	69ba      	ldr	r2, [r7, #24]
 8004336:	4313      	orrs	r3, r2
 8004338:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	69ba      	ldr	r2, [r7, #24]
 800433e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	685b      	ldr	r3, [r3, #4]
 8004344:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004348:	2b00      	cmp	r3, #0
 800434a:	f000 80b4 	beq.w	80044b6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800434e:	2300      	movs	r3, #0
 8004350:	60fb      	str	r3, [r7, #12]
 8004352:	4b60      	ldr	r3, [pc, #384]	; (80044d4 <HAL_GPIO_Init+0x30c>)
 8004354:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004356:	4a5f      	ldr	r2, [pc, #380]	; (80044d4 <HAL_GPIO_Init+0x30c>)
 8004358:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800435c:	6453      	str	r3, [r2, #68]	; 0x44
 800435e:	4b5d      	ldr	r3, [pc, #372]	; (80044d4 <HAL_GPIO_Init+0x30c>)
 8004360:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004362:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004366:	60fb      	str	r3, [r7, #12]
 8004368:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800436a:	4a5b      	ldr	r2, [pc, #364]	; (80044d8 <HAL_GPIO_Init+0x310>)
 800436c:	69fb      	ldr	r3, [r7, #28]
 800436e:	089b      	lsrs	r3, r3, #2
 8004370:	3302      	adds	r3, #2
 8004372:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004376:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004378:	69fb      	ldr	r3, [r7, #28]
 800437a:	f003 0303 	and.w	r3, r3, #3
 800437e:	009b      	lsls	r3, r3, #2
 8004380:	220f      	movs	r2, #15
 8004382:	fa02 f303 	lsl.w	r3, r2, r3
 8004386:	43db      	mvns	r3, r3
 8004388:	69ba      	ldr	r2, [r7, #24]
 800438a:	4013      	ands	r3, r2
 800438c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	4a52      	ldr	r2, [pc, #328]	; (80044dc <HAL_GPIO_Init+0x314>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d02b      	beq.n	80043ee <HAL_GPIO_Init+0x226>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	4a51      	ldr	r2, [pc, #324]	; (80044e0 <HAL_GPIO_Init+0x318>)
 800439a:	4293      	cmp	r3, r2
 800439c:	d025      	beq.n	80043ea <HAL_GPIO_Init+0x222>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	4a50      	ldr	r2, [pc, #320]	; (80044e4 <HAL_GPIO_Init+0x31c>)
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d01f      	beq.n	80043e6 <HAL_GPIO_Init+0x21e>
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	4a4f      	ldr	r2, [pc, #316]	; (80044e8 <HAL_GPIO_Init+0x320>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d019      	beq.n	80043e2 <HAL_GPIO_Init+0x21a>
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	4a4e      	ldr	r2, [pc, #312]	; (80044ec <HAL_GPIO_Init+0x324>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d013      	beq.n	80043de <HAL_GPIO_Init+0x216>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	4a4d      	ldr	r2, [pc, #308]	; (80044f0 <HAL_GPIO_Init+0x328>)
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d00d      	beq.n	80043da <HAL_GPIO_Init+0x212>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	4a4c      	ldr	r2, [pc, #304]	; (80044f4 <HAL_GPIO_Init+0x32c>)
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d007      	beq.n	80043d6 <HAL_GPIO_Init+0x20e>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	4a4b      	ldr	r2, [pc, #300]	; (80044f8 <HAL_GPIO_Init+0x330>)
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d101      	bne.n	80043d2 <HAL_GPIO_Init+0x20a>
 80043ce:	2307      	movs	r3, #7
 80043d0:	e00e      	b.n	80043f0 <HAL_GPIO_Init+0x228>
 80043d2:	2308      	movs	r3, #8
 80043d4:	e00c      	b.n	80043f0 <HAL_GPIO_Init+0x228>
 80043d6:	2306      	movs	r3, #6
 80043d8:	e00a      	b.n	80043f0 <HAL_GPIO_Init+0x228>
 80043da:	2305      	movs	r3, #5
 80043dc:	e008      	b.n	80043f0 <HAL_GPIO_Init+0x228>
 80043de:	2304      	movs	r3, #4
 80043e0:	e006      	b.n	80043f0 <HAL_GPIO_Init+0x228>
 80043e2:	2303      	movs	r3, #3
 80043e4:	e004      	b.n	80043f0 <HAL_GPIO_Init+0x228>
 80043e6:	2302      	movs	r3, #2
 80043e8:	e002      	b.n	80043f0 <HAL_GPIO_Init+0x228>
 80043ea:	2301      	movs	r3, #1
 80043ec:	e000      	b.n	80043f0 <HAL_GPIO_Init+0x228>
 80043ee:	2300      	movs	r3, #0
 80043f0:	69fa      	ldr	r2, [r7, #28]
 80043f2:	f002 0203 	and.w	r2, r2, #3
 80043f6:	0092      	lsls	r2, r2, #2
 80043f8:	4093      	lsls	r3, r2
 80043fa:	69ba      	ldr	r2, [r7, #24]
 80043fc:	4313      	orrs	r3, r2
 80043fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004400:	4935      	ldr	r1, [pc, #212]	; (80044d8 <HAL_GPIO_Init+0x310>)
 8004402:	69fb      	ldr	r3, [r7, #28]
 8004404:	089b      	lsrs	r3, r3, #2
 8004406:	3302      	adds	r3, #2
 8004408:	69ba      	ldr	r2, [r7, #24]
 800440a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800440e:	4b3b      	ldr	r3, [pc, #236]	; (80044fc <HAL_GPIO_Init+0x334>)
 8004410:	689b      	ldr	r3, [r3, #8]
 8004412:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004414:	693b      	ldr	r3, [r7, #16]
 8004416:	43db      	mvns	r3, r3
 8004418:	69ba      	ldr	r2, [r7, #24]
 800441a:	4013      	ands	r3, r2
 800441c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	685b      	ldr	r3, [r3, #4]
 8004422:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004426:	2b00      	cmp	r3, #0
 8004428:	d003      	beq.n	8004432 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800442a:	69ba      	ldr	r2, [r7, #24]
 800442c:	693b      	ldr	r3, [r7, #16]
 800442e:	4313      	orrs	r3, r2
 8004430:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004432:	4a32      	ldr	r2, [pc, #200]	; (80044fc <HAL_GPIO_Init+0x334>)
 8004434:	69bb      	ldr	r3, [r7, #24]
 8004436:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004438:	4b30      	ldr	r3, [pc, #192]	; (80044fc <HAL_GPIO_Init+0x334>)
 800443a:	68db      	ldr	r3, [r3, #12]
 800443c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800443e:	693b      	ldr	r3, [r7, #16]
 8004440:	43db      	mvns	r3, r3
 8004442:	69ba      	ldr	r2, [r7, #24]
 8004444:	4013      	ands	r3, r2
 8004446:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	685b      	ldr	r3, [r3, #4]
 800444c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004450:	2b00      	cmp	r3, #0
 8004452:	d003      	beq.n	800445c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004454:	69ba      	ldr	r2, [r7, #24]
 8004456:	693b      	ldr	r3, [r7, #16]
 8004458:	4313      	orrs	r3, r2
 800445a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800445c:	4a27      	ldr	r2, [pc, #156]	; (80044fc <HAL_GPIO_Init+0x334>)
 800445e:	69bb      	ldr	r3, [r7, #24]
 8004460:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004462:	4b26      	ldr	r3, [pc, #152]	; (80044fc <HAL_GPIO_Init+0x334>)
 8004464:	685b      	ldr	r3, [r3, #4]
 8004466:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004468:	693b      	ldr	r3, [r7, #16]
 800446a:	43db      	mvns	r3, r3
 800446c:	69ba      	ldr	r2, [r7, #24]
 800446e:	4013      	ands	r3, r2
 8004470:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	685b      	ldr	r3, [r3, #4]
 8004476:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800447a:	2b00      	cmp	r3, #0
 800447c:	d003      	beq.n	8004486 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800447e:	69ba      	ldr	r2, [r7, #24]
 8004480:	693b      	ldr	r3, [r7, #16]
 8004482:	4313      	orrs	r3, r2
 8004484:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004486:	4a1d      	ldr	r2, [pc, #116]	; (80044fc <HAL_GPIO_Init+0x334>)
 8004488:	69bb      	ldr	r3, [r7, #24]
 800448a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800448c:	4b1b      	ldr	r3, [pc, #108]	; (80044fc <HAL_GPIO_Init+0x334>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004492:	693b      	ldr	r3, [r7, #16]
 8004494:	43db      	mvns	r3, r3
 8004496:	69ba      	ldr	r2, [r7, #24]
 8004498:	4013      	ands	r3, r2
 800449a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d003      	beq.n	80044b0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80044a8:	69ba      	ldr	r2, [r7, #24]
 80044aa:	693b      	ldr	r3, [r7, #16]
 80044ac:	4313      	orrs	r3, r2
 80044ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80044b0:	4a12      	ldr	r2, [pc, #72]	; (80044fc <HAL_GPIO_Init+0x334>)
 80044b2:	69bb      	ldr	r3, [r7, #24]
 80044b4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80044b6:	69fb      	ldr	r3, [r7, #28]
 80044b8:	3301      	adds	r3, #1
 80044ba:	61fb      	str	r3, [r7, #28]
 80044bc:	69fb      	ldr	r3, [r7, #28]
 80044be:	2b0f      	cmp	r3, #15
 80044c0:	f67f ae90 	bls.w	80041e4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80044c4:	bf00      	nop
 80044c6:	bf00      	nop
 80044c8:	3724      	adds	r7, #36	; 0x24
 80044ca:	46bd      	mov	sp, r7
 80044cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d0:	4770      	bx	lr
 80044d2:	bf00      	nop
 80044d4:	40023800 	.word	0x40023800
 80044d8:	40013800 	.word	0x40013800
 80044dc:	40020000 	.word	0x40020000
 80044e0:	40020400 	.word	0x40020400
 80044e4:	40020800 	.word	0x40020800
 80044e8:	40020c00 	.word	0x40020c00
 80044ec:	40021000 	.word	0x40021000
 80044f0:	40021400 	.word	0x40021400
 80044f4:	40021800 	.word	0x40021800
 80044f8:	40021c00 	.word	0x40021c00
 80044fc:	40013c00 	.word	0x40013c00

08004500 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004500:	b480      	push	{r7}
 8004502:	b085      	sub	sp, #20
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
 8004508:	460b      	mov	r3, r1
 800450a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	691a      	ldr	r2, [r3, #16]
 8004510:	887b      	ldrh	r3, [r7, #2]
 8004512:	4013      	ands	r3, r2
 8004514:	2b00      	cmp	r3, #0
 8004516:	d002      	beq.n	800451e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004518:	2301      	movs	r3, #1
 800451a:	73fb      	strb	r3, [r7, #15]
 800451c:	e001      	b.n	8004522 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800451e:	2300      	movs	r3, #0
 8004520:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004522:	7bfb      	ldrb	r3, [r7, #15]
}
 8004524:	4618      	mov	r0, r3
 8004526:	3714      	adds	r7, #20
 8004528:	46bd      	mov	sp, r7
 800452a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452e:	4770      	bx	lr

08004530 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004530:	b480      	push	{r7}
 8004532:	b083      	sub	sp, #12
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
 8004538:	460b      	mov	r3, r1
 800453a:	807b      	strh	r3, [r7, #2]
 800453c:	4613      	mov	r3, r2
 800453e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004540:	787b      	ldrb	r3, [r7, #1]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d003      	beq.n	800454e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004546:	887a      	ldrh	r2, [r7, #2]
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800454c:	e003      	b.n	8004556 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800454e:	887b      	ldrh	r3, [r7, #2]
 8004550:	041a      	lsls	r2, r3, #16
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	619a      	str	r2, [r3, #24]
}
 8004556:	bf00      	nop
 8004558:	370c      	adds	r7, #12
 800455a:	46bd      	mov	sp, r7
 800455c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004560:	4770      	bx	lr
	...

08004564 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b082      	sub	sp, #8
 8004568:	af00      	add	r7, sp, #0
 800456a:	4603      	mov	r3, r0
 800456c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800456e:	4b08      	ldr	r3, [pc, #32]	; (8004590 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004570:	695a      	ldr	r2, [r3, #20]
 8004572:	88fb      	ldrh	r3, [r7, #6]
 8004574:	4013      	ands	r3, r2
 8004576:	2b00      	cmp	r3, #0
 8004578:	d006      	beq.n	8004588 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800457a:	4a05      	ldr	r2, [pc, #20]	; (8004590 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800457c:	88fb      	ldrh	r3, [r7, #6]
 800457e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004580:	88fb      	ldrh	r3, [r7, #6]
 8004582:	4618      	mov	r0, r3
 8004584:	f7fc f9e6 	bl	8000954 <HAL_GPIO_EXTI_Callback>
  }
}
 8004588:	bf00      	nop
 800458a:	3708      	adds	r7, #8
 800458c:	46bd      	mov	sp, r7
 800458e:	bd80      	pop	{r7, pc}
 8004590:	40013c00 	.word	0x40013c00

08004594 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b086      	sub	sp, #24
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d101      	bne.n	80045a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80045a2:	2301      	movs	r3, #1
 80045a4:	e267      	b.n	8004a76 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f003 0301 	and.w	r3, r3, #1
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d075      	beq.n	800469e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80045b2:	4b88      	ldr	r3, [pc, #544]	; (80047d4 <HAL_RCC_OscConfig+0x240>)
 80045b4:	689b      	ldr	r3, [r3, #8]
 80045b6:	f003 030c 	and.w	r3, r3, #12
 80045ba:	2b04      	cmp	r3, #4
 80045bc:	d00c      	beq.n	80045d8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80045be:	4b85      	ldr	r3, [pc, #532]	; (80047d4 <HAL_RCC_OscConfig+0x240>)
 80045c0:	689b      	ldr	r3, [r3, #8]
 80045c2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80045c6:	2b08      	cmp	r3, #8
 80045c8:	d112      	bne.n	80045f0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80045ca:	4b82      	ldr	r3, [pc, #520]	; (80047d4 <HAL_RCC_OscConfig+0x240>)
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80045d2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80045d6:	d10b      	bne.n	80045f0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045d8:	4b7e      	ldr	r3, [pc, #504]	; (80047d4 <HAL_RCC_OscConfig+0x240>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d05b      	beq.n	800469c <HAL_RCC_OscConfig+0x108>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d157      	bne.n	800469c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80045ec:	2301      	movs	r3, #1
 80045ee:	e242      	b.n	8004a76 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045f8:	d106      	bne.n	8004608 <HAL_RCC_OscConfig+0x74>
 80045fa:	4b76      	ldr	r3, [pc, #472]	; (80047d4 <HAL_RCC_OscConfig+0x240>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	4a75      	ldr	r2, [pc, #468]	; (80047d4 <HAL_RCC_OscConfig+0x240>)
 8004600:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004604:	6013      	str	r3, [r2, #0]
 8004606:	e01d      	b.n	8004644 <HAL_RCC_OscConfig+0xb0>
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	685b      	ldr	r3, [r3, #4]
 800460c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004610:	d10c      	bne.n	800462c <HAL_RCC_OscConfig+0x98>
 8004612:	4b70      	ldr	r3, [pc, #448]	; (80047d4 <HAL_RCC_OscConfig+0x240>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	4a6f      	ldr	r2, [pc, #444]	; (80047d4 <HAL_RCC_OscConfig+0x240>)
 8004618:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800461c:	6013      	str	r3, [r2, #0]
 800461e:	4b6d      	ldr	r3, [pc, #436]	; (80047d4 <HAL_RCC_OscConfig+0x240>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	4a6c      	ldr	r2, [pc, #432]	; (80047d4 <HAL_RCC_OscConfig+0x240>)
 8004624:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004628:	6013      	str	r3, [r2, #0]
 800462a:	e00b      	b.n	8004644 <HAL_RCC_OscConfig+0xb0>
 800462c:	4b69      	ldr	r3, [pc, #420]	; (80047d4 <HAL_RCC_OscConfig+0x240>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	4a68      	ldr	r2, [pc, #416]	; (80047d4 <HAL_RCC_OscConfig+0x240>)
 8004632:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004636:	6013      	str	r3, [r2, #0]
 8004638:	4b66      	ldr	r3, [pc, #408]	; (80047d4 <HAL_RCC_OscConfig+0x240>)
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	4a65      	ldr	r2, [pc, #404]	; (80047d4 <HAL_RCC_OscConfig+0x240>)
 800463e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004642:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	2b00      	cmp	r3, #0
 800464a:	d013      	beq.n	8004674 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800464c:	f7ff fcaa 	bl	8003fa4 <HAL_GetTick>
 8004650:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004652:	e008      	b.n	8004666 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004654:	f7ff fca6 	bl	8003fa4 <HAL_GetTick>
 8004658:	4602      	mov	r2, r0
 800465a:	693b      	ldr	r3, [r7, #16]
 800465c:	1ad3      	subs	r3, r2, r3
 800465e:	2b64      	cmp	r3, #100	; 0x64
 8004660:	d901      	bls.n	8004666 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004662:	2303      	movs	r3, #3
 8004664:	e207      	b.n	8004a76 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004666:	4b5b      	ldr	r3, [pc, #364]	; (80047d4 <HAL_RCC_OscConfig+0x240>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800466e:	2b00      	cmp	r3, #0
 8004670:	d0f0      	beq.n	8004654 <HAL_RCC_OscConfig+0xc0>
 8004672:	e014      	b.n	800469e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004674:	f7ff fc96 	bl	8003fa4 <HAL_GetTick>
 8004678:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800467a:	e008      	b.n	800468e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800467c:	f7ff fc92 	bl	8003fa4 <HAL_GetTick>
 8004680:	4602      	mov	r2, r0
 8004682:	693b      	ldr	r3, [r7, #16]
 8004684:	1ad3      	subs	r3, r2, r3
 8004686:	2b64      	cmp	r3, #100	; 0x64
 8004688:	d901      	bls.n	800468e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800468a:	2303      	movs	r3, #3
 800468c:	e1f3      	b.n	8004a76 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800468e:	4b51      	ldr	r3, [pc, #324]	; (80047d4 <HAL_RCC_OscConfig+0x240>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004696:	2b00      	cmp	r3, #0
 8004698:	d1f0      	bne.n	800467c <HAL_RCC_OscConfig+0xe8>
 800469a:	e000      	b.n	800469e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800469c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f003 0302 	and.w	r3, r3, #2
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d063      	beq.n	8004772 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80046aa:	4b4a      	ldr	r3, [pc, #296]	; (80047d4 <HAL_RCC_OscConfig+0x240>)
 80046ac:	689b      	ldr	r3, [r3, #8]
 80046ae:	f003 030c 	and.w	r3, r3, #12
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d00b      	beq.n	80046ce <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80046b6:	4b47      	ldr	r3, [pc, #284]	; (80047d4 <HAL_RCC_OscConfig+0x240>)
 80046b8:	689b      	ldr	r3, [r3, #8]
 80046ba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80046be:	2b08      	cmp	r3, #8
 80046c0:	d11c      	bne.n	80046fc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80046c2:	4b44      	ldr	r3, [pc, #272]	; (80047d4 <HAL_RCC_OscConfig+0x240>)
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d116      	bne.n	80046fc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046ce:	4b41      	ldr	r3, [pc, #260]	; (80047d4 <HAL_RCC_OscConfig+0x240>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f003 0302 	and.w	r3, r3, #2
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d005      	beq.n	80046e6 <HAL_RCC_OscConfig+0x152>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	68db      	ldr	r3, [r3, #12]
 80046de:	2b01      	cmp	r3, #1
 80046e0:	d001      	beq.n	80046e6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80046e2:	2301      	movs	r3, #1
 80046e4:	e1c7      	b.n	8004a76 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046e6:	4b3b      	ldr	r3, [pc, #236]	; (80047d4 <HAL_RCC_OscConfig+0x240>)
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	691b      	ldr	r3, [r3, #16]
 80046f2:	00db      	lsls	r3, r3, #3
 80046f4:	4937      	ldr	r1, [pc, #220]	; (80047d4 <HAL_RCC_OscConfig+0x240>)
 80046f6:	4313      	orrs	r3, r2
 80046f8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046fa:	e03a      	b.n	8004772 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	68db      	ldr	r3, [r3, #12]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d020      	beq.n	8004746 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004704:	4b34      	ldr	r3, [pc, #208]	; (80047d8 <HAL_RCC_OscConfig+0x244>)
 8004706:	2201      	movs	r2, #1
 8004708:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800470a:	f7ff fc4b 	bl	8003fa4 <HAL_GetTick>
 800470e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004710:	e008      	b.n	8004724 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004712:	f7ff fc47 	bl	8003fa4 <HAL_GetTick>
 8004716:	4602      	mov	r2, r0
 8004718:	693b      	ldr	r3, [r7, #16]
 800471a:	1ad3      	subs	r3, r2, r3
 800471c:	2b02      	cmp	r3, #2
 800471e:	d901      	bls.n	8004724 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004720:	2303      	movs	r3, #3
 8004722:	e1a8      	b.n	8004a76 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004724:	4b2b      	ldr	r3, [pc, #172]	; (80047d4 <HAL_RCC_OscConfig+0x240>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f003 0302 	and.w	r3, r3, #2
 800472c:	2b00      	cmp	r3, #0
 800472e:	d0f0      	beq.n	8004712 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004730:	4b28      	ldr	r3, [pc, #160]	; (80047d4 <HAL_RCC_OscConfig+0x240>)
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	691b      	ldr	r3, [r3, #16]
 800473c:	00db      	lsls	r3, r3, #3
 800473e:	4925      	ldr	r1, [pc, #148]	; (80047d4 <HAL_RCC_OscConfig+0x240>)
 8004740:	4313      	orrs	r3, r2
 8004742:	600b      	str	r3, [r1, #0]
 8004744:	e015      	b.n	8004772 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004746:	4b24      	ldr	r3, [pc, #144]	; (80047d8 <HAL_RCC_OscConfig+0x244>)
 8004748:	2200      	movs	r2, #0
 800474a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800474c:	f7ff fc2a 	bl	8003fa4 <HAL_GetTick>
 8004750:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004752:	e008      	b.n	8004766 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004754:	f7ff fc26 	bl	8003fa4 <HAL_GetTick>
 8004758:	4602      	mov	r2, r0
 800475a:	693b      	ldr	r3, [r7, #16]
 800475c:	1ad3      	subs	r3, r2, r3
 800475e:	2b02      	cmp	r3, #2
 8004760:	d901      	bls.n	8004766 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004762:	2303      	movs	r3, #3
 8004764:	e187      	b.n	8004a76 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004766:	4b1b      	ldr	r3, [pc, #108]	; (80047d4 <HAL_RCC_OscConfig+0x240>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f003 0302 	and.w	r3, r3, #2
 800476e:	2b00      	cmp	r3, #0
 8004770:	d1f0      	bne.n	8004754 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f003 0308 	and.w	r3, r3, #8
 800477a:	2b00      	cmp	r3, #0
 800477c:	d036      	beq.n	80047ec <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	695b      	ldr	r3, [r3, #20]
 8004782:	2b00      	cmp	r3, #0
 8004784:	d016      	beq.n	80047b4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004786:	4b15      	ldr	r3, [pc, #84]	; (80047dc <HAL_RCC_OscConfig+0x248>)
 8004788:	2201      	movs	r2, #1
 800478a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800478c:	f7ff fc0a 	bl	8003fa4 <HAL_GetTick>
 8004790:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004792:	e008      	b.n	80047a6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004794:	f7ff fc06 	bl	8003fa4 <HAL_GetTick>
 8004798:	4602      	mov	r2, r0
 800479a:	693b      	ldr	r3, [r7, #16]
 800479c:	1ad3      	subs	r3, r2, r3
 800479e:	2b02      	cmp	r3, #2
 80047a0:	d901      	bls.n	80047a6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80047a2:	2303      	movs	r3, #3
 80047a4:	e167      	b.n	8004a76 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047a6:	4b0b      	ldr	r3, [pc, #44]	; (80047d4 <HAL_RCC_OscConfig+0x240>)
 80047a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80047aa:	f003 0302 	and.w	r3, r3, #2
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d0f0      	beq.n	8004794 <HAL_RCC_OscConfig+0x200>
 80047b2:	e01b      	b.n	80047ec <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80047b4:	4b09      	ldr	r3, [pc, #36]	; (80047dc <HAL_RCC_OscConfig+0x248>)
 80047b6:	2200      	movs	r2, #0
 80047b8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047ba:	f7ff fbf3 	bl	8003fa4 <HAL_GetTick>
 80047be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047c0:	e00e      	b.n	80047e0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80047c2:	f7ff fbef 	bl	8003fa4 <HAL_GetTick>
 80047c6:	4602      	mov	r2, r0
 80047c8:	693b      	ldr	r3, [r7, #16]
 80047ca:	1ad3      	subs	r3, r2, r3
 80047cc:	2b02      	cmp	r3, #2
 80047ce:	d907      	bls.n	80047e0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80047d0:	2303      	movs	r3, #3
 80047d2:	e150      	b.n	8004a76 <HAL_RCC_OscConfig+0x4e2>
 80047d4:	40023800 	.word	0x40023800
 80047d8:	42470000 	.word	0x42470000
 80047dc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047e0:	4b88      	ldr	r3, [pc, #544]	; (8004a04 <HAL_RCC_OscConfig+0x470>)
 80047e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80047e4:	f003 0302 	and.w	r3, r3, #2
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d1ea      	bne.n	80047c2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f003 0304 	and.w	r3, r3, #4
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	f000 8097 	beq.w	8004928 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80047fa:	2300      	movs	r3, #0
 80047fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047fe:	4b81      	ldr	r3, [pc, #516]	; (8004a04 <HAL_RCC_OscConfig+0x470>)
 8004800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004802:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004806:	2b00      	cmp	r3, #0
 8004808:	d10f      	bne.n	800482a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800480a:	2300      	movs	r3, #0
 800480c:	60bb      	str	r3, [r7, #8]
 800480e:	4b7d      	ldr	r3, [pc, #500]	; (8004a04 <HAL_RCC_OscConfig+0x470>)
 8004810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004812:	4a7c      	ldr	r2, [pc, #496]	; (8004a04 <HAL_RCC_OscConfig+0x470>)
 8004814:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004818:	6413      	str	r3, [r2, #64]	; 0x40
 800481a:	4b7a      	ldr	r3, [pc, #488]	; (8004a04 <HAL_RCC_OscConfig+0x470>)
 800481c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800481e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004822:	60bb      	str	r3, [r7, #8]
 8004824:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004826:	2301      	movs	r3, #1
 8004828:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800482a:	4b77      	ldr	r3, [pc, #476]	; (8004a08 <HAL_RCC_OscConfig+0x474>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004832:	2b00      	cmp	r3, #0
 8004834:	d118      	bne.n	8004868 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004836:	4b74      	ldr	r3, [pc, #464]	; (8004a08 <HAL_RCC_OscConfig+0x474>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	4a73      	ldr	r2, [pc, #460]	; (8004a08 <HAL_RCC_OscConfig+0x474>)
 800483c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004840:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004842:	f7ff fbaf 	bl	8003fa4 <HAL_GetTick>
 8004846:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004848:	e008      	b.n	800485c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800484a:	f7ff fbab 	bl	8003fa4 <HAL_GetTick>
 800484e:	4602      	mov	r2, r0
 8004850:	693b      	ldr	r3, [r7, #16]
 8004852:	1ad3      	subs	r3, r2, r3
 8004854:	2b02      	cmp	r3, #2
 8004856:	d901      	bls.n	800485c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004858:	2303      	movs	r3, #3
 800485a:	e10c      	b.n	8004a76 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800485c:	4b6a      	ldr	r3, [pc, #424]	; (8004a08 <HAL_RCC_OscConfig+0x474>)
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004864:	2b00      	cmp	r3, #0
 8004866:	d0f0      	beq.n	800484a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	689b      	ldr	r3, [r3, #8]
 800486c:	2b01      	cmp	r3, #1
 800486e:	d106      	bne.n	800487e <HAL_RCC_OscConfig+0x2ea>
 8004870:	4b64      	ldr	r3, [pc, #400]	; (8004a04 <HAL_RCC_OscConfig+0x470>)
 8004872:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004874:	4a63      	ldr	r2, [pc, #396]	; (8004a04 <HAL_RCC_OscConfig+0x470>)
 8004876:	f043 0301 	orr.w	r3, r3, #1
 800487a:	6713      	str	r3, [r2, #112]	; 0x70
 800487c:	e01c      	b.n	80048b8 <HAL_RCC_OscConfig+0x324>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	689b      	ldr	r3, [r3, #8]
 8004882:	2b05      	cmp	r3, #5
 8004884:	d10c      	bne.n	80048a0 <HAL_RCC_OscConfig+0x30c>
 8004886:	4b5f      	ldr	r3, [pc, #380]	; (8004a04 <HAL_RCC_OscConfig+0x470>)
 8004888:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800488a:	4a5e      	ldr	r2, [pc, #376]	; (8004a04 <HAL_RCC_OscConfig+0x470>)
 800488c:	f043 0304 	orr.w	r3, r3, #4
 8004890:	6713      	str	r3, [r2, #112]	; 0x70
 8004892:	4b5c      	ldr	r3, [pc, #368]	; (8004a04 <HAL_RCC_OscConfig+0x470>)
 8004894:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004896:	4a5b      	ldr	r2, [pc, #364]	; (8004a04 <HAL_RCC_OscConfig+0x470>)
 8004898:	f043 0301 	orr.w	r3, r3, #1
 800489c:	6713      	str	r3, [r2, #112]	; 0x70
 800489e:	e00b      	b.n	80048b8 <HAL_RCC_OscConfig+0x324>
 80048a0:	4b58      	ldr	r3, [pc, #352]	; (8004a04 <HAL_RCC_OscConfig+0x470>)
 80048a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048a4:	4a57      	ldr	r2, [pc, #348]	; (8004a04 <HAL_RCC_OscConfig+0x470>)
 80048a6:	f023 0301 	bic.w	r3, r3, #1
 80048aa:	6713      	str	r3, [r2, #112]	; 0x70
 80048ac:	4b55      	ldr	r3, [pc, #340]	; (8004a04 <HAL_RCC_OscConfig+0x470>)
 80048ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048b0:	4a54      	ldr	r2, [pc, #336]	; (8004a04 <HAL_RCC_OscConfig+0x470>)
 80048b2:	f023 0304 	bic.w	r3, r3, #4
 80048b6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	689b      	ldr	r3, [r3, #8]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d015      	beq.n	80048ec <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048c0:	f7ff fb70 	bl	8003fa4 <HAL_GetTick>
 80048c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048c6:	e00a      	b.n	80048de <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80048c8:	f7ff fb6c 	bl	8003fa4 <HAL_GetTick>
 80048cc:	4602      	mov	r2, r0
 80048ce:	693b      	ldr	r3, [r7, #16]
 80048d0:	1ad3      	subs	r3, r2, r3
 80048d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d901      	bls.n	80048de <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80048da:	2303      	movs	r3, #3
 80048dc:	e0cb      	b.n	8004a76 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048de:	4b49      	ldr	r3, [pc, #292]	; (8004a04 <HAL_RCC_OscConfig+0x470>)
 80048e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048e2:	f003 0302 	and.w	r3, r3, #2
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d0ee      	beq.n	80048c8 <HAL_RCC_OscConfig+0x334>
 80048ea:	e014      	b.n	8004916 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048ec:	f7ff fb5a 	bl	8003fa4 <HAL_GetTick>
 80048f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048f2:	e00a      	b.n	800490a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80048f4:	f7ff fb56 	bl	8003fa4 <HAL_GetTick>
 80048f8:	4602      	mov	r2, r0
 80048fa:	693b      	ldr	r3, [r7, #16]
 80048fc:	1ad3      	subs	r3, r2, r3
 80048fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8004902:	4293      	cmp	r3, r2
 8004904:	d901      	bls.n	800490a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004906:	2303      	movs	r3, #3
 8004908:	e0b5      	b.n	8004a76 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800490a:	4b3e      	ldr	r3, [pc, #248]	; (8004a04 <HAL_RCC_OscConfig+0x470>)
 800490c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800490e:	f003 0302 	and.w	r3, r3, #2
 8004912:	2b00      	cmp	r3, #0
 8004914:	d1ee      	bne.n	80048f4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004916:	7dfb      	ldrb	r3, [r7, #23]
 8004918:	2b01      	cmp	r3, #1
 800491a:	d105      	bne.n	8004928 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800491c:	4b39      	ldr	r3, [pc, #228]	; (8004a04 <HAL_RCC_OscConfig+0x470>)
 800491e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004920:	4a38      	ldr	r2, [pc, #224]	; (8004a04 <HAL_RCC_OscConfig+0x470>)
 8004922:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004926:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	699b      	ldr	r3, [r3, #24]
 800492c:	2b00      	cmp	r3, #0
 800492e:	f000 80a1 	beq.w	8004a74 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004932:	4b34      	ldr	r3, [pc, #208]	; (8004a04 <HAL_RCC_OscConfig+0x470>)
 8004934:	689b      	ldr	r3, [r3, #8]
 8004936:	f003 030c 	and.w	r3, r3, #12
 800493a:	2b08      	cmp	r3, #8
 800493c:	d05c      	beq.n	80049f8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	699b      	ldr	r3, [r3, #24]
 8004942:	2b02      	cmp	r3, #2
 8004944:	d141      	bne.n	80049ca <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004946:	4b31      	ldr	r3, [pc, #196]	; (8004a0c <HAL_RCC_OscConfig+0x478>)
 8004948:	2200      	movs	r2, #0
 800494a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800494c:	f7ff fb2a 	bl	8003fa4 <HAL_GetTick>
 8004950:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004952:	e008      	b.n	8004966 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004954:	f7ff fb26 	bl	8003fa4 <HAL_GetTick>
 8004958:	4602      	mov	r2, r0
 800495a:	693b      	ldr	r3, [r7, #16]
 800495c:	1ad3      	subs	r3, r2, r3
 800495e:	2b02      	cmp	r3, #2
 8004960:	d901      	bls.n	8004966 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004962:	2303      	movs	r3, #3
 8004964:	e087      	b.n	8004a76 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004966:	4b27      	ldr	r3, [pc, #156]	; (8004a04 <HAL_RCC_OscConfig+0x470>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800496e:	2b00      	cmp	r3, #0
 8004970:	d1f0      	bne.n	8004954 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	69da      	ldr	r2, [r3, #28]
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6a1b      	ldr	r3, [r3, #32]
 800497a:	431a      	orrs	r2, r3
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004980:	019b      	lsls	r3, r3, #6
 8004982:	431a      	orrs	r2, r3
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004988:	085b      	lsrs	r3, r3, #1
 800498a:	3b01      	subs	r3, #1
 800498c:	041b      	lsls	r3, r3, #16
 800498e:	431a      	orrs	r2, r3
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004994:	061b      	lsls	r3, r3, #24
 8004996:	491b      	ldr	r1, [pc, #108]	; (8004a04 <HAL_RCC_OscConfig+0x470>)
 8004998:	4313      	orrs	r3, r2
 800499a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800499c:	4b1b      	ldr	r3, [pc, #108]	; (8004a0c <HAL_RCC_OscConfig+0x478>)
 800499e:	2201      	movs	r2, #1
 80049a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049a2:	f7ff faff 	bl	8003fa4 <HAL_GetTick>
 80049a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049a8:	e008      	b.n	80049bc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80049aa:	f7ff fafb 	bl	8003fa4 <HAL_GetTick>
 80049ae:	4602      	mov	r2, r0
 80049b0:	693b      	ldr	r3, [r7, #16]
 80049b2:	1ad3      	subs	r3, r2, r3
 80049b4:	2b02      	cmp	r3, #2
 80049b6:	d901      	bls.n	80049bc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80049b8:	2303      	movs	r3, #3
 80049ba:	e05c      	b.n	8004a76 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049bc:	4b11      	ldr	r3, [pc, #68]	; (8004a04 <HAL_RCC_OscConfig+0x470>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d0f0      	beq.n	80049aa <HAL_RCC_OscConfig+0x416>
 80049c8:	e054      	b.n	8004a74 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049ca:	4b10      	ldr	r3, [pc, #64]	; (8004a0c <HAL_RCC_OscConfig+0x478>)
 80049cc:	2200      	movs	r2, #0
 80049ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049d0:	f7ff fae8 	bl	8003fa4 <HAL_GetTick>
 80049d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049d6:	e008      	b.n	80049ea <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80049d8:	f7ff fae4 	bl	8003fa4 <HAL_GetTick>
 80049dc:	4602      	mov	r2, r0
 80049de:	693b      	ldr	r3, [r7, #16]
 80049e0:	1ad3      	subs	r3, r2, r3
 80049e2:	2b02      	cmp	r3, #2
 80049e4:	d901      	bls.n	80049ea <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80049e6:	2303      	movs	r3, #3
 80049e8:	e045      	b.n	8004a76 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049ea:	4b06      	ldr	r3, [pc, #24]	; (8004a04 <HAL_RCC_OscConfig+0x470>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d1f0      	bne.n	80049d8 <HAL_RCC_OscConfig+0x444>
 80049f6:	e03d      	b.n	8004a74 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	699b      	ldr	r3, [r3, #24]
 80049fc:	2b01      	cmp	r3, #1
 80049fe:	d107      	bne.n	8004a10 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004a00:	2301      	movs	r3, #1
 8004a02:	e038      	b.n	8004a76 <HAL_RCC_OscConfig+0x4e2>
 8004a04:	40023800 	.word	0x40023800
 8004a08:	40007000 	.word	0x40007000
 8004a0c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004a10:	4b1b      	ldr	r3, [pc, #108]	; (8004a80 <HAL_RCC_OscConfig+0x4ec>)
 8004a12:	685b      	ldr	r3, [r3, #4]
 8004a14:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	699b      	ldr	r3, [r3, #24]
 8004a1a:	2b01      	cmp	r3, #1
 8004a1c:	d028      	beq.n	8004a70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a28:	429a      	cmp	r2, r3
 8004a2a:	d121      	bne.n	8004a70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a36:	429a      	cmp	r2, r3
 8004a38:	d11a      	bne.n	8004a70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004a3a:	68fa      	ldr	r2, [r7, #12]
 8004a3c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004a40:	4013      	ands	r3, r2
 8004a42:	687a      	ldr	r2, [r7, #4]
 8004a44:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004a46:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d111      	bne.n	8004a70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a56:	085b      	lsrs	r3, r3, #1
 8004a58:	3b01      	subs	r3, #1
 8004a5a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004a5c:	429a      	cmp	r2, r3
 8004a5e:	d107      	bne.n	8004a70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a6a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004a6c:	429a      	cmp	r2, r3
 8004a6e:	d001      	beq.n	8004a74 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004a70:	2301      	movs	r3, #1
 8004a72:	e000      	b.n	8004a76 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004a74:	2300      	movs	r3, #0
}
 8004a76:	4618      	mov	r0, r3
 8004a78:	3718      	adds	r7, #24
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	bd80      	pop	{r7, pc}
 8004a7e:	bf00      	nop
 8004a80:	40023800 	.word	0x40023800

08004a84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a84:	b580      	push	{r7, lr}
 8004a86:	b084      	sub	sp, #16
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
 8004a8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d101      	bne.n	8004a98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a94:	2301      	movs	r3, #1
 8004a96:	e0cc      	b.n	8004c32 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004a98:	4b68      	ldr	r3, [pc, #416]	; (8004c3c <HAL_RCC_ClockConfig+0x1b8>)
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f003 0307 	and.w	r3, r3, #7
 8004aa0:	683a      	ldr	r2, [r7, #0]
 8004aa2:	429a      	cmp	r2, r3
 8004aa4:	d90c      	bls.n	8004ac0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004aa6:	4b65      	ldr	r3, [pc, #404]	; (8004c3c <HAL_RCC_ClockConfig+0x1b8>)
 8004aa8:	683a      	ldr	r2, [r7, #0]
 8004aaa:	b2d2      	uxtb	r2, r2
 8004aac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004aae:	4b63      	ldr	r3, [pc, #396]	; (8004c3c <HAL_RCC_ClockConfig+0x1b8>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f003 0307 	and.w	r3, r3, #7
 8004ab6:	683a      	ldr	r2, [r7, #0]
 8004ab8:	429a      	cmp	r2, r3
 8004aba:	d001      	beq.n	8004ac0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004abc:	2301      	movs	r3, #1
 8004abe:	e0b8      	b.n	8004c32 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f003 0302 	and.w	r3, r3, #2
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d020      	beq.n	8004b0e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f003 0304 	and.w	r3, r3, #4
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d005      	beq.n	8004ae4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004ad8:	4b59      	ldr	r3, [pc, #356]	; (8004c40 <HAL_RCC_ClockConfig+0x1bc>)
 8004ada:	689b      	ldr	r3, [r3, #8]
 8004adc:	4a58      	ldr	r2, [pc, #352]	; (8004c40 <HAL_RCC_ClockConfig+0x1bc>)
 8004ade:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004ae2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f003 0308 	and.w	r3, r3, #8
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d005      	beq.n	8004afc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004af0:	4b53      	ldr	r3, [pc, #332]	; (8004c40 <HAL_RCC_ClockConfig+0x1bc>)
 8004af2:	689b      	ldr	r3, [r3, #8]
 8004af4:	4a52      	ldr	r2, [pc, #328]	; (8004c40 <HAL_RCC_ClockConfig+0x1bc>)
 8004af6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004afa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004afc:	4b50      	ldr	r3, [pc, #320]	; (8004c40 <HAL_RCC_ClockConfig+0x1bc>)
 8004afe:	689b      	ldr	r3, [r3, #8]
 8004b00:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	689b      	ldr	r3, [r3, #8]
 8004b08:	494d      	ldr	r1, [pc, #308]	; (8004c40 <HAL_RCC_ClockConfig+0x1bc>)
 8004b0a:	4313      	orrs	r3, r2
 8004b0c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f003 0301 	and.w	r3, r3, #1
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d044      	beq.n	8004ba4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	685b      	ldr	r3, [r3, #4]
 8004b1e:	2b01      	cmp	r3, #1
 8004b20:	d107      	bne.n	8004b32 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b22:	4b47      	ldr	r3, [pc, #284]	; (8004c40 <HAL_RCC_ClockConfig+0x1bc>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d119      	bne.n	8004b62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b2e:	2301      	movs	r3, #1
 8004b30:	e07f      	b.n	8004c32 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	685b      	ldr	r3, [r3, #4]
 8004b36:	2b02      	cmp	r3, #2
 8004b38:	d003      	beq.n	8004b42 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004b3e:	2b03      	cmp	r3, #3
 8004b40:	d107      	bne.n	8004b52 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b42:	4b3f      	ldr	r3, [pc, #252]	; (8004c40 <HAL_RCC_ClockConfig+0x1bc>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d109      	bne.n	8004b62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b4e:	2301      	movs	r3, #1
 8004b50:	e06f      	b.n	8004c32 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b52:	4b3b      	ldr	r3, [pc, #236]	; (8004c40 <HAL_RCC_ClockConfig+0x1bc>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f003 0302 	and.w	r3, r3, #2
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d101      	bne.n	8004b62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	e067      	b.n	8004c32 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b62:	4b37      	ldr	r3, [pc, #220]	; (8004c40 <HAL_RCC_ClockConfig+0x1bc>)
 8004b64:	689b      	ldr	r3, [r3, #8]
 8004b66:	f023 0203 	bic.w	r2, r3, #3
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	685b      	ldr	r3, [r3, #4]
 8004b6e:	4934      	ldr	r1, [pc, #208]	; (8004c40 <HAL_RCC_ClockConfig+0x1bc>)
 8004b70:	4313      	orrs	r3, r2
 8004b72:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004b74:	f7ff fa16 	bl	8003fa4 <HAL_GetTick>
 8004b78:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b7a:	e00a      	b.n	8004b92 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b7c:	f7ff fa12 	bl	8003fa4 <HAL_GetTick>
 8004b80:	4602      	mov	r2, r0
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	1ad3      	subs	r3, r2, r3
 8004b86:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	d901      	bls.n	8004b92 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004b8e:	2303      	movs	r3, #3
 8004b90:	e04f      	b.n	8004c32 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b92:	4b2b      	ldr	r3, [pc, #172]	; (8004c40 <HAL_RCC_ClockConfig+0x1bc>)
 8004b94:	689b      	ldr	r3, [r3, #8]
 8004b96:	f003 020c 	and.w	r2, r3, #12
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	685b      	ldr	r3, [r3, #4]
 8004b9e:	009b      	lsls	r3, r3, #2
 8004ba0:	429a      	cmp	r2, r3
 8004ba2:	d1eb      	bne.n	8004b7c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004ba4:	4b25      	ldr	r3, [pc, #148]	; (8004c3c <HAL_RCC_ClockConfig+0x1b8>)
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f003 0307 	and.w	r3, r3, #7
 8004bac:	683a      	ldr	r2, [r7, #0]
 8004bae:	429a      	cmp	r2, r3
 8004bb0:	d20c      	bcs.n	8004bcc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bb2:	4b22      	ldr	r3, [pc, #136]	; (8004c3c <HAL_RCC_ClockConfig+0x1b8>)
 8004bb4:	683a      	ldr	r2, [r7, #0]
 8004bb6:	b2d2      	uxtb	r2, r2
 8004bb8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bba:	4b20      	ldr	r3, [pc, #128]	; (8004c3c <HAL_RCC_ClockConfig+0x1b8>)
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f003 0307 	and.w	r3, r3, #7
 8004bc2:	683a      	ldr	r2, [r7, #0]
 8004bc4:	429a      	cmp	r2, r3
 8004bc6:	d001      	beq.n	8004bcc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004bc8:	2301      	movs	r3, #1
 8004bca:	e032      	b.n	8004c32 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f003 0304 	and.w	r3, r3, #4
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d008      	beq.n	8004bea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004bd8:	4b19      	ldr	r3, [pc, #100]	; (8004c40 <HAL_RCC_ClockConfig+0x1bc>)
 8004bda:	689b      	ldr	r3, [r3, #8]
 8004bdc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	68db      	ldr	r3, [r3, #12]
 8004be4:	4916      	ldr	r1, [pc, #88]	; (8004c40 <HAL_RCC_ClockConfig+0x1bc>)
 8004be6:	4313      	orrs	r3, r2
 8004be8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f003 0308 	and.w	r3, r3, #8
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d009      	beq.n	8004c0a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004bf6:	4b12      	ldr	r3, [pc, #72]	; (8004c40 <HAL_RCC_ClockConfig+0x1bc>)
 8004bf8:	689b      	ldr	r3, [r3, #8]
 8004bfa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	691b      	ldr	r3, [r3, #16]
 8004c02:	00db      	lsls	r3, r3, #3
 8004c04:	490e      	ldr	r1, [pc, #56]	; (8004c40 <HAL_RCC_ClockConfig+0x1bc>)
 8004c06:	4313      	orrs	r3, r2
 8004c08:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004c0a:	f000 f821 	bl	8004c50 <HAL_RCC_GetSysClockFreq>
 8004c0e:	4602      	mov	r2, r0
 8004c10:	4b0b      	ldr	r3, [pc, #44]	; (8004c40 <HAL_RCC_ClockConfig+0x1bc>)
 8004c12:	689b      	ldr	r3, [r3, #8]
 8004c14:	091b      	lsrs	r3, r3, #4
 8004c16:	f003 030f 	and.w	r3, r3, #15
 8004c1a:	490a      	ldr	r1, [pc, #40]	; (8004c44 <HAL_RCC_ClockConfig+0x1c0>)
 8004c1c:	5ccb      	ldrb	r3, [r1, r3]
 8004c1e:	fa22 f303 	lsr.w	r3, r2, r3
 8004c22:	4a09      	ldr	r2, [pc, #36]	; (8004c48 <HAL_RCC_ClockConfig+0x1c4>)
 8004c24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004c26:	4b09      	ldr	r3, [pc, #36]	; (8004c4c <HAL_RCC_ClockConfig+0x1c8>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	f7fd fbe0 	bl	80023f0 <HAL_InitTick>

  return HAL_OK;
 8004c30:	2300      	movs	r3, #0
}
 8004c32:	4618      	mov	r0, r3
 8004c34:	3710      	adds	r7, #16
 8004c36:	46bd      	mov	sp, r7
 8004c38:	bd80      	pop	{r7, pc}
 8004c3a:	bf00      	nop
 8004c3c:	40023c00 	.word	0x40023c00
 8004c40:	40023800 	.word	0x40023800
 8004c44:	08006290 	.word	0x08006290
 8004c48:	20000024 	.word	0x20000024
 8004c4c:	2000002c 	.word	0x2000002c

08004c50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004c54:	b090      	sub	sp, #64	; 0x40
 8004c56:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004c58:	2300      	movs	r3, #0
 8004c5a:	637b      	str	r3, [r7, #52]	; 0x34
 8004c5c:	2300      	movs	r3, #0
 8004c5e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004c60:	2300      	movs	r3, #0
 8004c62:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8004c64:	2300      	movs	r3, #0
 8004c66:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004c68:	4b59      	ldr	r3, [pc, #356]	; (8004dd0 <HAL_RCC_GetSysClockFreq+0x180>)
 8004c6a:	689b      	ldr	r3, [r3, #8]
 8004c6c:	f003 030c 	and.w	r3, r3, #12
 8004c70:	2b08      	cmp	r3, #8
 8004c72:	d00d      	beq.n	8004c90 <HAL_RCC_GetSysClockFreq+0x40>
 8004c74:	2b08      	cmp	r3, #8
 8004c76:	f200 80a1 	bhi.w	8004dbc <HAL_RCC_GetSysClockFreq+0x16c>
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d002      	beq.n	8004c84 <HAL_RCC_GetSysClockFreq+0x34>
 8004c7e:	2b04      	cmp	r3, #4
 8004c80:	d003      	beq.n	8004c8a <HAL_RCC_GetSysClockFreq+0x3a>
 8004c82:	e09b      	b.n	8004dbc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004c84:	4b53      	ldr	r3, [pc, #332]	; (8004dd4 <HAL_RCC_GetSysClockFreq+0x184>)
 8004c86:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8004c88:	e09b      	b.n	8004dc2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004c8a:	4b53      	ldr	r3, [pc, #332]	; (8004dd8 <HAL_RCC_GetSysClockFreq+0x188>)
 8004c8c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004c8e:	e098      	b.n	8004dc2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004c90:	4b4f      	ldr	r3, [pc, #316]	; (8004dd0 <HAL_RCC_GetSysClockFreq+0x180>)
 8004c92:	685b      	ldr	r3, [r3, #4]
 8004c94:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004c98:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004c9a:	4b4d      	ldr	r3, [pc, #308]	; (8004dd0 <HAL_RCC_GetSysClockFreq+0x180>)
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d028      	beq.n	8004cf8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ca6:	4b4a      	ldr	r3, [pc, #296]	; (8004dd0 <HAL_RCC_GetSysClockFreq+0x180>)
 8004ca8:	685b      	ldr	r3, [r3, #4]
 8004caa:	099b      	lsrs	r3, r3, #6
 8004cac:	2200      	movs	r2, #0
 8004cae:	623b      	str	r3, [r7, #32]
 8004cb0:	627a      	str	r2, [r7, #36]	; 0x24
 8004cb2:	6a3b      	ldr	r3, [r7, #32]
 8004cb4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004cb8:	2100      	movs	r1, #0
 8004cba:	4b47      	ldr	r3, [pc, #284]	; (8004dd8 <HAL_RCC_GetSysClockFreq+0x188>)
 8004cbc:	fb03 f201 	mul.w	r2, r3, r1
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	fb00 f303 	mul.w	r3, r0, r3
 8004cc6:	4413      	add	r3, r2
 8004cc8:	4a43      	ldr	r2, [pc, #268]	; (8004dd8 <HAL_RCC_GetSysClockFreq+0x188>)
 8004cca:	fba0 1202 	umull	r1, r2, r0, r2
 8004cce:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004cd0:	460a      	mov	r2, r1
 8004cd2:	62ba      	str	r2, [r7, #40]	; 0x28
 8004cd4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004cd6:	4413      	add	r3, r2
 8004cd8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004cda:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004cdc:	2200      	movs	r2, #0
 8004cde:	61bb      	str	r3, [r7, #24]
 8004ce0:	61fa      	str	r2, [r7, #28]
 8004ce2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004ce6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004cea:	f7fb fad1 	bl	8000290 <__aeabi_uldivmod>
 8004cee:	4602      	mov	r2, r0
 8004cf0:	460b      	mov	r3, r1
 8004cf2:	4613      	mov	r3, r2
 8004cf4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004cf6:	e053      	b.n	8004da0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004cf8:	4b35      	ldr	r3, [pc, #212]	; (8004dd0 <HAL_RCC_GetSysClockFreq+0x180>)
 8004cfa:	685b      	ldr	r3, [r3, #4]
 8004cfc:	099b      	lsrs	r3, r3, #6
 8004cfe:	2200      	movs	r2, #0
 8004d00:	613b      	str	r3, [r7, #16]
 8004d02:	617a      	str	r2, [r7, #20]
 8004d04:	693b      	ldr	r3, [r7, #16]
 8004d06:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004d0a:	f04f 0b00 	mov.w	fp, #0
 8004d0e:	4652      	mov	r2, sl
 8004d10:	465b      	mov	r3, fp
 8004d12:	f04f 0000 	mov.w	r0, #0
 8004d16:	f04f 0100 	mov.w	r1, #0
 8004d1a:	0159      	lsls	r1, r3, #5
 8004d1c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004d20:	0150      	lsls	r0, r2, #5
 8004d22:	4602      	mov	r2, r0
 8004d24:	460b      	mov	r3, r1
 8004d26:	ebb2 080a 	subs.w	r8, r2, sl
 8004d2a:	eb63 090b 	sbc.w	r9, r3, fp
 8004d2e:	f04f 0200 	mov.w	r2, #0
 8004d32:	f04f 0300 	mov.w	r3, #0
 8004d36:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004d3a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004d3e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004d42:	ebb2 0408 	subs.w	r4, r2, r8
 8004d46:	eb63 0509 	sbc.w	r5, r3, r9
 8004d4a:	f04f 0200 	mov.w	r2, #0
 8004d4e:	f04f 0300 	mov.w	r3, #0
 8004d52:	00eb      	lsls	r3, r5, #3
 8004d54:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004d58:	00e2      	lsls	r2, r4, #3
 8004d5a:	4614      	mov	r4, r2
 8004d5c:	461d      	mov	r5, r3
 8004d5e:	eb14 030a 	adds.w	r3, r4, sl
 8004d62:	603b      	str	r3, [r7, #0]
 8004d64:	eb45 030b 	adc.w	r3, r5, fp
 8004d68:	607b      	str	r3, [r7, #4]
 8004d6a:	f04f 0200 	mov.w	r2, #0
 8004d6e:	f04f 0300 	mov.w	r3, #0
 8004d72:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004d76:	4629      	mov	r1, r5
 8004d78:	028b      	lsls	r3, r1, #10
 8004d7a:	4621      	mov	r1, r4
 8004d7c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004d80:	4621      	mov	r1, r4
 8004d82:	028a      	lsls	r2, r1, #10
 8004d84:	4610      	mov	r0, r2
 8004d86:	4619      	mov	r1, r3
 8004d88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	60bb      	str	r3, [r7, #8]
 8004d8e:	60fa      	str	r2, [r7, #12]
 8004d90:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004d94:	f7fb fa7c 	bl	8000290 <__aeabi_uldivmod>
 8004d98:	4602      	mov	r2, r0
 8004d9a:	460b      	mov	r3, r1
 8004d9c:	4613      	mov	r3, r2
 8004d9e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004da0:	4b0b      	ldr	r3, [pc, #44]	; (8004dd0 <HAL_RCC_GetSysClockFreq+0x180>)
 8004da2:	685b      	ldr	r3, [r3, #4]
 8004da4:	0c1b      	lsrs	r3, r3, #16
 8004da6:	f003 0303 	and.w	r3, r3, #3
 8004daa:	3301      	adds	r3, #1
 8004dac:	005b      	lsls	r3, r3, #1
 8004dae:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8004db0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004db2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004db4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004db8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004dba:	e002      	b.n	8004dc2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004dbc:	4b05      	ldr	r3, [pc, #20]	; (8004dd4 <HAL_RCC_GetSysClockFreq+0x184>)
 8004dbe:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004dc0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004dc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	3740      	adds	r7, #64	; 0x40
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004dce:	bf00      	nop
 8004dd0:	40023800 	.word	0x40023800
 8004dd4:	00f42400 	.word	0x00f42400
 8004dd8:	017d7840 	.word	0x017d7840

08004ddc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004ddc:	b480      	push	{r7}
 8004dde:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004de0:	4b03      	ldr	r3, [pc, #12]	; (8004df0 <HAL_RCC_GetHCLKFreq+0x14>)
 8004de2:	681b      	ldr	r3, [r3, #0]
}
 8004de4:	4618      	mov	r0, r3
 8004de6:	46bd      	mov	sp, r7
 8004de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dec:	4770      	bx	lr
 8004dee:	bf00      	nop
 8004df0:	20000024 	.word	0x20000024

08004df4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004df8:	f7ff fff0 	bl	8004ddc <HAL_RCC_GetHCLKFreq>
 8004dfc:	4602      	mov	r2, r0
 8004dfe:	4b05      	ldr	r3, [pc, #20]	; (8004e14 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004e00:	689b      	ldr	r3, [r3, #8]
 8004e02:	0a9b      	lsrs	r3, r3, #10
 8004e04:	f003 0307 	and.w	r3, r3, #7
 8004e08:	4903      	ldr	r1, [pc, #12]	; (8004e18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004e0a:	5ccb      	ldrb	r3, [r1, r3]
 8004e0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e10:	4618      	mov	r0, r3
 8004e12:	bd80      	pop	{r7, pc}
 8004e14:	40023800 	.word	0x40023800
 8004e18:	080062a0 	.word	0x080062a0

08004e1c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004e1c:	b480      	push	{r7}
 8004e1e:	b083      	sub	sp, #12
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
 8004e24:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	220f      	movs	r2, #15
 8004e2a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004e2c:	4b12      	ldr	r3, [pc, #72]	; (8004e78 <HAL_RCC_GetClockConfig+0x5c>)
 8004e2e:	689b      	ldr	r3, [r3, #8]
 8004e30:	f003 0203 	and.w	r2, r3, #3
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004e38:	4b0f      	ldr	r3, [pc, #60]	; (8004e78 <HAL_RCC_GetClockConfig+0x5c>)
 8004e3a:	689b      	ldr	r3, [r3, #8]
 8004e3c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004e44:	4b0c      	ldr	r3, [pc, #48]	; (8004e78 <HAL_RCC_GetClockConfig+0x5c>)
 8004e46:	689b      	ldr	r3, [r3, #8]
 8004e48:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004e50:	4b09      	ldr	r3, [pc, #36]	; (8004e78 <HAL_RCC_GetClockConfig+0x5c>)
 8004e52:	689b      	ldr	r3, [r3, #8]
 8004e54:	08db      	lsrs	r3, r3, #3
 8004e56:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004e5e:	4b07      	ldr	r3, [pc, #28]	; (8004e7c <HAL_RCC_GetClockConfig+0x60>)
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f003 0207 	and.w	r2, r3, #7
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	601a      	str	r2, [r3, #0]
}
 8004e6a:	bf00      	nop
 8004e6c:	370c      	adds	r7, #12
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e74:	4770      	bx	lr
 8004e76:	bf00      	nop
 8004e78:	40023800 	.word	0x40023800
 8004e7c:	40023c00 	.word	0x40023c00

08004e80 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b082      	sub	sp, #8
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d101      	bne.n	8004e92 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004e8e:	2301      	movs	r3, #1
 8004e90:	e041      	b.n	8004f16 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e98:	b2db      	uxtb	r3, r3
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d106      	bne.n	8004eac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004ea6:	6878      	ldr	r0, [r7, #4]
 8004ea8:	f7fe fb80 	bl	80035ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2202      	movs	r2, #2
 8004eb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681a      	ldr	r2, [r3, #0]
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	3304      	adds	r3, #4
 8004ebc:	4619      	mov	r1, r3
 8004ebe:	4610      	mov	r0, r2
 8004ec0:	f000 fb26 	bl	8005510 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2201      	movs	r2, #1
 8004ec8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2201      	movs	r2, #1
 8004ed0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2201      	movs	r2, #1
 8004ed8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2201      	movs	r2, #1
 8004ee0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2201      	movs	r2, #1
 8004ee8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2201      	movs	r2, #1
 8004ef0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2201      	movs	r2, #1
 8004ef8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2201      	movs	r2, #1
 8004f00:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2201      	movs	r2, #1
 8004f08:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2201      	movs	r2, #1
 8004f10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004f14:	2300      	movs	r3, #0
}
 8004f16:	4618      	mov	r0, r3
 8004f18:	3708      	adds	r7, #8
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	bd80      	pop	{r7, pc}
	...

08004f20 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004f20:	b480      	push	{r7}
 8004f22:	b085      	sub	sp, #20
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f2e:	b2db      	uxtb	r3, r3
 8004f30:	2b01      	cmp	r3, #1
 8004f32:	d001      	beq.n	8004f38 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004f34:	2301      	movs	r3, #1
 8004f36:	e046      	b.n	8004fc6 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2202      	movs	r2, #2
 8004f3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	4a23      	ldr	r2, [pc, #140]	; (8004fd4 <HAL_TIM_Base_Start+0xb4>)
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d022      	beq.n	8004f90 <HAL_TIM_Base_Start+0x70>
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f52:	d01d      	beq.n	8004f90 <HAL_TIM_Base_Start+0x70>
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	4a1f      	ldr	r2, [pc, #124]	; (8004fd8 <HAL_TIM_Base_Start+0xb8>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d018      	beq.n	8004f90 <HAL_TIM_Base_Start+0x70>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	4a1e      	ldr	r2, [pc, #120]	; (8004fdc <HAL_TIM_Base_Start+0xbc>)
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d013      	beq.n	8004f90 <HAL_TIM_Base_Start+0x70>
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	4a1c      	ldr	r2, [pc, #112]	; (8004fe0 <HAL_TIM_Base_Start+0xc0>)
 8004f6e:	4293      	cmp	r3, r2
 8004f70:	d00e      	beq.n	8004f90 <HAL_TIM_Base_Start+0x70>
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	4a1b      	ldr	r2, [pc, #108]	; (8004fe4 <HAL_TIM_Base_Start+0xc4>)
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	d009      	beq.n	8004f90 <HAL_TIM_Base_Start+0x70>
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4a19      	ldr	r2, [pc, #100]	; (8004fe8 <HAL_TIM_Base_Start+0xc8>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d004      	beq.n	8004f90 <HAL_TIM_Base_Start+0x70>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	4a18      	ldr	r2, [pc, #96]	; (8004fec <HAL_TIM_Base_Start+0xcc>)
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	d111      	bne.n	8004fb4 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	689b      	ldr	r3, [r3, #8]
 8004f96:	f003 0307 	and.w	r3, r3, #7
 8004f9a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	2b06      	cmp	r3, #6
 8004fa0:	d010      	beq.n	8004fc4 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	681a      	ldr	r2, [r3, #0]
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f042 0201 	orr.w	r2, r2, #1
 8004fb0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fb2:	e007      	b.n	8004fc4 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	681a      	ldr	r2, [r3, #0]
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f042 0201 	orr.w	r2, r2, #1
 8004fc2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004fc4:	2300      	movs	r3, #0
}
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	3714      	adds	r7, #20
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd0:	4770      	bx	lr
 8004fd2:	bf00      	nop
 8004fd4:	40010000 	.word	0x40010000
 8004fd8:	40000400 	.word	0x40000400
 8004fdc:	40000800 	.word	0x40000800
 8004fe0:	40000c00 	.word	0x40000c00
 8004fe4:	40010400 	.word	0x40010400
 8004fe8:	40014000 	.word	0x40014000
 8004fec:	40001800 	.word	0x40001800

08004ff0 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8004ff0:	b480      	push	{r7}
 8004ff2:	b083      	sub	sp, #12
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	6a1a      	ldr	r2, [r3, #32]
 8004ffe:	f241 1311 	movw	r3, #4369	; 0x1111
 8005002:	4013      	ands	r3, r2
 8005004:	2b00      	cmp	r3, #0
 8005006:	d10f      	bne.n	8005028 <HAL_TIM_Base_Stop+0x38>
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	6a1a      	ldr	r2, [r3, #32]
 800500e:	f240 4344 	movw	r3, #1092	; 0x444
 8005012:	4013      	ands	r3, r2
 8005014:	2b00      	cmp	r3, #0
 8005016:	d107      	bne.n	8005028 <HAL_TIM_Base_Stop+0x38>
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	681a      	ldr	r2, [r3, #0]
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f022 0201 	bic.w	r2, r2, #1
 8005026:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2201      	movs	r2, #1
 800502c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8005030:	2300      	movs	r3, #0
}
 8005032:	4618      	mov	r0, r3
 8005034:	370c      	adds	r7, #12
 8005036:	46bd      	mov	sp, r7
 8005038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503c:	4770      	bx	lr
	...

08005040 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005040:	b480      	push	{r7}
 8005042:	b085      	sub	sp, #20
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800504e:	b2db      	uxtb	r3, r3
 8005050:	2b01      	cmp	r3, #1
 8005052:	d001      	beq.n	8005058 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005054:	2301      	movs	r3, #1
 8005056:	e04e      	b.n	80050f6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2202      	movs	r2, #2
 800505c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	68da      	ldr	r2, [r3, #12]
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f042 0201 	orr.w	r2, r2, #1
 800506e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	4a23      	ldr	r2, [pc, #140]	; (8005104 <HAL_TIM_Base_Start_IT+0xc4>)
 8005076:	4293      	cmp	r3, r2
 8005078:	d022      	beq.n	80050c0 <HAL_TIM_Base_Start_IT+0x80>
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005082:	d01d      	beq.n	80050c0 <HAL_TIM_Base_Start_IT+0x80>
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	4a1f      	ldr	r2, [pc, #124]	; (8005108 <HAL_TIM_Base_Start_IT+0xc8>)
 800508a:	4293      	cmp	r3, r2
 800508c:	d018      	beq.n	80050c0 <HAL_TIM_Base_Start_IT+0x80>
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	4a1e      	ldr	r2, [pc, #120]	; (800510c <HAL_TIM_Base_Start_IT+0xcc>)
 8005094:	4293      	cmp	r3, r2
 8005096:	d013      	beq.n	80050c0 <HAL_TIM_Base_Start_IT+0x80>
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	4a1c      	ldr	r2, [pc, #112]	; (8005110 <HAL_TIM_Base_Start_IT+0xd0>)
 800509e:	4293      	cmp	r3, r2
 80050a0:	d00e      	beq.n	80050c0 <HAL_TIM_Base_Start_IT+0x80>
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	4a1b      	ldr	r2, [pc, #108]	; (8005114 <HAL_TIM_Base_Start_IT+0xd4>)
 80050a8:	4293      	cmp	r3, r2
 80050aa:	d009      	beq.n	80050c0 <HAL_TIM_Base_Start_IT+0x80>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	4a19      	ldr	r2, [pc, #100]	; (8005118 <HAL_TIM_Base_Start_IT+0xd8>)
 80050b2:	4293      	cmp	r3, r2
 80050b4:	d004      	beq.n	80050c0 <HAL_TIM_Base_Start_IT+0x80>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	4a18      	ldr	r2, [pc, #96]	; (800511c <HAL_TIM_Base_Start_IT+0xdc>)
 80050bc:	4293      	cmp	r3, r2
 80050be:	d111      	bne.n	80050e4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	689b      	ldr	r3, [r3, #8]
 80050c6:	f003 0307 	and.w	r3, r3, #7
 80050ca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	2b06      	cmp	r3, #6
 80050d0:	d010      	beq.n	80050f4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	681a      	ldr	r2, [r3, #0]
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f042 0201 	orr.w	r2, r2, #1
 80050e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050e2:	e007      	b.n	80050f4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	681a      	ldr	r2, [r3, #0]
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f042 0201 	orr.w	r2, r2, #1
 80050f2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80050f4:	2300      	movs	r3, #0
}
 80050f6:	4618      	mov	r0, r3
 80050f8:	3714      	adds	r7, #20
 80050fa:	46bd      	mov	sp, r7
 80050fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005100:	4770      	bx	lr
 8005102:	bf00      	nop
 8005104:	40010000 	.word	0x40010000
 8005108:	40000400 	.word	0x40000400
 800510c:	40000800 	.word	0x40000800
 8005110:	40000c00 	.word	0x40000c00
 8005114:	40010400 	.word	0x40010400
 8005118:	40014000 	.word	0x40014000
 800511c:	40001800 	.word	0x40001800

08005120 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b082      	sub	sp, #8
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	691b      	ldr	r3, [r3, #16]
 800512e:	f003 0302 	and.w	r3, r3, #2
 8005132:	2b02      	cmp	r3, #2
 8005134:	d122      	bne.n	800517c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	68db      	ldr	r3, [r3, #12]
 800513c:	f003 0302 	and.w	r3, r3, #2
 8005140:	2b02      	cmp	r3, #2
 8005142:	d11b      	bne.n	800517c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f06f 0202 	mvn.w	r2, #2
 800514c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2201      	movs	r2, #1
 8005152:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	699b      	ldr	r3, [r3, #24]
 800515a:	f003 0303 	and.w	r3, r3, #3
 800515e:	2b00      	cmp	r3, #0
 8005160:	d003      	beq.n	800516a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005162:	6878      	ldr	r0, [r7, #4]
 8005164:	f000 f9b5 	bl	80054d2 <HAL_TIM_IC_CaptureCallback>
 8005168:	e005      	b.n	8005176 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800516a:	6878      	ldr	r0, [r7, #4]
 800516c:	f000 f9a7 	bl	80054be <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005170:	6878      	ldr	r0, [r7, #4]
 8005172:	f000 f9b8 	bl	80054e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2200      	movs	r2, #0
 800517a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	691b      	ldr	r3, [r3, #16]
 8005182:	f003 0304 	and.w	r3, r3, #4
 8005186:	2b04      	cmp	r3, #4
 8005188:	d122      	bne.n	80051d0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	68db      	ldr	r3, [r3, #12]
 8005190:	f003 0304 	and.w	r3, r3, #4
 8005194:	2b04      	cmp	r3, #4
 8005196:	d11b      	bne.n	80051d0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f06f 0204 	mvn.w	r2, #4
 80051a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2202      	movs	r2, #2
 80051a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	699b      	ldr	r3, [r3, #24]
 80051ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d003      	beq.n	80051be <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051b6:	6878      	ldr	r0, [r7, #4]
 80051b8:	f000 f98b 	bl	80054d2 <HAL_TIM_IC_CaptureCallback>
 80051bc:	e005      	b.n	80051ca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051be:	6878      	ldr	r0, [r7, #4]
 80051c0:	f000 f97d 	bl	80054be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051c4:	6878      	ldr	r0, [r7, #4]
 80051c6:	f000 f98e 	bl	80054e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2200      	movs	r2, #0
 80051ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	691b      	ldr	r3, [r3, #16]
 80051d6:	f003 0308 	and.w	r3, r3, #8
 80051da:	2b08      	cmp	r3, #8
 80051dc:	d122      	bne.n	8005224 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	68db      	ldr	r3, [r3, #12]
 80051e4:	f003 0308 	and.w	r3, r3, #8
 80051e8:	2b08      	cmp	r3, #8
 80051ea:	d11b      	bne.n	8005224 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f06f 0208 	mvn.w	r2, #8
 80051f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2204      	movs	r2, #4
 80051fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	69db      	ldr	r3, [r3, #28]
 8005202:	f003 0303 	and.w	r3, r3, #3
 8005206:	2b00      	cmp	r3, #0
 8005208:	d003      	beq.n	8005212 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800520a:	6878      	ldr	r0, [r7, #4]
 800520c:	f000 f961 	bl	80054d2 <HAL_TIM_IC_CaptureCallback>
 8005210:	e005      	b.n	800521e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005212:	6878      	ldr	r0, [r7, #4]
 8005214:	f000 f953 	bl	80054be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005218:	6878      	ldr	r0, [r7, #4]
 800521a:	f000 f964 	bl	80054e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2200      	movs	r2, #0
 8005222:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	691b      	ldr	r3, [r3, #16]
 800522a:	f003 0310 	and.w	r3, r3, #16
 800522e:	2b10      	cmp	r3, #16
 8005230:	d122      	bne.n	8005278 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	68db      	ldr	r3, [r3, #12]
 8005238:	f003 0310 	and.w	r3, r3, #16
 800523c:	2b10      	cmp	r3, #16
 800523e:	d11b      	bne.n	8005278 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f06f 0210 	mvn.w	r2, #16
 8005248:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2208      	movs	r2, #8
 800524e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	69db      	ldr	r3, [r3, #28]
 8005256:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800525a:	2b00      	cmp	r3, #0
 800525c:	d003      	beq.n	8005266 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800525e:	6878      	ldr	r0, [r7, #4]
 8005260:	f000 f937 	bl	80054d2 <HAL_TIM_IC_CaptureCallback>
 8005264:	e005      	b.n	8005272 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005266:	6878      	ldr	r0, [r7, #4]
 8005268:	f000 f929 	bl	80054be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800526c:	6878      	ldr	r0, [r7, #4]
 800526e:	f000 f93a 	bl	80054e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2200      	movs	r2, #0
 8005276:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	691b      	ldr	r3, [r3, #16]
 800527e:	f003 0301 	and.w	r3, r3, #1
 8005282:	2b01      	cmp	r3, #1
 8005284:	d10e      	bne.n	80052a4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	68db      	ldr	r3, [r3, #12]
 800528c:	f003 0301 	and.w	r3, r3, #1
 8005290:	2b01      	cmp	r3, #1
 8005292:	d107      	bne.n	80052a4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f06f 0201 	mvn.w	r2, #1
 800529c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800529e:	6878      	ldr	r0, [r7, #4]
 80052a0:	f7fc fb64 	bl	800196c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	691b      	ldr	r3, [r3, #16]
 80052aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052ae:	2b80      	cmp	r3, #128	; 0x80
 80052b0:	d10e      	bne.n	80052d0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	68db      	ldr	r3, [r3, #12]
 80052b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052bc:	2b80      	cmp	r3, #128	; 0x80
 80052be:	d107      	bne.n	80052d0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80052c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80052ca:	6878      	ldr	r0, [r7, #4]
 80052cc:	f000 fae0 	bl	8005890 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	691b      	ldr	r3, [r3, #16]
 80052d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052da:	2b40      	cmp	r3, #64	; 0x40
 80052dc:	d10e      	bne.n	80052fc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	68db      	ldr	r3, [r3, #12]
 80052e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052e8:	2b40      	cmp	r3, #64	; 0x40
 80052ea:	d107      	bne.n	80052fc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80052f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80052f6:	6878      	ldr	r0, [r7, #4]
 80052f8:	f000 f8ff 	bl	80054fa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	691b      	ldr	r3, [r3, #16]
 8005302:	f003 0320 	and.w	r3, r3, #32
 8005306:	2b20      	cmp	r3, #32
 8005308:	d10e      	bne.n	8005328 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	68db      	ldr	r3, [r3, #12]
 8005310:	f003 0320 	and.w	r3, r3, #32
 8005314:	2b20      	cmp	r3, #32
 8005316:	d107      	bne.n	8005328 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f06f 0220 	mvn.w	r2, #32
 8005320:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005322:	6878      	ldr	r0, [r7, #4]
 8005324:	f000 faaa 	bl	800587c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005328:	bf00      	nop
 800532a:	3708      	adds	r7, #8
 800532c:	46bd      	mov	sp, r7
 800532e:	bd80      	pop	{r7, pc}

08005330 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005330:	b580      	push	{r7, lr}
 8005332:	b084      	sub	sp, #16
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
 8005338:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800533a:	2300      	movs	r3, #0
 800533c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005344:	2b01      	cmp	r3, #1
 8005346:	d101      	bne.n	800534c <HAL_TIM_ConfigClockSource+0x1c>
 8005348:	2302      	movs	r3, #2
 800534a:	e0b4      	b.n	80054b6 <HAL_TIM_ConfigClockSource+0x186>
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2201      	movs	r2, #1
 8005350:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2202      	movs	r2, #2
 8005358:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	689b      	ldr	r3, [r3, #8]
 8005362:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005364:	68bb      	ldr	r3, [r7, #8]
 8005366:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800536a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800536c:	68bb      	ldr	r3, [r7, #8]
 800536e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005372:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	68ba      	ldr	r2, [r7, #8]
 800537a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800537c:	683b      	ldr	r3, [r7, #0]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005384:	d03e      	beq.n	8005404 <HAL_TIM_ConfigClockSource+0xd4>
 8005386:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800538a:	f200 8087 	bhi.w	800549c <HAL_TIM_ConfigClockSource+0x16c>
 800538e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005392:	f000 8086 	beq.w	80054a2 <HAL_TIM_ConfigClockSource+0x172>
 8005396:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800539a:	d87f      	bhi.n	800549c <HAL_TIM_ConfigClockSource+0x16c>
 800539c:	2b70      	cmp	r3, #112	; 0x70
 800539e:	d01a      	beq.n	80053d6 <HAL_TIM_ConfigClockSource+0xa6>
 80053a0:	2b70      	cmp	r3, #112	; 0x70
 80053a2:	d87b      	bhi.n	800549c <HAL_TIM_ConfigClockSource+0x16c>
 80053a4:	2b60      	cmp	r3, #96	; 0x60
 80053a6:	d050      	beq.n	800544a <HAL_TIM_ConfigClockSource+0x11a>
 80053a8:	2b60      	cmp	r3, #96	; 0x60
 80053aa:	d877      	bhi.n	800549c <HAL_TIM_ConfigClockSource+0x16c>
 80053ac:	2b50      	cmp	r3, #80	; 0x50
 80053ae:	d03c      	beq.n	800542a <HAL_TIM_ConfigClockSource+0xfa>
 80053b0:	2b50      	cmp	r3, #80	; 0x50
 80053b2:	d873      	bhi.n	800549c <HAL_TIM_ConfigClockSource+0x16c>
 80053b4:	2b40      	cmp	r3, #64	; 0x40
 80053b6:	d058      	beq.n	800546a <HAL_TIM_ConfigClockSource+0x13a>
 80053b8:	2b40      	cmp	r3, #64	; 0x40
 80053ba:	d86f      	bhi.n	800549c <HAL_TIM_ConfigClockSource+0x16c>
 80053bc:	2b30      	cmp	r3, #48	; 0x30
 80053be:	d064      	beq.n	800548a <HAL_TIM_ConfigClockSource+0x15a>
 80053c0:	2b30      	cmp	r3, #48	; 0x30
 80053c2:	d86b      	bhi.n	800549c <HAL_TIM_ConfigClockSource+0x16c>
 80053c4:	2b20      	cmp	r3, #32
 80053c6:	d060      	beq.n	800548a <HAL_TIM_ConfigClockSource+0x15a>
 80053c8:	2b20      	cmp	r3, #32
 80053ca:	d867      	bhi.n	800549c <HAL_TIM_ConfigClockSource+0x16c>
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d05c      	beq.n	800548a <HAL_TIM_ConfigClockSource+0x15a>
 80053d0:	2b10      	cmp	r3, #16
 80053d2:	d05a      	beq.n	800548a <HAL_TIM_ConfigClockSource+0x15a>
 80053d4:	e062      	b.n	800549c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6818      	ldr	r0, [r3, #0]
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	6899      	ldr	r1, [r3, #8]
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	685a      	ldr	r2, [r3, #4]
 80053e2:	683b      	ldr	r3, [r7, #0]
 80053e4:	68db      	ldr	r3, [r3, #12]
 80053e6:	f000 f9ad 	bl	8005744 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	689b      	ldr	r3, [r3, #8]
 80053f0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80053f2:	68bb      	ldr	r3, [r7, #8]
 80053f4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80053f8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	68ba      	ldr	r2, [r7, #8]
 8005400:	609a      	str	r2, [r3, #8]
      break;
 8005402:	e04f      	b.n	80054a4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6818      	ldr	r0, [r3, #0]
 8005408:	683b      	ldr	r3, [r7, #0]
 800540a:	6899      	ldr	r1, [r3, #8]
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	685a      	ldr	r2, [r3, #4]
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	68db      	ldr	r3, [r3, #12]
 8005414:	f000 f996 	bl	8005744 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	689a      	ldr	r2, [r3, #8]
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005426:	609a      	str	r2, [r3, #8]
      break;
 8005428:	e03c      	b.n	80054a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6818      	ldr	r0, [r3, #0]
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	6859      	ldr	r1, [r3, #4]
 8005432:	683b      	ldr	r3, [r7, #0]
 8005434:	68db      	ldr	r3, [r3, #12]
 8005436:	461a      	mov	r2, r3
 8005438:	f000 f90a 	bl	8005650 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	2150      	movs	r1, #80	; 0x50
 8005442:	4618      	mov	r0, r3
 8005444:	f000 f963 	bl	800570e <TIM_ITRx_SetConfig>
      break;
 8005448:	e02c      	b.n	80054a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6818      	ldr	r0, [r3, #0]
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	6859      	ldr	r1, [r3, #4]
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	68db      	ldr	r3, [r3, #12]
 8005456:	461a      	mov	r2, r3
 8005458:	f000 f929 	bl	80056ae <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	2160      	movs	r1, #96	; 0x60
 8005462:	4618      	mov	r0, r3
 8005464:	f000 f953 	bl	800570e <TIM_ITRx_SetConfig>
      break;
 8005468:	e01c      	b.n	80054a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6818      	ldr	r0, [r3, #0]
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	6859      	ldr	r1, [r3, #4]
 8005472:	683b      	ldr	r3, [r7, #0]
 8005474:	68db      	ldr	r3, [r3, #12]
 8005476:	461a      	mov	r2, r3
 8005478:	f000 f8ea 	bl	8005650 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	2140      	movs	r1, #64	; 0x40
 8005482:	4618      	mov	r0, r3
 8005484:	f000 f943 	bl	800570e <TIM_ITRx_SetConfig>
      break;
 8005488:	e00c      	b.n	80054a4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681a      	ldr	r2, [r3, #0]
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	4619      	mov	r1, r3
 8005494:	4610      	mov	r0, r2
 8005496:	f000 f93a 	bl	800570e <TIM_ITRx_SetConfig>
      break;
 800549a:	e003      	b.n	80054a4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800549c:	2301      	movs	r3, #1
 800549e:	73fb      	strb	r3, [r7, #15]
      break;
 80054a0:	e000      	b.n	80054a4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80054a2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2201      	movs	r2, #1
 80054a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2200      	movs	r2, #0
 80054b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80054b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80054b6:	4618      	mov	r0, r3
 80054b8:	3710      	adds	r7, #16
 80054ba:	46bd      	mov	sp, r7
 80054bc:	bd80      	pop	{r7, pc}

080054be <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80054be:	b480      	push	{r7}
 80054c0:	b083      	sub	sp, #12
 80054c2:	af00      	add	r7, sp, #0
 80054c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80054c6:	bf00      	nop
 80054c8:	370c      	adds	r7, #12
 80054ca:	46bd      	mov	sp, r7
 80054cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d0:	4770      	bx	lr

080054d2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80054d2:	b480      	push	{r7}
 80054d4:	b083      	sub	sp, #12
 80054d6:	af00      	add	r7, sp, #0
 80054d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80054da:	bf00      	nop
 80054dc:	370c      	adds	r7, #12
 80054de:	46bd      	mov	sp, r7
 80054e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e4:	4770      	bx	lr

080054e6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80054e6:	b480      	push	{r7}
 80054e8:	b083      	sub	sp, #12
 80054ea:	af00      	add	r7, sp, #0
 80054ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80054ee:	bf00      	nop
 80054f0:	370c      	adds	r7, #12
 80054f2:	46bd      	mov	sp, r7
 80054f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f8:	4770      	bx	lr

080054fa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80054fa:	b480      	push	{r7}
 80054fc:	b083      	sub	sp, #12
 80054fe:	af00      	add	r7, sp, #0
 8005500:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005502:	bf00      	nop
 8005504:	370c      	adds	r7, #12
 8005506:	46bd      	mov	sp, r7
 8005508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550c:	4770      	bx	lr
	...

08005510 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005510:	b480      	push	{r7}
 8005512:	b085      	sub	sp, #20
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
 8005518:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	4a40      	ldr	r2, [pc, #256]	; (8005624 <TIM_Base_SetConfig+0x114>)
 8005524:	4293      	cmp	r3, r2
 8005526:	d013      	beq.n	8005550 <TIM_Base_SetConfig+0x40>
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800552e:	d00f      	beq.n	8005550 <TIM_Base_SetConfig+0x40>
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	4a3d      	ldr	r2, [pc, #244]	; (8005628 <TIM_Base_SetConfig+0x118>)
 8005534:	4293      	cmp	r3, r2
 8005536:	d00b      	beq.n	8005550 <TIM_Base_SetConfig+0x40>
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	4a3c      	ldr	r2, [pc, #240]	; (800562c <TIM_Base_SetConfig+0x11c>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d007      	beq.n	8005550 <TIM_Base_SetConfig+0x40>
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	4a3b      	ldr	r2, [pc, #236]	; (8005630 <TIM_Base_SetConfig+0x120>)
 8005544:	4293      	cmp	r3, r2
 8005546:	d003      	beq.n	8005550 <TIM_Base_SetConfig+0x40>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	4a3a      	ldr	r2, [pc, #232]	; (8005634 <TIM_Base_SetConfig+0x124>)
 800554c:	4293      	cmp	r3, r2
 800554e:	d108      	bne.n	8005562 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005556:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	685b      	ldr	r3, [r3, #4]
 800555c:	68fa      	ldr	r2, [r7, #12]
 800555e:	4313      	orrs	r3, r2
 8005560:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	4a2f      	ldr	r2, [pc, #188]	; (8005624 <TIM_Base_SetConfig+0x114>)
 8005566:	4293      	cmp	r3, r2
 8005568:	d02b      	beq.n	80055c2 <TIM_Base_SetConfig+0xb2>
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005570:	d027      	beq.n	80055c2 <TIM_Base_SetConfig+0xb2>
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	4a2c      	ldr	r2, [pc, #176]	; (8005628 <TIM_Base_SetConfig+0x118>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d023      	beq.n	80055c2 <TIM_Base_SetConfig+0xb2>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	4a2b      	ldr	r2, [pc, #172]	; (800562c <TIM_Base_SetConfig+0x11c>)
 800557e:	4293      	cmp	r3, r2
 8005580:	d01f      	beq.n	80055c2 <TIM_Base_SetConfig+0xb2>
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	4a2a      	ldr	r2, [pc, #168]	; (8005630 <TIM_Base_SetConfig+0x120>)
 8005586:	4293      	cmp	r3, r2
 8005588:	d01b      	beq.n	80055c2 <TIM_Base_SetConfig+0xb2>
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	4a29      	ldr	r2, [pc, #164]	; (8005634 <TIM_Base_SetConfig+0x124>)
 800558e:	4293      	cmp	r3, r2
 8005590:	d017      	beq.n	80055c2 <TIM_Base_SetConfig+0xb2>
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	4a28      	ldr	r2, [pc, #160]	; (8005638 <TIM_Base_SetConfig+0x128>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d013      	beq.n	80055c2 <TIM_Base_SetConfig+0xb2>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	4a27      	ldr	r2, [pc, #156]	; (800563c <TIM_Base_SetConfig+0x12c>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d00f      	beq.n	80055c2 <TIM_Base_SetConfig+0xb2>
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	4a26      	ldr	r2, [pc, #152]	; (8005640 <TIM_Base_SetConfig+0x130>)
 80055a6:	4293      	cmp	r3, r2
 80055a8:	d00b      	beq.n	80055c2 <TIM_Base_SetConfig+0xb2>
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	4a25      	ldr	r2, [pc, #148]	; (8005644 <TIM_Base_SetConfig+0x134>)
 80055ae:	4293      	cmp	r3, r2
 80055b0:	d007      	beq.n	80055c2 <TIM_Base_SetConfig+0xb2>
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	4a24      	ldr	r2, [pc, #144]	; (8005648 <TIM_Base_SetConfig+0x138>)
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d003      	beq.n	80055c2 <TIM_Base_SetConfig+0xb2>
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	4a23      	ldr	r2, [pc, #140]	; (800564c <TIM_Base_SetConfig+0x13c>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d108      	bne.n	80055d4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	68db      	ldr	r3, [r3, #12]
 80055ce:	68fa      	ldr	r2, [r7, #12]
 80055d0:	4313      	orrs	r3, r2
 80055d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	695b      	ldr	r3, [r3, #20]
 80055de:	4313      	orrs	r3, r2
 80055e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	68fa      	ldr	r2, [r7, #12]
 80055e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	689a      	ldr	r2, [r3, #8]
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	681a      	ldr	r2, [r3, #0]
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	4a0a      	ldr	r2, [pc, #40]	; (8005624 <TIM_Base_SetConfig+0x114>)
 80055fc:	4293      	cmp	r3, r2
 80055fe:	d003      	beq.n	8005608 <TIM_Base_SetConfig+0xf8>
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	4a0c      	ldr	r2, [pc, #48]	; (8005634 <TIM_Base_SetConfig+0x124>)
 8005604:	4293      	cmp	r3, r2
 8005606:	d103      	bne.n	8005610 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005608:	683b      	ldr	r3, [r7, #0]
 800560a:	691a      	ldr	r2, [r3, #16]
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2201      	movs	r2, #1
 8005614:	615a      	str	r2, [r3, #20]
}
 8005616:	bf00      	nop
 8005618:	3714      	adds	r7, #20
 800561a:	46bd      	mov	sp, r7
 800561c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005620:	4770      	bx	lr
 8005622:	bf00      	nop
 8005624:	40010000 	.word	0x40010000
 8005628:	40000400 	.word	0x40000400
 800562c:	40000800 	.word	0x40000800
 8005630:	40000c00 	.word	0x40000c00
 8005634:	40010400 	.word	0x40010400
 8005638:	40014000 	.word	0x40014000
 800563c:	40014400 	.word	0x40014400
 8005640:	40014800 	.word	0x40014800
 8005644:	40001800 	.word	0x40001800
 8005648:	40001c00 	.word	0x40001c00
 800564c:	40002000 	.word	0x40002000

08005650 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005650:	b480      	push	{r7}
 8005652:	b087      	sub	sp, #28
 8005654:	af00      	add	r7, sp, #0
 8005656:	60f8      	str	r0, [r7, #12]
 8005658:	60b9      	str	r1, [r7, #8]
 800565a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	6a1b      	ldr	r3, [r3, #32]
 8005660:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	6a1b      	ldr	r3, [r3, #32]
 8005666:	f023 0201 	bic.w	r2, r3, #1
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	699b      	ldr	r3, [r3, #24]
 8005672:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005674:	693b      	ldr	r3, [r7, #16]
 8005676:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800567a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	011b      	lsls	r3, r3, #4
 8005680:	693a      	ldr	r2, [r7, #16]
 8005682:	4313      	orrs	r3, r2
 8005684:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005686:	697b      	ldr	r3, [r7, #20]
 8005688:	f023 030a 	bic.w	r3, r3, #10
 800568c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800568e:	697a      	ldr	r2, [r7, #20]
 8005690:	68bb      	ldr	r3, [r7, #8]
 8005692:	4313      	orrs	r3, r2
 8005694:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	693a      	ldr	r2, [r7, #16]
 800569a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	697a      	ldr	r2, [r7, #20]
 80056a0:	621a      	str	r2, [r3, #32]
}
 80056a2:	bf00      	nop
 80056a4:	371c      	adds	r7, #28
 80056a6:	46bd      	mov	sp, r7
 80056a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ac:	4770      	bx	lr

080056ae <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80056ae:	b480      	push	{r7}
 80056b0:	b087      	sub	sp, #28
 80056b2:	af00      	add	r7, sp, #0
 80056b4:	60f8      	str	r0, [r7, #12]
 80056b6:	60b9      	str	r1, [r7, #8]
 80056b8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	6a1b      	ldr	r3, [r3, #32]
 80056be:	f023 0210 	bic.w	r2, r3, #16
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	699b      	ldr	r3, [r3, #24]
 80056ca:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	6a1b      	ldr	r3, [r3, #32]
 80056d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80056d2:	697b      	ldr	r3, [r7, #20]
 80056d4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80056d8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	031b      	lsls	r3, r3, #12
 80056de:	697a      	ldr	r2, [r7, #20]
 80056e0:	4313      	orrs	r3, r2
 80056e2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80056e4:	693b      	ldr	r3, [r7, #16]
 80056e6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80056ea:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	011b      	lsls	r3, r3, #4
 80056f0:	693a      	ldr	r2, [r7, #16]
 80056f2:	4313      	orrs	r3, r2
 80056f4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	697a      	ldr	r2, [r7, #20]
 80056fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	693a      	ldr	r2, [r7, #16]
 8005700:	621a      	str	r2, [r3, #32]
}
 8005702:	bf00      	nop
 8005704:	371c      	adds	r7, #28
 8005706:	46bd      	mov	sp, r7
 8005708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570c:	4770      	bx	lr

0800570e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800570e:	b480      	push	{r7}
 8005710:	b085      	sub	sp, #20
 8005712:	af00      	add	r7, sp, #0
 8005714:	6078      	str	r0, [r7, #4]
 8005716:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	689b      	ldr	r3, [r3, #8]
 800571c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005724:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005726:	683a      	ldr	r2, [r7, #0]
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	4313      	orrs	r3, r2
 800572c:	f043 0307 	orr.w	r3, r3, #7
 8005730:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	68fa      	ldr	r2, [r7, #12]
 8005736:	609a      	str	r2, [r3, #8]
}
 8005738:	bf00      	nop
 800573a:	3714      	adds	r7, #20
 800573c:	46bd      	mov	sp, r7
 800573e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005742:	4770      	bx	lr

08005744 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005744:	b480      	push	{r7}
 8005746:	b087      	sub	sp, #28
 8005748:	af00      	add	r7, sp, #0
 800574a:	60f8      	str	r0, [r7, #12]
 800574c:	60b9      	str	r1, [r7, #8]
 800574e:	607a      	str	r2, [r7, #4]
 8005750:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	689b      	ldr	r3, [r3, #8]
 8005756:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005758:	697b      	ldr	r3, [r7, #20]
 800575a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800575e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	021a      	lsls	r2, r3, #8
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	431a      	orrs	r2, r3
 8005768:	68bb      	ldr	r3, [r7, #8]
 800576a:	4313      	orrs	r3, r2
 800576c:	697a      	ldr	r2, [r7, #20]
 800576e:	4313      	orrs	r3, r2
 8005770:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	697a      	ldr	r2, [r7, #20]
 8005776:	609a      	str	r2, [r3, #8]
}
 8005778:	bf00      	nop
 800577a:	371c      	adds	r7, #28
 800577c:	46bd      	mov	sp, r7
 800577e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005782:	4770      	bx	lr

08005784 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005784:	b480      	push	{r7}
 8005786:	b085      	sub	sp, #20
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
 800578c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005794:	2b01      	cmp	r3, #1
 8005796:	d101      	bne.n	800579c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005798:	2302      	movs	r3, #2
 800579a:	e05a      	b.n	8005852 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2201      	movs	r2, #1
 80057a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2202      	movs	r2, #2
 80057a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	685b      	ldr	r3, [r3, #4]
 80057b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	689b      	ldr	r3, [r3, #8]
 80057ba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057c2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	68fa      	ldr	r2, [r7, #12]
 80057ca:	4313      	orrs	r3, r2
 80057cc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	68fa      	ldr	r2, [r7, #12]
 80057d4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	4a21      	ldr	r2, [pc, #132]	; (8005860 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80057dc:	4293      	cmp	r3, r2
 80057de:	d022      	beq.n	8005826 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057e8:	d01d      	beq.n	8005826 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	4a1d      	ldr	r2, [pc, #116]	; (8005864 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d018      	beq.n	8005826 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	4a1b      	ldr	r2, [pc, #108]	; (8005868 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d013      	beq.n	8005826 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	4a1a      	ldr	r2, [pc, #104]	; (800586c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d00e      	beq.n	8005826 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	4a18      	ldr	r2, [pc, #96]	; (8005870 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800580e:	4293      	cmp	r3, r2
 8005810:	d009      	beq.n	8005826 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	4a17      	ldr	r2, [pc, #92]	; (8005874 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005818:	4293      	cmp	r3, r2
 800581a:	d004      	beq.n	8005826 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	4a15      	ldr	r2, [pc, #84]	; (8005878 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d10c      	bne.n	8005840 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005826:	68bb      	ldr	r3, [r7, #8]
 8005828:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800582c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	685b      	ldr	r3, [r3, #4]
 8005832:	68ba      	ldr	r2, [r7, #8]
 8005834:	4313      	orrs	r3, r2
 8005836:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	68ba      	ldr	r2, [r7, #8]
 800583e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2201      	movs	r2, #1
 8005844:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2200      	movs	r2, #0
 800584c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005850:	2300      	movs	r3, #0
}
 8005852:	4618      	mov	r0, r3
 8005854:	3714      	adds	r7, #20
 8005856:	46bd      	mov	sp, r7
 8005858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585c:	4770      	bx	lr
 800585e:	bf00      	nop
 8005860:	40010000 	.word	0x40010000
 8005864:	40000400 	.word	0x40000400
 8005868:	40000800 	.word	0x40000800
 800586c:	40000c00 	.word	0x40000c00
 8005870:	40010400 	.word	0x40010400
 8005874:	40014000 	.word	0x40014000
 8005878:	40001800 	.word	0x40001800

0800587c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800587c:	b480      	push	{r7}
 800587e:	b083      	sub	sp, #12
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005884:	bf00      	nop
 8005886:	370c      	adds	r7, #12
 8005888:	46bd      	mov	sp, r7
 800588a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588e:	4770      	bx	lr

08005890 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005890:	b480      	push	{r7}
 8005892:	b083      	sub	sp, #12
 8005894:	af00      	add	r7, sp, #0
 8005896:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005898:	bf00      	nop
 800589a:	370c      	adds	r7, #12
 800589c:	46bd      	mov	sp, r7
 800589e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a2:	4770      	bx	lr

080058a4 <__errno>:
 80058a4:	4b01      	ldr	r3, [pc, #4]	; (80058ac <__errno+0x8>)
 80058a6:	6818      	ldr	r0, [r3, #0]
 80058a8:	4770      	bx	lr
 80058aa:	bf00      	nop
 80058ac:	20000034 	.word	0x20000034

080058b0 <__libc_init_array>:
 80058b0:	b570      	push	{r4, r5, r6, lr}
 80058b2:	4d0d      	ldr	r5, [pc, #52]	; (80058e8 <__libc_init_array+0x38>)
 80058b4:	4c0d      	ldr	r4, [pc, #52]	; (80058ec <__libc_init_array+0x3c>)
 80058b6:	1b64      	subs	r4, r4, r5
 80058b8:	10a4      	asrs	r4, r4, #2
 80058ba:	2600      	movs	r6, #0
 80058bc:	42a6      	cmp	r6, r4
 80058be:	d109      	bne.n	80058d4 <__libc_init_array+0x24>
 80058c0:	4d0b      	ldr	r5, [pc, #44]	; (80058f0 <__libc_init_array+0x40>)
 80058c2:	4c0c      	ldr	r4, [pc, #48]	; (80058f4 <__libc_init_array+0x44>)
 80058c4:	f000 fc8e 	bl	80061e4 <_init>
 80058c8:	1b64      	subs	r4, r4, r5
 80058ca:	10a4      	asrs	r4, r4, #2
 80058cc:	2600      	movs	r6, #0
 80058ce:	42a6      	cmp	r6, r4
 80058d0:	d105      	bne.n	80058de <__libc_init_array+0x2e>
 80058d2:	bd70      	pop	{r4, r5, r6, pc}
 80058d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80058d8:	4798      	blx	r3
 80058da:	3601      	adds	r6, #1
 80058dc:	e7ee      	b.n	80058bc <__libc_init_array+0xc>
 80058de:	f855 3b04 	ldr.w	r3, [r5], #4
 80058e2:	4798      	blx	r3
 80058e4:	3601      	adds	r6, #1
 80058e6:	e7f2      	b.n	80058ce <__libc_init_array+0x1e>
 80058e8:	080062f0 	.word	0x080062f0
 80058ec:	080062f0 	.word	0x080062f0
 80058f0:	080062f0 	.word	0x080062f0
 80058f4:	080062f4 	.word	0x080062f4

080058f8 <memcpy>:
 80058f8:	440a      	add	r2, r1
 80058fa:	4291      	cmp	r1, r2
 80058fc:	f100 33ff 	add.w	r3, r0, #4294967295
 8005900:	d100      	bne.n	8005904 <memcpy+0xc>
 8005902:	4770      	bx	lr
 8005904:	b510      	push	{r4, lr}
 8005906:	f811 4b01 	ldrb.w	r4, [r1], #1
 800590a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800590e:	4291      	cmp	r1, r2
 8005910:	d1f9      	bne.n	8005906 <memcpy+0xe>
 8005912:	bd10      	pop	{r4, pc}

08005914 <memset>:
 8005914:	4402      	add	r2, r0
 8005916:	4603      	mov	r3, r0
 8005918:	4293      	cmp	r3, r2
 800591a:	d100      	bne.n	800591e <memset+0xa>
 800591c:	4770      	bx	lr
 800591e:	f803 1b01 	strb.w	r1, [r3], #1
 8005922:	e7f9      	b.n	8005918 <memset+0x4>

08005924 <siprintf>:
 8005924:	b40e      	push	{r1, r2, r3}
 8005926:	b500      	push	{lr}
 8005928:	b09c      	sub	sp, #112	; 0x70
 800592a:	ab1d      	add	r3, sp, #116	; 0x74
 800592c:	9002      	str	r0, [sp, #8]
 800592e:	9006      	str	r0, [sp, #24]
 8005930:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005934:	4809      	ldr	r0, [pc, #36]	; (800595c <siprintf+0x38>)
 8005936:	9107      	str	r1, [sp, #28]
 8005938:	9104      	str	r1, [sp, #16]
 800593a:	4909      	ldr	r1, [pc, #36]	; (8005960 <siprintf+0x3c>)
 800593c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005940:	9105      	str	r1, [sp, #20]
 8005942:	6800      	ldr	r0, [r0, #0]
 8005944:	9301      	str	r3, [sp, #4]
 8005946:	a902      	add	r1, sp, #8
 8005948:	f000 f868 	bl	8005a1c <_svfiprintf_r>
 800594c:	9b02      	ldr	r3, [sp, #8]
 800594e:	2200      	movs	r2, #0
 8005950:	701a      	strb	r2, [r3, #0]
 8005952:	b01c      	add	sp, #112	; 0x70
 8005954:	f85d eb04 	ldr.w	lr, [sp], #4
 8005958:	b003      	add	sp, #12
 800595a:	4770      	bx	lr
 800595c:	20000034 	.word	0x20000034
 8005960:	ffff0208 	.word	0xffff0208

08005964 <__ssputs_r>:
 8005964:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005968:	688e      	ldr	r6, [r1, #8]
 800596a:	429e      	cmp	r6, r3
 800596c:	4682      	mov	sl, r0
 800596e:	460c      	mov	r4, r1
 8005970:	4690      	mov	r8, r2
 8005972:	461f      	mov	r7, r3
 8005974:	d838      	bhi.n	80059e8 <__ssputs_r+0x84>
 8005976:	898a      	ldrh	r2, [r1, #12]
 8005978:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800597c:	d032      	beq.n	80059e4 <__ssputs_r+0x80>
 800597e:	6825      	ldr	r5, [r4, #0]
 8005980:	6909      	ldr	r1, [r1, #16]
 8005982:	eba5 0901 	sub.w	r9, r5, r1
 8005986:	6965      	ldr	r5, [r4, #20]
 8005988:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800598c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005990:	3301      	adds	r3, #1
 8005992:	444b      	add	r3, r9
 8005994:	106d      	asrs	r5, r5, #1
 8005996:	429d      	cmp	r5, r3
 8005998:	bf38      	it	cc
 800599a:	461d      	movcc	r5, r3
 800599c:	0553      	lsls	r3, r2, #21
 800599e:	d531      	bpl.n	8005a04 <__ssputs_r+0xa0>
 80059a0:	4629      	mov	r1, r5
 80059a2:	f000 fb55 	bl	8006050 <_malloc_r>
 80059a6:	4606      	mov	r6, r0
 80059a8:	b950      	cbnz	r0, 80059c0 <__ssputs_r+0x5c>
 80059aa:	230c      	movs	r3, #12
 80059ac:	f8ca 3000 	str.w	r3, [sl]
 80059b0:	89a3      	ldrh	r3, [r4, #12]
 80059b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80059b6:	81a3      	strh	r3, [r4, #12]
 80059b8:	f04f 30ff 	mov.w	r0, #4294967295
 80059bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059c0:	6921      	ldr	r1, [r4, #16]
 80059c2:	464a      	mov	r2, r9
 80059c4:	f7ff ff98 	bl	80058f8 <memcpy>
 80059c8:	89a3      	ldrh	r3, [r4, #12]
 80059ca:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80059ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80059d2:	81a3      	strh	r3, [r4, #12]
 80059d4:	6126      	str	r6, [r4, #16]
 80059d6:	6165      	str	r5, [r4, #20]
 80059d8:	444e      	add	r6, r9
 80059da:	eba5 0509 	sub.w	r5, r5, r9
 80059de:	6026      	str	r6, [r4, #0]
 80059e0:	60a5      	str	r5, [r4, #8]
 80059e2:	463e      	mov	r6, r7
 80059e4:	42be      	cmp	r6, r7
 80059e6:	d900      	bls.n	80059ea <__ssputs_r+0x86>
 80059e8:	463e      	mov	r6, r7
 80059ea:	6820      	ldr	r0, [r4, #0]
 80059ec:	4632      	mov	r2, r6
 80059ee:	4641      	mov	r1, r8
 80059f0:	f000 faa8 	bl	8005f44 <memmove>
 80059f4:	68a3      	ldr	r3, [r4, #8]
 80059f6:	1b9b      	subs	r3, r3, r6
 80059f8:	60a3      	str	r3, [r4, #8]
 80059fa:	6823      	ldr	r3, [r4, #0]
 80059fc:	4433      	add	r3, r6
 80059fe:	6023      	str	r3, [r4, #0]
 8005a00:	2000      	movs	r0, #0
 8005a02:	e7db      	b.n	80059bc <__ssputs_r+0x58>
 8005a04:	462a      	mov	r2, r5
 8005a06:	f000 fb97 	bl	8006138 <_realloc_r>
 8005a0a:	4606      	mov	r6, r0
 8005a0c:	2800      	cmp	r0, #0
 8005a0e:	d1e1      	bne.n	80059d4 <__ssputs_r+0x70>
 8005a10:	6921      	ldr	r1, [r4, #16]
 8005a12:	4650      	mov	r0, sl
 8005a14:	f000 fab0 	bl	8005f78 <_free_r>
 8005a18:	e7c7      	b.n	80059aa <__ssputs_r+0x46>
	...

08005a1c <_svfiprintf_r>:
 8005a1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a20:	4698      	mov	r8, r3
 8005a22:	898b      	ldrh	r3, [r1, #12]
 8005a24:	061b      	lsls	r3, r3, #24
 8005a26:	b09d      	sub	sp, #116	; 0x74
 8005a28:	4607      	mov	r7, r0
 8005a2a:	460d      	mov	r5, r1
 8005a2c:	4614      	mov	r4, r2
 8005a2e:	d50e      	bpl.n	8005a4e <_svfiprintf_r+0x32>
 8005a30:	690b      	ldr	r3, [r1, #16]
 8005a32:	b963      	cbnz	r3, 8005a4e <_svfiprintf_r+0x32>
 8005a34:	2140      	movs	r1, #64	; 0x40
 8005a36:	f000 fb0b 	bl	8006050 <_malloc_r>
 8005a3a:	6028      	str	r0, [r5, #0]
 8005a3c:	6128      	str	r0, [r5, #16]
 8005a3e:	b920      	cbnz	r0, 8005a4a <_svfiprintf_r+0x2e>
 8005a40:	230c      	movs	r3, #12
 8005a42:	603b      	str	r3, [r7, #0]
 8005a44:	f04f 30ff 	mov.w	r0, #4294967295
 8005a48:	e0d1      	b.n	8005bee <_svfiprintf_r+0x1d2>
 8005a4a:	2340      	movs	r3, #64	; 0x40
 8005a4c:	616b      	str	r3, [r5, #20]
 8005a4e:	2300      	movs	r3, #0
 8005a50:	9309      	str	r3, [sp, #36]	; 0x24
 8005a52:	2320      	movs	r3, #32
 8005a54:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005a58:	f8cd 800c 	str.w	r8, [sp, #12]
 8005a5c:	2330      	movs	r3, #48	; 0x30
 8005a5e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005c08 <_svfiprintf_r+0x1ec>
 8005a62:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005a66:	f04f 0901 	mov.w	r9, #1
 8005a6a:	4623      	mov	r3, r4
 8005a6c:	469a      	mov	sl, r3
 8005a6e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005a72:	b10a      	cbz	r2, 8005a78 <_svfiprintf_r+0x5c>
 8005a74:	2a25      	cmp	r2, #37	; 0x25
 8005a76:	d1f9      	bne.n	8005a6c <_svfiprintf_r+0x50>
 8005a78:	ebba 0b04 	subs.w	fp, sl, r4
 8005a7c:	d00b      	beq.n	8005a96 <_svfiprintf_r+0x7a>
 8005a7e:	465b      	mov	r3, fp
 8005a80:	4622      	mov	r2, r4
 8005a82:	4629      	mov	r1, r5
 8005a84:	4638      	mov	r0, r7
 8005a86:	f7ff ff6d 	bl	8005964 <__ssputs_r>
 8005a8a:	3001      	adds	r0, #1
 8005a8c:	f000 80aa 	beq.w	8005be4 <_svfiprintf_r+0x1c8>
 8005a90:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005a92:	445a      	add	r2, fp
 8005a94:	9209      	str	r2, [sp, #36]	; 0x24
 8005a96:	f89a 3000 	ldrb.w	r3, [sl]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	f000 80a2 	beq.w	8005be4 <_svfiprintf_r+0x1c8>
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	f04f 32ff 	mov.w	r2, #4294967295
 8005aa6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005aaa:	f10a 0a01 	add.w	sl, sl, #1
 8005aae:	9304      	str	r3, [sp, #16]
 8005ab0:	9307      	str	r3, [sp, #28]
 8005ab2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005ab6:	931a      	str	r3, [sp, #104]	; 0x68
 8005ab8:	4654      	mov	r4, sl
 8005aba:	2205      	movs	r2, #5
 8005abc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ac0:	4851      	ldr	r0, [pc, #324]	; (8005c08 <_svfiprintf_r+0x1ec>)
 8005ac2:	f7fa fb95 	bl	80001f0 <memchr>
 8005ac6:	9a04      	ldr	r2, [sp, #16]
 8005ac8:	b9d8      	cbnz	r0, 8005b02 <_svfiprintf_r+0xe6>
 8005aca:	06d0      	lsls	r0, r2, #27
 8005acc:	bf44      	itt	mi
 8005ace:	2320      	movmi	r3, #32
 8005ad0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005ad4:	0711      	lsls	r1, r2, #28
 8005ad6:	bf44      	itt	mi
 8005ad8:	232b      	movmi	r3, #43	; 0x2b
 8005ada:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005ade:	f89a 3000 	ldrb.w	r3, [sl]
 8005ae2:	2b2a      	cmp	r3, #42	; 0x2a
 8005ae4:	d015      	beq.n	8005b12 <_svfiprintf_r+0xf6>
 8005ae6:	9a07      	ldr	r2, [sp, #28]
 8005ae8:	4654      	mov	r4, sl
 8005aea:	2000      	movs	r0, #0
 8005aec:	f04f 0c0a 	mov.w	ip, #10
 8005af0:	4621      	mov	r1, r4
 8005af2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005af6:	3b30      	subs	r3, #48	; 0x30
 8005af8:	2b09      	cmp	r3, #9
 8005afa:	d94e      	bls.n	8005b9a <_svfiprintf_r+0x17e>
 8005afc:	b1b0      	cbz	r0, 8005b2c <_svfiprintf_r+0x110>
 8005afe:	9207      	str	r2, [sp, #28]
 8005b00:	e014      	b.n	8005b2c <_svfiprintf_r+0x110>
 8005b02:	eba0 0308 	sub.w	r3, r0, r8
 8005b06:	fa09 f303 	lsl.w	r3, r9, r3
 8005b0a:	4313      	orrs	r3, r2
 8005b0c:	9304      	str	r3, [sp, #16]
 8005b0e:	46a2      	mov	sl, r4
 8005b10:	e7d2      	b.n	8005ab8 <_svfiprintf_r+0x9c>
 8005b12:	9b03      	ldr	r3, [sp, #12]
 8005b14:	1d19      	adds	r1, r3, #4
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	9103      	str	r1, [sp, #12]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	bfbb      	ittet	lt
 8005b1e:	425b      	neglt	r3, r3
 8005b20:	f042 0202 	orrlt.w	r2, r2, #2
 8005b24:	9307      	strge	r3, [sp, #28]
 8005b26:	9307      	strlt	r3, [sp, #28]
 8005b28:	bfb8      	it	lt
 8005b2a:	9204      	strlt	r2, [sp, #16]
 8005b2c:	7823      	ldrb	r3, [r4, #0]
 8005b2e:	2b2e      	cmp	r3, #46	; 0x2e
 8005b30:	d10c      	bne.n	8005b4c <_svfiprintf_r+0x130>
 8005b32:	7863      	ldrb	r3, [r4, #1]
 8005b34:	2b2a      	cmp	r3, #42	; 0x2a
 8005b36:	d135      	bne.n	8005ba4 <_svfiprintf_r+0x188>
 8005b38:	9b03      	ldr	r3, [sp, #12]
 8005b3a:	1d1a      	adds	r2, r3, #4
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	9203      	str	r2, [sp, #12]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	bfb8      	it	lt
 8005b44:	f04f 33ff 	movlt.w	r3, #4294967295
 8005b48:	3402      	adds	r4, #2
 8005b4a:	9305      	str	r3, [sp, #20]
 8005b4c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005c18 <_svfiprintf_r+0x1fc>
 8005b50:	7821      	ldrb	r1, [r4, #0]
 8005b52:	2203      	movs	r2, #3
 8005b54:	4650      	mov	r0, sl
 8005b56:	f7fa fb4b 	bl	80001f0 <memchr>
 8005b5a:	b140      	cbz	r0, 8005b6e <_svfiprintf_r+0x152>
 8005b5c:	2340      	movs	r3, #64	; 0x40
 8005b5e:	eba0 000a 	sub.w	r0, r0, sl
 8005b62:	fa03 f000 	lsl.w	r0, r3, r0
 8005b66:	9b04      	ldr	r3, [sp, #16]
 8005b68:	4303      	orrs	r3, r0
 8005b6a:	3401      	adds	r4, #1
 8005b6c:	9304      	str	r3, [sp, #16]
 8005b6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b72:	4826      	ldr	r0, [pc, #152]	; (8005c0c <_svfiprintf_r+0x1f0>)
 8005b74:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005b78:	2206      	movs	r2, #6
 8005b7a:	f7fa fb39 	bl	80001f0 <memchr>
 8005b7e:	2800      	cmp	r0, #0
 8005b80:	d038      	beq.n	8005bf4 <_svfiprintf_r+0x1d8>
 8005b82:	4b23      	ldr	r3, [pc, #140]	; (8005c10 <_svfiprintf_r+0x1f4>)
 8005b84:	bb1b      	cbnz	r3, 8005bce <_svfiprintf_r+0x1b2>
 8005b86:	9b03      	ldr	r3, [sp, #12]
 8005b88:	3307      	adds	r3, #7
 8005b8a:	f023 0307 	bic.w	r3, r3, #7
 8005b8e:	3308      	adds	r3, #8
 8005b90:	9303      	str	r3, [sp, #12]
 8005b92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b94:	4433      	add	r3, r6
 8005b96:	9309      	str	r3, [sp, #36]	; 0x24
 8005b98:	e767      	b.n	8005a6a <_svfiprintf_r+0x4e>
 8005b9a:	fb0c 3202 	mla	r2, ip, r2, r3
 8005b9e:	460c      	mov	r4, r1
 8005ba0:	2001      	movs	r0, #1
 8005ba2:	e7a5      	b.n	8005af0 <_svfiprintf_r+0xd4>
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	3401      	adds	r4, #1
 8005ba8:	9305      	str	r3, [sp, #20]
 8005baa:	4619      	mov	r1, r3
 8005bac:	f04f 0c0a 	mov.w	ip, #10
 8005bb0:	4620      	mov	r0, r4
 8005bb2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005bb6:	3a30      	subs	r2, #48	; 0x30
 8005bb8:	2a09      	cmp	r2, #9
 8005bba:	d903      	bls.n	8005bc4 <_svfiprintf_r+0x1a8>
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d0c5      	beq.n	8005b4c <_svfiprintf_r+0x130>
 8005bc0:	9105      	str	r1, [sp, #20]
 8005bc2:	e7c3      	b.n	8005b4c <_svfiprintf_r+0x130>
 8005bc4:	fb0c 2101 	mla	r1, ip, r1, r2
 8005bc8:	4604      	mov	r4, r0
 8005bca:	2301      	movs	r3, #1
 8005bcc:	e7f0      	b.n	8005bb0 <_svfiprintf_r+0x194>
 8005bce:	ab03      	add	r3, sp, #12
 8005bd0:	9300      	str	r3, [sp, #0]
 8005bd2:	462a      	mov	r2, r5
 8005bd4:	4b0f      	ldr	r3, [pc, #60]	; (8005c14 <_svfiprintf_r+0x1f8>)
 8005bd6:	a904      	add	r1, sp, #16
 8005bd8:	4638      	mov	r0, r7
 8005bda:	f3af 8000 	nop.w
 8005bde:	1c42      	adds	r2, r0, #1
 8005be0:	4606      	mov	r6, r0
 8005be2:	d1d6      	bne.n	8005b92 <_svfiprintf_r+0x176>
 8005be4:	89ab      	ldrh	r3, [r5, #12]
 8005be6:	065b      	lsls	r3, r3, #25
 8005be8:	f53f af2c 	bmi.w	8005a44 <_svfiprintf_r+0x28>
 8005bec:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005bee:	b01d      	add	sp, #116	; 0x74
 8005bf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bf4:	ab03      	add	r3, sp, #12
 8005bf6:	9300      	str	r3, [sp, #0]
 8005bf8:	462a      	mov	r2, r5
 8005bfa:	4b06      	ldr	r3, [pc, #24]	; (8005c14 <_svfiprintf_r+0x1f8>)
 8005bfc:	a904      	add	r1, sp, #16
 8005bfe:	4638      	mov	r0, r7
 8005c00:	f000 f87a 	bl	8005cf8 <_printf_i>
 8005c04:	e7eb      	b.n	8005bde <_svfiprintf_r+0x1c2>
 8005c06:	bf00      	nop
 8005c08:	080062b2 	.word	0x080062b2
 8005c0c:	080062bc 	.word	0x080062bc
 8005c10:	00000000 	.word	0x00000000
 8005c14:	08005965 	.word	0x08005965
 8005c18:	080062b8 	.word	0x080062b8

08005c1c <_printf_common>:
 8005c1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c20:	4616      	mov	r6, r2
 8005c22:	4699      	mov	r9, r3
 8005c24:	688a      	ldr	r2, [r1, #8]
 8005c26:	690b      	ldr	r3, [r1, #16]
 8005c28:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005c2c:	4293      	cmp	r3, r2
 8005c2e:	bfb8      	it	lt
 8005c30:	4613      	movlt	r3, r2
 8005c32:	6033      	str	r3, [r6, #0]
 8005c34:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005c38:	4607      	mov	r7, r0
 8005c3a:	460c      	mov	r4, r1
 8005c3c:	b10a      	cbz	r2, 8005c42 <_printf_common+0x26>
 8005c3e:	3301      	adds	r3, #1
 8005c40:	6033      	str	r3, [r6, #0]
 8005c42:	6823      	ldr	r3, [r4, #0]
 8005c44:	0699      	lsls	r1, r3, #26
 8005c46:	bf42      	ittt	mi
 8005c48:	6833      	ldrmi	r3, [r6, #0]
 8005c4a:	3302      	addmi	r3, #2
 8005c4c:	6033      	strmi	r3, [r6, #0]
 8005c4e:	6825      	ldr	r5, [r4, #0]
 8005c50:	f015 0506 	ands.w	r5, r5, #6
 8005c54:	d106      	bne.n	8005c64 <_printf_common+0x48>
 8005c56:	f104 0a19 	add.w	sl, r4, #25
 8005c5a:	68e3      	ldr	r3, [r4, #12]
 8005c5c:	6832      	ldr	r2, [r6, #0]
 8005c5e:	1a9b      	subs	r3, r3, r2
 8005c60:	42ab      	cmp	r3, r5
 8005c62:	dc26      	bgt.n	8005cb2 <_printf_common+0x96>
 8005c64:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005c68:	1e13      	subs	r3, r2, #0
 8005c6a:	6822      	ldr	r2, [r4, #0]
 8005c6c:	bf18      	it	ne
 8005c6e:	2301      	movne	r3, #1
 8005c70:	0692      	lsls	r2, r2, #26
 8005c72:	d42b      	bmi.n	8005ccc <_printf_common+0xb0>
 8005c74:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005c78:	4649      	mov	r1, r9
 8005c7a:	4638      	mov	r0, r7
 8005c7c:	47c0      	blx	r8
 8005c7e:	3001      	adds	r0, #1
 8005c80:	d01e      	beq.n	8005cc0 <_printf_common+0xa4>
 8005c82:	6823      	ldr	r3, [r4, #0]
 8005c84:	68e5      	ldr	r5, [r4, #12]
 8005c86:	6832      	ldr	r2, [r6, #0]
 8005c88:	f003 0306 	and.w	r3, r3, #6
 8005c8c:	2b04      	cmp	r3, #4
 8005c8e:	bf08      	it	eq
 8005c90:	1aad      	subeq	r5, r5, r2
 8005c92:	68a3      	ldr	r3, [r4, #8]
 8005c94:	6922      	ldr	r2, [r4, #16]
 8005c96:	bf0c      	ite	eq
 8005c98:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005c9c:	2500      	movne	r5, #0
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	bfc4      	itt	gt
 8005ca2:	1a9b      	subgt	r3, r3, r2
 8005ca4:	18ed      	addgt	r5, r5, r3
 8005ca6:	2600      	movs	r6, #0
 8005ca8:	341a      	adds	r4, #26
 8005caa:	42b5      	cmp	r5, r6
 8005cac:	d11a      	bne.n	8005ce4 <_printf_common+0xc8>
 8005cae:	2000      	movs	r0, #0
 8005cb0:	e008      	b.n	8005cc4 <_printf_common+0xa8>
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	4652      	mov	r2, sl
 8005cb6:	4649      	mov	r1, r9
 8005cb8:	4638      	mov	r0, r7
 8005cba:	47c0      	blx	r8
 8005cbc:	3001      	adds	r0, #1
 8005cbe:	d103      	bne.n	8005cc8 <_printf_common+0xac>
 8005cc0:	f04f 30ff 	mov.w	r0, #4294967295
 8005cc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005cc8:	3501      	adds	r5, #1
 8005cca:	e7c6      	b.n	8005c5a <_printf_common+0x3e>
 8005ccc:	18e1      	adds	r1, r4, r3
 8005cce:	1c5a      	adds	r2, r3, #1
 8005cd0:	2030      	movs	r0, #48	; 0x30
 8005cd2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005cd6:	4422      	add	r2, r4
 8005cd8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005cdc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005ce0:	3302      	adds	r3, #2
 8005ce2:	e7c7      	b.n	8005c74 <_printf_common+0x58>
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	4622      	mov	r2, r4
 8005ce8:	4649      	mov	r1, r9
 8005cea:	4638      	mov	r0, r7
 8005cec:	47c0      	blx	r8
 8005cee:	3001      	adds	r0, #1
 8005cf0:	d0e6      	beq.n	8005cc0 <_printf_common+0xa4>
 8005cf2:	3601      	adds	r6, #1
 8005cf4:	e7d9      	b.n	8005caa <_printf_common+0x8e>
	...

08005cf8 <_printf_i>:
 8005cf8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005cfc:	7e0f      	ldrb	r7, [r1, #24]
 8005cfe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005d00:	2f78      	cmp	r7, #120	; 0x78
 8005d02:	4691      	mov	r9, r2
 8005d04:	4680      	mov	r8, r0
 8005d06:	460c      	mov	r4, r1
 8005d08:	469a      	mov	sl, r3
 8005d0a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005d0e:	d807      	bhi.n	8005d20 <_printf_i+0x28>
 8005d10:	2f62      	cmp	r7, #98	; 0x62
 8005d12:	d80a      	bhi.n	8005d2a <_printf_i+0x32>
 8005d14:	2f00      	cmp	r7, #0
 8005d16:	f000 80d8 	beq.w	8005eca <_printf_i+0x1d2>
 8005d1a:	2f58      	cmp	r7, #88	; 0x58
 8005d1c:	f000 80a3 	beq.w	8005e66 <_printf_i+0x16e>
 8005d20:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005d24:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005d28:	e03a      	b.n	8005da0 <_printf_i+0xa8>
 8005d2a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005d2e:	2b15      	cmp	r3, #21
 8005d30:	d8f6      	bhi.n	8005d20 <_printf_i+0x28>
 8005d32:	a101      	add	r1, pc, #4	; (adr r1, 8005d38 <_printf_i+0x40>)
 8005d34:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005d38:	08005d91 	.word	0x08005d91
 8005d3c:	08005da5 	.word	0x08005da5
 8005d40:	08005d21 	.word	0x08005d21
 8005d44:	08005d21 	.word	0x08005d21
 8005d48:	08005d21 	.word	0x08005d21
 8005d4c:	08005d21 	.word	0x08005d21
 8005d50:	08005da5 	.word	0x08005da5
 8005d54:	08005d21 	.word	0x08005d21
 8005d58:	08005d21 	.word	0x08005d21
 8005d5c:	08005d21 	.word	0x08005d21
 8005d60:	08005d21 	.word	0x08005d21
 8005d64:	08005eb1 	.word	0x08005eb1
 8005d68:	08005dd5 	.word	0x08005dd5
 8005d6c:	08005e93 	.word	0x08005e93
 8005d70:	08005d21 	.word	0x08005d21
 8005d74:	08005d21 	.word	0x08005d21
 8005d78:	08005ed3 	.word	0x08005ed3
 8005d7c:	08005d21 	.word	0x08005d21
 8005d80:	08005dd5 	.word	0x08005dd5
 8005d84:	08005d21 	.word	0x08005d21
 8005d88:	08005d21 	.word	0x08005d21
 8005d8c:	08005e9b 	.word	0x08005e9b
 8005d90:	682b      	ldr	r3, [r5, #0]
 8005d92:	1d1a      	adds	r2, r3, #4
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	602a      	str	r2, [r5, #0]
 8005d98:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005d9c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005da0:	2301      	movs	r3, #1
 8005da2:	e0a3      	b.n	8005eec <_printf_i+0x1f4>
 8005da4:	6820      	ldr	r0, [r4, #0]
 8005da6:	6829      	ldr	r1, [r5, #0]
 8005da8:	0606      	lsls	r6, r0, #24
 8005daa:	f101 0304 	add.w	r3, r1, #4
 8005dae:	d50a      	bpl.n	8005dc6 <_printf_i+0xce>
 8005db0:	680e      	ldr	r6, [r1, #0]
 8005db2:	602b      	str	r3, [r5, #0]
 8005db4:	2e00      	cmp	r6, #0
 8005db6:	da03      	bge.n	8005dc0 <_printf_i+0xc8>
 8005db8:	232d      	movs	r3, #45	; 0x2d
 8005dba:	4276      	negs	r6, r6
 8005dbc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005dc0:	485e      	ldr	r0, [pc, #376]	; (8005f3c <_printf_i+0x244>)
 8005dc2:	230a      	movs	r3, #10
 8005dc4:	e019      	b.n	8005dfa <_printf_i+0x102>
 8005dc6:	680e      	ldr	r6, [r1, #0]
 8005dc8:	602b      	str	r3, [r5, #0]
 8005dca:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005dce:	bf18      	it	ne
 8005dd0:	b236      	sxthne	r6, r6
 8005dd2:	e7ef      	b.n	8005db4 <_printf_i+0xbc>
 8005dd4:	682b      	ldr	r3, [r5, #0]
 8005dd6:	6820      	ldr	r0, [r4, #0]
 8005dd8:	1d19      	adds	r1, r3, #4
 8005dda:	6029      	str	r1, [r5, #0]
 8005ddc:	0601      	lsls	r1, r0, #24
 8005dde:	d501      	bpl.n	8005de4 <_printf_i+0xec>
 8005de0:	681e      	ldr	r6, [r3, #0]
 8005de2:	e002      	b.n	8005dea <_printf_i+0xf2>
 8005de4:	0646      	lsls	r6, r0, #25
 8005de6:	d5fb      	bpl.n	8005de0 <_printf_i+0xe8>
 8005de8:	881e      	ldrh	r6, [r3, #0]
 8005dea:	4854      	ldr	r0, [pc, #336]	; (8005f3c <_printf_i+0x244>)
 8005dec:	2f6f      	cmp	r7, #111	; 0x6f
 8005dee:	bf0c      	ite	eq
 8005df0:	2308      	moveq	r3, #8
 8005df2:	230a      	movne	r3, #10
 8005df4:	2100      	movs	r1, #0
 8005df6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005dfa:	6865      	ldr	r5, [r4, #4]
 8005dfc:	60a5      	str	r5, [r4, #8]
 8005dfe:	2d00      	cmp	r5, #0
 8005e00:	bfa2      	ittt	ge
 8005e02:	6821      	ldrge	r1, [r4, #0]
 8005e04:	f021 0104 	bicge.w	r1, r1, #4
 8005e08:	6021      	strge	r1, [r4, #0]
 8005e0a:	b90e      	cbnz	r6, 8005e10 <_printf_i+0x118>
 8005e0c:	2d00      	cmp	r5, #0
 8005e0e:	d04d      	beq.n	8005eac <_printf_i+0x1b4>
 8005e10:	4615      	mov	r5, r2
 8005e12:	fbb6 f1f3 	udiv	r1, r6, r3
 8005e16:	fb03 6711 	mls	r7, r3, r1, r6
 8005e1a:	5dc7      	ldrb	r7, [r0, r7]
 8005e1c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005e20:	4637      	mov	r7, r6
 8005e22:	42bb      	cmp	r3, r7
 8005e24:	460e      	mov	r6, r1
 8005e26:	d9f4      	bls.n	8005e12 <_printf_i+0x11a>
 8005e28:	2b08      	cmp	r3, #8
 8005e2a:	d10b      	bne.n	8005e44 <_printf_i+0x14c>
 8005e2c:	6823      	ldr	r3, [r4, #0]
 8005e2e:	07de      	lsls	r6, r3, #31
 8005e30:	d508      	bpl.n	8005e44 <_printf_i+0x14c>
 8005e32:	6923      	ldr	r3, [r4, #16]
 8005e34:	6861      	ldr	r1, [r4, #4]
 8005e36:	4299      	cmp	r1, r3
 8005e38:	bfde      	ittt	le
 8005e3a:	2330      	movle	r3, #48	; 0x30
 8005e3c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005e40:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005e44:	1b52      	subs	r2, r2, r5
 8005e46:	6122      	str	r2, [r4, #16]
 8005e48:	f8cd a000 	str.w	sl, [sp]
 8005e4c:	464b      	mov	r3, r9
 8005e4e:	aa03      	add	r2, sp, #12
 8005e50:	4621      	mov	r1, r4
 8005e52:	4640      	mov	r0, r8
 8005e54:	f7ff fee2 	bl	8005c1c <_printf_common>
 8005e58:	3001      	adds	r0, #1
 8005e5a:	d14c      	bne.n	8005ef6 <_printf_i+0x1fe>
 8005e5c:	f04f 30ff 	mov.w	r0, #4294967295
 8005e60:	b004      	add	sp, #16
 8005e62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e66:	4835      	ldr	r0, [pc, #212]	; (8005f3c <_printf_i+0x244>)
 8005e68:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005e6c:	6829      	ldr	r1, [r5, #0]
 8005e6e:	6823      	ldr	r3, [r4, #0]
 8005e70:	f851 6b04 	ldr.w	r6, [r1], #4
 8005e74:	6029      	str	r1, [r5, #0]
 8005e76:	061d      	lsls	r5, r3, #24
 8005e78:	d514      	bpl.n	8005ea4 <_printf_i+0x1ac>
 8005e7a:	07df      	lsls	r7, r3, #31
 8005e7c:	bf44      	itt	mi
 8005e7e:	f043 0320 	orrmi.w	r3, r3, #32
 8005e82:	6023      	strmi	r3, [r4, #0]
 8005e84:	b91e      	cbnz	r6, 8005e8e <_printf_i+0x196>
 8005e86:	6823      	ldr	r3, [r4, #0]
 8005e88:	f023 0320 	bic.w	r3, r3, #32
 8005e8c:	6023      	str	r3, [r4, #0]
 8005e8e:	2310      	movs	r3, #16
 8005e90:	e7b0      	b.n	8005df4 <_printf_i+0xfc>
 8005e92:	6823      	ldr	r3, [r4, #0]
 8005e94:	f043 0320 	orr.w	r3, r3, #32
 8005e98:	6023      	str	r3, [r4, #0]
 8005e9a:	2378      	movs	r3, #120	; 0x78
 8005e9c:	4828      	ldr	r0, [pc, #160]	; (8005f40 <_printf_i+0x248>)
 8005e9e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005ea2:	e7e3      	b.n	8005e6c <_printf_i+0x174>
 8005ea4:	0659      	lsls	r1, r3, #25
 8005ea6:	bf48      	it	mi
 8005ea8:	b2b6      	uxthmi	r6, r6
 8005eaa:	e7e6      	b.n	8005e7a <_printf_i+0x182>
 8005eac:	4615      	mov	r5, r2
 8005eae:	e7bb      	b.n	8005e28 <_printf_i+0x130>
 8005eb0:	682b      	ldr	r3, [r5, #0]
 8005eb2:	6826      	ldr	r6, [r4, #0]
 8005eb4:	6961      	ldr	r1, [r4, #20]
 8005eb6:	1d18      	adds	r0, r3, #4
 8005eb8:	6028      	str	r0, [r5, #0]
 8005eba:	0635      	lsls	r5, r6, #24
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	d501      	bpl.n	8005ec4 <_printf_i+0x1cc>
 8005ec0:	6019      	str	r1, [r3, #0]
 8005ec2:	e002      	b.n	8005eca <_printf_i+0x1d2>
 8005ec4:	0670      	lsls	r0, r6, #25
 8005ec6:	d5fb      	bpl.n	8005ec0 <_printf_i+0x1c8>
 8005ec8:	8019      	strh	r1, [r3, #0]
 8005eca:	2300      	movs	r3, #0
 8005ecc:	6123      	str	r3, [r4, #16]
 8005ece:	4615      	mov	r5, r2
 8005ed0:	e7ba      	b.n	8005e48 <_printf_i+0x150>
 8005ed2:	682b      	ldr	r3, [r5, #0]
 8005ed4:	1d1a      	adds	r2, r3, #4
 8005ed6:	602a      	str	r2, [r5, #0]
 8005ed8:	681d      	ldr	r5, [r3, #0]
 8005eda:	6862      	ldr	r2, [r4, #4]
 8005edc:	2100      	movs	r1, #0
 8005ede:	4628      	mov	r0, r5
 8005ee0:	f7fa f986 	bl	80001f0 <memchr>
 8005ee4:	b108      	cbz	r0, 8005eea <_printf_i+0x1f2>
 8005ee6:	1b40      	subs	r0, r0, r5
 8005ee8:	6060      	str	r0, [r4, #4]
 8005eea:	6863      	ldr	r3, [r4, #4]
 8005eec:	6123      	str	r3, [r4, #16]
 8005eee:	2300      	movs	r3, #0
 8005ef0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ef4:	e7a8      	b.n	8005e48 <_printf_i+0x150>
 8005ef6:	6923      	ldr	r3, [r4, #16]
 8005ef8:	462a      	mov	r2, r5
 8005efa:	4649      	mov	r1, r9
 8005efc:	4640      	mov	r0, r8
 8005efe:	47d0      	blx	sl
 8005f00:	3001      	adds	r0, #1
 8005f02:	d0ab      	beq.n	8005e5c <_printf_i+0x164>
 8005f04:	6823      	ldr	r3, [r4, #0]
 8005f06:	079b      	lsls	r3, r3, #30
 8005f08:	d413      	bmi.n	8005f32 <_printf_i+0x23a>
 8005f0a:	68e0      	ldr	r0, [r4, #12]
 8005f0c:	9b03      	ldr	r3, [sp, #12]
 8005f0e:	4298      	cmp	r0, r3
 8005f10:	bfb8      	it	lt
 8005f12:	4618      	movlt	r0, r3
 8005f14:	e7a4      	b.n	8005e60 <_printf_i+0x168>
 8005f16:	2301      	movs	r3, #1
 8005f18:	4632      	mov	r2, r6
 8005f1a:	4649      	mov	r1, r9
 8005f1c:	4640      	mov	r0, r8
 8005f1e:	47d0      	blx	sl
 8005f20:	3001      	adds	r0, #1
 8005f22:	d09b      	beq.n	8005e5c <_printf_i+0x164>
 8005f24:	3501      	adds	r5, #1
 8005f26:	68e3      	ldr	r3, [r4, #12]
 8005f28:	9903      	ldr	r1, [sp, #12]
 8005f2a:	1a5b      	subs	r3, r3, r1
 8005f2c:	42ab      	cmp	r3, r5
 8005f2e:	dcf2      	bgt.n	8005f16 <_printf_i+0x21e>
 8005f30:	e7eb      	b.n	8005f0a <_printf_i+0x212>
 8005f32:	2500      	movs	r5, #0
 8005f34:	f104 0619 	add.w	r6, r4, #25
 8005f38:	e7f5      	b.n	8005f26 <_printf_i+0x22e>
 8005f3a:	bf00      	nop
 8005f3c:	080062c3 	.word	0x080062c3
 8005f40:	080062d4 	.word	0x080062d4

08005f44 <memmove>:
 8005f44:	4288      	cmp	r0, r1
 8005f46:	b510      	push	{r4, lr}
 8005f48:	eb01 0402 	add.w	r4, r1, r2
 8005f4c:	d902      	bls.n	8005f54 <memmove+0x10>
 8005f4e:	4284      	cmp	r4, r0
 8005f50:	4623      	mov	r3, r4
 8005f52:	d807      	bhi.n	8005f64 <memmove+0x20>
 8005f54:	1e43      	subs	r3, r0, #1
 8005f56:	42a1      	cmp	r1, r4
 8005f58:	d008      	beq.n	8005f6c <memmove+0x28>
 8005f5a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005f5e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005f62:	e7f8      	b.n	8005f56 <memmove+0x12>
 8005f64:	4402      	add	r2, r0
 8005f66:	4601      	mov	r1, r0
 8005f68:	428a      	cmp	r2, r1
 8005f6a:	d100      	bne.n	8005f6e <memmove+0x2a>
 8005f6c:	bd10      	pop	{r4, pc}
 8005f6e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005f72:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005f76:	e7f7      	b.n	8005f68 <memmove+0x24>

08005f78 <_free_r>:
 8005f78:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005f7a:	2900      	cmp	r1, #0
 8005f7c:	d044      	beq.n	8006008 <_free_r+0x90>
 8005f7e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005f82:	9001      	str	r0, [sp, #4]
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	f1a1 0404 	sub.w	r4, r1, #4
 8005f8a:	bfb8      	it	lt
 8005f8c:	18e4      	addlt	r4, r4, r3
 8005f8e:	f000 f913 	bl	80061b8 <__malloc_lock>
 8005f92:	4a1e      	ldr	r2, [pc, #120]	; (800600c <_free_r+0x94>)
 8005f94:	9801      	ldr	r0, [sp, #4]
 8005f96:	6813      	ldr	r3, [r2, #0]
 8005f98:	b933      	cbnz	r3, 8005fa8 <_free_r+0x30>
 8005f9a:	6063      	str	r3, [r4, #4]
 8005f9c:	6014      	str	r4, [r2, #0]
 8005f9e:	b003      	add	sp, #12
 8005fa0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005fa4:	f000 b90e 	b.w	80061c4 <__malloc_unlock>
 8005fa8:	42a3      	cmp	r3, r4
 8005faa:	d908      	bls.n	8005fbe <_free_r+0x46>
 8005fac:	6825      	ldr	r5, [r4, #0]
 8005fae:	1961      	adds	r1, r4, r5
 8005fb0:	428b      	cmp	r3, r1
 8005fb2:	bf01      	itttt	eq
 8005fb4:	6819      	ldreq	r1, [r3, #0]
 8005fb6:	685b      	ldreq	r3, [r3, #4]
 8005fb8:	1949      	addeq	r1, r1, r5
 8005fba:	6021      	streq	r1, [r4, #0]
 8005fbc:	e7ed      	b.n	8005f9a <_free_r+0x22>
 8005fbe:	461a      	mov	r2, r3
 8005fc0:	685b      	ldr	r3, [r3, #4]
 8005fc2:	b10b      	cbz	r3, 8005fc8 <_free_r+0x50>
 8005fc4:	42a3      	cmp	r3, r4
 8005fc6:	d9fa      	bls.n	8005fbe <_free_r+0x46>
 8005fc8:	6811      	ldr	r1, [r2, #0]
 8005fca:	1855      	adds	r5, r2, r1
 8005fcc:	42a5      	cmp	r5, r4
 8005fce:	d10b      	bne.n	8005fe8 <_free_r+0x70>
 8005fd0:	6824      	ldr	r4, [r4, #0]
 8005fd2:	4421      	add	r1, r4
 8005fd4:	1854      	adds	r4, r2, r1
 8005fd6:	42a3      	cmp	r3, r4
 8005fd8:	6011      	str	r1, [r2, #0]
 8005fda:	d1e0      	bne.n	8005f9e <_free_r+0x26>
 8005fdc:	681c      	ldr	r4, [r3, #0]
 8005fde:	685b      	ldr	r3, [r3, #4]
 8005fe0:	6053      	str	r3, [r2, #4]
 8005fe2:	4421      	add	r1, r4
 8005fe4:	6011      	str	r1, [r2, #0]
 8005fe6:	e7da      	b.n	8005f9e <_free_r+0x26>
 8005fe8:	d902      	bls.n	8005ff0 <_free_r+0x78>
 8005fea:	230c      	movs	r3, #12
 8005fec:	6003      	str	r3, [r0, #0]
 8005fee:	e7d6      	b.n	8005f9e <_free_r+0x26>
 8005ff0:	6825      	ldr	r5, [r4, #0]
 8005ff2:	1961      	adds	r1, r4, r5
 8005ff4:	428b      	cmp	r3, r1
 8005ff6:	bf04      	itt	eq
 8005ff8:	6819      	ldreq	r1, [r3, #0]
 8005ffa:	685b      	ldreq	r3, [r3, #4]
 8005ffc:	6063      	str	r3, [r4, #4]
 8005ffe:	bf04      	itt	eq
 8006000:	1949      	addeq	r1, r1, r5
 8006002:	6021      	streq	r1, [r4, #0]
 8006004:	6054      	str	r4, [r2, #4]
 8006006:	e7ca      	b.n	8005f9e <_free_r+0x26>
 8006008:	b003      	add	sp, #12
 800600a:	bd30      	pop	{r4, r5, pc}
 800600c:	20012f88 	.word	0x20012f88

08006010 <sbrk_aligned>:
 8006010:	b570      	push	{r4, r5, r6, lr}
 8006012:	4e0e      	ldr	r6, [pc, #56]	; (800604c <sbrk_aligned+0x3c>)
 8006014:	460c      	mov	r4, r1
 8006016:	6831      	ldr	r1, [r6, #0]
 8006018:	4605      	mov	r5, r0
 800601a:	b911      	cbnz	r1, 8006022 <sbrk_aligned+0x12>
 800601c:	f000 f8bc 	bl	8006198 <_sbrk_r>
 8006020:	6030      	str	r0, [r6, #0]
 8006022:	4621      	mov	r1, r4
 8006024:	4628      	mov	r0, r5
 8006026:	f000 f8b7 	bl	8006198 <_sbrk_r>
 800602a:	1c43      	adds	r3, r0, #1
 800602c:	d00a      	beq.n	8006044 <sbrk_aligned+0x34>
 800602e:	1cc4      	adds	r4, r0, #3
 8006030:	f024 0403 	bic.w	r4, r4, #3
 8006034:	42a0      	cmp	r0, r4
 8006036:	d007      	beq.n	8006048 <sbrk_aligned+0x38>
 8006038:	1a21      	subs	r1, r4, r0
 800603a:	4628      	mov	r0, r5
 800603c:	f000 f8ac 	bl	8006198 <_sbrk_r>
 8006040:	3001      	adds	r0, #1
 8006042:	d101      	bne.n	8006048 <sbrk_aligned+0x38>
 8006044:	f04f 34ff 	mov.w	r4, #4294967295
 8006048:	4620      	mov	r0, r4
 800604a:	bd70      	pop	{r4, r5, r6, pc}
 800604c:	20012f8c 	.word	0x20012f8c

08006050 <_malloc_r>:
 8006050:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006054:	1ccd      	adds	r5, r1, #3
 8006056:	f025 0503 	bic.w	r5, r5, #3
 800605a:	3508      	adds	r5, #8
 800605c:	2d0c      	cmp	r5, #12
 800605e:	bf38      	it	cc
 8006060:	250c      	movcc	r5, #12
 8006062:	2d00      	cmp	r5, #0
 8006064:	4607      	mov	r7, r0
 8006066:	db01      	blt.n	800606c <_malloc_r+0x1c>
 8006068:	42a9      	cmp	r1, r5
 800606a:	d905      	bls.n	8006078 <_malloc_r+0x28>
 800606c:	230c      	movs	r3, #12
 800606e:	603b      	str	r3, [r7, #0]
 8006070:	2600      	movs	r6, #0
 8006072:	4630      	mov	r0, r6
 8006074:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006078:	4e2e      	ldr	r6, [pc, #184]	; (8006134 <_malloc_r+0xe4>)
 800607a:	f000 f89d 	bl	80061b8 <__malloc_lock>
 800607e:	6833      	ldr	r3, [r6, #0]
 8006080:	461c      	mov	r4, r3
 8006082:	bb34      	cbnz	r4, 80060d2 <_malloc_r+0x82>
 8006084:	4629      	mov	r1, r5
 8006086:	4638      	mov	r0, r7
 8006088:	f7ff ffc2 	bl	8006010 <sbrk_aligned>
 800608c:	1c43      	adds	r3, r0, #1
 800608e:	4604      	mov	r4, r0
 8006090:	d14d      	bne.n	800612e <_malloc_r+0xde>
 8006092:	6834      	ldr	r4, [r6, #0]
 8006094:	4626      	mov	r6, r4
 8006096:	2e00      	cmp	r6, #0
 8006098:	d140      	bne.n	800611c <_malloc_r+0xcc>
 800609a:	6823      	ldr	r3, [r4, #0]
 800609c:	4631      	mov	r1, r6
 800609e:	4638      	mov	r0, r7
 80060a0:	eb04 0803 	add.w	r8, r4, r3
 80060a4:	f000 f878 	bl	8006198 <_sbrk_r>
 80060a8:	4580      	cmp	r8, r0
 80060aa:	d13a      	bne.n	8006122 <_malloc_r+0xd2>
 80060ac:	6821      	ldr	r1, [r4, #0]
 80060ae:	3503      	adds	r5, #3
 80060b0:	1a6d      	subs	r5, r5, r1
 80060b2:	f025 0503 	bic.w	r5, r5, #3
 80060b6:	3508      	adds	r5, #8
 80060b8:	2d0c      	cmp	r5, #12
 80060ba:	bf38      	it	cc
 80060bc:	250c      	movcc	r5, #12
 80060be:	4629      	mov	r1, r5
 80060c0:	4638      	mov	r0, r7
 80060c2:	f7ff ffa5 	bl	8006010 <sbrk_aligned>
 80060c6:	3001      	adds	r0, #1
 80060c8:	d02b      	beq.n	8006122 <_malloc_r+0xd2>
 80060ca:	6823      	ldr	r3, [r4, #0]
 80060cc:	442b      	add	r3, r5
 80060ce:	6023      	str	r3, [r4, #0]
 80060d0:	e00e      	b.n	80060f0 <_malloc_r+0xa0>
 80060d2:	6822      	ldr	r2, [r4, #0]
 80060d4:	1b52      	subs	r2, r2, r5
 80060d6:	d41e      	bmi.n	8006116 <_malloc_r+0xc6>
 80060d8:	2a0b      	cmp	r2, #11
 80060da:	d916      	bls.n	800610a <_malloc_r+0xba>
 80060dc:	1961      	adds	r1, r4, r5
 80060de:	42a3      	cmp	r3, r4
 80060e0:	6025      	str	r5, [r4, #0]
 80060e2:	bf18      	it	ne
 80060e4:	6059      	strne	r1, [r3, #4]
 80060e6:	6863      	ldr	r3, [r4, #4]
 80060e8:	bf08      	it	eq
 80060ea:	6031      	streq	r1, [r6, #0]
 80060ec:	5162      	str	r2, [r4, r5]
 80060ee:	604b      	str	r3, [r1, #4]
 80060f0:	4638      	mov	r0, r7
 80060f2:	f104 060b 	add.w	r6, r4, #11
 80060f6:	f000 f865 	bl	80061c4 <__malloc_unlock>
 80060fa:	f026 0607 	bic.w	r6, r6, #7
 80060fe:	1d23      	adds	r3, r4, #4
 8006100:	1af2      	subs	r2, r6, r3
 8006102:	d0b6      	beq.n	8006072 <_malloc_r+0x22>
 8006104:	1b9b      	subs	r3, r3, r6
 8006106:	50a3      	str	r3, [r4, r2]
 8006108:	e7b3      	b.n	8006072 <_malloc_r+0x22>
 800610a:	6862      	ldr	r2, [r4, #4]
 800610c:	42a3      	cmp	r3, r4
 800610e:	bf0c      	ite	eq
 8006110:	6032      	streq	r2, [r6, #0]
 8006112:	605a      	strne	r2, [r3, #4]
 8006114:	e7ec      	b.n	80060f0 <_malloc_r+0xa0>
 8006116:	4623      	mov	r3, r4
 8006118:	6864      	ldr	r4, [r4, #4]
 800611a:	e7b2      	b.n	8006082 <_malloc_r+0x32>
 800611c:	4634      	mov	r4, r6
 800611e:	6876      	ldr	r6, [r6, #4]
 8006120:	e7b9      	b.n	8006096 <_malloc_r+0x46>
 8006122:	230c      	movs	r3, #12
 8006124:	603b      	str	r3, [r7, #0]
 8006126:	4638      	mov	r0, r7
 8006128:	f000 f84c 	bl	80061c4 <__malloc_unlock>
 800612c:	e7a1      	b.n	8006072 <_malloc_r+0x22>
 800612e:	6025      	str	r5, [r4, #0]
 8006130:	e7de      	b.n	80060f0 <_malloc_r+0xa0>
 8006132:	bf00      	nop
 8006134:	20012f88 	.word	0x20012f88

08006138 <_realloc_r>:
 8006138:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800613c:	4680      	mov	r8, r0
 800613e:	4614      	mov	r4, r2
 8006140:	460e      	mov	r6, r1
 8006142:	b921      	cbnz	r1, 800614e <_realloc_r+0x16>
 8006144:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006148:	4611      	mov	r1, r2
 800614a:	f7ff bf81 	b.w	8006050 <_malloc_r>
 800614e:	b92a      	cbnz	r2, 800615c <_realloc_r+0x24>
 8006150:	f7ff ff12 	bl	8005f78 <_free_r>
 8006154:	4625      	mov	r5, r4
 8006156:	4628      	mov	r0, r5
 8006158:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800615c:	f000 f838 	bl	80061d0 <_malloc_usable_size_r>
 8006160:	4284      	cmp	r4, r0
 8006162:	4607      	mov	r7, r0
 8006164:	d802      	bhi.n	800616c <_realloc_r+0x34>
 8006166:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800616a:	d812      	bhi.n	8006192 <_realloc_r+0x5a>
 800616c:	4621      	mov	r1, r4
 800616e:	4640      	mov	r0, r8
 8006170:	f7ff ff6e 	bl	8006050 <_malloc_r>
 8006174:	4605      	mov	r5, r0
 8006176:	2800      	cmp	r0, #0
 8006178:	d0ed      	beq.n	8006156 <_realloc_r+0x1e>
 800617a:	42bc      	cmp	r4, r7
 800617c:	4622      	mov	r2, r4
 800617e:	4631      	mov	r1, r6
 8006180:	bf28      	it	cs
 8006182:	463a      	movcs	r2, r7
 8006184:	f7ff fbb8 	bl	80058f8 <memcpy>
 8006188:	4631      	mov	r1, r6
 800618a:	4640      	mov	r0, r8
 800618c:	f7ff fef4 	bl	8005f78 <_free_r>
 8006190:	e7e1      	b.n	8006156 <_realloc_r+0x1e>
 8006192:	4635      	mov	r5, r6
 8006194:	e7df      	b.n	8006156 <_realloc_r+0x1e>
	...

08006198 <_sbrk_r>:
 8006198:	b538      	push	{r3, r4, r5, lr}
 800619a:	4d06      	ldr	r5, [pc, #24]	; (80061b4 <_sbrk_r+0x1c>)
 800619c:	2300      	movs	r3, #0
 800619e:	4604      	mov	r4, r0
 80061a0:	4608      	mov	r0, r1
 80061a2:	602b      	str	r3, [r5, #0]
 80061a4:	f7fc f9da 	bl	800255c <_sbrk>
 80061a8:	1c43      	adds	r3, r0, #1
 80061aa:	d102      	bne.n	80061b2 <_sbrk_r+0x1a>
 80061ac:	682b      	ldr	r3, [r5, #0]
 80061ae:	b103      	cbz	r3, 80061b2 <_sbrk_r+0x1a>
 80061b0:	6023      	str	r3, [r4, #0]
 80061b2:	bd38      	pop	{r3, r4, r5, pc}
 80061b4:	20012f90 	.word	0x20012f90

080061b8 <__malloc_lock>:
 80061b8:	4801      	ldr	r0, [pc, #4]	; (80061c0 <__malloc_lock+0x8>)
 80061ba:	f000 b811 	b.w	80061e0 <__retarget_lock_acquire_recursive>
 80061be:	bf00      	nop
 80061c0:	20012f94 	.word	0x20012f94

080061c4 <__malloc_unlock>:
 80061c4:	4801      	ldr	r0, [pc, #4]	; (80061cc <__malloc_unlock+0x8>)
 80061c6:	f000 b80c 	b.w	80061e2 <__retarget_lock_release_recursive>
 80061ca:	bf00      	nop
 80061cc:	20012f94 	.word	0x20012f94

080061d0 <_malloc_usable_size_r>:
 80061d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80061d4:	1f18      	subs	r0, r3, #4
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	bfbc      	itt	lt
 80061da:	580b      	ldrlt	r3, [r1, r0]
 80061dc:	18c0      	addlt	r0, r0, r3
 80061de:	4770      	bx	lr

080061e0 <__retarget_lock_acquire_recursive>:
 80061e0:	4770      	bx	lr

080061e2 <__retarget_lock_release_recursive>:
 80061e2:	4770      	bx	lr

080061e4 <_init>:
 80061e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061e6:	bf00      	nop
 80061e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80061ea:	bc08      	pop	{r3}
 80061ec:	469e      	mov	lr, r3
 80061ee:	4770      	bx	lr

080061f0 <_fini>:
 80061f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061f2:	bf00      	nop
 80061f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80061f6:	bc08      	pop	{r3}
 80061f8:	469e      	mov	lr, r3
 80061fa:	4770      	bx	lr
