Active-HDL 11.1.262.7351 2021-11-18 23:24:02

Elaboration top modules:
Verilog Module                Test
SystemVerilog Package         UnitScopePackage_3


------------------------------------------------------------------------------------------
Verilog Module          | Library  | Info | Compiler Version        | Compilation Options
------------------------------------------------------------------------------------------
Test                    | FirstSim |      | 11.1.262.7351 (Windows) | -O2 -sv2k12
MainModule              | FirstSim |      | 11.1.262.7351 (Windows) | -O2 -sv2k12
timer                   | FirstSim |      | 11.1.262.7351 (Windows) | -O2 -sv2k12
easySerialOut           | FirstSim |      | 11.1.262.7351 (Windows) | -O2 -sv2k12
keyChecker              | FirstSim |      | 11.1.262.7351 (Windows) | -O2 -sv2k12
serialOut               | FirstSim |      | 11.1.262.7351 (Windows) | -O2 -sv2k12
------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------
SystemVerilog Package   | Library  | Info | Compiler Version        | Compilation Options
------------------------------------------------------------------------------------------
UnitScopePackage_3      | FirstSim |      | 11.1.262.7351 (Windows) | -O2 -sv2k12
------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------
Library                 | Comment
------------------------------------------------------------------------------------------
FirstSim                | None
------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+Test Test


The performance of simulation is reduced. Version Student Edition
