/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [26:0] celloutsig_0_12z;
  reg [9:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire [11:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  reg [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [11:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_14z;
  wire [8:0] celloutsig_1_15z;
  wire [5:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire [22:0] celloutsig_1_1z;
  wire [15:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = { celloutsig_1_4z, celloutsig_1_5z } / { 1'h1, celloutsig_1_1z[10:7] };
  assign celloutsig_1_16z = celloutsig_1_11z[7:2] / { 1'h1, celloutsig_1_2z[13], celloutsig_1_3z };
  assign celloutsig_1_17z = { celloutsig_1_15z[8:1], celloutsig_1_10z } && { celloutsig_1_3z[3], celloutsig_1_7z };
  assign celloutsig_0_5z = celloutsig_0_0z[3:1] && celloutsig_0_0z[2:0];
  assign celloutsig_0_6z = { celloutsig_0_0z[2:0], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z } && { celloutsig_0_2z[5:2], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_9z = { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_6z } && { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_14z = celloutsig_0_12z[21:10] && { celloutsig_0_4z[3:1], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_1z };
  assign celloutsig_0_1z = { in_data[67:66], celloutsig_0_0z } && { in_data[7:6], celloutsig_0_0z };
  assign celloutsig_1_4z = in_data[172:157] && { celloutsig_1_1z[15:4], celloutsig_1_3z };
  assign celloutsig_1_18z = celloutsig_1_16z[4:1] % { 1'h1, celloutsig_1_3z[2:1], celloutsig_1_17z };
  assign celloutsig_0_3z = celloutsig_0_2z[10:8] % { 1'h1, in_data[31], celloutsig_0_1z };
  assign celloutsig_1_2z = celloutsig_1_1z[17:2] % { 1'h1, in_data[151:141], celloutsig_1_0z };
  assign celloutsig_1_6z = celloutsig_1_5z[3:1] % { 1'h1, celloutsig_1_5z[2], in_data[96] };
  assign celloutsig_1_7z = celloutsig_1_1z[12:1] % { 1'h1, celloutsig_1_5z[2:0], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_2z = { in_data[77:75], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[42:41], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z[3:1], in_data[0] };
  assign celloutsig_1_19z = celloutsig_1_0z[3] ? celloutsig_1_2z[12:4] : celloutsig_1_7z[8:0];
  assign celloutsig_0_8z = celloutsig_0_3z[1] ? { celloutsig_0_2z[11:1], celloutsig_0_5z } : in_data[82:71];
  assign celloutsig_1_0z = in_data[191] ? in_data[146:143] : in_data[165:162];
  assign celloutsig_1_1z = celloutsig_1_0z[1] ? { in_data[177:159], celloutsig_1_0z[3:2], 1'h1, celloutsig_1_0z[0] } : in_data[139:117];
  assign celloutsig_1_5z = celloutsig_1_0z[0] ? celloutsig_1_3z : celloutsig_1_2z[10:7];
  assign celloutsig_1_11z = celloutsig_1_6z[0] ? { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_4z } : { celloutsig_1_2z[11:7], celloutsig_1_3z };
  assign celloutsig_0_10z = ~ celloutsig_0_8z[7:4];
  assign celloutsig_0_12z = ~ { in_data[69:58], celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_1_3z = ~ celloutsig_1_2z[12:9];
  assign celloutsig_1_14z = ~ celloutsig_1_11z[7:4];
  assign celloutsig_1_15z = ~ { celloutsig_1_1z[6:2], celloutsig_1_14z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_0z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[88:85];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_4z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_4z = celloutsig_0_2z[6:2];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_13z = 10'h000;
    else if (!clkin_data[32]) celloutsig_0_13z = { celloutsig_0_2z[9:6], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_0z };
  assign { out_data[131:128], out_data[104:96], out_data[41:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
