vhdl xil_defaultlib  \
"../../../../project_assignment_toby.gen/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" \

nosort
