0.6
2018.2
Jun 14 2018
20:41:02
D:/USN_Study/Objected_Oriented_Embedded_Systems_programming_language/VHDL/Task_intro3/Assignment1/Bozhao_Liu/State_machine_test/State_machine.sim/sim_1/synth/func/xsim/test_func_synth.vhd,1536272347,vhdl,D:/USN_Study/Objected_Oriented_Embedded_Systems_programming_language/VHDL/Task_intro3/Assignment1/Bozhao_Liu/State_machine_test/State_machine.srcs/sim_1/new/test.vhd,,,debounce_trigger;debounce_trigger_1;next_state_logic;state_machine;state_press;state_press_0;warning,,,,,,,,
D:/USN_Study/Objected_Oriented_Embedded_Systems_programming_language/VHDL/Task_intro3/Assignment1/Bozhao_Liu/State_machine_test/State_machine.srcs/sim_1/new/test.vhd,1536233529,vhdl,,,,test,,,,,,,,
