#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Mar 12 12:05:18 2019
# Process ID: 15524
# Current directory: C:/Users/User/Desktop/MultiCycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent840 C:\Users\User\Desktop\MultiCycle\MultiCycle.xpr
# Log file: C:/Users/User/Desktop/MultiCycle/vivado.log
# Journal file: C:/Users/User/Desktop/MultiCycle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/User/Desktop/MultiCycle/MultiCycle.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 751.699 ; gain = 68.586
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALUDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/InstDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MainDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sim_1/new/tb_multi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multi
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2to1
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.InstDecoder
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Mux4to1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.TopData
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.TopControl
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_multi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_multi_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 777.645 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_multi_behav -key {Behavioral:sim_1:Functional:tb_multi} -tclbatch {tb_multi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_multi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_multi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 792.934 ; gain = 15.289
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_multi/DUT/U0/U2/regFile}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_multi/DUT/U0/U1/Mem}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_multi/DUT/U1/U0/state}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 1010 ns : File "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sim_1/new/tb_multi.v" Line 38
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_multi/DUT/U0/U2/regFile[8]}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multi' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/Memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_multi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/ALUDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/InstDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/MainDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sources_1/new/TopData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/MultiCycle/MultiCycle.srcs/sim_1/new/tb_multi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multi
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/MultiCycle/MultiCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d80af520c97141d2b70926d9ccb12851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multi_behav xil_defaultlib.tb_multi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Mux2to1
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.InstDecoder
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Mux4to1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.TopData
Compiling module xil_defaultlib.MainDecoder
Compiling module xil_defaultlib.ALUDecoder
Compiling module xil_defaultlib.TopControl
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_multi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_multi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 827.957 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 12 12:14:14 2019...
