--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr
top_module.pcf -ucf constraints.ucf

Design file:              top_module.ncd
Physical constraint file: top_module.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2950 paths analyzed, 423 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.870ns.
--------------------------------------------------------------------------------

Paths for end point btn_debounce/state_reg_FSM_FFd1 (SLICE_X17Y54.AX), 280 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_debounce/state_reg_FSM_FFd1_1 (FF)
  Destination:          btn_debounce/state_reg_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.835ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_debounce/state_reg_FSM_FFd1_1 to btn_debounce/state_reg_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y54.CQ      Tcko                  0.391   btn_debounce/state_reg_FSM_FFd1_1
                                                       btn_debounce/state_reg_FSM_FFd1_1
    SLICE_X17Y51.A1      net (fanout=1)        1.488   btn_debounce/state_reg_FSM_FFd1_1
    SLICE_X17Y51.A       Tilo                  0.259   btn_debounce/q_next[20]_GND_59_o_equal_6_o<20>31
                                                       btn_debounce/q_next[20]_GND_59_o_equal_6_o<20>1
    SLICE_X17Y57.C3      net (fanout=2)        0.877   btn_debounce/q_next[20]_GND_59_o_equal_6_o<20>
    SLICE_X17Y57.C       Tilo                  0.259   btn_debounce/q_reg<20>
                                                       btn_debounce/q_next[20]_GND_59_o_equal_6_o<20>6
    SLICE_X17Y54.D6      net (fanout=1)        0.488   btn_debounce/q_next[20]_GND_59_o_equal_6_o<20>5
    SLICE_X17Y54.D       Tilo                  0.259   btn_debounce/state_reg_FSM_FFd1_1
                                                       btn_debounce/q_next[20]_GND_59_o_equal_6_o<20>35_SW3
    SLICE_X17Y54.C6      net (fanout=1)        0.118   N17
    SLICE_X17Y54.C       Tilo                  0.259   btn_debounce/state_reg_FSM_FFd1_1
                                                       btn_debounce/state_reg_FSM_FFd1-In1
    SLICE_X17Y54.AX      net (fanout=1)        0.374   btn_debounce/state_reg_FSM_FFd1-In
    SLICE_X17Y54.CLK     Tdick                 0.063   btn_debounce/state_reg_FSM_FFd1_1
                                                       btn_debounce/state_reg_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.835ns (1.490ns logic, 3.345ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_debounce/q_reg_2 (FF)
  Destination:          btn_debounce/state_reg_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.559ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.236 - 0.264)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_debounce/q_reg_2 to btn_debounce/state_reg_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y49.CQ      Tcko                  0.447   btn_debounce/q_reg<3>
                                                       btn_debounce/q_reg_2
    SLICE_X16Y49.C2      net (fanout=3)        0.609   btn_debounce/q_reg<2>
    SLICE_X16Y49.COUT    Topcyc                0.295   btn_debounce/Msub_GND_59_o_GND_59_o_sub_5_OUT<20:0>_cy<3>
                                                       btn_debounce/Msub_GND_59_o_GND_59_o_sub_5_OUT<20:0>_lut<2>_INV_0
                                                       btn_debounce/Msub_GND_59_o_GND_59_o_sub_5_OUT<20:0>_cy<3>
    SLICE_X16Y50.CIN     net (fanout=1)        0.003   btn_debounce/Msub_GND_59_o_GND_59_o_sub_5_OUT<20:0>_cy<3>
    SLICE_X16Y50.COUT    Tbyp                  0.076   btn_debounce/Msub_GND_59_o_GND_59_o_sub_5_OUT<20:0>_cy<7>
                                                       btn_debounce/Msub_GND_59_o_GND_59_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X16Y51.CIN     net (fanout=1)        0.003   btn_debounce/Msub_GND_59_o_GND_59_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X16Y51.COUT    Tbyp                  0.076   btn_debounce/Msub_GND_59_o_GND_59_o_sub_5_OUT<20:0>_cy<11>
                                                       btn_debounce/Msub_GND_59_o_GND_59_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X16Y52.CIN     net (fanout=1)        0.003   btn_debounce/Msub_GND_59_o_GND_59_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X16Y52.COUT    Tbyp                  0.076   btn_debounce/Msub_GND_59_o_GND_59_o_sub_5_OUT<20:0>_cy<15>
                                                       btn_debounce/Msub_GND_59_o_GND_59_o_sub_5_OUT<20:0>_cy<15>
    SLICE_X16Y53.CIN     net (fanout=1)        0.003   btn_debounce/Msub_GND_59_o_GND_59_o_sub_5_OUT<20:0>_cy<15>
    SLICE_X16Y53.AMUX    Tcina                 0.177   btn_debounce/Msub_GND_59_o_GND_59_o_sub_5_OUT<20:0>_cy<19>
                                                       btn_debounce/Msub_GND_59_o_GND_59_o_sub_5_OUT<20:0>_cy<19>
    SLICE_X16Y48.B1      net (fanout=2)        0.880   btn_debounce/GND_59_o_GND_59_o_sub_5_OUT<16>
    SLICE_X16Y48.B       Tilo                  0.205   uart_print/state_reg<2>
                                                       btn_debounce/q_next[20]_GND_59_o_equal_6_o<20>35_SW0
    SLICE_X17Y54.C1      net (fanout=6)        1.010   N12
    SLICE_X17Y54.C       Tilo                  0.259   btn_debounce/state_reg_FSM_FFd1_1
                                                       btn_debounce/state_reg_FSM_FFd1-In1
    SLICE_X17Y54.AX      net (fanout=1)        0.374   btn_debounce/state_reg_FSM_FFd1-In
    SLICE_X17Y54.CLK     Tdick                 0.063   btn_debounce/state_reg_FSM_FFd1_1
                                                       btn_debounce/state_reg_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.559ns (1.674ns logic, 2.885ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_debounce/q_reg_2 (FF)
  Destination:          btn_debounce/state_reg_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.556ns (Levels of Logic = 6)
  Clock Path Skew:      -0.028ns (0.236 - 0.264)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_debounce/q_reg_2 to btn_debounce/state_reg_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y49.CQ      Tcko                  0.447   btn_debounce/q_reg<3>
                                                       btn_debounce/q_reg_2
    SLICE_X16Y49.C2      net (fanout=3)        0.609   btn_debounce/q_reg<2>
    SLICE_X16Y49.COUT    Topcyc                0.295   btn_debounce/Msub_GND_59_o_GND_59_o_sub_5_OUT<20:0>_cy<3>
                                                       btn_debounce/Msub_GND_59_o_GND_59_o_sub_5_OUT<20:0>_lut<2>_INV_0
                                                       btn_debounce/Msub_GND_59_o_GND_59_o_sub_5_OUT<20:0>_cy<3>
    SLICE_X16Y50.CIN     net (fanout=1)        0.003   btn_debounce/Msub_GND_59_o_GND_59_o_sub_5_OUT<20:0>_cy<3>
    SLICE_X16Y50.COUT    Tbyp                  0.076   btn_debounce/Msub_GND_59_o_GND_59_o_sub_5_OUT<20:0>_cy<7>
                                                       btn_debounce/Msub_GND_59_o_GND_59_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X16Y51.CIN     net (fanout=1)        0.003   btn_debounce/Msub_GND_59_o_GND_59_o_sub_5_OUT<20:0>_cy<7>
    SLICE_X16Y51.COUT    Tbyp                  0.076   btn_debounce/Msub_GND_59_o_GND_59_o_sub_5_OUT<20:0>_cy<11>
                                                       btn_debounce/Msub_GND_59_o_GND_59_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X16Y52.CIN     net (fanout=1)        0.003   btn_debounce/Msub_GND_59_o_GND_59_o_sub_5_OUT<20:0>_cy<11>
    SLICE_X16Y52.CMUX    Tcinc                 0.272   btn_debounce/Msub_GND_59_o_GND_59_o_sub_5_OUT<20:0>_cy<15>
                                                       btn_debounce/Msub_GND_59_o_GND_59_o_sub_5_OUT<20:0>_cy<15>
    SLICE_X16Y48.B2      net (fanout=2)        0.861   btn_debounce/GND_59_o_GND_59_o_sub_5_OUT<14>
    SLICE_X16Y48.B       Tilo                  0.205   uart_print/state_reg<2>
                                                       btn_debounce/q_next[20]_GND_59_o_equal_6_o<20>35_SW0
    SLICE_X17Y54.C1      net (fanout=6)        1.010   N12
    SLICE_X17Y54.C       Tilo                  0.259   btn_debounce/state_reg_FSM_FFd1_1
                                                       btn_debounce/state_reg_FSM_FFd1-In1
    SLICE_X17Y54.AX      net (fanout=1)        0.374   btn_debounce/state_reg_FSM_FFd1-In
    SLICE_X17Y54.CLK     Tdick                 0.063   btn_debounce/state_reg_FSM_FFd1_1
                                                       btn_debounce/state_reg_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.556ns (1.693ns logic, 2.863ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point uart_print/Imp_UART_tx_chr/bitIndex_28 (SLICE_X30Y42.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_print/Imp_UART_tx_chr/txState_FSM_FFd1 (FF)
  Destination:          uart_print/Imp_UART_tx_chr/bitIndex_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.366 - 0.357)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_print/Imp_UART_tx_chr/txState_FSM_FFd1 to uart_print/Imp_UART_tx_chr/bitIndex_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.BMUX    Tshcko                0.461   uart_print/Imp_UART_tx_chr/bitDone<13>
                                                       uart_print/Imp_UART_tx_chr/txState_FSM_FFd1
    SLICE_X20Y29.A6      net (fanout=10)       1.693   uart_print/Imp_UART_tx_chr/txState_FSM_FFd1
    SLICE_X20Y29.A       Tilo                  0.205   uart_print/Imp_UART_tx_chr/txBit
                                                       uart_print/Imp_UART_tx_chr/txState<1>_inv1_INV_0
    SLICE_X30Y42.CE      net (fanout=9)        1.940   uart_print/Imp_UART_tx_chr/txState<1>_inv
    SLICE_X30Y42.CLK     Tceck                 0.331   uart_print/Imp_UART_tx_chr/bitIndex<30>
                                                       uart_print/Imp_UART_tx_chr/bitIndex_28
    -------------------------------------------------  ---------------------------
    Total                                      4.630ns (0.997ns logic, 3.633ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point uart_print/Imp_UART_tx_chr/bitIndex_30 (SLICE_X30Y42.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_print/Imp_UART_tx_chr/txState_FSM_FFd1 (FF)
  Destination:          uart_print/Imp_UART_tx_chr/bitIndex_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.594ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.366 - 0.357)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_print/Imp_UART_tx_chr/txState_FSM_FFd1 to uart_print/Imp_UART_tx_chr/bitIndex_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.BMUX    Tshcko                0.461   uart_print/Imp_UART_tx_chr/bitDone<13>
                                                       uart_print/Imp_UART_tx_chr/txState_FSM_FFd1
    SLICE_X20Y29.A6      net (fanout=10)       1.693   uart_print/Imp_UART_tx_chr/txState_FSM_FFd1
    SLICE_X20Y29.A       Tilo                  0.205   uart_print/Imp_UART_tx_chr/txBit
                                                       uart_print/Imp_UART_tx_chr/txState<1>_inv1_INV_0
    SLICE_X30Y42.CE      net (fanout=9)        1.940   uart_print/Imp_UART_tx_chr/txState<1>_inv
    SLICE_X30Y42.CLK     Tceck                 0.295   uart_print/Imp_UART_tx_chr/bitIndex<30>
                                                       uart_print/Imp_UART_tx_chr/bitIndex_30
    -------------------------------------------------  ---------------------------
    Total                                      4.594ns (0.961ns logic, 3.633ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point btn_debounce/q_reg_8 (SLICE_X15Y51.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               btn_debounce/q_reg_8 (FF)
  Destination:          btn_debounce/q_reg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 10.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: btn_debounce/q_reg_8 to btn_debounce/q_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y51.AQ      Tcko                  0.198   btn_debounce/q_reg<11>
                                                       btn_debounce/q_reg_8
    SLICE_X15Y51.A6      net (fanout=3)        0.023   btn_debounce/q_reg<8>
    SLICE_X15Y51.CLK     Tah         (-Th)    -0.215   btn_debounce/q_reg<11>
                                                       btn_debounce/Mmux_q_next201
                                                       btn_debounce/q_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point uart_print/Imp_UART_tx_chr/txState_FSM_FFd2 (SLICE_X31Y36.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_print/Imp_UART_tx_chr/txState_FSM_FFd2 (FF)
  Destination:          uart_print/Imp_UART_tx_chr/txState_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 10.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_print/Imp_UART_tx_chr/txState_FSM_FFd2 to uart_print/Imp_UART_tx_chr/txState_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y36.AQ      Tcko                  0.198   uart_print/Imp_UART_tx_chr/txState_FSM_FFd2
                                                       uart_print/Imp_UART_tx_chr/txState_FSM_FFd2
    SLICE_X31Y36.A6      net (fanout=9)        0.027   uart_print/Imp_UART_tx_chr/txState_FSM_FFd2
    SLICE_X31Y36.CLK     Tah         (-Th)    -0.215   uart_print/Imp_UART_tx_chr/txState_FSM_FFd2
                                                       uart_print/Imp_UART_tx_chr/txState_FSM_FFd2-In8
                                                       uart_print/Imp_UART_tx_chr/txState_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point btn_debounce/q_reg_7 (SLICE_X17Y50.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               btn_debounce/q_reg_7 (FF)
  Destination:          btn_debounce/q_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 10.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: btn_debounce/q_reg_7 to btn_debounce/q_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y50.DQ      Tcko                  0.198   btn_debounce/q_reg<7>
                                                       btn_debounce/q_reg_7
    SLICE_X17Y50.D6      net (fanout=3)        0.028   btn_debounce/q_reg<7>
    SLICE_X17Y50.CLK     Tah         (-Th)    -0.215   btn_debounce/q_reg<7>
                                                       btn_debounce/Mmux_q_next191
                                                       btn_debounce/q_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.413ns logic, 0.028ns route)
                                                       (93.7% logic, 6.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: mclk_BUFGP/BUFG/I0
  Logical resource: mclk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: mclk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: sseg_out/clk<3>/CLK
  Logical resource: sseg_out/clk_0/CK
  Location pin: SLICE_X32Y6.CLK
  Clock network: mclk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: sseg_out/clk<3>/CLK
  Logical resource: sseg_out/clk_1/CK
  Location pin: SLICE_X32Y6.CLK
  Clock network: mclk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |    4.870|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2950 paths, 0 nets, and 418 connections

Design statistics:
   Minimum period:   4.870ns{1}   (Maximum frequency: 205.339MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Mar 21 18:18:02 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 221 MB



