#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Jun  2 16:52:55 2020
# Process ID: 13888
# Current directory: C:/eFPGA/19_BRAM_Controller
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16272 C:\eFPGA\19_BRAM_Controller\19_BRAM_Controller.xpr
# Log file: C:/eFPGA/19_BRAM_Controller/vivado.log
# Journal file: C:/eFPGA/19_BRAM_Controller\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
create_bd_design "design_1"
Wrote  : <C:\eFPGA\19_BRAM_Controller\19_BRAM_Controller.srcs\sources_1\bd\design_1\design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 990.598 ; gain = 78.512
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] design_1_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] design_1_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {448 -123} [get_bd_intf_ports FIXED_IO]
set_property location {430 -152} [get_bd_intf_ports DDR]
set_property location {430 -129} [get_bd_intf_ports FIXED_IO]
set_property location {1 224 -345} [get_bd_cells axi_bram_ctrl_0]
set_property location {1 210 -488} [get_bd_cells axi_gpio_0]
apply_board_connection -board_interface "pl_led_r" -ip_intf "axi_gpio_0/GPIO" -diagram "design_1" 
INFO: [board_interface 100-100] current_bd_design design_1
INFO: [board_interface 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /axi_gpio_0]
INFO: [board_interface 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE pl_led_r [get_bd_cells -quiet /axi_gpio_0]
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 pl_led_r
INFO: [board_interface 100-100] connect_bd_intf_net /pl_led_r /axi_gpio_0/GPIO
apply_board_connection -board_interface "pl_led_g" -ip_intf "axi_gpio_0/GPIO2" -diagram "design_1" 
INFO: [board_interface 100-100] current_bd_design design_1
INFO: [board_interface 100-100] set_property CONFIG.GPIO2_BOARD_INTERFACE pl_led_g [get_bd_cells -quiet /axi_gpio_0]
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 pl_led_g
INFO: [board_interface 100-100] connect_bd_intf_net /pl_led_g /axi_gpio_0/GPIO2
undo
INFO: [Common 17-17] undo 'apply_board_connection -board_interface "pl_led_g" -ip_intf "axi_gpio_0/GPIO2" -diagram "design_1" '
undo
INFO: [Common 17-17] undo 'apply_board_connection -board_interface "pl_led_r" -ip_intf "axi_gpio_0/GPIO" -diagram "design_1" '
apply_board_connection -board_interface "pl_led_g" -ip_intf "axi_gpio_0/GPIO" -diagram "design_1" 
INFO: [board_interface 100-100] current_bd_design design_1
INFO: [board_interface 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /axi_gpio_0]
INFO: [board_interface 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE pl_led_g [get_bd_cells -quiet /axi_gpio_0]
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 pl_led_g
INFO: [board_interface 100-100] connect_bd_intf_net /pl_led_g /axi_gpio_0/GPIO
apply_board_connection -board_interface "pl_led_r" -ip_intf "axi_gpio_0/GPIO2" -diagram "design_1" 
INFO: [board_interface 100-100] current_bd_design design_1
INFO: [board_interface 100-100] set_property CONFIG.GPIO2_BOARD_INTERFACE pl_led_r [get_bd_cells -quiet /axi_gpio_0]
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 pl_led_r
INFO: [board_interface 100-100] connect_bd_intf_net /pl_led_r /axi_gpio_0/GPIO2
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {1}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment </axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into address space </processing_system7_0/Data> at <0x4000_0000 [ 8K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
Slave segment </axi_gpio_0/S_AXI/Reg> is being mapped into address space </processing_system7_0/Data> at <0x4120_0000 [ 64K ]>
endgroup
make_wrapper -files [get_files C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
Wrote  : <C:\eFPGA\19_BRAM_Controller\19_BRAM_Controller.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller.srcs/sources_1/bd/design_1/synth/design_1.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
make_wrapper: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1314.699 ; gain = 159.613
add_files -norecurse C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
WARNING: [IP_Flow 19-465] param 'READ_LATENCY' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'RD_CMD_OPTIMIZATION' already exists. Ignoring.
startgroup
endgroup
launch_runs impl_1 -to_step write_bitstream -jobs 24
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
Wrote  : <C:\eFPGA\19_BRAM_Controller\19_BRAM_Controller.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller.srcs/sources_1/bd/design_1/synth/design_1.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S00_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M00_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M01_AXI'. A default connection has been created.
Exporting to file c:/eFPGA/19_BRAM_Controller/19_BRAM_Controller.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/eFPGA/19_BRAM_Controller/19_BRAM_Controller.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/eFPGA/19_BRAM_Controller/19_BRAM_Controller.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
Exporting to file C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Tue Jun  2 16:59:22 2020] Launched design_1_axi_bram_ctrl_0_bram_0_synth_1, design_1_axi_smc_0_synth_1, design_1_axi_gpio_0_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_axi_bram_ctrl_0_0_synth_1, design_1_rst_ps7_0_50M_0_synth_1, synth_1...
Run output will be captured here:
design_1_axi_bram_ctrl_0_bram_0_synth_1: C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller.runs/design_1_axi_bram_ctrl_0_bram_0_synth_1/runme.log
design_1_axi_smc_0_synth_1: C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller.runs/design_1_axi_smc_0_synth_1/runme.log
design_1_axi_gpio_0_0_synth_1: C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller.runs/design_1_axi_gpio_0_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_axi_bram_ctrl_0_0_synth_1: C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller.runs/design_1_axi_bram_ctrl_0_0_synth_1/runme.log
design_1_rst_ps7_0_50M_0_synth_1: C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller.runs/design_1_rst_ps7_0_50M_0_synth_1/runme.log
synth_1: C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller.runs/synth_1/runme.log
[Tue Jun  2 16:59:23 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1369.641 ; gain = 33.988
WARNING: [IP_Flow 19-465] param 'READ_LATENCY' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'RD_CMD_OPTIMIZATION' already exists. Ignoring.
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
write_hw_platform -fixed -force  -include_bit -file C:/eFPGA/19_BRAM_Controller/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/eFPGA/19_BRAM_Controller/design_1_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2019.2/data\embeddedsw) loading 0 seconds
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/eFPGA/19_BRAM_Controller/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1473.027 ; gain = 0.000
WARNING: [IP_Flow 19-465] param 'READ_LATENCY' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'RD_CMD_OPTIMIZATION' already exists. Ignoring.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun  2 18:59:10 2020...
