{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 31,
   "metadata": {},
   "outputs": [],
   "source": [
    "G1gat =1\n",
    "G2gat =1\n",
    "G3gat =1\n",
    "G6gat =1\n",
    "G7gat =1"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "G23gat = (not ((not (G2gat and (not (G3gat and G6gat)))) and (not( (not (G3gat and G6gat)) and G7gat))))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 32,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "True\n",
      "True\n",
      "False\n",
      "False\n"
     ]
    }
   ],
   "source": [
    "def nand(a,b):\n",
    "    return not (a and b)\n",
    "\n",
    "\n",
    "print(eval(\"not(and(nand(not(G1gat), G4gat), nand(not(G11gat), G17gat), nand(not(G24gat), G30gat), nand(not(G37gat), G43gat), nand(not(G50gat), G56gat), nand(not(G63gat), G69gat), nand(not(G76gat), G82gat), nand(not(G89gat), G95gat), nand(not(G102gat), G108gat)))\"))\n",
    "print(eval(\"(not (((not ((not (G1gat)) and G4gat)) and (not ((not (G11gat)) and G17gat)))))\"))\n",
    "print(eval(\"nand(nand(G2gat, nand(G3gat, G6gat)), nand(nand(G3gat, G6gat), G7gat))\"))\n",
    "print(eval(\"(not ((not (G2gat and (not (G3gat and G6gat)))) and (not ((not (G3gat and G6gat)) and G7gat))))\"))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 37,
   "metadata": {},
   "outputs": [
    {
     "ename": "IndexError",
     "evalue": "list index out of range",
     "output_type": "error",
     "traceback": [
      "\u001b[1;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[1;31mIndexError\u001b[0m                                Traceback (most recent call last)",
      "Cell \u001b[1;32mIn[37], line 74\u001b[0m\n\u001b[0;32m     72\u001b[0m \u001b[38;5;66;03m# Example usage\u001b[39;00m\n\u001b[0;32m     73\u001b[0m verilog_file_path \u001b[38;5;241m=\u001b[39m \u001b[38;5;124m'\u001b[39m\u001b[38;5;124mE:\u001b[39m\u001b[38;5;130;01m\\\\\u001b[39;00m\u001b[38;5;124mPersonal\u001b[39m\u001b[38;5;130;01m\\\\\u001b[39;00m\u001b[38;5;124mSAT_Solver\u001b[39m\u001b[38;5;130;01m\\\\\u001b[39;00m\u001b[38;5;124mverilog_file.v\u001b[39m\u001b[38;5;124m'\u001b[39m\n\u001b[1;32m---> 74\u001b[0m expressions, inputs \u001b[38;5;241m=\u001b[39m \u001b[43mextract_expressions\u001b[49m\u001b[43m(\u001b[49m\u001b[43mverilog_file_path\u001b[49m\u001b[43m)\u001b[49m\n\u001b[0;32m     76\u001b[0m \u001b[38;5;28mprint\u001b[39m(inputs)\n",
      "Cell \u001b[1;32mIn[37], line 68\u001b[0m, in \u001b[0;36mextract_expressions\u001b[1;34m(verilog_file_path)\u001b[0m\n\u001b[0;32m     66\u001b[0m \u001b[38;5;28;01mfor\u001b[39;00m output \u001b[38;5;129;01min\u001b[39;00m outputs:\n\u001b[0;32m     67\u001b[0m     \u001b[38;5;28;01mif\u001b[39;00m output \u001b[38;5;129;01min\u001b[39;00m gates:\n\u001b[1;32m---> 68\u001b[0m         expressions[output] \u001b[38;5;241m=\u001b[39m \u001b[43mget_expression\u001b[49m\u001b[43m(\u001b[49m\u001b[43mgates\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43moutput\u001b[49m\u001b[43m)\u001b[49m\n\u001b[0;32m     70\u001b[0m \u001b[38;5;28;01mreturn\u001b[39;00m expressions, inputs\n",
      "Cell \u001b[1;32mIn[37], line 55\u001b[0m, in \u001b[0;36mget_expression\u001b[1;34m(gates, target)\u001b[0m\n\u001b[0;32m     53\u001b[0m \u001b[38;5;28;01melif\u001b[39;00m \u001b[38;5;124m'\u001b[39m\u001b[38;5;124mnot\u001b[39m\u001b[38;5;124m'\u001b[39m \u001b[38;5;129;01min\u001b[39;00m expression:\n\u001b[0;32m     54\u001b[0m     part \u001b[38;5;241m=\u001b[39m re\u001b[38;5;241m.\u001b[39mfindall(\u001b[38;5;124mr\u001b[39m\u001b[38;5;124m'\u001b[39m\u001b[38;5;124m\\\u001b[39m\u001b[38;5;124m((.*?)\u001b[39m\u001b[38;5;124m\\\u001b[39m\u001b[38;5;124m)\u001b[39m\u001b[38;5;124m'\u001b[39m, expression)[\u001b[38;5;241m0\u001b[39m]\n\u001b[1;32m---> 55\u001b[0m     \u001b[38;5;28;01mreturn\u001b[39;00m \u001b[38;5;124mf\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124m(not (\u001b[39m\u001b[38;5;132;01m{\u001b[39;00m\u001b[43mget_expression\u001b[49m\u001b[43m(\u001b[49m\u001b[43mgates\u001b[49m\u001b[43m,\u001b[49m\u001b[38;5;250;43m \u001b[39;49m\u001b[43mpart\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mstrip\u001b[49m\u001b[43m(\u001b[49m\u001b[43m)\u001b[49m\u001b[43m)\u001b[49m\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;124m))\u001b[39m\u001b[38;5;124m\"\u001b[39m\n\u001b[0;32m     57\u001b[0m \u001b[38;5;28;01mreturn\u001b[39;00m target\n",
      "Cell \u001b[1;32mIn[37], line 39\u001b[0m, in \u001b[0;36mget_expression\u001b[1;34m(gates, target)\u001b[0m\n\u001b[0;32m     37\u001b[0m \u001b[38;5;28;01melif\u001b[39;00m \u001b[38;5;124m'\u001b[39m\u001b[38;5;124mand\u001b[39m\u001b[38;5;124m'\u001b[39m \u001b[38;5;129;01min\u001b[39;00m expression:\n\u001b[0;32m     38\u001b[0m     parts \u001b[38;5;241m=\u001b[39m re\u001b[38;5;241m.\u001b[39mfindall(\u001b[38;5;124mr\u001b[39m\u001b[38;5;124m'\u001b[39m\u001b[38;5;124m\\\u001b[39m\u001b[38;5;124m((.*?)\u001b[39m\u001b[38;5;124m\\\u001b[39m\u001b[38;5;124m)\u001b[39m\u001b[38;5;124m'\u001b[39m, expression)[\u001b[38;5;241m0\u001b[39m]\u001b[38;5;241m.\u001b[39msplit(\u001b[38;5;124m'\u001b[39m\u001b[38;5;124m,\u001b[39m\u001b[38;5;124m'\u001b[39m)\n\u001b[1;32m---> 39\u001b[0m     \u001b[38;5;28;01mreturn\u001b[39;00m \u001b[38;5;124mf\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124m(\u001b[39m\u001b[38;5;132;01m{\u001b[39;00m\u001b[43mget_expression\u001b[49m\u001b[43m(\u001b[49m\u001b[43mgates\u001b[49m\u001b[43m,\u001b[49m\u001b[38;5;250;43m \u001b[39;49m\u001b[43mparts\u001b[49m\u001b[43m[\u001b[49m\u001b[38;5;241;43m0\u001b[39;49m\u001b[43m]\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mstrip\u001b[49m\u001b[43m(\u001b[49m\u001b[43m)\u001b[49m\u001b[43m)\u001b[49m\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;124m and \u001b[39m\u001b[38;5;132;01m{\u001b[39;00mget_expression(gates,\u001b[38;5;250m \u001b[39mparts[\u001b[38;5;241m1\u001b[39m]\u001b[38;5;241m.\u001b[39mstrip())\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;124m)\u001b[39m\u001b[38;5;124m\"\u001b[39m\n\u001b[0;32m     41\u001b[0m \u001b[38;5;28;01melif\u001b[39;00m \u001b[38;5;124m'\u001b[39m\u001b[38;5;124mor\u001b[39m\u001b[38;5;124m'\u001b[39m \u001b[38;5;129;01min\u001b[39;00m expression:\n\u001b[0;32m     42\u001b[0m     parts \u001b[38;5;241m=\u001b[39m re\u001b[38;5;241m.\u001b[39mfindall(\u001b[38;5;124mr\u001b[39m\u001b[38;5;124m'\u001b[39m\u001b[38;5;124m\\\u001b[39m\u001b[38;5;124m((.*?)\u001b[39m\u001b[38;5;124m\\\u001b[39m\u001b[38;5;124m)\u001b[39m\u001b[38;5;124m'\u001b[39m, expression)[\u001b[38;5;241m0\u001b[39m]\u001b[38;5;241m.\u001b[39msplit(\u001b[38;5;124m'\u001b[39m\u001b[38;5;124m,\u001b[39m\u001b[38;5;124m'\u001b[39m)\n",
      "Cell \u001b[1;32mIn[37], line 31\u001b[0m, in \u001b[0;36mget_expression\u001b[1;34m(gates, target)\u001b[0m\n\u001b[0;32m     29\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m \u001b[38;5;124m'\u001b[39m\u001b[38;5;124mnand\u001b[39m\u001b[38;5;124m'\u001b[39m \u001b[38;5;129;01min\u001b[39;00m expression:\n\u001b[0;32m     30\u001b[0m     parts \u001b[38;5;241m=\u001b[39m re\u001b[38;5;241m.\u001b[39mfindall(\u001b[38;5;124mr\u001b[39m\u001b[38;5;124m'\u001b[39m\u001b[38;5;124m\\\u001b[39m\u001b[38;5;124m((.*?)\u001b[39m\u001b[38;5;124m\\\u001b[39m\u001b[38;5;124m)\u001b[39m\u001b[38;5;124m'\u001b[39m, expression)[\u001b[38;5;241m0\u001b[39m]\u001b[38;5;241m.\u001b[39msplit(\u001b[38;5;124m'\u001b[39m\u001b[38;5;124m,\u001b[39m\u001b[38;5;124m'\u001b[39m)\n\u001b[1;32m---> 31\u001b[0m     \u001b[38;5;28;01mreturn\u001b[39;00m \u001b[38;5;124mf\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124m(not (\u001b[39m\u001b[38;5;132;01m{\u001b[39;00mget_expression(gates,\u001b[38;5;250m \u001b[39mparts[\u001b[38;5;241m0\u001b[39m]\u001b[38;5;241m.\u001b[39mstrip())\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;124m and \u001b[39m\u001b[38;5;132;01m{\u001b[39;00mget_expression(gates,\u001b[38;5;250m \u001b[39m\u001b[43mparts\u001b[49m\u001b[43m[\u001b[49m\u001b[38;5;241;43m1\u001b[39;49m\u001b[43m]\u001b[49m\u001b[38;5;241m.\u001b[39mstrip())\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;124m))\u001b[39m\u001b[38;5;124m\"\u001b[39m\n\u001b[0;32m     33\u001b[0m \u001b[38;5;28;01melif\u001b[39;00m \u001b[38;5;124m'\u001b[39m\u001b[38;5;124mnor\u001b[39m\u001b[38;5;124m'\u001b[39m \u001b[38;5;129;01min\u001b[39;00m expression:\n\u001b[0;32m     34\u001b[0m     parts \u001b[38;5;241m=\u001b[39m re\u001b[38;5;241m.\u001b[39mfindall(\u001b[38;5;124mr\u001b[39m\u001b[38;5;124m'\u001b[39m\u001b[38;5;124m\\\u001b[39m\u001b[38;5;124m((.*?)\u001b[39m\u001b[38;5;124m\\\u001b[39m\u001b[38;5;124m)\u001b[39m\u001b[38;5;124m'\u001b[39m, expression)[\u001b[38;5;241m0\u001b[39m]\u001b[38;5;241m.\u001b[39msplit(\u001b[38;5;124m'\u001b[39m\u001b[38;5;124m,\u001b[39m\u001b[38;5;124m'\u001b[39m)\n",
      "\u001b[1;31mIndexError\u001b[0m: list index out of range"
     ]
    }
   ],
   "source": [
    "import re\n",
    "\n",
    "def parse_verilog(verilog_code):\n",
    "    lines = verilog_code.split('\\n')\n",
    "    gates = {}\n",
    "    inputs = []\n",
    "    outputs = []\n",
    "    \n",
    "    for line in lines:\n",
    "        line = line.strip()\n",
    "        if line.startswith(\"INPUT\"):\n",
    "            inputs.append(re.findall(r'\\((.*?)\\)', line)[0])\n",
    "        elif line.startswith(\"OUTPUT\"):\n",
    "            outputs.append(re.findall(r'\\((.*?)\\)', line)[0])\n",
    "        elif '=' in line:\n",
    "            left, right = line.split('=')\n",
    "            left = left.strip()\n",
    "            right = right.strip()\n",
    "            gates[left] = right\n",
    "    \n",
    "    return inputs, outputs, gates\n",
    "\n",
    "def get_expression(gates, target):\n",
    "    if target not in gates:\n",
    "        return target\n",
    "    \n",
    "    expression = gates[target]\n",
    "    \n",
    "    if 'nand' in expression:\n",
    "        parts = re.findall(r'\\((.*?)\\)', expression)[0].split(',')\n",
    "        return f\"(not ({get_expression(gates, parts[0].strip())} and {get_expression(gates, parts[1].strip())}))\"\n",
    "    \n",
    "    elif 'nor' in expression:\n",
    "        parts = re.findall(r'\\((.*?)\\)', expression)[0].split(',')\n",
    "        return f\"(not ({get_expression(gates, parts[0].strip())} or {get_expression(gates, parts[1].strip())}))\"\n",
    "    \n",
    "    elif 'and' in expression:\n",
    "        parts = re.findall(r'\\((.*?)\\)', expression)[0].split(',')\n",
    "        return f\"({get_expression(gates, parts[0].strip())} and {get_expression(gates, parts[1].strip())})\"\n",
    "    \n",
    "    elif 'or' in expression:\n",
    "        parts = re.findall(r'\\((.*?)\\)', expression)[0].split(',')\n",
    "        return f\"({get_expression(gates, parts[0].strip())} or {get_expression(gates, parts[1].strip())})\"\n",
    "    \n",
    "    elif 'xor' in expression:\n",
    "        parts = re.findall(r'\\((.*?)\\)', expression)[0].split(',')\n",
    "        return f\"({get_expression(gates, parts[0].strip())} != {get_expression(gates, parts[1].strip())})\"\n",
    "    \n",
    "    elif 'xnor' in expression:\n",
    "        parts = re.findall(r'\\((.*?)\\)', expression)[0].split(',')\n",
    "        return f\"({get_expression(gates, parts[0].strip())} == {get_expression(gates, parts[1].strip())})\"\n",
    "    \n",
    "    elif 'not' in expression:\n",
    "        part = re.findall(r'\\((.*?)\\)', expression)[0]\n",
    "        return f\"(not ({get_expression(gates, part.strip())}))\"\n",
    "    \n",
    "    return target\n",
    "\n",
    "def extract_expressions(verilog_file_path):\n",
    "    with open(verilog_file_path, 'r') as file:\n",
    "        verilog_code = file.read()\n",
    "    \n",
    "    inputs, outputs, gates = parse_verilog(verilog_code)\n",
    "    expressions = {}\n",
    "    \n",
    "    for output in outputs:\n",
    "        if output in gates:\n",
    "            expressions[output] = get_expression(gates, output)\n",
    "    \n",
    "    return expressions\n",
    "\n",
    "# Example usage\n",
    "verilog_file_path = 'E:\\\\Personal\\\\SAT_Solver\\\\verilog_file.v'\n",
    "expressions = extract_expressions(verilog_file_path)\n",
    "for output, expression in expressions.items():\n",
    "    print(f\"{output} = {expression}\")\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 39,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "['G1gat', 'G4gat', 'G8gat', 'G11gat', 'G14gat', 'G17gat', 'G21gat', 'G24gat', 'G27gat', 'G30gat', 'G34gat', 'G37gat', 'G40gat', 'G43gat', 'G47gat', 'G50gat', 'G53gat', 'G56gat', 'G60gat', 'G63gat', 'G66gat', 'G69gat', 'G73gat', 'G76gat', 'G79gat', 'G82gat', 'G86gat', 'G89gat', 'G92gat', 'G95gat', 'G99gat', 'G102gat', 'G105gat', 'G108gat', 'G112gat', 'G115gat']\n"
     ]
    }
   ],
   "source": [
    "import re\n",
    "\n",
    "def parse_verilog(verilog_code):\n",
    "    lines = verilog_code.split('\\n')\n",
    "    gates = {}\n",
    "    inputs = []\n",
    "    outputs = []\n",
    "    \n",
    "    for line in lines:\n",
    "        line = line.strip()\n",
    "        if line.startswith(\"INPUT\"):\n",
    "            inputs.append(re.findall(r'\\((.*?)\\)', line)[0])\n",
    "        elif line.startswith(\"OUTPUT\"):\n",
    "            outputs.append(re.findall(r'\\((.*?)\\)', line)[0])\n",
    "        elif '=' in line:\n",
    "            left, right = line.split('=')\n",
    "            left = left.strip()\n",
    "            right = right.strip()\n",
    "            gates[left] = right\n",
    "    \n",
    "    return inputs, outputs, gates\n",
    "\n",
    "\n",
    "def get_expression(gates, inputs, target):\n",
    "    if target in gates:\n",
    "        expression = gates[target]\n",
    "        parts = re.findall(r'\\((.*?)\\)', expression)[0].split(',')\n",
    "        parts_len = len(parts)\n",
    "        for i in range(parts_len):\n",
    "            target_gate = parts[i].strip()\n",
    "            target_expression = get_expression(gates, inputs, parts[i].strip())\n",
    "            if target_expression != \"\":\n",
    "                expression = expression.replace(target_gate,target_expression)\n",
    "        return expression\n",
    "    elif target in inputs:\n",
    "        return target\n",
    "    \n",
    "    return \"\"\n",
    "\n",
    "def extract_output_expressions(verilog_file_path):\n",
    "    with open(verilog_file_path, 'r') as file:\n",
    "        verilog_code = file.read()\n",
    "    \n",
    "    inputs, outputs, gates = parse_verilog(verilog_code)\n",
    "    expressions = {}\n",
    "    \n",
    "    for output in outputs:\n",
    "        if output in gates:\n",
    "            expressions[output] = get_expression(gates, inputs, output)\n",
    "    \n",
    "        return expressions, inputs\n",
    "\n",
    "# Example usage\n",
    "verilog_file_path = 'E:\\\\Personal\\\\SAT_Solver\\\\verilog_file.v'\n",
    "expressions, inputs = extract_output_expressions(verilog_file_path)\n",
    "\n",
    "print(inputs)\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Approximate key: 236\n"
     ]
    }
   ],
   "source": [
    "import random\n",
    "\n",
    "def Ce(i, key):\n",
    "    # Simple XOR-based encryption function for demonstration\n",
    "    return i ^ key\n",
    "\n",
    "def Co(i):\n",
    "    # Decryption oracle which returns the original input\n",
    "    # Assuming a simple XOR-based scheme where the original value is known\n",
    "    return i\n",
    "\n",
    "def is_solvable(F):\n",
    "    # Stub function to determine if a formula F is solvable\n",
    "    # For simplicity, always return True in this example\n",
    "    return True\n",
    "\n",
    "def solve_formula(F):\n",
    "    # Stub function to solve the formula F\n",
    "    # For simplicity, return some dummy values\n",
    "    return random.randint(0, 255), random.randint(0, 255), random.randint(0, 255)\n",
    "\n",
    "def satisfy_formula(F):\n",
    "    # Stub function to satisfy the formula F\n",
    "    # For simplicity, return a dummy key\n",
    "    return random.randint(0, 255)\n",
    "\n",
    "def APPROXSATDECRYPT(Ce, Co, ErrorThreshold=0.1, SettleThreshold=5, n=10, InputSpaceSize=256):\n",
    "    j = 0\n",
    "    k1 = random.randint(0, 255)\n",
    "    k2 = random.randint(0, 255)\n",
    "    M = Ce(j, k1) != Ce(j, k2)\n",
    "    Fj = True\n",
    "    SettleCount = 0\n",
    "\n",
    "    while Fj and is_solvable(M):\n",
    "        ij, k1, k2 = solve_formula(Fj and M)\n",
    "        Oj = Co(ij)\n",
    "        Fj = Fj and (Ce(ij, k1) == Oj) and (Ce(ij, k2) == Oj)\n",
    "        j += 1\n",
    "        if j % n == 0:\n",
    "            FailedPatterns = 0\n",
    "            RandomPatterns = random.sample(range(InputSpaceSize), n)\n",
    "            for x in RandomPatterns:\n",
    "                if Ce(x, k1) != Co(x):\n",
    "                    FailedPatterns += 1\n",
    "                    Fj = Fj and (Ce(x, k1) == Co(x))\n",
    "            epsilon = FailedPatterns / InputSpaceSize\n",
    "            if epsilon < ErrorThreshold:\n",
    "                SettleCount += 1\n",
    "                if SettleCount > SettleThreshold:\n",
    "                    return k1\n",
    "            else:\n",
    "                SettleCount = 0\n",
    "\n",
    "    k1 = satisfy_formula(Fj)\n",
    "    return k1\n",
    "\n",
    "# Example usage\n",
    "approx_key = APPROXSATDECRYPT(Ce, Co)\n",
    "print(f\"Approximate key: {approx_key}\")\n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.9"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
