TimeQuest Timing Analyzer report for ULA
Thu Oct 27 18:40:49 2016
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Propagation Delay
 12. Minimum Propagation Delay
 13. Clock Transfers
 14. Report TCCS
 15. Report RSKM
 16. Unconstrained Paths
 17. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; ULA                                                ;
; Device Family      ; MAX V                                              ;
; Device Name        ; 5M40ZE64C4                                         ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Slow Model                                         ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


----------
; Clocks ;
----------
No clocks to report.


----------------
; Fmax Summary ;
----------------
No paths to report.


-----------------
; Setup Summary ;
-----------------
No paths to report.


----------------
; Hold Summary ;
----------------
No paths to report.


--------------------
; Recovery Summary ;
--------------------
No paths to report.


-------------------
; Removal Summary ;
-------------------
No paths to report.


-------------------------------
; Minimum Pulse Width Summary ;
-------------------------------
No paths to report.


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; A[0]       ; display_dp  ; 17.556 ;    ;    ; 17.556 ;
; A[0]       ; overflow    ; 17.510 ;    ;    ; 17.510 ;
; A[0]       ; status      ; 17.379 ;    ;    ; 17.379 ;
; A[1]       ; display_dp  ; 18.026 ;    ;    ; 18.026 ;
; A[1]       ; overflow    ; 17.980 ;    ;    ; 17.980 ;
; A[1]       ; status      ; 17.836 ;    ;    ; 17.836 ;
; A[2]       ; display_dp  ; 16.180 ;    ;    ; 16.180 ;
; A[2]       ; overflow    ; 16.131 ;    ;    ; 16.131 ;
; A[2]       ; status      ; 15.681 ;    ;    ; 15.681 ;
; A[3]       ; display_dp  ; 13.876 ;    ;    ; 13.876 ;
; A[3]       ; overflow    ; 13.168 ;    ;    ; 13.168 ;
; A[3]       ; status      ; 15.876 ;    ;    ; 15.876 ;
; B[0]       ; display_dp  ; 16.969 ;    ;    ; 16.969 ;
; B[0]       ; overflow    ; 16.923 ;    ;    ; 16.923 ;
; B[0]       ; status      ; 16.777 ;    ;    ; 16.777 ;
; B[1]       ; display_dp  ; 17.790 ;    ;    ; 17.790 ;
; B[1]       ; overflow    ; 17.744 ;    ;    ; 17.744 ;
; B[1]       ; status      ; 17.611 ;    ;    ; 17.611 ;
; B[2]       ; display_dp  ; 17.195 ;    ;    ; 17.195 ;
; B[2]       ; overflow    ; 16.936 ;    ;    ; 16.936 ;
; B[2]       ; status      ; 15.437 ;    ;    ; 15.437 ;
; B[3]       ; display_dp  ; 16.306 ;    ;    ; 16.306 ;
; B[3]       ; overflow    ; 14.671 ;    ;    ; 14.671 ;
; B[3]       ; status      ; 16.836 ;    ;    ; 16.836 ;
; S[0]       ; display_dp  ; 13.967 ;    ;    ; 13.967 ;
; S[0]       ; status      ; 12.669 ;    ;    ; 12.669 ;
; S[1]       ; display_dp  ; 15.610 ;    ;    ; 15.610 ;
; S[1]       ; status      ; 15.480 ;    ;    ; 15.480 ;
; S[2]       ; display_dp  ; 15.372 ;    ;    ; 15.372 ;
; S[2]       ; status      ; 14.811 ;    ;    ; 14.811 ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; A[0]       ; display_dp  ; 16.178 ;    ;    ; 16.178 ;
; A[0]       ; overflow    ; 16.983 ;    ;    ; 16.983 ;
; A[0]       ; status      ; 16.957 ;    ;    ; 16.957 ;
; A[1]       ; display_dp  ; 17.483 ;    ;    ; 17.483 ;
; A[1]       ; overflow    ; 17.434 ;    ;    ; 17.434 ;
; A[1]       ; status      ; 17.432 ;    ;    ; 17.432 ;
; A[2]       ; display_dp  ; 16.078 ;    ;    ; 16.078 ;
; A[2]       ; overflow    ; 16.032 ;    ;    ; 16.032 ;
; A[2]       ; status      ; 15.285 ;    ;    ; 15.285 ;
; A[3]       ; display_dp  ; 13.209 ;    ;    ; 13.209 ;
; A[3]       ; overflow    ; 13.168 ;    ;    ; 13.168 ;
; A[3]       ; status      ; 12.428 ;    ;    ; 12.428 ;
; B[0]       ; display_dp  ; 13.032 ;    ;    ; 13.032 ;
; B[0]       ; overflow    ; 13.084 ;    ;    ; 13.084 ;
; B[0]       ; status      ; 16.377 ;    ;    ; 16.377 ;
; B[1]       ; display_dp  ; 16.142 ;    ;    ; 16.142 ;
; B[1]       ; overflow    ; 13.902 ;    ;    ; 13.902 ;
; B[1]       ; status      ; 17.195 ;    ;    ; 17.195 ;
; B[2]       ; display_dp  ; 15.891 ;    ;    ; 15.891 ;
; B[2]       ; overflow    ; 13.651 ;    ;    ; 13.651 ;
; B[2]       ; status      ; 15.032 ;    ;    ; 15.032 ;
; B[3]       ; display_dp  ; 15.002 ;    ;    ; 15.002 ;
; B[3]       ; overflow    ; 12.749 ;    ;    ; 12.749 ;
; B[3]       ; status      ; 13.145 ;    ;    ; 13.145 ;
; S[0]       ; display_dp  ; 13.430 ;    ;    ; 13.430 ;
; S[0]       ; status      ; 12.669 ;    ;    ; 12.669 ;
; S[1]       ; display_dp  ; 13.146 ;    ;    ; 13.146 ;
; S[1]       ; status      ; 14.304 ;    ;    ; 14.304 ;
; S[2]       ; display_dp  ; 12.520 ;    ;    ; 12.520 ;
; S[2]       ; status      ; 13.635 ;    ;    ; 13.635 ;
+------------+-------------+--------+----+----+--------+


-------------------
; Clock Transfers ;
-------------------
Nothing to report.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 30    ; 30   ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 30    ; 30   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Oct 27 18:40:48 2016
Info: Command: quartus_sta ULA -c ULA
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ULA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Warning (332068): No clocks defined in design.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info (332159): No clocks to report
Info (332140): No fmax paths to report
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332140): No Minimum Pulse Width paths to report
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 550 megabytes
    Info: Processing ended: Thu Oct 27 18:40:49 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


