   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 2
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.file	"stm32f4xx_cryp_aes.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.CRYP_AES_ECB,"ax",%progbits
  20              		.align	2
  21              		.global	CRYP_AES_ECB
  22              		.thumb
  23              		.thumb_func
  25              	CRYP_AES_ECB:
  26              	.LFB110:
  27              		.file 1 "libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c"
   1:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** /**
   2:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   ******************************************************************************
   3:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @file    stm32f4xx_cryp_aes.c
   4:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @author  MCD Application Team
   5:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @version V1.3.0
   6:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @date    08-November-2013
   7:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @brief   This file provides high level functions to encrypt and decrypt an 
   8:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          input message using AES in ECB/CBC/CTR/GCM/CCM modes.
   9:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          It uses the stm32f4xx_cryp.c/.h drivers to access the STM32F4xx CRYP
  10:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          peripheral.
  11:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          AES-ECB/CBC/CTR/GCM/CCM modes are available on STM32F437x Devices.
  12:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          For STM32F41xx Devices, only AES-ECB/CBC/CTR modes are available.
  13:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *
  14:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** @verbatim
  15:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****  ===================================================================
  16:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****                   ##### How to use this driver #####
  17:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****  ===================================================================
  18:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****  [..]
  19:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****    (#) Enable The CRYP controller clock using 
  20:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       RCC_AHB2PeriphClockCmd(RCC_AHB2Periph_CRYP, ENABLE); function.
  21:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   
  22:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****    (#) Encrypt and decrypt using AES in ECB Mode using CRYP_AES_ECB() function.
  23:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   
  24:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****    (#) Encrypt and decrypt using AES in CBC Mode using CRYP_AES_CBC() function.
  25:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   
  26:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****    (#) Encrypt and decrypt using AES in CTR Mode using CRYP_AES_CTR() function.
  27:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
  28:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****    (#) Encrypt and decrypt using AES in GCM Mode using CRYP_AES_GCM() function.
  29:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****    
  30:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****    (#) Encrypt and decrypt using AES in CCM Mode using CRYP_AES_CCM() function.
  31:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****      
  32:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** @endverbatim
  33:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *
  34:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   ******************************************************************************
  35:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @attention
  36:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *
  37:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * <h2><center>&copy; COPYRIGHT 2013 STMicroelectronics</center></h2>
  38:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *
  39:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  40:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * You may not use this file except in compliance with the License.
  41:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * You may obtain a copy of the License at:
  42:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *
  43:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  44:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *
  45:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * Unless required by applicable law or agreed to in writing, software 
  46:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  47:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  48:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * See the License for the specific language governing permissions and
  49:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * limitations under the License.
  50:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *
  51:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   ******************************************************************************  
  52:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   */
  53:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
  54:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** /* Includes ------------------------------------------------------------------*/
  55:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** #include "stm32f4xx_cryp.h"
  56:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
  57:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  58:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @{
  59:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   */
  60:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
  61:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** /** @defgroup CRYP 
  62:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @brief CRYP driver modules
  63:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @{
  64:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   */
  65:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
  66:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** /* Private typedef -----------------------------------------------------------*/
  67:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** /* Private define ------------------------------------------------------------*/
  68:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** #define AESBUSY_TIMEOUT    ((uint32_t) 0x00010000)
  69:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
  70:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** /* Private macro -------------------------------------------------------------*/
  71:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** /* Private variables ---------------------------------------------------------*/
  72:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** /* Private function prototypes -----------------------------------------------*/
  73:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** /* Private functions ---------------------------------------------------------*/
  74:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
  75:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** /** @defgroup CRYP_Private_Functions
  76:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @{
  77:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   */ 
  78:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
  79:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** /** @defgroup CRYP_Group6 High Level AES functions
  80:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****  *  @brief   High Level AES functions 
  81:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****  *
  82:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** @verbatim   
  83:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****  ===============================================================================
  84:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****                        ##### High Level AES functions #####
  85:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****  ===============================================================================
  86:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
  87:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** @endverbatim
  88:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @{
  89:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   */
  90:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
  91:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** /**
  92:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @brief  Encrypt and decrypt using AES in ECB Mode
  93:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Mode: encryption or decryption Mode.
  94:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          This parameter can be one of the following values:
  95:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_ENCRYPT: Encryption
  96:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_DECRYPT: Decryption
  97:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Key: Key used for AES algorithm.
  98:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Keysize: length of the Key, must be a 128, 192 or 256.
  99:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Input: pointer to the Input buffer.
 100:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Ilength: length of the Input buffer, must be a multiple of 16.
 101:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Output: pointer to the returned buffer.
 102:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @retval An ErrorStatus enumeration value:
 103:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          - SUCCESS: Operation done
 104:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          - ERROR: Operation failed
 105:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   */
 106:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** ErrorStatus CRYP_AES_ECB(uint8_t Mode, uint8_t* Key, uint16_t Keysize,
 107:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****                          uint8_t* Input, uint32_t Ilength, uint8_t* Output)
 108:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** {
  28              		.loc 1 108 0
  29              		.cfi_startproc
  30              		@ args = 8, pretend = 0, frame = 56
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              	.LVL0:
  33 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 28
  36              		.cfi_offset 4, -28
  37              		.cfi_offset 5, -24
  38              		.cfi_offset 6, -20
  39              		.cfi_offset 7, -16
  40              		.cfi_offset 8, -12
  41              		.cfi_offset 9, -8
  42              		.cfi_offset 14, -4
  43 0004 8FB0     		sub	sp, sp, #60
  44              	.LCFI1:
  45              		.cfi_def_cfa_offset 88
  46              		.loc 1 108 0
  47 0006 1646     		mov	r6, r2
  48 0008 0746     		mov	r7, r0
 109:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
 110:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
 111:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   __IO uint32_t counter = 0;
  49              		.loc 1 111 0
  50 000a 4FF00009 		mov	r9, #0
 112:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t busystatus = 0;
 113:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   ErrorStatus status = SUCCESS;
 114:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 115:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t inputaddr  = (uint32_t)Input;
 116:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t outputaddr = (uint32_t)Output;
 117:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t i = 0;
 118:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 119:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* Crypto structures initialisation*/
 120:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
  51              		.loc 1 120 0
  52 000e 06A8     		add	r0, sp, #24
  53              	.LVL1:
 108:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
  54              		.loc 1 108 0
  55 0010 0D46     		mov	r5, r1
  56 0012 1C46     		mov	r4, r3
 111:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t busystatus = 0;
  57              		.loc 1 111 0
  58 0014 CDF80490 		str	r9, [sp, #4]
 108:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
  59              		.loc 1 108 0
  60 0018 DDF85880 		ldr	r8, [sp, #88]
  61              	.LVL2:
  62              		.loc 1 120 0
  63 001c FFF7FEFF 		bl	CRYP_KeyStructInit
  64              	.LVL3:
 121:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 122:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   switch(Keysize)
  65              		.loc 1 122 0
  66 0020 C02E     		cmp	r6, #192
  67 0022 00F0B680 		beq	.L3
  68 0026 B6F5807F 		cmp	r6, #256
  69 002a 00F09680 		beq	.L4
  70 002e 802E     		cmp	r6, #128
  71 0030 00F08480 		beq	.L29
  72              	.LVL4:
  73              	.L2:
 123:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 124:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 128:
 125:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
 126:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 127:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 128:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 129:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 130:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 131:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 132:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 133:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 134:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 192:
 135:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
 136:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 137:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 138:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 139:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 140:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 141:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 142:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 143:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 144:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 145:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 146:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 147:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 148:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 256:
 149:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
 150:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 151:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 152:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 153:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 154:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 155:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 156:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 157:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 158:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 159:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 160:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 161:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 162:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 163:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 164:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 165:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 166:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     default:
 167:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 168:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
 169:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 170:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Decryption ------------------*/
 171:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   if(Mode == MODE_DECRYPT) /* AES decryption */
  74              		.loc 1 171 0
  75 0034 17BB     		cbnz	r7, .L6
 172:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 173:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Flush IN/OUT FIFOs */
 174:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_FIFOFlush();
 175:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 176:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Key preparation for decryption process */
 177:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 178:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_Key;
 179:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_32b;
 180:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
  76              		.loc 1 180 0
  77 0036 02AE     		add	r6, sp, #8
 174:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
  78              		.loc 1 174 0
  79 0038 FFF7FEFF 		bl	CRYP_FIFOFlush
  80              	.LVL5:
 177:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_Key;
  81              		.loc 1 177 0
  82 003c 0422     		movs	r2, #4
 178:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_32b;
  83              		.loc 1 178 0
  84 003e 3823     		movs	r3, #56
  85              		.loc 1 180 0
  86 0040 3046     		mov	r0, r6
 177:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_Key;
  87              		.loc 1 177 0
  88 0042 0292     		str	r2, [sp, #8]
 178:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_32b;
  89              		.loc 1 178 0
  90 0044 0393     		str	r3, [sp, #12]
 179:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
  91              		.loc 1 179 0
  92 0046 0497     		str	r7, [sp, #16]
  93              		.loc 1 180 0
  94 0048 FFF7FEFF 		bl	CRYP_Init
  95              	.LVL6:
 181:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 182:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Key Initialisation */
 183:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
  96              		.loc 1 183 0
  97 004c 06A8     		add	r0, sp, #24
  98 004e FFF7FEFF 		bl	CRYP_KeyInit
  99              	.LVL7:
 184:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 185:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
 186:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 100              		.loc 1 186 0
 101 0052 0120     		movs	r0, #1
 102 0054 FFF7FEFF 		bl	CRYP_Cmd
 103              	.LVL8:
 104 0058 00E0     		b	.L8
 105              	.LVL9:
 106              	.L30:
 187:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 188:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* wait until the Busy flag is RESET */
 189:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     do
 190:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 191:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 192:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       counter++;
 193:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 107              		.loc 1 193 0 discriminator 1
 108 005a 58B1     		cbz	r0, .L9
 109              	.LVL10:
 110              	.L8:
 191:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       counter++;
 111              		.loc 1 191 0 discriminator 2
 112 005c 1020     		movs	r0, #16
 113 005e FFF7FEFF 		bl	CRYP_GetFlagStatus
 114              	.LVL11:
 192:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 115              		.loc 1 192 0 discriminator 2
 116 0062 019B     		ldr	r3, [sp, #4]
 117 0064 0133     		adds	r3, r3, #1
 118 0066 0193     		str	r3, [sp, #4]
 119              		.loc 1 193 0 discriminator 2
 120 0068 019B     		ldr	r3, [sp, #4]
 121 006a B3F5803F 		cmp	r3, #65536
 122 006e F4D1     		bne	.L30
 194:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 195:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     if (busystatus != RESET)
 196:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****    {
 197:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****        status = ERROR;
 123              		.loc 1 197 0
 124 0070 0025     		movs	r5, #0
 125              	.LVL12:
 195:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****    {
 126              		.loc 1 195 0
 127 0072 58B9     		cbnz	r0, .L10
 128              	.L9:
 198:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
 199:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     else
 200:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 201:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       /* Crypto Init for decryption process */  
 202:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 129              		.loc 1 202 0
 130 0074 0423     		movs	r3, #4
 131 0076 0293     		str	r3, [sp, #8]
 113:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 132              		.loc 1 113 0
 133 0078 0125     		movs	r5, #1
 134 007a 07E0     		b	.L10
 135              	.LVL13:
 136              	.L6:
 203:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
 204:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
 205:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Encryption ------------------*/
 206:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   else /* AES encryption */
 207:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 208:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 209:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 137              		.loc 1 209 0
 138 007c 06A8     		add	r0, sp, #24
 210:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 211:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Encryption process */
 212:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Encrypt;
 139              		.loc 1 212 0
 140 007e 0EAE     		add	r6, sp, #56
 209:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 141              		.loc 1 209 0
 142 0080 FFF7FEFF 		bl	CRYP_KeyInit
 143              	.LVL14:
 144              		.loc 1 212 0
 145 0084 0023     		movs	r3, #0
 146 0086 46F8303D 		str	r3, [r6, #-48]!
 113:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 147              		.loc 1 113 0
 148 008a 0125     		movs	r5, #1
 149              	.LVL15:
 150              	.L10:
 213:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
 214:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 215:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_ECB;
 151              		.loc 1 215 0
 152 008c 2022     		movs	r2, #32
 216:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 153              		.loc 1 216 0
 154 008e 8023     		movs	r3, #128
 217:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_Init(&AES_CRYP_InitStructure);
 155              		.loc 1 217 0
 156 0090 3046     		mov	r0, r6
 215:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 157              		.loc 1 215 0
 158 0092 0392     		str	r2, [sp, #12]
 216:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 159              		.loc 1 216 0
 160 0094 0493     		str	r3, [sp, #16]
 161              		.loc 1 217 0
 162 0096 FFF7FEFF 		bl	CRYP_Init
 163              	.LVL16:
 218:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 219:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* Flush IN/OUT FIFOs */
 220:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_FIFOFlush();
 164              		.loc 1 220 0
 165 009a FFF7FEFF 		bl	CRYP_FIFOFlush
 166              	.LVL17:
 221:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 222:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* Enable Crypto processor */
 223:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(ENABLE);
 167              		.loc 1 223 0
 168 009e 0120     		movs	r0, #1
 169 00a0 FFF7FEFF 		bl	CRYP_Cmd
 170              	.LVL18:
 224:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 225:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   if(CRYP_GetCmdStatus() == DISABLE)
 171              		.loc 1 225 0
 172 00a4 FFF7FEFF 		bl	CRYP_GetCmdStatus
 173              	.LVL19:
 174 00a8 60B3     		cbz	r0, .L11
 226:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 227:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* The CRYP peripheral clock is not enabled or the device doesn't embedd 
 228:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****        the CRYP peripheral (please check the device sales type. */
 229:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     return(ERROR);
 230:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
 231:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   
 232:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 175              		.loc 1 232 0 discriminator 1
 176 00aa B8F1000F 		cmp	r8, #0
 177 00ae 25D0     		beq	.L12
 178              		.loc 1 232 0 is_stmt 0
 179 00b0 1DB3     		cbz	r5, .L17
 180 00b2 179B     		ldr	r3, [sp, #92]
 116:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t i = 0;
 181              		.loc 1 116 0 is_stmt 1
 182 00b4 0027     		movs	r7, #0
 183 00b6 1034     		adds	r4, r4, #16
 184              	.LVL20:
 233:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 234:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 235:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Write the Input block in the IN FIFO */
 236:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 237:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 238:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 239:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 240:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 241:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 242:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 243:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 244:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 245:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 246:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     counter = 0;
 185              		.loc 1 246 0
 186 00b8 3E46     		mov	r6, r7
 187 00ba 03F11005 		add	r5, r3, #16
 188              	.LVL21:
 189              	.L18:
 236:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 190              		.loc 1 236 0
 191 00be 54F8100C 		ldr	r0, [r4, #-16]
 192 00c2 FFF7FEFF 		bl	CRYP_DataIn
 193              	.LVL22:
 238:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 194              		.loc 1 238 0
 195 00c6 54F80C0C 		ldr	r0, [r4, #-12]
 196 00ca FFF7FEFF 		bl	CRYP_DataIn
 197              	.LVL23:
 240:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 198              		.loc 1 240 0
 199 00ce 54F8080C 		ldr	r0, [r4, #-8]
 200 00d2 FFF7FEFF 		bl	CRYP_DataIn
 201              	.LVL24:
 242:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 202              		.loc 1 242 0
 203 00d6 54F8040C 		ldr	r0, [r4, #-4]
 204 00da FFF7FEFF 		bl	CRYP_DataIn
 205              	.LVL25:
 206              		.loc 1 246 0
 207 00de 0196     		str	r6, [sp, #4]
 208 00e0 00E0     		b	.L15
 209              	.LVL26:
 210              	.L31:
 247:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     do
 248:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 249:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 250:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       counter++;
 251:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 211              		.loc 1 251 0 discriminator 1
 212 00e2 90B1     		cbz	r0, .L16
 213              	.LVL27:
 214              	.L15:
 249:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       counter++;
 215              		.loc 1 249 0 discriminator 2
 216 00e4 1020     		movs	r0, #16
 217 00e6 FFF7FEFF 		bl	CRYP_GetFlagStatus
 218              	.LVL28:
 250:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 219              		.loc 1 250 0 discriminator 2
 220 00ea 019B     		ldr	r3, [sp, #4]
 221 00ec 0133     		adds	r3, r3, #1
 222 00ee 0193     		str	r3, [sp, #4]
 223              		.loc 1 251 0 discriminator 2
 224 00f0 019B     		ldr	r3, [sp, #4]
 225 00f2 B3F5803F 		cmp	r3, #65536
 226 00f6 F4D1     		bne	.L31
 252:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 253:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     if (busystatus != RESET)
 227              		.loc 1 253 0
 228 00f8 38B1     		cbz	r0, .L16
 229              	.LVL29:
 230              	.L17:
 116:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t i = 0;
 231              		.loc 1 116 0
 232 00fa 0025     		movs	r5, #0
 233              	.L12:
 254:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****    {
 255:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****        status = ERROR;
 256:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
 257:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     else
 258:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 259:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 260:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       /* Read the Output block from the Output FIFO */
 261:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 262:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 263:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 264:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 265:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 266:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 267:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut(); 
 268:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 269:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
 270:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
 271:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 272:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* Disable Crypto */
 273:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(DISABLE);
 234              		.loc 1 273 0
 235 00fc 0020     		movs	r0, #0
 236 00fe FFF7FEFF 		bl	CRYP_Cmd
 237              	.LVL30:
 274:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 275:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   return status; 
 238              		.loc 1 275 0
 239 0102 2846     		mov	r0, r5
 240              	.L11:
 276:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** }
 241              		.loc 1 276 0
 242 0104 0FB0     		add	sp, sp, #60
 243              	.LCFI2:
 244              		.cfi_remember_state
 245              		.cfi_def_cfa_offset 28
 246              		@ sp needed
 247 0106 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 248              	.LVL31:
 249              	.L16:
 250              	.LCFI3:
 251              		.cfi_restore_state
 261:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 252              		.loc 1 261 0
 253 010a FFF7FEFF 		bl	CRYP_DataOut
 254              	.LVL32:
 255 010e 45F8100C 		str	r0, [r5, #-16]
 256              	.LVL33:
 263:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 257              		.loc 1 263 0
 258 0112 FFF7FEFF 		bl	CRYP_DataOut
 259              	.LVL34:
 260 0116 45F80C0C 		str	r0, [r5, #-12]
 261              	.LVL35:
 265:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 262              		.loc 1 265 0
 263 011a FFF7FEFF 		bl	CRYP_DataOut
 264              	.LVL36:
 265 011e 45F8080C 		str	r0, [r5, #-8]
 266              	.LVL37:
 267:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 267              		.loc 1 267 0
 268 0122 FFF7FEFF 		bl	CRYP_DataOut
 269              	.LVL38:
 232:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 270              		.loc 1 232 0
 271 0126 1037     		adds	r7, r7, #16
 272              	.LVL39:
 273 0128 B845     		cmp	r8, r7
 267:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 274              		.loc 1 267 0
 275 012a 45F8040C 		str	r0, [r5, #-4]
 276              	.LVL40:
 277 012e 04F11004 		add	r4, r4, #16
 278 0132 05F11005 		add	r5, r5, #16
 232:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 279              		.loc 1 232 0
 280 0136 C2D8     		bhi	.L18
 281 0138 0125     		movs	r5, #1
 282 013a DFE7     		b	.L12
 283              	.LVL41:
 284              	.L29:
 125:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 285              		.loc 1 125 0
 286 013c CDF81490 		str	r9, [sp, #20]
 287              	.LVL42:
 288              	.LBB230:
 289              	.LBB231:
 290              		.file 2 "libs/CMSIS/Include/core_cmInstr.h"
   1:libs/CMSIS/Include/core_cmInstr.h **** /**************************************************************************//**
   2:libs/CMSIS/Include/core_cmInstr.h ****  * @file     core_cmInstr.h
   3:libs/CMSIS/Include/core_cmInstr.h ****  * @brief    CMSIS Cortex-M Core Instruction Access Header File
   4:libs/CMSIS/Include/core_cmInstr.h ****  * @version  V2.10
   5:libs/CMSIS/Include/core_cmInstr.h ****  * @date     19. July 2011
   6:libs/CMSIS/Include/core_cmInstr.h ****  *
   7:libs/CMSIS/Include/core_cmInstr.h ****  * @note
   8:libs/CMSIS/Include/core_cmInstr.h ****  * Copyright (C) 2009-2011 ARM Limited. All rights reserved.
   9:libs/CMSIS/Include/core_cmInstr.h ****  *
  10:libs/CMSIS/Include/core_cmInstr.h ****  * @par
  11:libs/CMSIS/Include/core_cmInstr.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M 
  12:libs/CMSIS/Include/core_cmInstr.h ****  * processor based microcontrollers.  This file can be freely distributed 
  13:libs/CMSIS/Include/core_cmInstr.h ****  * within development tools that are supporting such ARM based processors. 
  14:libs/CMSIS/Include/core_cmInstr.h ****  *
  15:libs/CMSIS/Include/core_cmInstr.h ****  * @par
  16:libs/CMSIS/Include/core_cmInstr.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:libs/CMSIS/Include/core_cmInstr.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:libs/CMSIS/Include/core_cmInstr.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:libs/CMSIS/Include/core_cmInstr.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:libs/CMSIS/Include/core_cmInstr.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:libs/CMSIS/Include/core_cmInstr.h ****  *
  22:libs/CMSIS/Include/core_cmInstr.h ****  ******************************************************************************/
  23:libs/CMSIS/Include/core_cmInstr.h **** 
  24:libs/CMSIS/Include/core_cmInstr.h **** #ifndef __CORE_CMINSTR_H
  25:libs/CMSIS/Include/core_cmInstr.h **** #define __CORE_CMINSTR_H
  26:libs/CMSIS/Include/core_cmInstr.h **** 
  27:libs/CMSIS/Include/core_cmInstr.h **** 
  28:libs/CMSIS/Include/core_cmInstr.h **** /* ##########################  Core Instruction Access  ######################### */
  29:libs/CMSIS/Include/core_cmInstr.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
  30:libs/CMSIS/Include/core_cmInstr.h ****   Access to dedicated instructions
  31:libs/CMSIS/Include/core_cmInstr.h ****   @{
  32:libs/CMSIS/Include/core_cmInstr.h **** */
  33:libs/CMSIS/Include/core_cmInstr.h **** 
  34:libs/CMSIS/Include/core_cmInstr.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  35:libs/CMSIS/Include/core_cmInstr.h **** /* ARM armcc specific functions */
  36:libs/CMSIS/Include/core_cmInstr.h **** 
  37:libs/CMSIS/Include/core_cmInstr.h **** #if (__ARMCC_VERSION < 400677)
  38:libs/CMSIS/Include/core_cmInstr.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  39:libs/CMSIS/Include/core_cmInstr.h **** #endif
  40:libs/CMSIS/Include/core_cmInstr.h **** 
  41:libs/CMSIS/Include/core_cmInstr.h **** 
  42:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  No Operation
  43:libs/CMSIS/Include/core_cmInstr.h **** 
  44:libs/CMSIS/Include/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
  45:libs/CMSIS/Include/core_cmInstr.h ****  */
  46:libs/CMSIS/Include/core_cmInstr.h **** #define __NOP                             __nop
  47:libs/CMSIS/Include/core_cmInstr.h **** 
  48:libs/CMSIS/Include/core_cmInstr.h **** 
  49:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  Wait For Interrupt
  50:libs/CMSIS/Include/core_cmInstr.h **** 
  51:libs/CMSIS/Include/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
  52:libs/CMSIS/Include/core_cmInstr.h ****     until one of a number of events occurs.
  53:libs/CMSIS/Include/core_cmInstr.h ****  */
  54:libs/CMSIS/Include/core_cmInstr.h **** #define __WFI                             __wfi
  55:libs/CMSIS/Include/core_cmInstr.h **** 
  56:libs/CMSIS/Include/core_cmInstr.h **** 
  57:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  Wait For Event
  58:libs/CMSIS/Include/core_cmInstr.h **** 
  59:libs/CMSIS/Include/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
  60:libs/CMSIS/Include/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
  61:libs/CMSIS/Include/core_cmInstr.h ****  */
  62:libs/CMSIS/Include/core_cmInstr.h **** #define __WFE                             __wfe
  63:libs/CMSIS/Include/core_cmInstr.h **** 
  64:libs/CMSIS/Include/core_cmInstr.h **** 
  65:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  Send Event
  66:libs/CMSIS/Include/core_cmInstr.h **** 
  67:libs/CMSIS/Include/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
  68:libs/CMSIS/Include/core_cmInstr.h ****  */
  69:libs/CMSIS/Include/core_cmInstr.h **** #define __SEV                             __sev
  70:libs/CMSIS/Include/core_cmInstr.h **** 
  71:libs/CMSIS/Include/core_cmInstr.h **** 
  72:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
  73:libs/CMSIS/Include/core_cmInstr.h **** 
  74:libs/CMSIS/Include/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor, 
  75:libs/CMSIS/Include/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or 
  76:libs/CMSIS/Include/core_cmInstr.h ****     memory, after the instruction has been completed.
  77:libs/CMSIS/Include/core_cmInstr.h ****  */
  78:libs/CMSIS/Include/core_cmInstr.h **** #define __ISB()                           __isb(0xF)
  79:libs/CMSIS/Include/core_cmInstr.h **** 
  80:libs/CMSIS/Include/core_cmInstr.h **** 
  81:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
  82:libs/CMSIS/Include/core_cmInstr.h **** 
  83:libs/CMSIS/Include/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier. 
  84:libs/CMSIS/Include/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
  85:libs/CMSIS/Include/core_cmInstr.h ****  */
  86:libs/CMSIS/Include/core_cmInstr.h **** #define __DSB()                           __dsb(0xF)
  87:libs/CMSIS/Include/core_cmInstr.h **** 
  88:libs/CMSIS/Include/core_cmInstr.h **** 
  89:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  Data Memory Barrier
  90:libs/CMSIS/Include/core_cmInstr.h **** 
  91:libs/CMSIS/Include/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before 
  92:libs/CMSIS/Include/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
  93:libs/CMSIS/Include/core_cmInstr.h ****  */
  94:libs/CMSIS/Include/core_cmInstr.h **** #define __DMB()                           __dmb(0xF)
  95:libs/CMSIS/Include/core_cmInstr.h **** 
  96:libs/CMSIS/Include/core_cmInstr.h **** 
  97:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
  98:libs/CMSIS/Include/core_cmInstr.h **** 
  99:libs/CMSIS/Include/core_cmInstr.h ****     This function reverses the byte order in integer value.
 100:libs/CMSIS/Include/core_cmInstr.h **** 
 101:libs/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 102:libs/CMSIS/Include/core_cmInstr.h ****     \return               Reversed value
 103:libs/CMSIS/Include/core_cmInstr.h ****  */
 104:libs/CMSIS/Include/core_cmInstr.h **** #define __REV                             __rev
 105:libs/CMSIS/Include/core_cmInstr.h **** 
 106:libs/CMSIS/Include/core_cmInstr.h **** 
 107:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  Reverse byte order (16 bit)
 108:libs/CMSIS/Include/core_cmInstr.h **** 
 109:libs/CMSIS/Include/core_cmInstr.h ****     This function reverses the byte order in two unsigned short values.
 110:libs/CMSIS/Include/core_cmInstr.h **** 
 111:libs/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 112:libs/CMSIS/Include/core_cmInstr.h ****     \return               Reversed value
 113:libs/CMSIS/Include/core_cmInstr.h ****  */
 114:libs/CMSIS/Include/core_cmInstr.h **** static __INLINE __ASM uint32_t __REV16(uint32_t value)
 115:libs/CMSIS/Include/core_cmInstr.h **** {
 116:libs/CMSIS/Include/core_cmInstr.h ****   rev16 r0, r0
 117:libs/CMSIS/Include/core_cmInstr.h ****   bx lr
 118:libs/CMSIS/Include/core_cmInstr.h **** }
 119:libs/CMSIS/Include/core_cmInstr.h **** 
 120:libs/CMSIS/Include/core_cmInstr.h **** 
 121:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  Reverse byte order in signed short value
 122:libs/CMSIS/Include/core_cmInstr.h **** 
 123:libs/CMSIS/Include/core_cmInstr.h ****     This function reverses the byte order in a signed short value with sign extension to integer.
 124:libs/CMSIS/Include/core_cmInstr.h **** 
 125:libs/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 126:libs/CMSIS/Include/core_cmInstr.h ****     \return               Reversed value
 127:libs/CMSIS/Include/core_cmInstr.h ****  */
 128:libs/CMSIS/Include/core_cmInstr.h **** static __INLINE __ASM int32_t __REVSH(int32_t value)
 129:libs/CMSIS/Include/core_cmInstr.h **** {
 130:libs/CMSIS/Include/core_cmInstr.h ****   revsh r0, r0
 131:libs/CMSIS/Include/core_cmInstr.h ****   bx lr
 132:libs/CMSIS/Include/core_cmInstr.h **** }
 133:libs/CMSIS/Include/core_cmInstr.h **** 
 134:libs/CMSIS/Include/core_cmInstr.h **** 
 135:libs/CMSIS/Include/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03)
 136:libs/CMSIS/Include/core_cmInstr.h **** 
 137:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  Reverse bit order of value
 138:libs/CMSIS/Include/core_cmInstr.h **** 
 139:libs/CMSIS/Include/core_cmInstr.h ****     This function reverses the bit order of the given value.
 140:libs/CMSIS/Include/core_cmInstr.h **** 
 141:libs/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 142:libs/CMSIS/Include/core_cmInstr.h ****     \return               Reversed value
 143:libs/CMSIS/Include/core_cmInstr.h ****  */
 144:libs/CMSIS/Include/core_cmInstr.h **** #define __RBIT                            __rbit
 145:libs/CMSIS/Include/core_cmInstr.h **** 
 146:libs/CMSIS/Include/core_cmInstr.h **** 
 147:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  LDR Exclusive (8 bit)
 148:libs/CMSIS/Include/core_cmInstr.h **** 
 149:libs/CMSIS/Include/core_cmInstr.h ****     This function performs a exclusive LDR command for 8 bit value.
 150:libs/CMSIS/Include/core_cmInstr.h **** 
 151:libs/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 152:libs/CMSIS/Include/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 153:libs/CMSIS/Include/core_cmInstr.h ****  */
 154:libs/CMSIS/Include/core_cmInstr.h **** #define __LDREXB(ptr)                     ((uint8_t ) __ldrex(ptr))
 155:libs/CMSIS/Include/core_cmInstr.h **** 
 156:libs/CMSIS/Include/core_cmInstr.h **** 
 157:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  LDR Exclusive (16 bit)
 158:libs/CMSIS/Include/core_cmInstr.h **** 
 159:libs/CMSIS/Include/core_cmInstr.h ****     This function performs a exclusive LDR command for 16 bit values.
 160:libs/CMSIS/Include/core_cmInstr.h **** 
 161:libs/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 162:libs/CMSIS/Include/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 163:libs/CMSIS/Include/core_cmInstr.h ****  */
 164:libs/CMSIS/Include/core_cmInstr.h **** #define __LDREXH(ptr)                     ((uint16_t) __ldrex(ptr))
 165:libs/CMSIS/Include/core_cmInstr.h **** 
 166:libs/CMSIS/Include/core_cmInstr.h **** 
 167:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  LDR Exclusive (32 bit)
 168:libs/CMSIS/Include/core_cmInstr.h **** 
 169:libs/CMSIS/Include/core_cmInstr.h ****     This function performs a exclusive LDR command for 32 bit values.
 170:libs/CMSIS/Include/core_cmInstr.h **** 
 171:libs/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 172:libs/CMSIS/Include/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 173:libs/CMSIS/Include/core_cmInstr.h ****  */
 174:libs/CMSIS/Include/core_cmInstr.h **** #define __LDREXW(ptr)                     ((uint32_t ) __ldrex(ptr))
 175:libs/CMSIS/Include/core_cmInstr.h **** 
 176:libs/CMSIS/Include/core_cmInstr.h **** 
 177:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  STR Exclusive (8 bit)
 178:libs/CMSIS/Include/core_cmInstr.h **** 
 179:libs/CMSIS/Include/core_cmInstr.h ****     This function performs a exclusive STR command for 8 bit values.
 180:libs/CMSIS/Include/core_cmInstr.h **** 
 181:libs/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to store
 182:libs/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 183:libs/CMSIS/Include/core_cmInstr.h ****     \return          0  Function succeeded
 184:libs/CMSIS/Include/core_cmInstr.h ****     \return          1  Function failed
 185:libs/CMSIS/Include/core_cmInstr.h ****  */
 186:libs/CMSIS/Include/core_cmInstr.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 187:libs/CMSIS/Include/core_cmInstr.h **** 
 188:libs/CMSIS/Include/core_cmInstr.h **** 
 189:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  STR Exclusive (16 bit)
 190:libs/CMSIS/Include/core_cmInstr.h **** 
 191:libs/CMSIS/Include/core_cmInstr.h ****     This function performs a exclusive STR command for 16 bit values.
 192:libs/CMSIS/Include/core_cmInstr.h **** 
 193:libs/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to store
 194:libs/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 195:libs/CMSIS/Include/core_cmInstr.h ****     \return          0  Function succeeded
 196:libs/CMSIS/Include/core_cmInstr.h ****     \return          1  Function failed
 197:libs/CMSIS/Include/core_cmInstr.h ****  */
 198:libs/CMSIS/Include/core_cmInstr.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 199:libs/CMSIS/Include/core_cmInstr.h **** 
 200:libs/CMSIS/Include/core_cmInstr.h **** 
 201:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  STR Exclusive (32 bit)
 202:libs/CMSIS/Include/core_cmInstr.h **** 
 203:libs/CMSIS/Include/core_cmInstr.h ****     This function performs a exclusive STR command for 32 bit values.
 204:libs/CMSIS/Include/core_cmInstr.h **** 
 205:libs/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to store
 206:libs/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 207:libs/CMSIS/Include/core_cmInstr.h ****     \return          0  Function succeeded
 208:libs/CMSIS/Include/core_cmInstr.h ****     \return          1  Function failed
 209:libs/CMSIS/Include/core_cmInstr.h ****  */
 210:libs/CMSIS/Include/core_cmInstr.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 211:libs/CMSIS/Include/core_cmInstr.h **** 
 212:libs/CMSIS/Include/core_cmInstr.h **** 
 213:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  Remove the exclusive lock
 214:libs/CMSIS/Include/core_cmInstr.h **** 
 215:libs/CMSIS/Include/core_cmInstr.h ****     This function removes the exclusive lock which is created by LDREX.
 216:libs/CMSIS/Include/core_cmInstr.h **** 
 217:libs/CMSIS/Include/core_cmInstr.h ****  */
 218:libs/CMSIS/Include/core_cmInstr.h **** #define __CLREX                           __clrex
 219:libs/CMSIS/Include/core_cmInstr.h **** 
 220:libs/CMSIS/Include/core_cmInstr.h **** 
 221:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  Signed Saturate
 222:libs/CMSIS/Include/core_cmInstr.h **** 
 223:libs/CMSIS/Include/core_cmInstr.h ****     This function saturates a signed value.
 224:libs/CMSIS/Include/core_cmInstr.h **** 
 225:libs/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 226:libs/CMSIS/Include/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (1..32)
 227:libs/CMSIS/Include/core_cmInstr.h ****     \return             Saturated value
 228:libs/CMSIS/Include/core_cmInstr.h ****  */
 229:libs/CMSIS/Include/core_cmInstr.h **** #define __SSAT                            __ssat
 230:libs/CMSIS/Include/core_cmInstr.h **** 
 231:libs/CMSIS/Include/core_cmInstr.h **** 
 232:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  Unsigned Saturate
 233:libs/CMSIS/Include/core_cmInstr.h **** 
 234:libs/CMSIS/Include/core_cmInstr.h ****     This function saturates an unsigned value.
 235:libs/CMSIS/Include/core_cmInstr.h **** 
 236:libs/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 237:libs/CMSIS/Include/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (0..31)
 238:libs/CMSIS/Include/core_cmInstr.h ****     \return             Saturated value
 239:libs/CMSIS/Include/core_cmInstr.h ****  */
 240:libs/CMSIS/Include/core_cmInstr.h **** #define __USAT                            __usat
 241:libs/CMSIS/Include/core_cmInstr.h **** 
 242:libs/CMSIS/Include/core_cmInstr.h **** 
 243:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  Count leading zeros
 244:libs/CMSIS/Include/core_cmInstr.h **** 
 245:libs/CMSIS/Include/core_cmInstr.h ****     This function counts the number of leading zeros of a data value.
 246:libs/CMSIS/Include/core_cmInstr.h **** 
 247:libs/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to count the leading zeros
 248:libs/CMSIS/Include/core_cmInstr.h ****     \return             number of leading zeros in value
 249:libs/CMSIS/Include/core_cmInstr.h ****  */
 250:libs/CMSIS/Include/core_cmInstr.h **** #define __CLZ                             __clz 
 251:libs/CMSIS/Include/core_cmInstr.h **** 
 252:libs/CMSIS/Include/core_cmInstr.h **** #endif /* (__CORTEX_M >= 0x03) */
 253:libs/CMSIS/Include/core_cmInstr.h **** 
 254:libs/CMSIS/Include/core_cmInstr.h **** 
 255:libs/CMSIS/Include/core_cmInstr.h **** 
 256:libs/CMSIS/Include/core_cmInstr.h **** #elif defined ( __ICCARM__ ) /*------------------ ICC Compiler -------------------*/
 257:libs/CMSIS/Include/core_cmInstr.h **** /* IAR iccarm specific functions */
 258:libs/CMSIS/Include/core_cmInstr.h **** 
 259:libs/CMSIS/Include/core_cmInstr.h **** #include <cmsis_iar.h>
 260:libs/CMSIS/Include/core_cmInstr.h **** 
 261:libs/CMSIS/Include/core_cmInstr.h **** 
 262:libs/CMSIS/Include/core_cmInstr.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 263:libs/CMSIS/Include/core_cmInstr.h **** /* GNU gcc specific functions */
 264:libs/CMSIS/Include/core_cmInstr.h **** 
 265:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  No Operation
 266:libs/CMSIS/Include/core_cmInstr.h **** 
 267:libs/CMSIS/Include/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
 268:libs/CMSIS/Include/core_cmInstr.h ****  */
 269:libs/CMSIS/Include/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE void __NOP(void)
 270:libs/CMSIS/Include/core_cmInstr.h **** {
 271:libs/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("nop");
 272:libs/CMSIS/Include/core_cmInstr.h **** }
 273:libs/CMSIS/Include/core_cmInstr.h **** 
 274:libs/CMSIS/Include/core_cmInstr.h **** 
 275:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  Wait For Interrupt
 276:libs/CMSIS/Include/core_cmInstr.h **** 
 277:libs/CMSIS/Include/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
 278:libs/CMSIS/Include/core_cmInstr.h ****     until one of a number of events occurs.
 279:libs/CMSIS/Include/core_cmInstr.h ****  */
 280:libs/CMSIS/Include/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE void __WFI(void)
 281:libs/CMSIS/Include/core_cmInstr.h **** {
 282:libs/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("wfi");
 283:libs/CMSIS/Include/core_cmInstr.h **** }
 284:libs/CMSIS/Include/core_cmInstr.h **** 
 285:libs/CMSIS/Include/core_cmInstr.h **** 
 286:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  Wait For Event
 287:libs/CMSIS/Include/core_cmInstr.h **** 
 288:libs/CMSIS/Include/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
 289:libs/CMSIS/Include/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
 290:libs/CMSIS/Include/core_cmInstr.h ****  */
 291:libs/CMSIS/Include/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE void __WFE(void)
 292:libs/CMSIS/Include/core_cmInstr.h **** {
 293:libs/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("wfe");
 294:libs/CMSIS/Include/core_cmInstr.h **** }
 295:libs/CMSIS/Include/core_cmInstr.h **** 
 296:libs/CMSIS/Include/core_cmInstr.h **** 
 297:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  Send Event
 298:libs/CMSIS/Include/core_cmInstr.h **** 
 299:libs/CMSIS/Include/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 300:libs/CMSIS/Include/core_cmInstr.h ****  */
 301:libs/CMSIS/Include/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE void __SEV(void)
 302:libs/CMSIS/Include/core_cmInstr.h **** {
 303:libs/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("sev");
 304:libs/CMSIS/Include/core_cmInstr.h **** }
 305:libs/CMSIS/Include/core_cmInstr.h **** 
 306:libs/CMSIS/Include/core_cmInstr.h **** 
 307:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
 308:libs/CMSIS/Include/core_cmInstr.h **** 
 309:libs/CMSIS/Include/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor, 
 310:libs/CMSIS/Include/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or 
 311:libs/CMSIS/Include/core_cmInstr.h ****     memory, after the instruction has been completed.
 312:libs/CMSIS/Include/core_cmInstr.h ****  */
 313:libs/CMSIS/Include/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE void __ISB(void)
 314:libs/CMSIS/Include/core_cmInstr.h **** {
 315:libs/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("isb");
 316:libs/CMSIS/Include/core_cmInstr.h **** }
 317:libs/CMSIS/Include/core_cmInstr.h **** 
 318:libs/CMSIS/Include/core_cmInstr.h **** 
 319:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
 320:libs/CMSIS/Include/core_cmInstr.h **** 
 321:libs/CMSIS/Include/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier. 
 322:libs/CMSIS/Include/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
 323:libs/CMSIS/Include/core_cmInstr.h ****  */
 324:libs/CMSIS/Include/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE void __DSB(void)
 325:libs/CMSIS/Include/core_cmInstr.h **** {
 326:libs/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("dsb");
 327:libs/CMSIS/Include/core_cmInstr.h **** }
 328:libs/CMSIS/Include/core_cmInstr.h **** 
 329:libs/CMSIS/Include/core_cmInstr.h **** 
 330:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  Data Memory Barrier
 331:libs/CMSIS/Include/core_cmInstr.h **** 
 332:libs/CMSIS/Include/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before 
 333:libs/CMSIS/Include/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
 334:libs/CMSIS/Include/core_cmInstr.h ****  */
 335:libs/CMSIS/Include/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE void __DMB(void)
 336:libs/CMSIS/Include/core_cmInstr.h **** {
 337:libs/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("dmb");
 338:libs/CMSIS/Include/core_cmInstr.h **** }
 339:libs/CMSIS/Include/core_cmInstr.h **** 
 340:libs/CMSIS/Include/core_cmInstr.h **** 
 341:libs/CMSIS/Include/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
 342:libs/CMSIS/Include/core_cmInstr.h **** 
 343:libs/CMSIS/Include/core_cmInstr.h ****     This function reverses the byte order in integer value.
 344:libs/CMSIS/Include/core_cmInstr.h **** 
 345:libs/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 346:libs/CMSIS/Include/core_cmInstr.h ****     \return               Reversed value
 347:libs/CMSIS/Include/core_cmInstr.h ****  */
 348:libs/CMSIS/Include/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE uint32_t __REV(uint32_t value)
 349:libs/CMSIS/Include/core_cmInstr.h **** {
 350:libs/CMSIS/Include/core_cmInstr.h ****   uint32_t result;
 351:libs/CMSIS/Include/core_cmInstr.h ****   
 352:libs/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
 291              		.loc 2 352 0
 292 0140 2B68     		ldr	r3, [r5]
 293              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 294 0142 1BBA     		rev r3, r3
 295              	@ 0 "" 2
 296              	.LVL43:
 297              		.thumb
 298              	.LBE231:
 299              	.LBE230:
 126:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 300              		.loc 1 126 0
 301 0144 0A93     		str	r3, [sp, #40]
 302              	.LVL44:
 303              	.LBB232:
 304              	.LBB233:
 305              		.loc 2 352 0
 306 0146 6B68     		ldr	r3, [r5, #4]
 307              	.LVL45:
 308              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 309 0148 1BBA     		rev r3, r3
 310              	@ 0 "" 2
 311              	.LVL46:
 312              		.thumb
 313              	.LBE233:
 314              	.LBE232:
 128:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 315              		.loc 1 128 0
 316 014a 0B93     		str	r3, [sp, #44]
 317              	.LVL47:
 318              	.LBB234:
 319              	.LBB235:
 320              		.loc 2 352 0
 321 014c AB68     		ldr	r3, [r5, #8]
 322              	.LVL48:
 323              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 324 014e 1BBA     		rev r3, r3
 325              	@ 0 "" 2
 326              	.LVL49:
 327              		.thumb
 328              	.LBE235:
 329              	.LBE234:
 130:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 330              		.loc 1 130 0
 331 0150 0C93     		str	r3, [sp, #48]
 332              	.LVL50:
 333              	.LBB236:
 334              	.LBB237:
 335              		.loc 2 352 0
 336 0152 EB68     		ldr	r3, [r5, #12]
 337              	.LVL51:
 338              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 339 0154 1BBA     		rev r3, r3
 340              	@ 0 "" 2
 341              	.LVL52:
 342              		.thumb
 343              	.LBE237:
 344              	.LBE236:
 132:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 345              		.loc 1 132 0
 346 0156 0D93     		str	r3, [sp, #52]
 133:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 192:
 347              		.loc 1 133 0
 348 0158 6CE7     		b	.L2
 349              	.LVL53:
 350              	.L4:
 149:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 351              		.loc 1 149 0
 352 015a 4FF40073 		mov	r3, #512
 353 015e 0593     		str	r3, [sp, #20]
 354              	.LVL54:
 355              	.LBB238:
 356              	.LBB239:
 357              		.loc 2 352 0
 358 0160 2B68     		ldr	r3, [r5]
 359              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 360 0162 1BBA     		rev r3, r3
 361              	@ 0 "" 2
 362              	.LVL55:
 363              		.thumb
 364              	.LBE239:
 365              	.LBE238:
 150:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 366              		.loc 1 150 0
 367 0164 0693     		str	r3, [sp, #24]
 368              	.LVL56:
 369              	.LBB240:
 370              	.LBB241:
 371              		.loc 2 352 0
 372 0166 6B68     		ldr	r3, [r5, #4]
 373              	.LVL57:
 374              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 375 0168 1BBA     		rev r3, r3
 376              	@ 0 "" 2
 377              	.LVL58:
 378              		.thumb
 379              	.LBE241:
 380              	.LBE240:
 152:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 381              		.loc 1 152 0
 382 016a 0793     		str	r3, [sp, #28]
 383              	.LVL59:
 384              	.LBB242:
 385              	.LBB243:
 386              		.loc 2 352 0
 387 016c AB68     		ldr	r3, [r5, #8]
 388              	.LVL60:
 389              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 390 016e 1BBA     		rev r3, r3
 391              	@ 0 "" 2
 392              	.LVL61:
 393              		.thumb
 394              	.LBE243:
 395              	.LBE242:
 154:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 396              		.loc 1 154 0
 397 0170 0893     		str	r3, [sp, #32]
 398              	.LVL62:
 399              	.LBB244:
 400              	.LBB245:
 401              		.loc 2 352 0
 402 0172 EB68     		ldr	r3, [r5, #12]
 403              	.LVL63:
 404              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 405 0174 1BBA     		rev r3, r3
 406              	@ 0 "" 2
 407              	.LVL64:
 408              		.thumb
 409              	.LBE245:
 410              	.LBE244:
 156:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 411              		.loc 1 156 0
 412 0176 0993     		str	r3, [sp, #36]
 413              	.LVL65:
 414              	.LBB246:
 415              	.LBB247:
 416              		.loc 2 352 0
 417 0178 2B69     		ldr	r3, [r5, #16]
 418              	.LVL66:
 419              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 420 017a 1BBA     		rev r3, r3
 421              	@ 0 "" 2
 422              	.LVL67:
 423              		.thumb
 424              	.LBE247:
 425              	.LBE246:
 158:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 426              		.loc 1 158 0
 427 017c 0A93     		str	r3, [sp, #40]
 428              	.LVL68:
 429              	.LBB248:
 430              	.LBB249:
 431              		.loc 2 352 0
 432 017e 6B69     		ldr	r3, [r5, #20]
 433              	.LVL69:
 434              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 435 0180 1BBA     		rev r3, r3
 436              	@ 0 "" 2
 437              	.LVL70:
 438              		.thumb
 439              	.LBE249:
 440              	.LBE248:
 160:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 441              		.loc 1 160 0
 442 0182 0B93     		str	r3, [sp, #44]
 443              	.LVL71:
 444              	.LBB250:
 445              	.LBB251:
 446              		.loc 2 352 0
 447 0184 AB69     		ldr	r3, [r5, #24]
 448              	.LVL72:
 449              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 450 0186 1BBA     		rev r3, r3
 451              	@ 0 "" 2
 452              	.LVL73:
 453              		.thumb
 454              	.LBE251:
 455              	.LBE250:
 162:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 456              		.loc 1 162 0
 457 0188 0C93     		str	r3, [sp, #48]
 458              	.LVL74:
 459              	.LBB252:
 460              	.LBB253:
 461              		.loc 2 352 0
 462 018a EB69     		ldr	r3, [r5, #28]
 463              	.LVL75:
 464              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 465 018c 1BBA     		rev r3, r3
 466              	@ 0 "" 2
 467              	.LVL76:
 468              		.thumb
 469              	.LBE253:
 470              	.LBE252:
 164:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 471              		.loc 1 164 0
 472 018e 0D93     		str	r3, [sp, #52]
 165:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     default:
 473              		.loc 1 165 0
 474 0190 50E7     		b	.L2
 475              	.LVL77:
 476              	.L3:
 135:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 477              		.loc 1 135 0
 478 0192 4FF48073 		mov	r3, #256
 479 0196 0593     		str	r3, [sp, #20]
 480              	.LVL78:
 481              	.LBB254:
 482              	.LBB255:
 483              		.loc 2 352 0
 484 0198 2B68     		ldr	r3, [r5]
 485              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 486 019a 1BBA     		rev r3, r3
 487              	@ 0 "" 2
 488              	.LVL79:
 489              		.thumb
 490              	.LBE255:
 491              	.LBE254:
 136:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 492              		.loc 1 136 0
 493 019c 0893     		str	r3, [sp, #32]
 494              	.LVL80:
 495              	.LBB256:
 496              	.LBB257:
 497              		.loc 2 352 0
 498 019e 6B68     		ldr	r3, [r5, #4]
 499              	.LVL81:
 500              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 501 01a0 1BBA     		rev r3, r3
 502              	@ 0 "" 2
 503              	.LVL82:
 504              		.thumb
 505              	.LBE257:
 506              	.LBE256:
 138:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 507              		.loc 1 138 0
 508 01a2 0993     		str	r3, [sp, #36]
 509              	.LVL83:
 510              	.LBB258:
 511              	.LBB259:
 512              		.loc 2 352 0
 513 01a4 AB68     		ldr	r3, [r5, #8]
 514              	.LVL84:
 515              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 516 01a6 1BBA     		rev r3, r3
 517              	@ 0 "" 2
 518              	.LVL85:
 519              		.thumb
 520              	.LBE259:
 521              	.LBE258:
 140:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 522              		.loc 1 140 0
 523 01a8 0A93     		str	r3, [sp, #40]
 524              	.LVL86:
 525              	.LBB260:
 526              	.LBB261:
 527              		.loc 2 352 0
 528 01aa EB68     		ldr	r3, [r5, #12]
 529              	.LVL87:
 530              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 531 01ac 1BBA     		rev r3, r3
 532              	@ 0 "" 2
 533              	.LVL88:
 534              		.thumb
 535              	.LBE261:
 536              	.LBE260:
 142:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 537              		.loc 1 142 0
 538 01ae 0B93     		str	r3, [sp, #44]
 539              	.LVL89:
 540              	.LBB262:
 541              	.LBB263:
 542              		.loc 2 352 0
 543 01b0 2B69     		ldr	r3, [r5, #16]
 544              	.LVL90:
 545              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 546 01b2 1BBA     		rev r3, r3
 547              	@ 0 "" 2
 548              	.LVL91:
 549              		.thumb
 550              	.LBE263:
 551              	.LBE262:
 144:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 552              		.loc 1 144 0
 553 01b4 0C93     		str	r3, [sp, #48]
 554              	.LVL92:
 555              	.LBB264:
 556              	.LBB265:
 557              		.loc 2 352 0
 558 01b6 6B69     		ldr	r3, [r5, #20]
 559              	.LVL93:
 560              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 561 01b8 1BBA     		rev r3, r3
 562              	@ 0 "" 2
 563              	.LVL94:
 564              		.thumb
 565              	.LBE265:
 566              	.LBE264:
 146:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 567              		.loc 1 146 0
 568 01ba 0D93     		str	r3, [sp, #52]
 147:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 256:
 569              		.loc 1 147 0
 570 01bc 3AE7     		b	.L2
 571              		.cfi_endproc
 572              	.LFE110:
 574 01be 00BF     		.section	.text.CRYP_AES_CBC,"ax",%progbits
 575              		.align	2
 576              		.global	CRYP_AES_CBC
 577              		.thumb
 578              		.thumb_func
 580              	CRYP_AES_CBC:
 581              	.LFB111:
 277:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 278:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** /**
 279:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @brief  Encrypt and decrypt using AES in CBC Mode
 280:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Mode: encryption or decryption Mode.
 281:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          This parameter can be one of the following values:
 282:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_ENCRYPT: Encryption
 283:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_DECRYPT: Decryption
 284:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  InitVectors: Initialisation Vectors used for AES algorithm.
 285:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Key: Key used for AES algorithm.
 286:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Keysize: length of the Key, must be a 128, 192 or 256.
 287:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Input: pointer to the Input buffer.
 288:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Ilength: length of the Input buffer, must be a multiple of 16.
 289:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Output: pointer to the returned buffer.
 290:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @retval An ErrorStatus enumeration value:
 291:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          - SUCCESS: Operation done
 292:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          - ERROR: Operation failed
 293:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   */
 294:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** ErrorStatus CRYP_AES_CBC(uint8_t Mode, uint8_t InitVectors[16], uint8_t *Key,
 295:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****                          uint16_t Keysize, uint8_t *Input, uint32_t Ilength,
 296:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****                          uint8_t *Output)
 297:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** {
 582              		.loc 1 297 0
 583              		.cfi_startproc
 584              		@ args = 12, pretend = 0, frame = 72
 585              		@ frame_needed = 0, uses_anonymous_args = 0
 586              	.LVL95:
 587 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 588              	.LCFI4:
 589              		.cfi_def_cfa_offset 28
 590              		.cfi_offset 4, -28
 591              		.cfi_offset 5, -24
 592              		.cfi_offset 6, -20
 593              		.cfi_offset 7, -16
 594              		.cfi_offset 8, -12
 595              		.cfi_offset 9, -8
 596              		.cfi_offset 14, -4
 597 0004 93B0     		sub	sp, sp, #76
 598              	.LCFI5:
 599              		.cfi_def_cfa_offset 104
 600              		.loc 1 297 0
 601 0006 1F46     		mov	r7, r3
 602 0008 0646     		mov	r6, r0
 298:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
 299:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
 300:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
 301:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   __IO uint32_t counter = 0;
 603              		.loc 1 301 0
 604 000a 4FF00009 		mov	r9, #0
 302:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t busystatus = 0;
 303:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   ErrorStatus status = SUCCESS;
 304:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 305:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t inputaddr  = (uint32_t)Input;
 306:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t outputaddr = (uint32_t)Output;
 307:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t ivaddr = (uint32_t)InitVectors;
 308:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t i = 0;
 309:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 310:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* Crypto structures initialisation*/
 311:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 605              		.loc 1 311 0
 606 000e 0AA8     		add	r0, sp, #40
 607              	.LVL96:
 297:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
 608              		.loc 1 297 0
 609 0010 0D46     		mov	r5, r1
 610 0012 1446     		mov	r4, r2
 301:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t busystatus = 0;
 611              		.loc 1 301 0
 612 0014 CDF80490 		str	r9, [sp, #4]
 297:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
 613              		.loc 1 297 0
 614 0018 DDF86C80 		ldr	r8, [sp, #108]
 615              	.LVL97:
 616              		.loc 1 311 0
 617 001c FFF7FEFF 		bl	CRYP_KeyStructInit
 618              	.LVL98:
 312:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 313:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   switch(Keysize)
 619              		.loc 1 313 0
 620 0020 C02F     		cmp	r7, #192
 621 0022 00F0C780 		beq	.L34
 622 0026 B7F5807F 		cmp	r7, #256
 623 002a 00F0A780 		beq	.L35
 624 002e 802F     		cmp	r7, #128
 625 0030 00F09580 		beq	.L59
 626              	.LVL99:
 627              	.L33:
 628              	.LBB266:
 629              	.LBB267:
 630              		.loc 2 352 0
 631 0034 2B68     		ldr	r3, [r5]
 632              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 633 0036 1BBA     		rev r3, r3
 634              	@ 0 "" 2
 635              	.LVL100:
 636              		.thumb
 637              	.LBE267:
 638              	.LBE266:
 314:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 315:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 128:
 316:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
 317:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 318:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 319:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 320:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 321:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 322:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 323:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 324:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 325:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 192:
 326:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
 327:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 328:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 329:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 330:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 331:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 332:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 333:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 334:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 335:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 336:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 337:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 338:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 339:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 256:
 340:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
 341:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 342:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 343:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 344:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 345:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 346:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 347:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 348:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 349:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 350:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 351:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 352:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 353:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 354:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 355:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 356:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 357:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     default:
 358:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 359:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
 360:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 361:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
 362:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
 639              		.loc 1 362 0
 640 0038 0693     		str	r3, [sp, #24]
 641              	.LVL101:
 642              	.LBB268:
 643              	.LBB269:
 644              		.loc 2 352 0
 645 003a 6B68     		ldr	r3, [r5, #4]
 646              	.LVL102:
 647              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 648 003c 1BBA     		rev r3, r3
 649              	@ 0 "" 2
 650              	.LVL103:
 651              		.thumb
 652              	.LBE269:
 653              	.LBE268:
 363:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 364:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
 654              		.loc 1 364 0
 655 003e 0793     		str	r3, [sp, #28]
 656              	.LVL104:
 657              	.LBB270:
 658              	.LBB271:
 659              		.loc 2 352 0
 660 0040 AB68     		ldr	r3, [r5, #8]
 661              	.LVL105:
 662              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 663 0042 1BBA     		rev r3, r3
 664              	@ 0 "" 2
 665              	.LVL106:
 666              		.thumb
 667              	.LBE271:
 668              	.LBE270:
 365:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 366:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Left = __REV(*(uint32_t*)(ivaddr));
 669              		.loc 1 366 0
 670 0044 0893     		str	r3, [sp, #32]
 671              	.LVL107:
 672              	.LBB272:
 673              	.LBB273:
 674              		.loc 2 352 0
 675 0046 EB68     		ldr	r3, [r5, #12]
 676              	.LVL108:
 677              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 678 0048 1BBA     		rev r3, r3
 679              	@ 0 "" 2
 680              	.LVL109:
 681              		.thumb
 682              	.LBE273:
 683              	.LBE272:
 367:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 368:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Right= __REV(*(uint32_t*)(ivaddr));
 684              		.loc 1 368 0
 685 004a 0993     		str	r3, [sp, #36]
 369:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 370:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 371:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Decryption ------------------*/
 372:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   if(Mode == MODE_DECRYPT) /* AES decryption */
 686              		.loc 1 372 0
 687 004c 16BB     		cbnz	r6, .L37
 373:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 374:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Flush IN/OUT FIFOs */
 375:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_FIFOFlush();
 376:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 377:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Key preparation for decryption process */
 378:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 379:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_Key;
 380:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_32b;
 381:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 382:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 688              		.loc 1 382 0
 689 004e 02AD     		add	r5, sp, #8
 690              	.LVL110:
 375:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 691              		.loc 1 375 0
 692 0050 FFF7FEFF 		bl	CRYP_FIFOFlush
 693              	.LVL111:
 378:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_Key;
 694              		.loc 1 378 0
 695 0054 0422     		movs	r2, #4
 379:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_32b;
 696              		.loc 1 379 0
 697 0056 3823     		movs	r3, #56
 698              		.loc 1 382 0
 699 0058 2846     		mov	r0, r5
 378:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_Key;
 700              		.loc 1 378 0
 701 005a 0292     		str	r2, [sp, #8]
 379:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_32b;
 702              		.loc 1 379 0
 703 005c 0393     		str	r3, [sp, #12]
 380:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 704              		.loc 1 380 0
 705 005e 0496     		str	r6, [sp, #16]
 706              		.loc 1 382 0
 707 0060 FFF7FEFF 		bl	CRYP_Init
 708              	.LVL112:
 383:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 384:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Key Initialisation */
 385:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 709              		.loc 1 385 0
 710 0064 0AA8     		add	r0, sp, #40
 711 0066 FFF7FEFF 		bl	CRYP_KeyInit
 712              	.LVL113:
 386:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 387:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
 388:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 713              		.loc 1 388 0
 714 006a 0120     		movs	r0, #1
 715 006c FFF7FEFF 		bl	CRYP_Cmd
 716              	.LVL114:
 717 0070 00E0     		b	.L39
 718              	.LVL115:
 719              	.L60:
 389:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 390:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* wait until the Busy flag is RESET */
 391:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     do
 392:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 393:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 394:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       counter++;
 395:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 720              		.loc 1 395 0 discriminator 1
 721 0072 58B1     		cbz	r0, .L40
 722              	.LVL116:
 723              	.L39:
 393:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       counter++;
 724              		.loc 1 393 0 discriminator 2
 725 0074 1020     		movs	r0, #16
 726 0076 FFF7FEFF 		bl	CRYP_GetFlagStatus
 727              	.LVL117:
 394:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 728              		.loc 1 394 0 discriminator 2
 729 007a 019B     		ldr	r3, [sp, #4]
 730 007c 0133     		adds	r3, r3, #1
 731 007e 0193     		str	r3, [sp, #4]
 732              		.loc 1 395 0 discriminator 2
 733 0080 019B     		ldr	r3, [sp, #4]
 734 0082 B3F5803F 		cmp	r3, #65536
 735 0086 F4D1     		bne	.L60
 396:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 397:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     if (busystatus != RESET)
 398:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****    {
 399:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****        status = ERROR;
 736              		.loc 1 399 0
 737 0088 0024     		movs	r4, #0
 738              	.LVL118:
 397:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****    {
 739              		.loc 1 397 0
 740 008a 58B9     		cbnz	r0, .L41
 741              	.L40:
 400:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
 401:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     else
 402:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 403:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       /* Crypto Init for decryption process */  
 404:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 742              		.loc 1 404 0
 743 008c 0423     		movs	r3, #4
 744 008e 0293     		str	r3, [sp, #8]
 303:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 745              		.loc 1 303 0
 746 0090 0124     		movs	r4, #1
 747 0092 07E0     		b	.L41
 748              	.LVL119:
 749              	.L37:
 405:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
 406:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
 407:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Encryption ------------------*/
 408:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   else /* AES encryption */
 409:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 410:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 750              		.loc 1 410 0
 751 0094 0AA8     		add	r0, sp, #40
 411:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 412:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Encryption process */
 413:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Encrypt;
 752              		.loc 1 413 0
 753 0096 12AD     		add	r5, sp, #72
 754              	.LVL120:
 410:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 755              		.loc 1 410 0
 756 0098 FFF7FEFF 		bl	CRYP_KeyInit
 757              	.LVL121:
 758              		.loc 1 413 0
 759 009c 0023     		movs	r3, #0
 760 009e 45F8403D 		str	r3, [r5, #-64]!
 303:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 761              		.loc 1 303 0
 762 00a2 0124     		movs	r4, #1
 763              	.LVL122:
 764              	.L41:
 414:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
 415:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CBC;
 765              		.loc 1 415 0
 766 00a4 2822     		movs	r2, #40
 416:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 767              		.loc 1 416 0
 768 00a6 8023     		movs	r3, #128
 417:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_Init(&AES_CRYP_InitStructure);
 769              		.loc 1 417 0
 770 00a8 2846     		mov	r0, r5
 415:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 771              		.loc 1 415 0
 772 00aa 0392     		str	r2, [sp, #12]
 416:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 773              		.loc 1 416 0
 774 00ac 0493     		str	r3, [sp, #16]
 775              		.loc 1 417 0
 776 00ae FFF7FEFF 		bl	CRYP_Init
 777              	.LVL123:
 418:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 419:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
 420:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_IVInit(&AES_CRYP_IVInitStructure);
 778              		.loc 1 420 0
 779 00b2 06A8     		add	r0, sp, #24
 780 00b4 FFF7FEFF 		bl	CRYP_IVInit
 781              	.LVL124:
 421:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 422:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* Flush IN/OUT FIFOs */
 423:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_FIFOFlush();
 782              		.loc 1 423 0
 783 00b8 FFF7FEFF 		bl	CRYP_FIFOFlush
 784              	.LVL125:
 424:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 425:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* Enable Crypto processor */
 426:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(ENABLE);
 785              		.loc 1 426 0
 786 00bc 0120     		movs	r0, #1
 787 00be FFF7FEFF 		bl	CRYP_Cmd
 788              	.LVL126:
 427:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 428:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   if(CRYP_GetCmdStatus() == DISABLE)
 789              		.loc 1 428 0
 790 00c2 FFF7FEFF 		bl	CRYP_GetCmdStatus
 791              	.LVL127:
 792 00c6 70B3     		cbz	r0, .L42
 429:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 430:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* The CRYP peripheral clock is not enabled or the device doesn't embedd 
 431:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****        the CRYP peripheral (please check the device sales type. */
 432:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     return(ERROR);
 433:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
 434:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   
 435:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 793              		.loc 1 435 0 discriminator 1
 794 00c8 B8F1000F 		cmp	r8, #0
 795 00cc 27D0     		beq	.L43
 796              		.loc 1 435 0 is_stmt 0
 797 00ce 2CB3     		cbz	r4, .L48
 798 00d0 1A9B     		ldr	r3, [sp, #104]
 799 00d2 03F11004 		add	r4, r3, #16
 800              	.LVL128:
 801 00d6 1C9B     		ldr	r3, [sp, #112]
 306:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t ivaddr = (uint32_t)InitVectors;
 802              		.loc 1 306 0 is_stmt 1
 803 00d8 0027     		movs	r7, #0
 436:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 437:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 438:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Write the Input block in the IN FIFO */
 439:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 440:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 441:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 442:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 443:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 444:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 445:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 446:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 447:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 448:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     counter = 0;
 804              		.loc 1 448 0
 805 00da 3E46     		mov	r6, r7
 806 00dc 03F11005 		add	r5, r3, #16
 807              	.LVL129:
 808              	.L49:
 439:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 809              		.loc 1 439 0
 810 00e0 54F8100C 		ldr	r0, [r4, #-16]
 811 00e4 FFF7FEFF 		bl	CRYP_DataIn
 812              	.LVL130:
 441:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 813              		.loc 1 441 0
 814 00e8 54F80C0C 		ldr	r0, [r4, #-12]
 815 00ec FFF7FEFF 		bl	CRYP_DataIn
 816              	.LVL131:
 443:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 817              		.loc 1 443 0
 818 00f0 54F8080C 		ldr	r0, [r4, #-8]
 819 00f4 FFF7FEFF 		bl	CRYP_DataIn
 820              	.LVL132:
 445:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 821              		.loc 1 445 0
 822 00f8 54F8040C 		ldr	r0, [r4, #-4]
 823 00fc FFF7FEFF 		bl	CRYP_DataIn
 824              	.LVL133:
 825              		.loc 1 448 0
 826 0100 0196     		str	r6, [sp, #4]
 827 0102 00E0     		b	.L46
 828              	.LVL134:
 829              	.L61:
 449:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     do
 450:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 451:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 452:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       counter++;
 453:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 830              		.loc 1 453 0 discriminator 1
 831 0104 90B1     		cbz	r0, .L47
 832              	.LVL135:
 833              	.L46:
 451:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       counter++;
 834              		.loc 1 451 0 discriminator 2
 835 0106 1020     		movs	r0, #16
 836 0108 FFF7FEFF 		bl	CRYP_GetFlagStatus
 837              	.LVL136:
 452:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 838              		.loc 1 452 0 discriminator 2
 839 010c 019B     		ldr	r3, [sp, #4]
 840 010e 0133     		adds	r3, r3, #1
 841 0110 0193     		str	r3, [sp, #4]
 842              		.loc 1 453 0 discriminator 2
 843 0112 019B     		ldr	r3, [sp, #4]
 844 0114 B3F5803F 		cmp	r3, #65536
 845 0118 F4D1     		bne	.L61
 454:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 455:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     if (busystatus != RESET)
 846              		.loc 1 455 0
 847 011a 38B1     		cbz	r0, .L47
 848              	.LVL137:
 849              	.L48:
 306:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t ivaddr = (uint32_t)InitVectors;
 850              		.loc 1 306 0
 851 011c 0024     		movs	r4, #0
 852              	.L43:
 456:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****    {
 457:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****        status = ERROR;
 458:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
 459:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     else
 460:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 461:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 462:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       /* Read the Output block from the Output FIFO */
 463:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 464:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 465:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 466:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 467:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 468:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 469:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 470:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 471:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
 472:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
 473:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 474:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* Disable Crypto */
 475:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(DISABLE);
 853              		.loc 1 475 0
 854 011e 0020     		movs	r0, #0
 855 0120 FFF7FEFF 		bl	CRYP_Cmd
 856              	.LVL138:
 476:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 477:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   return status;
 857              		.loc 1 477 0
 858 0124 2046     		mov	r0, r4
 859              	.L42:
 478:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** }
 860              		.loc 1 478 0
 861 0126 13B0     		add	sp, sp, #76
 862              	.LCFI6:
 863              		.cfi_remember_state
 864              		.cfi_def_cfa_offset 28
 865              		@ sp needed
 866 0128 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 867              	.LVL139:
 868              	.L47:
 869              	.LCFI7:
 870              		.cfi_restore_state
 463:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 871              		.loc 1 463 0
 872 012c FFF7FEFF 		bl	CRYP_DataOut
 873              	.LVL140:
 874 0130 45F8100C 		str	r0, [r5, #-16]
 875              	.LVL141:
 465:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 876              		.loc 1 465 0
 877 0134 FFF7FEFF 		bl	CRYP_DataOut
 878              	.LVL142:
 879 0138 45F80C0C 		str	r0, [r5, #-12]
 880              	.LVL143:
 467:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 881              		.loc 1 467 0
 882 013c FFF7FEFF 		bl	CRYP_DataOut
 883              	.LVL144:
 884 0140 45F8080C 		str	r0, [r5, #-8]
 885              	.LVL145:
 469:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 886              		.loc 1 469 0
 887 0144 FFF7FEFF 		bl	CRYP_DataOut
 888              	.LVL146:
 435:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 889              		.loc 1 435 0
 890 0148 1037     		adds	r7, r7, #16
 891              	.LVL147:
 892 014a B845     		cmp	r8, r7
 469:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 893              		.loc 1 469 0
 894 014c 45F8040C 		str	r0, [r5, #-4]
 895              	.LVL148:
 896 0150 04F11004 		add	r4, r4, #16
 897 0154 05F11005 		add	r5, r5, #16
 435:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 898              		.loc 1 435 0
 899 0158 C2D8     		bhi	.L49
 900 015a 0124     		movs	r4, #1
 901 015c DFE7     		b	.L43
 902              	.LVL149:
 903              	.L59:
 316:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 904              		.loc 1 316 0
 905 015e CDF81490 		str	r9, [sp, #20]
 906              	.LVL150:
 907              	.LBB274:
 908              	.LBB275:
 909              		.loc 2 352 0
 910 0162 2368     		ldr	r3, [r4]
 911              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 912 0164 1BBA     		rev r3, r3
 913              	@ 0 "" 2
 914              	.LVL151:
 915              		.thumb
 916              	.LBE275:
 917              	.LBE274:
 317:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 918              		.loc 1 317 0
 919 0166 0E93     		str	r3, [sp, #56]
 920              	.LVL152:
 921              	.LBB276:
 922              	.LBB277:
 923              		.loc 2 352 0
 924 0168 6368     		ldr	r3, [r4, #4]
 925              	.LVL153:
 926              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 927 016a 1BBA     		rev r3, r3
 928              	@ 0 "" 2
 929              	.LVL154:
 930              		.thumb
 931              	.LBE277:
 932              	.LBE276:
 319:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 933              		.loc 1 319 0
 934 016c 0F93     		str	r3, [sp, #60]
 935              	.LVL155:
 936              	.LBB278:
 937              	.LBB279:
 938              		.loc 2 352 0
 939 016e A368     		ldr	r3, [r4, #8]
 940              	.LVL156:
 941              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 942 0170 1BBA     		rev r3, r3
 943              	@ 0 "" 2
 944              	.LVL157:
 945              		.thumb
 946              	.LBE279:
 947              	.LBE278:
 321:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 948              		.loc 1 321 0
 949 0172 1093     		str	r3, [sp, #64]
 950              	.LVL158:
 951              	.LBB280:
 952              	.LBB281:
 953              		.loc 2 352 0
 954 0174 E368     		ldr	r3, [r4, #12]
 955              	.LVL159:
 956              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 957 0176 1BBA     		rev r3, r3
 958              	@ 0 "" 2
 959              	.LVL160:
 960              		.thumb
 961              	.LBE281:
 962              	.LBE280:
 323:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 963              		.loc 1 323 0
 964 0178 1193     		str	r3, [sp, #68]
 324:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 192:
 965              		.loc 1 324 0
 966 017a 5BE7     		b	.L33
 967              	.LVL161:
 968              	.L35:
 340:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 969              		.loc 1 340 0
 970 017c 4FF40073 		mov	r3, #512
 971 0180 0593     		str	r3, [sp, #20]
 972              	.LVL162:
 973              	.LBB282:
 974              	.LBB283:
 975              		.loc 2 352 0
 976 0182 2368     		ldr	r3, [r4]
 977              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 978 0184 1BBA     		rev r3, r3
 979              	@ 0 "" 2
 980              	.LVL163:
 981              		.thumb
 982              	.LBE283:
 983              	.LBE282:
 341:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 984              		.loc 1 341 0
 985 0186 0A93     		str	r3, [sp, #40]
 986              	.LVL164:
 987              	.LBB284:
 988              	.LBB285:
 989              		.loc 2 352 0
 990 0188 6368     		ldr	r3, [r4, #4]
 991              	.LVL165:
 992              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 993 018a 1BBA     		rev r3, r3
 994              	@ 0 "" 2
 995              	.LVL166:
 996              		.thumb
 997              	.LBE285:
 998              	.LBE284:
 343:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 999              		.loc 1 343 0
 1000 018c 0B93     		str	r3, [sp, #44]
 1001              	.LVL167:
 1002              	.LBB286:
 1003              	.LBB287:
 1004              		.loc 2 352 0
 1005 018e A368     		ldr	r3, [r4, #8]
 1006              	.LVL168:
 1007              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 1008 0190 1BBA     		rev r3, r3
 1009              	@ 0 "" 2
 1010              	.LVL169:
 1011              		.thumb
 1012              	.LBE287:
 1013              	.LBE286:
 345:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1014              		.loc 1 345 0
 1015 0192 0C93     		str	r3, [sp, #48]
 1016              	.LVL170:
 1017              	.LBB288:
 1018              	.LBB289:
 1019              		.loc 2 352 0
 1020 0194 E368     		ldr	r3, [r4, #12]
 1021              	.LVL171:
 1022              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 1023 0196 1BBA     		rev r3, r3
 1024              	@ 0 "" 2
 1025              	.LVL172:
 1026              		.thumb
 1027              	.LBE289:
 1028              	.LBE288:
 347:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1029              		.loc 1 347 0
 1030 0198 0D93     		str	r3, [sp, #52]
 1031              	.LVL173:
 1032              	.LBB290:
 1033              	.LBB291:
 1034              		.loc 2 352 0
 1035 019a 2369     		ldr	r3, [r4, #16]
 1036              	.LVL174:
 1037              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 1038 019c 1BBA     		rev r3, r3
 1039              	@ 0 "" 2
 1040              	.LVL175:
 1041              		.thumb
 1042              	.LBE291:
 1043              	.LBE290:
 349:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1044              		.loc 1 349 0
 1045 019e 0E93     		str	r3, [sp, #56]
 1046              	.LVL176:
 1047              	.LBB292:
 1048              	.LBB293:
 1049              		.loc 2 352 0
 1050 01a0 6369     		ldr	r3, [r4, #20]
 1051              	.LVL177:
 1052              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 1053 01a2 1BBA     		rev r3, r3
 1054              	@ 0 "" 2
 1055              	.LVL178:
 1056              		.thumb
 1057              	.LBE293:
 1058              	.LBE292:
 351:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1059              		.loc 1 351 0
 1060 01a4 0F93     		str	r3, [sp, #60]
 1061              	.LVL179:
 1062              	.LBB294:
 1063              	.LBB295:
 1064              		.loc 2 352 0
 1065 01a6 A369     		ldr	r3, [r4, #24]
 1066              	.LVL180:
 1067              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 1068 01a8 1BBA     		rev r3, r3
 1069              	@ 0 "" 2
 1070              	.LVL181:
 1071              		.thumb
 1072              	.LBE295:
 1073              	.LBE294:
 353:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1074              		.loc 1 353 0
 1075 01aa 1093     		str	r3, [sp, #64]
 1076              	.LVL182:
 1077              	.LBB296:
 1078              	.LBB297:
 1079              		.loc 2 352 0
 1080 01ac E369     		ldr	r3, [r4, #28]
 1081              	.LVL183:
 1082              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 1083 01ae 1BBA     		rev r3, r3
 1084              	@ 0 "" 2
 1085              	.LVL184:
 1086              		.thumb
 1087              	.LBE297:
 1088              	.LBE296:
 355:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 1089              		.loc 1 355 0
 1090 01b0 1193     		str	r3, [sp, #68]
 356:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     default:
 1091              		.loc 1 356 0
 1092 01b2 3FE7     		b	.L33
 1093              	.LVL185:
 1094              	.L34:
 326:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 1095              		.loc 1 326 0
 1096 01b4 4FF48073 		mov	r3, #256
 1097 01b8 0593     		str	r3, [sp, #20]
 1098              	.LVL186:
 1099              	.LBB298:
 1100              	.LBB299:
 1101              		.loc 2 352 0
 1102 01ba 2368     		ldr	r3, [r4]
 1103              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 1104 01bc 1BBA     		rev r3, r3
 1105              	@ 0 "" 2
 1106              	.LVL187:
 1107              		.thumb
 1108              	.LBE299:
 1109              	.LBE298:
 327:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1110              		.loc 1 327 0
 1111 01be 0C93     		str	r3, [sp, #48]
 1112              	.LVL188:
 1113              	.LBB300:
 1114              	.LBB301:
 1115              		.loc 2 352 0
 1116 01c0 6368     		ldr	r3, [r4, #4]
 1117              	.LVL189:
 1118              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 1119 01c2 1BBA     		rev r3, r3
 1120              	@ 0 "" 2
 1121              	.LVL190:
 1122              		.thumb
 1123              	.LBE301:
 1124              	.LBE300:
 329:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1125              		.loc 1 329 0
 1126 01c4 0D93     		str	r3, [sp, #52]
 1127              	.LVL191:
 1128              	.LBB302:
 1129              	.LBB303:
 1130              		.loc 2 352 0
 1131 01c6 A368     		ldr	r3, [r4, #8]
 1132              	.LVL192:
 1133              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 1134 01c8 1BBA     		rev r3, r3
 1135              	@ 0 "" 2
 1136              	.LVL193:
 1137              		.thumb
 1138              	.LBE303:
 1139              	.LBE302:
 331:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1140              		.loc 1 331 0
 1141 01ca 0E93     		str	r3, [sp, #56]
 1142              	.LVL194:
 1143              	.LBB304:
 1144              	.LBB305:
 1145              		.loc 2 352 0
 1146 01cc E368     		ldr	r3, [r4, #12]
 1147              	.LVL195:
 1148              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 1149 01ce 1BBA     		rev r3, r3
 1150              	@ 0 "" 2
 1151              	.LVL196:
 1152              		.thumb
 1153              	.LBE305:
 1154              	.LBE304:
 333:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1155              		.loc 1 333 0
 1156 01d0 0F93     		str	r3, [sp, #60]
 1157              	.LVL197:
 1158              	.LBB306:
 1159              	.LBB307:
 1160              		.loc 2 352 0
 1161 01d2 2369     		ldr	r3, [r4, #16]
 1162              	.LVL198:
 1163              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 1164 01d4 1BBA     		rev r3, r3
 1165              	@ 0 "" 2
 1166              	.LVL199:
 1167              		.thumb
 1168              	.LBE307:
 1169              	.LBE306:
 335:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1170              		.loc 1 335 0
 1171 01d6 1093     		str	r3, [sp, #64]
 1172              	.LVL200:
 1173              	.LBB308:
 1174              	.LBB309:
 1175              		.loc 2 352 0
 1176 01d8 6369     		ldr	r3, [r4, #20]
 1177              	.LVL201:
 1178              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 1179 01da 1BBA     		rev r3, r3
 1180              	@ 0 "" 2
 1181              	.LVL202:
 1182              		.thumb
 1183              	.LBE309:
 1184              	.LBE308:
 337:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 1185              		.loc 1 337 0
 1186 01dc 1193     		str	r3, [sp, #68]
 338:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 256:
 1187              		.loc 1 338 0
 1188 01de 29E7     		b	.L33
 1189              		.cfi_endproc
 1190              	.LFE111:
 1192              		.section	.text.CRYP_AES_CTR,"ax",%progbits
 1193              		.align	2
 1194              		.global	CRYP_AES_CTR
 1195              		.thumb
 1196              		.thumb_func
 1198              	CRYP_AES_CTR:
 1199              	.LFB112:
 479:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 480:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** /**
 481:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @brief  Encrypt and decrypt using AES in CTR Mode
 482:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Mode: encryption or decryption Mode.
 483:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *           This parameter can be one of the following values:
 484:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_ENCRYPT: Encryption
 485:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_DECRYPT: Decryption
 486:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  InitVectors: Initialisation Vectors used for AES algorithm.
 487:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Key: Key used for AES algorithm.
 488:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Keysize: length of the Key, must be a 128, 192 or 256.
 489:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Input: pointer to the Input buffer.
 490:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Ilength: length of the Input buffer, must be a multiple of 16.
 491:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Output: pointer to the returned buffer.
 492:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @retval An ErrorStatus enumeration value:
 493:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          - SUCCESS: Operation done
 494:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          - ERROR: Operation failed
 495:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   */
 496:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** ErrorStatus CRYP_AES_CTR(uint8_t Mode, uint8_t InitVectors[16], uint8_t *Key, 
 497:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****                          uint16_t Keysize, uint8_t *Input, uint32_t Ilength,
 498:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****                          uint8_t *Output)
 499:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** {
 1200              		.loc 1 499 0
 1201              		.cfi_startproc
 1202              		@ args = 12, pretend = 0, frame = 72
 1203              		@ frame_needed = 0, uses_anonymous_args = 0
 1204              	.LVL203:
 1205 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 1206              	.LCFI8:
 1207              		.cfi_def_cfa_offset 28
 1208              		.cfi_offset 4, -28
 1209              		.cfi_offset 5, -24
 1210              		.cfi_offset 6, -20
 1211              		.cfi_offset 7, -16
 1212              		.cfi_offset 8, -12
 1213              		.cfi_offset 9, -8
 1214              		.cfi_offset 14, -4
 1215 0004 93B0     		sub	sp, sp, #76
 1216              	.LCFI9:
 1217              		.cfi_def_cfa_offset 104
 1218              		.loc 1 499 0
 1219 0006 1F46     		mov	r7, r3
 1220 0008 0646     		mov	r6, r0
 500:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
 501:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
 502:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
 503:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   __IO uint32_t counter = 0;
 1221              		.loc 1 503 0
 1222 000a 4FF00009 		mov	r9, #0
 504:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t busystatus = 0;
 505:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   ErrorStatus status = SUCCESS;
 506:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 507:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t inputaddr  = (uint32_t)Input;
 508:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t outputaddr = (uint32_t)Output;
 509:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t ivaddr     = (uint32_t)InitVectors;
 510:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t i = 0;
 511:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 512:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* Crypto structures initialisation*/
 513:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 1223              		.loc 1 513 0
 1224 000e 0AA8     		add	r0, sp, #40
 1225              	.LVL204:
 499:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
 1226              		.loc 1 499 0
 1227 0010 0D46     		mov	r5, r1
 1228 0012 1446     		mov	r4, r2
 503:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t busystatus = 0;
 1229              		.loc 1 503 0
 1230 0014 CDF80490 		str	r9, [sp, #4]
 499:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
 1231              		.loc 1 499 0
 1232 0018 DDF86C80 		ldr	r8, [sp, #108]
 1233              	.LVL205:
 1234              		.loc 1 513 0
 1235 001c FFF7FEFF 		bl	CRYP_KeyStructInit
 1236              	.LVL206:
 514:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 515:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   switch(Keysize)
 1237              		.loc 1 515 0
 1238 0020 C02F     		cmp	r7, #192
 1239 0022 00F0A380 		beq	.L64
 1240 0026 B7F5807F 		cmp	r7, #256
 1241 002a 00F08380 		beq	.L65
 1242 002e 802F     		cmp	r7, #128
 1243 0030 71D0     		beq	.L82
 1244              	.LVL207:
 1245              	.L63:
 1246              	.LBB310:
 1247              	.LBB311:
 1248              		.loc 2 352 0
 1249 0032 2B68     		ldr	r3, [r5]
 1250              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 1251 0034 1BBA     		rev r3, r3
 1252              	@ 0 "" 2
 1253              	.LVL208:
 1254              		.thumb
 1255              	.LBE311:
 1256              	.LBE310:
 516:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 517:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 128:
 518:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
 519:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 520:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 521:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 522:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 523:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 524:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 525:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 526:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 527:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 192:
 528:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
 529:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 530:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 531:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 532:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 533:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 534:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 535:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 536:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 537:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 538:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 539:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 540:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 541:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 256:
 542:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
 543:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 544:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 545:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 546:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 547:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 548:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 549:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 550:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 551:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 552:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 553:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 554:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 555:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 556:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 557:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 558:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 559:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     default:
 560:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 561:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
 562:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
 563:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
 1257              		.loc 1 563 0
 1258 0036 0693     		str	r3, [sp, #24]
 1259              	.LVL209:
 1260              	.LBB312:
 1261              	.LBB313:
 1262              		.loc 2 352 0
 1263 0038 6B68     		ldr	r3, [r5, #4]
 1264              	.LVL210:
 1265              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 1266 003a 1BBA     		rev r3, r3
 1267              	@ 0 "" 2
 1268              	.LVL211:
 1269              		.thumb
 1270              	.LBE313:
 1271              	.LBE312:
 564:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 565:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
 1272              		.loc 1 565 0
 1273 003c 0793     		str	r3, [sp, #28]
 1274              	.LVL212:
 1275              	.LBB314:
 1276              	.LBB315:
 1277              		.loc 2 352 0
 1278 003e AB68     		ldr	r3, [r5, #8]
 1279              	.LVL213:
 1280              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 1281 0040 1BBA     		rev r3, r3
 1282              	@ 0 "" 2
 1283              	.LVL214:
 1284              		.thumb
 1285              	.LBE315:
 1286              	.LBE314:
 566:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 567:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Left = __REV(*(uint32_t*)(ivaddr));
 1287              		.loc 1 567 0
 1288 0042 0893     		str	r3, [sp, #32]
 1289              	.LVL215:
 1290              	.LBB316:
 1291              	.LBB317:
 1292              		.loc 2 352 0
 1293 0044 EB68     		ldr	r3, [r5, #12]
 1294              	.LVL216:
 1295              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 1296 0046 1BBA     		rev r3, r3
 1297              	@ 0 "" 2
 1298              	.LVL217:
 1299              		.thumb
 1300              	.LBE317:
 1301              	.LBE316:
 568:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 569:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Right= __REV(*(uint32_t*)(ivaddr));
 570:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 571:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* Key Initialisation */
 572:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 1302              		.loc 1 572 0
 1303 0048 0AA8     		add	r0, sp, #40
 569:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 1304              		.loc 1 569 0
 1305 004a 0993     		str	r3, [sp, #36]
 1306              		.loc 1 572 0
 1307 004c FFF7FEFF 		bl	CRYP_KeyInit
 1308              	.LVL218:
 573:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 574:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Decryption ------------------*/
 575:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   if(Mode == MODE_DECRYPT) /* AES decryption */
 1309              		.loc 1 575 0
 1310 0050 002E     		cmp	r6, #0
 1311 0052 5DD1     		bne	.L67
 576:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 577:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for decryption process */
 578:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 1312              		.loc 1 578 0
 1313 0054 0423     		movs	r3, #4
 1314 0056 0293     		str	r3, [sp, #8]
 1315              	.L68:
 579:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
 580:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Encryption ------------------*/
 581:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   else /* AES encryption */
 582:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 583:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Encryption process */
 584:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Encrypt;
 585:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
 586:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CTR;
 1316              		.loc 1 586 0
 1317 0058 3022     		movs	r2, #48
 587:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 1318              		.loc 1 587 0
 1319 005a 8023     		movs	r3, #128
 588:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_Init(&AES_CRYP_InitStructure);
 1320              		.loc 1 588 0
 1321 005c 02A8     		add	r0, sp, #8
 586:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 1322              		.loc 1 586 0
 1323 005e 0392     		str	r2, [sp, #12]
 587:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 1324              		.loc 1 587 0
 1325 0060 0493     		str	r3, [sp, #16]
 1326              		.loc 1 588 0
 1327 0062 FFF7FEFF 		bl	CRYP_Init
 1328              	.LVL219:
 589:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 590:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
 591:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_IVInit(&AES_CRYP_IVInitStructure);
 1329              		.loc 1 591 0
 1330 0066 06A8     		add	r0, sp, #24
 1331 0068 FFF7FEFF 		bl	CRYP_IVInit
 1332              	.LVL220:
 592:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 593:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* Flush IN/OUT FIFOs */
 594:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_FIFOFlush();
 1333              		.loc 1 594 0
 1334 006c FFF7FEFF 		bl	CRYP_FIFOFlush
 1335              	.LVL221:
 595:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 596:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* Enable Crypto processor */
 597:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(ENABLE);
 1336              		.loc 1 597 0
 1337 0070 0120     		movs	r0, #1
 1338 0072 FFF7FEFF 		bl	CRYP_Cmd
 1339              	.LVL222:
 598:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 599:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   if(CRYP_GetCmdStatus() == DISABLE)
 1340              		.loc 1 599 0
 1341 0076 FFF7FEFF 		bl	CRYP_GetCmdStatus
 1342              	.LVL223:
 1343 007a 68B3     		cbz	r0, .L69
 600:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 601:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* The CRYP peripheral clock is not enabled or the device doesn't embedd 
 602:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****        the CRYP peripheral (please check the device sales type. */
 603:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     return(ERROR);
 604:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
 605:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   
 606:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 1344              		.loc 1 606 0 discriminator 1
 1345 007c B8F1000F 		cmp	r8, #0
 1346 0080 44D0     		beq	.L76
 1347 0082 1A9B     		ldr	r3, [sp, #104]
 1348 0084 03F11004 		add	r4, r3, #16
 1349              	.LVL224:
 1350 0088 1C9B     		ldr	r3, [sp, #112]
 508:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t ivaddr     = (uint32_t)InitVectors;
 1351              		.loc 1 508 0
 1352 008a 0027     		movs	r7, #0
 607:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 608:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 609:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Write the Input block in the IN FIFO */
 610:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 611:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 612:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 613:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 614:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 615:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 616:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 617:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 618:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 619:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     counter = 0;
 1353              		.loc 1 619 0
 1354 008c 3E46     		mov	r6, r7
 1355 008e 03F11005 		add	r5, r3, #16
 1356              	.LVL225:
 1357              	.L75:
 610:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 1358              		.loc 1 610 0
 1359 0092 54F8100C 		ldr	r0, [r4, #-16]
 1360 0096 FFF7FEFF 		bl	CRYP_DataIn
 1361              	.LVL226:
 612:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 1362              		.loc 1 612 0
 1363 009a 54F80C0C 		ldr	r0, [r4, #-12]
 1364 009e FFF7FEFF 		bl	CRYP_DataIn
 1365              	.LVL227:
 614:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 1366              		.loc 1 614 0
 1367 00a2 54F8080C 		ldr	r0, [r4, #-8]
 1368 00a6 FFF7FEFF 		bl	CRYP_DataIn
 1369              	.LVL228:
 616:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 1370              		.loc 1 616 0
 1371 00aa 54F8040C 		ldr	r0, [r4, #-4]
 1372 00ae FFF7FEFF 		bl	CRYP_DataIn
 1373              	.LVL229:
 1374              		.loc 1 619 0
 1375 00b2 0196     		str	r6, [sp, #4]
 1376 00b4 00E0     		b	.L73
 1377              	.LVL230:
 1378              	.L83:
 620:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     do
 621:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 622:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 623:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       counter++;
 624:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 1379              		.loc 1 624 0 discriminator 1
 1380 00b6 90B1     		cbz	r0, .L74
 1381              	.LVL231:
 1382              	.L73:
 622:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       counter++;
 1383              		.loc 1 622 0 discriminator 2
 1384 00b8 1020     		movs	r0, #16
 1385 00ba FFF7FEFF 		bl	CRYP_GetFlagStatus
 1386              	.LVL232:
 623:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 1387              		.loc 1 623 0 discriminator 2
 1388 00be 019B     		ldr	r3, [sp, #4]
 1389 00c0 0133     		adds	r3, r3, #1
 1390 00c2 0193     		str	r3, [sp, #4]
 1391              		.loc 1 624 0 discriminator 2
 1392 00c4 019B     		ldr	r3, [sp, #4]
 1393 00c6 B3F5803F 		cmp	r3, #65536
 1394 00ca F4D1     		bne	.L83
 625:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 626:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     if (busystatus != RESET)
 1395              		.loc 1 626 0
 1396 00cc 38B1     		cbz	r0, .L74
 627:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****    {
 628:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****        status = ERROR;
 1397              		.loc 1 628 0
 1398 00ce 0024     		movs	r4, #0
 1399              	.LVL233:
 1400              	.L71:
 629:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
 630:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     else
 631:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 632:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 633:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       /* Read the Output block from the Output FIFO */
 634:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 635:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 636:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 637:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 638:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 639:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 640:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 641:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 642:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
 643:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
 644:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* Disable Crypto */
 645:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(DISABLE);
 1401              		.loc 1 645 0
 1402 00d0 0020     		movs	r0, #0
 1403 00d2 FFF7FEFF 		bl	CRYP_Cmd
 1404              	.LVL234:
 646:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 647:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   return status;
 1405              		.loc 1 647 0
 1406 00d6 2046     		mov	r0, r4
 1407              	.L69:
 648:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** }
 1408              		.loc 1 648 0
 1409 00d8 13B0     		add	sp, sp, #76
 1410              	.LCFI10:
 1411              		.cfi_remember_state
 1412              		.cfi_def_cfa_offset 28
 1413              		@ sp needed
 1414 00da BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 1415              	.LVL235:
 1416              	.L74:
 1417              	.LCFI11:
 1418              		.cfi_restore_state
 634:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 1419              		.loc 1 634 0
 1420 00de FFF7FEFF 		bl	CRYP_DataOut
 1421              	.LVL236:
 1422 00e2 45F8100C 		str	r0, [r5, #-16]
 1423              	.LVL237:
 636:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 1424              		.loc 1 636 0
 1425 00e6 FFF7FEFF 		bl	CRYP_DataOut
 1426              	.LVL238:
 1427 00ea 45F80C0C 		str	r0, [r5, #-12]
 1428              	.LVL239:
 638:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 1429              		.loc 1 638 0
 1430 00ee FFF7FEFF 		bl	CRYP_DataOut
 1431              	.LVL240:
 1432 00f2 45F8080C 		str	r0, [r5, #-8]
 1433              	.LVL241:
 640:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 1434              		.loc 1 640 0
 1435 00f6 FFF7FEFF 		bl	CRYP_DataOut
 1436              	.LVL242:
 606:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 1437              		.loc 1 606 0
 1438 00fa 1037     		adds	r7, r7, #16
 1439              	.LVL243:
 1440 00fc 4745     		cmp	r7, r8
 640:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 1441              		.loc 1 640 0
 1442 00fe 45F8040C 		str	r0, [r5, #-4]
 1443              	.LVL244:
 1444 0102 04F11004 		add	r4, r4, #16
 1445 0106 05F11005 		add	r5, r5, #16
 606:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 1446              		.loc 1 606 0
 1447 010a C2D3     		bcc	.L75
 1448              	.LVL245:
 1449              	.L76:
 628:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
 1450              		.loc 1 628 0
 1451 010c 0124     		movs	r4, #1
 1452 010e DFE7     		b	.L71
 1453              	.LVL246:
 1454              	.L67:
 584:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
 1455              		.loc 1 584 0
 1456 0110 0023     		movs	r3, #0
 1457 0112 0293     		str	r3, [sp, #8]
 1458 0114 A0E7     		b	.L68
 1459              	.LVL247:
 1460              	.L82:
 518:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 1461              		.loc 1 518 0
 1462 0116 CDF81490 		str	r9, [sp, #20]
 1463              	.LVL248:
 1464              	.LBB318:
 1465              	.LBB319:
 1466              		.loc 2 352 0
 1467 011a 2368     		ldr	r3, [r4]
 1468              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 1469 011c 1BBA     		rev r3, r3
 1470              	@ 0 "" 2
 1471              	.LVL249:
 1472              		.thumb
 1473              	.LBE319:
 1474              	.LBE318:
 519:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1475              		.loc 1 519 0
 1476 011e 0E93     		str	r3, [sp, #56]
 1477              	.LVL250:
 1478              	.LBB320:
 1479              	.LBB321:
 1480              		.loc 2 352 0
 1481 0120 6368     		ldr	r3, [r4, #4]
 1482              	.LVL251:
 1483              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 1484 0122 1BBA     		rev r3, r3
 1485              	@ 0 "" 2
 1486              	.LVL252:
 1487              		.thumb
 1488              	.LBE321:
 1489              	.LBE320:
 521:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1490              		.loc 1 521 0
 1491 0124 0F93     		str	r3, [sp, #60]
 1492              	.LVL253:
 1493              	.LBB322:
 1494              	.LBB323:
 1495              		.loc 2 352 0
 1496 0126 A368     		ldr	r3, [r4, #8]
 1497              	.LVL254:
 1498              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 1499 0128 1BBA     		rev r3, r3
 1500              	@ 0 "" 2
 1501              	.LVL255:
 1502              		.thumb
 1503              	.LBE323:
 1504              	.LBE322:
 523:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1505              		.loc 1 523 0
 1506 012a 1093     		str	r3, [sp, #64]
 1507              	.LVL256:
 1508              	.LBB324:
 1509              	.LBB325:
 1510              		.loc 2 352 0
 1511 012c E368     		ldr	r3, [r4, #12]
 1512              	.LVL257:
 1513              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 1514 012e 1BBA     		rev r3, r3
 1515              	@ 0 "" 2
 1516              	.LVL258:
 1517              		.thumb
 1518              	.LBE325:
 1519              	.LBE324:
 525:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 1520              		.loc 1 525 0
 1521 0130 1193     		str	r3, [sp, #68]
 526:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 192:
 1522              		.loc 1 526 0
 1523 0132 7EE7     		b	.L63
 1524              	.LVL259:
 1525              	.L65:
 542:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 1526              		.loc 1 542 0
 1527 0134 4FF40073 		mov	r3, #512
 1528 0138 0593     		str	r3, [sp, #20]
 1529              	.LVL260:
 1530              	.LBB326:
 1531              	.LBB327:
 1532              		.loc 2 352 0
 1533 013a 2368     		ldr	r3, [r4]
 1534              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 1535 013c 1BBA     		rev r3, r3
 1536              	@ 0 "" 2
 1537              	.LVL261:
 1538              		.thumb
 1539              	.LBE327:
 1540              	.LBE326:
 543:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1541              		.loc 1 543 0
 1542 013e 0A93     		str	r3, [sp, #40]
 1543              	.LVL262:
 1544              	.LBB328:
 1545              	.LBB329:
 1546              		.loc 2 352 0
 1547 0140 6368     		ldr	r3, [r4, #4]
 1548              	.LVL263:
 1549              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 1550 0142 1BBA     		rev r3, r3
 1551              	@ 0 "" 2
 1552              	.LVL264:
 1553              		.thumb
 1554              	.LBE329:
 1555              	.LBE328:
 545:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1556              		.loc 1 545 0
 1557 0144 0B93     		str	r3, [sp, #44]
 1558              	.LVL265:
 1559              	.LBB330:
 1560              	.LBB331:
 1561              		.loc 2 352 0
 1562 0146 A368     		ldr	r3, [r4, #8]
 1563              	.LVL266:
 1564              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 1565 0148 1BBA     		rev r3, r3
 1566              	@ 0 "" 2
 1567              	.LVL267:
 1568              		.thumb
 1569              	.LBE331:
 1570              	.LBE330:
 547:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1571              		.loc 1 547 0
 1572 014a 0C93     		str	r3, [sp, #48]
 1573              	.LVL268:
 1574              	.LBB332:
 1575              	.LBB333:
 1576              		.loc 2 352 0
 1577 014c E368     		ldr	r3, [r4, #12]
 1578              	.LVL269:
 1579              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 1580 014e 1BBA     		rev r3, r3
 1581              	@ 0 "" 2
 1582              	.LVL270:
 1583              		.thumb
 1584              	.LBE333:
 1585              	.LBE332:
 549:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1586              		.loc 1 549 0
 1587 0150 0D93     		str	r3, [sp, #52]
 1588              	.LVL271:
 1589              	.LBB334:
 1590              	.LBB335:
 1591              		.loc 2 352 0
 1592 0152 2369     		ldr	r3, [r4, #16]
 1593              	.LVL272:
 1594              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 1595 0154 1BBA     		rev r3, r3
 1596              	@ 0 "" 2
 1597              	.LVL273:
 1598              		.thumb
 1599              	.LBE335:
 1600              	.LBE334:
 551:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1601              		.loc 1 551 0
 1602 0156 0E93     		str	r3, [sp, #56]
 1603              	.LVL274:
 1604              	.LBB336:
 1605              	.LBB337:
 1606              		.loc 2 352 0
 1607 0158 6369     		ldr	r3, [r4, #20]
 1608              	.LVL275:
 1609              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 1610 015a 1BBA     		rev r3, r3
 1611              	@ 0 "" 2
 1612              	.LVL276:
 1613              		.thumb
 1614              	.LBE337:
 1615              	.LBE336:
 553:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1616              		.loc 1 553 0
 1617 015c 0F93     		str	r3, [sp, #60]
 1618              	.LVL277:
 1619              	.LBB338:
 1620              	.LBB339:
 1621              		.loc 2 352 0
 1622 015e A369     		ldr	r3, [r4, #24]
 1623              	.LVL278:
 1624              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 1625 0160 1BBA     		rev r3, r3
 1626              	@ 0 "" 2
 1627              	.LVL279:
 1628              		.thumb
 1629              	.LBE339:
 1630              	.LBE338:
 555:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1631              		.loc 1 555 0
 1632 0162 1093     		str	r3, [sp, #64]
 1633              	.LVL280:
 1634              	.LBB340:
 1635              	.LBB341:
 1636              		.loc 2 352 0
 1637 0164 E369     		ldr	r3, [r4, #28]
 1638              	.LVL281:
 1639              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 1640 0166 1BBA     		rev r3, r3
 1641              	@ 0 "" 2
 1642              	.LVL282:
 1643              		.thumb
 1644              	.LBE341:
 1645              	.LBE340:
 557:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 1646              		.loc 1 557 0
 1647 0168 1193     		str	r3, [sp, #68]
 558:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     default:
 1648              		.loc 1 558 0
 1649 016a 62E7     		b	.L63
 1650              	.LVL283:
 1651              	.L64:
 528:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 1652              		.loc 1 528 0
 1653 016c 4FF48073 		mov	r3, #256
 1654 0170 0593     		str	r3, [sp, #20]
 1655              	.LVL284:
 1656              	.LBB342:
 1657              	.LBB343:
 1658              		.loc 2 352 0
 1659 0172 2368     		ldr	r3, [r4]
 1660              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 1661 0174 1BBA     		rev r3, r3
 1662              	@ 0 "" 2
 1663              	.LVL285:
 1664              		.thumb
 1665              	.LBE343:
 1666              	.LBE342:
 529:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1667              		.loc 1 529 0
 1668 0176 0C93     		str	r3, [sp, #48]
 1669              	.LVL286:
 1670              	.LBB344:
 1671              	.LBB345:
 1672              		.loc 2 352 0
 1673 0178 6368     		ldr	r3, [r4, #4]
 1674              	.LVL287:
 1675              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 1676 017a 1BBA     		rev r3, r3
 1677              	@ 0 "" 2
 1678              	.LVL288:
 1679              		.thumb
 1680              	.LBE345:
 1681              	.LBE344:
 531:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1682              		.loc 1 531 0
 1683 017c 0D93     		str	r3, [sp, #52]
 1684              	.LVL289:
 1685              	.LBB346:
 1686              	.LBB347:
 1687              		.loc 2 352 0
 1688 017e A368     		ldr	r3, [r4, #8]
 1689              	.LVL290:
 1690              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 1691 0180 1BBA     		rev r3, r3
 1692              	@ 0 "" 2
 1693              	.LVL291:
 1694              		.thumb
 1695              	.LBE347:
 1696              	.LBE346:
 533:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1697              		.loc 1 533 0
 1698 0182 0E93     		str	r3, [sp, #56]
 1699              	.LVL292:
 1700              	.LBB348:
 1701              	.LBB349:
 1702              		.loc 2 352 0
 1703 0184 E368     		ldr	r3, [r4, #12]
 1704              	.LVL293:
 1705              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 1706 0186 1BBA     		rev r3, r3
 1707              	@ 0 "" 2
 1708              	.LVL294:
 1709              		.thumb
 1710              	.LBE349:
 1711              	.LBE348:
 535:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1712              		.loc 1 535 0
 1713 0188 0F93     		str	r3, [sp, #60]
 1714              	.LVL295:
 1715              	.LBB350:
 1716              	.LBB351:
 1717              		.loc 2 352 0
 1718 018a 2369     		ldr	r3, [r4, #16]
 1719              	.LVL296:
 1720              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 1721 018c 1BBA     		rev r3, r3
 1722              	@ 0 "" 2
 1723              	.LVL297:
 1724              		.thumb
 1725              	.LBE351:
 1726              	.LBE350:
 537:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1727              		.loc 1 537 0
 1728 018e 1093     		str	r3, [sp, #64]
 1729              	.LVL298:
 1730              	.LBB352:
 1731              	.LBB353:
 1732              		.loc 2 352 0
 1733 0190 6369     		ldr	r3, [r4, #20]
 1734              	.LVL299:
 1735              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 1736 0192 1BBA     		rev r3, r3
 1737              	@ 0 "" 2
 1738              	.LVL300:
 1739              		.thumb
 1740              	.LBE353:
 1741              	.LBE352:
 539:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 1742              		.loc 1 539 0
 1743 0194 1193     		str	r3, [sp, #68]
 540:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 256:
 1744              		.loc 1 540 0
 1745 0196 4CE7     		b	.L63
 1746              		.cfi_endproc
 1747              	.LFE112:
 1749              		.section	.text.CRYP_AES_GCM,"ax",%progbits
 1750              		.align	2
 1751              		.global	CRYP_AES_GCM
 1752              		.thumb
 1753              		.thumb_func
 1755              	CRYP_AES_GCM:
 1756              	.LFB113:
 649:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 650:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** /**
 651:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @brief  Encrypt and decrypt using AES in GCM Mode. The GCM and CCM modes
 652:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *         are available only on STM32F437x Devices.
 653:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Mode: encryption or decryption Mode.
 654:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          This parameter can be one of the following values:
 655:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_ENCRYPT: Encryption
 656:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_DECRYPT: Decryption
 657:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  InitVectors: Initialisation Vectors used for AES algorithm.
 658:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Key: Key used for AES algorithm.
 659:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Keysize: length of the Key, must be a 128, 192 or 256.
 660:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Input: pointer to the Input buffer.
 661:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Ilength: length of the Input buffer in bytes, must be a multiple of 16.
 662:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Header: pointer to the header buffer.
 663:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Hlength: length of the header buffer in bytes, must be a multiple of 16.  
 664:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Output: pointer to the returned buffer.
 665:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  AuthTAG: pointer to the authentication TAG buffer.
 666:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @retval An ErrorStatus enumeration value:
 667:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          - SUCCESS: Operation done
 668:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          - ERROR: Operation failed
 669:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   */
 670:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** ErrorStatus CRYP_AES_GCM(uint8_t Mode, uint8_t InitVectors[16],
 671:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****                          uint8_t *Key, uint16_t Keysize,
 672:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****                          uint8_t *Input, uint32_t ILength,
 673:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****                          uint8_t *Header, uint32_t HLength,
 674:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****                          uint8_t *Output, uint8_t *AuthTAG)
 675:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** {
 1757              		.loc 1 675 0
 1758              		.cfi_startproc
 1759              		@ args = 24, pretend = 0, frame = 80
 1760              		@ frame_needed = 0, uses_anonymous_args = 0
 1761              	.LVL301:
 1762 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 1763              	.LCFI12:
 1764              		.cfi_def_cfa_offset 36
 1765              		.cfi_offset 4, -36
 1766              		.cfi_offset 5, -32
 1767              		.cfi_offset 6, -28
 1768              		.cfi_offset 7, -24
 1769              		.cfi_offset 8, -20
 1770              		.cfi_offset 9, -16
 1771              		.cfi_offset 10, -12
 1772              		.cfi_offset 11, -8
 1773              		.cfi_offset 14, -4
 1774 0004 95B0     		sub	sp, sp, #84
 1775              	.LCFI13:
 1776              		.cfi_def_cfa_offset 120
 1777              		.loc 1 675 0
 1778 0006 9A46     		mov	r10, r3
 1779 0008 1F9E     		ldr	r6, [sp, #124]
 1780 000a 219F     		ldr	r7, [sp, #132]
 676:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
 677:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
 678:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
 679:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   __IO uint32_t counter = 0;
 680:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t busystatus = 0;
 681:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   ErrorStatus status = SUCCESS;
 682:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 683:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t inputaddr  = (uint32_t)Input;
 684:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t outputaddr = (uint32_t)Output;
 685:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t ivaddr     = (uint32_t)InitVectors;
 686:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t headeraddr = (uint32_t)Header;
 687:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t tagaddr = (uint32_t)AuthTAG;
 688:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint64_t headerlength = HLength * 8;/* header length in bits */
 689:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint64_t inputlength = ILength * 8;/* input length in bits */
 1781              		.loc 1 689 0
 1782 000c F300     		lsls	r3, r6, #3
 1783              	.LVL302:
 675:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
 1784              		.loc 1 675 0
 1785 000e 8146     		mov	r9, r0
 679:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t busystatus = 0;
 1786              		.loc 1 679 0
 1787 0010 4FF00008 		mov	r8, #0
 690:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t loopcounter = 0;
 691:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 692:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* Crypto structures initialisation*/
 693:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 1788              		.loc 1 693 0
 1789 0014 0CA8     		add	r0, sp, #48
 1790              	.LVL303:
 675:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
 1791              		.loc 1 675 0
 1792 0016 0D46     		mov	r5, r1
 1793 0018 1446     		mov	r4, r2
 689:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t loopcounter = 0;
 1794              		.loc 1 689 0
 1795 001a 0193     		str	r3, [sp, #4]
 679:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t busystatus = 0;
 1796              		.loc 1 679 0
 1797 001c CDF80C80 		str	r8, [sp, #12]
 1798              	.LVL304:
 1799              		.loc 1 693 0
 1800 0020 FFF7FEFF 		bl	CRYP_KeyStructInit
 1801              	.LVL305:
 694:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 695:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   switch(Keysize)
 1802              		.loc 1 695 0
 1803 0024 BAF1C00F 		cmp	r10, #192
 688:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint64_t inputlength = ILength * 8;/* input length in bits */
 1804              		.loc 1 688 0
 1805 0028 4FEAC70B 		lsl	fp, r7, #3
 1806              	.LVL306:
 1807              		.loc 1 695 0
 1808 002c 00F03F81 		beq	.L86
 1809 0030 BAF5807F 		cmp	r10, #256
 1810 0034 00F05181 		beq	.L87
 1811 0038 BAF1800F 		cmp	r10, #128
 1812 003c 00F0A880 		beq	.L181
 1813              	.LVL307:
 1814              	.L85:
 1815              	.LBB354:
 1816              	.LBB355:
 1817              		.loc 2 352 0
 1818 0040 2B68     		ldr	r3, [r5]
 1819              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 1820 0042 1BBA     		rev r3, r3
 1821              	@ 0 "" 2
 1822              	.LVL308:
 1823              		.thumb
 1824              	.LBE355:
 1825              	.LBE354:
 696:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 697:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 128:
 698:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
 699:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 700:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 701:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 702:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 703:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 704:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 705:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 706:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 707:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 192:
 708:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
 709:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 710:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 711:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 712:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 713:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 714:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 715:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 716:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 717:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 718:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 719:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 720:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 721:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 256:
 722:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
 723:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 724:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 725:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 726:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 727:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 728:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 729:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 730:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 731:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 732:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 733:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 734:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 735:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 736:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 737:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 738:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 739:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     default:
 740:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 741:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
 742:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   
 743:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
 744:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
 1826              		.loc 1 744 0
 1827 0044 0893     		str	r3, [sp, #32]
 1828              	.LVL309:
 1829              	.LBB356:
 1830              	.LBB357:
 1831              		.loc 2 352 0
 1832 0046 6B68     		ldr	r3, [r5, #4]
 1833              	.LVL310:
 1834              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 1835 0048 1BBA     		rev r3, r3
 1836              	@ 0 "" 2
 1837              	.LVL311:
 1838              		.thumb
 1839              	.LBE357:
 1840              	.LBE356:
 745:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 746:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
 1841              		.loc 1 746 0
 1842 004a 0993     		str	r3, [sp, #36]
 1843              	.LVL312:
 1844              	.LBB358:
 1845              	.LBB359:
 1846              		.loc 2 352 0
 1847 004c AB68     		ldr	r3, [r5, #8]
 1848              	.LVL313:
 1849              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 1850 004e 1BBA     		rev r3, r3
 1851              	@ 0 "" 2
 1852              	.LVL314:
 1853              		.thumb
 1854              	.LBE359:
 1855              	.LBE358:
 747:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 748:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Left = __REV(*(uint32_t*)(ivaddr));
 1856              		.loc 1 748 0
 1857 0050 0A93     		str	r3, [sp, #40]
 1858              	.LVL315:
 1859              	.LBB360:
 1860              	.LBB361:
 1861              		.loc 2 352 0
 1862 0052 EB68     		ldr	r3, [r5, #12]
 1863              	.LVL316:
 1864              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 1865 0054 1BBA     		rev r3, r3
 1866              	@ 0 "" 2
 1867              	.LVL317:
 1868              		.thumb
 1869              	.LBE361:
 1870              	.LBE360:
 749:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 750:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Right= __REV(*(uint32_t*)(ivaddr));
 751:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   
 752:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Encryption ------------------*/
 753:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   if(Mode == MODE_ENCRYPT) /* AES encryption */
 1871              		.loc 1 753 0
 1872 0056 B9F1010F 		cmp	r9, #1
 750:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   
 1873              		.loc 1 750 0
 1874 005a 0B93     		str	r3, [sp, #44]
 1875              		.loc 1 753 0
 1876 005c 00F0A780 		beq	.L182
 754:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 755:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Flush IN/OUT FIFOs */
 756:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_FIFOFlush();
 757:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
 758:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Key Initialisation */
 759:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 760:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
 761:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* CRYP Initialization Vectors */
 762:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_IVInit(&AES_CRYP_IVInitStructure);
 763:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
 764:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Key preparation for decryption process */
 765:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Encrypt;
 766:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_GCM;
 767:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 768:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 769:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
 770:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /***************************** Init phase *********************************/
 771:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Select init phase */
 772:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Init);
 773:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
 774:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
 775:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 776:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
 777:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Wait for CRYPEN bit to be 0 */
 778:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     while(CRYP_GetCmdStatus() == ENABLE)
 779:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 780:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
 781:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
 782:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /***************************** header phase *******************************/
 783:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     if(HLength != 0)
 784:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 785:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       /* Select header phase */
 786:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Header);
 787:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       
 788:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
 789:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
 790:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       
 791:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
 792:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
 793:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****          /* The CRYP peripheral clock is not enabled or the device doesn't embedd 
 794:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****             the CRYP peripheral (please check the device sales type. */
 795:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****          return(ERROR);
 796:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       }
 797:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       
 798:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; (loopcounter < HLength); loopcounter+=16)
 799:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
 800:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
 801:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
 802:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         {
 803:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         }
 804:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         
 805:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
 806:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 807:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 808:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 809:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 810:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 811:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 812:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 813:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 814:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       }
 815:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       
 816:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       /* Wait until the complete message has been processed */
 817:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       counter = 0;
 818:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       do
 819:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
 820:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 821:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         counter++;
 822:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 823:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 824:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       if (busystatus != RESET)
 825:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
 826:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         status = ERROR;
 827:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       }
 828:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
 829:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
 830:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /**************************** payload phase *******************************/
 831:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     if(ILength != 0)
 832:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 833:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       /* Select payload phase */
 834:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Payload);
 835:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       
 836:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
 837:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
 838:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       
 839:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
 840:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
 841:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         /* The CRYP peripheral clock is not enabled or the device doesn't embedd 
 842:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****            the CRYP peripheral (please check the device sales type. */
 843:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         return(ERROR);
 844:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       }
 845:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       
 846:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; ((loopcounter < ILength) && (status != ERROR)); loopcounter+=16)
 847:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
 848:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
 849:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
 850:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         {
 851:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         }
 852:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
 853:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 854:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 855:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 856:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 857:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 858:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 859:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 860:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 861:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         
 862:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         /* Wait until the complete message has been processed */
 863:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         counter = 0;
 864:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         do
 865:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         {
 866:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 867:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           counter++;
 868:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 869:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 870:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         if (busystatus != RESET)
 871:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         {
 872:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           status = ERROR;
 873:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         }
 874:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         else
 875:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         {
 876:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           /* Wait until the OFNE flag is reset */
 877:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
 878:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           {
 879:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           }
 880:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           
 881:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           /* Read the Output block from the Output FIFO */
 882:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 883:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 884:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 885:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 886:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 887:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 888:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 889:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 890:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         }
 891:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       }
 892:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
 893:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
 894:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /***************************** final phase ********************************/
 895:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Select final phase */
 896:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Final);
 897:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
 898:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
 899:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 900:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
 901:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     if(CRYP_GetCmdStatus() == DISABLE)
 902:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 903:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       /* The CRYP peripheral clock is not enabled or the device doesn't embedd 
 904:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****          the CRYP peripheral (please check the device sales type. */
 905:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       return(ERROR);
 906:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
 907:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
 908:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Write number of bits concatenated with header in the IN FIFO */
 909:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(headerlength>>32));
 910:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(headerlength));
 911:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength>>32));
 912:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength));
 913:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Wait until the OFNE flag is reset */
 914:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
 915:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 916:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
 917:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
 918:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     tagaddr = (uint32_t)AuthTAG;
 919:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Read the Auth TAG in the IN FIFO */
 920:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 921:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 922:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 923:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 924:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 925:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 926:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 927:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 928:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
 929:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Decryption ------------------*/
 930:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   else /* AES decryption */
 931:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 932:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Flush IN/OUT FIFOs */
 933:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_FIFOFlush();
 1877              		.loc 1 933 0
 1878 0060 FFF7FEFF 		bl	CRYP_FIFOFlush
 1879              	.LVL318:
 934:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
 935:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Key Initialisation */
 936:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 1880              		.loc 1 936 0
 1881 0064 0CA8     		add	r0, sp, #48
 1882 0066 FFF7FEFF 		bl	CRYP_KeyInit
 1883              	.LVL319:
 937:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
 938:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* CRYP Initialization Vectors */
 939:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_IVInit(&AES_CRYP_IVInitStructure);
 1884              		.loc 1 939 0
 1885 006a 08A8     		add	r0, sp, #32
 1886 006c FFF7FEFF 		bl	CRYP_IVInit
 1887              	.LVL320:
 940:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
 941:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Key preparation for decryption process */
 942:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 1888              		.loc 1 942 0
 1889 0070 0421     		movs	r1, #4
 943:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_GCM;
 1890              		.loc 1 943 0
 1891 0072 4FF40022 		mov	r2, #524288
 944:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 1892              		.loc 1 944 0
 1893 0076 8023     		movs	r3, #128
 945:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 1894              		.loc 1 945 0
 1895 0078 04A8     		add	r0, sp, #16
 942:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_GCM;
 1896              		.loc 1 942 0
 1897 007a 0491     		str	r1, [sp, #16]
 943:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 1898              		.loc 1 943 0
 1899 007c 0592     		str	r2, [sp, #20]
 944:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 1900              		.loc 1 944 0
 1901 007e 0693     		str	r3, [sp, #24]
 1902              		.loc 1 945 0
 1903 0080 FFF7FEFF 		bl	CRYP_Init
 1904              	.LVL321:
 946:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
 947:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /***************************** Init phase *********************************/
 948:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Select init phase */
 949:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Init);
 1905              		.loc 1 949 0
 1906 0084 0020     		movs	r0, #0
 1907 0086 FFF7FEFF 		bl	CRYP_PhaseConfig
 1908              	.LVL322:
 950:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
 951:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
 952:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 1909              		.loc 1 952 0
 1910 008a 0120     		movs	r0, #1
 1911 008c FFF7FEFF 		bl	CRYP_Cmd
 1912              	.LVL323:
 1913              	.L111:
 953:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
 954:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Wait for CRYPEN bit to be 0 */
 955:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     while(CRYP_GetCmdStatus() == ENABLE)
 1914              		.loc 1 955 0 discriminator 1
 1915 0090 FFF7FEFF 		bl	CRYP_GetCmdStatus
 1916              	.LVL324:
 1917 0094 0128     		cmp	r0, #1
 1918 0096 FBD0     		beq	.L111
 956:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 957:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
 958:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
 959:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /***************************** header phase *******************************/
 960:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     if(HLength != 0)
 1919              		.loc 1 960 0
 1920 0098 002F     		cmp	r7, #0
 1921 009a 40F03A81 		bne	.L112
 1922              	.LVL325:
 1923              	.L118:
 681:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 1924              		.loc 1 681 0
 1925 009e 0124     		movs	r4, #1
 1926              	.LVL326:
 961:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 962:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       /* Select header phase */
 963:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Header);
 964:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       
 965:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
 966:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
 967:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       
 968:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
 969:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
 970:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         /* The CRYP peripheral clock is not enabled or the device doesn't embedd 
 971:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****            the CRYP peripheral (please check the device sales type. */
 972:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         return(ERROR);
 973:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       }
 974:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       
 975:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; (loopcounter < HLength); loopcounter+=16)
 976:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
 977:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
 978:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
 979:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         {
 980:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         }
 981:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         
 982:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
 983:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 984:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 985:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 986:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 987:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 988:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 989:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 990:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 991:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       }
 992:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       
 993:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       /* Wait until the complete message has been processed */
 994:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       counter = 0;
 995:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       do
 996:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
 997:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 998:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         counter++;
 999:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
1000:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
1001:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       if (busystatus != RESET)
1002:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
1003:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         status = ERROR;
1004:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       }
1005:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
1006:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
1007:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /**************************** payload phase *******************************/
1008:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     if(ILength != 0)
 1927              		.loc 1 1008 0
 1928 00a0 002E     		cmp	r6, #0
 1929 00a2 3CD0     		beq	.L119
 1930              	.L187:
1009:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
1010:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       /* Select payload phase */
1011:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Payload);
 1931              		.loc 1 1011 0
 1932 00a4 4FF40030 		mov	r0, #131072
 1933 00a8 FFF7FEFF 		bl	CRYP_PhaseConfig
 1934              	.LVL327:
1012:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
1013:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
1014:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
 1935              		.loc 1 1014 0
 1936 00ac 0120     		movs	r0, #1
 1937 00ae FFF7FEFF 		bl	CRYP_Cmd
 1938              	.LVL328:
1015:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       
1016:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
 1939              		.loc 1 1016 0
 1940 00b2 FFF7FEFF 		bl	CRYP_GetCmdStatus
 1941              	.LVL329:
 1942 00b6 0028     		cmp	r0, #0
 1943 00b8 3BD0     		beq	.L101
 1944              	.LVL330:
1017:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
1018:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         /* The CRYP peripheral clock is not enabled or the device doesn't embedd 
1019:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****            the CRYP peripheral (please check the device sales type. */
1020:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         return(ERROR);
1021:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       }
1022:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       
1023:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; ((loopcounter < ILength) && (status != ERROR)); loopcounter+=16)
 1945              		.loc 1 1023 0 discriminator 1
 1946 00ba 7CB3     		cbz	r4, .L125
 1947 00bc 1E9B     		ldr	r3, [sp, #120]
 1948 00be 03F11004 		add	r4, r3, #16
 1949              	.LVL331:
 1950 00c2 229B     		ldr	r3, [sp, #136]
 1951              		.loc 1 1023 0 is_stmt 0
 1952 00c4 4FF00008 		mov	r8, #0
1024:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
1025:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
1026:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
1027:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         {
1028:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         }
1029:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
1030:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1031:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1032:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1033:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1034:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1035:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1036:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1037:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1038:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         
1039:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         /* Wait until the complete message has been processed */
1040:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         counter = 0;
 1953              		.loc 1 1040 0 is_stmt 1
 1954 00c8 4746     		mov	r7, r8
 1955 00ca 03F11005 		add	r5, r3, #16
 1956              	.LVL332:
 1957              	.L121:
1026:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         {
 1958              		.loc 1 1026 0 discriminator 1
 1959 00ce 0120     		movs	r0, #1
 1960 00d0 FFF7FEFF 		bl	CRYP_GetFlagStatus
 1961              	.LVL333:
 1962 00d4 0028     		cmp	r0, #0
 1963 00d6 FAD0     		beq	.L121
1030:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 1964              		.loc 1 1030 0
 1965 00d8 54F8100C 		ldr	r0, [r4, #-16]
 1966 00dc FFF7FEFF 		bl	CRYP_DataIn
 1967              	.LVL334:
1032:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 1968              		.loc 1 1032 0
 1969 00e0 54F80C0C 		ldr	r0, [r4, #-12]
 1970 00e4 FFF7FEFF 		bl	CRYP_DataIn
 1971              	.LVL335:
1034:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 1972              		.loc 1 1034 0
 1973 00e8 54F8080C 		ldr	r0, [r4, #-8]
 1974 00ec FFF7FEFF 		bl	CRYP_DataIn
 1975              	.LVL336:
1036:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 1976              		.loc 1 1036 0
 1977 00f0 54F8040C 		ldr	r0, [r4, #-4]
 1978 00f4 FFF7FEFF 		bl	CRYP_DataIn
 1979              	.LVL337:
 1980              		.loc 1 1040 0
 1981 00f8 0397     		str	r7, [sp, #12]
 1982 00fa 02E0     		b	.L123
 1983              	.LVL338:
 1984              	.L183:
1041:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         do
1042:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         {
1043:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
1044:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           counter++;
1045:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 1985              		.loc 1 1045 0 discriminator 1
 1986 00fc 0028     		cmp	r0, #0
 1987 00fe 00F04981 		beq	.L161
 1988              	.LVL339:
 1989              	.L123:
1043:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           counter++;
 1990              		.loc 1 1043 0 discriminator 2
 1991 0102 1020     		movs	r0, #16
 1992 0104 FFF7FEFF 		bl	CRYP_GetFlagStatus
 1993              	.LVL340:
1044:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 1994              		.loc 1 1044 0 discriminator 2
 1995 0108 039B     		ldr	r3, [sp, #12]
 1996 010a 0133     		adds	r3, r3, #1
 1997 010c 0393     		str	r3, [sp, #12]
 1998              		.loc 1 1045 0 discriminator 2
 1999 010e 039B     		ldr	r3, [sp, #12]
 2000 0110 B3F5803F 		cmp	r3, #65536
 2001 0114 F2D1     		bne	.L183
1046:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
1047:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         if (busystatus != RESET)
 2002              		.loc 1 1047 0
 2003 0116 0028     		cmp	r0, #0
 2004 0118 00F03C81 		beq	.L161
 2005              	.LVL341:
 2006              	.L125:
1023:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
 2007              		.loc 1 1023 0
 2008 011c 0024     		movs	r4, #0
 2009              	.L119:
 2010              	.LVL342:
1048:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         {
1049:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           status = ERROR;
1050:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         }
1051:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         else
1052:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         {
1053:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           /* Wait until the OFNE flag is reset */
1054:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
1055:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           {
1056:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           }
1057:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           
1058:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           /* Read the Output block from the Output FIFO */
1059:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
1060:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
1061:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
1062:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
1063:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
1064:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
1065:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
1066:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
1067:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         }
1068:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       }
1069:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
1070:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
1071:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /***************************** final phase ********************************/
1072:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Select final phase */
1073:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Final);
 2011              		.loc 1 1073 0
 2012 011e 4FF44030 		mov	r0, #196608
 2013 0122 FFF7FEFF 		bl	CRYP_PhaseConfig
 2014              	.LVL343:
1074:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
1075:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
1076:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 2015              		.loc 1 1076 0
 2016 0126 0120     		movs	r0, #1
 2017 0128 FFF7FEFF 		bl	CRYP_Cmd
 2018              	.LVL344:
1077:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
1078:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     if(CRYP_GetCmdStatus() == DISABLE)
 2019              		.loc 1 1078 0
 2020 012c FFF7FEFF 		bl	CRYP_GetCmdStatus
 2021              	.LVL345:
 2022 0130 18B9     		cbnz	r0, .L184
 2023              	.LVL346:
 2024              	.L101:
 795:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       }
 2025              		.loc 1 795 0
 2026 0132 0020     		movs	r0, #0
1079:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
1080:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       /* The CRYP peripheral clock is not enabled or the device doesn't embedd 
1081:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****          the CRYP peripheral (please check the device sales type. */
1082:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       return(ERROR);
1083:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
1084:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
1085:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Write number of bits concatenated with header in the IN FIFO */
1086:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(headerlength>>32));
1087:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(headerlength));
1088:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength>>32));
1089:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength));
1090:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Wait until the OFNE flag is reset */
1091:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
1092:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
1093:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
1094:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
1095:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     tagaddr = (uint32_t)AuthTAG;
1096:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Read the Auth TAG in the IN FIFO */
1097:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
1098:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
1099:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
1100:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
1101:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
1102:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
1103:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
1104:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
1105:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
1106:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* Disable Crypto */
1107:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(DISABLE);
1108:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
1109:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   return status;
1110:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** }
 2027              		.loc 1 1110 0
 2028 0134 15B0     		add	sp, sp, #84
 2029              	.LCFI14:
 2030              		.cfi_remember_state
 2031              		.cfi_def_cfa_offset 36
 2032              		@ sp needed
 2033 0136 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 2034              	.LVL347:
 2035              	.L184:
 2036              	.LCFI15:
 2037              		.cfi_restore_state
 2038              	.LBB362:
 2039              	.LBB363:
 2040              		.loc 2 352 0
 2041 013a 0025     		movs	r5, #0
 2042              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 2043 013c 28BA     		rev r0, r5
 2044              	@ 0 "" 2
 2045              	.LVL348:
 2046              		.thumb
 2047              	.LBE363:
 2048              	.LBE362:
1086:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(headerlength));
 2049              		.loc 1 1086 0
 2050 013e FFF7FEFF 		bl	CRYP_DataIn
 2051              	.LVL349:
 2052              	.LBB364:
 2053              	.LBB365:
 2054              		.loc 2 352 0
 2055              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 2056 0142 9BFA8BF0 		rev r0, fp
 2057              	@ 0 "" 2
 2058              	.LVL350:
 2059              		.thumb
 2060              	.LBE365:
 2061              	.LBE364:
1087:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength>>32));
 2062              		.loc 1 1087 0
 2063 0146 FFF7FEFF 		bl	CRYP_DataIn
 2064              	.LVL351:
 2065              	.LBB366:
 2066              	.LBB367:
 2067              		.loc 2 352 0
 2068              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 2069 014a 28BA     		rev r0, r5
 2070              	@ 0 "" 2
 2071              	.LVL352:
 2072              		.thumb
 2073              	.LBE367:
 2074              	.LBE366:
1088:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength));
 2075              		.loc 1 1088 0
 2076 014c FFF7FEFF 		bl	CRYP_DataIn
 2077              	.LVL353:
 2078              	.LBB368:
 2079              	.LBB369:
 2080              		.loc 2 352 0
 2081 0150 019B     		ldr	r3, [sp, #4]
 2082              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 2083 0152 18BA     		rev r0, r3
 2084              	@ 0 "" 2
 2085              	.LVL354:
 2086              		.thumb
 2087              	.LBE369:
 2088              	.LBE368:
1089:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Wait until the OFNE flag is reset */
 2089              		.loc 1 1089 0
 2090 0154 FFF7FEFF 		bl	CRYP_DataIn
 2091              	.LVL355:
 2092              	.L127:
1091:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 2093              		.loc 1 1091 0 discriminator 1
 2094 0158 0420     		movs	r0, #4
 2095 015a FFF7FEFF 		bl	CRYP_GetFlagStatus
 2096              	.LVL356:
 2097 015e 0028     		cmp	r0, #0
 2098 0160 FAD0     		beq	.L127
 2099              	.LVL357:
 2100              	.L180:
1097:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 2101              		.loc 1 1097 0
 2102 0162 FFF7FEFF 		bl	CRYP_DataOut
 2103              	.LVL358:
 2104 0166 239B     		ldr	r3, [sp, #140]
 2105 0168 1860     		str	r0, [r3]
 2106              	.LVL359:
1099:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 2107              		.loc 1 1099 0
 2108 016a FFF7FEFF 		bl	CRYP_DataOut
 2109              	.LVL360:
 2110 016e 239B     		ldr	r3, [sp, #140]
 2111 0170 5860     		str	r0, [r3, #4]
 2112              	.LVL361:
1101:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 2113              		.loc 1 1101 0
 2114 0172 FFF7FEFF 		bl	CRYP_DataOut
 2115              	.LVL362:
 2116 0176 239B     		ldr	r3, [sp, #140]
 2117 0178 9860     		str	r0, [r3, #8]
 2118              	.LVL363:
1103:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 2119              		.loc 1 1103 0
 2120 017a FFF7FEFF 		bl	CRYP_DataOut
 2121              	.LVL364:
 2122 017e 239B     		ldr	r3, [sp, #140]
 2123 0180 D860     		str	r0, [r3, #12]
 2124              	.LVL365:
1107:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 2125              		.loc 1 1107 0
 2126 0182 0020     		movs	r0, #0
 2127 0184 FFF7FEFF 		bl	CRYP_Cmd
 2128              	.LVL366:
1109:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** }
 2129              		.loc 1 1109 0
 2130 0188 2046     		mov	r0, r4
 2131              		.loc 1 1110 0
 2132 018a 15B0     		add	sp, sp, #84
 2133              	.LCFI16:
 2134              		.cfi_remember_state
 2135              		.cfi_def_cfa_offset 36
 2136              		@ sp needed
 2137 018c BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 2138              	.LVL367:
 2139              	.L181:
 2140              	.LCFI17:
 2141              		.cfi_restore_state
 698:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 2142              		.loc 1 698 0
 2143 0190 CDF81C80 		str	r8, [sp, #28]
 2144              	.LVL368:
 2145              	.LBB370:
 2146              	.LBB371:
 2147              		.loc 2 352 0
 2148 0194 2368     		ldr	r3, [r4]
 2149              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 2150 0196 1BBA     		rev r3, r3
 2151              	@ 0 "" 2
 2152              	.LVL369:
 2153              		.thumb
 2154              	.LBE371:
 2155              	.LBE370:
 699:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2156              		.loc 1 699 0
 2157 0198 1093     		str	r3, [sp, #64]
 2158              	.LVL370:
 2159              	.LBB372:
 2160              	.LBB373:
 2161              		.loc 2 352 0
 2162 019a 6368     		ldr	r3, [r4, #4]
 2163              	.LVL371:
 2164              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 2165 019c 1BBA     		rev r3, r3
 2166              	@ 0 "" 2
 2167              	.LVL372:
 2168              		.thumb
 2169              	.LBE373:
 2170              	.LBE372:
 701:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2171              		.loc 1 701 0
 2172 019e 1193     		str	r3, [sp, #68]
 2173              	.LVL373:
 2174              	.LBB374:
 2175              	.LBB375:
 2176              		.loc 2 352 0
 2177 01a0 A368     		ldr	r3, [r4, #8]
 2178              	.LVL374:
 2179              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 2180 01a2 1BBA     		rev r3, r3
 2181              	@ 0 "" 2
 2182              	.LVL375:
 2183              		.thumb
 2184              	.LBE375:
 2185              	.LBE374:
 703:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2186              		.loc 1 703 0
 2187 01a4 1293     		str	r3, [sp, #72]
 2188              	.LVL376:
 2189              	.LBB376:
 2190              	.LBB377:
 2191              		.loc 2 352 0
 2192 01a6 E368     		ldr	r3, [r4, #12]
 2193              	.LVL377:
 2194              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 2195 01a8 1BBA     		rev r3, r3
 2196              	@ 0 "" 2
 2197              	.LVL378:
 2198              		.thumb
 2199              	.LBE377:
 2200              	.LBE376:
 705:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 2201              		.loc 1 705 0
 2202 01aa 1393     		str	r3, [sp, #76]
 706:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 192:
 2203              		.loc 1 706 0
 2204 01ac 48E7     		b	.L85
 2205              	.LVL379:
 2206              	.L182:
 756:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
 2207              		.loc 1 756 0
 2208 01ae FFF7FEFF 		bl	CRYP_FIFOFlush
 2209              	.LVL380:
 759:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
 2210              		.loc 1 759 0
 2211 01b2 0CA8     		add	r0, sp, #48
 2212 01b4 FFF7FEFF 		bl	CRYP_KeyInit
 2213              	.LVL381:
 762:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
 2214              		.loc 1 762 0
 2215 01b8 08A8     		add	r0, sp, #32
 2216 01ba FFF7FEFF 		bl	CRYP_IVInit
 2217              	.LVL382:
 765:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_GCM;
 2218              		.loc 1 765 0
 2219 01be 0024     		movs	r4, #0
 2220              	.LVL383:
 766:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 2221              		.loc 1 766 0
 2222 01c0 4FF40022 		mov	r2, #524288
 767:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 2223              		.loc 1 767 0
 2224 01c4 8023     		movs	r3, #128
 768:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
 2225              		.loc 1 768 0
 2226 01c6 04A8     		add	r0, sp, #16
 766:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 2227              		.loc 1 766 0
 2228 01c8 0592     		str	r2, [sp, #20]
 767:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 2229              		.loc 1 767 0
 2230 01ca 0693     		str	r3, [sp, #24]
 765:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_GCM;
 2231              		.loc 1 765 0
 2232 01cc 0494     		str	r4, [sp, #16]
 768:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
 2233              		.loc 1 768 0
 2234 01ce FFF7FEFF 		bl	CRYP_Init
 2235              	.LVL384:
 772:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
 2236              		.loc 1 772 0
 2237 01d2 2046     		mov	r0, r4
 2238 01d4 FFF7FEFF 		bl	CRYP_PhaseConfig
 2239              	.LVL385:
 775:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
 2240              		.loc 1 775 0
 2241 01d8 4846     		mov	r0, r9
 2242 01da FFF7FEFF 		bl	CRYP_Cmd
 2243              	.LVL386:
 2244              	.L90:
 778:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 2245              		.loc 1 778 0 discriminator 1
 2246 01de FFF7FEFF 		bl	CRYP_GetCmdStatus
 2247              	.LVL387:
 2248 01e2 0128     		cmp	r0, #1
 2249 01e4 FBD0     		beq	.L90
 783:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 2250              		.loc 1 783 0
 2251 01e6 002F     		cmp	r7, #0
 2252 01e8 40F01481 		bne	.L91
 2253              	.LVL388:
 2254              	.L99:
 681:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 2255              		.loc 1 681 0
 2256 01ec 0124     		movs	r4, #1
 2257              	.LVL389:
 831:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 2258              		.loc 1 831 0
 2259 01ee 002E     		cmp	r6, #0
 2260 01f0 3CD0     		beq	.L100
 2261              	.L189:
 834:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       
 2262              		.loc 1 834 0
 2263 01f2 4FF40030 		mov	r0, #131072
 2264 01f6 FFF7FEFF 		bl	CRYP_PhaseConfig
 2265              	.LVL390:
 837:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       
 2266              		.loc 1 837 0
 2267 01fa 0120     		movs	r0, #1
 2268 01fc FFF7FEFF 		bl	CRYP_Cmd
 2269              	.LVL391:
 839:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
 2270              		.loc 1 839 0
 2271 0200 FFF7FEFF 		bl	CRYP_GetCmdStatus
 2272              	.LVL392:
 2273 0204 0028     		cmp	r0, #0
 2274 0206 94D0     		beq	.L101
 2275              	.LVL393:
 846:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
 2276              		.loc 1 846 0 discriminator 1
 2277 0208 7CB3     		cbz	r4, .L107
 2278 020a 1E9B     		ldr	r3, [sp, #120]
 2279 020c 03F11004 		add	r4, r3, #16
 2280              	.LVL394:
 2281 0210 229B     		ldr	r3, [sp, #136]
 846:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
 2282              		.loc 1 846 0 is_stmt 0
 2283 0212 4FF00008 		mov	r8, #0
 863:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         do
 2284              		.loc 1 863 0 is_stmt 1
 2285 0216 4746     		mov	r7, r8
 2286 0218 03F11005 		add	r5, r3, #16
 2287              	.LVL395:
 2288              	.L103:
 849:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         {
 2289              		.loc 1 849 0 discriminator 1
 2290 021c 0120     		movs	r0, #1
 2291 021e FFF7FEFF 		bl	CRYP_GetFlagStatus
 2292              	.LVL396:
 2293 0222 0028     		cmp	r0, #0
 2294 0224 FAD0     		beq	.L103
 853:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 2295              		.loc 1 853 0
 2296 0226 54F8100C 		ldr	r0, [r4, #-16]
 2297 022a FFF7FEFF 		bl	CRYP_DataIn
 2298              	.LVL397:
 855:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 2299              		.loc 1 855 0
 2300 022e 54F80C0C 		ldr	r0, [r4, #-12]
 2301 0232 FFF7FEFF 		bl	CRYP_DataIn
 2302              	.LVL398:
 857:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 2303              		.loc 1 857 0
 2304 0236 54F8080C 		ldr	r0, [r4, #-8]
 2305 023a FFF7FEFF 		bl	CRYP_DataIn
 2306              	.LVL399:
 859:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 2307              		.loc 1 859 0
 2308 023e 54F8040C 		ldr	r0, [r4, #-4]
 2309 0242 FFF7FEFF 		bl	CRYP_DataIn
 2310              	.LVL400:
 863:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         do
 2311              		.loc 1 863 0
 2312 0246 0397     		str	r7, [sp, #12]
 2313 0248 02E0     		b	.L105
 2314              	.LVL401:
 2315              	.L185:
 868:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 2316              		.loc 1 868 0 discriminator 1
 2317 024a 0028     		cmp	r0, #0
 2318 024c 00F0C280 		beq	.L160
 2319              	.LVL402:
 2320              	.L105:
 866:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           counter++;
 2321              		.loc 1 866 0 discriminator 2
 2322 0250 1020     		movs	r0, #16
 2323 0252 FFF7FEFF 		bl	CRYP_GetFlagStatus
 2324              	.LVL403:
 867:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 2325              		.loc 1 867 0 discriminator 2
 2326 0256 039B     		ldr	r3, [sp, #12]
 2327 0258 0133     		adds	r3, r3, #1
 2328 025a 0393     		str	r3, [sp, #12]
 868:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 2329              		.loc 1 868 0 discriminator 2
 2330 025c 039B     		ldr	r3, [sp, #12]
 2331 025e B3F5803F 		cmp	r3, #65536
 2332 0262 F2D1     		bne	.L185
 870:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         {
 2333              		.loc 1 870 0
 2334 0264 0028     		cmp	r0, #0
 2335 0266 00F0B580 		beq	.L160
 2336              	.LVL404:
 2337              	.L107:
 846:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
 2338              		.loc 1 846 0
 2339 026a 0024     		movs	r4, #0
 2340              	.L100:
 2341              	.LVL405:
 896:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
 2342              		.loc 1 896 0
 2343 026c 4FF44030 		mov	r0, #196608
 2344 0270 FFF7FEFF 		bl	CRYP_PhaseConfig
 2345              	.LVL406:
 899:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
 2346              		.loc 1 899 0
 2347 0274 0120     		movs	r0, #1
 2348 0276 FFF7FEFF 		bl	CRYP_Cmd
 2349              	.LVL407:
 901:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 2350              		.loc 1 901 0
 2351 027a FFF7FEFF 		bl	CRYP_GetCmdStatus
 2352              	.LVL408:
 2353 027e 0028     		cmp	r0, #0
 2354 0280 3FF457AF 		beq	.L101
 2355              	.LVL409:
 2356              	.LBB378:
 2357              	.LBB379:
 2358              		.loc 2 352 0
 2359 0284 0025     		movs	r5, #0
 2360              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 2361 0286 28BA     		rev r0, r5
 2362              	@ 0 "" 2
 2363              	.LVL410:
 2364              		.thumb
 2365              	.LBE379:
 2366              	.LBE378:
 909:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(headerlength));
 2367              		.loc 1 909 0
 2368 0288 FFF7FEFF 		bl	CRYP_DataIn
 2369              	.LVL411:
 2370              	.LBB380:
 2371              	.LBB381:
 2372              		.loc 2 352 0
 2373              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 2374 028c 9BFA8BF0 		rev r0, fp
 2375              	@ 0 "" 2
 2376              	.LVL412:
 2377              		.thumb
 2378              	.LBE381:
 2379              	.LBE380:
 910:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength>>32));
 2380              		.loc 1 910 0
 2381 0290 FFF7FEFF 		bl	CRYP_DataIn
 2382              	.LVL413:
 2383              	.LBB382:
 2384              	.LBB383:
 2385              		.loc 2 352 0
 2386              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 2387 0294 28BA     		rev r0, r5
 2388              	@ 0 "" 2
 2389              	.LVL414:
 2390              		.thumb
 2391              	.LBE383:
 2392              	.LBE382:
 911:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength));
 2393              		.loc 1 911 0
 2394 0296 FFF7FEFF 		bl	CRYP_DataIn
 2395              	.LVL415:
 2396              	.LBB384:
 2397              	.LBB385:
 2398              		.loc 2 352 0
 2399 029a 019B     		ldr	r3, [sp, #4]
 2400              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 2401 029c 18BA     		rev r0, r3
 2402              	@ 0 "" 2
 2403              	.LVL416:
 2404              		.thumb
 2405              	.LBE385:
 2406              	.LBE384:
 912:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Wait until the OFNE flag is reset */
 2407              		.loc 1 912 0
 2408 029e FFF7FEFF 		bl	CRYP_DataIn
 2409              	.LVL417:
 2410              	.L109:
 914:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 2411              		.loc 1 914 0 discriminator 1
 2412 02a2 0420     		movs	r0, #4
 2413 02a4 FFF7FEFF 		bl	CRYP_GetFlagStatus
 2414              	.LVL418:
 2415 02a8 0028     		cmp	r0, #0
 2416 02aa FAD0     		beq	.L109
 2417 02ac 59E7     		b	.L180
 2418              	.LVL419:
 2419              	.L86:
 708:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 2420              		.loc 1 708 0
 2421 02ae 4FF48073 		mov	r3, #256
 2422 02b2 0793     		str	r3, [sp, #28]
 2423              	.LVL420:
 2424              	.LBB386:
 2425              	.LBB387:
 2426              		.loc 2 352 0
 2427 02b4 2368     		ldr	r3, [r4]
 2428              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 2429 02b6 1BBA     		rev r3, r3
 2430              	@ 0 "" 2
 2431              	.LVL421:
 2432              		.thumb
 2433              	.LBE387:
 2434              	.LBE386:
 709:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2435              		.loc 1 709 0
 2436 02b8 0E93     		str	r3, [sp, #56]
 2437              	.LVL422:
 2438              	.LBB388:
 2439              	.LBB389:
 2440              		.loc 2 352 0
 2441 02ba 6368     		ldr	r3, [r4, #4]
 2442              	.LVL423:
 2443              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 2444 02bc 1BBA     		rev r3, r3
 2445              	@ 0 "" 2
 2446              	.LVL424:
 2447              		.thumb
 2448              	.LBE389:
 2449              	.LBE388:
 711:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2450              		.loc 1 711 0
 2451 02be 0F93     		str	r3, [sp, #60]
 2452              	.LVL425:
 2453              	.LBB390:
 2454              	.LBB391:
 2455              		.loc 2 352 0
 2456 02c0 A368     		ldr	r3, [r4, #8]
 2457              	.LVL426:
 2458              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 2459 02c2 1BBA     		rev r3, r3
 2460              	@ 0 "" 2
 2461              	.LVL427:
 2462              		.thumb
 2463              	.LBE391:
 2464              	.LBE390:
 713:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2465              		.loc 1 713 0
 2466 02c4 1093     		str	r3, [sp, #64]
 2467              	.LVL428:
 2468              	.LBB392:
 2469              	.LBB393:
 2470              		.loc 2 352 0
 2471 02c6 E368     		ldr	r3, [r4, #12]
 2472              	.LVL429:
 2473              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 2474 02c8 1BBA     		rev r3, r3
 2475              	@ 0 "" 2
 2476              	.LVL430:
 2477              		.thumb
 2478              	.LBE393:
 2479              	.LBE392:
 715:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2480              		.loc 1 715 0
 2481 02ca 1193     		str	r3, [sp, #68]
 2482              	.LVL431:
 2483              	.LBB394:
 2484              	.LBB395:
 2485              		.loc 2 352 0
 2486 02cc 2369     		ldr	r3, [r4, #16]
 2487              	.LVL432:
 2488              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 2489 02ce 1BBA     		rev r3, r3
 2490              	@ 0 "" 2
 2491              	.LVL433:
 2492              		.thumb
 2493              	.LBE395:
 2494              	.LBE394:
 717:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2495              		.loc 1 717 0
 2496 02d0 1293     		str	r3, [sp, #72]
 2497              	.LVL434:
 2498              	.LBB396:
 2499              	.LBB397:
 2500              		.loc 2 352 0
 2501 02d2 6369     		ldr	r3, [r4, #20]
 2502              	.LVL435:
 2503              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 2504 02d4 1BBA     		rev r3, r3
 2505              	@ 0 "" 2
 2506              	.LVL436:
 2507              		.thumb
 2508              	.LBE397:
 2509              	.LBE396:
 719:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 2510              		.loc 1 719 0
 2511 02d6 1393     		str	r3, [sp, #76]
 720:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 256:
 2512              		.loc 1 720 0
 2513 02d8 B2E6     		b	.L85
 2514              	.LVL437:
 2515              	.L87:
 722:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 2516              		.loc 1 722 0
 2517 02da 4FF40073 		mov	r3, #512
 2518 02de 0793     		str	r3, [sp, #28]
 2519              	.LVL438:
 2520              	.LBB398:
 2521              	.LBB399:
 2522              		.loc 2 352 0
 2523 02e0 2368     		ldr	r3, [r4]
 2524              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 2525 02e2 1BBA     		rev r3, r3
 2526              	@ 0 "" 2
 2527              	.LVL439:
 2528              		.thumb
 2529              	.LBE399:
 2530              	.LBE398:
 723:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2531              		.loc 1 723 0
 2532 02e4 0C93     		str	r3, [sp, #48]
 2533              	.LVL440:
 2534              	.LBB400:
 2535              	.LBB401:
 2536              		.loc 2 352 0
 2537 02e6 6368     		ldr	r3, [r4, #4]
 2538              	.LVL441:
 2539              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 2540 02e8 1BBA     		rev r3, r3
 2541              	@ 0 "" 2
 2542              	.LVL442:
 2543              		.thumb
 2544              	.LBE401:
 2545              	.LBE400:
 725:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2546              		.loc 1 725 0
 2547 02ea 0D93     		str	r3, [sp, #52]
 2548              	.LVL443:
 2549              	.LBB402:
 2550              	.LBB403:
 2551              		.loc 2 352 0
 2552 02ec A368     		ldr	r3, [r4, #8]
 2553              	.LVL444:
 2554              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 2555 02ee 1BBA     		rev r3, r3
 2556              	@ 0 "" 2
 2557              	.LVL445:
 2558              		.thumb
 2559              	.LBE403:
 2560              	.LBE402:
 727:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2561              		.loc 1 727 0
 2562 02f0 0E93     		str	r3, [sp, #56]
 2563              	.LVL446:
 2564              	.LBB404:
 2565              	.LBB405:
 2566              		.loc 2 352 0
 2567 02f2 E368     		ldr	r3, [r4, #12]
 2568              	.LVL447:
 2569              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 2570 02f4 1BBA     		rev r3, r3
 2571              	@ 0 "" 2
 2572              	.LVL448:
 2573              		.thumb
 2574              	.LBE405:
 2575              	.LBE404:
 729:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2576              		.loc 1 729 0
 2577 02f6 0F93     		str	r3, [sp, #60]
 2578              	.LVL449:
 2579              	.LBB406:
 2580              	.LBB407:
 2581              		.loc 2 352 0
 2582 02f8 2369     		ldr	r3, [r4, #16]
 2583              	.LVL450:
 2584              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 2585 02fa 1BBA     		rev r3, r3
 2586              	@ 0 "" 2
 2587              	.LVL451:
 2588              		.thumb
 2589              	.LBE407:
 2590              	.LBE406:
 731:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2591              		.loc 1 731 0
 2592 02fc 1093     		str	r3, [sp, #64]
 2593              	.LVL452:
 2594              	.LBB408:
 2595              	.LBB409:
 2596              		.loc 2 352 0
 2597 02fe 6369     		ldr	r3, [r4, #20]
 2598              	.LVL453:
 2599              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 2600 0300 1BBA     		rev r3, r3
 2601              	@ 0 "" 2
 2602              	.LVL454:
 2603              		.thumb
 2604              	.LBE409:
 2605              	.LBE408:
 733:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2606              		.loc 1 733 0
 2607 0302 1193     		str	r3, [sp, #68]
 2608              	.LVL455:
 2609              	.LBB410:
 2610              	.LBB411:
 2611              		.loc 2 352 0
 2612 0304 A369     		ldr	r3, [r4, #24]
 2613              	.LVL456:
 2614              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 2615 0306 1BBA     		rev r3, r3
 2616              	@ 0 "" 2
 2617              	.LVL457:
 2618              		.thumb
 2619              	.LBE411:
 2620              	.LBE410:
 735:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2621              		.loc 1 735 0
 2622 0308 1293     		str	r3, [sp, #72]
 2623              	.LVL458:
 2624              	.LBB412:
 2625              	.LBB413:
 2626              		.loc 2 352 0
 2627 030a E369     		ldr	r3, [r4, #28]
 2628              	.LVL459:
 2629              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 2630 030c 1BBA     		rev r3, r3
 2631              	@ 0 "" 2
 2632              	.LVL460:
 2633              		.thumb
 2634              	.LBE413:
 2635              	.LBE412:
 737:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 2636              		.loc 1 737 0
 2637 030e 1393     		str	r3, [sp, #76]
 738:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     default:
 2638              		.loc 1 738 0
 2639 0310 96E6     		b	.L85
 2640              	.LVL461:
 2641              	.L112:
 963:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       
 2642              		.loc 1 963 0
 2643 0312 4FF48030 		mov	r0, #65536
 2644 0316 FFF7FEFF 		bl	CRYP_PhaseConfig
 2645              	.LVL462:
 966:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       
 2646              		.loc 1 966 0
 2647 031a 0120     		movs	r0, #1
 2648 031c FFF7FEFF 		bl	CRYP_Cmd
 2649              	.LVL463:
 968:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
 2650              		.loc 1 968 0
 2651 0320 FFF7FEFF 		bl	CRYP_GetCmdStatus
 2652              	.LVL464:
 2653 0324 0028     		cmp	r0, #0
 2654 0326 3FF404AF 		beq	.L101
 2655 032a 209B     		ldr	r3, [sp, #128]
 2656 032c 0025     		movs	r5, #0
 2657              	.LVL465:
 2658 032e 03F11004 		add	r4, r3, #16
 2659              	.LVL466:
 2660              	.L114:
 978:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         {
 2661              		.loc 1 978 0 discriminator 1
 2662 0332 0120     		movs	r0, #1
 2663 0334 FFF7FEFF 		bl	CRYP_GetFlagStatus
 2664              	.LVL467:
 2665 0338 0028     		cmp	r0, #0
 2666 033a FAD0     		beq	.L114
 983:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 2667              		.loc 1 983 0 discriminator 2
 2668 033c 54F8100C 		ldr	r0, [r4, #-16]
 2669 0340 FFF7FEFF 		bl	CRYP_DataIn
 2670              	.LVL468:
 985:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 2671              		.loc 1 985 0 discriminator 2
 2672 0344 54F80C0C 		ldr	r0, [r4, #-12]
 2673 0348 FFF7FEFF 		bl	CRYP_DataIn
 2674              	.LVL469:
 987:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 2675              		.loc 1 987 0 discriminator 2
 2676 034c 54F8080C 		ldr	r0, [r4, #-8]
 2677 0350 FFF7FEFF 		bl	CRYP_DataIn
 2678              	.LVL470:
 975:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
 2679              		.loc 1 975 0 discriminator 2
 2680 0354 1035     		adds	r5, r5, #16
 989:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 2681              		.loc 1 989 0 discriminator 2
 2682 0356 54F8040C 		ldr	r0, [r4, #-4]
 2683 035a FFF7FEFF 		bl	CRYP_DataIn
 2684              	.LVL471:
 975:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
 2685              		.loc 1 975 0 discriminator 2
 2686 035e AF42     		cmp	r7, r5
 2687 0360 04F11004 		add	r4, r4, #16
 2688 0364 E5D8     		bhi	.L114
 994:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       do
 2689              		.loc 1 994 0
 2690 0366 0023     		movs	r3, #0
 2691 0368 0393     		str	r3, [sp, #12]
 2692 036a 02E0     		b	.L117
 2693              	.LVL472:
 2694              	.L186:
 999:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 2695              		.loc 1 999 0 discriminator 1
 2696 036c 0028     		cmp	r0, #0
 2697 036e 3FF496AE 		beq	.L118
 2698              	.LVL473:
 2699              	.L117:
 997:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         counter++;
 2700              		.loc 1 997 0 discriminator 2
 2701 0372 1020     		movs	r0, #16
 2702 0374 FFF7FEFF 		bl	CRYP_GetFlagStatus
 2703              	.LVL474:
 998:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 2704              		.loc 1 998 0 discriminator 2
 2705 0378 039B     		ldr	r3, [sp, #12]
 2706 037a 0133     		adds	r3, r3, #1
 2707 037c 0393     		str	r3, [sp, #12]
 999:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 2708              		.loc 1 999 0 discriminator 2
 2709 037e 039B     		ldr	r3, [sp, #12]
 2710 0380 B3F5803F 		cmp	r3, #65536
 2711 0384 F2D1     		bne	.L186
 681:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 2712              		.loc 1 681 0
 2713 0386 B0FA80F4 		clz	r4, r0
 2714 038a 6409     		lsrs	r4, r4, #5
 2715              	.LVL475:
1008:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 2716              		.loc 1 1008 0
 2717 038c 002E     		cmp	r6, #0
 2718 038e 3FF4C6AE 		beq	.L119
 2719 0392 87E6     		b	.L187
 2720              	.LVL476:
 2721              	.L161:
1054:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           {
 2722              		.loc 1 1054 0 discriminator 1
 2723 0394 0420     		movs	r0, #4
 2724 0396 FFF7FEFF 		bl	CRYP_GetFlagStatus
 2725              	.LVL477:
 2726 039a 0028     		cmp	r0, #0
 2727 039c FAD0     		beq	.L161
1059:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 2728              		.loc 1 1059 0
 2729 039e FFF7FEFF 		bl	CRYP_DataOut
 2730              	.LVL478:
 2731 03a2 45F8100C 		str	r0, [r5, #-16]
 2732              	.LVL479:
1061:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 2733              		.loc 1 1061 0
 2734 03a6 FFF7FEFF 		bl	CRYP_DataOut
 2735              	.LVL480:
 2736 03aa 45F80C0C 		str	r0, [r5, #-12]
 2737              	.LVL481:
1063:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 2738              		.loc 1 1063 0
 2739 03ae FFF7FEFF 		bl	CRYP_DataOut
 2740              	.LVL482:
 2741 03b2 45F8080C 		str	r0, [r5, #-8]
 2742              	.LVL483:
1065:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 2743              		.loc 1 1065 0
 2744 03b6 FFF7FEFF 		bl	CRYP_DataOut
 2745              	.LVL484:
1023:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
 2746              		.loc 1 1023 0
 2747 03ba 08F11008 		add	r8, r8, #16
 2748              	.LVL485:
 2749 03be 4645     		cmp	r6, r8
1065:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 2750              		.loc 1 1065 0
 2751 03c0 45F8040C 		str	r0, [r5, #-4]
 2752              	.LVL486:
 2753 03c4 04F11004 		add	r4, r4, #16
 2754 03c8 05F11005 		add	r5, r5, #16
1023:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
 2755              		.loc 1 1023 0
 2756 03cc 3FF67FAE 		bhi	.L121
 2757 03d0 0124     		movs	r4, #1
 2758 03d2 A4E6     		b	.L119
 2759              	.LVL487:
 2760              	.L160:
 877:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           {
 2761              		.loc 1 877 0 discriminator 1
 2762 03d4 0420     		movs	r0, #4
 2763 03d6 FFF7FEFF 		bl	CRYP_GetFlagStatus
 2764              	.LVL488:
 2765 03da 0028     		cmp	r0, #0
 2766 03dc FAD0     		beq	.L160
 882:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 2767              		.loc 1 882 0
 2768 03de FFF7FEFF 		bl	CRYP_DataOut
 2769              	.LVL489:
 2770 03e2 45F8100C 		str	r0, [r5, #-16]
 2771              	.LVL490:
 884:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 2772              		.loc 1 884 0
 2773 03e6 FFF7FEFF 		bl	CRYP_DataOut
 2774              	.LVL491:
 2775 03ea 45F80C0C 		str	r0, [r5, #-12]
 2776              	.LVL492:
 886:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 2777              		.loc 1 886 0
 2778 03ee FFF7FEFF 		bl	CRYP_DataOut
 2779              	.LVL493:
 2780 03f2 45F8080C 		str	r0, [r5, #-8]
 2781              	.LVL494:
 888:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 2782              		.loc 1 888 0
 2783 03f6 FFF7FEFF 		bl	CRYP_DataOut
 2784              	.LVL495:
 846:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
 2785              		.loc 1 846 0
 2786 03fa 08F11008 		add	r8, r8, #16
 2787              	.LVL496:
 2788 03fe B045     		cmp	r8, r6
 888:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 2789              		.loc 1 888 0
 2790 0400 45F8040C 		str	r0, [r5, #-4]
 2791              	.LVL497:
 2792 0404 04F11004 		add	r4, r4, #16
 2793 0408 05F11005 		add	r5, r5, #16
 846:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
 2794              		.loc 1 846 0
 2795 040c FFF406AF 		bcc	.L103
 2796 0410 0124     		movs	r4, #1
 2797 0412 2BE7     		b	.L100
 2798              	.LVL498:
 2799              	.L91:
 786:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       
 2800              		.loc 1 786 0
 2801 0414 4FF48030 		mov	r0, #65536
 2802 0418 FFF7FEFF 		bl	CRYP_PhaseConfig
 2803              	.LVL499:
 789:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       
 2804              		.loc 1 789 0
 2805 041c 0120     		movs	r0, #1
 2806 041e FFF7FEFF 		bl	CRYP_Cmd
 2807              	.LVL500:
 791:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
 2808              		.loc 1 791 0
 2809 0422 FFF7FEFF 		bl	CRYP_GetCmdStatus
 2810              	.LVL501:
 2811 0426 0028     		cmp	r0, #0
 2812 0428 3FF483AE 		beq	.L101
 2813 042c 209B     		ldr	r3, [sp, #128]
 2814 042e 0025     		movs	r5, #0
 2815              	.LVL502:
 2816 0430 03F11004 		add	r4, r3, #16
 2817              	.LVL503:
 2818              	.L95:
 801:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         {
 2819              		.loc 1 801 0 discriminator 1
 2820 0434 0120     		movs	r0, #1
 2821 0436 FFF7FEFF 		bl	CRYP_GetFlagStatus
 2822              	.LVL504:
 2823 043a 0028     		cmp	r0, #0
 2824 043c FAD0     		beq	.L95
 806:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 2825              		.loc 1 806 0 discriminator 2
 2826 043e 54F8100C 		ldr	r0, [r4, #-16]
 2827 0442 FFF7FEFF 		bl	CRYP_DataIn
 2828              	.LVL505:
 808:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 2829              		.loc 1 808 0 discriminator 2
 2830 0446 54F80C0C 		ldr	r0, [r4, #-12]
 2831 044a FFF7FEFF 		bl	CRYP_DataIn
 2832              	.LVL506:
 810:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 2833              		.loc 1 810 0 discriminator 2
 2834 044e 54F8080C 		ldr	r0, [r4, #-8]
 2835 0452 FFF7FEFF 		bl	CRYP_DataIn
 2836              	.LVL507:
 798:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
 2837              		.loc 1 798 0 discriminator 2
 2838 0456 1035     		adds	r5, r5, #16
 812:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 2839              		.loc 1 812 0 discriminator 2
 2840 0458 54F8040C 		ldr	r0, [r4, #-4]
 2841 045c FFF7FEFF 		bl	CRYP_DataIn
 2842              	.LVL508:
 798:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
 2843              		.loc 1 798 0 discriminator 2
 2844 0460 AF42     		cmp	r7, r5
 2845 0462 04F11004 		add	r4, r4, #16
 2846 0466 E5D8     		bhi	.L95
 817:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       do
 2847              		.loc 1 817 0
 2848 0468 0023     		movs	r3, #0
 2849 046a 0393     		str	r3, [sp, #12]
 2850 046c 02E0     		b	.L98
 2851              	.LVL509:
 2852              	.L188:
 822:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 2853              		.loc 1 822 0 discriminator 1
 2854 046e 0028     		cmp	r0, #0
 2855 0470 3FF4BCAE 		beq	.L99
 2856              	.LVL510:
 2857              	.L98:
 820:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         counter++;
 2858              		.loc 1 820 0 discriminator 2
 2859 0474 1020     		movs	r0, #16
 2860 0476 FFF7FEFF 		bl	CRYP_GetFlagStatus
 2861              	.LVL511:
 821:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 2862              		.loc 1 821 0 discriminator 2
 2863 047a 039B     		ldr	r3, [sp, #12]
 2864 047c 0133     		adds	r3, r3, #1
 2865 047e 0393     		str	r3, [sp, #12]
 822:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 2866              		.loc 1 822 0 discriminator 2
 2867 0480 039B     		ldr	r3, [sp, #12]
 2868 0482 B3F5803F 		cmp	r3, #65536
 2869 0486 F2D1     		bne	.L188
 681:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 2870              		.loc 1 681 0
 2871 0488 B0FA80F4 		clz	r4, r0
 2872 048c 6409     		lsrs	r4, r4, #5
 2873              	.LVL512:
 831:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 2874              		.loc 1 831 0
 2875 048e 002E     		cmp	r6, #0
 2876 0490 3FF4ECAE 		beq	.L100
 2877 0494 ADE6     		b	.L189
 2878              		.cfi_endproc
 2879              	.LFE113:
 2881              		.section	.text.CRYP_AES_CCM,"ax",%progbits
 2882              		.align	2
 2883              		.global	CRYP_AES_CCM
 2884              		.thumb
 2885              		.thumb_func
 2887              	CRYP_AES_CCM:
 2888              	.LFB114:
1111:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
1112:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** /**
1113:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @brief  Encrypt and decrypt using AES in CCM Mode. The GCM and CCM modes
1114:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *         are available only on STM32F437x Devices.
1115:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Mode: encryption or decryption Mode.
1116:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          This parameter can be one of the following values:
1117:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_ENCRYPT: Encryption
1118:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_DECRYPT: Decryption
1119:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Nonce: the nounce used for AES algorithm. It shall be unique for each processing.
1120:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Key: Key used for AES algorithm.
1121:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Keysize: length of the Key, must be a 128, 192 or 256.
1122:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Input: pointer to the Input buffer.
1123:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Ilength: length of the Input buffer in bytes, must be a multiple of 16.
1124:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Header: pointer to the header buffer.
1125:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Hlength: length of the header buffer in bytes.
1126:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  HBuffer: pointer to temporary buffer used to append the header
1127:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *         HBuffer size must be equal to Hlength + 21
1128:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  Output: pointer to the returned buffer.
1129:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  AuthTAG: pointer to the authentication TAG buffer.
1130:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @param  TAGSize: the size of the TAG (called also MAC).
1131:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   * @retval An ErrorStatus enumeration value:
1132:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          - SUCCESS: Operation done
1133:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   *          - ERROR: Operation failed
1134:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   */
1135:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** ErrorStatus CRYP_AES_CCM(uint8_t Mode, 
1136:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****                          uint8_t* Nonce, uint32_t NonceSize,
1137:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****                          uint8_t *Key, uint16_t Keysize,
1138:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****                          uint8_t *Input, uint32_t ILength,
1139:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****                          uint8_t *Header, uint32_t HLength, uint8_t *HBuffer,
1140:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****                          uint8_t *Output,
1141:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****                          uint8_t *AuthTAG, uint32_t TAGSize)
1142:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** {
 2889              		.loc 1 1142 0
 2890              		.cfi_startproc
 2891              		@ args = 36, pretend = 0, frame = 120
 2892              		@ frame_needed = 0, uses_anonymous_args = 0
 2893              	.LVL513:
 2894 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 2895              	.LCFI18:
 2896              		.cfi_def_cfa_offset 32
 2897              		.cfi_offset 4, -32
 2898              		.cfi_offset 5, -28
 2899              		.cfi_offset 6, -24
 2900              		.cfi_offset 7, -20
 2901              		.cfi_offset 8, -16
 2902              		.cfi_offset 9, -12
 2903              		.cfi_offset 10, -8
 2904              		.cfi_offset 14, -4
 2905 0004 9EB0     		sub	sp, sp, #120
 2906              	.LCFI19:
 2907              		.cfi_def_cfa_offset 152
1143:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
1144:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
1145:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
1146:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   __IO uint32_t counter = 0;
 2908              		.loc 1 1146 0
 2909 0006 0027     		movs	r7, #0
1142:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
 2910              		.loc 1 1142 0
 2911 0008 2A9D     		ldr	r5, [sp, #168]
 2912 000a BDF89880 		ldrh	r8, [sp, #152]
 2913 000e 289E     		ldr	r6, [sp, #160]
 2914 0010 2B9C     		ldr	r4, [sp, #172]
 2915              		.loc 1 1146 0
 2916 0012 0197     		str	r7, [sp, #4]
1142:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
 2917              		.loc 1 1142 0
 2918 0014 8146     		mov	r9, r0
 2919              	.LVL514:
 2920 0016 9A46     		mov	r10, r3
 2921              	.LVL515:
1147:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t busystatus = 0;
1148:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   ErrorStatus status = SUCCESS;
1149:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
1150:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t inputaddr  = (uint32_t)Input;
1151:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t outputaddr = (uint32_t)Output;
1152:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t headeraddr = (uint32_t)Header;
1153:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t tagaddr = (uint32_t)AuthTAG;
1154:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t headersize = HLength;
1155:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t loopcounter = 0;
1156:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t bufferidx = 0;
1157:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint8_t blockb0[16] = {0};/* Block B0 */
 2922              		.loc 1 1157 0
 2923 0018 0A97     		str	r7, [sp, #40]
 2924 001a 0B97     		str	r7, [sp, #44]
 2925 001c 0C97     		str	r7, [sp, #48]
 2926 001e 0D97     		str	r7, [sp, #52]
1158:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint8_t ctr[16] = {0}; /* Counter */
 2927              		.loc 1 1158 0
 2928 0020 0E97     		str	r7, [sp, #56]
 2929 0022 0F97     		str	r7, [sp, #60]
 2930 0024 1097     		str	r7, [sp, #64]
 2931 0026 1197     		str	r7, [sp, #68]
1159:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t temptag[4] = {0}; /* temporary TAG (MAC) */
 2932              		.loc 1 1159 0
 2933 0028 1297     		str	r7, [sp, #72]
 2934 002a 1397     		str	r7, [sp, #76]
 2935 002c 1497     		str	r7, [sp, #80]
 2936 002e 1597     		str	r7, [sp, #84]
 2937              	.LVL516:
1160:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t ctraddr = (uint32_t)ctr;
1161:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t b0addr = (uint32_t)blockb0;
1162:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   
1163:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /************************ Formatting the header block ***********************/
1164:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   if(headersize != 0)
 2938              		.loc 1 1164 0
 2939 0030 002D     		cmp	r5, #0
 2940 0032 40F0E380 		bne	.L191
1152:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t tagaddr = (uint32_t)AuthTAG;
 2941              		.loc 1 1152 0
 2942 0036 299C     		ldr	r4, [sp, #164]
 2943 0038 2F46     		mov	r7, r5
 2944              	.LVL517:
 2945              	.L192:
 2946 003a 9DF8B800 		ldrb	r0, [sp, #184]	@ zero_extendqisi2
1165:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
1166:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Check that the associated data (or header) length is lower than 2^16 - 2^8 = 65536 - 256 = 6
1167:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     if(headersize < 65280)
1168:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
1169:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = (uint8_t) ((headersize >> 8) & 0xFF);
1170:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = (uint8_t) ((headersize) & 0xFF);
1171:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       headersize += 2;
1172:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
1173:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     else
1174:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
1175:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       /* header is encoded as 0xff || 0xfe || [headersize]32, i.e., six octets */
1176:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = 0xFF;
1177:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = 0xFE;
1178:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0xff000000;
1179:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x00ff0000;
1180:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x0000ff00;
1181:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x000000ff;
1182:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       headersize += 6;
1183:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
1184:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Copy the header buffer in internal buffer "HBuffer" */
1185:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     for(loopcounter = 0; loopcounter < headersize; loopcounter++)
1186:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
1187:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = Header[loopcounter];
1188:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
1189:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Check if the header size is modulo 16 */
1190:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     if ((headersize % 16) != 0)
1191:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
1192:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       /* Padd the header buffer with 0s till the HBuffer length is modulo 16 */
1193:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       for(loopcounter = headersize; loopcounter <= ((headersize/16) + 1) * 16; loopcounter++)
1194:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
1195:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         HBuffer[loopcounter] = 0;
1196:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       }
1197:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       /* Set the header size to modulo 16 */
1198:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       headersize = ((headersize/16) + 1) * 16;
1199:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
1200:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* set the pointer headeraddr to HBuffer */
1201:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     headeraddr = (uint32_t)HBuffer;
1202:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
1203:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /************************* Formatting the block B0 **************************/
1204:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   if(headersize != 0)
1205:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
1206:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     blockb0[0] = 0x40;
1207:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
1208:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* Flags byte */
1209:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   blockb0[0] |= 0u | (((( (uint8_t) TAGSize - 2) / 2) & 0x07 ) << 3 ) | ( ( (uint8_t) (15 - NonceSi
 2947              		.loc 1 1209 0
 2948 003e 0238     		subs	r0, r0, #2
 2949 0040 00EBD073 		add	r3, r0, r0, lsr #31
 2950 0044 C2F10E00 		rsb	r0, r2, #14
 2951 0048 C3F34203 		ubfx	r3, r3, #1, #3
 2952 004c 00F00700 		and	r0, r0, #7
 2953 0050 40EAC303 		orr	r3, r0, r3, lsl #3
 2954 0054 3B43     		orrs	r3, r3, r7
 2955 0056 8DF82830 		strb	r3, [sp, #40]
 2956              	.LVL518:
1210:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   
1211:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   for (loopcounter = 0; loopcounter < NonceSize; loopcounter++)
 2957              		.loc 1 1211 0
 2958 005a 002A     		cmp	r2, #0
 2959 005c 00F0D082 		beq	.L258
 2960 0060 0AAF     		add	r7, sp, #40
 2961              	.LVL519:
 2962 0062 02F1FF3E 		add	lr, r2, #-1
 2963 0066 8E44     		add	lr, lr, r1
 2964 0068 3B46     		mov	r3, r7
 2965 006a 0139     		subs	r1, r1, #1
 2966              	.LVL520:
 2967              	.L204:
1212:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
1213:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     blockb0[loopcounter+1] = Nonce[loopcounter];
 2968              		.loc 1 1213 0 discriminator 3
 2969 006c 11F8010F 		ldrb	r0, [r1, #1]!	@ zero_extendqisi2
 2970              	.LVL521:
 2971 0070 03F8010F 		strb	r0, [r3, #1]!
 2972              	.LVL522:
1211:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 2973              		.loc 1 1211 0 discriminator 3
 2974 0074 7145     		cmp	r1, lr
 2975 0076 F9D1     		bne	.L204
 2976              	.LVL523:
1214:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
1215:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   for ( ; loopcounter < 13; loopcounter++)
 2977              		.loc 1 1215 0
 2978 0078 0C2A     		cmp	r2, #12
 2979 007a 98BF     		it	ls
 2980 007c 1146     		movls	r1, r2
 2981 007e 06D8     		bhi	.L208
 2982              	.LVL524:
 2983              	.L203:
 2984 0080 BB18     		adds	r3, r7, r2
1216:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
1217:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     blockb0[loopcounter+1] = 0;
 2985              		.loc 1 1217 0 discriminator 2
 2986 0082 0020     		movs	r0, #0
 2987              	.LVL525:
 2988              	.L207:
 2989 0084 0131     		adds	r1, r1, #1
 2990              	.LVL526:
1215:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 2991              		.loc 1 1215 0 discriminator 2
 2992 0086 0C29     		cmp	r1, #12
 2993              		.loc 1 1217 0 discriminator 2
 2994 0088 03F8010F 		strb	r0, [r3, #1]!
 2995              	.LVL527:
1215:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 2996              		.loc 1 1215 0 discriminator 2
 2997 008c FAD9     		bls	.L207
 2998              	.LVL528:
 2999              	.L208:
1218:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
1219:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   
1220:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   blockb0[14] = ((ILength >> 8) & 0xFF);
1221:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   blockb0[15] = (ILength & 0xFF);
1222:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   
1223:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /************************* Formatting the initial counter *******************/
1224:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* Byte 0:
1225:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****      Bits 7 and 6 are reserved and shall be set to 0
1226:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****      Bits 3, 4, and 5 shall also be set to 0, to ensure that all the counter blocks
1227:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****      are distinct from B0
1228:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****      Bits 0, 1, and 2 contain the same encoding of q as in B0
1229:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   */
1230:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   ctr[0] = blockb0[0] & 0x07;
 3000              		.loc 1 1230 0
 3001 008e 9DF82810 		ldrb	r1, [sp, #40]	@ zero_extendqisi2
1221:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   
 3002              		.loc 1 1221 0
 3003 0092 8DF83760 		strb	r6, [sp, #55]
1231:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* byte 1 to NonceSize is the IV (Nonce) */
1232:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   for(loopcounter = 1; loopcounter < NonceSize + 1; loopcounter++)
 3004              		.loc 1 1232 0
 3005 0096 531C     		adds	r3, r2, #1
1230:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* byte 1 to NonceSize is the IV (Nonce) */
 3006              		.loc 1 1230 0
 3007 0098 01F00701 		and	r1, r1, #7
1220:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   blockb0[15] = (ILength & 0xFF);
 3008              		.loc 1 1220 0
 3009 009c 300A     		lsrs	r0, r6, #8
 3010              		.loc 1 1232 0
 3011 009e 012B     		cmp	r3, #1
1230:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* byte 1 to NonceSize is the IV (Nonce) */
 3012              		.loc 1 1230 0
 3013 00a0 8DF83810 		strb	r1, [sp, #56]
 3014              	.LVL529:
1220:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   blockb0[15] = (ILength & 0xFF);
 3015              		.loc 1 1220 0
 3016 00a4 8DF83600 		strb	r0, [sp, #54]
 3017              		.loc 1 1232 0
 3018 00a8 08D9     		bls	.L206
 3019 00aa 3A44     		add	r2, r2, r7
 3020              	.LVL530:
 3021 00ac 3946     		mov	r1, r7
 3022 00ae 0EA8     		add	r0, sp, #56
 3023              	.LVL531:
 3024              	.L213:
1233:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
1234:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     ctr[loopcounter] = blockb0[loopcounter];
 3025              		.loc 1 1234 0 discriminator 3
 3026 00b0 11F8013F 		ldrb	r3, [r1, #1]!	@ zero_extendqisi2
 3027              	.LVL532:
 3028 00b4 00F8013F 		strb	r3, [r0, #1]!
 3029              	.LVL533:
1232:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 3030              		.loc 1 1232 0 discriminator 3
 3031 00b8 9142     		cmp	r1, r2
 3032 00ba F9D1     		bne	.L213
 3033              	.LVL534:
 3034              	.L206:
1235:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
1236:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* Set the LSB to 1 */
1237:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   ctr[15] |= 0x01;
 3035              		.loc 1 1237 0
 3036 00bc 9DF84730 		ldrb	r3, [sp, #71]	@ zero_extendqisi2
1238:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   
1239:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* Crypto structures initialisation*/
1240:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 3037              		.loc 1 1240 0
 3038 00c0 16A8     		add	r0, sp, #88
1237:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   
 3039              		.loc 1 1237 0
 3040 00c2 43F00103 		orr	r3, r3, #1
 3041 00c6 8DF84730 		strb	r3, [sp, #71]
 3042              		.loc 1 1240 0
 3043 00ca FFF7FEFF 		bl	CRYP_KeyStructInit
 3044              	.LVL535:
1241:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   
1242:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   switch(Keysize)
 3045              		.loc 1 1242 0
 3046 00ce B8F1C00F 		cmp	r8, #192
 3047 00d2 00F0BD81 		beq	.L210
 3048 00d6 B8F5807F 		cmp	r8, #256
 3049 00da 00F09581 		beq	.L211
 3050 00de B8F1800F 		cmp	r8, #128
 3051 00e2 00F0F080 		beq	.L325
 3052              	.LVL536:
 3053              	.L209:
1243:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
1244:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 128:
1245:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
1246:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
1247:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1248:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
1249:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1250:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
1251:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1252:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
1253:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
1254:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 192:
1255:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
1256:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
1257:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1258:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
1259:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1260:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
1261:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1262:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
1263:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1264:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
1265:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1266:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
1267:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
1268:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 256:
1269:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
1270:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
1271:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1272:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
1273:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1274:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
1275:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1276:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
1277:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1278:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
1279:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1280:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
1281:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1282:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
1283:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1284:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
1285:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
1286:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     default:
1287:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
1288:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
1289:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   
1290:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
1291:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Left = (__REV(*(uint32_t*)(ctraddr)));
 3054              		.loc 1 1291 0
 3055 00e6 DDF83880 		ldr	r8, [sp, #56]
 3056              	.LVL537:
 3057              	.LBB414:
 3058              	.LBB415:
 3059              		.loc 2 352 0
 3060              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 3061 00ea 98FA88F3 		rev r3, r8
 3062              	@ 0 "" 2
 3063              	.LVL538:
 3064              		.thumb
 3065              	.LBE415:
 3066              	.LBE414:
 3067              		.loc 1 1291 0
 3068 00ee 0693     		str	r3, [sp, #24]
 3069              	.LVL539:
 3070              	.LBB416:
 3071              	.LBB417:
 3072              		.loc 2 352 0
 3073 00f0 0F9B     		ldr	r3, [sp, #60]
 3074              	.LVL540:
 3075              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 3076 00f2 1BBA     		rev r3, r3
 3077              	@ 0 "" 2
 3078              	.LVL541:
 3079              		.thumb
 3080              	.LBE417:
 3081              	.LBE416:
1292:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   ctraddr+=4;
1293:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Right= (__REV(*(uint32_t*)(ctraddr)));
 3082              		.loc 1 1293 0
 3083 00f4 0793     		str	r3, [sp, #28]
 3084              	.LVL542:
 3085              	.LBB418:
 3086              	.LBB419:
 3087              		.loc 2 352 0
 3088 00f6 109B     		ldr	r3, [sp, #64]
 3089              	.LVL543:
 3090              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 3091 00f8 1BBA     		rev r3, r3
 3092              	@ 0 "" 2
 3093              	.LVL544:
 3094              		.thumb
 3095              	.LBE419:
 3096              	.LBE418:
1294:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   ctraddr+=4;
1295:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Left = (__REV(*(uint32_t*)(ctraddr)));
 3097              		.loc 1 1295 0
 3098 00fa 0893     		str	r3, [sp, #32]
 3099              	.LVL545:
 3100              	.LBB420:
 3101              	.LBB421:
 3102              		.loc 2 352 0
 3103 00fc 119B     		ldr	r3, [sp, #68]
 3104              	.LVL546:
 3105              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 3106 00fe 1BBA     		rev r3, r3
 3107              	@ 0 "" 2
 3108              	.LVL547:
 3109              		.thumb
 3110              	.LBE421:
 3111              	.LBE420:
1296:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   ctraddr+=4;
1297:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Right= (__REV(*(uint32_t*)(ctraddr)));
1298:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   
1299:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Encryption ------------------*/
1300:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   if(Mode == MODE_ENCRYPT) /* AES encryption */
 3112              		.loc 1 1300 0
 3113 0100 B9F1010F 		cmp	r9, #1
1297:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   
 3114              		.loc 1 1297 0
 3115 0104 0993     		str	r3, [sp, #36]
 3116              		.loc 1 1300 0
 3117 0106 00F0F180 		beq	.L326
1301:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
1302:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Flush IN/OUT FIFOs */
1303:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_FIFOFlush();
1304:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
1305:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Key Initialisation */
1306:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
1307:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
1308:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* CRYP Initialization Vectors */
1309:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_IVInit(&AES_CRYP_IVInitStructure);
1310:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
1311:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Key preparation for decryption process */
1312:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Encrypt;
1313:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CCM;
1314:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
1315:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
1316:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
1317:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /***************************** Init phase *********************************/
1318:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Select init phase */
1319:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Init);
1320:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
1321:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     b0addr = (uint32_t)blockb0;
1322:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Write the blockb0 block in the IN FIFO */
1323:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
1324:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     b0addr+=4;
1325:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
1326:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     b0addr+=4;
1327:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
1328:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     b0addr+=4;
1329:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
1330:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
1331:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
1332:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
1333:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
1334:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Wait for CRYPEN bit to be 0 */
1335:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     while(CRYP_GetCmdStatus() == ENABLE)
1336:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
1337:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
1338:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /***************************** header phase *******************************/
1339:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     if(headersize != 0)
1340:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
1341:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       /* Select header phase */
1342:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Header);
1343:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       
1344:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
1345:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
1346:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       
1347:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
1348:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
1349:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****          /* The CRYP peripheral clock is not enabled or the device doesn't embedd 
1350:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****             the CRYP peripheral (please check the device sales type. */
1351:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****          return(ERROR);
1352:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       }
1353:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       
1354:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; (loopcounter < headersize); loopcounter+=16)
1355:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
1356:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
1357:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
1358:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         {
1359:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         }
1360:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         
1361:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
1362:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
1363:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
1364:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
1365:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
1366:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
1367:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
1368:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
1369:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
1370:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       }
1371:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       
1372:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       /* Wait until the complete message has been processed */
1373:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       counter = 0;
1374:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       do
1375:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
1376:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
1377:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         counter++;
1378:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
1379:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
1380:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       if (busystatus != RESET)
1381:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
1382:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         status = ERROR;
1383:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       }
1384:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
1385:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
1386:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /**************************** payload phase *******************************/
1387:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     if(ILength != 0)
1388:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
1389:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       /* Select payload phase */
1390:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Payload);
1391:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       
1392:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
1393:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
1394:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       
1395:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
1396:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
1397:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         /* The CRYP peripheral clock is not enabled or the device doesn't embedd 
1398:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****            the CRYP peripheral (please check the device sales type. */
1399:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         return(ERROR);
1400:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       }
1401:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       
1402:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; ((loopcounter < ILength) && (status != ERROR)); loopcounter+=16)
1403:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
1404:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
1405:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
1406:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         {
1407:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         }
1408:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         
1409:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
1410:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1411:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1412:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1413:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1414:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1415:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1416:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1417:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1418:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         
1419:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         /* Wait until the complete message has been processed */
1420:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         counter = 0;
1421:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         do
1422:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         {
1423:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
1424:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           counter++;
1425:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
1426:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
1427:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         if (busystatus != RESET)
1428:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         {
1429:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           status = ERROR;
1430:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         }
1431:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         else
1432:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         {
1433:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           /* Wait until the OFNE flag is reset */
1434:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
1435:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           {
1436:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           }
1437:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           
1438:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           /* Read the Output block from the Output FIFO */
1439:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
1440:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
1441:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
1442:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
1443:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
1444:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
1445:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
1446:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
1447:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         }
1448:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       }
1449:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
1450:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
1451:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /***************************** final phase ********************************/
1452:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Select final phase */
1453:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Final);
1454:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
1455:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
1456:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
1457:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
1458:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     if(CRYP_GetCmdStatus() == DISABLE)
1459:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
1460:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       /* The CRYP peripheral clock is not enabled or the device doesn't embedd 
1461:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****          the CRYP peripheral (please check the device sales type. */
1462:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       return(ERROR);
1463:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
1464:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
1465:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     ctraddr = (uint32_t)ctr;
1466:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Write the counter block in the IN FIFO */
1467:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
1468:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
1469:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
1470:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
1471:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
1472:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
1473:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Reset bit 0 (after 8-bit swap) is equivalent to reset bit 24 (before 8-bit swap) */
1474:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr) & 0xfeffffff);
1475:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
1476:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Wait until the OFNE flag is reset */
1477:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
1478:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
1479:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
1480:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
1481:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Read the Auth TAG in the IN FIFO */
1482:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     temptag[0] = CRYP_DataOut();
1483:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     temptag[1] = CRYP_DataOut();
1484:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     temptag[2] = CRYP_DataOut();
1485:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     temptag[3] = CRYP_DataOut();
1486:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
1487:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Decryption ------------------*/
1488:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   else /* AES decryption */
1489:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
1490:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Flush IN/OUT FIFOs */
1491:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_FIFOFlush();
 3118              		.loc 1 1491 0
 3119 010a FFF7FEFF 		bl	CRYP_FIFOFlush
 3120              	.LVL548:
1492:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
1493:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Key Initialisation */
1494:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 3121              		.loc 1 1494 0
 3122 010e 16A8     		add	r0, sp, #88
 3123 0110 FFF7FEFF 		bl	CRYP_KeyInit
 3124              	.LVL549:
1495:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
1496:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* CRYP Initialization Vectors */
1497:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_IVInit(&AES_CRYP_IVInitStructure);
 3125              		.loc 1 1497 0
 3126 0114 06A8     		add	r0, sp, #24
 3127 0116 FFF7FEFF 		bl	CRYP_IVInit
 3128              	.LVL550:
1498:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
1499:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Key preparation for decryption process */
1500:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 3129              		.loc 1 1500 0
 3130 011a 0421     		movs	r1, #4
1501:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CCM;
 3131              		.loc 1 1501 0
 3132 011c 4FF00812 		mov	r2, #524296
1502:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 3133              		.loc 1 1502 0
 3134 0120 8023     		movs	r3, #128
1503:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 3135              		.loc 1 1503 0
 3136 0122 02A8     		add	r0, sp, #8
1500:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CCM;
 3137              		.loc 1 1500 0
 3138 0124 0291     		str	r1, [sp, #8]
1501:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 3139              		.loc 1 1501 0
 3140 0126 0392     		str	r2, [sp, #12]
1502:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 3141              		.loc 1 1502 0
 3142 0128 0493     		str	r3, [sp, #16]
 3143              		.loc 1 1503 0
 3144 012a FFF7FEFF 		bl	CRYP_Init
 3145              	.LVL551:
1504:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
1505:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /***************************** Init phase *********************************/
1506:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Select init phase */
1507:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Init);
 3146              		.loc 1 1507 0
 3147 012e 0020     		movs	r0, #0
 3148 0130 FFF7FEFF 		bl	CRYP_PhaseConfig
 3149              	.LVL552:
1508:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
1509:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     b0addr = (uint32_t)blockb0;
1510:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Write the blockb0 block in the IN FIFO */
1511:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
 3150              		.loc 1 1511 0
 3151 0134 0A98     		ldr	r0, [sp, #40]
 3152 0136 FFF7FEFF 		bl	CRYP_DataIn
 3153              	.LVL553:
1512:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     b0addr+=4;
1513:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
 3154              		.loc 1 1513 0
 3155 013a 7868     		ldr	r0, [r7, #4]
 3156 013c FFF7FEFF 		bl	CRYP_DataIn
 3157              	.LVL554:
1514:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     b0addr+=4;
1515:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
 3158              		.loc 1 1515 0
 3159 0140 B868     		ldr	r0, [r7, #8]
 3160 0142 FFF7FEFF 		bl	CRYP_DataIn
 3161              	.LVL555:
1516:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     b0addr+=4;
1517:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
 3162              		.loc 1 1517 0
 3163 0146 F868     		ldr	r0, [r7, #12]
 3164 0148 FFF7FEFF 		bl	CRYP_DataIn
 3165              	.LVL556:
1518:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
1519:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
1520:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 3166              		.loc 1 1520 0
 3167 014c 0120     		movs	r0, #1
 3168 014e FFF7FEFF 		bl	CRYP_Cmd
 3169              	.LVL557:
 3170              	.L236:
1521:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
1522:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Wait for CRYPEN bit to be 0 */
1523:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     while(CRYP_GetCmdStatus() == ENABLE)
 3171              		.loc 1 1523 0 discriminator 1
 3172 0152 FFF7FEFF 		bl	CRYP_GetCmdStatus
 3173              	.LVL558:
 3174 0156 0128     		cmp	r0, #1
 3175 0158 FBD0     		beq	.L236
1524:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
1525:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
1526:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
1527:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /***************************** header phase *******************************/
1528:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     if(headersize != 0)
 3176              		.loc 1 1528 0
 3177 015a 002D     		cmp	r5, #0
 3178 015c 40F09481 		bne	.L237
 3179              	.LVL559:
 3180              	.L243:
1148:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 3181              		.loc 1 1148 0
 3182 0160 0124     		movs	r4, #1
 3183              	.LVL560:
1529:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
1530:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       /* Select header phase */
1531:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Header);
1532:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       
1533:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
1534:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
1535:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       
1536:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
1537:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
1538:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         /* The CRYP peripheral clock is not enabled or the device doesn't embedd 
1539:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****            the CRYP peripheral (please check the device sales type. */
1540:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         return(ERROR);
1541:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       }
1542:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       
1543:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; (loopcounter < headersize); loopcounter+=16)
1544:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
1545:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
1546:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
1547:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         {
1548:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         }
1549:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         
1550:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
1551:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
1552:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
1553:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
1554:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
1555:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
1556:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
1557:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
1558:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
1559:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       }
1560:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       
1561:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       /* Wait until the complete message has been processed */
1562:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       counter = 0;
1563:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       do
1564:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
1565:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
1566:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         counter++;
1567:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
1568:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
1569:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       if (busystatus != RESET)
1570:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
1571:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         status = ERROR;
1572:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       }
1573:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
1574:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
1575:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /**************************** payload phase *******************************/
1576:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     if(ILength != 0)
 3184              		.loc 1 1576 0
 3185 0162 002E     		cmp	r6, #0
 3186 0164 3CD0     		beq	.L244
 3187              	.L333:
1577:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
1578:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       /* Select payload phase */
1579:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Payload);
 3188              		.loc 1 1579 0
 3189 0166 4FF40030 		mov	r0, #131072
 3190 016a FFF7FEFF 		bl	CRYP_PhaseConfig
 3191              	.LVL561:
1580:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
1581:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
1582:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
 3192              		.loc 1 1582 0
 3193 016e 0120     		movs	r0, #1
 3194 0170 FFF7FEFF 		bl	CRYP_Cmd
 3195              	.LVL562:
1583:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       
1584:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
 3196              		.loc 1 1584 0
 3197 0174 FFF7FEFF 		bl	CRYP_GetCmdStatus
 3198              	.LVL563:
 3199 0178 0028     		cmp	r0, #0
 3200 017a 3BD0     		beq	.L226
 3201              	.LVL564:
1585:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
1586:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         /* The CRYP peripheral clock is not enabled or the device doesn't embedd 
1587:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****            the CRYP peripheral (please check the device sales type. */
1588:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         return(ERROR);
1589:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       }
1590:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       
1591:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; ((loopcounter < ILength) && (status != ERROR)); loopcounter+=16)
 3202              		.loc 1 1591 0 discriminator 1
 3203 017c 7CB3     		cbz	r4, .L250
 3204 017e 279B     		ldr	r3, [sp, #156]
 3205 0180 03F11004 		add	r4, r3, #16
 3206              	.LVL565:
 3207 0184 2C9B     		ldr	r3, [sp, #176]
 3208              		.loc 1 1591 0 is_stmt 0
 3209 0186 0027     		movs	r7, #0
1592:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
1593:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
1594:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
1595:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         {
1596:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         }
1597:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         
1598:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
1599:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1600:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1601:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1602:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1603:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1604:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1605:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1606:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1607:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         
1608:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         /* Wait until the complete message has been processed */
1609:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         counter = 0;
 3210              		.loc 1 1609 0 is_stmt 1
 3211 0188 B946     		mov	r9, r7
 3212 018a 03F11005 		add	r5, r3, #16
 3213              	.LVL566:
 3214              	.L246:
1594:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         {
 3215              		.loc 1 1594 0 discriminator 1
 3216 018e 0120     		movs	r0, #1
 3217 0190 FFF7FEFF 		bl	CRYP_GetFlagStatus
 3218              	.LVL567:
 3219 0194 0028     		cmp	r0, #0
 3220 0196 FAD0     		beq	.L246
1599:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 3221              		.loc 1 1599 0
 3222 0198 54F8100C 		ldr	r0, [r4, #-16]
 3223 019c FFF7FEFF 		bl	CRYP_DataIn
 3224              	.LVL568:
1601:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 3225              		.loc 1 1601 0
 3226 01a0 54F80C0C 		ldr	r0, [r4, #-12]
 3227 01a4 FFF7FEFF 		bl	CRYP_DataIn
 3228              	.LVL569:
1603:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 3229              		.loc 1 1603 0
 3230 01a8 54F8080C 		ldr	r0, [r4, #-8]
 3231 01ac FFF7FEFF 		bl	CRYP_DataIn
 3232              	.LVL570:
1605:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 3233              		.loc 1 1605 0
 3234 01b0 54F8040C 		ldr	r0, [r4, #-4]
 3235 01b4 FFF7FEFF 		bl	CRYP_DataIn
 3236              	.LVL571:
 3237              		.loc 1 1609 0
 3238 01b8 CDF80490 		str	r9, [sp, #4]
 3239 01bc 02E0     		b	.L248
 3240              	.LVL572:
 3241              	.L327:
1610:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         do
1611:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         {
1612:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
1613:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           counter++;
1614:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 3242              		.loc 1 1614 0 discriminator 1
 3243 01be 0028     		cmp	r0, #0
 3244 01c0 00F0A181 		beq	.L299
 3245              	.LVL573:
 3246              	.L248:
1612:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           counter++;
 3247              		.loc 1 1612 0 discriminator 2
 3248 01c4 1020     		movs	r0, #16
 3249 01c6 FFF7FEFF 		bl	CRYP_GetFlagStatus
 3250              	.LVL574:
1613:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 3251              		.loc 1 1613 0 discriminator 2
 3252 01ca 019B     		ldr	r3, [sp, #4]
 3253 01cc 0133     		adds	r3, r3, #1
 3254 01ce 0193     		str	r3, [sp, #4]
 3255              		.loc 1 1614 0 discriminator 2
 3256 01d0 019B     		ldr	r3, [sp, #4]
 3257 01d2 B3F5803F 		cmp	r3, #65536
 3258 01d6 F2D1     		bne	.L327
1615:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
1616:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         if (busystatus != RESET)
 3259              		.loc 1 1616 0
 3260 01d8 0028     		cmp	r0, #0
 3261 01da 00F09481 		beq	.L299
 3262              	.LVL575:
 3263              	.L250:
1591:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
 3264              		.loc 1 1591 0
 3265 01de 0024     		movs	r4, #0
 3266              	.L244:
 3267              	.LVL576:
1617:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         {
1618:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           status = ERROR;
1619:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         }
1620:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         else
1621:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         {
1622:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           /* Wait until the OFNE flag is reset */
1623:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
1624:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           {
1625:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           }
1626:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           
1627:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           /* Read the Output block from the Output FIFO */
1628:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
1629:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
1630:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
1631:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
1632:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
1633:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
1634:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
1635:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
1636:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         }
1637:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       }
1638:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
1639:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
1640:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /***************************** final phase ********************************/
1641:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Select final phase */
1642:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Final);
 3268              		.loc 1 1642 0
 3269 01e0 4FF44030 		mov	r0, #196608
 3270 01e4 FFF7FEFF 		bl	CRYP_PhaseConfig
 3271              	.LVL577:
1643:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
1644:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
1645:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 3272              		.loc 1 1645 0
 3273 01e8 0120     		movs	r0, #1
 3274 01ea FFF7FEFF 		bl	CRYP_Cmd
 3275              	.LVL578:
1646:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
1647:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     if(CRYP_GetCmdStatus() == DISABLE)
 3276              		.loc 1 1647 0
 3277 01ee FFF7FEFF 		bl	CRYP_GetCmdStatus
 3278              	.LVL579:
 3279 01f2 B0BB     		cbnz	r0, .L328
 3280              	.LVL580:
 3281              	.L226:
1351:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       }
 3282              		.loc 1 1351 0
 3283 01f4 0020     		movs	r0, #0
1648:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
1649:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       /* The CRYP peripheral clock is not enabled or the device doesn't embedd 
1650:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****          the CRYP peripheral (please check the device sales type. */
1651:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       return(ERROR);
1652:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
1653:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
1654:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     ctraddr = (uint32_t)ctr;
1655:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Write the counter block in the IN FIFO */
1656:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
1657:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
1658:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
1659:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
1660:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
1661:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
1662:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Reset bit 0 (after 8-bit swap) is equivalent to reset bit 24 (before 8-bit swap) */
1663:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr) & 0xfeffffff);
1664:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
1665:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Wait until the OFNE flag is reset */
1666:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
1667:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
1668:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
1669:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
1670:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Read the Authentaication TAG (MAC) in the IN FIFO */
1671:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     temptag[0] = CRYP_DataOut();
1672:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     temptag[1] = CRYP_DataOut();
1673:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     temptag[2] = CRYP_DataOut();
1674:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     temptag[3] = CRYP_DataOut();
1675:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
1676:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   
1677:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* Copy temporary authentication TAG in user TAG buffer */
1678:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   for(loopcounter = 0; (loopcounter < TAGSize); loopcounter++)
1679:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
1680:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     /* Set the authentication TAG buffer */
1681:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     *((uint8_t*)tagaddr+loopcounter) = *((uint8_t*)temptag+loopcounter);
1682:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
1683:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   
1684:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   /* Disable Crypto */
1685:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(DISABLE);
1686:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
1687:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   return status;
1688:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** }
 3284              		.loc 1 1688 0
 3285 01f6 1EB0     		add	sp, sp, #120
 3286              	.LCFI20:
 3287              		.cfi_remember_state
 3288              		.cfi_def_cfa_offset 32
 3289              		@ sp needed
 3290 01f8 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 3291              	.LVL581:
 3292              	.L191:
 3293              	.LCFI21:
 3294              		.cfi_restore_state
1167:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 3295              		.loc 1 1167 0
 3296 01fc B5F57F4F 		cmp	r5, #65280
 3297 0200 29D3     		bcc	.L329
 3298              	.LVL582:
1176:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = 0xFE;
 3299              		.loc 1 1176 0
 3300 0202 FF20     		movs	r0, #255
 3301              	.LVL583:
1177:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0xff000000;
 3302              		.loc 1 1177 0
 3303 0204 FE23     		movs	r3, #254
 3304              	.LVL584:
1178:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x00ff0000;
 3305              		.loc 1 1178 0
 3306 0206 A770     		strb	r7, [r4, #2]
1179:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x0000ff00;
 3307              		.loc 1 1179 0
 3308 0208 E770     		strb	r7, [r4, #3]
1180:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x000000ff;
 3309              		.loc 1 1180 0
 3310 020a 2771     		strb	r7, [r4, #4]
1185:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 3311              		.loc 1 1185 0
 3312 020c AF1D     		adds	r7, r5, #6
1181:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       headersize += 6;
 3313              		.loc 1 1181 0
 3314 020e 6571     		strb	r5, [r4, #5]
1176:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = 0xFE;
 3315              		.loc 1 1176 0
 3316 0210 2070     		strb	r0, [r4]
 3317              	.LVL585:
1177:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0xff000000;
 3318              		.loc 1 1177 0
 3319 0212 6370     		strb	r3, [r4, #1]
 3320              	.LVL586:
1185:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 3321              		.loc 1 1185 0
 3322 0214 00F0F981 		beq	.L200
1181:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       headersize += 6;
 3323              		.loc 1 1181 0
 3324 0218 0620     		movs	r0, #6
 3325              	.LVL587:
 3326              	.L194:
 3327 021a 299B     		ldr	r3, [sp, #164]
 3328 021c 2044     		add	r0, r0, r4
 3329 021e 03EB070E 		add	lr, r3, r7
 3330              	.LVL588:
 3331              	.L196:
1187:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
 3332              		.loc 1 1187 0 discriminator 3
 3333 0222 13F8015B 		ldrb	r5, [r3], #1	@ zero_extendqisi2
 3334              	.LVL589:
 3335 0226 00F8015B 		strb	r5, [r0], #1
 3336              	.LVL590:
1185:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 3337              		.loc 1 1185 0 discriminator 3
 3338 022a 7345     		cmp	r3, lr
 3339 022c F9D1     		bne	.L196
1190:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 3340              		.loc 1 1190 0
 3341 022e 3B07     		lsls	r3, r7, #28
 3342              	.LVL591:
 3343 0230 00F0E981 		beq	.L330
 3344              	.LVL592:
1193:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
 3345              		.loc 1 1193 0 discriminator 1
 3346 0234 27F00F05 		bic	r5, r7, #15
 3347 0238 1035     		adds	r5, r5, #16
 3348 023a AF42     		cmp	r7, r5
 3349 023c 06D8     		bhi	.L202
 3350 023e E319     		adds	r3, r4, r7
1195:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       }
 3351              		.loc 1 1195 0
 3352 0240 0020     		movs	r0, #0
 3353              	.LVL593:
 3354              	.L201:
1193:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
 3355              		.loc 1 1193 0 discriminator 3
 3356 0242 0137     		adds	r7, r7, #1
 3357              	.LVL594:
 3358 0244 AF42     		cmp	r7, r5
1195:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       }
 3359              		.loc 1 1195 0 discriminator 3
 3360 0246 03F8010B 		strb	r0, [r3], #1
1193:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
 3361              		.loc 1 1193 0 discriminator 3
 3362 024a FAD9     		bls	.L201
 3363              	.L202:
 3364              	.LVL595:
1204:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 3365              		.loc 1 1204 0
 3366 024c 002D     		cmp	r5, #0
 3367 024e 00F0DC81 		beq	.L200
 3368              	.LVL596:
 3369              	.L199:
1152:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t tagaddr = (uint32_t)AuthTAG;
 3370              		.loc 1 1152 0
 3371 0252 4027     		movs	r7, #64
 3372 0254 F1E6     		b	.L192
 3373              	.LVL597:
 3374              	.L329:
1169:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = (uint8_t) ((headersize) & 0xFF);
 3375              		.loc 1 1169 0
 3376 0256 2B0A     		lsrs	r3, r5, #8
 3377              	.LVL598:
1170:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       headersize += 2;
 3378              		.loc 1 1170 0
 3379 0258 6570     		strb	r5, [r4, #1]
1169:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = (uint8_t) ((headersize) & 0xFF);
 3380              		.loc 1 1169 0
 3381 025a 2370     		strb	r3, [r4]
 3382              	.LVL599:
1171:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     }
 3383              		.loc 1 1171 0
 3384 025c AF1C     		adds	r7, r5, #2
 3385              	.LVL600:
1170:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       headersize += 2;
 3386              		.loc 1 1170 0
 3387 025e 0220     		movs	r0, #2
 3388              	.LVL601:
 3389 0260 DBE7     		b	.L194
 3390              	.LVL602:
 3391              	.L328:
1656:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
 3392              		.loc 1 1656 0
 3393 0262 4046     		mov	r0, r8
 3394 0264 FFF7FEFF 		bl	CRYP_DataIn
 3395              	.LVL603:
1658:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
 3396              		.loc 1 1658 0
 3397 0268 0F98     		ldr	r0, [sp, #60]
 3398 026a FFF7FEFF 		bl	CRYP_DataIn
 3399              	.LVL604:
1660:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
 3400              		.loc 1 1660 0
 3401 026e 1098     		ldr	r0, [sp, #64]
 3402 0270 FFF7FEFF 		bl	CRYP_DataIn
 3403              	.LVL605:
1663:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
 3404              		.loc 1 1663 0
 3405 0274 1198     		ldr	r0, [sp, #68]
 3406 0276 20F08070 		bic	r0, r0, #16777216
 3407 027a FFF7FEFF 		bl	CRYP_DataIn
 3408              	.LVL606:
 3409              	.L252:
1666:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 3410              		.loc 1 1666 0 discriminator 1
 3411 027e 0420     		movs	r0, #4
 3412 0280 FFF7FEFF 		bl	CRYP_GetFlagStatus
 3413              	.LVL607:
 3414 0284 0028     		cmp	r0, #0
 3415 0286 FAD0     		beq	.L252
 3416              	.LVL608:
 3417              	.L321:
1671:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     temptag[1] = CRYP_DataOut();
 3418              		.loc 1 1671 0
 3419 0288 FFF7FEFF 		bl	CRYP_DataOut
 3420              	.LVL609:
 3421 028c 1290     		str	r0, [sp, #72]
1672:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     temptag[2] = CRYP_DataOut();
 3422              		.loc 1 1672 0
 3423 028e FFF7FEFF 		bl	CRYP_DataOut
 3424              	.LVL610:
 3425 0292 1390     		str	r0, [sp, #76]
1673:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     temptag[3] = CRYP_DataOut();
 3426              		.loc 1 1673 0
 3427 0294 FFF7FEFF 		bl	CRYP_DataOut
 3428              	.LVL611:
 3429 0298 1490     		str	r0, [sp, #80]
1674:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
 3430              		.loc 1 1674 0
 3431 029a FFF7FEFF 		bl	CRYP_DataOut
 3432              	.LVL612:
1678:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 3433              		.loc 1 1678 0
 3434 029e 2E9B     		ldr	r3, [sp, #184]
1674:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
 3435              		.loc 1 1674 0
 3436 02a0 1590     		str	r0, [sp, #84]
1678:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 3437              		.loc 1 1678 0
 3438 02a2 4BB1     		cbz	r3, .L255
 3439 02a4 2E9A     		ldr	r2, [sp, #184]
 3440 02a6 2D9B     		ldr	r3, [sp, #180]
 3441 02a8 9818     		adds	r0, r3, r2
 3442 02aa 12AA     		add	r2, sp, #72
 3443              	.LVL613:
 3444              	.L254:
1681:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
 3445              		.loc 1 1681 0 discriminator 3
 3446 02ac 12F8011B 		ldrb	r1, [r2], #1	@ zero_extendqisi2
 3447              	.LVL614:
 3448 02b0 03F8011B 		strb	r1, [r3], #1
 3449              	.LVL615:
1678:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 3450              		.loc 1 1678 0 discriminator 3
 3451 02b4 8342     		cmp	r3, r0
 3452 02b6 F9D1     		bne	.L254
 3453              	.LVL616:
 3454              	.L255:
1685:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 3455              		.loc 1 1685 0
 3456 02b8 0020     		movs	r0, #0
 3457 02ba FFF7FEFF 		bl	CRYP_Cmd
 3458              	.LVL617:
1687:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** }
 3459              		.loc 1 1687 0
 3460 02be 2046     		mov	r0, r4
 3461              		.loc 1 1688 0
 3462 02c0 1EB0     		add	sp, sp, #120
 3463              	.LCFI22:
 3464              		.cfi_remember_state
 3465              		.cfi_def_cfa_offset 32
 3466              		@ sp needed
 3467 02c2 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 3468              	.LVL618:
 3469              	.L325:
 3470              	.LCFI23:
 3471              		.cfi_restore_state
1245:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 3472              		.loc 1 1245 0
 3473 02c6 0023     		movs	r3, #0
 3474 02c8 0593     		str	r3, [sp, #20]
 3475              	.LVL619:
 3476              	.LBB422:
 3477              	.LBB423:
 3478              		.loc 2 352 0
 3479 02ca DAF80030 		ldr	r3, [r10]
 3480              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 3481 02ce 1BBA     		rev r3, r3
 3482              	@ 0 "" 2
 3483              	.LVL620:
 3484              		.thumb
 3485              	.LBE423:
 3486              	.LBE422:
1246:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 3487              		.loc 1 1246 0
 3488 02d0 1A93     		str	r3, [sp, #104]
 3489              	.LVL621:
 3490              	.LBB424:
 3491              	.LBB425:
 3492              		.loc 2 352 0
 3493 02d2 DAF80430 		ldr	r3, [r10, #4]
 3494              	.LVL622:
 3495              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 3496 02d6 1BBA     		rev r3, r3
 3497              	@ 0 "" 2
 3498              	.LVL623:
 3499              		.thumb
 3500              	.LBE425:
 3501              	.LBE424:
1248:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 3502              		.loc 1 1248 0
 3503 02d8 1B93     		str	r3, [sp, #108]
 3504              	.LVL624:
 3505              	.LBB426:
 3506              	.LBB427:
 3507              		.loc 2 352 0
 3508 02da DAF80830 		ldr	r3, [r10, #8]
 3509              	.LVL625:
 3510              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 3511 02de 1BBA     		rev r3, r3
 3512              	@ 0 "" 2
 3513              	.LVL626:
 3514              		.thumb
 3515              	.LBE427:
 3516              	.LBE426:
1250:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 3517              		.loc 1 1250 0
 3518 02e0 1C93     		str	r3, [sp, #112]
 3519              	.LVL627:
 3520              	.LBB428:
 3521              	.LBB429:
 3522              		.loc 2 352 0
 3523 02e2 DAF80C30 		ldr	r3, [r10, #12]
 3524              	.LVL628:
 3525              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 3526 02e6 1BBA     		rev r3, r3
 3527              	@ 0 "" 2
 3528              	.LVL629:
 3529              		.thumb
 3530              	.LBE429:
 3531              	.LBE428:
1252:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 3532              		.loc 1 1252 0
 3533 02e8 1D93     		str	r3, [sp, #116]
1253:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 192:
 3534              		.loc 1 1253 0
 3535 02ea FCE6     		b	.L209
 3536              	.LVL630:
 3537              	.L326:
1303:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
 3538              		.loc 1 1303 0
 3539 02ec FFF7FEFF 		bl	CRYP_FIFOFlush
 3540              	.LVL631:
1306:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
 3541              		.loc 1 1306 0
 3542 02f0 16A8     		add	r0, sp, #88
 3543 02f2 FFF7FEFF 		bl	CRYP_KeyInit
 3544              	.LVL632:
1309:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
 3545              		.loc 1 1309 0
 3546 02f6 06A8     		add	r0, sp, #24
 3547 02f8 FFF7FEFF 		bl	CRYP_IVInit
 3548              	.LVL633:
1312:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CCM;
 3549              		.loc 1 1312 0
 3550 02fc 4FF0000A 		mov	r10, #0
 3551              	.LVL634:
1313:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 3552              		.loc 1 1313 0
 3553 0300 4FF00812 		mov	r2, #524296
1314:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 3554              		.loc 1 1314 0
 3555 0304 8023     		movs	r3, #128
1315:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
 3556              		.loc 1 1315 0
 3557 0306 02A8     		add	r0, sp, #8
1313:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 3558              		.loc 1 1313 0
 3559 0308 0392     		str	r2, [sp, #12]
1314:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 3560              		.loc 1 1314 0
 3561 030a 0493     		str	r3, [sp, #16]
1312:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CCM;
 3562              		.loc 1 1312 0
 3563 030c CDF808A0 		str	r10, [sp, #8]
1315:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
 3564              		.loc 1 1315 0
 3565 0310 FFF7FEFF 		bl	CRYP_Init
 3566              	.LVL635:
1319:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
 3567              		.loc 1 1319 0
 3568 0314 5046     		mov	r0, r10
 3569 0316 FFF7FEFF 		bl	CRYP_PhaseConfig
 3570              	.LVL636:
1323:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     b0addr+=4;
 3571              		.loc 1 1323 0
 3572 031a 0A98     		ldr	r0, [sp, #40]
 3573 031c FFF7FEFF 		bl	CRYP_DataIn
 3574              	.LVL637:
1325:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     b0addr+=4;
 3575              		.loc 1 1325 0
 3576 0320 7868     		ldr	r0, [r7, #4]
 3577 0322 FFF7FEFF 		bl	CRYP_DataIn
 3578              	.LVL638:
1327:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     b0addr+=4;
 3579              		.loc 1 1327 0
 3580 0326 B868     		ldr	r0, [r7, #8]
 3581 0328 FFF7FEFF 		bl	CRYP_DataIn
 3582              	.LVL639:
1329:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
 3583              		.loc 1 1329 0
 3584 032c F868     		ldr	r0, [r7, #12]
 3585 032e FFF7FEFF 		bl	CRYP_DataIn
 3586              	.LVL640:
1332:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
 3587              		.loc 1 1332 0
 3588 0332 4846     		mov	r0, r9
 3589 0334 FFF7FEFF 		bl	CRYP_Cmd
 3590              	.LVL641:
 3591              	.L215:
1335:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 3592              		.loc 1 1335 0 discriminator 1
 3593 0338 FFF7FEFF 		bl	CRYP_GetCmdStatus
 3594              	.LVL642:
 3595 033c 0128     		cmp	r0, #1
 3596 033e FBD0     		beq	.L215
1339:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 3597              		.loc 1 1339 0
 3598 0340 002D     		cmp	r5, #0
 3599 0342 40F01E81 		bne	.L216
 3600              	.LVL643:
 3601              	.L224:
1148:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 3602              		.loc 1 1148 0
 3603 0346 0124     		movs	r4, #1
 3604              	.LVL644:
1387:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 3605              		.loc 1 1387 0
 3606 0348 002E     		cmp	r6, #0
 3607 034a 3DD0     		beq	.L225
 3608              	.L335:
1390:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       
 3609              		.loc 1 1390 0
 3610 034c 4FF40030 		mov	r0, #131072
 3611 0350 FFF7FEFF 		bl	CRYP_PhaseConfig
 3612              	.LVL645:
1393:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       
 3613              		.loc 1 1393 0
 3614 0354 0120     		movs	r0, #1
 3615 0356 FFF7FEFF 		bl	CRYP_Cmd
 3616              	.LVL646:
1395:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
 3617              		.loc 1 1395 0
 3618 035a FFF7FEFF 		bl	CRYP_GetCmdStatus
 3619              	.LVL647:
 3620 035e 0028     		cmp	r0, #0
 3621 0360 3FF448AF 		beq	.L226
 3622              	.LVL648:
1402:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
 3623              		.loc 1 1402 0 discriminator 1
 3624 0364 7CB3     		cbz	r4, .L232
 3625 0366 279B     		ldr	r3, [sp, #156]
 3626 0368 03F11004 		add	r4, r3, #16
 3627              	.LVL649:
 3628 036c 2C9B     		ldr	r3, [sp, #176]
1402:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
 3629              		.loc 1 1402 0 is_stmt 0
 3630 036e 0027     		movs	r7, #0
1420:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         do
 3631              		.loc 1 1420 0 is_stmt 1
 3632 0370 B946     		mov	r9, r7
 3633 0372 03F11005 		add	r5, r3, #16
 3634              	.LVL650:
 3635              	.L228:
1405:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         {
 3636              		.loc 1 1405 0 discriminator 1
 3637 0376 0120     		movs	r0, #1
 3638 0378 FFF7FEFF 		bl	CRYP_GetFlagStatus
 3639              	.LVL651:
 3640 037c 0028     		cmp	r0, #0
 3641 037e FAD0     		beq	.L228
1410:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 3642              		.loc 1 1410 0
 3643 0380 54F8100C 		ldr	r0, [r4, #-16]
 3644 0384 FFF7FEFF 		bl	CRYP_DataIn
 3645              	.LVL652:
1412:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 3646              		.loc 1 1412 0
 3647 0388 54F80C0C 		ldr	r0, [r4, #-12]
 3648 038c FFF7FEFF 		bl	CRYP_DataIn
 3649              	.LVL653:
1414:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 3650              		.loc 1 1414 0
 3651 0390 54F8080C 		ldr	r0, [r4, #-8]
 3652 0394 FFF7FEFF 		bl	CRYP_DataIn
 3653              	.LVL654:
1416:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 3654              		.loc 1 1416 0
 3655 0398 54F8040C 		ldr	r0, [r4, #-4]
 3656 039c FFF7FEFF 		bl	CRYP_DataIn
 3657              	.LVL655:
1420:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         do
 3658              		.loc 1 1420 0
 3659 03a0 CDF80490 		str	r9, [sp, #4]
 3660 03a4 02E0     		b	.L230
 3661              	.LVL656:
 3662              	.L331:
1425:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 3663              		.loc 1 1425 0 discriminator 1
 3664 03a6 0028     		cmp	r0, #0
 3665 03a8 00F0CC80 		beq	.L298
 3666              	.LVL657:
 3667              	.L230:
1423:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           counter++;
 3668              		.loc 1 1423 0 discriminator 2
 3669 03ac 1020     		movs	r0, #16
 3670 03ae FFF7FEFF 		bl	CRYP_GetFlagStatus
 3671              	.LVL658:
1424:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 3672              		.loc 1 1424 0 discriminator 2
 3673 03b2 019B     		ldr	r3, [sp, #4]
 3674 03b4 0133     		adds	r3, r3, #1
 3675 03b6 0193     		str	r3, [sp, #4]
1425:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 3676              		.loc 1 1425 0 discriminator 2
 3677 03b8 019B     		ldr	r3, [sp, #4]
 3678 03ba B3F5803F 		cmp	r3, #65536
 3679 03be F2D1     		bne	.L331
1427:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         {
 3680              		.loc 1 1427 0
 3681 03c0 0028     		cmp	r0, #0
 3682 03c2 00F0BF80 		beq	.L298
 3683              	.LVL659:
 3684              	.L232:
1402:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
 3685              		.loc 1 1402 0
 3686 03c6 0024     		movs	r4, #0
 3687              	.L225:
 3688              	.LVL660:
1453:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
 3689              		.loc 1 1453 0
 3690 03c8 4FF44030 		mov	r0, #196608
 3691 03cc FFF7FEFF 		bl	CRYP_PhaseConfig
 3692              	.LVL661:
1456:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
 3693              		.loc 1 1456 0
 3694 03d0 0120     		movs	r0, #1
 3695 03d2 FFF7FEFF 		bl	CRYP_Cmd
 3696              	.LVL662:
1458:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 3697              		.loc 1 1458 0
 3698 03d6 FFF7FEFF 		bl	CRYP_GetCmdStatus
 3699              	.LVL663:
 3700 03da 0028     		cmp	r0, #0
 3701 03dc 3FF40AAF 		beq	.L226
 3702              	.LVL664:
1467:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
 3703              		.loc 1 1467 0
 3704 03e0 4046     		mov	r0, r8
 3705 03e2 FFF7FEFF 		bl	CRYP_DataIn
 3706              	.LVL665:
1469:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
 3707              		.loc 1 1469 0
 3708 03e6 0F98     		ldr	r0, [sp, #60]
 3709 03e8 FFF7FEFF 		bl	CRYP_DataIn
 3710              	.LVL666:
1471:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
 3711              		.loc 1 1471 0
 3712 03ec 1098     		ldr	r0, [sp, #64]
 3713 03ee FFF7FEFF 		bl	CRYP_DataIn
 3714              	.LVL667:
1474:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     
 3715              		.loc 1 1474 0
 3716 03f2 1198     		ldr	r0, [sp, #68]
 3717 03f4 20F08070 		bic	r0, r0, #16777216
 3718 03f8 FFF7FEFF 		bl	CRYP_DataIn
 3719              	.LVL668:
 3720              	.L234:
1477:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 3721              		.loc 1 1477 0 discriminator 1
 3722 03fc 0420     		movs	r0, #4
 3723 03fe FFF7FEFF 		bl	CRYP_GetFlagStatus
 3724              	.LVL669:
 3725 0402 0028     		cmp	r0, #0
 3726 0404 FAD0     		beq	.L234
 3727 0406 3FE7     		b	.L321
 3728              	.LVL670:
 3729              	.L211:
1269:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 3730              		.loc 1 1269 0
 3731 0408 4FF40073 		mov	r3, #512
 3732 040c 0593     		str	r3, [sp, #20]
 3733              	.LVL671:
 3734              	.LBB430:
 3735              	.LBB431:
 3736              		.loc 2 352 0
 3737 040e DAF80030 		ldr	r3, [r10]
 3738              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 3739 0412 1BBA     		rev r3, r3
 3740              	@ 0 "" 2
 3741              	.LVL672:
 3742              		.thumb
 3743              	.LBE431:
 3744              	.LBE430:
1270:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 3745              		.loc 1 1270 0
 3746 0414 1693     		str	r3, [sp, #88]
 3747              	.LVL673:
 3748              	.LBB432:
 3749              	.LBB433:
 3750              		.loc 2 352 0
 3751 0416 DAF80430 		ldr	r3, [r10, #4]
 3752              	.LVL674:
 3753              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 3754 041a 1BBA     		rev r3, r3
 3755              	@ 0 "" 2
 3756              	.LVL675:
 3757              		.thumb
 3758              	.LBE433:
 3759              	.LBE432:
1272:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 3760              		.loc 1 1272 0
 3761 041c 1793     		str	r3, [sp, #92]
 3762              	.LVL676:
 3763              	.LBB434:
 3764              	.LBB435:
 3765              		.loc 2 352 0
 3766 041e DAF80830 		ldr	r3, [r10, #8]
 3767              	.LVL677:
 3768              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 3769 0422 1BBA     		rev r3, r3
 3770              	@ 0 "" 2
 3771              	.LVL678:
 3772              		.thumb
 3773              	.LBE435:
 3774              	.LBE434:
1274:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 3775              		.loc 1 1274 0
 3776 0424 1893     		str	r3, [sp, #96]
 3777              	.LVL679:
 3778              	.LBB436:
 3779              	.LBB437:
 3780              		.loc 2 352 0
 3781 0426 DAF80C30 		ldr	r3, [r10, #12]
 3782              	.LVL680:
 3783              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 3784 042a 1BBA     		rev r3, r3
 3785              	@ 0 "" 2
 3786              	.LVL681:
 3787              		.thumb
 3788              	.LBE437:
 3789              	.LBE436:
1276:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 3790              		.loc 1 1276 0
 3791 042c 1993     		str	r3, [sp, #100]
 3792              	.LVL682:
 3793              	.LBB438:
 3794              	.LBB439:
 3795              		.loc 2 352 0
 3796 042e DAF81030 		ldr	r3, [r10, #16]
 3797              	.LVL683:
 3798              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 3799 0432 1BBA     		rev r3, r3
 3800              	@ 0 "" 2
 3801              	.LVL684:
 3802              		.thumb
 3803              	.LBE439:
 3804              	.LBE438:
1278:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 3805              		.loc 1 1278 0
 3806 0434 1A93     		str	r3, [sp, #104]
 3807              	.LVL685:
 3808              	.LBB440:
 3809              	.LBB441:
 3810              		.loc 2 352 0
 3811 0436 DAF81430 		ldr	r3, [r10, #20]
 3812              	.LVL686:
 3813              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 3814 043a 1BBA     		rev r3, r3
 3815              	@ 0 "" 2
 3816              	.LVL687:
 3817              		.thumb
 3818              	.LBE441:
 3819              	.LBE440:
1280:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 3820              		.loc 1 1280 0
 3821 043c 1B93     		str	r3, [sp, #108]
 3822              	.LVL688:
 3823              	.LBB442:
 3824              	.LBB443:
 3825              		.loc 2 352 0
 3826 043e DAF81830 		ldr	r3, [r10, #24]
 3827              	.LVL689:
 3828              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 3829 0442 1BBA     		rev r3, r3
 3830              	@ 0 "" 2
 3831              	.LVL690:
 3832              		.thumb
 3833              	.LBE443:
 3834              	.LBE442:
1282:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 3835              		.loc 1 1282 0
 3836 0444 1C93     		str	r3, [sp, #112]
 3837              	.LVL691:
 3838              	.LBB444:
 3839              	.LBB445:
 3840              		.loc 2 352 0
 3841 0446 DAF81C30 		ldr	r3, [r10, #28]
 3842              	.LVL692:
 3843              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 3844 044a 1BBA     		rev r3, r3
 3845              	@ 0 "" 2
 3846              	.LVL693:
 3847              		.thumb
 3848              	.LBE445:
 3849              	.LBE444:
1284:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 3850              		.loc 1 1284 0
 3851 044c 1D93     		str	r3, [sp, #116]
1285:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     default:
 3852              		.loc 1 1285 0
 3853 044e 4AE6     		b	.L209
 3854              	.LVL694:
 3855              	.L210:
1255:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 3856              		.loc 1 1255 0
 3857 0450 4FF48073 		mov	r3, #256
 3858 0454 0593     		str	r3, [sp, #20]
 3859              	.LVL695:
 3860              	.LBB446:
 3861              	.LBB447:
 3862              		.loc 2 352 0
 3863 0456 DAF80030 		ldr	r3, [r10]
 3864              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 3865 045a 1BBA     		rev r3, r3
 3866              	@ 0 "" 2
 3867              	.LVL696:
 3868              		.thumb
 3869              	.LBE447:
 3870              	.LBE446:
1256:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 3871              		.loc 1 1256 0
 3872 045c 1893     		str	r3, [sp, #96]
 3873              	.LVL697:
 3874              	.LBB448:
 3875              	.LBB449:
 3876              		.loc 2 352 0
 3877 045e DAF80430 		ldr	r3, [r10, #4]
 3878              	.LVL698:
 3879              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 3880 0462 1BBA     		rev r3, r3
 3881              	@ 0 "" 2
 3882              	.LVL699:
 3883              		.thumb
 3884              	.LBE449:
 3885              	.LBE448:
1258:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 3886              		.loc 1 1258 0
 3887 0464 1993     		str	r3, [sp, #100]
 3888              	.LVL700:
 3889              	.LBB450:
 3890              	.LBB451:
 3891              		.loc 2 352 0
 3892 0466 DAF80830 		ldr	r3, [r10, #8]
 3893              	.LVL701:
 3894              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 3895 046a 1BBA     		rev r3, r3
 3896              	@ 0 "" 2
 3897              	.LVL702:
 3898              		.thumb
 3899              	.LBE451:
 3900              	.LBE450:
1260:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 3901              		.loc 1 1260 0
 3902 046c 1A93     		str	r3, [sp, #104]
 3903              	.LVL703:
 3904              	.LBB452:
 3905              	.LBB453:
 3906              		.loc 2 352 0
 3907 046e DAF80C30 		ldr	r3, [r10, #12]
 3908              	.LVL704:
 3909              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 3910 0472 1BBA     		rev r3, r3
 3911              	@ 0 "" 2
 3912              	.LVL705:
 3913              		.thumb
 3914              	.LBE453:
 3915              	.LBE452:
1262:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 3916              		.loc 1 1262 0
 3917 0474 1B93     		str	r3, [sp, #108]
 3918              	.LVL706:
 3919              	.LBB454:
 3920              	.LBB455:
 3921              		.loc 2 352 0
 3922 0476 DAF81030 		ldr	r3, [r10, #16]
 3923              	.LVL707:
 3924              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 3925 047a 1BBA     		rev r3, r3
 3926              	@ 0 "" 2
 3927              	.LVL708:
 3928              		.thumb
 3929              	.LBE455:
 3930              	.LBE454:
1264:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 3931              		.loc 1 1264 0
 3932 047c 1C93     		str	r3, [sp, #112]
 3933              	.LVL709:
 3934              	.LBB456:
 3935              	.LBB457:
 3936              		.loc 2 352 0
 3937 047e DAF81430 		ldr	r3, [r10, #20]
 3938              	.LVL710:
 3939              	@ 352 "libs/CMSIS/Include/core_cmInstr.h" 1
 3940 0482 1BBA     		rev r3, r3
 3941              	@ 0 "" 2
 3942              	.LVL711:
 3943              		.thumb
 3944              	.LBE457:
 3945              	.LBE456:
1266:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     break;
 3946              		.loc 1 1266 0
 3947 0484 1D93     		str	r3, [sp, #116]
1267:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     case 256:
 3948              		.loc 1 1267 0
 3949 0486 2EE6     		b	.L209
 3950              	.LVL712:
 3951              	.L237:
1531:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       
 3952              		.loc 1 1531 0
 3953 0488 4FF48030 		mov	r0, #65536
 3954 048c FFF7FEFF 		bl	CRYP_PhaseConfig
 3955              	.LVL713:
1534:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       
 3956              		.loc 1 1534 0
 3957 0490 0120     		movs	r0, #1
 3958 0492 FFF7FEFF 		bl	CRYP_Cmd
 3959              	.LVL714:
1536:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
 3960              		.loc 1 1536 0
 3961 0496 FFF7FEFF 		bl	CRYP_GetCmdStatus
 3962              	.LVL715:
 3963 049a 0028     		cmp	r0, #0
 3964 049c 3FF4AAAE 		beq	.L226
 3965 04a0 1034     		adds	r4, r4, #16
 3966 04a2 0027     		movs	r7, #0
 3967              	.LVL716:
 3968              	.L239:
1546:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         {
 3969              		.loc 1 1546 0 discriminator 1
 3970 04a4 0120     		movs	r0, #1
 3971 04a6 FFF7FEFF 		bl	CRYP_GetFlagStatus
 3972              	.LVL717:
 3973 04aa 0028     		cmp	r0, #0
 3974 04ac FAD0     		beq	.L239
1551:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 3975              		.loc 1 1551 0 discriminator 2
 3976 04ae 54F8100C 		ldr	r0, [r4, #-16]
 3977 04b2 FFF7FEFF 		bl	CRYP_DataIn
 3978              	.LVL718:
1553:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 3979              		.loc 1 1553 0 discriminator 2
 3980 04b6 54F80C0C 		ldr	r0, [r4, #-12]
 3981 04ba FFF7FEFF 		bl	CRYP_DataIn
 3982              	.LVL719:
1555:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 3983              		.loc 1 1555 0 discriminator 2
 3984 04be 54F8080C 		ldr	r0, [r4, #-8]
 3985 04c2 FFF7FEFF 		bl	CRYP_DataIn
 3986              	.LVL720:
1543:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
 3987              		.loc 1 1543 0 discriminator 2
 3988 04c6 1037     		adds	r7, r7, #16
1557:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 3989              		.loc 1 1557 0 discriminator 2
 3990 04c8 54F8040C 		ldr	r0, [r4, #-4]
 3991 04cc FFF7FEFF 		bl	CRYP_DataIn
 3992              	.LVL721:
1543:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
 3993              		.loc 1 1543 0 discriminator 2
 3994 04d0 AF42     		cmp	r7, r5
 3995 04d2 04F11004 		add	r4, r4, #16
 3996 04d6 E5D3     		bcc	.L239
1562:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       do
 3997              		.loc 1 1562 0
 3998 04d8 0023     		movs	r3, #0
 3999 04da 0193     		str	r3, [sp, #4]
 4000 04dc 02E0     		b	.L242
 4001              	.LVL722:
 4002              	.L332:
1567:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 4003              		.loc 1 1567 0 discriminator 1
 4004 04de 0028     		cmp	r0, #0
 4005 04e0 3FF43EAE 		beq	.L243
 4006              	.LVL723:
 4007              	.L242:
1565:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         counter++;
 4008              		.loc 1 1565 0 discriminator 2
 4009 04e4 1020     		movs	r0, #16
 4010 04e6 FFF7FEFF 		bl	CRYP_GetFlagStatus
 4011              	.LVL724:
1566:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 4012              		.loc 1 1566 0 discriminator 2
 4013 04ea 019B     		ldr	r3, [sp, #4]
 4014 04ec 0133     		adds	r3, r3, #1
 4015 04ee 0193     		str	r3, [sp, #4]
1567:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 4016              		.loc 1 1567 0 discriminator 2
 4017 04f0 019B     		ldr	r3, [sp, #4]
 4018 04f2 B3F5803F 		cmp	r3, #65536
 4019 04f6 F2D1     		bne	.L332
1148:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 4020              		.loc 1 1148 0
 4021 04f8 B0FA80F4 		clz	r4, r0
 4022 04fc 6409     		lsrs	r4, r4, #5
 4023              	.LVL725:
1576:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 4024              		.loc 1 1576 0
 4025 04fe 002E     		cmp	r6, #0
 4026 0500 3FF46EAE 		beq	.L244
 4027 0504 2FE6     		b	.L333
 4028              	.LVL726:
 4029              	.L299:
1623:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           {
 4030              		.loc 1 1623 0 discriminator 1
 4031 0506 0420     		movs	r0, #4
 4032 0508 FFF7FEFF 		bl	CRYP_GetFlagStatus
 4033              	.LVL727:
 4034 050c 0028     		cmp	r0, #0
 4035 050e FAD0     		beq	.L299
1628:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4036              		.loc 1 1628 0
 4037 0510 FFF7FEFF 		bl	CRYP_DataOut
 4038              	.LVL728:
 4039 0514 45F8100C 		str	r0, [r5, #-16]
 4040              	.LVL729:
1630:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4041              		.loc 1 1630 0
 4042 0518 FFF7FEFF 		bl	CRYP_DataOut
 4043              	.LVL730:
 4044 051c 45F80C0C 		str	r0, [r5, #-12]
 4045              	.LVL731:
1632:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4046              		.loc 1 1632 0
 4047 0520 FFF7FEFF 		bl	CRYP_DataOut
 4048              	.LVL732:
 4049 0524 45F8080C 		str	r0, [r5, #-8]
 4050              	.LVL733:
1634:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4051              		.loc 1 1634 0
 4052 0528 FFF7FEFF 		bl	CRYP_DataOut
 4053              	.LVL734:
1591:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
 4054              		.loc 1 1591 0
 4055 052c 1037     		adds	r7, r7, #16
 4056              	.LVL735:
 4057 052e BE42     		cmp	r6, r7
1634:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4058              		.loc 1 1634 0
 4059 0530 45F8040C 		str	r0, [r5, #-4]
 4060              	.LVL736:
 4061 0534 04F11004 		add	r4, r4, #16
 4062 0538 05F11005 		add	r5, r5, #16
1591:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
 4063              		.loc 1 1591 0
 4064 053c 3FF627AE 		bhi	.L246
 4065 0540 0124     		movs	r4, #1
 4066 0542 4DE6     		b	.L244
 4067              	.LVL737:
 4068              	.L298:
1434:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           {
 4069              		.loc 1 1434 0 discriminator 1
 4070 0544 0420     		movs	r0, #4
 4071 0546 FFF7FEFF 		bl	CRYP_GetFlagStatus
 4072              	.LVL738:
 4073 054a 0028     		cmp	r0, #0
 4074 054c FAD0     		beq	.L298
1439:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4075              		.loc 1 1439 0
 4076 054e FFF7FEFF 		bl	CRYP_DataOut
 4077              	.LVL739:
 4078 0552 45F8100C 		str	r0, [r5, #-16]
 4079              	.LVL740:
1441:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4080              		.loc 1 1441 0
 4081 0556 FFF7FEFF 		bl	CRYP_DataOut
 4082              	.LVL741:
 4083 055a 45F80C0C 		str	r0, [r5, #-12]
 4084              	.LVL742:
1443:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4085              		.loc 1 1443 0
 4086 055e FFF7FEFF 		bl	CRYP_DataOut
 4087              	.LVL743:
 4088 0562 45F8080C 		str	r0, [r5, #-8]
 4089              	.LVL744:
1445:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4090              		.loc 1 1445 0
 4091 0566 FFF7FEFF 		bl	CRYP_DataOut
 4092              	.LVL745:
1402:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
 4093              		.loc 1 1402 0
 4094 056a 1037     		adds	r7, r7, #16
 4095              	.LVL746:
 4096 056c BE42     		cmp	r6, r7
1445:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4097              		.loc 1 1445 0
 4098 056e 45F8040C 		str	r0, [r5, #-4]
 4099              	.LVL747:
 4100 0572 04F11004 		add	r4, r4, #16
 4101 0576 05F11005 		add	r5, r5, #16
1402:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
 4102              		.loc 1 1402 0
 4103 057a 3FF6FCAE 		bhi	.L228
 4104 057e 0124     		movs	r4, #1
 4105 0580 22E7     		b	.L225
 4106              	.LVL748:
 4107              	.L216:
1342:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       
 4108              		.loc 1 1342 0
 4109 0582 4FF48030 		mov	r0, #65536
 4110 0586 FFF7FEFF 		bl	CRYP_PhaseConfig
 4111              	.LVL749:
1345:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       
 4112              		.loc 1 1345 0
 4113 058a 0120     		movs	r0, #1
 4114 058c FFF7FEFF 		bl	CRYP_Cmd
 4115              	.LVL750:
1347:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
 4116              		.loc 1 1347 0
 4117 0590 FFF7FEFF 		bl	CRYP_GetCmdStatus
 4118              	.LVL751:
 4119 0594 0028     		cmp	r0, #0
 4120 0596 3FF42DAE 		beq	.L226
 4121 059a 1034     		adds	r4, r4, #16
 4122 059c 0027     		movs	r7, #0
 4123              	.LVL752:
 4124              	.L220:
1357:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         {
 4125              		.loc 1 1357 0 discriminator 1
 4126 059e 0120     		movs	r0, #1
 4127 05a0 FFF7FEFF 		bl	CRYP_GetFlagStatus
 4128              	.LVL753:
 4129 05a4 0028     		cmp	r0, #0
 4130 05a6 FAD0     		beq	.L220
1362:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 4131              		.loc 1 1362 0 discriminator 2
 4132 05a8 54F8100C 		ldr	r0, [r4, #-16]
 4133 05ac FFF7FEFF 		bl	CRYP_DataIn
 4134              	.LVL754:
1364:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 4135              		.loc 1 1364 0 discriminator 2
 4136 05b0 54F80C0C 		ldr	r0, [r4, #-12]
 4137 05b4 FFF7FEFF 		bl	CRYP_DataIn
 4138              	.LVL755:
1366:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 4139              		.loc 1 1366 0 discriminator 2
 4140 05b8 54F8080C 		ldr	r0, [r4, #-8]
 4141 05bc FFF7FEFF 		bl	CRYP_DataIn
 4142              	.LVL756:
1354:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
 4143              		.loc 1 1354 0 discriminator 2
 4144 05c0 1037     		adds	r7, r7, #16
1368:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 4145              		.loc 1 1368 0 discriminator 2
 4146 05c2 54F8040C 		ldr	r0, [r4, #-4]
 4147 05c6 FFF7FEFF 		bl	CRYP_DataIn
 4148              	.LVL757:
1354:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       {
 4149              		.loc 1 1354 0 discriminator 2
 4150 05ca AF42     		cmp	r7, r5
 4151 05cc 04F11004 		add	r4, r4, #16
 4152 05d0 E5D3     		bcc	.L220
1373:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       do
 4153              		.loc 1 1373 0
 4154 05d2 0023     		movs	r3, #0
 4155 05d4 0193     		str	r3, [sp, #4]
 4156 05d6 02E0     		b	.L223
 4157              	.LVL758:
 4158              	.L334:
1378:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 4159              		.loc 1 1378 0 discriminator 1
 4160 05d8 0028     		cmp	r0, #0
 4161 05da 3FF4B4AE 		beq	.L224
 4162              	.LVL759:
 4163              	.L223:
1376:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****         counter++;
 4164              		.loc 1 1376 0 discriminator 2
 4165 05de 1020     		movs	r0, #16
 4166 05e0 FFF7FEFF 		bl	CRYP_GetFlagStatus
 4167              	.LVL760:
1377:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 4168              		.loc 1 1377 0 discriminator 2
 4169 05e4 019B     		ldr	r3, [sp, #4]
 4170 05e6 0133     		adds	r3, r3, #1
 4171 05e8 0193     		str	r3, [sp, #4]
1378:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c **** 
 4172              		.loc 1 1378 0 discriminator 2
 4173 05ea 019B     		ldr	r3, [sp, #4]
 4174 05ec B3F5803F 		cmp	r3, #65536
 4175 05f0 F2D1     		bne	.L334
1148:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 4176              		.loc 1 1148 0
 4177 05f2 B0FA80F4 		clz	r4, r0
 4178 05f6 6409     		lsrs	r4, r4, #5
 4179              	.LVL761:
1387:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****     {
 4180              		.loc 1 1387 0
 4181 05f8 002E     		cmp	r6, #0
 4182 05fa 3FF4E5AE 		beq	.L225
 4183 05fe A5E6     		b	.L335
 4184              	.LVL762:
 4185              	.L258:
1211:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   {
 4186              		.loc 1 1211 0
 4187 0600 1146     		mov	r1, r2
 4188              	.LVL763:
 4189 0602 0AAF     		add	r7, sp, #40
 4190              	.LVL764:
 4191 0604 3CE5     		b	.L203
 4192              	.LVL765:
 4193              	.L330:
1201:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   }
 4194              		.loc 1 1201 0
 4195 0606 3D46     		mov	r5, r7
 4196 0608 23E6     		b	.L199
 4197              	.LVL766:
 4198              	.L200:
 4199 060a 9DF82870 		ldrb	r7, [sp, #40]	@ zero_extendqisi2
1152:libs/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c ****   uint32_t tagaddr = (uint32_t)AuthTAG;
 4200              		.loc 1 1152 0
 4201 060e 0025     		movs	r5, #0
 4202 0610 13E5     		b	.L192
 4203              		.cfi_endproc
 4204              	.LFE114:
 4206 0612 00BF     		.text
 4207              	.Letext0:
 4208              		.file 3 "c:\\program files (x86)\\gnu tools arm embedded\\4.9 2014q4\\arm-none-eabi\\include\\mach
 4209              		.file 4 "c:\\program files (x86)\\gnu tools arm embedded\\4.9 2014q4\\arm-none-eabi\\include\\stdi
 4210              		.file 5 "libs/Device/STM32F4xx/Include/stm32f4xx.h"
 4211              		.file 6 "libs/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h"
 4212              		.file 7 "libs/CMSIS/Include/core_cm4.h"
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_cryp_aes.c
C:\Users\Student\AppData\Local\Temp\cciaSHUR.s:20     .text.CRYP_AES_ECB:00000000 $t
C:\Users\Student\AppData\Local\Temp\cciaSHUR.s:25     .text.CRYP_AES_ECB:00000000 CRYP_AES_ECB
C:\Users\Student\AppData\Local\Temp\cciaSHUR.s:575    .text.CRYP_AES_CBC:00000000 $t
C:\Users\Student\AppData\Local\Temp\cciaSHUR.s:580    .text.CRYP_AES_CBC:00000000 CRYP_AES_CBC
C:\Users\Student\AppData\Local\Temp\cciaSHUR.s:1193   .text.CRYP_AES_CTR:00000000 $t
C:\Users\Student\AppData\Local\Temp\cciaSHUR.s:1198   .text.CRYP_AES_CTR:00000000 CRYP_AES_CTR
C:\Users\Student\AppData\Local\Temp\cciaSHUR.s:1750   .text.CRYP_AES_GCM:00000000 $t
C:\Users\Student\AppData\Local\Temp\cciaSHUR.s:1755   .text.CRYP_AES_GCM:00000000 CRYP_AES_GCM
C:\Users\Student\AppData\Local\Temp\cciaSHUR.s:2882   .text.CRYP_AES_CCM:00000000 $t
C:\Users\Student\AppData\Local\Temp\cciaSHUR.s:2887   .text.CRYP_AES_CCM:00000000 CRYP_AES_CCM
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
CRYP_KeyStructInit
CRYP_FIFOFlush
CRYP_Init
CRYP_KeyInit
CRYP_Cmd
CRYP_GetFlagStatus
CRYP_GetCmdStatus
CRYP_DataIn
CRYP_DataOut
CRYP_IVInit
CRYP_PhaseConfig
