// Seed: 644182936
module module_0 (
    output uwire id_0
    , id_3,
    input  tri   id_1
);
  assign id_0 = 1'b0;
  module_2(
      id_3
  );
endmodule
module module_1 (
    input  uwire id_0,
    input  uwire id_1,
    input  wor   id_2,
    output wor   id_3,
    output uwire id_4,
    input  uwire id_5
);
  id_7(
      .id_0(1'd0), .id_1(id_1)
  );
  notif1 (id_4, id_0, id_7);
  module_0(
      id_3, id_5
  );
endmodule
module module_2 (
    id_1
);
  inout wire id_1;
  wire id_2;
  assign #1 id_1 = id_1;
  always #1 #1 id_2 = !1;
endmodule
