@P:  Worst Slack : NA
@P:  teste_sb_CCC_0_FCCC|GL0_net_inferred_clock - Estimated Frequency : NA
@P:  teste_sb_CCC_0_FCCC|GL0_net_inferred_clock - Requested Frequency : 100.0 MHz
@P:  teste_sb_CCC_0_FCCC|GL0_net_inferred_clock - Estimated Period : NA
@P:  teste_sb_CCC_0_FCCC|GL0_net_inferred_clock - Requested Period : 10.000
@P:  teste_sb_CCC_0_FCCC|GL0_net_inferred_clock - Slack : NA
@P:  teste_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock - Estimated Frequency : NA
@P:  teste_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock - Requested Frequency : 100.0 MHz
@P:  teste_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock - Estimated Period : NA
@P:  teste_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock - Requested Period : 10.000
@P:  teste_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock - Slack : NA
@P: teste Part : m2s025vf400std
@P: teste Register bits  : 0 
@P: teste DSP Blocks  : 0
@P: teste I/O primitives : 8
@P:  CPU Time : 0h:00m:01s
