Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Apr  9 14:24:46 2020
| Host         : JacobOffersen running 64-bit Ubuntu 19.10
| Command      : report_timing_summary -max_paths 10 -file receiver_top_timing_summary_routed.rpt -pb receiver_top_timing_summary_routed.pb -rpx receiver_top_timing_summary_routed.rpx -warn_on_violation
| Design       : receiver_top
| Device       : 7s25-ftgb196
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     27.390        0.000                      0                  628        0.136        0.000                      0                  628        3.000        0.000                       0                   233  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
CLK100_I        {0.000 5.000}      10.000          100.000         
  clk48         {0.000 31.250}     62.500          16.000          
  clk_feedback  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100_I                                                                                                                                                          3.000        0.000                       0                     1  
  clk48              27.390        0.000                      0                  628        0.136        0.000                      0                  628       30.750        0.000                       0                   230  
  clk_feedback                                                                                                                                                    8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100_I
  To Clock:  CLK100_I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100_I
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk48
  To Clock:  clk48

Setup :            0  Failing Endpoints,  Worst Slack       27.390ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.390ns  (required time - arrival time)
  Source:                 RAM0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MemCpy/DATA_B_O_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk48 fall@31.250ns - clk48 rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 2.454ns (67.260%)  route 1.195ns (32.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.707ns = ( 36.957 - 31.250 ) 
    Source Clock Delay      (SCD):    6.227ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.348     2.787    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.875 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.532    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.628 r  clk48_BUFG_inst/O
                         net (fo=228, routed)         1.599     6.227    RAM0/CLK
    RAMB36_X0Y7          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[27])
                                                      2.454     8.681 r  RAM0/UNISIM_RAM0/DOBDO[27]
                         net (fo=1, routed)           1.195     9.875    MemCpy/D[27]
    SLICE_X8Y39          FDRE                                         r  MemCpy/DATA_B_O_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 fall edge)     31.250    31.250 f  
    L5                                                0.000    31.250 f  CLK100_I (IN)
                         net (fo=0)                   0.000    31.250    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    32.619 f  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.145    33.764    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    33.847 f  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578    35.425    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.516 f  clk48_BUFG_inst/O
                         net (fo=228, routed)         1.440    36.957    MemCpy/CLK
    SLICE_X8Y39          FDRE                                         r  MemCpy/DATA_B_O_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.455    37.412    
                         clock uncertainty           -0.098    37.314    
    SLICE_X8Y39          FDRE (Setup_fdre_C_D)       -0.049    37.265    MemCpy/DATA_B_O_reg[27]
  -------------------------------------------------------------------
                         required time                         37.265    
                         arrival time                          -9.875    
  -------------------------------------------------------------------
                         slack                                 27.390    

Slack (MET) :             27.428ns  (required time - arrival time)
  Source:                 RAM0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MemCpy/DATA_B_O_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk48 fall@31.250ns - clk48 rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 2.454ns (68.108%)  route 1.149ns (31.892%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.707ns = ( 36.957 - 31.250 ) 
    Source Clock Delay      (SCD):    6.227ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.348     2.787    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.875 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.532    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.628 r  clk48_BUFG_inst/O
                         net (fo=228, routed)         1.599     6.227    RAM0/CLK
    RAMB36_X0Y7          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[29])
                                                      2.454     8.681 r  RAM0/UNISIM_RAM0/DOBDO[29]
                         net (fo=1, routed)           1.149     9.830    MemCpy/D[29]
    SLICE_X8Y39          FDRE                                         r  MemCpy/DATA_B_O_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 fall edge)     31.250    31.250 f  
    L5                                                0.000    31.250 f  CLK100_I (IN)
                         net (fo=0)                   0.000    31.250    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    32.619 f  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.145    33.764    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    33.847 f  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578    35.425    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.516 f  clk48_BUFG_inst/O
                         net (fo=228, routed)         1.440    36.957    MemCpy/CLK
    SLICE_X8Y39          FDRE                                         r  MemCpy/DATA_B_O_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.455    37.412    
                         clock uncertainty           -0.098    37.314    
    SLICE_X8Y39          FDRE (Setup_fdre_C_D)       -0.056    37.258    MemCpy/DATA_B_O_reg[29]
  -------------------------------------------------------------------
                         required time                         37.258    
                         arrival time                          -9.830    
  -------------------------------------------------------------------
                         slack                                 27.428    

Slack (MET) :             27.529ns  (required time - arrival time)
  Source:                 RAM0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MemCpy/DATA_B_O_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk48 fall@31.250ns - clk48 rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 2.454ns (69.607%)  route 1.072ns (30.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.699ns = ( 36.949 - 31.250 ) 
    Source Clock Delay      (SCD):    6.227ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.348     2.787    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.875 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.532    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.628 r  clk48_BUFG_inst/O
                         net (fo=228, routed)         1.599     6.227    RAM0/CLK
    RAMB36_X0Y7          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     8.681 r  RAM0/UNISIM_RAM0/DOBDO[2]
                         net (fo=1, routed)           1.072     9.752    MemCpy/D[2]
    SLICE_X8Y31          FDRE                                         r  MemCpy/DATA_B_O_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 fall edge)     31.250    31.250 f  
    L5                                                0.000    31.250 f  CLK100_I (IN)
                         net (fo=0)                   0.000    31.250    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    32.619 f  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.145    33.764    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    33.847 f  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578    35.425    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.516 f  clk48_BUFG_inst/O
                         net (fo=228, routed)         1.432    36.949    MemCpy/CLK
    SLICE_X8Y31          FDRE                                         r  MemCpy/DATA_B_O_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.455    37.404    
                         clock uncertainty           -0.098    37.306    
    SLICE_X8Y31          FDRE (Setup_fdre_C_D)       -0.025    37.281    MemCpy/DATA_B_O_reg[2]
  -------------------------------------------------------------------
                         required time                         37.281    
                         arrival time                          -9.752    
  -------------------------------------------------------------------
                         slack                                 27.529    

Slack (MET) :             27.634ns  (required time - arrival time)
  Source:                 RAM0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MemCpy/DATA_B_O_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk48 fall@31.250ns - clk48 rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 2.454ns (71.367%)  route 0.985ns (28.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.770ns = ( 37.020 - 31.250 ) 
    Source Clock Delay      (SCD):    6.227ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.348     2.787    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.875 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.532    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.628 r  clk48_BUFG_inst/O
                         net (fo=228, routed)         1.599     6.227    RAM0/CLK
    RAMB36_X0Y7          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[30])
                                                      2.454     8.681 r  RAM0/UNISIM_RAM0/DOBDO[30]
                         net (fo=1, routed)           0.985     9.665    MemCpy/D[30]
    SLICE_X7Y33          FDRE                                         r  MemCpy/DATA_B_O_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 fall edge)     31.250    31.250 f  
    L5                                                0.000    31.250 f  CLK100_I (IN)
                         net (fo=0)                   0.000    31.250    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    32.619 f  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.145    33.764    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    33.847 f  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578    35.425    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.516 f  clk48_BUFG_inst/O
                         net (fo=228, routed)         1.503    37.020    MemCpy/CLK
    SLICE_X7Y33          FDRE                                         r  MemCpy/DATA_B_O_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.441    37.461    
                         clock uncertainty           -0.098    37.363    
    SLICE_X7Y33          FDRE (Setup_fdre_C_D)       -0.064    37.299    MemCpy/DATA_B_O_reg[30]
  -------------------------------------------------------------------
                         required time                         37.299    
                         arrival time                          -9.665    
  -------------------------------------------------------------------
                         slack                                 27.634    

Slack (MET) :             27.661ns  (required time - arrival time)
  Source:                 RAM0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MemCpy/DATA_B_O_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk48 fall@31.250ns - clk48 rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 2.454ns (72.260%)  route 0.942ns (27.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.703ns = ( 36.953 - 31.250 ) 
    Source Clock Delay      (SCD):    6.227ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.348     2.787    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.875 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.532    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.628 r  clk48_BUFG_inst/O
                         net (fo=228, routed)         1.599     6.227    RAM0/CLK
    RAMB36_X0Y7          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      2.454     8.681 r  RAM0/UNISIM_RAM0/DOBDO[11]
                         net (fo=1, routed)           0.942     9.623    MemCpy/D[11]
    SLICE_X8Y34          FDRE                                         r  MemCpy/DATA_B_O_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 fall edge)     31.250    31.250 f  
    L5                                                0.000    31.250 f  CLK100_I (IN)
                         net (fo=0)                   0.000    31.250    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    32.619 f  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.145    33.764    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    33.847 f  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578    35.425    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.516 f  clk48_BUFG_inst/O
                         net (fo=228, routed)         1.436    36.953    MemCpy/CLK
    SLICE_X8Y34          FDRE                                         r  MemCpy/DATA_B_O_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.455    37.408    
                         clock uncertainty           -0.098    37.310    
    SLICE_X8Y34          FDRE (Setup_fdre_C_D)       -0.026    37.284    MemCpy/DATA_B_O_reg[11]
  -------------------------------------------------------------------
                         required time                         37.284    
                         arrival time                          -9.623    
  -------------------------------------------------------------------
                         slack                                 27.661    

Slack (MET) :             27.665ns  (required time - arrival time)
  Source:                 RAM0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MemCpy/DATA_B_O_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk48 fall@31.250ns - clk48 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 2.454ns (72.727%)  route 0.920ns (27.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.699ns = ( 36.949 - 31.250 ) 
    Source Clock Delay      (SCD):    6.227ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.348     2.787    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.875 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.532    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.628 r  clk48_BUFG_inst/O
                         net (fo=228, routed)         1.599     6.227    RAM0/CLK
    RAMB36_X0Y7          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     8.681 r  RAM0/UNISIM_RAM0/DOBDO[12]
                         net (fo=1, routed)           0.920     9.601    MemCpy/D[12]
    SLICE_X8Y31          FDRE                                         r  MemCpy/DATA_B_O_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 fall edge)     31.250    31.250 f  
    L5                                                0.000    31.250 f  CLK100_I (IN)
                         net (fo=0)                   0.000    31.250    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    32.619 f  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.145    33.764    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    33.847 f  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578    35.425    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.516 f  clk48_BUFG_inst/O
                         net (fo=228, routed)         1.432    36.949    MemCpy/CLK
    SLICE_X8Y31          FDRE                                         r  MemCpy/DATA_B_O_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.455    37.404    
                         clock uncertainty           -0.098    37.306    
    SLICE_X8Y31          FDRE (Setup_fdre_C_D)       -0.040    37.266    MemCpy/DATA_B_O_reg[12]
  -------------------------------------------------------------------
                         required time                         37.266    
                         arrival time                          -9.601    
  -------------------------------------------------------------------
                         slack                                 27.665    

Slack (MET) :             27.666ns  (required time - arrival time)
  Source:                 RAM0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MemCpy/DATA_B_O_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk48 fall@31.250ns - clk48 rise@0.000ns)
  Data Path Delay:        3.375ns  (logic 2.454ns (72.705%)  route 0.921ns (27.295%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.699ns = ( 36.949 - 31.250 ) 
    Source Clock Delay      (SCD):    6.227ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.348     2.787    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.875 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.532    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.628 r  clk48_BUFG_inst/O
                         net (fo=228, routed)         1.599     6.227    RAM0/CLK
    RAMB36_X0Y7          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      2.454     8.681 r  RAM0/UNISIM_RAM0/DOBDO[10]
                         net (fo=1, routed)           0.921     9.602    MemCpy/D[10]
    SLICE_X8Y31          FDRE                                         r  MemCpy/DATA_B_O_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 fall edge)     31.250    31.250 f  
    L5                                                0.000    31.250 f  CLK100_I (IN)
                         net (fo=0)                   0.000    31.250    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    32.619 f  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.145    33.764    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    33.847 f  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578    35.425    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.516 f  clk48_BUFG_inst/O
                         net (fo=228, routed)         1.432    36.949    MemCpy/CLK
    SLICE_X8Y31          FDRE                                         r  MemCpy/DATA_B_O_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.455    37.404    
                         clock uncertainty           -0.098    37.306    
    SLICE_X8Y31          FDRE (Setup_fdre_C_D)       -0.038    37.268    MemCpy/DATA_B_O_reg[10]
  -------------------------------------------------------------------
                         required time                         37.268    
                         arrival time                          -9.602    
  -------------------------------------------------------------------
                         slack                                 27.666    

Slack (MET) :             27.708ns  (required time - arrival time)
  Source:                 RAM0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MemCpy/DATA_B_O_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk48 fall@31.250ns - clk48 rise@0.000ns)
  Data Path Delay:        3.335ns  (logic 2.454ns (73.573%)  route 0.881ns (26.428%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.703ns = ( 36.953 - 31.250 ) 
    Source Clock Delay      (SCD):    6.227ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.348     2.787    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.875 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.532    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.628 r  clk48_BUFG_inst/O
                         net (fo=228, routed)         1.599     6.227    RAM0/CLK
    RAMB36_X0Y7          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     8.681 r  RAM0/UNISIM_RAM0/DOBDO[13]
                         net (fo=1, routed)           0.881     9.562    MemCpy/D[13]
    SLICE_X8Y34          FDRE                                         r  MemCpy/DATA_B_O_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 fall edge)     31.250    31.250 f  
    L5                                                0.000    31.250 f  CLK100_I (IN)
                         net (fo=0)                   0.000    31.250    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    32.619 f  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.145    33.764    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    33.847 f  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578    35.425    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.516 f  clk48_BUFG_inst/O
                         net (fo=228, routed)         1.436    36.953    MemCpy/CLK
    SLICE_X8Y34          FDRE                                         r  MemCpy/DATA_B_O_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.455    37.408    
                         clock uncertainty           -0.098    37.310    
    SLICE_X8Y34          FDRE (Setup_fdre_C_D)       -0.040    37.270    MemCpy/DATA_B_O_reg[13]
  -------------------------------------------------------------------
                         required time                         37.270    
                         arrival time                          -9.562    
  -------------------------------------------------------------------
                         slack                                 27.708    

Slack (MET) :             27.710ns  (required time - arrival time)
  Source:                 RAM0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MemCpy/DATA_B_O_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk48 fall@31.250ns - clk48 rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 2.454ns (73.324%)  route 0.893ns (26.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.701ns = ( 36.951 - 31.250 ) 
    Source Clock Delay      (SCD):    6.227ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.348     2.787    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.875 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.532    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.628 r  clk48_BUFG_inst/O
                         net (fo=228, routed)         1.599     6.227    RAM0/CLK
    RAMB36_X0Y7          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     8.681 r  RAM0/UNISIM_RAM0/DOBDO[8]
                         net (fo=1, routed)           0.893     9.573    MemCpy/D[8]
    SLICE_X8Y32          FDRE                                         r  MemCpy/DATA_B_O_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 fall edge)     31.250    31.250 f  
    L5                                                0.000    31.250 f  CLK100_I (IN)
                         net (fo=0)                   0.000    31.250    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    32.619 f  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.145    33.764    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    33.847 f  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578    35.425    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.516 f  clk48_BUFG_inst/O
                         net (fo=228, routed)         1.434    36.951    MemCpy/CLK
    SLICE_X8Y32          FDRE                                         r  MemCpy/DATA_B_O_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.455    37.406    
                         clock uncertainty           -0.098    37.308    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)       -0.025    37.283    MemCpy/DATA_B_O_reg[8]
  -------------------------------------------------------------------
                         required time                         37.283    
                         arrival time                          -9.573    
  -------------------------------------------------------------------
                         slack                                 27.710    

Slack (MET) :             27.732ns  (required time - arrival time)
  Source:                 RAM0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MemCpy/DATA_B_O_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk48 fall@31.250ns - clk48 rise@0.000ns)
  Data Path Delay:        3.336ns  (logic 2.454ns (73.550%)  route 0.882ns (26.450%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.699ns = ( 36.949 - 31.250 ) 
    Source Clock Delay      (SCD):    6.227ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.348     2.787    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.875 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.532    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.628 r  clk48_BUFG_inst/O
                         net (fo=228, routed)         1.599     6.227    RAM0/CLK
    RAMB36_X0Y7          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[22])
                                                      2.454     8.681 r  RAM0/UNISIM_RAM0/DOBDO[22]
                         net (fo=1, routed)           0.882     9.563    MemCpy/D[22]
    SLICE_X8Y31          FDRE                                         r  MemCpy/DATA_B_O_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 fall edge)     31.250    31.250 f  
    L5                                                0.000    31.250 f  CLK100_I (IN)
                         net (fo=0)                   0.000    31.250    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    32.619 f  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.145    33.764    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    33.847 f  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.578    35.425    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.516 f  clk48_BUFG_inst/O
                         net (fo=228, routed)         1.432    36.949    MemCpy/CLK
    SLICE_X8Y31          FDRE                                         r  MemCpy/DATA_B_O_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.455    37.404    
                         clock uncertainty           -0.098    37.306    
    SLICE_X8Y31          FDRE (Setup_fdre_C_D)       -0.011    37.295    MemCpy/DATA_B_O_reg[22]
  -------------------------------------------------------------------
                         required time                         37.295    
                         arrival time                          -9.563    
  -------------------------------------------------------------------
                         slack                                 27.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 QLINK1/data32_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RAM0/UNISIM_RAM0/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk48 rise@0.000ns - clk48 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.091%)  route 0.344ns (70.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           0.511     0.719    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.769 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.253    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.279 r  clk48_BUFG_inst/O
                         net (fo=228, routed)         0.586     1.865    QLINK1/CLK
    SLICE_X7Y35          FDRE                                         r  QLINK1/data32_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.141     2.006 r  QLINK1/data32_reg[23]/Q
                         net (fo=6, routed)           0.344     2.350    RAM0/data32_reg[31]_0[23]
    RAMB36_X0Y7          RAMB36E1                                     r  RAM0/UNISIM_RAM0/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           0.611     1.006    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.059 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.587    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.616 r  clk48_BUFG_inst/O
                         net (fo=228, routed)         0.872     2.488    RAM0/CLK
    RAMB36_X0Y7          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.570     1.918    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[23])
                                                      0.296     2.214    RAM0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 QLINK1/buf_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/sys_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk48 rise@0.000ns - clk48 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.541%)  route 0.077ns (35.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           0.511     0.719    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.769 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.253    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.279 r  clk48_BUFG_inst/O
                         net (fo=228, routed)         0.586     1.865    QLINK1/CLK
    SLICE_X4Y35          FDRE                                         r  QLINK1/buf_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.141     2.006 r  QLINK1/buf_reset_reg/Q
                         net (fo=2, routed)           0.077     2.084    QLINK1/buf_reset
    SLICE_X4Y35          FDRE                                         r  QLINK1/sys_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           0.611     1.006    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.059 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.587    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.616 r  clk48_BUFG_inst/O
                         net (fo=228, routed)         0.855     2.470    QLINK1/CLK
    SLICE_X4Y35          FDRE                                         r  QLINK1/sys_reset_reg/C
                         clock pessimism             -0.605     1.865    
    SLICE_X4Y35          FDRE (Hold_fdre_C_D)         0.075     1.940    QLINK1/sys_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 QLINK1/data32_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RAM0/UNISIM_RAM0/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk48 rise@0.000ns - clk48 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.271%)  route 0.329ns (66.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           0.511     0.719    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.769 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.253    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.279 r  clk48_BUFG_inst/O
                         net (fo=228, routed)         0.588     1.867    QLINK1/CLK
    SLICE_X6Y38          FDRE                                         r  QLINK1/data32_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164     2.031 r  QLINK1/data32_reg[12]/Q
                         net (fo=4, routed)           0.329     2.360    RAM0/data32_reg[31]_0[12]
    RAMB36_X0Y7          RAMB36E1                                     r  RAM0/UNISIM_RAM0/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           0.611     1.006    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.059 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.587    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.616 r  clk48_BUFG_inst/O
                         net (fo=228, routed)         0.872     2.488    RAM0/CLK
    RAMB36_X0Y7          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.570     1.918    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.296     2.214    RAM0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 QLINK1/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/timestamp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk48 rise@0.000ns - clk48 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.085%)  route 0.110ns (43.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           0.511     0.719    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.769 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.253    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.279 r  clk48_BUFG_inst/O
                         net (fo=228, routed)         0.559     1.838    QLINK1/CLK
    SLICE_X11Y34         FDRE                                         r  QLINK1/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.141     1.979 r  QLINK1/clk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.110     2.089    QLINK1/clk_cnt_reg[0]
    SLICE_X10Y34         FDRE                                         r  QLINK1/timestamp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           0.611     1.006    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.059 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.587    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.616 r  clk48_BUFG_inst/O
                         net (fo=228, routed)         0.826     2.441    QLINK1/CLK
    SLICE_X10Y34         FDRE                                         r  QLINK1/timestamp_reg[0]/C
                         clock pessimism             -0.590     1.851    
    SLICE_X10Y34         FDRE (Hold_fdre_C_D)         0.085     1.936    QLINK1/timestamp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 QLINK1/data32_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RAM0/UNISIM_RAM0/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk48 rise@0.000ns - clk48 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.141ns (27.786%)  route 0.366ns (72.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           0.511     0.719    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.769 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.253    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.279 r  clk48_BUFG_inst/O
                         net (fo=228, routed)         0.588     1.867    QLINK1/CLK
    SLICE_X7Y39          FDRE                                         r  QLINK1/data32_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.141     2.008 r  QLINK1/data32_reg[30]/Q
                         net (fo=5, routed)           0.366     2.375    RAM0/data32_reg[31]_0[30]
    RAMB36_X0Y7          RAMB36E1                                     r  RAM0/UNISIM_RAM0/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           0.611     1.006    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.059 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.587    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.616 r  clk48_BUFG_inst/O
                         net (fo=228, routed)         0.872     2.488    RAM0/CLK
    RAMB36_X0Y7          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.570     1.918    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[30])
                                                      0.296     2.214    RAM0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 QLINK1/FSM_onehot_rx_state_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/FSM_onehot_rx_state_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk48 rise@0.000ns - clk48 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.475ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           0.511     0.719    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.769 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.253    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.279 r  clk48_BUFG_inst/O
                         net (fo=228, routed)         0.589     1.868    QLINK1/CLK
    SLICE_X2Y38          FDRE                                         r  QLINK1/FSM_onehot_rx_state_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164     2.032 r  QLINK1/FSM_onehot_rx_state_reg[17]/Q
                         net (fo=4, routed)           0.068     2.100    QLINK1/nxt_rd
    SLICE_X2Y38          FDRE                                         r  QLINK1/FSM_onehot_rx_state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           0.611     1.006    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.059 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.587    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.616 r  clk48_BUFG_inst/O
                         net (fo=228, routed)         0.860     2.475    QLINK1/CLK
    SLICE_X2Y38          FDRE                                         r  QLINK1/FSM_onehot_rx_state_reg[18]/C
                         clock pessimism             -0.607     1.868    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.060     1.928    QLINK1/FSM_onehot_rx_state_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 QLINK1/data32_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RAM0/UNISIM_RAM0/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk48 rise@0.000ns - clk48 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.164ns (31.317%)  route 0.360ns (68.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           0.511     0.719    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.769 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.253    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.279 r  clk48_BUFG_inst/O
                         net (fo=228, routed)         0.588     1.867    QLINK1/CLK
    SLICE_X6Y38          FDRE                                         r  QLINK1/data32_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164     2.031 r  QLINK1/data32_reg[14]/Q
                         net (fo=5, routed)           0.360     2.391    RAM0/data32_reg[31]_0[14]
    RAMB36_X0Y7          RAMB36E1                                     r  RAM0/UNISIM_RAM0/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           0.611     1.006    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.059 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.587    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.616 r  clk48_BUFG_inst/O
                         net (fo=228, routed)         0.872     2.488    RAM0/CLK
    RAMB36_X0Y7          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.570     1.918    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.296     2.214    RAM0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 MemCpy/addr_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RAM0/UNISIM_RAM0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk48 rise@0.000ns - clk48 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.245%)  route 0.296ns (67.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           0.511     0.719    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.769 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.253    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.279 r  clk48_BUFG_inst/O
                         net (fo=228, routed)         0.556     1.835    MemCpy/CLK
    SLICE_X9Y31          FDRE                                         r  MemCpy/addr_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141     1.976 r  MemCpy/addr_counter_reg[1]/Q
                         net (fo=13, routed)          0.296     2.272    RAM0/addr_counter_reg[6][1]
    RAMB36_X0Y7          RAMB36E1                                     r  RAM0/UNISIM_RAM0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           0.611     1.006    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.059 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.587    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.616 r  clk48_BUFG_inst/O
                         net (fo=228, routed)         0.869     2.485    RAM0/CLK
    RAMB36_X0Y7          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKBWRCLK
                         clock pessimism             -0.589     1.896    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.079    RAM0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 QLINK1/data32_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RAM0/UNISIM_RAM0/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk48 rise@0.000ns - clk48 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.141ns (25.997%)  route 0.401ns (74.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           0.511     0.719    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.769 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.253    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.279 r  clk48_BUFG_inst/O
                         net (fo=228, routed)         0.588     1.867    QLINK1/CLK
    SLICE_X5Y38          FDRE                                         r  QLINK1/data32_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141     2.008 r  QLINK1/data32_reg[1]/Q
                         net (fo=5, routed)           0.401     2.409    RAM0/data32_reg[31]_0[1]
    RAMB36_X0Y7          RAMB36E1                                     r  RAM0/UNISIM_RAM0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           0.611     1.006    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.059 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.587    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.616 r  clk48_BUFG_inst/O
                         net (fo=228, routed)         0.872     2.488    RAM0/CLK
    RAMB36_X0Y7          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.570     1.918    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     2.214    RAM0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 QLINK1/data32_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RAM0/UNISIM_RAM0/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk48  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk48
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk48 rise@0.000ns - clk48 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.164ns (29.608%)  route 0.390ns (70.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           0.511     0.719    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.769 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.253    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.279 r  clk48_BUFG_inst/O
                         net (fo=228, routed)         0.560     1.839    QLINK1/CLK
    SLICE_X8Y37          FDRE                                         r  QLINK1/data32_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.164     2.003 r  QLINK1/data32_reg[4]/Q
                         net (fo=4, routed)           0.390     2.393    RAM0/data32_reg[31]_0[4]
    RAMB36_X0Y7          RAMB36E1                                     r  RAM0/UNISIM_RAM0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk48 rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           0.611     1.006    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.059 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.587    clk48
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.616 r  clk48_BUFG_inst/O
                         net (fo=228, routed)         0.872     2.488    RAM0/CLK
    RAMB36_X0Y7          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.589     1.899    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     2.195    RAM0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk48
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         62.500      59.924     RAMB36_X0Y6      RAM0/UNISIM_RAM1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         62.500      59.924     RAMB36_X0Y6      RAM0/UNISIM_RAM1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         62.500      59.924     RAMB36_X0Y7      RAM0/UNISIM_RAM0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         62.500      59.924     RAMB36_X0Y7      RAM0/UNISIM_RAM0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         62.500      60.345     BUFGCTRL_X0Y0    clk48_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         62.500      61.251     MMCME2_ADV_X1Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X8Y31      MemCpy/DATA_B_O_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X8Y31      MemCpy/DATA_B_O_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X8Y34      MemCpy/DATA_B_O_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X8Y31      MemCpy/DATA_B_O_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.500      150.860    MMCME2_ADV_X1Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X8Y31      MemCpy/DATA_B_O_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X8Y31      MemCpy/DATA_B_O_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X8Y31      MemCpy/DATA_B_O_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X8Y31      MemCpy/DATA_B_O_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X8Y31      MemCpy/DATA_B_O_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X12Y38     QLINK1/ENCODE/nxt_bitcnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X14Y39     QLINK1/ENCODE/subcnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X14Y39     QLINK1/ENCODE/subcnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X14Y39     QLINK1/ENCODE/subcnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X14Y39     QLINK1/ENCODE/subcnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X8Y31      MemCpy/DATA_B_O_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X8Y31      MemCpy/DATA_B_O_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X8Y34      MemCpy/DATA_B_O_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X8Y31      MemCpy/DATA_B_O_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X8Y34      MemCpy/DATA_B_O_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X8Y34      MemCpy/DATA_B_O_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X8Y38      MemCpy/DATA_B_O_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X8Y34      MemCpy/DATA_B_O_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X8Y31      MemCpy/DATA_B_O_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X8Y38      MemCpy/DATA_B_O_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKFBOUT



