{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1718929591397 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1718929591397 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 21 08:26:31 2024 " "Processing started: Fri Jun 21 08:26:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1718929591397 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1718929591397 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off zsx_Course_Design -c zsx_Course_Design " "Command: quartus_map --read_settings_files=on --write_settings_files=off zsx_Course_Design -c zsx_Course_Design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1718929591397 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1718929591595 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ZSX_CPU.v(85) " "Verilog HDL information at ZSX_CPU.v(85): always construct contains both blocking and non-blocking assignments" {  } { { "ZSX_CPU.v" "" { Text "C:/Users/sh1x1ak/Documents/SWJTU/C_Computer_Organization_Expr/zsx_Course_Design/ZSX_CPU.v" 85 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1718929591626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zsx_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file zsx_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ZSX_CPU " "Found entity 1: ZSX_CPU" {  } { { "ZSX_CPU.v" "" { Text "C:/Users/sh1x1ak/Documents/SWJTU/C_Computer_Organization_Expr/zsx_Course_Design/ZSX_CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718929591626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718929591626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file computer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Computer " "Found entity 1: Computer" {  } { { "Computer.bdf" "" { Schematic "C:/Users/sh1x1ak/Documents/SWJTU/C_Computer_Organization_Expr/zsx_Course_Design/Computer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718929591626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718929591626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_1.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_1 " "Found entity 1: RAM_1" {  } { { "RAM_1.v" "" { Text "C:/Users/sh1x1ak/Documents/SWJTU/C_Computer_Organization_Expr/zsx_Course_Design/RAM_1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718929591626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718929591626 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Computer " "Elaborating entity \"Computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1718929591642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZSX_CPU ZSX_CPU:inst " "Elaborating entity \"ZSX_CPU\" for hierarchy \"ZSX_CPU:inst\"" {  } { { "Computer.bdf" "inst" { Schematic "C:/Users/sh1x1ak/Documents/SWJTU/C_Computer_Organization_Expr/zsx_Course_Design/Computer.bdf" { { 128 744 976 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718929591657 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IR ZSX_CPU.v(23) " "Verilog HDL Always Construct warning at ZSX_CPU.v(23): variable \"IR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ZSX_CPU.v" "" { Text "C:/Users/sh1x1ak/Documents/SWJTU/C_Computer_Organization_Expr/zsx_Course_Design/ZSX_CPU.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1718929591657 "|Computer|ZSX_CPU:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MAR ZSX_CPU.v(24) " "Verilog HDL Always Construct warning at ZSX_CPU.v(24): variable \"MAR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ZSX_CPU.v" "" { Text "C:/Users/sh1x1ak/Documents/SWJTU/C_Computer_Organization_Expr/zsx_Course_Design/ZSX_CPU.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1718929591657 "|Computer|ZSX_CPU:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MDR ZSX_CPU.v(25) " "Verilog HDL Always Construct warning at ZSX_CPU.v(25): variable \"MDR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ZSX_CPU.v" "" { Text "C:/Users/sh1x1ak/Documents/SWJTU/C_Computer_Organization_Expr/zsx_Course_Design/ZSX_CPU.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1718929591657 "|Computer|ZSX_CPU:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IR ZSX_CPU.v(27) " "Verilog HDL Always Construct warning at ZSX_CPU.v(27): variable \"IR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ZSX_CPU.v" "" { Text "C:/Users/sh1x1ak/Documents/SWJTU/C_Computer_Organization_Expr/zsx_Course_Design/ZSX_CPU.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1718929591657 "|Computer|ZSX_CPU:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IR ZSX_CPU.v(28) " "Verilog HDL Always Construct warning at ZSX_CPU.v(28): variable \"IR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ZSX_CPU.v" "" { Text "C:/Users/sh1x1ak/Documents/SWJTU/C_Computer_Organization_Expr/zsx_Course_Design/ZSX_CPU.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1718929591657 "|Computer|ZSX_CPU:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R0 ZSX_CPU.v(28) " "Verilog HDL Always Construct warning at ZSX_CPU.v(28): variable \"R0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ZSX_CPU.v" "" { Text "C:/Users/sh1x1ak/Documents/SWJTU/C_Computer_Organization_Expr/zsx_Course_Design/ZSX_CPU.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1718929591657 "|Computer|ZSX_CPU:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A ZSX_CPU.v(28) " "Verilog HDL Always Construct warning at ZSX_CPU.v(28): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ZSX_CPU.v" "" { Text "C:/Users/sh1x1ak/Documents/SWJTU/C_Computer_Organization_Expr/zsx_Course_Design/ZSX_CPU.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1718929591657 "|Computer|ZSX_CPU:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "overflow ZSX_CPU.v(22) " "Verilog HDL Always Construct warning at ZSX_CPU.v(22): inferring latch(es) for variable \"overflow\", which holds its previous value in one or more paths through the always construct" {  } { { "ZSX_CPU.v" "" { Text "C:/Users/sh1x1ak/Documents/SWJTU/C_Computer_Organization_Expr/zsx_Course_Design/ZSX_CPU.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1718929591657 "|Computer|ZSX_CPU:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ZSX_CPU.v(95) " "Verilog HDL assignment warning at ZSX_CPU.v(95): truncated value with size 32 to match size of target (12)" {  } { { "ZSX_CPU.v" "" { Text "C:/Users/sh1x1ak/Documents/SWJTU/C_Computer_Organization_Expr/zsx_Course_Design/ZSX_CPU.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718929591657 "|Computer|ZSX_CPU:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ZSX_CPU.v(187) " "Verilog HDL assignment warning at ZSX_CPU.v(187): truncated value with size 32 to match size of target (12)" {  } { { "ZSX_CPU.v" "" { Text "C:/Users/sh1x1ak/Documents/SWJTU/C_Computer_Organization_Expr/zsx_Course_Design/ZSX_CPU.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718929591657 "|Computer|ZSX_CPU:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ZSX_CPU.v(191) " "Verilog HDL assignment warning at ZSX_CPU.v(191): truncated value with size 32 to match size of target (12)" {  } { { "ZSX_CPU.v" "" { Text "C:/Users/sh1x1ak/Documents/SWJTU/C_Computer_Organization_Expr/zsx_Course_Design/ZSX_CPU.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718929591657 "|Computer|ZSX_CPU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow ZSX_CPU.v(27) " "Inferred latch for \"overflow\" at ZSX_CPU.v(27)" {  } { { "ZSX_CPU.v" "" { Text "C:/Users/sh1x1ak/Documents/SWJTU/C_Computer_Organization_Expr/zsx_Course_Design/ZSX_CPU.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718929591657 "|Computer|ZSX_CPU:inst"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "overflow ZSX_CPU.v(90) " "Can't resolve multiple constant drivers for net \"overflow\" at ZSX_CPU.v(90)" {  } { { "ZSX_CPU.v" "" { Text "C:/Users/sh1x1ak/Documents/SWJTU/C_Computer_Organization_Expr/zsx_Course_Design/ZSX_CPU.v" 90 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718929591657 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "ZSX_CPU.v(27) " "Constant driver at ZSX_CPU.v(27)" {  } { { "ZSX_CPU.v" "" { Text "C:/Users/sh1x1ak/Documents/SWJTU/C_Computer_Organization_Expr/zsx_Course_Design/ZSX_CPU.v" 27 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1718929591657 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ZSX_CPU:inst " "Can't elaborate user hierarchy \"ZSX_CPU:inst\"" {  } { { "Computer.bdf" "inst" { Schematic "C:/Users/sh1x1ak/Documents/SWJTU/C_Computer_Organization_Expr/zsx_Course_Design/Computer.bdf" { { 128 744 976 272 "inst" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718929591657 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sh1x1ak/Documents/SWJTU/C_Computer_Organization_Expr/zsx_Course_Design/output_files/zsx_Course_Design.map.smsg " "Generated suppressed messages file C:/Users/sh1x1ak/Documents/SWJTU/C_Computer_Organization_Expr/zsx_Course_Design/output_files/zsx_Course_Design.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1718929591673 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4600 " "Peak virtual memory: 4600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1718929591704 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 21 08:26:31 2024 " "Processing ended: Fri Jun 21 08:26:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1718929591704 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1718929591704 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1718929591704 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1718929591704 ""}
