#
# CAMERA_MODEL 	"Redlake ES4020 12 bit single channel camera link"
#
# Note: to use LH STROBE functionality, re-flash of the PROM to
# the strobe version (run pciload pdvcamlk_lhs then cycle power)
#

# camera descriptive information
#
camera_class:                  "Redlake"
camera_model:                  "ES4020"
camera_info:                   "4x4 binned 512x512 8-bit single tap mono, level trigger"

# actual size/depth
#
width:                         512
height:                        512
depth:                         8
extdepth:                      8

# rbtfile is ignored for std camera link board but needed
# for DV FOX (fiberoptic) (v3.3.4.9 or later)
#
rbtfile: aiagcl.bit

# serial
# serial_baud defaults to 9600 but can be set otherwise
# serial_init string is string to send to camera to put it into
# a known state. See camera mfg. documentation for specific serial
# commands for this camera. the commands in this case are, in order:
#   trigger mode: level (pulse width)
#   trigger polarity: positive
#   trigger input: cameralink
#   trigger state: on
#   sensor tap readout 449: single channel
#   binning mode: 4x4

# original
serial_init: "404 1:402 1:408 1:406 1:449 1:425 8 4:248 4"

# added white balance to see if it cleaned up stripes
# serial_init: "404 1:402 1:408 1:406 1:449 1:425 8 4:248 2:218 0 1.0 1.0"

# latest and greatest with analog gains
#serial_init: "404 1:402 1:408 1:406 1:449 1:425 8 4:248 2:9202 0 1 1 0:9205 0 1 1 0:9208 0 1 1 0"

serial_baud:	9600
serial_term:	<0a>
serial_waitc:   0a

# controlled mode (pulse width) timer min/max value is 0-25500
# milliseconds but es4020 is limited to 2-170 (application hint only)
#
shutter_speed_min: 0
shutter_speed_max: 25500
method_camera_shutter_timing: AIA_MCL

# serial gain (application/library hints)
#
gain_min: 0
gain_max: 36
serial_gain: "202"

# serial offset (brightness) (application/library hints)
#
offset_min: 0
offset_max: 255
serial_offset: "207"

# camera link data path register bits (hex):
# 0-3: number of bits per pixel - 1
# 4-7: number of channels - 1
# (this camera's dual channel is internal to the camera only
# so leave bits 4-7 at 0.)
#
CL_DATA_PATH_NORM:	07

# camera link config register bits (hex):
# 0: RGB (on for RGB color cameras only)
# 1: ignore data valid (on for most cameras though not all)
# 2: line scan
# 3: disable ROI (rarely set)
# 4: unused
# 5: data valid invert (rare)
# 6-7: undefined
#
CL_CFG_NORM:		00

# mode control register bits (hex):
# 0-3: on/off state of mode control lines
# 4-7: which mode control line to use for expose pulse for
#      triggered exposure or pulse-width (level) triggering.
# usually set to 00 for free-running cameras, or 10 for
# triggered or pulse-width cameras/modes
#
MODE_CNTL_NORM:                10

# with min 21 shutter speed we don't need this any more (but keeping
# it here commented out just in case) 
# this camera/mode requires longer wait between frames
#method_frame_timing:           FVAL_ADJUST
#frame_period:                220000

