INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/AlarmClock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AlarmClock
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/DigitalClock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigitalClock
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/FrequencyDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FrequencyDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/SetAlarm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SetAlarm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/StopWatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StopWatch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/Switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Switch
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sources_1/new/Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/my_file/viva_pro/Clock/Clock.srcs/sim_1/new/DigitalClock_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigitalClock_Test
