{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677019876523 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677019876524 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 21 16:51:16 2023 " "Processing started: Tue Feb 21 16:51:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677019876524 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677019876524 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c RISC-V " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c RISC-V" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677019876524 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677019877152 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677019877152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/risc_v.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/risc_v.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V " "Found entity 1: RISC_V" {  } { { "src/RISC_V.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677019884619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677019884619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reg_pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/reg_pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_PC " "Found entity 1: Reg_PC" {  } { { "src/Reg_PC.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_PC.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677019884624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677019884624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pc_enable.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/pc_enable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Enable " "Found entity 1: PC_Enable" {  } { { "src/PC_Enable.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/PC_Enable.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677019884626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677019884626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rom_single_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/rom_single_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_Single_Port " "Found entity 1: ROM_Single_Port" {  } { { "src/ROM_Single_Port.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ROM_Single_Port.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677019884627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677019884627 ""}
{ "Warning" "WVRFX_L3_VERI_CONST_EVENT_EXPR" "Mem_Map.sv(60) " "Verilog HDL Event Control warning at Mem_Map.sv(60): event expression is a constant" {  } { { "src/Mem_Map.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mem_Map.sv" 60 0 0 } }  } 0 10262 "Verilog HDL Event Control warning at %1!s!: event expression is a constant" 1 0 "Analysis & Synthesis" 0 -1 1677019884632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mem_map.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mem_map.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem_Map " "Found entity 1: Mem_Map" {  } { { "src/Mem_Map.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mem_Map.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677019884632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677019884632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/control_unit_defs.sv 0 0 " "Found 0 design units, including 0 entities, in source file src/control_unit_defs.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677019884634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677019884641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677019884641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ram_single_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/ram_single_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_Single_Port " "Found entity 1: RAM_Single_Port" {  } { { "src/RAM_Single_Port.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RAM_Single_Port.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677019884643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677019884643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter_param.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/counter_param.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_Param " "Found entity 1: Counter_Param" {  } { { "src/Counter_Param.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Counter_Param.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677019884645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677019884645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/control_unit_enum.sv 1 0 " "Found 1 design units, including 0 entities, in source file src/control_unit_enum.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_Unit_enum (SystemVerilog) " "Found design unit 1: Control_Unit_enum (SystemVerilog)" {  } { { "src/Control_Unit_enum.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit_enum.sv" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677019884647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677019884647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sign_ext_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/sign_ext_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_Ext_Unit " "Found entity 1: Sign_Ext_Unit" {  } { { "src/Sign_Ext_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677019884648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677019884648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sign_ext.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/sign_ext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_Ext " "Found entity 1: Sign_Ext" {  } { { "src/Sign_Ext.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677019884650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677019884650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/shifts.sv 0 0 " "Found 0 design units, including 0 entities, in source file src/shifts.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677019884653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/shift_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/shift_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Unit " "Found entity 1: Shift_Unit" {  } { { "src/Shift_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Shift_Unit.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677019884657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677019884657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/regs.sv 0 0 " "Found 0 design units, including 0 entities, in source file src/regs.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677019884658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu_sel.sv 0 0 " "Found 0 design units, including 0 entities, in source file src/alu_sel.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677019884660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reg_file_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/reg_file_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_File_tb " "Found entity 1: Reg_File_tb" {  } { { "src/Reg_File_tb.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_File_tb.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677019884662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677019884662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_File " "Found entity 1: Reg_File" {  } { { "src/Reg_File.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_File.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677019884664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677019884664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reg_param.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/reg_param.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_Param " "Found entity 1: Reg_Param" {  } { { "src/Reg_Param.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Reg_Param.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677019884668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677019884668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux_4_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mux_4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4_1 " "Found entity 1: Mux_4_1" {  } { { "src/Mux_4_1.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mux_4_1.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677019884670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677019884670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux_2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mux_2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2_1 " "Found entity 1: Mux_2_1" {  } { { "src/Mux_2_1.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mux_2_1.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677019884672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677019884672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "src/ALU_tb.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ALU_tb.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677019884674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677019884674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "src/ALU.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ALU.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677019884678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677019884678 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Mem_Map.sv(60) " "Verilog HDL or VHDL warning at Mem_Map.sv(60): conditional expression evaluates to a constant" {  } { { "src/Mem_Map.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mem_Map.sv" 60 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1677019884685 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC_V " "Elaborating entity \"RISC_V\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677019884749 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tx_fsm_in_STOP_S 0 RISC_V.sv(68) " "Net \"tx_fsm_in_STOP_S\" at RISC_V.sv(68) has no driver or initial value, using a default initial value '0'" {  } { { "src/RISC_V.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V.sv" 68 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1677019884754 "|RISC_V"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "uart_tx_out RISC_V.sv(14) " "Output port \"uart_tx_out\" at RISC_V.sv(14) has no driver" {  } { { "src/RISC_V.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1677019884754 "|RISC_V"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Control_Unit:CU " "Elaborating entity \"Control_Unit\" for hierarchy \"Control_Unit:CU\"" {  } { { "src/RISC_V.sv" "CU" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677019884768 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Opcode Control_Unit.sv(146) " "Verilog HDL Always Construct warning at Control_Unit.sv(146): variable \"Opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 146 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1677019884768 "|RISC_V|Control_Unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Opcode Control_Unit.sv(182) " "Verilog HDL Always Construct warning at Control_Unit.sv(182): variable \"Opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1677019884769 "|RISC_V|Control_Unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Funct7 Control_Unit.sv(263) " "Verilog HDL Always Construct warning at Control_Unit.sv(263): variable \"Funct7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 263 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1677019884769 "|RISC_V|Control_Unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Funct3 Control_Unit.sv(263) " "Verilog HDL Always Construct warning at Control_Unit.sv(263): variable \"Funct3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 263 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1677019884769 "|RISC_V|Control_Unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Funct3 Control_Unit.sv(290) " "Verilog HDL Always Construct warning at Control_Unit.sv(290): variable \"Funct3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 290 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1677019884769 "|RISC_V|Control_Unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Opcode Control_Unit.sv(337) " "Verilog HDL Always Construct warning at Control_Unit.sv(337): variable \"Opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 337 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1677019884769 "|RISC_V|Control_Unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Funct3 Control_Unit.sv(353) " "Verilog HDL Always Construct warning at Control_Unit.sv(353): variable \"Funct3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 353 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1677019884769 "|RISC_V|Control_Unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Funct7 Control_Unit.sv(356) " "Verilog HDL Always Construct warning at Control_Unit.sv(356): variable \"Funct7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 356 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1677019884769 "|RISC_V|Control_Unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Funct3 Control_Unit.sv(356) " "Verilog HDL Always Construct warning at Control_Unit.sv(356): variable \"Funct3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 356 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1677019884769 "|RISC_V|Control_Unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Funct7 Control_Unit.sv(360) " "Verilog HDL Always Construct warning at Control_Unit.sv(360): variable \"Funct7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 360 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1677019884769 "|RISC_V|Control_Unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Funct3 Control_Unit.sv(360) " "Verilog HDL Always Construct warning at Control_Unit.sv(360): variable \"Funct3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 360 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1677019884769 "|RISC_V|Control_Unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Funct3 Control_Unit.sv(364) " "Verilog HDL Always Construct warning at Control_Unit.sv(364): variable \"Funct3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 364 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1677019884769 "|RISC_V|Control_Unit:CU"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Control_Unit.sv(124) " "Verilog HDL Case Statement information at Control_Unit.sv(124): all case item expressions in this case statement are onehot" {  } { { "src/Control_Unit.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 124 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1677019884769 "|RISC_V|Control_Unit:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_Param Control_Unit:CU\|Counter_Param:uart_dummy_wait_counter " "Elaborating entity \"Counter_Param\" for hierarchy \"Control_Unit:CU\|Counter_Param:uart_dummy_wait_counter\"" {  } { { "src/Control_Unit.sv" "uart_dummy_wait_counter" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Control_Unit.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677019884769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Enable PC_Enable:PCE " "Elaborating entity \"PC_Enable\" for hierarchy \"PC_Enable:PCE\"" {  } { { "src/RISC_V.sv" "PCE" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677019884771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_PC Reg_PC:PCREG " "Elaborating entity \"Reg_PC\" for hierarchy \"Reg_PC:PCREG\"" {  } { { "src/RISC_V.sv" "PCREG" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677019884772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_1 Mux_2_1:PCMUX " "Elaborating entity \"Mux_2_1\" for hierarchy \"Mux_2_1:PCMUX\"" {  } { { "src/RISC_V.sv" "PCMUX" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677019884780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem_Map Mem_Map:MM " "Elaborating entity \"Mem_Map\" for hierarchy \"Mem_Map:MM\"" {  } { { "src/RISC_V.sv" "MM" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677019884781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_Single_Port Mem_Map:MM\|ROM_Single_Port:ROM " "Elaborating entity \"ROM_Single_Port\" for hierarchy \"Mem_Map:MM\|ROM_Single_Port:ROM\"" {  } { { "src/Mem_Map.sv" "ROM" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mem_Map.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677019884791 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "61 0 1023 ROM_Single_Port.sv(19) " "Verilog HDL warning at ROM_Single_Port.sv(19): number of words (61) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "src/ROM_Single_Port.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ROM_Single_Port.sv" 19 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1677019884799 "|RISC_V|Mem_Map:MM|ROM_Single_Port:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 ROM_Single_Port.sv(15) " "Net \"rom.data_a\" at ROM_Single_Port.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "src/ROM_Single_Port.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ROM_Single_Port.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1677019884818 "|RISC_V|Mem_Map:MM|ROM_Single_Port:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 ROM_Single_Port.sv(15) " "Net \"rom.waddr_a\" at ROM_Single_Port.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "src/ROM_Single_Port.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ROM_Single_Port.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1677019884818 "|RISC_V|Mem_Map:MM|ROM_Single_Port:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 ROM_Single_Port.sv(15) " "Net \"rom.we_a\" at ROM_Single_Port.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "src/ROM_Single_Port.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ROM_Single_Port.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1677019884819 "|RISC_V|Mem_Map:MM|ROM_Single_Port:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_Single_Port Mem_Map:MM\|RAM_Single_Port:RAM " "Elaborating entity \"RAM_Single_Port\" for hierarchy \"Mem_Map:MM\|RAM_Single_Port:RAM\"" {  } { { "src/Mem_Map.sv" "RAM" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mem_Map.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677019885563 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 1023 RAM_Single_Port.sv(22) " "Verilog HDL warning at RAM_Single_Port.sv(22): number of words (0) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "src/RAM_Single_Port.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RAM_Single_Port.sv" 22 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1677019885570 "|RISC_V|Mem_Map:MM|RAM_Single_Port:RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4_1 Mem_Map:MM\|Mux_4_1:MUX " "Elaborating entity \"Mux_4_1\" for hierarchy \"Mem_Map:MM\|Mux_4_1:MUX\"" {  } { { "src/Mem_Map.sv" "MUX" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mem_Map.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677019886001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_Param Reg_Param:INSTRREG " "Elaborating entity \"Reg_Param\" for hierarchy \"Reg_Param:INSTRREG\"" {  } { { "src/RISC_V.sv" "INSTRREG" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677019886004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_File Reg_File:REGFILE " "Elaborating entity \"Reg_File\" for hierarchy \"Reg_File:REGFILE\"" {  } { { "src/RISC_V.sv" "REGFILE" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677019886011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Ext_Unit Sign_Ext_Unit:SEU " "Elaborating entity \"Sign_Ext_Unit\" for hierarchy \"Sign_Ext_Unit:SEU\"" {  } { { "src/RISC_V.sv" "SEU" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677019886013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4_1 Sign_Ext_Unit:SEU\|Mux_4_1:MUX12 " "Elaborating entity \"Mux_4_1\" for hierarchy \"Sign_Ext_Unit:SEU\|Mux_4_1:MUX12\"" {  } { { "src/Sign_Ext_Unit.sv" "MUX12" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677019886015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_1 Sign_Ext_Unit:SEU\|Mux_4_1:MUX12\|Mux_2_1:M0 " "Elaborating entity \"Mux_2_1\" for hierarchy \"Sign_Ext_Unit:SEU\|Mux_4_1:MUX12\|Mux_2_1:M0\"" {  } { { "src/Mux_4_1.sv" "M0" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Mux_4_1.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677019886016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_1 Sign_Ext_Unit:SEU\|Mux_2_1:MUX20 " "Elaborating entity \"Mux_2_1\" for hierarchy \"Sign_Ext_Unit:SEU\|Mux_2_1:MUX20\"" {  } { { "src/Sign_Ext_Unit.sv" "MUX20" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677019886017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Ext Sign_Ext_Unit:SEU\|Sign_Ext:SE12 " "Elaborating entity \"Sign_Ext\" for hierarchy \"Sign_Ext_Unit:SEU\|Sign_Ext:SE12\"" {  } { { "src/Sign_Ext_Unit.sv" "SE12" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677019886018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Ext Sign_Ext_Unit:SEU\|Sign_Ext:SE20 " "Elaborating entity \"Sign_Ext\" for hierarchy \"Sign_Ext_Unit:SEU\|Sign_Ext:SE20\"" {  } { { "src/Sign_Ext_Unit.sv" "SE20" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677019886019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Unit Shift_Unit:SU " "Elaborating entity \"Shift_Unit\" for hierarchy \"Shift_Unit:SU\"" {  } { { "src/RISC_V.sv" "SU" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677019886020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALURISCV " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALURISCV\"" {  } { { "src/RISC_V.sv" "ALURISCV" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V.sv" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677019886023 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Sign_Ext_Unit:SEU\|In_12\[31\] " "Net \"Sign_Ext_Unit:SEU\|In_12\[31\]\" is missing source, defaulting to GND" {  } { { "src/Sign_Ext_Unit.sv" "In_12\[31\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677019886080 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Sign_Ext_Unit:SEU\|In_12\[30\] " "Net \"Sign_Ext_Unit:SEU\|In_12\[30\]\" is missing source, defaulting to GND" {  } { { "src/Sign_Ext_Unit.sv" "In_12\[30\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677019886080 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Sign_Ext_Unit:SEU\|In_12\[29\] " "Net \"Sign_Ext_Unit:SEU\|In_12\[29\]\" is missing source, defaulting to GND" {  } { { "src/Sign_Ext_Unit.sv" "In_12\[29\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677019886080 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Sign_Ext_Unit:SEU\|In_12\[28\] " "Net \"Sign_Ext_Unit:SEU\|In_12\[28\]\" is missing source, defaulting to GND" {  } { { "src/Sign_Ext_Unit.sv" "In_12\[28\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677019886080 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Sign_Ext_Unit:SEU\|In_12\[27\] " "Net \"Sign_Ext_Unit:SEU\|In_12\[27\]\" is missing source, defaulting to GND" {  } { { "src/Sign_Ext_Unit.sv" "In_12\[27\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677019886080 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Sign_Ext_Unit:SEU\|In_12\[26\] " "Net \"Sign_Ext_Unit:SEU\|In_12\[26\]\" is missing source, defaulting to GND" {  } { { "src/Sign_Ext_Unit.sv" "In_12\[26\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677019886080 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Sign_Ext_Unit:SEU\|In_12\[25\] " "Net \"Sign_Ext_Unit:SEU\|In_12\[25\]\" is missing source, defaulting to GND" {  } { { "src/Sign_Ext_Unit.sv" "In_12\[25\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677019886080 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Sign_Ext_Unit:SEU\|In_12\[24\] " "Net \"Sign_Ext_Unit:SEU\|In_12\[24\]\" is missing source, defaulting to GND" {  } { { "src/Sign_Ext_Unit.sv" "In_12\[24\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677019886080 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Sign_Ext_Unit:SEU\|In_12\[23\] " "Net \"Sign_Ext_Unit:SEU\|In_12\[23\]\" is missing source, defaulting to GND" {  } { { "src/Sign_Ext_Unit.sv" "In_12\[23\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677019886080 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Sign_Ext_Unit:SEU\|In_12\[22\] " "Net \"Sign_Ext_Unit:SEU\|In_12\[22\]\" is missing source, defaulting to GND" {  } { { "src/Sign_Ext_Unit.sv" "In_12\[22\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677019886080 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Sign_Ext_Unit:SEU\|In_12\[21\] " "Net \"Sign_Ext_Unit:SEU\|In_12\[21\]\" is missing source, defaulting to GND" {  } { { "src/Sign_Ext_Unit.sv" "In_12\[21\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677019886080 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Sign_Ext_Unit:SEU\|In_12\[20\] " "Net \"Sign_Ext_Unit:SEU\|In_12\[20\]\" is missing source, defaulting to GND" {  } { { "src/Sign_Ext_Unit.sv" "In_12\[20\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677019886080 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Sign_Ext_Unit:SEU\|In_12\[19\] " "Net \"Sign_Ext_Unit:SEU\|In_12\[19\]\" is missing source, defaulting to GND" {  } { { "src/Sign_Ext_Unit.sv" "In_12\[19\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677019886080 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Sign_Ext_Unit:SEU\|In_12\[18\] " "Net \"Sign_Ext_Unit:SEU\|In_12\[18\]\" is missing source, defaulting to GND" {  } { { "src/Sign_Ext_Unit.sv" "In_12\[18\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677019886080 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Sign_Ext_Unit:SEU\|In_12\[17\] " "Net \"Sign_Ext_Unit:SEU\|In_12\[17\]\" is missing source, defaulting to GND" {  } { { "src/Sign_Ext_Unit.sv" "In_12\[17\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677019886080 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Sign_Ext_Unit:SEU\|In_12\[16\] " "Net \"Sign_Ext_Unit:SEU\|In_12\[16\]\" is missing source, defaulting to GND" {  } { { "src/Sign_Ext_Unit.sv" "In_12\[16\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677019886080 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Sign_Ext_Unit:SEU\|In_12\[15\] " "Net \"Sign_Ext_Unit:SEU\|In_12\[15\]\" is missing source, defaulting to GND" {  } { { "src/Sign_Ext_Unit.sv" "In_12\[15\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677019886080 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Sign_Ext_Unit:SEU\|In_12\[14\] " "Net \"Sign_Ext_Unit:SEU\|In_12\[14\]\" is missing source, defaulting to GND" {  } { { "src/Sign_Ext_Unit.sv" "In_12\[14\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677019886080 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Sign_Ext_Unit:SEU\|In_12\[13\] " "Net \"Sign_Ext_Unit:SEU\|In_12\[13\]\" is missing source, defaulting to GND" {  } { { "src/Sign_Ext_Unit.sv" "In_12\[13\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677019886080 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Sign_Ext_Unit:SEU\|In_12\[12\] " "Net \"Sign_Ext_Unit:SEU\|In_12\[12\]\" is missing source, defaulting to GND" {  } { { "src/Sign_Ext_Unit.sv" "In_12\[12\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677019886080 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Sign_Ext_Unit:SEU\|In_20\[31\] " "Net \"Sign_Ext_Unit:SEU\|In_20\[31\]\" is missing source, defaulting to GND" {  } { { "src/Sign_Ext_Unit.sv" "In_20\[31\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677019886080 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Sign_Ext_Unit:SEU\|In_20\[30\] " "Net \"Sign_Ext_Unit:SEU\|In_20\[30\]\" is missing source, defaulting to GND" {  } { { "src/Sign_Ext_Unit.sv" "In_20\[30\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677019886080 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Sign_Ext_Unit:SEU\|In_20\[29\] " "Net \"Sign_Ext_Unit:SEU\|In_20\[29\]\" is missing source, defaulting to GND" {  } { { "src/Sign_Ext_Unit.sv" "In_20\[29\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677019886080 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Sign_Ext_Unit:SEU\|In_20\[28\] " "Net \"Sign_Ext_Unit:SEU\|In_20\[28\]\" is missing source, defaulting to GND" {  } { { "src/Sign_Ext_Unit.sv" "In_20\[28\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677019886080 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Sign_Ext_Unit:SEU\|In_20\[27\] " "Net \"Sign_Ext_Unit:SEU\|In_20\[27\]\" is missing source, defaulting to GND" {  } { { "src/Sign_Ext_Unit.sv" "In_20\[27\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677019886080 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Sign_Ext_Unit:SEU\|In_20\[26\] " "Net \"Sign_Ext_Unit:SEU\|In_20\[26\]\" is missing source, defaulting to GND" {  } { { "src/Sign_Ext_Unit.sv" "In_20\[26\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677019886080 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Sign_Ext_Unit:SEU\|In_20\[25\] " "Net \"Sign_Ext_Unit:SEU\|In_20\[25\]\" is missing source, defaulting to GND" {  } { { "src/Sign_Ext_Unit.sv" "In_20\[25\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677019886080 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Sign_Ext_Unit:SEU\|In_20\[24\] " "Net \"Sign_Ext_Unit:SEU\|In_20\[24\]\" is missing source, defaulting to GND" {  } { { "src/Sign_Ext_Unit.sv" "In_20\[24\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677019886080 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Sign_Ext_Unit:SEU\|In_20\[23\] " "Net \"Sign_Ext_Unit:SEU\|In_20\[23\]\" is missing source, defaulting to GND" {  } { { "src/Sign_Ext_Unit.sv" "In_20\[23\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677019886080 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Sign_Ext_Unit:SEU\|In_20\[22\] " "Net \"Sign_Ext_Unit:SEU\|In_20\[22\]\" is missing source, defaulting to GND" {  } { { "src/Sign_Ext_Unit.sv" "In_20\[22\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677019886080 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Sign_Ext_Unit:SEU\|In_20\[21\] " "Net \"Sign_Ext_Unit:SEU\|In_20\[21\]\" is missing source, defaulting to GND" {  } { { "src/Sign_Ext_Unit.sv" "In_20\[21\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677019886080 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Sign_Ext_Unit:SEU\|In_20\[20\] " "Net \"Sign_Ext_Unit:SEU\|In_20\[20\]\" is missing source, defaulting to GND" {  } { { "src/Sign_Ext_Unit.sv" "In_20\[20\]" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/Sign_Ext_Unit.sv" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1677019886080 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1677019886080 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Reg_File:REGFILE\|registers_rtl_0 " "Inferred RAM node \"Reg_File:REGFILE\|registers_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1677019886459 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Reg_File:REGFILE\|registers_rtl_1 " "Inferred RAM node \"Reg_File:REGFILE\|registers_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1677019886460 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Mem_Map:MM\|RAM_Single_Port:RAM\|ram " "RAM logic \"Mem_Map:MM\|RAM_Single_Port:RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "src/RAM_Single_Port.sv" "ram" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RAM_Single_Port.sv" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1677019886461 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Mem_Map:MM\|ROM_Single_Port:ROM\|rom " "RAM logic \"Mem_Map:MM\|ROM_Single_Port:ROM\|rom\" is uninferred due to asynchronous read logic" {  } { { "src/ROM_Single_Port.sv" "rom" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/ROM_Single_Port.sv" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1677019886461 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1677019886461 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Quartus21/projects/RISC-V_Jorge-Padilla/db/RISC-V.ram0_ROM_Single_Port_97415f34.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Quartus21/projects/RISC-V_Jorge-Padilla/db/RISC-V.ram0_ROM_Single_Port_97415f34.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1677019886482 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Quartus21/projects/RISC-V_Jorge-Padilla/db/RISC-V.ram0_RAM_Single_Port_b74c6548.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Quartus21/projects/RISC-V_Jorge-Padilla/db/RISC-V.ram0_RAM_Single_Port_b74c6548.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1677019887343 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Reg_File:REGFILE\|registers_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Reg_File:REGFILE\|registers_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677019897379 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677019897379 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677019897379 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677019897379 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677019897379 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677019897379 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677019897379 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677019897379 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677019897379 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677019897379 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677019897379 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677019897379 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677019897379 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677019897379 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1677019897379 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Reg_File:REGFILE\|registers_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"Reg_File:REGFILE\|registers_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677019897379 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677019897379 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677019897379 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677019897379 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677019897379 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677019897379 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677019897379 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677019897379 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677019897379 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677019897379 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677019897379 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677019897379 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677019897379 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1677019897379 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1677019897379 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1677019897379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Reg_File:REGFILE\|altsyncram:registers_rtl_0 " "Elaborated megafunction instantiation \"Reg_File:REGFILE\|altsyncram:registers_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677019897481 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Reg_File:REGFILE\|altsyncram:registers_rtl_0 " "Instantiated megafunction \"Reg_File:REGFILE\|altsyncram:registers_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677019897481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677019897481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677019897481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677019897481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677019897481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677019897481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677019897481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677019897481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677019897481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677019897481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677019897481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677019897481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677019897481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677019897481 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677019897481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d2k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d2k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d2k1 " "Found entity 1: altsyncram_d2k1" {  } { { "db/altsyncram_d2k1.tdf" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/db/altsyncram_d2k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677019897542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677019897542 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1677019900196 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "uart_tx_out GND " "Pin \"uart_tx_out\" is stuck at GND" {  } { { "src/RISC_V.sv" "" { Text "D:/Quartus21/projects/RISC-V_Jorge-Padilla/src/RISC_V.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677019911325 "|RISC_V|uart_tx_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1677019911325 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1677019912703 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1677019922566 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus21/projects/RISC-V_Jorge-Padilla/output_files/RISC-V.map.smsg " "Generated suppressed messages file D:/Quartus21/projects/RISC-V_Jorge-Padilla/output_files/RISC-V.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677019923586 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1677019924663 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677019924663 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46239 " "Implemented 46239 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1677019926962 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1677019926962 ""} { "Info" "ICUT_CUT_TM_LCELLS" "46134 " "Implemented 46134 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1677019926962 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1677019926962 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1677019926962 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1677019926962 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5125 " "Peak virtual memory: 5125 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677019927010 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 21 16:52:07 2023 " "Processing ended: Tue Feb 21 16:52:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677019927010 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677019927010 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677019927010 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677019927010 ""}
