TARGET = MyMakeFile
CC = gcc


SRC = $(wildcard *.cpp)
OBJ = $(patsubst %.cpp, %.o, $(SRC))

$(TARGET) : $(OBJ)
	$(CC) $(OBJ) -o $(TARGET)
	
%.o : %.cpp
	$(CC) -c $< -o $@
	
clean:
	rm $(TARGET) *.o
	
