// Seed: 70979776
module module_0 (
    output tri1 id_0,
    output tri0 id_1,
    output wand id_2,
    input wire id_3,
    output supply1 id_4
);
  assign id_4 = id_3 ? ~id_3 : 1;
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    input supply1 id_2,
    input supply1 id_3,
    output tri id_4,
    input wor id_5,
    input supply1 id_6,
    input wand id_7,
    output tri0 id_8,
    input wand id_9,
    output uwire id_10,
    output tri1 id_11,
    input supply1 id_12,
    input tri id_13,
    input supply1 id_14,
    input tri1 id_15,
    output supply0 id_16,
    output wor id_17,
    output supply0 id_18,
    input supply0 id_19,
    output tri1 id_20,
    output tri0 id_21
);
  wire [-1 : -1 'b0] id_23;
  logic id_24;
  module_0 modCall_1 (
      id_17,
      id_18,
      id_17,
      id_13,
      id_16
  );
  assign modCall_1.id_4 = 0;
endmodule
