{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711551160474 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711551160475 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 27 14:52:40 2024 " "Processing started: Wed Mar 27 14:52:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711551160475 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551160475 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off risc_v -c risc_v " "Command: quartus_map --read_settings_files=on --write_settings_files=off risc_v -c risc_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551160475 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711551161123 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711551161123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.v 1 1 " "Found 1 design units, including 1 entities, in source file led.v" { { "Info" "ISGN_ENTITY_NAME" "1 led " "Found entity 1: led" {  } { { "led.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/led.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551170776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551170776 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "MARK_DEBUG ../rtl/top.v(20) " "Unrecognized synthesis attribute \"MARK_DEBUG\" at ../rtl/top.v(20)" {  } { { "../rtl/top.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 20 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551170779 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "MARK_DEBUG ../rtl/top.v(21) " "Unrecognized synthesis attribute \"MARK_DEBUG\" at ../rtl/top.v(21)" {  } { { "../rtl/top.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551170779 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "MARK_DEBUG ../rtl/top.v(23) " "Unrecognized synthesis attribute \"MARK_DEBUG\" at ../rtl/top.v(23)" {  } { { "../rtl/top.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 23 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551170779 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "MARK_DEBUG ../rtl/top.v(24) " "Unrecognized synthesis attribute \"MARK_DEBUG\" at ../rtl/top.v(24)" {  } { { "../rtl/top.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 24 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551170779 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "MARK_DEBUG ../rtl/top.v(25) " "Unrecognized synthesis attribute \"MARK_DEBUG\" at ../rtl/top.v(25)" {  } { { "../rtl/top.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 25 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551170780 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "MARK_DEBUG ../rtl/top.v(26) " "Unrecognized synthesis attribute \"MARK_DEBUG\" at ../rtl/top.v(26)" {  } { { "../rtl/top.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 26 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551170780 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "MARK_DEBUG ../rtl/top.v(27) " "Unrecognized synthesis attribute \"MARK_DEBUG\" at ../rtl/top.v(27)" {  } { { "../rtl/top.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 27 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551170780 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "MARK_DEBUG ../rtl/top.v(28) " "Unrecognized synthesis attribute \"MARK_DEBUG\" at ../rtl/top.v(28)" {  } { { "../rtl/top.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 28 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551170780 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "MARK_DEBUG ../rtl/top.v(143) " "Unrecognized synthesis attribute \"MARK_DEBUG\" at ../rtl/top.v(143)" {  } { { "../rtl/top.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 143 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551170780 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "MARK_DEBUG ../rtl/top.v(144) " "Unrecognized synthesis attribute \"MARK_DEBUG\" at ../rtl/top.v(144)" {  } { { "../rtl/top.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 144 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551170780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt0/desktop/riscv_zicsrim_cpu/rtl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../rtl/top.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551170781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551170781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt0/desktop/riscv_zicsrim_cpu/rtl/param.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/param.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551170783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt0/desktop/riscv_zicsrim_cpu/rtl/utils/dff.v 5 5 " "Found 5 design units, including 5 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/utils/dff.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff_rst_def " "Found entity 1: dff_rst_def" {  } { { "../rtl/utils/dff.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/utils/dff.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551170787 ""} { "Info" "ISGN_ENTITY_NAME" "2 dff_rst_0 " "Found entity 2: dff_rst_0" {  } { { "../rtl/utils/dff.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/utils/dff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551170787 ""} { "Info" "ISGN_ENTITY_NAME" "3 dff_rst_1 " "Found entity 3: dff_rst_1" {  } { { "../rtl/utils/dff.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/utils/dff.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551170787 ""} { "Info" "ISGN_ENTITY_NAME" "4 dff_en_l " "Found entity 4: dff_en_l" {  } { { "../rtl/utils/dff.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/utils/dff.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551170787 ""} { "Info" "ISGN_ENTITY_NAME" "5 dff_en_2 " "Found entity 5: dff_en_2" {  } { { "../rtl/utils/dff.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/utils/dff.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551170787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551170787 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "MARK_DEBUG ../rtl/perips/uart_debug.v(36) " "Unrecognized synthesis attribute \"MARK_DEBUG\" at ../rtl/perips/uart_debug.v(36)" {  } { { "../rtl/perips/uart_debug.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v" 36 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551170790 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "MARK_DEBUG ../rtl/perips/uart_debug.v(37) " "Unrecognized synthesis attribute \"MARK_DEBUG\" at ../rtl/perips/uart_debug.v(37)" {  } { { "../rtl/perips/uart_debug.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v" 37 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551170790 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "MARK_DEBUG ../rtl/perips/uart_debug.v(38) " "Unrecognized synthesis attribute \"MARK_DEBUG\" at ../rtl/perips/uart_debug.v(38)" {  } { { "../rtl/perips/uart_debug.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v" 38 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551170790 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "MARK_DEBUG ../rtl/perips/uart_debug.v(39) " "Unrecognized synthesis attribute \"MARK_DEBUG\" at ../rtl/perips/uart_debug.v(39)" {  } { { "../rtl/perips/uart_debug.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v" 39 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551170790 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "MARK_DEBUG ../rtl/perips/uart_debug.v(61) " "Unrecognized synthesis attribute \"MARK_DEBUG\" at ../rtl/perips/uart_debug.v(61)" {  } { { "../rtl/perips/uart_debug.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v" 61 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551170790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt0/desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_debug " "Found entity 1: uart_debug" {  } { { "../rtl/perips/uart_debug.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551170791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551170791 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "UART_CTRL uart_ctrl uart.v(50) " "Verilog HDL Declaration information at uart.v(50): object \"UART_CTRL\" differs only in case from object \"uart_ctrl\" in the same scope" {  } { { "../rtl/perips/uart.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart.v" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711551170796 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "UART_STATUS uart_status uart.v(51) " "Verilog HDL Declaration information at uart.v(51): object \"UART_STATUS\" differs only in case from object \"uart_status\" in the same scope" {  } { { "../rtl/perips/uart.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711551170796 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "UART_BAUD uart_baud uart.v(52) " "Verilog HDL Declaration information at uart.v(52): object \"UART_BAUD\" differs only in case from object \"uart_baud\" in the same scope" {  } { { "../rtl/perips/uart.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart.v" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711551170796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt0/desktop/riscv_zicsrim_cpu/rtl/perips/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/perips/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../rtl/perips/uart.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551170797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551170797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt0/desktop/riscv_zicsrim_cpu/rtl/perips/rbm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/perips/rbm.v" { { "Info" "ISGN_ENTITY_NAME" "1 rbm " "Found entity 1: rbm" {  } { { "../rtl/perips/rbm.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/rbm.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551170801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551170801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt0/desktop/riscv_zicsrim_cpu/rtl/perips/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/perips/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../rtl/perips/ram.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/ram.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551170804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551170804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/xreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/xreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 xreg " "Found entity 1: xreg" {  } { { "../rtl/core/xreg.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/xreg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551170808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551170808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/rtu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/rtu.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../rtl/core/rtu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/rtu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551170812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551170812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/mul.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul " "Found entity 1: mul" {  } { { "../rtl/core/mul.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/mul.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551170815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551170815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/lsu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/lsu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "../rtl/core/lsu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/lsu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551170819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551170819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/ifu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/ifu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ifu " "Found entity 1: ifu" {  } { { "../rtl/core/ifu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/ifu.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551170823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551170823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/idu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/idu.v" { { "Info" "ISGN_ENTITY_NAME" "1 idu " "Found entity 1: idu" {  } { { "../rtl/core/idu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/idu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551170827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551170827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/exu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/exu.v" { { "Info" "ISGN_ENTITY_NAME" "1 exu " "Found entity 1: exu" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551170831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551170831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/div.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "../rtl/core/div.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/div.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551170835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551170835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/csr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 csr " "Found entity 1: csr" {  } { { "../rtl/core/csr.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/csr.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551170838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551170838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../rtl/core/cpu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/cpu.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551170843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551170843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/clint.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/colt0/desktop/riscv_zicsrim_cpu/rtl/core/clint.v" { { "Info" "ISGN_ENTITY_NAME" "1 clint " "Found entity 1: clint" {  } { { "../rtl/core/clint.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/clint.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551170847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551170847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_altera.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_altera.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_altera " "Found entity 1: ram_altera" {  } { { "ram_altera.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/ram_altera.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551170850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551170850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_ram " "Found entity 1: altera_ram" {  } { { "altera_ram.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/altera_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551170852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551170852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_ram1.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_ram1 " "Found entity 1: altera_ram1" {  } { { "altera_ram1.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/altera_ram1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551170855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551170855 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "led " "Elaborating entity \"led\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711551170987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:u_top " "Elaborating entity \"top\" for hierarchy \"top:u_top\"" {  } { { "led.v" "u_top" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/led.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551170990 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 top.v(143) " "Verilog HDL assignment warning at top.v(143): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/top.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711551170992 "|led|top:u_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 top.v(144) " "Verilog HDL assignment warning at top.v(144): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/top.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711551170992 "|led|top:u_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_debug top:u_top\|uart_debug:u_uart_debug " "Elaborating entity \"uart_debug\" for hierarchy \"top:u_top\|uart_debug:u_uart_debug\"" {  } { { "../rtl/top.v" "u_uart_debug" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551170993 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_debug.v(157) " "Verilog HDL assignment warning at uart_debug.v(157): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/perips/uart_debug.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711551171010 "|led|top:u_top|uart_debug:u_uart_debug"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_debug.v(205) " "Verilog HDL Case Statement information at uart_debug.v(205): all case item expressions in this case statement are onehot" {  } { { "../rtl/perips/uart_debug.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v" 205 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711551171010 "|led|top:u_top|uart_debug:u_uart_debug"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_debug.v(221) " "Verilog HDL Case Statement information at uart_debug.v(221): all case item expressions in this case statement are onehot" {  } { { "../rtl/perips/uart_debug.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v" 221 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711551171010 "|led|top:u_top|uart_debug:u_uart_debug"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_debug.v(254) " "Verilog HDL Case Statement information at uart_debug.v(254): all case item expressions in this case statement are onehot" {  } { { "../rtl/perips/uart_debug.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v" 254 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711551171010 "|led|top:u_top|uart_debug:u_uart_debug"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_debug.v(273) " "Verilog HDL Case Statement information at uart_debug.v(273): all case item expressions in this case statement are onehot" {  } { { "../rtl/perips/uart_debug.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v" 273 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711551171010 "|led|top:u_top|uart_debug:u_uart_debug"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_debug.v(299) " "Verilog HDL assignment warning at uart_debug.v(299): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/perips/uart_debug.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711551171010 "|led|top:u_top|uart_debug:u_uart_debug"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_debug.v(291) " "Verilog HDL Case Statement information at uart_debug.v(291): all case item expressions in this case statement are onehot" {  } { { "../rtl/perips/uart_debug.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v" 291 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711551171010 "|led|top:u_top|uart_debug:u_uart_debug"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_debug.v(317) " "Verilog HDL assignment warning at uart_debug.v(317): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/perips/uart_debug.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711551171011 "|led|top:u_top|uart_debug:u_uart_debug"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_debug.v(309) " "Verilog HDL Case Statement information at uart_debug.v(309): all case item expressions in this case statement are onehot" {  } { { "../rtl/perips/uart_debug.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v" 309 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711551171011 "|led|top:u_top|uart_debug:u_uart_debug"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_debug.v(335) " "Verilog HDL assignment warning at uart_debug.v(335): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/perips/uart_debug.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711551171011 "|led|top:u_top|uart_debug:u_uart_debug"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_debug.v(327) " "Verilog HDL Case Statement information at uart_debug.v(327): all case item expressions in this case statement are onehot" {  } { { "../rtl/perips/uart_debug.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v" 327 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711551171011 "|led|top:u_top|uart_debug:u_uart_debug"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_debug.v(353) " "Verilog HDL assignment warning at uart_debug.v(353): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/perips/uart_debug.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711551171011 "|led|top:u_top|uart_debug:u_uart_debug"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_debug.v(345) " "Verilog HDL Case Statement information at uart_debug.v(345): all case item expressions in this case statement are onehot" {  } { { "../rtl/perips/uart_debug.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v" 345 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711551171011 "|led|top:u_top|uart_debug:u_uart_debug"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_debug.v(364) " "Verilog HDL Case Statement information at uart_debug.v(364): all case item expressions in this case statement are onehot" {  } { { "../rtl/perips/uart_debug.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v" 364 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711551171011 "|led|top:u_top|uart_debug:u_uart_debug"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_debug.v(389) " "Verilog HDL Case Statement information at uart_debug.v(389): all case item expressions in this case statement are onehot" {  } { { "../rtl/perips/uart_debug.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v" 389 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711551171011 "|led|top:u_top|uart_debug:u_uart_debug"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_debug.v(408) " "Verilog HDL Case Statement information at uart_debug.v(408): all case item expressions in this case statement are onehot" {  } { { "../rtl/perips/uart_debug.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart_debug.v" 408 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711551171011 "|led|top:u_top|uart_debug:u_uart_debug"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu top:u_top\|cpu:u_cpu " "Elaborating entity \"cpu\" for hierarchy \"top:u_top\|cpu:u_cpu\"" {  } { { "../rtl/top.v" "u_cpu" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551171014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_rst_0 top:u_top\|cpu:u_cpu\|dff_rst_0:dff_hold_flag_1r " "Elaborating entity \"dff_rst_0\" for hierarchy \"top:u_top\|cpu:u_cpu\|dff_rst_0:dff_hold_flag_1r\"" {  } { { "../rtl/core/cpu.v" "dff_hold_flag_1r" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/cpu.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551171020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_rst_def top:u_top\|cpu:u_cpu\|dff_rst_0:dff_hold_flag_1r\|dff_rst_def:_dff " "Elaborating entity \"dff_rst_def\" for hierarchy \"top:u_top\|cpu:u_cpu\|dff_rst_0:dff_hold_flag_1r\|dff_rst_def:_dff\"" {  } { { "../rtl/utils/dff.v" "_dff" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/utils/dff.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551171023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ifu top:u_top\|cpu:u_cpu\|ifu:u_ifu " "Elaborating entity \"ifu\" for hierarchy \"top:u_top\|cpu:u_cpu\|ifu:u_ifu\"" {  } { { "../rtl/core/cpu.v" "u_ifu" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/cpu.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551171029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_en_2 top:u_top\|cpu:u_cpu\|dff_en_2:dff_inst_data_1r " "Elaborating entity \"dff_en_2\" for hierarchy \"top:u_top\|cpu:u_cpu\|dff_en_2:dff_inst_data_1r\"" {  } { { "../rtl/core/cpu.v" "dff_inst_data_1r" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/cpu.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551171032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idu top:u_top\|cpu:u_cpu\|idu:u_idu " "Elaborating entity \"idu\" for hierarchy \"top:u_top\|cpu:u_cpu\|idu:u_idu\"" {  } { { "../rtl/core/cpu.v" "u_idu" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/cpu.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551171034 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inst_rs3 idu.v(24) " "Verilog HDL or VHDL warning at idu.v(24): object \"inst_rs3\" assigned a value but never read" {  } { { "../rtl/core/idu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/idu.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711551171036 "|led|top:u_top|cpu:u_cpu|idu:u_idu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inst_rm idu.v(28) " "Verilog HDL or VHDL warning at idu.v(28): object \"inst_rm\" assigned a value but never read" {  } { { "../rtl/core/idu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/idu.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711551171036 "|led|top:u_top|cpu:u_cpu|idu:u_idu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inst_rs2_all0 idu.v(77) " "Verilog HDL or VHDL warning at idu.v(77): object \"inst_rs2_all0\" assigned a value but never read" {  } { { "../rtl/core/idu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/idu.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711551171036 "|led|top:u_top|cpu:u_cpu|idu:u_idu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "idu.v(170) " "Verilog HDL Case Statement information at idu.v(170): all case item expressions in this case statement are onehot" {  } { { "../rtl/core/idu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/idu.v" 170 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711551171036 "|led|top:u_top|cpu:u_cpu|idu:u_idu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "idu.v(217) " "Verilog HDL Case Statement warning at idu.v(217): incomplete case statement has no default case item" {  } { { "../rtl/core/idu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/idu.v" 217 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1711551171036 "|led|top:u_top|cpu:u_cpu|idu:u_idu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "idu.v(244) " "Verilog HDL Case Statement warning at idu.v(244): incomplete case statement has no default case item" {  } { { "../rtl/core/idu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/idu.v" 244 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1711551171036 "|led|top:u_top|cpu:u_cpu|idu:u_idu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "idu.v(283) " "Verilog HDL Case Statement warning at idu.v(283): incomplete case statement has no default case item" {  } { { "../rtl/core/idu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/idu.v" 283 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1711551171036 "|led|top:u_top|cpu:u_cpu|idu:u_idu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "idu.v(304) " "Verilog HDL Case Statement information at idu.v(304): all case item expressions in this case statement are onehot" {  } { { "../rtl/core/idu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/idu.v" 304 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711551171036 "|led|top:u_top|cpu:u_cpu|idu:u_idu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "idu.v(302) " "Verilog HDL Case Statement warning at idu.v(302): incomplete case statement has no default case item" {  } { { "../rtl/core/idu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/idu.v" 302 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1711551171036 "|led|top:u_top|cpu:u_cpu|idu:u_idu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "idu.v(215) " "Verilog HDL Case Statement warning at idu.v(215): incomplete case statement has no default case item" {  } { { "../rtl/core/idu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/idu.v" 215 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1711551171036 "|led|top:u_top|cpu:u_cpu|idu:u_idu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "idu.v(338) " "Verilog HDL Case Statement information at idu.v(338): all case item expressions in this case statement are onehot" {  } { { "../rtl/core/idu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/idu.v" 338 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711551171036 "|led|top:u_top|cpu:u_cpu|idu:u_idu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "idu.v(334) " "Verilog HDL Case Statement information at idu.v(334): all case item expressions in this case statement are onehot" {  } { { "../rtl/core/idu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/idu.v" 334 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711551171036 "|led|top:u_top|cpu:u_cpu|idu:u_idu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_en_2 top:u_top\|cpu:u_cpu\|dff_en_2:dff_exu_inst_set " "Elaborating entity \"dff_en_2\" for hierarchy \"top:u_top\|cpu:u_cpu\|dff_en_2:dff_exu_inst_set\"" {  } { { "../rtl/core/cpu.v" "dff_exu_inst_set" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/cpu.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551171038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_en_2 top:u_top\|cpu:u_cpu\|dff_en_2:dff_exu_reg_waddr " "Elaborating entity \"dff_en_2\" for hierarchy \"top:u_top\|cpu:u_cpu\|dff_en_2:dff_exu_reg_waddr\"" {  } { { "../rtl/core/cpu.v" "dff_exu_reg_waddr" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/cpu.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551171043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_en_2 top:u_top\|cpu:u_cpu\|dff_en_2:dff_exu_reg_waddr_vld " "Elaborating entity \"dff_en_2\" for hierarchy \"top:u_top\|cpu:u_cpu\|dff_en_2:dff_exu_reg_waddr_vld\"" {  } { { "../rtl/core/cpu.v" "dff_exu_reg_waddr_vld" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/cpu.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551171046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_en_2 top:u_top\|cpu:u_cpu\|dff_en_2:dff_exu_csr_addr " "Elaborating entity \"dff_en_2\" for hierarchy \"top:u_top\|cpu:u_cpu\|dff_en_2:dff_exu_csr_addr\"" {  } { { "../rtl/core/cpu.v" "dff_exu_csr_addr" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/cpu.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551171049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exu top:u_top\|cpu:u_cpu\|exu:u_exu " "Elaborating entity \"exu\" for hierarchy \"top:u_top\|cpu:u_cpu\|exu:u_exu\"" {  } { { "../rtl/core/cpu.v" "u_exu" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/cpu.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551171051 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "subop_regv exu.v(55) " "Verilog HDL or VHDL warning at exu.v(55): object \"subop_regv\" assigned a value but never read" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711551171055 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_add exu.v(73) " "Verilog HDL or VHDL warning at exu.v(73): object \"op_add\" assigned a value but never read" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711551171055 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_sub exu.v(74) " "Verilog HDL or VHDL warning at exu.v(74): object \"op_sub\" assigned a value but never read" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711551171055 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_sll exu.v(75) " "Verilog HDL or VHDL warning at exu.v(75): object \"op_sll\" assigned a value but never read" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711551171055 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_srl exu.v(76) " "Verilog HDL or VHDL warning at exu.v(76): object \"op_srl\" assigned a value but never read" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711551171055 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_sra exu.v(77) " "Verilog HDL or VHDL warning at exu.v(77): object \"op_sra\" assigned a value but never read" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711551171055 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_or exu.v(78) " "Verilog HDL or VHDL warning at exu.v(78): object \"op_or\" assigned a value but never read" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711551171055 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_and exu.v(79) " "Verilog HDL or VHDL warning at exu.v(79): object \"op_and\" assigned a value but never read" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711551171055 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_xor exu.v(80) " "Verilog HDL or VHDL warning at exu.v(80): object \"op_xor\" assigned a value but never read" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711551171055 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_fence exu.v(84) " "Verilog HDL or VHDL warning at exu.v(84): object \"op_fence\" assigned a value but never read" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711551171055 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_auipc exu.v(88) " "Verilog HDL or VHDL warning at exu.v(88): object \"op_auipc\" assigned a value but never read" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711551171055 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_lui exu.v(89) " "Verilog HDL or VHDL warning at exu.v(89): object \"op_lui\" assigned a value but never read" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711551171055 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_ecall exu.v(90) " "Verilog HDL or VHDL warning at exu.v(90): object \"op_ecall\" assigned a value but never read" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711551171055 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_ebrea exu.v(91) " "Verilog HDL or VHDL warning at exu.v(91): object \"op_ebrea\" assigned a value but never read" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711551171055 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_mret exu.v(92) " "Verilog HDL or VHDL warning at exu.v(92): object \"op_mret\" assigned a value but never read" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711551171055 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_wfi exu.v(93) " "Verilog HDL or VHDL warning at exu.v(93): object \"op_wfi\" assigned a value but never read" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711551171055 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_mul exu.v(98) " "Verilog HDL or VHDL warning at exu.v(98): object \"op_mul\" assigned a value but never read" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711551171055 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "exu.v(286) " "Verilog HDL Case Statement warning at exu.v(286): incomplete case statement has no default case item" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 286 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1711551171055 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "exu.v(286) " "Verilog HDL Case Statement information at exu.v(286): all case item expressions in this case statement are onehot" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 286 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711551171055 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "exu.v(322) " "Verilog HDL Case Statement warning at exu.v(322): incomplete case statement has no default case item" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 322 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1711551171055 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "exu.v(322) " "Verilog HDL Case Statement information at exu.v(322): all case item expressions in this case statement are onehot" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 322 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711551171056 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "exu.v(446) " "Verilog HDL Case Statement warning at exu.v(446): incomplete case statement has no default case item" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 446 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1711551171056 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "exu.v(461) " "Verilog HDL Case Statement warning at exu.v(461): incomplete case statement has no default case item" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 461 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1711551171056 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "exu.v(461) " "Verilog HDL Case Statement information at exu.v(461): all case item expressions in this case statement are onehot" {  } { { "../rtl/core/exu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 461 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711551171056 "|led|top:u_top|cpu:u_cpu|exu:u_exu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul top:u_top\|cpu:u_cpu\|exu:u_exu\|mul:u_mul " "Elaborating entity \"mul\" for hierarchy \"top:u_top\|cpu:u_cpu\|exu:u_exu\|mul:u_mul\"" {  } { { "../rtl/core/exu.v" "u_mul" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551171057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div top:u_top\|cpu:u_cpu\|exu:u_exu\|div:u_div " "Elaborating entity \"div\" for hierarchy \"top:u_top\|cpu:u_cpu\|exu:u_exu\|div:u_div\"" {  } { { "../rtl/core/exu.v" "u_div" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/exu.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551171060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_rst_0 top:u_top\|cpu:u_cpu\|exu:u_exu\|div:u_div\|dff_rst_0:dff_data_dividend " "Elaborating entity \"dff_rst_0\" for hierarchy \"top:u_top\|cpu:u_cpu\|exu:u_exu\|div:u_div\|dff_rst_0:dff_data_dividend\"" {  } { { "../rtl/core/div.v" "dff_data_dividend" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/div.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551171064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_rst_def top:u_top\|cpu:u_cpu\|exu:u_exu\|div:u_div\|dff_rst_0:dff_data_dividend\|dff_rst_def:_dff " "Elaborating entity \"dff_rst_def\" for hierarchy \"top:u_top\|cpu:u_cpu\|exu:u_exu\|div:u_div\|dff_rst_0:dff_data_dividend\|dff_rst_def:_dff\"" {  } { { "../rtl/utils/dff.v" "_dff" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/utils/dff.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551171066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_rst_0 top:u_top\|cpu:u_cpu\|exu:u_exu\|div:u_div\|dff_rst_0:dff_reg_waddr " "Elaborating entity \"dff_rst_0\" for hierarchy \"top:u_top\|cpu:u_cpu\|exu:u_exu\|div:u_div\|dff_rst_0:dff_reg_waddr\"" {  } { { "../rtl/core/div.v" "dff_reg_waddr" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/div.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551171075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_rst_def top:u_top\|cpu:u_cpu\|exu:u_exu\|div:u_div\|dff_rst_0:dff_reg_waddr\|dff_rst_def:_dff " "Elaborating entity \"dff_rst_def\" for hierarchy \"top:u_top\|cpu:u_cpu\|exu:u_exu\|div:u_div\|dff_rst_0:dff_reg_waddr\|dff_rst_def:_dff\"" {  } { { "../rtl/utils/dff.v" "_dff" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/utils/dff.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551171077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clint top:u_top\|cpu:u_cpu\|clint:u_clint " "Elaborating entity \"clint\" for hierarchy \"top:u_top\|cpu:u_cpu\|clint:u_clint\"" {  } { { "../rtl/core/cpu.v" "u_clint" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/cpu.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551171080 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "clint.v(179) " "Verilog HDL Case Statement information at clint.v(179): all case item expressions in this case statement are onehot" {  } { { "../rtl/core/clint.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/clint.v" 179 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711551171082 "|led|top:u_top|cpu:u_cpu|clint:u_clint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 clint.v(222) " "Verilog HDL assignment warning at clint.v(222): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/core/clint.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/clint.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711551171082 "|led|top:u_top|cpu:u_cpu|clint:u_clint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 clint.v(229) " "Verilog HDL assignment warning at clint.v(229): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/core/clint.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/clint.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711551171082 "|led|top:u_top|cpu:u_cpu|clint:u_clint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 clint.v(235) " "Verilog HDL assignment warning at clint.v(235): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/core/clint.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/clint.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711551171082 "|led|top:u_top|cpu:u_cpu|clint:u_clint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 clint.v(241) " "Verilog HDL assignment warning at clint.v(241): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/core/clint.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/clint.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711551171082 "|led|top:u_top|cpu:u_cpu|clint:u_clint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 clint.v(247) " "Verilog HDL assignment warning at clint.v(247): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/core/clint.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/clint.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711551171082 "|led|top:u_top|cpu:u_cpu|clint:u_clint"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "clint.v(220) " "Verilog HDL Case Statement information at clint.v(220): all case item expressions in this case statement are onehot" {  } { { "../rtl/core/clint.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/clint.v" 220 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711551171082 "|led|top:u_top|cpu:u_cpu|clint:u_clint"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "clint.v(273) " "Verilog HDL Case Statement information at clint.v(273): all case item expressions in this case statement are onehot" {  } { { "../rtl/core/clint.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/clint.v" 273 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711551171083 "|led|top:u_top|cpu:u_cpu|clint:u_clint"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_rst_0 top:u_top\|cpu:u_cpu\|clint:u_clint\|dff_rst_0:dff_irq_1r " "Elaborating entity \"dff_rst_0\" for hierarchy \"top:u_top\|cpu:u_cpu\|clint:u_clint\|dff_rst_0:dff_irq_1r\"" {  } { { "../rtl/core/clint.v" "dff_irq_1r" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/clint.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551171084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_rst_def top:u_top\|cpu:u_cpu\|clint:u_clint\|dff_rst_0:dff_irq_1r\|dff_rst_def:_dff " "Elaborating entity \"dff_rst_def\" for hierarchy \"top:u_top\|cpu:u_cpu\|clint:u_clint\|dff_rst_0:dff_irq_1r\|dff_rst_def:_dff\"" {  } { { "../rtl/utils/dff.v" "_dff" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/utils/dff.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551171086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_rst_0 top:u_top\|cpu:u_cpu\|dff_rst_0:dff_mem_addr_1r " "Elaborating entity \"dff_rst_0\" for hierarchy \"top:u_top\|cpu:u_cpu\|dff_rst_0:dff_mem_addr_1r\"" {  } { { "../rtl/core/cpu.v" "dff_mem_addr_1r" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/cpu.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551171091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_rst_def top:u_top\|cpu:u_cpu\|dff_rst_0:dff_mem_addr_1r\|dff_rst_def:_dff " "Elaborating entity \"dff_rst_def\" for hierarchy \"top:u_top\|cpu:u_cpu\|dff_rst_0:dff_mem_addr_1r\|dff_rst_def:_dff\"" {  } { { "../rtl/utils/dff.v" "_dff" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/utils/dff.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551171093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu top:u_top\|cpu:u_cpu\|lsu:u_lsu " "Elaborating entity \"lsu\" for hierarchy \"top:u_top\|cpu:u_cpu\|lsu:u_lsu\"" {  } { { "../rtl/core/cpu.v" "u_lsu" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/cpu.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551171100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile top:u_top\|cpu:u_cpu\|regfile:u_regfile " "Elaborating entity \"regfile\" for hierarchy \"top:u_top\|cpu:u_cpu\|regfile:u_regfile\"" {  } { { "../rtl/core/cpu.v" "u_regfile" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/cpu.v" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551171107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr top:u_top\|cpu:u_cpu\|regfile:u_regfile\|csr:u_csr " "Elaborating entity \"csr\" for hierarchy \"top:u_top\|cpu:u_cpu\|regfile:u_regfile\|csr:u_csr\"" {  } { { "../rtl/core/rtu.v" "u_csr" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/rtu.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551171110 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "csr.v(75) " "Verilog HDL Case Statement warning at csr.v(75): incomplete case statement has no default case item" {  } { { "../rtl/core/csr.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/csr.v" 75 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1711551171113 "|led|top:u_top|cpu:u_cpu|regfile:u_regfile|csr:u_csr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xreg top:u_top\|cpu:u_cpu\|regfile:u_regfile\|xreg:u_xreg " "Elaborating entity \"xreg\" for hierarchy \"top:u_top\|cpu:u_cpu\|regfile:u_regfile\|xreg:u_xreg\"" {  } { { "../rtl/core/rtu.v" "u_xreg" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/rtu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551171115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rbm top:u_top\|rbm:u_rbm " "Elaborating entity \"rbm\" for hierarchy \"top:u_top\|rbm:u_rbm\"" {  } { { "../rtl/top.v" "u_rbm" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551171123 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "rbm.v(65) " "Verilog HDL Case Statement warning at rbm.v(65): incomplete case statement has no default case item" {  } { { "../rtl/perips/rbm.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/rbm.v" 65 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1711551171124 "|led|top:u_top|rbm:u_rbm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "rbm.v(80) " "Verilog HDL Case Statement warning at rbm.v(80): incomplete case statement has no default case item" {  } { { "../rtl/perips/rbm.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/rbm.v" 80 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1711551171124 "|led|top:u_top|rbm:u_rbm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_ram1 top:u_top\|altera_ram1:u_rom " "Elaborating entity \"altera_ram1\" for hierarchy \"top:u_top\|altera_ram1:u_rom\"" {  } { { "../rtl/top.v" "u_rom" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551171130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\"" {  } { { "altera_ram1.v" "altsyncram_component" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/altera_ram1.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551171187 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\"" {  } { { "altera_ram1.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/altera_ram1.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551171188 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551171188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551171188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551171188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551171188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551171188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551171188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../example_c/inst_data/calculate.hex " "Parameter \"init_file\" = \"../../example_c/inst_data/calculate.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551171188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_B " "Parameter \"init_file_layout\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551171188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551171188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551171188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551171188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551171188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551171188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551171188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551171188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551171188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551171188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551171188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551171188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551171188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551171188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551171188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551171188 ""}  } { { "altera_ram1.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/altera_ram1.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711551171188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_do32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_do32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_do32 " "Found entity 1: altsyncram_do32" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551171247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551171247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_do32 top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated " "Elaborating entity \"altsyncram_do32\" for hierarchy \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551171248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart top:u_top\|uart:u_uart " "Elaborating entity \"uart\" for hierarchy \"top:u_top\|uart:u_uart\"" {  } { { "../rtl/top.v" "u_uart" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551171270 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart.v(169) " "Verilog HDL Case Statement information at uart.v(169): all case item expressions in this case statement are onehot" {  } { { "../rtl/perips/uart.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/perips/uart.v" 169 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711551171273 "|led|top:u_top|uart:u_uart"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c824.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c824.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c824 " "Found entity 1: altsyncram_c824" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551174943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551174943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551175328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551175328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551175491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551175491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7ii " "Found entity 1: cntr_7ii" {  } { { "db/cntr_7ii.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/cntr_7ii.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551175718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551175718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ugc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ugc " "Found entity 1: cmpr_ugc" {  } { { "db/cmpr_ugc.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/cmpr_ugc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551175781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551175781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551175870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551175870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551175983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551175983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551176041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551176041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551176135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551176135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551176204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551176204 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551176820 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1711551176974 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.03.27.14:53:01 Progress: Loading slde8f7f207/alt_sld_fab_wrapper_hw.tcl " "2024.03.27.14:53:01 Progress: Loading slde8f7f207/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551181065 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551183789 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551183913 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551186979 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551187078 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551187207 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551187345 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551187363 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551187364 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1711551188344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde8f7f207/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde8f7f207/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde8f7f207/alt_sld_fab.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/ip/slde8f7f207/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551188593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551188593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551188676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551188676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551188699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551188699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551188768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551188768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551188854 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551188854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551188854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/ip/slde8f7f207/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551188917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551188917 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "top:u_top\|cpu:u_cpu\|exu:u_exu\|mul:u_mul\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"top:u_top\|cpu:u_cpu\|exu:u_exu\|mul:u_mul\|Mult1\"" {  } { { "../rtl/core/mul.v" "Mult1" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/mul.v" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551197595 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "top:u_top\|cpu:u_cpu\|exu:u_exu\|mul:u_mul\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"top:u_top\|cpu:u_cpu\|exu:u_exu\|mul:u_mul\|Mult0\"" {  } { { "../rtl/core/mul.v" "Mult0" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/mul.v" 21 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551197595 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1711551197595 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u_top\|cpu:u_cpu\|exu:u_exu\|mul:u_mul\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"top:u_top\|cpu:u_cpu\|exu:u_exu\|mul:u_mul\|lpm_mult:Mult1\"" {  } { { "../rtl/core/mul.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/mul.v" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551197649 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u_top\|cpu:u_cpu\|exu:u_exu\|mul:u_mul\|lpm_mult:Mult1 " "Instantiated megafunction \"top:u_top\|cpu:u_cpu\|exu:u_exu\|mul:u_mul\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551197649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551197649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551197649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551197649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551197649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551197649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551197649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551197649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711551197649 ""}  } { { "../rtl/core/mul.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/mul.v" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711551197649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bdt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bdt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bdt " "Found entity 1: mult_bdt" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/mult_bdt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711551197698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551197698 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1711551200283 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "152 " "Ignored 152 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "152 " "Ignored 152 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1711551200457 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1711551200457 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/core/div.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/div.v" 76 -1 0 } } { "../rtl/core/csr.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/csr.v" 56 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1711551200546 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1711551200546 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551205750 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1711551212432 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_addr\[10\] " "Logic cell \"top:u_top\|m0_addr\[10\]\"" {  } { { "../rtl/top.v" "m0_addr\[10\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551212490 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_addr\[11\] " "Logic cell \"top:u_top\|m0_addr\[11\]\"" {  } { { "../rtl/top.v" "m0_addr\[11\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551212490 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_addr\[12\] " "Logic cell \"top:u_top\|m0_addr\[12\]\"" {  } { { "../rtl/top.v" "m0_addr\[12\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551212490 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_addr\[13\] " "Logic cell \"top:u_top\|m0_addr\[13\]\"" {  } { { "../rtl/top.v" "m0_addr\[13\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551212490 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_addr\[14\] " "Logic cell \"top:u_top\|m0_addr\[14\]\"" {  } { { "../rtl/top.v" "m0_addr\[14\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551212490 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_addr\[2\] " "Logic cell \"top:u_top\|m0_addr\[2\]\"" {  } { { "../rtl/top.v" "m0_addr\[2\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551212490 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_addr\[3\] " "Logic cell \"top:u_top\|m0_addr\[3\]\"" {  } { { "../rtl/top.v" "m0_addr\[3\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551212490 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_addr\[4\] " "Logic cell \"top:u_top\|m0_addr\[4\]\"" {  } { { "../rtl/top.v" "m0_addr\[4\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551212490 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_addr\[5\] " "Logic cell \"top:u_top\|m0_addr\[5\]\"" {  } { { "../rtl/top.v" "m0_addr\[5\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551212490 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_addr\[6\] " "Logic cell \"top:u_top\|m0_addr\[6\]\"" {  } { { "../rtl/top.v" "m0_addr\[6\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551212490 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_addr\[7\] " "Logic cell \"top:u_top\|m0_addr\[7\]\"" {  } { { "../rtl/top.v" "m0_addr\[7\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551212490 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_addr\[8\] " "Logic cell \"top:u_top\|m0_addr\[8\]\"" {  } { { "../rtl/top.v" "m0_addr\[8\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551212490 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_addr\[9\] " "Logic cell \"top:u_top\|m0_addr\[9\]\"" {  } { { "../rtl/top.v" "m0_addr\[9\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551212490 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[0\] " "Logic cell \"top:u_top\|m0_rdata\[0\]\"" {  } { { "../rtl/top.v" "m0_rdata\[0\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551212490 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[10\] " "Logic cell \"top:u_top\|m0_rdata\[10\]\"" {  } { { "../rtl/top.v" "m0_rdata\[10\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551212490 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[11\] " "Logic cell \"top:u_top\|m0_rdata\[11\]\"" {  } { { "../rtl/top.v" "m0_rdata\[11\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551212490 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[12\] " "Logic cell \"top:u_top\|m0_rdata\[12\]\"" {  } { { "../rtl/top.v" "m0_rdata\[12\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551212490 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[13\] " "Logic cell \"top:u_top\|m0_rdata\[13\]\"" {  } { { "../rtl/top.v" "m0_rdata\[13\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551212490 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[14\] " "Logic cell \"top:u_top\|m0_rdata\[14\]\"" {  } { { "../rtl/top.v" "m0_rdata\[14\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551212490 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[15\] " "Logic cell \"top:u_top\|m0_rdata\[15\]\"" {  } { { "../rtl/top.v" "m0_rdata\[15\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551212490 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[16\] " "Logic cell \"top:u_top\|m0_rdata\[16\]\"" {  } { { "../rtl/top.v" "m0_rdata\[16\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551212490 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[17\] " "Logic cell \"top:u_top\|m0_rdata\[17\]\"" {  } { { "../rtl/top.v" "m0_rdata\[17\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551212490 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[18\] " "Logic cell \"top:u_top\|m0_rdata\[18\]\"" {  } { { "../rtl/top.v" "m0_rdata\[18\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551212490 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[19\] " "Logic cell \"top:u_top\|m0_rdata\[19\]\"" {  } { { "../rtl/top.v" "m0_rdata\[19\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551212490 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[1\] " "Logic cell \"top:u_top\|m0_rdata\[1\]\"" {  } { { "../rtl/top.v" "m0_rdata\[1\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551212490 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[20\] " "Logic cell \"top:u_top\|m0_rdata\[20\]\"" {  } { { "../rtl/top.v" "m0_rdata\[20\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551212490 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[21\] " "Logic cell \"top:u_top\|m0_rdata\[21\]\"" {  } { { "../rtl/top.v" "m0_rdata\[21\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551212490 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[22\] " "Logic cell \"top:u_top\|m0_rdata\[22\]\"" {  } { { "../rtl/top.v" "m0_rdata\[22\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551212490 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[23\] " "Logic cell \"top:u_top\|m0_rdata\[23\]\"" {  } { { "../rtl/top.v" "m0_rdata\[23\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551212490 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[24\] " "Logic cell \"top:u_top\|m0_rdata\[24\]\"" {  } { { "../rtl/top.v" "m0_rdata\[24\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551212490 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[25\] " "Logic cell \"top:u_top\|m0_rdata\[25\]\"" {  } { { "../rtl/top.v" "m0_rdata\[25\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551212490 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[26\] " "Logic cell \"top:u_top\|m0_rdata\[26\]\"" {  } { { "../rtl/top.v" "m0_rdata\[26\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551212490 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[27\] " "Logic cell \"top:u_top\|m0_rdata\[27\]\"" {  } { { "../rtl/top.v" "m0_rdata\[27\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551212490 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[28\] " "Logic cell \"top:u_top\|m0_rdata\[28\]\"" {  } { { "../rtl/top.v" "m0_rdata\[28\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551212490 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[29\] " "Logic cell \"top:u_top\|m0_rdata\[29\]\"" {  } { { "../rtl/top.v" "m0_rdata\[29\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551212490 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[2\] " "Logic cell \"top:u_top\|m0_rdata\[2\]\"" {  } { { "../rtl/top.v" "m0_rdata\[2\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551212490 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[30\] " "Logic cell \"top:u_top\|m0_rdata\[30\]\"" {  } { { "../rtl/top.v" "m0_rdata\[30\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551212490 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[31\] " "Logic cell \"top:u_top\|m0_rdata\[31\]\"" {  } { { "../rtl/top.v" "m0_rdata\[31\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551212490 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[3\] " "Logic cell \"top:u_top\|m0_rdata\[3\]\"" {  } { { "../rtl/top.v" "m0_rdata\[3\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551212490 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[4\] " "Logic cell \"top:u_top\|m0_rdata\[4\]\"" {  } { { "../rtl/top.v" "m0_rdata\[4\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551212490 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[5\] " "Logic cell \"top:u_top\|m0_rdata\[5\]\"" {  } { { "../rtl/top.v" "m0_rdata\[5\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551212490 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[6\] " "Logic cell \"top:u_top\|m0_rdata\[6\]\"" {  } { { "../rtl/top.v" "m0_rdata\[6\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551212490 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[7\] " "Logic cell \"top:u_top\|m0_rdata\[7\]\"" {  } { { "../rtl/top.v" "m0_rdata\[7\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551212490 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[8\] " "Logic cell \"top:u_top\|m0_rdata\[8\]\"" {  } { { "../rtl/top.v" "m0_rdata\[8\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551212490 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:u_top\|m0_rdata\[9\] " "Logic cell \"top:u_top\|m0_rdata\[9\]\"" {  } { { "../rtl/top.v" "m0_rdata\[9\]" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/top.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551212490 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1711551212490 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1711551212778 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1711551212779 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551213560 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1711551215408 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1711551215408 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551215540 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/output_files/risc_v.map.smsg " "Generated suppressed messages file C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/output_files/risc_v.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551216188 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 375 415 0 0 40 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 375 of its 415 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 40 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1711551217675 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711551217877 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711551217877 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13634 " "Implemented 13634 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711551218903 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711551218903 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13360 " "Implemented 13360 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711551218903 ""} { "Info" "ICUT_CUT_TM_RAMS" "255 " "Implemented 255 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1711551218903 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1711551218903 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711551218903 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4961 " "Peak virtual memory: 4961 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711551218974 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 27 14:53:38 2024 " "Processing ended: Wed Mar 27 14:53:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711551218974 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711551218974 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711551218974 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711551218974 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1711551220462 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711551220463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 27 14:53:39 2024 " "Processing started: Wed Mar 27 14:53:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711551220463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1711551220463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off risc_v -c risc_v " "Command: quartus_fit --read_settings_files=off --write_settings_files=off risc_v -c risc_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1711551220463 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1711551220628 ""}
{ "Info" "0" "" "Project  = risc_v" {  } {  } 0 0 "Project  = risc_v" 0 0 "Fitter" 0 0 1711551220629 ""}
{ "Info" "0" "" "Revision = risc_v" {  } {  } 0 0 "Revision = risc_v" 0 0 "Fitter" 0 0 1711551220629 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1711551220821 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1711551220822 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "risc_v EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"risc_v\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1711551220901 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711551220954 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711551220954 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1711551221256 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1711551221266 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711551221639 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711551221639 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711551221639 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1711551221639 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 25458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711551221665 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 25460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711551221665 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 25462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711551221665 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 25464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711551221665 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 25466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711551221665 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1711551221665 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1711551221671 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1711551222207 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711551223930 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711551223930 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1711551223930 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1711551223930 ""}
{ "Info" "ISTA_SDC_FOUND" "sdc/risc_v.sdc " "Reading SDC File: 'sdc/risc_v.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1711551223985 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711551224173 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711551224173 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) sys_clk (Rise) setup and hold " "From sys_clk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711551224173 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) sys_clk (Rise) setup and hold " "From clk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711551224173 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) sys_clk (Rise) setup and hold " "From clk (Fall) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711551224173 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711551224173 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1711551224173 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1711551224173 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711551224174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711551224174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711551224174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000          clk " " 100.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711551224174 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      sys_clk " "  20.000      sys_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711551224174 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1711551224174 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node sys_clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711551225396 ""}  } { { "led.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/led.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 25447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711551225396 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk  " "Automatically promoted node clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711551225396 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk~0 " "Destination node clk~0" {  } { { "led.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/led.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 8683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711551225396 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1711551225396 ""}  } { { "led.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/led.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 4952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711551225396 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711551225396 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 16341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711551225396 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711551225396 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 21319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711551225396 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 21339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711551225396 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 17057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711551225396 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1711551225396 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 19024 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711551225396 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top:u_top\|comb~2  " "Automatically promoted node top:u_top\|comb~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711551225396 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top:u_top\|cpu:u_cpu\|clint:u_clint\|int_type\[1\]~1 " "Destination node top:u_top\|cpu:u_cpu\|clint:u_clint\|int_type\[1\]~1" {  } { { "../rtl/core/clint.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/clint.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 10901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711551225396 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top:u_top\|cpu:u_cpu\|rtu_csr_wdata\[0\]~1 " "Destination node top:u_top\|cpu:u_cpu\|rtu_csr_wdata\[0\]~1" {  } { { "../rtl/core/cpu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/cpu.v" 400 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 10904 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711551225396 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top:u_top\|cpu:u_cpu\|regfile:u_regfile\|csr:u_csr\|_mscratchcswl\[0\]~0 " "Destination node top:u_top\|cpu:u_cpu\|regfile:u_regfile\|csr:u_csr\|_mscratchcswl\[0\]~0" {  } { { "../rtl/core/csr.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/csr.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 10933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711551225396 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top:u_top\|cpu:u_cpu\|clint:u_clint\|Selector8~0 " "Destination node top:u_top\|cpu:u_cpu\|clint:u_clint\|Selector8~0" {  } { { "../rtl/core/clint.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/clint.v" 220 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 11025 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711551225396 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top:u_top\|cpu:u_cpu\|clint:u_clint\|Selector3~0 " "Destination node top:u_top\|cpu:u_cpu\|clint:u_clint\|Selector3~0" {  } { { "../rtl/core/clint.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/clint.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 11675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711551225396 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top:u_top\|cpu:u_cpu\|clint:u_clint\|int_state.INT_STATE_MCALL~0 " "Destination node top:u_top\|cpu:u_cpu\|clint:u_clint\|int_state.INT_STATE_MCALL~0" {  } { { "../rtl/core/clint.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/clint.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 11771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711551225396 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1711551225396 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 8926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711551225396 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1711551226679 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711551226699 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711551226700 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711551226723 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711551226769 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1711551226811 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1711551227493 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1711551227513 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1711551227513 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711551228114 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1711551228134 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1711551229651 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_MORE_RAMS_OF_TYPE_NEEDED_THAN_ARE_IN_COMPILATION_DEVICE" "66 M9K " "Selected device has 66 RAM location(s) of type M9K.  However, the current design needs more than 66 to successfully fit" { { "Info" "IFITAPI_FITAPI_VPR_RAM_CELLS_CONSTRAINED_TO_ONE_BLOCK_TYPE" "M9K " "List of RAM cells constrained to M9K locations" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[0\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[10\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[11\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[12\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[13\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[14\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[15\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[16\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[17\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[18\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[19\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[1\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[20\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[21\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[22\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[23\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[24\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[24\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[25\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[25\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[26\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[26\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[27\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[27\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[28\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[28\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[29\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[29\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[2\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[30\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[30\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[31\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[31\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[3\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[4\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[5\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[6\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[7\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[8\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[9\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[0\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[10\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[11\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[12\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[13\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[14\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[15\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[16\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[17\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[18\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[19\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[1\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[20\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[21\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[22\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[23\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[24\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[24\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[25\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[25\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[26\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[26\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[27\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[27\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[28\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[28\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[29\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[29\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[2\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[30\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[30\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[31\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[31\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[3\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[4\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[5\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[6\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[7\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[8\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[9\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a0 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 40 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a1 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 71 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a2 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 102 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a3 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 133 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a4 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 164 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a5 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 195 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a6 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 226 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a7 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 257 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a8 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 288 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a9 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 319 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a10 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 350 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a11 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 381 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a12 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 412 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a13 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 443 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a14 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 474 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a15 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 505 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a16 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 536 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a17 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 567 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a18 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 598 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a19 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 629 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a20 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 660 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a21 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 691 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a22 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 722 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a23 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 753 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a24 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 784 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a25 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 815 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a26 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 846 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a27 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 877 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a28 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 908 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a29 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 939 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a30 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 970 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a31 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 1001 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a32 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 1032 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a32" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a33 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 1063 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a33" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a34 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 1094 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a34" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a35 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 1125 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a35" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a36 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 1156 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a36" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a37 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 1187 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a37" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a38 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 1218 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a38" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a39 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 1249 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a39" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a40 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 1280 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a40" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a41 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 1311 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a41" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a42 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 1342 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a42" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a43 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 1373 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a43" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a44 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 1404 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a44" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a45 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 1435 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a45" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a46 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 1466 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a46" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a47 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 1497 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a47" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a48 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 1528 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a48" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a49 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 1559 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a49" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a50 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 1590 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a50" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a51 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 1621 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a51" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a52 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 1652 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a52" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a53 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 1683 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a53" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a54 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 1714 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a54" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a55 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 1745 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a55" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a56 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 1776 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a56" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a57 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 1807 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a57" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a58 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 1838 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a58" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a59 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 1869 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a59" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a60 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 1900 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a60" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a61 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 1931 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a61" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a62 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 1962 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a62" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a63 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 1993 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a63" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a64 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 2024 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a64" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a65 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 2055 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a65" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a66 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 2086 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a66" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a67 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 2117 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a67" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a68 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 2148 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a68" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a69 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 2179 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a69" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a70 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 2210 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a70" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a71 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 2241 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a71" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a72 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 2272 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a72" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a73 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 2303 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a73" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a74 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 2334 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a74" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a75 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 2365 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a75" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a76 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 2396 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a76" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a77 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 2427 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a77" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a78 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 2458 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a78" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a79 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 2489 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a79" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a80 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 2520 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a80" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a81 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 2551 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a81" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a82 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 2582 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a82" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a83 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 2613 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a83" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a84 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 2644 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a84" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a85 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 2675 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a85" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a86 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 2706 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a86" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a87 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 2737 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a87" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a88 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 2768 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a88" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a89 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 2799 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a89" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a90 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 2830 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a90" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a91 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 2861 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a91" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a92 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 2892 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a92" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a93 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 2923 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a93" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a94 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 2954 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a94" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a95 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 2985 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a95" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a96 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 3016 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a96" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a97 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 3047 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a97" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a98 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 3078 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a98" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a99 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 3109 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a99" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a100 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 3140 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a100" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a101 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 3171 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a101" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a102 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 3202 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a102" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a103 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 3233 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a103" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a104 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 3264 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a104" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a105 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 3295 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a105" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a106 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 3326 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a106" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a107 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 3357 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a107" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a108 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 3388 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a108" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a109 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 3419 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a109" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a110 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 3450 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a110" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a111 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 3481 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a111" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a112 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 3512 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a112" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a113 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 3543 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a113" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a114 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 3574 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a114" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a115 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 3605 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a115" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a116 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 3636 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a116" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a117 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 3667 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a117" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a118 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 3698 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a118" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a119 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 3729 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a119" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a120 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 3760 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a120" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a121 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 3791 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a121" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a122 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 3822 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a122" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a123 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 3853 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a123" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a124 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 3884 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a124" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a125 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 3915 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a125" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a126 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 3946 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a126" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a127 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 3977 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a127" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a128 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 4008 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a128" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a129 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 4039 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a129" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a130 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 4070 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a130" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a131 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 4101 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a131" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a132 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 4132 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a132" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a133 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 4163 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a133" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a134 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 4194 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a134" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a135 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 4225 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a135" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a136 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 4256 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a136" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a137 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 4287 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a137" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a138 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 4318 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a138" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a139 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 4349 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a139" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a140 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 4380 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a140" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a141 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 4411 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a141" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a142 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 4442 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a142" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a143 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 4473 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a143" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a144 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 4504 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a144" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a145 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 4535 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a145" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a146 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 4566 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a146" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a147 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 4597 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a147" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a148 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 4628 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a148" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a149 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 4659 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a149" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a150 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 4690 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a150" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a151 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 4721 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a151" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a152 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 4752 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a152" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a153 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 4783 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a153" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a154 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 4814 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a154" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a155 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 4845 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a155" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a156 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 4876 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a156" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a157 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 4907 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a157" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a158 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 4938 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a158" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a159 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 4969 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a159" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a160 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 5000 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a160" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a161 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 5031 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a161" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a162 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 5062 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a162" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a163 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 5093 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a163" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a164 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 5124 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a164" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a165 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 5155 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a165" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a166 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 5186 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a166" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a167 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 5217 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a167" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a168 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 5248 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a168" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a169 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 5279 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a169" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a170 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 5310 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a170" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a171 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 5341 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a171" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a172 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 5372 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a172" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a173 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 5403 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a173" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a174 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 5434 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a174" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a175 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 5465 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a175" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a176 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 5496 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a176" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a177 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 5527 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a177" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a178 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 5558 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a178" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a179 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 5589 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a179" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a180 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 5620 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a180" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a181 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 5651 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a181" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a182 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 5682 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a182" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a183 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 5713 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a183" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a184 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 5744 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a184" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a185 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 5775 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a185" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a186 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 5806 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a186" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a187 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 5837 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a187" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a188 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 5868 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a188" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a189 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 5899 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a189" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a190 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_c824.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_c824.tdf" 5930 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_c824:auto_generated\|ram_block1a190" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551229985 ""}  } {  } 0 170057 "List of RAM cells constrained to %1!s! locations" 0 0 "Design Software" 0 -1 1711551229985 ""}  } { { "c:/intelfpga/23.1std/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" "MEM" } }  } 0 170048 "Selected device has %1!d! RAM location(s) of type %2!s!.  However, the current design needs more than %1!d! to successfully fit" 0 0 "Fitter" 0 -1 1711551229985 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711551229996 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.19 " "Total time spent on timing analysis during the Fitter is 0.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1711551229996 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1711551239073 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "4 Cyclone IV E " "4 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "debug_en 3.3-V LVCMOS M1 " "Pin debug_en uses I/O standard 3.3-V LVCMOS at M1" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { debug_en } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "debug_en" } } } } { "led.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/led.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711551239076 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_clk 3.3-V LVCMOS R8 " "Pin sys_clk uses I/O standard 3.3-V LVCMOS at R8" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { sys_clk } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sys_clk" } } } } { "led.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/led.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711551239076 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_rst_n 3.3-V LVCMOS J15 " "Pin sys_rst_n uses I/O standard 3.3-V LVCMOS at J15" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { sys_rst_n } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sys_rst_n" } } } } { "led.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/led.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711551239076 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "uart_rx 3.3-V LVCMOS A8 " "Pin uart_rx uses I/O standard 3.3-V LVCMOS at A8" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { uart_rx } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_rx" } } } } { "led.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/led.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711551239076 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1711551239076 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/output_files/risc_v.fit.smsg " "Generated suppressed messages file C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/output_files/risc_v.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1711551239711 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 11 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5557 " "Peak virtual memory: 5557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711551239956 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 27 14:53:59 2024 " "Processing ended: Wed Mar 27 14:53:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711551239956 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711551239956 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711551239956 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1711551239956 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 73 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 73 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1711551240691 ""}
