<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>James Routley | Feed</title>
    <link
      rel="stylesheet"
      type="text/css"
      href="../styles.css"
      media="screen"
    />
  </head>
  <body>
    <a href="/index.html">Back</a>
    <a href="https://groupgets.com/campaigns/1003-clear-the-open-source-fpga-asic-by-chipignite">Original</a>
    <h1>Clear – The Open Source FPGA ASIC</h1>
    
    <div id="readability-page-1" class="page"><div>
							
							<h3>Name</h3>
							<p>CLEAR - The Open Source FPGA ASIC - by chipIgnite</p>
						</div><div id="campaign--description-section">
							<h3>Product Description</h3>
							
<p>CLEAR is an Open Source FPGA ASIC delivered to you on its development board and its open source software development tools and all the ASIC design tools used to create it. That&#39;s for you to create your own - yes that&#39;s right - ASIC.</p>
<p>CLEAR is utilizing <a href="https://caravel-harness.readthedocs.io/en/latest/" target="_blank" rel="noopener">Caravel</a> - the open source ASIC platform provided as a base System on Chip (SoC) provided by Efabless&#39; <a href="https://efabless.com" target="_blank" rel="noopener">chipIgnite</a> offering.</p>
<h2>What we will do</h2>
<ol>
<li>Generate an embedded FPGA macro based on the famous <a href="https://openfpga.readthedocs.io/en/master/" target="_blank" rel="noopener">OpenFPGA</a> generator framework</li>
<li>Integrate the eFPGA macro into <a href="https://caravel-harness.readthedocs.io/en/latest/" target="_blank" rel="noopener">Caravel</a> which makes it an FPGA ASIC - Clear</li>
<li>Manufacture the ASIC through chipIgnite program through <a href="https://www.skywatertechnology.com/" target="_blank" rel="noopener">SkyWater Technology</a></li>
<li>Package and mount the ASIC on its development board </li>
<li>Test the boards before you get them along with the open source FPGA programing software</li>
<li>You receive your board and have fun!</li>
</ol>
<p>As part of the campaign we will show you <span><em><strong>everything</strong></em></span> we do including how to design <em><span><strong>your own ASIC</strong></span></em> with open source ASIC design software and how you can create a campaign just like this one for your own custom ASIC. All that without having to make a giant hole in your pocket for ASIC design and manufacturing. </p>
<h2>CLEAR - In the News</h2>
<ul>
<li><a title="CLEAR is an open-source FPGA ASIC provided by Efabless’ chipIgnite" href="https://www.cnx-software.com/2022/02/08/open-source-fpga-asic-efabless-chipignite/" target="_blank" rel="noopener"><strong>CNX Software</strong> - CLEAR is an open-source FPGA ASIC provided by Efabless’ chipIgnite</a></li>
<li><a title="Efabless&#39; CLEAR Is a Fully Open Source ASIC with Embedded FPGA and RISC-V Core, Now on GroupGets" href="https://www.hackster.io/news/efabless-clear-is-a-fully-open-source-asic-with-embedded-fpga-and-risc-v-core-now-on-groupgets-8ed72c5cff6a"><strong>hackster.io</strong> - Efabless&#39; CLEAR Is a Fully Open Source ASIC with Embedded FPGA and RISC-V Core, Now on GroupGets</a></li>
</ul>
<h2>Features</h2>
<ul>
<li><strong>100% Open Source FPGA ASIC</strong></li>
<li><strong>A small but not-so-little 8x8 (64) CLB eFPGA</strong></li>
<li><strong>CPU Subsystem</strong>
<ul>
<li>VexRISCV-based CPU</li>
<li>3 kilobytes of on-chip RAM (2 kB of <a href="https://openram.org/" target="_blank" rel="noopener">OpenRAM</a> and 1 kB of <a href="https://github.com/Cloud-V/DFFRAM" target="_blank" rel="noopener">DFFRAM</a>) </li>
<li>Executes directly from external QSPI flash</li>
</ul>
</li>
<li><strong>Peripherals</strong>
<ul>
<li>SPI master</li>
<li>UART</li>
<li>39 software configurable GPIO </li>
<li>Counter/Timers</li>
<li>Logic Analyzer</li>
</ul>
</li>
<li><strong>Additional features</strong>
<ul>
<li>Programmable internal clock frequency</li>
</ul>
</li>
</ul>
<p><img src="https://files.ef.link/images/screen-shot-3b.png" alt="" width="621" height="521"/></p>
<p><strong>CLEAR - </strong>Block Diagram</p>

<p><span><img src="https://files.ef.link/images/screen-shot-10.png" alt="" width="667" height="473"/></span></p>
<p><strong><span><span>CLEAR - </span></span></strong><span><span>ASIC Pinout</span></span></p>

<h2>Additional Cool Stuff</h2>
<h3>CLEAR - First Generation Development Board </h3>
<p><img src="https://files.ef.link/images/caravel-board-2.JPG" alt="" width="535" height="301"/></p>
<h3>CLEAR - First Generation Wafers Before Packaging </h3>
<p><img src="https://groupgets-files.s3.amazonaws.com/Efabless/mpw-one-wafer-1-min.jpg" alt="" width="800" height="321"/></p>
<h3>CLEAR - First Generation Board Blinky Test </h3>
<p><iframe title="YouTube video player" src="https://www.youtube.com/embed/S0pV1gltm-Q" width="560" height="315" frameborder="0" allowfullscreen="allowfullscreen"></iframe></p>
<h3>CLEAR - Low Power Consumption</h3>
<p><img src="https://groupgets-files.s3.amazonaws.com/Efabless/Power%20Draw.jpg" alt="" width="800" height="450"/></p>
<h3>It is an open source ASIC - That&#39;s why it is called CLEAR</h3>
<p><img src="https://groupgets-files.s3.amazonaws.com/Efabless/open-source-logo-on-caravel-min.jpg" alt="" width="800" height="587"/></p>
<p><a href="https://efabless.com/chipignite/2204C" target="_blank" rel="noopener"><img src="https://groupgets-files.s3.amazonaws.com/Efabless/chipIgnite.png" alt="" width="600" height="359"/></a></p>
<h4><strong>Contact for bulk order inquiries over the 300 unit limit: <a href="mailto:contact@groupgets.com" target="_blank" rel="noopener">contact@groupgets.com</a></strong></h4>
<h3><strong>Disclaimer: Lead Time is subject to change</strong></h3>
<p>Delivery depends on the launch of the April chipIgnite shuttle (2204C) which needs a minimum number of projects.  With this shuttle, the delivery is planned for September.  </p>
<p>If the April shuttle does not go out, then the June chipIgnite shuttle will be used which extends delivery to November.</p>
						</div><div>
								<h3>Why GroupGets?</h3>
								<p>We would like to do something new and create an open source FPGA chip along with its carrier board and software tools. By using the GroupGets crowd purchasing platform, passionate software developers, embedded hardware developers, chip designers and makers can get this awesome and first-of-its-kind open source eFPGA. 

We would also like to show that the community can self-launch similar GroupGets campaigns using open source design tools to design an open source chip, to make an open source board, to build their open source smart device or product, and present it in the marketplace to gauge potential market interest. 

								</p>
							</div></div>
  </body>
</html>
