-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\zynqRadioHWSWLTEMIBDetectorRFSoC2x2\ltehdlChannelEqualizer\LTE_MIB_H_ip_src_ltehdlChannelEqualizer_trigger_cinit_load.vhd
-- Created: 2022-05-23 17:26:43
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: LTE_MIB_H_ip_src_ltehdlChannelEqualizer_trigger_cinit_load
-- Source Path: ltehdlChannelEqualizer/ cellRefGen/trigger cinit load
-- Hierarchy Level: 5
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY LTE_MIB_H_ip_src_ltehdlChannelEqualizer_trigger_cinit_load IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb_1_2_0                         :   IN    std_logic;
        cellDetected                      :   IN    std_logic;
        ofdmSymb                          :   IN    std_logic_vector(3 DOWNTO 0);  -- ufix4
        subframe                          :   IN    std_logic_vector(3 DOWNTO 0);  -- ufix4
        load                              :   OUT   std_logic
        );
END LTE_MIB_H_ip_src_ltehdlChannelEqualizer_trigger_cinit_load;


ARCHITECTURE rtl OF LTE_MIB_H_ip_src_ltehdlChannelEqualizer_trigger_cinit_load IS

  -- Signals
  SIGNAL ofdmSymb_unsigned                : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL Delay_out1                       : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL Equal_relop1                     : std_logic;
  SIGNAL subframe_unsigned                : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL Delay1_out1                      : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL Equal1_relop1                    : std_logic;
  SIGNAL OR_out1                          : std_logic;
  SIGNAL Delay2_reg                       : std_logic_vector(0 TO 1);  -- ufix1 [2]
  SIGNAL Delay2_out1                      : std_logic;

BEGIN
  ofdmSymb_unsigned <= unsigned(ofdmSymb);

  Delay_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay_out1 <= to_unsigned(16#0#, 4);
      ELSIF enb_1_2_0 = '1' THEN
        Delay_out1 <= ofdmSymb_unsigned;
      END IF;
    END IF;
  END PROCESS Delay_process;


  
  Equal_relop1 <= '1' WHEN ofdmSymb_unsigned /= Delay_out1 ELSE
      '0';

  subframe_unsigned <= unsigned(subframe);

  Delay1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay1_out1 <= to_unsigned(16#0#, 4);
      ELSIF enb_1_2_0 = '1' THEN
        Delay1_out1 <= subframe_unsigned;
      END IF;
    END IF;
  END PROCESS Delay1_process;


  
  Equal1_relop1 <= '1' WHEN subframe_unsigned /= Delay1_out1 ELSE
      '0';

  OR_out1 <= Equal1_relop1 OR (cellDetected OR Equal_relop1);

  Delay2_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay2_reg <= (OTHERS => '0');
      ELSIF enb_1_2_0 = '1' THEN
        Delay2_reg(0) <= OR_out1;
        Delay2_reg(1) <= Delay2_reg(0);
      END IF;
    END IF;
  END PROCESS Delay2_process;

  Delay2_out1 <= Delay2_reg(1);

  load <= Delay2_out1;

END rtl;

