Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/XILINX/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a4626be049ae4d01930230c4fc2f2f8a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fibonacci_seq_generator_behav xil_defaultlib.fibonacci_seq_generator -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.fibonacci_seq_generator
Built simulation snapshot fibonacci_seq_generator_behav
