{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1722034419569 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1722034419569 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "coincidence EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"coincidence\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1722034419591 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1722034419648 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1722034419648 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF" "1 ps vco_phase_shift_step 96 ps " "Can't achieve requested value 1 ps of parameter vco_phase_shift_step -- achieved value of 96 ps" {  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 496 -1 0 } } { "" "" { Generic "C:/gitwork/master/HaasoscopePro/adc board firmware/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15520 "Can't achieve requested value %1!s! of parameter %2!s! -- achieved value of %3!s!" 0 0 "Design Software" 0 -1 1722034419696 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 496 -1 0 } } { "" "" { Generic "C:/gitwork/master/HaasoscopePro/adc board firmware/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1722034419696 ""}  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 496 -1 0 } } { "" "" { Generic "C:/gitwork/master/HaasoscopePro/adc board firmware/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1722034419696 ""}
{ "Warning" "WCUT_PLL_MANUAL_SWITCHOVER_CLKSWITCH_NOT_USED" "pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 switch_over_type Manual CLKSWITCH " "PLL \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1\" has parameter switch_over_type set to Manual, but CLKSWITCH port is disconnected or stuck at VCC/GND" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "CLKSWITCH pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 driven by GND " "Input port CLKSWITCH of node \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1\" is driven by GND" {  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 496 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll2.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/pll2.v" 131 0 0 } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 568 0 352 784 "inst2pll" "" } } } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1722034419773 ""} { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 driven by clk50~input which is O output port of I/O Input Buffer type node clk50~input " "Input port INCLK\[0\] of node \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1\" is driven by clk50~input which is O output port of I/O Input Buffer type node clk50~input" {  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 496 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll2.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/pll2.v" 131 0 0 } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 568 0 352 784 "inst2pll" "" } } } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 616 -240 -64 632 "clk50" "" } } } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1722034419773 ""} { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[1\] pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1 driven by clk50~input which is O output port of I/O Input Buffer type node clk50~input " "Input port INCLK\[1\] of node \"pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|pll1\" is driven by clk50~input which is O output port of I/O Input Buffer type node clk50~input" {  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 496 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll2.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/pll2.v" 131 0 0 } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 568 0 352 784 "inst2pll" "" } } } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 616 -240 -64 632 "clk50" "" } } } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1722034419773 ""}  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 496 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll2.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/pll2.v" 131 0 0 } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 568 0 352 784 "inst2pll" "" } } } }  } 0 15903 "PLL \"%1!s!\" has parameter %2!s! set to %3!s!, but %4!s! port is disconnected or stuck at VCC/GND" 0 0 "Fitter" 0 -1 1722034419773 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1722034419781 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1722034419790 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1722034420129 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1722034420129 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1722034420129 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1722034420129 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1722034420133 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1722034420133 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1722034420133 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1722034420133 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1722034420134 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1722034420152 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pll2_altpll " "Entity pll2_altpll" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *phasedone_state*  " "set_false_path -from ** -to *phasedone_state* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1722034420657 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *internal_phasestep*  " "set_false_path -from ** -to *internal_phasestep* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1722034420657 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1722034420657 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1722034420657 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *phasedone_state* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *phasedone_state* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/18.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/18.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1722034420663 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/18.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/18.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1722034420664 ""}  } { { "C:/altera/18.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/18.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1722034420664 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *internal_phasestep* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *internal_phasestep* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/18.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/18.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1722034420665 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/18.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/18.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1722034420665 ""}  } { { "C:/altera/18.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/18.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1722034420665 ""}
{ "Info" "ISTA_SDC_FOUND" "coincidence.sdc " "Reading SDC File: 'coincidence.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1722034420666 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 2 generated clocks that corresponds to a base clock with a period of: 20.000 or 20.000 " "Node: inst2pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 2 generated clocks that corresponds to a base clock with a period of: 20.000 or 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1722034420693 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1722034420693 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk50 (Rise) clk50 (Rise) setup and hold " "From clk50 (Rise) to clk50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1722034420694 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ftdi_clk (Rise) ftdi_clk (Rise) setup and hold " "From ftdi_clk (Rise) to ftdi_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1722034420694 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1722034420694 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1722034420694 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1722034420694 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1722034420694 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        clk50 " "  20.000        clk50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1722034420694 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.667     ftdi_clk " "  16.667     ftdi_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1722034420694 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1722034420694 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node pll2:inst2pll\|altpll:altpll_component\|pll2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1722034420815 ""}  } { { "db/pll2_altpll.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/db/pll2_altpll.v" 610 -1 0 } } { "temporary_test_loc" "" { Generic "C:/gitwork/master/HaasoscopePro/adc board firmware/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1722034420815 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|resetn_sync:u_resetn_sync_usb\|rstn_shift\[0\]  " "Automatically promoted node fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|resetn_sync:u_resetn_sync_usb\|rstn_shift\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1722034420815 ""}  } { { "ftdi245fifo/RTL/ftdi_245fifo/resetn_sync.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/resetn_sync.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/gitwork/master/HaasoscopePro/adc board firmware/" { { 0 { 0 ""} 0 1003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1722034420815 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|resetn_sync:u_resetn_sync_tx\|rstn_shift\[0\]  " "Automatically promoted node fpga_top_ft232h_tx_mass:inst3\|ftdi_245fifo_top:u_ftdi_245fifo_top\|resetn_sync:u_resetn_sync_tx\|rstn_shift\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1722034420815 ""}  } { { "ftdi245fifo/RTL/ftdi_245fifo/resetn_sync.v" "" { Text "C:/gitwork/master/HaasoscopePro/adc board firmware/ftdi245fifo/RTL/ftdi_245fifo/resetn_sync.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/gitwork/master/HaasoscopePro/adc board firmware/" { { 0 { 0 ""} 0 1012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1722034420815 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1722034421127 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1722034421129 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1722034421129 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1722034421132 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1722034421136 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1722034421140 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1722034421140 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1722034421142 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1722034421221 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1722034421224 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1722034421224 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1722034421278 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1722034421285 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1722034421840 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1722034422119 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1722034422139 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1722034422736 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1722034422736 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1722034423114 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "C:/gitwork/master/HaasoscopePro/adc board firmware/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1722034424478 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1722034424478 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1722034424605 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1722034424605 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1722034424605 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1722034424608 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.96 " "Total time spent on timing analysis during the Fitter is 0.96 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1722034424752 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1722034424765 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1722034424998 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1722034424999 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1722034425300 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1722034425828 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "12 Cyclone IV E " "12 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ftdi_data0 3.3-V LVTTL P1 " "Pin ftdi_data0 uses I/O standard 3.3-V LVTTL at P1" {  } { { "c:/altera/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/18.0/quartus/bin64/pin_planner.ppl" { ftdi_data0 } } } { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ftdi_data0" } } } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 336 984 1160 352 "ftdi_data0" "" } } } } { "temporary_test_loc" "" { Generic "C:/gitwork/master/HaasoscopePro/adc board firmware/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1722034426062 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ftdi_data1 3.3-V LVTTL P2 " "Pin ftdi_data1 uses I/O standard 3.3-V LVTTL at P2" {  } { { "c:/altera/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/18.0/quartus/bin64/pin_planner.ppl" { ftdi_data1 } } } { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ftdi_data1" } } } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 352 984 1160 368 "ftdi_data1" "" } } } } { "temporary_test_loc" "" { Generic "C:/gitwork/master/HaasoscopePro/adc board firmware/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1722034426062 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ftdi_data2 3.3-V LVTTL N1 " "Pin ftdi_data2 uses I/O standard 3.3-V LVTTL at N1" {  } { { "c:/altera/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/18.0/quartus/bin64/pin_planner.ppl" { ftdi_data2 } } } { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ftdi_data2" } } } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 368 984 1160 384 "ftdi_data2" "" } } } } { "temporary_test_loc" "" { Generic "C:/gitwork/master/HaasoscopePro/adc board firmware/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1722034426062 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ftdi_data3 3.3-V LVTTL N2 " "Pin ftdi_data3 uses I/O standard 3.3-V LVTTL at N2" {  } { { "c:/altera/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/18.0/quartus/bin64/pin_planner.ppl" { ftdi_data3 } } } { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ftdi_data3" } } } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 384 984 1160 400 "ftdi_data3" "" } } } } { "temporary_test_loc" "" { Generic "C:/gitwork/master/HaasoscopePro/adc board firmware/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1722034426062 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ftdi_data4 3.3-V LVTTL L1 " "Pin ftdi_data4 uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/altera/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/18.0/quartus/bin64/pin_planner.ppl" { ftdi_data4 } } } { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ftdi_data4" } } } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 400 984 1160 416 "ftdi_data4" "" } } } } { "temporary_test_loc" "" { Generic "C:/gitwork/master/HaasoscopePro/adc board firmware/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1722034426062 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ftdi_data5 3.3-V LVTTL L2 " "Pin ftdi_data5 uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/altera/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/18.0/quartus/bin64/pin_planner.ppl" { ftdi_data5 } } } { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ftdi_data5" } } } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 416 984 1160 432 "ftdi_data5" "" } } } } { "temporary_test_loc" "" { Generic "C:/gitwork/master/HaasoscopePro/adc board firmware/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1722034426062 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ftdi_data6 3.3-V LVTTL K1 " "Pin ftdi_data6 uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/altera/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/18.0/quartus/bin64/pin_planner.ppl" { ftdi_data6 } } } { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ftdi_data6" } } } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 432 984 1160 448 "ftdi_data6" "" } } } } { "temporary_test_loc" "" { Generic "C:/gitwork/master/HaasoscopePro/adc board firmware/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1722034426062 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ftdi_data7 3.3-V LVTTL K2 " "Pin ftdi_data7 uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/altera/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/18.0/quartus/bin64/pin_planner.ppl" { ftdi_data7 } } } { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ftdi_data7" } } } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 448 984 1160 464 "ftdi_data7" "" } } } } { "temporary_test_loc" "" { Generic "C:/gitwork/master/HaasoscopePro/adc board firmware/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1722034426062 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ftdi_clk 3.3-V LVTTL J16 " "Pin ftdi_clk uses I/O standard 3.3-V LVTTL at J16" {  } { { "c:/altera/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/18.0/quartus/bin64/pin_planner.ppl" { ftdi_clk } } } { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ftdi_clk" } } } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 640 464 640 656 "ftdi_clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/gitwork/master/HaasoscopePro/adc board firmware/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1722034426062 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ftdi_rxf_n 3.3-V LVTTL L15 " "Pin ftdi_rxf_n uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/altera/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/18.0/quartus/bin64/pin_planner.ppl" { ftdi_rxf_n } } } { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ftdi_rxf_n" } } } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 656 464 640 672 "ftdi_rxf_n" "" } } } } { "temporary_test_loc" "" { Generic "C:/gitwork/master/HaasoscopePro/adc board firmware/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1722034426062 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ftdi_txe_n 3.3-V LVTTL L16 " "Pin ftdi_txe_n uses I/O standard 3.3-V LVTTL at L16" {  } { { "c:/altera/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/18.0/quartus/bin64/pin_planner.ppl" { ftdi_txe_n } } } { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ftdi_txe_n" } } } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 672 464 640 688 "ftdi_txe_n" "" } } } } { "temporary_test_loc" "" { Generic "C:/gitwork/master/HaasoscopePro/adc board firmware/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1722034426062 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk50 3.3-V LVTTL E16 " "Pin clk50 uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/altera/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/18.0/quartus/bin64/pin_planner.ppl" { clk50 } } } { "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk50" } } } } { "coincidence.bdf" "" { Schematic "C:/gitwork/master/HaasoscopePro/adc board firmware/coincidence.bdf" { { 616 -240 -64 632 "clk50" "" } } } } { "temporary_test_loc" "" { Generic "C:/gitwork/master/HaasoscopePro/adc board firmware/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1722034426062 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1722034426062 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/gitwork/master/HaasoscopePro/adc board firmware/output_files/coincidence.fit.smsg " "Generated suppressed messages file C:/gitwork/master/HaasoscopePro/adc board firmware/output_files/coincidence.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1722034426164 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5519 " "Peak virtual memory: 5519 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1722034426691 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 26 18:53:46 2024 " "Processing ended: Fri Jul 26 18:53:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1722034426691 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1722034426691 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1722034426691 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1722034426691 ""}
