

================================================================
== Vivado HLS Report for 'tanh'
================================================================
* Date:           Fri Nov 25 11:49:28 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        LSTM
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.683 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       91|       91| 0.910 us | 0.910 us |   91|   91|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- i_loop  |       89|       89|        59|          1|          1|    32|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    102|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|    116|   15054|  23414|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     48|    -|
|Register         |        0|      -|    1170|    192|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|    116|   16224|  23756|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     52|      15|     44|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |LSTM_Top_dadd_64nfYi_U32  |LSTM_Top_dadd_64nfYi  |        0|      3|   445|  1149|    0|
    |LSTM_Top_dadd_64nfYi_U34  |LSTM_Top_dadd_64nfYi  |        0|      3|   445|  1149|    0|
    |LSTM_Top_ddiv_64ng8j_U35  |LSTM_Top_ddiv_64ng8j  |        0|      0|  3211|  3658|    0|
    |LSTM_Top_ddiv_64ng8j_U36  |LSTM_Top_ddiv_64ng8j  |        0|      0|  3211|  3658|    0|
    |LSTM_Top_dexp_64nhbi_U37  |LSTM_Top_dexp_64nhbi  |        0|     26|  1549|  2599|    0|
    |LSTM_Top_dexp_64nhbi_U38  |LSTM_Top_dexp_64nhbi  |        0|     26|  1549|  2599|    0|
    |LSTM_Top_dexp_64nhbi_U39  |LSTM_Top_dexp_64nhbi  |        0|     26|  1549|  2599|    0|
    |LSTM_Top_dexp_64nhbi_U40  |LSTM_Top_dexp_64nhbi  |        0|     26|  1549|  2599|    0|
    |LSTM_Top_dsub_64nibs_U31  |LSTM_Top_dsub_64nibs  |        0|      3|   445|  1149|    0|
    |LSTM_Top_dsub_64nibs_U33  |LSTM_Top_dsub_64nibs  |        0|      3|   445|  1149|    0|
    |LSTM_Top_fpext_32eOg_U27  |LSTM_Top_fpext_32eOg  |        0|      0|   100|   138|    0|
    |LSTM_Top_fpext_32eOg_U28  |LSTM_Top_fpext_32eOg  |        0|      0|   100|   138|    0|
    |LSTM_Top_fpext_32eOg_U29  |LSTM_Top_fpext_32eOg  |        0|      0|   100|   138|    0|
    |LSTM_Top_fpext_32eOg_U30  |LSTM_Top_fpext_32eOg  |        0|      0|   100|   138|    0|
    |LSTM_Top_fptrunc_dEe_U25  |LSTM_Top_fptrunc_dEe  |        0|      0|   128|   277|    0|
    |LSTM_Top_fptrunc_dEe_U26  |LSTM_Top_fptrunc_dEe  |        0|      0|   128|   277|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |Total                     |                      |        0|    116| 15054| 23414|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln90_fu_193_p2       |     +    |      0|  0|  15|           2|           7|
    |icmp_ln90_fu_167_p2      |   icmp   |      0|  0|  11|           7|           8|
    |or_ln90_fu_182_p2        |    or    |      0|  0|   6|           6|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |xor_ln94_1_fu_218_p2     |    xor   |      0|  0|  33|          32|          33|
    |xor_ln94_fu_203_p2       |    xor   |      0|  0|  33|          32|          33|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 102|          82|          85|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter58  |   9|          2|    1|          2|
    |i_0_0_reg_90              |   9|          2|    7|         14|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  48|         10|   10|         22|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |i_0_0_reg_90              |   7|   0|    7|          0|
    |icmp_ln90_reg_229         |   1|   0|    1|          0|
    |tmp1_reg_278              |  64|   0|   64|          0|
    |tmp_1_1_reg_310           |  64|   0|   64|          0|
    |tmp_1_reg_298             |  64|   0|   64|          0|
    |tmp_3_1_reg_293           |  64|   0|   64|          0|
    |tmp_3_reg_283             |  64|   0|   64|          0|
    |tmp_4_1_reg_316           |  64|   0|   64|          0|
    |tmp_4_reg_304             |  64|   0|   64|          0|
    |tmp_5_1_reg_332           |  64|   0|   64|          0|
    |tmp_5_reg_322             |  64|   0|   64|          0|
    |tmp_6_1_reg_337           |  64|   0|   64|          0|
    |tmp_6_reg_327             |  64|   0|   64|          0|
    |tmp_7_1_reg_347           |  64|   0|   64|          0|
    |tmp_7_reg_342             |  64|   0|   64|          0|
    |tmp_s_reg_288             |  64|   0|   64|          0|
    |zext_ln94_1_reg_243       |   5|   0|   64|         59|
    |zext_ln94_reg_233         |   7|   0|   64|         57|
    |icmp_ln90_reg_229         |  64|  64|    1|          0|
    |zext_ln94_1_reg_243       |  64|  64|   64|         59|
    |zext_ln94_reg_233         |  64|  64|   64|         57|
    +--------------------------+----+----+-----+-----------+
    |Total                     |1170| 192| 1223|        232|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |     tanh     | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |     tanh     | return value |
|ap_start      |  in |    1| ap_ctrl_hs |     tanh     | return value |
|ap_done       | out |    1| ap_ctrl_hs |     tanh     | return value |
|ap_idle       | out |    1| ap_ctrl_hs |     tanh     | return value |
|ap_ready      | out |    1| ap_ctrl_hs |     tanh     | return value |
|res_address0  | out |    6|  ap_memory |      res     |     array    |
|res_ce0       | out |    1|  ap_memory |      res     |     array    |
|res_we0       | out |    1|  ap_memory |      res     |     array    |
|res_d0        | out |   32|  ap_memory |      res     |     array    |
|res_address1  | out |    6|  ap_memory |      res     |     array    |
|res_ce1       | out |    1|  ap_memory |      res     |     array    |
|res_we1       | out |    1|  ap_memory |      res     |     array    |
|res_d1        | out |   32|  ap_memory |      res     |     array    |
|a_address0    | out |    6|  ap_memory |       a      |     array    |
|a_ce0         | out |    1|  ap_memory |       a      |     array    |
|a_q0          |  in |   32|  ap_memory |       a      |     array    |
|a_address1    | out |    6|  ap_memory |       a      |     array    |
|a_ce1         | out |    1|  ap_memory |       a      |     array    |
|a_q1          |  in |   32|  ap_memory |       a      |     array    |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 59


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 61
* Pipeline : 1
  Pipeline-0 : II = 1, D = 59, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 61 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 2 
61 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 62 [1/1] (1.76ns)   --->   "br label %1" [LSTM/rnn.cpp:90]   --->   Operation 62 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%i_0_0 = phi i7 [ 0, %0 ], [ %add_ln90, %i_loop ]" [LSTM/rnn.cpp:90]   --->   Operation 63 'phi' 'i_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 64 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.48ns)   --->   "%icmp_ln90 = icmp eq i7 %i_0_0, -64" [LSTM/rnn.cpp:90]   --->   Operation 65 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %icmp_ln90, label %2, label %i_loop" [LSTM/rnn.cpp:90]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%empty_3 = trunc i7 %i_0_0 to i6" [LSTM/rnn.cpp:90]   --->   Operation 67 'trunc' 'empty_3' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i7 %i_0_0 to i64" [LSTM/rnn.cpp:94]   --->   Operation 68 'zext' 'zext_ln94' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [64 x float]* %a, i64 0, i64 %zext_ln94" [LSTM/rnn.cpp:94]   --->   Operation 69 'getelementptr' 'a_addr' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (3.25ns)   --->   "%a_load = load float* %a_addr, align 4" [LSTM/rnn.cpp:94]   --->   Operation 70 'load' 'a_load' <Predicate = (!icmp_ln90)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%or_ln90 = or i6 %empty_3, 1" [LSTM/rnn.cpp:90]   --->   Operation 71 'or' 'or_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln94_1 = zext i6 %or_ln90 to i64" [LSTM/rnn.cpp:94]   --->   Operation 72 'zext' 'zext_ln94_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr [64 x float]* %a, i64 0, i64 %zext_ln94_1" [LSTM/rnn.cpp:94]   --->   Operation 73 'getelementptr' 'a_addr_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_2 : Operation 74 [2/2] (3.25ns)   --->   "%a_load_1 = load float* %a_addr_1, align 4" [LSTM/rnn.cpp:94]   --->   Operation 74 'load' 'a_load_1' <Predicate = (!icmp_ln90)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 75 [1/1] (1.87ns)   --->   "%add_ln90 = add i7 2, %i_0_0" [LSTM/rnn.cpp:90]   --->   Operation 75 'add' 'add_ln90' <Predicate = (!icmp_ln90)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.68>
ST_3 : Operation 76 [1/2] (3.25ns)   --->   "%a_load = load float* %a_addr, align 4" [LSTM/rnn.cpp:94]   --->   Operation 76 'load' 'a_load' <Predicate = (!icmp_ln90)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 77 [2/2] (4.43ns)   --->   "%tmp1 = fpext float %a_load to double" [LSTM/rnn.cpp:94]   --->   Operation 77 'fpext' 'tmp1' <Predicate = (!icmp_ln90)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln94 = bitcast float %a_load to i32" [LSTM/rnn.cpp:94]   --->   Operation 78 'bitcast' 'bitcast_ln94' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.99ns)   --->   "%xor_ln94 = xor i32 %bitcast_ln94, -2147483648" [LSTM/rnn.cpp:94]   --->   Operation 79 'xor' 'xor_ln94' <Predicate = (!icmp_ln90)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%bitcast_ln94_1 = bitcast i32 %xor_ln94 to float" [LSTM/rnn.cpp:94]   --->   Operation 80 'bitcast' 'bitcast_ln94_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 81 [2/2] (4.43ns)   --->   "%tmp_3 = fpext float %bitcast_ln94_1 to double" [LSTM/rnn.cpp:94]   --->   Operation 81 'fpext' 'tmp_3' <Predicate = (!icmp_ln90)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 82 [1/2] (3.25ns)   --->   "%a_load_1 = load float* %a_addr_1, align 4" [LSTM/rnn.cpp:94]   --->   Operation 82 'load' 'a_load_1' <Predicate = (!icmp_ln90)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 83 [2/2] (4.43ns)   --->   "%tmp_s = fpext float %a_load_1 to double" [LSTM/rnn.cpp:94]   --->   Operation 83 'fpext' 'tmp_s' <Predicate = (!icmp_ln90)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%bitcast_ln94_2 = bitcast float %a_load_1 to i32" [LSTM/rnn.cpp:94]   --->   Operation 84 'bitcast' 'bitcast_ln94_2' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.99ns)   --->   "%xor_ln94_1 = xor i32 %bitcast_ln94_2, -2147483648" [LSTM/rnn.cpp:94]   --->   Operation 85 'xor' 'xor_ln94_1' <Predicate = (!icmp_ln90)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%bitcast_ln94_3 = bitcast i32 %xor_ln94_1 to float" [LSTM/rnn.cpp:94]   --->   Operation 86 'bitcast' 'bitcast_ln94_3' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 87 [2/2] (4.43ns)   --->   "%tmp_3_1 = fpext float %bitcast_ln94_3 to double" [LSTM/rnn.cpp:94]   --->   Operation 87 'fpext' 'tmp_3_1' <Predicate = (!icmp_ln90)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.43>
ST_4 : Operation 88 [1/2] (4.43ns)   --->   "%tmp1 = fpext float %a_load to double" [LSTM/rnn.cpp:94]   --->   Operation 88 'fpext' 'tmp1' <Predicate = (!icmp_ln90)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 89 [1/2] (4.43ns)   --->   "%tmp_3 = fpext float %bitcast_ln94_1 to double" [LSTM/rnn.cpp:94]   --->   Operation 89 'fpext' 'tmp_3' <Predicate = (!icmp_ln90)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 90 [1/2] (4.43ns)   --->   "%tmp_s = fpext float %a_load_1 to double" [LSTM/rnn.cpp:94]   --->   Operation 90 'fpext' 'tmp_s' <Predicate = (!icmp_ln90)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 91 [1/2] (4.43ns)   --->   "%tmp_3_1 = fpext float %bitcast_ln94_3 to double" [LSTM/rnn.cpp:94]   --->   Operation 91 'fpext' 'tmp_3_1' <Predicate = (!icmp_ln90)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.32>
ST_5 : Operation 92 [18/18] (7.32ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %tmp1)" [LSTM/rnn.cpp:94]   --->   Operation 92 'dexp' 'tmp_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 93 [18/18] (7.32ns)   --->   "%tmp_4 = call double @llvm.exp.f64(double %tmp_3)" [LSTM/rnn.cpp:94]   --->   Operation 93 'dexp' 'tmp_4' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 94 [18/18] (7.32ns)   --->   "%tmp_1_1 = call double @llvm.exp.f64(double %tmp_s)" [LSTM/rnn.cpp:94]   --->   Operation 94 'dexp' 'tmp_1_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 95 [18/18] (7.32ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [LSTM/rnn.cpp:94]   --->   Operation 95 'dexp' 'tmp_4_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.32>
ST_6 : Operation 96 [17/18] (7.32ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %tmp1)" [LSTM/rnn.cpp:94]   --->   Operation 96 'dexp' 'tmp_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 97 [17/18] (7.32ns)   --->   "%tmp_4 = call double @llvm.exp.f64(double %tmp_3)" [LSTM/rnn.cpp:94]   --->   Operation 97 'dexp' 'tmp_4' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 98 [17/18] (7.32ns)   --->   "%tmp_1_1 = call double @llvm.exp.f64(double %tmp_s)" [LSTM/rnn.cpp:94]   --->   Operation 98 'dexp' 'tmp_1_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 99 [17/18] (7.32ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [LSTM/rnn.cpp:94]   --->   Operation 99 'dexp' 'tmp_4_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.32>
ST_7 : Operation 100 [16/18] (7.32ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %tmp1)" [LSTM/rnn.cpp:94]   --->   Operation 100 'dexp' 'tmp_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 101 [16/18] (7.32ns)   --->   "%tmp_4 = call double @llvm.exp.f64(double %tmp_3)" [LSTM/rnn.cpp:94]   --->   Operation 101 'dexp' 'tmp_4' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 102 [16/18] (7.32ns)   --->   "%tmp_1_1 = call double @llvm.exp.f64(double %tmp_s)" [LSTM/rnn.cpp:94]   --->   Operation 102 'dexp' 'tmp_1_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 103 [16/18] (7.32ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [LSTM/rnn.cpp:94]   --->   Operation 103 'dexp' 'tmp_4_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.32>
ST_8 : Operation 104 [15/18] (7.32ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %tmp1)" [LSTM/rnn.cpp:94]   --->   Operation 104 'dexp' 'tmp_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 105 [15/18] (7.32ns)   --->   "%tmp_4 = call double @llvm.exp.f64(double %tmp_3)" [LSTM/rnn.cpp:94]   --->   Operation 105 'dexp' 'tmp_4' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 106 [15/18] (7.32ns)   --->   "%tmp_1_1 = call double @llvm.exp.f64(double %tmp_s)" [LSTM/rnn.cpp:94]   --->   Operation 106 'dexp' 'tmp_1_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 107 [15/18] (7.32ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [LSTM/rnn.cpp:94]   --->   Operation 107 'dexp' 'tmp_4_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.32>
ST_9 : Operation 108 [14/18] (7.32ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %tmp1)" [LSTM/rnn.cpp:94]   --->   Operation 108 'dexp' 'tmp_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 109 [14/18] (7.32ns)   --->   "%tmp_4 = call double @llvm.exp.f64(double %tmp_3)" [LSTM/rnn.cpp:94]   --->   Operation 109 'dexp' 'tmp_4' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 110 [14/18] (7.32ns)   --->   "%tmp_1_1 = call double @llvm.exp.f64(double %tmp_s)" [LSTM/rnn.cpp:94]   --->   Operation 110 'dexp' 'tmp_1_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 111 [14/18] (7.32ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [LSTM/rnn.cpp:94]   --->   Operation 111 'dexp' 'tmp_4_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.32>
ST_10 : Operation 112 [13/18] (7.32ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %tmp1)" [LSTM/rnn.cpp:94]   --->   Operation 112 'dexp' 'tmp_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 113 [13/18] (7.32ns)   --->   "%tmp_4 = call double @llvm.exp.f64(double %tmp_3)" [LSTM/rnn.cpp:94]   --->   Operation 113 'dexp' 'tmp_4' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 114 [13/18] (7.32ns)   --->   "%tmp_1_1 = call double @llvm.exp.f64(double %tmp_s)" [LSTM/rnn.cpp:94]   --->   Operation 114 'dexp' 'tmp_1_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 115 [13/18] (7.32ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [LSTM/rnn.cpp:94]   --->   Operation 115 'dexp' 'tmp_4_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.32>
ST_11 : Operation 116 [12/18] (7.32ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %tmp1)" [LSTM/rnn.cpp:94]   --->   Operation 116 'dexp' 'tmp_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 117 [12/18] (7.32ns)   --->   "%tmp_4 = call double @llvm.exp.f64(double %tmp_3)" [LSTM/rnn.cpp:94]   --->   Operation 117 'dexp' 'tmp_4' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 118 [12/18] (7.32ns)   --->   "%tmp_1_1 = call double @llvm.exp.f64(double %tmp_s)" [LSTM/rnn.cpp:94]   --->   Operation 118 'dexp' 'tmp_1_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 119 [12/18] (7.32ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [LSTM/rnn.cpp:94]   --->   Operation 119 'dexp' 'tmp_4_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.32>
ST_12 : Operation 120 [11/18] (7.32ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %tmp1)" [LSTM/rnn.cpp:94]   --->   Operation 120 'dexp' 'tmp_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 121 [11/18] (7.32ns)   --->   "%tmp_4 = call double @llvm.exp.f64(double %tmp_3)" [LSTM/rnn.cpp:94]   --->   Operation 121 'dexp' 'tmp_4' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 122 [11/18] (7.32ns)   --->   "%tmp_1_1 = call double @llvm.exp.f64(double %tmp_s)" [LSTM/rnn.cpp:94]   --->   Operation 122 'dexp' 'tmp_1_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 123 [11/18] (7.32ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [LSTM/rnn.cpp:94]   --->   Operation 123 'dexp' 'tmp_4_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.32>
ST_13 : Operation 124 [10/18] (7.32ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %tmp1)" [LSTM/rnn.cpp:94]   --->   Operation 124 'dexp' 'tmp_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 125 [10/18] (7.32ns)   --->   "%tmp_4 = call double @llvm.exp.f64(double %tmp_3)" [LSTM/rnn.cpp:94]   --->   Operation 125 'dexp' 'tmp_4' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 126 [10/18] (7.32ns)   --->   "%tmp_1_1 = call double @llvm.exp.f64(double %tmp_s)" [LSTM/rnn.cpp:94]   --->   Operation 126 'dexp' 'tmp_1_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 127 [10/18] (7.32ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [LSTM/rnn.cpp:94]   --->   Operation 127 'dexp' 'tmp_4_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.32>
ST_14 : Operation 128 [9/18] (7.32ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %tmp1)" [LSTM/rnn.cpp:94]   --->   Operation 128 'dexp' 'tmp_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 129 [9/18] (7.32ns)   --->   "%tmp_4 = call double @llvm.exp.f64(double %tmp_3)" [LSTM/rnn.cpp:94]   --->   Operation 129 'dexp' 'tmp_4' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 130 [9/18] (7.32ns)   --->   "%tmp_1_1 = call double @llvm.exp.f64(double %tmp_s)" [LSTM/rnn.cpp:94]   --->   Operation 130 'dexp' 'tmp_1_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 131 [9/18] (7.32ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [LSTM/rnn.cpp:94]   --->   Operation 131 'dexp' 'tmp_4_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.32>
ST_15 : Operation 132 [8/18] (7.32ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %tmp1)" [LSTM/rnn.cpp:94]   --->   Operation 132 'dexp' 'tmp_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 133 [8/18] (7.32ns)   --->   "%tmp_4 = call double @llvm.exp.f64(double %tmp_3)" [LSTM/rnn.cpp:94]   --->   Operation 133 'dexp' 'tmp_4' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 134 [8/18] (7.32ns)   --->   "%tmp_1_1 = call double @llvm.exp.f64(double %tmp_s)" [LSTM/rnn.cpp:94]   --->   Operation 134 'dexp' 'tmp_1_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 135 [8/18] (7.32ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [LSTM/rnn.cpp:94]   --->   Operation 135 'dexp' 'tmp_4_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.32>
ST_16 : Operation 136 [7/18] (7.32ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %tmp1)" [LSTM/rnn.cpp:94]   --->   Operation 136 'dexp' 'tmp_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 137 [7/18] (7.32ns)   --->   "%tmp_4 = call double @llvm.exp.f64(double %tmp_3)" [LSTM/rnn.cpp:94]   --->   Operation 137 'dexp' 'tmp_4' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 138 [7/18] (7.32ns)   --->   "%tmp_1_1 = call double @llvm.exp.f64(double %tmp_s)" [LSTM/rnn.cpp:94]   --->   Operation 138 'dexp' 'tmp_1_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 139 [7/18] (7.32ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [LSTM/rnn.cpp:94]   --->   Operation 139 'dexp' 'tmp_4_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.32>
ST_17 : Operation 140 [6/18] (7.32ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %tmp1)" [LSTM/rnn.cpp:94]   --->   Operation 140 'dexp' 'tmp_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 141 [6/18] (7.32ns)   --->   "%tmp_4 = call double @llvm.exp.f64(double %tmp_3)" [LSTM/rnn.cpp:94]   --->   Operation 141 'dexp' 'tmp_4' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 142 [6/18] (7.32ns)   --->   "%tmp_1_1 = call double @llvm.exp.f64(double %tmp_s)" [LSTM/rnn.cpp:94]   --->   Operation 142 'dexp' 'tmp_1_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 143 [6/18] (7.32ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [LSTM/rnn.cpp:94]   --->   Operation 143 'dexp' 'tmp_4_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.32>
ST_18 : Operation 144 [5/18] (7.32ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %tmp1)" [LSTM/rnn.cpp:94]   --->   Operation 144 'dexp' 'tmp_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 145 [5/18] (7.32ns)   --->   "%tmp_4 = call double @llvm.exp.f64(double %tmp_3)" [LSTM/rnn.cpp:94]   --->   Operation 145 'dexp' 'tmp_4' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 146 [5/18] (7.32ns)   --->   "%tmp_1_1 = call double @llvm.exp.f64(double %tmp_s)" [LSTM/rnn.cpp:94]   --->   Operation 146 'dexp' 'tmp_1_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 147 [5/18] (7.32ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [LSTM/rnn.cpp:94]   --->   Operation 147 'dexp' 'tmp_4_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.32>
ST_19 : Operation 148 [4/18] (7.32ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %tmp1)" [LSTM/rnn.cpp:94]   --->   Operation 148 'dexp' 'tmp_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 149 [4/18] (7.32ns)   --->   "%tmp_4 = call double @llvm.exp.f64(double %tmp_3)" [LSTM/rnn.cpp:94]   --->   Operation 149 'dexp' 'tmp_4' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 150 [4/18] (7.32ns)   --->   "%tmp_1_1 = call double @llvm.exp.f64(double %tmp_s)" [LSTM/rnn.cpp:94]   --->   Operation 150 'dexp' 'tmp_1_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 151 [4/18] (7.32ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [LSTM/rnn.cpp:94]   --->   Operation 151 'dexp' 'tmp_4_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.32>
ST_20 : Operation 152 [3/18] (7.32ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %tmp1)" [LSTM/rnn.cpp:94]   --->   Operation 152 'dexp' 'tmp_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 153 [3/18] (7.32ns)   --->   "%tmp_4 = call double @llvm.exp.f64(double %tmp_3)" [LSTM/rnn.cpp:94]   --->   Operation 153 'dexp' 'tmp_4' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 154 [3/18] (7.32ns)   --->   "%tmp_1_1 = call double @llvm.exp.f64(double %tmp_s)" [LSTM/rnn.cpp:94]   --->   Operation 154 'dexp' 'tmp_1_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 155 [3/18] (7.32ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [LSTM/rnn.cpp:94]   --->   Operation 155 'dexp' 'tmp_4_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.32>
ST_21 : Operation 156 [2/18] (7.32ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %tmp1)" [LSTM/rnn.cpp:94]   --->   Operation 156 'dexp' 'tmp_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 157 [2/18] (7.32ns)   --->   "%tmp_4 = call double @llvm.exp.f64(double %tmp_3)" [LSTM/rnn.cpp:94]   --->   Operation 157 'dexp' 'tmp_4' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 158 [2/18] (7.32ns)   --->   "%tmp_1_1 = call double @llvm.exp.f64(double %tmp_s)" [LSTM/rnn.cpp:94]   --->   Operation 158 'dexp' 'tmp_1_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 159 [2/18] (7.32ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [LSTM/rnn.cpp:94]   --->   Operation 159 'dexp' 'tmp_4_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.32>
ST_22 : Operation 160 [1/18] (7.32ns)   --->   "%tmp_1 = call double @llvm.exp.f64(double %tmp1)" [LSTM/rnn.cpp:94]   --->   Operation 160 'dexp' 'tmp_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 161 [1/18] (7.32ns)   --->   "%tmp_4 = call double @llvm.exp.f64(double %tmp_3)" [LSTM/rnn.cpp:94]   --->   Operation 161 'dexp' 'tmp_4' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 162 [1/18] (7.32ns)   --->   "%tmp_1_1 = call double @llvm.exp.f64(double %tmp_s)" [LSTM/rnn.cpp:94]   --->   Operation 162 'dexp' 'tmp_1_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 163 [1/18] (7.32ns)   --->   "%tmp_4_1 = call double @llvm.exp.f64(double %tmp_3_1)" [LSTM/rnn.cpp:94]   --->   Operation 163 'dexp' 'tmp_4_1' <Predicate = (!icmp_ln90)> <Delay = 7.32> <Core = "DExp">   --->   Core 128 'DExp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.23>
ST_23 : Operation 164 [5/5] (8.23ns)   --->   "%tmp_5 = fsub double %tmp_1, %tmp_4" [LSTM/rnn.cpp:94]   --->   Operation 164 'dsub' 'tmp_5' <Predicate = (!icmp_ln90)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 165 [5/5] (8.23ns)   --->   "%tmp_6 = fadd double %tmp_1, %tmp_4" [LSTM/rnn.cpp:94]   --->   Operation 165 'dadd' 'tmp_6' <Predicate = (!icmp_ln90)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 166 [5/5] (8.23ns)   --->   "%tmp_5_1 = fsub double %tmp_1_1, %tmp_4_1" [LSTM/rnn.cpp:94]   --->   Operation 166 'dsub' 'tmp_5_1' <Predicate = (!icmp_ln90)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 167 [5/5] (8.23ns)   --->   "%tmp_6_1 = fadd double %tmp_1_1, %tmp_4_1" [LSTM/rnn.cpp:94]   --->   Operation 167 'dadd' 'tmp_6_1' <Predicate = (!icmp_ln90)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.23>
ST_24 : Operation 168 [4/5] (8.23ns)   --->   "%tmp_5 = fsub double %tmp_1, %tmp_4" [LSTM/rnn.cpp:94]   --->   Operation 168 'dsub' 'tmp_5' <Predicate = (!icmp_ln90)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 169 [4/5] (8.23ns)   --->   "%tmp_6 = fadd double %tmp_1, %tmp_4" [LSTM/rnn.cpp:94]   --->   Operation 169 'dadd' 'tmp_6' <Predicate = (!icmp_ln90)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 170 [4/5] (8.23ns)   --->   "%tmp_5_1 = fsub double %tmp_1_1, %tmp_4_1" [LSTM/rnn.cpp:94]   --->   Operation 170 'dsub' 'tmp_5_1' <Predicate = (!icmp_ln90)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 171 [4/5] (8.23ns)   --->   "%tmp_6_1 = fadd double %tmp_1_1, %tmp_4_1" [LSTM/rnn.cpp:94]   --->   Operation 171 'dadd' 'tmp_6_1' <Predicate = (!icmp_ln90)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 8.23>
ST_25 : Operation 172 [3/5] (8.23ns)   --->   "%tmp_5 = fsub double %tmp_1, %tmp_4" [LSTM/rnn.cpp:94]   --->   Operation 172 'dsub' 'tmp_5' <Predicate = (!icmp_ln90)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 173 [3/5] (8.23ns)   --->   "%tmp_6 = fadd double %tmp_1, %tmp_4" [LSTM/rnn.cpp:94]   --->   Operation 173 'dadd' 'tmp_6' <Predicate = (!icmp_ln90)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 174 [3/5] (8.23ns)   --->   "%tmp_5_1 = fsub double %tmp_1_1, %tmp_4_1" [LSTM/rnn.cpp:94]   --->   Operation 174 'dsub' 'tmp_5_1' <Predicate = (!icmp_ln90)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 175 [3/5] (8.23ns)   --->   "%tmp_6_1 = fadd double %tmp_1_1, %tmp_4_1" [LSTM/rnn.cpp:94]   --->   Operation 175 'dadd' 'tmp_6_1' <Predicate = (!icmp_ln90)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 8.23>
ST_26 : Operation 176 [2/5] (8.23ns)   --->   "%tmp_5 = fsub double %tmp_1, %tmp_4" [LSTM/rnn.cpp:94]   --->   Operation 176 'dsub' 'tmp_5' <Predicate = (!icmp_ln90)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 177 [2/5] (8.23ns)   --->   "%tmp_6 = fadd double %tmp_1, %tmp_4" [LSTM/rnn.cpp:94]   --->   Operation 177 'dadd' 'tmp_6' <Predicate = (!icmp_ln90)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 178 [2/5] (8.23ns)   --->   "%tmp_5_1 = fsub double %tmp_1_1, %tmp_4_1" [LSTM/rnn.cpp:94]   --->   Operation 178 'dsub' 'tmp_5_1' <Predicate = (!icmp_ln90)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 179 [2/5] (8.23ns)   --->   "%tmp_6_1 = fadd double %tmp_1_1, %tmp_4_1" [LSTM/rnn.cpp:94]   --->   Operation 179 'dadd' 'tmp_6_1' <Predicate = (!icmp_ln90)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 8.23>
ST_27 : Operation 180 [1/5] (8.23ns)   --->   "%tmp_5 = fsub double %tmp_1, %tmp_4" [LSTM/rnn.cpp:94]   --->   Operation 180 'dsub' 'tmp_5' <Predicate = (!icmp_ln90)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 181 [1/5] (8.23ns)   --->   "%tmp_6 = fadd double %tmp_1, %tmp_4" [LSTM/rnn.cpp:94]   --->   Operation 181 'dadd' 'tmp_6' <Predicate = (!icmp_ln90)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 182 [1/5] (8.23ns)   --->   "%tmp_5_1 = fsub double %tmp_1_1, %tmp_4_1" [LSTM/rnn.cpp:94]   --->   Operation 182 'dsub' 'tmp_5_1' <Predicate = (!icmp_ln90)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 183 [1/5] (8.23ns)   --->   "%tmp_6_1 = fadd double %tmp_1_1, %tmp_4_1" [LSTM/rnn.cpp:94]   --->   Operation 183 'dadd' 'tmp_6_1' <Predicate = (!icmp_ln90)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 8.62>
ST_28 : Operation 184 [31/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [LSTM/rnn.cpp:94]   --->   Operation 184 'ddiv' 'tmp_7' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 185 [31/31] (8.62ns)   --->   "%tmp_7_1 = fdiv double %tmp_5_1, %tmp_6_1" [LSTM/rnn.cpp:94]   --->   Operation 185 'ddiv' 'tmp_7_1' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 8.62>
ST_29 : Operation 186 [30/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [LSTM/rnn.cpp:94]   --->   Operation 186 'ddiv' 'tmp_7' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 187 [30/31] (8.62ns)   --->   "%tmp_7_1 = fdiv double %tmp_5_1, %tmp_6_1" [LSTM/rnn.cpp:94]   --->   Operation 187 'ddiv' 'tmp_7_1' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 8.62>
ST_30 : Operation 188 [29/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [LSTM/rnn.cpp:94]   --->   Operation 188 'ddiv' 'tmp_7' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 189 [29/31] (8.62ns)   --->   "%tmp_7_1 = fdiv double %tmp_5_1, %tmp_6_1" [LSTM/rnn.cpp:94]   --->   Operation 189 'ddiv' 'tmp_7_1' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 8.62>
ST_31 : Operation 190 [28/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [LSTM/rnn.cpp:94]   --->   Operation 190 'ddiv' 'tmp_7' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 191 [28/31] (8.62ns)   --->   "%tmp_7_1 = fdiv double %tmp_5_1, %tmp_6_1" [LSTM/rnn.cpp:94]   --->   Operation 191 'ddiv' 'tmp_7_1' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 8.62>
ST_32 : Operation 192 [27/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [LSTM/rnn.cpp:94]   --->   Operation 192 'ddiv' 'tmp_7' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 193 [27/31] (8.62ns)   --->   "%tmp_7_1 = fdiv double %tmp_5_1, %tmp_6_1" [LSTM/rnn.cpp:94]   --->   Operation 193 'ddiv' 'tmp_7_1' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 8.62>
ST_33 : Operation 194 [26/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [LSTM/rnn.cpp:94]   --->   Operation 194 'ddiv' 'tmp_7' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 195 [26/31] (8.62ns)   --->   "%tmp_7_1 = fdiv double %tmp_5_1, %tmp_6_1" [LSTM/rnn.cpp:94]   --->   Operation 195 'ddiv' 'tmp_7_1' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 8.62>
ST_34 : Operation 196 [25/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [LSTM/rnn.cpp:94]   --->   Operation 196 'ddiv' 'tmp_7' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 197 [25/31] (8.62ns)   --->   "%tmp_7_1 = fdiv double %tmp_5_1, %tmp_6_1" [LSTM/rnn.cpp:94]   --->   Operation 197 'ddiv' 'tmp_7_1' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 8.62>
ST_35 : Operation 198 [24/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [LSTM/rnn.cpp:94]   --->   Operation 198 'ddiv' 'tmp_7' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 199 [24/31] (8.62ns)   --->   "%tmp_7_1 = fdiv double %tmp_5_1, %tmp_6_1" [LSTM/rnn.cpp:94]   --->   Operation 199 'ddiv' 'tmp_7_1' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 8.62>
ST_36 : Operation 200 [23/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [LSTM/rnn.cpp:94]   --->   Operation 200 'ddiv' 'tmp_7' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 201 [23/31] (8.62ns)   --->   "%tmp_7_1 = fdiv double %tmp_5_1, %tmp_6_1" [LSTM/rnn.cpp:94]   --->   Operation 201 'ddiv' 'tmp_7_1' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 8.62>
ST_37 : Operation 202 [22/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [LSTM/rnn.cpp:94]   --->   Operation 202 'ddiv' 'tmp_7' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 203 [22/31] (8.62ns)   --->   "%tmp_7_1 = fdiv double %tmp_5_1, %tmp_6_1" [LSTM/rnn.cpp:94]   --->   Operation 203 'ddiv' 'tmp_7_1' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 8.62>
ST_38 : Operation 204 [21/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [LSTM/rnn.cpp:94]   --->   Operation 204 'ddiv' 'tmp_7' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 205 [21/31] (8.62ns)   --->   "%tmp_7_1 = fdiv double %tmp_5_1, %tmp_6_1" [LSTM/rnn.cpp:94]   --->   Operation 205 'ddiv' 'tmp_7_1' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 8.62>
ST_39 : Operation 206 [20/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [LSTM/rnn.cpp:94]   --->   Operation 206 'ddiv' 'tmp_7' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 207 [20/31] (8.62ns)   --->   "%tmp_7_1 = fdiv double %tmp_5_1, %tmp_6_1" [LSTM/rnn.cpp:94]   --->   Operation 207 'ddiv' 'tmp_7_1' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 8.62>
ST_40 : Operation 208 [19/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [LSTM/rnn.cpp:94]   --->   Operation 208 'ddiv' 'tmp_7' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 209 [19/31] (8.62ns)   --->   "%tmp_7_1 = fdiv double %tmp_5_1, %tmp_6_1" [LSTM/rnn.cpp:94]   --->   Operation 209 'ddiv' 'tmp_7_1' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 8.62>
ST_41 : Operation 210 [18/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [LSTM/rnn.cpp:94]   --->   Operation 210 'ddiv' 'tmp_7' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 211 [18/31] (8.62ns)   --->   "%tmp_7_1 = fdiv double %tmp_5_1, %tmp_6_1" [LSTM/rnn.cpp:94]   --->   Operation 211 'ddiv' 'tmp_7_1' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 8.62>
ST_42 : Operation 212 [17/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [LSTM/rnn.cpp:94]   --->   Operation 212 'ddiv' 'tmp_7' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 213 [17/31] (8.62ns)   --->   "%tmp_7_1 = fdiv double %tmp_5_1, %tmp_6_1" [LSTM/rnn.cpp:94]   --->   Operation 213 'ddiv' 'tmp_7_1' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 8.62>
ST_43 : Operation 214 [16/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [LSTM/rnn.cpp:94]   --->   Operation 214 'ddiv' 'tmp_7' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 215 [16/31] (8.62ns)   --->   "%tmp_7_1 = fdiv double %tmp_5_1, %tmp_6_1" [LSTM/rnn.cpp:94]   --->   Operation 215 'ddiv' 'tmp_7_1' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 8.62>
ST_44 : Operation 216 [15/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [LSTM/rnn.cpp:94]   --->   Operation 216 'ddiv' 'tmp_7' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 217 [15/31] (8.62ns)   --->   "%tmp_7_1 = fdiv double %tmp_5_1, %tmp_6_1" [LSTM/rnn.cpp:94]   --->   Operation 217 'ddiv' 'tmp_7_1' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 8.62>
ST_45 : Operation 218 [14/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [LSTM/rnn.cpp:94]   --->   Operation 218 'ddiv' 'tmp_7' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 219 [14/31] (8.62ns)   --->   "%tmp_7_1 = fdiv double %tmp_5_1, %tmp_6_1" [LSTM/rnn.cpp:94]   --->   Operation 219 'ddiv' 'tmp_7_1' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 8.62>
ST_46 : Operation 220 [13/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [LSTM/rnn.cpp:94]   --->   Operation 220 'ddiv' 'tmp_7' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 221 [13/31] (8.62ns)   --->   "%tmp_7_1 = fdiv double %tmp_5_1, %tmp_6_1" [LSTM/rnn.cpp:94]   --->   Operation 221 'ddiv' 'tmp_7_1' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 8.62>
ST_47 : Operation 222 [12/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [LSTM/rnn.cpp:94]   --->   Operation 222 'ddiv' 'tmp_7' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 223 [12/31] (8.62ns)   --->   "%tmp_7_1 = fdiv double %tmp_5_1, %tmp_6_1" [LSTM/rnn.cpp:94]   --->   Operation 223 'ddiv' 'tmp_7_1' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 8.62>
ST_48 : Operation 224 [11/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [LSTM/rnn.cpp:94]   --->   Operation 224 'ddiv' 'tmp_7' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 225 [11/31] (8.62ns)   --->   "%tmp_7_1 = fdiv double %tmp_5_1, %tmp_6_1" [LSTM/rnn.cpp:94]   --->   Operation 225 'ddiv' 'tmp_7_1' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 8.62>
ST_49 : Operation 226 [10/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [LSTM/rnn.cpp:94]   --->   Operation 226 'ddiv' 'tmp_7' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 227 [10/31] (8.62ns)   --->   "%tmp_7_1 = fdiv double %tmp_5_1, %tmp_6_1" [LSTM/rnn.cpp:94]   --->   Operation 227 'ddiv' 'tmp_7_1' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 8.62>
ST_50 : Operation 228 [9/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [LSTM/rnn.cpp:94]   --->   Operation 228 'ddiv' 'tmp_7' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 229 [9/31] (8.62ns)   --->   "%tmp_7_1 = fdiv double %tmp_5_1, %tmp_6_1" [LSTM/rnn.cpp:94]   --->   Operation 229 'ddiv' 'tmp_7_1' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 8.62>
ST_51 : Operation 230 [8/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [LSTM/rnn.cpp:94]   --->   Operation 230 'ddiv' 'tmp_7' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 231 [8/31] (8.62ns)   --->   "%tmp_7_1 = fdiv double %tmp_5_1, %tmp_6_1" [LSTM/rnn.cpp:94]   --->   Operation 231 'ddiv' 'tmp_7_1' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 8.62>
ST_52 : Operation 232 [7/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [LSTM/rnn.cpp:94]   --->   Operation 232 'ddiv' 'tmp_7' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 233 [7/31] (8.62ns)   --->   "%tmp_7_1 = fdiv double %tmp_5_1, %tmp_6_1" [LSTM/rnn.cpp:94]   --->   Operation 233 'ddiv' 'tmp_7_1' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 8.62>
ST_53 : Operation 234 [6/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [LSTM/rnn.cpp:94]   --->   Operation 234 'ddiv' 'tmp_7' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 235 [6/31] (8.62ns)   --->   "%tmp_7_1 = fdiv double %tmp_5_1, %tmp_6_1" [LSTM/rnn.cpp:94]   --->   Operation 235 'ddiv' 'tmp_7_1' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 8.62>
ST_54 : Operation 236 [5/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [LSTM/rnn.cpp:94]   --->   Operation 236 'ddiv' 'tmp_7' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 237 [5/31] (8.62ns)   --->   "%tmp_7_1 = fdiv double %tmp_5_1, %tmp_6_1" [LSTM/rnn.cpp:94]   --->   Operation 237 'ddiv' 'tmp_7_1' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 8.62>
ST_55 : Operation 238 [4/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [LSTM/rnn.cpp:94]   --->   Operation 238 'ddiv' 'tmp_7' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 239 [4/31] (8.62ns)   --->   "%tmp_7_1 = fdiv double %tmp_5_1, %tmp_6_1" [LSTM/rnn.cpp:94]   --->   Operation 239 'ddiv' 'tmp_7_1' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 8.62>
ST_56 : Operation 240 [3/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [LSTM/rnn.cpp:94]   --->   Operation 240 'ddiv' 'tmp_7' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 241 [3/31] (8.62ns)   --->   "%tmp_7_1 = fdiv double %tmp_5_1, %tmp_6_1" [LSTM/rnn.cpp:94]   --->   Operation 241 'ddiv' 'tmp_7_1' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 8.62>
ST_57 : Operation 242 [2/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [LSTM/rnn.cpp:94]   --->   Operation 242 'ddiv' 'tmp_7' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 243 [2/31] (8.62ns)   --->   "%tmp_7_1 = fdiv double %tmp_5_1, %tmp_6_1" [LSTM/rnn.cpp:94]   --->   Operation 243 'ddiv' 'tmp_7_1' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 8.62>
ST_58 : Operation 244 [1/31] (8.62ns)   --->   "%tmp_7 = fdiv double %tmp_5, %tmp_6" [LSTM/rnn.cpp:94]   --->   Operation 244 'ddiv' 'tmp_7' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 245 [1/31] (8.62ns)   --->   "%tmp_7_1 = fdiv double %tmp_5_1, %tmp_6_1" [LSTM/rnn.cpp:94]   --->   Operation 245 'ddiv' 'tmp_7_1' <Predicate = (!icmp_ln90)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.20>
ST_59 : Operation 246 [2/2] (5.20ns)   --->   "%tmp_8 = fptrunc double %tmp_7 to float" [LSTM/rnn.cpp:94]   --->   Operation 246 'fptrunc' 'tmp_8' <Predicate = (!icmp_ln90)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 247 [2/2] (5.20ns)   --->   "%tmp_8_1 = fptrunc double %tmp_7_1 to float" [LSTM/rnn.cpp:94]   --->   Operation 247 'fptrunc' 'tmp_8_1' <Predicate = (!icmp_ln90)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 60 <SV = 59> <Delay = 8.45>
ST_60 : Operation 248 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str410) nounwind" [LSTM/rnn.cpp:91]   --->   Operation 248 'specloopname' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_60 : Operation 249 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str410)" [LSTM/rnn.cpp:91]   --->   Operation 249 'specregionbegin' 'tmp' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_60 : Operation 250 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str28) nounwind" [LSTM/rnn.cpp:93]   --->   Operation 250 'specpipeline' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_60 : Operation 251 [1/2] (5.20ns)   --->   "%tmp_8 = fptrunc double %tmp_7 to float" [LSTM/rnn.cpp:94]   --->   Operation 251 'fptrunc' 'tmp_8' <Predicate = (!icmp_ln90)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 252 [1/1] (0.00ns)   --->   "%res_addr = getelementptr [64 x float]* %res, i64 0, i64 %zext_ln94" [LSTM/rnn.cpp:94]   --->   Operation 252 'getelementptr' 'res_addr' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_60 : Operation 253 [1/1] (3.25ns)   --->   "store float %tmp_8, float* %res_addr, align 4" [LSTM/rnn.cpp:94]   --->   Operation 253 'store' <Predicate = (!icmp_ln90)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_60 : Operation 254 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str410, i32 %tmp)" [LSTM/rnn.cpp:95]   --->   Operation 254 'specregionend' 'empty_4' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_60 : Operation 255 [1/2] (5.20ns)   --->   "%tmp_8_1 = fptrunc double %tmp_7_1 to float" [LSTM/rnn.cpp:94]   --->   Operation 255 'fptrunc' 'tmp_8_1' <Predicate = (!icmp_ln90)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 256 [1/1] (0.00ns)   --->   "%res_addr_1 = getelementptr [64 x float]* %res, i64 0, i64 %zext_ln94_1" [LSTM/rnn.cpp:94]   --->   Operation 256 'getelementptr' 'res_addr_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_60 : Operation 257 [1/1] (3.25ns)   --->   "store float %tmp_8_1, float* %res_addr_1, align 4" [LSTM/rnn.cpp:94]   --->   Operation 257 'store' <Predicate = (!icmp_ln90)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_60 : Operation 258 [1/1] (0.00ns)   --->   "br label %1" [LSTM/rnn.cpp:90]   --->   Operation 258 'br' <Predicate = (!icmp_ln90)> <Delay = 0.00>

State 61 <SV = 2> <Delay = 0.00>
ST_61 : Operation 259 [1/1] (0.00ns)   --->   "ret void" [LSTM/rnn.cpp:96]   --->   Operation 259 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln90           (br               ) [ 01111111111111111111111111111111111111111111111111111111111110]
i_0_0             (phi              ) [ 00100000000000000000000000000000000000000000000000000000000000]
empty             (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000]
icmp_ln90         (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111110]
br_ln90           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000]
empty_3           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln94         (zext             ) [ 00111111111111111111111111111111111111111111111111111111111110]
a_addr            (getelementptr    ) [ 00110000000000000000000000000000000000000000000000000000000000]
or_ln90           (or               ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln94_1       (zext             ) [ 00111111111111111111111111111111111111111111111111111111111110]
a_addr_1          (getelementptr    ) [ 00110000000000000000000000000000000000000000000000000000000000]
add_ln90          (add              ) [ 01111111111111111111111111111111111111111111111111111111111110]
a_load            (load             ) [ 00101000000000000000000000000000000000000000000000000000000000]
bitcast_ln94      (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000]
xor_ln94          (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000]
bitcast_ln94_1    (bitcast          ) [ 00101000000000000000000000000000000000000000000000000000000000]
a_load_1          (load             ) [ 00101000000000000000000000000000000000000000000000000000000000]
bitcast_ln94_2    (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000]
xor_ln94_1        (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000]
bitcast_ln94_3    (bitcast          ) [ 00101000000000000000000000000000000000000000000000000000000000]
tmp1              (fpext            ) [ 00100111111111111111111000000000000000000000000000000000000000]
tmp_3             (fpext            ) [ 00100111111111111111111000000000000000000000000000000000000000]
tmp_s             (fpext            ) [ 00100111111111111111111000000000000000000000000000000000000000]
tmp_3_1           (fpext            ) [ 00100111111111111111111000000000000000000000000000000000000000]
tmp_1             (dexp             ) [ 00100000000000000000000111110000000000000000000000000000000000]
tmp_4             (dexp             ) [ 00100000000000000000000111110000000000000000000000000000000000]
tmp_1_1           (dexp             ) [ 00100000000000000000000111110000000000000000000000000000000000]
tmp_4_1           (dexp             ) [ 00100000000000000000000111110000000000000000000000000000000000]
tmp_5             (dsub             ) [ 00100000000000000000000000001111111111111111111111111111111000]
tmp_6             (dadd             ) [ 00100000000000000000000000001111111111111111111111111111111000]
tmp_5_1           (dsub             ) [ 00100000000000000000000000001111111111111111111111111111111000]
tmp_6_1           (dadd             ) [ 00100000000000000000000000001111111111111111111111111111111000]
tmp_7             (ddiv             ) [ 00100000000000000000000000000000000000000000000000000000000110]
tmp_7_1           (ddiv             ) [ 00100000000000000000000000000000000000000000000000000000000110]
specloopname_ln91 (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp               (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln93 (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_8             (fptrunc          ) [ 00000000000000000000000000000000000000000000000000000000000000]
res_addr          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000]
store_ln94        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000]
empty_4           (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_8_1           (fptrunc          ) [ 00000000000000000000000000000000000000000000000000000000000000]
res_addr_1        (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000]
store_ln94        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000]
br_ln90           (br               ) [ 01111111111111111111111111111111111111111111111111111111111110]
ret_ln96          (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="res">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f64"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str410"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="a_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="7" slack="0"/>
<pin id="44" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="47" class="1004" name="grp_access_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="6" slack="0"/>
<pin id="49" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="50" dir="0" index="2" bw="0" slack="0"/>
<pin id="60" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="61" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="62" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="51" dir="1" index="3" bw="32" slack="0"/>
<pin id="63" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/2 a_load_1/2 "/>
</bind>
</comp>

<comp id="53" class="1004" name="a_addr_1_gep_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="32" slack="0"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="0" index="2" bw="6" slack="0"/>
<pin id="57" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="res_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="7" slack="58"/>
<pin id="69" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/60 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="6" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="2" bw="0" slack="0"/>
<pin id="85" dir="0" index="4" bw="6" slack="0"/>
<pin id="86" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="87" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="88" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/60 store_ln94/60 "/>
</bind>
</comp>

<comp id="78" class="1004" name="res_addr_1_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="6" slack="58"/>
<pin id="82" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_1/60 "/>
</bind>
</comp>

<comp id="90" class="1005" name="i_0_0_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="7" slack="1"/>
<pin id="92" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0_0 (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="i_0_0_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="1"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="7" slack="0"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_0/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="64" slack="1"/>
<pin id="103" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="tmp_8/59 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="64" slack="1"/>
<pin id="107" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="tmp_8_1/59 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="tmp1/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="tmp_3_1/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="64" slack="1"/>
<pin id="125" dir="0" index="1" bw="64" slack="1"/>
<pin id="126" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="tmp_5/23 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="64" slack="1"/>
<pin id="129" dir="0" index="1" bw="64" slack="1"/>
<pin id="130" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="tmp_6/23 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="1"/>
<pin id="133" dir="0" index="1" bw="64" slack="1"/>
<pin id="134" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="tmp_5_1/23 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="64" slack="1"/>
<pin id="137" dir="0" index="1" bw="64" slack="1"/>
<pin id="138" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="tmp_6_1/23 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="1"/>
<pin id="141" dir="0" index="1" bw="64" slack="1"/>
<pin id="142" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="tmp_7/28 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="1"/>
<pin id="145" dir="0" index="1" bw="64" slack="1"/>
<pin id="146" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="tmp_7_1/28 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="0"/>
<pin id="149" dir="0" index="1" bw="64" slack="1"/>
<pin id="150" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dexp(522) " fcode="dexp"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="1"/>
<pin id="155" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dexp(522) " fcode="dexp"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="0"/>
<pin id="159" dir="0" index="1" bw="64" slack="1"/>
<pin id="160" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dexp(522) " fcode="dexp"/>
<opset="tmp_1_1/5 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="1"/>
<pin id="165" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dexp(522) " fcode="dexp"/>
<opset="tmp_4_1/5 "/>
</bind>
</comp>

<comp id="167" class="1004" name="icmp_ln90_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="7" slack="0"/>
<pin id="169" dir="0" index="1" bw="7" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="empty_3_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="7" slack="0"/>
<pin id="175" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_3/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln94_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="7" slack="0"/>
<pin id="179" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="or_ln90_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="6" slack="0"/>
<pin id="184" dir="0" index="1" bw="6" slack="0"/>
<pin id="185" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln90/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln94_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="6" slack="0"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94_1/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="add_ln90_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="3" slack="0"/>
<pin id="195" dir="0" index="1" bw="7" slack="0"/>
<pin id="196" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="bitcast_ln94_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln94/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="xor_ln94_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln94/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="bitcast_ln94_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln94_1/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="bitcast_ln94_2_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln94_2/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="xor_ln94_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln94_1/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="bitcast_ln94_3_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln94_3/3 "/>
</bind>
</comp>

<comp id="229" class="1005" name="icmp_ln90_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln90 "/>
</bind>
</comp>

<comp id="233" class="1005" name="zext_ln94_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="58"/>
<pin id="235" dir="1" index="1" bw="64" slack="58"/>
</pin_list>
<bind>
<opset="zext_ln94 "/>
</bind>
</comp>

<comp id="238" class="1005" name="a_addr_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="6" slack="1"/>
<pin id="240" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="243" class="1005" name="zext_ln94_1_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="58"/>
<pin id="245" dir="1" index="1" bw="64" slack="58"/>
</pin_list>
<bind>
<opset="zext_ln94_1 "/>
</bind>
</comp>

<comp id="248" class="1005" name="a_addr_1_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="6" slack="1"/>
<pin id="250" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="253" class="1005" name="add_ln90_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="7" slack="0"/>
<pin id="255" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln90 "/>
</bind>
</comp>

<comp id="258" class="1005" name="a_load_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_load "/>
</bind>
</comp>

<comp id="263" class="1005" name="bitcast_ln94_1_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln94_1 "/>
</bind>
</comp>

<comp id="268" class="1005" name="a_load_1_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_load_1 "/>
</bind>
</comp>

<comp id="273" class="1005" name="bitcast_ln94_3_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln94_3 "/>
</bind>
</comp>

<comp id="278" class="1005" name="tmp1_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="64" slack="1"/>
<pin id="280" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="283" class="1005" name="tmp_3_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="1"/>
<pin id="285" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="288" class="1005" name="tmp_s_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="1"/>
<pin id="290" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="293" class="1005" name="tmp_3_1_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="1"/>
<pin id="295" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_1 "/>
</bind>
</comp>

<comp id="298" class="1005" name="tmp_1_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="1"/>
<pin id="300" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="304" class="1005" name="tmp_4_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="1"/>
<pin id="306" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="310" class="1005" name="tmp_1_1_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="1"/>
<pin id="312" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_1 "/>
</bind>
</comp>

<comp id="316" class="1005" name="tmp_4_1_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="1"/>
<pin id="318" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_1 "/>
</bind>
</comp>

<comp id="322" class="1005" name="tmp_5_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="1"/>
<pin id="324" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="327" class="1005" name="tmp_6_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="64" slack="1"/>
<pin id="329" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="332" class="1005" name="tmp_5_1_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="64" slack="1"/>
<pin id="334" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_1 "/>
</bind>
</comp>

<comp id="337" class="1005" name="tmp_6_1_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="64" slack="1"/>
<pin id="339" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_1 "/>
</bind>
</comp>

<comp id="342" class="1005" name="tmp_7_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="1"/>
<pin id="344" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="347" class="1005" name="tmp_7_1_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="1"/>
<pin id="349" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="2" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="12" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="52"><net_src comp="40" pin="3"/><net_sink comp="47" pin=0"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="12" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="64"><net_src comp="53" pin="3"/><net_sink comp="47" pin=2"/></net>

<net id="70"><net_src comp="0" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="65" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="78" pin="3"/><net_sink comp="72" pin=2"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="90" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="101" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="108"><net_src comp="105" pin="1"/><net_sink comp="72" pin=4"/></net>

<net id="112"><net_src comp="47" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="47" pin="7"/><net_sink comp="116" pin=0"/></net>

<net id="151"><net_src comp="20" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="20" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="20" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="94" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="10" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="176"><net_src comp="94" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="94" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="186"><net_src comp="173" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="14" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="182" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="197"><net_src comp="16" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="94" pin="4"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="47" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="18" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="212"><net_src comp="203" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="217"><net_src comp="47" pin="7"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="18" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="218" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="232"><net_src comp="167" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="177" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="241"><net_src comp="40" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="246"><net_src comp="188" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="251"><net_src comp="53" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="47" pin=2"/></net>

<net id="256"><net_src comp="193" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="261"><net_src comp="47" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="266"><net_src comp="209" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="271"><net_src comp="47" pin="7"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="276"><net_src comp="224" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="281"><net_src comp="109" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="286"><net_src comp="113" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="291"><net_src comp="116" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="296"><net_src comp="120" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="301"><net_src comp="147" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="307"><net_src comp="152" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="313"><net_src comp="157" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="319"><net_src comp="162" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="325"><net_src comp="123" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="330"><net_src comp="127" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="335"><net_src comp="131" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="340"><net_src comp="135" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="345"><net_src comp="139" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="350"><net_src comp="143" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="105" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {60 }
 - Input state : 
	Port: tanh : a | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln90 : 1
		br_ln90 : 2
		empty_3 : 1
		zext_ln94 : 1
		a_addr : 2
		a_load : 3
		or_ln90 : 2
		zext_ln94_1 : 2
		a_addr_1 : 3
		a_load_1 : 4
		add_ln90 : 1
	State 3
		tmp1 : 1
		bitcast_ln94 : 1
		xor_ln94 : 2
		bitcast_ln94_1 : 2
		tmp_3 : 3
		tmp_s : 1
		bitcast_ln94_2 : 1
		xor_ln94_1 : 2
		bitcast_ln94_3 : 2
		tmp_3_1 : 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
		store_ln94 : 1
		empty_4 : 1
		store_ln94 : 1
	State 61


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |     grp_fu_147     |    26   |   1549  |   2599  |
|   dexp   |     grp_fu_152     |    26   |   1549  |   2599  |
|          |     grp_fu_157     |    26   |   1549  |   2599  |
|          |     grp_fu_162     |    26   |   1549  |   2599  |
|----------|--------------------|---------|---------|---------|
|   ddiv   |     grp_fu_139     |    0    |   3211  |   3658  |
|          |     grp_fu_143     |    0    |   3211  |   3658  |
|----------|--------------------|---------|---------|---------|
|          |     grp_fu_123     |    3    |   445   |   1149  |
|   dadd   |     grp_fu_127     |    3    |   445   |   1149  |
|          |     grp_fu_131     |    3    |   445   |   1149  |
|          |     grp_fu_135     |    3    |   445   |   1149  |
|----------|--------------------|---------|---------|---------|
|          |     grp_fu_109     |    0    |   100   |   138   |
|   fpext  |     grp_fu_113     |    0    |   100   |   138   |
|          |     grp_fu_116     |    0    |   100   |   138   |
|          |     grp_fu_120     |    0    |   100   |   138   |
|----------|--------------------|---------|---------|---------|
|  fptrunc |     grp_fu_101     |    0    |   128   |   277   |
|          |     grp_fu_105     |    0    |   128   |   277   |
|----------|--------------------|---------|---------|---------|
|    xor   |   xor_ln94_fu_203  |    0    |    0    |    32   |
|          |  xor_ln94_1_fu_218 |    0    |    0    |    32   |
|----------|--------------------|---------|---------|---------|
|    add   |   add_ln90_fu_193  |    0    |    0    |    15   |
|----------|--------------------|---------|---------|---------|
|   icmp   |  icmp_ln90_fu_167  |    0    |    0    |    11   |
|----------|--------------------|---------|---------|---------|
|   trunc  |   empty_3_fu_173   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   zext   |  zext_ln94_fu_177  |    0    |    0    |    0    |
|          | zext_ln94_1_fu_188 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|    or    |   or_ln90_fu_182   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |   116   |  15054  |  23504  |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   a_addr_1_reg_248   |    6   |
|    a_addr_reg_238    |    6   |
|   a_load_1_reg_268   |   32   |
|    a_load_reg_258    |   32   |
|   add_ln90_reg_253   |    7   |
|bitcast_ln94_1_reg_263|   32   |
|bitcast_ln94_3_reg_273|   32   |
|     i_0_0_reg_90     |    7   |
|   icmp_ln90_reg_229  |    1   |
|     tmp1_reg_278     |   64   |
|    tmp_1_1_reg_310   |   64   |
|     tmp_1_reg_298    |   64   |
|    tmp_3_1_reg_293   |   64   |
|     tmp_3_reg_283    |   64   |
|    tmp_4_1_reg_316   |   64   |
|     tmp_4_reg_304    |   64   |
|    tmp_5_1_reg_332   |   64   |
|     tmp_5_reg_322    |   64   |
|    tmp_6_1_reg_337   |   64   |
|     tmp_6_reg_327    |   64   |
|    tmp_7_1_reg_347   |   64   |
|     tmp_7_reg_342    |   64   |
|     tmp_s_reg_288    |   64   |
|  zext_ln94_1_reg_243 |   64   |
|   zext_ln94_reg_233  |   64   |
+----------------------+--------+
|         Total        |  1179  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_47 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_47 |  p2  |   2  |   0  |    0   ||    9    |
|    grp_fu_109    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_113    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_116    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_120    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   268  ||  10.614 ||    54   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   116  |    -   |  15054 |  23504 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   54   |
|  Register |    -   |    -   |  1179  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   116  |   10   |  16233 |  23558 |
+-----------+--------+--------+--------+--------+
