Timing Report Max Delay Analysis

SmartTime Version v11.9 SP6
Microsemi Corporation - Microsemi Libero Software Release v11.9 SP6 (Version 11.9.6.7)
Date: Sun Mar 23 23:34:11 2025


Design: Toplevel
Family: ProASIC3
Die: A3P250
Package: 100 VQFP
Temperature Range: 0 - 70 C
Voltage Range: 1.425 - 1.575 V
Speed Grade: STD
Design State: Post-Layout
Data source: Silicon verified
Min Operating Conditions: BEST - 1.575 V - 0 C
Max Operating Conditions: WORST - 1.425 V - 70 C
Using Enhanced Min Delay Analysis
Scenario for Timing Analysis: Primary


-----------------------------------------------------
SUMMARY

Clock Domain:               CLOCK
Period (ns):                25.446
Frequency (MHz):            39.299
Required Period (ns):       31.250
Required Frequency (MHz):   32.000
External Setup (ns):        9.136
Max Clock-To-Out (ns):      20.271

Clock Domain:               ClockDivs_0/clk_800kHz:Q
Period (ns):                35.440
Frequency (MHz):            28.217
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        5.175
Max Clock-To-Out (ns):      16.723

Clock Domain:               FMC_CLK
Period (ns):                12.806
Frequency (MHz):            78.088
Required Period (ns):       18.519
Required Frequency (MHz):   53.999
External Setup (ns):        10.954
Max Clock-To-Out (ns):      18.395

Clock Domain:               Science_0/DAC_SET_0/ADR[1]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               Timing_0/m_time[7]:Q
Period (ns):                13.325
Frequency (MHz):            75.047
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        11.559
Max Clock-To-Out (ns):      N/A

Clock Domain:               Timing_0/s_time[5]:Q
Period (ns):                3.907
Frequency (MHz):            255.951
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        2.784
Max Clock-To-Out (ns):      15.554

Clock Domain:               GPS_FEND_CLKOUT
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       61.095
Required Frequency (MHz):   16.368
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               Timing_0/f_time[1]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       125.000
Required Frequency (MHz):   8.000
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               Timing_0/f_time[2]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       250.000
Required Frequency (MHz):   4.000
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

                            Input to Output
Max Delay (ns):             18.042

END SUMMARY
-----------------------------------------------------

Clock Domain CLOCK

SET Register to Register

Path 1
  From:                  Data_Saving_0/Packet_Saver_0/we:CLK
  To:                    Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull:D
  Delay (ns):            12.363
  Slack (ns):            2.902
  Arrival (ns):          16.500
  Required (ns):         19.402
  Setup (ns):            0.574
  Minimum Period (ns):   25.446

Path 2
  From:                  Data_Saving_0/Packet_Saver_0/we:CLK
  To:                    Data_Saving_0/FPGA_Buffer_0/DFN1C0_full:D
  Delay (ns):            9.916
  Slack (ns):            5.349
  Arrival (ns):          14.053
  Required (ns):         19.402
  Setup (ns):            0.574
  Minimum Period (ns):   20.552

Path 3
  From:                  General_Controller_0/SC_packet[2]:CLK
  To:                    General_Controller_0/SC_packet[63]:D
  Delay (ns):            24.706
  Slack (ns):            5.997
  Arrival (ns):          29.052
  Required (ns):         35.049
  Setup (ns):            0.539
  Minimum Period (ns):   25.253

Path 4
  From:                  General_Controller_0/SC_packet[1]:CLK
  To:                    General_Controller_0/SC_packet[63]:D
  Delay (ns):            24.646
  Slack (ns):            6.052
  Arrival (ns):          28.997
  Required (ns):         35.049
  Setup (ns):            0.539
  Minimum Period (ns):   25.198

Path 5
  From:                  General_Controller_0/SC_packet[0]:CLK
  To:                    General_Controller_0/SC_packet[63]:D
  Delay (ns):            24.488
  Slack (ns):            6.215
  Arrival (ns):          28.834
  Required (ns):         35.049
  Setup (ns):            0.539
  Minimum Period (ns):   25.035


Expanded Path 1
  From: Data_Saving_0/Packet_Saver_0/we:CLK
  To: Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull:D
  data required time                             19.402
  data arrival time                          -   16.500
  slack                                          2.902
  ________________________________________________________
  Data arrival time calculation
  0.000                        CLOCK
               +     0.000          Clock source
  0.000                        CLOCK (f)
               +     0.000          net: CLOCK
  0.000                        CLOCK_pad/U0/U0:PAD (f)
               +     0.688          cell: ADLIB:IOPAD_IN
  0.688                        CLOCK_pad/U0/U0:Y (f)
               +     0.000          net: CLOCK_pad/U0/NET1
  0.688                        CLOCK_pad/U0/U1:YIN (f)
               +     0.040          cell: ADLIB:IOIN_IB
  0.728                        CLOCK_pad/U0/U1:Y (f)
               +     1.903          net: CLOCK_c
  2.631                        CLKINT_0:A (f)
               +     0.767          cell: ADLIB:CLKINT
  3.398                        CLKINT_0:Y (f)
               +     0.739          net: CLKINT_0_Y_0
  4.137                        Data_Saving_0/Packet_Saver_0/we:CLK (f)
               +     0.654          cell: ADLIB:DFN0C1
  4.791                        Data_Saving_0/Packet_Saver_0/we:Q (f)
               +     0.332          net: Data_Saving_0/led2_net_0
  5.123                        Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51:B (f)
               +     0.628          cell: ADLIB:AND2
  5.751                        Data_Saving_0/FPGA_Buffer_0/AND2_44_RNI43Q51:Y (f)
               +     0.408          net: Data_Saving_0/FPGA_Buffer_0/AO1_1_Y
  6.159                        Data_Saving_0/FPGA_Buffer_0/XOR2_14_RNIJ01P1:B (f)
               +     0.631          cell: ADLIB:AND2
  6.790                        Data_Saving_0/FPGA_Buffer_0/XOR2_14_RNIJ01P1:Y (f)
               +     0.334          net: Data_Saving_0/FPGA_Buffer_0/AO1_30_Y
  7.124                        Data_Saving_0/FPGA_Buffer_0/XOR2_49_RNISAET1:B (f)
               +     0.987          cell: ADLIB:XOR2
  8.111                        Data_Saving_0/FPGA_Buffer_0/XOR2_49_RNISAET1:Y (f)
               +     0.815          net: Data_Saving_0/FPGA_Buffer_0/Z_WBINNXTSHIFT[3]_
  8.926                        Data_Saving_0/FPGA_Buffer_0/XNOR2_16:B (f)
               +     0.937          cell: ADLIB:XNOR2
  9.863                        Data_Saving_0/FPGA_Buffer_0/XNOR2_16:Y (r)
               +     0.349          net: Data_Saving_0/FPGA_Buffer_0/XNOR2_16_Y
  10.212                       Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9:B (r)
               +     0.716          cell: ADLIB:AND3
  10.928                       Data_Saving_0/FPGA_Buffer_0/INV_1_RNIM59H9:Y (r)
               +     0.406          net: Data_Saving_0/FPGA_Buffer_0/N_1
  11.334                       Data_Saving_0/FPGA_Buffer_0/HIEFFPLA_INST_0_83336:B (r)
               +     0.902          cell: ADLIB:AOI1D
  12.236                       Data_Saving_0/FPGA_Buffer_0/HIEFFPLA_INST_0_83336:Y (r)
               +     0.334          net: Data_Saving_0/FPGA_Buffer_0/HIEFFPLA_NET_0_88044
  12.570                       Data_Saving_0/FPGA_Buffer_0/HIEFFPLA_INST_0_99046:B (r)
               +     1.001          cell: ADLIB:AX1B
  13.571                       Data_Saving_0/FPGA_Buffer_0/HIEFFPLA_INST_0_99046:Y (f)
               +     0.323          net: Data_Saving_0/FPGA_Buffer_0/HIEFFPLA_NET_0_103737
  13.894                       Data_Saving_0/FPGA_Buffer_0/HIEFFPLA_INST_0_83334:B (f)
               +     0.607          cell: ADLIB:NAND3
  14.501                       Data_Saving_0/FPGA_Buffer_0/HIEFFPLA_INST_0_83334:Y (r)
               +     0.308          net: Data_Saving_0/FPGA_Buffer_0/HIEFFPLA_NET_0_83350
  14.809                       Data_Saving_0/FPGA_Buffer_0/HIEFFPLA_INST_0_83338:A (r)
               +     0.407          cell: ADLIB:AND2
  15.216                       Data_Saving_0/FPGA_Buffer_0/HIEFFPLA_INST_0_83338:Y (r)
               +     0.320          net: Data_Saving_0/FPGA_Buffer_0/HIEFFPLA_NET_0_83348
  15.536                       Data_Saving_0/FPGA_Buffer_0/HIEFFPLA_INST_0_83337:A (r)
               +     0.641          cell: ADLIB:NAND3B
  16.177                       Data_Saving_0/FPGA_Buffer_0/HIEFFPLA_INST_0_83337:Y (r)
               +     0.323          net: Data_Saving_0/FPGA_Buffer_0/HIEFFPLA_NET_0_88043
  16.500                       Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull:D (r)
                                    
  16.500                       data arrival time
  ________________________________________________________
  Data required time calculation
  15.625                       CLOCK
               +     0.000          Clock source
  15.625                       CLOCK (r)
               +     0.000          net: CLOCK
  15.625                       CLOCK_pad/U0/U0:PAD (r)
               +     1.001          cell: ADLIB:IOPAD_IN
  16.626                       CLOCK_pad/U0/U0:Y (r)
               +     0.000          net: CLOCK_pad/U0/NET1
  16.626                       CLOCK_pad/U0/U1:YIN (r)
               +     0.043          cell: ADLIB:IOIN_IB
  16.669                       CLOCK_pad/U0/U1:Y (r)
               +     1.825          net: CLOCK_c
  18.494                       CLKINT_0:A (r)
               +     0.747          cell: ADLIB:CLKINT
  19.241                       CLKINT_0:Y (r)
               +     0.735          net: CLKINT_0_Y_0
  19.976                       Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull:CLK (r)
               -     0.574          Library setup time: ADLIB:DFN1C0
  19.402                       Data_Saving_0/FPGA_Buffer_0/DFN1C0_afull:D
                                    
  19.402                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                  RESET
  To:                    Sensors_0/Accelerometer_0/LSM303AGR_I2C_Interface_0/i2c_addr_1[1]:E
  Delay (ns):            12.997
  Slack (ns):
  Arrival (ns):          12.997
  Required (ns):
  Setup (ns):            0.435
  External Setup (ns):   9.136

Path 2
  From:                  RESET
  To:                    Sensors_0/Accelerometer_0/LSM303AGR_I2C_Interface_0/i2c_addr_1[0]:E
  Delay (ns):            12.655
  Slack (ns):
  Arrival (ns):          12.655
  Required (ns):
  Setup (ns):            0.435
  External Setup (ns):   8.796

Path 3
  From:                  RESET
  To:                    Sensors_0/Accelerometer_0/LSM303AGR_I2C_Interface_0/num_bytes_1[2]:D
  Delay (ns):            12.348
  Slack (ns):
  Arrival (ns):          12.348
  Required (ns):
  Setup (ns):            0.539
  External Setup (ns):   8.573

Path 4
  From:                  RESET
  To:                    Sensors_0/Accelerometer_0/LSM303AGR_I2C_Interface_0/i2c_addr_1[2]:E
  Delay (ns):            12.056
  Slack (ns):
  Arrival (ns):          12.056
  Required (ns):
  Setup (ns):            0.435
  External Setup (ns):   8.174

Path 5
  From:                  RESET
  To:                    Sensors_0/Accelerometer_0/LSM303AGR_I2C_Interface_0/num_bytes_1[1]:D
  Delay (ns):            11.839
  Slack (ns):
  Arrival (ns):          11.839
  Required (ns):
  Setup (ns):            0.574
  External Setup (ns):   8.122


Expanded Path 1
  From: RESET
  To: Sensors_0/Accelerometer_0/LSM303AGR_I2C_Interface_0/i2c_addr_1[1]:E
  data required time                             N/C
  data arrival time                          -   12.997
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        RESET (f)
               +     0.000          net: RESET
  0.000                        RESET_pad/U0/U0:PAD (f)
               +     0.688          cell: ADLIB:IOPAD_IN
  0.688                        RESET_pad/U0/U0:Y (f)
               +     0.000          net: RESET_pad/U0/NET1
  0.688                        RESET_pad/U0/U1:YIN (f)
               +     0.040          cell: ADLIB:IOIN_IB
  0.728                        RESET_pad/U0/U1:Y (f)
               +     1.861          net: RESET_c
  2.589                        CLKINT_1:A (f)
               +     0.767          cell: ADLIB:CLKINT
  3.356                        CLKINT_1:Y (f)
               +     0.702          net: CLKINT_1_Y
  4.058                        Sensors_0/Accelerometer_0/LSM303AGR_I2C_Interface_0/state_RNI9R5F[3]:B (f)
               +     0.647          cell: ADLIB:NAND2B
  4.705                        Sensors_0/Accelerometer_0/LSM303AGR_I2C_Interface_0/state_RNI9R5F[3]:Y (f)
               +     1.890          net: Sensors_0/Accelerometer_0/LSM303AGR_I2C_Interface_0/N_951
  6.595                        Sensors_0/Accelerometer_0/LSM303AGR_I2C_Interface_0/state_RNI20LK[8]:B (f)
               +     0.650          cell: ADLIB:NAND2B
  7.245                        Sensors_0/Accelerometer_0/LSM303AGR_I2C_Interface_0/state_RNI20LK[8]:Y (f)
               +     2.108          net: Sensors_0/Accelerometer_0/LSM303AGR_I2C_Interface_0/N_953
  9.353                        Sensors_0/Accelerometer_0/LSM303AGR_I2C_Interface_0/state_RNIF3S35[8]:B (f)
               +     0.624          cell: ADLIB:NAND3C
  9.977                        Sensors_0/Accelerometer_0/LSM303AGR_I2C_Interface_0/state_RNIF3S35[8]:Y (f)
               +     3.020          net: Sensors_0/Accelerometer_0/LSM303AGR_I2C_Interface_0/un1_reset
  12.997                       Sensors_0/Accelerometer_0/LSM303AGR_I2C_Interface_0/i2c_addr_1[1]:E (f)
                                    
  12.997                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CLOCK
               +     0.000          Clock source
  N/C                          CLOCK (r)
               +     0.000          net: CLOCK
  N/C                          CLOCK_pad/U0/U0:PAD (r)
               +     1.001          cell: ADLIB:IOPAD_IN
  N/C                          CLOCK_pad/U0/U0:Y (r)
               +     0.000          net: CLOCK_pad/U0/NET1
  N/C                          CLOCK_pad/U0/U1:YIN (r)
               +     0.043          cell: ADLIB:IOIN_IB
  N/C                          CLOCK_pad/U0/U1:Y (r)
               +     1.825          net: CLOCK_c
  N/C                          CLKINT_0:A (r)
               +     0.747          cell: ADLIB:CLKINT
  N/C                          CLKINT_0:Y (r)
               +     0.680          net: CLKINT_0_Y_0
  N/C                          Sensors_0/Accelerometer_0/LSM303AGR_I2C_Interface_0/i2c_addr_1[1]:CLK (r)
               -     0.435          Library setup time: ADLIB:DFN1E0
  N/C                          Sensors_0/Accelerometer_0/LSM303AGR_I2C_Interface_0/i2c_addr_1[1]:E


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                  Communications_0/UART_0/tx:CLK
  To:                    SCIENCE_TX
  Delay (ns):            15.929
  Slack (ns):
  Arrival (ns):          20.271
  Required (ns):
  Clock to Out (ns):     20.271

Path 2
  From:                  Science_0/SET_LP_GAIN_0/L2WR:CLK
  To:                    L2WR
  Delay (ns):            15.774
  Slack (ns):
  Arrival (ns):          19.925
  Required (ns):
  Clock to Out (ns):     19.925

Path 3
  From:                  Communications_0/UART_1/tx:CLK
  To:                    UC_UART_RX
  Delay (ns):            15.056
  Slack (ns):
  Arrival (ns):          19.360
  Required (ns):
  Clock to Out (ns):     19.360

Path 4
  From:                  Science_0/SET_LP_GAIN_0/L1WR:CLK
  To:                    L1WR
  Delay (ns):            14.943
  Slack (ns):
  Arrival (ns):          19.092
  Required (ns):
  Clock to Out (ns):     19.092

Path 5
  From:                  Communications_0/UART_0/tx:CLK
  To:                    TOP_UART_TX
  Delay (ns):            14.102
  Slack (ns):
  Arrival (ns):          18.444
  Required (ns):
  Clock to Out (ns):     18.444


Expanded Path 1
  From: Communications_0/UART_0/tx:CLK
  To: SCIENCE_TX
  data required time                             N/C
  data arrival time                          -   20.271
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        CLOCK
               +     0.000          Clock source
  0.000                        CLOCK (r)
               +     0.000          net: CLOCK
  0.000                        CLOCK_pad/U0/U0:PAD (r)
               +     1.001          cell: ADLIB:IOPAD_IN
  1.001                        CLOCK_pad/U0/U0:Y (r)
               +     0.000          net: CLOCK_pad/U0/NET1
  1.001                        CLOCK_pad/U0/U1:YIN (r)
               +     0.043          cell: ADLIB:IOIN_IB
  1.044                        CLOCK_pad/U0/U1:Y (r)
               +     1.825          net: CLOCK_c
  2.869                        CLKINT_0:A (r)
               +     0.747          cell: ADLIB:CLKINT
  3.616                        CLKINT_0:Y (r)
               +     0.726          net: CLKINT_0_Y_0
  4.342                        Communications_0/UART_0/tx:CLK (r)
               +     0.737          cell: ADLIB:DFN1P1
  5.079                        Communications_0/UART_0/tx:Q (f)
               +     0.334          net: Communications_0/UART_0_tx
  5.413                        Communications_0/UART_Ext2uC_Switch_0/ext_rx:A (f)
               +     0.619          cell: ADLIB:MX2
  6.032                        Communications_0/UART_Ext2uC_Switch_0/ext_rx:Y (f)
               +     3.901          net: SCIENCE_TX_c_c
  9.933                        SCIENCE_TX_pad/U0/U1:D (f)
               +     0.659          cell: ADLIB:IOTRI_OB_EB
  10.592                       SCIENCE_TX_pad/U0/U1:DOUT (f)
               +     0.000          net: SCIENCE_TX_pad/U0/NET1
  10.592                       SCIENCE_TX_pad/U0/U0:D (f)
               +     9.679          cell: ADLIB:IOPAD_TRI
  20.271                       SCIENCE_TX_pad/U0/U0:PAD (f)
               +     0.000          net: SCIENCE_TX
  20.271                       SCIENCE_TX (f)
                                    
  20.271                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CLOCK
               +     0.000          Clock source
  N/C                          CLOCK (r)
                                    
  N/C                          SCIENCE_TX (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                  General_Controller_0/Sweep_reset:CLK
  To:                    Data_Saving_0/Packet_Saver_0/data_out[25]/U1:CLR
  Delay (ns):            8.192
  Slack (ns):            7.145
  Arrival (ns):          12.501
  Required (ns):         19.646
  Recovery (ns):         0.297
  Minimum Period (ns):   16.960
  Skew (ns):             -0.009

Path 2
  From:                  General_Controller_0/Sweep_reset:CLK
  To:                    Data_Saving_0/Packet_Saver_0/data_out[17]/U1:CLR
  Delay (ns):            7.948
  Slack (ns):            7.221
  Arrival (ns):          12.257
  Required (ns):         19.478
  Recovery (ns):         0.297
  Minimum Period (ns):   16.808
  Skew (ns):             0.159

Path 3
  From:                  General_Controller_0/Sweep_reset:CLK
  To:                    Data_Saving_0/Packet_Saver_0/data_out[18]/U1:CLR
  Delay (ns):            7.948
  Slack (ns):            7.221
  Arrival (ns):          12.257
  Required (ns):         19.478
  Recovery (ns):         0.297
  Minimum Period (ns):   16.808
  Skew (ns):             0.159

Path 4
  From:                  General_Controller_0/Sweep_reset:CLK
  To:                    Data_Saving_0/Packet_Saver_0/data_out[1]/U1:CLR
  Delay (ns):            8.072
  Slack (ns):            7.265
  Arrival (ns):          12.381
  Required (ns):         19.646
  Recovery (ns):         0.297
  Minimum Period (ns):   16.720
  Skew (ns):             -0.009

Path 5
  From:                  General_Controller_0/Sweep_reset:CLK
  To:                    Data_Saving_0/Packet_Saver_0/data_out[21]/U1:CLR
  Delay (ns):            7.792
  Slack (ns):            7.377
  Arrival (ns):          12.101
  Required (ns):         19.478
  Recovery (ns):         0.297
  Minimum Period (ns):   16.496
  Skew (ns):             0.159


Expanded Path 1
  From: General_Controller_0/Sweep_reset:CLK
  To: Data_Saving_0/Packet_Saver_0/data_out[25]/U1:CLR
  data required time                             19.646
  data arrival time                          -   12.501
  slack                                          7.145
  ________________________________________________________
  Data arrival time calculation
  0.000                        CLOCK
               +     0.000          Clock source
  0.000                        CLOCK (r)
               +     0.000          net: CLOCK
  0.000                        CLOCK_pad/U0/U0:PAD (r)
               +     1.001          cell: ADLIB:IOPAD_IN
  1.001                        CLOCK_pad/U0/U0:Y (r)
               +     0.000          net: CLOCK_pad/U0/NET1
  1.001                        CLOCK_pad/U0/U1:YIN (r)
               +     0.043          cell: ADLIB:IOIN_IB
  1.044                        CLOCK_pad/U0/U1:Y (r)
               +     1.825          net: CLOCK_c
  2.869                        CLKINT_0:A (r)
               +     0.747          cell: ADLIB:CLKINT
  3.616                        CLKINT_0:Y (r)
               +     0.693          net: CLKINT_0_Y_0
  4.309                        General_Controller_0/Sweep_reset:CLK (r)
               +     0.737          cell: ADLIB:DFN1E1
  5.046                        General_Controller_0/Sweep_reset:Q (f)
               +     3.344          net: General_Controller_0_Sweep_reset
  8.390                        OR2_0_0:B (f)
               +     0.650          cell: ADLIB:NAND2B
  9.040                        OR2_0_0:Y (f)
               +     3.461          net: OR2_0_Y_0
  12.501                       Data_Saving_0/Packet_Saver_0/data_out[25]/U1:CLR (f)
                                    
  12.501                       data arrival time
  ________________________________________________________
  Data required time calculation
  15.625                       CLOCK
               +     0.000          Clock source
  15.625                       CLOCK (f)
               +     0.000          net: CLOCK
  15.625                       CLOCK_pad/U0/U0:PAD (f)
               +     0.688          cell: ADLIB:IOPAD_IN
  16.313                       CLOCK_pad/U0/U0:Y (f)
               +     0.000          net: CLOCK_pad/U0/NET1
  16.313                       CLOCK_pad/U0/U1:YIN (f)
               +     0.040          cell: ADLIB:IOIN_IB
  16.353                       CLOCK_pad/U0/U1:Y (f)
               +     1.903          net: CLOCK_c
  18.256                       CLKINT_0:A (f)
               +     0.767          cell: ADLIB:CLKINT
  19.023                       CLKINT_0:Y (f)
               +     0.920          net: CLKINT_0_Y_0
  19.943                       Data_Saving_0/Packet_Saver_0/data_out[25]/U1:CLK (f)
               -     0.297          Library recovery time: ADLIB:DFN0C1
  19.646                       Data_Saving_0/Packet_Saver_0/data_out[25]/U1:CLR
                                    
  19.646                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                  RESET
  To:                    Data_Saving_0/Packet_Saver_0/data_out[25]/U1:CLR
  Delay (ns):            8.017
  Slack (ns):
  Arrival (ns):          8.017
  Required (ns):
  Recovery (ns):         0.297
  External Recovery (ns): 3.996

Path 2
  From:                  RESET
  To:                    Data_Saving_0/Packet_Saver_0/data_out[17]/U1:CLR
  Delay (ns):            7.773
  Slack (ns):
  Arrival (ns):          7.773
  Required (ns):
  Recovery (ns):         0.297
  External Recovery (ns): 3.920

Path 3
  From:                  RESET
  To:                    Data_Saving_0/Packet_Saver_0/data_out[18]/U1:CLR
  Delay (ns):            7.773
  Slack (ns):
  Arrival (ns):          7.773
  Required (ns):
  Recovery (ns):         0.297
  External Recovery (ns): 3.920

Path 4
  From:                  RESET
  To:                    Data_Saving_0/Packet_Saver_0/data_out[1]/U1:CLR
  Delay (ns):            7.897
  Slack (ns):
  Arrival (ns):          7.897
  Required (ns):
  Recovery (ns):         0.297
  External Recovery (ns): 3.876

Path 5
  From:                  RESET
  To:                    Data_Saving_0/Packet_Saver_0/data_out[21]/U1:CLR
  Delay (ns):            7.617
  Slack (ns):
  Arrival (ns):          7.617
  Required (ns):
  Recovery (ns):         0.297
  External Recovery (ns): 3.764


Expanded Path 1
  From: RESET
  To: Data_Saving_0/Packet_Saver_0/data_out[25]/U1:CLR
  data required time                             N/C
  data arrival time                          -   8.017
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        RESET (f)
               +     0.000          net: RESET
  0.000                        RESET_pad/U0/U0:PAD (f)
               +     0.688          cell: ADLIB:IOPAD_IN
  0.688                        RESET_pad/U0/U0:Y (f)
               +     0.000          net: RESET_pad/U0/NET1
  0.688                        RESET_pad/U0/U1:YIN (f)
               +     0.040          cell: ADLIB:IOIN_IB
  0.728                        RESET_pad/U0/U1:Y (f)
               +     1.861          net: RESET_c
  2.589                        CLKINT_1:A (f)
               +     0.767          cell: ADLIB:CLKINT
  3.356                        CLKINT_1:Y (f)
               +     0.692          net: CLKINT_1_Y
  4.048                        OR2_0_0:A (f)
               +     0.508          cell: ADLIB:NAND2B
  4.556                        OR2_0_0:Y (f)
               +     3.461          net: OR2_0_Y_0
  8.017                        Data_Saving_0/Packet_Saver_0/data_out[25]/U1:CLR (f)
                                    
  8.017                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CLOCK
               +     0.000          Clock source
  N/C                          CLOCK (f)
               +     0.000          net: CLOCK
  N/C                          CLOCK_pad/U0/U0:PAD (f)
               +     0.688          cell: ADLIB:IOPAD_IN
  N/C                          CLOCK_pad/U0/U0:Y (f)
               +     0.000          net: CLOCK_pad/U0/NET1
  N/C                          CLOCK_pad/U0/U1:YIN (f)
               +     0.040          cell: ADLIB:IOIN_IB
  N/C                          CLOCK_pad/U0/U1:Y (f)
               +     1.903          net: CLOCK_c
  N/C                          CLKINT_0:A (f)
               +     0.767          cell: ADLIB:CLKINT
  N/C                          CLKINT_0:Y (f)
               +     0.920          net: CLKINT_0_Y_0
  N/C                          Data_Saving_0/Packet_Saver_0/data_out[25]/U1:CLK (f)
               -     0.297          Library recovery time: ADLIB:DFN0C1
  N/C                          Data_Saving_0/Packet_Saver_0/data_out[25]/U1:CLR


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain ClockDivs_0/clk_800kHz:Q

SET Register to Register

Path 1
  From:                  Sensors_0/Gyro_0/I2C_Master_0/scl:CLK
  To:                    Sensors_0/Gyro_0/I2C_Master_0/bitcnt[3]:D
  Delay (ns):            17.001
  Slack (ns):
  Arrival (ns):          19.950
  Required (ns):
  Setup (ns):            0.713
  Minimum Period (ns):   35.440

Path 2
  From:                  Sensors_0/Gyro_0/I2C_Master_0/scl_0:CLK
  To:                    Sensors_0/Gyro_0/I2C_Master_0/bitcnt[3]:D
  Delay (ns):            16.323
  Slack (ns):
  Arrival (ns):          19.272
  Required (ns):
  Setup (ns):            0.713
  Minimum Period (ns):   34.084

Path 3
  From:                  Sensors_0/Gyro_0/I2C_Master_0/scl:CLK
  To:                    Sensors_0/Gyro_0/I2C_Master_0/bitcnt[2]:D
  Delay (ns):            16.303
  Slack (ns):
  Arrival (ns):          19.252
  Required (ns):
  Setup (ns):            0.713
  Minimum Period (ns):   34.012

Path 4
  From:                  Sensors_0/Gyro_0/I2C_Master_0/scl_0:CLK
  To:                    Sensors_0/Gyro_0/I2C_Master_0/bitcnt[2]:D
  Delay (ns):            15.625
  Slack (ns):
  Arrival (ns):          18.574
  Required (ns):
  Setup (ns):            0.713
  Minimum Period (ns):   32.656

Path 5
  From:                  Sensors_0/Accelerometer_0/I2C_Master_0/scl_0:CLK
  To:                    Sensors_0/Accelerometer_0/I2C_Master_0/bitcnt[3]:D
  Delay (ns):            14.512
  Slack (ns):
  Arrival (ns):          17.452
  Required (ns):
  Setup (ns):            0.713
  Minimum Period (ns):   30.422


Expanded Path 1
  From: Sensors_0/Gyro_0/I2C_Master_0/scl:CLK
  To: Sensors_0/Gyro_0/I2C_Master_0/bitcnt[3]:D
  data required time                             N/C
  data arrival time                          -   19.950
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        ClockDivs_0/clk_800kHz:Q
               +     0.000          Clock source
  0.000                        ClockDivs_0/clk_800kHz:Q (r)
               +     1.531          net: ClockDivs_0/clk_800kHz_i
  1.531                        ClockDivs_0/clk_800kHz_RNIT3EB:A (r)
               +     0.718          cell: ADLIB:CLKINT
  2.249                        ClockDivs_0/clk_800kHz_RNIT3EB:Y (r)
               +     0.700          net: ClockDivs_0_clk_800kHz
  2.949                        Sensors_0/Gyro_0/I2C_Master_0/scl:CLK (r)
               +     0.737          cell: ADLIB:DFN1P1
  3.686                        Sensors_0/Gyro_0/I2C_Master_0/scl:Q (f)
               +     3.453          net: GYRO_SCL_c
  7.139                        Sensors_0/Gyro_0/I2C_Master_0/scl_RNI5H8V:B (f)
               +     0.631          cell: ADLIB:AND2
  7.770                        Sensors_0/Gyro_0/I2C_Master_0/scl_RNI5H8V:Y (f)
               +     0.334          net: Sensors_0/Gyro_0/I2C_Master_0/N_436
  8.104                        Sensors_0/Gyro_0/I2C_Master_0/state_RNI9H883[1]:B (f)
               +     0.624          cell: ADLIB:NAND3C
  8.728                        Sensors_0/Gyro_0/I2C_Master_0/state_RNI9H883[1]:Y (f)
               +     0.406          net: Sensors_0/Gyro_0/I2C_Master_0/N_387_1
  9.134                        Sensors_0/Gyro_0/I2C_Master_0/state_RNI3UEN5[0]:B (f)
               +     0.650          cell: ADLIB:AND2B
  9.784                        Sensors_0/Gyro_0/I2C_Master_0/state_RNI3UEN5[0]:Y (r)
               +     5.095          net: Sensors_0/Gyro_0/I2C_Master_0/state_RNI3UEN5[0]
  14.879                       Sensors_0/Gyro_0/I2C_Master_0/un1_bitcnt_I_6:B (r)
               +     0.516          cell: ADLIB:AND2
  15.395                       Sensors_0/Gyro_0/I2C_Master_0/un1_bitcnt_I_6:Y (r)
               +     0.338          net: Sensors_0/Gyro_0/I2C_Master_0/DWACT_ADD_CI_0_g_array_0_1[0]
  15.733                       Sensors_0/Gyro_0/I2C_Master_0/un1_bitcnt_I_20:C (r)
               +     0.767          cell: ADLIB:AO1
  16.500                       Sensors_0/Gyro_0/I2C_Master_0/un1_bitcnt_I_20:Y (r)
               +     0.406          net: Sensors_0/Gyro_0/I2C_Master_0/DWACT_ADD_CI_0_g_array_1[0]
  16.906                       Sensors_0/Gyro_0/I2C_Master_0/un1_bitcnt_I_22:B (r)
               +     0.567          cell: ADLIB:AO1
  17.473                       Sensors_0/Gyro_0/I2C_Master_0/un1_bitcnt_I_22:Y (r)
               +     0.334          net: Sensors_0/Gyro_0/I2C_Master_0/DWACT_ADD_CI_0_g_array_12[0]
  17.807                       Sensors_0/Gyro_0/I2C_Master_0/un1_bitcnt_I_16:C (r)
               +     0.986          cell: ADLIB:XOR3
  18.793                       Sensors_0/Gyro_0/I2C_Master_0/un1_bitcnt_I_16:Y (f)
               +     0.308          net: Sensors_0/Gyro_0/I2C_Master_0/I_16_1
  19.101                       Sensors_0/Gyro_0/I2C_Master_0/bitcnt_RNO[3]:A (f)
               +     0.515          cell: ADLIB:AND2
  19.616                       Sensors_0/Gyro_0/I2C_Master_0/bitcnt_RNO[3]:Y (f)
               +     0.334          net: Sensors_0/Gyro_0/I2C_Master_0/bitcnt_12[3]
  19.950                       Sensors_0/Gyro_0/I2C_Master_0/bitcnt[3]:D (f)
                                    
  19.950                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          ClockDivs_0/clk_800kHz:Q
               +     0.000          Clock source
  N/C                          ClockDivs_0/clk_800kHz:Q (f)
               +     1.471          net: ClockDivs_0/clk_800kHz_i
  N/C                          ClockDivs_0/clk_800kHz_RNIT3EB:A (f)
               +     0.761          cell: ADLIB:CLKINT
  N/C                          ClockDivs_0/clk_800kHz_RNIT3EB:Y (f)
               +     0.711          net: ClockDivs_0_clk_800kHz
  N/C                          Sensors_0/Gyro_0/I2C_Master_0/bitcnt[3]:CLK (f)
               -     0.713          Library setup time: ADLIB:DFN0C1
  N/C                          Sensors_0/Gyro_0/I2C_Master_0/bitcnt[3]:D


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                  RESET
  To:                    Sensors_0/Pressure_Sensor_0/I2C_Master_0/next_state[2]:E
  Delay (ns):            7.511
  Slack (ns):
  Arrival (ns):          7.511
  Required (ns):
  Setup (ns):            0.608
  External Setup (ns):   5.175

Path 2
  From:                  RESET
  To:                    Sensors_0/Pressure_Sensor_0/I2C_Master_0/next_state[0]:E
  Delay (ns):            7.511
  Slack (ns):
  Arrival (ns):          7.511
  Required (ns):
  Setup (ns):            0.608
  External Setup (ns):   5.175

Path 3
  From:                  RESET
  To:                    Sensors_0/Pressure_Sensor_0/I2C_Master_0/next_state[1]:E
  Delay (ns):            7.511
  Slack (ns):
  Arrival (ns):          7.511
  Required (ns):
  Setup (ns):            0.608
  External Setup (ns):   5.170

Path 4
  From:                  RESET
  To:                    Sensors_0/Accelerometer_0/I2C_Master_0/next_state[0]:E
  Delay (ns):            7.082
  Slack (ns):
  Arrival (ns):          7.082
  Required (ns):
  Setup (ns):            0.608
  External Setup (ns):   4.734

Path 5
  From:                  PRESSURE_SDA
  To:                    Sensors_0/Pressure_Sensor_0/I2C_Master_0/next_state[2]:E
  Delay (ns):            7.040
  Slack (ns):
  Arrival (ns):          7.040
  Required (ns):
  Setup (ns):            0.608
  External Setup (ns):   4.704


Expanded Path 1
  From: RESET
  To: Sensors_0/Pressure_Sensor_0/I2C_Master_0/next_state[2]:E
  data required time                             N/C
  data arrival time                          -   7.511
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        RESET (r)
               +     0.000          net: RESET
  0.000                        RESET_pad/U0/U0:PAD (r)
               +     1.001          cell: ADLIB:IOPAD_IN
  1.001                        RESET_pad/U0/U0:Y (r)
               +     0.000          net: RESET_pad/U0/NET1
  1.001                        RESET_pad/U0/U1:YIN (r)
               +     0.043          cell: ADLIB:IOIN_IB
  1.044                        RESET_pad/U0/U1:Y (r)
               +     1.789          net: RESET_c
  2.833                        CLKINT_1:A (r)
               +     0.747          cell: ADLIB:CLKINT
  3.580                        CLKINT_1:Y (r)
               +     0.715          net: CLKINT_1_Y
  4.295                        Sensors_0/Pressure_Sensor_0/I2C_Master_0/state_RNI641B1[4]:B (r)
               +     0.386          cell: ADLIB:NOR2A
  4.681                        Sensors_0/Pressure_Sensor_0/I2C_Master_0/state_RNI641B1[4]:Y (f)
               +     1.688          net: Sensors_0/Pressure_Sensor_0/I2C_Master_0/N_161
  6.369                        Sensors_0/Pressure_Sensor_0/I2C_Master_0/state_RNI7TR34[4]:C (f)
               +     0.706          cell: ADLIB:AO1
  7.075                        Sensors_0/Pressure_Sensor_0/I2C_Master_0/state_RNI7TR34[4]:Y (f)
               +     0.436          net: Sensors_0/Pressure_Sensor_0/I2C_Master_0/N_47
  7.511                        Sensors_0/Pressure_Sensor_0/I2C_Master_0/next_state[2]:E (f)
                                    
  7.511                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          ClockDivs_0/clk_800kHz:Q
               +     0.000          Clock source
  N/C                          ClockDivs_0/clk_800kHz:Q (f)
               +     1.471          net: ClockDivs_0/clk_800kHz_i
  N/C                          ClockDivs_0/clk_800kHz_RNIT3EB:A (f)
               +     0.761          cell: ADLIB:CLKINT
  N/C                          ClockDivs_0/clk_800kHz_RNIT3EB:Y (f)
               +     0.712          net: ClockDivs_0_clk_800kHz
  N/C                          Sensors_0/Pressure_Sensor_0/I2C_Master_0/next_state[2]:CLK (f)
               -     0.608          Library setup time: ADLIB:DFN0E1
  N/C                          Sensors_0/Pressure_Sensor_0/I2C_Master_0/next_state[2]:E


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                  Sensors_0/Accelerometer_0/I2C_Master_0/sda_cl_2:CLK
  To:                    ACCE_SDA
  Delay (ns):            13.789
  Slack (ns):
  Arrival (ns):          16.723
  Required (ns):
  Clock to Out (ns):     16.723

Path 2
  From:                  Sensors_0/Gyro_0/I2C_Master_0/sda_cl_2:CLK
  To:                    GYRO_SDA
  Delay (ns):            13.761
  Slack (ns):
  Arrival (ns):          16.691
  Required (ns):
  Clock to Out (ns):     16.691

Path 3
  From:                  Sensors_0/Accelerometer_0/I2C_Master_0/sda_cl_1:CLK
  To:                    ACCE_SDA
  Delay (ns):            13.754
  Slack (ns):
  Arrival (ns):          16.684
  Required (ns):
  Clock to Out (ns):     16.684

Path 4
  From:                  Sensors_0/Gyro_0/I2C_Master_0/sda_cl:CLK
  To:                    GYRO_SDA
  Delay (ns):            13.720
  Slack (ns):
  Arrival (ns):          16.654
  Required (ns):
  Clock to Out (ns):     16.654

Path 5
  From:                  Sensors_0/Accelerometer_0/I2C_Master_0/scl:CLK
  To:                    ACCE_SCL
  Delay (ns):            13.673
  Slack (ns):
  Arrival (ns):          16.613
  Required (ns):
  Clock to Out (ns):     16.613


Expanded Path 1
  From: Sensors_0/Accelerometer_0/I2C_Master_0/sda_cl_2:CLK
  To: ACCE_SDA
  data required time                             N/C
  data arrival time                          -   16.723
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        ClockDivs_0/clk_800kHz:Q
               +     0.000          Clock source
  0.000                        ClockDivs_0/clk_800kHz:Q (f)
               +     1.471          net: ClockDivs_0/clk_800kHz_i
  1.471                        ClockDivs_0/clk_800kHz_RNIT3EB:A (f)
               +     0.761          cell: ADLIB:CLKINT
  2.232                        ClockDivs_0/clk_800kHz_RNIT3EB:Y (f)
               +     0.702          net: ClockDivs_0_clk_800kHz
  2.934                        Sensors_0/Accelerometer_0/I2C_Master_0/sda_cl_2:CLK (f)
               +     0.527          cell: ADLIB:DFN0E0P1
  3.461                        Sensors_0/Accelerometer_0/I2C_Master_0/sda_cl_2:Q (r)
               +     0.323          net: Sensors_0/Accelerometer_0/I2C_Master_0/sda_cl_2
  3.784                        Sensors_0/Accelerometer_0/I2C_Master_0/sda_cl_1_RNIBFPP:C (r)
               +     0.751          cell: ADLIB:AND3
  4.535                        Sensors_0/Accelerometer_0/I2C_Master_0/sda_cl_1_RNIBFPP:Y (r)
               +     1.862          net: sda_cl_1_RNIBFPP
  6.397                        ACCE_SDA_pad/U0/U1:E (r)
               +     0.468          cell: ADLIB:IOBI_IB_OB_EB
  6.865                        ACCE_SDA_pad/U0/U1:EOUT (r)
               +     0.000          net: ACCE_SDA_pad/U0/NET2
  6.865                        ACCE_SDA_pad/U0/U0:E (r)
               +     9.858          cell: ADLIB:IOPAD_BI
  16.723                       ACCE_SDA_pad/U0/U0:PAD (f)
               +     0.000          net: ACCE_SDA
  16.723                       ACCE_SDA (f)
                                    
  16.723                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          ClockDivs_0/clk_800kHz:Q
               +     0.000          Clock source
  N/C                          ClockDivs_0/clk_800kHz:Q (r)
                                    
  N/C                          ACCE_SDA (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                  RESET
  To:                    Sensors_0/Pressure_Sensor_0/I2C_Master_0/state[3]:CLR
  Delay (ns):            4.126
  Slack (ns):
  Arrival (ns):          4.126
  Required (ns):
  Recovery (ns):         0.297
  External Recovery (ns): 1.467

Path 2
  From:                  RESET
  To:                    Sensors_0/Pressure_Sensor_0/I2C_Master_0/bitcnt[1]:PRE
  Delay (ns):            4.103
  Slack (ns):
  Arrival (ns):          4.103
  Required (ns):
  Recovery (ns):         0.297
  External Recovery (ns): 1.462

Path 3
  From:                  RESET
  To:                    Sensors_0/Pressure_Sensor_0/I2C_Master_0/state[7]:CLR
  Delay (ns):            4.131
  Slack (ns):
  Arrival (ns):          4.131
  Required (ns):
  Recovery (ns):         0.297
  External Recovery (ns): 1.461

Path 4
  From:                  RESET
  To:                    Sensors_0/Pressure_Sensor_0/I2C_Master_0/byte_cnt[0]:CLR
  Delay (ns):            4.131
  Slack (ns):
  Arrival (ns):          4.131
  Required (ns):
  Recovery (ns):         0.297
  External Recovery (ns): 1.461

Path 5
  From:                  RESET
  To:                    Sensors_0/Pressure_Sensor_0/I2C_Master_0/scl:PRE
  Delay (ns):            4.108
  Slack (ns):
  Arrival (ns):          4.108
  Required (ns):
  Recovery (ns):         0.297
  External Recovery (ns): 1.460


Expanded Path 1
  From: RESET
  To: Sensors_0/Pressure_Sensor_0/I2C_Master_0/state[3]:CLR
  data required time                             N/C
  data arrival time                          -   4.126
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        RESET (f)
               +     0.000          net: RESET
  0.000                        RESET_pad/U0/U0:PAD (f)
               +     0.688          cell: ADLIB:IOPAD_IN
  0.688                        RESET_pad/U0/U0:Y (f)
               +     0.000          net: RESET_pad/U0/NET1
  0.688                        RESET_pad/U0/U1:YIN (f)
               +     0.040          cell: ADLIB:IOIN_IB
  0.728                        RESET_pad/U0/U1:Y (f)
               +     1.861          net: RESET_c
  2.589                        CLKINT_1:A (f)
               +     0.767          cell: ADLIB:CLKINT
  3.356                        CLKINT_1:Y (f)
               +     0.770          net: CLKINT_1_Y
  4.126                        Sensors_0/Pressure_Sensor_0/I2C_Master_0/state[3]:CLR (f)
                                    
  4.126                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          ClockDivs_0/clk_800kHz:Q
               +     0.000          Clock source
  N/C                          ClockDivs_0/clk_800kHz:Q (f)
               +     1.471          net: ClockDivs_0/clk_800kHz_i
  N/C                          ClockDivs_0/clk_800kHz_RNIT3EB:A (f)
               +     0.761          cell: ADLIB:CLKINT
  N/C                          ClockDivs_0/clk_800kHz_RNIT3EB:Y (f)
               +     0.724          net: ClockDivs_0_clk_800kHz
  N/C                          Sensors_0/Pressure_Sensor_0/I2C_Master_0/state[3]:CLK (f)
               -     0.297          Library recovery time: ADLIB:DFN0C1
  N/C                          Sensors_0/Pressure_Sensor_0/I2C_Master_0/state[3]:CLR


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain FMC_CLK

SET Register to Register

Path 1
  From:                  Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty:CLK
  To:                    Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty:D
  Delay (ns):            12.232
  Slack (ns):            5.713
  Arrival (ns):          16.492
  Required (ns):         22.205
  Setup (ns):            0.574
  Minimum Period (ns):   12.806

Path 2
  From:                  Data_Saving_0/FPGA_Buffer_0/\\DFN1C0_MEM_RADDR[0]\\:CLK
  To:                    Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty:D
  Delay (ns):            11.444
  Slack (ns):            6.513
  Arrival (ns):          15.692
  Required (ns):         22.205
  Setup (ns):            0.574
  Minimum Period (ns):   12.006

Path 3
  From:                  Data_Saving_0/FPGA_Buffer_0/\\DFN1C0_WGRYSYNC[6]\\:CLK
  To:                    Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty:D
  Delay (ns):            11.311
  Slack (ns):            6.569
  Arrival (ns):          15.636
  Required (ns):         22.205
  Setup (ns):            0.574
  Minimum Period (ns):   11.950

Path 4
  From:                  Data_Saving_0/FPGA_Buffer_0/\\DFN1C0_WGRYSYNC[3]\\:CLK
  To:                    Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty:D
  Delay (ns):            11.271
  Slack (ns):            6.609
  Arrival (ns):          15.596
  Required (ns):         22.205
  Setup (ns):            0.574
  Minimum Period (ns):   11.910

Path 5
  From:                  Data_Saving_0/FPGA_Buffer_0/\\DFN1C0_WGRYSYNC[4]\\:CLK
  To:                    Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty:D
  Delay (ns):            11.019
  Slack (ns):            6.861
  Arrival (ns):          15.344
  Required (ns):         22.205
  Setup (ns):            0.574
  Minimum Period (ns):   11.658


Expanded Path 1
  From: Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty:CLK
  To: Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty:D
  data required time                             22.205
  data arrival time                          -   16.492
  slack                                          5.713
  ________________________________________________________
  Data arrival time calculation
  0.000                        FMC_CLK
               +     0.000          Clock source
  0.000                        FMC_CLK (r)
               +     0.000          net: FMC_CLK
  0.000                        FMC_CLK_pad/U0/U0:PAD (r)
               +     1.001          cell: ADLIB:IOPAD_IN
  1.001                        FMC_CLK_pad/U0/U0:Y (r)
               +     0.000          net: FMC_CLK_pad/U0/NET1
  1.001                        FMC_CLK_pad/U0/U1:YIN (r)
               +     0.043          cell: ADLIB:IOIN_IB
  1.044                        FMC_CLK_pad/U0/U1:Y (r)
               +     1.785          net: FMC_CLK_c
  2.829                        CLKINT_2:A (r)
               +     0.747          cell: ADLIB:CLKINT
  3.576                        CLKINT_2:Y (r)
               +     0.684          net: CLKINT_2_Y
  4.260                        Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty:CLK (r)
               +     0.581          cell: ADLIB:DFN1P0
  4.841                        Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty:Q (r)
               +     0.308          net: Data_Saving_0/FPGA_Buffer_0/empty
  5.149                        Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE:A (r)
               +     0.515          cell: ADLIB:AND2A
  5.664                        Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE:Y (f)
               +     0.369          net: Data_Saving_0/FPGA_Buffer_0/MEMRENEG
  6.033                        Data_Saving_0/FPGA_Buffer_0/AND2_61:B (f)
               +     0.631          cell: ADLIB:AND2
  6.664                        Data_Saving_0/FPGA_Buffer_0/AND2_61:Y (f)
               +     0.334          net: Data_Saving_0/FPGA_Buffer_0/AND2_61_Y
  6.998                        Data_Saving_0/FPGA_Buffer_0/AO1_17:B (f)
               +     0.631          cell: ADLIB:AND2
  7.629                        Data_Saving_0/FPGA_Buffer_0/AO1_17:Y (f)
               +     0.334          net: Data_Saving_0/FPGA_Buffer_0/AO1_17_Y
  7.963                        Data_Saving_0/FPGA_Buffer_0/AO1_18:C (f)
               +     0.681          cell: ADLIB:AND3
  8.644                        Data_Saving_0/FPGA_Buffer_0/AO1_18:Y (f)
               +     0.451          net: Data_Saving_0/FPGA_Buffer_0/AO1_18_Y
  9.095                        Data_Saving_0/FPGA_Buffer_0/AO1_0:B (f)
               +     0.628          cell: ADLIB:AND2
  9.723                        Data_Saving_0/FPGA_Buffer_0/AO1_0:Y (f)
               +     0.670          net: Data_Saving_0/FPGA_Buffer_0/AO1_0_Y
  10.393                       Data_Saving_0/FPGA_Buffer_0/\\XOR2_RBINNXTSHIFT[6]\\:B (f)
               +     0.987          cell: ADLIB:XOR2
  11.380                       Data_Saving_0/FPGA_Buffer_0/\\XOR2_RBINNXTSHIFT[6]\\:Y (f)
               +     0.429          net: Data_Saving_0/FPGA_Buffer_0/Z_RBINNXTSHIFT[6]_
  11.809                       Data_Saving_0/FPGA_Buffer_0/XNOR2_20:A (f)
               +     0.488          cell: ADLIB:XNOR2
  12.297                       Data_Saving_0/FPGA_Buffer_0/XNOR2_20:Y (r)
               +     0.332          net: Data_Saving_0/FPGA_Buffer_0/XNOR2_20_Y
  12.629                       Data_Saving_0/FPGA_Buffer_0/AND3_5:B (r)
               +     0.716          cell: ADLIB:AND3
  13.345                       Data_Saving_0/FPGA_Buffer_0/AND3_5:Y (r)
               +     0.343          net: Data_Saving_0/FPGA_Buffer_0/AND3_5_Y
  13.688                       Data_Saving_0/FPGA_Buffer_0/AND3_7:C (r)
               +     0.666          cell: ADLIB:AND3
  14.354                       Data_Saving_0/FPGA_Buffer_0/AND3_7:Y (r)
               +     1.173          net: Data_Saving_0/FPGA_Buffer_0/AND3_7_Y
  15.527                       Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT:C (r)
               +     0.645          cell: ADLIB:XA1A
  16.172                       Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT:Y (r)
               +     0.320          net: Data_Saving_0/FPGA_Buffer_0/EMPTYINT
  16.492                       Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty:D (r)
                                    
  16.492                       data arrival time
  ________________________________________________________
  Data required time calculation
  18.519                       FMC_CLK
               +     0.000          Clock source
  18.519                       FMC_CLK (r)
               +     0.000          net: FMC_CLK
  18.519                       FMC_CLK_pad/U0/U0:PAD (r)
               +     1.001          cell: ADLIB:IOPAD_IN
  19.520                       FMC_CLK_pad/U0/U0:Y (r)
               +     0.000          net: FMC_CLK_pad/U0/NET1
  19.520                       FMC_CLK_pad/U0/U1:YIN (r)
               +     0.043          cell: ADLIB:IOIN_IB
  19.563                       FMC_CLK_pad/U0/U1:Y (r)
               +     1.785          net: FMC_CLK_c
  21.348                       CLKINT_2:A (r)
               +     0.747          cell: ADLIB:CLKINT
  22.095                       CLKINT_2:Y (r)
               +     0.684          net: CLKINT_2_Y
  22.779                       Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty:CLK (r)
               -     0.574          Library setup time: ADLIB:DFN1P0
  22.205                       Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty:D
                                    
  22.205                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                  FMC_NOE
  To:                    Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty:D
  Delay (ns):            14.640
  Slack (ns):
  Arrival (ns):          14.640
  Required (ns):
  Setup (ns):            0.574
  External Setup (ns):   10.954

Path 2
  From:                  FMC_NOE
  To:                    Data_Saving_0/FPGA_Buffer_0/\\DFN1C0_RGRY[9]\\:D
  Delay (ns):            13.288
  Slack (ns):
  Arrival (ns):          13.288
  Required (ns):
  Setup (ns):            0.539
  External Setup (ns):   9.554

Path 3
  From:                  FMC_NOE
  To:                    Data_Saving_0/FPGA_Buffer_0/\\DFN1C0_RGRY[10]\\:D
  Delay (ns):            12.835
  Slack (ns):
  Arrival (ns):          12.835
  Required (ns):
  Setup (ns):            0.539
  External Setup (ns):   9.112

Path 4
  From:                  FMC_NOE
  To:                    Data_Saving_0/FPGA_Buffer_0/\\DFN1C0_RGRY[5]\\:D
  Delay (ns):            12.216
  Slack (ns):
  Arrival (ns):          12.216
  Required (ns):
  Setup (ns):            0.539
  External Setup (ns):   8.489

Path 5
  From:                  FMC_NOE
  To:                    Data_Saving_0/FPGA_Buffer_0/\\DFN1C0_RGRY[7]\\:D
  Delay (ns):            11.746
  Slack (ns):
  Arrival (ns):          11.746
  Required (ns):
  Setup (ns):            0.539
  External Setup (ns):   8.019


Expanded Path 1
  From: FMC_NOE
  To: Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty:D
  data required time                             N/C
  data arrival time                          -   14.640
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        FMC_NOE (f)
               +     0.000          net: FMC_NOE
  0.000                        FMC_NOE_pad/U0/U0:PAD (f)
               +     0.688          cell: ADLIB:IOPAD_IN
  0.688                        FMC_NOE_pad/U0/U0:Y (f)
               +     0.000          net: FMC_NOE_pad/U0/NET1
  0.688                        FMC_NOE_pad/U0/U1:YIN (f)
               +     0.040          cell: ADLIB:IOIN_IB
  0.728                        FMC_NOE_pad/U0/U1:Y (f)
               +     2.453          net: FMC_NOE_c
  3.181                        Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE:B (f)
               +     0.631          cell: ADLIB:AND2A
  3.812                        Data_Saving_0/FPGA_Buffer_0/AND2_MEMORYRE:Y (f)
               +     0.369          net: Data_Saving_0/FPGA_Buffer_0/MEMRENEG
  4.181                        Data_Saving_0/FPGA_Buffer_0/AND2_61:B (f)
               +     0.631          cell: ADLIB:AND2
  4.812                        Data_Saving_0/FPGA_Buffer_0/AND2_61:Y (f)
               +     0.334          net: Data_Saving_0/FPGA_Buffer_0/AND2_61_Y
  5.146                        Data_Saving_0/FPGA_Buffer_0/AO1_17:B (f)
               +     0.631          cell: ADLIB:AND2
  5.777                        Data_Saving_0/FPGA_Buffer_0/AO1_17:Y (f)
               +     0.334          net: Data_Saving_0/FPGA_Buffer_0/AO1_17_Y
  6.111                        Data_Saving_0/FPGA_Buffer_0/AO1_18:C (f)
               +     0.681          cell: ADLIB:AND3
  6.792                        Data_Saving_0/FPGA_Buffer_0/AO1_18:Y (f)
               +     0.451          net: Data_Saving_0/FPGA_Buffer_0/AO1_18_Y
  7.243                        Data_Saving_0/FPGA_Buffer_0/AO1_0:B (f)
               +     0.628          cell: ADLIB:AND2
  7.871                        Data_Saving_0/FPGA_Buffer_0/AO1_0:Y (f)
               +     0.670          net: Data_Saving_0/FPGA_Buffer_0/AO1_0_Y
  8.541                        Data_Saving_0/FPGA_Buffer_0/\\XOR2_RBINNXTSHIFT[6]\\:B (f)
               +     0.987          cell: ADLIB:XOR2
  9.528                        Data_Saving_0/FPGA_Buffer_0/\\XOR2_RBINNXTSHIFT[6]\\:Y (f)
               +     0.429          net: Data_Saving_0/FPGA_Buffer_0/Z_RBINNXTSHIFT[6]_
  9.957                        Data_Saving_0/FPGA_Buffer_0/XNOR2_20:A (f)
               +     0.488          cell: ADLIB:XNOR2
  10.445                       Data_Saving_0/FPGA_Buffer_0/XNOR2_20:Y (r)
               +     0.332          net: Data_Saving_0/FPGA_Buffer_0/XNOR2_20_Y
  10.777                       Data_Saving_0/FPGA_Buffer_0/AND3_5:B (r)
               +     0.716          cell: ADLIB:AND3
  11.493                       Data_Saving_0/FPGA_Buffer_0/AND3_5:Y (r)
               +     0.343          net: Data_Saving_0/FPGA_Buffer_0/AND3_5_Y
  11.836                       Data_Saving_0/FPGA_Buffer_0/AND3_7:C (r)
               +     0.666          cell: ADLIB:AND3
  12.502                       Data_Saving_0/FPGA_Buffer_0/AND3_7:Y (r)
               +     1.173          net: Data_Saving_0/FPGA_Buffer_0/AND3_7_Y
  13.675                       Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT:C (r)
               +     0.645          cell: ADLIB:XA1A
  14.320                       Data_Saving_0/FPGA_Buffer_0/AND2_EMPTYINT:Y (r)
               +     0.320          net: Data_Saving_0/FPGA_Buffer_0/EMPTYINT
  14.640                       Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty:D (r)
                                    
  14.640                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          FMC_CLK
               +     0.000          Clock source
  N/C                          FMC_CLK (r)
               +     0.000          net: FMC_CLK
  N/C                          FMC_CLK_pad/U0/U0:PAD (r)
               +     1.001          cell: ADLIB:IOPAD_IN
  N/C                          FMC_CLK_pad/U0/U0:Y (r)
               +     0.000          net: FMC_CLK_pad/U0/NET1
  N/C                          FMC_CLK_pad/U0/U1:YIN (r)
               +     0.043          cell: ADLIB:IOIN_IB
  N/C                          FMC_CLK_pad/U0/U1:Y (r)
               +     1.785          net: FMC_CLK_c
  N/C                          CLKINT_2:A (r)
               +     0.747          cell: ADLIB:CLKINT
  N/C                          CLKINT_2:Y (r)
               +     0.684          net: CLKINT_2_Y
  N/C                          Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty:CLK (r)
               -     0.574          Library setup time: ADLIB:DFN1P0
  N/C                          Data_Saving_0/FPGA_Buffer_0/DFN1P0_empty:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                  Data_Saving_0/FPGA_Buffer_0/\\DFN1E1C0_data_out[4]\\/U1:CLK
  To:                    FMC_DA[4]
  Delay (ns):            14.140
  Slack (ns):
  Arrival (ns):          18.395
  Required (ns):
  Clock to Out (ns):     18.395

Path 2
  From:                  Data_Saving_0/FPGA_Buffer_0/\\DFN1E1C0_data_out[7]\\/U1:CLK
  To:                    FMC_DA[7]
  Delay (ns):            13.195
  Slack (ns):
  Arrival (ns):          17.450
  Required (ns):
  Clock to Out (ns):     17.450

Path 3
  From:                  Data_Saving_0/FPGA_Buffer_0/\\DFN1E1C0_data_out[1]\\/U1:CLK
  To:                    FMC_DA[1]
  Delay (ns):            13.137
  Slack (ns):
  Arrival (ns):          17.399
  Required (ns):
  Clock to Out (ns):     17.399

Path 4
  From:                  Data_Saving_0/FPGA_Buffer_0/\\DFN1E1C0_data_out[6]\\/U1:CLK
  To:                    FMC_DA[6]
  Delay (ns):            12.805
  Slack (ns):
  Arrival (ns):          17.063
  Required (ns):
  Clock to Out (ns):     17.063

Path 5
  From:                  Data_Saving_0/FPGA_Buffer_0/\\DFN1E1C0_data_out[3]\\/U1:CLK
  To:                    FMC_DA[3]
  Delay (ns):            12.759
  Slack (ns):
  Arrival (ns):          17.022
  Required (ns):
  Clock to Out (ns):     17.022


Expanded Path 1
  From: Data_Saving_0/FPGA_Buffer_0/\\DFN1E1C0_data_out[4]\\/U1:CLK
  To: FMC_DA[4]
  data required time                             N/C
  data arrival time                          -   18.395
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        FMC_CLK
               +     0.000          Clock source
  0.000                        FMC_CLK (r)
               +     0.000          net: FMC_CLK
  0.000                        FMC_CLK_pad/U0/U0:PAD (r)
               +     1.001          cell: ADLIB:IOPAD_IN
  1.001                        FMC_CLK_pad/U0/U0:Y (r)
               +     0.000          net: FMC_CLK_pad/U0/NET1
  1.001                        FMC_CLK_pad/U0/U1:YIN (r)
               +     0.043          cell: ADLIB:IOIN_IB
  1.044                        FMC_CLK_pad/U0/U1:Y (r)
               +     1.785          net: FMC_CLK_c
  2.829                        CLKINT_2:A (r)
               +     0.747          cell: ADLIB:CLKINT
  3.576                        CLKINT_2:Y (r)
               +     0.679          net: CLKINT_2_Y
  4.255                        Data_Saving_0/FPGA_Buffer_0/\\DFN1E1C0_data_out[4]\\/U1:CLK (r)
               +     0.737          cell: ADLIB:DFN1C0
  4.992                        Data_Saving_0/FPGA_Buffer_0/\\DFN1E1C0_data_out[4]\\/U1:Q (f)
               +     2.489          net: FMC_DA_c[4]
  7.481                        FMC_DA_pad[4]/U0/U1:D (f)
               +     0.659          cell: ADLIB:IOTRI_OB_EB
  8.140                        FMC_DA_pad[4]/U0/U1:DOUT (f)
               +     0.000          net: FMC_DA_pad[4]/U0/NET1
  8.140                        FMC_DA_pad[4]/U0/U0:D (f)
               +    10.255          cell: ADLIB:IOPAD_TRI
  18.395                       FMC_DA_pad[4]/U0/U0:PAD (f)
               +     0.000          net: FMC_DA[4]
  18.395                       FMC_DA[4] (f)
                                    
  18.395                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          FMC_CLK
               +     0.000          Clock source
  N/C                          FMC_CLK (r)
                                    
  N/C                          FMC_DA[4] (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                  Data_Saving_0/FPGA_Buffer_0/DFN1C0_READ_RESET_P_0:CLK
  To:                    Data_Saving_0/FPGA_Buffer_0/\\DFN1C0_RGRY[5]\\:CLR
  Delay (ns):            4.506
  Slack (ns):            13.657
  Arrival (ns):          8.831
  Required (ns):         22.488
  Recovery (ns):         0.297
  Minimum Period (ns):   4.862
  Skew (ns):             0.059

Path 2
  From:                  Data_Saving_0/FPGA_Buffer_0/DFN1C0_READ_RESET_P_0:CLK
  To:                    Data_Saving_0/FPGA_Buffer_0/\\DFN1C0_RGRY[2]\\:CLR
  Delay (ns):            4.222
  Slack (ns):            13.919
  Arrival (ns):          8.547
  Required (ns):         22.466
  Recovery (ns):         0.297
  Minimum Period (ns):   4.600
  Skew (ns):             0.081

Path 3
  From:                  Data_Saving_0/FPGA_Buffer_0/DFN1C0_READ_RESET_P_0:CLK
  To:                    Data_Saving_0/FPGA_Buffer_0/\\DFN1C0_RGRY[6]\\:CLR
  Delay (ns):            3.424
  Slack (ns):            14.745
  Arrival (ns):          7.749
  Required (ns):         22.494
  Recovery (ns):         0.297
  Minimum Period (ns):   3.774
  Skew (ns):             0.053

Path 4
  From:                  Data_Saving_0/FPGA_Buffer_0/DFN1C0_READ_RESET_P:CLK
  To:                    Data_Saving_0/FPGA_Buffer_0/\\DFN1C0_MEM_RADDR[1]\\:CLR
  Delay (ns):            3.372
  Slack (ns):            14.785
  Arrival (ns):          7.697
  Required (ns):         22.482
  Recovery (ns):         0.297
  Minimum Period (ns):   3.734
  Skew (ns):             0.065

Path 5
  From:                  Data_Saving_0/FPGA_Buffer_0/DFN1C0_READ_RESET_P:CLK
  To:                    Data_Saving_0/FPGA_Buffer_0/\\DFN1C0_WGRYSYNC[1]\\:CLR
  Delay (ns):            3.217
  Slack (ns):            14.942
  Arrival (ns):          7.542
  Required (ns):         22.484
  Recovery (ns):         0.297
  Minimum Period (ns):   3.577
  Skew (ns):             0.063


Expanded Path 1
  From: Data_Saving_0/FPGA_Buffer_0/DFN1C0_READ_RESET_P_0:CLK
  To: Data_Saving_0/FPGA_Buffer_0/\\DFN1C0_RGRY[5]\\:CLR
  data required time                             22.488
  data arrival time                          -   8.831
  slack                                          13.657
  ________________________________________________________
  Data arrival time calculation
  0.000                        FMC_CLK
               +     0.000          Clock source
  0.000                        FMC_CLK (r)
               +     0.000          net: FMC_CLK
  0.000                        FMC_CLK_pad/U0/U0:PAD (r)
               +     1.001          cell: ADLIB:IOPAD_IN
  1.001                        FMC_CLK_pad/U0/U0:Y (r)
               +     0.000          net: FMC_CLK_pad/U0/NET1
  1.001                        FMC_CLK_pad/U0/U1:YIN (r)
               +     0.043          cell: ADLIB:IOIN_IB
  1.044                        FMC_CLK_pad/U0/U1:Y (r)
               +     1.785          net: FMC_CLK_c
  2.829                        CLKINT_2:A (r)
               +     0.747          cell: ADLIB:CLKINT
  3.576                        CLKINT_2:Y (r)
               +     0.749          net: CLKINT_2_Y
  4.325                        Data_Saving_0/FPGA_Buffer_0/DFN1C0_READ_RESET_P_0:CLK (r)
               +     0.581          cell: ADLIB:DFN1C0
  4.906                        Data_Saving_0/FPGA_Buffer_0/DFN1C0_READ_RESET_P_0:Q (r)
               +     3.925          net: Data_Saving_0/FPGA_Buffer_0/READ_RESET_P_0
  8.831                        Data_Saving_0/FPGA_Buffer_0/\\DFN1C0_RGRY[5]\\:CLR (r)
                                    
  8.831                        data arrival time
  ________________________________________________________
  Data required time calculation
  18.519                       FMC_CLK
               +     0.000          Clock source
  18.519                       FMC_CLK (r)
               +     0.000          net: FMC_CLK
  18.519                       FMC_CLK_pad/U0/U0:PAD (r)
               +     1.001          cell: ADLIB:IOPAD_IN
  19.520                       FMC_CLK_pad/U0/U0:Y (r)
               +     0.000          net: FMC_CLK_pad/U0/NET1
  19.520                       FMC_CLK_pad/U0/U1:YIN (r)
               +     0.043          cell: ADLIB:IOIN_IB
  19.563                       FMC_CLK_pad/U0/U1:Y (r)
               +     1.785          net: FMC_CLK_c
  21.348                       CLKINT_2:A (r)
               +     0.747          cell: ADLIB:CLKINT
  22.095                       CLKINT_2:Y (r)
               +     0.690          net: CLKINT_2_Y
  22.785                       Data_Saving_0/FPGA_Buffer_0/\\DFN1C0_RGRY[5]\\:CLK (r)
               -     0.297          Library recovery time: ADLIB:DFN1C0
  22.488                       Data_Saving_0/FPGA_Buffer_0/\\DFN1C0_RGRY[5]\\:CLR
                                    
  22.488                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                  RESET
  To:                    Data_Saving_0/FPGA_Buffer_0/DFN1C0_READ_RESET_P_0:CLR
  Delay (ns):            5.676
  Slack (ns):
  Arrival (ns):          5.676
  Required (ns):
  Recovery (ns):         0.297
  External Recovery (ns): 1.648

Path 2
  From:                  RESET
  To:                    Data_Saving_0/FPGA_Buffer_0/DFN1C0_2:CLR
  Delay (ns):            5.159
  Slack (ns):
  Arrival (ns):          5.159
  Required (ns):
  Recovery (ns):         0.297
  External Recovery (ns): 1.131

Path 3
  From:                  RESET
  To:                    Data_Saving_0/FPGA_Buffer_0/DFN1C0_READ_RESET_P:CLR
  Delay (ns):            5.159
  Slack (ns):
  Arrival (ns):          5.159
  Required (ns):
  Recovery (ns):         0.297
  External Recovery (ns): 1.131


Expanded Path 1
  From: RESET
  To: Data_Saving_0/FPGA_Buffer_0/DFN1C0_READ_RESET_P_0:CLR
  data required time                             N/C
  data arrival time                          -   5.676
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        RESET (f)
               +     0.000          net: RESET
  0.000                        RESET_pad/U0/U0:PAD (f)
               +     0.688          cell: ADLIB:IOPAD_IN
  0.688                        RESET_pad/U0/U0:Y (f)
               +     0.000          net: RESET_pad/U0/NET1
  0.688                        RESET_pad/U0/U1:YIN (f)
               +     0.040          cell: ADLIB:IOIN_IB
  0.728                        RESET_pad/U0/U1:Y (f)
               +     1.861          net: RESET_c
  2.589                        CLKINT_1:A (f)
               +     0.767          cell: ADLIB:CLKINT
  3.356                        CLKINT_1:Y (f)
               +     0.692          net: CLKINT_1_Y
  4.048                        OR2_0_0:A (f)
               +     0.508          cell: ADLIB:NAND2B
  4.556                        OR2_0_0:Y (f)
               +     1.120          net: OR2_0_Y_0
  5.676                        Data_Saving_0/FPGA_Buffer_0/DFN1C0_READ_RESET_P_0:CLR (f)
                                    
  5.676                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          FMC_CLK
               +     0.000          Clock source
  N/C                          FMC_CLK (r)
               +     0.000          net: FMC_CLK
  N/C                          FMC_CLK_pad/U0/U0:PAD (r)
               +     1.001          cell: ADLIB:IOPAD_IN
  N/C                          FMC_CLK_pad/U0/U0:Y (r)
               +     0.000          net: FMC_CLK_pad/U0/NET1
  N/C                          FMC_CLK_pad/U0/U1:YIN (r)
               +     0.043          cell: ADLIB:IOIN_IB
  N/C                          FMC_CLK_pad/U0/U1:Y (r)
               +     1.785          net: FMC_CLK_c
  N/C                          CLKINT_2:A (r)
               +     0.747          cell: ADLIB:CLKINT
  N/C                          CLKINT_2:Y (r)
               +     0.749          net: CLKINT_2_Y
  N/C                          Data_Saving_0/FPGA_Buffer_0/DFN1C0_READ_RESET_P_0:CLK (r)
               -     0.297          Library recovery time: ADLIB:DFN1C0
  N/C                          Data_Saving_0/FPGA_Buffer_0/DFN1C0_READ_RESET_P_0:CLR


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain Science_0/DAC_SET_0/ADR[1]:Q

SET Register to Register

No Path

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain Timing_0/m_time[7]:Q

SET Register to Register

Path 1
  From:                  Pressure_Signal_Debounce_0/state[1]:CLK
  To:                    Pressure_Signal_Debounce_0/ms_cnt[8]:D
  Delay (ns):            12.988
  Slack (ns):
  Arrival (ns):          15.182
  Required (ns):
  Setup (ns):            0.539
  Minimum Period (ns):   13.325

Path 2
  From:                  Pressure_Signal_Debounce_0/state[1]:CLK
  To:                    Pressure_Signal_Debounce_0/ms_cnt[9]:D
  Delay (ns):            12.994
  Slack (ns):
  Arrival (ns):          15.188
  Required (ns):
  Setup (ns):            0.539
  Minimum Period (ns):   12.764

Path 3
  From:                  Pressure_Signal_Debounce_0/state[1]:CLK
  To:                    Pressure_Signal_Debounce_0/ms_cnt[5]:D
  Delay (ns):            12.101
  Slack (ns):
  Arrival (ns):          14.295
  Required (ns):
  Setup (ns):            0.574
  Minimum Period (ns):   12.707

Path 4
  From:                  Pressure_Signal_Debounce_0/state[1]:CLK
  To:                    Pressure_Signal_Debounce_0/ms_cnt[7]:D
  Delay (ns):            12.994
  Slack (ns):
  Arrival (ns):          15.188
  Required (ns):
  Setup (ns):            0.539
  Minimum Period (ns):   12.661

Path 5
  From:                  Pressure_Signal_Debounce_0/state[1]:CLK
  To:                    Pressure_Signal_Debounce_0/ms_cnt[6]:D
  Delay (ns):            13.044
  Slack (ns):
  Arrival (ns):          15.238
  Required (ns):
  Setup (ns):            0.539
  Minimum Period (ns):   12.659


Expanded Path 1
  From: Pressure_Signal_Debounce_0/state[1]:CLK
  To: Pressure_Signal_Debounce_0/ms_cnt[8]:D
  data required time                             N/C
  data arrival time                          -   15.182
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        Timing_0/m_time[7]:Q
               +     0.000          Clock source
  0.000                        Timing_0/m_time[7]:Q (r)
               +     2.194          net: m_time[7]
  2.194                        Pressure_Signal_Debounce_0/state[1]:CLK (r)
               +     0.737          cell: ADLIB:DFN1C1
  2.931                        Pressure_Signal_Debounce_0/state[1]:Q (f)
               +     0.932          net: Pressure_Signal_Debounce_0/state[1]
  3.863                        Pressure_Signal_Debounce_0/state_RNI246S9[1]:S (f)
               +     0.480          cell: ADLIB:MX2
  4.343                        Pressure_Signal_Debounce_0/state_RNI246S9[1]:Y (r)
               +     0.334          net: Pressure_Signal_Debounce_0/un1_reset_0_0_o3_1
  4.677                        Pressure_Signal_Debounce_0/state_RNIBG7GH[1]:C (r)
               +     0.683          cell: ADLIB:NAND3C
  5.360                        Pressure_Signal_Debounce_0/state_RNIBG7GH[1]:Y (r)
               +     0.445          net: Pressure_Signal_Debounce_0/N_358
  5.805                        Pressure_Signal_Debounce_0/state_RNI02B4I_0[0]:A (r)
               +     0.732          cell: ADLIB:OA1C
  6.537                        Pressure_Signal_Debounce_0/state_RNI02B4I_0[0]:Y (f)
               +     1.234          net: Pressure_Signal_Debounce_0/state_RNI02B4I_0[0]
  7.771                        Pressure_Signal_Debounce_0/un1_ms_cnt_I_1:B (f)
               +     0.628          cell: ADLIB:AND2
  8.399                        Pressure_Signal_Debounce_0/un1_ms_cnt_I_1:Y (f)
               +     0.387          net: Pressure_Signal_Debounce_0/DWACT_ADD_CI_0_TMP[0]
  8.786                        Pressure_Signal_Debounce_0/un1_ms_cnt_I_56:A (f)
               +     0.386          cell: ADLIB:AND2
  9.172                        Pressure_Signal_Debounce_0/un1_ms_cnt_I_56:Y (f)
               +     1.763          net: Pressure_Signal_Debounce_0/DWACT_ADD_CI_0_g_array_1[0]
  10.935                       Pressure_Signal_Debounce_0/un1_ms_cnt_I_55:C (f)
               +     0.681          cell: ADLIB:AND3
  11.616                       Pressure_Signal_Debounce_0/un1_ms_cnt_I_55:Y (f)
               +     0.514          net: Pressure_Signal_Debounce_0/DWACT_ADD_CI_0_g_array_2[0]
  12.130                       Pressure_Signal_Debounce_0/un1_ms_cnt_I_53:A (f)
               +     0.515          cell: ADLIB:AND2
  12.645                       Pressure_Signal_Debounce_0/un1_ms_cnt_I_53:Y (f)
               +     0.406          net: Pressure_Signal_Debounce_0/DWACT_ADD_CI_0_g_array_3[0]
  13.051                       Pressure_Signal_Debounce_0/un1_ms_cnt_I_40:B (f)
               +     0.987          cell: ADLIB:XOR2
  14.038                       Pressure_Signal_Debounce_0/un1_ms_cnt_I_40:Y (f)
               +     0.308          net: Pressure_Signal_Debounce_0/un1_ms_cnt_i_li[1]
  14.346                       Pressure_Signal_Debounce_0/ms_cnt_RNO[8]:A (f)
               +     0.502          cell: ADLIB:AO1B
  14.848                       Pressure_Signal_Debounce_0/ms_cnt_RNO[8]:Y (f)
               +     0.334          net: Pressure_Signal_Debounce_0/N_28
  15.182                       Pressure_Signal_Debounce_0/ms_cnt[8]:D (f)
                                    
  15.182                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          Timing_0/m_time[7]:Q
               +     0.000          Clock source
  N/C                          Timing_0/m_time[7]:Q (r)
               +     2.396          net: m_time[7]
  N/C                          Pressure_Signal_Debounce_0/ms_cnt[8]:CLK (r)
               -     0.539          Library setup time: ADLIB:DFN1
  N/C                          Pressure_Signal_Debounce_0/ms_cnt[8]:D


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                  RESET
  To:                    Pressure_Signal_Debounce_0/ms_cnt[8]:D
  Delay (ns):            13.416
  Slack (ns):
  Arrival (ns):          13.416
  Required (ns):
  Setup (ns):            0.539
  External Setup (ns):   11.559

Path 2
  From:                  RESET
  To:                    Pressure_Signal_Debounce_0/ms_cnt[9]:D
  Delay (ns):            13.422
  Slack (ns):
  Arrival (ns):          13.422
  Required (ns):
  Setup (ns):            0.539
  External Setup (ns):   10.998

Path 3
  From:                  RESET
  To:                    Pressure_Signal_Debounce_0/ms_cnt[5]:D
  Delay (ns):            12.529
  Slack (ns):
  Arrival (ns):          12.529
  Required (ns):
  Setup (ns):            0.574
  External Setup (ns):   10.941

Path 4
  From:                  RESET
  To:                    Pressure_Signal_Debounce_0/ms_cnt[7]:D
  Delay (ns):            13.422
  Slack (ns):
  Arrival (ns):          13.422
  Required (ns):
  Setup (ns):            0.539
  External Setup (ns):   10.895

Path 5
  From:                  RESET
  To:                    Pressure_Signal_Debounce_0/ms_cnt[6]:D
  Delay (ns):            13.472
  Slack (ns):
  Arrival (ns):          13.472
  Required (ns):
  Setup (ns):            0.539
  External Setup (ns):   10.893


Expanded Path 1
  From: RESET
  To: Pressure_Signal_Debounce_0/ms_cnt[8]:D
  data required time                             N/C
  data arrival time                          -   13.416
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        RESET (r)
               +     0.000          net: RESET
  0.000                        RESET_pad/U0/U0:PAD (r)
               +     1.001          cell: ADLIB:IOPAD_IN
  1.001                        RESET_pad/U0/U0:Y (r)
               +     0.000          net: RESET_pad/U0/NET1
  1.001                        RESET_pad/U0/U1:YIN (r)
               +     0.043          cell: ADLIB:IOIN_IB
  1.044                        RESET_pad/U0/U1:Y (r)
               +     1.789          net: RESET_c
  2.833                        CLKINT_1:A (r)
               +     0.747          cell: ADLIB:CLKINT
  3.580                        CLKINT_1:Y (r)
               +     0.704          net: CLKINT_1_Y
  4.284                        Pressure_Signal_Debounce_0/state_RNI02B4I_0[0]:C (r)
               +     0.487          cell: ADLIB:OA1C
  4.771                        Pressure_Signal_Debounce_0/state_RNI02B4I_0[0]:Y (f)
               +     1.234          net: Pressure_Signal_Debounce_0/state_RNI02B4I_0[0]
  6.005                        Pressure_Signal_Debounce_0/un1_ms_cnt_I_1:B (f)
               +     0.628          cell: ADLIB:AND2
  6.633                        Pressure_Signal_Debounce_0/un1_ms_cnt_I_1:Y (f)
               +     0.387          net: Pressure_Signal_Debounce_0/DWACT_ADD_CI_0_TMP[0]
  7.020                        Pressure_Signal_Debounce_0/un1_ms_cnt_I_56:A (f)
               +     0.386          cell: ADLIB:AND2
  7.406                        Pressure_Signal_Debounce_0/un1_ms_cnt_I_56:Y (f)
               +     1.763          net: Pressure_Signal_Debounce_0/DWACT_ADD_CI_0_g_array_1[0]
  9.169                        Pressure_Signal_Debounce_0/un1_ms_cnt_I_55:C (f)
               +     0.681          cell: ADLIB:AND3
  9.850                        Pressure_Signal_Debounce_0/un1_ms_cnt_I_55:Y (f)
               +     0.514          net: Pressure_Signal_Debounce_0/DWACT_ADD_CI_0_g_array_2[0]
  10.364                       Pressure_Signal_Debounce_0/un1_ms_cnt_I_53:A (f)
               +     0.515          cell: ADLIB:AND2
  10.879                       Pressure_Signal_Debounce_0/un1_ms_cnt_I_53:Y (f)
               +     0.406          net: Pressure_Signal_Debounce_0/DWACT_ADD_CI_0_g_array_3[0]
  11.285                       Pressure_Signal_Debounce_0/un1_ms_cnt_I_40:B (f)
               +     0.987          cell: ADLIB:XOR2
  12.272                       Pressure_Signal_Debounce_0/un1_ms_cnt_I_40:Y (f)
               +     0.308          net: Pressure_Signal_Debounce_0/un1_ms_cnt_i_li[1]
  12.580                       Pressure_Signal_Debounce_0/ms_cnt_RNO[8]:A (f)
               +     0.502          cell: ADLIB:AO1B
  13.082                       Pressure_Signal_Debounce_0/ms_cnt_RNO[8]:Y (f)
               +     0.334          net: Pressure_Signal_Debounce_0/N_28
  13.416                       Pressure_Signal_Debounce_0/ms_cnt[8]:D (f)
                                    
  13.416                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          Timing_0/m_time[7]:Q
               +     0.000          Clock source
  N/C                          Timing_0/m_time[7]:Q (r)
               +     2.396          net: m_time[7]
  N/C                          Pressure_Signal_Debounce_0/ms_cnt[8]:CLK (r)
               -     0.539          Library setup time: ADLIB:DFN1
  N/C                          Pressure_Signal_Debounce_0/ms_cnt[8]:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                  RESET
  To:                    Pressure_Signal_Debounce_0/low_pressure:CLR
  Delay (ns):            4.085
  Slack (ns):
  Arrival (ns):          4.085
  Required (ns):
  Recovery (ns):         0.297
  External Recovery (ns): 2.204

Path 2
  From:                  RESET
  To:                    Pressure_Signal_Debounce_0/state[1]:CLR
  Delay (ns):            4.091
  Slack (ns):
  Arrival (ns):          4.091
  Required (ns):
  Recovery (ns):         0.297
  External Recovery (ns): 2.194

Path 3
  From:                  RESET
  To:                    Pressure_Signal_Debounce_0/state[0]:CLR
  Delay (ns):            4.060
  Slack (ns):
  Arrival (ns):          4.060
  Required (ns):
  Recovery (ns):         0.297
  External Recovery (ns): 1.623


Expanded Path 1
  From: RESET
  To: Pressure_Signal_Debounce_0/low_pressure:CLR
  data required time                             N/C
  data arrival time                          -   4.085
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        RESET (f)
               +     0.000          net: RESET
  0.000                        RESET_pad/U0/U0:PAD (f)
               +     0.688          cell: ADLIB:IOPAD_IN
  0.688                        RESET_pad/U0/U0:Y (f)
               +     0.000          net: RESET_pad/U0/NET1
  0.688                        RESET_pad/U0/U1:YIN (f)
               +     0.040          cell: ADLIB:IOIN_IB
  0.728                        RESET_pad/U0/U1:Y (f)
               +     1.861          net: RESET_c
  2.589                        CLKINT_1:A (f)
               +     0.767          cell: ADLIB:CLKINT
  3.356                        CLKINT_1:Y (f)
               +     0.729          net: CLKINT_1_Y
  4.085                        Pressure_Signal_Debounce_0/low_pressure:CLR (f)
                                    
  4.085                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          Timing_0/m_time[7]:Q
               +     0.000          Clock source
  N/C                          Timing_0/m_time[7]:Q (r)
               +     2.178          net: m_time[7]
  N/C                          Pressure_Signal_Debounce_0/low_pressure:CLK (r)
               -     0.297          Library recovery time: ADLIB:DFN1C1
  N/C                          Pressure_Signal_Debounce_0/low_pressure:CLR


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain Timing_0/s_time[5]:Q

SET Register to Register

Path 1
  From:                  Science_0/ADC_RESET_0/state[1]:CLK
  To:                    Science_0/ADC_RESET_0/state[0]:D
  Delay (ns):            3.234
  Slack (ns):
  Arrival (ns):          5.295
  Required (ns):
  Setup (ns):            0.539
  Minimum Period (ns):   3.907

Path 2
  From:                  Science_0/ADC_RESET_0/state[0]:CLK
  To:                    Science_0/ADC_RESET_0/state[0]:D
  Delay (ns):            3.020
  Slack (ns):
  Arrival (ns):          4.947
  Required (ns):
  Setup (ns):            0.539
  Minimum Period (ns):   3.559

Path 3
  From:                  Science_0/ADC_RESET_0/state[1]:CLK
  To:                    Science_0/ADC_RESET_0/old_enable:E
  Delay (ns):            2.260
  Slack (ns):
  Arrival (ns):          4.321
  Required (ns):
  Setup (ns):            0.400
  Minimum Period (ns):   2.794

Path 4
  From:                  Science_0/ADC_RESET_0/state[1]:CLK
  To:                    Science_0/ADC_RESET_0/state[1]:D
  Delay (ns):            2.032
  Slack (ns):
  Arrival (ns):          4.093
  Required (ns):
  Setup (ns):            0.574
  Minimum Period (ns):   2.606

Path 5
  From:                  Science_0/ADC_RESET_0/state[0]:CLK
  To:                    Science_0/ADC_RESET_0/state[1]:D
  Delay (ns):            2.117
  Slack (ns):
  Arrival (ns):          4.044
  Required (ns):
  Setup (ns):            0.539
  Minimum Period (ns):   2.522


Expanded Path 1
  From: Science_0/ADC_RESET_0/state[1]:CLK
  To: Science_0/ADC_RESET_0/state[0]:D
  data required time                             N/C
  data arrival time                          -   5.295
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        Timing_0/s_time[5]:Q
               +     0.000          Clock source
  0.000                        Timing_0/s_time[5]:Q (r)
               +     2.061          net: s_time[5]
  2.061                        Science_0/ADC_RESET_0/state[1]:CLK (r)
               +     0.737          cell: ADLIB:DFN1E0
  2.798                        Science_0/ADC_RESET_0/state[1]:Q (f)
               +     0.486          net: Science_0/ADC_RESET_0/state[1]
  3.284                        Science_0/ADC_RESET_0/state_RNIFH4T[0]:B (f)
               +     0.650          cell: ADLIB:AND2B
  3.934                        Science_0/ADC_RESET_0/state_RNIFH4T[0]:Y (r)
               +     0.403          net: Science_0/ADC_RESET_0/state_d[2]
  4.337                        Science_0/ADC_RESET_0/state_RNO[0]:B (r)
               +     0.624          cell: ADLIB:NOR3B
  4.961                        Science_0/ADC_RESET_0/state_RNO[0]:Y (r)
               +     0.334          net: Science_0/ADC_RESET_0/N_13
  5.295                        Science_0/ADC_RESET_0/state[0]:D (r)
                                    
  5.295                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          Timing_0/s_time[5]:Q
               +     0.000          Clock source
  N/C                          Timing_0/s_time[5]:Q (r)
               +     1.927          net: s_time[5]
  N/C                          Science_0/ADC_RESET_0/state[0]:CLK (r)
               -     0.539          Library setup time: ADLIB:DFN1E0
  N/C                          Science_0/ADC_RESET_0/state[0]:D


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                  RESET
  To:                    Science_0/ADC_RESET_0/state[0]:E
  Delay (ns):            4.276
  Slack (ns):
  Arrival (ns):          4.276
  Required (ns):
  Setup (ns):            0.435
  External Setup (ns):   2.784

Path 2
  From:                  RESET
  To:                    Science_0/ADC_RESET_0/state[1]:E
  Delay (ns):            4.276
  Slack (ns):
  Arrival (ns):          4.276
  Required (ns):
  Setup (ns):            0.435
  External Setup (ns):   2.650


Expanded Path 1
  From: RESET
  To: Science_0/ADC_RESET_0/state[0]:E
  data required time                             N/C
  data arrival time                          -   4.276
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        RESET (r)
               +     0.000          net: RESET
  0.000                        RESET_pad/U0/U0:PAD (r)
               +     1.001          cell: ADLIB:IOPAD_IN
  1.001                        RESET_pad/U0/U0:Y (r)
               +     0.000          net: RESET_pad/U0/NET1
  1.001                        RESET_pad/U0/U1:YIN (r)
               +     0.043          cell: ADLIB:IOIN_IB
  1.044                        RESET_pad/U0/U1:Y (r)
               +     1.789          net: RESET_c
  2.833                        CLKINT_1:A (r)
               +     0.747          cell: ADLIB:CLKINT
  3.580                        CLKINT_1:Y (r)
               +     0.696          net: CLKINT_1_Y
  4.276                        Science_0/ADC_RESET_0/state[0]:E (r)
                                    
  4.276                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          Timing_0/s_time[5]:Q
               +     0.000          Clock source
  N/C                          Timing_0/s_time[5]:Q (r)
               +     1.927          net: s_time[5]
  N/C                          Science_0/ADC_RESET_0/state[0]:CLK (r)
               -     0.435          Library setup time: ADLIB:DFN1E0
  N/C                          Science_0/ADC_RESET_0/state[0]:E


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                  Science_0/ADC_RESET_0/ADCRESET:CLK
  To:                    ARST
  Delay (ns):            13.483
  Slack (ns):
  Arrival (ns):          15.554
  Required (ns):
  Clock to Out (ns):     15.554


Expanded Path 1
  From: Science_0/ADC_RESET_0/ADCRESET:CLK
  To: ARST
  data required time                             N/C
  data arrival time                          -   15.554
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        Timing_0/s_time[5]:Q
               +     0.000          Clock source
  0.000                        Timing_0/s_time[5]:Q (r)
               +     2.071          net: s_time[5]
  2.071                        Science_0/ADC_RESET_0/ADCRESET:CLK (r)
               +     0.737          cell: ADLIB:DFN1C1
  2.808                        Science_0/ADC_RESET_0/ADCRESET:Q (f)
               +     1.832          net: ARST_c
  4.640                        ARST_pad/U0/U1:D (f)
               +     0.659          cell: ADLIB:IOTRI_OB_EB
  5.299                        ARST_pad/U0/U1:DOUT (f)
               +     0.000          net: ARST_pad/U0/NET1
  5.299                        ARST_pad/U0/U0:D (f)
               +    10.255          cell: ADLIB:IOPAD_TRI
  15.554                       ARST_pad/U0/U0:PAD (f)
               +     0.000          net: ARST
  15.554                       ARST (f)
                                    
  15.554                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          Timing_0/s_time[5]:Q
               +     0.000          Clock source
  N/C                          Timing_0/s_time[5]:Q (r)
                                    
  N/C                          ARST (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From:                  RESET
  To:                    Science_0/ADC_RESET_0/old_enable:CLR
  Delay (ns):            4.029
  Slack (ns):
  Arrival (ns):          4.029
  Required (ns):
  Recovery (ns):         0.297
  External Recovery (ns): 2.399

Path 2
  From:                  RESET
  To:                    Science_0/ADC_RESET_0/ADCRESET:CLR
  Delay (ns):            4.080
  Slack (ns):
  Arrival (ns):          4.080
  Required (ns):
  Recovery (ns):         0.297
  External Recovery (ns): 2.306


Expanded Path 1
  From: RESET
  To: Science_0/ADC_RESET_0/old_enable:CLR
  data required time                             N/C
  data arrival time                          -   4.029
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        RESET (f)
               +     0.000          net: RESET
  0.000                        RESET_pad/U0/U0:PAD (f)
               +     0.688          cell: ADLIB:IOPAD_IN
  0.688                        RESET_pad/U0/U0:Y (f)
               +     0.000          net: RESET_pad/U0/NET1
  0.688                        RESET_pad/U0/U1:YIN (f)
               +     0.040          cell: ADLIB:IOIN_IB
  0.728                        RESET_pad/U0/U1:Y (f)
               +     1.861          net: RESET_c
  2.589                        CLKINT_1:A (f)
               +     0.767          cell: ADLIB:CLKINT
  3.356                        CLKINT_1:Y (f)
               +     0.673          net: CLKINT_1_Y
  4.029                        Science_0/ADC_RESET_0/old_enable:CLR (f)
                                    
  4.029                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          Timing_0/s_time[5]:Q
               +     0.000          Clock source
  N/C                          Timing_0/s_time[5]:Q (r)
               +     1.927          net: s_time[5]
  N/C                          Science_0/ADC_RESET_0/old_enable:CLK (r)
               -     0.297          Library recovery time: ADLIB:DFN1E1C1
  N/C                          Science_0/ADC_RESET_0/old_enable:CLR


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain GPS_FEND_CLKOUT

SET Register to Register

No Path

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain Timing_0/f_time[1]:Q

SET Register to Register

No Path

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain Timing_0/f_time[2]:Q

SET Register to Register

No Path

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

Path 1
  From:                  UC_CONSOLE_EN
  To:                    SCIENCE_TX
  Delay (ns):            18.042
  Slack (ns):
  Arrival (ns):          18.042
  Required (ns):

Path 2
  From:                  EMU_RX
  To:                    UC_UART_RX
  Delay (ns):            17.726
  Slack (ns):
  Arrival (ns):          17.726
  Required (ns):

Path 3
  From:                  UC_UART_TX
  To:                    SCIENCE_TX
  Delay (ns):            17.184
  Slack (ns):
  Arrival (ns):          17.184
  Required (ns):

Path 4
  From:                  UC_CONSOLE_EN
  To:                    TOP_UART_TX
  Delay (ns):            16.215
  Slack (ns):
  Arrival (ns):          16.215
  Required (ns):

Path 5
  From:                  UC_CONSOLE_EN
  To:                    UC_UART_RX
  Delay (ns):            16.146
  Slack (ns):
  Arrival (ns):          16.146
  Required (ns):


Expanded Path 1
  From: UC_CONSOLE_EN
  To: SCIENCE_TX
  data required time                             N/C
  data arrival time                          -   18.042
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        UC_CONSOLE_EN (r)
               +     0.000          net: UC_CONSOLE_EN
  0.000                        UC_CONSOLE_EN_pad/U0/U0:PAD (r)
               +     1.016          cell: ADLIB:IOPAD_IN
  1.016                        UC_CONSOLE_EN_pad/U0/U0:Y (r)
               +     0.000          net: UC_CONSOLE_EN_pad/U0/NET1
  1.016                        UC_CONSOLE_EN_pad/U0/U1:YIN (r)
               +     0.043          cell: ADLIB:IOIN_IB
  1.059                        UC_CONSOLE_EN_pad/U0/U1:Y (r)
               +     2.276          net: UC_CONSOLE_EN_c
  3.335                        Communications_0/UART_Ext2uC_Switch_0/ext_rx:S (r)
               +     0.468          cell: ADLIB:MX2
  3.803                        Communications_0/UART_Ext2uC_Switch_0/ext_rx:Y (f)
               +     3.901          net: SCIENCE_TX_c_c
  7.704                        SCIENCE_TX_pad/U0/U1:D (f)
               +     0.659          cell: ADLIB:IOTRI_OB_EB
  8.363                        SCIENCE_TX_pad/U0/U1:DOUT (f)
               +     0.000          net: SCIENCE_TX_pad/U0/NET1
  8.363                        SCIENCE_TX_pad/U0/U0:D (f)
               +     9.679          cell: ADLIB:IOPAD_TRI
  18.042                       SCIENCE_TX_pad/U0/U0:PAD (f)
               +     0.000          net: SCIENCE_TX
  18.042                       SCIENCE_TX (f)
                                    
  18.042                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          UC_CONSOLE_EN (r)
                                    
  N/C                          SCIENCE_TX (f)
                                    
  N/C                          data required time


END SET Input to Output

----------------------------------------------------

Path set User Sets

