Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Apr 21 13:10:15 2021
| Host         : ALESI1008 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.659        0.000                      0                   31        0.175        0.000                      0                   31        3.750        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.659        0.000                      0                   31        0.175        0.000                      0                   31        3.750        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.659ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.659ns  (required time - arrival time)
  Source:                 DATAPATH/REG_B_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH/DATA_BUS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.856ns (25.651%)  route 2.481ns (74.349%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.721     5.324    DATAPATH/CLK_i_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  DATAPATH/REG_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  DATAPATH/REG_B_reg[3]/Q
                         net (fo=2, routed)           0.978     6.757    DATAPATH/DATA_BUS_reg[3]_0[3]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.124     6.881 r  DATAPATH/RAM_reg_0_15_3_3_i_2/O
                         net (fo=1, routed)           0.665     7.547    DATAPATH/RAM_reg_0_15_3_3_i_2_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I0_O)        0.124     7.671 r  DATAPATH/RAM_reg_0_15_3_3_i_1/O
                         net (fo=4, routed)           0.838     8.509    DATAPATH/ALU_OUT[3]
    SLICE_X4Y86          LUT3 (Prop_lut3_I0_O)        0.152     8.661 r  DATAPATH/DATA_BUS[3]_i_1/O
                         net (fo=1, routed)           0.000     8.661    DATAPATH/DATA_BUS[3]_i_1_n_0
    SLICE_X4Y86          FDRE                                         r  DATAPATH/DATA_BUS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.598    15.021    DATAPATH/CLK_i_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  DATAPATH/DATA_BUS_reg[3]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X4Y86          FDRE (Setup_fdre_C_D)        0.075    15.319    DATAPATH/DATA_BUS_reg[3]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  6.659    

Slack (MET) :             7.096ns  (required time - arrival time)
  Source:                 DATAPATH/REG_B_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH/FZ_o_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.871ns  (logic 1.058ns (36.845%)  route 1.813ns (63.155%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.721     5.324    DATAPATH/CLK_i_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  DATAPATH/REG_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  DATAPATH/REG_B_reg[1]/Q
                         net (fo=3, routed)           0.678     6.458    DATAPATH/DATA_BUS_reg[3]_0[1]
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.152     6.610 r  DATAPATH/RAM_reg_0_15_2_2_i_3/O
                         net (fo=2, routed)           0.312     6.922    DATAPATH/RAM_reg_0_15_2_2_i_3_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I1_O)        0.326     7.248 f  DATAPATH/RAM_reg_0_15_2_2_i_1/O
                         net (fo=4, routed)           0.824     8.071    DATAPATH/ALU_OUT[2]
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.124     8.195 r  DATAPATH/FZ_o_i_1/O
                         net (fo=1, routed)           0.000     8.195    DATAPATH/FZ
    SLICE_X0Y86          FDCE                                         r  DATAPATH/FZ_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.600    15.023    DATAPATH/CLK_i_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  DATAPATH/FZ_o_reg/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y86          FDCE (Setup_fdce_C_D)        0.029    15.291    DATAPATH/FZ_o_reg
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                          -8.195    
  -------------------------------------------------------------------
                         slack                                  7.096    

Slack (MET) :             7.116ns  (required time - arrival time)
  Source:                 DATAPATH/REG_B_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH/RAM_reg_0_15_3_3/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.704ns (27.349%)  route 1.870ns (72.651%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.721     5.324    DATAPATH/CLK_i_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  DATAPATH/REG_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  DATAPATH/REG_B_reg[3]/Q
                         net (fo=2, routed)           0.978     6.757    DATAPATH/DATA_BUS_reg[3]_0[3]
    SLICE_X3Y86          LUT3 (Prop_lut3_I0_O)        0.124     6.881 r  DATAPATH/RAM_reg_0_15_3_3_i_2/O
                         net (fo=1, routed)           0.665     7.547    DATAPATH/RAM_reg_0_15_3_3_i_2_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I0_O)        0.124     7.671 r  DATAPATH/RAM_reg_0_15_3_3_i_1/O
                         net (fo=4, routed)           0.227     7.898    DATAPATH/RAM_reg_0_15_3_3/D
    SLICE_X2Y86          RAMS32                                       r  DATAPATH/RAM_reg_0_15_3_3/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.600    15.023    DATAPATH/RAM_reg_0_15_3_3/WCLK
    SLICE_X2Y86          RAMS32                                       r  DATAPATH/RAM_reg_0_15_3_3/SP/CLK
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y86          RAMS32 (Setup_rams32_CLK_I)
                                                     -0.249    15.013    DATAPATH/RAM_reg_0_15_3_3/SP
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                          -7.898    
  -------------------------------------------------------------------
                         slack                                  7.116    

Slack (MET) :             7.317ns  (required time - arrival time)
  Source:                 DISPLAY/my_ce_n_hz/COUNTER_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY/my_ce_n_hz/COUNTER_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 0.580ns (22.422%)  route 2.007ns (77.578%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.720     5.323    DISPLAY/my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  DISPLAY/my_ce_n_hz/COUNTER_reg[4]/Q
                         net (fo=9, routed)           1.439     7.217    DISPLAY/my_ce_n_hz/COUNTER_reg_n_0_[4]
    SLICE_X3Y85          LUT5 (Prop_lut5_I4_O)        0.124     7.341 r  DISPLAY/my_ce_n_hz/COUNTER[4]_i_1/O
                         net (fo=1, routed)           0.568     7.909    DISPLAY/my_ce_n_hz/COUNTER[4]
    SLICE_X3Y85          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.600    15.023    DISPLAY/my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[4]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X3Y85          FDCE (Setup_fdce_C_D)       -0.061    15.226    DISPLAY/my_ce_n_hz/COUNTER_reg[4]
  -------------------------------------------------------------------
                         required time                         15.226    
                         arrival time                          -7.909    
  -------------------------------------------------------------------
                         slack                                  7.317    

Slack (MET) :             7.360ns  (required time - arrival time)
  Source:                 DISPLAY/my_ce_n_hz/COUNTER_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY/my_ce_n_hz/COUNTER_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.932ns (35.112%)  route 1.722ns (64.888%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.720     5.323    DISPLAY/my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  DISPLAY/my_ce_n_hz/COUNTER_reg[4]/Q
                         net (fo=9, routed)           0.865     6.644    DISPLAY/my_ce_n_hz/COUNTER_reg_n_0_[4]
    SLICE_X3Y84          LUT4 (Prop_lut4_I2_O)        0.150     6.794 r  DISPLAY/my_ce_n_hz/COUNTER[7]_i_2/O
                         net (fo=3, routed)           0.857     7.651    DISPLAY/my_ce_n_hz/COUNTER[7]_i_2_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I4_O)        0.326     7.977 r  DISPLAY/my_ce_n_hz/COUNTER[6]_i_1/O
                         net (fo=1, routed)           0.000     7.977    DISPLAY/my_ce_n_hz/COUNTER[6]
    SLICE_X2Y83          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.598    15.021    DISPLAY/my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[6]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X2Y83          FDCE (Setup_fdce_C_D)        0.077    15.337    DISPLAY/my_ce_n_hz/COUNTER_reg[6]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                          -7.977    
  -------------------------------------------------------------------
                         slack                                  7.360    

Slack (MET) :             7.374ns  (required time - arrival time)
  Source:                 DISPLAY/my_ce_n_hz/COUNTER_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY/my_ce_n_hz/COUNTER_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 0.932ns (35.245%)  route 1.712ns (64.755%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.720     5.323    DISPLAY/my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  DISPLAY/my_ce_n_hz/COUNTER_reg[4]/Q
                         net (fo=9, routed)           0.865     6.644    DISPLAY/my_ce_n_hz/COUNTER_reg_n_0_[4]
    SLICE_X3Y84          LUT4 (Prop_lut4_I2_O)        0.150     6.794 r  DISPLAY/my_ce_n_hz/COUNTER[7]_i_2/O
                         net (fo=3, routed)           0.847     7.641    DISPLAY/my_ce_n_hz/COUNTER[7]_i_2_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I4_O)        0.326     7.967 r  DISPLAY/my_ce_n_hz/COUNTER[7]_i_1/O
                         net (fo=1, routed)           0.000     7.967    DISPLAY/my_ce_n_hz/COUNTER[7]
    SLICE_X2Y83          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.598    15.021    DISPLAY/my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[7]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X2Y83          FDCE (Setup_fdce_C_D)        0.081    15.341    DISPLAY/my_ce_n_hz/COUNTER_reg[7]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                          -7.967    
  -------------------------------------------------------------------
                         slack                                  7.374    

Slack (MET) :             7.445ns  (required time - arrival time)
  Source:                 DATAPATH/REG_B_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH/DATA_BUS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 1.058ns (42.250%)  route 1.446ns (57.750%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.721     5.324    DATAPATH/CLK_i_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  DATAPATH/REG_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  DATAPATH/REG_B_reg[1]/Q
                         net (fo=3, routed)           0.678     6.458    DATAPATH/DATA_BUS_reg[3]_0[1]
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.152     6.610 r  DATAPATH/RAM_reg_0_15_2_2_i_3/O
                         net (fo=2, routed)           0.312     6.922    DATAPATH/RAM_reg_0_15_2_2_i_3_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I1_O)        0.326     7.248 r  DATAPATH/RAM_reg_0_15_2_2_i_1/O
                         net (fo=4, routed)           0.456     7.704    DATAPATH/ALU_OUT[2]
    SLICE_X4Y86          LUT3 (Prop_lut3_I0_O)        0.124     7.828 r  DATAPATH/DATA_BUS[2]_i_1/O
                         net (fo=1, routed)           0.000     7.828    DATAPATH/DATA_BUS[2]_i_1_n_0
    SLICE_X4Y86          FDRE                                         r  DATAPATH/DATA_BUS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.598    15.021    DATAPATH/CLK_i_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  DATAPATH/DATA_BUS_reg[2]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X4Y86          FDRE (Setup_fdre_C_D)        0.029    15.273    DATAPATH/DATA_BUS_reg[2]
  -------------------------------------------------------------------
                         required time                         15.273    
                         arrival time                          -7.828    
  -------------------------------------------------------------------
                         slack                                  7.445    

Slack (MET) :             7.505ns  (required time - arrival time)
  Source:                 DISPLAY/my_ce_n_hz/COUNTER_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY/my_ce_n_hz/COUNTER_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.744ns (34.207%)  route 1.431ns (65.793%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.720     5.323    DISPLAY/my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.419     5.742 r  DISPLAY/my_ce_n_hz/COUNTER_reg[1]/Q
                         net (fo=6, routed)           0.898     6.640    DISPLAY/my_ce_n_hz/COUNTER_reg_n_0_[1]
    SLICE_X2Y85          LUT3 (Prop_lut3_I0_O)        0.325     6.965 r  DISPLAY/my_ce_n_hz/COUNTER[2]_i_1/O
                         net (fo=1, routed)           0.533     7.498    DISPLAY/my_ce_n_hz/COUNTER[2]
    SLICE_X3Y85          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.600    15.023    DISPLAY/my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[2]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X3Y85          FDCE (Setup_fdce_C_D)       -0.285    15.002    DISPLAY/my_ce_n_hz/COUNTER_reg[2]
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                  7.505    

Slack (MET) :             7.558ns  (required time - arrival time)
  Source:                 DISPLAY/my_ce_n_hz/COUNTER_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY/my_ce_n_hz/COUNTER_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.932ns (37.921%)  route 1.526ns (62.079%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.720     5.323    DISPLAY/my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  DISPLAY/my_ce_n_hz/COUNTER_reg[4]/Q
                         net (fo=9, routed)           0.865     6.644    DISPLAY/my_ce_n_hz/COUNTER_reg_n_0_[4]
    SLICE_X3Y84          LUT4 (Prop_lut4_I2_O)        0.150     6.794 r  DISPLAY/my_ce_n_hz/COUNTER[7]_i_2/O
                         net (fo=3, routed)           0.660     7.454    DISPLAY/my_ce_n_hz/COUNTER[7]_i_2_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I0_O)        0.326     7.780 r  DISPLAY/my_ce_n_hz/COUNTER[5]_i_1/O
                         net (fo=1, routed)           0.000     7.780    DISPLAY/my_ce_n_hz/COUNTER[5]
    SLICE_X2Y84          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.599    15.022    DISPLAY/my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y84          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[5]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X2Y84          FDCE (Setup_fdce_C_D)        0.077    15.338    DISPLAY/my_ce_n_hz/COUNTER_reg[5]
  -------------------------------------------------------------------
                         required time                         15.338    
                         arrival time                          -7.780    
  -------------------------------------------------------------------
                         slack                                  7.558    

Slack (MET) :             7.561ns  (required time - arrival time)
  Source:                 DATAPATH/REG_B_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH/RAM_reg_0_15_2_2/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.149ns  (logic 0.934ns (43.453%)  route 1.215ns (56.547%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.721     5.324    DATAPATH/CLK_i_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  DATAPATH/REG_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  DATAPATH/REG_B_reg[1]/Q
                         net (fo=3, routed)           0.678     6.458    DATAPATH/DATA_BUS_reg[3]_0[1]
    SLICE_X3Y87          LUT5 (Prop_lut5_I0_O)        0.152     6.610 r  DATAPATH/RAM_reg_0_15_2_2_i_3/O
                         net (fo=2, routed)           0.312     6.922    DATAPATH/RAM_reg_0_15_2_2_i_3_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I1_O)        0.326     7.248 r  DATAPATH/RAM_reg_0_15_2_2_i_1/O
                         net (fo=4, routed)           0.226     7.473    DATAPATH/RAM_reg_0_15_2_2/D
    SLICE_X2Y86          RAMS32                                       r  DATAPATH/RAM_reg_0_15_2_2/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.600    15.023    DATAPATH/RAM_reg_0_15_2_2/WCLK
    SLICE_X2Y86          RAMS32                                       r  DATAPATH/RAM_reg_0_15_2_2/SP/CLK
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y86          RAMS32 (Setup_rams32_CLK_I)
                                                     -0.228    15.034    DATAPATH/RAM_reg_0_15_2_2/SP
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                          -7.473    
  -------------------------------------------------------------------
                         slack                                  7.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 DATAPATH/DATA_BUS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH/REG_A_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.857%)  route 0.142ns (50.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.600     1.519    DATAPATH/CLK_i_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  DATAPATH/DATA_BUS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  DATAPATH/DATA_BUS_reg[0]/Q
                         net (fo=3, routed)           0.142     1.802    DATAPATH/DATA_BUS[0]
    SLICE_X3Y86          FDCE                                         r  DATAPATH/REG_A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.872     2.037    DATAPATH/CLK_i_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  DATAPATH/REG_A_reg[0]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X3Y86          FDCE (Hold_fdce_C_D)         0.070     1.627    DATAPATH/REG_A_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 DATAPATH/DATA_BUS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH/REG_A_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.742%)  route 0.126ns (47.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.600     1.519    DATAPATH/CLK_i_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  DATAPATH/DATA_BUS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  DATAPATH/DATA_BUS_reg[1]/Q
                         net (fo=3, routed)           0.126     1.787    DATAPATH/DATA_BUS[1]
    SLICE_X3Y86          FDCE                                         r  DATAPATH/REG_A_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.872     2.037    DATAPATH/CLK_i_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  DATAPATH/REG_A_reg[1]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X3Y86          FDCE (Hold_fdce_C_D)         0.066     1.600    DATAPATH/REG_A_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 DATAPATH/DATA_BUS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH/REG_B_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.395%)  route 0.136ns (51.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.599     1.518    DATAPATH/CLK_i_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  DATAPATH/DATA_BUS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.128     1.646 r  DATAPATH/DATA_BUS_reg[3]/Q
                         net (fo=3, routed)           0.136     1.783    DATAPATH/DATA_BUS[3]
    SLICE_X3Y87          FDCE                                         r  DATAPATH/REG_B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.873     2.038    DATAPATH/CLK_i_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  DATAPATH/REG_B_reg[3]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X3Y87          FDCE (Hold_fdce_C_D)         0.016     1.574    DATAPATH/REG_B_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 DATAPATH/DATA_BUS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH/REG_B_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (42.005%)  route 0.195ns (57.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.600     1.519    DATAPATH/CLK_i_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  DATAPATH/DATA_BUS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  DATAPATH/DATA_BUS_reg[0]/Q
                         net (fo=3, routed)           0.195     1.855    DATAPATH/DATA_BUS[0]
    SLICE_X3Y87          FDCE                                         r  DATAPATH/REG_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.873     2.038    DATAPATH/CLK_i_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  DATAPATH/REG_B_reg[0]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X3Y87          FDCE (Hold_fdce_C_D)         0.070     1.628    DATAPATH/REG_B_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 DATAPATH/DATA_BUS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH/REG_B_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.751%)  route 0.197ns (58.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.599     1.518    DATAPATH/CLK_i_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  DATAPATH/DATA_BUS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  DATAPATH/DATA_BUS_reg[2]/Q
                         net (fo=3, routed)           0.197     1.856    DATAPATH/DATA_BUS[2]
    SLICE_X2Y85          FDCE                                         r  DATAPATH/REG_B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.872     2.037    DATAPATH/CLK_i_IBUF_BUFG
    SLICE_X2Y85          FDCE                                         r  DATAPATH/REG_B_reg[2]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X2Y85          FDCE (Hold_fdce_C_D)         0.059     1.616    DATAPATH/REG_B_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 DISPLAY/my_ce_n_hz/COUNTER_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY/my_ce_n_hz/COUNTER_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.328%)  route 0.199ns (51.672%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.600     1.519    DISPLAY/my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  DISPLAY/my_ce_n_hz/COUNTER_reg[4]/Q
                         net (fo=9, routed)           0.199     1.859    DISPLAY/my_ce_n_hz/COUNTER_reg_n_0_[4]
    SLICE_X2Y83          LUT6 (Prop_lut6_I1_O)        0.045     1.904 r  DISPLAY/my_ce_n_hz/COUNTER[7]_i_1/O
                         net (fo=1, routed)           0.000     1.904    DISPLAY/my_ce_n_hz/COUNTER[7]
    SLICE_X2Y83          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.870     2.035    DISPLAY/my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[7]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y83          FDCE (Hold_fdce_C_D)         0.121     1.653    DISPLAY/my_ce_n_hz/COUNTER_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 DISPLAY/my_ce_n_hz/COUNTER_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY/my_ce_n_hz/COUNTER_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.078%)  route 0.201ns (51.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.600     1.519    DISPLAY/my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  DISPLAY/my_ce_n_hz/COUNTER_reg[4]/Q
                         net (fo=9, routed)           0.201     1.861    DISPLAY/my_ce_n_hz/COUNTER_reg_n_0_[4]
    SLICE_X2Y83          LUT6 (Prop_lut6_I2_O)        0.045     1.906 r  DISPLAY/my_ce_n_hz/COUNTER[6]_i_1/O
                         net (fo=1, routed)           0.000     1.906    DISPLAY/my_ce_n_hz/COUNTER[6]
    SLICE_X2Y83          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.870     2.035    DISPLAY/my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[6]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y83          FDCE (Hold_fdce_C_D)         0.120     1.652    DISPLAY/my_ce_n_hz/COUNTER_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 DATAPATH/DATA_BUS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH/REG_A_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.078%)  route 0.184ns (58.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.599     1.518    DATAPATH/CLK_i_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  DATAPATH/DATA_BUS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.128     1.646 r  DATAPATH/DATA_BUS_reg[3]/Q
                         net (fo=3, routed)           0.184     1.830    DATAPATH/DATA_BUS[3]
    SLICE_X3Y86          FDCE                                         r  DATAPATH/REG_A_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.872     2.037    DATAPATH/CLK_i_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  DATAPATH/REG_A_reg[3]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X3Y86          FDCE (Hold_fdce_C_D)         0.018     1.575    DATAPATH/REG_A_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 DISPLAY/my_ce_n_hz/COUNTER_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY/my_ce_n_hz/COUNTER_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (52.999%)  route 0.185ns (47.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.599     1.518    DISPLAY/my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.164     1.682 f  DISPLAY/my_ce_n_hz/COUNTER_reg[6]/Q
                         net (fo=5, routed)           0.185     1.868    DISPLAY/my_ce_n_hz/COUNTER_reg_n_0_[6]
    SLICE_X2Y84          LUT6 (Prop_lut6_I1_O)        0.045     1.913 r  DISPLAY/my_ce_n_hz/COUNTER[3]_i_1/O
                         net (fo=1, routed)           0.000     1.913    DISPLAY/my_ce_n_hz/COUNTER[3]
    SLICE_X2Y84          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.871     2.036    DISPLAY/my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X2Y84          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[3]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X2Y84          FDCE (Hold_fdce_C_D)         0.121     1.654    DISPLAY/my_ce_n_hz/COUNTER_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 DISPLAY/my_ce_n_hz/COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY/my_ce_n_hz/COUNTER_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.183ns (49.139%)  route 0.189ns (50.861%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.600     1.519    DISPLAY/my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  DISPLAY/my_ce_n_hz/COUNTER_reg[0]/Q
                         net (fo=7, routed)           0.189     1.850    DISPLAY/my_ce_n_hz/COUNTER_reg_n_0_[0]
    SLICE_X3Y85          LUT2 (Prop_lut2_I0_O)        0.042     1.892 r  DISPLAY/my_ce_n_hz/COUNTER[1]_i_1/O
                         net (fo=1, routed)           0.000     1.892    DISPLAY/my_ce_n_hz/COUNTER[1]
    SLICE_X3Y85          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.872     2.037    DISPLAY/my_ce_n_hz/CLK_i_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  DISPLAY/my_ce_n_hz/COUNTER_reg[1]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y85          FDCE (Hold_fdce_C_D)         0.107     1.626    DISPLAY/my_ce_n_hz/COUNTER_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_i }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y87     DATAPATH/DATA_BUS_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y86     DATAPATH/DATA_BUS_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y86     DATAPATH/DATA_BUS_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y86     DATAPATH/DATA_BUS_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X0Y86     DATAPATH/FZ_o_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y86     DATAPATH/REG_A_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y86     DATAPATH/REG_A_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y86     DATAPATH/REG_A_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y86     DATAPATH/REG_A_reg[3]/C
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86     DATAPATH/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86     DATAPATH/RAM_reg_0_15_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86     DATAPATH/RAM_reg_0_15_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86     DATAPATH/RAM_reg_0_15_3_3/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86     DATAPATH/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86     DATAPATH/RAM_reg_0_15_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86     DATAPATH/RAM_reg_0_15_2_2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86     DATAPATH/RAM_reg_0_15_3_3/SP/CLK
Low Pulse Width   Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X3Y84     DISPLAY/my_ce_n_hz/CLK_N_Hz_o_reg/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X2Y84     DISPLAY/my_ce_n_hz/COUNTER_reg[3]/C
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86     DATAPATH/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86     DATAPATH/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86     DATAPATH/RAM_reg_0_15_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86     DATAPATH/RAM_reg_0_15_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86     DATAPATH/RAM_reg_0_15_2_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86     DATAPATH/RAM_reg_0_15_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86     DATAPATH/RAM_reg_0_15_3_3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y86     DATAPATH/RAM_reg_0_15_3_3/SP/CLK
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X3Y84     DISPLAY/my_ce_n_hz/CLK_N_Hz_o_reg/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X2Y84     DISPLAY/my_ce_n_hz/COUNTER_reg[3]/C



