#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001e2ad3f2e60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001e2ad3f8fd0 .scope module, "tb" "tb" 3 1;
 .timescale 0 0;
P_000001e2ad3c36d0 .param/l "width" 0 3 2, +C4<00000000000000000000000000001000>;
P_000001e2ad3c3708 .param/l "width_out" 0 3 3, +C4<00000000000000000000000000000000000000000000000000000000000010110>;
v000001e2ad45fcf0_0 .var/s "a", 7 0;
v000001e2ad45f6b0_0 .var/s "b", 7 0;
v000001e2ad4612d0_0 .var/s "c", 7 0;
v000001e2ad4601f0_0 .var "clk", 0 0;
v000001e2ad460290_0 .var "counter", 7 0;
v000001e2ad461230_0 .var/s "d", 7 0;
v000001e2ad460ab0_0 .net/s "q", 21 0, L_000001e2ad4ab8b0;  1 drivers
v000001e2ad460330_0 .var/s "q_expected", 21 0;
v000001e2ad45fed0_0 .var "rst", 0 0;
v000001e2ad4608d0_0 .var "sort", 8 0;
v000001e2ad460510 .array "test_cases", 499 0, 21 0;
v000001e2ad460150_0 .var "vld_in", 0 0;
L_000001e2ad462ad0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e2ad45ff70_0 .net "vld_out", 0 0, L_000001e2ad462ad0;  1 drivers
E_000001e2ad3f0060 .event posedge, v000001e2ad460dd0_0;
E_000001e2ad3f02a0 .event negedge, v000001e2ad45f750_0;
E_000001e2ad3efa20 .event "check_moment";
L_000001e2ad4ab8b0 .part L_000001e2ad405030, 0, 22;
S_000001e2ad3f9160 .scope module, "formula_DUT" "formula" 3 41, 4 1 0, S_000001e2ad3f8fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "vld_in";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 8 "c";
    .port_info 6 /INPUT 8 "d";
    .port_info 7 /OUTPUT 1 "vld_out";
    .port_info 8 /OUTPUT 23 "q";
P_000001e2ad3f00a0 .param/l "width" 0 4 2, +C4<00000000000000000000000000001000>;
L_000001e2ad405030 .functor BUFZ 23, L_000001e2ad4aaa50, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
v000001e2ad40cab0_0 .net/s *"_ivl_0", 8 0, L_000001e2ad4605b0;  1 drivers
v000001e2ad40c650_0 .net *"_ivl_10", 8 0, L_000001e2ad460bf0;  1 drivers
L_000001e2ad4629f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e2ad40cc90_0 .net *"_ivl_12", 0 0, L_000001e2ad4629f8;  1 drivers
v000001e2ad40cb50_0 .net/s *"_ivl_14", 11 0, L_000001e2ad460f10;  1 drivers
v000001e2ad40c5b0_0 .net/s *"_ivl_16", 11 0, L_000001e2ad460010;  1 drivers
v000001e2ad40d0f0_0 .net/s *"_ivl_2", 8 0, L_000001e2ad461190;  1 drivers
L_000001e2ad462a40 .functor BUFT 1, C4<000000000001>, C4<0>, C4<0>, C4<0>;
v000001e2ad40cbf0_0 .net/2u *"_ivl_20", 11 0, L_000001e2ad462a40;  1 drivers
v000001e2ad40cf10_0 .net/s *"_ivl_24", 10 0, L_000001e2ad4610f0;  1 drivers
v000001e2ad40ce70_0 .net *"_ivl_28", 8 0, L_000001e2ad461370;  1 drivers
L_000001e2ad462a88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e2ad40cd30_0 .net *"_ivl_30", 1 0, L_000001e2ad462a88;  1 drivers
v000001e2ad40cdd0_0 .net/s *"_ivl_32", 19 0, L_000001e2ad45fa70;  1 drivers
v000001e2ad40cfb0_0 .net/s *"_ivl_34", 19 0, L_000001e2ad4600b0;  1 drivers
v000001e2ad40d050_0 .net/s *"_ivl_38", 20 0, L_000001e2ad4ab1d0;  1 drivers
v000001e2ad40d190_0 .net/s *"_ivl_40", 20 0, L_000001e2ad4ab310;  1 drivers
v000001e2ad40d230_0 .net/s *"_ivl_44", 22 0, L_000001e2ad4abb30;  1 drivers
v000001e2ad40d2d0_0 .net *"_ivl_48", 21 0, L_000001e2ad4aaeb0;  1 drivers
v000001e2ad40c8d0_0 .net/s *"_ivl_6", 9 0, L_000001e2ad460970;  1 drivers
v000001e2ad40d370_0 .net/s "a", 7 0, v000001e2ad45fcf0_0;  1 drivers
v000001e2ad40d410_0 .net/s "a_minus_b", 8 0, L_000001e2ad460830;  1 drivers
v000001e2ad40c510_0 .net/s "a_minus_b_mul_c_mul_3_add_1", 19 0, L_000001e2ad45fb10;  1 drivers
v000001e2ad40c6f0_0 .net/s "b", 7 0, v000001e2ad45f6b0_0;  1 drivers
v000001e2ad40c790_0 .net/s "c", 7 0, v000001e2ad4612d0_0;  1 drivers
v000001e2ad40c830_0 .net/s "c_mul_2", 9 0, L_000001e2ad460d30;  1 drivers
v000001e2ad40c970_0 .net/s "c_mul_3", 11 0, L_000001e2ad45f930;  1 drivers
v000001e2ad45f610_0 .net/s "c_mul_3_add_1", 11 0, L_000001e2ad460fb0;  1 drivers
v000001e2ad460dd0_0 .net "clk", 0 0, v000001e2ad4601f0_0;  1 drivers
v000001e2ad45f9d0_0 .net/s "d", 7 0, v000001e2ad461230_0;  1 drivers
v000001e2ad460650_0 .net/s "d_mul_4", 10 0, L_000001e2ad461410;  1 drivers
v000001e2ad460b50_0 .net/s "numerator", 20 0, L_000001e2ad4ac670;  1 drivers
v000001e2ad45fd90_0 .net/s "q", 22 0, L_000001e2ad405030;  1 drivers
v000001e2ad4606f0_0 .net/s "res", 22 0, L_000001e2ad4aaa50;  1 drivers
v000001e2ad45f750_0 .net "rst", 0 0, v000001e2ad45fed0_0;  1 drivers
v000001e2ad4614b0_0 .net "vld_in", 0 0, v000001e2ad460150_0;  1 drivers
v000001e2ad45f7f0_0 .net "vld_out", 0 0, L_000001e2ad462ad0;  alias, 1 drivers
L_000001e2ad4605b0 .extend/s 9, v000001e2ad45fcf0_0;
L_000001e2ad461190 .extend/s 9, v000001e2ad45f6b0_0;
L_000001e2ad460830 .arith/sub 9, L_000001e2ad4605b0, L_000001e2ad461190;
L_000001e2ad460970 .extend/s 10, v000001e2ad4612d0_0;
L_000001e2ad460bf0 .part L_000001e2ad460970, 0, 9;
L_000001e2ad460d30 .concat [ 1 9 0 0], L_000001e2ad4629f8, L_000001e2ad460bf0;
L_000001e2ad460f10 .extend/s 12, v000001e2ad4612d0_0;
L_000001e2ad460010 .extend/s 12, L_000001e2ad460d30;
L_000001e2ad45f930 .arith/sum 12, L_000001e2ad460f10, L_000001e2ad460010;
L_000001e2ad460fb0 .arith/sum 12, L_000001e2ad45f930, L_000001e2ad462a40;
L_000001e2ad4610f0 .extend/s 11, v000001e2ad461230_0;
L_000001e2ad461370 .part L_000001e2ad4610f0, 0, 9;
L_000001e2ad461410 .concat [ 2 9 0 0], L_000001e2ad462a88, L_000001e2ad461370;
L_000001e2ad45fa70 .extend/s 20, L_000001e2ad460830;
L_000001e2ad4600b0 .extend/s 20, L_000001e2ad460fb0;
L_000001e2ad45fb10 .arith/mult 20, L_000001e2ad45fa70, L_000001e2ad4600b0;
L_000001e2ad4ab1d0 .extend/s 21, L_000001e2ad45fb10;
L_000001e2ad4ab310 .extend/s 21, L_000001e2ad461410;
L_000001e2ad4ac670 .arith/sub 21, L_000001e2ad4ab1d0, L_000001e2ad4ab310;
L_000001e2ad4abb30 .extend/s 23, L_000001e2ad4ac670;
L_000001e2ad4aaeb0 .part L_000001e2ad4abb30, 1, 22;
L_000001e2ad4aaa50 .extend/s 23, L_000001e2ad4aaeb0;
S_000001e2ad3f46c0 .scope function.vec4.s23, "formula_ref" "formula_ref" 5 1, 5 1 0, S_000001e2ad3f8fd0;
 .timescale 0 0;
v000001e2ad461050_0 .var/s "a", 22 0;
v000001e2ad45fe30_0 .var/s "a_minus_b", 23 0;
v000001e2ad460470_0 .var/s "b", 22 0;
v000001e2ad460c90_0 .var/s "c", 22 0;
v000001e2ad460790_0 .var/s "c_mult3", 24 0;
v000001e2ad460e70_0 .var/s "d", 22 0;
v000001e2ad4603d0_0 .var/s "d_mult4", 49 0;
v000001e2ad45fbb0_0 .var/s "final_result", 49 0;
; Variable formula_ref is vec4 return value of scope S_000001e2ad3f46c0
v000001e2ad460a10_0 .var/s "product", 49 0;
v000001e2ad45fc50_0 .var/s "term2", 24 0;
TD_tb.formula_ref ;
    %load/vec4 v000001e2ad461050_0;
    %pad/s 24;
    %load/vec4 v000001e2ad460470_0;
    %pad/s 24;
    %sub;
    %store/vec4 v000001e2ad45fe30_0, 0, 24;
    %load/vec4 v000001e2ad460c90_0;
    %pad/s 25;
    %muli 3, 0, 25;
    %store/vec4 v000001e2ad460790_0, 0, 25;
    %pushi/vec4 1, 0, 25;
    %load/vec4 v000001e2ad460790_0;
    %add;
    %store/vec4 v000001e2ad45fc50_0, 0, 25;
    %load/vec4 v000001e2ad45fe30_0;
    %pad/s 50;
    %load/vec4 v000001e2ad45fc50_0;
    %pad/s 50;
    %mul;
    %store/vec4 v000001e2ad460a10_0, 0, 50;
    %load/vec4 v000001e2ad460e70_0;
    %pad/s 50;
    %muli 4, 0, 50;
    %store/vec4 v000001e2ad4603d0_0, 0, 50;
    %load/vec4 v000001e2ad460a10_0;
    %load/vec4 v000001e2ad4603d0_0;
    %sub;
    %store/vec4 v000001e2ad45fbb0_0, 0, 50;
    %load/vec4 v000001e2ad45fbb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 23;
    %ret/vec4 0, 0, 23;  Assign to formula_ref (store_vec4_to_lval)
    %disable/flow S_000001e2ad3f46c0;
    %end;
    .scope S_000001e2ad3f8fd0;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2ad460150_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001e2ad4608d0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e2ad460290_0, 0, 8;
    %end;
    .thread T_1, $init;
    .scope S_000001e2ad3f8fd0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2ad4601f0_0, 0, 1;
T_2.0 ;
    %delay 10, 0;
    %load/vec4 v000001e2ad4601f0_0;
    %inv;
    %store/vec4 v000001e2ad4601f0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_000001e2ad3f8fd0;
T_3 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000001e2ad45fed0_0, 0;
    %pushi/vec4 2, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001e2ad3f0060;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2ad45fed0_0, 0;
    %pushi/vec4 2, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001e2ad3f0060;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2ad45fed0_0, 0;
    %end;
    .thread T_3;
    .scope S_000001e2ad3f8fd0;
T_4 ;
    %vpi_call/w 3 67 "$readmemb", "C:/test_cases.txt", v000001e2ad460510 {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001e2ad3f8fd0;
T_5 ;
    %vpi_call/w 3 74 "$dumpvars" {0 0 0};
    %wait E_000001e2ad3f0060;
    %wait E_000001e2ad3f02a0;
    %pushi/vec4 50, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001e2ad3f0060;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2ad460150_0, 0, 1;
    %load/vec4 v000001e2ad4608d0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001e2ad460510, 4;
    %pad/u 8;
    %store/vec4 v000001e2ad45fcf0_0, 0, 8;
    %load/vec4 v000001e2ad4608d0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001e2ad460510, 4;
    %pad/u 8;
    %store/vec4 v000001e2ad45f6b0_0, 0, 8;
    %load/vec4 v000001e2ad4608d0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001e2ad460510, 4;
    %pad/u 8;
    %store/vec4 v000001e2ad4612d0_0, 0, 8;
    %load/vec4 v000001e2ad4608d0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001e2ad460510, 4;
    %pad/u 8;
    %store/vec4 v000001e2ad461230_0, 0, 8;
    %load/vec4 v000001e2ad4608d0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001e2ad460510, 4;
    %store/vec4 v000001e2ad460330_0, 0, 22;
    %load/vec4 v000001e2ad4608d0_0;
    %addi 5, 0, 9;
    %store/vec4 v000001e2ad4608d0_0, 0, 9;
    %load/vec4 v000001e2ad460290_0;
    %addi 1, 0, 8;
    %store/vec4 v000001e2ad460290_0, 0, 8;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 95 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001e2ad3f8fd0;
T_6 ;
    %wait E_000001e2ad3f0060;
    %load/vec4 v000001e2ad45ff70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v000001e2ad460290_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001e2ad460ab0_0;
    %load/vec4 v000001e2ad460330_0;
    %cmp/ne;
    %jmp/0xz  T_6.3, 6;
    %vpi_call/w 3 105 "$display", "FAIL %d: res mismatch. Expected %0d, actual %0d", v000001e2ad460290_0, v000001e2ad460330_0, v000001e2ad460ab0_0 {0 0 0};
    %jmp T_6.4;
T_6.3 ;
    %vpi_call/w 3 109 "$display", "PASS %d: res ok. Expected %0d, actual %0d", v000001e2ad460290_0, v000001e2ad460330_0, v000001e2ad460ab0_0 {0 0 0};
    %event E_000001e2ad3efa20;
T_6.4 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "scr/testbench.sv";
    "scr/formula.sv";
    "./formula_ref.svh";
