// Seed: 2725187402
module module_0 (
    input reg id_0,
    output id_1
);
  assign id_1 = 1;
  always @(negedge 1 or 1) id_1 <= id_0;
  assign id_1 = 1;
endmodule
