```
[DRV]: RESET DONE
--------------------------------
[GEN]: en: 1 | aluout: 4eed | pcout: 8665 | memout: bf5f | W_Control: 0 | dr: 4 | sr1: 3 | sr2: 2
[DRV]: MODULE ENABLED
[MON]:     VSR1: 0000 | VSR2: 0000
[SCO-DRV]: VSR1: 0000 | VSR2: 0000
[SCO-MON]: VSR1: 0000 | VSR2: 0000
[SCO]: DATA MATCH
--------------------------------
[GEN]: en: 1 | aluout: c3b5 | pcout: 342d | memout: e778 | W_Control: 0 | dr: 5 | sr1: 2 | sr2: 5
[DRV]: MODULE ENABLED
[MON]:     VSR1: 0000 | VSR2: c3b5
[SCO-DRV]: VSR1: 0000 | VSR2: c3b5
[SCO-MON]: VSR1: 0000 | VSR2: c3b5
[SCO]: DATA MATCH
--------------------------------
[GEN]: en: 1 | aluout: 5758 | pcout: a1a0 | memout: 699c | W_Control: 0 | dr: 5 | sr1: 0 | sr2: 7
[DRV]: MODULE ENABLED
[MON]:     VSR1: 0000 | VSR2: 0000
[SCO-DRV]: VSR1: 0000 | VSR2: 0000
[SCO-MON]: VSR1: 0000 | VSR2: 0000
[SCO]: DATA MATCH
--------------------------------
[GEN]: en: 1 | aluout: 1259 | pcout: 895c | memout: fa75 | W_Control: 0 | dr: 7 | sr1: 0 | sr2: 3
[DRV]: MODULE ENABLED
[MON]:     VSR1: 0000 | VSR2: 0000
[SCO-DRV]: VSR1: 0000 | VSR2: 0000
[SCO-MON]: VSR1: 0000 | VSR2: 0000
[SCO]: DATA MATCH
--------------------------------
[GEN]: en: 0 | aluout: 3769 | pcout: 9853 | memout: d27b | W_Control: 0 | dr: 7 | sr1: 2 | sr2: 0
[MON]:     VSR1: 0000 | VSR2: 0000
[SCO-DRV]: VSR1: 0000 | VSR2: 0000
[SCO-MON]: VSR1: 0000 | VSR2: 0000
[SCO]: DATA MATCH
--------------------------------
[GEN]: en: 1 | aluout: 2acd | pcout: 2b58 | memout: dcc0 | W_Control: 0 | dr: 0 | sr1: 4 | sr2: 2
[DRV]: MODULE ENABLED
[MON]:     VSR1: 4eed | VSR2: 0000
[SCO-DRV]: VSR1: 4eed | VSR2: 0000
[SCO-MON]: VSR1: 4eed | VSR2: 0000
[SCO]: DATA MATCH
--------------------------------
[GEN]: en: 1 | aluout: e606 | pcout: 8046 | memout: 1d74 | W_Control: 2 | dr: 3 | sr1: 5 | sr2: 0
[DRV]: MODULE ENABLED
[MON]:     VSR1: 5758 | VSR2: 2acd
[SCO-DRV]: VSR1: 5758 | VSR2: 2acd
[SCO-MON]: VSR1: 5758 | VSR2: 2acd
[SCO]: DATA MATCH
--------------------------------
[GEN]: en: 1 | aluout: a53e | pcout: ec18 | memout: eecb | W_Control: 2 | dr: 6 | sr1: 2 | sr2: 7
[DRV]: MODULE ENABLED
[MON]:     VSR1: 0000 | VSR2: 1259
[SCO-DRV]: VSR1: 0000 | VSR2: 1259
[SCO-MON]: VSR1: 0000 | VSR2: 1259
[SCO]: DATA MATCH
--------------------------------
[GEN]: en: 0 | aluout: 69e6 | pcout: a2fa | memout: 678e | W_Control: 0 | dr: 6 | sr1: 1 | sr2: 2
[MON]:     VSR1: 0000 | VSR2: 0000
[SCO-DRV]: VSR1: 0000 | VSR2: 0000
[SCO-MON]: VSR1: 0000 | VSR2: 0000
[SCO]: DATA MATCH
--------------------------------
[GEN]: en: 1 | aluout: ad3b | pcout: 3ee2 | memout: 2036 | W_Control: 2 | dr: 1 | sr1: 0 | sr2: 3
[DRV]: MODULE ENABLED
[MON]:     VSR1: 2acd | VSR2: 8046
[SCO-DRV]: VSR1: 2acd | VSR2: 8046
[SCO-MON]: VSR1: 2acd | VSR2: 8046
[SCO]: DATA MATCH
--------------------------------
[GEN]: en: 1 | aluout: cf79 | pcout: c86d | memout: fb33 | W_Control: 0 | dr: 1 | sr1: 1 | sr2: 5
[DRV]: MODULE ENABLED
[MON]:     VSR1: cf79 | VSR2: 5758
[SCO-DRV]: VSR1: cf79 | VSR2: 5758
[SCO-MON]: VSR1: cf79 | VSR2: 5758
[SCO]: DATA MATCH
--------------------------------
[GEN]: en: 0 | aluout: c837 | pcout: 6c84 | memout: 3c8e | W_Control: 2 | dr: 3 | sr1: 5 | sr2: 7
[MON]:     VSR1: 5758 | VSR2: 1259
[SCO-DRV]: VSR1: 5758 | VSR2: 1259
[SCO-MON]: VSR1: 5758 | VSR2: 1259
[SCO]: DATA MATCH
--------------------------------
[GEN]: en: 0 | aluout: f305 | pcout: f9c3 | memout: b047 | W_Control: 2 | dr: 5 | sr1: 3 | sr2: 6
[MON]:     VSR1: 8046 | VSR2: ec18
[SCO-DRV]: VSR1: 8046 | VSR2: ec18
[SCO-MON]: VSR1: 8046 | VSR2: ec18
[SCO]: DATA MATCH
--------------------------------
[GEN]: en: 1 | aluout: 82a6 | pcout: 2d14 | memout: 2a13 | W_Control: 2 | dr: 0 | sr1: 1 | sr2: 7
[DRV]: MODULE ENABLED
[MON]:     VSR1: cf79 | VSR2: 1259
[SCO-DRV]: VSR1: cf79 | VSR2: 1259
[SCO-MON]: VSR1: cf79 | VSR2: 1259
[SCO]: DATA MATCH
--------------------------------
[GEN]: en: 1 | aluout: 49b2 | pcout: 2e92 | memout: 9ec0 | W_Control: 0 | dr: 7 | sr1: 5 | sr2: 0
[DRV]: MODULE ENABLED
[MON]:     VSR1: 5758 | VSR2: 2d14
[SCO-DRV]: VSR1: 5758 | VSR2: 2d14
[SCO-MON]: VSR1: 5758 | VSR2: 2d14
[SCO]: DATA MATCH
--------------------------------
[GEN]: en: 1 | aluout: 09e2 | pcout: 93d2 | memout: 2822 | W_Control: 0 | dr: 5 | sr1: 0 | sr2: 5
[DRV]: MODULE ENABLED
[MON]:     VSR1: 2d14 | VSR2: 09e2
[SCO-DRV]: VSR1: 2d14 | VSR2: 09e2
[SCO-MON]: VSR1: 2d14 | VSR2: 09e2
[SCO]: DATA MATCH
--------------------------------
[GEN]: en: 1 | aluout: 82f8 | pcout: 33e9 | memout: 2a60 | W_Control: 0 | dr: 5 | sr1: 0 | sr2: 1
[DRV]: MODULE ENABLED
[MON]:     VSR1: 2d14 | VSR2: cf79
[SCO-DRV]: VSR1: 2d14 | VSR2: cf79
[SCO-MON]: VSR1: 2d14 | VSR2: cf79
[SCO]: DATA MATCH
--------------------------------
[GEN]: en: 0 | aluout: 4643 | pcout: 0641 | memout: 00a3 | W_Control: 0 | dr: 5 | sr1: 7 | sr2: 7
[MON]:     VSR1: 49b2 | VSR2: 49b2
[SCO-DRV]: VSR1: 49b2 | VSR2: 49b2
[SCO-MON]: VSR1: 49b2 | VSR2: 49b2
[SCO]: DATA MATCH
--------------------------------
[GEN]: en: 1 | aluout: 9496 | pcout: 4668 | memout: 1b6a | W_Control: 0 | dr: 4 | sr1: 3 | sr2: 7
[DRV]: MODULE ENABLED
[MON]:     VSR1: 8046 | VSR2: 49b2
[SCO-DRV]: VSR1: 8046 | VSR2: 49b2
[SCO-MON]: VSR1: 8046 | VSR2: 49b2
[SCO]: DATA MATCH
--------------------------------
[GEN]: en: 1 | aluout: 60b1 | pcout: bd92 | memout: 4795 | W_Control: 0 | dr: 5 | sr1: 3 | sr2: 6
[DRV]: MODULE ENABLED
[MON]:     VSR1: 8046 | VSR2: ec18
[SCO-DRV]: VSR1: 8046 | VSR2: ec18
[SCO-MON]: VSR1: 8046 | VSR2: ec18
[SCO]: DATA MATCH
--------------------------------
[GEN]: en: 1 | aluout: 9e06 | pcout: b404 | memout: dfa4 | W_Control: 2 | dr: 3 | sr1: 5 | sr2: 1
[DRV]: MODULE ENABLED
[MON]:     VSR1: 60b1 | VSR2: cf79
[SCO-DRV]: VSR1: 60b1 | VSR2: cf79
[SCO-MON]: VSR1: 60b1 | VSR2: cf79
[SCO]: DATA MATCH
--------------------------------
[GEN]: en: 1 | aluout: 7ea3 | pcout: 480d | memout: cc14 | W_Control: 0 | dr: 0 | sr1: 7 | sr2: 3
[DRV]: MODULE ENABLED
[MON]:     VSR1: 49b2 | VSR2: b404
[SCO-DRV]: VSR1: 49b2 | VSR2: b404
[SCO-MON]: VSR1: 49b2 | VSR2: b404
[SCO]: DATA MATCH
--------------------------------
[GEN]: en: 1 | aluout: 0cf5 | pcout: 01e2 | memout: 7a20 | W_Control: 0 | dr: 5 | sr1: 1 | sr2: 4
[DRV]: MODULE ENABLED
[MON]:     VSR1: cf79 | VSR2: 9496
[SCO-DRV]: VSR1: cf79 | VSR2: 9496
[SCO-MON]: VSR1: cf79 | VSR2: 9496
[SCO]: DATA MATCH
--------------------------------
[GEN]: en: 1 | aluout: ec31 | pcout: ae4f | memout: 84e7 | W_Control: 2 | dr: 1 | sr1: 4 | sr2: 1
[DRV]: MODULE ENABLED
[MON]:     VSR1: 9496 | VSR2: ae4f
[SCO-DRV]: VSR1: 9496 | VSR2: ae4f
[SCO-MON]: VSR1: 9496 | VSR2: ae4f
[SCO]: DATA MATCH
--------------------------------
[GEN]: en: 0 | aluout: 6894 | pcout: 4bb5 | memout: 498b | W_Control: 0 | dr: 1 | sr1: 2 | sr2: 6
[MON]:     VSR1: 0000 | VSR2: ec18
[SCO-DRV]: VSR1: 0000 | VSR2: ec18
[SCO-MON]: VSR1: 0000 | VSR2: ec18
[SCO]: DATA MATCH
--------------------------------
[GEN]: en: 1 | aluout: 49da | pcout: 8f9e | memout: ca8b | W_Control: 2 | dr: 0 | sr1: 7 | sr2: 1
[DRV]: MODULE ENABLED
[MON]:     VSR1: 49b2 | VSR2: ae4f
[SCO-DRV]: VSR1: 49b2 | VSR2: ae4f
[SCO-MON]: VSR1: 49b2 | VSR2: ae4f
[SCO]: DATA MATCH
--------------------------------
[GEN]: en: 1 | aluout: 46f5 | pcout: ca15 | memout: b5d4 | W_Control: 0 | dr: 7 | sr1: 2 | sr2: 7
[DRV]: MODULE ENABLED
[MON]:     VSR1: 0000 | VSR2: 46f5
[SCO-DRV]: VSR1: 0000 | VSR2: 46f5
[SCO-MON]: VSR1: 0000 | VSR2: 46f5
[SCO]: DATA MATCH
--------------------------------
[GEN]: en: 0 | aluout: a6c2 | pcout: a9d4 | memout: a38f | W_Control: 0 | dr: 6 | sr1: 6 | sr2: 5
[MON]:     VSR1: ec18 | VSR2: 0cf5
[SCO-DRV]: VSR1: ec18 | VSR2: 0cf5
[SCO-MON]: VSR1: ec18 | VSR2: 0cf5
[SCO]: DATA MATCH
--------------------------------
[GEN]: en: 1 | aluout: 1a7a | pcout: 119e | memout: afb6 | W_Control: 2 | dr: 2 | sr1: 4 | sr2: 0
[DRV]: MODULE ENABLED
[MON]:     VSR1: 9496 | VSR2: 8f9e
[SCO-DRV]: VSR1: 9496 | VSR2: 8f9e
[SCO-MON]: VSR1: 9496 | VSR2: 8f9e
[SCO]: DATA MATCH
--------------------------------
[GEN]: en: 1 | aluout: 7cd6 | pcout: b0f7 | memout: 5be3 | W_Control: 2 | dr: 2 | sr1: 2 | sr2: 2
[DRV]: MODULE ENABLED
[MON]:     VSR1: b0f7 | VSR2: b0f7
[SCO-DRV]: VSR1: b0f7 | VSR2: b0f7
[SCO-MON]: VSR1: b0f7 | VSR2: b0f7
[SCO]: DATA MATCH
--------------------------------
```
