command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	2455160	File	/home/p4ultr4n/workplace/ReVeal/raw_code/disas_thumb_insn_01_1.c								
ANR	2455161	Function	disas_thumb_insn	1:0:0:24369							
ANR	2455162	FunctionDef	"disas_thumb_insn (CPUARMState * env , DisasContext * s)"		2455161	0					
ANR	2455163	CompoundStatement		3:0:65:24369	2455161	0					
ANR	2455164	IdentifierDeclStatement	"uint32_t val , insn , op , rm , rn , rd , shift , cond ;"	5:4:72:119	2455161	0	True				
ANR	2455165	IdentifierDecl	val		2455161	0					
ANR	2455166	IdentifierDeclType	uint32_t		2455161	0					
ANR	2455167	Identifier	val		2455161	1					
ANR	2455168	IdentifierDecl	insn		2455161	1					
ANR	2455169	IdentifierDeclType	uint32_t		2455161	0					
ANR	2455170	Identifier	insn		2455161	1					
ANR	2455171	IdentifierDecl	op		2455161	2					
ANR	2455172	IdentifierDeclType	uint32_t		2455161	0					
ANR	2455173	Identifier	op		2455161	1					
ANR	2455174	IdentifierDecl	rm		2455161	3					
ANR	2455175	IdentifierDeclType	uint32_t		2455161	0					
ANR	2455176	Identifier	rm		2455161	1					
ANR	2455177	IdentifierDecl	rn		2455161	4					
ANR	2455178	IdentifierDeclType	uint32_t		2455161	0					
ANR	2455179	Identifier	rn		2455161	1					
ANR	2455180	IdentifierDecl	rd		2455161	5					
ANR	2455181	IdentifierDeclType	uint32_t		2455161	0					
ANR	2455182	Identifier	rd		2455161	1					
ANR	2455183	IdentifierDecl	shift		2455161	6					
ANR	2455184	IdentifierDeclType	uint32_t		2455161	0					
ANR	2455185	Identifier	shift		2455161	1					
ANR	2455186	IdentifierDecl	cond		2455161	7					
ANR	2455187	IdentifierDeclType	uint32_t		2455161	0					
ANR	2455188	Identifier	cond		2455161	1					
ANR	2455189	IdentifierDeclStatement	int32_t offset ;	7:4:126:140	2455161	1	True				
ANR	2455190	IdentifierDecl	offset		2455161	0					
ANR	2455191	IdentifierDeclType	int32_t		2455161	0					
ANR	2455192	Identifier	offset		2455161	1					
ANR	2455193	IdentifierDeclStatement	int i ;	9:4:147:152	2455161	2	True				
ANR	2455194	IdentifierDecl	i		2455161	0					
ANR	2455195	IdentifierDeclType	int		2455161	0					
ANR	2455196	Identifier	i		2455161	1					
ANR	2455197	IdentifierDeclStatement	TCGv_i32 tmp ;	11:4:159:171	2455161	3	True				
ANR	2455198	IdentifierDecl	tmp		2455161	0					
ANR	2455199	IdentifierDeclType	TCGv_i32		2455161	0					
ANR	2455200	Identifier	tmp		2455161	1					
ANR	2455201	IdentifierDeclStatement	TCGv_i32 tmp2 ;	13:4:178:191	2455161	4	True				
ANR	2455202	IdentifierDecl	tmp2		2455161	0					
ANR	2455203	IdentifierDeclType	TCGv_i32		2455161	0					
ANR	2455204	Identifier	tmp2		2455161	1					
ANR	2455205	IdentifierDeclStatement	TCGv_i32 addr ;	15:4:198:211	2455161	5	True				
ANR	2455206	IdentifierDecl	addr		2455161	0					
ANR	2455207	IdentifierDeclType	TCGv_i32		2455161	0					
ANR	2455208	Identifier	addr		2455161	1					
ANR	2455209	IfStatement	if ( s -> condexec_mask )		2455161	6					
ANR	2455210	Condition	s -> condexec_mask	19:8:224:239	2455161	0	True				
ANR	2455211	PtrMemberAccess	s -> condexec_mask		2455161	0					
ANR	2455212	Identifier	s		2455161	0					
ANR	2455213	Identifier	condexec_mask		2455161	1					
ANR	2455214	CompoundStatement		17:26:176:176	2455161	1					
ANR	2455215	ExpressionStatement	cond = s -> condexec_cond	21:8:253:276	2455161	0	True				
ANR	2455216	AssignmentExpression	cond = s -> condexec_cond		2455161	0		=			
ANR	2455217	Identifier	cond		2455161	0					
ANR	2455218	PtrMemberAccess	s -> condexec_cond		2455161	1					
ANR	2455219	Identifier	s		2455161	0					
ANR	2455220	Identifier	condexec_cond		2455161	1					
ANR	2455221	IfStatement	if ( cond != 0x0e )		2455161	1					
ANR	2455222	Condition	cond != 0x0e	23:12:291:302	2455161	0	True				
ANR	2455223	EqualityExpression	cond != 0x0e		2455161	0		!=			
ANR	2455224	Identifier	cond		2455161	0					
ANR	2455225	PrimaryExpression	0x0e		2455161	1					
ANR	2455226	CompoundStatement		21:26:239:239	2455161	1					
ANR	2455227	ExpressionStatement	s -> condlabel = gen_new_label ( )	25:10:367:397	2455161	0	True				
ANR	2455228	AssignmentExpression	s -> condlabel = gen_new_label ( )		2455161	0		=			
ANR	2455229	PtrMemberAccess	s -> condlabel		2455161	0					
ANR	2455230	Identifier	s		2455161	0					
ANR	2455231	Identifier	condlabel		2455161	1					
ANR	2455232	CallExpression	gen_new_label ( )		2455161	1					
ANR	2455233	Callee	gen_new_label		2455161	0					
ANR	2455234	Identifier	gen_new_label		2455161	0					
ANR	2455235	ArgumentList			2455161	1					
ANR	2455236	ExpressionStatement	"arm_gen_test_cc ( cond ^ 1 , s -> condlabel )"	27:10:410:449	2455161	1	True				
ANR	2455237	CallExpression	"arm_gen_test_cc ( cond ^ 1 , s -> condlabel )"		2455161	0					
ANR	2455238	Callee	arm_gen_test_cc		2455161	0					
ANR	2455239	Identifier	arm_gen_test_cc		2455161	0					
ANR	2455240	ArgumentList	cond ^ 1		2455161	1					
ANR	2455241	Argument	cond ^ 1		2455161	0					
ANR	2455242	ExclusiveOrExpression	cond ^ 1		2455161	0		^			
ANR	2455243	Identifier	cond		2455161	0					
ANR	2455244	PrimaryExpression	1		2455161	1					
ANR	2455245	Argument	s -> condlabel		2455161	1					
ANR	2455246	PtrMemberAccess	s -> condlabel		2455161	0					
ANR	2455247	Identifier	s		2455161	0					
ANR	2455248	Identifier	condlabel		2455161	1					
ANR	2455249	ExpressionStatement	s -> condjmp = 1	29:10:462:476	2455161	2	True				
ANR	2455250	AssignmentExpression	s -> condjmp = 1		2455161	0		=			
ANR	2455251	PtrMemberAccess	s -> condjmp		2455161	0					
ANR	2455252	Identifier	s		2455161	0					
ANR	2455253	Identifier	condjmp		2455161	1					
ANR	2455254	PrimaryExpression	1		2455161	1					
ANR	2455255	ExpressionStatement	"insn = arm_lduw_code ( env , s -> pc , s -> sctlr_b )"	37:4:503:547	2455161	7	True				
ANR	2455256	AssignmentExpression	"insn = arm_lduw_code ( env , s -> pc , s -> sctlr_b )"		2455161	0		=			
ANR	2455257	Identifier	insn		2455161	0					
ANR	2455258	CallExpression	"arm_lduw_code ( env , s -> pc , s -> sctlr_b )"		2455161	1					
ANR	2455259	Callee	arm_lduw_code		2455161	0					
ANR	2455260	Identifier	arm_lduw_code		2455161	0					
ANR	2455261	ArgumentList	env		2455161	1					
ANR	2455262	Argument	env		2455161	0					
ANR	2455263	Identifier	env		2455161	0					
ANR	2455264	Argument	s -> pc		2455161	1					
ANR	2455265	PtrMemberAccess	s -> pc		2455161	0					
ANR	2455266	Identifier	s		2455161	0					
ANR	2455267	Identifier	pc		2455161	1					
ANR	2455268	Argument	s -> sctlr_b		2455161	2					
ANR	2455269	PtrMemberAccess	s -> sctlr_b		2455161	0					
ANR	2455270	Identifier	s		2455161	0					
ANR	2455271	Identifier	sctlr_b		2455161	1					
ANR	2455272	ExpressionStatement	s -> pc += 2	39:4:554:564	2455161	8	True				
ANR	2455273	AssignmentExpression	s -> pc += 2		2455161	0		+=			
ANR	2455274	PtrMemberAccess	s -> pc		2455161	0					
ANR	2455275	Identifier	s		2455161	0					
ANR	2455276	Identifier	pc		2455161	1					
ANR	2455277	PrimaryExpression	2		2455161	1					
ANR	2455278	SwitchStatement	switch ( insn >> 12 )		2455161	9					
ANR	2455279	Condition	insn >> 12	43:12:581:590	2455161	0	True				
ANR	2455280	ShiftExpression	insn >> 12		2455161	0		>>			
ANR	2455281	Identifier	insn		2455161	0					
ANR	2455282	PrimaryExpression	12		2455161	1					
ANR	2455283	CompoundStatement		41:24:527:527	2455161	1					
ANR	2455284	Label	case 0 :	45:4:600:606	2455161	0	True				
ANR	2455285	Label	case 1 :	45:12:608:614	2455161	1	True				
ANR	2455286	ExpressionStatement	rd = insn & 7	49:8:627:640	2455161	2	True				
ANR	2455287	AssignmentExpression	rd = insn & 7		2455161	0		=			
ANR	2455288	Identifier	rd		2455161	0					
ANR	2455289	BitAndExpression	insn & 7		2455161	1		&			
ANR	2455290	Identifier	insn		2455161	0					
ANR	2455291	PrimaryExpression	7		2455161	1					
ANR	2455292	ExpressionStatement	op = ( insn >> 11 ) & 3	51:8:651:672	2455161	3	True				
ANR	2455293	AssignmentExpression	op = ( insn >> 11 ) & 3		2455161	0		=			
ANR	2455294	Identifier	op		2455161	0					
ANR	2455295	BitAndExpression	( insn >> 11 ) & 3		2455161	1		&			
ANR	2455296	ShiftExpression	insn >> 11		2455161	0		>>			
ANR	2455297	Identifier	insn		2455161	0					
ANR	2455298	PrimaryExpression	11		2455161	1					
ANR	2455299	PrimaryExpression	3		2455161	1					
ANR	2455300	IfStatement	if ( op == 3 )		2455161	4					
ANR	2455301	Condition	op == 3	53:12:687:693	2455161	0	True				
ANR	2455302	EqualityExpression	op == 3		2455161	0		==			
ANR	2455303	Identifier	op		2455161	0					
ANR	2455304	PrimaryExpression	3		2455161	1					
ANR	2455305	CompoundStatement		51:21:630:630	2455161	1					
ANR	2455306	ExpressionStatement	rn = ( insn >> 3 ) & 7	57:12:743:763	2455161	0	True				
ANR	2455307	AssignmentExpression	rn = ( insn >> 3 ) & 7		2455161	0		=			
ANR	2455308	Identifier	rn		2455161	0					
ANR	2455309	BitAndExpression	( insn >> 3 ) & 7		2455161	1		&			
ANR	2455310	ShiftExpression	insn >> 3		2455161	0		>>			
ANR	2455311	Identifier	insn		2455161	0					
ANR	2455312	PrimaryExpression	3		2455161	1					
ANR	2455313	PrimaryExpression	7		2455161	1					
ANR	2455314	ExpressionStatement	"tmp = load_reg ( s , rn )"	59:12:778:799	2455161	1	True				
ANR	2455315	AssignmentExpression	"tmp = load_reg ( s , rn )"		2455161	0		=			
ANR	2455316	Identifier	tmp		2455161	0					
ANR	2455317	CallExpression	"load_reg ( s , rn )"		2455161	1					
ANR	2455318	Callee	load_reg		2455161	0					
ANR	2455319	Identifier	load_reg		2455161	0					
ANR	2455320	ArgumentList	s		2455161	1					
ANR	2455321	Argument	s		2455161	0					
ANR	2455322	Identifier	s		2455161	0					
ANR	2455323	Argument	rn		2455161	1					
ANR	2455324	Identifier	rn		2455161	0					
ANR	2455325	IfStatement	if ( insn & ( 1 << 10 ) )		2455161	2					
ANR	2455326	Condition	insn & ( 1 << 10 )	61:16:818:833	2455161	0	True				
ANR	2455327	BitAndExpression	insn & ( 1 << 10 )		2455161	0		&			
ANR	2455328	Identifier	insn		2455161	0					
ANR	2455329	ShiftExpression	1 << 10		2455161	1		<<			
ANR	2455330	PrimaryExpression	1		2455161	0					
ANR	2455331	PrimaryExpression	10		2455161	1					
ANR	2455332	CompoundStatement		59:34:770:770	2455161	1					
ANR	2455333	ExpressionStatement	tmp2 = tcg_temp_new_i32 ( )	65:16:888:913	2455161	0	True				
ANR	2455334	AssignmentExpression	tmp2 = tcg_temp_new_i32 ( )		2455161	0		=			
ANR	2455335	Identifier	tmp2		2455161	0					
ANR	2455336	CallExpression	tcg_temp_new_i32 ( )		2455161	1					
ANR	2455337	Callee	tcg_temp_new_i32		2455161	0					
ANR	2455338	Identifier	tcg_temp_new_i32		2455161	0					
ANR	2455339	ArgumentList			2455161	1					
ANR	2455340	ExpressionStatement	"tcg_gen_movi_i32 ( tmp2 , ( insn >> 6 ) & 7 )"	67:16:932:971	2455161	1	True				
ANR	2455341	CallExpression	"tcg_gen_movi_i32 ( tmp2 , ( insn >> 6 ) & 7 )"		2455161	0					
ANR	2455342	Callee	tcg_gen_movi_i32		2455161	0					
ANR	2455343	Identifier	tcg_gen_movi_i32		2455161	0					
ANR	2455344	ArgumentList	tmp2		2455161	1					
ANR	2455345	Argument	tmp2		2455161	0					
ANR	2455346	Identifier	tmp2		2455161	0					
ANR	2455347	Argument	( insn >> 6 ) & 7		2455161	1					
ANR	2455348	BitAndExpression	( insn >> 6 ) & 7		2455161	0		&			
ANR	2455349	ShiftExpression	insn >> 6		2455161	0		>>			
ANR	2455350	Identifier	insn		2455161	0					
ANR	2455351	PrimaryExpression	6		2455161	1					
ANR	2455352	PrimaryExpression	7		2455161	1					
ANR	2455353	ElseStatement	else		2455161	0					
ANR	2455354	CompoundStatement		67:19:927:927	2455161	0					
ANR	2455355	ExpressionStatement	rm = ( insn >> 6 ) & 7	73:16:1039:1059	2455161	0	True				
ANR	2455356	AssignmentExpression	rm = ( insn >> 6 ) & 7		2455161	0		=			
ANR	2455357	Identifier	rm		2455161	0					
ANR	2455358	BitAndExpression	( insn >> 6 ) & 7		2455161	1		&			
ANR	2455359	ShiftExpression	insn >> 6		2455161	0		>>			
ANR	2455360	Identifier	insn		2455161	0					
ANR	2455361	PrimaryExpression	6		2455161	1					
ANR	2455362	PrimaryExpression	7		2455161	1					
ANR	2455363	ExpressionStatement	"tmp2 = load_reg ( s , rm )"	75:16:1078:1100	2455161	1	True				
ANR	2455364	AssignmentExpression	"tmp2 = load_reg ( s , rm )"		2455161	0		=			
ANR	2455365	Identifier	tmp2		2455161	0					
ANR	2455366	CallExpression	"load_reg ( s , rm )"		2455161	1					
ANR	2455367	Callee	load_reg		2455161	0					
ANR	2455368	Identifier	load_reg		2455161	0					
ANR	2455369	ArgumentList	s		2455161	1					
ANR	2455370	Argument	s		2455161	0					
ANR	2455371	Identifier	s		2455161	0					
ANR	2455372	Argument	rm		2455161	1					
ANR	2455373	Identifier	rm		2455161	0					
ANR	2455374	IfStatement	if ( insn & ( 1 << 9 ) )		2455161	3					
ANR	2455375	Condition	insn & ( 1 << 9 )	79:16:1134:1148	2455161	0	True				
ANR	2455376	BitAndExpression	insn & ( 1 << 9 )		2455161	0		&			
ANR	2455377	Identifier	insn		2455161	0					
ANR	2455378	ShiftExpression	1 << 9		2455161	1		<<			
ANR	2455379	PrimaryExpression	1		2455161	0					
ANR	2455380	PrimaryExpression	9		2455161	1					
ANR	2455381	CompoundStatement		77:33:1085:1085	2455161	1					
ANR	2455382	IfStatement	if ( s -> condexec_mask )		2455161	0					
ANR	2455383	Condition	s -> condexec_mask	81:20:1174:1189	2455161	0	True				
ANR	2455384	PtrMemberAccess	s -> condexec_mask		2455161	0					
ANR	2455385	Identifier	s		2455161	0					
ANR	2455386	Identifier	condexec_mask		2455161	1					
ANR	2455387	ExpressionStatement	"tcg_gen_sub_i32 ( tmp , tmp , tmp2 )"	83:20:1213:1244	2455161	1	True				
ANR	2455388	CallExpression	"tcg_gen_sub_i32 ( tmp , tmp , tmp2 )"		2455161	0					
ANR	2455389	Callee	tcg_gen_sub_i32		2455161	0					
ANR	2455390	Identifier	tcg_gen_sub_i32		2455161	0					
ANR	2455391	ArgumentList	tmp		2455161	1					
ANR	2455392	Argument	tmp		2455161	0					
ANR	2455393	Identifier	tmp		2455161	0					
ANR	2455394	Argument	tmp		2455161	1					
ANR	2455395	Identifier	tmp		2455161	0					
ANR	2455396	Argument	tmp2		2455161	2					
ANR	2455397	Identifier	tmp2		2455161	0					
ANR	2455398	ElseStatement	else		2455161	0					
ANR	2455399	ExpressionStatement	"gen_sub_CC ( tmp , tmp , tmp2 )"	87:20:1289:1315	2455161	0	True				
ANR	2455400	CallExpression	"gen_sub_CC ( tmp , tmp , tmp2 )"		2455161	0					
ANR	2455401	Callee	gen_sub_CC		2455161	0					
ANR	2455402	Identifier	gen_sub_CC		2455161	0					
ANR	2455403	ArgumentList	tmp		2455161	1					
ANR	2455404	Argument	tmp		2455161	0					
ANR	2455405	Identifier	tmp		2455161	0					
ANR	2455406	Argument	tmp		2455161	1					
ANR	2455407	Identifier	tmp		2455161	0					
ANR	2455408	Argument	tmp2		2455161	2					
ANR	2455409	Identifier	tmp2		2455161	0					
ANR	2455410	ElseStatement	else		2455161	0					
ANR	2455411	CompoundStatement		87:19:1271:1271	2455161	0					
ANR	2455412	IfStatement	if ( s -> condexec_mask )		2455161	0					
ANR	2455413	Condition	s -> condexec_mask	91:20:1360:1375	2455161	0	True				
ANR	2455414	PtrMemberAccess	s -> condexec_mask		2455161	0					
ANR	2455415	Identifier	s		2455161	0					
ANR	2455416	Identifier	condexec_mask		2455161	1					
ANR	2455417	ExpressionStatement	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"	93:20:1399:1430	2455161	1	True				
ANR	2455418	CallExpression	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"		2455161	0					
ANR	2455419	Callee	tcg_gen_add_i32		2455161	0					
ANR	2455420	Identifier	tcg_gen_add_i32		2455161	0					
ANR	2455421	ArgumentList	tmp		2455161	1					
ANR	2455422	Argument	tmp		2455161	0					
ANR	2455423	Identifier	tmp		2455161	0					
ANR	2455424	Argument	tmp		2455161	1					
ANR	2455425	Identifier	tmp		2455161	0					
ANR	2455426	Argument	tmp2		2455161	2					
ANR	2455427	Identifier	tmp2		2455161	0					
ANR	2455428	ElseStatement	else		2455161	0					
ANR	2455429	ExpressionStatement	"gen_add_CC ( tmp , tmp , tmp2 )"	97:20:1475:1501	2455161	0	True				
ANR	2455430	CallExpression	"gen_add_CC ( tmp , tmp , tmp2 )"		2455161	0					
ANR	2455431	Callee	gen_add_CC		2455161	0					
ANR	2455432	Identifier	gen_add_CC		2455161	0					
ANR	2455433	ArgumentList	tmp		2455161	1					
ANR	2455434	Argument	tmp		2455161	0					
ANR	2455435	Identifier	tmp		2455161	0					
ANR	2455436	Argument	tmp		2455161	1					
ANR	2455437	Identifier	tmp		2455161	0					
ANR	2455438	Argument	tmp2		2455161	2					
ANR	2455439	Identifier	tmp2		2455161	0					
ANR	2455440	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	101:12:1531:1554	2455161	4	True				
ANR	2455441	CallExpression	tcg_temp_free_i32 ( tmp2 )		2455161	0					
ANR	2455442	Callee	tcg_temp_free_i32		2455161	0					
ANR	2455443	Identifier	tcg_temp_free_i32		2455161	0					
ANR	2455444	ArgumentList	tmp2		2455161	1					
ANR	2455445	Argument	tmp2		2455161	0					
ANR	2455446	Identifier	tmp2		2455161	0					
ANR	2455447	ExpressionStatement	"store_reg ( s , rd , tmp )"	103:12:1569:1590	2455161	5	True				
ANR	2455448	CallExpression	"store_reg ( s , rd , tmp )"		2455161	0					
ANR	2455449	Callee	store_reg		2455161	0					
ANR	2455450	Identifier	store_reg		2455161	0					
ANR	2455451	ArgumentList	s		2455161	1					
ANR	2455452	Argument	s		2455161	0					
ANR	2455453	Identifier	s		2455161	0					
ANR	2455454	Argument	rd		2455161	1					
ANR	2455455	Identifier	rd		2455161	0					
ANR	2455456	Argument	tmp		2455161	2					
ANR	2455457	Identifier	tmp		2455161	0					
ANR	2455458	ElseStatement	else		2455161	0					
ANR	2455459	CompoundStatement		103:15:1542:1542	2455161	0					
ANR	2455460	ExpressionStatement	rm = ( insn >> 3 ) & 7	109:12:1658:1678	2455161	0	True				
ANR	2455461	AssignmentExpression	rm = ( insn >> 3 ) & 7		2455161	0		=			
ANR	2455462	Identifier	rm		2455161	0					
ANR	2455463	BitAndExpression	( insn >> 3 ) & 7		2455161	1		&			
ANR	2455464	ShiftExpression	insn >> 3		2455161	0		>>			
ANR	2455465	Identifier	insn		2455161	0					
ANR	2455466	PrimaryExpression	3		2455161	1					
ANR	2455467	PrimaryExpression	7		2455161	1					
ANR	2455468	ExpressionStatement	shift = ( insn >> 6 ) & 0x1f	111:12:1693:1719	2455161	1	True				
ANR	2455469	AssignmentExpression	shift = ( insn >> 6 ) & 0x1f		2455161	0		=			
ANR	2455470	Identifier	shift		2455161	0					
ANR	2455471	BitAndExpression	( insn >> 6 ) & 0x1f		2455161	1		&			
ANR	2455472	ShiftExpression	insn >> 6		2455161	0		>>			
ANR	2455473	Identifier	insn		2455161	0					
ANR	2455474	PrimaryExpression	6		2455161	1					
ANR	2455475	PrimaryExpression	0x1f		2455161	1					
ANR	2455476	ExpressionStatement	"tmp = load_reg ( s , rm )"	113:12:1734:1755	2455161	2	True				
ANR	2455477	AssignmentExpression	"tmp = load_reg ( s , rm )"		2455161	0		=			
ANR	2455478	Identifier	tmp		2455161	0					
ANR	2455479	CallExpression	"load_reg ( s , rm )"		2455161	1					
ANR	2455480	Callee	load_reg		2455161	0					
ANR	2455481	Identifier	load_reg		2455161	0					
ANR	2455482	ArgumentList	s		2455161	1					
ANR	2455483	Argument	s		2455161	0					
ANR	2455484	Identifier	s		2455161	0					
ANR	2455485	Argument	rm		2455161	1					
ANR	2455486	Identifier	rm		2455161	0					
ANR	2455487	ExpressionStatement	"gen_arm_shift_im ( tmp , op , shift , s -> condexec_mask == 0 )"	115:12:1770:1825	2455161	3	True				
ANR	2455488	CallExpression	"gen_arm_shift_im ( tmp , op , shift , s -> condexec_mask == 0 )"		2455161	0					
ANR	2455489	Callee	gen_arm_shift_im		2455161	0					
ANR	2455490	Identifier	gen_arm_shift_im		2455161	0					
ANR	2455491	ArgumentList	tmp		2455161	1					
ANR	2455492	Argument	tmp		2455161	0					
ANR	2455493	Identifier	tmp		2455161	0					
ANR	2455494	Argument	op		2455161	1					
ANR	2455495	Identifier	op		2455161	0					
ANR	2455496	Argument	shift		2455161	2					
ANR	2455497	Identifier	shift		2455161	0					
ANR	2455498	Argument	s -> condexec_mask == 0		2455161	3					
ANR	2455499	EqualityExpression	s -> condexec_mask == 0		2455161	0		==			
ANR	2455500	PtrMemberAccess	s -> condexec_mask		2455161	0					
ANR	2455501	Identifier	s		2455161	0					
ANR	2455502	Identifier	condexec_mask		2455161	1					
ANR	2455503	PrimaryExpression	0		2455161	1					
ANR	2455504	IfStatement	if ( ! s -> condexec_mask )		2455161	4					
ANR	2455505	Condition	! s -> condexec_mask	117:16:1844:1860	2455161	0	True				
ANR	2455506	UnaryOperationExpression	! s -> condexec_mask		2455161	0					
ANR	2455507	UnaryOperator	!		2455161	0					
ANR	2455508	PtrMemberAccess	s -> condexec_mask		2455161	1					
ANR	2455509	Identifier	s		2455161	0					
ANR	2455510	Identifier	condexec_mask		2455161	1					
ANR	2455511	ExpressionStatement	gen_logic_CC ( tmp )	119:16:1880:1897	2455161	1	True				
ANR	2455512	CallExpression	gen_logic_CC ( tmp )		2455161	0					
ANR	2455513	Callee	gen_logic_CC		2455161	0					
ANR	2455514	Identifier	gen_logic_CC		2455161	0					
ANR	2455515	ArgumentList	tmp		2455161	1					
ANR	2455516	Argument	tmp		2455161	0					
ANR	2455517	Identifier	tmp		2455161	0					
ANR	2455518	ExpressionStatement	"store_reg ( s , rd , tmp )"	121:12:1912:1933	2455161	5	True				
ANR	2455519	CallExpression	"store_reg ( s , rd , tmp )"		2455161	0					
ANR	2455520	Callee	store_reg		2455161	0					
ANR	2455521	Identifier	store_reg		2455161	0					
ANR	2455522	ArgumentList	s		2455161	1					
ANR	2455523	Argument	s		2455161	0					
ANR	2455524	Identifier	s		2455161	0					
ANR	2455525	Argument	rd		2455161	1					
ANR	2455526	Identifier	rd		2455161	0					
ANR	2455527	Argument	tmp		2455161	2					
ANR	2455528	Identifier	tmp		2455161	0					
ANR	2455529	BreakStatement	break ;	125:8:1955:1960	2455161	5	True				
ANR	2455530	Label	case 2 :	127:4:1967:1973	2455161	6	True				
ANR	2455531	Label	case 3 :	127:12:1975:1981	2455161	7	True				
ANR	2455532	ExpressionStatement	op = ( insn >> 11 ) & 3	131:8:2034:2055	2455161	8	True				
ANR	2455533	AssignmentExpression	op = ( insn >> 11 ) & 3		2455161	0		=			
ANR	2455534	Identifier	op		2455161	0					
ANR	2455535	BitAndExpression	( insn >> 11 ) & 3		2455161	1		&			
ANR	2455536	ShiftExpression	insn >> 11		2455161	0		>>			
ANR	2455537	Identifier	insn		2455161	0					
ANR	2455538	PrimaryExpression	11		2455161	1					
ANR	2455539	PrimaryExpression	3		2455161	1					
ANR	2455540	ExpressionStatement	rd = ( insn >> 8 ) & 0x7	133:8:2066:2088	2455161	9	True				
ANR	2455541	AssignmentExpression	rd = ( insn >> 8 ) & 0x7		2455161	0		=			
ANR	2455542	Identifier	rd		2455161	0					
ANR	2455543	BitAndExpression	( insn >> 8 ) & 0x7		2455161	1		&			
ANR	2455544	ShiftExpression	insn >> 8		2455161	0		>>			
ANR	2455545	Identifier	insn		2455161	0					
ANR	2455546	PrimaryExpression	8		2455161	1					
ANR	2455547	PrimaryExpression	0x7		2455161	1					
ANR	2455548	IfStatement	if ( op == 0 )		2455161	10					
ANR	2455549	Condition	op == 0	135:12:2103:2109	2455161	0	True				
ANR	2455550	EqualityExpression	op == 0		2455161	0		==			
ANR	2455551	Identifier	op		2455161	0					
ANR	2455552	PrimaryExpression	0		2455161	1					
ANR	2455553	CompoundStatement		133:21:2046:2046	2455161	1					
ANR	2455554	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	137:12:2137:2161	2455161	0	True				
ANR	2455555	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2455161	0		=			
ANR	2455556	Identifier	tmp		2455161	0					
ANR	2455557	CallExpression	tcg_temp_new_i32 ( )		2455161	1					
ANR	2455558	Callee	tcg_temp_new_i32		2455161	0					
ANR	2455559	Identifier	tcg_temp_new_i32		2455161	0					
ANR	2455560	ArgumentList			2455161	1					
ANR	2455561	ExpressionStatement	"tcg_gen_movi_i32 ( tmp , insn & 0xff )"	139:12:2176:2210	2455161	1	True				
ANR	2455562	CallExpression	"tcg_gen_movi_i32 ( tmp , insn & 0xff )"		2455161	0					
ANR	2455563	Callee	tcg_gen_movi_i32		2455161	0					
ANR	2455564	Identifier	tcg_gen_movi_i32		2455161	0					
ANR	2455565	ArgumentList	tmp		2455161	1					
ANR	2455566	Argument	tmp		2455161	0					
ANR	2455567	Identifier	tmp		2455161	0					
ANR	2455568	Argument	insn & 0xff		2455161	1					
ANR	2455569	BitAndExpression	insn & 0xff		2455161	0		&			
ANR	2455570	Identifier	insn		2455161	0					
ANR	2455571	PrimaryExpression	0xff		2455161	1					
ANR	2455572	IfStatement	if ( ! s -> condexec_mask )		2455161	2					
ANR	2455573	Condition	! s -> condexec_mask	141:16:2229:2245	2455161	0	True				
ANR	2455574	UnaryOperationExpression	! s -> condexec_mask		2455161	0					
ANR	2455575	UnaryOperator	!		2455161	0					
ANR	2455576	PtrMemberAccess	s -> condexec_mask		2455161	1					
ANR	2455577	Identifier	s		2455161	0					
ANR	2455578	Identifier	condexec_mask		2455161	1					
ANR	2455579	ExpressionStatement	gen_logic_CC ( tmp )	143:16:2265:2282	2455161	1	True				
ANR	2455580	CallExpression	gen_logic_CC ( tmp )		2455161	0					
ANR	2455581	Callee	gen_logic_CC		2455161	0					
ANR	2455582	Identifier	gen_logic_CC		2455161	0					
ANR	2455583	ArgumentList	tmp		2455161	1					
ANR	2455584	Argument	tmp		2455161	0					
ANR	2455585	Identifier	tmp		2455161	0					
ANR	2455586	ExpressionStatement	"store_reg ( s , rd , tmp )"	145:12:2297:2318	2455161	3	True				
ANR	2455587	CallExpression	"store_reg ( s , rd , tmp )"		2455161	0					
ANR	2455588	Callee	store_reg		2455161	0					
ANR	2455589	Identifier	store_reg		2455161	0					
ANR	2455590	ArgumentList	s		2455161	1					
ANR	2455591	Argument	s		2455161	0					
ANR	2455592	Identifier	s		2455161	0					
ANR	2455593	Argument	rd		2455161	1					
ANR	2455594	Identifier	rd		2455161	0					
ANR	2455595	Argument	tmp		2455161	2					
ANR	2455596	Identifier	tmp		2455161	0					
ANR	2455597	ElseStatement	else		2455161	0					
ANR	2455598	CompoundStatement		145:15:2270:2270	2455161	0					
ANR	2455599	ExpressionStatement	"tmp = load_reg ( s , rd )"	149:12:2351:2372	2455161	0	True				
ANR	2455600	AssignmentExpression	"tmp = load_reg ( s , rd )"		2455161	0		=			
ANR	2455601	Identifier	tmp		2455161	0					
ANR	2455602	CallExpression	"load_reg ( s , rd )"		2455161	1					
ANR	2455603	Callee	load_reg		2455161	0					
ANR	2455604	Identifier	load_reg		2455161	0					
ANR	2455605	ArgumentList	s		2455161	1					
ANR	2455606	Argument	s		2455161	0					
ANR	2455607	Identifier	s		2455161	0					
ANR	2455608	Argument	rd		2455161	1					
ANR	2455609	Identifier	rd		2455161	0					
ANR	2455610	ExpressionStatement	tmp2 = tcg_temp_new_i32 ( )	151:12:2387:2412	2455161	1	True				
ANR	2455611	AssignmentExpression	tmp2 = tcg_temp_new_i32 ( )		2455161	0		=			
ANR	2455612	Identifier	tmp2		2455161	0					
ANR	2455613	CallExpression	tcg_temp_new_i32 ( )		2455161	1					
ANR	2455614	Callee	tcg_temp_new_i32		2455161	0					
ANR	2455615	Identifier	tcg_temp_new_i32		2455161	0					
ANR	2455616	ArgumentList			2455161	1					
ANR	2455617	ExpressionStatement	"tcg_gen_movi_i32 ( tmp2 , insn & 0xff )"	153:12:2427:2462	2455161	2	True				
ANR	2455618	CallExpression	"tcg_gen_movi_i32 ( tmp2 , insn & 0xff )"		2455161	0					
ANR	2455619	Callee	tcg_gen_movi_i32		2455161	0					
ANR	2455620	Identifier	tcg_gen_movi_i32		2455161	0					
ANR	2455621	ArgumentList	tmp2		2455161	1					
ANR	2455622	Argument	tmp2		2455161	0					
ANR	2455623	Identifier	tmp2		2455161	0					
ANR	2455624	Argument	insn & 0xff		2455161	1					
ANR	2455625	BitAndExpression	insn & 0xff		2455161	0		&			
ANR	2455626	Identifier	insn		2455161	0					
ANR	2455627	PrimaryExpression	0xff		2455161	1					
ANR	2455628	SwitchStatement	switch ( op )		2455161	3					
ANR	2455629	Condition	op	155:20:2485:2486	2455161	0	True				
ANR	2455630	Identifier	op		2455161	0					
ANR	2455631	CompoundStatement		153:24:2423:2423	2455161	1					
ANR	2455632	Label	case 1 :	157:12:2504:2510	2455161	0	True				
ANR	2455633	ExpressionStatement	"gen_sub_CC ( tmp , tmp , tmp2 )"	159:16:2539:2565	2455161	1	True				
ANR	2455634	CallExpression	"gen_sub_CC ( tmp , tmp , tmp2 )"		2455161	0					
ANR	2455635	Callee	gen_sub_CC		2455161	0					
ANR	2455636	Identifier	gen_sub_CC		2455161	0					
ANR	2455637	ArgumentList	tmp		2455161	1					
ANR	2455638	Argument	tmp		2455161	0					
ANR	2455639	Identifier	tmp		2455161	0					
ANR	2455640	Argument	tmp		2455161	1					
ANR	2455641	Identifier	tmp		2455161	0					
ANR	2455642	Argument	tmp2		2455161	2					
ANR	2455643	Identifier	tmp2		2455161	0					
ANR	2455644	ExpressionStatement	tcg_temp_free_i32 ( tmp )	161:16:2584:2606	2455161	2	True				
ANR	2455645	CallExpression	tcg_temp_free_i32 ( tmp )		2455161	0					
ANR	2455646	Callee	tcg_temp_free_i32		2455161	0					
ANR	2455647	Identifier	tcg_temp_free_i32		2455161	0					
ANR	2455648	ArgumentList	tmp		2455161	1					
ANR	2455649	Argument	tmp		2455161	0					
ANR	2455650	Identifier	tmp		2455161	0					
ANR	2455651	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	163:16:2625:2648	2455161	3	True				
ANR	2455652	CallExpression	tcg_temp_free_i32 ( tmp2 )		2455161	0					
ANR	2455653	Callee	tcg_temp_free_i32		2455161	0					
ANR	2455654	Identifier	tcg_temp_free_i32		2455161	0					
ANR	2455655	ArgumentList	tmp2		2455161	1					
ANR	2455656	Argument	tmp2		2455161	0					
ANR	2455657	Identifier	tmp2		2455161	0					
ANR	2455658	BreakStatement	break ;	165:16:2667:2672	2455161	4	True				
ANR	2455659	Label	case 2 :	167:12:2687:2693	2455161	5	True				
ANR	2455660	IfStatement	if ( s -> condexec_mask )		2455161	6					
ANR	2455661	Condition	s -> condexec_mask	169:20:2726:2741	2455161	0	True				
ANR	2455662	PtrMemberAccess	s -> condexec_mask		2455161	0					
ANR	2455663	Identifier	s		2455161	0					
ANR	2455664	Identifier	condexec_mask		2455161	1					
ANR	2455665	ExpressionStatement	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"	171:20:2765:2796	2455161	1	True				
ANR	2455666	CallExpression	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"		2455161	0					
ANR	2455667	Callee	tcg_gen_add_i32		2455161	0					
ANR	2455668	Identifier	tcg_gen_add_i32		2455161	0					
ANR	2455669	ArgumentList	tmp		2455161	1					
ANR	2455670	Argument	tmp		2455161	0					
ANR	2455671	Identifier	tmp		2455161	0					
ANR	2455672	Argument	tmp		2455161	1					
ANR	2455673	Identifier	tmp		2455161	0					
ANR	2455674	Argument	tmp2		2455161	2					
ANR	2455675	Identifier	tmp2		2455161	0					
ANR	2455676	ElseStatement	else		2455161	0					
ANR	2455677	ExpressionStatement	"gen_add_CC ( tmp , tmp , tmp2 )"	175:20:2841:2867	2455161	0	True				
ANR	2455678	CallExpression	"gen_add_CC ( tmp , tmp , tmp2 )"		2455161	0					
ANR	2455679	Callee	gen_add_CC		2455161	0					
ANR	2455680	Identifier	gen_add_CC		2455161	0					
ANR	2455681	ArgumentList	tmp		2455161	1					
ANR	2455682	Argument	tmp		2455161	0					
ANR	2455683	Identifier	tmp		2455161	0					
ANR	2455684	Argument	tmp		2455161	1					
ANR	2455685	Identifier	tmp		2455161	0					
ANR	2455686	Argument	tmp2		2455161	2					
ANR	2455687	Identifier	tmp2		2455161	0					
ANR	2455688	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	177:16:2886:2909	2455161	7	True				
ANR	2455689	CallExpression	tcg_temp_free_i32 ( tmp2 )		2455161	0					
ANR	2455690	Callee	tcg_temp_free_i32		2455161	0					
ANR	2455691	Identifier	tcg_temp_free_i32		2455161	0					
ANR	2455692	ArgumentList	tmp2		2455161	1					
ANR	2455693	Argument	tmp2		2455161	0					
ANR	2455694	Identifier	tmp2		2455161	0					
ANR	2455695	ExpressionStatement	"store_reg ( s , rd , tmp )"	179:16:2928:2949	2455161	8	True				
ANR	2455696	CallExpression	"store_reg ( s , rd , tmp )"		2455161	0					
ANR	2455697	Callee	store_reg		2455161	0					
ANR	2455698	Identifier	store_reg		2455161	0					
ANR	2455699	ArgumentList	s		2455161	1					
ANR	2455700	Argument	s		2455161	0					
ANR	2455701	Identifier	s		2455161	0					
ANR	2455702	Argument	rd		2455161	1					
ANR	2455703	Identifier	rd		2455161	0					
ANR	2455704	Argument	tmp		2455161	2					
ANR	2455705	Identifier	tmp		2455161	0					
ANR	2455706	BreakStatement	break ;	181:16:2968:2973	2455161	9	True				
ANR	2455707	Label	case 3 :	183:12:2988:2994	2455161	10	True				
ANR	2455708	IfStatement	if ( s -> condexec_mask )		2455161	11					
ANR	2455709	Condition	s -> condexec_mask	185:20:3027:3042	2455161	0	True				
ANR	2455710	PtrMemberAccess	s -> condexec_mask		2455161	0					
ANR	2455711	Identifier	s		2455161	0					
ANR	2455712	Identifier	condexec_mask		2455161	1					
ANR	2455713	ExpressionStatement	"tcg_gen_sub_i32 ( tmp , tmp , tmp2 )"	187:20:3066:3097	2455161	1	True				
ANR	2455714	CallExpression	"tcg_gen_sub_i32 ( tmp , tmp , tmp2 )"		2455161	0					
ANR	2455715	Callee	tcg_gen_sub_i32		2455161	0					
ANR	2455716	Identifier	tcg_gen_sub_i32		2455161	0					
ANR	2455717	ArgumentList	tmp		2455161	1					
ANR	2455718	Argument	tmp		2455161	0					
ANR	2455719	Identifier	tmp		2455161	0					
ANR	2455720	Argument	tmp		2455161	1					
ANR	2455721	Identifier	tmp		2455161	0					
ANR	2455722	Argument	tmp2		2455161	2					
ANR	2455723	Identifier	tmp2		2455161	0					
ANR	2455724	ElseStatement	else		2455161	0					
ANR	2455725	ExpressionStatement	"gen_sub_CC ( tmp , tmp , tmp2 )"	191:20:3142:3168	2455161	0	True				
ANR	2455726	CallExpression	"gen_sub_CC ( tmp , tmp , tmp2 )"		2455161	0					
ANR	2455727	Callee	gen_sub_CC		2455161	0					
ANR	2455728	Identifier	gen_sub_CC		2455161	0					
ANR	2455729	ArgumentList	tmp		2455161	1					
ANR	2455730	Argument	tmp		2455161	0					
ANR	2455731	Identifier	tmp		2455161	0					
ANR	2455732	Argument	tmp		2455161	1					
ANR	2455733	Identifier	tmp		2455161	0					
ANR	2455734	Argument	tmp2		2455161	2					
ANR	2455735	Identifier	tmp2		2455161	0					
ANR	2455736	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	193:16:3187:3210	2455161	12	True				
ANR	2455737	CallExpression	tcg_temp_free_i32 ( tmp2 )		2455161	0					
ANR	2455738	Callee	tcg_temp_free_i32		2455161	0					
ANR	2455739	Identifier	tcg_temp_free_i32		2455161	0					
ANR	2455740	ArgumentList	tmp2		2455161	1					
ANR	2455741	Argument	tmp2		2455161	0					
ANR	2455742	Identifier	tmp2		2455161	0					
ANR	2455743	ExpressionStatement	"store_reg ( s , rd , tmp )"	195:16:3229:3250	2455161	13	True				
ANR	2455744	CallExpression	"store_reg ( s , rd , tmp )"		2455161	0					
ANR	2455745	Callee	store_reg		2455161	0					
ANR	2455746	Identifier	store_reg		2455161	0					
ANR	2455747	ArgumentList	s		2455161	1					
ANR	2455748	Argument	s		2455161	0					
ANR	2455749	Identifier	s		2455161	0					
ANR	2455750	Argument	rd		2455161	1					
ANR	2455751	Identifier	rd		2455161	0					
ANR	2455752	Argument	tmp		2455161	2					
ANR	2455753	Identifier	tmp		2455161	0					
ANR	2455754	BreakStatement	break ;	197:16:3269:3274	2455161	14	True				
ANR	2455755	BreakStatement	break ;	203:8:3311:3316	2455161	11	True				
ANR	2455756	Label	case 4 :	205:4:3323:3329	2455161	12	True				
ANR	2455757	IfStatement	if ( insn & ( 1 << 11 ) )		2455161	13					
ANR	2455758	Condition	insn & ( 1 << 11 )	207:12:3344:3359	2455161	0	True				
ANR	2455759	BitAndExpression	insn & ( 1 << 11 )		2455161	0		&			
ANR	2455760	Identifier	insn		2455161	0					
ANR	2455761	ShiftExpression	1 << 11		2455161	1		<<			
ANR	2455762	PrimaryExpression	1		2455161	0					
ANR	2455763	PrimaryExpression	11		2455161	1					
ANR	2455764	CompoundStatement		205:30:3296:3296	2455161	1					
ANR	2455765	ExpressionStatement	rd = ( insn >> 8 ) & 7	209:12:3377:3397	2455161	0	True				
ANR	2455766	AssignmentExpression	rd = ( insn >> 8 ) & 7		2455161	0		=			
ANR	2455767	Identifier	rd		2455161	0					
ANR	2455768	BitAndExpression	( insn >> 8 ) & 7		2455161	1		&			
ANR	2455769	ShiftExpression	insn >> 8		2455161	0		>>			
ANR	2455770	Identifier	insn		2455161	0					
ANR	2455771	PrimaryExpression	8		2455161	1					
ANR	2455772	PrimaryExpression	7		2455161	1					
ANR	2455773	ExpressionStatement	val = s -> pc + 2 + ( ( insn & 0xff ) * 4 )	213:12:3475:3512	2455161	1	True				
ANR	2455774	AssignmentExpression	val = s -> pc + 2 + ( ( insn & 0xff ) * 4 )		2455161	0		=			
ANR	2455775	Identifier	val		2455161	0					
ANR	2455776	AdditiveExpression	s -> pc + 2 + ( ( insn & 0xff ) * 4 )		2455161	1		+			
ANR	2455777	PtrMemberAccess	s -> pc		2455161	0					
ANR	2455778	Identifier	s		2455161	0					
ANR	2455779	Identifier	pc		2455161	1					
ANR	2455780	AdditiveExpression	2 + ( ( insn & 0xff ) * 4 )		2455161	1		+			
ANR	2455781	PrimaryExpression	2		2455161	0					
ANR	2455782	MultiplicativeExpression	( insn & 0xff ) * 4		2455161	1		*			
ANR	2455783	BitAndExpression	insn & 0xff		2455161	0		&			
ANR	2455784	Identifier	insn		2455161	0					
ANR	2455785	PrimaryExpression	0xff		2455161	1					
ANR	2455786	PrimaryExpression	4		2455161	1					
ANR	2455787	ExpressionStatement	val &= ~ ( uint32_t ) 2	215:12:3527:3546	2455161	2	True				
ANR	2455788	AssignmentExpression	val &= ~ ( uint32_t ) 2		2455161	0		&=			
ANR	2455789	Identifier	val		2455161	0					
ANR	2455790	UnaryOperationExpression	~ ( uint32_t ) 2		2455161	1					
ANR	2455791	UnaryOperator	~		2455161	0					
ANR	2455792	CastExpression	( uint32_t ) 2		2455161	1					
ANR	2455793	CastTarget	uint32_t		2455161	0					
ANR	2455794	PrimaryExpression	2		2455161	1					
ANR	2455795	ExpressionStatement	addr = tcg_temp_new_i32 ( )	217:12:3561:3586	2455161	3	True				
ANR	2455796	AssignmentExpression	addr = tcg_temp_new_i32 ( )		2455161	0		=			
ANR	2455797	Identifier	addr		2455161	0					
ANR	2455798	CallExpression	tcg_temp_new_i32 ( )		2455161	1					
ANR	2455799	Callee	tcg_temp_new_i32		2455161	0					
ANR	2455800	Identifier	tcg_temp_new_i32		2455161	0					
ANR	2455801	ArgumentList			2455161	1					
ANR	2455802	ExpressionStatement	"tcg_gen_movi_i32 ( addr , val )"	219:12:3601:3628	2455161	4	True				
ANR	2455803	CallExpression	"tcg_gen_movi_i32 ( addr , val )"		2455161	0					
ANR	2455804	Callee	tcg_gen_movi_i32		2455161	0					
ANR	2455805	Identifier	tcg_gen_movi_i32		2455161	0					
ANR	2455806	ArgumentList	addr		2455161	1					
ANR	2455807	Argument	addr		2455161	0					
ANR	2455808	Identifier	addr		2455161	0					
ANR	2455809	Argument	val		2455161	1					
ANR	2455810	Identifier	val		2455161	0					
ANR	2455811	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	221:12:3643:3667	2455161	5	True				
ANR	2455812	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2455161	0		=			
ANR	2455813	Identifier	tmp		2455161	0					
ANR	2455814	CallExpression	tcg_temp_new_i32 ( )		2455161	1					
ANR	2455815	Callee	tcg_temp_new_i32		2455161	0					
ANR	2455816	Identifier	tcg_temp_new_i32		2455161	0					
ANR	2455817	ArgumentList			2455161	1					
ANR	2455818	ExpressionStatement	"gen_aa32_ld32u_iss ( s , tmp , addr , get_mem_index ( s ) , rd | ISSIs16Bit )"	223:12:3682:3781	2455161	6	True				
ANR	2455819	CallExpression	"gen_aa32_ld32u_iss ( s , tmp , addr , get_mem_index ( s ) , rd | ISSIs16Bit )"		2455161	0					
ANR	2455820	Callee	gen_aa32_ld32u_iss		2455161	0					
ANR	2455821	Identifier	gen_aa32_ld32u_iss		2455161	0					
ANR	2455822	ArgumentList	s		2455161	1					
ANR	2455823	Argument	s		2455161	0					
ANR	2455824	Identifier	s		2455161	0					
ANR	2455825	Argument	tmp		2455161	1					
ANR	2455826	Identifier	tmp		2455161	0					
ANR	2455827	Argument	addr		2455161	2					
ANR	2455828	Identifier	addr		2455161	0					
ANR	2455829	Argument	get_mem_index ( s )		2455161	3					
ANR	2455830	CallExpression	get_mem_index ( s )		2455161	0					
ANR	2455831	Callee	get_mem_index		2455161	0					
ANR	2455832	Identifier	get_mem_index		2455161	0					
ANR	2455833	ArgumentList	s		2455161	1					
ANR	2455834	Argument	s		2455161	0					
ANR	2455835	Identifier	s		2455161	0					
ANR	2455836	Argument	rd | ISSIs16Bit		2455161	4					
ANR	2455837	InclusiveOrExpression	rd | ISSIs16Bit		2455161	0		|			
ANR	2455838	Identifier	rd		2455161	0					
ANR	2455839	Identifier	ISSIs16Bit		2455161	1					
ANR	2455840	ExpressionStatement	tcg_temp_free_i32 ( addr )	227:12:3796:3819	2455161	7	True				
ANR	2455841	CallExpression	tcg_temp_free_i32 ( addr )		2455161	0					
ANR	2455842	Callee	tcg_temp_free_i32		2455161	0					
ANR	2455843	Identifier	tcg_temp_free_i32		2455161	0					
ANR	2455844	ArgumentList	addr		2455161	1					
ANR	2455845	Argument	addr		2455161	0					
ANR	2455846	Identifier	addr		2455161	0					
ANR	2455847	ExpressionStatement	"store_reg ( s , rd , tmp )"	229:12:3834:3855	2455161	8	True				
ANR	2455848	CallExpression	"store_reg ( s , rd , tmp )"		2455161	0					
ANR	2455849	Callee	store_reg		2455161	0					
ANR	2455850	Identifier	store_reg		2455161	0					
ANR	2455851	ArgumentList	s		2455161	1					
ANR	2455852	Argument	s		2455161	0					
ANR	2455853	Identifier	s		2455161	0					
ANR	2455854	Argument	rd		2455161	1					
ANR	2455855	Identifier	rd		2455161	0					
ANR	2455856	Argument	tmp		2455161	2					
ANR	2455857	Identifier	tmp		2455161	0					
ANR	2455858	BreakStatement	break ;	231:12:3870:3875	2455161	9	True				
ANR	2455859	IfStatement	if ( insn & ( 1 << 10 ) )		2455161	14					
ANR	2455860	Condition	insn & ( 1 << 10 )	235:12:3901:3916	2455161	0	True				
ANR	2455861	BitAndExpression	insn & ( 1 << 10 )		2455161	0		&			
ANR	2455862	Identifier	insn		2455161	0					
ANR	2455863	ShiftExpression	1 << 10		2455161	1		<<			
ANR	2455864	PrimaryExpression	1		2455161	0					
ANR	2455865	PrimaryExpression	10		2455161	1					
ANR	2455866	CompoundStatement		233:30:3853:3853	2455161	1					
ANR	2455867	ExpressionStatement	rd = ( insn & 7 ) | ( ( insn >> 4 ) & 8 )	239:12:3985:4020	2455161	0	True				
ANR	2455868	AssignmentExpression	rd = ( insn & 7 ) | ( ( insn >> 4 ) & 8 )		2455161	0		=			
ANR	2455869	Identifier	rd		2455161	0					
ANR	2455870	InclusiveOrExpression	( insn & 7 ) | ( ( insn >> 4 ) & 8 )		2455161	1		|			
ANR	2455871	BitAndExpression	insn & 7		2455161	0		&			
ANR	2455872	Identifier	insn		2455161	0					
ANR	2455873	PrimaryExpression	7		2455161	1					
ANR	2455874	BitAndExpression	( insn >> 4 ) & 8		2455161	1		&			
ANR	2455875	ShiftExpression	insn >> 4		2455161	0		>>			
ANR	2455876	Identifier	insn		2455161	0					
ANR	2455877	PrimaryExpression	4		2455161	1					
ANR	2455878	PrimaryExpression	8		2455161	1					
ANR	2455879	ExpressionStatement	rm = ( insn >> 3 ) & 0xf	241:12:4035:4057	2455161	1	True				
ANR	2455880	AssignmentExpression	rm = ( insn >> 3 ) & 0xf		2455161	0		=			
ANR	2455881	Identifier	rm		2455161	0					
ANR	2455882	BitAndExpression	( insn >> 3 ) & 0xf		2455161	1		&			
ANR	2455883	ShiftExpression	insn >> 3		2455161	0		>>			
ANR	2455884	Identifier	insn		2455161	0					
ANR	2455885	PrimaryExpression	3		2455161	1					
ANR	2455886	PrimaryExpression	0xf		2455161	1					
ANR	2455887	ExpressionStatement	op = ( insn >> 8 ) & 3	243:12:4072:4092	2455161	2	True				
ANR	2455888	AssignmentExpression	op = ( insn >> 8 ) & 3		2455161	0		=			
ANR	2455889	Identifier	op		2455161	0					
ANR	2455890	BitAndExpression	( insn >> 8 ) & 3		2455161	1		&			
ANR	2455891	ShiftExpression	insn >> 8		2455161	0		>>			
ANR	2455892	Identifier	insn		2455161	0					
ANR	2455893	PrimaryExpression	8		2455161	1					
ANR	2455894	PrimaryExpression	3		2455161	1					
ANR	2455895	SwitchStatement	switch ( op )		2455161	3					
ANR	2455896	Condition	op	245:20:4115:4116	2455161	0	True				
ANR	2455897	Identifier	op		2455161	0					
ANR	2455898	CompoundStatement		243:24:4053:4053	2455161	1					
ANR	2455899	Label	case 0 :	247:12:4134:4140	2455161	0	True				
ANR	2455900	ExpressionStatement	"tmp = load_reg ( s , rd )"	249:16:4169:4190	2455161	1	True				
ANR	2455901	AssignmentExpression	"tmp = load_reg ( s , rd )"		2455161	0		=			
ANR	2455902	Identifier	tmp		2455161	0					
ANR	2455903	CallExpression	"load_reg ( s , rd )"		2455161	1					
ANR	2455904	Callee	load_reg		2455161	0					
ANR	2455905	Identifier	load_reg		2455161	0					
ANR	2455906	ArgumentList	s		2455161	1					
ANR	2455907	Argument	s		2455161	0					
ANR	2455908	Identifier	s		2455161	0					
ANR	2455909	Argument	rd		2455161	1					
ANR	2455910	Identifier	rd		2455161	0					
ANR	2455911	ExpressionStatement	"tmp2 = load_reg ( s , rm )"	251:16:4209:4231	2455161	2	True				
ANR	2455912	AssignmentExpression	"tmp2 = load_reg ( s , rm )"		2455161	0		=			
ANR	2455913	Identifier	tmp2		2455161	0					
ANR	2455914	CallExpression	"load_reg ( s , rm )"		2455161	1					
ANR	2455915	Callee	load_reg		2455161	0					
ANR	2455916	Identifier	load_reg		2455161	0					
ANR	2455917	ArgumentList	s		2455161	1					
ANR	2455918	Argument	s		2455161	0					
ANR	2455919	Identifier	s		2455161	0					
ANR	2455920	Argument	rm		2455161	1					
ANR	2455921	Identifier	rm		2455161	0					
ANR	2455922	ExpressionStatement	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"	253:16:4250:4281	2455161	3	True				
ANR	2455923	CallExpression	"tcg_gen_add_i32 ( tmp , tmp , tmp2 )"		2455161	0					
ANR	2455924	Callee	tcg_gen_add_i32		2455161	0					
ANR	2455925	Identifier	tcg_gen_add_i32		2455161	0					
ANR	2455926	ArgumentList	tmp		2455161	1					
ANR	2455927	Argument	tmp		2455161	0					
ANR	2455928	Identifier	tmp		2455161	0					
ANR	2455929	Argument	tmp		2455161	1					
ANR	2455930	Identifier	tmp		2455161	0					
ANR	2455931	Argument	tmp2		2455161	2					
ANR	2455932	Identifier	tmp2		2455161	0					
ANR	2455933	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	255:16:4300:4323	2455161	4	True				
ANR	2455934	CallExpression	tcg_temp_free_i32 ( tmp2 )		2455161	0					
ANR	2455935	Callee	tcg_temp_free_i32		2455161	0					
ANR	2455936	Identifier	tcg_temp_free_i32		2455161	0					
ANR	2455937	ArgumentList	tmp2		2455161	1					
ANR	2455938	Argument	tmp2		2455161	0					
ANR	2455939	Identifier	tmp2		2455161	0					
ANR	2455940	ExpressionStatement	"store_reg ( s , rd , tmp )"	257:16:4342:4363	2455161	5	True				
ANR	2455941	CallExpression	"store_reg ( s , rd , tmp )"		2455161	0					
ANR	2455942	Callee	store_reg		2455161	0					
ANR	2455943	Identifier	store_reg		2455161	0					
ANR	2455944	ArgumentList	s		2455161	1					
ANR	2455945	Argument	s		2455161	0					
ANR	2455946	Identifier	s		2455161	0					
ANR	2455947	Argument	rd		2455161	1					
ANR	2455948	Identifier	rd		2455161	0					
ANR	2455949	Argument	tmp		2455161	2					
ANR	2455950	Identifier	tmp		2455161	0					
ANR	2455951	BreakStatement	break ;	259:16:4382:4387	2455161	6	True				
ANR	2455952	Label	case 1 :	261:12:4402:4408	2455161	7	True				
ANR	2455953	ExpressionStatement	"tmp = load_reg ( s , rd )"	263:16:4437:4458	2455161	8	True				
ANR	2455954	AssignmentExpression	"tmp = load_reg ( s , rd )"		2455161	0		=			
ANR	2455955	Identifier	tmp		2455161	0					
ANR	2455956	CallExpression	"load_reg ( s , rd )"		2455161	1					
ANR	2455957	Callee	load_reg		2455161	0					
ANR	2455958	Identifier	load_reg		2455161	0					
ANR	2455959	ArgumentList	s		2455161	1					
ANR	2455960	Argument	s		2455161	0					
ANR	2455961	Identifier	s		2455161	0					
ANR	2455962	Argument	rd		2455161	1					
ANR	2455963	Identifier	rd		2455161	0					
ANR	2455964	ExpressionStatement	"tmp2 = load_reg ( s , rm )"	265:16:4477:4499	2455161	9	True				
ANR	2455965	AssignmentExpression	"tmp2 = load_reg ( s , rm )"		2455161	0		=			
ANR	2455966	Identifier	tmp2		2455161	0					
ANR	2455967	CallExpression	"load_reg ( s , rm )"		2455161	1					
ANR	2455968	Callee	load_reg		2455161	0					
ANR	2455969	Identifier	load_reg		2455161	0					
ANR	2455970	ArgumentList	s		2455161	1					
ANR	2455971	Argument	s		2455161	0					
ANR	2455972	Identifier	s		2455161	0					
ANR	2455973	Argument	rm		2455161	1					
ANR	2455974	Identifier	rm		2455161	0					
ANR	2455975	ExpressionStatement	"gen_sub_CC ( tmp , tmp , tmp2 )"	267:16:4518:4544	2455161	10	True				
ANR	2455976	CallExpression	"gen_sub_CC ( tmp , tmp , tmp2 )"		2455161	0					
ANR	2455977	Callee	gen_sub_CC		2455161	0					
ANR	2455978	Identifier	gen_sub_CC		2455161	0					
ANR	2455979	ArgumentList	tmp		2455161	1					
ANR	2455980	Argument	tmp		2455161	0					
ANR	2455981	Identifier	tmp		2455161	0					
ANR	2455982	Argument	tmp		2455161	1					
ANR	2455983	Identifier	tmp		2455161	0					
ANR	2455984	Argument	tmp2		2455161	2					
ANR	2455985	Identifier	tmp2		2455161	0					
ANR	2455986	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	269:16:4563:4586	2455161	11	True				
ANR	2455987	CallExpression	tcg_temp_free_i32 ( tmp2 )		2455161	0					
ANR	2455988	Callee	tcg_temp_free_i32		2455161	0					
ANR	2455989	Identifier	tcg_temp_free_i32		2455161	0					
ANR	2455990	ArgumentList	tmp2		2455161	1					
ANR	2455991	Argument	tmp2		2455161	0					
ANR	2455992	Identifier	tmp2		2455161	0					
ANR	2455993	ExpressionStatement	tcg_temp_free_i32 ( tmp )	271:16:4605:4627	2455161	12	True				
ANR	2455994	CallExpression	tcg_temp_free_i32 ( tmp )		2455161	0					
ANR	2455995	Callee	tcg_temp_free_i32		2455161	0					
ANR	2455996	Identifier	tcg_temp_free_i32		2455161	0					
ANR	2455997	ArgumentList	tmp		2455161	1					
ANR	2455998	Argument	tmp		2455161	0					
ANR	2455999	Identifier	tmp		2455161	0					
ANR	2456000	BreakStatement	break ;	273:16:4646:4651	2455161	13	True				
ANR	2456001	Label	case 2 :	275:12:4666:4672	2455161	14	True				
ANR	2456002	ExpressionStatement	"tmp = load_reg ( s , rm )"	277:16:4705:4726	2455161	15	True				
ANR	2456003	AssignmentExpression	"tmp = load_reg ( s , rm )"		2455161	0		=			
ANR	2456004	Identifier	tmp		2455161	0					
ANR	2456005	CallExpression	"load_reg ( s , rm )"		2455161	1					
ANR	2456006	Callee	load_reg		2455161	0					
ANR	2456007	Identifier	load_reg		2455161	0					
ANR	2456008	ArgumentList	s		2455161	1					
ANR	2456009	Argument	s		2455161	0					
ANR	2456010	Identifier	s		2455161	0					
ANR	2456011	Argument	rm		2455161	1					
ANR	2456012	Identifier	rm		2455161	0					
ANR	2456013	ExpressionStatement	"store_reg ( s , rd , tmp )"	279:16:4745:4766	2455161	16	True				
ANR	2456014	CallExpression	"store_reg ( s , rd , tmp )"		2455161	0					
ANR	2456015	Callee	store_reg		2455161	0					
ANR	2456016	Identifier	store_reg		2455161	0					
ANR	2456017	ArgumentList	s		2455161	1					
ANR	2456018	Argument	s		2455161	0					
ANR	2456019	Identifier	s		2455161	0					
ANR	2456020	Argument	rd		2455161	1					
ANR	2456021	Identifier	rd		2455161	0					
ANR	2456022	Argument	tmp		2455161	2					
ANR	2456023	Identifier	tmp		2455161	0					
ANR	2456024	BreakStatement	break ;	281:16:4785:4790	2455161	17	True				
ANR	2456025	Label	case 3 :	283:12:4805:4811	2455161	18	True				
ANR	2456026	ExpressionStatement	"tmp = load_reg ( s , rm )"	285:16:4877:4898	2455161	19	True				
ANR	2456027	AssignmentExpression	"tmp = load_reg ( s , rm )"		2455161	0		=			
ANR	2456028	Identifier	tmp		2455161	0					
ANR	2456029	CallExpression	"load_reg ( s , rm )"		2455161	1					
ANR	2456030	Callee	load_reg		2455161	0					
ANR	2456031	Identifier	load_reg		2455161	0					
ANR	2456032	ArgumentList	s		2455161	1					
ANR	2456033	Argument	s		2455161	0					
ANR	2456034	Identifier	s		2455161	0					
ANR	2456035	Argument	rm		2455161	1					
ANR	2456036	Identifier	rm		2455161	0					
ANR	2456037	IfStatement	if ( insn & ( 1 << 7 ) )		2455161	20					
ANR	2456038	Condition	insn & ( 1 << 7 )	287:20:4921:4935	2455161	0	True				
ANR	2456039	BitAndExpression	insn & ( 1 << 7 )		2455161	0		&			
ANR	2456040	Identifier	insn		2455161	0					
ANR	2456041	ShiftExpression	1 << 7		2455161	1		<<			
ANR	2456042	PrimaryExpression	1		2455161	0					
ANR	2456043	PrimaryExpression	7		2455161	1					
ANR	2456044	CompoundStatement		285:37:4872:4872	2455161	1					
ANR	2456045	ExpressionStatement	ARCH ( 5 )	289:20:4961:4968	2455161	0	True				
ANR	2456046	CallExpression	ARCH ( 5 )		2455161	0					
ANR	2456047	Callee	ARCH		2455161	0					
ANR	2456048	Identifier	ARCH		2455161	0					
ANR	2456049	ArgumentList	5		2455161	1					
ANR	2456050	Argument	5		2455161	0					
ANR	2456051	PrimaryExpression	5		2455161	0					
ANR	2456052	ExpressionStatement	val = ( uint32_t ) s -> pc | 1	291:20:4991:5016	2455161	1	True				
ANR	2456053	AssignmentExpression	val = ( uint32_t ) s -> pc | 1		2455161	0		=			
ANR	2456054	Identifier	val		2455161	0					
ANR	2456055	InclusiveOrExpression	( uint32_t ) s -> pc | 1		2455161	1		|			
ANR	2456056	CastExpression	( uint32_t ) s -> pc		2455161	0					
ANR	2456057	CastTarget	uint32_t		2455161	0					
ANR	2456058	PtrMemberAccess	s -> pc		2455161	1					
ANR	2456059	Identifier	s		2455161	0					
ANR	2456060	Identifier	pc		2455161	1					
ANR	2456061	PrimaryExpression	1		2455161	1					
ANR	2456062	ExpressionStatement	tmp2 = tcg_temp_new_i32 ( )	293:20:5039:5064	2455161	2	True				
ANR	2456063	AssignmentExpression	tmp2 = tcg_temp_new_i32 ( )		2455161	0		=			
ANR	2456064	Identifier	tmp2		2455161	0					
ANR	2456065	CallExpression	tcg_temp_new_i32 ( )		2455161	1					
ANR	2456066	Callee	tcg_temp_new_i32		2455161	0					
ANR	2456067	Identifier	tcg_temp_new_i32		2455161	0					
ANR	2456068	ArgumentList			2455161	1					
ANR	2456069	ExpressionStatement	"tcg_gen_movi_i32 ( tmp2 , val )"	295:20:5087:5114	2455161	3	True				
ANR	2456070	CallExpression	"tcg_gen_movi_i32 ( tmp2 , val )"		2455161	0					
ANR	2456071	Callee	tcg_gen_movi_i32		2455161	0					
ANR	2456072	Identifier	tcg_gen_movi_i32		2455161	0					
ANR	2456073	ArgumentList	tmp2		2455161	1					
ANR	2456074	Argument	tmp2		2455161	0					
ANR	2456075	Identifier	tmp2		2455161	0					
ANR	2456076	Argument	val		2455161	1					
ANR	2456077	Identifier	val		2455161	0					
ANR	2456078	ExpressionStatement	"store_reg ( s , 14 , tmp2 )"	297:20:5137:5159	2455161	4	True				
ANR	2456079	CallExpression	"store_reg ( s , 14 , tmp2 )"		2455161	0					
ANR	2456080	Callee	store_reg		2455161	0					
ANR	2456081	Identifier	store_reg		2455161	0					
ANR	2456082	ArgumentList	s		2455161	1					
ANR	2456083	Argument	s		2455161	0					
ANR	2456084	Identifier	s		2455161	0					
ANR	2456085	Argument	14		2455161	1					
ANR	2456086	PrimaryExpression	14		2455161	0					
ANR	2456087	Argument	tmp2		2455161	2					
ANR	2456088	Identifier	tmp2		2455161	0					
ANR	2456089	ExpressionStatement	"gen_bx ( s , tmp )"	299:20:5182:5196	2455161	5	True				
ANR	2456090	CallExpression	"gen_bx ( s , tmp )"		2455161	0					
ANR	2456091	Callee	gen_bx		2455161	0					
ANR	2456092	Identifier	gen_bx		2455161	0					
ANR	2456093	ArgumentList	s		2455161	1					
ANR	2456094	Argument	s		2455161	0					
ANR	2456095	Identifier	s		2455161	0					
ANR	2456096	Argument	tmp		2455161	1					
ANR	2456097	Identifier	tmp		2455161	0					
ANR	2456098	ElseStatement	else		2455161	0					
ANR	2456099	CompoundStatement		299:23:5156:5156	2455161	0					
ANR	2456100	ExpressionStatement	"gen_bx_excret ( s , tmp )"	305:20:5315:5336	2455161	0	True				
ANR	2456101	CallExpression	"gen_bx_excret ( s , tmp )"		2455161	0					
ANR	2456102	Callee	gen_bx_excret		2455161	0					
ANR	2456103	Identifier	gen_bx_excret		2455161	0					
ANR	2456104	ArgumentList	s		2455161	1					
ANR	2456105	Argument	s		2455161	0					
ANR	2456106	Identifier	s		2455161	0					
ANR	2456107	Argument	tmp		2455161	1					
ANR	2456108	Identifier	tmp		2455161	0					
ANR	2456109	BreakStatement	break ;	309:16:5374:5379	2455161	21	True				
ANR	2456110	BreakStatement	break ;	313:12:5409:5414	2455161	4	True				
ANR	2456111	ExpressionStatement	rd = insn & 7	321:8:5478:5491	2455161	15	True				
ANR	2456112	AssignmentExpression	rd = insn & 7		2455161	0		=			
ANR	2456113	Identifier	rd		2455161	0					
ANR	2456114	BitAndExpression	insn & 7		2455161	1		&			
ANR	2456115	Identifier	insn		2455161	0					
ANR	2456116	PrimaryExpression	7		2455161	1					
ANR	2456117	ExpressionStatement	rm = ( insn >> 3 ) & 7	323:8:5502:5522	2455161	16	True				
ANR	2456118	AssignmentExpression	rm = ( insn >> 3 ) & 7		2455161	0		=			
ANR	2456119	Identifier	rm		2455161	0					
ANR	2456120	BitAndExpression	( insn >> 3 ) & 7		2455161	1		&			
ANR	2456121	ShiftExpression	insn >> 3		2455161	0		>>			
ANR	2456122	Identifier	insn		2455161	0					
ANR	2456123	PrimaryExpression	3		2455161	1					
ANR	2456124	PrimaryExpression	7		2455161	1					
ANR	2456125	ExpressionStatement	op = ( insn >> 6 ) & 0xf	325:8:5533:5555	2455161	17	True				
ANR	2456126	AssignmentExpression	op = ( insn >> 6 ) & 0xf		2455161	0		=			
ANR	2456127	Identifier	op		2455161	0					
ANR	2456128	BitAndExpression	( insn >> 6 ) & 0xf		2455161	1		&			
ANR	2456129	ShiftExpression	insn >> 6		2455161	0		>>			
ANR	2456130	Identifier	insn		2455161	0					
ANR	2456131	PrimaryExpression	6		2455161	1					
ANR	2456132	PrimaryExpression	0xf		2455161	1					
ANR	2456133	IfStatement	if ( op == 2 || op == 3 || op == 4 || op == 7 )		2455161	18					
ANR	2456134	Condition	op == 2 || op == 3 || op == 4 || op == 7	327:12:5570:5609	2455161	0	True				
ANR	2456135	OrExpression	op == 2 || op == 3 || op == 4 || op == 7		2455161	0		||			
ANR	2456136	EqualityExpression	op == 2		2455161	0		==			
ANR	2456137	Identifier	op		2455161	0					
ANR	2456138	PrimaryExpression	2		2455161	1					
ANR	2456139	OrExpression	op == 3 || op == 4 || op == 7		2455161	1		||			
ANR	2456140	EqualityExpression	op == 3		2455161	0		==			
ANR	2456141	Identifier	op		2455161	0					
ANR	2456142	PrimaryExpression	3		2455161	1					
ANR	2456143	OrExpression	op == 4 || op == 7		2455161	1		||			
ANR	2456144	EqualityExpression	op == 4		2455161	0		==			
ANR	2456145	Identifier	op		2455161	0					
ANR	2456146	PrimaryExpression	4		2455161	1					
ANR	2456147	EqualityExpression	op == 7		2455161	1		==			
ANR	2456148	Identifier	op		2455161	0					
ANR	2456149	PrimaryExpression	7		2455161	1					
ANR	2456150	CompoundStatement		325:54:5546:5546	2455161	1					
ANR	2456151	ExpressionStatement	val = rm	331:12:5695:5703	2455161	0	True				
ANR	2456152	AssignmentExpression	val = rm		2455161	0		=			
ANR	2456153	Identifier	val		2455161	0					
ANR	2456154	Identifier	rm		2455161	1					
ANR	2456155	ExpressionStatement	rm = rd	333:12:5718:5725	2455161	1	True				
ANR	2456156	AssignmentExpression	rm = rd		2455161	0		=			
ANR	2456157	Identifier	rm		2455161	0					
ANR	2456158	Identifier	rd		2455161	1					
ANR	2456159	ExpressionStatement	rd = val	335:12:5740:5748	2455161	2	True				
ANR	2456160	AssignmentExpression	rd = val		2455161	0		=			
ANR	2456161	Identifier	rd		2455161	0					
ANR	2456162	Identifier	val		2455161	1					
ANR	2456163	ExpressionStatement	val = 1	337:12:5763:5770	2455161	3	True				
ANR	2456164	AssignmentExpression	val = 1		2455161	0		=			
ANR	2456165	Identifier	val		2455161	0					
ANR	2456166	PrimaryExpression	1		2455161	1					
ANR	2456167	ElseStatement	else		2455161	0					
ANR	2456168	CompoundStatement		337:15:5722:5722	2455161	0					
ANR	2456169	ExpressionStatement	val = 0	341:12:5803:5810	2455161	0	True				
ANR	2456170	AssignmentExpression	val = 0		2455161	0		=			
ANR	2456171	Identifier	val		2455161	0					
ANR	2456172	PrimaryExpression	0		2455161	1					
ANR	2456173	IfStatement	if ( op == 9 )		2455161	19					
ANR	2456174	Condition	op == 9	347:12:5838:5844	2455161	0	True				
ANR	2456175	EqualityExpression	op == 9		2455161	0		==			
ANR	2456176	Identifier	op		2455161	0					
ANR	2456177	PrimaryExpression	9		2455161	1					
ANR	2456178	CompoundStatement		345:21:5781:5781	2455161	1					
ANR	2456179	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	349:12:5872:5896	2455161	0	True				
ANR	2456180	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2455161	0		=			
ANR	2456181	Identifier	tmp		2455161	0					
ANR	2456182	CallExpression	tcg_temp_new_i32 ( )		2455161	1					
ANR	2456183	Callee	tcg_temp_new_i32		2455161	0					
ANR	2456184	Identifier	tcg_temp_new_i32		2455161	0					
ANR	2456185	ArgumentList			2455161	1					
ANR	2456186	ExpressionStatement	"tcg_gen_movi_i32 ( tmp , 0 )"	351:12:5911:5935	2455161	1	True				
ANR	2456187	CallExpression	"tcg_gen_movi_i32 ( tmp , 0 )"		2455161	0					
ANR	2456188	Callee	tcg_gen_movi_i32		2455161	0					
ANR	2456189	Identifier	tcg_gen_movi_i32		2455161	0					
ANR	2456190	ArgumentList	tmp		2455161	1					
ANR	2456191	Argument	tmp		2455161	0					
ANR	2456192	Identifier	tmp		2455161	0					
ANR	2456193	Argument	0		2455161	1					
ANR	2456194	PrimaryExpression	0		2455161	0					
ANR	2456195	ElseStatement	else		2455161	0					
ANR	2456196	IfStatement	if ( op != 0xf )		2455161	0					
ANR	2456197	Condition	op != 0xf	353:19:5957:5965	2455161	0	True				
ANR	2456198	EqualityExpression	op != 0xf		2455161	0		!=			
ANR	2456199	Identifier	op		2455161	0					
ANR	2456200	PrimaryExpression	0xf		2455161	1					
ANR	2456201	CompoundStatement		351:30:5902:5902	2455161	1					
ANR	2456202	ExpressionStatement	"tmp = load_reg ( s , rd )"	355:12:6024:6045	2455161	0	True				
ANR	2456203	AssignmentExpression	"tmp = load_reg ( s , rd )"		2455161	0		=			
ANR	2456204	Identifier	tmp		2455161	0					
ANR	2456205	CallExpression	"load_reg ( s , rd )"		2455161	1					
ANR	2456206	Callee	load_reg		2455161	0					
ANR	2456207	Identifier	load_reg		2455161	0					
ANR	2456208	ArgumentList	s		2455161	1					
ANR	2456209	Argument	s		2455161	0					
ANR	2456210	Identifier	s		2455161	0					
ANR	2456211	Argument	rd		2455161	1					
ANR	2456212	Identifier	rd		2455161	0					
ANR	2456213	ElseStatement	else		2455161	0					
ANR	2456214	CompoundStatement		355:15:5997:5997	2455161	0					
ANR	2456215	ExpressionStatement	TCGV_UNUSED_I32 ( tmp )	359:12:6078:6098	2455161	0	True				
ANR	2456216	CallExpression	TCGV_UNUSED_I32 ( tmp )		2455161	0					
ANR	2456217	Callee	TCGV_UNUSED_I32		2455161	0					
ANR	2456218	Identifier	TCGV_UNUSED_I32		2455161	0					
ANR	2456219	ArgumentList	tmp		2455161	1					
ANR	2456220	Argument	tmp		2455161	0					
ANR	2456221	Identifier	tmp		2455161	0					
ANR	2456222	ExpressionStatement	"tmp2 = load_reg ( s , rm )"	365:8:6122:6144	2455161	20	True				
ANR	2456223	AssignmentExpression	"tmp2 = load_reg ( s , rm )"		2455161	0		=			
ANR	2456224	Identifier	tmp2		2455161	0					
ANR	2456225	CallExpression	"load_reg ( s , rm )"		2455161	1					
ANR	2456226	Callee	load_reg		2455161	0					
ANR	2456227	Identifier	load_reg		2455161	0					
ANR	2456228	ArgumentList	s		2455161	1					
ANR	2456229	Argument	s		2455161	0					
ANR	2456230	Identifier	s		2455161	0					
ANR	2456231	Argument	rm		2455161	1					
ANR	2456232	Identifier	rm		2455161	0					
ANR	2456233	SwitchStatement	switch ( op )		2455161	21					
ANR	2456234	Condition	op	367:16:6163:6164	2455161	0	True				
ANR	2456235	Identifier	op		2455161	0					
ANR	2456236	CompoundStatement		365:20:6101:6101	2455161	1					
ANR	2456237	Label	case 0x0 :	369:8:6178:6186	2455161	0	True				
ANR	2456238	ExpressionStatement	"tcg_gen_and_i32 ( tmp , tmp , tmp2 )"	371:12:6211:6242	2455161	1	True				
ANR	2456239	CallExpression	"tcg_gen_and_i32 ( tmp , tmp , tmp2 )"		2455161	0					
ANR	2456240	Callee	tcg_gen_and_i32		2455161	0					
ANR	2456241	Identifier	tcg_gen_and_i32		2455161	0					
ANR	2456242	ArgumentList	tmp		2455161	1					
ANR	2456243	Argument	tmp		2455161	0					
ANR	2456244	Identifier	tmp		2455161	0					
ANR	2456245	Argument	tmp		2455161	1					
ANR	2456246	Identifier	tmp		2455161	0					
ANR	2456247	Argument	tmp2		2455161	2					
ANR	2456248	Identifier	tmp2		2455161	0					
ANR	2456249	IfStatement	if ( ! s -> condexec_mask )		2455161	2					
ANR	2456250	Condition	! s -> condexec_mask	373:16:6261:6277	2455161	0	True				
ANR	2456251	UnaryOperationExpression	! s -> condexec_mask		2455161	0					
ANR	2456252	UnaryOperator	!		2455161	0					
ANR	2456253	PtrMemberAccess	s -> condexec_mask		2455161	1					
ANR	2456254	Identifier	s		2455161	0					
ANR	2456255	Identifier	condexec_mask		2455161	1					
ANR	2456256	ExpressionStatement	gen_logic_CC ( tmp )	375:16:6297:6314	2455161	1	True				
ANR	2456257	CallExpression	gen_logic_CC ( tmp )		2455161	0					
ANR	2456258	Callee	gen_logic_CC		2455161	0					
ANR	2456259	Identifier	gen_logic_CC		2455161	0					
ANR	2456260	ArgumentList	tmp		2455161	1					
ANR	2456261	Argument	tmp		2455161	0					
ANR	2456262	Identifier	tmp		2455161	0					
ANR	2456263	BreakStatement	break ;	377:12:6329:6334	2455161	3	True				
ANR	2456264	Label	case 0x1 :	379:8:6345:6353	2455161	4	True				
ANR	2456265	ExpressionStatement	"tcg_gen_xor_i32 ( tmp , tmp , tmp2 )"	381:12:6378:6409	2455161	5	True				
ANR	2456266	CallExpression	"tcg_gen_xor_i32 ( tmp , tmp , tmp2 )"		2455161	0					
ANR	2456267	Callee	tcg_gen_xor_i32		2455161	0					
ANR	2456268	Identifier	tcg_gen_xor_i32		2455161	0					
ANR	2456269	ArgumentList	tmp		2455161	1					
ANR	2456270	Argument	tmp		2455161	0					
ANR	2456271	Identifier	tmp		2455161	0					
ANR	2456272	Argument	tmp		2455161	1					
ANR	2456273	Identifier	tmp		2455161	0					
ANR	2456274	Argument	tmp2		2455161	2					
ANR	2456275	Identifier	tmp2		2455161	0					
ANR	2456276	IfStatement	if ( ! s -> condexec_mask )		2455161	6					
ANR	2456277	Condition	! s -> condexec_mask	383:16:6428:6444	2455161	0	True				
ANR	2456278	UnaryOperationExpression	! s -> condexec_mask		2455161	0					
ANR	2456279	UnaryOperator	!		2455161	0					
ANR	2456280	PtrMemberAccess	s -> condexec_mask		2455161	1					
ANR	2456281	Identifier	s		2455161	0					
ANR	2456282	Identifier	condexec_mask		2455161	1					
ANR	2456283	ExpressionStatement	gen_logic_CC ( tmp )	385:16:6464:6481	2455161	1	True				
ANR	2456284	CallExpression	gen_logic_CC ( tmp )		2455161	0					
ANR	2456285	Callee	gen_logic_CC		2455161	0					
ANR	2456286	Identifier	gen_logic_CC		2455161	0					
ANR	2456287	ArgumentList	tmp		2455161	1					
ANR	2456288	Argument	tmp		2455161	0					
ANR	2456289	Identifier	tmp		2455161	0					
ANR	2456290	BreakStatement	break ;	387:12:6496:6501	2455161	7	True				
ANR	2456291	Label	case 0x2 :	389:8:6512:6520	2455161	8	True				
ANR	2456292	IfStatement	if ( s -> condexec_mask )		2455161	9					
ANR	2456293	Condition	s -> condexec_mask	391:16:6549:6564	2455161	0	True				
ANR	2456294	PtrMemberAccess	s -> condexec_mask		2455161	0					
ANR	2456295	Identifier	s		2455161	0					
ANR	2456296	Identifier	condexec_mask		2455161	1					
ANR	2456297	CompoundStatement		389:34:6501:6501	2455161	1					
ANR	2456298	ExpressionStatement	"gen_shl ( tmp2 , tmp2 , tmp )"	393:16:6586:6610	2455161	0	True				
ANR	2456299	CallExpression	"gen_shl ( tmp2 , tmp2 , tmp )"		2455161	0					
ANR	2456300	Callee	gen_shl		2455161	0					
ANR	2456301	Identifier	gen_shl		2455161	0					
ANR	2456302	ArgumentList	tmp2		2455161	1					
ANR	2456303	Argument	tmp2		2455161	0					
ANR	2456304	Identifier	tmp2		2455161	0					
ANR	2456305	Argument	tmp2		2455161	1					
ANR	2456306	Identifier	tmp2		2455161	0					
ANR	2456307	Argument	tmp		2455161	2					
ANR	2456308	Identifier	tmp		2455161	0					
ANR	2456309	ElseStatement	else		2455161	0					
ANR	2456310	CompoundStatement		393:19:6566:6566	2455161	0					
ANR	2456311	ExpressionStatement	"gen_helper_shl_cc ( tmp2 , cpu_env , tmp2 , tmp )"	397:16:6651:6694	2455161	0	True				
ANR	2456312	CallExpression	"gen_helper_shl_cc ( tmp2 , cpu_env , tmp2 , tmp )"		2455161	0					
ANR	2456313	Callee	gen_helper_shl_cc		2455161	0					
ANR	2456314	Identifier	gen_helper_shl_cc		2455161	0					
ANR	2456315	ArgumentList	tmp2		2455161	1					
ANR	2456316	Argument	tmp2		2455161	0					
ANR	2456317	Identifier	tmp2		2455161	0					
ANR	2456318	Argument	cpu_env		2455161	1					
ANR	2456319	Identifier	cpu_env		2455161	0					
ANR	2456320	Argument	tmp2		2455161	2					
ANR	2456321	Identifier	tmp2		2455161	0					
ANR	2456322	Argument	tmp		2455161	3					
ANR	2456323	Identifier	tmp		2455161	0					
ANR	2456324	ExpressionStatement	gen_logic_CC ( tmp2 )	399:16:6713:6731	2455161	1	True				
ANR	2456325	CallExpression	gen_logic_CC ( tmp2 )		2455161	0					
ANR	2456326	Callee	gen_logic_CC		2455161	0					
ANR	2456327	Identifier	gen_logic_CC		2455161	0					
ANR	2456328	ArgumentList	tmp2		2455161	1					
ANR	2456329	Argument	tmp2		2455161	0					
ANR	2456330	Identifier	tmp2		2455161	0					
ANR	2456331	BreakStatement	break ;	403:12:6761:6766	2455161	10	True				
ANR	2456332	Label	case 0x3 :	405:8:6777:6785	2455161	11	True				
ANR	2456333	IfStatement	if ( s -> condexec_mask )		2455161	12					
ANR	2456334	Condition	s -> condexec_mask	407:16:6814:6829	2455161	0	True				
ANR	2456335	PtrMemberAccess	s -> condexec_mask		2455161	0					
ANR	2456336	Identifier	s		2455161	0					
ANR	2456337	Identifier	condexec_mask		2455161	1					
ANR	2456338	CompoundStatement		405:34:6766:6766	2455161	1					
ANR	2456339	ExpressionStatement	"gen_shr ( tmp2 , tmp2 , tmp )"	409:16:6851:6875	2455161	0	True				
ANR	2456340	CallExpression	"gen_shr ( tmp2 , tmp2 , tmp )"		2455161	0					
ANR	2456341	Callee	gen_shr		2455161	0					
ANR	2456342	Identifier	gen_shr		2455161	0					
ANR	2456343	ArgumentList	tmp2		2455161	1					
ANR	2456344	Argument	tmp2		2455161	0					
ANR	2456345	Identifier	tmp2		2455161	0					
ANR	2456346	Argument	tmp2		2455161	1					
ANR	2456347	Identifier	tmp2		2455161	0					
ANR	2456348	Argument	tmp		2455161	2					
ANR	2456349	Identifier	tmp		2455161	0					
ANR	2456350	ElseStatement	else		2455161	0					
ANR	2456351	CompoundStatement		409:19:6831:6831	2455161	0					
ANR	2456352	ExpressionStatement	"gen_helper_shr_cc ( tmp2 , cpu_env , tmp2 , tmp )"	413:16:6916:6959	2455161	0	True				
ANR	2456353	CallExpression	"gen_helper_shr_cc ( tmp2 , cpu_env , tmp2 , tmp )"		2455161	0					
ANR	2456354	Callee	gen_helper_shr_cc		2455161	0					
ANR	2456355	Identifier	gen_helper_shr_cc		2455161	0					
ANR	2456356	ArgumentList	tmp2		2455161	1					
ANR	2456357	Argument	tmp2		2455161	0					
ANR	2456358	Identifier	tmp2		2455161	0					
ANR	2456359	Argument	cpu_env		2455161	1					
ANR	2456360	Identifier	cpu_env		2455161	0					
ANR	2456361	Argument	tmp2		2455161	2					
ANR	2456362	Identifier	tmp2		2455161	0					
ANR	2456363	Argument	tmp		2455161	3					
ANR	2456364	Identifier	tmp		2455161	0					
ANR	2456365	ExpressionStatement	gen_logic_CC ( tmp2 )	415:16:6978:6996	2455161	1	True				
ANR	2456366	CallExpression	gen_logic_CC ( tmp2 )		2455161	0					
ANR	2456367	Callee	gen_logic_CC		2455161	0					
ANR	2456368	Identifier	gen_logic_CC		2455161	0					
ANR	2456369	ArgumentList	tmp2		2455161	1					
ANR	2456370	Argument	tmp2		2455161	0					
ANR	2456371	Identifier	tmp2		2455161	0					
ANR	2456372	BreakStatement	break ;	419:12:7026:7031	2455161	13	True				
ANR	2456373	Label	case 0x4 :	421:8:7042:7050	2455161	14	True				
ANR	2456374	IfStatement	if ( s -> condexec_mask )		2455161	15					
ANR	2456375	Condition	s -> condexec_mask	423:16:7079:7094	2455161	0	True				
ANR	2456376	PtrMemberAccess	s -> condexec_mask		2455161	0					
ANR	2456377	Identifier	s		2455161	0					
ANR	2456378	Identifier	condexec_mask		2455161	1					
ANR	2456379	CompoundStatement		421:34:7031:7031	2455161	1					
ANR	2456380	ExpressionStatement	"gen_sar ( tmp2 , tmp2 , tmp )"	425:16:7116:7140	2455161	0	True				
ANR	2456381	CallExpression	"gen_sar ( tmp2 , tmp2 , tmp )"		2455161	0					
ANR	2456382	Callee	gen_sar		2455161	0					
ANR	2456383	Identifier	gen_sar		2455161	0					
ANR	2456384	ArgumentList	tmp2		2455161	1					
ANR	2456385	Argument	tmp2		2455161	0					
ANR	2456386	Identifier	tmp2		2455161	0					
ANR	2456387	Argument	tmp2		2455161	1					
ANR	2456388	Identifier	tmp2		2455161	0					
ANR	2456389	Argument	tmp		2455161	2					
ANR	2456390	Identifier	tmp		2455161	0					
ANR	2456391	ElseStatement	else		2455161	0					
ANR	2456392	CompoundStatement		425:19:7096:7096	2455161	0					
ANR	2456393	ExpressionStatement	"gen_helper_sar_cc ( tmp2 , cpu_env , tmp2 , tmp )"	429:16:7181:7224	2455161	0	True				
ANR	2456394	CallExpression	"gen_helper_sar_cc ( tmp2 , cpu_env , tmp2 , tmp )"		2455161	0					
ANR	2456395	Callee	gen_helper_sar_cc		2455161	0					
ANR	2456396	Identifier	gen_helper_sar_cc		2455161	0					
ANR	2456397	ArgumentList	tmp2		2455161	1					
ANR	2456398	Argument	tmp2		2455161	0					
ANR	2456399	Identifier	tmp2		2455161	0					
ANR	2456400	Argument	cpu_env		2455161	1					
ANR	2456401	Identifier	cpu_env		2455161	0					
ANR	2456402	Argument	tmp2		2455161	2					
ANR	2456403	Identifier	tmp2		2455161	0					
ANR	2456404	Argument	tmp		2455161	3					
ANR	2456405	Identifier	tmp		2455161	0					
ANR	2456406	ExpressionStatement	gen_logic_CC ( tmp2 )	431:16:7243:7261	2455161	1	True				
ANR	2456407	CallExpression	gen_logic_CC ( tmp2 )		2455161	0					
ANR	2456408	Callee	gen_logic_CC		2455161	0					
ANR	2456409	Identifier	gen_logic_CC		2455161	0					
ANR	2456410	ArgumentList	tmp2		2455161	1					
ANR	2456411	Argument	tmp2		2455161	0					
ANR	2456412	Identifier	tmp2		2455161	0					
ANR	2456413	BreakStatement	break ;	435:12:7291:7296	2455161	16	True				
ANR	2456414	Label	case 0x5 :	437:8:7307:7315	2455161	17	True				
ANR	2456415	IfStatement	if ( s -> condexec_mask )		2455161	18					
ANR	2456416	Condition	s -> condexec_mask	439:16:7344:7359	2455161	0	True				
ANR	2456417	PtrMemberAccess	s -> condexec_mask		2455161	0					
ANR	2456418	Identifier	s		2455161	0					
ANR	2456419	Identifier	condexec_mask		2455161	1					
ANR	2456420	CompoundStatement		437:34:7296:7296	2455161	1					
ANR	2456421	ExpressionStatement	"gen_adc ( tmp , tmp2 )"	441:16:7381:7399	2455161	0	True				
ANR	2456422	CallExpression	"gen_adc ( tmp , tmp2 )"		2455161	0					
ANR	2456423	Callee	gen_adc		2455161	0					
ANR	2456424	Identifier	gen_adc		2455161	0					
ANR	2456425	ArgumentList	tmp		2455161	1					
ANR	2456426	Argument	tmp		2455161	0					
ANR	2456427	Identifier	tmp		2455161	0					
ANR	2456428	Argument	tmp2		2455161	1					
ANR	2456429	Identifier	tmp2		2455161	0					
ANR	2456430	ElseStatement	else		2455161	0					
ANR	2456431	CompoundStatement		441:19:7355:7355	2455161	0					
ANR	2456432	ExpressionStatement	"gen_adc_CC ( tmp , tmp , tmp2 )"	445:16:7440:7466	2455161	0	True				
ANR	2456433	CallExpression	"gen_adc_CC ( tmp , tmp , tmp2 )"		2455161	0					
ANR	2456434	Callee	gen_adc_CC		2455161	0					
ANR	2456435	Identifier	gen_adc_CC		2455161	0					
ANR	2456436	ArgumentList	tmp		2455161	1					
ANR	2456437	Argument	tmp		2455161	0					
ANR	2456438	Identifier	tmp		2455161	0					
ANR	2456439	Argument	tmp		2455161	1					
ANR	2456440	Identifier	tmp		2455161	0					
ANR	2456441	Argument	tmp2		2455161	2					
ANR	2456442	Identifier	tmp2		2455161	0					
ANR	2456443	BreakStatement	break ;	449:12:7496:7501	2455161	19	True				
ANR	2456444	Label	case 0x6 :	451:8:7512:7520	2455161	20	True				
ANR	2456445	IfStatement	if ( s -> condexec_mask )		2455161	21					
ANR	2456446	Condition	s -> condexec_mask	453:16:7549:7564	2455161	0	True				
ANR	2456447	PtrMemberAccess	s -> condexec_mask		2455161	0					
ANR	2456448	Identifier	s		2455161	0					
ANR	2456449	Identifier	condexec_mask		2455161	1					
ANR	2456450	CompoundStatement		451:34:7501:7501	2455161	1					
ANR	2456451	ExpressionStatement	"gen_sub_carry ( tmp , tmp , tmp2 )"	455:16:7586:7615	2455161	0	True				
ANR	2456452	CallExpression	"gen_sub_carry ( tmp , tmp , tmp2 )"		2455161	0					
ANR	2456453	Callee	gen_sub_carry		2455161	0					
ANR	2456454	Identifier	gen_sub_carry		2455161	0					
ANR	2456455	ArgumentList	tmp		2455161	1					
ANR	2456456	Argument	tmp		2455161	0					
ANR	2456457	Identifier	tmp		2455161	0					
ANR	2456458	Argument	tmp		2455161	1					
ANR	2456459	Identifier	tmp		2455161	0					
ANR	2456460	Argument	tmp2		2455161	2					
ANR	2456461	Identifier	tmp2		2455161	0					
ANR	2456462	ElseStatement	else		2455161	0					
ANR	2456463	CompoundStatement		455:19:7571:7571	2455161	0					
ANR	2456464	ExpressionStatement	"gen_sbc_CC ( tmp , tmp , tmp2 )"	459:16:7656:7682	2455161	0	True				
ANR	2456465	CallExpression	"gen_sbc_CC ( tmp , tmp , tmp2 )"		2455161	0					
ANR	2456466	Callee	gen_sbc_CC		2455161	0					
ANR	2456467	Identifier	gen_sbc_CC		2455161	0					
ANR	2456468	ArgumentList	tmp		2455161	1					
ANR	2456469	Argument	tmp		2455161	0					
ANR	2456470	Identifier	tmp		2455161	0					
ANR	2456471	Argument	tmp		2455161	1					
ANR	2456472	Identifier	tmp		2455161	0					
ANR	2456473	Argument	tmp2		2455161	2					
ANR	2456474	Identifier	tmp2		2455161	0					
ANR	2456475	BreakStatement	break ;	463:12:7712:7717	2455161	22	True				
ANR	2456476	Label	case 0x7 :	465:8:7728:7736	2455161	23	True				
ANR	2456477	IfStatement	if ( s -> condexec_mask )		2455161	24					
ANR	2456478	Condition	s -> condexec_mask	467:16:7765:7780	2455161	0	True				
ANR	2456479	PtrMemberAccess	s -> condexec_mask		2455161	0					
ANR	2456480	Identifier	s		2455161	0					
ANR	2456481	Identifier	condexec_mask		2455161	1					
ANR	2456482	CompoundStatement		465:34:7717:7717	2455161	1					
ANR	2456483	ExpressionStatement	"tcg_gen_andi_i32 ( tmp , tmp , 0x1f )"	469:16:7802:7834	2455161	0	True				
ANR	2456484	CallExpression	"tcg_gen_andi_i32 ( tmp , tmp , 0x1f )"		2455161	0					
ANR	2456485	Callee	tcg_gen_andi_i32		2455161	0					
ANR	2456486	Identifier	tcg_gen_andi_i32		2455161	0					
ANR	2456487	ArgumentList	tmp		2455161	1					
ANR	2456488	Argument	tmp		2455161	0					
ANR	2456489	Identifier	tmp		2455161	0					
ANR	2456490	Argument	tmp		2455161	1					
ANR	2456491	Identifier	tmp		2455161	0					
ANR	2456492	Argument	0x1f		2455161	2					
ANR	2456493	PrimaryExpression	0x1f		2455161	0					
ANR	2456494	ExpressionStatement	"tcg_gen_rotr_i32 ( tmp2 , tmp2 , tmp )"	471:16:7853:7886	2455161	1	True				
ANR	2456495	CallExpression	"tcg_gen_rotr_i32 ( tmp2 , tmp2 , tmp )"		2455161	0					
ANR	2456496	Callee	tcg_gen_rotr_i32		2455161	0					
ANR	2456497	Identifier	tcg_gen_rotr_i32		2455161	0					
ANR	2456498	ArgumentList	tmp2		2455161	1					
ANR	2456499	Argument	tmp2		2455161	0					
ANR	2456500	Identifier	tmp2		2455161	0					
ANR	2456501	Argument	tmp2		2455161	1					
ANR	2456502	Identifier	tmp2		2455161	0					
ANR	2456503	Argument	tmp		2455161	2					
ANR	2456504	Identifier	tmp		2455161	0					
ANR	2456505	ElseStatement	else		2455161	0					
ANR	2456506	CompoundStatement		471:19:7842:7842	2455161	0					
ANR	2456507	ExpressionStatement	"gen_helper_ror_cc ( tmp2 , cpu_env , tmp2 , tmp )"	475:16:7927:7970	2455161	0	True				
ANR	2456508	CallExpression	"gen_helper_ror_cc ( tmp2 , cpu_env , tmp2 , tmp )"		2455161	0					
ANR	2456509	Callee	gen_helper_ror_cc		2455161	0					
ANR	2456510	Identifier	gen_helper_ror_cc		2455161	0					
ANR	2456511	ArgumentList	tmp2		2455161	1					
ANR	2456512	Argument	tmp2		2455161	0					
ANR	2456513	Identifier	tmp2		2455161	0					
ANR	2456514	Argument	cpu_env		2455161	1					
ANR	2456515	Identifier	cpu_env		2455161	0					
ANR	2456516	Argument	tmp2		2455161	2					
ANR	2456517	Identifier	tmp2		2455161	0					
ANR	2456518	Argument	tmp		2455161	3					
ANR	2456519	Identifier	tmp		2455161	0					
ANR	2456520	ExpressionStatement	gen_logic_CC ( tmp2 )	477:16:7989:8007	2455161	1	True				
ANR	2456521	CallExpression	gen_logic_CC ( tmp2 )		2455161	0					
ANR	2456522	Callee	gen_logic_CC		2455161	0					
ANR	2456523	Identifier	gen_logic_CC		2455161	0					
ANR	2456524	ArgumentList	tmp2		2455161	1					
ANR	2456525	Argument	tmp2		2455161	0					
ANR	2456526	Identifier	tmp2		2455161	0					
ANR	2456527	BreakStatement	break ;	481:12:8037:8042	2455161	25	True				
ANR	2456528	Label	case 0x8 :	483:8:8053:8061	2455161	26	True				
ANR	2456529	ExpressionStatement	"tcg_gen_and_i32 ( tmp , tmp , tmp2 )"	485:12:8086:8117	2455161	27	True				
ANR	2456530	CallExpression	"tcg_gen_and_i32 ( tmp , tmp , tmp2 )"		2455161	0					
ANR	2456531	Callee	tcg_gen_and_i32		2455161	0					
ANR	2456532	Identifier	tcg_gen_and_i32		2455161	0					
ANR	2456533	ArgumentList	tmp		2455161	1					
ANR	2456534	Argument	tmp		2455161	0					
ANR	2456535	Identifier	tmp		2455161	0					
ANR	2456536	Argument	tmp		2455161	1					
ANR	2456537	Identifier	tmp		2455161	0					
ANR	2456538	Argument	tmp2		2455161	2					
ANR	2456539	Identifier	tmp2		2455161	0					
ANR	2456540	ExpressionStatement	gen_logic_CC ( tmp )	487:12:8132:8149	2455161	28	True				
ANR	2456541	CallExpression	gen_logic_CC ( tmp )		2455161	0					
ANR	2456542	Callee	gen_logic_CC		2455161	0					
ANR	2456543	Identifier	gen_logic_CC		2455161	0					
ANR	2456544	ArgumentList	tmp		2455161	1					
ANR	2456545	Argument	tmp		2455161	0					
ANR	2456546	Identifier	tmp		2455161	0					
ANR	2456547	ExpressionStatement	rd = 16	489:12:8164:8171	2455161	29	True				
ANR	2456548	AssignmentExpression	rd = 16		2455161	0		=			
ANR	2456549	Identifier	rd		2455161	0					
ANR	2456550	PrimaryExpression	16		2455161	1					
ANR	2456551	BreakStatement	break ;	491:12:8186:8191	2455161	30	True				
ANR	2456552	Label	case 0x9 :	493:8:8202:8210	2455161	31	True				
ANR	2456553	IfStatement	if ( s -> condexec_mask )		2455161	32					
ANR	2456554	Condition	s -> condexec_mask	495:16:8239:8254	2455161	0	True				
ANR	2456555	PtrMemberAccess	s -> condexec_mask		2455161	0					
ANR	2456556	Identifier	s		2455161	0					
ANR	2456557	Identifier	condexec_mask		2455161	1					
ANR	2456558	ExpressionStatement	"tcg_gen_neg_i32 ( tmp , tmp2 )"	497:16:8274:8300	2455161	1	True				
ANR	2456559	CallExpression	"tcg_gen_neg_i32 ( tmp , tmp2 )"		2455161	0					
ANR	2456560	Callee	tcg_gen_neg_i32		2455161	0					
ANR	2456561	Identifier	tcg_gen_neg_i32		2455161	0					
ANR	2456562	ArgumentList	tmp		2455161	1					
ANR	2456563	Argument	tmp		2455161	0					
ANR	2456564	Identifier	tmp		2455161	0					
ANR	2456565	Argument	tmp2		2455161	1					
ANR	2456566	Identifier	tmp2		2455161	0					
ANR	2456567	ElseStatement	else		2455161	0					
ANR	2456568	ExpressionStatement	"gen_sub_CC ( tmp , tmp , tmp2 )"	501:16:8337:8363	2455161	0	True				
ANR	2456569	CallExpression	"gen_sub_CC ( tmp , tmp , tmp2 )"		2455161	0					
ANR	2456570	Callee	gen_sub_CC		2455161	0					
ANR	2456571	Identifier	gen_sub_CC		2455161	0					
ANR	2456572	ArgumentList	tmp		2455161	1					
ANR	2456573	Argument	tmp		2455161	0					
ANR	2456574	Identifier	tmp		2455161	0					
ANR	2456575	Argument	tmp		2455161	1					
ANR	2456576	Identifier	tmp		2455161	0					
ANR	2456577	Argument	tmp2		2455161	2					
ANR	2456578	Identifier	tmp2		2455161	0					
ANR	2456579	BreakStatement	break ;	503:12:8378:8383	2455161	33	True				
ANR	2456580	Label	case 0xa :	505:8:8394:8402	2455161	34	True				
ANR	2456581	ExpressionStatement	"gen_sub_CC ( tmp , tmp , tmp2 )"	507:12:8427:8453	2455161	35	True				
ANR	2456582	CallExpression	"gen_sub_CC ( tmp , tmp , tmp2 )"		2455161	0					
ANR	2456583	Callee	gen_sub_CC		2455161	0					
ANR	2456584	Identifier	gen_sub_CC		2455161	0					
ANR	2456585	ArgumentList	tmp		2455161	1					
ANR	2456586	Argument	tmp		2455161	0					
ANR	2456587	Identifier	tmp		2455161	0					
ANR	2456588	Argument	tmp		2455161	1					
ANR	2456589	Identifier	tmp		2455161	0					
ANR	2456590	Argument	tmp2		2455161	2					
ANR	2456591	Identifier	tmp2		2455161	0					
ANR	2456592	ExpressionStatement	rd = 16	509:12:8468:8475	2455161	36	True				
ANR	2456593	AssignmentExpression	rd = 16		2455161	0		=			
ANR	2456594	Identifier	rd		2455161	0					
ANR	2456595	PrimaryExpression	16		2455161	1					
ANR	2456596	BreakStatement	break ;	511:12:8490:8495	2455161	37	True				
ANR	2456597	Label	case 0xb :	513:8:8506:8514	2455161	38	True				
ANR	2456598	ExpressionStatement	"gen_add_CC ( tmp , tmp , tmp2 )"	515:12:8539:8565	2455161	39	True				
ANR	2456599	CallExpression	"gen_add_CC ( tmp , tmp , tmp2 )"		2455161	0					
ANR	2456600	Callee	gen_add_CC		2455161	0					
ANR	2456601	Identifier	gen_add_CC		2455161	0					
ANR	2456602	ArgumentList	tmp		2455161	1					
ANR	2456603	Argument	tmp		2455161	0					
ANR	2456604	Identifier	tmp		2455161	0					
ANR	2456605	Argument	tmp		2455161	1					
ANR	2456606	Identifier	tmp		2455161	0					
ANR	2456607	Argument	tmp2		2455161	2					
ANR	2456608	Identifier	tmp2		2455161	0					
ANR	2456609	ExpressionStatement	rd = 16	517:12:8580:8587	2455161	40	True				
ANR	2456610	AssignmentExpression	rd = 16		2455161	0		=			
ANR	2456611	Identifier	rd		2455161	0					
ANR	2456612	PrimaryExpression	16		2455161	1					
ANR	2456613	BreakStatement	break ;	519:12:8602:8607	2455161	41	True				
ANR	2456614	Label	case 0xc :	521:8:8618:8626	2455161	42	True				
ANR	2456615	ExpressionStatement	"tcg_gen_or_i32 ( tmp , tmp , tmp2 )"	523:12:8651:8681	2455161	43	True				
ANR	2456616	CallExpression	"tcg_gen_or_i32 ( tmp , tmp , tmp2 )"		2455161	0					
ANR	2456617	Callee	tcg_gen_or_i32		2455161	0					
ANR	2456618	Identifier	tcg_gen_or_i32		2455161	0					
ANR	2456619	ArgumentList	tmp		2455161	1					
ANR	2456620	Argument	tmp		2455161	0					
ANR	2456621	Identifier	tmp		2455161	0					
ANR	2456622	Argument	tmp		2455161	1					
ANR	2456623	Identifier	tmp		2455161	0					
ANR	2456624	Argument	tmp2		2455161	2					
ANR	2456625	Identifier	tmp2		2455161	0					
ANR	2456626	IfStatement	if ( ! s -> condexec_mask )		2455161	44					
ANR	2456627	Condition	! s -> condexec_mask	525:16:8700:8716	2455161	0	True				
ANR	2456628	UnaryOperationExpression	! s -> condexec_mask		2455161	0					
ANR	2456629	UnaryOperator	!		2455161	0					
ANR	2456630	PtrMemberAccess	s -> condexec_mask		2455161	1					
ANR	2456631	Identifier	s		2455161	0					
ANR	2456632	Identifier	condexec_mask		2455161	1					
ANR	2456633	ExpressionStatement	gen_logic_CC ( tmp )	527:16:8736:8753	2455161	1	True				
ANR	2456634	CallExpression	gen_logic_CC ( tmp )		2455161	0					
ANR	2456635	Callee	gen_logic_CC		2455161	0					
ANR	2456636	Identifier	gen_logic_CC		2455161	0					
ANR	2456637	ArgumentList	tmp		2455161	1					
ANR	2456638	Argument	tmp		2455161	0					
ANR	2456639	Identifier	tmp		2455161	0					
ANR	2456640	BreakStatement	break ;	529:12:8768:8773	2455161	45	True				
ANR	2456641	Label	case 0xd :	531:8:8784:8792	2455161	46	True				
ANR	2456642	ExpressionStatement	"tcg_gen_mul_i32 ( tmp , tmp , tmp2 )"	533:12:8817:8848	2455161	47	True				
ANR	2456643	CallExpression	"tcg_gen_mul_i32 ( tmp , tmp , tmp2 )"		2455161	0					
ANR	2456644	Callee	tcg_gen_mul_i32		2455161	0					
ANR	2456645	Identifier	tcg_gen_mul_i32		2455161	0					
ANR	2456646	ArgumentList	tmp		2455161	1					
ANR	2456647	Argument	tmp		2455161	0					
ANR	2456648	Identifier	tmp		2455161	0					
ANR	2456649	Argument	tmp		2455161	1					
ANR	2456650	Identifier	tmp		2455161	0					
ANR	2456651	Argument	tmp2		2455161	2					
ANR	2456652	Identifier	tmp2		2455161	0					
ANR	2456653	IfStatement	if ( ! s -> condexec_mask )		2455161	48					
ANR	2456654	Condition	! s -> condexec_mask	535:16:8867:8883	2455161	0	True				
ANR	2456655	UnaryOperationExpression	! s -> condexec_mask		2455161	0					
ANR	2456656	UnaryOperator	!		2455161	0					
ANR	2456657	PtrMemberAccess	s -> condexec_mask		2455161	1					
ANR	2456658	Identifier	s		2455161	0					
ANR	2456659	Identifier	condexec_mask		2455161	1					
ANR	2456660	ExpressionStatement	gen_logic_CC ( tmp )	537:16:8903:8920	2455161	1	True				
ANR	2456661	CallExpression	gen_logic_CC ( tmp )		2455161	0					
ANR	2456662	Callee	gen_logic_CC		2455161	0					
ANR	2456663	Identifier	gen_logic_CC		2455161	0					
ANR	2456664	ArgumentList	tmp		2455161	1					
ANR	2456665	Argument	tmp		2455161	0					
ANR	2456666	Identifier	tmp		2455161	0					
ANR	2456667	BreakStatement	break ;	539:12:8935:8940	2455161	49	True				
ANR	2456668	Label	case 0xe :	541:8:8951:8959	2455161	50	True				
ANR	2456669	ExpressionStatement	"tcg_gen_andc_i32 ( tmp , tmp , tmp2 )"	543:12:8984:9016	2455161	51	True				
ANR	2456670	CallExpression	"tcg_gen_andc_i32 ( tmp , tmp , tmp2 )"		2455161	0					
ANR	2456671	Callee	tcg_gen_andc_i32		2455161	0					
ANR	2456672	Identifier	tcg_gen_andc_i32		2455161	0					
ANR	2456673	ArgumentList	tmp		2455161	1					
ANR	2456674	Argument	tmp		2455161	0					
ANR	2456675	Identifier	tmp		2455161	0					
ANR	2456676	Argument	tmp		2455161	1					
ANR	2456677	Identifier	tmp		2455161	0					
ANR	2456678	Argument	tmp2		2455161	2					
ANR	2456679	Identifier	tmp2		2455161	0					
ANR	2456680	IfStatement	if ( ! s -> condexec_mask )		2455161	52					
ANR	2456681	Condition	! s -> condexec_mask	545:16:9035:9051	2455161	0	True				
ANR	2456682	UnaryOperationExpression	! s -> condexec_mask		2455161	0					
ANR	2456683	UnaryOperator	!		2455161	0					
ANR	2456684	PtrMemberAccess	s -> condexec_mask		2455161	1					
ANR	2456685	Identifier	s		2455161	0					
ANR	2456686	Identifier	condexec_mask		2455161	1					
ANR	2456687	ExpressionStatement	gen_logic_CC ( tmp )	547:16:9071:9088	2455161	1	True				
ANR	2456688	CallExpression	gen_logic_CC ( tmp )		2455161	0					
ANR	2456689	Callee	gen_logic_CC		2455161	0					
ANR	2456690	Identifier	gen_logic_CC		2455161	0					
ANR	2456691	ArgumentList	tmp		2455161	1					
ANR	2456692	Argument	tmp		2455161	0					
ANR	2456693	Identifier	tmp		2455161	0					
ANR	2456694	BreakStatement	break ;	549:12:9103:9108	2455161	53	True				
ANR	2456695	Label	case 0xf :	551:8:9119:9127	2455161	54	True				
ANR	2456696	ExpressionStatement	"tcg_gen_not_i32 ( tmp2 , tmp2 )"	553:12:9152:9179	2455161	55	True				
ANR	2456697	CallExpression	"tcg_gen_not_i32 ( tmp2 , tmp2 )"		2455161	0					
ANR	2456698	Callee	tcg_gen_not_i32		2455161	0					
ANR	2456699	Identifier	tcg_gen_not_i32		2455161	0					
ANR	2456700	ArgumentList	tmp2		2455161	1					
ANR	2456701	Argument	tmp2		2455161	0					
ANR	2456702	Identifier	tmp2		2455161	0					
ANR	2456703	Argument	tmp2		2455161	1					
ANR	2456704	Identifier	tmp2		2455161	0					
ANR	2456705	IfStatement	if ( ! s -> condexec_mask )		2455161	56					
ANR	2456706	Condition	! s -> condexec_mask	555:16:9198:9214	2455161	0	True				
ANR	2456707	UnaryOperationExpression	! s -> condexec_mask		2455161	0					
ANR	2456708	UnaryOperator	!		2455161	0					
ANR	2456709	PtrMemberAccess	s -> condexec_mask		2455161	1					
ANR	2456710	Identifier	s		2455161	0					
ANR	2456711	Identifier	condexec_mask		2455161	1					
ANR	2456712	ExpressionStatement	gen_logic_CC ( tmp2 )	557:16:9234:9252	2455161	1	True				
ANR	2456713	CallExpression	gen_logic_CC ( tmp2 )		2455161	0					
ANR	2456714	Callee	gen_logic_CC		2455161	0					
ANR	2456715	Identifier	gen_logic_CC		2455161	0					
ANR	2456716	ArgumentList	tmp2		2455161	1					
ANR	2456717	Argument	tmp2		2455161	0					
ANR	2456718	Identifier	tmp2		2455161	0					
ANR	2456719	ExpressionStatement	val = 1	559:12:9267:9274	2455161	57	True				
ANR	2456720	AssignmentExpression	val = 1		2455161	0		=			
ANR	2456721	Identifier	val		2455161	0					
ANR	2456722	PrimaryExpression	1		2455161	1					
ANR	2456723	ExpressionStatement	rm = rd	561:12:9289:9296	2455161	58	True				
ANR	2456724	AssignmentExpression	rm = rd		2455161	0		=			
ANR	2456725	Identifier	rm		2455161	0					
ANR	2456726	Identifier	rd		2455161	1					
ANR	2456727	BreakStatement	break ;	563:12:9311:9316	2455161	59	True				
ANR	2456728	IfStatement	if ( rd != 16 )		2455161	22					
ANR	2456729	Condition	rd != 16	567:12:9342:9349	2455161	0	True				
ANR	2456730	EqualityExpression	rd != 16		2455161	0		!=			
ANR	2456731	Identifier	rd		2455161	0					
ANR	2456732	PrimaryExpression	16		2455161	1					
ANR	2456733	CompoundStatement		565:22:9286:9286	2455161	1					
ANR	2456734	IfStatement	if ( val )		2455161	0					
ANR	2456735	Condition	val	569:16:9371:9373	2455161	0	True				
ANR	2456736	Identifier	val		2455161	0					
ANR	2456737	CompoundStatement		567:21:9310:9310	2455161	1					
ANR	2456738	ExpressionStatement	"store_reg ( s , rm , tmp2 )"	571:16:9395:9417	2455161	0	True				
ANR	2456739	CallExpression	"store_reg ( s , rm , tmp2 )"		2455161	0					
ANR	2456740	Callee	store_reg		2455161	0					
ANR	2456741	Identifier	store_reg		2455161	0					
ANR	2456742	ArgumentList	s		2455161	1					
ANR	2456743	Argument	s		2455161	0					
ANR	2456744	Identifier	s		2455161	0					
ANR	2456745	Argument	rm		2455161	1					
ANR	2456746	Identifier	rm		2455161	0					
ANR	2456747	Argument	tmp2		2455161	2					
ANR	2456748	Identifier	tmp2		2455161	0					
ANR	2456749	IfStatement	if ( op != 0xf )		2455161	1					
ANR	2456750	Condition	op != 0xf	573:20:9440:9448	2455161	0	True				
ANR	2456751	EqualityExpression	op != 0xf		2455161	0		!=			
ANR	2456752	Identifier	op		2455161	0					
ANR	2456753	PrimaryExpression	0xf		2455161	1					
ANR	2456754	ExpressionStatement	tcg_temp_free_i32 ( tmp )	575:20:9472:9494	2455161	1	True				
ANR	2456755	CallExpression	tcg_temp_free_i32 ( tmp )		2455161	0					
ANR	2456756	Callee	tcg_temp_free_i32		2455161	0					
ANR	2456757	Identifier	tcg_temp_free_i32		2455161	0					
ANR	2456758	ArgumentList	tmp		2455161	1					
ANR	2456759	Argument	tmp		2455161	0					
ANR	2456760	Identifier	tmp		2455161	0					
ANR	2456761	ElseStatement	else		2455161	0					
ANR	2456762	CompoundStatement		575:19:9450:9450	2455161	0					
ANR	2456763	ExpressionStatement	"store_reg ( s , rd , tmp )"	579:16:9535:9556	2455161	0	True				
ANR	2456764	CallExpression	"store_reg ( s , rd , tmp )"		2455161	0					
ANR	2456765	Callee	store_reg		2455161	0					
ANR	2456766	Identifier	store_reg		2455161	0					
ANR	2456767	ArgumentList	s		2455161	1					
ANR	2456768	Argument	s		2455161	0					
ANR	2456769	Identifier	s		2455161	0					
ANR	2456770	Argument	rd		2455161	1					
ANR	2456771	Identifier	rd		2455161	0					
ANR	2456772	Argument	tmp		2455161	2					
ANR	2456773	Identifier	tmp		2455161	0					
ANR	2456774	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	581:16:9575:9598	2455161	1	True				
ANR	2456775	CallExpression	tcg_temp_free_i32 ( tmp2 )		2455161	0					
ANR	2456776	Callee	tcg_temp_free_i32		2455161	0					
ANR	2456777	Identifier	tcg_temp_free_i32		2455161	0					
ANR	2456778	ArgumentList	tmp2		2455161	1					
ANR	2456779	Argument	tmp2		2455161	0					
ANR	2456780	Identifier	tmp2		2455161	0					
ANR	2456781	ElseStatement	else		2455161	0					
ANR	2456782	CompoundStatement		583:15:9565:9565	2455161	0					
ANR	2456783	ExpressionStatement	tcg_temp_free_i32 ( tmp )	587:12:9646:9668	2455161	0	True				
ANR	2456784	CallExpression	tcg_temp_free_i32 ( tmp )		2455161	0					
ANR	2456785	Callee	tcg_temp_free_i32		2455161	0					
ANR	2456786	Identifier	tcg_temp_free_i32		2455161	0					
ANR	2456787	ArgumentList	tmp		2455161	1					
ANR	2456788	Argument	tmp		2455161	0					
ANR	2456789	Identifier	tmp		2455161	0					
ANR	2456790	ExpressionStatement	tcg_temp_free_i32 ( tmp2 )	589:12:9683:9706	2455161	1	True				
ANR	2456791	CallExpression	tcg_temp_free_i32 ( tmp2 )		2455161	0					
ANR	2456792	Callee	tcg_temp_free_i32		2455161	0					
ANR	2456793	Identifier	tcg_temp_free_i32		2455161	0					
ANR	2456794	ArgumentList	tmp2		2455161	1					
ANR	2456795	Argument	tmp2		2455161	0					
ANR	2456796	Identifier	tmp2		2455161	0					
ANR	2456797	BreakStatement	break ;	593:8:9728:9733	2455161	23	True				
ANR	2456798	Label	case 5 :	597:4:9742:9748	2455161	24	True				
ANR	2456799	ExpressionStatement	rd = insn & 7	601:8:9803:9816	2455161	25	True				
ANR	2456800	AssignmentExpression	rd = insn & 7		2455161	0		=			
ANR	2456801	Identifier	rd		2455161	0					
ANR	2456802	BitAndExpression	insn & 7		2455161	1		&			
ANR	2456803	Identifier	insn		2455161	0					
ANR	2456804	PrimaryExpression	7		2455161	1					
ANR	2456805	ExpressionStatement	rn = ( insn >> 3 ) & 7	603:8:9827:9847	2455161	26	True				
ANR	2456806	AssignmentExpression	rn = ( insn >> 3 ) & 7		2455161	0		=			
ANR	2456807	Identifier	rn		2455161	0					
ANR	2456808	BitAndExpression	( insn >> 3 ) & 7		2455161	1		&			
ANR	2456809	ShiftExpression	insn >> 3		2455161	0		>>			
ANR	2456810	Identifier	insn		2455161	0					
ANR	2456811	PrimaryExpression	3		2455161	1					
ANR	2456812	PrimaryExpression	7		2455161	1					
ANR	2456813	ExpressionStatement	rm = ( insn >> 6 ) & 7	605:8:9858:9878	2455161	27	True				
ANR	2456814	AssignmentExpression	rm = ( insn >> 6 ) & 7		2455161	0		=			
ANR	2456815	Identifier	rm		2455161	0					
ANR	2456816	BitAndExpression	( insn >> 6 ) & 7		2455161	1		&			
ANR	2456817	ShiftExpression	insn >> 6		2455161	0		>>			
ANR	2456818	Identifier	insn		2455161	0					
ANR	2456819	PrimaryExpression	6		2455161	1					
ANR	2456820	PrimaryExpression	7		2455161	1					
ANR	2456821	ExpressionStatement	op = ( insn >> 9 ) & 7	607:8:9889:9909	2455161	28	True				
ANR	2456822	AssignmentExpression	op = ( insn >> 9 ) & 7		2455161	0		=			
ANR	2456823	Identifier	op		2455161	0					
ANR	2456824	BitAndExpression	( insn >> 9 ) & 7		2455161	1		&			
ANR	2456825	ShiftExpression	insn >> 9		2455161	0		>>			
ANR	2456826	Identifier	insn		2455161	0					
ANR	2456827	PrimaryExpression	9		2455161	1					
ANR	2456828	PrimaryExpression	7		2455161	1					
ANR	2456829	ExpressionStatement	"addr = load_reg ( s , rn )"	609:8:9920:9942	2455161	29	True				
ANR	2456830	AssignmentExpression	"addr = load_reg ( s , rn )"		2455161	0		=			
ANR	2456831	Identifier	addr		2455161	0					
ANR	2456832	CallExpression	"load_reg ( s , rn )"		2455161	1					
ANR	2456833	Callee	load_reg		2455161	0					
ANR	2456834	Identifier	load_reg		2455161	0					
ANR	2456835	ArgumentList	s		2455161	1					
ANR	2456836	Argument	s		2455161	0					
ANR	2456837	Identifier	s		2455161	0					
ANR	2456838	Argument	rn		2455161	1					
ANR	2456839	Identifier	rn		2455161	0					
ANR	2456840	ExpressionStatement	"tmp = load_reg ( s , rm )"	611:8:9953:9974	2455161	30	True				
ANR	2456841	AssignmentExpression	"tmp = load_reg ( s , rm )"		2455161	0		=			
ANR	2456842	Identifier	tmp		2455161	0					
ANR	2456843	CallExpression	"load_reg ( s , rm )"		2455161	1					
ANR	2456844	Callee	load_reg		2455161	0					
ANR	2456845	Identifier	load_reg		2455161	0					
ANR	2456846	ArgumentList	s		2455161	1					
ANR	2456847	Argument	s		2455161	0					
ANR	2456848	Identifier	s		2455161	0					
ANR	2456849	Argument	rm		2455161	1					
ANR	2456850	Identifier	rm		2455161	0					
ANR	2456851	ExpressionStatement	"tcg_gen_add_i32 ( addr , addr , tmp )"	613:8:9985:10017	2455161	31	True				
ANR	2456852	CallExpression	"tcg_gen_add_i32 ( addr , addr , tmp )"		2455161	0					
ANR	2456853	Callee	tcg_gen_add_i32		2455161	0					
ANR	2456854	Identifier	tcg_gen_add_i32		2455161	0					
ANR	2456855	ArgumentList	addr		2455161	1					
ANR	2456856	Argument	addr		2455161	0					
ANR	2456857	Identifier	addr		2455161	0					
ANR	2456858	Argument	addr		2455161	1					
ANR	2456859	Identifier	addr		2455161	0					
ANR	2456860	Argument	tmp		2455161	2					
ANR	2456861	Identifier	tmp		2455161	0					
ANR	2456862	ExpressionStatement	tcg_temp_free_i32 ( tmp )	615:8:10028:10050	2455161	32	True				
ANR	2456863	CallExpression	tcg_temp_free_i32 ( tmp )		2455161	0					
ANR	2456864	Callee	tcg_temp_free_i32		2455161	0					
ANR	2456865	Identifier	tcg_temp_free_i32		2455161	0					
ANR	2456866	ArgumentList	tmp		2455161	1					
ANR	2456867	Argument	tmp		2455161	0					
ANR	2456868	Identifier	tmp		2455161	0					
ANR	2456869	IfStatement	if ( op < 3 )		2455161	33					
ANR	2456870	Condition	op < 3	619:12:10067:10072	2455161	0	True				
ANR	2456871	RelationalExpression	op < 3		2455161	0		<			
ANR	2456872	Identifier	op		2455161	0					
ANR	2456873	PrimaryExpression	3		2455161	1					
ANR	2456874	CompoundStatement		617:20:10009:10009	2455161	1					
ANR	2456875	ExpressionStatement	"tmp = load_reg ( s , rd )"	621:12:10102:10123	2455161	0	True				
ANR	2456876	AssignmentExpression	"tmp = load_reg ( s , rd )"		2455161	0		=			
ANR	2456877	Identifier	tmp		2455161	0					
ANR	2456878	CallExpression	"load_reg ( s , rd )"		2455161	1					
ANR	2456879	Callee	load_reg		2455161	0					
ANR	2456880	Identifier	load_reg		2455161	0					
ANR	2456881	ArgumentList	s		2455161	1					
ANR	2456882	Argument	s		2455161	0					
ANR	2456883	Identifier	s		2455161	0					
ANR	2456884	Argument	rd		2455161	1					
ANR	2456885	Identifier	rd		2455161	0					
ANR	2456886	ElseStatement	else		2455161	0					
ANR	2456887	CompoundStatement		621:15:10075:10075	2455161	0					
ANR	2456888	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	625:12:10156:10180	2455161	0	True				
ANR	2456889	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2455161	0		=			
ANR	2456890	Identifier	tmp		2455161	0					
ANR	2456891	CallExpression	tcg_temp_new_i32 ( )		2455161	1					
ANR	2456892	Callee	tcg_temp_new_i32		2455161	0					
ANR	2456893	Identifier	tcg_temp_new_i32		2455161	0					
ANR	2456894	ArgumentList			2455161	1					
ANR	2456895	SwitchStatement	switch ( op )		2455161	34					
ANR	2456896	Condition	op	631:16:10212:10213	2455161	0	True				
ANR	2456897	Identifier	op		2455161	0					
ANR	2456898	CompoundStatement		629:20:10150:10150	2455161	1					
ANR	2456899	Label	case 0 :	633:8:10227:10233	2455161	0	True				
ANR	2456900	ExpressionStatement	"gen_aa32_st32_iss ( s , tmp , addr , get_mem_index ( s ) , rd | ISSIs16Bit )"	635:12:10258:10324	2455161	1	True				
ANR	2456901	CallExpression	"gen_aa32_st32_iss ( s , tmp , addr , get_mem_index ( s ) , rd | ISSIs16Bit )"		2455161	0					
ANR	2456902	Callee	gen_aa32_st32_iss		2455161	0					
ANR	2456903	Identifier	gen_aa32_st32_iss		2455161	0					
ANR	2456904	ArgumentList	s		2455161	1					
ANR	2456905	Argument	s		2455161	0					
ANR	2456906	Identifier	s		2455161	0					
ANR	2456907	Argument	tmp		2455161	1					
ANR	2456908	Identifier	tmp		2455161	0					
ANR	2456909	Argument	addr		2455161	2					
ANR	2456910	Identifier	addr		2455161	0					
ANR	2456911	Argument	get_mem_index ( s )		2455161	3					
ANR	2456912	CallExpression	get_mem_index ( s )		2455161	0					
ANR	2456913	Callee	get_mem_index		2455161	0					
ANR	2456914	Identifier	get_mem_index		2455161	0					
ANR	2456915	ArgumentList	s		2455161	1					
ANR	2456916	Argument	s		2455161	0					
ANR	2456917	Identifier	s		2455161	0					
ANR	2456918	Argument	rd | ISSIs16Bit		2455161	4					
ANR	2456919	InclusiveOrExpression	rd | ISSIs16Bit		2455161	0		|			
ANR	2456920	Identifier	rd		2455161	0					
ANR	2456921	Identifier	ISSIs16Bit		2455161	1					
ANR	2456922	BreakStatement	break ;	637:12:10339:10344	2455161	2	True				
ANR	2456923	Label	case 1 :	639:8:10355:10361	2455161	3	True				
ANR	2456924	ExpressionStatement	"gen_aa32_st16_iss ( s , tmp , addr , get_mem_index ( s ) , rd | ISSIs16Bit )"	641:12:10387:10453	2455161	4	True				
ANR	2456925	CallExpression	"gen_aa32_st16_iss ( s , tmp , addr , get_mem_index ( s ) , rd | ISSIs16Bit )"		2455161	0					
ANR	2456926	Callee	gen_aa32_st16_iss		2455161	0					
ANR	2456927	Identifier	gen_aa32_st16_iss		2455161	0					
ANR	2456928	ArgumentList	s		2455161	1					
ANR	2456929	Argument	s		2455161	0					
ANR	2456930	Identifier	s		2455161	0					
ANR	2456931	Argument	tmp		2455161	1					
ANR	2456932	Identifier	tmp		2455161	0					
ANR	2456933	Argument	addr		2455161	2					
ANR	2456934	Identifier	addr		2455161	0					
ANR	2456935	Argument	get_mem_index ( s )		2455161	3					
ANR	2456936	CallExpression	get_mem_index ( s )		2455161	0					
ANR	2456937	Callee	get_mem_index		2455161	0					
ANR	2456938	Identifier	get_mem_index		2455161	0					
ANR	2456939	ArgumentList	s		2455161	1					
ANR	2456940	Argument	s		2455161	0					
ANR	2456941	Identifier	s		2455161	0					
ANR	2456942	Argument	rd | ISSIs16Bit		2455161	4					
ANR	2456943	InclusiveOrExpression	rd | ISSIs16Bit		2455161	0		|			
ANR	2456944	Identifier	rd		2455161	0					
ANR	2456945	Identifier	ISSIs16Bit		2455161	1					
ANR	2456946	BreakStatement	break ;	643:12:10468:10473	2455161	5	True				
ANR	2456947	Label	case 2 :	645:8:10484:10490	2455161	6	True				
ANR	2456948	ExpressionStatement	"gen_aa32_st8_iss ( s , tmp , addr , get_mem_index ( s ) , rd | ISSIs16Bit )"	647:12:10516:10581	2455161	7	True				
ANR	2456949	CallExpression	"gen_aa32_st8_iss ( s , tmp , addr , get_mem_index ( s ) , rd | ISSIs16Bit )"		2455161	0					
ANR	2456950	Callee	gen_aa32_st8_iss		2455161	0					
ANR	2456951	Identifier	gen_aa32_st8_iss		2455161	0					
ANR	2456952	ArgumentList	s		2455161	1					
ANR	2456953	Argument	s		2455161	0					
ANR	2456954	Identifier	s		2455161	0					
ANR	2456955	Argument	tmp		2455161	1					
ANR	2456956	Identifier	tmp		2455161	0					
ANR	2456957	Argument	addr		2455161	2					
ANR	2456958	Identifier	addr		2455161	0					
ANR	2456959	Argument	get_mem_index ( s )		2455161	3					
ANR	2456960	CallExpression	get_mem_index ( s )		2455161	0					
ANR	2456961	Callee	get_mem_index		2455161	0					
ANR	2456962	Identifier	get_mem_index		2455161	0					
ANR	2456963	ArgumentList	s		2455161	1					
ANR	2456964	Argument	s		2455161	0					
ANR	2456965	Identifier	s		2455161	0					
ANR	2456966	Argument	rd | ISSIs16Bit		2455161	4					
ANR	2456967	InclusiveOrExpression	rd | ISSIs16Bit		2455161	0		|			
ANR	2456968	Identifier	rd		2455161	0					
ANR	2456969	Identifier	ISSIs16Bit		2455161	1					
ANR	2456970	BreakStatement	break ;	649:12:10596:10601	2455161	8	True				
ANR	2456971	Label	case 3 :	651:8:10612:10618	2455161	9	True				
ANR	2456972	ExpressionStatement	"gen_aa32_ld8s_iss ( s , tmp , addr , get_mem_index ( s ) , rd | ISSIs16Bit )"	653:12:10645:10711	2455161	10	True				
ANR	2456973	CallExpression	"gen_aa32_ld8s_iss ( s , tmp , addr , get_mem_index ( s ) , rd | ISSIs16Bit )"		2455161	0					
ANR	2456974	Callee	gen_aa32_ld8s_iss		2455161	0					
ANR	2456975	Identifier	gen_aa32_ld8s_iss		2455161	0					
ANR	2456976	ArgumentList	s		2455161	1					
ANR	2456977	Argument	s		2455161	0					
ANR	2456978	Identifier	s		2455161	0					
ANR	2456979	Argument	tmp		2455161	1					
ANR	2456980	Identifier	tmp		2455161	0					
ANR	2456981	Argument	addr		2455161	2					
ANR	2456982	Identifier	addr		2455161	0					
ANR	2456983	Argument	get_mem_index ( s )		2455161	3					
ANR	2456984	CallExpression	get_mem_index ( s )		2455161	0					
ANR	2456985	Callee	get_mem_index		2455161	0					
ANR	2456986	Identifier	get_mem_index		2455161	0					
ANR	2456987	ArgumentList	s		2455161	1					
ANR	2456988	Argument	s		2455161	0					
ANR	2456989	Identifier	s		2455161	0					
ANR	2456990	Argument	rd | ISSIs16Bit		2455161	4					
ANR	2456991	InclusiveOrExpression	rd | ISSIs16Bit		2455161	0		|			
ANR	2456992	Identifier	rd		2455161	0					
ANR	2456993	Identifier	ISSIs16Bit		2455161	1					
ANR	2456994	BreakStatement	break ;	655:12:10726:10731	2455161	11	True				
ANR	2456995	Label	case 4 :	657:8:10742:10748	2455161	12	True				
ANR	2456996	ExpressionStatement	"gen_aa32_ld32u_iss ( s , tmp , addr , get_mem_index ( s ) , rd | ISSIs16Bit )"	659:12:10773:10840	2455161	13	True				
ANR	2456997	CallExpression	"gen_aa32_ld32u_iss ( s , tmp , addr , get_mem_index ( s ) , rd | ISSIs16Bit )"		2455161	0					
ANR	2456998	Callee	gen_aa32_ld32u_iss		2455161	0					
ANR	2456999	Identifier	gen_aa32_ld32u_iss		2455161	0					
ANR	2457000	ArgumentList	s		2455161	1					
ANR	2457001	Argument	s		2455161	0					
ANR	2457002	Identifier	s		2455161	0					
ANR	2457003	Argument	tmp		2455161	1					
ANR	2457004	Identifier	tmp		2455161	0					
ANR	2457005	Argument	addr		2455161	2					
ANR	2457006	Identifier	addr		2455161	0					
ANR	2457007	Argument	get_mem_index ( s )		2455161	3					
ANR	2457008	CallExpression	get_mem_index ( s )		2455161	0					
ANR	2457009	Callee	get_mem_index		2455161	0					
ANR	2457010	Identifier	get_mem_index		2455161	0					
ANR	2457011	ArgumentList	s		2455161	1					
ANR	2457012	Argument	s		2455161	0					
ANR	2457013	Identifier	s		2455161	0					
ANR	2457014	Argument	rd | ISSIs16Bit		2455161	4					
ANR	2457015	InclusiveOrExpression	rd | ISSIs16Bit		2455161	0		|			
ANR	2457016	Identifier	rd		2455161	0					
ANR	2457017	Identifier	ISSIs16Bit		2455161	1					
ANR	2457018	BreakStatement	break ;	661:12:10855:10860	2455161	14	True				
ANR	2457019	Label	case 5 :	663:8:10871:10877	2455161	15	True				
ANR	2457020	ExpressionStatement	"gen_aa32_ld16u_iss ( s , tmp , addr , get_mem_index ( s ) , rd | ISSIs16Bit )"	665:12:10903:10970	2455161	16	True				
ANR	2457021	CallExpression	"gen_aa32_ld16u_iss ( s , tmp , addr , get_mem_index ( s ) , rd | ISSIs16Bit )"		2455161	0					
ANR	2457022	Callee	gen_aa32_ld16u_iss		2455161	0					
ANR	2457023	Identifier	gen_aa32_ld16u_iss		2455161	0					
ANR	2457024	ArgumentList	s		2455161	1					
ANR	2457025	Argument	s		2455161	0					
ANR	2457026	Identifier	s		2455161	0					
ANR	2457027	Argument	tmp		2455161	1					
ANR	2457028	Identifier	tmp		2455161	0					
ANR	2457029	Argument	addr		2455161	2					
ANR	2457030	Identifier	addr		2455161	0					
ANR	2457031	Argument	get_mem_index ( s )		2455161	3					
ANR	2457032	CallExpression	get_mem_index ( s )		2455161	0					
ANR	2457033	Callee	get_mem_index		2455161	0					
ANR	2457034	Identifier	get_mem_index		2455161	0					
ANR	2457035	ArgumentList	s		2455161	1					
ANR	2457036	Argument	s		2455161	0					
ANR	2457037	Identifier	s		2455161	0					
ANR	2457038	Argument	rd | ISSIs16Bit		2455161	4					
ANR	2457039	InclusiveOrExpression	rd | ISSIs16Bit		2455161	0		|			
ANR	2457040	Identifier	rd		2455161	0					
ANR	2457041	Identifier	ISSIs16Bit		2455161	1					
ANR	2457042	BreakStatement	break ;	667:12:10985:10990	2455161	17	True				
ANR	2457043	Label	case 6 :	669:8:11001:11007	2455161	18	True				
ANR	2457044	ExpressionStatement	"gen_aa32_ld8u_iss ( s , tmp , addr , get_mem_index ( s ) , rd | ISSIs16Bit )"	671:12:11033:11099	2455161	19	True				
ANR	2457045	CallExpression	"gen_aa32_ld8u_iss ( s , tmp , addr , get_mem_index ( s ) , rd | ISSIs16Bit )"		2455161	0					
ANR	2457046	Callee	gen_aa32_ld8u_iss		2455161	0					
ANR	2457047	Identifier	gen_aa32_ld8u_iss		2455161	0					
ANR	2457048	ArgumentList	s		2455161	1					
ANR	2457049	Argument	s		2455161	0					
ANR	2457050	Identifier	s		2455161	0					
ANR	2457051	Argument	tmp		2455161	1					
ANR	2457052	Identifier	tmp		2455161	0					
ANR	2457053	Argument	addr		2455161	2					
ANR	2457054	Identifier	addr		2455161	0					
ANR	2457055	Argument	get_mem_index ( s )		2455161	3					
ANR	2457056	CallExpression	get_mem_index ( s )		2455161	0					
ANR	2457057	Callee	get_mem_index		2455161	0					
ANR	2457058	Identifier	get_mem_index		2455161	0					
ANR	2457059	ArgumentList	s		2455161	1					
ANR	2457060	Argument	s		2455161	0					
ANR	2457061	Identifier	s		2455161	0					
ANR	2457062	Argument	rd | ISSIs16Bit		2455161	4					
ANR	2457063	InclusiveOrExpression	rd | ISSIs16Bit		2455161	0		|			
ANR	2457064	Identifier	rd		2455161	0					
ANR	2457065	Identifier	ISSIs16Bit		2455161	1					
ANR	2457066	BreakStatement	break ;	673:12:11114:11119	2455161	20	True				
ANR	2457067	Label	case 7 :	675:8:11130:11136	2455161	21	True				
ANR	2457068	ExpressionStatement	"gen_aa32_ld16s_iss ( s , tmp , addr , get_mem_index ( s ) , rd | ISSIs16Bit )"	677:12:11163:11230	2455161	22	True				
ANR	2457069	CallExpression	"gen_aa32_ld16s_iss ( s , tmp , addr , get_mem_index ( s ) , rd | ISSIs16Bit )"		2455161	0					
ANR	2457070	Callee	gen_aa32_ld16s_iss		2455161	0					
ANR	2457071	Identifier	gen_aa32_ld16s_iss		2455161	0					
ANR	2457072	ArgumentList	s		2455161	1					
ANR	2457073	Argument	s		2455161	0					
ANR	2457074	Identifier	s		2455161	0					
ANR	2457075	Argument	tmp		2455161	1					
ANR	2457076	Identifier	tmp		2455161	0					
ANR	2457077	Argument	addr		2455161	2					
ANR	2457078	Identifier	addr		2455161	0					
ANR	2457079	Argument	get_mem_index ( s )		2455161	3					
ANR	2457080	CallExpression	get_mem_index ( s )		2455161	0					
ANR	2457081	Callee	get_mem_index		2455161	0					
ANR	2457082	Identifier	get_mem_index		2455161	0					
ANR	2457083	ArgumentList	s		2455161	1					
ANR	2457084	Argument	s		2455161	0					
ANR	2457085	Identifier	s		2455161	0					
ANR	2457086	Argument	rd | ISSIs16Bit		2455161	4					
ANR	2457087	InclusiveOrExpression	rd | ISSIs16Bit		2455161	0		|			
ANR	2457088	Identifier	rd		2455161	0					
ANR	2457089	Identifier	ISSIs16Bit		2455161	1					
ANR	2457090	BreakStatement	break ;	679:12:11245:11250	2455161	23	True				
ANR	2457091	IfStatement	if ( op >= 3 )		2455161	35					
ANR	2457092	Condition	op >= 3	683:12:11276:11282	2455161	0	True				
ANR	2457093	RelationalExpression	op >= 3		2455161	0		>=			
ANR	2457094	Identifier	op		2455161	0					
ANR	2457095	PrimaryExpression	3		2455161	1					
ANR	2457096	CompoundStatement		681:21:11219:11219	2455161	1					
ANR	2457097	ExpressionStatement	"store_reg ( s , rd , tmp )"	685:12:11311:11332	2455161	0	True				
ANR	2457098	CallExpression	"store_reg ( s , rd , tmp )"		2455161	0					
ANR	2457099	Callee	store_reg		2455161	0					
ANR	2457100	Identifier	store_reg		2455161	0					
ANR	2457101	ArgumentList	s		2455161	1					
ANR	2457102	Argument	s		2455161	0					
ANR	2457103	Identifier	s		2455161	0					
ANR	2457104	Argument	rd		2455161	1					
ANR	2457105	Identifier	rd		2455161	0					
ANR	2457106	Argument	tmp		2455161	2					
ANR	2457107	Identifier	tmp		2455161	0					
ANR	2457108	ElseStatement	else		2455161	0					
ANR	2457109	CompoundStatement		685:15:11284:11284	2455161	0					
ANR	2457110	ExpressionStatement	tcg_temp_free_i32 ( tmp )	689:12:11365:11387	2455161	0	True				
ANR	2457111	CallExpression	tcg_temp_free_i32 ( tmp )		2455161	0					
ANR	2457112	Callee	tcg_temp_free_i32		2455161	0					
ANR	2457113	Identifier	tcg_temp_free_i32		2455161	0					
ANR	2457114	ArgumentList	tmp		2455161	1					
ANR	2457115	Argument	tmp		2455161	0					
ANR	2457116	Identifier	tmp		2455161	0					
ANR	2457117	ExpressionStatement	tcg_temp_free_i32 ( addr )	693:8:11409:11432	2455161	36	True				
ANR	2457118	CallExpression	tcg_temp_free_i32 ( addr )		2455161	0					
ANR	2457119	Callee	tcg_temp_free_i32		2455161	0					
ANR	2457120	Identifier	tcg_temp_free_i32		2455161	0					
ANR	2457121	ArgumentList	addr		2455161	1					
ANR	2457122	Argument	addr		2455161	0					
ANR	2457123	Identifier	addr		2455161	0					
ANR	2457124	BreakStatement	break ;	695:8:11443:11448	2455161	37	True				
ANR	2457125	Label	case 6 :	699:4:11457:11463	2455161	38	True				
ANR	2457126	ExpressionStatement	rd = insn & 7	703:8:11522:11535	2455161	39	True				
ANR	2457127	AssignmentExpression	rd = insn & 7		2455161	0		=			
ANR	2457128	Identifier	rd		2455161	0					
ANR	2457129	BitAndExpression	insn & 7		2455161	1		&			
ANR	2457130	Identifier	insn		2455161	0					
ANR	2457131	PrimaryExpression	7		2455161	1					
ANR	2457132	ExpressionStatement	rn = ( insn >> 3 ) & 7	705:8:11546:11566	2455161	40	True				
ANR	2457133	AssignmentExpression	rn = ( insn >> 3 ) & 7		2455161	0		=			
ANR	2457134	Identifier	rn		2455161	0					
ANR	2457135	BitAndExpression	( insn >> 3 ) & 7		2455161	1		&			
ANR	2457136	ShiftExpression	insn >> 3		2455161	0		>>			
ANR	2457137	Identifier	insn		2455161	0					
ANR	2457138	PrimaryExpression	3		2455161	1					
ANR	2457139	PrimaryExpression	7		2455161	1					
ANR	2457140	ExpressionStatement	"addr = load_reg ( s , rn )"	707:8:11577:11599	2455161	41	True				
ANR	2457141	AssignmentExpression	"addr = load_reg ( s , rn )"		2455161	0		=			
ANR	2457142	Identifier	addr		2455161	0					
ANR	2457143	CallExpression	"load_reg ( s , rn )"		2455161	1					
ANR	2457144	Callee	load_reg		2455161	0					
ANR	2457145	Identifier	load_reg		2455161	0					
ANR	2457146	ArgumentList	s		2455161	1					
ANR	2457147	Argument	s		2455161	0					
ANR	2457148	Identifier	s		2455161	0					
ANR	2457149	Argument	rn		2455161	1					
ANR	2457150	Identifier	rn		2455161	0					
ANR	2457151	ExpressionStatement	val = ( insn >> 4 ) & 0x7c	709:8:11610:11634	2455161	42	True				
ANR	2457152	AssignmentExpression	val = ( insn >> 4 ) & 0x7c		2455161	0		=			
ANR	2457153	Identifier	val		2455161	0					
ANR	2457154	BitAndExpression	( insn >> 4 ) & 0x7c		2455161	1		&			
ANR	2457155	ShiftExpression	insn >> 4		2455161	0		>>			
ANR	2457156	Identifier	insn		2455161	0					
ANR	2457157	PrimaryExpression	4		2455161	1					
ANR	2457158	PrimaryExpression	0x7c		2455161	1					
ANR	2457159	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , val )"	711:8:11645:11678	2455161	43	True				
ANR	2457160	CallExpression	"tcg_gen_addi_i32 ( addr , addr , val )"		2455161	0					
ANR	2457161	Callee	tcg_gen_addi_i32		2455161	0					
ANR	2457162	Identifier	tcg_gen_addi_i32		2455161	0					
ANR	2457163	ArgumentList	addr		2455161	1					
ANR	2457164	Argument	addr		2455161	0					
ANR	2457165	Identifier	addr		2455161	0					
ANR	2457166	Argument	addr		2455161	1					
ANR	2457167	Identifier	addr		2455161	0					
ANR	2457168	Argument	val		2455161	2					
ANR	2457169	Identifier	val		2455161	0					
ANR	2457170	IfStatement	if ( insn & ( 1 << 11 ) )		2455161	44					
ANR	2457171	Condition	insn & ( 1 << 11 )	715:12:11695:11710	2455161	0	True				
ANR	2457172	BitAndExpression	insn & ( 1 << 11 )		2455161	0		&			
ANR	2457173	Identifier	insn		2455161	0					
ANR	2457174	ShiftExpression	1 << 11		2455161	1		<<			
ANR	2457175	PrimaryExpression	1		2455161	0					
ANR	2457176	PrimaryExpression	11		2455161	1					
ANR	2457177	CompoundStatement		713:30:11647:11647	2455161	1					
ANR	2457178	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	719:12:11752:11776	2455161	0	True				
ANR	2457179	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2455161	0		=			
ANR	2457180	Identifier	tmp		2455161	0					
ANR	2457181	CallExpression	tcg_temp_new_i32 ( )		2455161	1					
ANR	2457182	Callee	tcg_temp_new_i32		2455161	0					
ANR	2457183	Identifier	tcg_temp_new_i32		2455161	0					
ANR	2457184	ArgumentList			2455161	1					
ANR	2457185	ExpressionStatement	"gen_aa32_ld32u ( s , tmp , addr , get_mem_index ( s ) )"	721:12:11791:11837	2455161	1	True				
ANR	2457186	CallExpression	"gen_aa32_ld32u ( s , tmp , addr , get_mem_index ( s ) )"		2455161	0					
ANR	2457187	Callee	gen_aa32_ld32u		2455161	0					
ANR	2457188	Identifier	gen_aa32_ld32u		2455161	0					
ANR	2457189	ArgumentList	s		2455161	1					
ANR	2457190	Argument	s		2455161	0					
ANR	2457191	Identifier	s		2455161	0					
ANR	2457192	Argument	tmp		2455161	1					
ANR	2457193	Identifier	tmp		2455161	0					
ANR	2457194	Argument	addr		2455161	2					
ANR	2457195	Identifier	addr		2455161	0					
ANR	2457196	Argument	get_mem_index ( s )		2455161	3					
ANR	2457197	CallExpression	get_mem_index ( s )		2455161	0					
ANR	2457198	Callee	get_mem_index		2455161	0					
ANR	2457199	Identifier	get_mem_index		2455161	0					
ANR	2457200	ArgumentList	s		2455161	1					
ANR	2457201	Argument	s		2455161	0					
ANR	2457202	Identifier	s		2455161	0					
ANR	2457203	ExpressionStatement	"store_reg ( s , rd , tmp )"	723:12:11852:11873	2455161	2	True				
ANR	2457204	CallExpression	"store_reg ( s , rd , tmp )"		2455161	0					
ANR	2457205	Callee	store_reg		2455161	0					
ANR	2457206	Identifier	store_reg		2455161	0					
ANR	2457207	ArgumentList	s		2455161	1					
ANR	2457208	Argument	s		2455161	0					
ANR	2457209	Identifier	s		2455161	0					
ANR	2457210	Argument	rd		2455161	1					
ANR	2457211	Identifier	rd		2455161	0					
ANR	2457212	Argument	tmp		2455161	2					
ANR	2457213	Identifier	tmp		2455161	0					
ANR	2457214	ElseStatement	else		2455161	0					
ANR	2457215	CompoundStatement		723:15:11825:11825	2455161	0					
ANR	2457216	ExpressionStatement	"tmp = load_reg ( s , rd )"	729:12:11931:11952	2455161	0	True				
ANR	2457217	AssignmentExpression	"tmp = load_reg ( s , rd )"		2455161	0		=			
ANR	2457218	Identifier	tmp		2455161	0					
ANR	2457219	CallExpression	"load_reg ( s , rd )"		2455161	1					
ANR	2457220	Callee	load_reg		2455161	0					
ANR	2457221	Identifier	load_reg		2455161	0					
ANR	2457222	ArgumentList	s		2455161	1					
ANR	2457223	Argument	s		2455161	0					
ANR	2457224	Identifier	s		2455161	0					
ANR	2457225	Argument	rd		2455161	1					
ANR	2457226	Identifier	rd		2455161	0					
ANR	2457227	ExpressionStatement	"gen_aa32_st32 ( s , tmp , addr , get_mem_index ( s ) )"	731:12:11967:12012	2455161	1	True				
ANR	2457228	CallExpression	"gen_aa32_st32 ( s , tmp , addr , get_mem_index ( s ) )"		2455161	0					
ANR	2457229	Callee	gen_aa32_st32		2455161	0					
ANR	2457230	Identifier	gen_aa32_st32		2455161	0					
ANR	2457231	ArgumentList	s		2455161	1					
ANR	2457232	Argument	s		2455161	0					
ANR	2457233	Identifier	s		2455161	0					
ANR	2457234	Argument	tmp		2455161	1					
ANR	2457235	Identifier	tmp		2455161	0					
ANR	2457236	Argument	addr		2455161	2					
ANR	2457237	Identifier	addr		2455161	0					
ANR	2457238	Argument	get_mem_index ( s )		2455161	3					
ANR	2457239	CallExpression	get_mem_index ( s )		2455161	0					
ANR	2457240	Callee	get_mem_index		2455161	0					
ANR	2457241	Identifier	get_mem_index		2455161	0					
ANR	2457242	ArgumentList	s		2455161	1					
ANR	2457243	Argument	s		2455161	0					
ANR	2457244	Identifier	s		2455161	0					
ANR	2457245	ExpressionStatement	tcg_temp_free_i32 ( tmp )	733:12:12027:12049	2455161	2	True				
ANR	2457246	CallExpression	tcg_temp_free_i32 ( tmp )		2455161	0					
ANR	2457247	Callee	tcg_temp_free_i32		2455161	0					
ANR	2457248	Identifier	tcg_temp_free_i32		2455161	0					
ANR	2457249	ArgumentList	tmp		2455161	1					
ANR	2457250	Argument	tmp		2455161	0					
ANR	2457251	Identifier	tmp		2455161	0					
ANR	2457252	ExpressionStatement	tcg_temp_free_i32 ( addr )	737:8:12071:12094	2455161	45	True				
ANR	2457253	CallExpression	tcg_temp_free_i32 ( addr )		2455161	0					
ANR	2457254	Callee	tcg_temp_free_i32		2455161	0					
ANR	2457255	Identifier	tcg_temp_free_i32		2455161	0					
ANR	2457256	ArgumentList	addr		2455161	1					
ANR	2457257	Argument	addr		2455161	0					
ANR	2457258	Identifier	addr		2455161	0					
ANR	2457259	BreakStatement	break ;	739:8:12105:12110	2455161	46	True				
ANR	2457260	Label	case 7 :	743:4:12119:12125	2455161	47	True				
ANR	2457261	ExpressionStatement	rd = insn & 7	747:8:12184:12197	2455161	48	True				
ANR	2457262	AssignmentExpression	rd = insn & 7		2455161	0		=			
ANR	2457263	Identifier	rd		2455161	0					
ANR	2457264	BitAndExpression	insn & 7		2455161	1		&			
ANR	2457265	Identifier	insn		2455161	0					
ANR	2457266	PrimaryExpression	7		2455161	1					
ANR	2457267	ExpressionStatement	rn = ( insn >> 3 ) & 7	749:8:12208:12228	2455161	49	True				
ANR	2457268	AssignmentExpression	rn = ( insn >> 3 ) & 7		2455161	0		=			
ANR	2457269	Identifier	rn		2455161	0					
ANR	2457270	BitAndExpression	( insn >> 3 ) & 7		2455161	1		&			
ANR	2457271	ShiftExpression	insn >> 3		2455161	0		>>			
ANR	2457272	Identifier	insn		2455161	0					
ANR	2457273	PrimaryExpression	3		2455161	1					
ANR	2457274	PrimaryExpression	7		2455161	1					
ANR	2457275	ExpressionStatement	"addr = load_reg ( s , rn )"	751:8:12239:12261	2455161	50	True				
ANR	2457276	AssignmentExpression	"addr = load_reg ( s , rn )"		2455161	0		=			
ANR	2457277	Identifier	addr		2455161	0					
ANR	2457278	CallExpression	"load_reg ( s , rn )"		2455161	1					
ANR	2457279	Callee	load_reg		2455161	0					
ANR	2457280	Identifier	load_reg		2455161	0					
ANR	2457281	ArgumentList	s		2455161	1					
ANR	2457282	Argument	s		2455161	0					
ANR	2457283	Identifier	s		2455161	0					
ANR	2457284	Argument	rn		2455161	1					
ANR	2457285	Identifier	rn		2455161	0					
ANR	2457286	ExpressionStatement	val = ( insn >> 6 ) & 0x1f	753:8:12272:12296	2455161	51	True				
ANR	2457287	AssignmentExpression	val = ( insn >> 6 ) & 0x1f		2455161	0		=			
ANR	2457288	Identifier	val		2455161	0					
ANR	2457289	BitAndExpression	( insn >> 6 ) & 0x1f		2455161	1		&			
ANR	2457290	ShiftExpression	insn >> 6		2455161	0		>>			
ANR	2457291	Identifier	insn		2455161	0					
ANR	2457292	PrimaryExpression	6		2455161	1					
ANR	2457293	PrimaryExpression	0x1f		2455161	1					
ANR	2457294	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , val )"	755:8:12307:12340	2455161	52	True				
ANR	2457295	CallExpression	"tcg_gen_addi_i32 ( addr , addr , val )"		2455161	0					
ANR	2457296	Callee	tcg_gen_addi_i32		2455161	0					
ANR	2457297	Identifier	tcg_gen_addi_i32		2455161	0					
ANR	2457298	ArgumentList	addr		2455161	1					
ANR	2457299	Argument	addr		2455161	0					
ANR	2457300	Identifier	addr		2455161	0					
ANR	2457301	Argument	addr		2455161	1					
ANR	2457302	Identifier	addr		2455161	0					
ANR	2457303	Argument	val		2455161	2					
ANR	2457304	Identifier	val		2455161	0					
ANR	2457305	IfStatement	if ( insn & ( 1 << 11 ) )		2455161	53					
ANR	2457306	Condition	insn & ( 1 << 11 )	759:12:12357:12372	2455161	0	True				
ANR	2457307	BitAndExpression	insn & ( 1 << 11 )		2455161	0		&			
ANR	2457308	Identifier	insn		2455161	0					
ANR	2457309	ShiftExpression	1 << 11		2455161	1		<<			
ANR	2457310	PrimaryExpression	1		2455161	0					
ANR	2457311	PrimaryExpression	11		2455161	1					
ANR	2457312	CompoundStatement		757:30:12309:12309	2455161	1					
ANR	2457313	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	763:12:12414:12438	2455161	0	True				
ANR	2457314	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2455161	0		=			
ANR	2457315	Identifier	tmp		2455161	0					
ANR	2457316	CallExpression	tcg_temp_new_i32 ( )		2455161	1					
ANR	2457317	Callee	tcg_temp_new_i32		2455161	0					
ANR	2457318	Identifier	tcg_temp_new_i32		2455161	0					
ANR	2457319	ArgumentList			2455161	1					
ANR	2457320	ExpressionStatement	"gen_aa32_ld8u_iss ( s , tmp , addr , get_mem_index ( s ) , rd | ISSIs16Bit )"	765:12:12453:12519	2455161	1	True				
ANR	2457321	CallExpression	"gen_aa32_ld8u_iss ( s , tmp , addr , get_mem_index ( s ) , rd | ISSIs16Bit )"		2455161	0					
ANR	2457322	Callee	gen_aa32_ld8u_iss		2455161	0					
ANR	2457323	Identifier	gen_aa32_ld8u_iss		2455161	0					
ANR	2457324	ArgumentList	s		2455161	1					
ANR	2457325	Argument	s		2455161	0					
ANR	2457326	Identifier	s		2455161	0					
ANR	2457327	Argument	tmp		2455161	1					
ANR	2457328	Identifier	tmp		2455161	0					
ANR	2457329	Argument	addr		2455161	2					
ANR	2457330	Identifier	addr		2455161	0					
ANR	2457331	Argument	get_mem_index ( s )		2455161	3					
ANR	2457332	CallExpression	get_mem_index ( s )		2455161	0					
ANR	2457333	Callee	get_mem_index		2455161	0					
ANR	2457334	Identifier	get_mem_index		2455161	0					
ANR	2457335	ArgumentList	s		2455161	1					
ANR	2457336	Argument	s		2455161	0					
ANR	2457337	Identifier	s		2455161	0					
ANR	2457338	Argument	rd | ISSIs16Bit		2455161	4					
ANR	2457339	InclusiveOrExpression	rd | ISSIs16Bit		2455161	0		|			
ANR	2457340	Identifier	rd		2455161	0					
ANR	2457341	Identifier	ISSIs16Bit		2455161	1					
ANR	2457342	ExpressionStatement	"store_reg ( s , rd , tmp )"	767:12:12534:12555	2455161	2	True				
ANR	2457343	CallExpression	"store_reg ( s , rd , tmp )"		2455161	0					
ANR	2457344	Callee	store_reg		2455161	0					
ANR	2457345	Identifier	store_reg		2455161	0					
ANR	2457346	ArgumentList	s		2455161	1					
ANR	2457347	Argument	s		2455161	0					
ANR	2457348	Identifier	s		2455161	0					
ANR	2457349	Argument	rd		2455161	1					
ANR	2457350	Identifier	rd		2455161	0					
ANR	2457351	Argument	tmp		2455161	2					
ANR	2457352	Identifier	tmp		2455161	0					
ANR	2457353	ElseStatement	else		2455161	0					
ANR	2457354	CompoundStatement		767:15:12507:12507	2455161	0					
ANR	2457355	ExpressionStatement	"tmp = load_reg ( s , rd )"	773:12:12613:12634	2455161	0	True				
ANR	2457356	AssignmentExpression	"tmp = load_reg ( s , rd )"		2455161	0		=			
ANR	2457357	Identifier	tmp		2455161	0					
ANR	2457358	CallExpression	"load_reg ( s , rd )"		2455161	1					
ANR	2457359	Callee	load_reg		2455161	0					
ANR	2457360	Identifier	load_reg		2455161	0					
ANR	2457361	ArgumentList	s		2455161	1					
ANR	2457362	Argument	s		2455161	0					
ANR	2457363	Identifier	s		2455161	0					
ANR	2457364	Argument	rd		2455161	1					
ANR	2457365	Identifier	rd		2455161	0					
ANR	2457366	ExpressionStatement	"gen_aa32_st8_iss ( s , tmp , addr , get_mem_index ( s ) , rd | ISSIs16Bit )"	775:12:12649:12714	2455161	1	True				
ANR	2457367	CallExpression	"gen_aa32_st8_iss ( s , tmp , addr , get_mem_index ( s ) , rd | ISSIs16Bit )"		2455161	0					
ANR	2457368	Callee	gen_aa32_st8_iss		2455161	0					
ANR	2457369	Identifier	gen_aa32_st8_iss		2455161	0					
ANR	2457370	ArgumentList	s		2455161	1					
ANR	2457371	Argument	s		2455161	0					
ANR	2457372	Identifier	s		2455161	0					
ANR	2457373	Argument	tmp		2455161	1					
ANR	2457374	Identifier	tmp		2455161	0					
ANR	2457375	Argument	addr		2455161	2					
ANR	2457376	Identifier	addr		2455161	0					
ANR	2457377	Argument	get_mem_index ( s )		2455161	3					
ANR	2457378	CallExpression	get_mem_index ( s )		2455161	0					
ANR	2457379	Callee	get_mem_index		2455161	0					
ANR	2457380	Identifier	get_mem_index		2455161	0					
ANR	2457381	ArgumentList	s		2455161	1					
ANR	2457382	Argument	s		2455161	0					
ANR	2457383	Identifier	s		2455161	0					
ANR	2457384	Argument	rd | ISSIs16Bit		2455161	4					
ANR	2457385	InclusiveOrExpression	rd | ISSIs16Bit		2455161	0		|			
ANR	2457386	Identifier	rd		2455161	0					
ANR	2457387	Identifier	ISSIs16Bit		2455161	1					
ANR	2457388	ExpressionStatement	tcg_temp_free_i32 ( tmp )	777:12:12729:12751	2455161	2	True				
ANR	2457389	CallExpression	tcg_temp_free_i32 ( tmp )		2455161	0					
ANR	2457390	Callee	tcg_temp_free_i32		2455161	0					
ANR	2457391	Identifier	tcg_temp_free_i32		2455161	0					
ANR	2457392	ArgumentList	tmp		2455161	1					
ANR	2457393	Argument	tmp		2455161	0					
ANR	2457394	Identifier	tmp		2455161	0					
ANR	2457395	ExpressionStatement	tcg_temp_free_i32 ( addr )	781:8:12773:12796	2455161	54	True				
ANR	2457396	CallExpression	tcg_temp_free_i32 ( addr )		2455161	0					
ANR	2457397	Callee	tcg_temp_free_i32		2455161	0					
ANR	2457398	Identifier	tcg_temp_free_i32		2455161	0					
ANR	2457399	ArgumentList	addr		2455161	1					
ANR	2457400	Argument	addr		2455161	0					
ANR	2457401	Identifier	addr		2455161	0					
ANR	2457402	BreakStatement	break ;	783:8:12807:12812	2455161	55	True				
ANR	2457403	Label	case 8 :	787:4:12821:12827	2455161	56	True				
ANR	2457404	ExpressionStatement	rd = insn & 7	791:8:12890:12903	2455161	57	True				
ANR	2457405	AssignmentExpression	rd = insn & 7		2455161	0		=			
ANR	2457406	Identifier	rd		2455161	0					
ANR	2457407	BitAndExpression	insn & 7		2455161	1		&			
ANR	2457408	Identifier	insn		2455161	0					
ANR	2457409	PrimaryExpression	7		2455161	1					
ANR	2457410	ExpressionStatement	rn = ( insn >> 3 ) & 7	793:8:12914:12934	2455161	58	True				
ANR	2457411	AssignmentExpression	rn = ( insn >> 3 ) & 7		2455161	0		=			
ANR	2457412	Identifier	rn		2455161	0					
ANR	2457413	BitAndExpression	( insn >> 3 ) & 7		2455161	1		&			
ANR	2457414	ShiftExpression	insn >> 3		2455161	0		>>			
ANR	2457415	Identifier	insn		2455161	0					
ANR	2457416	PrimaryExpression	3		2455161	1					
ANR	2457417	PrimaryExpression	7		2455161	1					
ANR	2457418	ExpressionStatement	"addr = load_reg ( s , rn )"	795:8:12945:12967	2455161	59	True				
ANR	2457419	AssignmentExpression	"addr = load_reg ( s , rn )"		2455161	0		=			
ANR	2457420	Identifier	addr		2455161	0					
ANR	2457421	CallExpression	"load_reg ( s , rn )"		2455161	1					
ANR	2457422	Callee	load_reg		2455161	0					
ANR	2457423	Identifier	load_reg		2455161	0					
ANR	2457424	ArgumentList	s		2455161	1					
ANR	2457425	Argument	s		2455161	0					
ANR	2457426	Identifier	s		2455161	0					
ANR	2457427	Argument	rn		2455161	1					
ANR	2457428	Identifier	rn		2455161	0					
ANR	2457429	ExpressionStatement	val = ( insn >> 5 ) & 0x3e	797:8:12978:13002	2455161	60	True				
ANR	2457430	AssignmentExpression	val = ( insn >> 5 ) & 0x3e		2455161	0		=			
ANR	2457431	Identifier	val		2455161	0					
ANR	2457432	BitAndExpression	( insn >> 5 ) & 0x3e		2455161	1		&			
ANR	2457433	ShiftExpression	insn >> 5		2455161	0		>>			
ANR	2457434	Identifier	insn		2455161	0					
ANR	2457435	PrimaryExpression	5		2455161	1					
ANR	2457436	PrimaryExpression	0x3e		2455161	1					
ANR	2457437	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , val )"	799:8:13013:13046	2455161	61	True				
ANR	2457438	CallExpression	"tcg_gen_addi_i32 ( addr , addr , val )"		2455161	0					
ANR	2457439	Callee	tcg_gen_addi_i32		2455161	0					
ANR	2457440	Identifier	tcg_gen_addi_i32		2455161	0					
ANR	2457441	ArgumentList	addr		2455161	1					
ANR	2457442	Argument	addr		2455161	0					
ANR	2457443	Identifier	addr		2455161	0					
ANR	2457444	Argument	addr		2455161	1					
ANR	2457445	Identifier	addr		2455161	0					
ANR	2457446	Argument	val		2455161	2					
ANR	2457447	Identifier	val		2455161	0					
ANR	2457448	IfStatement	if ( insn & ( 1 << 11 ) )		2455161	62					
ANR	2457449	Condition	insn & ( 1 << 11 )	803:12:13063:13078	2455161	0	True				
ANR	2457450	BitAndExpression	insn & ( 1 << 11 )		2455161	0		&			
ANR	2457451	Identifier	insn		2455161	0					
ANR	2457452	ShiftExpression	1 << 11		2455161	1		<<			
ANR	2457453	PrimaryExpression	1		2455161	0					
ANR	2457454	PrimaryExpression	11		2455161	1					
ANR	2457455	CompoundStatement		801:30:13015:13015	2455161	1					
ANR	2457456	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	807:12:13120:13144	2455161	0	True				
ANR	2457457	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2455161	0		=			
ANR	2457458	Identifier	tmp		2455161	0					
ANR	2457459	CallExpression	tcg_temp_new_i32 ( )		2455161	1					
ANR	2457460	Callee	tcg_temp_new_i32		2455161	0					
ANR	2457461	Identifier	tcg_temp_new_i32		2455161	0					
ANR	2457462	ArgumentList			2455161	1					
ANR	2457463	ExpressionStatement	"gen_aa32_ld16u_iss ( s , tmp , addr , get_mem_index ( s ) , rd | ISSIs16Bit )"	809:12:13159:13226	2455161	1	True				
ANR	2457464	CallExpression	"gen_aa32_ld16u_iss ( s , tmp , addr , get_mem_index ( s ) , rd | ISSIs16Bit )"		2455161	0					
ANR	2457465	Callee	gen_aa32_ld16u_iss		2455161	0					
ANR	2457466	Identifier	gen_aa32_ld16u_iss		2455161	0					
ANR	2457467	ArgumentList	s		2455161	1					
ANR	2457468	Argument	s		2455161	0					
ANR	2457469	Identifier	s		2455161	0					
ANR	2457470	Argument	tmp		2455161	1					
ANR	2457471	Identifier	tmp		2455161	0					
ANR	2457472	Argument	addr		2455161	2					
ANR	2457473	Identifier	addr		2455161	0					
ANR	2457474	Argument	get_mem_index ( s )		2455161	3					
ANR	2457475	CallExpression	get_mem_index ( s )		2455161	0					
ANR	2457476	Callee	get_mem_index		2455161	0					
ANR	2457477	Identifier	get_mem_index		2455161	0					
ANR	2457478	ArgumentList	s		2455161	1					
ANR	2457479	Argument	s		2455161	0					
ANR	2457480	Identifier	s		2455161	0					
ANR	2457481	Argument	rd | ISSIs16Bit		2455161	4					
ANR	2457482	InclusiveOrExpression	rd | ISSIs16Bit		2455161	0		|			
ANR	2457483	Identifier	rd		2455161	0					
ANR	2457484	Identifier	ISSIs16Bit		2455161	1					
ANR	2457485	ExpressionStatement	"store_reg ( s , rd , tmp )"	811:12:13241:13262	2455161	2	True				
ANR	2457486	CallExpression	"store_reg ( s , rd , tmp )"		2455161	0					
ANR	2457487	Callee	store_reg		2455161	0					
ANR	2457488	Identifier	store_reg		2455161	0					
ANR	2457489	ArgumentList	s		2455161	1					
ANR	2457490	Argument	s		2455161	0					
ANR	2457491	Identifier	s		2455161	0					
ANR	2457492	Argument	rd		2455161	1					
ANR	2457493	Identifier	rd		2455161	0					
ANR	2457494	Argument	tmp		2455161	2					
ANR	2457495	Identifier	tmp		2455161	0					
ANR	2457496	ElseStatement	else		2455161	0					
ANR	2457497	CompoundStatement		811:15:13214:13214	2455161	0					
ANR	2457498	ExpressionStatement	"tmp = load_reg ( s , rd )"	817:12:13320:13341	2455161	0	True				
ANR	2457499	AssignmentExpression	"tmp = load_reg ( s , rd )"		2455161	0		=			
ANR	2457500	Identifier	tmp		2455161	0					
ANR	2457501	CallExpression	"load_reg ( s , rd )"		2455161	1					
ANR	2457502	Callee	load_reg		2455161	0					
ANR	2457503	Identifier	load_reg		2455161	0					
ANR	2457504	ArgumentList	s		2455161	1					
ANR	2457505	Argument	s		2455161	0					
ANR	2457506	Identifier	s		2455161	0					
ANR	2457507	Argument	rd		2455161	1					
ANR	2457508	Identifier	rd		2455161	0					
ANR	2457509	ExpressionStatement	"gen_aa32_st16_iss ( s , tmp , addr , get_mem_index ( s ) , rd | ISSIs16Bit )"	819:12:13356:13422	2455161	1	True				
ANR	2457510	CallExpression	"gen_aa32_st16_iss ( s , tmp , addr , get_mem_index ( s ) , rd | ISSIs16Bit )"		2455161	0					
ANR	2457511	Callee	gen_aa32_st16_iss		2455161	0					
ANR	2457512	Identifier	gen_aa32_st16_iss		2455161	0					
ANR	2457513	ArgumentList	s		2455161	1					
ANR	2457514	Argument	s		2455161	0					
ANR	2457515	Identifier	s		2455161	0					
ANR	2457516	Argument	tmp		2455161	1					
ANR	2457517	Identifier	tmp		2455161	0					
ANR	2457518	Argument	addr		2455161	2					
ANR	2457519	Identifier	addr		2455161	0					
ANR	2457520	Argument	get_mem_index ( s )		2455161	3					
ANR	2457521	CallExpression	get_mem_index ( s )		2455161	0					
ANR	2457522	Callee	get_mem_index		2455161	0					
ANR	2457523	Identifier	get_mem_index		2455161	0					
ANR	2457524	ArgumentList	s		2455161	1					
ANR	2457525	Argument	s		2455161	0					
ANR	2457526	Identifier	s		2455161	0					
ANR	2457527	Argument	rd | ISSIs16Bit		2455161	4					
ANR	2457528	InclusiveOrExpression	rd | ISSIs16Bit		2455161	0		|			
ANR	2457529	Identifier	rd		2455161	0					
ANR	2457530	Identifier	ISSIs16Bit		2455161	1					
ANR	2457531	ExpressionStatement	tcg_temp_free_i32 ( tmp )	821:12:13437:13459	2455161	2	True				
ANR	2457532	CallExpression	tcg_temp_free_i32 ( tmp )		2455161	0					
ANR	2457533	Callee	tcg_temp_free_i32		2455161	0					
ANR	2457534	Identifier	tcg_temp_free_i32		2455161	0					
ANR	2457535	ArgumentList	tmp		2455161	1					
ANR	2457536	Argument	tmp		2455161	0					
ANR	2457537	Identifier	tmp		2455161	0					
ANR	2457538	ExpressionStatement	tcg_temp_free_i32 ( addr )	825:8:13481:13504	2455161	63	True				
ANR	2457539	CallExpression	tcg_temp_free_i32 ( addr )		2455161	0					
ANR	2457540	Callee	tcg_temp_free_i32		2455161	0					
ANR	2457541	Identifier	tcg_temp_free_i32		2455161	0					
ANR	2457542	ArgumentList	addr		2455161	1					
ANR	2457543	Argument	addr		2455161	0					
ANR	2457544	Identifier	addr		2455161	0					
ANR	2457545	BreakStatement	break ;	827:8:13515:13520	2455161	64	True				
ANR	2457546	Label	case 9 :	831:4:13529:13535	2455161	65	True				
ANR	2457547	ExpressionStatement	rd = ( insn >> 8 ) & 7	835:8:13583:13603	2455161	66	True				
ANR	2457548	AssignmentExpression	rd = ( insn >> 8 ) & 7		2455161	0		=			
ANR	2457549	Identifier	rd		2455161	0					
ANR	2457550	BitAndExpression	( insn >> 8 ) & 7		2455161	1		&			
ANR	2457551	ShiftExpression	insn >> 8		2455161	0		>>			
ANR	2457552	Identifier	insn		2455161	0					
ANR	2457553	PrimaryExpression	8		2455161	1					
ANR	2457554	PrimaryExpression	7		2455161	1					
ANR	2457555	ExpressionStatement	"addr = load_reg ( s , 13 )"	837:8:13614:13636	2455161	67	True				
ANR	2457556	AssignmentExpression	"addr = load_reg ( s , 13 )"		2455161	0		=			
ANR	2457557	Identifier	addr		2455161	0					
ANR	2457558	CallExpression	"load_reg ( s , 13 )"		2455161	1					
ANR	2457559	Callee	load_reg		2455161	0					
ANR	2457560	Identifier	load_reg		2455161	0					
ANR	2457561	ArgumentList	s		2455161	1					
ANR	2457562	Argument	s		2455161	0					
ANR	2457563	Identifier	s		2455161	0					
ANR	2457564	Argument	13		2455161	1					
ANR	2457565	PrimaryExpression	13		2455161	0					
ANR	2457566	ExpressionStatement	val = ( insn & 0xff ) * 4	839:8:13647:13670	2455161	68	True				
ANR	2457567	AssignmentExpression	val = ( insn & 0xff ) * 4		2455161	0		=			
ANR	2457568	Identifier	val		2455161	0					
ANR	2457569	MultiplicativeExpression	( insn & 0xff ) * 4		2455161	1		*			
ANR	2457570	BitAndExpression	insn & 0xff		2455161	0		&			
ANR	2457571	Identifier	insn		2455161	0					
ANR	2457572	PrimaryExpression	0xff		2455161	1					
ANR	2457573	PrimaryExpression	4		2455161	1					
ANR	2457574	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , val )"	841:8:13681:13714	2455161	69	True				
ANR	2457575	CallExpression	"tcg_gen_addi_i32 ( addr , addr , val )"		2455161	0					
ANR	2457576	Callee	tcg_gen_addi_i32		2455161	0					
ANR	2457577	Identifier	tcg_gen_addi_i32		2455161	0					
ANR	2457578	ArgumentList	addr		2455161	1					
ANR	2457579	Argument	addr		2455161	0					
ANR	2457580	Identifier	addr		2455161	0					
ANR	2457581	Argument	addr		2455161	1					
ANR	2457582	Identifier	addr		2455161	0					
ANR	2457583	Argument	val		2455161	2					
ANR	2457584	Identifier	val		2455161	0					
ANR	2457585	IfStatement	if ( insn & ( 1 << 11 ) )		2455161	70					
ANR	2457586	Condition	insn & ( 1 << 11 )	845:12:13731:13746	2455161	0	True				
ANR	2457587	BitAndExpression	insn & ( 1 << 11 )		2455161	0		&			
ANR	2457588	Identifier	insn		2455161	0					
ANR	2457589	ShiftExpression	1 << 11		2455161	1		<<			
ANR	2457590	PrimaryExpression	1		2455161	0					
ANR	2457591	PrimaryExpression	11		2455161	1					
ANR	2457592	CompoundStatement		843:30:13683:13683	2455161	1					
ANR	2457593	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	849:12:13788:13812	2455161	0	True				
ANR	2457594	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2455161	0		=			
ANR	2457595	Identifier	tmp		2455161	0					
ANR	2457596	CallExpression	tcg_temp_new_i32 ( )		2455161	1					
ANR	2457597	Callee	tcg_temp_new_i32		2455161	0					
ANR	2457598	Identifier	tcg_temp_new_i32		2455161	0					
ANR	2457599	ArgumentList			2455161	1					
ANR	2457600	ExpressionStatement	"gen_aa32_ld32u_iss ( s , tmp , addr , get_mem_index ( s ) , rd | ISSIs16Bit )"	851:12:13827:13894	2455161	1	True				
ANR	2457601	CallExpression	"gen_aa32_ld32u_iss ( s , tmp , addr , get_mem_index ( s ) , rd | ISSIs16Bit )"		2455161	0					
ANR	2457602	Callee	gen_aa32_ld32u_iss		2455161	0					
ANR	2457603	Identifier	gen_aa32_ld32u_iss		2455161	0					
ANR	2457604	ArgumentList	s		2455161	1					
ANR	2457605	Argument	s		2455161	0					
ANR	2457606	Identifier	s		2455161	0					
ANR	2457607	Argument	tmp		2455161	1					
ANR	2457608	Identifier	tmp		2455161	0					
ANR	2457609	Argument	addr		2455161	2					
ANR	2457610	Identifier	addr		2455161	0					
ANR	2457611	Argument	get_mem_index ( s )		2455161	3					
ANR	2457612	CallExpression	get_mem_index ( s )		2455161	0					
ANR	2457613	Callee	get_mem_index		2455161	0					
ANR	2457614	Identifier	get_mem_index		2455161	0					
ANR	2457615	ArgumentList	s		2455161	1					
ANR	2457616	Argument	s		2455161	0					
ANR	2457617	Identifier	s		2455161	0					
ANR	2457618	Argument	rd | ISSIs16Bit		2455161	4					
ANR	2457619	InclusiveOrExpression	rd | ISSIs16Bit		2455161	0		|			
ANR	2457620	Identifier	rd		2455161	0					
ANR	2457621	Identifier	ISSIs16Bit		2455161	1					
ANR	2457622	ExpressionStatement	"store_reg ( s , rd , tmp )"	853:12:13909:13930	2455161	2	True				
ANR	2457623	CallExpression	"store_reg ( s , rd , tmp )"		2455161	0					
ANR	2457624	Callee	store_reg		2455161	0					
ANR	2457625	Identifier	store_reg		2455161	0					
ANR	2457626	ArgumentList	s		2455161	1					
ANR	2457627	Argument	s		2455161	0					
ANR	2457628	Identifier	s		2455161	0					
ANR	2457629	Argument	rd		2455161	1					
ANR	2457630	Identifier	rd		2455161	0					
ANR	2457631	Argument	tmp		2455161	2					
ANR	2457632	Identifier	tmp		2455161	0					
ANR	2457633	ElseStatement	else		2455161	0					
ANR	2457634	CompoundStatement		853:15:13882:13882	2455161	0					
ANR	2457635	ExpressionStatement	"tmp = load_reg ( s , rd )"	859:12:13988:14009	2455161	0	True				
ANR	2457636	AssignmentExpression	"tmp = load_reg ( s , rd )"		2455161	0		=			
ANR	2457637	Identifier	tmp		2455161	0					
ANR	2457638	CallExpression	"load_reg ( s , rd )"		2455161	1					
ANR	2457639	Callee	load_reg		2455161	0					
ANR	2457640	Identifier	load_reg		2455161	0					
ANR	2457641	ArgumentList	s		2455161	1					
ANR	2457642	Argument	s		2455161	0					
ANR	2457643	Identifier	s		2455161	0					
ANR	2457644	Argument	rd		2455161	1					
ANR	2457645	Identifier	rd		2455161	0					
ANR	2457646	ExpressionStatement	"gen_aa32_st32_iss ( s , tmp , addr , get_mem_index ( s ) , rd | ISSIs16Bit )"	861:12:14024:14090	2455161	1	True				
ANR	2457647	CallExpression	"gen_aa32_st32_iss ( s , tmp , addr , get_mem_index ( s ) , rd | ISSIs16Bit )"		2455161	0					
ANR	2457648	Callee	gen_aa32_st32_iss		2455161	0					
ANR	2457649	Identifier	gen_aa32_st32_iss		2455161	0					
ANR	2457650	ArgumentList	s		2455161	1					
ANR	2457651	Argument	s		2455161	0					
ANR	2457652	Identifier	s		2455161	0					
ANR	2457653	Argument	tmp		2455161	1					
ANR	2457654	Identifier	tmp		2455161	0					
ANR	2457655	Argument	addr		2455161	2					
ANR	2457656	Identifier	addr		2455161	0					
ANR	2457657	Argument	get_mem_index ( s )		2455161	3					
ANR	2457658	CallExpression	get_mem_index ( s )		2455161	0					
ANR	2457659	Callee	get_mem_index		2455161	0					
ANR	2457660	Identifier	get_mem_index		2455161	0					
ANR	2457661	ArgumentList	s		2455161	1					
ANR	2457662	Argument	s		2455161	0					
ANR	2457663	Identifier	s		2455161	0					
ANR	2457664	Argument	rd | ISSIs16Bit		2455161	4					
ANR	2457665	InclusiveOrExpression	rd | ISSIs16Bit		2455161	0		|			
ANR	2457666	Identifier	rd		2455161	0					
ANR	2457667	Identifier	ISSIs16Bit		2455161	1					
ANR	2457668	ExpressionStatement	tcg_temp_free_i32 ( tmp )	863:12:14105:14127	2455161	2	True				
ANR	2457669	CallExpression	tcg_temp_free_i32 ( tmp )		2455161	0					
ANR	2457670	Callee	tcg_temp_free_i32		2455161	0					
ANR	2457671	Identifier	tcg_temp_free_i32		2455161	0					
ANR	2457672	ArgumentList	tmp		2455161	1					
ANR	2457673	Argument	tmp		2455161	0					
ANR	2457674	Identifier	tmp		2455161	0					
ANR	2457675	ExpressionStatement	tcg_temp_free_i32 ( addr )	867:8:14149:14172	2455161	71	True				
ANR	2457676	CallExpression	tcg_temp_free_i32 ( addr )		2455161	0					
ANR	2457677	Callee	tcg_temp_free_i32		2455161	0					
ANR	2457678	Identifier	tcg_temp_free_i32		2455161	0					
ANR	2457679	ArgumentList	addr		2455161	1					
ANR	2457680	Argument	addr		2455161	0					
ANR	2457681	Identifier	addr		2455161	0					
ANR	2457682	BreakStatement	break ;	869:8:14183:14188	2455161	72	True				
ANR	2457683	Label	case 10 :	873:4:14197:14204	2455161	73	True				
ANR	2457684	ExpressionStatement	rd = ( insn >> 8 ) & 7	877:8:14246:14266	2455161	74	True				
ANR	2457685	AssignmentExpression	rd = ( insn >> 8 ) & 7		2455161	0		=			
ANR	2457686	Identifier	rd		2455161	0					
ANR	2457687	BitAndExpression	( insn >> 8 ) & 7		2455161	1		&			
ANR	2457688	ShiftExpression	insn >> 8		2455161	0		>>			
ANR	2457689	Identifier	insn		2455161	0					
ANR	2457690	PrimaryExpression	8		2455161	1					
ANR	2457691	PrimaryExpression	7		2455161	1					
ANR	2457692	IfStatement	if ( insn & ( 1 << 11 ) )		2455161	75					
ANR	2457693	Condition	insn & ( 1 << 11 )	879:12:14281:14296	2455161	0	True				
ANR	2457694	BitAndExpression	insn & ( 1 << 11 )		2455161	0		&			
ANR	2457695	Identifier	insn		2455161	0					
ANR	2457696	ShiftExpression	1 << 11		2455161	1		<<			
ANR	2457697	PrimaryExpression	1		2455161	0					
ANR	2457698	PrimaryExpression	11		2455161	1					
ANR	2457699	CompoundStatement		877:30:14233:14233	2455161	1					
ANR	2457700	ExpressionStatement	"tmp = load_reg ( s , 13 )"	883:12:14336:14357	2455161	0	True				
ANR	2457701	AssignmentExpression	"tmp = load_reg ( s , 13 )"		2455161	0		=			
ANR	2457702	Identifier	tmp		2455161	0					
ANR	2457703	CallExpression	"load_reg ( s , 13 )"		2455161	1					
ANR	2457704	Callee	load_reg		2455161	0					
ANR	2457705	Identifier	load_reg		2455161	0					
ANR	2457706	ArgumentList	s		2455161	1					
ANR	2457707	Argument	s		2455161	0					
ANR	2457708	Identifier	s		2455161	0					
ANR	2457709	Argument	13		2455161	1					
ANR	2457710	PrimaryExpression	13		2455161	0					
ANR	2457711	ElseStatement	else		2455161	0					
ANR	2457712	CompoundStatement		883:15:14309:14309	2455161	0					
ANR	2457713	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	889:12:14432:14456	2455161	0	True				
ANR	2457714	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2455161	0		=			
ANR	2457715	Identifier	tmp		2455161	0					
ANR	2457716	CallExpression	tcg_temp_new_i32 ( )		2455161	1					
ANR	2457717	Callee	tcg_temp_new_i32		2455161	0					
ANR	2457718	Identifier	tcg_temp_new_i32		2455161	0					
ANR	2457719	ArgumentList			2455161	1					
ANR	2457720	ExpressionStatement	"tcg_gen_movi_i32 ( tmp , ( s -> pc + 2 ) & ~ ( uint32_t ) 2 )"	891:12:14471:14520	2455161	1	True				
ANR	2457721	CallExpression	"tcg_gen_movi_i32 ( tmp , ( s -> pc + 2 ) & ~ ( uint32_t ) 2 )"		2455161	0					
ANR	2457722	Callee	tcg_gen_movi_i32		2455161	0					
ANR	2457723	Identifier	tcg_gen_movi_i32		2455161	0					
ANR	2457724	ArgumentList	tmp		2455161	1					
ANR	2457725	Argument	tmp		2455161	0					
ANR	2457726	Identifier	tmp		2455161	0					
ANR	2457727	Argument	( s -> pc + 2 ) & ~ ( uint32_t ) 2		2455161	1					
ANR	2457728	BitAndExpression	( s -> pc + 2 ) & ~ ( uint32_t ) 2		2455161	0		&			
ANR	2457729	AdditiveExpression	s -> pc + 2		2455161	0		+			
ANR	2457730	PtrMemberAccess	s -> pc		2455161	0					
ANR	2457731	Identifier	s		2455161	0					
ANR	2457732	Identifier	pc		2455161	1					
ANR	2457733	PrimaryExpression	2		2455161	1					
ANR	2457734	UnaryOperationExpression	~ ( uint32_t ) 2		2455161	1					
ANR	2457735	UnaryOperator	~		2455161	0					
ANR	2457736	CastExpression	( uint32_t ) 2		2455161	1					
ANR	2457737	CastTarget	uint32_t		2455161	0					
ANR	2457738	PrimaryExpression	2		2455161	1					
ANR	2457739	ExpressionStatement	val = ( insn & 0xff ) * 4	895:8:14542:14565	2455161	76	True				
ANR	2457740	AssignmentExpression	val = ( insn & 0xff ) * 4		2455161	0		=			
ANR	2457741	Identifier	val		2455161	0					
ANR	2457742	MultiplicativeExpression	( insn & 0xff ) * 4		2455161	1		*			
ANR	2457743	BitAndExpression	insn & 0xff		2455161	0		&			
ANR	2457744	Identifier	insn		2455161	0					
ANR	2457745	PrimaryExpression	0xff		2455161	1					
ANR	2457746	PrimaryExpression	4		2455161	1					
ANR	2457747	ExpressionStatement	"tcg_gen_addi_i32 ( tmp , tmp , val )"	897:8:14576:14607	2455161	77	True				
ANR	2457748	CallExpression	"tcg_gen_addi_i32 ( tmp , tmp , val )"		2455161	0					
ANR	2457749	Callee	tcg_gen_addi_i32		2455161	0					
ANR	2457750	Identifier	tcg_gen_addi_i32		2455161	0					
ANR	2457751	ArgumentList	tmp		2455161	1					
ANR	2457752	Argument	tmp		2455161	0					
ANR	2457753	Identifier	tmp		2455161	0					
ANR	2457754	Argument	tmp		2455161	1					
ANR	2457755	Identifier	tmp		2455161	0					
ANR	2457756	Argument	val		2455161	2					
ANR	2457757	Identifier	val		2455161	0					
ANR	2457758	ExpressionStatement	"store_reg ( s , rd , tmp )"	899:8:14618:14639	2455161	78	True				
ANR	2457759	CallExpression	"store_reg ( s , rd , tmp )"		2455161	0					
ANR	2457760	Callee	store_reg		2455161	0					
ANR	2457761	Identifier	store_reg		2455161	0					
ANR	2457762	ArgumentList	s		2455161	1					
ANR	2457763	Argument	s		2455161	0					
ANR	2457764	Identifier	s		2455161	0					
ANR	2457765	Argument	rd		2455161	1					
ANR	2457766	Identifier	rd		2455161	0					
ANR	2457767	Argument	tmp		2455161	2					
ANR	2457768	Identifier	tmp		2455161	0					
ANR	2457769	BreakStatement	break ;	901:8:14650:14655	2455161	79	True				
ANR	2457770	Label	case 11 :	905:4:14664:14671	2455161	80	True				
ANR	2457771	ExpressionStatement	op = ( insn >> 8 ) & 0xf	909:8:14702:14724	2455161	81	True				
ANR	2457772	AssignmentExpression	op = ( insn >> 8 ) & 0xf		2455161	0		=			
ANR	2457773	Identifier	op		2455161	0					
ANR	2457774	BitAndExpression	( insn >> 8 ) & 0xf		2455161	1		&			
ANR	2457775	ShiftExpression	insn >> 8		2455161	0		>>			
ANR	2457776	Identifier	insn		2455161	0					
ANR	2457777	PrimaryExpression	8		2455161	1					
ANR	2457778	PrimaryExpression	0xf		2455161	1					
ANR	2457779	SwitchStatement	switch ( op )		2455161	82					
ANR	2457780	Condition	op	911:16:14743:14744	2455161	0	True				
ANR	2457781	Identifier	op		2455161	0					
ANR	2457782	CompoundStatement		909:20:14681:14681	2455161	1					
ANR	2457783	Label	case 0 :	913:8:14758:14764	2455161	0	True				
ANR	2457784	ExpressionStatement	"tmp = load_reg ( s , 13 )"	917:12:14819:14840	2455161	1	True				
ANR	2457785	AssignmentExpression	"tmp = load_reg ( s , 13 )"		2455161	0		=			
ANR	2457786	Identifier	tmp		2455161	0					
ANR	2457787	CallExpression	"load_reg ( s , 13 )"		2455161	1					
ANR	2457788	Callee	load_reg		2455161	0					
ANR	2457789	Identifier	load_reg		2455161	0					
ANR	2457790	ArgumentList	s		2455161	1					
ANR	2457791	Argument	s		2455161	0					
ANR	2457792	Identifier	s		2455161	0					
ANR	2457793	Argument	13		2455161	1					
ANR	2457794	PrimaryExpression	13		2455161	0					
ANR	2457795	ExpressionStatement	val = ( insn & 0x7f ) * 4	919:12:14855:14878	2455161	2	True				
ANR	2457796	AssignmentExpression	val = ( insn & 0x7f ) * 4		2455161	0		=			
ANR	2457797	Identifier	val		2455161	0					
ANR	2457798	MultiplicativeExpression	( insn & 0x7f ) * 4		2455161	1		*			
ANR	2457799	BitAndExpression	insn & 0x7f		2455161	0		&			
ANR	2457800	Identifier	insn		2455161	0					
ANR	2457801	PrimaryExpression	0x7f		2455161	1					
ANR	2457802	PrimaryExpression	4		2455161	1					
ANR	2457803	IfStatement	if ( insn & ( 1 << 7 ) )		2455161	3					
ANR	2457804	Condition	insn & ( 1 << 7 )	921:16:14897:14911	2455161	0	True				
ANR	2457805	BitAndExpression	insn & ( 1 << 7 )		2455161	0		&			
ANR	2457806	Identifier	insn		2455161	0					
ANR	2457807	ShiftExpression	1 << 7		2455161	1		<<			
ANR	2457808	PrimaryExpression	1		2455161	0					
ANR	2457809	PrimaryExpression	7		2455161	1					
ANR	2457810	ExpressionStatement	val = - ( int32_t ) val	923:16:14931:14950	2455161	1	True				
ANR	2457811	AssignmentExpression	val = - ( int32_t ) val		2455161	0		=			
ANR	2457812	Identifier	val		2455161	0					
ANR	2457813	UnaryOperationExpression	- ( int32_t ) val		2455161	1					
ANR	2457814	UnaryOperator	-		2455161	0					
ANR	2457815	CastExpression	( int32_t ) val		2455161	1					
ANR	2457816	CastTarget	int32_t		2455161	0					
ANR	2457817	Identifier	val		2455161	1					
ANR	2457818	ExpressionStatement	"tcg_gen_addi_i32 ( tmp , tmp , val )"	925:12:14965:14996	2455161	4	True				
ANR	2457819	CallExpression	"tcg_gen_addi_i32 ( tmp , tmp , val )"		2455161	0					
ANR	2457820	Callee	tcg_gen_addi_i32		2455161	0					
ANR	2457821	Identifier	tcg_gen_addi_i32		2455161	0					
ANR	2457822	ArgumentList	tmp		2455161	1					
ANR	2457823	Argument	tmp		2455161	0					
ANR	2457824	Identifier	tmp		2455161	0					
ANR	2457825	Argument	tmp		2455161	1					
ANR	2457826	Identifier	tmp		2455161	0					
ANR	2457827	Argument	val		2455161	2					
ANR	2457828	Identifier	val		2455161	0					
ANR	2457829	ExpressionStatement	"store_reg ( s , 13 , tmp )"	927:12:15011:15032	2455161	5	True				
ANR	2457830	CallExpression	"store_reg ( s , 13 , tmp )"		2455161	0					
ANR	2457831	Callee	store_reg		2455161	0					
ANR	2457832	Identifier	store_reg		2455161	0					
ANR	2457833	ArgumentList	s		2455161	1					
ANR	2457834	Argument	s		2455161	0					
ANR	2457835	Identifier	s		2455161	0					
ANR	2457836	Argument	13		2455161	1					
ANR	2457837	PrimaryExpression	13		2455161	0					
ANR	2457838	Argument	tmp		2455161	2					
ANR	2457839	Identifier	tmp		2455161	0					
ANR	2457840	BreakStatement	break ;	929:12:15047:15052	2455161	6	True				
ANR	2457841	Label	case 2 :	933:8:15065:15071	2455161	7	True				
ANR	2457842	ExpressionStatement	ARCH ( 6 )	935:12:15111:15118	2455161	8	True				
ANR	2457843	CallExpression	ARCH ( 6 )		2455161	0					
ANR	2457844	Callee	ARCH		2455161	0					
ANR	2457845	Identifier	ARCH		2455161	0					
ANR	2457846	ArgumentList	6		2455161	1					
ANR	2457847	Argument	6		2455161	0					
ANR	2457848	PrimaryExpression	6		2455161	0					
ANR	2457849	ExpressionStatement	rd = insn & 7	937:12:15133:15146	2455161	9	True				
ANR	2457850	AssignmentExpression	rd = insn & 7		2455161	0		=			
ANR	2457851	Identifier	rd		2455161	0					
ANR	2457852	BitAndExpression	insn & 7		2455161	1		&			
ANR	2457853	Identifier	insn		2455161	0					
ANR	2457854	PrimaryExpression	7		2455161	1					
ANR	2457855	ExpressionStatement	rm = ( insn >> 3 ) & 7	939:12:15161:15181	2455161	10	True				
ANR	2457856	AssignmentExpression	rm = ( insn >> 3 ) & 7		2455161	0		=			
ANR	2457857	Identifier	rm		2455161	0					
ANR	2457858	BitAndExpression	( insn >> 3 ) & 7		2455161	1		&			
ANR	2457859	ShiftExpression	insn >> 3		2455161	0		>>			
ANR	2457860	Identifier	insn		2455161	0					
ANR	2457861	PrimaryExpression	3		2455161	1					
ANR	2457862	PrimaryExpression	7		2455161	1					
ANR	2457863	ExpressionStatement	"tmp = load_reg ( s , rm )"	941:12:15196:15217	2455161	11	True				
ANR	2457864	AssignmentExpression	"tmp = load_reg ( s , rm )"		2455161	0		=			
ANR	2457865	Identifier	tmp		2455161	0					
ANR	2457866	CallExpression	"load_reg ( s , rm )"		2455161	1					
ANR	2457867	Callee	load_reg		2455161	0					
ANR	2457868	Identifier	load_reg		2455161	0					
ANR	2457869	ArgumentList	s		2455161	1					
ANR	2457870	Argument	s		2455161	0					
ANR	2457871	Identifier	s		2455161	0					
ANR	2457872	Argument	rm		2455161	1					
ANR	2457873	Identifier	rm		2455161	0					
ANR	2457874	SwitchStatement	switch ( ( insn >> 6 ) & 3 )		2455161	12					
ANR	2457875	Condition	( insn >> 6 ) & 3	943:20:15240:15254	2455161	0	True				
ANR	2457876	BitAndExpression	( insn >> 6 ) & 3		2455161	0		&			
ANR	2457877	ShiftExpression	insn >> 6		2455161	0		>>			
ANR	2457878	Identifier	insn		2455161	0					
ANR	2457879	PrimaryExpression	6		2455161	1					
ANR	2457880	PrimaryExpression	3		2455161	1					
ANR	2457881	CompoundStatement		941:37:15191:15191	2455161	1					
ANR	2457882	Label	case 0 :	945:12:15272:15278	2455161	0	True				
ANR	2457883	ExpressionStatement	gen_sxth ( tmp )	945:20:15280:15293	2455161	1	True				
ANR	2457884	CallExpression	gen_sxth ( tmp )		2455161	0					
ANR	2457885	Callee	gen_sxth		2455161	0					
ANR	2457886	Identifier	gen_sxth		2455161	0					
ANR	2457887	ArgumentList	tmp		2455161	1					
ANR	2457888	Argument	tmp		2455161	0					
ANR	2457889	Identifier	tmp		2455161	0					
ANR	2457890	BreakStatement	break ;	945:35:15295:15300	2455161	2	True				
ANR	2457891	Label	case 1 :	947:12:15315:15321	2455161	3	True				
ANR	2457892	ExpressionStatement	gen_sxtb ( tmp )	947:20:15323:15336	2455161	4	True				
ANR	2457893	CallExpression	gen_sxtb ( tmp )		2455161	0					
ANR	2457894	Callee	gen_sxtb		2455161	0					
ANR	2457895	Identifier	gen_sxtb		2455161	0					
ANR	2457896	ArgumentList	tmp		2455161	1					
ANR	2457897	Argument	tmp		2455161	0					
ANR	2457898	Identifier	tmp		2455161	0					
ANR	2457899	BreakStatement	break ;	947:35:15338:15343	2455161	5	True				
ANR	2457900	Label	case 2 :	949:12:15358:15364	2455161	6	True				
ANR	2457901	ExpressionStatement	gen_uxth ( tmp )	949:20:15366:15379	2455161	7	True				
ANR	2457902	CallExpression	gen_uxth ( tmp )		2455161	0					
ANR	2457903	Callee	gen_uxth		2455161	0					
ANR	2457904	Identifier	gen_uxth		2455161	0					
ANR	2457905	ArgumentList	tmp		2455161	1					
ANR	2457906	Argument	tmp		2455161	0					
ANR	2457907	Identifier	tmp		2455161	0					
ANR	2457908	BreakStatement	break ;	949:35:15381:15386	2455161	8	True				
ANR	2457909	Label	case 3 :	951:12:15401:15407	2455161	9	True				
ANR	2457910	ExpressionStatement	gen_uxtb ( tmp )	951:20:15409:15422	2455161	10	True				
ANR	2457911	CallExpression	gen_uxtb ( tmp )		2455161	0					
ANR	2457912	Callee	gen_uxtb		2455161	0					
ANR	2457913	Identifier	gen_uxtb		2455161	0					
ANR	2457914	ArgumentList	tmp		2455161	1					
ANR	2457915	Argument	tmp		2455161	0					
ANR	2457916	Identifier	tmp		2455161	0					
ANR	2457917	BreakStatement	break ;	951:35:15424:15429	2455161	11	True				
ANR	2457918	ExpressionStatement	"store_reg ( s , rd , tmp )"	955:12:15459:15480	2455161	13	True				
ANR	2457919	CallExpression	"store_reg ( s , rd , tmp )"		2455161	0					
ANR	2457920	Callee	store_reg		2455161	0					
ANR	2457921	Identifier	store_reg		2455161	0					
ANR	2457922	ArgumentList	s		2455161	1					
ANR	2457923	Argument	s		2455161	0					
ANR	2457924	Identifier	s		2455161	0					
ANR	2457925	Argument	rd		2455161	1					
ANR	2457926	Identifier	rd		2455161	0					
ANR	2457927	Argument	tmp		2455161	2					
ANR	2457928	Identifier	tmp		2455161	0					
ANR	2457929	BreakStatement	break ;	957:12:15495:15500	2455161	14	True				
ANR	2457930	Label	case 4 :	959:8:15511:15517	2455161	15	True				
ANR	2457931	Label	case 5 :	959:16:15519:15525	2455161	16	True				
ANR	2457932	Label	case 0xc :	959:24:15527:15535	2455161	17	True				
ANR	2457933	Label	case 0xd :	959:34:15537:15545	2455161	18	True				
ANR	2457934	ExpressionStatement	"addr = load_reg ( s , 13 )"	963:12:15588:15610	2455161	19	True				
ANR	2457935	AssignmentExpression	"addr = load_reg ( s , 13 )"		2455161	0		=			
ANR	2457936	Identifier	addr		2455161	0					
ANR	2457937	CallExpression	"load_reg ( s , 13 )"		2455161	1					
ANR	2457938	Callee	load_reg		2455161	0					
ANR	2457939	Identifier	load_reg		2455161	0					
ANR	2457940	ArgumentList	s		2455161	1					
ANR	2457941	Argument	s		2455161	0					
ANR	2457942	Identifier	s		2455161	0					
ANR	2457943	Argument	13		2455161	1					
ANR	2457944	PrimaryExpression	13		2455161	0					
ANR	2457945	IfStatement	if ( insn & ( 1 << 8 ) )		2455161	20					
ANR	2457946	Condition	insn & ( 1 << 8 )	965:16:15629:15643	2455161	0	True				
ANR	2457947	BitAndExpression	insn & ( 1 << 8 )		2455161	0		&			
ANR	2457948	Identifier	insn		2455161	0					
ANR	2457949	ShiftExpression	1 << 8		2455161	1		<<			
ANR	2457950	PrimaryExpression	1		2455161	0					
ANR	2457951	PrimaryExpression	8		2455161	1					
ANR	2457952	ExpressionStatement	offset = 4	967:16:15663:15673	2455161	1	True				
ANR	2457953	AssignmentExpression	offset = 4		2455161	0		=			
ANR	2457954	Identifier	offset		2455161	0					
ANR	2457955	PrimaryExpression	4		2455161	1					
ANR	2457956	ElseStatement	else		2455161	0					
ANR	2457957	ExpressionStatement	offset = 0	971:16:15710:15720	2455161	0	True				
ANR	2457958	AssignmentExpression	offset = 0		2455161	0		=			
ANR	2457959	Identifier	offset		2455161	0					
ANR	2457960	PrimaryExpression	0		2455161	1					
ANR	2457961	ForStatement	for ( i = 0 ; i < 8 ; i ++ )		2455161	21					
ANR	2457962	ForInit	i = 0 ;	973:17:15740:15745	2455161	0	True				
ANR	2457963	AssignmentExpression	i = 0		2455161	0		=			
ANR	2457964	Identifier	i		2455161	0					
ANR	2457965	PrimaryExpression	0		2455161	1					
ANR	2457966	Condition	i < 8	973:24:15747:15751	2455161	1	True				
ANR	2457967	RelationalExpression	i < 8		2455161	0		<			
ANR	2457968	Identifier	i		2455161	0					
ANR	2457969	PrimaryExpression	8		2455161	1					
ANR	2457970	PostIncDecOperationExpression	i ++	973:31:15754:15756	2455161	2	True				
ANR	2457971	Identifier	i		2455161	0					
ANR	2457972	IncDec	++		2455161	1					
ANR	2457973	CompoundStatement		971:36:15693:15693	2455161	3					
ANR	2457974	IfStatement	if ( insn & ( 1 << i ) )		2455161	0					
ANR	2457975	Condition	insn & ( 1 << i )	975:20:15782:15796	2455161	0	True				
ANR	2457976	BitAndExpression	insn & ( 1 << i )		2455161	0		&			
ANR	2457977	Identifier	insn		2455161	0					
ANR	2457978	ShiftExpression	1 << i		2455161	1		<<			
ANR	2457979	PrimaryExpression	1		2455161	0					
ANR	2457980	Identifier	i		2455161	1					
ANR	2457981	ExpressionStatement	offset += 4	977:20:15820:15831	2455161	1	True				
ANR	2457982	AssignmentExpression	offset += 4		2455161	0		+=			
ANR	2457983	Identifier	offset		2455161	0					
ANR	2457984	PrimaryExpression	4		2455161	1					
ANR	2457985	IfStatement	if ( ( insn & ( 1 << 11 ) ) == 0 )		2455161	22					
ANR	2457986	Condition	( insn & ( 1 << 11 ) ) == 0	981:16:15865:15887	2455161	0	True				
ANR	2457987	EqualityExpression	( insn & ( 1 << 11 ) ) == 0		2455161	0		==			
ANR	2457988	BitAndExpression	insn & ( 1 << 11 )		2455161	0		&			
ANR	2457989	Identifier	insn		2455161	0					
ANR	2457990	ShiftExpression	1 << 11		2455161	1		<<			
ANR	2457991	PrimaryExpression	1		2455161	0					
ANR	2457992	PrimaryExpression	11		2455161	1					
ANR	2457993	PrimaryExpression	0		2455161	1					
ANR	2457994	CompoundStatement		979:41:15824:15824	2455161	1					
ANR	2457995	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , - offset )"	983:16:15909:15946	2455161	0	True				
ANR	2457996	CallExpression	"tcg_gen_addi_i32 ( addr , addr , - offset )"		2455161	0					
ANR	2457997	Callee	tcg_gen_addi_i32		2455161	0					
ANR	2457998	Identifier	tcg_gen_addi_i32		2455161	0					
ANR	2457999	ArgumentList	addr		2455161	1					
ANR	2458000	Argument	addr		2455161	0					
ANR	2458001	Identifier	addr		2455161	0					
ANR	2458002	Argument	addr		2455161	1					
ANR	2458003	Identifier	addr		2455161	0					
ANR	2458004	Argument	- offset		2455161	2					
ANR	2458005	UnaryOperationExpression	- offset		2455161	0					
ANR	2458006	UnaryOperator	-		2455161	0					
ANR	2458007	Identifier	offset		2455161	1					
ANR	2458008	ForStatement	for ( i = 0 ; i < 8 ; i ++ )		2455161	23					
ANR	2458009	ForInit	i = 0 ;	987:17:15981:15986	2455161	0	True				
ANR	2458010	AssignmentExpression	i = 0		2455161	0		=			
ANR	2458011	Identifier	i		2455161	0					
ANR	2458012	PrimaryExpression	0		2455161	1					
ANR	2458013	Condition	i < 8	987:24:15988:15992	2455161	1	True				
ANR	2458014	RelationalExpression	i < 8		2455161	0		<			
ANR	2458015	Identifier	i		2455161	0					
ANR	2458016	PrimaryExpression	8		2455161	1					
ANR	2458017	PostIncDecOperationExpression	i ++	987:31:15995:15997	2455161	2	True				
ANR	2458018	Identifier	i		2455161	0					
ANR	2458019	IncDec	++		2455161	1					
ANR	2458020	CompoundStatement		985:36:15934:15934	2455161	3					
ANR	2458021	IfStatement	if ( insn & ( 1 << i ) )		2455161	0					
ANR	2458022	Condition	insn & ( 1 << i )	989:20:16023:16037	2455161	0	True				
ANR	2458023	BitAndExpression	insn & ( 1 << i )		2455161	0		&			
ANR	2458024	Identifier	insn		2455161	0					
ANR	2458025	ShiftExpression	1 << i		2455161	1		<<			
ANR	2458026	PrimaryExpression	1		2455161	0					
ANR	2458027	Identifier	i		2455161	1					
ANR	2458028	CompoundStatement		987:37:15974:15974	2455161	1					
ANR	2458029	IfStatement	if ( insn & ( 1 << 11 ) )		2455161	0					
ANR	2458030	Condition	insn & ( 1 << 11 )	991:24:16067:16082	2455161	0	True				
ANR	2458031	BitAndExpression	insn & ( 1 << 11 )		2455161	0		&			
ANR	2458032	Identifier	insn		2455161	0					
ANR	2458033	ShiftExpression	1 << 11		2455161	1		<<			
ANR	2458034	PrimaryExpression	1		2455161	0					
ANR	2458035	PrimaryExpression	11		2455161	1					
ANR	2458036	CompoundStatement		989:42:16019:16019	2455161	1					
ANR	2458037	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	995:24:16147:16171	2455161	0	True				
ANR	2458038	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2455161	0		=			
ANR	2458039	Identifier	tmp		2455161	0					
ANR	2458040	CallExpression	tcg_temp_new_i32 ( )		2455161	1					
ANR	2458041	Callee	tcg_temp_new_i32		2455161	0					
ANR	2458042	Identifier	tcg_temp_new_i32		2455161	0					
ANR	2458043	ArgumentList			2455161	1					
ANR	2458044	ExpressionStatement	"gen_aa32_ld32u ( s , tmp , addr , get_mem_index ( s ) )"	997:24:16198:16244	2455161	1	True				
ANR	2458045	CallExpression	"gen_aa32_ld32u ( s , tmp , addr , get_mem_index ( s ) )"		2455161	0					
ANR	2458046	Callee	gen_aa32_ld32u		2455161	0					
ANR	2458047	Identifier	gen_aa32_ld32u		2455161	0					
ANR	2458048	ArgumentList	s		2455161	1					
ANR	2458049	Argument	s		2455161	0					
ANR	2458050	Identifier	s		2455161	0					
ANR	2458051	Argument	tmp		2455161	1					
ANR	2458052	Identifier	tmp		2455161	0					
ANR	2458053	Argument	addr		2455161	2					
ANR	2458054	Identifier	addr		2455161	0					
ANR	2458055	Argument	get_mem_index ( s )		2455161	3					
ANR	2458056	CallExpression	get_mem_index ( s )		2455161	0					
ANR	2458057	Callee	get_mem_index		2455161	0					
ANR	2458058	Identifier	get_mem_index		2455161	0					
ANR	2458059	ArgumentList	s		2455161	1					
ANR	2458060	Argument	s		2455161	0					
ANR	2458061	Identifier	s		2455161	0					
ANR	2458062	ExpressionStatement	"store_reg ( s , i , tmp )"	999:24:16271:16291	2455161	2	True				
ANR	2458063	CallExpression	"store_reg ( s , i , tmp )"		2455161	0					
ANR	2458064	Callee	store_reg		2455161	0					
ANR	2458065	Identifier	store_reg		2455161	0					
ANR	2458066	ArgumentList	s		2455161	1					
ANR	2458067	Argument	s		2455161	0					
ANR	2458068	Identifier	s		2455161	0					
ANR	2458069	Argument	i		2455161	1					
ANR	2458070	Identifier	i		2455161	0					
ANR	2458071	Argument	tmp		2455161	2					
ANR	2458072	Identifier	tmp		2455161	0					
ANR	2458073	ElseStatement	else		2455161	0					
ANR	2458074	CompoundStatement		999:27:16255:16255	2455161	0					
ANR	2458075	ExpressionStatement	"tmp = load_reg ( s , i )"	1005:24:16384:16404	2455161	0	True				
ANR	2458076	AssignmentExpression	"tmp = load_reg ( s , i )"		2455161	0		=			
ANR	2458077	Identifier	tmp		2455161	0					
ANR	2458078	CallExpression	"load_reg ( s , i )"		2455161	1					
ANR	2458079	Callee	load_reg		2455161	0					
ANR	2458080	Identifier	load_reg		2455161	0					
ANR	2458081	ArgumentList	s		2455161	1					
ANR	2458082	Argument	s		2455161	0					
ANR	2458083	Identifier	s		2455161	0					
ANR	2458084	Argument	i		2455161	1					
ANR	2458085	Identifier	i		2455161	0					
ANR	2458086	ExpressionStatement	"gen_aa32_st32 ( s , tmp , addr , get_mem_index ( s ) )"	1007:24:16431:16476	2455161	1	True				
ANR	2458087	CallExpression	"gen_aa32_st32 ( s , tmp , addr , get_mem_index ( s ) )"		2455161	0					
ANR	2458088	Callee	gen_aa32_st32		2455161	0					
ANR	2458089	Identifier	gen_aa32_st32		2455161	0					
ANR	2458090	ArgumentList	s		2455161	1					
ANR	2458091	Argument	s		2455161	0					
ANR	2458092	Identifier	s		2455161	0					
ANR	2458093	Argument	tmp		2455161	1					
ANR	2458094	Identifier	tmp		2455161	0					
ANR	2458095	Argument	addr		2455161	2					
ANR	2458096	Identifier	addr		2455161	0					
ANR	2458097	Argument	get_mem_index ( s )		2455161	3					
ANR	2458098	CallExpression	get_mem_index ( s )		2455161	0					
ANR	2458099	Callee	get_mem_index		2455161	0					
ANR	2458100	Identifier	get_mem_index		2455161	0					
ANR	2458101	ArgumentList	s		2455161	1					
ANR	2458102	Argument	s		2455161	0					
ANR	2458103	Identifier	s		2455161	0					
ANR	2458104	ExpressionStatement	tcg_temp_free_i32 ( tmp )	1009:24:16503:16525	2455161	2	True				
ANR	2458105	CallExpression	tcg_temp_free_i32 ( tmp )		2455161	0					
ANR	2458106	Callee	tcg_temp_free_i32		2455161	0					
ANR	2458107	Identifier	tcg_temp_free_i32		2455161	0					
ANR	2458108	ArgumentList	tmp		2455161	1					
ANR	2458109	Argument	tmp		2455161	0					
ANR	2458110	Identifier	tmp		2455161	0					
ANR	2458111	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , 4 )"	1015:20:16628:16659	2455161	1	True				
ANR	2458112	CallExpression	"tcg_gen_addi_i32 ( addr , addr , 4 )"		2455161	0					
ANR	2458113	Callee	tcg_gen_addi_i32		2455161	0					
ANR	2458114	Identifier	tcg_gen_addi_i32		2455161	0					
ANR	2458115	ArgumentList	addr		2455161	1					
ANR	2458116	Argument	addr		2455161	0					
ANR	2458117	Identifier	addr		2455161	0					
ANR	2458118	Argument	addr		2455161	1					
ANR	2458119	Identifier	addr		2455161	0					
ANR	2458120	Argument	4		2455161	2					
ANR	2458121	PrimaryExpression	4		2455161	0					
ANR	2458122	ExpressionStatement	TCGV_UNUSED_I32 ( tmp )	1021:12:16708:16728	2455161	24	True				
ANR	2458123	CallExpression	TCGV_UNUSED_I32 ( tmp )		2455161	0					
ANR	2458124	Callee	TCGV_UNUSED_I32		2455161	0					
ANR	2458125	Identifier	TCGV_UNUSED_I32		2455161	0					
ANR	2458126	ArgumentList	tmp		2455161	1					
ANR	2458127	Argument	tmp		2455161	0					
ANR	2458128	Identifier	tmp		2455161	0					
ANR	2458129	IfStatement	if ( insn & ( 1 << 8 ) )		2455161	25					
ANR	2458130	Condition	insn & ( 1 << 8 )	1023:16:16747:16761	2455161	0	True				
ANR	2458131	BitAndExpression	insn & ( 1 << 8 )		2455161	0		&			
ANR	2458132	Identifier	insn		2455161	0					
ANR	2458133	ShiftExpression	1 << 8		2455161	1		<<			
ANR	2458134	PrimaryExpression	1		2455161	0					
ANR	2458135	PrimaryExpression	8		2455161	1					
ANR	2458136	CompoundStatement		1021:33:16698:16698	2455161	1					
ANR	2458137	IfStatement	if ( insn & ( 1 << 11 ) )		2455161	0					
ANR	2458138	Condition	insn & ( 1 << 11 )	1025:20:16787:16802	2455161	0	True				
ANR	2458139	BitAndExpression	insn & ( 1 << 11 )		2455161	0		&			
ANR	2458140	Identifier	insn		2455161	0					
ANR	2458141	ShiftExpression	1 << 11		2455161	1		<<			
ANR	2458142	PrimaryExpression	1		2455161	0					
ANR	2458143	PrimaryExpression	11		2455161	1					
ANR	2458144	CompoundStatement		1023:38:16739:16739	2455161	1					
ANR	2458145	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	1029:20:16862:16886	2455161	0	True				
ANR	2458146	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2455161	0		=			
ANR	2458147	Identifier	tmp		2455161	0					
ANR	2458148	CallExpression	tcg_temp_new_i32 ( )		2455161	1					
ANR	2458149	Callee	tcg_temp_new_i32		2455161	0					
ANR	2458150	Identifier	tcg_temp_new_i32		2455161	0					
ANR	2458151	ArgumentList			2455161	1					
ANR	2458152	ExpressionStatement	"gen_aa32_ld32u ( s , tmp , addr , get_mem_index ( s ) )"	1031:20:16909:16955	2455161	1	True				
ANR	2458153	CallExpression	"gen_aa32_ld32u ( s , tmp , addr , get_mem_index ( s ) )"		2455161	0					
ANR	2458154	Callee	gen_aa32_ld32u		2455161	0					
ANR	2458155	Identifier	gen_aa32_ld32u		2455161	0					
ANR	2458156	ArgumentList	s		2455161	1					
ANR	2458157	Argument	s		2455161	0					
ANR	2458158	Identifier	s		2455161	0					
ANR	2458159	Argument	tmp		2455161	1					
ANR	2458160	Identifier	tmp		2455161	0					
ANR	2458161	Argument	addr		2455161	2					
ANR	2458162	Identifier	addr		2455161	0					
ANR	2458163	Argument	get_mem_index ( s )		2455161	3					
ANR	2458164	CallExpression	get_mem_index ( s )		2455161	0					
ANR	2458165	Callee	get_mem_index		2455161	0					
ANR	2458166	Identifier	get_mem_index		2455161	0					
ANR	2458167	ArgumentList	s		2455161	1					
ANR	2458168	Argument	s		2455161	0					
ANR	2458169	Identifier	s		2455161	0					
ANR	2458170	ElseStatement	else		2455161	0					
ANR	2458171	CompoundStatement		1035:23:17031:17031	2455161	0					
ANR	2458172	ExpressionStatement	"tmp = load_reg ( s , 14 )"	1041:20:17155:17176	2455161	0	True				
ANR	2458173	AssignmentExpression	"tmp = load_reg ( s , 14 )"		2455161	0		=			
ANR	2458174	Identifier	tmp		2455161	0					
ANR	2458175	CallExpression	"load_reg ( s , 14 )"		2455161	1					
ANR	2458176	Callee	load_reg		2455161	0					
ANR	2458177	Identifier	load_reg		2455161	0					
ANR	2458178	ArgumentList	s		2455161	1					
ANR	2458179	Argument	s		2455161	0					
ANR	2458180	Identifier	s		2455161	0					
ANR	2458181	Argument	14		2455161	1					
ANR	2458182	PrimaryExpression	14		2455161	0					
ANR	2458183	ExpressionStatement	"gen_aa32_st32 ( s , tmp , addr , get_mem_index ( s ) )"	1043:20:17199:17244	2455161	1	True				
ANR	2458184	CallExpression	"gen_aa32_st32 ( s , tmp , addr , get_mem_index ( s ) )"		2455161	0					
ANR	2458185	Callee	gen_aa32_st32		2455161	0					
ANR	2458186	Identifier	gen_aa32_st32		2455161	0					
ANR	2458187	ArgumentList	s		2455161	1					
ANR	2458188	Argument	s		2455161	0					
ANR	2458189	Identifier	s		2455161	0					
ANR	2458190	Argument	tmp		2455161	1					
ANR	2458191	Identifier	tmp		2455161	0					
ANR	2458192	Argument	addr		2455161	2					
ANR	2458193	Identifier	addr		2455161	0					
ANR	2458194	Argument	get_mem_index ( s )		2455161	3					
ANR	2458195	CallExpression	get_mem_index ( s )		2455161	0					
ANR	2458196	Callee	get_mem_index		2455161	0					
ANR	2458197	Identifier	get_mem_index		2455161	0					
ANR	2458198	ArgumentList	s		2455161	1					
ANR	2458199	Argument	s		2455161	0					
ANR	2458200	Identifier	s		2455161	0					
ANR	2458201	ExpressionStatement	tcg_temp_free_i32 ( tmp )	1045:20:17267:17289	2455161	2	True				
ANR	2458202	CallExpression	tcg_temp_free_i32 ( tmp )		2455161	0					
ANR	2458203	Callee	tcg_temp_free_i32		2455161	0					
ANR	2458204	Identifier	tcg_temp_free_i32		2455161	0					
ANR	2458205	ArgumentList	tmp		2455161	1					
ANR	2458206	Argument	tmp		2455161	0					
ANR	2458207	Identifier	tmp		2455161	0					
ANR	2458208	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , 4 )"	1049:16:17327:17358	2455161	1	True				
ANR	2458209	CallExpression	"tcg_gen_addi_i32 ( addr , addr , 4 )"		2455161	0					
ANR	2458210	Callee	tcg_gen_addi_i32		2455161	0					
ANR	2458211	Identifier	tcg_gen_addi_i32		2455161	0					
ANR	2458212	ArgumentList	addr		2455161	1					
ANR	2458213	Argument	addr		2455161	0					
ANR	2458214	Identifier	addr		2455161	0					
ANR	2458215	Argument	addr		2455161	1					
ANR	2458216	Identifier	addr		2455161	0					
ANR	2458217	Argument	4		2455161	2					
ANR	2458218	PrimaryExpression	4		2455161	0					
ANR	2458219	IfStatement	if ( ( insn & ( 1 << 11 ) ) == 0 )		2455161	26					
ANR	2458220	Condition	( insn & ( 1 << 11 ) ) == 0	1053:16:17392:17414	2455161	0	True				
ANR	2458221	EqualityExpression	( insn & ( 1 << 11 ) ) == 0		2455161	0		==			
ANR	2458222	BitAndExpression	insn & ( 1 << 11 )		2455161	0		&			
ANR	2458223	Identifier	insn		2455161	0					
ANR	2458224	ShiftExpression	1 << 11		2455161	1		<<			
ANR	2458225	PrimaryExpression	1		2455161	0					
ANR	2458226	PrimaryExpression	11		2455161	1					
ANR	2458227	PrimaryExpression	0		2455161	1					
ANR	2458228	CompoundStatement		1051:41:17351:17351	2455161	1					
ANR	2458229	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , - offset )"	1055:16:17436:17473	2455161	0	True				
ANR	2458230	CallExpression	"tcg_gen_addi_i32 ( addr , addr , - offset )"		2455161	0					
ANR	2458231	Callee	tcg_gen_addi_i32		2455161	0					
ANR	2458232	Identifier	tcg_gen_addi_i32		2455161	0					
ANR	2458233	ArgumentList	addr		2455161	1					
ANR	2458234	Argument	addr		2455161	0					
ANR	2458235	Identifier	addr		2455161	0					
ANR	2458236	Argument	addr		2455161	1					
ANR	2458237	Identifier	addr		2455161	0					
ANR	2458238	Argument	- offset		2455161	2					
ANR	2458239	UnaryOperationExpression	- offset		2455161	0					
ANR	2458240	UnaryOperator	-		2455161	0					
ANR	2458241	Identifier	offset		2455161	1					
ANR	2458242	ExpressionStatement	"store_reg ( s , 13 , addr )"	1061:12:17555:17577	2455161	27	True				
ANR	2458243	CallExpression	"store_reg ( s , 13 , addr )"		2455161	0					
ANR	2458244	Callee	store_reg		2455161	0					
ANR	2458245	Identifier	store_reg		2455161	0					
ANR	2458246	ArgumentList	s		2455161	1					
ANR	2458247	Argument	s		2455161	0					
ANR	2458248	Identifier	s		2455161	0					
ANR	2458249	Argument	13		2455161	1					
ANR	2458250	PrimaryExpression	13		2455161	0					
ANR	2458251	Argument	addr		2455161	2					
ANR	2458252	Identifier	addr		2455161	0					
ANR	2458253	IfStatement	if ( ( insn & 0x0900 ) == 0x0900 )		2455161	28					
ANR	2458254	Condition	( insn & 0x0900 ) == 0x0900	1065:16:17636:17660	2455161	0	True				
ANR	2458255	EqualityExpression	( insn & 0x0900 ) == 0x0900		2455161	0		==			
ANR	2458256	BitAndExpression	insn & 0x0900		2455161	0		&			
ANR	2458257	Identifier	insn		2455161	0					
ANR	2458258	PrimaryExpression	0x0900		2455161	1					
ANR	2458259	PrimaryExpression	0x0900		2455161	1					
ANR	2458260	CompoundStatement		1063:43:17597:17597	2455161	1					
ANR	2458261	ExpressionStatement	"store_reg_from_load ( s , 15 , tmp )"	1067:16:17682:17713	2455161	0	True				
ANR	2458262	CallExpression	"store_reg_from_load ( s , 15 , tmp )"		2455161	0					
ANR	2458263	Callee	store_reg_from_load		2455161	0					
ANR	2458264	Identifier	store_reg_from_load		2455161	0					
ANR	2458265	ArgumentList	s		2455161	1					
ANR	2458266	Argument	s		2455161	0					
ANR	2458267	Identifier	s		2455161	0					
ANR	2458268	Argument	15		2455161	1					
ANR	2458269	PrimaryExpression	15		2455161	0					
ANR	2458270	Argument	tmp		2455161	2					
ANR	2458271	Identifier	tmp		2455161	0					
ANR	2458272	BreakStatement	break ;	1071:12:17743:17748	2455161	29	True				
ANR	2458273	Label	case 1 :	1075:8:17761:17767	2455161	30	True				
ANR	2458274	Label	case 3 :	1075:16:17769:17775	2455161	31	True				
ANR	2458275	Label	case 9 :	1075:24:17777:17783	2455161	32	True				
ANR	2458276	Label	case 11 :	1075:32:17785:17792	2455161	33	True				
ANR	2458277	ExpressionStatement	rm = insn & 7	1077:12:17817:17830	2455161	34	True				
ANR	2458278	AssignmentExpression	rm = insn & 7		2455161	0		=			
ANR	2458279	Identifier	rm		2455161	0					
ANR	2458280	BitAndExpression	insn & 7		2455161	1		&			
ANR	2458281	Identifier	insn		2455161	0					
ANR	2458282	PrimaryExpression	7		2455161	1					
ANR	2458283	ExpressionStatement	"tmp = load_reg ( s , rm )"	1079:12:17845:17866	2455161	35	True				
ANR	2458284	AssignmentExpression	"tmp = load_reg ( s , rm )"		2455161	0		=			
ANR	2458285	Identifier	tmp		2455161	0					
ANR	2458286	CallExpression	"load_reg ( s , rm )"		2455161	1					
ANR	2458287	Callee	load_reg		2455161	0					
ANR	2458288	Identifier	load_reg		2455161	0					
ANR	2458289	ArgumentList	s		2455161	1					
ANR	2458290	Argument	s		2455161	0					
ANR	2458291	Identifier	s		2455161	0					
ANR	2458292	Argument	rm		2455161	1					
ANR	2458293	Identifier	rm		2455161	0					
ANR	2458294	ExpressionStatement	s -> condlabel = gen_new_label ( )	1081:12:17881:17911	2455161	36	True				
ANR	2458295	AssignmentExpression	s -> condlabel = gen_new_label ( )		2455161	0		=			
ANR	2458296	PtrMemberAccess	s -> condlabel		2455161	0					
ANR	2458297	Identifier	s		2455161	0					
ANR	2458298	Identifier	condlabel		2455161	1					
ANR	2458299	CallExpression	gen_new_label ( )		2455161	1					
ANR	2458300	Callee	gen_new_label		2455161	0					
ANR	2458301	Identifier	gen_new_label		2455161	0					
ANR	2458302	ArgumentList			2455161	1					
ANR	2458303	ExpressionStatement	s -> condjmp = 1	1083:12:17926:17940	2455161	37	True				
ANR	2458304	AssignmentExpression	s -> condjmp = 1		2455161	0		=			
ANR	2458305	PtrMemberAccess	s -> condjmp		2455161	0					
ANR	2458306	Identifier	s		2455161	0					
ANR	2458307	Identifier	condjmp		2455161	1					
ANR	2458308	PrimaryExpression	1		2455161	1					
ANR	2458309	IfStatement	if ( insn & ( 1 << 11 ) )		2455161	38					
ANR	2458310	Condition	insn & ( 1 << 11 )	1085:16:17959:17974	2455161	0	True				
ANR	2458311	BitAndExpression	insn & ( 1 << 11 )		2455161	0		&			
ANR	2458312	Identifier	insn		2455161	0					
ANR	2458313	ShiftExpression	1 << 11		2455161	1		<<			
ANR	2458314	PrimaryExpression	1		2455161	0					
ANR	2458315	PrimaryExpression	11		2455161	1					
ANR	2458316	ExpressionStatement	"tcg_gen_brcondi_i32 ( TCG_COND_EQ , tmp , 0 , s -> condlabel )"	1087:16:17994:18048	2455161	1	True				
ANR	2458317	CallExpression	"tcg_gen_brcondi_i32 ( TCG_COND_EQ , tmp , 0 , s -> condlabel )"		2455161	0					
ANR	2458318	Callee	tcg_gen_brcondi_i32		2455161	0					
ANR	2458319	Identifier	tcg_gen_brcondi_i32		2455161	0					
ANR	2458320	ArgumentList	TCG_COND_EQ		2455161	1					
ANR	2458321	Argument	TCG_COND_EQ		2455161	0					
ANR	2458322	Identifier	TCG_COND_EQ		2455161	0					
ANR	2458323	Argument	tmp		2455161	1					
ANR	2458324	Identifier	tmp		2455161	0					
ANR	2458325	Argument	0		2455161	2					
ANR	2458326	PrimaryExpression	0		2455161	0					
ANR	2458327	Argument	s -> condlabel		2455161	3					
ANR	2458328	PtrMemberAccess	s -> condlabel		2455161	0					
ANR	2458329	Identifier	s		2455161	0					
ANR	2458330	Identifier	condlabel		2455161	1					
ANR	2458331	ElseStatement	else		2455161	0					
ANR	2458332	ExpressionStatement	"tcg_gen_brcondi_i32 ( TCG_COND_NE , tmp , 0 , s -> condlabel )"	1091:16:18085:18139	2455161	0	True				
ANR	2458333	CallExpression	"tcg_gen_brcondi_i32 ( TCG_COND_NE , tmp , 0 , s -> condlabel )"		2455161	0					
ANR	2458334	Callee	tcg_gen_brcondi_i32		2455161	0					
ANR	2458335	Identifier	tcg_gen_brcondi_i32		2455161	0					
ANR	2458336	ArgumentList	TCG_COND_NE		2455161	1					
ANR	2458337	Argument	TCG_COND_NE		2455161	0					
ANR	2458338	Identifier	TCG_COND_NE		2455161	0					
ANR	2458339	Argument	tmp		2455161	1					
ANR	2458340	Identifier	tmp		2455161	0					
ANR	2458341	Argument	0		2455161	2					
ANR	2458342	PrimaryExpression	0		2455161	0					
ANR	2458343	Argument	s -> condlabel		2455161	3					
ANR	2458344	PtrMemberAccess	s -> condlabel		2455161	0					
ANR	2458345	Identifier	s		2455161	0					
ANR	2458346	Identifier	condlabel		2455161	1					
ANR	2458347	ExpressionStatement	tcg_temp_free_i32 ( tmp )	1093:12:18154:18176	2455161	39	True				
ANR	2458348	CallExpression	tcg_temp_free_i32 ( tmp )		2455161	0					
ANR	2458349	Callee	tcg_temp_free_i32		2455161	0					
ANR	2458350	Identifier	tcg_temp_free_i32		2455161	0					
ANR	2458351	ArgumentList	tmp		2455161	1					
ANR	2458352	Argument	tmp		2455161	0					
ANR	2458353	Identifier	tmp		2455161	0					
ANR	2458354	ExpressionStatement	offset = ( ( insn & 0xf8 ) >> 2 ) | ( insn & 0x200 ) >> 3	1095:12:18191:18242	2455161	40	True				
ANR	2458355	AssignmentExpression	offset = ( ( insn & 0xf8 ) >> 2 ) | ( insn & 0x200 ) >> 3		2455161	0		=			
ANR	2458356	Identifier	offset		2455161	0					
ANR	2458357	InclusiveOrExpression	( ( insn & 0xf8 ) >> 2 ) | ( insn & 0x200 ) >> 3		2455161	1		|			
ANR	2458358	ShiftExpression	( insn & 0xf8 ) >> 2		2455161	0		>>			
ANR	2458359	BitAndExpression	insn & 0xf8		2455161	0		&			
ANR	2458360	Identifier	insn		2455161	0					
ANR	2458361	PrimaryExpression	0xf8		2455161	1					
ANR	2458362	PrimaryExpression	2		2455161	1					
ANR	2458363	ShiftExpression	( insn & 0x200 ) >> 3		2455161	1		>>			
ANR	2458364	BitAndExpression	insn & 0x200		2455161	0		&			
ANR	2458365	Identifier	insn		2455161	0					
ANR	2458366	PrimaryExpression	0x200		2455161	1					
ANR	2458367	PrimaryExpression	3		2455161	1					
ANR	2458368	ExpressionStatement	val = ( uint32_t ) s -> pc + 2	1097:12:18257:18282	2455161	41	True				
ANR	2458369	AssignmentExpression	val = ( uint32_t ) s -> pc + 2		2455161	0		=			
ANR	2458370	Identifier	val		2455161	0					
ANR	2458371	AdditiveExpression	( uint32_t ) s -> pc + 2		2455161	1		+			
ANR	2458372	CastExpression	( uint32_t ) s -> pc		2455161	0					
ANR	2458373	CastTarget	uint32_t		2455161	0					
ANR	2458374	PtrMemberAccess	s -> pc		2455161	1					
ANR	2458375	Identifier	s		2455161	0					
ANR	2458376	Identifier	pc		2455161	1					
ANR	2458377	PrimaryExpression	2		2455161	1					
ANR	2458378	ExpressionStatement	val += offset	1099:12:18297:18310	2455161	42	True				
ANR	2458379	AssignmentExpression	val += offset		2455161	0		+=			
ANR	2458380	Identifier	val		2455161	0					
ANR	2458381	Identifier	offset		2455161	1					
ANR	2458382	ExpressionStatement	"gen_jmp ( s , val )"	1101:12:18325:18340	2455161	43	True				
ANR	2458383	CallExpression	"gen_jmp ( s , val )"		2455161	0					
ANR	2458384	Callee	gen_jmp		2455161	0					
ANR	2458385	Identifier	gen_jmp		2455161	0					
ANR	2458386	ArgumentList	s		2455161	1					
ANR	2458387	Argument	s		2455161	0					
ANR	2458388	Identifier	s		2455161	0					
ANR	2458389	Argument	val		2455161	1					
ANR	2458390	Identifier	val		2455161	0					
ANR	2458391	BreakStatement	break ;	1103:12:18355:18360	2455161	44	True				
ANR	2458392	Label	case 15 :	1107:8:18373:18380	2455161	45	True				
ANR	2458393	IfStatement	if ( ( insn & 0xf ) == 0 )		2455161	46					
ANR	2458394	Condition	( insn & 0xf ) == 0	1109:16:18420:18436	2455161	0	True				
ANR	2458395	EqualityExpression	( insn & 0xf ) == 0		2455161	0		==			
ANR	2458396	BitAndExpression	insn & 0xf		2455161	0		&			
ANR	2458397	Identifier	insn		2455161	0					
ANR	2458398	PrimaryExpression	0xf		2455161	1					
ANR	2458399	PrimaryExpression	0		2455161	1					
ANR	2458400	CompoundStatement		1107:35:18373:18373	2455161	1					
ANR	2458401	ExpressionStatement	"gen_nop_hint ( s , ( insn >> 4 ) & 0xf )"	1111:16:18458:18492	2455161	0	True				
ANR	2458402	CallExpression	"gen_nop_hint ( s , ( insn >> 4 ) & 0xf )"		2455161	0					
ANR	2458403	Callee	gen_nop_hint		2455161	0					
ANR	2458404	Identifier	gen_nop_hint		2455161	0					
ANR	2458405	ArgumentList	s		2455161	1					
ANR	2458406	Argument	s		2455161	0					
ANR	2458407	Identifier	s		2455161	0					
ANR	2458408	Argument	( insn >> 4 ) & 0xf		2455161	1					
ANR	2458409	BitAndExpression	( insn >> 4 ) & 0xf		2455161	0		&			
ANR	2458410	ShiftExpression	insn >> 4		2455161	0		>>			
ANR	2458411	Identifier	insn		2455161	0					
ANR	2458412	PrimaryExpression	4		2455161	1					
ANR	2458413	PrimaryExpression	0xf		2455161	1					
ANR	2458414	BreakStatement	break ;	1113:16:18511:18516	2455161	1	True				
ANR	2458415	ExpressionStatement	s -> condexec_cond = ( insn >> 4 ) & 0xe	1119:12:18575:18611	2455161	47	True				
ANR	2458416	AssignmentExpression	s -> condexec_cond = ( insn >> 4 ) & 0xe		2455161	0		=			
ANR	2458417	PtrMemberAccess	s -> condexec_cond		2455161	0					
ANR	2458418	Identifier	s		2455161	0					
ANR	2458419	Identifier	condexec_cond		2455161	1					
ANR	2458420	BitAndExpression	( insn >> 4 ) & 0xe		2455161	1		&			
ANR	2458421	ShiftExpression	insn >> 4		2455161	0		>>			
ANR	2458422	Identifier	insn		2455161	0					
ANR	2458423	PrimaryExpression	4		2455161	1					
ANR	2458424	PrimaryExpression	0xe		2455161	1					
ANR	2458425	ExpressionStatement	s -> condexec_mask = insn & 0x1f	1121:12:18626:18656	2455161	48	True				
ANR	2458426	AssignmentExpression	s -> condexec_mask = insn & 0x1f		2455161	0		=			
ANR	2458427	PtrMemberAccess	s -> condexec_mask		2455161	0					
ANR	2458428	Identifier	s		2455161	0					
ANR	2458429	Identifier	condexec_mask		2455161	1					
ANR	2458430	BitAndExpression	insn & 0x1f		2455161	1		&			
ANR	2458431	Identifier	insn		2455161	0					
ANR	2458432	PrimaryExpression	0x1f		2455161	1					
ANR	2458433	BreakStatement	break ;	1125:12:18749:18754	2455161	49	True				
ANR	2458434	Label	case 0xe :	1129:8:18767:18775	2455161	50	True				
ANR	2458435	CompoundStatement		1131:12:18746:18778	2455161	51					
ANR	2458436	IdentifierDeclStatement	"int imm8 = extract32 ( insn , 0 , 8 ) ;"	1133:12:18812:18844	2455161	0	True				
ANR	2458437	IdentifierDecl	"imm8 = extract32 ( insn , 0 , 8 )"		2455161	0					
ANR	2458438	IdentifierDeclType	int		2455161	0					
ANR	2458439	Identifier	imm8		2455161	1					
ANR	2458440	AssignmentExpression	"imm8 = extract32 ( insn , 0 , 8 )"		2455161	2		=			
ANR	2458441	Identifier	imm8		2455161	0					
ANR	2458442	CallExpression	"extract32 ( insn , 0 , 8 )"		2455161	1					
ANR	2458443	Callee	extract32		2455161	0					
ANR	2458444	Identifier	extract32		2455161	0					
ANR	2458445	ArgumentList	insn		2455161	1					
ANR	2458446	Argument	insn		2455161	0					
ANR	2458447	Identifier	insn		2455161	0					
ANR	2458448	Argument	0		2455161	1					
ANR	2458449	PrimaryExpression	0		2455161	0					
ANR	2458450	Argument	8		2455161	2					
ANR	2458451	PrimaryExpression	8		2455161	0					
ANR	2458452	ExpressionStatement	ARCH ( 5 )	1135:12:18859:18866	2455161	1	True				
ANR	2458453	CallExpression	ARCH ( 5 )		2455161	0					
ANR	2458454	Callee	ARCH		2455161	0					
ANR	2458455	Identifier	ARCH		2455161	0					
ANR	2458456	ArgumentList	5		2455161	1					
ANR	2458457	Argument	5		2455161	0					
ANR	2458458	PrimaryExpression	5		2455161	0					
ANR	2458459	ExpressionStatement	"gen_exception_insn ( s , 2 , EXCP_BKPT , syn_aa32_bkpt ( imm8 , true ) , default_exception_el ( s ) )"	1137:12:18881:19000	2455161	2	True				
ANR	2458460	CallExpression	"gen_exception_insn ( s , 2 , EXCP_BKPT , syn_aa32_bkpt ( imm8 , true ) , default_exception_el ( s ) )"		2455161	0					
ANR	2458461	Callee	gen_exception_insn		2455161	0					
ANR	2458462	Identifier	gen_exception_insn		2455161	0					
ANR	2458463	ArgumentList	s		2455161	1					
ANR	2458464	Argument	s		2455161	0					
ANR	2458465	Identifier	s		2455161	0					
ANR	2458466	Argument	2		2455161	1					
ANR	2458467	PrimaryExpression	2		2455161	0					
ANR	2458468	Argument	EXCP_BKPT		2455161	2					
ANR	2458469	Identifier	EXCP_BKPT		2455161	0					
ANR	2458470	Argument	"syn_aa32_bkpt ( imm8 , true )"		2455161	3					
ANR	2458471	CallExpression	"syn_aa32_bkpt ( imm8 , true )"		2455161	0					
ANR	2458472	Callee	syn_aa32_bkpt		2455161	0					
ANR	2458473	Identifier	syn_aa32_bkpt		2455161	0					
ANR	2458474	ArgumentList	imm8		2455161	1					
ANR	2458475	Argument	imm8		2455161	0					
ANR	2458476	Identifier	imm8		2455161	0					
ANR	2458477	Argument	true		2455161	1					
ANR	2458478	Identifier	true		2455161	0					
ANR	2458479	Argument	default_exception_el ( s )		2455161	4					
ANR	2458480	CallExpression	default_exception_el ( s )		2455161	0					
ANR	2458481	Callee	default_exception_el		2455161	0					
ANR	2458482	Identifier	default_exception_el		2455161	0					
ANR	2458483	ArgumentList	s		2455161	1					
ANR	2458484	Argument	s		2455161	0					
ANR	2458485	Identifier	s		2455161	0					
ANR	2458486	BreakStatement	break ;	1141:12:19015:19020	2455161	3	True				
ANR	2458487	Label	case 0xa :	1147:8:19044:19052	2455161	52	True				
ANR	2458488	CompoundStatement		1149:12:19031:19062	2455161	53					
ANR	2458489	IdentifierDeclStatement	"int op1 = extract32 ( insn , 6 , 2 ) ;"	1151:12:19097:19128	2455161	0	True				
ANR	2458490	IdentifierDecl	"op1 = extract32 ( insn , 6 , 2 )"		2455161	0					
ANR	2458491	IdentifierDeclType	int		2455161	0					
ANR	2458492	Identifier	op1		2455161	1					
ANR	2458493	AssignmentExpression	"op1 = extract32 ( insn , 6 , 2 )"		2455161	2		=			
ANR	2458494	Identifier	op1		2455161	0					
ANR	2458495	CallExpression	"extract32 ( insn , 6 , 2 )"		2455161	1					
ANR	2458496	Callee	extract32		2455161	0					
ANR	2458497	Identifier	extract32		2455161	0					
ANR	2458498	ArgumentList	insn		2455161	1					
ANR	2458499	Argument	insn		2455161	0					
ANR	2458500	Identifier	insn		2455161	0					
ANR	2458501	Argument	6		2455161	1					
ANR	2458502	PrimaryExpression	6		2455161	0					
ANR	2458503	Argument	2		2455161	2					
ANR	2458504	PrimaryExpression	2		2455161	0					
ANR	2458505	IfStatement	if ( op1 == 2 )		2455161	1					
ANR	2458506	Condition	op1 == 2	1155:16:19149:19156	2455161	0	True				
ANR	2458507	EqualityExpression	op1 == 2		2455161	0		==			
ANR	2458508	Identifier	op1		2455161	0					
ANR	2458509	PrimaryExpression	2		2455161	1					
ANR	2458510	CompoundStatement		1157:16:19139:19171	2455161	1					
ANR	2458511	IdentifierDeclStatement	"int imm6 = extract32 ( insn , 0 , 6 ) ;"	1159:16:19205:19237	2455161	0	True				
ANR	2458512	IdentifierDecl	"imm6 = extract32 ( insn , 0 , 6 )"		2455161	0					
ANR	2458513	IdentifierDeclType	int		2455161	0					
ANR	2458514	Identifier	imm6		2455161	1					
ANR	2458515	AssignmentExpression	"imm6 = extract32 ( insn , 0 , 6 )"		2455161	2		=			
ANR	2458516	Identifier	imm6		2455161	0					
ANR	2458517	CallExpression	"extract32 ( insn , 0 , 6 )"		2455161	1					
ANR	2458518	Callee	extract32		2455161	0					
ANR	2458519	Identifier	extract32		2455161	0					
ANR	2458520	ArgumentList	insn		2455161	1					
ANR	2458521	Argument	insn		2455161	0					
ANR	2458522	Identifier	insn		2455161	0					
ANR	2458523	Argument	0		2455161	1					
ANR	2458524	PrimaryExpression	0		2455161	0					
ANR	2458525	Argument	6		2455161	2					
ANR	2458526	PrimaryExpression	6		2455161	0					
ANR	2458527	ExpressionStatement	"gen_hlt ( s , imm6 )"	1163:16:19258:19274	2455161	1	True				
ANR	2458528	CallExpression	"gen_hlt ( s , imm6 )"		2455161	0					
ANR	2458529	Callee	gen_hlt		2455161	0					
ANR	2458530	Identifier	gen_hlt		2455161	0					
ANR	2458531	ArgumentList	s		2455161	1					
ANR	2458532	Argument	s		2455161	0					
ANR	2458533	Identifier	s		2455161	0					
ANR	2458534	Argument	imm6		2455161	1					
ANR	2458535	Identifier	imm6		2455161	0					
ANR	2458536	BreakStatement	break ;	1165:16:19293:19298	2455161	2	True				
ANR	2458537	ExpressionStatement	ARCH ( 6 )	1173:12:19371:19378	2455161	2	True				
ANR	2458538	CallExpression	ARCH ( 6 )		2455161	0					
ANR	2458539	Callee	ARCH		2455161	0					
ANR	2458540	Identifier	ARCH		2455161	0					
ANR	2458541	ArgumentList	6		2455161	1					
ANR	2458542	Argument	6		2455161	0					
ANR	2458543	PrimaryExpression	6		2455161	0					
ANR	2458544	ExpressionStatement	rn = ( insn >> 3 ) & 0x7	1175:12:19393:19415	2455161	3	True				
ANR	2458545	AssignmentExpression	rn = ( insn >> 3 ) & 0x7		2455161	0		=			
ANR	2458546	Identifier	rn		2455161	0					
ANR	2458547	BitAndExpression	( insn >> 3 ) & 0x7		2455161	1		&			
ANR	2458548	ShiftExpression	insn >> 3		2455161	0		>>			
ANR	2458549	Identifier	insn		2455161	0					
ANR	2458550	PrimaryExpression	3		2455161	1					
ANR	2458551	PrimaryExpression	0x7		2455161	1					
ANR	2458552	ExpressionStatement	rd = insn & 0x7	1177:12:19430:19445	2455161	4	True				
ANR	2458553	AssignmentExpression	rd = insn & 0x7		2455161	0		=			
ANR	2458554	Identifier	rd		2455161	0					
ANR	2458555	BitAndExpression	insn & 0x7		2455161	1		&			
ANR	2458556	Identifier	insn		2455161	0					
ANR	2458557	PrimaryExpression	0x7		2455161	1					
ANR	2458558	ExpressionStatement	"tmp = load_reg ( s , rn )"	1179:12:19460:19481	2455161	5	True				
ANR	2458559	AssignmentExpression	"tmp = load_reg ( s , rn )"		2455161	0		=			
ANR	2458560	Identifier	tmp		2455161	0					
ANR	2458561	CallExpression	"load_reg ( s , rn )"		2455161	1					
ANR	2458562	Callee	load_reg		2455161	0					
ANR	2458563	Identifier	load_reg		2455161	0					
ANR	2458564	ArgumentList	s		2455161	1					
ANR	2458565	Argument	s		2455161	0					
ANR	2458566	Identifier	s		2455161	0					
ANR	2458567	Argument	rn		2455161	1					
ANR	2458568	Identifier	rn		2455161	0					
ANR	2458569	SwitchStatement	switch ( op1 )		2455161	6					
ANR	2458570	Condition	op1	1181:20:19504:19506	2455161	0	True				
ANR	2458571	Identifier	op1		2455161	0					
ANR	2458572	CompoundStatement		1179:25:19443:19443	2455161	1					
ANR	2458573	Label	case 0 :	1183:12:19524:19530	2455161	0	True				
ANR	2458574	ExpressionStatement	"tcg_gen_bswap32_i32 ( tmp , tmp )"	1183:20:19532:19561	2455161	1	True				
ANR	2458575	CallExpression	"tcg_gen_bswap32_i32 ( tmp , tmp )"		2455161	0					
ANR	2458576	Callee	tcg_gen_bswap32_i32		2455161	0					
ANR	2458577	Identifier	tcg_gen_bswap32_i32		2455161	0					
ANR	2458578	ArgumentList	tmp		2455161	1					
ANR	2458579	Argument	tmp		2455161	0					
ANR	2458580	Identifier	tmp		2455161	0					
ANR	2458581	Argument	tmp		2455161	1					
ANR	2458582	Identifier	tmp		2455161	0					
ANR	2458583	BreakStatement	break ;	1183:51:19563:19568	2455161	2	True				
ANR	2458584	Label	case 1 :	1185:12:19583:19589	2455161	3	True				
ANR	2458585	ExpressionStatement	gen_rev16 ( tmp )	1185:20:19591:19605	2455161	4	True				
ANR	2458586	CallExpression	gen_rev16 ( tmp )		2455161	0					
ANR	2458587	Callee	gen_rev16		2455161	0					
ANR	2458588	Identifier	gen_rev16		2455161	0					
ANR	2458589	ArgumentList	tmp		2455161	1					
ANR	2458590	Argument	tmp		2455161	0					
ANR	2458591	Identifier	tmp		2455161	0					
ANR	2458592	BreakStatement	break ;	1185:36:19607:19612	2455161	5	True				
ANR	2458593	Label	case 3 :	1187:12:19627:19633	2455161	6	True				
ANR	2458594	ExpressionStatement	gen_revsh ( tmp )	1187:20:19635:19649	2455161	7	True				
ANR	2458595	CallExpression	gen_revsh ( tmp )		2455161	0					
ANR	2458596	Callee	gen_revsh		2455161	0					
ANR	2458597	Identifier	gen_revsh		2455161	0					
ANR	2458598	ArgumentList	tmp		2455161	1					
ANR	2458599	Argument	tmp		2455161	0					
ANR	2458600	Identifier	tmp		2455161	0					
ANR	2458601	BreakStatement	break ;	1187:36:19651:19656	2455161	8	True				
ANR	2458602	Label	default :	1189:12:19671:19678	2455161	9	True				
ANR	2458603	Identifier	default		2455161	0					
ANR	2458604	ExpressionStatement	g_assert_not_reached ( )	1191:16:19697:19719	2455161	10	True				
ANR	2458605	CallExpression	g_assert_not_reached ( )		2455161	0					
ANR	2458606	Callee	g_assert_not_reached		2455161	0					
ANR	2458607	Identifier	g_assert_not_reached		2455161	0					
ANR	2458608	ArgumentList			2455161	1					
ANR	2458609	ExpressionStatement	"store_reg ( s , rd , tmp )"	1195:12:19749:19770	2455161	7	True				
ANR	2458610	CallExpression	"store_reg ( s , rd , tmp )"		2455161	0					
ANR	2458611	Callee	store_reg		2455161	0					
ANR	2458612	Identifier	store_reg		2455161	0					
ANR	2458613	ArgumentList	s		2455161	1					
ANR	2458614	Argument	s		2455161	0					
ANR	2458615	Identifier	s		2455161	0					
ANR	2458616	Argument	rd		2455161	1					
ANR	2458617	Identifier	rd		2455161	0					
ANR	2458618	Argument	tmp		2455161	2					
ANR	2458619	Identifier	tmp		2455161	0					
ANR	2458620	BreakStatement	break ;	1197:12:19785:19790	2455161	8	True				
ANR	2458621	Label	case 6 :	1203:8:19814:19820	2455161	54	True				
ANR	2458622	SwitchStatement	switch ( ( insn >> 5 ) & 7 )		2455161	55					
ANR	2458623	Condition	( insn >> 5 ) & 7	1205:20:19843:19857	2455161	0	True				
ANR	2458624	BitAndExpression	( insn >> 5 ) & 7		2455161	0		&			
ANR	2458625	ShiftExpression	insn >> 5		2455161	0		>>			
ANR	2458626	Identifier	insn		2455161	0					
ANR	2458627	PrimaryExpression	5		2455161	1					
ANR	2458628	PrimaryExpression	7		2455161	1					
ANR	2458629	CompoundStatement		1203:37:19794:19794	2455161	1					
ANR	2458630	Label	case 2 :	1207:12:19875:19881	2455161	0	True				
ANR	2458631	ExpressionStatement	ARCH ( 6 )	1211:16:19930:19937	2455161	1	True				
ANR	2458632	CallExpression	ARCH ( 6 )		2455161	0					
ANR	2458633	Callee	ARCH		2455161	0					
ANR	2458634	Identifier	ARCH		2455161	0					
ANR	2458635	ArgumentList	6		2455161	1					
ANR	2458636	Argument	6		2455161	0					
ANR	2458637	PrimaryExpression	6		2455161	0					
ANR	2458638	IfStatement	if ( ( ( insn >> 3 ) & 1 ) != ! ! ( s -> be_data == MO_BE ) )		2455161	2					
ANR	2458639	Condition	( ( insn >> 3 ) & 1 ) != ! ! ( s -> be_data == MO_BE )	1213:20:19960:20003	2455161	0	True				
ANR	2458640	EqualityExpression	( ( insn >> 3 ) & 1 ) != ! ! ( s -> be_data == MO_BE )		2455161	0		!=			
ANR	2458641	BitAndExpression	( insn >> 3 ) & 1		2455161	0		&			
ANR	2458642	ShiftExpression	insn >> 3		2455161	0		>>			
ANR	2458643	Identifier	insn		2455161	0					
ANR	2458644	PrimaryExpression	3		2455161	1					
ANR	2458645	PrimaryExpression	1		2455161	1					
ANR	2458646	UnaryOperationExpression	! ! ( s -> be_data == MO_BE )		2455161	1					
ANR	2458647	UnaryOperator	!		2455161	0					
ANR	2458648	UnaryOperationExpression	! ( s -> be_data == MO_BE )		2455161	1					
ANR	2458649	UnaryOperator	!		2455161	0					
ANR	2458650	EqualityExpression	s -> be_data == MO_BE		2455161	1		==			
ANR	2458651	PtrMemberAccess	s -> be_data		2455161	0					
ANR	2458652	Identifier	s		2455161	0					
ANR	2458653	Identifier	be_data		2455161	1					
ANR	2458654	Identifier	MO_BE		2455161	1					
ANR	2458655	CompoundStatement		1211:66:19940:19940	2455161	1					
ANR	2458656	ExpressionStatement	gen_helper_setend ( cpu_env )	1215:20:20029:20055	2455161	0	True				
ANR	2458657	CallExpression	gen_helper_setend ( cpu_env )		2455161	0					
ANR	2458658	Callee	gen_helper_setend		2455161	0					
ANR	2458659	Identifier	gen_helper_setend		2455161	0					
ANR	2458660	ArgumentList	cpu_env		2455161	1					
ANR	2458661	Argument	cpu_env		2455161	0					
ANR	2458662	Identifier	cpu_env		2455161	0					
ANR	2458663	ExpressionStatement	s -> is_jmp = DISAS_UPDATE	1217:20:20078:20102	2455161	1	True				
ANR	2458664	AssignmentExpression	s -> is_jmp = DISAS_UPDATE		2455161	0		=			
ANR	2458665	PtrMemberAccess	s -> is_jmp		2455161	0					
ANR	2458666	Identifier	s		2455161	0					
ANR	2458667	Identifier	is_jmp		2455161	1					
ANR	2458668	Identifier	DISAS_UPDATE		2455161	1					
ANR	2458669	BreakStatement	break ;	1221:16:20140:20145	2455161	3	True				
ANR	2458670	Label	case 3 :	1223:12:20160:20166	2455161	4	True				
ANR	2458671	ExpressionStatement	ARCH ( 6 )	1227:16:20212:20219	2455161	5	True				
ANR	2458672	CallExpression	ARCH ( 6 )		2455161	0					
ANR	2458673	Callee	ARCH		2455161	0					
ANR	2458674	Identifier	ARCH		2455161	0					
ANR	2458675	ArgumentList	6		2455161	1					
ANR	2458676	Argument	6		2455161	0					
ANR	2458677	PrimaryExpression	6		2455161	0					
ANR	2458678	IfStatement	if ( IS_USER ( s ) )		2455161	6					
ANR	2458679	Condition	IS_USER ( s )	1229:20:20242:20251	2455161	0	True				
ANR	2458680	CallExpression	IS_USER ( s )		2455161	0					
ANR	2458681	Callee	IS_USER		2455161	0					
ANR	2458682	Identifier	IS_USER		2455161	0					
ANR	2458683	ArgumentList	s		2455161	1					
ANR	2458684	Argument	s		2455161	0					
ANR	2458685	Identifier	s		2455161	0					
ANR	2458686	CompoundStatement		1227:32:20188:20188	2455161	1					
ANR	2458687	BreakStatement	break ;	1231:20:20277:20282	2455161	0	True				
ANR	2458688	IfStatement	"if ( arm_dc_feature ( s , ARM_FEATURE_M ) )"		2455161	7					
ANR	2458689	Condition	"arm_dc_feature ( s , ARM_FEATURE_M )"	1235:20:20324:20355	2455161	0	True				
ANR	2458690	CallExpression	"arm_dc_feature ( s , ARM_FEATURE_M )"		2455161	0					
ANR	2458691	Callee	arm_dc_feature		2455161	0					
ANR	2458692	Identifier	arm_dc_feature		2455161	0					
ANR	2458693	ArgumentList	s		2455161	1					
ANR	2458694	Argument	s		2455161	0					
ANR	2458695	Identifier	s		2455161	0					
ANR	2458696	Argument	ARM_FEATURE_M		2455161	1					
ANR	2458697	Identifier	ARM_FEATURE_M		2455161	0					
ANR	2458698	CompoundStatement		1233:54:20292:20292	2455161	1					
ANR	2458699	ExpressionStatement	tmp = tcg_const_i32 ( ( insn & ( 1 << 4 ) ) != 0 )	1237:20:20381:20424	2455161	0	True				
ANR	2458700	AssignmentExpression	tmp = tcg_const_i32 ( ( insn & ( 1 << 4 ) ) != 0 )		2455161	0		=			
ANR	2458701	Identifier	tmp		2455161	0					
ANR	2458702	CallExpression	tcg_const_i32 ( ( insn & ( 1 << 4 ) ) != 0 )		2455161	1					
ANR	2458703	Callee	tcg_const_i32		2455161	0					
ANR	2458704	Identifier	tcg_const_i32		2455161	0					
ANR	2458705	ArgumentList	( insn & ( 1 << 4 ) ) != 0		2455161	1					
ANR	2458706	Argument	( insn & ( 1 << 4 ) ) != 0		2455161	0					
ANR	2458707	EqualityExpression	( insn & ( 1 << 4 ) ) != 0		2455161	0		!=			
ANR	2458708	BitAndExpression	insn & ( 1 << 4 )		2455161	0		&			
ANR	2458709	Identifier	insn		2455161	0					
ANR	2458710	ShiftExpression	1 << 4		2455161	1		<<			
ANR	2458711	PrimaryExpression	1		2455161	0					
ANR	2458712	PrimaryExpression	4		2455161	1					
ANR	2458713	PrimaryExpression	0		2455161	1					
ANR	2458714	IfStatement	if ( insn & 1 )		2455161	1					
ANR	2458715	Condition	insn & 1	1241:24:20488:20495	2455161	0	True				
ANR	2458716	BitAndExpression	insn & 1		2455161	0		&			
ANR	2458717	Identifier	insn		2455161	0					
ANR	2458718	PrimaryExpression	1		2455161	1					
ANR	2458719	CompoundStatement		1239:34:20432:20432	2455161	1					
ANR	2458720	ExpressionStatement	addr = tcg_const_i32 ( 19 )	1243:24:20525:20549	2455161	0	True				
ANR	2458721	AssignmentExpression	addr = tcg_const_i32 ( 19 )		2455161	0		=			
ANR	2458722	Identifier	addr		2455161	0					
ANR	2458723	CallExpression	tcg_const_i32 ( 19 )		2455161	1					
ANR	2458724	Callee	tcg_const_i32		2455161	0					
ANR	2458725	Identifier	tcg_const_i32		2455161	0					
ANR	2458726	ArgumentList	19		2455161	1					
ANR	2458727	Argument	19		2455161	0					
ANR	2458728	PrimaryExpression	19		2455161	0					
ANR	2458729	ExpressionStatement	"gen_helper_v7m_msr ( cpu_env , addr , tmp )"	1245:24:20576:20614	2455161	1	True				
ANR	2458730	CallExpression	"gen_helper_v7m_msr ( cpu_env , addr , tmp )"		2455161	0					
ANR	2458731	Callee	gen_helper_v7m_msr		2455161	0					
ANR	2458732	Identifier	gen_helper_v7m_msr		2455161	0					
ANR	2458733	ArgumentList	cpu_env		2455161	1					
ANR	2458734	Argument	cpu_env		2455161	0					
ANR	2458735	Identifier	cpu_env		2455161	0					
ANR	2458736	Argument	addr		2455161	1					
ANR	2458737	Identifier	addr		2455161	0					
ANR	2458738	Argument	tmp		2455161	2					
ANR	2458739	Identifier	tmp		2455161	0					
ANR	2458740	ExpressionStatement	tcg_temp_free_i32 ( addr )	1247:24:20641:20664	2455161	2	True				
ANR	2458741	CallExpression	tcg_temp_free_i32 ( addr )		2455161	0					
ANR	2458742	Callee	tcg_temp_free_i32		2455161	0					
ANR	2458743	Identifier	tcg_temp_free_i32		2455161	0					
ANR	2458744	ArgumentList	addr		2455161	1					
ANR	2458745	Argument	addr		2455161	0					
ANR	2458746	Identifier	addr		2455161	0					
ANR	2458747	IfStatement	if ( insn & 2 )		2455161	2					
ANR	2458748	Condition	insn & 2	1253:24:20749:20756	2455161	0	True				
ANR	2458749	BitAndExpression	insn & 2		2455161	0		&			
ANR	2458750	Identifier	insn		2455161	0					
ANR	2458751	PrimaryExpression	2		2455161	1					
ANR	2458752	CompoundStatement		1251:34:20693:20693	2455161	1					
ANR	2458753	ExpressionStatement	addr = tcg_const_i32 ( 16 )	1255:24:20786:20810	2455161	0	True				
ANR	2458754	AssignmentExpression	addr = tcg_const_i32 ( 16 )		2455161	0		=			
ANR	2458755	Identifier	addr		2455161	0					
ANR	2458756	CallExpression	tcg_const_i32 ( 16 )		2455161	1					
ANR	2458757	Callee	tcg_const_i32		2455161	0					
ANR	2458758	Identifier	tcg_const_i32		2455161	0					
ANR	2458759	ArgumentList	16		2455161	1					
ANR	2458760	Argument	16		2455161	0					
ANR	2458761	PrimaryExpression	16		2455161	0					
ANR	2458762	ExpressionStatement	"gen_helper_v7m_msr ( cpu_env , addr , tmp )"	1257:24:20837:20875	2455161	1	True				
ANR	2458763	CallExpression	"gen_helper_v7m_msr ( cpu_env , addr , tmp )"		2455161	0					
ANR	2458764	Callee	gen_helper_v7m_msr		2455161	0					
ANR	2458765	Identifier	gen_helper_v7m_msr		2455161	0					
ANR	2458766	ArgumentList	cpu_env		2455161	1					
ANR	2458767	Argument	cpu_env		2455161	0					
ANR	2458768	Identifier	cpu_env		2455161	0					
ANR	2458769	Argument	addr		2455161	1					
ANR	2458770	Identifier	addr		2455161	0					
ANR	2458771	Argument	tmp		2455161	2					
ANR	2458772	Identifier	tmp		2455161	0					
ANR	2458773	ExpressionStatement	tcg_temp_free_i32 ( addr )	1259:24:20902:20925	2455161	2	True				
ANR	2458774	CallExpression	tcg_temp_free_i32 ( addr )		2455161	0					
ANR	2458775	Callee	tcg_temp_free_i32		2455161	0					
ANR	2458776	Identifier	tcg_temp_free_i32		2455161	0					
ANR	2458777	ArgumentList	addr		2455161	1					
ANR	2458778	Argument	addr		2455161	0					
ANR	2458779	Identifier	addr		2455161	0					
ANR	2458780	ExpressionStatement	tcg_temp_free_i32 ( tmp )	1263:20:20971:20993	2455161	3	True				
ANR	2458781	CallExpression	tcg_temp_free_i32 ( tmp )		2455161	0					
ANR	2458782	Callee	tcg_temp_free_i32		2455161	0					
ANR	2458783	Identifier	tcg_temp_free_i32		2455161	0					
ANR	2458784	ArgumentList	tmp		2455161	1					
ANR	2458785	Argument	tmp		2455161	0					
ANR	2458786	Identifier	tmp		2455161	0					
ANR	2458787	ExpressionStatement	gen_lookup_tb ( s )	1265:20:21016:21032	2455161	4	True				
ANR	2458788	CallExpression	gen_lookup_tb ( s )		2455161	0					
ANR	2458789	Callee	gen_lookup_tb		2455161	0					
ANR	2458790	Identifier	gen_lookup_tb		2455161	0					
ANR	2458791	ArgumentList	s		2455161	1					
ANR	2458792	Argument	s		2455161	0					
ANR	2458793	Identifier	s		2455161	0					
ANR	2458794	ElseStatement	else		2455161	0					
ANR	2458795	CompoundStatement		1265:23:20992:20992	2455161	0					
ANR	2458796	IfStatement	if ( insn & ( 1 << 4 ) )		2455161	0					
ANR	2458797	Condition	insn & ( 1 << 4 )	1269:24:21085:21099	2455161	0	True				
ANR	2458798	BitAndExpression	insn & ( 1 << 4 )		2455161	0		&			
ANR	2458799	Identifier	insn		2455161	0					
ANR	2458800	ShiftExpression	1 << 4		2455161	1		<<			
ANR	2458801	PrimaryExpression	1		2455161	0					
ANR	2458802	PrimaryExpression	4		2455161	1					
ANR	2458803	CompoundStatement		1267:41:21036:21036	2455161	1					
ANR	2458804	ExpressionStatement	shift = CPSR_A | CPSR_I | CPSR_F	1271:24:21129:21161	2455161	0	True				
ANR	2458805	AssignmentExpression	shift = CPSR_A | CPSR_I | CPSR_F		2455161	0		=			
ANR	2458806	Identifier	shift		2455161	0					
ANR	2458807	InclusiveOrExpression	CPSR_A | CPSR_I | CPSR_F		2455161	1		|			
ANR	2458808	Identifier	CPSR_A		2455161	0					
ANR	2458809	InclusiveOrExpression	CPSR_I | CPSR_F		2455161	1		|			
ANR	2458810	Identifier	CPSR_I		2455161	0					
ANR	2458811	Identifier	CPSR_F		2455161	1					
ANR	2458812	ElseStatement	else		2455161	0					
ANR	2458813	CompoundStatement		1271:27:21125:21125	2455161	0					
ANR	2458814	ExpressionStatement	shift = 0	1275:24:21218:21227	2455161	0	True				
ANR	2458815	AssignmentExpression	shift = 0		2455161	0		=			
ANR	2458816	Identifier	shift		2455161	0					
ANR	2458817	PrimaryExpression	0		2455161	1					
ANR	2458818	ExpressionStatement	"gen_set_psr_im ( s , ( ( insn & 7 ) << 6 ) , 0 , shift )"	1279:20:21273:21319	2455161	1	True				
ANR	2458819	CallExpression	"gen_set_psr_im ( s , ( ( insn & 7 ) << 6 ) , 0 , shift )"		2455161	0					
ANR	2458820	Callee	gen_set_psr_im		2455161	0					
ANR	2458821	Identifier	gen_set_psr_im		2455161	0					
ANR	2458822	ArgumentList	s		2455161	1					
ANR	2458823	Argument	s		2455161	0					
ANR	2458824	Identifier	s		2455161	0					
ANR	2458825	Argument	( insn & 7 ) << 6		2455161	1					
ANR	2458826	ShiftExpression	( insn & 7 ) << 6		2455161	0		<<			
ANR	2458827	BitAndExpression	insn & 7		2455161	0		&			
ANR	2458828	Identifier	insn		2455161	0					
ANR	2458829	PrimaryExpression	7		2455161	1					
ANR	2458830	PrimaryExpression	6		2455161	1					
ANR	2458831	Argument	0		2455161	2					
ANR	2458832	PrimaryExpression	0		2455161	0					
ANR	2458833	Argument	shift		2455161	3					
ANR	2458834	Identifier	shift		2455161	0					
ANR	2458835	BreakStatement	break ;	1283:16:21357:21362	2455161	8	True				
ANR	2458836	Label	default :	1285:12:21377:21384	2455161	9	True				
ANR	2458837	Identifier	default		2455161	0					
ANR	2458838	GotoStatement	goto undef ;	1287:16:21403:21413	2455161	10	True				
ANR	2458839	Identifier	undef		2455161	0					
ANR	2458840	BreakStatement	break ;	1291:12:21443:21448	2455161	56	True				
ANR	2458841	Label	default :	1295:8:21461:21468	2455161	57	True				
ANR	2458842	Identifier	default		2455161	0					
ANR	2458843	GotoStatement	goto undef ;	1297:12:21483:21493	2455161	58	True				
ANR	2458844	Identifier	undef		2455161	0					
ANR	2458845	BreakStatement	break ;	1301:8:21515:21520	2455161	83	True				
ANR	2458846	Label	case 12 :	1305:4:21529:21536	2455161	84	True				
ANR	2458847	CompoundStatement		1309:8:21523:21542	2455161	85					
ANR	2458848	IdentifierDeclStatement	TCGv_i32 loaded_var ;	1311:8:21589:21608	2455161	0	True				
ANR	2458849	IdentifierDecl	loaded_var		2455161	0					
ANR	2458850	IdentifierDeclType	TCGv_i32		2455161	0					
ANR	2458851	Identifier	loaded_var		2455161	1					
ANR	2458852	ExpressionStatement	TCGV_UNUSED_I32 ( loaded_var )	1313:8:21619:21646	2455161	1	True				
ANR	2458853	CallExpression	TCGV_UNUSED_I32 ( loaded_var )		2455161	0					
ANR	2458854	Callee	TCGV_UNUSED_I32		2455161	0					
ANR	2458855	Identifier	TCGV_UNUSED_I32		2455161	0					
ANR	2458856	ArgumentList	loaded_var		2455161	1					
ANR	2458857	Argument	loaded_var		2455161	0					
ANR	2458858	Identifier	loaded_var		2455161	0					
ANR	2458859	ExpressionStatement	rn = ( insn >> 8 ) & 0x7	1315:8:21657:21679	2455161	2	True				
ANR	2458860	AssignmentExpression	rn = ( insn >> 8 ) & 0x7		2455161	0		=			
ANR	2458861	Identifier	rn		2455161	0					
ANR	2458862	BitAndExpression	( insn >> 8 ) & 0x7		2455161	1		&			
ANR	2458863	ShiftExpression	insn >> 8		2455161	0		>>			
ANR	2458864	Identifier	insn		2455161	0					
ANR	2458865	PrimaryExpression	8		2455161	1					
ANR	2458866	PrimaryExpression	0x7		2455161	1					
ANR	2458867	ExpressionStatement	"addr = load_reg ( s , rn )"	1317:8:21690:21712	2455161	3	True				
ANR	2458868	AssignmentExpression	"addr = load_reg ( s , rn )"		2455161	0		=			
ANR	2458869	Identifier	addr		2455161	0					
ANR	2458870	CallExpression	"load_reg ( s , rn )"		2455161	1					
ANR	2458871	Callee	load_reg		2455161	0					
ANR	2458872	Identifier	load_reg		2455161	0					
ANR	2458873	ArgumentList	s		2455161	1					
ANR	2458874	Argument	s		2455161	0					
ANR	2458875	Identifier	s		2455161	0					
ANR	2458876	Argument	rn		2455161	1					
ANR	2458877	Identifier	rn		2455161	0					
ANR	2458878	ForStatement	for ( i = 0 ; i < 8 ; i ++ )		2455161	4					
ANR	2458879	ForInit	i = 0 ;	1319:13:21728:21733	2455161	0	True				
ANR	2458880	AssignmentExpression	i = 0		2455161	0		=			
ANR	2458881	Identifier	i		2455161	0					
ANR	2458882	PrimaryExpression	0		2455161	1					
ANR	2458883	Condition	i < 8	1319:20:21735:21739	2455161	1	True				
ANR	2458884	RelationalExpression	i < 8		2455161	0		<			
ANR	2458885	Identifier	i		2455161	0					
ANR	2458886	PrimaryExpression	8		2455161	1					
ANR	2458887	PostIncDecOperationExpression	i ++	1319:27:21742:21744	2455161	2	True				
ANR	2458888	Identifier	i		2455161	0					
ANR	2458889	IncDec	++		2455161	1					
ANR	2458890	CompoundStatement		1317:32:21681:21681	2455161	3					
ANR	2458891	IfStatement	if ( insn & ( 1 << i ) )		2455161	0					
ANR	2458892	Condition	insn & ( 1 << i )	1321:16:21766:21780	2455161	0	True				
ANR	2458893	BitAndExpression	insn & ( 1 << i )		2455161	0		&			
ANR	2458894	Identifier	insn		2455161	0					
ANR	2458895	ShiftExpression	1 << i		2455161	1		<<			
ANR	2458896	PrimaryExpression	1		2455161	0					
ANR	2458897	Identifier	i		2455161	1					
ANR	2458898	CompoundStatement		1319:33:21717:21717	2455161	1					
ANR	2458899	IfStatement	if ( insn & ( 1 << 11 ) )		2455161	0					
ANR	2458900	Condition	insn & ( 1 << 11 )	1323:20:21806:21821	2455161	0	True				
ANR	2458901	BitAndExpression	insn & ( 1 << 11 )		2455161	0		&			
ANR	2458902	Identifier	insn		2455161	0					
ANR	2458903	ShiftExpression	1 << 11		2455161	1		<<			
ANR	2458904	PrimaryExpression	1		2455161	0					
ANR	2458905	PrimaryExpression	11		2455161	1					
ANR	2458906	CompoundStatement		1321:38:21758:21758	2455161	1					
ANR	2458907	ExpressionStatement	tmp = tcg_temp_new_i32 ( )	1327:20:21879:21903	2455161	0	True				
ANR	2458908	AssignmentExpression	tmp = tcg_temp_new_i32 ( )		2455161	0		=			
ANR	2458909	Identifier	tmp		2455161	0					
ANR	2458910	CallExpression	tcg_temp_new_i32 ( )		2455161	1					
ANR	2458911	Callee	tcg_temp_new_i32		2455161	0					
ANR	2458912	Identifier	tcg_temp_new_i32		2455161	0					
ANR	2458913	ArgumentList			2455161	1					
ANR	2458914	ExpressionStatement	"gen_aa32_ld32u ( s , tmp , addr , get_mem_index ( s ) )"	1329:20:21926:21972	2455161	1	True				
ANR	2458915	CallExpression	"gen_aa32_ld32u ( s , tmp , addr , get_mem_index ( s ) )"		2455161	0					
ANR	2458916	Callee	gen_aa32_ld32u		2455161	0					
ANR	2458917	Identifier	gen_aa32_ld32u		2455161	0					
ANR	2458918	ArgumentList	s		2455161	1					
ANR	2458919	Argument	s		2455161	0					
ANR	2458920	Identifier	s		2455161	0					
ANR	2458921	Argument	tmp		2455161	1					
ANR	2458922	Identifier	tmp		2455161	0					
ANR	2458923	Argument	addr		2455161	2					
ANR	2458924	Identifier	addr		2455161	0					
ANR	2458925	Argument	get_mem_index ( s )		2455161	3					
ANR	2458926	CallExpression	get_mem_index ( s )		2455161	0					
ANR	2458927	Callee	get_mem_index		2455161	0					
ANR	2458928	Identifier	get_mem_index		2455161	0					
ANR	2458929	ArgumentList	s		2455161	1					
ANR	2458930	Argument	s		2455161	0					
ANR	2458931	Identifier	s		2455161	0					
ANR	2458932	IfStatement	if ( i == rn )		2455161	2					
ANR	2458933	Condition	i == rn	1331:24:21999:22005	2455161	0	True				
ANR	2458934	EqualityExpression	i == rn		2455161	0		==			
ANR	2458935	Identifier	i		2455161	0					
ANR	2458936	Identifier	rn		2455161	1					
ANR	2458937	CompoundStatement		1329:33:21942:21942	2455161	1					
ANR	2458938	ExpressionStatement	loaded_var = tmp	1333:24:22035:22051	2455161	0	True				
ANR	2458939	AssignmentExpression	loaded_var = tmp		2455161	0		=			
ANR	2458940	Identifier	loaded_var		2455161	0					
ANR	2458941	Identifier	tmp		2455161	1					
ANR	2458942	ElseStatement	else		2455161	0					
ANR	2458943	CompoundStatement		1333:27:22015:22015	2455161	0					
ANR	2458944	ExpressionStatement	"store_reg ( s , i , tmp )"	1337:24:22108:22128	2455161	0	True				
ANR	2458945	CallExpression	"store_reg ( s , i , tmp )"		2455161	0					
ANR	2458946	Callee	store_reg		2455161	0					
ANR	2458947	Identifier	store_reg		2455161	0					
ANR	2458948	ArgumentList	s		2455161	1					
ANR	2458949	Argument	s		2455161	0					
ANR	2458950	Identifier	s		2455161	0					
ANR	2458951	Argument	i		2455161	1					
ANR	2458952	Identifier	i		2455161	0					
ANR	2458953	Argument	tmp		2455161	2					
ANR	2458954	Identifier	tmp		2455161	0					
ANR	2458955	ElseStatement	else		2455161	0					
ANR	2458956	CompoundStatement		1339:23:22111:22111	2455161	0					
ANR	2458957	ExpressionStatement	"tmp = load_reg ( s , i )"	1345:20:22233:22253	2455161	0	True				
ANR	2458958	AssignmentExpression	"tmp = load_reg ( s , i )"		2455161	0		=			
ANR	2458959	Identifier	tmp		2455161	0					
ANR	2458960	CallExpression	"load_reg ( s , i )"		2455161	1					
ANR	2458961	Callee	load_reg		2455161	0					
ANR	2458962	Identifier	load_reg		2455161	0					
ANR	2458963	ArgumentList	s		2455161	1					
ANR	2458964	Argument	s		2455161	0					
ANR	2458965	Identifier	s		2455161	0					
ANR	2458966	Argument	i		2455161	1					
ANR	2458967	Identifier	i		2455161	0					
ANR	2458968	ExpressionStatement	"gen_aa32_st32 ( s , tmp , addr , get_mem_index ( s ) )"	1347:20:22276:22321	2455161	1	True				
ANR	2458969	CallExpression	"gen_aa32_st32 ( s , tmp , addr , get_mem_index ( s ) )"		2455161	0					
ANR	2458970	Callee	gen_aa32_st32		2455161	0					
ANR	2458971	Identifier	gen_aa32_st32		2455161	0					
ANR	2458972	ArgumentList	s		2455161	1					
ANR	2458973	Argument	s		2455161	0					
ANR	2458974	Identifier	s		2455161	0					
ANR	2458975	Argument	tmp		2455161	1					
ANR	2458976	Identifier	tmp		2455161	0					
ANR	2458977	Argument	addr		2455161	2					
ANR	2458978	Identifier	addr		2455161	0					
ANR	2458979	Argument	get_mem_index ( s )		2455161	3					
ANR	2458980	CallExpression	get_mem_index ( s )		2455161	0					
ANR	2458981	Callee	get_mem_index		2455161	0					
ANR	2458982	Identifier	get_mem_index		2455161	0					
ANR	2458983	ArgumentList	s		2455161	1					
ANR	2458984	Argument	s		2455161	0					
ANR	2458985	Identifier	s		2455161	0					
ANR	2458986	ExpressionStatement	tcg_temp_free_i32 ( tmp )	1349:20:22344:22366	2455161	2	True				
ANR	2458987	CallExpression	tcg_temp_free_i32 ( tmp )		2455161	0					
ANR	2458988	Callee	tcg_temp_free_i32		2455161	0					
ANR	2458989	Identifier	tcg_temp_free_i32		2455161	0					
ANR	2458990	ArgumentList	tmp		2455161	1					
ANR	2458991	Argument	tmp		2455161	0					
ANR	2458992	Identifier	tmp		2455161	0					
ANR	2458993	ExpressionStatement	"tcg_gen_addi_i32 ( addr , addr , 4 )"	1355:16:22455:22486	2455161	1	True				
ANR	2458994	CallExpression	"tcg_gen_addi_i32 ( addr , addr , 4 )"		2455161	0					
ANR	2458995	Callee	tcg_gen_addi_i32		2455161	0					
ANR	2458996	Identifier	tcg_gen_addi_i32		2455161	0					
ANR	2458997	ArgumentList	addr		2455161	1					
ANR	2458998	Argument	addr		2455161	0					
ANR	2458999	Identifier	addr		2455161	0					
ANR	2459000	Argument	addr		2455161	1					
ANR	2459001	Identifier	addr		2455161	0					
ANR	2459002	Argument	4		2455161	2					
ANR	2459003	PrimaryExpression	4		2455161	0					
ANR	2459004	IfStatement	if ( ( insn & ( 1 << rn ) ) == 0 )		2455161	5					
ANR	2459005	Condition	( insn & ( 1 << rn ) ) == 0	1361:12:22527:22549	2455161	0	True				
ANR	2459006	EqualityExpression	( insn & ( 1 << rn ) ) == 0		2455161	0		==			
ANR	2459007	BitAndExpression	insn & ( 1 << rn )		2455161	0		&			
ANR	2459008	Identifier	insn		2455161	0					
ANR	2459009	ShiftExpression	1 << rn		2455161	1		<<			
ANR	2459010	PrimaryExpression	1		2455161	0					
ANR	2459011	Identifier	rn		2455161	1					
ANR	2459012	PrimaryExpression	0		2455161	1					
ANR	2459013	CompoundStatement		1359:37:22486:22486	2455161	1					
ANR	2459014	ExpressionStatement	"store_reg ( s , rn , addr )"	1365:12:22632:22654	2455161	0	True				
ANR	2459015	CallExpression	"store_reg ( s , rn , addr )"		2455161	0					
ANR	2459016	Callee	store_reg		2455161	0					
ANR	2459017	Identifier	store_reg		2455161	0					
ANR	2459018	ArgumentList	s		2455161	1					
ANR	2459019	Argument	s		2455161	0					
ANR	2459020	Identifier	s		2455161	0					
ANR	2459021	Argument	rn		2455161	1					
ANR	2459022	Identifier	rn		2455161	0					
ANR	2459023	Argument	addr		2455161	2					
ANR	2459024	Identifier	addr		2455161	0					
ANR	2459025	ElseStatement	else		2455161	0					
ANR	2459026	CompoundStatement		1365:15:22606:22606	2455161	0					
ANR	2459027	IfStatement	if ( insn & ( 1 << 11 ) )		2455161	0					
ANR	2459028	Condition	insn & ( 1 << 11 )	1371:16:22753:22768	2455161	0	True				
ANR	2459029	BitAndExpression	insn & ( 1 << 11 )		2455161	0		&			
ANR	2459030	Identifier	insn		2455161	0					
ANR	2459031	ShiftExpression	1 << 11		2455161	1		<<			
ANR	2459032	PrimaryExpression	1		2455161	0					
ANR	2459033	PrimaryExpression	11		2455161	1					
ANR	2459034	CompoundStatement		1369:34:22705:22705	2455161	1					
ANR	2459035	ExpressionStatement	"store_reg ( s , rn , loaded_var )"	1373:16:22790:22818	2455161	0	True				
ANR	2459036	CallExpression	"store_reg ( s , rn , loaded_var )"		2455161	0					
ANR	2459037	Callee	store_reg		2455161	0					
ANR	2459038	Identifier	store_reg		2455161	0					
ANR	2459039	ArgumentList	s		2455161	1					
ANR	2459040	Argument	s		2455161	0					
ANR	2459041	Identifier	s		2455161	0					
ANR	2459042	Argument	rn		2455161	1					
ANR	2459043	Identifier	rn		2455161	0					
ANR	2459044	Argument	loaded_var		2455161	2					
ANR	2459045	Identifier	loaded_var		2455161	0					
ANR	2459046	ExpressionStatement	tcg_temp_free_i32 ( addr )	1377:12:22848:22871	2455161	1	True				
ANR	2459047	CallExpression	tcg_temp_free_i32 ( addr )		2455161	0					
ANR	2459048	Callee	tcg_temp_free_i32		2455161	0					
ANR	2459049	Identifier	tcg_temp_free_i32		2455161	0					
ANR	2459050	ArgumentList	addr		2455161	1					
ANR	2459051	Argument	addr		2455161	0					
ANR	2459052	Identifier	addr		2455161	0					
ANR	2459053	BreakStatement	break ;	1381:8:22893:22898	2455161	6	True				
ANR	2459054	Label	case 13 :	1385:4:22912:22919	2455161	86	True				
ANR	2459055	ExpressionStatement	cond = ( insn >> 8 ) & 0xf	1389:8:22971:22995	2455161	87	True				
ANR	2459056	AssignmentExpression	cond = ( insn >> 8 ) & 0xf		2455161	0		=			
ANR	2459057	Identifier	cond		2455161	0					
ANR	2459058	BitAndExpression	( insn >> 8 ) & 0xf		2455161	1		&			
ANR	2459059	ShiftExpression	insn >> 8		2455161	0		>>			
ANR	2459060	Identifier	insn		2455161	0					
ANR	2459061	PrimaryExpression	8		2455161	1					
ANR	2459062	PrimaryExpression	0xf		2455161	1					
ANR	2459063	IfStatement	if ( cond == 0xe )		2455161	88					
ANR	2459064	Condition	cond == 0xe	1391:12:23010:23020	2455161	0	True				
ANR	2459065	EqualityExpression	cond == 0xe		2455161	0		==			
ANR	2459066	Identifier	cond		2455161	0					
ANR	2459067	PrimaryExpression	0xe		2455161	1					
ANR	2459068	GotoStatement	goto undef ;	1393:12:23036:23046	2455161	1	True				
ANR	2459069	Identifier	undef		2455161	0					
ANR	2459070	IfStatement	if ( cond == 0xf )		2455161	89					
ANR	2459071	Condition	cond == 0xf	1397:12:23063:23073	2455161	0	True				
ANR	2459072	EqualityExpression	cond == 0xf		2455161	0		==			
ANR	2459073	Identifier	cond		2455161	0					
ANR	2459074	PrimaryExpression	0xf		2455161	1					
ANR	2459075	CompoundStatement		1395:25:23010:23010	2455161	1					
ANR	2459076	ExpressionStatement	"gen_set_pc_im ( s , s -> pc )"	1401:12:23114:23137	2455161	0	True				
ANR	2459077	CallExpression	"gen_set_pc_im ( s , s -> pc )"		2455161	0					
ANR	2459078	Callee	gen_set_pc_im		2455161	0					
ANR	2459079	Identifier	gen_set_pc_im		2455161	0					
ANR	2459080	ArgumentList	s		2455161	1					
ANR	2459081	Argument	s		2455161	0					
ANR	2459082	Identifier	s		2455161	0					
ANR	2459083	Argument	s -> pc		2455161	1					
ANR	2459084	PtrMemberAccess	s -> pc		2455161	0					
ANR	2459085	Identifier	s		2455161	0					
ANR	2459086	Identifier	pc		2455161	1					
ANR	2459087	ExpressionStatement	"s -> svc_imm = extract32 ( insn , 0 , 8 )"	1403:12:23152:23186	2455161	1	True				
ANR	2459088	AssignmentExpression	"s -> svc_imm = extract32 ( insn , 0 , 8 )"		2455161	0		=			
ANR	2459089	PtrMemberAccess	s -> svc_imm		2455161	0					
ANR	2459090	Identifier	s		2455161	0					
ANR	2459091	Identifier	svc_imm		2455161	1					
ANR	2459092	CallExpression	"extract32 ( insn , 0 , 8 )"		2455161	1					
ANR	2459093	Callee	extract32		2455161	0					
ANR	2459094	Identifier	extract32		2455161	0					
ANR	2459095	ArgumentList	insn		2455161	1					
ANR	2459096	Argument	insn		2455161	0					
ANR	2459097	Identifier	insn		2455161	0					
ANR	2459098	Argument	0		2455161	1					
ANR	2459099	PrimaryExpression	0		2455161	0					
ANR	2459100	Argument	8		2455161	2					
ANR	2459101	PrimaryExpression	8		2455161	0					
ANR	2459102	ExpressionStatement	s -> is_jmp = DISAS_SWI	1405:12:23201:23222	2455161	2	True				
ANR	2459103	AssignmentExpression	s -> is_jmp = DISAS_SWI		2455161	0		=			
ANR	2459104	PtrMemberAccess	s -> is_jmp		2455161	0					
ANR	2459105	Identifier	s		2455161	0					
ANR	2459106	Identifier	is_jmp		2455161	1					
ANR	2459107	Identifier	DISAS_SWI		2455161	1					
ANR	2459108	BreakStatement	break ;	1407:12:23237:23242	2455161	3	True				
ANR	2459109	ExpressionStatement	s -> condlabel = gen_new_label ( )	1413:8:23327:23357	2455161	90	True				
ANR	2459110	AssignmentExpression	s -> condlabel = gen_new_label ( )		2455161	0		=			
ANR	2459111	PtrMemberAccess	s -> condlabel		2455161	0					
ANR	2459112	Identifier	s		2455161	0					
ANR	2459113	Identifier	condlabel		2455161	1					
ANR	2459114	CallExpression	gen_new_label ( )		2455161	1					
ANR	2459115	Callee	gen_new_label		2455161	0					
ANR	2459116	Identifier	gen_new_label		2455161	0					
ANR	2459117	ArgumentList			2455161	1					
ANR	2459118	ExpressionStatement	"arm_gen_test_cc ( cond ^ 1 , s -> condlabel )"	1415:8:23368:23407	2455161	91	True				
ANR	2459119	CallExpression	"arm_gen_test_cc ( cond ^ 1 , s -> condlabel )"		2455161	0					
ANR	2459120	Callee	arm_gen_test_cc		2455161	0					
ANR	2459121	Identifier	arm_gen_test_cc		2455161	0					
ANR	2459122	ArgumentList	cond ^ 1		2455161	1					
ANR	2459123	Argument	cond ^ 1		2455161	0					
ANR	2459124	ExclusiveOrExpression	cond ^ 1		2455161	0		^			
ANR	2459125	Identifier	cond		2455161	0					
ANR	2459126	PrimaryExpression	1		2455161	1					
ANR	2459127	Argument	s -> condlabel		2455161	1					
ANR	2459128	PtrMemberAccess	s -> condlabel		2455161	0					
ANR	2459129	Identifier	s		2455161	0					
ANR	2459130	Identifier	condlabel		2455161	1					
ANR	2459131	ExpressionStatement	s -> condjmp = 1	1417:8:23418:23432	2455161	92	True				
ANR	2459132	AssignmentExpression	s -> condjmp = 1		2455161	0		=			
ANR	2459133	PtrMemberAccess	s -> condjmp		2455161	0					
ANR	2459134	Identifier	s		2455161	0					
ANR	2459135	Identifier	condjmp		2455161	1					
ANR	2459136	PrimaryExpression	1		2455161	1					
ANR	2459137	ExpressionStatement	val = ( uint32_t ) s -> pc + 2	1423:8:23479:23504	2455161	93	True				
ANR	2459138	AssignmentExpression	val = ( uint32_t ) s -> pc + 2		2455161	0		=			
ANR	2459139	Identifier	val		2455161	0					
ANR	2459140	AdditiveExpression	( uint32_t ) s -> pc + 2		2455161	1		+			
ANR	2459141	CastExpression	( uint32_t ) s -> pc		2455161	0					
ANR	2459142	CastTarget	uint32_t		2455161	0					
ANR	2459143	PtrMemberAccess	s -> pc		2455161	1					
ANR	2459144	Identifier	s		2455161	0					
ANR	2459145	Identifier	pc		2455161	1					
ANR	2459146	PrimaryExpression	2		2455161	1					
ANR	2459147	ExpressionStatement	offset = ( ( int32_t ) insn << 24 ) >> 24	1425:8:23515:23551	2455161	94	True				
ANR	2459148	AssignmentExpression	offset = ( ( int32_t ) insn << 24 ) >> 24		2455161	0		=			
ANR	2459149	Identifier	offset		2455161	0					
ANR	2459150	ShiftExpression	( ( int32_t ) insn << 24 ) >> 24		2455161	1		>>			
ANR	2459151	ShiftExpression	( int32_t ) insn << 24		2455161	0		<<			
ANR	2459152	CastExpression	( int32_t ) insn		2455161	0					
ANR	2459153	CastTarget	int32_t		2455161	0					
ANR	2459154	Identifier	insn		2455161	1					
ANR	2459155	PrimaryExpression	24		2455161	1					
ANR	2459156	PrimaryExpression	24		2455161	1					
ANR	2459157	ExpressionStatement	val += offset << 1	1427:8:23562:23580	2455161	95	True				
ANR	2459158	AssignmentExpression	val += offset << 1		2455161	0		+=			
ANR	2459159	Identifier	val		2455161	0					
ANR	2459160	ShiftExpression	offset << 1		2455161	1		<<			
ANR	2459161	Identifier	offset		2455161	0					
ANR	2459162	PrimaryExpression	1		2455161	1					
ANR	2459163	ExpressionStatement	"gen_jmp ( s , val )"	1429:8:23591:23606	2455161	96	True				
ANR	2459164	CallExpression	"gen_jmp ( s , val )"		2455161	0					
ANR	2459165	Callee	gen_jmp		2455161	0					
ANR	2459166	Identifier	gen_jmp		2455161	0					
ANR	2459167	ArgumentList	s		2455161	1					
ANR	2459168	Argument	s		2455161	0					
ANR	2459169	Identifier	s		2455161	0					
ANR	2459170	Argument	val		2455161	1					
ANR	2459171	Identifier	val		2455161	0					
ANR	2459172	BreakStatement	break ;	1431:8:23617:23622	2455161	97	True				
ANR	2459173	Label	case 14 :	1435:4:23631:23638	2455161	98	True				
ANR	2459174	IfStatement	if ( insn & ( 1 << 11 ) )		2455161	99					
ANR	2459175	Condition	insn & ( 1 << 11 )	1437:12:23653:23668	2455161	0	True				
ANR	2459176	BitAndExpression	insn & ( 1 << 11 )		2455161	0		&			
ANR	2459177	Identifier	insn		2455161	0					
ANR	2459178	ShiftExpression	1 << 11		2455161	1		<<			
ANR	2459179	PrimaryExpression	1		2455161	0					
ANR	2459180	PrimaryExpression	11		2455161	1					
ANR	2459181	CompoundStatement		1435:30:23605:23605	2455161	1					
ANR	2459182	IfStatement	"if ( disas_thumb2_insn ( env , s , insn ) )"		2455161	0					
ANR	2459183	Condition	"disas_thumb2_insn ( env , s , insn )"	1439:16:23690:23720	2455161	0	True				
ANR	2459184	CallExpression	"disas_thumb2_insn ( env , s , insn )"		2455161	0					
ANR	2459185	Callee	disas_thumb2_insn		2455161	0					
ANR	2459186	Identifier	disas_thumb2_insn		2455161	0					
ANR	2459187	ArgumentList	env		2455161	1					
ANR	2459188	Argument	env		2455161	0					
ANR	2459189	Identifier	env		2455161	0					
ANR	2459190	Argument	s		2455161	1					
ANR	2459191	Identifier	s		2455161	0					
ANR	2459192	Argument	insn		2455161	2					
ANR	2459193	Identifier	insn		2455161	0					
ANR	2459194	GotoStatement	goto undef32 ;	1441:14:23738:23750	2455161	1	True				
ANR	2459195	Identifier	undef32		2455161	0					
ANR	2459196	BreakStatement	break ;	1443:12:23765:23770	2455161	1	True				
ANR	2459197	ExpressionStatement	val = ( uint32_t ) s -> pc	1449:8:23828:23849	2455161	100	True				
ANR	2459198	AssignmentExpression	val = ( uint32_t ) s -> pc		2455161	0		=			
ANR	2459199	Identifier	val		2455161	0					
ANR	2459200	CastExpression	( uint32_t ) s -> pc		2455161	1					
ANR	2459201	CastTarget	uint32_t		2455161	0					
ANR	2459202	PtrMemberAccess	s -> pc		2455161	1					
ANR	2459203	Identifier	s		2455161	0					
ANR	2459204	Identifier	pc		2455161	1					
ANR	2459205	ExpressionStatement	offset = ( ( int32_t ) insn << 21 ) >> 21	1451:8:23860:23896	2455161	101	True				
ANR	2459206	AssignmentExpression	offset = ( ( int32_t ) insn << 21 ) >> 21		2455161	0		=			
ANR	2459207	Identifier	offset		2455161	0					
ANR	2459208	ShiftExpression	( ( int32_t ) insn << 21 ) >> 21		2455161	1		>>			
ANR	2459209	ShiftExpression	( int32_t ) insn << 21		2455161	0		<<			
ANR	2459210	CastExpression	( int32_t ) insn		2455161	0					
ANR	2459211	CastTarget	int32_t		2455161	0					
ANR	2459212	Identifier	insn		2455161	1					
ANR	2459213	PrimaryExpression	21		2455161	1					
ANR	2459214	PrimaryExpression	21		2455161	1					
ANR	2459215	ExpressionStatement	val += ( offset << 1 ) + 2	1453:8:23907:23931	2455161	102	True				
ANR	2459216	AssignmentExpression	val += ( offset << 1 ) + 2		2455161	0		+=			
ANR	2459217	Identifier	val		2455161	0					
ANR	2459218	AdditiveExpression	( offset << 1 ) + 2		2455161	1		+			
ANR	2459219	ShiftExpression	offset << 1		2455161	0		<<			
ANR	2459220	Identifier	offset		2455161	0					
ANR	2459221	PrimaryExpression	1		2455161	1					
ANR	2459222	PrimaryExpression	2		2455161	1					
ANR	2459223	ExpressionStatement	"gen_jmp ( s , val )"	1455:8:23942:23957	2455161	103	True				
ANR	2459224	CallExpression	"gen_jmp ( s , val )"		2455161	0					
ANR	2459225	Callee	gen_jmp		2455161	0					
ANR	2459226	Identifier	gen_jmp		2455161	0					
ANR	2459227	ArgumentList	s		2455161	1					
ANR	2459228	Argument	s		2455161	0					
ANR	2459229	Identifier	s		2455161	0					
ANR	2459230	Argument	val		2455161	1					
ANR	2459231	Identifier	val		2455161	0					
ANR	2459232	BreakStatement	break ;	1457:8:23968:23973	2455161	104	True				
ANR	2459233	Label	case 15 :	1461:4:23982:23989	2455161	105	True				
ANR	2459234	IfStatement	"if ( disas_thumb2_insn ( env , s , insn ) )"		2455161	106					
ANR	2459235	Condition	"disas_thumb2_insn ( env , s , insn )"	1463:12:24004:24034	2455161	0	True				
ANR	2459236	CallExpression	"disas_thumb2_insn ( env , s , insn )"		2455161	0					
ANR	2459237	Callee	disas_thumb2_insn		2455161	0					
ANR	2459238	Identifier	disas_thumb2_insn		2455161	0					
ANR	2459239	ArgumentList	env		2455161	1					
ANR	2459240	Argument	env		2455161	0					
ANR	2459241	Identifier	env		2455161	0					
ANR	2459242	Argument	s		2455161	1					
ANR	2459243	Identifier	s		2455161	0					
ANR	2459244	Argument	insn		2455161	2					
ANR	2459245	Identifier	insn		2455161	0					
ANR	2459246	GotoStatement	goto undef32 ;	1465:12:24050:24062	2455161	1	True				
ANR	2459247	Identifier	undef32		2455161	0					
ANR	2459248	BreakStatement	break ;	1467:8:24073:24078	2455161	107	True				
ANR	2459249	ReturnStatement	return ;	1471:4:24092:24098	2455161	10	True				
ANR	2459250	Label	undef32 :	1473:0:24101:24108	2455161	11	True				
ANR	2459251	Identifier	undef32		2455161	0					
ANR	2459252	ExpressionStatement	"gen_exception_insn ( s , 4 , EXCP_UDEF , syn_uncategorized ( ) , default_exception_el ( s ) )"	1475:4:24115:24220	2455161	12	True				
ANR	2459253	CallExpression	"gen_exception_insn ( s , 4 , EXCP_UDEF , syn_uncategorized ( ) , default_exception_el ( s ) )"		2455161	0					
ANR	2459254	Callee	gen_exception_insn		2455161	0					
ANR	2459255	Identifier	gen_exception_insn		2455161	0					
ANR	2459256	ArgumentList	s		2455161	1					
ANR	2459257	Argument	s		2455161	0					
ANR	2459258	Identifier	s		2455161	0					
ANR	2459259	Argument	4		2455161	1					
ANR	2459260	PrimaryExpression	4		2455161	0					
ANR	2459261	Argument	EXCP_UDEF		2455161	2					
ANR	2459262	Identifier	EXCP_UDEF		2455161	0					
ANR	2459263	Argument	syn_uncategorized ( )		2455161	3					
ANR	2459264	CallExpression	syn_uncategorized ( )		2455161	0					
ANR	2459265	Callee	syn_uncategorized		2455161	0					
ANR	2459266	Identifier	syn_uncategorized		2455161	0					
ANR	2459267	ArgumentList			2455161	1					
ANR	2459268	Argument	default_exception_el ( s )		2455161	4					
ANR	2459269	CallExpression	default_exception_el ( s )		2455161	0					
ANR	2459270	Callee	default_exception_el		2455161	0					
ANR	2459271	Identifier	default_exception_el		2455161	0					
ANR	2459272	ArgumentList	s		2455161	1					
ANR	2459273	Argument	s		2455161	0					
ANR	2459274	Identifier	s		2455161	0					
ANR	2459275	ReturnStatement	return ;	1479:4:24227:24233	2455161	13	True				
ANR	2459276	Label	illegal_op :	1481:0:24236:24246	2455161	14	True				
ANR	2459277	Identifier	illegal_op		2455161	0					
ANR	2459278	Label	undef :	1483:0:24249:24254	2455161	15	True				
ANR	2459279	Identifier	undef		2455161	0					
ANR	2459280	ExpressionStatement	"gen_exception_insn ( s , 2 , EXCP_UDEF , syn_uncategorized ( ) , default_exception_el ( s ) )"	1485:4:24261:24366	2455161	16	True				
ANR	2459281	CallExpression	"gen_exception_insn ( s , 2 , EXCP_UDEF , syn_uncategorized ( ) , default_exception_el ( s ) )"		2455161	0					
ANR	2459282	Callee	gen_exception_insn		2455161	0					
ANR	2459283	Identifier	gen_exception_insn		2455161	0					
ANR	2459284	ArgumentList	s		2455161	1					
ANR	2459285	Argument	s		2455161	0					
ANR	2459286	Identifier	s		2455161	0					
ANR	2459287	Argument	2		2455161	1					
ANR	2459288	PrimaryExpression	2		2455161	0					
ANR	2459289	Argument	EXCP_UDEF		2455161	2					
ANR	2459290	Identifier	EXCP_UDEF		2455161	0					
ANR	2459291	Argument	syn_uncategorized ( )		2455161	3					
ANR	2459292	CallExpression	syn_uncategorized ( )		2455161	0					
ANR	2459293	Callee	syn_uncategorized		2455161	0					
ANR	2459294	Identifier	syn_uncategorized		2455161	0					
ANR	2459295	ArgumentList			2455161	1					
ANR	2459296	Argument	default_exception_el ( s )		2455161	4					
ANR	2459297	CallExpression	default_exception_el ( s )		2455161	0					
ANR	2459298	Callee	default_exception_el		2455161	0					
ANR	2459299	Identifier	default_exception_el		2455161	0					
ANR	2459300	ArgumentList	s		2455161	1					
ANR	2459301	Argument	s		2455161	0					
ANR	2459302	Identifier	s		2455161	0					
ANR	2459303	ReturnType	static void		2455161	1					
ANR	2459304	Identifier	disas_thumb_insn		2455161	2					
ANR	2459305	ParameterList	"CPUARMState * env , DisasContext * s"		2455161	3					
ANR	2459306	Parameter	CPUARMState * env	1:29:29:44	2455161	0	True				
ANR	2459307	ParameterType	CPUARMState *		2455161	0					
ANR	2459308	Identifier	env		2455161	1					
ANR	2459309	Parameter	DisasContext * s	1:47:47:61	2455161	1	True				
ANR	2459310	ParameterType	DisasContext *		2455161	0					
ANR	2459311	Identifier	s		2455161	1					
ANR	2459312	CFGEntryNode	ENTRY		2455161		True				
ANR	2459313	CFGExitNode	EXIT		2455161		True				
ANR	2459314	Symbol	shift		2455161						
ANR	2459315	Symbol	cond		2455161						
ANR	2459316	Symbol	cpu_env		2455161						
ANR	2459317	Symbol	disas_thumb2_insn		2455161						
ANR	2459318	Symbol	tmp		2455161						
ANR	2459319	Symbol	s -> sctlr_b		2455161						
ANR	2459320	Symbol	loaded_var		2455161						
ANR	2459321	Symbol	default_exception_el		2455161						
ANR	2459322	Symbol	val		2455161						
ANR	2459323	Symbol	offset		2455161						
ANR	2459324	Symbol	TCG_COND_NE		2455161						
ANR	2459325	Symbol	s -> svc_imm		2455161						
ANR	2459326	Symbol	arm_lduw_code		2455161						
ANR	2459327	Symbol	syn_aa32_bkpt		2455161						
ANR	2459328	Symbol	s -> is_jmp		2455161						
ANR	2459329	Symbol	s -> condexec_cond		2455161						
ANR	2459330	Symbol	TCG_COND_EQ		2455161						
ANR	2459331	Symbol	CPSR_A		2455161						
ANR	2459332	Symbol	tcg_const_i32		2455161						
ANR	2459333	Symbol	CPSR_F		2455161						
ANR	2459334	Symbol	rd		2455161						
ANR	2459335	Symbol	gen_new_label		2455161						
ANR	2459336	Symbol	CPSR_I		2455161						
ANR	2459337	Symbol	true		2455161						
ANR	2459338	Symbol	rm		2455161						
ANR	2459339	Symbol	rn		2455161						
ANR	2459340	Symbol	s -> condjmp		2455161						
ANR	2459341	Symbol	imm6		2455161						
ANR	2459342	Symbol	load_reg		2455161						
ANR	2459343	Symbol	imm8		2455161						
ANR	2459344	Symbol	arm_dc_feature		2455161						
ANR	2459345	Symbol	ISSIs16Bit		2455161						
ANR	2459346	Symbol	tcg_temp_new_i32		2455161						
ANR	2459347	Symbol	s -> pc		2455161						
ANR	2459348	Symbol	tmp2		2455161						
ANR	2459349	Symbol	extract32		2455161						
ANR	2459350	Symbol	DISAS_UPDATE		2455161						
ANR	2459351	Symbol	syn_uncategorized		2455161						
ANR	2459352	Symbol	addr		2455161						
ANR	2459353	Symbol	ARM_FEATURE_M		2455161						
ANR	2459354	Symbol	op		2455161						
ANR	2459355	Symbol	MO_BE		2455161						
ANR	2459356	Symbol	s -> condlabel		2455161						
ANR	2459357	Symbol	i		2455161						
ANR	2459358	Symbol	IS_USER		2455161						
ANR	2459359	Symbol	env		2455161						
ANR	2459360	Symbol	s -> be_data		2455161						
ANR	2459361	Symbol	EXCP_UDEF		2455161						
ANR	2459362	Symbol	insn		2455161						
ANR	2459363	Symbol	op1		2455161						
ANR	2459364	Symbol	s		2455161						
ANR	2459365	Symbol	EXCP_BKPT		2455161						
ANR	2459366	Symbol	get_mem_index		2455161						
ANR	2459367	Symbol	DISAS_SWI		2455161						
ANR	2459368	Symbol	s -> condexec_mask		2455161						
ANR	2459369	Symbol	* s		2455161						
