<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='aes_decrypt_fpga.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: aes_decrypt_fpga
    <br/>
    Created: Jan 30, 2014
    <br/>
    Updated: May  7, 2015
    <br/>
    SVN Updated: May  7, 2015
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Crypto core
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Beta
    
    <br/>
    Additional info:
    
     Design done
    
    ,
    
     FPGA proven
    
    ,
    
     Specification done
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: LGPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     While there are many AES cores around, this one is designed with LUT6 based FPGA architecture in mind from day one.
     <br/>
     The AES Decryption Core for FPGA implements the decryption portion of the AES (a.k.a. Rijndael) algorithm described in the FIPS-197 specification. Key lengths of 128 / 192 / 256 bits are supported, each with a separate instantiation wrapper. Since the core is designed to take advantage of LUT6 based FPGA architecture, it packs very well in those devices. The result is a peak throughput of over 3Gbps for 256-bit key, yet occupies about 2000 LUTs only. The core has been verified with random test vectors as well as selected test vectors in FIPS-197, SP-800a, and AESAVS specifications. Self checking testbenches are included.
     <br/>
     The core has been tested on Xilinx KC705 development board.
     <br/>
     Benchmark numbers are shown below.
     <br/>
     Xilinx Kintex xc7k325tffg900-3
     <br/>
     <table border="1">
      <tr>
       <th>
       </th>
       <th>
        128-bit
       </th>
       <th>
        192-bit
       </th>
       <th>
        256-bit
       </th>
      </tr>
      <tr>
       <td>
        LUT
       </td>
       <td>
        1865
       </td>
       <td>
        2350
       </td>
       <td>
        2033
       </td>
      </tr>
      <tr>
       <td>
        FF
       </td>
       <td>
        310
       </td>
       <td>
        443
       </td>
       <td>
        448
       </td>
      </tr>
      <tr>
       <td>
        BRAM
       </td>
       <td>
        0
       </td>
       <td>
        0
       </td>
       <td>
        0
       </td>
      </tr>
      <tr>
       <td>
        Latency w/ key switching
       </td>
       <td>
        22clk
       </td>
       <td>
        26clk
       </td>
       <td>
        30clk
       </td>
      </tr>
      <tr>
       <td>
        Latency w/o key switching
       </td>
       <td>
        11clk
       </td>
       <td>
        13clk
       </td>
       <td>
        15clk
       </td>
      </tr>
      <tr>
       <td>
        Fmax
       </td>
       <td>
        369MHz
       </td>
       <td>
        361MHz
       </td>
       <td>
        365MHz
       </td>
      </tr>
      <tr>
       <td>
        Peak throughput
       </td>
       <td>
        4.293Gbps
       </td>
       <td>
        3.554Gbps
       </td>
       <td>
        3.114Gbps
       </td>
      </tr>
     </table>
     <br/>
     Xilinx Kintex UltraScale xcku040-ffva1156-2-e
     <br/>
     <table border="1">
      <tr>
       <th>
       </th>
       <th>
        128-bit
       </th>
       <th>
        192-bit
       </th>
       <th>
        256-bit
       </th>
      </tr>
      <tr>
       <td>
        LUT
       </td>
       <td>
        1791
       </td>
       <td>
        2269
       </td>
       <td>
        1969
       </td>
      </tr>
      <tr>
       <td>
        FF
       </td>
       <td>
        299
       </td>
       <td>
        441
       </td>
       <td>
        438
       </td>
      </tr>
      <tr>
       <td>
        BRAM
       </td>
       <td>
        0
       </td>
       <td>
        0
       </td>
       <td>
        0
       </td>
      </tr>
      <tr>
       <td>
        Latency w/ key switching
       </td>
       <td>
        22clk
       </td>
       <td>
        26clk
       </td>
       <td>
        30clk
       </td>
      </tr>
      <tr>
       <td>
        Latency w/o key switching
       </td>
       <td>
        11clk
       </td>
       <td>
        13clk
       </td>
       <td>
        15clk
       </td>
      </tr>
      <tr>
       <td>
        Fmax
       </td>
       <td>
        380MHz
       </td>
       <td>
        364MHz
       </td>
       <td>
        375MHz
       </td>
      </tr>
      <tr>
       <td>
        Peak throughput
       </td>
       <td>
        4.421Gbps
       </td>
       <td>
        3.584Gbps
       </td>
       <td>
        3.200Gbps
       </td>
      </tr>
     </table>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
