{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709701004602 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709701004603 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 05 22:56:44 2024 " "Processing started: Tue Mar 05 22:56:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709701004603 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1709701004603 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta alu_2bit -c alu_2bit " "Command: quartus_sta alu_2bit -c alu_2bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1709701004603 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1709701004734 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1709701005473 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1709701005473 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709701005536 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709701005536 ""}
{ "Info" "ISTA_SDC_FOUND" "constraints.sdc " "Reading SDC File: 'constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1709701006159 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 7 op port " "Ignored filter at constraints.sdc(7): op could not be matched with a port" {  } { { "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/constraints.sdc" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/constraints.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1709701006162 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 7 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(7): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock clk -max 2 \[get_ports op\] " "set_input_delay -clock clk -max 2 \[get_ports op\]" {  } { { "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/constraints.sdc" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/constraints.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709701006163 ""}  } { { "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/constraints.sdc" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/constraints.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1709701006163 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 11 result port " "Ignored filter at constraints.sdc(11): result could not be matched with a port" {  } { { "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/constraints.sdc" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/constraints.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1709701006164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 11 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock clk -max 2 \[get_ports result\] " "set_output_delay -clock clk -max 2 \[get_ports result\]" {  } { { "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/constraints.sdc" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/constraints.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709701006164 ""}  } { { "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/constraints.sdc" "" { Text "C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/constraints.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1709701006164 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "result\[2\] clk " "Clock target result\[2\] of clock clk is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1709701006169 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "result\[1\] clk " "Clock target result\[1\] of clock clk is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1709701006169 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "result\[0\] clk " "Clock target result\[0\] of clock clk is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1709701006169 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "result\[0\] clk " "Clock target result\[0\] of clock clk is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1709701006169 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "result\[1\] clk " "Clock target result\[1\] of clock clk is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1709701006169 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "result\[2\] clk " "Clock target result\[2\] of clock clk is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1709701006169 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: dataa  to: combout " "Cell: Mux1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701006170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: datac  to: combout " "Cell: Mux1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701006170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: datad  to: combout " "Cell: Mux1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701006170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: datae  to: combout " "Cell: Mux1~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701006170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: dataf  to: combout " "Cell: Mux1~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701006170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_0_result_int\[0\]~5  from: datac  to: sumout " "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_0_result_int\[0\]~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701006170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_0_result_int\[0\]~5  from: datad  to: sumout " "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_0_result_int\[0\]~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701006170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_0_result_int\[1\]~1  from: sharein  to: sumout " "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_0_result_int\[1\]~1  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701006170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~6  from: dataa  to: cout " "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~6  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701006170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~6  from: datab  to: cout " "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~6  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701006170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~6  from: datad  to: cout " "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~6  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701006170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[2\]~1  from: cin  to: sumout " "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[2\]~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701006170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[2\]~1  from: sharein  to: sumout " "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[2\]~1  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701006170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~11  from: dataa  to: combout " "Cell: result~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701006170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~11  from: datab  to: combout " "Cell: result~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701006170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~11  from: datae  to: combout " "Cell: result~11  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701006170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~2  from: dataa  to: combout " "Cell: result~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701006170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~2  from: datab  to: combout " "Cell: result~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701006170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~2  from: datac  to: combout " "Cell: result~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701006170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~2  from: datae  to: combout " "Cell: result~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701006170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~2  from: dataf  to: combout " "Cell: result~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701006170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~3  from: datab  to: combout " "Cell: result~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701006170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~5  from: datab  to: combout " "Cell: result~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701006170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~5  from: dataf  to: combout " "Cell: result~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701006170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~8  from: dataa  to: combout " "Cell: result~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701006170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~8  from: datab  to: combout " "Cell: result~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701006170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~8  from: datac  to: combout " "Cell: result~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701006170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~8  from: datad  to: combout " "Cell: result~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701006170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~8  from: datae  to: combout " "Cell: result~8  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701006170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~8  from: dataf  to: combout " "Cell: result~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701006170 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1709701006170 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input a\[0\] rising clk fall min " "Port \"a\[0\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1709701006172 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input a\[0\] rising clk rise min " "Port \"a\[0\]\" relative to the rising edge of clock \"clk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1709701006172 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input a\[1\] rising clk fall min " "Port \"a\[1\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1709701006172 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input a\[1\] rising clk rise min " "Port \"a\[1\]\" relative to the rising edge of clock \"clk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1709701006172 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input a\[2\] rising clk fall min " "Port \"a\[2\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1709701006172 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input a\[2\] rising clk rise min " "Port \"a\[2\]\" relative to the rising edge of clock \"clk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1709701006173 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input a\[3\] rising clk fall min " "Port \"a\[3\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1709701006173 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input a\[3\] rising clk rise min " "Port \"a\[3\]\" relative to the rising edge of clock \"clk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1709701006173 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input b\[0\] rising clk fall min " "Port \"b\[0\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1709701006173 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input b\[0\] rising clk rise min " "Port \"b\[0\]\" relative to the rising edge of clock \"clk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1709701006173 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input b\[1\] rising clk fall min " "Port \"b\[1\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1709701006173 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input b\[1\] rising clk rise min " "Port \"b\[1\]\" relative to the rising edge of clock \"clk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1709701006173 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input b\[2\] rising clk fall min " "Port \"b\[2\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1709701006173 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input b\[2\] rising clk rise min " "Port \"b\[2\]\" relative to the rising edge of clock \"clk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1709701006173 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input b\[3\] rising clk fall min " "Port \"b\[3\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1709701006173 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input b\[3\] rising clk rise min " "Port \"b\[3\]\" relative to the rising edge of clock \"clk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1709701006173 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input start rising clk fall min " "Port \"start\" relative to the rising edge of clock \"clk\" does not specify a min-fall input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1709701006173 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "input start rising clk rise min " "Port \"start\" relative to the rising edge of clock \"clk\" does not specify a min-rise input delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1709701006173 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1709701006174 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1709701006174 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1709701006175 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1709701006185 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709701006186 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709701006216 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709701006219 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709701006230 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709701006235 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.122 " "Worst-case minimum pulse width slack is 2.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709701006245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709701006245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.122               0.000 clk  " "    2.122               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709701006245 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709701006245 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1709701006253 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1709701006292 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1709701007403 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "result\[2\] clk " "Clock target result\[2\] of clock clk is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1709701007455 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "result\[1\] clk " "Clock target result\[1\] of clock clk is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1709701007455 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "result\[0\] clk " "Clock target result\[0\] of clock clk is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1709701007455 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "result\[0\] clk " "Clock target result\[0\] of clock clk is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1709701007455 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "result\[1\] clk " "Clock target result\[1\] of clock clk is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1709701007455 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "result\[2\] clk " "Clock target result\[2\] of clock clk is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1709701007456 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: dataa  to: combout " "Cell: Mux1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701007456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: datac  to: combout " "Cell: Mux1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701007456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: datad  to: combout " "Cell: Mux1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701007456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: datae  to: combout " "Cell: Mux1~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701007456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: dataf  to: combout " "Cell: Mux1~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701007456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_0_result_int\[0\]~5  from: datac  to: sumout " "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_0_result_int\[0\]~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701007456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_0_result_int\[0\]~5  from: datad  to: sumout " "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_0_result_int\[0\]~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701007456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_0_result_int\[1\]~1  from: sharein  to: sumout " "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_0_result_int\[1\]~1  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701007456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~6  from: dataa  to: cout " "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~6  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701007456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~6  from: datab  to: cout " "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~6  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701007456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~6  from: datad  to: cout " "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~6  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701007456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[2\]~1  from: cin  to: sumout " "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[2\]~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701007456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[2\]~1  from: sharein  to: sumout " "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[2\]~1  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701007456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~11  from: dataa  to: combout " "Cell: result~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701007456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~11  from: datab  to: combout " "Cell: result~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701007456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~11  from: datae  to: combout " "Cell: result~11  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701007456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~2  from: dataa  to: combout " "Cell: result~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701007456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~2  from: datab  to: combout " "Cell: result~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701007456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~2  from: datac  to: combout " "Cell: result~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701007456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~2  from: datae  to: combout " "Cell: result~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701007456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~2  from: dataf  to: combout " "Cell: result~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701007456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~3  from: datab  to: combout " "Cell: result~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701007456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~5  from: datab  to: combout " "Cell: result~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701007456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~5  from: dataf  to: combout " "Cell: result~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701007456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~8  from: dataa  to: combout " "Cell: result~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701007456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~8  from: datab  to: combout " "Cell: result~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701007456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~8  from: datac  to: combout " "Cell: result~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701007456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~8  from: datad  to: combout " "Cell: result~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701007456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~8  from: datae  to: combout " "Cell: result~8  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701007456 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~8  from: dataf  to: combout " "Cell: result~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701007456 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1709701007456 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1709701007458 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709701007459 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709701007473 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709701007479 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709701007493 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709701007501 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.993 " "Worst-case minimum pulse width slack is 1.993" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709701007513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709701007513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.993               0.000 clk  " "    1.993               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709701007513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709701007513 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1709701007519 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1709701007707 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1709701008569 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "result\[2\] clk " "Clock target result\[2\] of clock clk is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1709701008665 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "result\[1\] clk " "Clock target result\[1\] of clock clk is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1709701008666 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "result\[0\] clk " "Clock target result\[0\] of clock clk is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1709701008666 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "result\[0\] clk " "Clock target result\[0\] of clock clk is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1709701008666 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "result\[1\] clk " "Clock target result\[1\] of clock clk is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1709701008666 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "result\[2\] clk " "Clock target result\[2\] of clock clk is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1709701008666 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: dataa  to: combout " "Cell: Mux1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701008667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: datac  to: combout " "Cell: Mux1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701008667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: datad  to: combout " "Cell: Mux1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701008667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: datae  to: combout " "Cell: Mux1~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701008667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: dataf  to: combout " "Cell: Mux1~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701008667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_0_result_int\[0\]~5  from: datac  to: sumout " "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_0_result_int\[0\]~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701008667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_0_result_int\[0\]~5  from: datad  to: sumout " "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_0_result_int\[0\]~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701008667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_0_result_int\[1\]~1  from: sharein  to: sumout " "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_0_result_int\[1\]~1  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701008667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~6  from: dataa  to: cout " "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~6  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701008667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~6  from: datab  to: cout " "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~6  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701008667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~6  from: datad  to: cout " "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~6  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701008667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[2\]~1  from: cin  to: sumout " "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[2\]~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701008667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[2\]~1  from: sharein  to: sumout " "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[2\]~1  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701008667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~11  from: dataa  to: combout " "Cell: result~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701008667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~11  from: datab  to: combout " "Cell: result~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701008667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~11  from: datae  to: combout " "Cell: result~11  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701008667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~2  from: dataa  to: combout " "Cell: result~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701008667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~2  from: datab  to: combout " "Cell: result~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701008667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~2  from: datac  to: combout " "Cell: result~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701008667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~2  from: datae  to: combout " "Cell: result~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701008667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~2  from: dataf  to: combout " "Cell: result~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701008667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~3  from: datab  to: combout " "Cell: result~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701008667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~5  from: datab  to: combout " "Cell: result~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701008667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~5  from: dataf  to: combout " "Cell: result~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701008667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~8  from: dataa  to: combout " "Cell: result~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701008667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~8  from: datab  to: combout " "Cell: result~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701008667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~8  from: datac  to: combout " "Cell: result~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701008667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~8  from: datad  to: combout " "Cell: result~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701008667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~8  from: datae  to: combout " "Cell: result~8  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701008667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~8  from: dataf  to: combout " "Cell: result~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701008667 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1709701008667 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1709701008673 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709701008676 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709701008680 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709701008684 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709701008688 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.225 " "Worst-case minimum pulse width slack is 3.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709701008691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709701008691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.225               0.000 clk  " "    3.225               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709701008691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709701008691 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1709701008696 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "result\[2\] clk " "Clock target result\[2\] of clock clk is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1709701009097 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "result\[1\] clk " "Clock target result\[1\] of clock clk is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1709701009097 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "result\[0\] clk " "Clock target result\[0\] of clock clk is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1709701009097 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "result\[0\] clk " "Clock target result\[0\] of clock clk is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1709701009097 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "result\[1\] clk " "Clock target result\[1\] of clock clk is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1709701009097 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "result\[2\] clk " "Clock target result\[2\] of clock clk is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1709701009098 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: dataa  to: combout " "Cell: Mux1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701009100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: datac  to: combout " "Cell: Mux1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701009100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: datad  to: combout " "Cell: Mux1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701009100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: datae  to: combout " "Cell: Mux1~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701009100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: dataf  to: combout " "Cell: Mux1~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701009100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_0_result_int\[0\]~5  from: datac  to: sumout " "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_0_result_int\[0\]~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701009100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_0_result_int\[0\]~5  from: datad  to: sumout " "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_0_result_int\[0\]~5  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701009100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_0_result_int\[1\]~1  from: sharein  to: sumout " "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_0_result_int\[1\]~1  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701009100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~6  from: dataa  to: cout " "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~6  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701009100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~6  from: datab  to: cout " "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~6  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701009100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~6  from: datad  to: cout " "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[1\]~6  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701009100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[2\]~1  from: cin  to: sumout " "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[2\]~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701009100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[2\]~1  from: sharein  to: sumout " "Cell: divider\|Div0\|auto_generated\|divider\|divider\|add_sub_1_result_int\[2\]~1  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701009100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~11  from: dataa  to: combout " "Cell: result~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701009100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~11  from: datab  to: combout " "Cell: result~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701009100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~11  from: datae  to: combout " "Cell: result~11  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701009100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~2  from: dataa  to: combout " "Cell: result~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701009100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~2  from: datab  to: combout " "Cell: result~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701009100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~2  from: datac  to: combout " "Cell: result~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701009100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~2  from: datae  to: combout " "Cell: result~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701009100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~2  from: dataf  to: combout " "Cell: result~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701009100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~3  from: datab  to: combout " "Cell: result~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701009100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~5  from: datab  to: combout " "Cell: result~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701009100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~5  from: dataf  to: combout " "Cell: result~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701009100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~8  from: dataa  to: combout " "Cell: result~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701009100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~8  from: datab  to: combout " "Cell: result~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701009100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~8  from: datac  to: combout " "Cell: result~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701009100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~8  from: datad  to: combout " "Cell: result~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701009100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~8  from: datae  to: combout " "Cell: result~8  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701009100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: result~8  from: dataf  to: combout " "Cell: result~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709701009100 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1709701009100 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1709701009102 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709701009106 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709701009117 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709701009124 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709701009137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.288 " "Worst-case minimum pulse width slack is 3.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709701009141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709701009141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.288               0.000 clk  " "    3.288               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709701009141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709701009141 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1709701010941 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1709701010941 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 47 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5109 " "Peak virtual memory: 5109 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709701011016 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 05 22:56:51 2024 " "Processing ended: Tue Mar 05 22:56:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709701011016 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709701011016 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709701011016 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1709701011016 ""}
