set_param place.enableSoftConstraints 3
setup_soft_constraints
if {[info exists extra_hard_constraint_delay]} {
  puts "variable does exist"
  puts "relaxed constraint by $extra_hard_constraint_delay ns"
} else {
  puts "variable does not exist"
  set extra_hard_constraint_delay 0
}
if { [info exists ::env(ZEBU_EXTRA_HARD_CONSTRAINT_DELAY)] } {
  set extra_hard_constraint_delay $::env(ZEBU_EXTRA_HARD_CONSTRAINT_DELAY)
}

global constraint_cnt
set DATE "[exec date +%s] [exec date +%X]"
puts "Before set_max_delay:$DATE"
#---------FROM PATH CONSTRAINTS---------
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_01_00_00/sockHalfBank29A/ClockRegion000R_29A/dser3/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [get_clocks *pclk*] 0 1 [expr $extra_hard_constraint_delay + 12] ;#Node15
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_01_00_00/sockHalfBank29A/ClockRegion000R_29A/dser0/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [get_clocks *pclk*] 0 1 [expr $extra_hard_constraint_delay + 19] ;#Node3
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_01_00_00/sockHalfBank29A/ClockRegion000R_29A/dser2/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [get_clocks *pclk*] 0 1 [expr $extra_hard_constraint_delay + 27] ;#Node11
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_01_00_00/sockHalfBank29A/ClockRegion000R_29A/dser1/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [get_clocks *pclk*] 0 1 [expr $extra_hard_constraint_delay + 28] ;#Node7
add_constraint [get_pins -of_objects [all_fanout -flat -endpoints_only -only_cells [get_pins design/socket_00_01_00_00/sockHalfBank29A/ClockRegion000R_29A/dser4/I1/O]] -filter {DIRECTION == "OUT" && NAME !~ "*socket_*sockHalfBank*sock*"}] [get_clocks *pclk*] 0 1 [expr $extra_hard_constraint_delay + 91] ;#Node31
#---------TO PATH CONSTRAINTS---------
add_constraint [get_pins -of_objects [get_cells [all_fanin -flat -startpoints_only -only_cells [get_pins design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser2/LVDSSER/sock_dout_INST_0/I1]] -filter {NAME !~ "*sock_*calib_en*" && NAME !~ "*socket*ClockRegion*"}] -filter {IS_CLOCK}] [ get_pins { design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser2/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 71] ;#Node25
add_constraint [get_pins -of_objects [get_cells [all_fanin -flat -startpoints_only -only_cells [get_pins design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser0/LVDSSER/sock_dout_INST_0/I1]] -filter {NAME !~ "*sock_*calib_en*" && NAME !~ "*socket*ClockRegion*"}] -filter {IS_CLOCK}] [ get_pins { design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser0/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 93] ;#Node17
add_constraint [get_pins -of_objects [get_cells [all_fanin -flat -startpoints_only -only_cells [get_pins design/socket_00_01_00_00/sockHalfBank22B/ClockRegion000S_22B/ser0/LVDSSER/sock_dout_INST_0/I1]] -filter {NAME !~ "*sock_*calib_en*" && NAME !~ "*socket*ClockRegion*"}] -filter {IS_CLOCK}] [ get_pins { design/socket_00_01_00_00/sockHalfBank22B/ClockRegion000S_22B/ser0/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 111] ;#Node109
add_constraint [get_pins -of_objects [get_cells [all_fanin -flat -startpoints_only -only_cells [get_pins design/socket_00_01_00_00/sockHalfBank22B/ClockRegion000S_22B/ser1/LVDSSER/sock_dout_INST_0/I1]] -filter {NAME !~ "*sock_*calib_en*" && NAME !~ "*socket*ClockRegion*"}] -filter {IS_CLOCK}] [ get_pins { design/socket_00_01_00_00/sockHalfBank22B/ClockRegion000S_22B/ser1/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 111] ;#Node113
add_constraint [get_pins -of_objects [get_cells [all_fanin -flat -startpoints_only -only_cells [get_pins design/socket_00_01_00_00/sockHalfBank22B/ClockRegion000S_22B/ser10/LVDSSER/sock_dout_INST_0/I1]] -filter {NAME !~ "*sock_*calib_en*" && NAME !~ "*socket*ClockRegion*"}] -filter {IS_CLOCK}] [ get_pins { design/socket_00_01_00_00/sockHalfBank22B/ClockRegion000S_22B/ser10/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 111] ;#Node149
add_constraint [get_pins -of_objects [get_cells [all_fanin -flat -startpoints_only -only_cells [get_pins design/socket_00_01_00_00/sockHalfBank22B/ClockRegion000S_22B/ser2/LVDSSER/sock_dout_INST_0/I1]] -filter {NAME !~ "*sock_*calib_en*" && NAME !~ "*socket*ClockRegion*"}] -filter {IS_CLOCK}] [ get_pins { design/socket_00_01_00_00/sockHalfBank22B/ClockRegion000S_22B/ser2/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 111] ;#Node117
add_constraint [get_pins -of_objects [get_cells [all_fanin -flat -startpoints_only -only_cells [get_pins design/socket_00_01_00_00/sockHalfBank22B/ClockRegion000S_22B/ser3/LVDSSER/sock_dout_INST_0/I1]] -filter {NAME !~ "*sock_*calib_en*" && NAME !~ "*socket*ClockRegion*"}] -filter {IS_CLOCK}] [ get_pins { design/socket_00_01_00_00/sockHalfBank22B/ClockRegion000S_22B/ser3/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 111] ;#Node121
add_constraint [get_pins -of_objects [get_cells [all_fanin -flat -startpoints_only -only_cells [get_pins design/socket_00_01_00_00/sockHalfBank22B/ClockRegion000S_22B/ser4/LVDSSER/sock_dout_INST_0/I1]] -filter {NAME !~ "*sock_*calib_en*" && NAME !~ "*socket*ClockRegion*"}] -filter {IS_CLOCK}] [ get_pins { design/socket_00_01_00_00/sockHalfBank22B/ClockRegion000S_22B/ser4/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 111] ;#Node125
add_constraint [get_pins -of_objects [get_cells [all_fanin -flat -startpoints_only -only_cells [get_pins design/socket_00_01_00_00/sockHalfBank22B/ClockRegion000S_22B/ser5/LVDSSER/sock_dout_INST_0/I1]] -filter {NAME !~ "*sock_*calib_en*" && NAME !~ "*socket*ClockRegion*"}] -filter {IS_CLOCK}] [ get_pins { design/socket_00_01_00_00/sockHalfBank22B/ClockRegion000S_22B/ser5/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 111] ;#Node129
add_constraint [get_pins -of_objects [get_cells [all_fanin -flat -startpoints_only -only_cells [get_pins design/socket_00_01_00_00/sockHalfBank22B/ClockRegion000S_22B/ser6/LVDSSER/sock_dout_INST_0/I1]] -filter {NAME !~ "*sock_*calib_en*" && NAME !~ "*socket*ClockRegion*"}] -filter {IS_CLOCK}] [ get_pins { design/socket_00_01_00_00/sockHalfBank22B/ClockRegion000S_22B/ser6/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 111] ;#Node133
add_constraint [get_pins -of_objects [get_cells [all_fanin -flat -startpoints_only -only_cells [get_pins design/socket_00_01_00_00/sockHalfBank22B/ClockRegion000S_22B/ser7/LVDSSER/sock_dout_INST_0/I1]] -filter {NAME !~ "*sock_*calib_en*" && NAME !~ "*socket*ClockRegion*"}] -filter {IS_CLOCK}] [ get_pins { design/socket_00_01_00_00/sockHalfBank22B/ClockRegion000S_22B/ser7/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 111] ;#Node137
add_constraint [get_pins -of_objects [get_cells [all_fanin -flat -startpoints_only -only_cells [get_pins design/socket_00_01_00_00/sockHalfBank22B/ClockRegion000S_22B/ser8/LVDSSER/sock_dout_INST_0/I1]] -filter {NAME !~ "*sock_*calib_en*" && NAME !~ "*socket*ClockRegion*"}] -filter {IS_CLOCK}] [ get_pins { design/socket_00_01_00_00/sockHalfBank22B/ClockRegion000S_22B/ser8/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 111] ;#Node141
add_constraint [get_pins -of_objects [get_cells [all_fanin -flat -startpoints_only -only_cells [get_pins design/socket_00_01_00_00/sockHalfBank22B/ClockRegion000S_22B/ser9/LVDSSER/sock_dout_INST_0/I1]] -filter {NAME !~ "*sock_*calib_en*" && NAME !~ "*socket*ClockRegion*"}] -filter {IS_CLOCK}] [ get_pins { design/socket_00_01_00_00/sockHalfBank22B/ClockRegion000S_22B/ser9/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 111] ;#Node145
add_constraint [get_pins -of_objects [get_cells [all_fanin -flat -startpoints_only -only_cells [get_pins design/socket_00_01_00_00/sockHalfBank29A/ClockRegion001S_29A/ser0/LVDSSER/sock_dout_INST_0/I1]] -filter {NAME !~ "*sock_*calib_en*" && NAME !~ "*socket*ClockRegion*"}] -filter {IS_CLOCK}] [ get_pins { design/socket_00_01_00_00/sockHalfBank29A/ClockRegion001S_29A/ser0/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 111] ;#Node153
add_constraint [get_pins -of_objects [get_cells [all_fanin -flat -startpoints_only -only_cells [get_pins design/socket_00_01_00_00/sockHalfBank29A/ClockRegion001S_29A/ser1/LVDSSER/sock_dout_INST_0/I1]] -filter {NAME !~ "*sock_*calib_en*" && NAME !~ "*socket*ClockRegion*"}] -filter {IS_CLOCK}] [ get_pins { design/socket_00_01_00_00/sockHalfBank29A/ClockRegion001S_29A/ser1/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 111] ;#Node157
add_constraint [get_pins -of_objects [get_cells [all_fanin -flat -startpoints_only -only_cells [get_pins design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser10/LVDSSER/sock_dout_INST_0/I1]] -filter {NAME !~ "*sock_*calib_en*" && NAME !~ "*socket*ClockRegion*"}] -filter {IS_CLOCK}] [ get_pins { design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser10/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 111] ;#Node61
add_constraint [get_pins -of_objects [get_cells [all_fanin -flat -startpoints_only -only_cells [get_pins design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser4/LVDSSER/sock_dout_INST_0/I1]] -filter {NAME !~ "*sock_*calib_en*" && NAME !~ "*socket*ClockRegion*"}] -filter {IS_CLOCK}] [ get_pins { design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser4/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 111] ;#Node37
add_constraint [get_pins -of_objects [get_cells [all_fanin -flat -startpoints_only -only_cells [get_pins design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser5/LVDSSER/sock_dout_INST_0/I1]] -filter {NAME !~ "*sock_*calib_en*" && NAME !~ "*socket*ClockRegion*"}] -filter {IS_CLOCK}] [ get_pins { design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser5/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 111] ;#Node41
add_constraint [get_pins -of_objects [get_cells [all_fanin -flat -startpoints_only -only_cells [get_pins design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser6/LVDSSER/sock_dout_INST_0/I1]] -filter {NAME !~ "*sock_*calib_en*" && NAME !~ "*socket*ClockRegion*"}] -filter {IS_CLOCK}] [ get_pins { design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser6/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 111] ;#Node45
add_constraint [get_pins -of_objects [get_cells [all_fanin -flat -startpoints_only -only_cells [get_pins design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser7/LVDSSER/sock_dout_INST_0/I1]] -filter {NAME !~ "*sock_*calib_en*" && NAME !~ "*socket*ClockRegion*"}] -filter {IS_CLOCK}] [ get_pins { design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser7/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 111] ;#Node49
add_constraint [get_pins -of_objects [get_cells [all_fanin -flat -startpoints_only -only_cells [get_pins design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser8/LVDSSER/sock_dout_INST_0/I1]] -filter {NAME !~ "*sock_*calib_en*" && NAME !~ "*socket*ClockRegion*"}] -filter {IS_CLOCK}] [ get_pins { design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser8/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 111] ;#Node53
add_constraint [get_pins -of_objects [get_cells [all_fanin -flat -startpoints_only -only_cells [get_pins design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser9/LVDSSER/sock_dout_INST_0/I1]] -filter {NAME !~ "*sock_*calib_en*" && NAME !~ "*socket*ClockRegion*"}] -filter {IS_CLOCK}] [ get_pins { design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser9/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 111] ;#Node57
add_constraint [get_pins -of_objects [get_cells [all_fanin -flat -startpoints_only -only_cells [get_pins design/socket_00_01_00_00/sockHalfBank66A/ClockRegion003S_66A/ser0/LVDSSER/sock_dout_INST_0/I1]] -filter {NAME !~ "*sock_*calib_en*" && NAME !~ "*socket*ClockRegion*"}] -filter {IS_CLOCK}] [ get_pins { design/socket_00_01_00_00/sockHalfBank66A/ClockRegion003S_66A/ser0/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 111] ;#Node65
add_constraint [get_pins -of_objects [get_cells [all_fanin -flat -startpoints_only -only_cells [get_pins design/socket_00_01_00_00/sockHalfBank66A/ClockRegion003S_66A/ser1/LVDSSER/sock_dout_INST_0/I1]] -filter {NAME !~ "*sock_*calib_en*" && NAME !~ "*socket*ClockRegion*"}] -filter {IS_CLOCK}] [ get_pins { design/socket_00_01_00_00/sockHalfBank66A/ClockRegion003S_66A/ser1/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 111] ;#Node69
add_constraint [get_pins -of_objects [get_cells [all_fanin -flat -startpoints_only -only_cells [get_pins design/socket_00_01_00_00/sockHalfBank66A/ClockRegion003S_66A/ser10/LVDSSER/sock_dout_INST_0/I1]] -filter {NAME !~ "*sock_*calib_en*" && NAME !~ "*socket*ClockRegion*"}] -filter {IS_CLOCK}] [ get_pins { design/socket_00_01_00_00/sockHalfBank66A/ClockRegion003S_66A/ser10/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 111] ;#Node105
add_constraint [get_pins -of_objects [get_cells [all_fanin -flat -startpoints_only -only_cells [get_pins design/socket_00_01_00_00/sockHalfBank66A/ClockRegion003S_66A/ser2/LVDSSER/sock_dout_INST_0/I1]] -filter {NAME !~ "*sock_*calib_en*" && NAME !~ "*socket*ClockRegion*"}] -filter {IS_CLOCK}] [ get_pins { design/socket_00_01_00_00/sockHalfBank66A/ClockRegion003S_66A/ser2/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 111] ;#Node73
add_constraint [get_pins -of_objects [get_cells [all_fanin -flat -startpoints_only -only_cells [get_pins design/socket_00_01_00_00/sockHalfBank66A/ClockRegion003S_66A/ser3/LVDSSER/sock_dout_INST_0/I1]] -filter {NAME !~ "*sock_*calib_en*" && NAME !~ "*socket*ClockRegion*"}] -filter {IS_CLOCK}] [ get_pins { design/socket_00_01_00_00/sockHalfBank66A/ClockRegion003S_66A/ser3/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 111] ;#Node77
add_constraint [get_pins -of_objects [get_cells [all_fanin -flat -startpoints_only -only_cells [get_pins design/socket_00_01_00_00/sockHalfBank66A/ClockRegion003S_66A/ser4/LVDSSER/sock_dout_INST_0/I1]] -filter {NAME !~ "*sock_*calib_en*" && NAME !~ "*socket*ClockRegion*"}] -filter {IS_CLOCK}] [ get_pins { design/socket_00_01_00_00/sockHalfBank66A/ClockRegion003S_66A/ser4/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 111] ;#Node81
add_constraint [get_pins -of_objects [get_cells [all_fanin -flat -startpoints_only -only_cells [get_pins design/socket_00_01_00_00/sockHalfBank66A/ClockRegion003S_66A/ser5/LVDSSER/sock_dout_INST_0/I1]] -filter {NAME !~ "*sock_*calib_en*" && NAME !~ "*socket*ClockRegion*"}] -filter {IS_CLOCK}] [ get_pins { design/socket_00_01_00_00/sockHalfBank66A/ClockRegion003S_66A/ser5/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 111] ;#Node85
add_constraint [get_pins -of_objects [get_cells [all_fanin -flat -startpoints_only -only_cells [get_pins design/socket_00_01_00_00/sockHalfBank66A/ClockRegion003S_66A/ser6/LVDSSER/sock_dout_INST_0/I1]] -filter {NAME !~ "*sock_*calib_en*" && NAME !~ "*socket*ClockRegion*"}] -filter {IS_CLOCK}] [ get_pins { design/socket_00_01_00_00/sockHalfBank66A/ClockRegion003S_66A/ser6/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 111] ;#Node89
add_constraint [get_pins -of_objects [get_cells [all_fanin -flat -startpoints_only -only_cells [get_pins design/socket_00_01_00_00/sockHalfBank66A/ClockRegion003S_66A/ser7/LVDSSER/sock_dout_INST_0/I1]] -filter {NAME !~ "*sock_*calib_en*" && NAME !~ "*socket*ClockRegion*"}] -filter {IS_CLOCK}] [ get_pins { design/socket_00_01_00_00/sockHalfBank66A/ClockRegion003S_66A/ser7/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 111] ;#Node93
add_constraint [get_pins -of_objects [get_cells [all_fanin -flat -startpoints_only -only_cells [get_pins design/socket_00_01_00_00/sockHalfBank66A/ClockRegion003S_66A/ser8/LVDSSER/sock_dout_INST_0/I1]] -filter {NAME !~ "*sock_*calib_en*" && NAME !~ "*socket*ClockRegion*"}] -filter {IS_CLOCK}] [ get_pins { design/socket_00_01_00_00/sockHalfBank66A/ClockRegion003S_66A/ser8/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 111] ;#Node97
add_constraint [get_pins -of_objects [get_cells [all_fanin -flat -startpoints_only -only_cells [get_pins design/socket_00_01_00_00/sockHalfBank66A/ClockRegion003S_66A/ser9/LVDSSER/sock_dout_INST_0/I1]] -filter {NAME !~ "*sock_*calib_en*" && NAME !~ "*socket*ClockRegion*"}] -filter {IS_CLOCK}] [ get_pins { design/socket_00_01_00_00/sockHalfBank66A/ClockRegion003S_66A/ser9/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 111] ;#Node101
add_constraint [get_pins -of_objects [get_cells [all_fanin -flat -startpoints_only -only_cells [get_pins design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser3/LVDSSER/sock_dout_INST_0/I1]] -filter {NAME !~ "*sock_*calib_en*" && NAME !~ "*socket*ClockRegion*"}] -filter {IS_CLOCK}] [ get_pins { design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser3/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 116] ;#Node33
add_constraint [get_pins -of_objects [get_cells [all_fanin -flat -startpoints_only -only_cells [get_pins design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser1/LVDSSER/sock_dout_INST_0/I1]] -filter {NAME !~ "*sock_*calib_en*" && NAME !~ "*socket*ClockRegion*"}] -filter {IS_CLOCK}] [ get_pins { design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser1/LVDSSER/sock_dout_INST_0/I1 }] 0 1 [expr $extra_hard_constraint_delay + 146] ;#Node21
puts "
Number of constraints executed $constraint_cnt"
set DATE "[exec date +%s] [exec date +%X]"
puts "After set_max_delay:$DATE"
