0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab2/Lab2.sim/sim_3/behav/xsim/glbl.v,1701986991,verilog,,,,glbl,,,,,,,,
C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab2/Lab2.srcs/sim_3/new/PartC_tb.v,1702064567,verilog,,,,PartC_tb,,,,,,,,
C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab2/Lab2.srcs/sources_1/imports/Downloads/PartA.v,1702066018,verilog,,C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab2/Lab2.srcs/sources_1/imports/Downloads/PartC.v,,baud_controller,,,,,,,,
C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab2/Lab2.srcs/sources_1/imports/Downloads/PartC.v,1702062003,verilog,,C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab2/Lab2.srcs/sources_1/imports/Downloads/receive_bits.v,,uart_receiver,,,,,,,,
C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab2/Lab2.srcs/sources_1/imports/Downloads/receive_bits.v,1702063307,verilog,,C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab2/Lab2.srcs/sim_3/new/PartC_tb.v,,receive_bits,,,,,,,,
