Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a96d97460d254013a5e80590d9d0ec2f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot hamming7check_tb_behav xil_defaultlib.hamming7check_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'I' [E:/Desktop/DLCO/Experiments/Project1_combinatorial_logic/lab1/hamming7check.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hex2seg
Compiling module xil_defaultlib.dec7seg
Compiling module xil_defaultlib.hamming7check
Compiling module xil_defaultlib.hamming7check_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hamming7check_tb_behav
