#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Tue Jun 06 17:19:28 2017
# Process ID: 6604
# Current directory: C:/College/Thesis/VivadoProjects/SHA1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10960 C:\College\Thesis\VivadoProjects\SHA1\SHA1.xpr
# Log file: C:/College/Thesis/VivadoProjects/SHA1/vivado.log
# Journal file: C:/College/Thesis/VivadoProjects/SHA1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/College/Thesis/VivadoProjects/SHA1/SHA1.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 793.277 ; gain = 120.629
set_property is_enabled false [get_files  C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sources_1/new/top.v]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/my_bram/my_bram.srcs/sources_1/new/my_bram.v" into library work [C:/College/Thesis/VivadoProjects/my_bram/my_bram.srcs/sources_1/new/my_bram.v:1]
[Tue Jun 06 17:21:02 2017] Launched synth_1...
Run output will be captured here: C:/College/Thesis/VivadoProjects/SHA1/SHA1.runs/synth_1/runme.log
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'my_bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav'
"xvlog -m64 --relax -prj my_bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/my_bram/my_bram.srcs/sources_1/new/my_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sim_1/new/SHA1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_bram_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 1347c62a978e4969a2b5e48270acf9ed --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot my_bram_tb_behav xil_defaultlib.my_bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.my_bram
Compiling module xil_defaultlib.my_bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot my_bram_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav/xsim.dir/my_bram_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav/xsim.dir/my_bram_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jun 06 17:21:34 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 06 17:21:34 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "my_bram_tb_behav -key {Behavioral:sim_1:Functional:my_bram_tb} -tclbatch {my_bram_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source my_bram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'my_bram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 856.074 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'my_bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav'
"xvlog -m64 --relax -prj my_bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sources_1/new/W0_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module W0_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/my_bram/my_bram.srcs/sources_1/new/my_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sim_1/new/SHA1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_bram_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 1347c62a978e4969a2b5e48270acf9ed --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot my_bram_tb_behav xil_defaultlib.my_bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.my_bram
Compiling module xil_defaultlib.W0_15
Compiling module xil_defaultlib.my_bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot my_bram_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav/xsim.dir/my_bram_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav/xsim.dir/my_bram_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jun 06 17:24:13 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 06 17:24:13 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "my_bram_tb_behav -key {Behavioral:sim_1:Functional:my_bram_tb} -tclbatch {my_bram_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source my_bram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'my_bram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 875.879 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'my_bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav'
"xvlog -m64 --relax -prj my_bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/my_bram/my_bram.srcs/sources_1/new/my_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sim_1/new/SHA1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_bram_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 1347c62a978e4969a2b5e48270acf9ed --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot my_bram_tb_behav xil_defaultlib.my_bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.my_bram
Compiling module xil_defaultlib.my_bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot my_bram_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav/xsim.dir/my_bram_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav/xsim.dir/my_bram_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jun 06 17:31:10 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 06 17:31:10 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "my_bram_tb_behav -key {Behavioral:sim_1:Functional:my_bram_tb} -tclbatch {my_bram_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source my_bram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'my_bram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 885.234 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'my_bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav'
"xvlog -m64 --relax -prj my_bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/my_bram/my_bram.srcs/sources_1/new/my_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sim_1/new/SHA1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_bram_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 1347c62a978e4969a2b5e48270acf9ed --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot my_bram_tb_behav xil_defaultlib.my_bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.my_bram
Compiling module xil_defaultlib.my_bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot my_bram_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav/xsim.dir/my_bram_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav/xsim.dir/my_bram_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jun 06 17:32:24 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 06 17:32:24 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "my_bram_tb_behav -key {Behavioral:sim_1:Functional:my_bram_tb} -tclbatch {my_bram_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source my_bram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'my_bram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 903.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'my_bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav'
"xvlog -m64 --relax -prj my_bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/my_bram/my_bram.srcs/sources_1/new/my_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sim_1/new/SHA1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_bram_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 1347c62a978e4969a2b5e48270acf9ed --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot my_bram_tb_behav xil_defaultlib.my_bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.my_bram
Compiling module xil_defaultlib.my_bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot my_bram_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav/xsim.dir/my_bram_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav/xsim.dir/my_bram_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jun 06 17:33:21 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 06 17:33:21 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "my_bram_tb_behav -key {Behavioral:sim_1:Functional:my_bram_tb} -tclbatch {my_bram_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source my_bram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'my_bram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 903.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'my_bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav'
"xvlog -m64 --relax -prj my_bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/my_bram/my_bram.srcs/sources_1/new/my_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sim_1/new/SHA1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_bram_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 1347c62a978e4969a2b5e48270acf9ed --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot my_bram_tb_behav xil_defaultlib.my_bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.my_bram
Compiling module xil_defaultlib.my_bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot my_bram_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav/xsim.dir/my_bram_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav/xsim.dir/my_bram_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jun 06 17:34:34 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 06 17:34:34 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "my_bram_tb_behav -key {Behavioral:sim_1:Functional:my_bram_tb} -tclbatch {my_bram_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source my_bram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'my_bram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 903.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'my_bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav'
"xvlog -m64 --relax -prj my_bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sources_1/new/W0_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module W0_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/my_bram/my_bram.srcs/sources_1/new/my_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sim_1/new/SHA1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_bram_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 1347c62a978e4969a2b5e48270acf9ed --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot my_bram_tb_behav xil_defaultlib.my_bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.my_bram
Compiling module xil_defaultlib.W0_15
Compiling module xil_defaultlib.my_bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot my_bram_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav/xsim.dir/my_bram_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav/xsim.dir/my_bram_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jun 06 17:36:25 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 06 17:36:25 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "my_bram_tb_behav -key {Behavioral:sim_1:Functional:my_bram_tb} -tclbatch {my_bram_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source my_bram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'my_bram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 903.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'my_bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav'
"xvlog -m64 --relax -prj my_bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sources_1/new/W0_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module W0_15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/my_bram/my_bram.srcs/sources_1/new/my_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sim_1/new/SHA1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_bram_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 1347c62a978e4969a2b5e48270acf9ed --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot my_bram_tb_behav xil_defaultlib.my_bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.my_bram
Compiling module xil_defaultlib.W0_15
Compiling module xil_defaultlib.my_bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot my_bram_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav/xsim.dir/my_bram_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav/xsim.dir/my_bram_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jun 06 17:37:42 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 06 17:37:42 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "my_bram_tb_behav -key {Behavioral:sim_1:Functional:my_bram_tb} -tclbatch {my_bram_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source my_bram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'my_bram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 903.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'my_bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav'
"xvlog -m64 --relax -prj my_bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/my_bram/my_bram.srcs/sources_1/new/my_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sim_1/new/SHA1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_bram_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 1347c62a978e4969a2b5e48270acf9ed --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot my_bram_tb_behav xil_defaultlib.my_bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.my_bram
Compiling module xil_defaultlib.my_bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot my_bram_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav/xsim.dir/my_bram_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav/xsim.dir/my_bram_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jun 06 17:39:53 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 06 17:39:53 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "my_bram_tb_behav -key {Behavioral:sim_1:Functional:my_bram_tb} -tclbatch {my_bram_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source my_bram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'my_bram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 903.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'my_bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav'
"xvlog -m64 --relax -prj my_bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/my_bram/my_bram.srcs/sources_1/new/my_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sim_1/new/SHA1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_bram_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 1347c62a978e4969a2b5e48270acf9ed --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot my_bram_tb_behav xil_defaultlib.my_bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.my_bram
Compiling module xil_defaultlib.my_bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot my_bram_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav/xsim.dir/my_bram_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav/xsim.dir/my_bram_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jun 06 17:41:35 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 06 17:41:35 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "my_bram_tb_behav -key {Behavioral:sim_1:Functional:my_bram_tb} -tclbatch {my_bram_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source my_bram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'my_bram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 903.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property is_enabled false [get_files  C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sources_1/new/Ram_Latch.v]
launch_runs impl_1
[Tue Jun 06 17:42:57 2017] Launched impl_1...
Run output will be captured here: C:/College/Thesis/VivadoProjects/SHA1/SHA1.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1
[Tue Jun 06 17:47:10 2017] Launched impl_1...
Run output will be captured here: C:/College/Thesis/VivadoProjects/SHA1/SHA1.runs/impl_1/runme.log
set_property is_enabled true [get_files  C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sources_1/new/top.v]
reset_run synth_1
launch_runs impl_1
[Tue Jun 06 17:48:45 2017] Launched synth_1...
Run output will be captured here: C:/College/Thesis/VivadoProjects/SHA1/SHA1.runs/synth_1/runme.log
[Tue Jun 06 17:48:45 2017] Launched impl_1...
Run output will be captured here: C:/College/Thesis/VivadoProjects/SHA1/SHA1.runs/impl_1/runme.log
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'my_bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav'
"xvlog -m64 --relax -prj my_bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/my_bram/my_bram.srcs/sources_1/new/my_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sim_1/new/SHA1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_bram_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 1347c62a978e4969a2b5e48270acf9ed --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot my_bram_tb_behav xil_defaultlib.my_bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sources_1/new/top.v" Line 76. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sources_1/new/top.v" Line 76. Module top doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.my_bram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.my_bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot my_bram_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav/xsim.dir/my_bram_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav/xsim.dir/my_bram_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jun 06 17:50:06 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 06 17:50:06 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "my_bram_tb_behav -key {Behavioral:sim_1:Functional:my_bram_tb} -tclbatch {my_bram_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source my_bram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'my_bram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 903.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property is_enabled false [get_files  C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sources_1/new/W0_15.v]
set_property is_enabled false [get_files  C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sources_1/new/H0_4.v]
reset_run synth_1
launch_runs synth_1
[Tue Jun 06 17:55:53 2017] Launched synth_1...
Run output will be captured here: C:/College/Thesis/VivadoProjects/SHA1/SHA1.runs/synth_1/runme.log
launch_runs impl_1
[Tue Jun 06 17:56:20 2017] Launched impl_1...
Run output will be captured here: C:/College/Thesis/VivadoProjects/SHA1/SHA1.runs/impl_1/runme.log
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'my_bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav'
"xvlog -m64 --relax -prj my_bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/my_bram/my_bram.srcs/sources_1/new/my_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sim_1/new/SHA1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_bram_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 1347c62a978e4969a2b5e48270acf9ed --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot my_bram_tb_behav xil_defaultlib.my_bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sources_1/new/top.v" Line 76. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sources_1/new/top.v" Line 76. Module top doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.my_bram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.my_bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot my_bram_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav/xsim.dir/my_bram_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav/xsim.dir/my_bram_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jun 06 17:57:26 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 06 17:57:26 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "my_bram_tb_behav -key {Behavioral:sim_1:Functional:my_bram_tb} -tclbatch {my_bram_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source my_bram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'my_bram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 925.285 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sources_1/new/top.v" into library work [C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sources_1/new/top.v:1]
[Tue Jun 06 17:59:32 2017] Launched synth_1...
Run output will be captured here: C:/College/Thesis/VivadoProjects/SHA1/SHA1.runs/synth_1/runme.log
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'my_bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav'
"xvlog -m64 --relax -prj my_bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/my_bram/my_bram.srcs/sources_1/new/my_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sim_1/new/SHA1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_bram_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 1347c62a978e4969a2b5e48270acf9ed --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot my_bram_tb_behav xil_defaultlib.my_bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.my_bram
Compiling module xil_defaultlib.my_bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot my_bram_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav/xsim.dir/my_bram_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav/xsim.dir/my_bram_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jun 06 18:00:07 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 06 18:00:07 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "my_bram_tb_behav -key {Behavioral:sim_1:Functional:my_bram_tb} -tclbatch {my_bram_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source my_bram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'my_bram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 925.285 ; gain = 0.000
launch_simulation -mode post-synthesis -type functional
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1273.512 ; gain = 320.527
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/synth/func/my_bram_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/synth/func/my_bram_tb_func_synth.v
INFO: [USF-XSim-37] Inspecting design source files for 'my_bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj my_bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/synth/func/my_bram_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_bram
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sim_1/new/SHA1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_bram_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/synth/func'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 1347c62a978e4969a2b5e48270acf9ed --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot my_bram_tb_func_synth xil_defaultlib.my_bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.RAM32M
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.my_bram
Compiling module xil_defaultlib.my_bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot my_bram_tb_func_synth

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/synth/func/xsim.dir/my_bram_tb_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/synth/func/xsim.dir/my_bram_tb_func_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jun 06 18:00:39 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 06 18:00:39 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "my_bram_tb_func_synth -key {Post-Synthesis:sim_1:Functional:my_bram_tb} -tclbatch {my_bram_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source my_bram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'my_bram_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 1311.125 ; gain = 358.141
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
remove_files  C:/College/Thesis/VivadoProjects/my_bram/my_bram.srcs/sources_1/new/my_bram.v
update_compile_order -fileset sources_1
add_files -norecurse C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sources_1/new/my_bram.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sources_1/new/my_bram.v" into library work [C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sources_1/new/my_bram.v:1]
[Tue Jun 06 18:04:08 2017] Launched synth_1...
Run output will be captured here: C:/College/Thesis/VivadoProjects/SHA1/SHA1.runs/synth_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1676.625 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'my_bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav'
"xvlog -m64 --relax -prj my_bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sources_1/new/my_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sim_1/new/SHA1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_bram_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 1347c62a978e4969a2b5e48270acf9ed --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot my_bram_tb_behav xil_defaultlib.my_bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.my_bram
Compiling module xil_defaultlib.my_bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot my_bram_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav/xsim.dir/my_bram_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav/xsim.dir/my_bram_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jun 06 18:04:54 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 06 18:04:54 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "my_bram_tb_behav -key {Behavioral:sim_1:Functional:my_bram_tb} -tclbatch {my_bram_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source my_bram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'my_bram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1676.625 ; gain = 0.000
launch_simulation -mode post-synthesis -type functional
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/synth/func/my_bram_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/synth/func/my_bram_tb_func_synth.v
INFO: [USF-XSim-37] Inspecting design source files for 'my_bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj my_bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/synth/func/my_bram_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_bram
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sim_1/new/SHA1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_bram_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/synth/func'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 1347c62a978e4969a2b5e48270acf9ed --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot my_bram_tb_func_synth xil_defaultlib.my_bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.RAM32M
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.my_bram
Compiling module xil_defaultlib.my_bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot my_bram_tb_func_synth

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/synth/func/xsim.dir/my_bram_tb_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/synth/func/xsim.dir/my_bram_tb_func_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jun 06 18:05:13 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 06 18:05:13 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "my_bram_tb_func_synth -key {Post-Synthesis:sim_1:Functional:my_bram_tb} -tclbatch {my_bram_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source my_bram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'my_bram_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1676.625 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sources_1/new/top.v" into library work [C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sources_1/new/top.v:1]
[Tue Jun 06 18:10:07 2017] Launched synth_1...
Run output will be captured here: C:/College/Thesis/VivadoProjects/SHA1/SHA1.runs/synth_1/runme.log
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Jun 06 18:10:45 2017] Launched impl_1...
Run output will be captured here: C:/College/Thesis/VivadoProjects/SHA1/SHA1.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1679.840 ; gain = 0.000
reset_run impl_1
launch_runs impl_1
[Tue Jun 06 18:11:53 2017] Launched impl_1...
Run output will be captured here: C:/College/Thesis/VivadoProjects/SHA1/SHA1.runs/impl_1/runme.log
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'my_bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav'
"xvlog -m64 --relax -prj my_bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sources_1/new/my_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sim_1/new/SHA1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_bram_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 1347c62a978e4969a2b5e48270acf9ed --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot my_bram_tb_behav xil_defaultlib.my_bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sources_1/new/top.v" Line 76. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sources_1/new/top.v" Line 76. Module top doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.my_bram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.my_bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot my_bram_tb_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav/xsim.dir/my_bram_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav/xsim.dir/my_bram_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jun 06 18:12:59 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 06 18:12:59 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "my_bram_tb_behav -key {Behavioral:sim_1:Functional:my_bram_tb} -tclbatch {my_bram_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source my_bram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'my_bram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1679.840 ; gain = 0.000
launch_simulation -mode post-synthesis -type functional
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/synth/func/my_bram_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/synth/func/my_bram_tb_func_synth.v
INFO: [USF-XSim-37] Inspecting design source files for 'my_bram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj my_bram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/synth/func/my_bram_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/College/Thesis/VivadoProjects/SHA1/SHA1.srcs/sim_1/new/SHA1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_bram_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/synth/func'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 1347c62a978e4969a2b5e48270acf9ed --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot my_bram_tb_func_synth xil_defaultlib.my_bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.my_bram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot my_bram_tb_func_synth

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/synth/func/xsim.dir/my_bram_tb_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/synth/func/xsim.dir/my_bram_tb_func_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jun 06 18:13:22 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 06 18:13:22 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/College/Thesis/VivadoProjects/SHA1/SHA1.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "my_bram_tb_func_synth -key {Post-Synthesis:sim_1:Functional:my_bram_tb} -tclbatch {my_bram_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source my_bram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'my_bram_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1679.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
