

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2'
================================================================
* Date:           Sat Nov 19 21:58:04 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vscale-max-sharing
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.370 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_133_1_VITIS_LOOP_134_2  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      79|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|      39|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      39|     151|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln133_1_fu_176_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln133_fu_148_p2       |         +|   0|  0|  18|          11|           1|
    |add_ln134_fu_218_p2       |         +|   0|  0|  14|           7|           3|
    |icmp_ln133_fu_142_p2      |      icmp|   0|  0|  12|          11|          12|
    |or_ln137_fu_239_p2        |        or|   0|  0|   5|           5|           1|
    |select_ln137_1_fu_182_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln137_fu_168_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  79|          44|          28|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_j_5_load             |   9|          2|    7|         14|
    |i_fu_62                               |   9|          2|    7|         14|
    |indvar_flatten_fu_66                  |   9|          2|   11|         22|
    |j_5_fu_58                             |   9|          2|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   52|        104|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_62                  |   7|   0|    7|          0|
    |indvar_flatten_fu_66     |  11|   0|   11|          0|
    |j_5_fu_58                |   7|   0|    7|          0|
    |lshr_ln_reg_281          |   5|   0|    5|          0|
    |trunc_ln137_reg_286      |   6|   0|    6|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  39|   0|   39|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2|  return value|
|reg_file_5_1_address0  |  out|   11|   ap_memory|                                        reg_file_5_1|         array|
|reg_file_5_1_ce0       |  out|    1|   ap_memory|                                        reg_file_5_1|         array|
|reg_file_5_1_we0       |  out|    1|   ap_memory|                                        reg_file_5_1|         array|
|reg_file_5_1_d0        |  out|   16|   ap_memory|                                        reg_file_5_1|         array|
|reg_file_5_1_address1  |  out|   11|   ap_memory|                                        reg_file_5_1|         array|
|reg_file_5_1_ce1       |  out|    1|   ap_memory|                                        reg_file_5_1|         array|
|reg_file_5_1_we1       |  out|    1|   ap_memory|                                        reg_file_5_1|         array|
|reg_file_5_1_d1        |  out|   16|   ap_memory|                                        reg_file_5_1|         array|
|reg_file_5_0_address0  |  out|   11|   ap_memory|                                        reg_file_5_0|         array|
|reg_file_5_0_ce0       |  out|    1|   ap_memory|                                        reg_file_5_0|         array|
|reg_file_5_0_we0       |  out|    1|   ap_memory|                                        reg_file_5_0|         array|
|reg_file_5_0_d0        |  out|   16|   ap_memory|                                        reg_file_5_0|         array|
|reg_file_5_0_address1  |  out|   11|   ap_memory|                                        reg_file_5_0|         array|
|reg_file_5_0_ce1       |  out|    1|   ap_memory|                                        reg_file_5_0|         array|
|reg_file_5_0_we1       |  out|    1|   ap_memory|                                        reg_file_5_0|         array|
|reg_file_5_0_d1        |  out|   16|   ap_memory|                                        reg_file_5_0|         array|
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+

