#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun May 12 23:50:39 2024
# Process ID: 48444
# Current directory: C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/synth_1\vivado.jou
# Running On: Olawenah-PC, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 8, Host memory: 34277 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 565.449 ; gain = 182.258
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/adria/Documents/Feina/coincidence_detector/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.cache/ip 
Command: read_checkpoint -auto_incremental -incremental C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top design_1_wrapper -part xczu3eg-sbva484-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 43640
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1918.512 ; gain = 376.605
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'Enable', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0.v:72]
INFO: [Synth 8-11241] undeclared symbol 'nCycles', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0.v:73]
INFO: [Synth 8-11241] undeclared symbol 'Delay_A', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0.v:74]
INFO: [Synth 8-11241] undeclared symbol 'Delay_B', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0.v:75]
INFO: [Synth 8-11241] undeclared symbol 'Delay_C', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0.v:76]
INFO: [Synth 8-11241] undeclared symbol 'Delay_D', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0.v:77]
INFO: [Synth 8-11241] undeclared symbol 'Cnt_Clk', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0.v:78]
INFO: [Synth 8-11241] undeclared symbol 'Counts_A', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0.v:79]
INFO: [Synth 8-11241] undeclared symbol 'Counts_B', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0.v:80]
INFO: [Synth 8-11241] undeclared symbol 'Counts_C', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0.v:81]
INFO: [Synth 8-11241] undeclared symbol 'Counts_D', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0.v:82]
INFO: [Synth 8-11241] undeclared symbol 'Counts_AB', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0.v:83]
INFO: [Synth 8-11241] undeclared symbol 'Counts_AC', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0.v:84]
INFO: [Synth 8-11241] undeclared symbol 'Counts_AD', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0.v:85]
INFO: [Synth 8-11241] undeclared symbol 'Counts_BC', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0.v:86]
INFO: [Synth 8-11241] undeclared symbol 'Counts_BD', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0.v:87]
INFO: [Synth 8-11241] undeclared symbol 'Counts_CD', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0.v:88]
WARNING: [Synth 8-8895] 'Enable' is already implicitly declared on line 72 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0.v:93]
WARNING: [Synth 8-8895] 'nCycles' is already implicitly declared on line 73 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0.v:94]
WARNING: [Synth 8-8895] 'Delay_A' is already implicitly declared on line 74 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0.v:95]
WARNING: [Synth 8-8895] 'Delay_B' is already implicitly declared on line 75 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0.v:95]
WARNING: [Synth 8-8895] 'Delay_C' is already implicitly declared on line 76 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0.v:95]
WARNING: [Synth 8-8895] 'Delay_D' is already implicitly declared on line 77 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0.v:95]
WARNING: [Synth 8-8895] 'Cnt_Clk' is already implicitly declared on line 78 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0.v:97]
WARNING: [Synth 8-8895] 'Counts_A' is already implicitly declared on line 79 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0.v:98]
WARNING: [Synth 8-8895] 'Counts_B' is already implicitly declared on line 80 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0.v:98]
WARNING: [Synth 8-8895] 'Counts_C' is already implicitly declared on line 81 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0.v:98]
WARNING: [Synth 8-8895] 'Counts_D' is already implicitly declared on line 82 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0.v:98]
WARNING: [Synth 8-8895] 'Counts_AB' is already implicitly declared on line 83 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0.v:99]
WARNING: [Synth 8-8895] 'Counts_AC' is already implicitly declared on line 84 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0.v:99]
WARNING: [Synth 8-8895] 'Counts_AD' is already implicitly declared on line 85 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0.v:99]
WARNING: [Synth 8-8895] 'Counts_BC' is already implicitly declared on line 86 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0.v:99]
WARNING: [Synth 8-8895] 'Counts_BD' is already implicitly declared on line 87 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0.v:99]
WARNING: [Synth 8-8895] 'Counts_CD' is already implicitly declared on line 88 [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0.v:99]
INFO: [Synth 8-11241] undeclared symbol 'S_AXI_ACLK', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0.v:107]
INFO: [Synth 8-11241] undeclared symbol 'S_AXI_ARESETN', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0.v:108]
INFO: [Synth 8-11241] undeclared symbol 'dp_audi_ref_clk', assumed default net type 'wire' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:2463]
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:19]
INFO: [Synth 8-6157] synthesizing module 'design_1' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_AXI_detector_0_0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_AXI_detector_0_0/synth/design_1_AXI_detector_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'AXI_detector_v1_0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'AXI_detector_v1_0_S00_AXI' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'AXI_detector_v1_0_S00_AXI' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'detector_top_wrapper_v' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/src/detector_top_wrapper_v.v:1]
INFO: [Synth 8-6157] synthesizing module 'detector_top_wrapper_sv' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/src/detector_top_wrapper.sv:1]
INFO: [Synth 8-6157] synthesizing module 'detector_top' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/src/detector_top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'detector' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/src/detector.sv:1]
INFO: [Synth 8-6157] synthesizing module 'DelayGenerator' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/src/DelayGenerator.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'DelayGenerator' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/src/DelayGenerator.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pos_edge_det' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/src/pos_edge_det.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'pos_edge_det' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/src/pos_edge_det.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'detector' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/src/detector.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'detector_top' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/src/detector_top.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'detector_top_wrapper_sv' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/src/detector_top_wrapper.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'detector_top_wrapper_v' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/src/detector_top_wrapper_v.v:1]
INFO: [Synth 8-6155] done synthesizing module 'AXI_detector_v1_0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_AXI_detector_0_0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_AXI_detector_0_0/synth/design_1_AXI_detector_0_0.v:53]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_timer_0_0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/synth/design_1_axi_timer_0_0.vhd:90]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'axi_timer' declared at 'c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:2000' bound to instance 'U0' of component 'axi_timer' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/synth/design_1_axi_timer_0_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_timer' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:2055]
INFO: [Synth 8-638] synthesizing module 'tc_core' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1614]
INFO: [Synth 8-638] synthesizing module 'mux_onehot_f' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:267]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-6157] synthesizing module 'MUXCY' [D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY' (0#1) [D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:85127' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-256] done synthesizing module 'mux_onehot_f' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:267]
INFO: [Synth 8-638] synthesizing module 'count_module' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1346]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1382]
INFO: [Synth 8-638] synthesizing module 'counter_f' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'counter_f' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'count_module' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1346]
INFO: [Synth 8-638] synthesizing module 'timer_control' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:741]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:827]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:908]
INFO: [Synth 8-113] binding component instance 'READ_DONE0_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:980]
INFO: [Synth 8-113] binding component instance 'READ_DONE1_I' to cell 'FDRSE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:990]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'timer_control' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:741]
INFO: [Synth 8-113] binding component instance 'PWM_FF_I' to cell 'FDRS' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1820]
INFO: [Synth 8-256] done synthesizing module 'tc_core' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:1614]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_timer' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7ebb/hdl/axi_timer_v2_0_vh_rfs.vhd:2055]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_timer_0_0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/synth/design_1_axi_timer_0_0.vhd:90]
WARNING: [Synth 8-7071] port 'generateout0' of module 'design_1_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:157]
WARNING: [Synth 8-7071] port 'generateout1' of module 'design_1_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:157]
WARNING: [Synth 8-7071] port 'pwm0' of module 'design_1_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:157]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_1_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:157]
WARNING: [Synth 8-7023] instance 'axi_timer_0' of module 'design_1_axi_timer_0_0' has 26 connections declared, but only 22 given [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:157]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:390]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QJIMLI' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1178]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QJIMLI' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1178]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1D3SAH3' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1324]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1D3SAH3' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1324]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1456]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/synth/design_1_auto_ds_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_top' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14446]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_axi_downsizer' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2374]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_b_downsizer' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1248]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_b_downsizer' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1248]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_a_downsizer' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_axic_fifo' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_fifo_gen' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_fifo_gen' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_axic_fifo' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_axic_fifo__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_fifo_gen__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_fifo_gen__parameterized0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_axic_fifo__parameterized0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_a_downsizer' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_w_downsizer' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2011]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_w_downsizer' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2011]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_a_downsizer__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_a_downsizer__parameterized0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_r_downsizer' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1529]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_r_downsizer' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1529]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_axi_downsizer' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2374]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_top' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14446]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/synth/design_1_auto_ds_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_axi_protocol_converter' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4704]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_aw_channel' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4360]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_cmd_translator' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3720]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_incr_cmd' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3216]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_incr_cmd' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3216]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_wrap_cmd' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2982]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_wrap_cmd' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2982]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_cmd_translator' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3720]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_wr_cmd_fsm' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3392]
INFO: [Synth 8-226] default block is never used [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3446]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_wr_cmd_fsm' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3392]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_aw_channel' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4360]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_b_channel' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3906]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_b_channel' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3906]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_ar_channel' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4516]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3546]
INFO: [Synth 8-226] default block is never used [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3608]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3546]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_ar_channel' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4516]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_r_channel' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4155]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized1' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized1' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized2' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized2' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_r_channel' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4155]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized1' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized1' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized2' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized2' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'SI_REG' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4871]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized3' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized3' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized4' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized4' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized5' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized5' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized6' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized6' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axi_register_slice__parameterized0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'MI_REG' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5126]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5126]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4704]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_axi_protocol_converter' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1456]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_KGUFR9' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1866]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_1' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/synth/design_1_auto_ds_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_1' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/synth/design_1_auto_ds_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_KGUFR9' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1866]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_axi_crossbar' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_crossbar_sasd' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:1234]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_addr_decoder' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_comparator_static' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_carry_and' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_carry_and' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_comparator_static' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_comparator_static__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_comparator_static__parameterized0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_addr_decoder' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_decerr_slave' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_decerr_slave' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_addr_arbiter_sasd' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized1' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized1' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_addr_arbiter_sasd' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_splitter' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_splitter' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_30_splitter__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_splitter__parameterized0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized2' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized2' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized3' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized3' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized7' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_29_axic_register_slice__parameterized7' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized4' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_1_mux_enc__parameterized4' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_crossbar_sasd' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:1234]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_30_axi_crossbar' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:53]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_arprot' does not match port width (6) of module 'design_1_xbar_0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1139]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_awprot' does not match port width (6) of module 'design_1_xbar_0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1143]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:390]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps8_0_100M_0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/synth/design_1_rst_ps8_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/synth/design_1_rst_ps8_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133721' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133721]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133721]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps8_0_100M_0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/synth/design_1_rst_ps8_0_100M_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:301]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:301]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:301]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:301]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_100M' of module 'design_1_rst_ps8_0_100M_0' has 10 connections declared, but only 6 given [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:301]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'BUFG_PS' [D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2186]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_PS' (0#1) [D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:2186]
INFO: [Synth 8-6157] synthesizing module 'PS8' [D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:113105]
INFO: [Synth 8-6155] done synthesizing module 'PS8' (0#1) [D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:113105]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO0DATAOUT' does not match port width (8) of module 'PS8' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:4648]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO0DATAENA' does not match port width (8) of module 'PS8' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:4649]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO1DATAOUT' does not match port width (8) of module 'PS8' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:4661]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO1DATAENA' does not match port width (8) of module 'PS8' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:4662]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADO' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_BOOTMODE' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_CLK' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DONEB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMA' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMACTN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMALERTN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBA' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBG' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCK' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKE' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCSN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDM' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQ' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQS' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQSN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMODT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMPARITY' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMRAMRSTN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERROROUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERRORSTATUS' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_INITB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTCK' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDI' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDO' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTMS' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MIO' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PORB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PROGB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_RCALIBINOUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_SRSTB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ZQ' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP3IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADI' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP3IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
WARNING: [Synth 8-7023] instance 'PS8_i' of module 'PS8' has 1015 connections declared, but only 957 given [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:3838]
INFO: [Synth 8-6155] done synthesizing module 'zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:68]
WARNING: [Synth 8-7071] port 'emio_enet0_signal_detect' of module 'zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e' is unconnected for instance 'inst' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:359]
WARNING: [Synth 8-7071] port 'emio_enet1_signal_detect' of module 'zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e' is unconnected for instance 'inst' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:359]
WARNING: [Synth 8-7071] port 'emio_enet2_signal_detect' of module 'zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e' is unconnected for instance 'inst' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:359]
WARNING: [Synth 8-7071] port 'emio_enet3_signal_detect' of module 'zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e' is unconnected for instance 'inst' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:359]
WARNING: [Synth 8-7023] instance 'inst' of module 'zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e' has 1491 connections declared, but only 1487 given [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:359]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:53]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:308]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:308]
WARNING: [Synth 8-7071] port 'maxigp1_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:308]
WARNING: [Synth 8-7071] port 'maxigp1_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:308]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 83 connections declared, but only 79 given [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:308]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0_S00_AXI.v:247]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0_S00_AXI.v:248]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0_S00_AXI.v:249]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0_S00_AXI.v:250]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0_S00_AXI.v:251]
WARNING: [Synth 8-6014] Unused sequential element slv_reg5_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0_S00_AXI.v:252]
WARNING: [Synth 8-7137] Register DlayChann_reg in module DelayGenerator has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/src/DelayGenerator.sv:21]
WARNING: [Synth 8-6014] Unused sequential element iCnt_pairs_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/src/detector.sv:75]
WARNING: [Synth 8-3848] Net Counts_A in module/entity detector_top_wrapper_sv does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/src/detector_top_wrapper.sv:11]
WARNING: [Synth 8-3848] Net Counts_B in module/entity detector_top_wrapper_sv does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/src/detector_top_wrapper.sv:12]
WARNING: [Synth 8-3848] Net Counts_C in module/entity detector_top_wrapper_sv does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/src/detector_top_wrapper.sv:13]
WARNING: [Synth 8-3848] Net Counts_D in module/entity detector_top_wrapper_sv does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/src/detector_top_wrapper.sv:14]
WARNING: [Synth 8-3848] Net Counts_AB in module/entity detector_top_wrapper_sv does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/src/detector_top_wrapper.sv:15]
WARNING: [Synth 8-3848] Net Counts_AC in module/entity detector_top_wrapper_sv does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/src/detector_top_wrapper.sv:16]
WARNING: [Synth 8-3848] Net Counts_AD in module/entity detector_top_wrapper_sv does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/src/detector_top_wrapper.sv:17]
WARNING: [Synth 8-3848] Net Counts_BC in module/entity detector_top_wrapper_sv does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/src/detector_top_wrapper.sv:18]
WARNING: [Synth 8-3848] Net Counts_BD in module/entity detector_top_wrapper_sv does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/src/detector_top_wrapper.sv:19]
WARNING: [Synth 8-3848] Net Counts_CD in module/entity detector_top_wrapper_sv does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/src/detector_top_wrapper.sv:20]
WARNING: [Synth 8-3848] Net Enable in module/entity AXI_detector_v1_0 does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0.v:72]
WARNING: [Synth 8-3848] Net nCycles in module/entity AXI_detector_v1_0 does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0.v:73]
WARNING: [Synth 8-3848] Net Delay_A in module/entity AXI_detector_v1_0 does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0.v:74]
WARNING: [Synth 8-3848] Net Delay_B in module/entity AXI_detector_v1_0 does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0.v:75]
WARNING: [Synth 8-3848] Net Delay_C in module/entity AXI_detector_v1_0 does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0.v:76]
WARNING: [Synth 8-3848] Net Delay_D in module/entity AXI_detector_v1_0 does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0.v:77]
WARNING: [Synth 8-3848] Net S_AXI_ACLK in module/entity AXI_detector_v1_0 does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0.v:107]
WARNING: [Synth 8-3848] Net S_AXI_ARESETN in module/entity AXI_detector_v1_0 does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/baa9/hdl/AXI_detector_v1_0.v:108]
WARNING: [Synth 8-6014] Unused sequential element cmd_empty_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1052]
WARNING: [Synth 8-6014] Unused sequential element cmd_depth_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1053]
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:975]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3596]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3597]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2051]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2062]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2073]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2086]
WARNING: [Synth 8-3848] Net dp_audio_ref_clk in module/entity zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:337]
WARNING: [Synth 8-3848] Net irq_ipi_pl_0 in module/entity zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:1357]
WARNING: [Synth 8-3848] Net irq_ipi_pl_1 in module/entity zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:1358]
WARNING: [Synth 8-3848] Net irq_ipi_pl_2 in module/entity zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:1359]
WARNING: [Synth 8-3848] Net irq_ipi_pl_3 in module/entity zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e does not have driver. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_1.v:1360]
WARNING: [Synth 8-7129] Port dp_audio_ref_clk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_0 in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_1 in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_2 in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_3 in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_rclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_wclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_rclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_wclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_rclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_wclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_rclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_wclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_rclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_wclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_rclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_wclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_rclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_wclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[15] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[14] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[13] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[12] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[11] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[10] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[9] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[8] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[7] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[6] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[15] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[14] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[13] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[12] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[11] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[10] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[9] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[8] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[7] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[6] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[3] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[2] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[1] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[0] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[31] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[30] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[29] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[28] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[27] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[26] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[25] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[24] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[23] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[22] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[21] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[20] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[19] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[18] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[17] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[16] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[15] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[14] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[13] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[12] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[11] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[10] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[9] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[8] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[7] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[6] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[5] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[4] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[3] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[2] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[1] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[0] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[31] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[30] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[29] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[28] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[27] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[26] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[25] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[24] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[23] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[22] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[21] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[20] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[19] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[18] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[17] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[16] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[15] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[14] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[13] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[12] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[11] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[10] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[9] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[8] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[7] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 2236.207 ; gain = 694.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 2236.207 ; gain = 694.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 2236.207 ; gain = 694.301
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.400 . Memory (MB): peak = 2236.207 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.srcs/constrs_1/new/pins.xdc]
Finished Parsing XDC File [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.srcs/constrs_1/new/pins.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.srcs/constrs_1/new/pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 6 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2236.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 57 instances were transformed.
  FDR => FDRE: 30 instances
  FDRS => FDRS (FDRE, LUT2, VCC): 1 instance 
  FDRSE => FDRSE (FDRE, LUT4, VCC): 25 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 2236.207 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 2236.207 ; gain = 694.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 2236.207 ; gain = 694.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0/inst/PS8_i. (constraint file  c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc, line 25).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0/inst. (constraint file  C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/synth_1/dont_touch.xdc, line 42).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_timer_0/U0. (constraint file  C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/synth_1/dont_touch.xdc, line 45).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps8_0_100M/U0. (constraint file  C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/synth_1/dont_touch.xdc, line 50).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst. (constraint file  C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/synth_1/dont_touch.xdc, line 56).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst. (constraint file  C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/synth_1/dont_touch.xdc, line 63).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/AXI_detector_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_timer_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps8_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_READ.read_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_READ.read_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 2236.207 ; gain = 694.301
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_29_b2s_wr_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
INFO: [Synth 8-6159] Found Keep on FSM register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               10 |                               10
       both_stages_valid |                               11 |                               11
            stage2_valid |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
            SM_DONE_WAIT |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_29_b2s_wr_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:41 . Memory (MB): peak = 2236.207 ; gain = 694.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   40 Bit       Adders := 4     
	   2 Input   33 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 16    
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 16    
	   3 Input    8 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 6     
	   2 Input    5 Bit       Adders := 20    
	   2 Input    4 Bit       Adders := 16    
	   2 Input    2 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 120   
+---Registers : 
	             1024 Bit    Registers := 4     
	               72 Bit    Registers := 1     
	               70 Bit    Registers := 8     
	               40 Bit    Registers := 16    
	               36 Bit    Registers := 6     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 24    
	               29 Bit    Registers := 8     
	               16 Bit    Registers := 8     
	               12 Bit    Registers := 16    
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 30    
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 37    
	                4 Bit    Registers := 44    
	                3 Bit    Registers := 17    
	                2 Bit    Registers := 50    
	                1 Bit    Registers := 241   
+---Muxes : 
	   2 Input   72 Bit        Muxes := 2     
	   2 Input   70 Bit        Muxes := 8     
	   8 Input   40 Bit        Muxes := 4     
	   2 Input   40 Bit        Muxes := 24    
	   2 Input   36 Bit        Muxes := 6     
	   3 Input   33 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 24    
	  21 Input   32 Bit        Muxes := 14    
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 17    
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 11    
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 22    
	   8 Input    7 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 9     
	   8 Input    5 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 49    
	   8 Input    4 Bit        Muxes := 8     
	   2 Input    3 Bit        Muxes := 9     
	   2 Input    2 Bit        Muxes := 127   
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 15    
	   5 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 174   
	   4 Input    1 Bit        Muxes := 17    
	   3 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '70' to '62' bits. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '70' to '62' bits. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '70' to '62' bits. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '70' to '62' bits. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module cdc_sync.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 2236.207 ; gain = 694.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                                                                                            | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives    | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+---------------+
|design_1_i/ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 9               | RAM32M16 x 1  | 
|design_1_i/ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3  | 
|design_1_i/ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                    | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3  | 
|design_1_i/ps8_0_axi_periph/\s01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 9               | RAM32M16 x 1  | 
|design_1_i/ps8_0_axi_periph/\s01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3  | 
|design_1_i/ps8_0_axi_periph/\s01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                    | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3  | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:01:10 . Memory (MB): peak = 3612.066 ; gain = 2070.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:01:13 . Memory (MB): peak = 3719.441 ; gain = 2177.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                                                                                            | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives    | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+---------------+
|design_1_i/ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 9               | RAM32M16 x 1  | 
|design_1_i/ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3  | 
|design_1_i/ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                    | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3  | 
|design_1_i/ps8_0_axi_periph/\s01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 9               | RAM32M16 x 1  | 
|design_1_i/ps8_0_axi_periph/\s01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3  | 
|design_1_i/ps8_0_axi_periph/\s01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                    | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3  | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:01:17 . Memory (MB): peak = 3737.520 ; gain = 2195.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[0]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[7]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[6]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[5]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[4]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[3]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[2]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[1]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[4] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1809]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1809]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1809]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1809]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1809]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1809]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1809]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1809]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1132]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1132]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1132]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1132]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1132]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1132]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1441]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1441]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1441]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1441]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1441]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1441]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1441]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1441]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2253]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2253]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2253]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2253]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2253]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2253]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2253]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2253]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1053]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1053]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1053]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1053]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1053]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1053]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1891]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1891]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.gen/sources_1/bd/design_1/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:01:22 . Memory (MB): peak = 3737.520 ; gain = 2195.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:01:22 . Memory (MB): peak = 3737.520 ; gain = 2195.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:01:22 . Memory (MB): peak = 3737.520 ; gain = 2195.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:01:22 . Memory (MB): peak = 3737.520 ; gain = 2195.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:01:23 . Memory (MB): peak = 3737.520 ; gain = 2195.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:01:23 . Memory (MB): peak = 3737.520 ; gain = 2195.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 9      | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 2      | 2          | 0      | 2       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG_PS  |     1|
|2     |CARRY8   |    30|
|3     |LUT1     |   393|
|4     |LUT2     |   303|
|5     |LUT3     |   632|
|6     |LUT4     |   442|
|7     |LUT5     |   763|
|8     |LUT6     |  1351|
|9     |MUXCY    |    64|
|10    |MUXF7    |    38|
|11    |PS8      |     1|
|12    |RAM32M16 |    10|
|13    |RAM32X1D |     4|
|14    |SRL16    |     1|
|15    |SRL16E   |    20|
|16    |SRLC32E  |    70|
|17    |FDCE     |   138|
|18    |FDPE     |    66|
|19    |FDR      |    20|
|20    |FDRE     |  3390|
|21    |FDSE     |    48|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:01:23 . Memory (MB): peak = 3737.520 ; gain = 2195.613
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5724 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:01:12 . Memory (MB): peak = 3737.520 ; gain = 2195.613
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:01:23 . Memory (MB): peak = 3737.520 ; gain = 2195.613
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.247 . Memory (MB): peak = 3737.520 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 167 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3757.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 67 instances were transformed.
  (CARRY4) => CARRY8: 32 instances
  FDR => FDRE: 20 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete | Checksum: 53baea83
INFO: [Common 17-83] Releasing license: Synthesis
437 Infos, 457 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:01:34 . Memory (MB): peak = 3757.211 ; gain = 3142.148
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3757.211 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/adria/Documents/Feina/coincidence_detector/pynq_project/project_1/project_1.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 12 23:52:29 2024...
