<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv</a>
time_elapsed: 0.089s
ram usage: 11788 KB
</pre>
<pre class="log">

%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv:1</a>: Unsupported: SystemVerilog 2009 reserved word not implemented: &#39;checker&#39;
checker reason_about_one_bit(bit [63:0] data1, bit [63:0] data2,
^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv:1</a>: syntax error, unexpected IDENTIFIER
checker reason_about_one_bit(bit [63:0] data1, bit [63:0] data2,
        ^~~~~~~~~~~~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv:1</a>: syntax error, unexpected bit, expecting IDENTIFIER or do or final
checker reason_about_one_bit(bit [63:0] data1, bit [63:0] data2,
                                               ^~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv:2</a>: syntax error, unexpected event, expecting IDENTIFIER or do or final
event clock);
^~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv:2</a>: Unsupported: event data types
event clock);
^~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv:4</a>: syntax error, unexpected IDENTIFIER
a1: assert property (@clock data1[idx] == data2[idx]);
^~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv:5</a>: Unsupported: SystemVerilog 2009 reserved word not implemented: &#39;endchecker&#39;
endchecker : reason_about_one_bit
^~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv:9</a>: Unsupported: SystemVerilog 2009 reserved word not implemented: &#39;checker&#39;
checker reason_about_all_bit(bit [63:0] data1, bit [63:0] data2,
^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv:9</a>: syntax error, unexpected bit, expecting IDENTIFIER or do or final
checker reason_about_all_bit(bit [63:0] data1, bit [63:0] data2,
                                               ^~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv:10</a>: syntax error, unexpected event, expecting IDENTIFIER or do or final
event clock);
^~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv:10</a>: Unsupported: event data types
event clock);
^~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv:12</a>: Unsupported: SystemVerilog 2009 reserved word not implemented: &#39;endchecker&#39;
endchecker : reason_about_all_bit
^~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv:18</a>: Unsupported: SystemVerilog 2009 reserved word not implemented: &#39;checker&#39;
checker data_legal(start_ev, end_ev, in_data, out_data);
^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv:20</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;sequence&#39;
sequence transaction;
^~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv:20</a>: syntax error, unexpected IDENTIFIER
sequence transaction;
         ^~~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv.html#l-22" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv:22</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endsequence&#39;
endsequence
^~~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv.html#l-24" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv:24</a>: Unsupported: SystemVerilog 2009 reserved word not implemented: &#39;endchecker&#39;
endchecker : data_legal
^~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv:31</a>: Unsupported: SystemVerilog 2009 reserved word not implemented: &#39;checker&#39;
checker data_legal_with_loc(start_ev, end_ev, in_data, out_data);
^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv.html#l-32" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv:32</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;sequence&#39;
sequence transaction (loc_var);
^~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv.html#l-34" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv:34</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endsequence&#39;
endsequence
^~~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv.html#l-37" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv:37</a>: syntax error, unexpected IDENTIFIER
transaction(mem_data) |-&gt; out_data == mem_data;
^~~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p496.sv:40</a>: Unsupported: SystemVerilog 2009 reserved word not implemented: &#39;endchecker&#39;
endchecker : data_legal_with_loc
^~~~~~~~~~
%Error: Exiting due to 22 error(s)
        ... See the manual and https://verilator.org for more assistance.

</pre>
</body>