<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/eth4to1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2.v"
   type="VERILOG"
   library="mm_interconnect_2" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1.v"
   type="VERILOG"
   library="mm_interconnect_1" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_tx.sv"
   type="SYSTEM_VERILOG"
   library="rxtx_timing_adapter_pauselen_tx" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_rx.sv"
   type="SYSTEM_VERILOG"
   library="rxtx_timing_adapter_pauselen_rx" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_export.sv"
   type="SYSTEM_VERILOG"
   library="txrx_timing_adapter_link_fault_status_export" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_rx.sv"
   type="SYSTEM_VERILOG"
   library="txrx_timing_adapter_link_fault_status_rx" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_rx_st_error_adapter_stat.sv"
   type="SYSTEM_VERILOG"
   library="rx_st_error_adapter_stat" />
 <file
   path="simulation/submodules/mentor/altera_eth_packet_overflow_control.v"
   type="VERILOG_ENCRYPT"
   library="rx_eth_packet_overflow_control"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_eth_packet_overflow_control.v"
   type="VERILOG_ENCRYPT"
   library="rx_eth_packet_overflow_control"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/altera_eth_crc_pad_rem.v"
   type="VERILOG_ENCRYPT"
   library="rx_eth_crc_pad_rem"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_eth_crc_rem.v"
   type="VERILOG_ENCRYPT"
   library="rx_eth_crc_pad_rem"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_packet_stripper.v"
   type="VERILOG_ENCRYPT"
   library="rx_eth_crc_pad_rem"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_eth_crc_pad_rem.v"
   type="VERILOG_ENCRYPT"
   library="rx_eth_crc_pad_rem"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_eth_crc_rem.v"
   type="VERILOG_ENCRYPT"
   library="rx_eth_crc_pad_rem"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_packet_stripper.v"
   type="VERILOG_ENCRYPT"
   library="rx_eth_crc_pad_rem"
   simulator="riviera" />
 <file
   path="simulation/submodules/altera_eth_crc_pad_rem_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="rx_eth_crc_pad_rem" />
 <file
   path="simulation/submodules/altera_eth_crc_pad_rem_pipeline_base.v"
   type="VERILOG"
   library="rx_eth_crc_pad_rem" />
 <file
   path="simulation/submodules/mentor/altera_eth_frame_status_merger.v"
   type="VERILOG_ENCRYPT"
   library="rx_eth_frame_status_merger"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_eth_frame_status_merger.v"
   type="VERILOG_ENCRYPT"
   library="rx_eth_frame_status_merger"
   simulator="riviera" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_rx_timing_adapter_frame_status_out_frame_decoder.sv"
   type="SYSTEM_VERILOG"
   library="rx_timing_adapter_frame_status_out_frame_decoder" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_rx_st_timing_adapter_frame_status_in.sv"
   type="SYSTEM_VERILOG"
   library="rx_st_timing_adapter_frame_status_in" />
 <file
   path="simulation/submodules/mentor/altera_eth_lane_decoder.v"
   type="VERILOG_ENCRYPT"
   library="rx_eth_lane_decoder"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_eth_lane_decoder.v"
   type="VERILOG_ENCRYPT"
   library="rx_eth_lane_decoder"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/altera_eth_link_fault_detection.v"
   type="VERILOG_ENCRYPT"
   library="rx_eth_link_fault_detection"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_eth_link_fault_detection.v"
   type="VERILOG_ENCRYPT"
   library="rx_eth_link_fault_detection"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/altera_eth_10g_rx_register_map.v"
   type="VERILOG_ENCRYPT"
   library="rx_register_map"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_eth_10g_rx_register_map.v"
   type="VERILOG_ENCRYPT"
   library="rx_register_map"
   simulator="riviera" />
 <file
   path="simulation/submodules/altera_avalon_st_clock_crosser.v"
   type="VERILOG"
   library="rx_register_map" />
 <file
   path="simulation/submodules/mentor/altera_eth_link_fault_generation.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_link_fault_generation"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_eth_link_fault_generation.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_link_fault_generation"
   simulator="riviera" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_out_0.sv"
   type="SYSTEM_VERILOG"
   library="tx_st_timing_adapter_splitter_out_0" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_in.sv"
   type="SYSTEM_VERILOG"
   library="tx_st_timing_adapter_splitter_in" />
 <file
   path="simulation/submodules/mentor/altera_eth_xgmii_termination.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_xgmii_termination"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_eth_xgmii_termination.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_xgmii_termination"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/altera_eth_packet_formatter.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_packet_formatter"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_eth_packet_formatter.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_packet_formatter"
   simulator="riviera" />
 <file
   path="simulation/submodules/altera_avalon_st_delay.sv"
   type="SYSTEM_VERILOG"
   library="tx_st_status_output_delay_to_statistic" />
 <file
   path="simulation/submodules/mentor/altera_eth_10gmem_statistics_collector.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_statistics_collector"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_eth_10gmem_statistics_collector.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_statistics_collector"
   simulator="riviera" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output.sv"
   type="SYSTEM_VERILOG"
   library="tx_st_timing_adapter_splitter_status_output" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_in.sv"
   type="SYSTEM_VERILOG"
   library="tx_st_timing_adapter_splitter_status_in" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_tx_st_error_adapter_stat.sv"
   type="SYSTEM_VERILOG"
   library="tx_st_error_adapter_stat" />
 <file
   path="simulation/submodules/mentor/altera_eth_frame_decoder.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_frame_decoder"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_eth_frame_decoder.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_frame_decoder"
   simulator="riviera" />
 <file
   path="simulation/submodules/altera_eth_frame_decoder_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="tx_eth_frame_decoder" />
 <file
   path="simulation/submodules/altera_eth_frame_decoder_pipeline_base.v"
   type="VERILOG"
   library="tx_eth_frame_decoder" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_frame_decoder.sv"
   type="SYSTEM_VERILOG"
   library="tx_st_timing_adapter_frame_decoder" />
 <file
   path="simulation/submodules/altera_avalon_st_splitter.sv"
   type="SYSTEM_VERILOG"
   library="tx_st_splitter_1" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="tx_st_pipeline_stage_rs" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="tx_st_pipeline_stage_rs" />
 <file
   path="simulation/submodules/mentor/altera_eth_crc.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_crc_inserter"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/crc32.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_crc_inserter"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/gf_mult32_kc.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_crc_inserter"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_eth_crc.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_crc_inserter"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/crc32.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_crc_inserter"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/gf_mult32_kc.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_crc_inserter"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/altera_eth_address_inserter.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_address_inserter"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_eth_address_inserter.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_address_inserter"
   simulator="riviera" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_tx_st_mux_flow_control_user_frame.sv"
   type="SYSTEM_VERILOG"
   library="tx_st_mux_flow_control_user_frame" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_tx_st_pause_ctrl_error_adapter.sv"
   type="SYSTEM_VERILOG"
   library="tx_st_pause_ctrl_error_adapter" />
 <file
   path="simulation/submodules/mentor/altera_eth_pause_ctrl_gen.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_pause_ctrl_gen"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_eth_pause_controller.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_pause_ctrl_gen"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_eth_pause_gen.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_pause_ctrl_gen"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_eth_pause_ctrl_gen.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_pause_ctrl_gen"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_eth_pause_controller.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_pause_ctrl_gen"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_eth_pause_gen.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_pause_ctrl_gen"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/altera_eth_pause_beat_conversion.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_pause_beat_conversion"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_eth_pause_beat_conversion.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_pause_beat_conversion"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/altera_eth_pkt_backpressure_control.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_pkt_backpressure_control"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_eth_pkt_backpressure_control.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_pkt_backpressure_control"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/altera_eth_pad_inserter.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_pad_inserter"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_eth_pad_inserter.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_pad_inserter"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/altera_eth_packet_underflow_control.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_packet_underflow_control"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_eth_packet_underflow_control.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_packet_underflow_control"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/altera_eth_10g_tx_register_map.v"
   type="VERILOG_ENCRYPT"
   library="tx_register_map"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_eth_10g_tx_register_map.v"
   type="VERILOG_ENCRYPT"
   library="tx_register_map"
   simulator="riviera" />
 <file
   path="simulation/submodules/altera_avalon_st_clock_crosser.v"
   type="VERILOG"
   library="tx_register_map" />
 <file
   path="simulation/submodules/mentor/altera_eth_default_slave.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_default_slave"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_eth_default_slave.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_default_slave"
   simulator="riviera" />
 <file
   path="simulation/submodules/altera_avalon_mm_bridge.v"
   type="VERILOG"
   library="tx_bridge" />
 <file
   path="simulation/submodules/eth4to1_avalon_st_adapter_004_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/eth4to1_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/eth4to1_mm_interconnect_0_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_handshake_clock_crosser.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="simulation/submodules/altera_avalon_st_clock_crosser.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="simulation/submodules/altera_std_synchronizer_nocut.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="simulation/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
   type="SDC"
   library="crosser" />
 <file
   path="simulation/submodules/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG"
   library="pr_avmm_slave_rsp_width_adapter" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="pr_avmm_slave_rsp_width_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="pr_avmm_slave_rsp_width_adapter" />
 <file
   path="simulation/submodules/eth4to1_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/eth4to1_mm_interconnect_0_rsp_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_001" />
 <file
   path="simulation/submodules/eth4to1_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/eth4to1_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/eth4to1_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG"
   library="pr_avmm_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="pr_avmm_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="pr_avmm_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="pr_avmm_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="pr_avmm_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="pr_avmm_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="pr_avmm_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="pr_avmm_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="pr_avmm_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="pr_avmm_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="pcie_Rxm_BAR0_limiter" />
 <file
   path="simulation/submodules/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="pcie_Rxm_BAR0_limiter" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="SYSTEM_VERILOG"
   library="pcie_Rxm_BAR0_limiter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="pcie_Rxm_BAR0_limiter" />
 <file
   path="simulation/submodules/eth4to1_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="simulation/submodules/eth4to1_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="pr_avmm_slave_agent_rsp_fifo" />
 <file
   path="simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="pr_avmm_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="pr_avmm_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="pcie_Rxm_BAR0_agent" />
 <file
   path="simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="pr_avmm_slave_translator" />
 <file
   path="simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="pcie_Rxm_BAR0_translator" />
 <file
   path="simulation/submodules/altera_avalon_dc_fifo.v"
   type="VERILOG"
   library="rx_st_fifo" />
 <file
   path="simulation/submodules/altera_dcfifo_synchronizer_bundle.v"
   type="VERILOG"
   library="rx_st_fifo" />
 <file
   path="simulation/submodules/altera_std_synchronizer_nocut.v"
   type="VERILOG"
   library="rx_st_fifo" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g.v"
   type="VERILOG"
   library="mac10g" />
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="simulation/submodules/eth4to1_avalon_st_adapter_004.v"
   type="VERILOG"
   library="avalon_st_adapter_004" />
 <file
   path="simulation/submodules/eth4to1_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="simulation/submodules/eth4to1_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="simulation/submodules/eth4to1_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/altera_xcvr_functions.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/mentor/altera_xcvr_functions.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/sv_xcvr_h.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/mentor/sv_xcvr_h.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_resync.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_resync.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_h.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_h.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/sv_xcvr_dfe_cal_sweep_h.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/mentor/sv_xcvr_dfe_cal_sweep_h.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_sv.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cal_seq.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_cal_seq.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xreconf_cif.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/mentor/alt_xreconf_cif.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xreconf_uif.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/mentor/alt_xreconf_uif.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xreconf_basic_acq.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/mentor/alt_xreconf_basic_acq.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_analog.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_analog.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_analog_sv.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_analog_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xreconf_analog_datactrl.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/mentor/alt_xreconf_analog_datactrl.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xreconf_analog_rmw.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/mentor/alt_xreconf_analog_rmw.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xreconf_analog_ctrlsm.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/mentor/alt_xreconf_analog_ctrlsm.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_offset_cancellation.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_offset_cancellation.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_offset_cancellation_sv.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_offset_cancellation_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_eyemon.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_eyemon.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_eyemon_sv.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_eyemon_ctrl_sv.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_eyemon_ber_sv.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/ber_reader_dcfifo.v"
   type="VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/step_to_mon_sv.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/mon_to_step_sv.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_eyemon_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_eyemon_ctrl_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_eyemon_ber_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/ber_reader_dcfifo.v"
   type="VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/step_to_mon_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/mon_to_step_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dfe.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dfe.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dfe_sv.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dfe_reg_sv.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dfe_cal_sv.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dfe_oc_cal_sv.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dfe_pi_phase_sv.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dfe_local_reset_sv.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dfe_cal_sim_sv.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dfe_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dfe_reg_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dfe_cal_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dfe_oc_cal_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dfe_pi_phase_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dfe_local_reset_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dfe_cal_sim_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_adce.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_adce.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_adce_sv.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_adce_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_adce_datactrl_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dcd.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dcd.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dcd_sv.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dcd_cal.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dcd_control.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dcd_datapath.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dcd_pll_reset.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dcd_eye_width.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dcd_align_clk.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dcd_get_sum.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_dcd_cal_sim_model.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dcd_sv.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dcd_cal.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dcd_control.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dcd_datapath.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dcd_pll_reset.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dcd_eye_width.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dcd_align_clk.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dcd_get_sum.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_dcd_cal_sim_model.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_mif.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_mif.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/sv_xcvr_reconfig_mif.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/sv_xcvr_reconfig_mif_ctrl.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/sv_xcvr_reconfig_mif_avmm.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/mentor/sv_xcvr_reconfig_mif.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/sv_xcvr_reconfig_mif_ctrl.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/sv_xcvr_reconfig_mif_avmm.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_pll.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_pll.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/sv_xcvr_reconfig_pll.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/sv_xcvr_reconfig_pll_ctrl.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/mentor/sv_xcvr_reconfig_pll.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/sv_xcvr_reconfig_pll_ctrl.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_soc.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_ram.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_ram.hex"
   type="OTHER"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_direct.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/sv_xrbasic_l2p_addr.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/sv_xrbasic_l2p_ch.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/sv_xrbasic_l2p_rom.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/sv_xrbasic_lif_csr.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/sv_xrbasic_lif.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/sv_xcvr_reconfig_basic.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_arbiter_acq.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_basic.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/mentor/sv_xrbasic_l2p_addr.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/sv_xrbasic_l2p_ch.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/sv_xrbasic_l2p_rom.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/sv_xrbasic_lif_csr.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/sv_xrbasic_lif.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/sv_xcvr_reconfig_basic.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_arbiter_acq.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_reconfig_basic.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_arbiter.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_m2s.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/altera_wait_generate.v"
   type="VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_csr_selector.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_arbiter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_m2s.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_wait_generate.v"
   type="VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/alt_xcvr_csr_selector.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/sv_reconfig_bundle_to_basic.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/mentor/sv_reconfig_bundle_to_basic.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="xcvr_reconfig"
   simulator="modelsim" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu.v"
   type="VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v"
   type="VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_nios2_waves.do"
   type="OTHER"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.dat"
   type="OTHER"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.hex"
   type="OTHER"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif"
   type="OTHER"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.dat"
   type="OTHER"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.hex"
   type="OTHER"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif"
   type="OTHER"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v"
   type="VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v"
   type="VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="OTHER"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v"
   type="VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/plain_files.txt"
   type="OTHER"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/mentor_files.txt"
   type="OTHER"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/cadence_files.txt"
   type="OTHER"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/synopsys_files.txt"
   type="OTHER"
   library="xcvr_reconfig" />
 <file
   path="simulation/submodules/aldec_files.txt"
   type="OTHER"
   library="xcvr_reconfig" />
 <file path="simulation/submodules/alt_pr.v" type="VERILOG" library="pr" />
 <file
   path="simulation/submodules/eth4to1_pll_1.vo"
   type="VERILOG"
   library="pll_1" />
 <file
   path="simulation/submodules/eth4to1_pll_0.vo"
   type="VERILOG"
   library="pll_0" />
 <file
   path="simulation/submodules/alt_xcvr_reconfig_h.sv"
   type="SYSTEM_VERILOG"
   library="pcie_reconfig_drvr" />
 <file
   path="simulation/submodules/altpcie_reconfig_driver.sv"
   type="SYSTEM_VERILOG"
   library="pcie_reconfig_drvr" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_a2p_addrtrans.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_a2p_fixtrans.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_a2p_vartrans.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_control_register.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_cr_avalon.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_cr_interrupt.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_cr_rp.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_cfg_status.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_cr_mailbox.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_p2a_addrtrans.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_reg_fifo.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_rx.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_rx_cntrl.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_rx_resp.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_tx.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_tx_cntrl.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_txavl_cntrl.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_txresp_cntrl.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_clksync.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_a2p_addrtrans.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_a2p_fixtrans.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_a2p_vartrans.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_clksync.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_control_register.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_cr_avalon.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_cr_interrupt.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_cr_rp.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_cfg_status.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_cr_mailbox.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_p2a_addrtrans.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_rx.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_rx_cntrl.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_fifo.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_rxm_adapter.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_rx_resp.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_tx.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_tx_cntrl.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_txavl_cntrl.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_txresp_cntrl.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_lite/altpciexpav_lite_app.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/altpciexpav_stif_app.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/altpciexpav128_app.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/altpcie_sv_hip_avmm_hwtcl.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/altpcierd_hip_rs.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/altpcie_sv_hip_ast_hwtcl.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/altpcie_hip_256_pipen1b.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/altpcie_rs_serdes.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/altpcie_rs_hip.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/altpcie_scfifo.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/altpcie_sv_scfifo_ext.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/altpcie_scfifo_sv.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/altpcie_sv_gbfifo.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/altpcie_tlp_inspector.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/altpcie_tlp_inspector_trigger.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/altpcie_hip_eq_dprio.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/altpcie_hip_eq_bypass_ph3.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/altpcietb_bfm_pipe_8to32.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/altpcie_inspector.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/altpcie_monitor_sv_dlhip_sim.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/altpcie_tlp_inspector_monitor.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/altpcie_tlp_inspector_cseb.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/altera_xcvr_functions.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_pcs.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_pcs_ch.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_pma.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_reconfig_bundle_to_xcvr.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_reconfig_bundle_to_ip.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_reconfig_bundle_merger.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_rx_pma.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_tx_pma.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_tx_pma_ch.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_xcvr_h.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_xcvr_avmm_csr.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_xcvr_avmm_dcd.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_xcvr_avmm.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_xcvr_data_adapter.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_xcvr_native.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_xcvr_plls.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/alt_xcvr_resync.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_hssi_10g_rx_pcs_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_hssi_10g_tx_pcs_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_hssi_8g_rx_pcs_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_hssi_8g_tx_pcs_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_hssi_8g_pcs_aggregate_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_hssi_common_pcs_pma_interface_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_hssi_common_pld_pcs_interface_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_hssi_pipe_gen1_2_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_hssi_pipe_gen3_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_hssi_rx_pcs_pma_interface_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_hssi_rx_pld_pcs_interface_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_hssi_tx_pcs_pma_interface_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_hssi_tx_pld_pcs_interface_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_xcvr_emsip_adapter.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_xcvr_pipe_native.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/plain_files.txt"
   type="OTHER"
   library="pcie" />
 <file
   path="simulation/submodules/eth4to1_mac_3.v"
   type="VERILOG"
   library="mac_3" />
 <file
   path="simulation/submodules/eth4to1_mac_2.v"
   type="VERILOG"
   library="mac_2" />
 <file
   path="simulation/submodules/eth4to1_mac_1.v"
   type="VERILOG"
   library="mac_1" />
 <file
   path="simulation/submodules/eth4to1_mac_0.v"
   type="VERILOG"
   library="mac_0" />
 <file
   path="simulation/submodules/regioncontrol.sv"
   type="SYSTEM_VERILOG"
   library="ethpack_control" />
 <file
   path="simulation/submodules/pmem_group_v2.sv"
   type="SYSTEM_VERILOG"
   library="ethpack" />
 <file
   path="simulation/submodules/pmem_group_wrap.sv"
   type="SYSTEM_VERILOG"
   library="ethpack" />
 <file
   path="simulation/submodules/eth4to1_eth_in_mux.sv"
   type="SYSTEM_VERILOG"
   library="eth_in_mux" />
 <file
   path="simulation/submodules/eth4to1_doublewidth0.sv"
   type="SYSTEM_VERILOG"
   library="doublewidth0" />
 <file
   path="simulation/submodules/eth4to1_doublewidth0_state_ram.sv"
   type="SYSTEM_VERILOG"
   library="doublewidth0" />
 <file
   path="simulation/submodules/eth4to1_doublewidth0_data_ram.sv"
   type="SYSTEM_VERILOG"
   library="doublewidth0" />
 <file
   path="simulation/submodules/eth4to1_doublewidth0_sop_ram.sv"
   type="SYSTEM_VERILOG"
   library="doublewidth0" />
 <file path="simulation/eth4to1.v" type="VERILOG" />
 <topLevel name="eth4to1" />
 <deviceFamily name="stratixv" />
</simPackage>
