#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Sep  5 10:19:21 2023
# Process ID: 22048
# Current directory: X:/Data/ap_codes/Lab3_demo/Lab3_demo.runs/synth_1
# Command line: vivado.exe -log Vio_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Vio_wrapper.tcl
# Log file: X:/Data/ap_codes/Lab3_demo/Lab3_demo.runs/synth_1/Vio_wrapper.vds
# Journal file: X:/Data/ap_codes/Lab3_demo/Lab3_demo.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Vio_wrapper.tcl -notrace
Command: synth_design -top Vio_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17004 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 817.430 ; gain = 177.109
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Vio_wrapper' [X:/Data/ap_codes/Lab3_demo/Lab3_demo.srcs/sources_1/new/Vio_wrapper.v:23]
INFO: [Synth 8-6157] synthesizing module 'vio_count' [X:/Data/ap_codes/Lab3_demo/Lab3_demo.runs/synth_1/.Xil/Vivado-22048-DESKTOP-SGC31FU/realtime/vio_count_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_count' (1#1) [X:/Data/ap_codes/Lab3_demo/Lab3_demo.runs/synth_1/.Xil/Vivado-22048-DESKTOP-SGC31FU/realtime/vio_count_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'top_counter' [X:/Data/ap_codes/Lab3_demo/Lab3_demo.srcs/sources_1/new/top_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div_cmt' [X:/Data/ap_codes/Lab3_demo/Lab3_demo.runs/synth_1/.Xil/Vivado-22048-DESKTOP-SGC31FU/realtime/clk_div_cmt_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_cmt' (2#1) [X:/Data/ap_codes/Lab3_demo/Lab3_demo.runs/synth_1/.Xil/Vivado-22048-DESKTOP-SGC31FU/realtime/clk_div_cmt_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clk_div_rtl' [X:/Data/ap_codes/Lab3_demo/Lab3_demo.srcs/sources_1/new/clk_div_rtl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_rtl' (3#1) [X:/Data/ap_codes/Lab3_demo/Lab3_demo.srcs/sources_1/new/clk_div_rtl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Counter_8bit' [X:/Data/ap_codes/Lab3_demo/Lab3_demo.srcs/sources_1/new/Counter_8bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Counter_8bit' (4#1) [X:/Data/ap_codes/Lab3_demo/Lab3_demo.srcs/sources_1/new/Counter_8bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_counter' (5#1) [X:/Data/ap_codes/Lab3_demo/Lab3_demo.srcs/sources_1/new/top_counter.v:23]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'v1'. This will prevent further optimization [X:/Data/ap_codes/Lab3_demo/Lab3_demo.srcs/sources_1/new/Vio_wrapper.v:28]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'tc'. This will prevent further optimization [X:/Data/ap_codes/Lab3_demo/Lab3_demo.srcs/sources_1/new/Vio_wrapper.v:34]
INFO: [Synth 8-6155] done synthesizing module 'Vio_wrapper' (6#1) [X:/Data/ap_codes/Lab3_demo/Lab3_demo.srcs/sources_1/new/Vio_wrapper.v:23]
WARNING: [Synth 8-3331] design clk_div_rtl has unconnected port Clk_8M
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 882.281 ; gain = 241.961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 882.281 ; gain = 241.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 882.281 ; gain = 241.961
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [x:/Data/ap_codes/Lab3_demo/Lab3_demo.srcs/sources_1/ip/clk_div_cmt/clk_div_cmt/clk_div_cmt_in_context.xdc] for cell 'tc/instance_name'
Finished Parsing XDC File [x:/Data/ap_codes/Lab3_demo/Lab3_demo.srcs/sources_1/ip/clk_div_cmt/clk_div_cmt/clk_div_cmt_in_context.xdc] for cell 'tc/instance_name'
Parsing XDC File [x:/Data/ap_codes/Lab3_demo/Lab3_demo.srcs/sources_1/ip/vio_count/vio_count/vio_count_in_context.xdc] for cell 'v1'
Finished Parsing XDC File [x:/Data/ap_codes/Lab3_demo/Lab3_demo.srcs/sources_1/ip/vio_count/vio_count/vio_count_in_context.xdc] for cell 'v1'
Parsing XDC File [X:/Data/ap_codes/Lab3_demo/Lab3_demo.srcs/constrs_1/new/zybo.xdc]
Finished Parsing XDC File [X:/Data/ap_codes/Lab3_demo/Lab3_demo.srcs/constrs_1/new/zybo.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [X:/Data/ap_codes/Lab3_demo/Lab3_demo.srcs/constrs_1/new/zybo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Vio_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Vio_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 978.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 978.199 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'v1' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 980.293 ; gain = 339.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 980.293 ; gain = 339.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for Clk_100M. (constraint file  x:/Data/ap_codes/Lab3_demo/Lab3_demo.srcs/sources_1/ip/clk_div_cmt/clk_div_cmt/clk_div_cmt_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Clk_100M. (constraint file  x:/Data/ap_codes/Lab3_demo/Lab3_demo.srcs/sources_1/ip/clk_div_cmt/clk_div_cmt/clk_div_cmt_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for tc/instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for v1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 980.293 ; gain = 339.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 980.293 ; gain = 339.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Counter_8bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 980.293 ; gain = 339.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'tc/instance_name/Clk_8M' to pin 'tc/instance_name/bbstub_Clk_8M/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 980.293 ; gain = 339.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 980.293 ; gain = 339.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 980.293 ; gain = 339.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:34 . Memory (MB): peak = 995.535 ; gain = 355.215
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:34 . Memory (MB): peak = 995.535 ; gain = 355.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:34 . Memory (MB): peak = 995.535 ; gain = 355.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:34 . Memory (MB): peak = 995.535 ; gain = 355.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:34 . Memory (MB): peak = 995.535 ; gain = 355.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:34 . Memory (MB): peak = 995.535 ; gain = 355.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_div_cmt   |         1|
|2     |vio_count     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |clk_div_cmt |     1|
|2     |vio_count   |     1|
|3     |BUFG        |     1|
|4     |CARRY4      |     6|
|5     |LUT1        |     2|
|6     |LUT2        |     2|
|7     |LUT3        |     2|
|8     |LUT4        |     1|
|9     |LUT5        |     1|
|10    |LUT6        |     2|
|11    |FDCE        |     8|
|12    |FDRE        |    23|
+------+------------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |    50|
|2     |  tc     |top_counter  |    49|
|3     |    cd1  |clk_div_rtl  |    30|
|4     |    cn   |Counter_8bit |    17|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:34 . Memory (MB): peak = 995.535 ; gain = 355.215
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 995.535 ; gain = 257.203
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:34 . Memory (MB): peak = 995.535 ; gain = 355.215
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1010.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:48 . Memory (MB): peak = 1010.355 ; gain = 617.914
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1010.355 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'X:/Data/ap_codes/Lab3_demo/Lab3_demo.runs/synth_1/Vio_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Vio_wrapper_utilization_synth.rpt -pb Vio_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep  5 10:20:15 2023...
