Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Nov 11 16:28:33 2019
| Host         : LAPTOP-683OQKA0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk_div_c/clk_div_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_div_c/clk_div_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_div_c/clk_div_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_div_c/clk_div_reg[24]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.571        0.000                      0                  370        0.153        0.000                      0                  370        4.500        0.000                       0                   313  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.731        0.000                      0                  339        0.153        0.000                      0                  339        4.500        0.000                       0                   313  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      4.571        0.000                      0                   31        0.814        0.000                      0                   31  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.731ns  (required time - arrival time)
  Source:                 U1/delay_temp_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/delay_temp_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 2.359ns (44.427%)  route 2.951ns (55.573%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.619     5.140    U1/clk_IBUF_BUFG
    SLICE_X60Y26         FDCE                                         r  U1/delay_temp_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.518     5.658 f  U1/delay_temp_reg[17]/Q
                         net (fo=3, routed)           0.998     6.656    U1/delay_temp_reg[17]
    SLICE_X59Y26         LUT5 (Prop_lut5_I0_O)        0.124     6.780 f  U1/delay_temp[0]_i_10/O
                         net (fo=1, routed)           0.942     7.722    U1/delay_temp[0]_i_10_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.846 f  U1/delay_temp[0]_i_3/O
                         net (fo=29, routed)          1.002     8.848    U1/delay_temp[0]_i_3_n_0
    SLICE_X60Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.972 r  U1/delay_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     8.972    U1/delay_temp[0]_i_9_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.485 r  U1/delay_temp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.485    U1/delay_temp_reg[0]_i_2_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.602 r  U1/delay_temp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.602    U1/delay_temp_reg[4]_i_1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.719 r  U1/delay_temp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.728    U1/delay_temp_reg[8]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.845 r  U1/delay_temp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.845    U1/delay_temp_reg[12]_i_1_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.962 r  U1/delay_temp_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.962    U1/delay_temp_reg[16]_i_1_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.079 r  U1/delay_temp_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.079    U1/delay_temp_reg[20]_i_1_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.196 r  U1/delay_temp_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.196    U1/delay_temp_reg[24]_i_1_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.450 r  U1/delay_temp_reg[28]_i_1/CO[0]
                         net (fo=1, routed)           0.000    10.450    U1/delay_temp_reg[28]_i_1_n_3
    SLICE_X60Y29         FDCE                                         r  U1/delay_temp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.507    14.848    U1/clk_IBUF_BUFG
    SLICE_X60Y29         FDCE                                         r  U1/delay_temp_reg[28]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y29         FDCE (Setup_fdce_C_D)        0.094    15.181    U1/delay_temp_reg[28]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                         -10.450    
  -------------------------------------------------------------------
                         slack                                  4.731    

Slack (MET) :             4.793ns  (required time - arrival time)
  Source:                 U1/delay_temp_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/delay_temp_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 2.311ns (43.920%)  route 2.951ns (56.080%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.619     5.140    U1/clk_IBUF_BUFG
    SLICE_X60Y26         FDCE                                         r  U1/delay_temp_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.518     5.658 f  U1/delay_temp_reg[17]/Q
                         net (fo=3, routed)           0.998     6.656    U1/delay_temp_reg[17]
    SLICE_X59Y26         LUT5 (Prop_lut5_I0_O)        0.124     6.780 f  U1/delay_temp[0]_i_10/O
                         net (fo=1, routed)           0.942     7.722    U1/delay_temp[0]_i_10_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.846 f  U1/delay_temp[0]_i_3/O
                         net (fo=29, routed)          1.002     8.848    U1/delay_temp[0]_i_3_n_0
    SLICE_X60Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.972 r  U1/delay_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     8.972    U1/delay_temp[0]_i_9_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.485 r  U1/delay_temp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.485    U1/delay_temp_reg[0]_i_2_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.602 r  U1/delay_temp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.602    U1/delay_temp_reg[4]_i_1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.719 r  U1/delay_temp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.728    U1/delay_temp_reg[8]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.845 r  U1/delay_temp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.845    U1/delay_temp_reg[12]_i_1_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.962 r  U1/delay_temp_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.962    U1/delay_temp_reg[16]_i_1_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.079 r  U1/delay_temp_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.079    U1/delay_temp_reg[20]_i_1_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.402 r  U1/delay_temp_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.402    U1/delay_temp_reg[24]_i_1_n_6
    SLICE_X60Y28         FDCE                                         r  U1/delay_temp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.506    14.847    U1/clk_IBUF_BUFG
    SLICE_X60Y28         FDCE                                         r  U1/delay_temp_reg[25]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y28         FDCE (Setup_fdce_C_D)        0.109    15.195    U1/delay_temp_reg[25]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -10.402    
  -------------------------------------------------------------------
                         slack                                  4.793    

Slack (MET) :             4.801ns  (required time - arrival time)
  Source:                 U1/delay_temp_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/delay_temp_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.254ns  (logic 2.303ns (43.835%)  route 2.951ns (56.165%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.619     5.140    U1/clk_IBUF_BUFG
    SLICE_X60Y26         FDCE                                         r  U1/delay_temp_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.518     5.658 f  U1/delay_temp_reg[17]/Q
                         net (fo=3, routed)           0.998     6.656    U1/delay_temp_reg[17]
    SLICE_X59Y26         LUT5 (Prop_lut5_I0_O)        0.124     6.780 f  U1/delay_temp[0]_i_10/O
                         net (fo=1, routed)           0.942     7.722    U1/delay_temp[0]_i_10_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.846 f  U1/delay_temp[0]_i_3/O
                         net (fo=29, routed)          1.002     8.848    U1/delay_temp[0]_i_3_n_0
    SLICE_X60Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.972 r  U1/delay_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     8.972    U1/delay_temp[0]_i_9_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.485 r  U1/delay_temp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.485    U1/delay_temp_reg[0]_i_2_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.602 r  U1/delay_temp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.602    U1/delay_temp_reg[4]_i_1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.719 r  U1/delay_temp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.728    U1/delay_temp_reg[8]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.845 r  U1/delay_temp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.845    U1/delay_temp_reg[12]_i_1_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.962 r  U1/delay_temp_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.962    U1/delay_temp_reg[16]_i_1_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.079 r  U1/delay_temp_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.079    U1/delay_temp_reg[20]_i_1_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.394 r  U1/delay_temp_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.394    U1/delay_temp_reg[24]_i_1_n_4
    SLICE_X60Y28         FDCE                                         r  U1/delay_temp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.506    14.847    U1/clk_IBUF_BUFG
    SLICE_X60Y28         FDCE                                         r  U1/delay_temp_reg[27]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y28         FDCE (Setup_fdce_C_D)        0.109    15.195    U1/delay_temp_reg[27]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -10.394    
  -------------------------------------------------------------------
                         slack                                  4.801    

Slack (MET) :             4.877ns  (required time - arrival time)
  Source:                 U1/delay_temp_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/delay_temp_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 2.227ns (43.010%)  route 2.951ns (56.990%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.619     5.140    U1/clk_IBUF_BUFG
    SLICE_X60Y26         FDCE                                         r  U1/delay_temp_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.518     5.658 f  U1/delay_temp_reg[17]/Q
                         net (fo=3, routed)           0.998     6.656    U1/delay_temp_reg[17]
    SLICE_X59Y26         LUT5 (Prop_lut5_I0_O)        0.124     6.780 f  U1/delay_temp[0]_i_10/O
                         net (fo=1, routed)           0.942     7.722    U1/delay_temp[0]_i_10_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.846 f  U1/delay_temp[0]_i_3/O
                         net (fo=29, routed)          1.002     8.848    U1/delay_temp[0]_i_3_n_0
    SLICE_X60Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.972 r  U1/delay_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     8.972    U1/delay_temp[0]_i_9_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.485 r  U1/delay_temp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.485    U1/delay_temp_reg[0]_i_2_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.602 r  U1/delay_temp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.602    U1/delay_temp_reg[4]_i_1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.719 r  U1/delay_temp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.728    U1/delay_temp_reg[8]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.845 r  U1/delay_temp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.845    U1/delay_temp_reg[12]_i_1_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.962 r  U1/delay_temp_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.962    U1/delay_temp_reg[16]_i_1_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.079 r  U1/delay_temp_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.079    U1/delay_temp_reg[20]_i_1_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.318 r  U1/delay_temp_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.318    U1/delay_temp_reg[24]_i_1_n_5
    SLICE_X60Y28         FDCE                                         r  U1/delay_temp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.506    14.847    U1/clk_IBUF_BUFG
    SLICE_X60Y28         FDCE                                         r  U1/delay_temp_reg[26]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y28         FDCE (Setup_fdce_C_D)        0.109    15.195    U1/delay_temp_reg[26]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -10.318    
  -------------------------------------------------------------------
                         slack                                  4.877    

Slack (MET) :             4.897ns  (required time - arrival time)
  Source:                 U1/delay_temp_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/delay_temp_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.158ns  (logic 2.207ns (42.789%)  route 2.951ns (57.211%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.619     5.140    U1/clk_IBUF_BUFG
    SLICE_X60Y26         FDCE                                         r  U1/delay_temp_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.518     5.658 f  U1/delay_temp_reg[17]/Q
                         net (fo=3, routed)           0.998     6.656    U1/delay_temp_reg[17]
    SLICE_X59Y26         LUT5 (Prop_lut5_I0_O)        0.124     6.780 f  U1/delay_temp[0]_i_10/O
                         net (fo=1, routed)           0.942     7.722    U1/delay_temp[0]_i_10_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.846 f  U1/delay_temp[0]_i_3/O
                         net (fo=29, routed)          1.002     8.848    U1/delay_temp[0]_i_3_n_0
    SLICE_X60Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.972 r  U1/delay_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     8.972    U1/delay_temp[0]_i_9_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.485 r  U1/delay_temp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.485    U1/delay_temp_reg[0]_i_2_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.602 r  U1/delay_temp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.602    U1/delay_temp_reg[4]_i_1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.719 r  U1/delay_temp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.728    U1/delay_temp_reg[8]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.845 r  U1/delay_temp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.845    U1/delay_temp_reg[12]_i_1_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.962 r  U1/delay_temp_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.962    U1/delay_temp_reg[16]_i_1_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.079 r  U1/delay_temp_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.079    U1/delay_temp_reg[20]_i_1_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.298 r  U1/delay_temp_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.298    U1/delay_temp_reg[24]_i_1_n_7
    SLICE_X60Y28         FDCE                                         r  U1/delay_temp_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.506    14.847    U1/clk_IBUF_BUFG
    SLICE_X60Y28         FDCE                                         r  U1/delay_temp_reg[24]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y28         FDCE (Setup_fdce_C_D)        0.109    15.195    U1/delay_temp_reg[24]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -10.298    
  -------------------------------------------------------------------
                         slack                                  4.897    

Slack (MET) :             4.908ns  (required time - arrival time)
  Source:                 U1/delay_temp_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/delay_temp_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.145ns  (logic 2.194ns (42.645%)  route 2.951ns (57.355%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.619     5.140    U1/clk_IBUF_BUFG
    SLICE_X60Y26         FDCE                                         r  U1/delay_temp_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.518     5.658 f  U1/delay_temp_reg[17]/Q
                         net (fo=3, routed)           0.998     6.656    U1/delay_temp_reg[17]
    SLICE_X59Y26         LUT5 (Prop_lut5_I0_O)        0.124     6.780 f  U1/delay_temp[0]_i_10/O
                         net (fo=1, routed)           0.942     7.722    U1/delay_temp[0]_i_10_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.846 f  U1/delay_temp[0]_i_3/O
                         net (fo=29, routed)          1.002     8.848    U1/delay_temp[0]_i_3_n_0
    SLICE_X60Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.972 r  U1/delay_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     8.972    U1/delay_temp[0]_i_9_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.485 r  U1/delay_temp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.485    U1/delay_temp_reg[0]_i_2_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.602 r  U1/delay_temp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.602    U1/delay_temp_reg[4]_i_1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.719 r  U1/delay_temp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.728    U1/delay_temp_reg[8]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.845 r  U1/delay_temp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.845    U1/delay_temp_reg[12]_i_1_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.962 r  U1/delay_temp_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.962    U1/delay_temp_reg[16]_i_1_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.285 r  U1/delay_temp_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.285    U1/delay_temp_reg[20]_i_1_n_6
    SLICE_X60Y27         FDCE                                         r  U1/delay_temp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.504    14.845    U1/clk_IBUF_BUFG
    SLICE_X60Y27         FDCE                                         r  U1/delay_temp_reg[21]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y27         FDCE (Setup_fdce_C_D)        0.109    15.193    U1/delay_temp_reg[21]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -10.285    
  -------------------------------------------------------------------
                         slack                                  4.908    

Slack (MET) :             4.916ns  (required time - arrival time)
  Source:                 U1/delay_temp_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/delay_temp_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.137ns  (logic 2.186ns (42.556%)  route 2.951ns (57.445%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.619     5.140    U1/clk_IBUF_BUFG
    SLICE_X60Y26         FDCE                                         r  U1/delay_temp_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.518     5.658 f  U1/delay_temp_reg[17]/Q
                         net (fo=3, routed)           0.998     6.656    U1/delay_temp_reg[17]
    SLICE_X59Y26         LUT5 (Prop_lut5_I0_O)        0.124     6.780 f  U1/delay_temp[0]_i_10/O
                         net (fo=1, routed)           0.942     7.722    U1/delay_temp[0]_i_10_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.846 f  U1/delay_temp[0]_i_3/O
                         net (fo=29, routed)          1.002     8.848    U1/delay_temp[0]_i_3_n_0
    SLICE_X60Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.972 r  U1/delay_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     8.972    U1/delay_temp[0]_i_9_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.485 r  U1/delay_temp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.485    U1/delay_temp_reg[0]_i_2_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.602 r  U1/delay_temp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.602    U1/delay_temp_reg[4]_i_1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.719 r  U1/delay_temp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.728    U1/delay_temp_reg[8]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.845 r  U1/delay_temp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.845    U1/delay_temp_reg[12]_i_1_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.962 r  U1/delay_temp_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.962    U1/delay_temp_reg[16]_i_1_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.277 r  U1/delay_temp_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.277    U1/delay_temp_reg[20]_i_1_n_4
    SLICE_X60Y27         FDCE                                         r  U1/delay_temp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.504    14.845    U1/clk_IBUF_BUFG
    SLICE_X60Y27         FDCE                                         r  U1/delay_temp_reg[23]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y27         FDCE (Setup_fdce_C_D)        0.109    15.193    U1/delay_temp_reg[23]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                  4.916    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 U1/delay_temp_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/delay_temp_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 2.110ns (41.693%)  route 2.951ns (58.307%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.619     5.140    U1/clk_IBUF_BUFG
    SLICE_X60Y26         FDCE                                         r  U1/delay_temp_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.518     5.658 f  U1/delay_temp_reg[17]/Q
                         net (fo=3, routed)           0.998     6.656    U1/delay_temp_reg[17]
    SLICE_X59Y26         LUT5 (Prop_lut5_I0_O)        0.124     6.780 f  U1/delay_temp[0]_i_10/O
                         net (fo=1, routed)           0.942     7.722    U1/delay_temp[0]_i_10_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.846 f  U1/delay_temp[0]_i_3/O
                         net (fo=29, routed)          1.002     8.848    U1/delay_temp[0]_i_3_n_0
    SLICE_X60Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.972 r  U1/delay_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     8.972    U1/delay_temp[0]_i_9_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.485 r  U1/delay_temp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.485    U1/delay_temp_reg[0]_i_2_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.602 r  U1/delay_temp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.602    U1/delay_temp_reg[4]_i_1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.719 r  U1/delay_temp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.728    U1/delay_temp_reg[8]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.845 r  U1/delay_temp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.845    U1/delay_temp_reg[12]_i_1_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.962 r  U1/delay_temp_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.962    U1/delay_temp_reg[16]_i_1_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.201 r  U1/delay_temp_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.201    U1/delay_temp_reg[20]_i_1_n_5
    SLICE_X60Y27         FDCE                                         r  U1/delay_temp_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.504    14.845    U1/clk_IBUF_BUFG
    SLICE_X60Y27         FDCE                                         r  U1/delay_temp_reg[22]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y27         FDCE (Setup_fdce_C_D)        0.109    15.193    U1/delay_temp_reg[22]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -10.201    
  -------------------------------------------------------------------
                         slack                                  4.992    

Slack (MET) :             5.012ns  (required time - arrival time)
  Source:                 U1/delay_temp_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/delay_temp_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.041ns  (logic 2.090ns (41.462%)  route 2.951ns (58.539%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.619     5.140    U1/clk_IBUF_BUFG
    SLICE_X60Y26         FDCE                                         r  U1/delay_temp_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.518     5.658 f  U1/delay_temp_reg[17]/Q
                         net (fo=3, routed)           0.998     6.656    U1/delay_temp_reg[17]
    SLICE_X59Y26         LUT5 (Prop_lut5_I0_O)        0.124     6.780 f  U1/delay_temp[0]_i_10/O
                         net (fo=1, routed)           0.942     7.722    U1/delay_temp[0]_i_10_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.846 f  U1/delay_temp[0]_i_3/O
                         net (fo=29, routed)          1.002     8.848    U1/delay_temp[0]_i_3_n_0
    SLICE_X60Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.972 r  U1/delay_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     8.972    U1/delay_temp[0]_i_9_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.485 r  U1/delay_temp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.485    U1/delay_temp_reg[0]_i_2_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.602 r  U1/delay_temp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.602    U1/delay_temp_reg[4]_i_1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.719 r  U1/delay_temp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.728    U1/delay_temp_reg[8]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.845 r  U1/delay_temp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.845    U1/delay_temp_reg[12]_i_1_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.962 r  U1/delay_temp_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.962    U1/delay_temp_reg[16]_i_1_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.181 r  U1/delay_temp_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.181    U1/delay_temp_reg[20]_i_1_n_7
    SLICE_X60Y27         FDCE                                         r  U1/delay_temp_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.504    14.845    U1/clk_IBUF_BUFG
    SLICE_X60Y27         FDCE                                         r  U1/delay_temp_reg[20]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y27         FDCE (Setup_fdce_C_D)        0.109    15.193    U1/delay_temp_reg[20]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -10.181    
  -------------------------------------------------------------------
                         slack                                  5.012    

Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 U1/delay_temp_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/delay_temp_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 2.307ns (46.183%)  route 2.688ns (53.817%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.617     5.138    U1/clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  U1/delay_temp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 f  U1/delay_temp_reg[10]/Q
                         net (fo=3, routed)           0.860     6.516    U1/delay_temp_reg[10]
    SLICE_X62Y24         LUT5 (Prop_lut5_I3_O)        0.152     6.668 f  U1/delay_temp[0]_i_12/O
                         net (fo=1, routed)           0.818     7.486    U1/delay_temp[0]_i_12_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I2_O)        0.326     7.812 f  U1/delay_temp[0]_i_3/O
                         net (fo=29, routed)          1.002     8.814    U1/delay_temp[0]_i_3_n_0
    SLICE_X60Y22         LUT2 (Prop_lut2_I1_O)        0.124     8.938 r  U1/delay_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     8.938    U1/delay_temp[0]_i_9_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.451 r  U1/delay_temp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.451    U1/delay_temp_reg[0]_i_2_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.568 r  U1/delay_temp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.568    U1/delay_temp_reg[4]_i_1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.685 r  U1/delay_temp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.694    U1/delay_temp_reg[8]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.811 r  U1/delay_temp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.811    U1/delay_temp_reg[12]_i_1_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.134 r  U1/delay_temp_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.134    U1/delay_temp_reg[16]_i_1_n_6
    SLICE_X60Y26         FDCE                                         r  U1/delay_temp_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.503    14.844    U1/clk_IBUF_BUFG
    SLICE_X60Y26         FDCE                                         r  U1/delay_temp_reg[17]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X60Y26         FDCE (Setup_fdce_C_D)        0.109    15.178    U1/delay_temp_reg[17]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                  5.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 stop_pb/temp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stop_pb/temp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.609%)  route 0.071ns (33.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.590     1.473    stop_pb/clk_IBUF_BUFG
    SLICE_X59Y13         FDRE                                         r  stop_pb/temp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  stop_pb/temp_reg[12]/Q
                         net (fo=2, routed)           0.071     1.685    stop_pb/temp[13]
    SLICE_X58Y13         FDRE                                         r  stop_pb/temp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.859     1.986    stop_pb/clk_IBUF_BUFG
    SLICE_X58Y13         FDRE                                         r  stop_pb/temp_reg[13]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X58Y13         FDRE (Hold_fdre_C_D)         0.046     1.532    stop_pb/temp_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 reset_pb/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_pb/temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.837%)  route 0.121ns (46.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.589     1.472    reset_pb/clk_IBUF_BUFG
    SLICE_X63Y17         FDRE                                         r  reset_pb/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  reset_pb/temp_reg[1]/Q
                         net (fo=2, routed)           0.121     1.734    reset_pb/temp_reg_n_0_[1]
    SLICE_X62Y18         FDRE                                         r  reset_pb/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.857     1.984    reset_pb/clk_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  reset_pb/temp_reg[2]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X62Y18         FDRE (Hold_fdre_C_D)         0.071     1.556    reset_pb/temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 reset_pb/temp_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_pb/temp_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.633%)  route 0.108ns (43.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.583     1.466    reset_pb/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  reset_pb/temp_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  reset_pb/temp_reg[108]/Q
                         net (fo=2, routed)           0.108     1.715    reset_pb/temp_reg_n_0_[108]
    SLICE_X62Y26         FDRE                                         r  reset_pb/temp_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.851     1.978    reset_pb/clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  reset_pb/temp_reg[109]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X62Y26         FDRE (Hold_fdre_C_D)         0.057     1.536    reset_pb/temp_reg[109]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 reset_pb/temp_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_pb/temp_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.631%)  route 0.127ns (47.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.583     1.466    reset_pb/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  reset_pb/temp_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  reset_pb/temp_reg[76]/Q
                         net (fo=2, routed)           0.127     1.734    reset_pb/temp_reg_n_0_[76]
    SLICE_X62Y23         FDRE                                         r  reset_pb/temp_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.851     1.978    reset_pb/clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  reset_pb/temp_reg[77]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X62Y23         FDRE (Hold_fdre_C_D)         0.075     1.554    reset_pb/temp_reg[77]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 reset_pb/temp_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_pb/temp_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.631%)  route 0.127ns (47.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.587     1.470    reset_pb/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  reset_pb/temp_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  reset_pb/temp_reg[28]/Q
                         net (fo=2, routed)           0.127     1.738    reset_pb/temp_reg_n_0_[28]
    SLICE_X62Y19         FDRE                                         r  reset_pb/temp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.856     1.983    reset_pb/clk_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  reset_pb/temp_reg[29]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X62Y19         FDRE (Hold_fdre_C_D)         0.070     1.553    reset_pb/temp_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 reset_pb/temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_pb/temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.631%)  route 0.127ns (47.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.589     1.472    reset_pb/clk_IBUF_BUFG
    SLICE_X63Y17         FDRE                                         r  reset_pb/temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  reset_pb/temp_reg[5]/Q
                         net (fo=2, routed)           0.127     1.740    reset_pb/temp_reg_n_0_[5]
    SLICE_X62Y17         FDRE                                         r  reset_pb/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.858     1.985    reset_pb/clk_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  reset_pb/temp_reg[6]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X62Y17         FDRE (Hold_fdre_C_D)         0.070     1.555    reset_pb/temp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 reset_pb/temp_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_pb/temp_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.164%)  route 0.140ns (49.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.584     1.467    reset_pb/clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  reset_pb/temp_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  reset_pb/temp_reg[124]/Q
                         net (fo=2, routed)           0.140     1.748    reset_pb/temp_reg_n_0_[124]
    SLICE_X63Y27         FDRE                                         r  reset_pb/temp_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.853     1.980    reset_pb/clk_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  reset_pb/temp_reg[125]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X63Y27         FDRE (Hold_fdre_C_D)         0.055     1.557    reset_pb/temp_reg[125]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 reset_pb/temp_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_pb/temp_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.661%)  route 0.143ns (50.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.587     1.470    reset_pb/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  reset_pb/temp_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  reset_pb/temp_reg[24]/Q
                         net (fo=2, routed)           0.143     1.754    reset_pb/temp_reg_n_0_[24]
    SLICE_X63Y19         FDRE                                         r  reset_pb/temp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.856     1.983    reset_pb/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  reset_pb/temp_reg[25]/C
                         clock pessimism             -0.478     1.505    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.057     1.562    reset_pb/temp_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 stop_pb/temp_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stop_pb/temp_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.586     1.469    stop_pb/clk_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  stop_pb/temp_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  stop_pb/temp_reg[80]/Q
                         net (fo=2, routed)           0.124     1.734    stop_pb/temp[81]
    SLICE_X60Y19         FDRE                                         r  stop_pb/temp_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.854     1.981    stop_pb/clk_IBUF_BUFG
    SLICE_X60Y19         FDRE                                         r  stop_pb/temp_reg[81]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X60Y19         FDRE (Hold_fdre_C_D)         0.059     1.541    stop_pb/temp_reg[81]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 reset_pb/temp_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_pb/temp_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.082%)  route 0.130ns (47.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.585     1.468    reset_pb/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  reset_pb/temp_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  reset_pb/temp_reg[57]/Q
                         net (fo=2, routed)           0.130     1.739    reset_pb/temp_reg_n_0_[57]
    SLICE_X62Y21         FDRE                                         r  reset_pb/temp_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.854     1.981    reset_pb/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  reset_pb/temp_reg[58]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.075     1.543    reset_pb/temp_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y26   U1/delay_temp_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y26   U1/delay_temp_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y26   U1/delay_temp_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y22   U1/delay_temp_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y27   U1/delay_temp_reg[20]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y27   U1/delay_temp_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y27   U1/delay_temp_reg[22]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y27   U1/delay_temp_reg[23]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y28   U1/delay_temp_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   reset_pb/temp_reg[45]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   reset_pb/temp_reg[46]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   reset_pb/temp_reg[47]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   stop_pb/temp_reg[77]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   stop_pb/temp_reg[78]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   stop_pb/temp_reg[79]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   stop_pb/temp_reg[80]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   stop_pb/temp_reg[81]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   stop_pb/temp_reg[82]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   stop_pb/temp_reg[83]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   U1/delay_temp_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   U1/delay_temp_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   U1/delay_temp_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   U1/delay_temp_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y27   U1/delay_temp_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y27   U1/delay_temp_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y27   U1/delay_temp_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y27   U1/delay_temp_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   U1/delay_temp_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   U1/delay_temp_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.814ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.571ns  (required time - arrival time)
  Source:                 reset_pb/temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/delay_temp_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 2.232ns (46.109%)  route 2.609ns (53.891%))
  Logic Levels:           12  (CARRY4=11 LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.629     5.150    reset_pb/clk_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  reset_pb/temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  reset_pb/temp_reg[6]/Q
                         net (fo=2, routed)           1.303     6.909    reset_pb/temp_reg_n_0_[6]
    SLICE_X63Y17         LUT3 (Prop_lut3_I2_O)        0.124     7.033 r  reset_pb/output0_carry_i_2/O
                         net (fo=1, routed)           0.000     7.033    reset_pb/output0_carry_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.431 r  reset_pb/output0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.431    reset_pb/output0_carry_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.545 r  reset_pb/output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.545    reset_pb/output0_carry__0_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.659 r  reset_pb/output0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.659    reset_pb/output0_carry__1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.773 r  reset_pb/output0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.773    reset_pb/output0_carry__2_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.887 r  reset_pb/output0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.887    reset_pb/output0_carry__3_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.001 r  reset_pb/output0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.001    reset_pb/output0_carry__4_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.115 r  reset_pb/output0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.115    reset_pb/output0_carry__5_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.229 r  reset_pb/output0_carry__6/CO[3]
                         net (fo=1, routed)           0.009     8.238    reset_pb/output0_carry__6_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  reset_pb/output0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.352    reset_pb/output0_carry__7_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  reset_pb/output0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.466    reset_pb/output0_carry__8_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.694 f  reset_pb/output0_carry__9/CO[2]
                         net (fo=43, routed)          1.297     9.991    U1/reset_db_signal
    SLICE_X60Y22         FDCE                                         f  U1/delay_temp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.504    14.845    U1/clk_IBUF_BUFG
    SLICE_X60Y22         FDCE                                         r  U1/delay_temp_reg[0]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X60Y22         FDCE (Recov_fdce_C_CLR)     -0.508    14.562    U1/delay_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -9.991    
  -------------------------------------------------------------------
                         slack                                  4.571    

Slack (MET) :             4.571ns  (required time - arrival time)
  Source:                 reset_pb/temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/delay_temp_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 2.232ns (46.109%)  route 2.609ns (53.891%))
  Logic Levels:           12  (CARRY4=11 LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.629     5.150    reset_pb/clk_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  reset_pb/temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  reset_pb/temp_reg[6]/Q
                         net (fo=2, routed)           1.303     6.909    reset_pb/temp_reg_n_0_[6]
    SLICE_X63Y17         LUT3 (Prop_lut3_I2_O)        0.124     7.033 r  reset_pb/output0_carry_i_2/O
                         net (fo=1, routed)           0.000     7.033    reset_pb/output0_carry_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.431 r  reset_pb/output0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.431    reset_pb/output0_carry_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.545 r  reset_pb/output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.545    reset_pb/output0_carry__0_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.659 r  reset_pb/output0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.659    reset_pb/output0_carry__1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.773 r  reset_pb/output0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.773    reset_pb/output0_carry__2_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.887 r  reset_pb/output0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.887    reset_pb/output0_carry__3_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.001 r  reset_pb/output0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.001    reset_pb/output0_carry__4_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.115 r  reset_pb/output0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.115    reset_pb/output0_carry__5_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.229 r  reset_pb/output0_carry__6/CO[3]
                         net (fo=1, routed)           0.009     8.238    reset_pb/output0_carry__6_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  reset_pb/output0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.352    reset_pb/output0_carry__7_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  reset_pb/output0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.466    reset_pb/output0_carry__8_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.694 f  reset_pb/output0_carry__9/CO[2]
                         net (fo=43, routed)          1.297     9.991    U1/reset_db_signal
    SLICE_X60Y22         FDCE                                         f  U1/delay_temp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.504    14.845    U1/clk_IBUF_BUFG
    SLICE_X60Y22         FDCE                                         r  U1/delay_temp_reg[1]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X60Y22         FDCE (Recov_fdce_C_CLR)     -0.508    14.562    U1/delay_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -9.991    
  -------------------------------------------------------------------
                         slack                                  4.571    

Slack (MET) :             4.571ns  (required time - arrival time)
  Source:                 reset_pb/temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/delay_temp_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 2.232ns (46.109%)  route 2.609ns (53.891%))
  Logic Levels:           12  (CARRY4=11 LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.629     5.150    reset_pb/clk_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  reset_pb/temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  reset_pb/temp_reg[6]/Q
                         net (fo=2, routed)           1.303     6.909    reset_pb/temp_reg_n_0_[6]
    SLICE_X63Y17         LUT3 (Prop_lut3_I2_O)        0.124     7.033 r  reset_pb/output0_carry_i_2/O
                         net (fo=1, routed)           0.000     7.033    reset_pb/output0_carry_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.431 r  reset_pb/output0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.431    reset_pb/output0_carry_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.545 r  reset_pb/output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.545    reset_pb/output0_carry__0_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.659 r  reset_pb/output0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.659    reset_pb/output0_carry__1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.773 r  reset_pb/output0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.773    reset_pb/output0_carry__2_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.887 r  reset_pb/output0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.887    reset_pb/output0_carry__3_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.001 r  reset_pb/output0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.001    reset_pb/output0_carry__4_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.115 r  reset_pb/output0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.115    reset_pb/output0_carry__5_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.229 r  reset_pb/output0_carry__6/CO[3]
                         net (fo=1, routed)           0.009     8.238    reset_pb/output0_carry__6_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  reset_pb/output0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.352    reset_pb/output0_carry__7_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  reset_pb/output0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.466    reset_pb/output0_carry__8_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.694 f  reset_pb/output0_carry__9/CO[2]
                         net (fo=43, routed)          1.297     9.991    U1/reset_db_signal
    SLICE_X60Y22         FDCE                                         f  U1/delay_temp_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.504    14.845    U1/clk_IBUF_BUFG
    SLICE_X60Y22         FDCE                                         r  U1/delay_temp_reg[2]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X60Y22         FDCE (Recov_fdce_C_CLR)     -0.508    14.562    U1/delay_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -9.991    
  -------------------------------------------------------------------
                         slack                                  4.571    

Slack (MET) :             4.571ns  (required time - arrival time)
  Source:                 reset_pb/temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/delay_temp_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 2.232ns (46.109%)  route 2.609ns (53.891%))
  Logic Levels:           12  (CARRY4=11 LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.629     5.150    reset_pb/clk_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  reset_pb/temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  reset_pb/temp_reg[6]/Q
                         net (fo=2, routed)           1.303     6.909    reset_pb/temp_reg_n_0_[6]
    SLICE_X63Y17         LUT3 (Prop_lut3_I2_O)        0.124     7.033 r  reset_pb/output0_carry_i_2/O
                         net (fo=1, routed)           0.000     7.033    reset_pb/output0_carry_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.431 r  reset_pb/output0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.431    reset_pb/output0_carry_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.545 r  reset_pb/output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.545    reset_pb/output0_carry__0_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.659 r  reset_pb/output0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.659    reset_pb/output0_carry__1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.773 r  reset_pb/output0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.773    reset_pb/output0_carry__2_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.887 r  reset_pb/output0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.887    reset_pb/output0_carry__3_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.001 r  reset_pb/output0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.001    reset_pb/output0_carry__4_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.115 r  reset_pb/output0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.115    reset_pb/output0_carry__5_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.229 r  reset_pb/output0_carry__6/CO[3]
                         net (fo=1, routed)           0.009     8.238    reset_pb/output0_carry__6_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  reset_pb/output0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.352    reset_pb/output0_carry__7_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  reset_pb/output0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.466    reset_pb/output0_carry__8_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.694 f  reset_pb/output0_carry__9/CO[2]
                         net (fo=43, routed)          1.297     9.991    U1/reset_db_signal
    SLICE_X60Y22         FDCE                                         f  U1/delay_temp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.504    14.845    U1/clk_IBUF_BUFG
    SLICE_X60Y22         FDCE                                         r  U1/delay_temp_reg[3]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X60Y22         FDCE (Recov_fdce_C_CLR)     -0.508    14.562    U1/delay_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -9.991    
  -------------------------------------------------------------------
                         slack                                  4.571    

Slack (MET) :             4.711ns  (required time - arrival time)
  Source:                 reset_pb/temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/delay_temp_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.700ns  (logic 2.232ns (47.491%)  route 2.468ns (52.509%))
  Logic Levels:           12  (CARRY4=11 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.629     5.150    reset_pb/clk_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  reset_pb/temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  reset_pb/temp_reg[6]/Q
                         net (fo=2, routed)           1.303     6.909    reset_pb/temp_reg_n_0_[6]
    SLICE_X63Y17         LUT3 (Prop_lut3_I2_O)        0.124     7.033 r  reset_pb/output0_carry_i_2/O
                         net (fo=1, routed)           0.000     7.033    reset_pb/output0_carry_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.431 r  reset_pb/output0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.431    reset_pb/output0_carry_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.545 r  reset_pb/output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.545    reset_pb/output0_carry__0_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.659 r  reset_pb/output0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.659    reset_pb/output0_carry__1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.773 r  reset_pb/output0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.773    reset_pb/output0_carry__2_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.887 r  reset_pb/output0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.887    reset_pb/output0_carry__3_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.001 r  reset_pb/output0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.001    reset_pb/output0_carry__4_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.115 r  reset_pb/output0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.115    reset_pb/output0_carry__5_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.229 r  reset_pb/output0_carry__6/CO[3]
                         net (fo=1, routed)           0.009     8.238    reset_pb/output0_carry__6_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  reset_pb/output0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.352    reset_pb/output0_carry__7_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  reset_pb/output0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.466    reset_pb/output0_carry__8_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.694 f  reset_pb/output0_carry__9/CO[2]
                         net (fo=43, routed)          1.156     9.850    U1/reset_db_signal
    SLICE_X60Y23         FDCE                                         f  U1/delay_temp_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.503    14.844    U1/clk_IBUF_BUFG
    SLICE_X60Y23         FDCE                                         r  U1/delay_temp_reg[4]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X60Y23         FDCE (Recov_fdce_C_CLR)     -0.508    14.561    U1/delay_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -9.850    
  -------------------------------------------------------------------
                         slack                                  4.711    

Slack (MET) :             4.711ns  (required time - arrival time)
  Source:                 reset_pb/temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/delay_temp_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.700ns  (logic 2.232ns (47.491%)  route 2.468ns (52.509%))
  Logic Levels:           12  (CARRY4=11 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.629     5.150    reset_pb/clk_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  reset_pb/temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  reset_pb/temp_reg[6]/Q
                         net (fo=2, routed)           1.303     6.909    reset_pb/temp_reg_n_0_[6]
    SLICE_X63Y17         LUT3 (Prop_lut3_I2_O)        0.124     7.033 r  reset_pb/output0_carry_i_2/O
                         net (fo=1, routed)           0.000     7.033    reset_pb/output0_carry_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.431 r  reset_pb/output0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.431    reset_pb/output0_carry_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.545 r  reset_pb/output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.545    reset_pb/output0_carry__0_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.659 r  reset_pb/output0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.659    reset_pb/output0_carry__1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.773 r  reset_pb/output0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.773    reset_pb/output0_carry__2_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.887 r  reset_pb/output0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.887    reset_pb/output0_carry__3_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.001 r  reset_pb/output0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.001    reset_pb/output0_carry__4_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.115 r  reset_pb/output0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.115    reset_pb/output0_carry__5_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.229 r  reset_pb/output0_carry__6/CO[3]
                         net (fo=1, routed)           0.009     8.238    reset_pb/output0_carry__6_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  reset_pb/output0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.352    reset_pb/output0_carry__7_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  reset_pb/output0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.466    reset_pb/output0_carry__8_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.694 f  reset_pb/output0_carry__9/CO[2]
                         net (fo=43, routed)          1.156     9.850    U1/reset_db_signal
    SLICE_X60Y23         FDCE                                         f  U1/delay_temp_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.503    14.844    U1/clk_IBUF_BUFG
    SLICE_X60Y23         FDCE                                         r  U1/delay_temp_reg[5]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X60Y23         FDCE (Recov_fdce_C_CLR)     -0.508    14.561    U1/delay_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -9.850    
  -------------------------------------------------------------------
                         slack                                  4.711    

Slack (MET) :             4.711ns  (required time - arrival time)
  Source:                 reset_pb/temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/delay_temp_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.700ns  (logic 2.232ns (47.491%)  route 2.468ns (52.509%))
  Logic Levels:           12  (CARRY4=11 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.629     5.150    reset_pb/clk_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  reset_pb/temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  reset_pb/temp_reg[6]/Q
                         net (fo=2, routed)           1.303     6.909    reset_pb/temp_reg_n_0_[6]
    SLICE_X63Y17         LUT3 (Prop_lut3_I2_O)        0.124     7.033 r  reset_pb/output0_carry_i_2/O
                         net (fo=1, routed)           0.000     7.033    reset_pb/output0_carry_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.431 r  reset_pb/output0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.431    reset_pb/output0_carry_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.545 r  reset_pb/output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.545    reset_pb/output0_carry__0_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.659 r  reset_pb/output0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.659    reset_pb/output0_carry__1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.773 r  reset_pb/output0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.773    reset_pb/output0_carry__2_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.887 r  reset_pb/output0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.887    reset_pb/output0_carry__3_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.001 r  reset_pb/output0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.001    reset_pb/output0_carry__4_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.115 r  reset_pb/output0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.115    reset_pb/output0_carry__5_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.229 r  reset_pb/output0_carry__6/CO[3]
                         net (fo=1, routed)           0.009     8.238    reset_pb/output0_carry__6_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  reset_pb/output0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.352    reset_pb/output0_carry__7_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  reset_pb/output0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.466    reset_pb/output0_carry__8_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.694 f  reset_pb/output0_carry__9/CO[2]
                         net (fo=43, routed)          1.156     9.850    U1/reset_db_signal
    SLICE_X60Y23         FDCE                                         f  U1/delay_temp_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.503    14.844    U1/clk_IBUF_BUFG
    SLICE_X60Y23         FDCE                                         r  U1/delay_temp_reg[6]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X60Y23         FDCE (Recov_fdce_C_CLR)     -0.508    14.561    U1/delay_temp_reg[6]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -9.850    
  -------------------------------------------------------------------
                         slack                                  4.711    

Slack (MET) :             4.711ns  (required time - arrival time)
  Source:                 reset_pb/temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/delay_temp_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.700ns  (logic 2.232ns (47.491%)  route 2.468ns (52.509%))
  Logic Levels:           12  (CARRY4=11 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.629     5.150    reset_pb/clk_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  reset_pb/temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  reset_pb/temp_reg[6]/Q
                         net (fo=2, routed)           1.303     6.909    reset_pb/temp_reg_n_0_[6]
    SLICE_X63Y17         LUT3 (Prop_lut3_I2_O)        0.124     7.033 r  reset_pb/output0_carry_i_2/O
                         net (fo=1, routed)           0.000     7.033    reset_pb/output0_carry_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.431 r  reset_pb/output0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.431    reset_pb/output0_carry_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.545 r  reset_pb/output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.545    reset_pb/output0_carry__0_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.659 r  reset_pb/output0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.659    reset_pb/output0_carry__1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.773 r  reset_pb/output0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.773    reset_pb/output0_carry__2_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.887 r  reset_pb/output0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.887    reset_pb/output0_carry__3_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.001 r  reset_pb/output0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.001    reset_pb/output0_carry__4_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.115 r  reset_pb/output0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.115    reset_pb/output0_carry__5_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.229 r  reset_pb/output0_carry__6/CO[3]
                         net (fo=1, routed)           0.009     8.238    reset_pb/output0_carry__6_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  reset_pb/output0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.352    reset_pb/output0_carry__7_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  reset_pb/output0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.466    reset_pb/output0_carry__8_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.694 f  reset_pb/output0_carry__9/CO[2]
                         net (fo=43, routed)          1.156     9.850    U1/reset_db_signal
    SLICE_X60Y23         FDCE                                         f  U1/delay_temp_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.503    14.844    U1/clk_IBUF_BUFG
    SLICE_X60Y23         FDCE                                         r  U1/delay_temp_reg[7]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X60Y23         FDCE (Recov_fdce_C_CLR)     -0.508    14.561    U1/delay_temp_reg[7]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -9.850    
  -------------------------------------------------------------------
                         slack                                  4.711    

Slack (MET) :             4.725ns  (required time - arrival time)
  Source:                 reset_pb/temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/delay_temp_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 2.232ns (47.658%)  route 2.451ns (52.342%))
  Logic Levels:           12  (CARRY4=11 LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.629     5.150    reset_pb/clk_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  reset_pb/temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  reset_pb/temp_reg[6]/Q
                         net (fo=2, routed)           1.303     6.909    reset_pb/temp_reg_n_0_[6]
    SLICE_X63Y17         LUT3 (Prop_lut3_I2_O)        0.124     7.033 r  reset_pb/output0_carry_i_2/O
                         net (fo=1, routed)           0.000     7.033    reset_pb/output0_carry_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.431 r  reset_pb/output0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.431    reset_pb/output0_carry_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.545 r  reset_pb/output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.545    reset_pb/output0_carry__0_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.659 r  reset_pb/output0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.659    reset_pb/output0_carry__1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.773 r  reset_pb/output0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.773    reset_pb/output0_carry__2_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.887 r  reset_pb/output0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.887    reset_pb/output0_carry__3_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.001 r  reset_pb/output0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.001    reset_pb/output0_carry__4_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.115 r  reset_pb/output0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.115    reset_pb/output0_carry__5_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.229 r  reset_pb/output0_carry__6/CO[3]
                         net (fo=1, routed)           0.009     8.238    reset_pb/output0_carry__6_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  reset_pb/output0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.352    reset_pb/output0_carry__7_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  reset_pb/output0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.466    reset_pb/output0_carry__8_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.694 f  reset_pb/output0_carry__9/CO[2]
                         net (fo=43, routed)          1.140     9.834    U1/reset_db_signal
    SLICE_X60Y24         FDCE                                         f  U1/delay_temp_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.501    14.842    U1/clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  U1/delay_temp_reg[10]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y24         FDCE (Recov_fdce_C_CLR)     -0.508    14.559    U1/delay_temp_reg[10]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                  4.725    

Slack (MET) :             4.725ns  (required time - arrival time)
  Source:                 reset_pb/temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/delay_temp_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 2.232ns (47.658%)  route 2.451ns (52.342%))
  Logic Levels:           12  (CARRY4=11 LUT3=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.629     5.150    reset_pb/clk_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  reset_pb/temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  reset_pb/temp_reg[6]/Q
                         net (fo=2, routed)           1.303     6.909    reset_pb/temp_reg_n_0_[6]
    SLICE_X63Y17         LUT3 (Prop_lut3_I2_O)        0.124     7.033 r  reset_pb/output0_carry_i_2/O
                         net (fo=1, routed)           0.000     7.033    reset_pb/output0_carry_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.431 r  reset_pb/output0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.431    reset_pb/output0_carry_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.545 r  reset_pb/output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.545    reset_pb/output0_carry__0_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.659 r  reset_pb/output0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.659    reset_pb/output0_carry__1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.773 r  reset_pb/output0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.773    reset_pb/output0_carry__2_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.887 r  reset_pb/output0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.887    reset_pb/output0_carry__3_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.001 r  reset_pb/output0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.001    reset_pb/output0_carry__4_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.115 r  reset_pb/output0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.115    reset_pb/output0_carry__5_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.229 r  reset_pb/output0_carry__6/CO[3]
                         net (fo=1, routed)           0.009     8.238    reset_pb/output0_carry__6_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.352 r  reset_pb/output0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.352    reset_pb/output0_carry__7_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.466 r  reset_pb/output0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.466    reset_pb/output0_carry__8_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.694 f  reset_pb/output0_carry__9/CO[2]
                         net (fo=43, routed)          1.140     9.834    U1/reset_db_signal
    SLICE_X60Y24         FDCE                                         f  U1/delay_temp_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         1.501    14.842    U1/clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  U1/delay_temp_reg[11]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y24         FDCE (Recov_fdce_C_CLR)     -0.508    14.559    U1/delay_temp_reg[11]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                  4.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 reset_pb/temp_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/delay_temp_reg[20]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.267ns (37.409%)  route 0.447ns (62.591%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.585     1.468    reset_pb/clk_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  reset_pb/temp_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_pb/temp_reg[127]/Q
                         net (fo=1, routed)           0.159     1.768    reset_pb/temp_reg_n_0_[127]
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.813 r  reset_pb/output0_carry__9_i_1/O
                         net (fo=1, routed)           0.000     1.813    reset_pb/output0_carry__9_i_1_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.894 f  reset_pb/output0_carry__9/CO[2]
                         net (fo=43, routed)          0.288     2.182    U1/reset_db_signal
    SLICE_X60Y27         FDCE                                         f  U1/delay_temp_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.851     1.978    U1/clk_IBUF_BUFG
    SLICE_X60Y27         FDCE                                         r  U1/delay_temp_reg[20]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X60Y27         FDCE (Remov_fdce_C_CLR)     -0.132     1.368    U1/delay_temp_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 reset_pb/temp_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/delay_temp_reg[21]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.267ns (37.409%)  route 0.447ns (62.591%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.585     1.468    reset_pb/clk_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  reset_pb/temp_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_pb/temp_reg[127]/Q
                         net (fo=1, routed)           0.159     1.768    reset_pb/temp_reg_n_0_[127]
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.813 r  reset_pb/output0_carry__9_i_1/O
                         net (fo=1, routed)           0.000     1.813    reset_pb/output0_carry__9_i_1_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.894 f  reset_pb/output0_carry__9/CO[2]
                         net (fo=43, routed)          0.288     2.182    U1/reset_db_signal
    SLICE_X60Y27         FDCE                                         f  U1/delay_temp_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.851     1.978    U1/clk_IBUF_BUFG
    SLICE_X60Y27         FDCE                                         r  U1/delay_temp_reg[21]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X60Y27         FDCE (Remov_fdce_C_CLR)     -0.132     1.368    U1/delay_temp_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 reset_pb/temp_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/delay_temp_reg[22]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.267ns (37.409%)  route 0.447ns (62.591%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.585     1.468    reset_pb/clk_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  reset_pb/temp_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_pb/temp_reg[127]/Q
                         net (fo=1, routed)           0.159     1.768    reset_pb/temp_reg_n_0_[127]
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.813 r  reset_pb/output0_carry__9_i_1/O
                         net (fo=1, routed)           0.000     1.813    reset_pb/output0_carry__9_i_1_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.894 f  reset_pb/output0_carry__9/CO[2]
                         net (fo=43, routed)          0.288     2.182    U1/reset_db_signal
    SLICE_X60Y27         FDCE                                         f  U1/delay_temp_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.851     1.978    U1/clk_IBUF_BUFG
    SLICE_X60Y27         FDCE                                         r  U1/delay_temp_reg[22]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X60Y27         FDCE (Remov_fdce_C_CLR)     -0.132     1.368    U1/delay_temp_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 reset_pb/temp_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/delay_temp_reg[23]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.267ns (37.409%)  route 0.447ns (62.591%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.585     1.468    reset_pb/clk_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  reset_pb/temp_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_pb/temp_reg[127]/Q
                         net (fo=1, routed)           0.159     1.768    reset_pb/temp_reg_n_0_[127]
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.813 r  reset_pb/output0_carry__9_i_1/O
                         net (fo=1, routed)           0.000     1.813    reset_pb/output0_carry__9_i_1_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.894 f  reset_pb/output0_carry__9/CO[2]
                         net (fo=43, routed)          0.288     2.182    U1/reset_db_signal
    SLICE_X60Y27         FDCE                                         f  U1/delay_temp_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.851     1.978    U1/clk_IBUF_BUFG
    SLICE_X60Y27         FDCE                                         r  U1/delay_temp_reg[23]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X60Y27         FDCE (Remov_fdce_C_CLR)     -0.132     1.368    U1/delay_temp_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 reset_pb/temp_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNT_ENABLE/Q_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.267ns (38.220%)  route 0.432ns (61.780%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.585     1.468    reset_pb/clk_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  reset_pb/temp_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_pb/temp_reg[127]/Q
                         net (fo=1, routed)           0.159     1.768    reset_pb/temp_reg_n_0_[127]
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.813 r  reset_pb/output0_carry__9_i_1/O
                         net (fo=1, routed)           0.000     1.813    reset_pb/output0_carry__9_i_1_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.894 f  reset_pb/output0_carry__9/CO[2]
                         net (fo=43, routed)          0.272     2.167    COUNT_ENABLE/reset_db_signal
    SLICE_X64Y25         FDCE                                         f  COUNT_ENABLE/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.850     1.977    COUNT_ENABLE/clk_IBUF_BUFG
    SLICE_X64Y25         FDCE                                         r  COUNT_ENABLE/Q_reg/C
                         clock pessimism             -0.499     1.478    
    SLICE_X64Y25         FDCE (Remov_fdce_C_CLR)     -0.132     1.346    COUNT_ENABLE/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 reset_pb/temp_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/delay_temp_reg[16]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.267ns (35.762%)  route 0.480ns (64.238%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.585     1.468    reset_pb/clk_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  reset_pb/temp_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_pb/temp_reg[127]/Q
                         net (fo=1, routed)           0.159     1.768    reset_pb/temp_reg_n_0_[127]
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.813 r  reset_pb/output0_carry__9_i_1/O
                         net (fo=1, routed)           0.000     1.813    reset_pb/output0_carry__9_i_1_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.894 f  reset_pb/output0_carry__9/CO[2]
                         net (fo=43, routed)          0.321     2.215    U1/reset_db_signal
    SLICE_X60Y26         FDCE                                         f  U1/delay_temp_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.849     1.976    U1/clk_IBUF_BUFG
    SLICE_X60Y26         FDCE                                         r  U1/delay_temp_reg[16]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X60Y26         FDCE (Remov_fdce_C_CLR)     -0.132     1.366    U1/delay_temp_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 reset_pb/temp_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/delay_temp_reg[17]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.267ns (35.762%)  route 0.480ns (64.238%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.585     1.468    reset_pb/clk_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  reset_pb/temp_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_pb/temp_reg[127]/Q
                         net (fo=1, routed)           0.159     1.768    reset_pb/temp_reg_n_0_[127]
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.813 r  reset_pb/output0_carry__9_i_1/O
                         net (fo=1, routed)           0.000     1.813    reset_pb/output0_carry__9_i_1_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.894 f  reset_pb/output0_carry__9/CO[2]
                         net (fo=43, routed)          0.321     2.215    U1/reset_db_signal
    SLICE_X60Y26         FDCE                                         f  U1/delay_temp_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.849     1.976    U1/clk_IBUF_BUFG
    SLICE_X60Y26         FDCE                                         r  U1/delay_temp_reg[17]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X60Y26         FDCE (Remov_fdce_C_CLR)     -0.132     1.366    U1/delay_temp_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 reset_pb/temp_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/delay_temp_reg[18]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.267ns (35.762%)  route 0.480ns (64.238%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.585     1.468    reset_pb/clk_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  reset_pb/temp_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_pb/temp_reg[127]/Q
                         net (fo=1, routed)           0.159     1.768    reset_pb/temp_reg_n_0_[127]
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.813 r  reset_pb/output0_carry__9_i_1/O
                         net (fo=1, routed)           0.000     1.813    reset_pb/output0_carry__9_i_1_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.894 f  reset_pb/output0_carry__9/CO[2]
                         net (fo=43, routed)          0.321     2.215    U1/reset_db_signal
    SLICE_X60Y26         FDCE                                         f  U1/delay_temp_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.849     1.976    U1/clk_IBUF_BUFG
    SLICE_X60Y26         FDCE                                         r  U1/delay_temp_reg[18]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X60Y26         FDCE (Remov_fdce_C_CLR)     -0.132     1.366    U1/delay_temp_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 reset_pb/temp_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/delay_temp_reg[19]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.267ns (35.762%)  route 0.480ns (64.238%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.585     1.468    reset_pb/clk_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  reset_pb/temp_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_pb/temp_reg[127]/Q
                         net (fo=1, routed)           0.159     1.768    reset_pb/temp_reg_n_0_[127]
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.813 r  reset_pb/output0_carry__9_i_1/O
                         net (fo=1, routed)           0.000     1.813    reset_pb/output0_carry__9_i_1_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.894 f  reset_pb/output0_carry__9/CO[2]
                         net (fo=43, routed)          0.321     2.215    U1/reset_db_signal
    SLICE_X60Y26         FDCE                                         f  U1/delay_temp_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.849     1.976    U1/clk_IBUF_BUFG
    SLICE_X60Y26         FDCE                                         r  U1/delay_temp_reg[19]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X60Y26         FDCE (Remov_fdce_C_CLR)     -0.132     1.366    U1/delay_temp_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 reset_pb/temp_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/delay_temp_reg[24]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.267ns (34.298%)  route 0.511ns (65.702%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.585     1.468    reset_pb/clk_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  reset_pb/temp_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  reset_pb/temp_reg[127]/Q
                         net (fo=1, routed)           0.159     1.768    reset_pb/temp_reg_n_0_[127]
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.813 r  reset_pb/output0_carry__9_i_1/O
                         net (fo=1, routed)           0.000     1.813    reset_pb/output0_carry__9_i_1_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.894 f  reset_pb/output0_carry__9/CO[2]
                         net (fo=43, routed)          0.352     2.247    U1/reset_db_signal
    SLICE_X60Y28         FDCE                                         f  U1/delay_temp_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=312, routed)         0.852     1.979    U1/clk_IBUF_BUFG
    SLICE_X60Y28         FDCE                                         r  U1/delay_temp_reg[24]/C
                         clock pessimism             -0.478     1.501    
    SLICE_X60Y28         FDCE (Remov_fdce_C_CLR)     -0.132     1.369    U1/delay_temp_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.877    





