/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [3:0] _03_;
  wire [11:0] _04_;
  wire [10:0] _05_;
  reg [6:0] _06_;
  wire [21:0] _07_;
  reg [6:0] _08_;
  wire [18:0] _09_;
  reg [4:0] _10_;
  reg [27:0] _11_;
  wire [13:0] _12_;
  wire [5:0] _13_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [10:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire [9:0] celloutsig_0_20z;
  wire [13:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire [5:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [19:0] celloutsig_0_35z;
  wire [3:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [3:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_48z;
  wire [2:0] celloutsig_0_4z;
  wire [10:0] celloutsig_0_53z;
  wire celloutsig_0_55z;
  wire [6:0] celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_97z;
  wire [8:0] celloutsig_0_98z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_48z = ~(_00_ | celloutsig_0_12z[4]);
  assign celloutsig_1_3z = ~(celloutsig_1_1z[0] | in_data[96]);
  assign celloutsig_1_4z = ~(celloutsig_1_0z | in_data[143]);
  assign celloutsig_1_8z = ~(celloutsig_1_3z | celloutsig_1_4z);
  assign celloutsig_0_97z = ~celloutsig_0_37z;
  assign celloutsig_1_19z = ~((celloutsig_1_2z | celloutsig_1_1z[2]) & celloutsig_1_17z);
  assign celloutsig_1_7z = ~((celloutsig_1_0z | celloutsig_1_1z[2]) & (celloutsig_1_3z | in_data[167]));
  assign celloutsig_0_24z = ~((celloutsig_0_23z[1] | celloutsig_0_16z[8]) & (celloutsig_0_22z | celloutsig_0_21z[2]));
  assign celloutsig_0_7z = celloutsig_0_4z[1] | ~(celloutsig_0_4z[1]);
  assign celloutsig_0_9z = celloutsig_0_6z | ~(celloutsig_0_2z);
  assign celloutsig_0_38z = { celloutsig_0_36z[3:1], celloutsig_0_37z } + _03_;
  assign celloutsig_0_16z = { celloutsig_0_1z[5:1], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_7z } + { _05_[10:3], _01_, _05_[1], celloutsig_0_15z };
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _06_ <= 7'h00;
    else _06_ <= { celloutsig_0_23z, celloutsig_0_33z, celloutsig_0_40z, celloutsig_0_39z };
  reg [21:0] _27_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _27_ <= 22'h000000;
    else _27_ <= { in_data[56:42], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  assign { _07_[21:14], _04_, _07_[1:0] } = _27_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _08_ <= 7'h00;
    else _08_ <= { celloutsig_0_16z[7:3], celloutsig_0_39z, celloutsig_0_55z };
  reg [18:0] _29_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _29_ <= 19'h00000;
    else _29_ <= { _07_[15:14], _04_[11:8], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z };
  assign { _09_[18], _02_, _09_[16:13], _03_, _09_[8:0] } = _29_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _10_ <= 5'h00;
    else _10_ <= { in_data[100:97], celloutsig_1_2z };
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _11_ <= 28'h0000000;
    else _11_ <= { in_data[148:122], celloutsig_1_9z };
  reg [13:0] _32_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _32_ <= 14'h0000;
    else _32_ <= { celloutsig_0_4z[1:0], celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_3z };
  assign { _05_[10:3], _01_, _05_[1], _12_[3:0] } = _32_;
  reg [5:0] _33_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _33_ <= 6'h00;
    else _33_ <= _04_[8:3];
  assign { _13_[5:3], _00_, _13_[1:0] } = _33_;
  assign celloutsig_0_36z = { celloutsig_0_0z[1:0], celloutsig_0_10z, celloutsig_0_31z } / { 1'h1, celloutsig_0_0z[1:0], celloutsig_0_2z };
  assign celloutsig_0_4z = { celloutsig_0_3z[2:1], celloutsig_0_2z } / { 1'h1, celloutsig_0_1z[3:2] };
  assign celloutsig_1_12z = { celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_2z } / { 1'h1, in_data[146:145], celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_0_12z = in_data[50:43] / { 1'h1, _07_[17:16], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_23z = celloutsig_0_20z[4:1] / { 1'h1, celloutsig_0_3z[2:0] };
  assign celloutsig_0_27z = { celloutsig_0_12z[3:1], celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_22z } / { 1'h1, celloutsig_0_20z[6:2] };
  assign celloutsig_1_0z = in_data[157:146] === in_data[174:163];
  assign celloutsig_0_37z = { celloutsig_0_24z, celloutsig_0_6z, celloutsig_0_6z } > { celloutsig_0_35z[8], celloutsig_0_7z, celloutsig_0_15z };
  assign celloutsig_0_40z = { celloutsig_0_35z[17], celloutsig_0_28z, celloutsig_0_37z, celloutsig_0_9z } > celloutsig_0_16z[5:2];
  assign celloutsig_1_2z = in_data[175:148] > in_data[139:112];
  assign celloutsig_1_9z = { in_data[183:181], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_7z } > { in_data[164:163], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_6z = celloutsig_0_4z[0] & ~(celloutsig_0_3z[1]);
  assign celloutsig_0_28z = celloutsig_0_6z & ~(celloutsig_0_1z[6]);
  assign celloutsig_0_0z = in_data[44:42] % { 1'h1, in_data[57:56] };
  assign celloutsig_0_20z = { celloutsig_0_12z[7:1], celloutsig_0_4z } % { 1'h1, celloutsig_0_4z[0], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_17z };
  assign celloutsig_0_21z = { celloutsig_0_12z[6:2], celloutsig_0_19z, _13_[5:3], _00_, _13_[1:0] } % { 1'h1, _07_[20:18], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_53z = { _06_[6:1], celloutsig_0_28z, celloutsig_0_30z, celloutsig_0_22z, celloutsig_0_6z, celloutsig_0_7z } * { celloutsig_0_25z[6:2], celloutsig_0_22z, celloutsig_0_3z };
  assign celloutsig_1_1z = in_data[172:170] * { in_data[189:188], celloutsig_1_0z };
  assign celloutsig_0_1z = in_data[60:54] * { in_data[91:88], celloutsig_0_0z };
  assign celloutsig_0_19z = - celloutsig_0_4z;
  assign celloutsig_0_29z = { celloutsig_0_21z[13:1], celloutsig_0_2z } !== { celloutsig_0_7z, celloutsig_0_22z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_35z = { in_data[46:29], celloutsig_0_29z, celloutsig_0_33z } | { celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_21z, celloutsig_0_23z };
  assign celloutsig_0_64z = { _05_[5:3], _01_, _05_[1], _12_[3:2] } | { celloutsig_0_53z[4:0], celloutsig_0_17z, celloutsig_0_24z };
  assign celloutsig_0_25z = celloutsig_0_16z[7:1] | celloutsig_0_21z[10:4];
  assign celloutsig_0_33z = & { _04_[11], celloutsig_0_31z, celloutsig_0_29z, celloutsig_0_28z, celloutsig_0_24z, celloutsig_0_22z, celloutsig_0_17z, _05_[8:7], celloutsig_0_12z[4:2], _07_[17:14], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_10z = & { _04_[11:9], celloutsig_0_7z, _07_[17:14], celloutsig_0_0z };
  assign celloutsig_0_11z = & celloutsig_0_4z;
  assign celloutsig_1_17z = & { celloutsig_1_12z, _10_ };
  assign celloutsig_0_14z = & { _04_[11], _07_[17:14] };
  assign celloutsig_0_15z = & { _04_[11], _05_[8:7], _07_[17:14], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_55z = | { celloutsig_0_4z, celloutsig_0_48z, celloutsig_0_25z };
  assign celloutsig_0_17z = | { celloutsig_0_12z[7:6], celloutsig_0_14z };
  assign celloutsig_0_2z = | { celloutsig_0_1z[6:4], celloutsig_0_0z };
  assign celloutsig_0_22z = celloutsig_0_2z & celloutsig_0_12z[3];
  assign celloutsig_1_18z = | { _11_[20:12], celloutsig_1_3z };
  assign celloutsig_0_30z = | { celloutsig_0_29z, celloutsig_0_28z, celloutsig_0_6z };
  assign celloutsig_0_98z = { in_data[89:88], celloutsig_0_33z, celloutsig_0_27z } >> { celloutsig_0_64z[4], _08_, celloutsig_0_17z };
  assign celloutsig_0_3z = { in_data[89:88], celloutsig_0_0z } - in_data[81:77];
  assign celloutsig_0_39z = ~((celloutsig_0_33z & celloutsig_0_38z[1]) | _13_[5]);
  assign celloutsig_0_31z = ~((celloutsig_0_19z[1] & celloutsig_0_30z) | celloutsig_0_20z[2]);
  assign { _05_[2], _05_[0] } = { _01_, celloutsig_0_15z };
  assign _07_[13:2] = _04_;
  assign { _09_[17], _09_[12:9] } = { _02_, _03_ };
  assign _12_[13:4] = { _05_[10:3], _01_, _05_[1] };
  assign _13_[2] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_97z, celloutsig_0_98z };
endmodule
