$date
	Sat Oct 22 22:40:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#711020
b10 !
1"
#711022
b10 &
b10 %
1$
#711023
0"
#711026
b1 &
b1 %
1#
#711030
b0 &
0#
b0 %
0$
#1737385
b1100 !
1"
#1737386
b1100 &
b1100 %
1$
#1737387
0"
#1737390
b110 &
b110 %
#1737394
b11 &
b11 %
#1737398
b1010 &
b1010 %
#1737402
b101 &
b101 %
#1737406
b10000 &
b10000 %
#1737410
b1000 &
b1000 %
#1737414
b100 &
b100 %
#1737418
b10 &
b10 %
#1737422
b1 &
1#
b1 %
#1737426
b0 &
b0 %
0#
0$
#2707879
b1110 !
1"
#2707882
b1110 &
b1110 %
1$
#2707883
0"
#2707886
b111 &
b111 %
#2707890
b10110 &
b10110 %
#2707894
b1011 &
b1011 %
#2707898
b100010 &
b100010 %
#2707902
b10001 &
b10001 %
#2707906
b110100 &
b110100 %
#2707910
b11010 &
b11010 %
#2707914
b1101 &
b1101 %
#2707918
b101000 &
b101000 %
#2707922
b10100 &
b10100 %
#2707926
b1010 &
b1010 %
#2707930
b101 &
b101 %
#2707934
b10000 &
b10000 %
#2707938
b1000 &
b1000 %
#2707942
b100 &
b100 %
#2707946
b10 &
b10 %
#2707950
b1 &
1#
b1 %
#2707954
b0 &
b0 %
0#
0$
#4500012
