gtwizard_ultrascale_v1_7_gtye4_channel.v,verilog,xil_defaultlib,../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/sim/gtwizard_ultrascale_v1_7_gtye4_channel.v,incdir="$ref_dir/../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"incdir="../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"
pcie4_uscale_plus_1_gt_gtye4_channel_wrapper.v,verilog,xil_defaultlib,../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/sim/pcie4_uscale_plus_1_gt_gtye4_channel_wrapper.v,incdir="$ref_dir/../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"incdir="../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"
gtwizard_ultrascale_v1_7_gtye4_common.v,verilog,xil_defaultlib,../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/sim/gtwizard_ultrascale_v1_7_gtye4_common.v,incdir="$ref_dir/../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"incdir="../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"
pcie4_uscale_plus_1_gt_gtye4_common_wrapper.v,verilog,xil_defaultlib,../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/sim/pcie4_uscale_plus_1_gt_gtye4_common_wrapper.v,incdir="$ref_dir/../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"incdir="../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"
pcie4_uscale_plus_1_gt_gtwizard_gtye4.v,verilog,xil_defaultlib,../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/sim/pcie4_uscale_plus_1_gt_gtwizard_gtye4.v,incdir="$ref_dir/../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"incdir="../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"
pcie4_uscale_plus_1_gt_gtwizard_top.v,verilog,xil_defaultlib,../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/sim/pcie4_uscale_plus_1_gt_gtwizard_top.v,incdir="$ref_dir/../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"incdir="../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"
pcie4_uscale_plus_1_gt.v,verilog,xil_defaultlib,../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/sim/pcie4_uscale_plus_1_gt.v,incdir="$ref_dir/../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"incdir="../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"
pcie4_uscale_plus_1_gtwizard_top.v,verilog,xil_defaultlib,../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_gtwizard_top.v,incdir="$ref_dir/../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"incdir="../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"
pcie4_uscale_plus_1_phy_ff_chain.v,verilog,xil_defaultlib,../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_phy_ff_chain.v,incdir="$ref_dir/../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"incdir="../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"
pcie4_uscale_plus_1_phy_pipeline.v,verilog,xil_defaultlib,../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_phy_pipeline.v,incdir="$ref_dir/../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"incdir="../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"
pcie4_uscale_plus_1_bram_16k_int.v,verilog,xil_defaultlib,../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_bram_16k_int.v,incdir="$ref_dir/../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"incdir="../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"
pcie4_uscale_plus_1_bram_16k.v,verilog,xil_defaultlib,../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_bram_16k.v,incdir="$ref_dir/../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"incdir="../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"
pcie4_uscale_plus_1_bram_32k.v,verilog,xil_defaultlib,../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_bram_32k.v,incdir="$ref_dir/../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"incdir="../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"
pcie4_uscale_plus_1_bram_4k_int.v,verilog,xil_defaultlib,../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_bram_4k_int.v,incdir="$ref_dir/../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"incdir="../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"
pcie4_uscale_plus_1_bram_msix.v,verilog,xil_defaultlib,../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_bram_msix.v,incdir="$ref_dir/../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"incdir="../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"
pcie4_uscale_plus_1_bram_rep_int.v,verilog,xil_defaultlib,../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_bram_rep_int.v,incdir="$ref_dir/../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"incdir="../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"
pcie4_uscale_plus_1_bram_rep.v,verilog,xil_defaultlib,../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_bram_rep.v,incdir="$ref_dir/../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"incdir="../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"
pcie4_uscale_plus_1_bram_tph.v,verilog,xil_defaultlib,../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_bram_tph.v,incdir="$ref_dir/../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"incdir="../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"
pcie4_uscale_plus_1_bram.v,verilog,xil_defaultlib,../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_bram.v,incdir="$ref_dir/../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"incdir="../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"
pcie4_uscale_plus_1_gt_gt_channel.v,verilog,xil_defaultlib,../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_gt_gt_channel.v,incdir="$ref_dir/../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"incdir="../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"
pcie4_uscale_plus_1_gt_gt_common.v,verilog,xil_defaultlib,../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_gt_gt_common.v,incdir="$ref_dir/../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"incdir="../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"
pcie4_uscale_plus_1_gt_phy_clk.v,verilog,xil_defaultlib,../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_gt_phy_clk.v,incdir="$ref_dir/../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"incdir="../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"
pcie4_uscale_plus_1_gt_phy_rst.v,verilog,xil_defaultlib,../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_gt_phy_rst.v,incdir="$ref_dir/../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"incdir="../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"
pcie4_uscale_plus_1_gt_phy_rxeq.v,verilog,xil_defaultlib,../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_gt_phy_rxeq.v,incdir="$ref_dir/../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"incdir="../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"
pcie4_uscale_plus_1_gt_phy_txeq.v,verilog,xil_defaultlib,../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_gt_phy_txeq.v,incdir="$ref_dir/../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"incdir="../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"
pcie4_uscale_plus_1_sync_cell.v,verilog,xil_defaultlib,../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_sync_cell.v,incdir="$ref_dir/../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"incdir="../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"
pcie4_uscale_plus_1_sync.v,verilog,xil_defaultlib,../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_sync.v,incdir="$ref_dir/../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"incdir="../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"
pcie4_uscale_plus_1_gt_cdr_ctrl_on_eidle.v,verilog,xil_defaultlib,../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_gt_cdr_ctrl_on_eidle.v,incdir="$ref_dir/../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"incdir="../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"
pcie4_uscale_plus_1_gt_receiver_detect_rxterm.v,verilog,xil_defaultlib,../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_gt_receiver_detect_rxterm.v,incdir="$ref_dir/../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"incdir="../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"
pcie4_uscale_plus_1_gt_phy_wrapper.v,verilog,xil_defaultlib,../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_gt_phy_wrapper.v,incdir="$ref_dir/../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"incdir="../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"
pcie4_uscale_plus_1_init_ctrl.v,verilog,xil_defaultlib,../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_init_ctrl.v,incdir="$ref_dir/../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"incdir="../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"
pcie4_uscale_plus_1_pl_eq.v,verilog,xil_defaultlib,../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_pl_eq.v,incdir="$ref_dir/../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"incdir="../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"
pcie4_uscale_plus_1_vf_decode.v,verilog,xil_defaultlib,../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_vf_decode.v,incdir="$ref_dir/../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"incdir="../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"
pcie4_uscale_plus_1_pipe.v,verilog,xil_defaultlib,../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_pipe.v,incdir="$ref_dir/../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"incdir="../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"
pcie4_uscale_plus_1_phy_top.v,verilog,xil_defaultlib,../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_phy_top.v,incdir="$ref_dir/../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"incdir="../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"
pcie4_uscale_plus_1_seqnum_fifo.v,verilog,xil_defaultlib,../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_seqnum_fifo.v,incdir="$ref_dir/../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"incdir="../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"
pcie4_uscale_plus_1_sys_clk_gen_ps.v,verilog,xil_defaultlib,../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_sys_clk_gen_ps.v,incdir="$ref_dir/../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"incdir="../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"
pcie4_uscale_plus_1_pcie4_uscale_core_top.v,verilog,xil_defaultlib,../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_pcie4_uscale_core_top.v,incdir="$ref_dir/../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"incdir="../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"
pcie4_uscale_plus_1.v,verilog,xil_defaultlib,../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/sim/pcie4_uscale_plus_1.v,incdir="$ref_dir/../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"incdir="../../../../pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source"
glbl.v,Verilog,xil_defaultlib,glbl.v
