{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 14:07:45 2017 " "Info: Processing started: Tue Nov 28 14:07:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALUDesign -c ALUDesign " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALUDesign -c ALUDesign" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPURegister.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CPURegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPURegister-MyCPURegister " "Info: Found design unit 1: CPURegister-MyCPURegister" {  } { { "CPURegister.vhd" "" { Text "E:/Computer Organization Experiment/Experiment6/CPURegister.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPURegister " "Info: Found entity 1: CPURegister" {  } { { "CPURegister.vhd" "" { Text "E:/Computer Organization Experiment/Experiment6/CPURegister.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyLED.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file MyLED.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MyLED-LED " "Info: Found design unit 1: MyLED-LED" {  } { { "MyLED.vhd" "" { Text "E:/Computer Organization Experiment/Experiment6/MyLED.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MyLED " "Info: Found entity 1: MyLED" {  } { { "MyLED.vhd" "" { Text "E:/Computer Organization Experiment/Experiment6/MyLED.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUDesignTopLevelEntity.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALUDesignTopLevelEntity.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALUDesignTopLevelEntity " "Info: Found entity 1: ALUDesignTopLevelEntity" {  } { { "ALUDesignTopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment6/ALUDesignTopLevelEntity.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MyALU2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file MyALU2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MyALU2-MyALU " "Info: Found design unit 1: MyALU2-MyALU" {  } { { "MyALU2.vhd" "" { Text "E:/Computer Organization Experiment/Experiment6/MyALU2.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MyALU2 " "Info: Found entity 1: MyALU2" {  } { { "MyALU2.vhd" "" { Text "E:/Computer Organization Experiment/Experiment6/MyALU2.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SupplementaryModule.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file SupplementaryModule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SupplementaryModule-KDistribution " "Info: Found design unit 1: SupplementaryModule-KDistribution" {  } { { "SupplementaryModule.vhd" "" { Text "E:/Computer Organization Experiment/Experiment6/SupplementaryModule.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SupplementaryModule " "Info: Found entity 1: SupplementaryModule" {  } { { "SupplementaryModule.vhd" "" { Text "E:/Computer Organization Experiment/Experiment6/SupplementaryModule.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "My8x4MUX.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file My8x4MUX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 My8x4MUX-TEST " "Info: Found design unit 1: My8x4MUX-TEST" {  } { { "My8x4MUX.vhd" "" { Text "E:/Computer Organization Experiment/Experiment6/My8x4MUX.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 My8x4MUX " "Info: Found entity 1: My8x4MUX" {  } { { "My8x4MUX.vhd" "" { Text "E:/Computer Organization Experiment/Experiment6/My8x4MUX.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALUDesignTopLevelEntity " "Info: Elaborating entity \"ALUDesignTopLevelEntity\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyALU2 MyALU2:inst3 " "Info: Elaborating entity \"MyALU2\" for hierarchy \"MyALU2:inst3\"" {  } { { "ALUDesignTopLevelEntity.bdf" "inst3" { Schematic "E:/Computer Organization Experiment/Experiment6/ALUDesignTopLevelEntity.bdf" { { 440 232 368 600 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SupplementaryModule SupplementaryModule:inst5 " "Info: Elaborating entity \"SupplementaryModule\" for hierarchy \"SupplementaryModule:inst5\"" {  } { { "ALUDesignTopLevelEntity.bdf" "inst5" { Schematic "E:/Computer Organization Experiment/Experiment6/ALUDesignTopLevelEntity.bdf" { { 80 296 520 368 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My8x4MUX My8x4MUX:inst1 " "Info: Elaborating entity \"My8x4MUX\" for hierarchy \"My8x4MUX:inst1\"" {  } { { "ALUDesignTopLevelEntity.bdf" "inst1" { Schematic "E:/Computer Organization Experiment/Experiment6/ALUDesignTopLevelEntity.bdf" { { 440 416 560 536 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPURegister CPURegister:inst4 " "Info: Elaborating entity \"CPURegister\" for hierarchy \"CPURegister:inst4\"" {  } { { "ALUDesignTopLevelEntity.bdf" "inst4" { Schematic "E:/Computer Organization Experiment/Experiment6/ALUDesignTopLevelEntity.bdf" { { 96 688 880 288 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyLED MyLED:inst " "Info: Elaborating entity \"MyLED\" for hierarchy \"MyLED:inst\"" {  } { { "ALUDesignTopLevelEntity.bdf" "inst" { Schematic "E:/Computer Organization Experiment/Experiment6/ALUDesignTopLevelEntity.bdf" { { 80 904 1112 176 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "BitSelect\[2\] GND " "Warning (13410): Pin \"BitSelect\[2\]\" is stuck at GND" {  } { { "ALUDesignTopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment6/ALUDesignTopLevelEntity.bdf" { { 104 1112 1288 120 "BitSelect\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED7S\[7\] GND " "Warning (13410): Pin \"LED7S\[7\]\" is stuck at GND" {  } { { "ALUDesignTopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment6/ALUDesignTopLevelEntity.bdf" { { 136 1112 1288 152 "LED7S\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "300 " "Info: Implemented 300 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Info: Implemented 16 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Info: Implemented 28 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "256 " "Info: Implemented 256 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "265 " "Info: Peak virtual memory: 265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 14:07:47 2017 " "Info: Processing ended: Tue Nov 28 14:07:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
