m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/NJU_BOX/Github_repo/Coding_Verilog/coding/asyncFIFO
vafifo
DXx6 sv_std 3 std 0 22 WmjPaeP=7F5?QFXzJ>D[Q2
!s110 1717384363
!i10b 1
!s100 32RfGUKl`RWIcHX]ZVfkh1
Ig;m5M@Ao:Ez4DVoPUg9fS1
VDg1SIo80bB@j0V0VzS_@n1
!s105 asyncfifo_sv_unit
S1
R0
w1717384132
8asyncfifo.sv
Fasyncfifo.sv
L0 1
OL;L;10.4;61
r1
!s85 0
31
!s108 1717384363.845000
!s107 asyncfifo.sv|
!s90 asyncfifo.sv|
!i113 0
