<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix: CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:af15a39e54d1b2ca7c70d779f214700db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../da/d5c/xz__config_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af15a39e54d1b2ca7c70d779f214700db">Get</a> ()</td></tr>
<tr class="separator:af15a39e54d1b2ca7c70d779f214700db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a5ba515042f0944d6df505dad588d81bd"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a8eba5b715a11a25b5036159215f67e25"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab7714caee62b728a2a0d168143806783"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="separator:ab7714caee62b728a2a0d168143806783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eba5b715a11a25b5036159215f67e25"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a8eba5b715a11a25b5036159215f67e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affe78759a773ec13c8fbcaf86d0c7775"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:affe78759a773ec13c8fbcaf86d0c7775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ba515042f0944d6df505dad588d81bd"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a5ba515042f0944d6df505dad588d81bd">EAX</a></td></tr>
<tr class="separator:a5ba515042f0944d6df505dad588d81bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a415f94a3729c7ca87d4dea0cf8ea6fcd"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af9db0243731889565236212ca1a55c9c"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a53462685d02bebff5989d38dc5fb6c1d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSGSBase</b>: 1</td></tr>
<tr class="memdesc:a53462685d02bebff5989d38dc5fb6c1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access to base of fs and gs.  <a href="../../da/d13/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d221.html#a53462685d02bebff5989d38dc5fb6c1d">More...</a><br /></td></tr>
<tr class="separator:a53462685d02bebff5989d38dc5fb6c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a104981d5ae1209686ed8587f2c549c5b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IA32TSCAdjust</b>: 1</td></tr>
<tr class="memdesc:a104981d5ae1209686ed8587f2c549c5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TSC_ADJUST MSR.  <a href="../../da/d13/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d221.html#a104981d5ae1209686ed8587f2c549c5b">More...</a><br /></td></tr>
<tr class="separator:a104981d5ae1209686ed8587f2c549c5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fa1de059aef410910b13d2677015bce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX</b>: 1</td></tr>
<tr class="memdesc:a3fa1de059aef410910b13d2677015bce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software Guard Extensions.  <a href="../../da/d13/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d221.html#a3fa1de059aef410910b13d2677015bce">More...</a><br /></td></tr>
<tr class="separator:a3fa1de059aef410910b13d2677015bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf3a1a961f35d92451ddb9a3dcb87639"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI1</b>: 1</td></tr>
<tr class="memdesc:abf3a1a961f35d92451ddb9a3dcb87639"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 1.  <a href="../../da/d13/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d221.html#abf3a1a961f35d92451ddb9a3dcb87639">More...</a><br /></td></tr>
<tr class="separator:abf3a1a961f35d92451ddb9a3dcb87639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9533905781c4812e557688e104b6290"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HLE</b>: 1</td></tr>
<tr class="memdesc:aa9533905781c4812e557688e104b6290"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX Hardware Lock Elision.  <a href="../../da/d13/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d221.html#aa9533905781c4812e557688e104b6290">More...</a><br /></td></tr>
<tr class="separator:aa9533905781c4812e557688e104b6290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadb28112fd3f98a13610e97b21bb1a40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX2</b>: 1</td></tr>
<tr class="memdesc:aadb28112fd3f98a13610e97b21bb1a40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advanced Vector Extensions 2.  <a href="../../da/d13/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d221.html#aadb28112fd3f98a13610e97b21bb1a40">More...</a><br /></td></tr>
<tr class="separator:aadb28112fd3f98a13610e97b21bb1a40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd591a3e97bc75128383893dedb4d410"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FDPExcptonOnly</b>: 1</td></tr>
<tr class="memdesc:abd591a3e97bc75128383893dedb4d410"><td class="mdescLeft">&#160;</td><td class="mdescRight">FDP_EXCPTN_ONLY.  <a href="../../da/d13/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d221.html#abd591a3e97bc75128383893dedb4d410">More...</a><br /></td></tr>
<tr class="separator:abd591a3e97bc75128383893dedb4d410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d1ae8fe3000a754c7e59581c4367abb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMEP</b>: 1</td></tr>
<tr class="memdesc:a0d1ae8fe3000a754c7e59581c4367abb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor <a class="el" href="../../d5/d01/lxdialog_8c.html#d5/d41/structMode">Mode</a> Execution Protection.  <a href="../../da/d13/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d221.html#a0d1ae8fe3000a754c7e59581c4367abb">More...</a><br /></td></tr>
<tr class="separator:a0d1ae8fe3000a754c7e59581c4367abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68e2610cf031f23c77fb6eeabcb5f14c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI2</b>: 1</td></tr>
<tr class="memdesc:a68e2610cf031f23c77fb6eeabcb5f14c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 2.  <a href="../../da/d13/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d221.html#a68e2610cf031f23c77fb6eeabcb5f14c">More...</a><br /></td></tr>
<tr class="separator:a68e2610cf031f23c77fb6eeabcb5f14c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a225dd5b276cd5ae37f9e00d1b441cdba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ERMS</b>: 1</td></tr>
<tr class="memdesc:a225dd5b276cd5ae37f9e00d1b441cdba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enhanced REP MOVSB/STOSB.  <a href="../../da/d13/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d221.html#a225dd5b276cd5ae37f9e00d1b441cdba">More...</a><br /></td></tr>
<tr class="separator:a225dd5b276cd5ae37f9e00d1b441cdba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11cb977af542d529f01dd68190a48f1b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>INVPCID</b>: 1</td></tr>
<tr class="memdesc:a11cb977af542d529f01dd68190a48f1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">INVPCID.  <a href="../../da/d13/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d221.html#a11cb977af542d529f01dd68190a48f1b">More...</a><br /></td></tr>
<tr class="separator:a11cb977af542d529f01dd68190a48f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1ddbb7af30f127a52660feb853873fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RTM</b>: 1</td></tr>
<tr class="memdesc:ab1ddbb7af30f127a52660feb853873fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTM.  <a href="../../da/d13/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d221.html#ab1ddbb7af30f127a52660feb853873fe">More...</a><br /></td></tr>
<tr class="separator:ab1ddbb7af30f127a52660feb853873fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa65f7d823e16f2178feca36b88d0bc52"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_M</b>: 1</td></tr>
<tr class="memdesc:aa65f7d823e16f2178feca36b88d0bc52"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Monitoring.  <a href="../../da/d13/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d221.html#aa65f7d823e16f2178feca36b88d0bc52">More...</a><br /></td></tr>
<tr class="separator:aa65f7d823e16f2178feca36b88d0bc52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addabaa2b08579d12cc6bae6905cbab89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DeprecatesFPU</b>: 1</td></tr>
<tr class="memdesc:addabaa2b08579d12cc6bae6905cbab89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecates FPU CS and DS values.  <a href="../../da/d13/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d221.html#addabaa2b08579d12cc6bae6905cbab89">More...</a><br /></td></tr>
<tr class="separator:addabaa2b08579d12cc6bae6905cbab89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf09655f9a1c535a1e0c3e3e502d171c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MPX</b>: 1</td></tr>
<tr class="memdesc:aaf09655f9a1c535a1e0c3e3e502d171c"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Extensions.  <a href="../../da/d13/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d221.html#aaf09655f9a1c535a1e0c3e3e502d171c">More...</a><br /></td></tr>
<tr class="separator:aaf09655f9a1c535a1e0c3e3e502d171c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba1e8bc62b1caa418ceba2a27cb0700f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_A</b>: 1</td></tr>
<tr class="memdesc:aba1e8bc62b1caa418ceba2a27cb0700f"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Allocation.  <a href="../../da/d13/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d221.html#aba1e8bc62b1caa418ceba2a27cb0700f">More...</a><br /></td></tr>
<tr class="separator:aba1e8bc62b1caa418ceba2a27cb0700f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49eff1881b11271e614eff0398f9b828"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512F</b>: 1</td></tr>
<tr class="memdesc:a49eff1881b11271e614eff0398f9b828"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Foundation.  <a href="../../da/d13/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d221.html#a49eff1881b11271e614eff0398f9b828">More...</a><br /></td></tr>
<tr class="separator:a49eff1881b11271e614eff0398f9b828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12fa44c6ce837067a23b8d8d5fa1f49d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512DQ</b>: 1</td></tr>
<tr class="memdesc:a12fa44c6ce837067a23b8d8d5fa1f49d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Doubleword and Quadword Instructions.  <a href="../../da/d13/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d221.html#a12fa44c6ce837067a23b8d8d5fa1f49d">More...</a><br /></td></tr>
<tr class="separator:a12fa44c6ce837067a23b8d8d5fa1f49d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3c9a896617619380c96d39be4ab632d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDSEED</b>: 1</td></tr>
<tr class="memdesc:ad3c9a896617619380c96d39be4ab632d"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDSEED.  <a href="../../da/d13/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d221.html#ad3c9a896617619380c96d39be4ab632d">More...</a><br /></td></tr>
<tr class="separator:ad3c9a896617619380c96d39be4ab632d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab043e8192568504f3ad33231a75adc50"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ADX</b>: 1</td></tr>
<tr class="memdesc:ab043e8192568504f3ad33231a75adc50"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Multi-Precision Add-Carry Instruction Extensions.  <a href="../../da/d13/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d221.html#ab043e8192568504f3ad33231a75adc50">More...</a><br /></td></tr>
<tr class="separator:ab043e8192568504f3ad33231a75adc50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91cbaa487fd762bd66b7338eaee65f58"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMAP</b>: 1</td></tr>
<tr class="memdesc:a91cbaa487fd762bd66b7338eaee65f58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor <a class="el" href="../../d5/d01/lxdialog_8c.html#d5/d41/structMode">Mode</a> Access Prevention.  <a href="../../da/d13/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d221.html#a91cbaa487fd762bd66b7338eaee65f58">More...</a><br /></td></tr>
<tr class="separator:a91cbaa487fd762bd66b7338eaee65f58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac71560dccf112999a856354ab5aa7c6e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512IFMA</b>: 1</td></tr>
<tr class="memdesc:ac71560dccf112999a856354ab5aa7c6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Integer Fused Multiply-Add Instructions.  <a href="../../da/d13/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d221.html#ac71560dccf112999a856354ab5aa7c6e">More...</a><br /></td></tr>
<tr class="separator:ac71560dccf112999a856354ab5aa7c6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86792b0da42f7a6a83dac658d3fb1212"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 1</td></tr>
<tr class="memdesc:a86792b0da42f7a6a83dac658d3fb1212"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../da/d13/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d221.html#a86792b0da42f7a6a83dac658d3fb1212">More...</a><br /></td></tr>
<tr class="separator:a86792b0da42f7a6a83dac658d3fb1212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf8f73fe27671c4d985ec8ee7adc9130"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLFLUSHOPT</b>: 1</td></tr>
<tr class="memdesc:abf8f73fe27671c4d985ec8ee7adc9130"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLFLUSHOPT.  <a href="../../da/d13/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d221.html#abf8f73fe27671c4d985ec8ee7adc9130">More...</a><br /></td></tr>
<tr class="separator:abf8f73fe27671c4d985ec8ee7adc9130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b0693f24212f2acabf0faf4c07c9fc8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLWB</b>: 1</td></tr>
<tr class="memdesc:a1b0693f24212f2acabf0faf4c07c9fc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLWB.  <a href="../../da/d13/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d221.html#a1b0693f24212f2acabf0faf4c07c9fc8">More...</a><br /></td></tr>
<tr class="separator:a1b0693f24212f2acabf0faf4c07c9fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7b4be046d7dcf7cef1ea6f9e1674eb5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IntelProcessorTrace</b>: 1</td></tr>
<tr class="memdesc:ab7b4be046d7dcf7cef1ea6f9e1674eb5"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Processor Trace.  <a href="../../da/d13/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d221.html#ab7b4be046d7dcf7cef1ea6f9e1674eb5">More...</a><br /></td></tr>
<tr class="separator:ab7b4be046d7dcf7cef1ea6f9e1674eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcfb12e475f4b30cc8c2b2dabd852af8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512PF</b>: 1</td></tr>
<tr class="memdesc:afcfb12e475f4b30cc8c2b2dabd852af8"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Prefetch Instructions.  <a href="../../da/d13/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d221.html#afcfb12e475f4b30cc8c2b2dabd852af8">More...</a><br /></td></tr>
<tr class="separator:afcfb12e475f4b30cc8c2b2dabd852af8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a723b2cc1266cf23da2c8ac37fd50e9e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512ER</b>: 1</td></tr>
<tr class="memdesc:a723b2cc1266cf23da2c8ac37fd50e9e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Exponential and Reciprocal Instructions.  <a href="../../da/d13/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d221.html#a723b2cc1266cf23da2c8ac37fd50e9e2">More...</a><br /></td></tr>
<tr class="separator:a723b2cc1266cf23da2c8ac37fd50e9e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c8e80d50b58d2ef47113bfd3439e397"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512CD</b>: 1</td></tr>
<tr class="memdesc:a2c8e80d50b58d2ef47113bfd3439e397"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Conflict Detection Instructions.  <a href="../../da/d13/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d221.html#a2c8e80d50b58d2ef47113bfd3439e397">More...</a><br /></td></tr>
<tr class="separator:a2c8e80d50b58d2ef47113bfd3439e397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c981d99d5841e5e815948e6dc96a292"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SHA</b>: 1</td></tr>
<tr class="memdesc:a1c981d99d5841e5e815948e6dc96a292"><td class="mdescLeft">&#160;</td><td class="mdescRight">SHA Extensions.  <a href="../../da/d13/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d221.html#a1c981d99d5841e5e815948e6dc96a292">More...</a><br /></td></tr>
<tr class="separator:a1c981d99d5841e5e815948e6dc96a292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1771a366a58b832db6ea606f78f7300f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BW</b>: 1</td></tr>
<tr class="memdesc:a1771a366a58b832db6ea606f78f7300f"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Byte and Word Instructions.  <a href="../../da/d13/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d221.html#a1771a366a58b832db6ea606f78f7300f">More...</a><br /></td></tr>
<tr class="separator:a1771a366a58b832db6ea606f78f7300f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bc364f115f5c42ffa1b47ae1fa2f93c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VL</b>: 1</td></tr>
<tr class="memdesc:a1bc364f115f5c42ffa1b47ae1fa2f93c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Length Extensions.  <a href="../../da/d13/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d200_1_1_0d221.html#a1bc364f115f5c42ffa1b47ae1fa2f93c">More...</a><br /></td></tr>
<tr class="separator:a1bc364f115f5c42ffa1b47ae1fa2f93c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9db0243731889565236212ca1a55c9c"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af9db0243731889565236212ca1a55c9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada155f87842c66ce865e0f76bb1ae3ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ada155f87842c66ce865e0f76bb1ae3ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a415f94a3729c7ca87d4dea0cf8ea6fcd"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a415f94a3729c7ca87d4dea0cf8ea6fcd">EBX</a></td></tr>
<tr class="separator:a415f94a3729c7ca87d4dea0cf8ea6fcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e7e1fc58acd798449dc05b7e2819f16"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a26c41d9add19ede17cdfdc2b54001b31"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a93eb4f99b4d9215b7e550895b40b55e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHWT1</b>: 1</td></tr>
<tr class="memdesc:a93eb4f99b4d9215b7e550895b40b55e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHWT1.  <a href="../../d2/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d253.html#a93eb4f99b4d9215b7e550895b40b55e5">More...</a><br /></td></tr>
<tr class="separator:a93eb4f99b4d9215b7e550895b40b55e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e92b2d4f21e8e50c2004babb3545ce3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI</b>: 1</td></tr>
<tr class="memdesc:a2e92b2d4f21e8e50c2004babb3545ce3"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions.  <a href="../../d2/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d253.html#a2e92b2d4f21e8e50c2004babb3545ce3">More...</a><br /></td></tr>
<tr class="separator:a2e92b2d4f21e8e50c2004babb3545ce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad58bc7126335cce4737e39f9ffe1594b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UMIP</b>: 1</td></tr>
<tr class="memdesc:ad58bc7126335cce4737e39f9ffe1594b"><td class="mdescLeft">&#160;</td><td class="mdescRight">User <a class="el" href="../../d5/d01/lxdialog_8c.html#d5/d41/structMode">Mode</a> Instruction Prevention.  <a href="../../d2/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d253.html#ad58bc7126335cce4737e39f9ffe1594b">More...</a><br /></td></tr>
<tr class="separator:ad58bc7126335cce4737e39f9ffe1594b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3afb767982465fd3ae073973b0829c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKU</b>: 1</td></tr>
<tr class="memdesc:ac3afb767982465fd3ae073973b0829c1"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Keys for User-mode pages.  <a href="../../d2/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d253.html#ac3afb767982465fd3ae073973b0829c1">More...</a><br /></td></tr>
<tr class="separator:ac3afb767982465fd3ae073973b0829c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac25dce9167aa66ae15c6a88ce1e57618"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>OSPKE</b>: 1</td></tr>
<tr class="memdesc:ac25dce9167aa66ae15c6a88ce1e57618"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKU enabled by OS.  <a href="../../d2/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d253.html#ac25dce9167aa66ae15c6a88ce1e57618">More...</a><br /></td></tr>
<tr class="separator:ac25dce9167aa66ae15c6a88ce1e57618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea28e7c959bd4efe0380a08314df9865"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WaitPKG</b>: 1</td></tr>
<tr class="memdesc:aea28e7c959bd4efe0380a08314df9865"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timed pause and user-level monitor/wait.  <a href="../../d2/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d253.html#aea28e7c959bd4efe0380a08314df9865">More...</a><br /></td></tr>
<tr class="separator:aea28e7c959bd4efe0380a08314df9865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a390cabe8331f50346cfadbbd2d001ec6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI2</b>: 1</td></tr>
<tr class="memdesc:a390cabe8331f50346cfadbbd2d001ec6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions 2.  <a href="../../d2/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d253.html#a390cabe8331f50346cfadbbd2d001ec6">More...</a><br /></td></tr>
<tr class="separator:a390cabe8331f50346cfadbbd2d001ec6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affea450b3316caa987c9162da7a97619"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_SS</b>: 1</td></tr>
<tr class="memdesc:affea450b3316caa987c9162da7a97619"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) shadow stack.  <a href="../../d2/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d253.html#affea450b3316caa987c9162da7a97619">More...</a><br /></td></tr>
<tr class="separator:affea450b3316caa987c9162da7a97619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e3f9fd307a7740c0dd52c7d7ba1c828"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>GFNI</b>: 1</td></tr>
<tr class="memdesc:a7e3f9fd307a7740c0dd52c7d7ba1c828"><td class="mdescLeft">&#160;</td><td class="mdescRight">Galois Field instructions.  <a href="../../d2/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d253.html#a7e3f9fd307a7740c0dd52c7d7ba1c828">More...</a><br /></td></tr>
<tr class="separator:a7e3f9fd307a7740c0dd52c7d7ba1c828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8794f9a29e1199f4bc243bb59c6e084"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VAES</b>: 1</td></tr>
<tr class="memdesc:ad8794f9a29e1199f4bc243bb59c6e084"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector AES instruction set (VEX-256/EVEX)  <a href="../../d2/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d253.html#ad8794f9a29e1199f4bc243bb59c6e084">More...</a><br /></td></tr>
<tr class="separator:ad8794f9a29e1199f4bc243bb59c6e084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6ffc451e35db06fc5af001bcd1b5c27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VPCLMULQDQ</b>: 1</td></tr>
<tr class="memdesc:aa6ffc451e35db06fc5af001bcd1b5c27"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLMUL instruction set (VEX-256/EVEX)  <a href="../../d2/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d253.html#aa6ffc451e35db06fc5af001bcd1b5c27">More...</a><br /></td></tr>
<tr class="separator:aa6ffc451e35db06fc5af001bcd1b5c27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b714b26c9909cbfa1f2aa9deef0c754"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VNNI</b>: 1</td></tr>
<tr class="memdesc:a8b714b26c9909cbfa1f2aa9deef0c754"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Neural Network Instructions.  <a href="../../d2/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d253.html#a8b714b26c9909cbfa1f2aa9deef0c754">More...</a><br /></td></tr>
<tr class="separator:a8b714b26c9909cbfa1f2aa9deef0c754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe918048bda50e1bd591fb21b8f9145d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BITALG</b>: 1</td></tr>
<tr class="memdesc:abe918048bda50e1bd591fb21b8f9145d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Bit Algorithms Instructions.  <a href="../../d2/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d253.html#abe918048bda50e1bd591fb21b8f9145d">More...</a><br /></td></tr>
<tr class="separator:abe918048bda50e1bd591fb21b8f9145d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1d14d9db0c835dbbef815c024802ddf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TME</b>: 1</td></tr>
<tr class="memdesc:ae1d14d9db0c835dbbef815c024802ddf"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TME related MSRs <br  />
  <a href="../../d2/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d253.html#ae1d14d9db0c835dbbef815c024802ddf">More...</a><br /></td></tr>
<tr class="separator:ae1d14d9db0c835dbbef815c024802ddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e7dfb87edae2e161b6eab39019db28a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VPOPCNTDQ</b>: 1</td></tr>
<tr class="memdesc:a0e7dfb87edae2e161b6eab39019db28a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Population Count Double and Quad-word.  <a href="../../d2/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d253.html#a0e7dfb87edae2e161b6eab39019db28a">More...</a><br /></td></tr>
<tr class="separator:a0e7dfb87edae2e161b6eab39019db28a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadbe8264fe84ead48af923cc116cb442"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 1</td></tr>
<tr class="memdesc:aadbe8264fe84ead48af923cc116cb442"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d2/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d253.html#aadbe8264fe84ead48af923cc116cb442">More...</a><br /></td></tr>
<tr class="separator:aadbe8264fe84ead48af923cc116cb442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67d4ebd1c02be2a71475c5c509ceda45"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LA57</b>: 1</td></tr>
<tr class="memdesc:a67d4ebd1c02be2a71475c5c509ceda45"><td class="mdescLeft">&#160;</td><td class="mdescRight">5-level paging (57 address bits)  <a href="../../d2/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d253.html#a67d4ebd1c02be2a71475c5c509ceda45">More...</a><br /></td></tr>
<tr class="separator:a67d4ebd1c02be2a71475c5c509ceda45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a793b65ddebb72be033f0bf756a3080c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MAWAU</b>: 5</td></tr>
<tr class="memdesc:a793b65ddebb72be033f0bf756a3080c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">The value of userspace MPX Address-Width Adjust used by the BNDLDX and BNDSTX <a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> MPX instructions in 64-bit mode.  <a href="../../d2/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d253.html#a793b65ddebb72be033f0bf756a3080c1">More...</a><br /></td></tr>
<tr class="separator:a793b65ddebb72be033f0bf756a3080c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b00e5de9f6bacb2b8ddfa8943f4eb54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDPID</b>: 1</td></tr>
<tr class="memdesc:a2b00e5de9f6bacb2b8ddfa8943f4eb54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Processor ID and IA32_TSC_AUX <br  />
  <a href="../../d2/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d253.html#a2b00e5de9f6bacb2b8ddfa8943f4eb54">More...</a><br /></td></tr>
<tr class="separator:a2b00e5de9f6bacb2b8ddfa8943f4eb54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af03bf0244a23427cbe1b94c8fa72e0db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>KL</b>: 1</td></tr>
<tr class="memdesc:af03bf0244a23427cbe1b94c8fa72e0db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Key Locker.  <a href="../../d2/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d253.html#af03bf0244a23427cbe1b94c8fa72e0db">More...</a><br /></td></tr>
<tr class="separator:af03bf0244a23427cbe1b94c8fa72e0db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd57ffb1c60a05f0b6c544a0a7559747"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BusLockDetect</b>: 1</td></tr>
<tr class="memdesc:afd57ffb1c60a05f0b6c544a0a7559747"><td class="mdescLeft">&#160;</td><td class="mdescRight">BUS_LOCK_DETECT.  <a href="../../d2/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d253.html#afd57ffb1c60a05f0b6c544a0a7559747">More...</a><br /></td></tr>
<tr class="separator:afd57ffb1c60a05f0b6c544a0a7559747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a1adc3bf5dbe43aef828a567105e7fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLDEMOTE</b>: 1</td></tr>
<tr class="memdesc:a7a1adc3bf5dbe43aef828a567105e7fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache line demote.  <a href="../../d2/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d253.html#a7a1adc3bf5dbe43aef828a567105e7fb">More...</a><br /></td></tr>
<tr class="separator:a7a1adc3bf5dbe43aef828a567105e7fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4dcbcab3a28929352b89f9afa06b85e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:af4dcbcab3a28929352b89f9afa06b85e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d2/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d253.html#af4dcbcab3a28929352b89f9afa06b85e">More...</a><br /></td></tr>
<tr class="separator:af4dcbcab3a28929352b89f9afa06b85e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6b10dffb993dddda89de97dda984a2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIRI</b>: 1</td></tr>
<tr class="memdesc:ae6b10dffb993dddda89de97dda984a2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIRI.  <a href="../../d2/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d253.html#ae6b10dffb993dddda89de97dda984a2a">More...</a><br /></td></tr>
<tr class="separator:ae6b10dffb993dddda89de97dda984a2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9414dffa44b625122a4a8ff2814cc261"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIR64B</b>: 1</td></tr>
<tr class="memdesc:a9414dffa44b625122a4a8ff2814cc261"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIR64B.  <a href="../../d2/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d253.html#a9414dffa44b625122a4a8ff2814cc261">More...</a><br /></td></tr>
<tr class="separator:a9414dffa44b625122a4a8ff2814cc261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32c8ccb7f4b2760d45b99fee87e3789e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX_LC</b>: 1</td></tr>
<tr class="memdesc:a32c8ccb7f4b2760d45b99fee87e3789e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SGX Launch Configuration.  <a href="../../d2/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d253.html#a32c8ccb7f4b2760d45b99fee87e3789e">More...</a><br /></td></tr>
<tr class="separator:a32c8ccb7f4b2760d45b99fee87e3789e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad488485006e6fa4edff24705ad76e91d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKS</b>: 1</td></tr>
<tr class="memdesc:ad488485006e6fa4edff24705ad76e91d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Protection Keys for Supervisor-mode pages.  <a href="../../d2/ddb/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d205_1_1_0d253.html#ad488485006e6fa4edff24705ad76e91d">More...</a><br /></td></tr>
<tr class="separator:ad488485006e6fa4edff24705ad76e91d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26c41d9add19ede17cdfdc2b54001b31"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a26c41d9add19ede17cdfdc2b54001b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0764798e6ddd6f4e755f84fd39e6fcb5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a0764798e6ddd6f4e755f84fd39e6fcb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e7e1fc58acd798449dc05b7e2819f16"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a4e7e1fc58acd798449dc05b7e2819f16">ECX</a></td></tr>
<tr class="separator:a4e7e1fc58acd798449dc05b7e2819f16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02d0af6b58f23c634d302437312cf3ce"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a6aa5123ae72b58017bbc8e4064ce3cad"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a777b915ab6c6cfed54cecc063e76ebdc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 2</td></tr>
<tr class="memdesc:a777b915ab6c6cfed54cecc063e76ebdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d1/d08/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d285.html#a777b915ab6c6cfed54cecc063e76ebdc">More...</a><br /></td></tr>
<tr class="separator:a777b915ab6c6cfed54cecc063e76ebdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf7d3c9cc0cf8529bac157992cee4eb2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4VNNIW</b>: 1</td></tr>
<tr class="memdesc:aaf7d3c9cc0cf8529bac157992cee4eb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Neural Network Instructions.  <a href="../../d1/d08/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d285.html#aaf7d3c9cc0cf8529bac157992cee4eb2">More...</a><br /></td></tr>
<tr class="separator:aaf7d3c9cc0cf8529bac157992cee4eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32fb5930ad5aa3a2db6d66883a68d5e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4FMAPS</b>: 1</td></tr>
<tr class="memdesc:a32fb5930ad5aa3a2db6d66883a68d5e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Multiply Accumulation Single Precision.  <a href="../../d1/d08/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d285.html#a32fb5930ad5aa3a2db6d66883a68d5e2">More...</a><br /></td></tr>
<tr class="separator:a32fb5930ad5aa3a2db6d66883a68d5e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad287ba583076941268003dd1eb09eae6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSRM</b>: 1</td></tr>
<tr class="memdesc:ad287ba583076941268003dd1eb09eae6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Short REP MOVSB/STOSB.  <a href="../../d1/d08/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d285.html#ad287ba583076941268003dd1eb09eae6">More...</a><br /></td></tr>
<tr class="separator:ad287ba583076941268003dd1eb09eae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad49b3db3a0b97326217015516e8eeb18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UINTR</b>: 1</td></tr>
<tr class="memdesc:ad49b3db3a0b97326217015516e8eeb18"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Inter-Processor <a class="el" href="../../d3/dc3/namespaceInterrupts.html">Interrupts</a>.  <a href="../../d1/d08/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d285.html#ad49b3db3a0b97326217015516e8eeb18">More...</a><br /></td></tr>
<tr class="separator:ad49b3db3a0b97326217015516e8eeb18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a957189cc6910f1eeeb63ba4fe3396171"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 2</td></tr>
<tr class="memdesc:a957189cc6910f1eeeb63ba4fe3396171"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d1/d08/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d285.html#a957189cc6910f1eeeb63ba4fe3396171">More...</a><br /></td></tr>
<tr class="separator:a957189cc6910f1eeeb63ba4fe3396171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a010aa8ea0471f9b9f0302bfe122c2697"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_VP2INTERSECT</b>: 1</td></tr>
<tr class="memdesc:a010aa8ea0471f9b9f0302bfe122c2697"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 VP2INTERSECT Doubleword and Quadword Instructions.  <a href="../../d1/d08/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d285.html#a010aa8ea0471f9b9f0302bfe122c2697">More...</a><br /></td></tr>
<tr class="separator:a010aa8ea0471f9b9f0302bfe122c2697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf4d5ada37278f46d2300a9323fef126"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SRBDS_CTRL</b>: 1</td></tr>
<tr class="memdesc:aaf4d5ada37278f46d2300a9323fef126"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special Register Buffer Data Sampling Mitigations.  <a href="../../d1/d08/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d285.html#aaf4d5ada37278f46d2300a9323fef126">More...</a><br /></td></tr>
<tr class="separator:aaf4d5ada37278f46d2300a9323fef126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b10eab259be0297814074c07ffe2dba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MC_CLEAR</b>: 1</td></tr>
<tr class="memdesc:a9b10eab259be0297814074c07ffe2dba"><td class="mdescLeft">&#160;</td><td class="mdescRight">VERW instruction clears <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> buffers.  <a href="../../d1/d08/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d285.html#a9b10eab259be0297814074c07ffe2dba">More...</a><br /></td></tr>
<tr class="separator:a9b10eab259be0297814074c07ffe2dba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45de643e7c0141f44a1d528ec40da6d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSX_FORCE_ABORT</b>: 1</td></tr>
<tr class="memdesc:a45de643e7c0141f44a1d528ec40da6d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">All TSX transactions are aborted.  <a href="../../d1/d08/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d285.html#a45de643e7c0141f44a1d528ec40da6d5">More...</a><br /></td></tr>
<tr class="separator:a45de643e7c0141f44a1d528ec40da6d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabac466cd350565fc04366b3a99bbbd3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:aabac466cd350565fc04366b3a99bbbd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d1/d08/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d285.html#aabac466cd350565fc04366b3a99bbbd3">More...</a><br /></td></tr>
<tr class="separator:aabac466cd350565fc04366b3a99bbbd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cf113995dfda231ca3f70e40229ba83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TsxForceAbortMsr</b>: 1</td></tr>
<tr class="memdesc:a6cf113995dfda231ca3f70e40229ba83"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX_FORCE_ABORT MSR is available.  <a href="../../d1/d08/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d285.html#a6cf113995dfda231ca3f70e40229ba83">More...</a><br /></td></tr>
<tr class="separator:a6cf113995dfda231ca3f70e40229ba83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07dba5299e8135b24ba7948f19567116"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SERIALIZE</b>: 1</td></tr>
<tr class="memdesc:a07dba5299e8135b24ba7948f19567116"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERIALIZE.  <a href="../../d1/d08/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d285.html#a07dba5299e8135b24ba7948f19567116">More...</a><br /></td></tr>
<tr class="separator:a07dba5299e8135b24ba7948f19567116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98b4ea7cd2bdd7146561e4865850fae2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HYBRID</b>: 1</td></tr>
<tr class="memdesc:a98b4ea7cd2bdd7146561e4865850fae2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixture of <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> types in processor topology.  <a href="../../d1/d08/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d285.html#a98b4ea7cd2bdd7146561e4865850fae2">More...</a><br /></td></tr>
<tr class="separator:a98b4ea7cd2bdd7146561e4865850fae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b37bd9d4aecaacf93b81d45d327845c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSXLDTRK</b>: 1</td></tr>
<tr class="memdesc:a6b37bd9d4aecaacf93b81d45d327845c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSXLDTRK.  <a href="../../d1/d08/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d285.html#a6b37bd9d4aecaacf93b81d45d327845c">More...</a><br /></td></tr>
<tr class="separator:a6b37bd9d4aecaacf93b81d45d327845c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae768d2df5e53be9b7523b1745da48d9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 1</td></tr>
<tr class="memdesc:ae768d2df5e53be9b7523b1745da48d9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d1/d08/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d285.html#ae768d2df5e53be9b7523b1745da48d9f">More...</a><br /></td></tr>
<tr class="separator:ae768d2df5e53be9b7523b1745da48d9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c71ec1cc927b3ae476d4b935a4316ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PCONFIG</b>: 1</td></tr>
<tr class="memdesc:a5c71ec1cc927b3ae476d4b935a4316ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform configuration for <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Encryption Technologies Instrctuions.  <a href="../../d1/d08/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d285.html#a5c71ec1cc927b3ae476d4b935a4316ac">More...</a><br /></td></tr>
<tr class="separator:a5c71ec1cc927b3ae476d4b935a4316ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb84c476db25826ede2ba5384c9c0b82"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LBR</b>: 1</td></tr>
<tr class="memdesc:adb84c476db25826ede2ba5384c9c0b82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Last Branch Records.  <a href="../../d1/d08/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d285.html#adb84c476db25826ede2ba5384c9c0b82">More...</a><br /></td></tr>
<tr class="separator:adb84c476db25826ede2ba5384c9c0b82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44b30b656354def97576969c5c67ddf1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_IBT</b>: 1</td></tr>
<tr class="memdesc:a44b30b656354def97576969c5c67ddf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) indirect branch tracking.  <a href="../../d1/d08/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d285.html#a44b30b656354def97576969c5c67ddf1">More...</a><br /></td></tr>
<tr class="separator:a44b30b656354def97576969c5c67ddf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb70c937314ff44a6d2150ef70d5d486"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:adb70c937314ff44a6d2150ef70d5d486"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d1/d08/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d285.html#adb70c937314ff44a6d2150ef70d5d486">More...</a><br /></td></tr>
<tr class="separator:adb70c937314ff44a6d2150ef70d5d486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08c1fed9084483ac053ff6e108745003"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_BF16</b>: 1</td></tr>
<tr class="memdesc:a08c1fed9084483ac053ff6e108745003"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on bfloat16 numbers.  <a href="../../d1/d08/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d285.html#a08c1fed9084483ac053ff6e108745003">More...</a><br /></td></tr>
<tr class="separator:a08c1fed9084483ac053ff6e108745003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac779b5bf5e5364c7417f5bc3e1a29773"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_FP16</b>: 1</td></tr>
<tr class="memdesc:ac779b5bf5e5364c7417f5bc3e1a29773"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX512-FP16 half-precision floating-point instructions.  <a href="../../d1/d08/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d285.html#ac779b5bf5e5364c7417f5bc3e1a29773">More...</a><br /></td></tr>
<tr class="separator:ac779b5bf5e5364c7417f5bc3e1a29773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a549d326198df5116ba5014ad29187780"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_TILE</b>: 1</td></tr>
<tr class="memdesc:a549d326198df5116ba5014ad29187780"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile architecture.  <a href="../../d1/d08/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d285.html#a549d326198df5116ba5014ad29187780">More...</a><br /></td></tr>
<tr class="separator:a549d326198df5116ba5014ad29187780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef4e274238297b8b16d1941ffecd4624"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_INT8</b>: 1</td></tr>
<tr class="memdesc:aef4e274238297b8b16d1941ffecd4624"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on 8-bit integers.  <a href="../../d1/d08/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d285.html#aef4e274238297b8b16d1941ffecd4624">More...</a><br /></td></tr>
<tr class="separator:aef4e274238297b8b16d1941ffecd4624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf8cc3aa8c436be3f51ebfd15fe0b07b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SPEC_CTRL</b>: 1</td></tr>
<tr class="memdesc:abf8cc3aa8c436be3f51ebfd15fe0b07b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculation Control, part of Indirect Branch Control (IBC): Indirect Branch Restricted Speculation (IBRS) and Indirect Branch Prediction Barrier (IBPB)  <a href="../../d1/d08/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d285.html#abf8cc3aa8c436be3f51ebfd15fe0b07b">More...</a><br /></td></tr>
<tr class="separator:abf8cc3aa8c436be3f51ebfd15fe0b07b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a942cce92c4ac9c29b83bfdad71e11730"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>STIBP</b>: 1</td></tr>
<tr class="memdesc:a942cce92c4ac9c29b83bfdad71e11730"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single Thread Indirect Branch Predictor, part of IBC.  <a href="../../d1/d08/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d285.html#a942cce92c4ac9c29b83bfdad71e11730">More...</a><br /></td></tr>
<tr class="separator:a942cce92c4ac9c29b83bfdad71e11730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a893b31422816798bef0543454ca6c7bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>L1D_FLUSH</b>: 1</td></tr>
<tr class="memdesc:a893b31422816798bef0543454ca6c7bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_FLUSH_CMD MSR.  <a href="../../d1/d08/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d285.html#a893b31422816798bef0543454ca6c7bf">More...</a><br /></td></tr>
<tr class="separator:a893b31422816798bef0543454ca6c7bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa7d7b6b20a95913302aa3e281908073"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ArchCapabilities</b>: 1</td></tr>
<tr class="memdesc:aaa7d7b6b20a95913302aa3e281908073"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_ARCH_CAPABILITIES (lists speculative side channel mitigations.  <a href="../../d1/d08/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d285.html#aaa7d7b6b20a95913302aa3e281908073">More...</a><br /></td></tr>
<tr class="separator:aaa7d7b6b20a95913302aa3e281908073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a388aaf8b8ebb5f57ba731f2c0fe5704c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CoreCapabilities</b>: 1</td></tr>
<tr class="memdesc:a388aaf8b8ebb5f57ba731f2c0fe5704c"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_CORE_CAPABILITIES MSR (lists model-specific core capabilities)  <a href="../../d1/d08/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d285.html#a388aaf8b8ebb5f57ba731f2c0fe5704c">More...</a><br /></td></tr>
<tr class="separator:a388aaf8b8ebb5f57ba731f2c0fe5704c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ae3db3bf8181d80f2c384a818ccd262"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SSBD</b>: 1</td></tr>
<tr class="memdesc:a5ae3db3bf8181d80f2c384a818ccd262"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculative Store Bypass Disable, as mitigation for Speculative Store Bypass (IA32_SPEC_CTRL)  <a href="../../d1/d08/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d212_1_1_0d285.html#a5ae3db3bf8181d80f2c384a818ccd262">More...</a><br /></td></tr>
<tr class="separator:a5ae3db3bf8181d80f2c384a818ccd262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aa5123ae72b58017bbc8e4064ce3cad"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a6aa5123ae72b58017bbc8e4064ce3cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af23d31964893abea6de47d1591fdd2fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:af23d31964893abea6de47d1591fdd2fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02d0af6b58f23c634d302437312cf3ce"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a02d0af6b58f23c634d302437312cf3ce">EDX</a></td></tr>
<tr class="separator:a02d0af6b58f23c634d302437312cf3ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00495">495</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="af15a39e54d1b2ca7c70d779f214700db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af15a39e54d1b2ca7c70d779f214700db">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../da/d5c/xz__config_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_0::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">497</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                {</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                    <a class="code" href="../../d9/def/mb__64bit__map_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a5ba515042f0944d6df505dad588d81bd">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a415f94a3729c7ca87d4dea0cf8ea6fcd">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a4e7e1fc58acd798449dc05b7e2819f16">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a02d0af6b58f23c634d302437312cf3ce">EDX</a>.raw)</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x0)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;                }</div>
<div class="ttc" id="amb__64bit__map_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d9/def/mb__64bit__map_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a02d0af6b58f23c634d302437312cf3ce"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a02d0af6b58f23c634d302437312cf3ce">CPU::x86::Intel::CPUID0x00000007_0::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@212 EDX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a415f94a3729c7ca87d4dea0cf8ea6fcd"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a415f94a3729c7ca87d4dea0cf8ea6fcd">CPU::x86::Intel::CPUID0x00000007_0::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@200 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a4e7e1fc58acd798449dc05b7e2819f16"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a4e7e1fc58acd798449dc05b7e2819f16">CPU::x86::Intel::CPUID0x00000007_0::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@205 ECX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a5ba515042f0944d6df505dad588d81bd"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a5ba515042f0944d6df505dad588d81bd">CPU::x86::Intel::CPUID0x00000007_0::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@199 EAX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d9/def/mb__64bit__map_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a5ba515042f0944d6df505dad588d81bd">EAX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a415f94a3729c7ca87d4dea0cf8ea6fcd">EBX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a4e7e1fc58acd798449dc05b7e2819f16">ECX</a>, and <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a02d0af6b58f23c634d302437312cf3ce">EDX</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d7/dfc/cpu_8cpp_source.html#l00246">CPU::GetCPUFeat()</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="a5ba515042f0944d6df505dad588d81bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ba515042f0944d6df505dad588d81bd">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<a id="a415f94a3729c7ca87d4dea0cf8ea6fcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a415f94a3729c7ca87d4dea0cf8ea6fcd">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/dfc/cpu_8cpp_source.html#l00246">CPU::GetCPUFeat()</a>.</p>

</div>
</div>
<a id="a4e7e1fc58acd798449dc05b7e2819f16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e7e1fc58acd798449dc05b7e2819f16">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/dfc/cpu_8cpp_source.html#l00246">CPU::GetCPUFeat()</a>.</p>

</div>
</div>
<a id="a02d0af6b58f23c634d302437312cf3ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02d0af6b58f23c634d302437312cf3ce">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html">CPUID0x00000007_0</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
