
---------- Begin Simulation Statistics ----------
host_inst_rate                                 339949                       # Simulator instruction rate (inst/s)
host_mem_usage                                 406224                       # Number of bytes of host memory used
host_seconds                                    58.83                       # Real time elapsed on the host
host_tick_rate                              309242512                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.018194                       # Number of seconds simulated
sim_ticks                                 18193524000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4256400                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 36110.157691                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 34120.982851                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4229829                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency      959483000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.006243                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                26571                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits             12693                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency    473531000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.003261                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           13878                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2851610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 72932.312471                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 82526.434326                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2799810                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency    3777893786                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.018165                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses               51800                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            25534                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   2167639324                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.009211                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          26266                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 21804.584924                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 48174.064992                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                 242.168292                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs              4192                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            9278                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs     91404820                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    446958975                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7108010                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 60448.083934                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 65792.405440                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7029639                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      4737376786                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.011026                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 78371                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits              38227                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   2641170324                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.005648                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            40144                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.965696                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            988.873080                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7108010                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 60448.083934                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 65792.405440                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7029639                       # number of overall hits
system.cpu.dcache.overall_miss_latency     4737376786                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.011026                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                78371                       # number of overall misses
system.cpu.dcache.overall_mshr_hits             38227                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   2641170324                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.005648                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           40144                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  28098                       # number of replacements
system.cpu.dcache.sampled_refs                  29122                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                988.873080                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7052425                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           505734672500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    25298                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11220605                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14203.865048                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11372.243759                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11145082                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency     1072718500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.006731                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                75523                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              2777                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    827262500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.006483                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           72744                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 56666.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 153.205427                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       170000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11220605                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14203.865048                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11372.243759                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11145082                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency      1072718500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.006731                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 75523                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               2777                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    827262500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.006483                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            72744                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.809632                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            414.531740                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11220605                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14203.865048                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11372.243759                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11145082                       # number of overall hits
system.cpu.icache.overall_miss_latency     1072718500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.006731                       # miss rate for overall accesses
system.cpu.icache.overall_misses                75523                       # number of overall misses
system.cpu.icache.overall_mshr_hits              2777                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    827262500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.006483                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           72744                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  72305                       # number of replacements
system.cpu.icache.sampled_refs                  72746                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                414.531740                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11145082                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 55852.468693                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency       305066184                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                  5462                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    15244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     112984.131290                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 103582.343258                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         2387                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           1452636976                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.843414                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      12857                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                     968                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      1231490479                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.779913                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 11889                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      86624                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       68388.585898                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  54482.669157                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          81490                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              351107000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.059268                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                         5134                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       314                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         262497500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.055620                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    4818                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   11022                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    56850.850027                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40913.725821                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           626610069                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     11022                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      450951086                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                11022                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    25298                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        25298                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           5.171172                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      101868                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        100258.127731                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   89422.875382                       # average overall mshr miss latency
system.l2.demand_hits                           83877                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1803743976                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.176611                       # miss rate for demand accesses
system.l2.demand_misses                         17991                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       1282                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         1493987979                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.164006                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    16707                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.034976                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.249340                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                    573.047590                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4085.182152                       # Average occupied blocks per context
system.l2.overall_accesses                     101868                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       100258.127731                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  81151.795886                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          83877                       # number of overall hits
system.l2.overall_miss_latency             1803743976                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.176611                       # miss rate for overall accesses
system.l2.overall_misses                        17991                       # number of overall misses
system.l2.overall_mshr_hits                      1282                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        1799054163                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.217625                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   22169                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.308678                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          1686                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher            4                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified         8088                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued             5462                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         2622                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                           8789                       # number of replacements
system.l2.sampled_refs                          16574                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       4658.229742                       # Cycle average of tags in use
system.l2.total_refs                            85707                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             8394                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3533281                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3533187                       # DTB hits
system.switch_cpus.dtb.data_misses                 94                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2118869                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2118830                       # DTB read hits
system.switch_cpus.dtb.read_misses                 39                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1414412                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1414357                       # DTB write hits
system.switch_cpus.dtb.write_misses                55                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000112                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000095                       # ITB hits
system.switch_cpus.itb.fetch_misses                17                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 29823175                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3723635                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         263440                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       426775                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        40033                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       488886                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         505733                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           5835                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       363562                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       372927                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      6158551                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.650637                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.393538                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      3205784     52.05%     52.05% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       906867     14.73%     66.78% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       416263      6.76%     73.54% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       403005      6.54%     80.08% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       404864      6.57%     86.66% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       192007      3.12%     89.77% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       143621      2.33%     92.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       113213      1.84%     93.94% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       372927      6.06%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      6158551                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10165532                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2313029                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3782914                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        40004                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10165532                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      1220070                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.656387                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.656387                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles       992416                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           31                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        10987                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     13047147                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3291043                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      1862813                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       227400                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           83                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        12278                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4014017                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4012491                       # DTB hits
system.switch_cpus_1.dtb.data_misses             1526                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2446853                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2446602                       # DTB read hits
system.switch_cpus_1.dtb.read_misses              251                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1567164                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1565889                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            1275                       # DTB write misses
system.switch_cpus_1.fetch.Branches            505733                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1220508                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             3120873                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        50708                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             13220198                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        148272                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.077048                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1220508                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       269275                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.014085                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      6385951                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.070200                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.355006                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        4485605     70.24%     70.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          36079      0.56%     70.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          75212      1.18%     71.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          53768      0.84%     72.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         171360      2.68%     75.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          59135      0.93%     76.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          53678      0.84%     77.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          39704      0.62%     77.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1411410     22.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      6385951                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                177921                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         378847                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              178955                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.644977                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4233520                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1615906                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7579248                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            10507537                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.752919                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5706562                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.600814                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             10512838                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        41996                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles         66280                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2695181                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       379060                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1803054                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     11387812                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2617614                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       125783                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     10797417                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         1572                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          355                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       227400                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         4690                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       277263                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        38608                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         3580                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       382128                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       333158                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3580                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         3460                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        38536                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.523492                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.523492                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4047668     37.06%     37.06% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult       388792      3.56%     40.62% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     40.62% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1331533     12.19%     52.80% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     52.80% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        18098      0.17%     52.97% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult       851325      7.79%     60.76% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv         6164      0.06%     60.82% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     60.82% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2646666     24.23%     85.05% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1632955     14.95%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     10923201                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       385107                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.035256                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        51243     13.31%     13.31% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult        52967     13.75%     27.06% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     27.06% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd        16558      4.30%     31.36% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     31.36% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     31.36% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        98780     25.65%     57.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       115311     29.94%     86.95% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        50248     13.05%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      6385951                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.710505                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     2.009000                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      2749514     43.06%     43.06% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1010853     15.83%     58.88% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       661592     10.36%     69.25% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       589337      9.23%     78.47% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       626873      9.82%     88.29% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       357461      5.60%     93.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       246644      3.86%     97.75% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       102924      1.61%     99.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        40753      0.64%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      6385951                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.664140                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         11208857                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        10923201                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      1208639                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        37203                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       828861                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1220530                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1220508                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              22                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       657868                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       495739                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2695181                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1803054                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                6563872                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       496301                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8012480                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        58138                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3406693                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       435661                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          390                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     19202183                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     12675730                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      9673126                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1755731                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       227400                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       499825                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      1660589                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       960471                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 28636                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
