$date
	Fri Dec 29 17:45:44 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Qn $end
$var wire 1 " Q $end
$var reg 1 # D $end
$var reg 1 $ En $end
$scope module srlatchnor_unit $end
$var wire 1 # D $end
$var wire 1 $ En $end
$var wire 1 " Q $end
$var wire 1 % Q_int $end
$var wire 1 ! Qn $end
$var wire 1 & Qn_int $end
$var wire 1 ' d_int $end
$var wire 1 ( dn_int $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
x'
x&
x%
1$
1#
x"
x!
$end
#1000
1(
0'
#2000
1"
1%
#3000
0!
0&
#100000
0$
#101000
1'
#200000
1$
#201000
0'
#300000
0#
0$
#301000
1'
#400000
1#
#500000
0#
1$
#501000
0(
#502000
1!
1&
#503000
0"
0%
#600000
