{
  "module_name": "drxj.h",
  "hash_id": "84add8741d0cb718919044a1a97fdac61e144dbec92f1d9e5fe7222264f73516",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/dvb-frontends/drx39xyj/drxj.h",
  "human_readable_source": "\n \n\n#ifndef __DRXJ_H__\n#define __DRXJ_H__\n \n\n#include \"drx_driver.h\"\n#include \"drx_dap_fasi.h\"\n\n \n \n#if ((DRXDAP_SINGLE_MASTER == 0) && (DRXDAPFASI_LONG_ADDR_ALLOWED == 0))\n#error \"Multi master mode and short addressing only is an illegal combination\"\n\t*;\t\t\t \n#endif\n\n \n \n \n \n \n \n\n \n \n \n \n \n\n\tstruct drxjscu_cmd {\n\t\tu16 command;\n\t\t\t \n\t\tu16 parameter_len;\n\t\t\t \n\t\tu16 result_len;\n\t\t\t \n\t\tu16 *parameter;\n\t\t\t \n\t\tu16 *result;\n\t\t\t };\n\n \n \n \n \n \n\n \n#define DRXJ_DEMOD_LOCK       (DRX_LOCK_STATE_1)\n\n \n#define DRXJ_OOB_AGC_LOCK     (DRX_LOCK_STATE_1)\t \n#define DRXJ_OOB_SYNC_LOCK    (DRX_LOCK_STATE_2)\t \n\n \n#define DRXJ_POWER_DOWN_MAIN_PATH   DRX_POWER_MODE_8\n#define DRXJ_POWER_DOWN_CORE        DRX_POWER_MODE_9\n#define DRXJ_POWER_DOWN_PLL         DRX_POWER_MODE_10\n\n \n#define APP_O                 (0x0000)\n\n \n\n#define DRXJ_CTRL_CFG_BASE    (0x1000)\n\tenum drxj_cfg_type {\n\t\tDRXJ_CFG_AGC_RF = DRXJ_CTRL_CFG_BASE,\n\t\tDRXJ_CFG_AGC_IF,\n\t\tDRXJ_CFG_AGC_INTERNAL,\n\t\tDRXJ_CFG_PRE_SAW,\n\t\tDRXJ_CFG_AFE_GAIN,\n\t\tDRXJ_CFG_SYMBOL_CLK_OFFSET,\n\t\tDRXJ_CFG_ACCUM_CR_RS_CW_ERR,\n\t\tDRXJ_CFG_FEC_MERS_SEQ_COUNT,\n\t\tDRXJ_CFG_OOB_MISC,\n\t\tDRXJ_CFG_SMART_ANT,\n\t\tDRXJ_CFG_OOB_PRE_SAW,\n\t\tDRXJ_CFG_VSB_MISC,\n\t\tDRXJ_CFG_RESET_PACKET_ERR,\n\n\t\t \n\t\tDRXJ_CFG_ATV_OUTPUT,\t \n\t\tDRXJ_CFG_ATV_MISC,\n\t\tDRXJ_CFG_ATV_EQU_COEF,\n\t\tDRXJ_CFG_ATV_AGC_STATUS,\t \n\n\t\tDRXJ_CFG_MPEG_OUTPUT_MISC,\n\t\tDRXJ_CFG_HW_CFG,\n\t\tDRXJ_CFG_OOB_LO_POW,\n\n\t\tDRXJ_CFG_MAX\t };\n\n \nenum drxj_cfg_smart_ant_io {\n\tDRXJ_SMT_ANT_OUTPUT = 0,\n\tDRXJ_SMT_ANT_INPUT\n};\n\n \n\tstruct drxj_cfg_smart_ant {\n\t\tenum drxj_cfg_smart_ant_io io;\n\t\tu16 ctrl_data;\n\t};\n\n \nstruct drxj_agc_status {\n\tu16 IFAGC;\n\tu16 RFAGC;\n\tu16 digital_agc;\n};\n\n \n\n \n\tenum drxj_agc_ctrl_mode {\n\t\tDRX_AGC_CTRL_AUTO = 0,\n\t\tDRX_AGC_CTRL_USER,\n\t\tDRX_AGC_CTRL_OFF};\n\n \n\tstruct drxj_cfg_agc {\n\t\tenum drx_standard standard;\t \n\t\tenum drxj_agc_ctrl_mode ctrl_mode;\t \n\t\tu16 output_level;\t \n\t\tu16 min_output_level;\t \n\t\tu16 max_output_level;\t \n\t\tu16 speed;\t \n\t\tu16 top;\t \n\t\tu16 cut_off_current;\t };\n\n \n\n \n\tstruct drxj_cfg_pre_saw {\n\t\tenum drx_standard standard;\t \n\t\tu16 reference;\t \n\t\tbool use_pre_saw;\t };\n\n \n\n \n\tstruct drxj_cfg_afe_gain {\n\t\tenum drx_standard standard;\t \n\t\tu16 gain;\t };\n\n \n\tstruct drxjrs_errors {\n\t\tu16 nr_bit_errors;\n\t\t\t\t \n\t\tu16 nr_symbol_errors;\n\t\t\t\t \n\t\tu16 nr_packet_errors;\n\t\t\t\t \n\t\tu16 nr_failures;\n\t\t\t\t \n\t\tu16 nr_snc_par_fail_count;\n\t\t\t\t \n\t};\n\n \n\tstruct drxj_cfg_vsb_misc {\n\t\tu32 symb_error;\n\t\t\t       };\n\n \n\tenum drxj_mpeg_start_width {\n\t\tDRXJ_MPEG_START_WIDTH_1CLKCYC,\n\t\tDRXJ_MPEG_START_WIDTH_8CLKCYC};\n\n \n\tenum drxj_mpeg_output_clock_rate {\n\t\tDRXJ_MPEGOUTPUT_CLOCK_RATE_AUTO,\n\t\tDRXJ_MPEGOUTPUT_CLOCK_RATE_75973K,\n\t\tDRXJ_MPEGOUTPUT_CLOCK_RATE_50625K,\n\t\tDRXJ_MPEGOUTPUT_CLOCK_RATE_37968K,\n\t\tDRXJ_MPEGOUTPUT_CLOCK_RATE_30375K,\n\t\tDRXJ_MPEGOUTPUT_CLOCK_RATE_25313K,\n\t\tDRXJ_MPEGOUTPUT_CLOCK_RATE_21696K};\n\n \n\tstruct drxj_cfg_mpeg_output_misc {\n\t\tbool disable_tei_handling;\t       \n\t\tbool bit_reverse_mpeg_outout;\t       \n\t\tenum drxj_mpeg_output_clock_rate mpeg_output_clock_rate;\n\t\t\t\t\t\t       \n\t\tenum drxj_mpeg_start_width mpeg_start_width;   };\n\n \n\tenum drxj_xtal_freq {\n\t\tDRXJ_XTAL_FREQ_RSVD,\n\t\tDRXJ_XTAL_FREQ_27MHZ,\n\t\tDRXJ_XTAL_FREQ_20P25MHZ,\n\t\tDRXJ_XTAL_FREQ_4MHZ};\n\n \n\tenum drxji2c_speed {\n\t\tDRXJ_I2C_SPEED_400KBPS,\n\t\tDRXJ_I2C_SPEED_100KBPS};\n\n \n\tstruct drxj_cfg_hw_cfg {\n\t\tenum drxj_xtal_freq xtal_freq;\n\t\t\t\t    \n\t\tenum drxji2c_speed i2c_speed;\n\t\t\t\t    };\n\n \n\tstruct drxj_cfg_atv_misc {\n\t\ts16 peak_filter;\t \n\t\tu16 noise_filter;\t };\n\n \n#define   DRXJ_OOB_STATE_RESET                                        0x0\n#define   DRXJ_OOB_STATE_AGN_HUNT                                     0x1\n#define   DRXJ_OOB_STATE_DGN_HUNT                                     0x2\n#define   DRXJ_OOB_STATE_AGC_HUNT                                     0x3\n#define   DRXJ_OOB_STATE_FRQ_HUNT                                     0x4\n#define   DRXJ_OOB_STATE_PHA_HUNT                                     0x8\n#define   DRXJ_OOB_STATE_TIM_HUNT                                     0x10\n#define   DRXJ_OOB_STATE_EQU_HUNT                                     0x20\n#define   DRXJ_OOB_STATE_EQT_HUNT                                     0x30\n#define   DRXJ_OOB_STATE_SYNC                                         0x40\n\nstruct drxj_cfg_oob_misc {\n\tstruct drxj_agc_status agc;\n\tbool eq_lock;\n\tbool sym_timing_lock;\n\tbool phase_lock;\n\tbool freq_lock;\n\tbool dig_gain_lock;\n\tbool ana_gain_lock;\n\tu8 state;\n};\n\n \n\tenum drxj_cfg_oob_lo_power {\n\t\tDRXJ_OOB_LO_POW_MINUS0DB = 0,\n\t\tDRXJ_OOB_LO_POW_MINUS5DB,\n\t\tDRXJ_OOB_LO_POW_MINUS10DB,\n\t\tDRXJ_OOB_LO_POW_MINUS15DB,\n\t\tDRXJ_OOB_LO_POW_MAX};\n\n \n\tstruct drxj_cfg_atv_equ_coef {\n\t\ts16 coef0;\t \n\t\ts16 coef1;\t \n\t\ts16 coef2;\t \n\t\ts16 coef3;\t };\n\n \n\tenum drxj_coef_array_index {\n\t\tDRXJ_COEF_IDX_MN = 0,\n\t\tDRXJ_COEF_IDX_FM,\n\t\tDRXJ_COEF_IDX_L,\n\t\tDRXJ_COEF_IDX_LP,\n\t\tDRXJ_COEF_IDX_BG,\n\t\tDRXJ_COEF_IDX_DK,\n\t\tDRXJ_COEF_IDX_I,\n\t\tDRXJ_COEF_IDX_MAX};\n\n \n\n \n\tenum drxjsif_attenuation {\n\t\tDRXJ_SIF_ATTENUATION_0DB,\n\t\tDRXJ_SIF_ATTENUATION_3DB,\n\t\tDRXJ_SIF_ATTENUATION_6DB,\n\t\tDRXJ_SIF_ATTENUATION_9DB};\n\n \nstruct drxj_cfg_atv_output {\n\tbool enable_cvbs_output;\t \n\tbool enable_sif_output;\t \n\tenum drxjsif_attenuation sif_attenuation;\n};\n\n \n \n\tstruct drxj_cfg_atv_agc_status {\n\t\tu16 rf_agc_gain;\t \n\t\tu16 if_agc_gain;\t \n\t\ts16 video_agc_gain;\t \n\t\ts16 audio_agc_gain;\t \n\t\tu16 rf_agc_loop_gain;\t \n\t\tu16 if_agc_loop_gain;\t \n\t\tu16 video_agc_loop_gain;\t };\n\n \n \n \n \n \n\n \n\n \n \n\n \n \n\tstruct drxj_data {\n\t\t \n\t\tbool has_lna;\t\t   \n\t\tbool has_oob;\t\t   \n\t\tbool has_ntsc;\t\t   \n\t\tbool has_btsc;\t\t   \n\t\tbool has_smatx;\t   \n\t\tbool has_smarx;\t   \n\t\tbool has_gpio;\t\t   \n\t\tbool has_irqn;\t\t   \n\t\t \n\t\tu8 mfx;\t\t   \n\n\t\t \n\t\tbool mirror_freq_spect_oob; \n\n\t\t \n\t\tenum drx_standard standard;\t   \n\t\tenum drx_modulation constellation;\n\t\t\t\t\t   \n\t\ts32 frequency;  \n\t\tenum drx_bandwidth curr_bandwidth;\n\t\t\t\t\t   \n\t\tenum drx_mirror mirror;\t   \n\n\t\t \n\t\tu32 fec_bits_desired;\t   \n\t\tu16 fec_vd_plen;\t   \n\t\tu16 qam_vd_prescale;\t   \n\t\tu16 qam_vd_period;\t   \n\t\tu16 fec_rs_plen;\t   \n\t\tu16 fec_rs_prescale;\t   \n\t\tu16 fec_rs_period;\t   \n\t\tbool reset_pkt_err_acc;\t   \n\t\tu16 pkt_err_acc_start;\t   \n\n\t\t \n\t\tu16 hi_cfg_timing_div;\t   \n\t\tu16 hi_cfg_bridge_delay;\t   \n\t\tu16 hi_cfg_wake_up_key;\t   \n\t\tu16 hi_cfg_ctrl;\t   \n\t\tu16 hi_cfg_transmit;\t   \n\n\t\t \n\t\tenum drxuio_mode uio_sma_rx_mode; \n\t\tenum drxuio_mode uio_sma_tx_mode; \n\t\tenum drxuio_mode uio_gpio_mode;  \n\t\tenum drxuio_mode uio_irqn_mode;  \n\n\t\t \n\t\tu32 iqm_fs_rate_ofs;\t    \n\t\tbool pos_image;\t    \n\t\t \n\t\tu32 iqm_rc_rate_ofs;\t    \n\n\t\t \n\t\tu32 atv_cfg_changed_flags;  \n\t\ts16 atv_top_equ0[DRXJ_COEF_IDX_MAX];\t      \n\t\ts16 atv_top_equ1[DRXJ_COEF_IDX_MAX];\t      \n\t\ts16 atv_top_equ2[DRXJ_COEF_IDX_MAX];\t      \n\t\ts16 atv_top_equ3[DRXJ_COEF_IDX_MAX];\t      \n\t\tbool phase_correction_bypass; \n\t\ts16 atv_top_vid_peak;\t   \n\t\tu16 atv_top_noise_th;\t   \n\t\tbool enable_cvbs_output;   \n\t\tbool enable_sif_output;\t   \n\t\t enum drxjsif_attenuation sif_attenuation;\n\t\t\t\t\t   \n\t\t \n\t\tstruct drxj_cfg_agc qam_rf_agc_cfg;  \n\t\tstruct drxj_cfg_agc qam_if_agc_cfg;  \n\t\tstruct drxj_cfg_agc vsb_rf_agc_cfg;  \n\t\tstruct drxj_cfg_agc vsb_if_agc_cfg;  \n\n\t\t \n\t\tu16 qam_pga_cfg;\t   \n\t\tu16 vsb_pga_cfg;\t   \n\n\t\t \n\t\tstruct drxj_cfg_pre_saw qam_pre_saw_cfg;\n\t\t\t\t\t   \n\t\tstruct drxj_cfg_pre_saw vsb_pre_saw_cfg;\n\t\t\t\t\t   \n\n\t\t \n\t\tchar v_text[2][12];\t   \n\t\tstruct drx_version v_version[2];  \n\t\tstruct drx_version_list v_list_elements[2];\n\t\t\t\t\t   \n\n\t\t \n\t\tbool smart_ant_inverted;\n\n\t\t \n\t\tu16 oob_trk_filter_cfg[8];\n\t\tbool oob_power_on;\n\n\t\t \n\t\tu32 mpeg_ts_static_bitrate;   \n\t\tbool disable_te_ihandling;   \n\t\tbool bit_reverse_mpeg_outout; \n\t\t enum drxj_mpeg_output_clock_rate mpeg_output_clock_rate;\n\t\t\t\t\t     \n\t\t enum drxj_mpeg_start_width mpeg_start_width;\n\t\t\t\t\t     \n\n\t\t \n\t\tstruct drxj_cfg_pre_saw atv_pre_saw_cfg;\n\t\t\t\t\t   \n\t\tstruct drxj_cfg_agc atv_rf_agc_cfg;  \n\t\tstruct drxj_cfg_agc atv_if_agc_cfg;  \n\t\tu16 atv_pga_cfg;\t   \n\n\t\tu32 curr_symbol_rate;\n\n\t\t \n\t\tbool pdr_safe_mode;\t     \n\t\tu16 pdr_safe_restore_val_gpio;\n\t\tu16 pdr_safe_restore_val_v_sync;\n\t\tu16 pdr_safe_restore_val_sma_rx;\n\t\tu16 pdr_safe_restore_val_sma_tx;\n\n\t\t \n\t\tu16 oob_pre_saw;\n\t\tenum drxj_cfg_oob_lo_power oob_lo_pow;\n\n\t\tstruct drx_aud_data aud_data;\n\t\t\t\t     };\n\n \n \n\n#define DRXJ_ATTR_BTSC_DETECT(d)                       \\\n\t\t\t(((struct drxj_data *)(d)->my_ext_attr)->aud_data.btsc_detect)\n\n \n\n \n#define DRXJ_NTSC_CARRIER_FREQ_OFFSET           ((s32)(1750))\n\n \n#define DRXJ_PAL_SECAM_BG_CARRIER_FREQ_OFFSET   ((s32)(2375))\n\n \n#define DRXJ_PAL_SECAM_DKIL_CARRIER_FREQ_OFFSET ((s32)(2775))\n\n \n#define DRXJ_PAL_SECAM_LP_CARRIER_FREQ_OFFSET   ((s32)(-3255))\n\n \n#define DRXJ_FM_CARRIER_FREQ_OFFSET             ((s32)(-3000))\n\n \n\n#define DRXJ_TYPE_ID (0x3946000DUL)\n\n \n\n \n#define DRXJ_STR_OOB_LOCKSTATUS(x) ( \\\n\t(x == DRX_NEVER_LOCK) ? \"Never\" : \\\n\t(x == DRX_NOT_LOCKED) ? \"No\" : \\\n\t(x == DRX_LOCKED) ? \"Locked\" : \\\n\t(x == DRX_LOCK_STATE_1) ? \"AGC lock\" : \\\n\t(x == DRX_LOCK_STATE_2) ? \"sync lock\" : \\\n\t\"(Invalid)\")\n\n#endif\t\t\t\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}