
*** Running vivado
    with args -log kn_rd_tb_kn_rd_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source kn_rd_tb_kn_rd_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source kn_rd_tb_kn_rd_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/xlinx-projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/XILINX/Vivado/2018.3/data/ip'.
Command: synth_design -top kn_rd_tb_kn_rd_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10744 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 414.793 ; gain = 97.219
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'kn_rd_tb_kn_rd_0_0' [d:/xlinx-projects/knight_rider_ip_tb/knight_rider_ip_tb.srcs/sources_1/bd/kn_rd_tb/ip/kn_rd_tb_kn_rd_0_0/synth/kn_rd_tb_kn_rd_0_0.vhd:83]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter led_width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'kn_rd_v1_0' declared at 'd:/xlinx-projects/knight_rider_ip_tb/knight_rider_ip_tb.srcs/sources_1/bd/kn_rd_tb/ipshared/f762/hdl/kn_rd_v1_0.vhd:5' bound to instance 'U0' of component 'kn_rd_v1_0' [d:/xlinx-projects/knight_rider_ip_tb/knight_rider_ip_tb.srcs/sources_1/bd/kn_rd_tb/ip/kn_rd_tb_kn_rd_0_0/synth/kn_rd_tb_kn_rd_0_0.vhd:151]
INFO: [Synth 8-638] synthesizing module 'kn_rd_v1_0' [d:/xlinx-projects/knight_rider_ip_tb/knight_rider_ip_tb.srcs/sources_1/bd/kn_rd_tb/ipshared/f762/hdl/kn_rd_v1_0.vhd:49]
	Parameter led_width bound to: 4 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter led_width bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'kn_rd_v1_0_S00_AXI' declared at 'd:/xlinx-projects/knight_rider_ip_tb/knight_rider_ip_tb.srcs/sources_1/bd/kn_rd_tb/ipshared/f762/hdl/kn_rd_v1_0_S00_AXI.vhd:5' bound to instance 'kn_rd_v1_0_S00_AXI_inst' of component 'kn_rd_v1_0_S00_AXI' [d:/xlinx-projects/knight_rider_ip_tb/knight_rider_ip_tb.srcs/sources_1/bd/kn_rd_tb/ipshared/f762/hdl/kn_rd_v1_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'kn_rd_v1_0_S00_AXI' [d:/xlinx-projects/knight_rider_ip_tb/knight_rider_ip_tb.srcs/sources_1/bd/kn_rd_tb/ipshared/f762/hdl/kn_rd_v1_0_S00_AXI.vhd:86]
	Parameter led_width bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'user_logic' declared at 'd:/xlinx-projects/knight_rider_ip_tb/knight_rider_ip_tb.srcs/sources_1/bd/kn_rd_tb/ipshared/f762/src/user_logic.vhd:3' bound to instance 'U' of component 'user_logic' [d:/xlinx-projects/knight_rider_ip_tb/knight_rider_ip_tb.srcs/sources_1/bd/kn_rd_tb/ipshared/f762/hdl/kn_rd_v1_0_S00_AXI.vhd:128]
INFO: [Synth 8-638] synthesizing module 'user_logic' [d:/xlinx-projects/knight_rider_ip_tb/knight_rider_ip_tb.srcs/sources_1/bd/kn_rd_tb/ipshared/f762/src/user_logic.vhd:9]
INFO: [Synth 8-226] default block is never used [d:/xlinx-projects/knight_rider_ip_tb/knight_rider_ip_tb.srcs/sources_1/bd/kn_rd_tb/ipshared/f762/src/user_logic.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'user_logic' (1#1) [d:/xlinx-projects/knight_rider_ip_tb/knight_rider_ip_tb.srcs/sources_1/bd/kn_rd_tb/ipshared/f762/src/user_logic.vhd:9]
INFO: [Synth 8-226] default block is never used [d:/xlinx-projects/knight_rider_ip_tb/knight_rider_ip_tb.srcs/sources_1/bd/kn_rd_tb/ipshared/f762/hdl/kn_rd_v1_0_S00_AXI.vhd:381]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [d:/xlinx-projects/knight_rider_ip_tb/knight_rider_ip_tb.srcs/sources_1/bd/kn_rd_tb/ipshared/f762/hdl/kn_rd_v1_0_S00_AXI.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'kn_rd_v1_0_S00_AXI' (2#1) [d:/xlinx-projects/knight_rider_ip_tb/knight_rider_ip_tb.srcs/sources_1/bd/kn_rd_tb/ipshared/f762/hdl/kn_rd_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'kn_rd_v1_0' (3#1) [d:/xlinx-projects/knight_rider_ip_tb/knight_rider_ip_tb.srcs/sources_1/bd/kn_rd_tb/ipshared/f762/hdl/kn_rd_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'kn_rd_tb_kn_rd_0_0' (4#1) [d:/xlinx-projects/knight_rider_ip_tb/knight_rider_ip_tb.srcs/sources_1/bd/kn_rd_tb/ip/kn_rd_tb_kn_rd_0_0/synth/kn_rd_tb_kn_rd_0_0.vhd:83]
WARNING: [Synth 8-3331] design kn_rd_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design kn_rd_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design kn_rd_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design kn_rd_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design kn_rd_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design kn_rd_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 471.340 ; gain = 153.766
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 471.340 ; gain = 153.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 471.340 ; gain = 153.766
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 784.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 784.129 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.163 . Memory (MB): peak = 787.051 ; gain = 2.922
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 787.051 ; gain = 469.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 787.051 ; gain = 469.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 787.051 ; gain = 469.477
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'n_s_reg' in module 'user_logic'
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ck2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ck3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "z" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_s" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                             0001 |                               00
                      s3 |                             0010 |                               11
                      s2 |                             0100 |                               10
                      s1 |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'n_s_reg' using encoding 'one-hot' in module 'user_logic'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 787.051 ; gain = 469.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 7     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module user_logic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module kn_rd_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "U0/kn_rd_v1_0_S00_AXI_inst/U/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/kn_rd_v1_0_S00_AXI_inst/U/ck2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/kn_rd_v1_0_S00_AXI_inst/U/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/kn_rd_v1_0_S00_AXI_inst/U/ck3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design kn_rd_tb_kn_rd_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design kn_rd_tb_kn_rd_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design kn_rd_tb_kn_rd_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design kn_rd_tb_kn_rd_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design kn_rd_tb_kn_rd_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design kn_rd_tb_kn_rd_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[4]' (FDR) to 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[5]' (FDR) to 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[6]' (FDR) to 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[7]' (FDR) to 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[8]' (FDR) to 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[9]' (FDR) to 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[10]' (FDR) to 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[11]' (FDR) to 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[12]' (FDR) to 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[13]' (FDR) to 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[14]' (FDR) to 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[15]' (FDR) to 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[16]' (FDR) to 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[17]' (FDR) to 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[18]' (FDR) to 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[19]' (FDR) to 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[20]' (FDR) to 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[21]' (FDR) to 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[22]' (FDR) to 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[23]' (FDR) to 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[24]' (FDR) to 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[25]' (FDR) to 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[26]' (FDR) to 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[27]' (FDR) to 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[28]' (FDR) to 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[29]' (FDR) to 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[30]' (FDR) to 'U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/kn_rd_v1_0_S00_AXI_inst/slv_reg2_reg[31] )
INFO: [Synth 8-3886] merging instance 'U0/kn_rd_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/kn_rd_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/kn_rd_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/kn_rd_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/kn_rd_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/kn_rd_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 787.051 ; gain = 469.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 798.559 ; gain = 480.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 798.859 ; gain = 481.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 810.512 ; gain = 492.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 810.512 ; gain = 492.938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 810.512 ; gain = 492.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 810.512 ; gain = 492.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 810.512 ; gain = 492.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 810.512 ; gain = 492.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 810.512 ; gain = 492.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    16|
|2     |LUT1   |     4|
|3     |LUT2   |     1|
|4     |LUT3   |     6|
|5     |LUT4   |    26|
|6     |LUT5   |   100|
|7     |LUT6   |     8|
|8     |FDRE   |   212|
|9     |FDSE   |     4|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------+-------------------+------+
|      |Instance                    |Module             |Cells |
+------+----------------------------+-------------------+------+
|1     |top                         |                   |   377|
|2     |  U0                        |kn_rd_v1_0         |   377|
|3     |    kn_rd_v1_0_S00_AXI_inst |kn_rd_v1_0_S00_AXI |   377|
|4     |      U                     |user_logic         |   178|
+------+----------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 810.512 ; gain = 492.938
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 810.512 ; gain = 177.227
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 810.512 ; gain = 492.938
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 823.906 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 823.906 ; gain = 516.574
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 823.906 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/xlinx-projects/knight_rider_ip_tb/knight_rider_ip_tb.runs/kn_rd_tb_kn_rd_0_0_synth_1/kn_rd_tb_kn_rd_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP kn_rd_tb_kn_rd_0_0, cache-ID = e8011c1585248d46
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 823.906 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/xlinx-projects/knight_rider_ip_tb/knight_rider_ip_tb.runs/kn_rd_tb_kn_rd_0_0_synth_1/kn_rd_tb_kn_rd_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file kn_rd_tb_kn_rd_0_0_utilization_synth.rpt -pb kn_rd_tb_kn_rd_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 16 14:06:38 2021...
