/*
 * Copyright (c) 2024 MASSDRIVER EI (massdriver.space)
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include <mem.h>
#include <dt-bindings/pinctrl/bl61x-pinctrl.h>
#include <dt-bindings/pinctrl/bflb-common-pinctrl.h>
#include <zephyr/dt-bindings/adc/adc.h>
#include <zephyr/dt-bindings/gpio/gpio.h>
#include <zephyr/dt-bindings/i2c/i2c.h>
#include <zephyr/dt-bindings/input/input-event-codes.h>


/ {
	#address-cells = <1>;
	#size-cells = <1>;

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			clock-frequency = <0>;
			compatible = "thead,e907", "riscv";
			device_type = "cpu";
			hardware-exec-breakpoint-count = <4>;
			reg = <0>;
			riscv,isa = "rv32imafdcp";
			riscv,pmpregions = <8>;

			ictrl: interrupt-controller {
				#address-cells = <0>;
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};
	};

	soc {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "simple-bus";
		ranges;

		sram0: memory@62fc0000 {
			compatible = "mmio-sram";
			reg = <0x62FC0000 DT_SIZE_K(320)>;
		};
		sram1: memory@63010000 {
			compatible = "zephyr,memory-region", "mmio-sram";
			reg = <0x63010000 DT_SIZE_K(160)>;
			zephyr,memory-region = "ITCM";
		};
		sram2: memory@20010000 {
			compatible = "mmio-sram";
			reg = <0x20010000 DT_SIZE_K(4)>;
		};

		clint: clint@e0000000 {
			#address-cells = <0>;
			#interrupt-cells = <1>;
			interrupt-controller;
			compatible = "sifive,clint0";
			interrupts-extended = <&ictrl 3 &ictrl 7>;
			reg = <0xE0000000 0x10000>;
			reg-names = "control";
		};

		clic: clic@e0000000 {
			#interrupt-cells = <2>;
			interrupt-controller;
			compatible = "sifive,clic";
			interrupts-extended = <&ictrl 3 &ictrl 7 &ictrl 11>;
			reg = <0xE0000000 0x10000>;
			reg-names = "control";
/*
			sifive,numintbits = <4>;
			sifive,numints = <64>;
			sifive,numlevels = <16>;
*/
		};

		pinctrl: pin-controller@20000000 {
			compatible = "bflb,bl-pinctrl";
			reg = <0x20000000 0x1000>;
			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0x20000000 0x20000000 0x1000>;
			status = "okay";

			gpio0: gpio@20000000 {
				compatible = "bflb,bl61x-gpio";
				reg = <0x20000000 0x1000>;
				interrupts = <60 0>;
				interrupt-parent = <&clic>;
				gpio-controller;
				#gpio-cells = <2>;
				#bflb,pin-cells = <2>;
				status = "disabled";
			};
		};

		spi0: spi@2000a200 {
			compatible = "bflb,bl-spi";
			reg = <0x2000a200 0x100>;
			interrupts = <43 0>;
			interrupt-parent = <&clic>;
			status = "disabled";
			#address-cells = <1>;
			#size-cells = <0>;
		};

		uart0: uart@2000a000 {
			compatible = "bflb,bl-uart";
			reg = <0x2000a000 0x100>;
			peripheral-id = <0>;
			interrupts = <44 0>;
			interrupt-parent = <&clic>;
			status = "disabled";
		};
		uart1: uart@2000a100 {
			compatible = "bflb,bl-uart";
			reg = <0x2000a100 0x100>;
			peripheral-id = <1>;
			interrupts = <45 0>;
			interrupt-parent = <&clic>;
			status = "disabled";
		};
		i2c0: i2c@2000a300 {
			compatible = "bflb,i2c";
			reg = <0x2000a300 0x100>;
			interrupts = <48 0>;
			interrupt-parent = <&clic>;
			status = "disabled";
			#address-cells = <1>;
			#size-cells = <0>;
		};
		i2c1: i2c@2000a900 {
			compatible = "bflb,i2c";
			reg = <0x2000a900 0x100>;
			interrupts = <55 0>;
			interrupt-parent = <&clic>;
			status = "disabled";
			#address-cells = <1>;
			#size-cells = <0>;
		};
		efuse: efuse@20056000 {
			compatible = "bflb,efuse";
			reg = <0x20056000 0x1000>;
			status = "okay";
			size = <512>;
		};
		flashctrl: flash-controller@2000b000 {
			compatible = "bflb,flash-controller";
			reg = <0x2000b000 0x1000>;

			#address-cells = <1>;
			#size-cells = <1>;
			interrupts = <29 0>;
			interrupt-parent = <&clic>;
			status = "okay";
		};
	};
};
