INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aniru/Desktop/RISC V/RISC_single_cycle_core/RISC_single_cycle_core.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aniru/Desktop/RISC V/RISC_single_cycle_core/RISC_single_cycle_core.srcs/sources_1/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aniru/Desktop/RISC V/RISC_single_cycle_core/RISC_single_cycle_core.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aniru/Desktop/RISC V/RISC_single_cycle_core/RISC_single_cycle_core.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aniru/Desktop/RISC V/RISC_single_cycle_core/RISC_single_cycle_core.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aniru/Desktop/RISC V/RISC_single_cycle_core/RISC_single_cycle_core.srcs/sources_1/new/Main_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aniru/Desktop/RISC V/RISC_single_cycle_core/RISC_single_cycle_core.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aniru/Desktop/RISC V/RISC_single_cycle_core/RISC_single_cycle_core.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aniru/Desktop/RISC V/RISC_single_cycle_core/RISC_single_cycle_core.srcs/sources_1/new/PC_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aniru/Desktop/RISC V/RISC_single_cycle_core/RISC_single_cycle_core.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aniru/Desktop/RISC V/RISC_single_cycle_core/RISC_single_cycle_core.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aniru/Desktop/RISC V/RISC_single_cycle_core/RISC_single_cycle_core.srcs/sources_1/new/Single_Cycle_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aniru/Desktop/RISC V/RISC_single_cycle_core/RISC_single_cycle_core.srcs/sim_1/new/Single_Cycle_Top_Tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Cycle_Top_Tb
