
################################################################################
#
# This file has been generated by SpyGlass:
#     Report Name      : moresimple
#     Report Created by: Vsd22113
#     Report Created on:  Tue Dec 20 23:48:52 2022
#     Working Directory: /home/user2/Vsd22/Vsd22113/Desktop/HW4_2/build
#     SpyGlass Version : SpyGlass_vQ-2020.03
#     Policy Name      : SpyGlass(SpyGlass_vQ-2020.03)
#                        clock-reset(SpyGlass_vQ-2020.03)
#
#     Total Number of Generated Messages :         12
#     Number of Waived Messages          :          0
#     Number of Reported Messages        :         12
#     Number of Overlimit Messages       :          0
#
#
################################################################################

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
MORESIMPLE REPORT:


############### BuiltIn -> RuleGroup=Blackbox Resolution ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule               Alias              Severity    File                            Line    Wt    Message
======================================================================================
[9]      InfoAnalyzeBBox    InfoAnalyzeBBox    Info        ../src/SRAM_wrapper.sv          195     10    UnsynthesizedDU: Design Unit 'SRAM' (elaborated name 'SRAM') not synthesizable; Stop applied on design unit using -stop option
[A]      InfoAnalyzeBBox    InfoAnalyzeBBox    Info        ../src/data_array_wrapper.sv    11      10    UnsynthesizedDU: Design Unit 'data_array' (elaborated name 'data_array') not synthesizable; Stop applied on design unit using -stop option
[B]      InfoAnalyzeBBox    InfoAnalyzeBBox    Info        ../src/tag_array_wrapper.sv     11      10    UnsynthesizedDU: Design Unit 'tag_array' (elaborated name 'tag_array') not synthesizable; Stop applied on design unit using -stop option
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### BuiltIn -> RuleGroup=Design Read ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                    Alias                   Severity    File                                                                                 Line    Wt    Message
======================================================================================
[1]      DetectTopDesignUnits    DetectTopDesignUnits    Info        ../src/top.sv                                                                        11      2     Module top is a top level design unit
[0]      ElabSummary             ElabSummary             Info        ./spyglass-1/cdc/clock_reset_integrity/spyglass_reports/SpyGlass/elab_summary.rpt    0       2     Please refer file './spyglass-1/cdc/clock_reset_integrity/spyglass_reports/SpyGlass/elab_summary.rpt' for elab summary report
[7]      Info_Case_Analysis      showSimVal              Info        ../src/top.sv                                                                        11      10    Information for set_case_analysis value propagation for design 'top' is displayed
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### BuiltIn -> RuleGroup=SGDC Checks ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                    Alias    Severity    File                       Line    Wt    Message
======================================================================================
[2]      SGDC_abstract_port03             Info        ../script/Spyglass.sgdc    8       10    Constraint 'abstract_port': 'clk' specified with '-clock' field not found on/within module 'data_array'.Considering it as virtual clock
[4]      SGDC_abstract_port03             Info        ../script/Spyglass.sgdc    9       10    Constraint 'abstract_port': 'clk' specified with '-clock' field not found on/within module 'tag_array'.Considering it as virtual clock
[3]      SGDC_abstract_port03             Info        ../script/Spyglass.sgdc    10      10    Constraint 'abstract_port': 'clk' specified with '-clock' field not found on/within module 'SRAM'.Considering it as virtual clock
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### Non-BuiltIn -> Goal=cdc/clock_reset_integrity ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                Alias            Severity    File                      Line    Wt    Message
======================================================================================
[8]      Clock_check04       ClockEdgeinfo    Warning     ../src/RegisterFile.sv    19      10    Recommended edge (positive) of clock 'top.clk' not used
[5]      Propagate_Clocks                     Info        ../src/top.sv             12      2     For top, clock(s) 'top.clk' of domain 'clk' propagated
[6]      Propagate_Clocks                     Info        ../src/top.sv             13      2     For top, clock(s) 'top.clk2' of domain 'clk2' propagated
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
