// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fmm_reduce_kernel_fmm_reduce_kernel,hls_ip_2025_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a200t-fbg676-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.116857,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=5535,HLS_SYN_LUT=61590,HLS_VERSION=2025_1}" *)

module fmm_reduce_kernel (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_dram_i,
        A_dram_o,
        rows,
        cols,
        t_capacity,
        k1,
        k2
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] A_dram_i;
output  [31:0] A_dram_o;
input  [31:0] rows;
input  [31:0] cols;
input  [31:0] t_capacity;
input  [31:0] k1;
input  [31:0] k2;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] A_dram_o;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] M_rows;
reg   [31:0] M_cols;
reg   [31:0] M_t;
reg   [31:0] M_t_capacity;
reg   [14:0] M_e_0_address0;
reg    M_e_0_ce0;
reg    M_e_0_we0;
reg   [31:0] M_e_0_d0;
wire   [31:0] M_e_0_q0;
reg   [14:0] M_e_1_address0;
reg    M_e_1_ce0;
reg    M_e_1_we0;
reg   [31:0] M_e_1_d0;
wire   [31:0] M_e_1_q0;
reg   [14:0] M_e_2_address0;
reg    M_e_2_ce0;
reg    M_e_2_we0;
reg   [31:0] M_e_2_d0;
wire   [31:0] M_e_2_q0;
reg   [14:0] M_e_3_address0;
reg    M_e_3_ce0;
reg    M_e_3_we0;
reg   [31:0] M_e_3_d0;
wire   [31:0] M_e_3_q0;
reg   [31:0] t_capacity_read_reg_174;
reg   [31:0] cols_read_reg_179;
reg   [31:0] rows_read_reg_184;
reg   [31:0] A_dram_read_reg_189;
reg   [31:0] k2_read_reg_194;
wire    ap_CS_fsm_state3;
reg   [31:0] k1_read_reg_199;
wire    grp_load_matrix_from_dram_fu_104_ap_start;
wire    grp_load_matrix_from_dram_fu_104_ap_done;
wire    grp_load_matrix_from_dram_fu_104_ap_idle;
wire    grp_load_matrix_from_dram_fu_104_ap_ready;
wire   [31:0] grp_load_matrix_from_dram_fu_104_M_rows;
wire    grp_load_matrix_from_dram_fu_104_M_rows_ap_vld;
wire   [31:0] grp_load_matrix_from_dram_fu_104_M_cols;
wire    grp_load_matrix_from_dram_fu_104_M_cols_ap_vld;
wire   [31:0] grp_load_matrix_from_dram_fu_104_M_t;
wire    grp_load_matrix_from_dram_fu_104_M_t_ap_vld;
wire   [31:0] grp_load_matrix_from_dram_fu_104_M_t_capacity;
wire    grp_load_matrix_from_dram_fu_104_M_t_capacity_ap_vld;
wire   [14:0] grp_load_matrix_from_dram_fu_104_M_e_0_address0;
wire    grp_load_matrix_from_dram_fu_104_M_e_0_ce0;
wire    grp_load_matrix_from_dram_fu_104_M_e_0_we0;
wire   [31:0] grp_load_matrix_from_dram_fu_104_M_e_0_d0;
wire   [14:0] grp_load_matrix_from_dram_fu_104_M_e_1_address0;
wire    grp_load_matrix_from_dram_fu_104_M_e_1_ce0;
wire    grp_load_matrix_from_dram_fu_104_M_e_1_we0;
wire   [31:0] grp_load_matrix_from_dram_fu_104_M_e_1_d0;
wire   [14:0] grp_load_matrix_from_dram_fu_104_M_e_2_address0;
wire    grp_load_matrix_from_dram_fu_104_M_e_2_ce0;
wire    grp_load_matrix_from_dram_fu_104_M_e_2_we0;
wire   [31:0] grp_load_matrix_from_dram_fu_104_M_e_2_d0;
wire   [14:0] grp_load_matrix_from_dram_fu_104_M_e_3_address0;
wire    grp_load_matrix_from_dram_fu_104_M_e_3_ce0;
wire    grp_load_matrix_from_dram_fu_104_M_e_3_we0;
wire   [31:0] grp_load_matrix_from_dram_fu_104_M_e_3_d0;
wire    grp_greedy_potential_reduce_fu_132_ap_start;
wire    grp_greedy_potential_reduce_fu_132_ap_done;
wire    grp_greedy_potential_reduce_fu_132_ap_idle;
wire    grp_greedy_potential_reduce_fu_132_ap_ready;
wire   [31:0] grp_greedy_potential_reduce_fu_132_M_t_o;
wire    grp_greedy_potential_reduce_fu_132_M_t_o_ap_vld;
wire   [14:0] grp_greedy_potential_reduce_fu_132_M_e_0_address0;
wire    grp_greedy_potential_reduce_fu_132_M_e_0_ce0;
wire    grp_greedy_potential_reduce_fu_132_M_e_0_we0;
wire   [31:0] grp_greedy_potential_reduce_fu_132_M_e_0_d0;
wire   [14:0] grp_greedy_potential_reduce_fu_132_M_e_1_address0;
wire    grp_greedy_potential_reduce_fu_132_M_e_1_ce0;
wire    grp_greedy_potential_reduce_fu_132_M_e_1_we0;
wire   [31:0] grp_greedy_potential_reduce_fu_132_M_e_1_d0;
wire   [14:0] grp_greedy_potential_reduce_fu_132_M_e_2_address0;
wire    grp_greedy_potential_reduce_fu_132_M_e_2_ce0;
wire    grp_greedy_potential_reduce_fu_132_M_e_2_we0;
wire   [31:0] grp_greedy_potential_reduce_fu_132_M_e_2_d0;
wire   [14:0] grp_greedy_potential_reduce_fu_132_M_e_3_address0;
wire    grp_greedy_potential_reduce_fu_132_M_e_3_ce0;
wire    grp_greedy_potential_reduce_fu_132_M_e_3_we0;
wire   [31:0] grp_greedy_potential_reduce_fu_132_M_e_3_d0;
wire    grp_store_matrix_to_dram_fu_156_ap_start;
wire    grp_store_matrix_to_dram_fu_156_ap_done;
wire    grp_store_matrix_to_dram_fu_156_ap_idle;
wire    grp_store_matrix_to_dram_fu_156_ap_ready;
wire   [31:0] grp_store_matrix_to_dram_fu_156_A_dram;
wire    grp_store_matrix_to_dram_fu_156_A_dram_ap_vld;
wire   [14:0] grp_store_matrix_to_dram_fu_156_M_e_0_address0;
wire    grp_store_matrix_to_dram_fu_156_M_e_0_ce0;
wire   [14:0] grp_store_matrix_to_dram_fu_156_M_e_1_address0;
wire    grp_store_matrix_to_dram_fu_156_M_e_1_ce0;
wire   [14:0] grp_store_matrix_to_dram_fu_156_M_e_2_address0;
wire    grp_store_matrix_to_dram_fu_156_M_e_2_ce0;
wire   [14:0] grp_store_matrix_to_dram_fu_156_M_e_3_address0;
wire    grp_store_matrix_to_dram_fu_156_M_e_3_ce0;
reg    grp_load_matrix_from_dram_fu_104_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_greedy_potential_reduce_fu_132_ap_start_reg;
wire    ap_CS_fsm_state4;
reg    grp_store_matrix_to_dram_fu_156_ap_start_reg;
wire    ap_CS_fsm_state5;
reg   [31:0] A_dram_o_reg;
wire    ap_CS_fsm_state6;
reg   [5:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 M_rows = 32'd0;
#0 M_cols = 32'd0;
#0 M_t = 32'd0;
#0 M_t_capacity = 32'd0;
#0 grp_load_matrix_from_dram_fu_104_ap_start_reg = 1'b0;
#0 grp_greedy_potential_reduce_fu_132_ap_start_reg = 1'b0;
#0 grp_store_matrix_to_dram_fu_156_ap_start_reg = 1'b0;
end

fmm_reduce_kernel_M_e_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 25600 ),
    .AddressWidth( 15 ))
M_e_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(M_e_0_address0),
    .ce0(M_e_0_ce0),
    .we0(M_e_0_we0),
    .d0(M_e_0_d0),
    .q0(M_e_0_q0)
);

fmm_reduce_kernel_M_e_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 25600 ),
    .AddressWidth( 15 ))
M_e_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(M_e_1_address0),
    .ce0(M_e_1_ce0),
    .we0(M_e_1_we0),
    .d0(M_e_1_d0),
    .q0(M_e_1_q0)
);

fmm_reduce_kernel_M_e_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 25600 ),
    .AddressWidth( 15 ))
M_e_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(M_e_2_address0),
    .ce0(M_e_2_ce0),
    .we0(M_e_2_we0),
    .d0(M_e_2_d0),
    .q0(M_e_2_q0)
);

fmm_reduce_kernel_M_e_0_RAM_1P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 25600 ),
    .AddressWidth( 15 ))
M_e_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(M_e_3_address0),
    .ce0(M_e_3_ce0),
    .we0(M_e_3_we0),
    .d0(M_e_3_d0),
    .q0(M_e_3_q0)
);

fmm_reduce_kernel_load_matrix_from_dram grp_load_matrix_from_dram_fu_104(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_load_matrix_from_dram_fu_104_ap_start),
    .ap_done(grp_load_matrix_from_dram_fu_104_ap_done),
    .ap_idle(grp_load_matrix_from_dram_fu_104_ap_idle),
    .ap_ready(grp_load_matrix_from_dram_fu_104_ap_ready),
    .A_dram_read(A_dram_read_reg_189),
    .rows(rows_read_reg_184),
    .cols(cols_read_reg_179),
    .t_capacity(t_capacity_read_reg_174),
    .M_rows(grp_load_matrix_from_dram_fu_104_M_rows),
    .M_rows_ap_vld(grp_load_matrix_from_dram_fu_104_M_rows_ap_vld),
    .M_cols(grp_load_matrix_from_dram_fu_104_M_cols),
    .M_cols_ap_vld(grp_load_matrix_from_dram_fu_104_M_cols_ap_vld),
    .M_t(grp_load_matrix_from_dram_fu_104_M_t),
    .M_t_ap_vld(grp_load_matrix_from_dram_fu_104_M_t_ap_vld),
    .M_t_capacity(grp_load_matrix_from_dram_fu_104_M_t_capacity),
    .M_t_capacity_ap_vld(grp_load_matrix_from_dram_fu_104_M_t_capacity_ap_vld),
    .M_e_0_address0(grp_load_matrix_from_dram_fu_104_M_e_0_address0),
    .M_e_0_ce0(grp_load_matrix_from_dram_fu_104_M_e_0_ce0),
    .M_e_0_we0(grp_load_matrix_from_dram_fu_104_M_e_0_we0),
    .M_e_0_d0(grp_load_matrix_from_dram_fu_104_M_e_0_d0),
    .M_e_1_address0(grp_load_matrix_from_dram_fu_104_M_e_1_address0),
    .M_e_1_ce0(grp_load_matrix_from_dram_fu_104_M_e_1_ce0),
    .M_e_1_we0(grp_load_matrix_from_dram_fu_104_M_e_1_we0),
    .M_e_1_d0(grp_load_matrix_from_dram_fu_104_M_e_1_d0),
    .M_e_2_address0(grp_load_matrix_from_dram_fu_104_M_e_2_address0),
    .M_e_2_ce0(grp_load_matrix_from_dram_fu_104_M_e_2_ce0),
    .M_e_2_we0(grp_load_matrix_from_dram_fu_104_M_e_2_we0),
    .M_e_2_d0(grp_load_matrix_from_dram_fu_104_M_e_2_d0),
    .M_e_3_address0(grp_load_matrix_from_dram_fu_104_M_e_3_address0),
    .M_e_3_ce0(grp_load_matrix_from_dram_fu_104_M_e_3_ce0),
    .M_e_3_we0(grp_load_matrix_from_dram_fu_104_M_e_3_we0),
    .M_e_3_d0(grp_load_matrix_from_dram_fu_104_M_e_3_d0)
);

fmm_reduce_kernel_greedy_potential_reduce grp_greedy_potential_reduce_fu_132(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_greedy_potential_reduce_fu_132_ap_start),
    .ap_done(grp_greedy_potential_reduce_fu_132_ap_done),
    .ap_idle(grp_greedy_potential_reduce_fu_132_ap_idle),
    .ap_ready(grp_greedy_potential_reduce_fu_132_ap_ready),
    .k1(k1_read_reg_199),
    .k2(k2_read_reg_194),
    .M_rows(M_rows),
    .M_t_i(M_t),
    .M_t_o(grp_greedy_potential_reduce_fu_132_M_t_o),
    .M_t_o_ap_vld(grp_greedy_potential_reduce_fu_132_M_t_o_ap_vld),
    .M_cols(M_cols),
    .M_e_0_address0(grp_greedy_potential_reduce_fu_132_M_e_0_address0),
    .M_e_0_ce0(grp_greedy_potential_reduce_fu_132_M_e_0_ce0),
    .M_e_0_we0(grp_greedy_potential_reduce_fu_132_M_e_0_we0),
    .M_e_0_d0(grp_greedy_potential_reduce_fu_132_M_e_0_d0),
    .M_e_0_q0(M_e_0_q0),
    .M_e_1_address0(grp_greedy_potential_reduce_fu_132_M_e_1_address0),
    .M_e_1_ce0(grp_greedy_potential_reduce_fu_132_M_e_1_ce0),
    .M_e_1_we0(grp_greedy_potential_reduce_fu_132_M_e_1_we0),
    .M_e_1_d0(grp_greedy_potential_reduce_fu_132_M_e_1_d0),
    .M_e_1_q0(M_e_1_q0),
    .M_e_2_address0(grp_greedy_potential_reduce_fu_132_M_e_2_address0),
    .M_e_2_ce0(grp_greedy_potential_reduce_fu_132_M_e_2_ce0),
    .M_e_2_we0(grp_greedy_potential_reduce_fu_132_M_e_2_we0),
    .M_e_2_d0(grp_greedy_potential_reduce_fu_132_M_e_2_d0),
    .M_e_2_q0(M_e_2_q0),
    .M_e_3_address0(grp_greedy_potential_reduce_fu_132_M_e_3_address0),
    .M_e_3_ce0(grp_greedy_potential_reduce_fu_132_M_e_3_ce0),
    .M_e_3_we0(grp_greedy_potential_reduce_fu_132_M_e_3_we0),
    .M_e_3_d0(grp_greedy_potential_reduce_fu_132_M_e_3_d0),
    .M_e_3_q0(M_e_3_q0),
    .M_t_capacity(M_t_capacity)
);

fmm_reduce_kernel_store_matrix_to_dram grp_store_matrix_to_dram_fu_156(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_store_matrix_to_dram_fu_156_ap_start),
    .ap_done(grp_store_matrix_to_dram_fu_156_ap_done),
    .ap_idle(grp_store_matrix_to_dram_fu_156_ap_idle),
    .ap_ready(grp_store_matrix_to_dram_fu_156_ap_ready),
    .A_dram(grp_store_matrix_to_dram_fu_156_A_dram),
    .A_dram_ap_vld(grp_store_matrix_to_dram_fu_156_A_dram_ap_vld),
    .M_rows(M_rows),
    .M_cols(M_cols),
    .M_e_0_address0(grp_store_matrix_to_dram_fu_156_M_e_0_address0),
    .M_e_0_ce0(grp_store_matrix_to_dram_fu_156_M_e_0_ce0),
    .M_e_0_q0(M_e_0_q0),
    .M_e_1_address0(grp_store_matrix_to_dram_fu_156_M_e_1_address0),
    .M_e_1_ce0(grp_store_matrix_to_dram_fu_156_M_e_1_ce0),
    .M_e_1_q0(M_e_1_q0),
    .M_e_2_address0(grp_store_matrix_to_dram_fu_156_M_e_2_address0),
    .M_e_2_ce0(grp_store_matrix_to_dram_fu_156_M_e_2_ce0),
    .M_e_2_q0(M_e_2_q0),
    .M_e_3_address0(grp_store_matrix_to_dram_fu_156_M_e_3_address0),
    .M_e_3_ce0(grp_store_matrix_to_dram_fu_156_M_e_3_ce0),
    .M_e_3_q0(M_e_3_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_greedy_potential_reduce_fu_132_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_greedy_potential_reduce_fu_132_ap_start_reg <= 1'b1;
        end else if ((grp_greedy_potential_reduce_fu_132_ap_ready == 1'b1)) begin
            grp_greedy_potential_reduce_fu_132_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_load_matrix_from_dram_fu_104_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_load_matrix_from_dram_fu_104_ap_start_reg <= 1'b1;
        end else if ((grp_load_matrix_from_dram_fu_104_ap_ready == 1'b1)) begin
            grp_load_matrix_from_dram_fu_104_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_store_matrix_to_dram_fu_156_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_store_matrix_to_dram_fu_156_ap_start_reg <= 1'b1;
        end else if ((grp_store_matrix_to_dram_fu_156_ap_ready == 1'b1)) begin
            grp_store_matrix_to_dram_fu_156_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_greedy_potential_reduce_fu_132_M_t_o_ap_vld == 1'b1))) begin
        M_t <= grp_greedy_potential_reduce_fu_132_M_t_o;
    end else if (((1'b1 == ap_CS_fsm_state2) & (grp_load_matrix_from_dram_fu_104_M_t_ap_vld == 1'b1))) begin
        M_t <= grp_load_matrix_from_dram_fu_104_M_t;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (grp_store_matrix_to_dram_fu_156_A_dram_ap_vld == 1'b1))) begin
        A_dram_o_reg <= grp_store_matrix_to_dram_fu_156_A_dram;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        A_dram_read_reg_189 <= A_dram_i;
        cols_read_reg_179 <= cols;
        rows_read_reg_184 <= rows;
        t_capacity_read_reg_174 <= t_capacity;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (grp_load_matrix_from_dram_fu_104_M_cols_ap_vld == 1'b1))) begin
        M_cols <= grp_load_matrix_from_dram_fu_104_M_cols;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_load_matrix_from_dram_fu_104_M_rows_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        M_rows <= grp_load_matrix_from_dram_fu_104_M_rows;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (grp_load_matrix_from_dram_fu_104_M_t_capacity_ap_vld == 1'b1))) begin
        M_t_capacity <= grp_load_matrix_from_dram_fu_104_M_t_capacity;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        k1_read_reg_199 <= k1;
        k2_read_reg_194 <= k2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (grp_store_matrix_to_dram_fu_156_A_dram_ap_vld == 1'b1))) begin
        A_dram_o = grp_store_matrix_to_dram_fu_156_A_dram;
    end else begin
        A_dram_o = A_dram_o_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        M_e_0_address0 = grp_store_matrix_to_dram_fu_156_M_e_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        M_e_0_address0 = grp_greedy_potential_reduce_fu_132_M_e_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        M_e_0_address0 = grp_load_matrix_from_dram_fu_104_M_e_0_address0;
    end else begin
        M_e_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        M_e_0_ce0 = grp_store_matrix_to_dram_fu_156_M_e_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        M_e_0_ce0 = grp_greedy_potential_reduce_fu_132_M_e_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        M_e_0_ce0 = grp_load_matrix_from_dram_fu_104_M_e_0_ce0;
    end else begin
        M_e_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        M_e_0_d0 = grp_greedy_potential_reduce_fu_132_M_e_0_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        M_e_0_d0 = grp_load_matrix_from_dram_fu_104_M_e_0_d0;
    end else begin
        M_e_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        M_e_0_we0 = grp_greedy_potential_reduce_fu_132_M_e_0_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        M_e_0_we0 = grp_load_matrix_from_dram_fu_104_M_e_0_we0;
    end else begin
        M_e_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        M_e_1_address0 = grp_store_matrix_to_dram_fu_156_M_e_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        M_e_1_address0 = grp_greedy_potential_reduce_fu_132_M_e_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        M_e_1_address0 = grp_load_matrix_from_dram_fu_104_M_e_1_address0;
    end else begin
        M_e_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        M_e_1_ce0 = grp_store_matrix_to_dram_fu_156_M_e_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        M_e_1_ce0 = grp_greedy_potential_reduce_fu_132_M_e_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        M_e_1_ce0 = grp_load_matrix_from_dram_fu_104_M_e_1_ce0;
    end else begin
        M_e_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        M_e_1_d0 = grp_greedy_potential_reduce_fu_132_M_e_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        M_e_1_d0 = grp_load_matrix_from_dram_fu_104_M_e_1_d0;
    end else begin
        M_e_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        M_e_1_we0 = grp_greedy_potential_reduce_fu_132_M_e_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        M_e_1_we0 = grp_load_matrix_from_dram_fu_104_M_e_1_we0;
    end else begin
        M_e_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        M_e_2_address0 = grp_store_matrix_to_dram_fu_156_M_e_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        M_e_2_address0 = grp_greedy_potential_reduce_fu_132_M_e_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        M_e_2_address0 = grp_load_matrix_from_dram_fu_104_M_e_2_address0;
    end else begin
        M_e_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        M_e_2_ce0 = grp_store_matrix_to_dram_fu_156_M_e_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        M_e_2_ce0 = grp_greedy_potential_reduce_fu_132_M_e_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        M_e_2_ce0 = grp_load_matrix_from_dram_fu_104_M_e_2_ce0;
    end else begin
        M_e_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        M_e_2_d0 = grp_greedy_potential_reduce_fu_132_M_e_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        M_e_2_d0 = grp_load_matrix_from_dram_fu_104_M_e_2_d0;
    end else begin
        M_e_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        M_e_2_we0 = grp_greedy_potential_reduce_fu_132_M_e_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        M_e_2_we0 = grp_load_matrix_from_dram_fu_104_M_e_2_we0;
    end else begin
        M_e_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        M_e_3_address0 = grp_store_matrix_to_dram_fu_156_M_e_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        M_e_3_address0 = grp_greedy_potential_reduce_fu_132_M_e_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        M_e_3_address0 = grp_load_matrix_from_dram_fu_104_M_e_3_address0;
    end else begin
        M_e_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        M_e_3_ce0 = grp_store_matrix_to_dram_fu_156_M_e_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        M_e_3_ce0 = grp_greedy_potential_reduce_fu_132_M_e_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        M_e_3_ce0 = grp_load_matrix_from_dram_fu_104_M_e_3_ce0;
    end else begin
        M_e_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        M_e_3_d0 = grp_greedy_potential_reduce_fu_132_M_e_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        M_e_3_d0 = grp_load_matrix_from_dram_fu_104_M_e_3_d0;
    end else begin
        M_e_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        M_e_3_we0 = grp_greedy_potential_reduce_fu_132_M_e_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        M_e_3_we0 = grp_load_matrix_from_dram_fu_104_M_e_3_we0;
    end else begin
        M_e_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_load_matrix_from_dram_fu_104_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_greedy_potential_reduce_fu_132_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_store_matrix_to_dram_fu_156_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (grp_store_matrix_to_dram_fu_156_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (grp_store_matrix_to_dram_fu_156_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_load_matrix_from_dram_fu_104_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_greedy_potential_reduce_fu_132_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_store_matrix_to_dram_fu_156_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign grp_greedy_potential_reduce_fu_132_ap_start = grp_greedy_potential_reduce_fu_132_ap_start_reg;

assign grp_load_matrix_from_dram_fu_104_ap_start = grp_load_matrix_from_dram_fu_104_ap_start_reg;

assign grp_store_matrix_to_dram_fu_156_ap_start = grp_store_matrix_to_dram_fu_156_ap_start_reg;

endmodule //fmm_reduce_kernel
