;redcode
;assert 1
	SPL 0, <-2
	CMP -205, <-127
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 1, <-11
	SUB 510, 0
	SUB 1, <-11
	ADD -1, <-20
	SUB @127, 106
	SUB @121, 103
	SUB @127, 106
	SPL 800, 20
	ADD 0, <29
	ADD 0, <29
	SUB @127, 105
	SLT <0, @2
	SLT <0, @2
	DJN -1, @-20
	DJN -1, @-20
	SUB @127, 105
	MOV -7, <-20
	MOV -7, <-20
	SLT @51, 700
	SUB @121, 103
	SLT @51, 700
	SUB @121, 103
	SUB @80, 2
	DJN -1, @-20
	SPL <121, 103
	DAT #82, #2
	DJN -1, @-20
	SUB @121, 106
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	ADD 710, 91
	ADD 210, 31
	SUB #151, 600
	SUB #72, @200
	SLT <0, @2
	CMP @127, 105
	SPL -100, -310
	SPL <121, 103
	SUB @127, 106
	ADD 800, 20
	MOV -1, <-20
	MOV -7, <-20
	CMP -205, <-127
	MOV -1, <-20
