Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/FrameGenChk_tb_isim_beh.exe -prj D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/FrameGenChk_tb_beh.prj work.FrameGenChk_tb work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/ipcore_dir/aurora8b10b/src/aurora8b10b_valid_data_counter.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/ipcore_dir/aurora8b10b/src/aurora8b10b_storage_switch_control.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/ipcore_dir/aurora8b10b/src/aurora8b10b_storage_mux.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/ipcore_dir/aurora8b10b/src/aurora8b10b_storage_count_control.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/ipcore_dir/aurora8b10b/src/aurora8b10b_storage_ce_control.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/ipcore_dir/aurora8b10b/src/aurora8b10b_sideband_output.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/ipcore_dir/aurora8b10b/src/aurora8b10b_rx_ll_deframer.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/ipcore_dir/aurora8b10b/src/aurora8b10b_output_switch_control.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/ipcore_dir/aurora8b10b/src/aurora8b10b_output_mux.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/ipcore_dir/aurora8b10b/src/aurora8b10b_left_align_mux.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/ipcore_dir/aurora8b10b/src/aurora8b10b_left_align_control.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/ipcore_dir/aurora8b10b/src/aurora8b10b_tx_ll_datapath.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/ipcore_dir/aurora8b10b/src/aurora8b10b_tx_ll_control.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/ipcore_dir/aurora8b10b/src/aurora8b10b_sym_gen_4byte.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/ipcore_dir/aurora8b10b/src/aurora8b10b_sym_dec_4byte.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/ipcore_dir/aurora8b10b/src/aurora8b10b_rx_ll_pdu_datapath.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/ipcore_dir/aurora8b10b/src/aurora8b10b_lane_init_sm_4byte.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/ipcore_dir/aurora8b10b/src/aurora8b10b_idle_and_ver_gen.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/ipcore_dir/aurora8b10b/src/aurora8b10b_hotplug.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/ipcore_dir/aurora8b10b/src/aurora8b10b_err_detect_4byte.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/ipcore_dir/aurora8b10b/src/aurora8b10b_chbond_count_dec_4byte.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/ipcore_dir/aurora8b10b/src/aurora8b10b_channel_init_sm.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/ipcore_dir/aurora8b10b/src/aurora8b10b_channel_err_detect.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/ipcore_dir/aurora8b10b/example_design/gt/aurora8b10b_gtx.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/ipcore_dir/aurora8b10b/src/aurora8b10b_tx_ll.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/ipcore_dir/aurora8b10b/src/aurora8b10b_rx_ll.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/ipcore_dir/aurora8b10b/src/aurora8b10b_ll_to_axi.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/ipcore_dir/aurora8b10b/src/aurora8b10b_global_logic.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/ipcore_dir/aurora8b10b/src/aurora8b10b_axi_to_ll.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/ipcore_dir/aurora8b10b/src/aurora8b10b_aurora_lane_4byte.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/ipcore_dir/aurora8b10b/example_design/gt/aurora8b10b_transceiver_wrapper.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/ipcore_dir/aurora8b10b/example_design/traffic_gen_check/aurora8b10b_frame_gen.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/ipcore_dir/aurora8b10b/example_design/traffic_gen_check/aurora8b10b_frame_check.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/ipcore_dir/aurora8b10b/example_design/clock_module/aurora8b10b_clock_module.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/ipcore_dir/aurora8b10b/example_design/cc_manager/aurora8b10b_standard_cc_module.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/ipcore_dir/aurora8b10b/example_design/aurora8b10b_reset_logic.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/ipcore_dir/aurora8b10b.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/ipcore_dir/aurora8b10b/example_design/aurora8b10b_exdes.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/ipcore_dir/aurora8b10b/simulation/aurora8b10b_tb.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/ipcore_dir/aurora_data_fifo.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/aurora_standard_cc_module.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/aurora_reset_logic.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/aurora_clock_module.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/aurora_test.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/aurora_ll_to_axi.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/aurora_frame_gen.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/aurora_frame_check.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/aurora_axi_to_ll.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/Loop_Buf.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/FrameGenChk_Module.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/aurora_looptest.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/FrameGenChk_top.v" into library work
Analyzing Verilog file "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/FrameGenChk_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/aurora_test.v" Line 228: Port s_axis_tready is not connected to this instance
WARNING:HDLCompiler:329 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15385: Target <(null)> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15747: Size mismatch in connection of port <casclken>. Formal port size is 1-bit while actual signal size is 10-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15748: Size mismatch in connection of port <comsasdet_b>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15749: Size mismatch in connection of port <dfetapovrd_pma>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15750: Size mismatch in connection of port <grefclkrx>. Formal port size is 1-bit while actual signal size is 12-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15751: Size mismatch in connection of port <gtp_cfg_pwrup_pma>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15752: Size mismatch in connection of port <phystatus_b>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15753: Size mismatch in connection of port <pwrdntx_b>. Formal port size is 1-bit while actual signal size is 6-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15754: Size mismatch in connection of port <rcvdetpoll>. Formal port size is 1-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15755: Size mismatch in connection of port <rcvvsstermen>. Formal port size is 1-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15756: Size mismatch in connection of port <reset_rxpll_b>. Formal port size is 1-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15757: Size mismatch in connection of port <resetclkrx_b>. Formal port size is 1-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15758: Size mismatch in connection of port <rxbyterealign_b>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15759: Size mismatch in connection of port <rxdlyaligndisable>. Formal port size is 1-bit while actual signal size is 6-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15760: Size mismatch in connection of port <rxdlyalignoverride>. Formal port size is 1-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15761: Size mismatch in connection of port <rxdlyalignupdsw>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15762: Size mismatch in connection of port <rxpll_clk_cntl>. Formal port size is 1-bit while actual signal size is 10-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15763: Size mismatch in connection of port <rxrecclk>. Formal port size is 1-bit while actual signal size is 6-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15764: Size mismatch in connection of port <rxselfourfive>. Formal port size is 1-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15766: Size mismatch in connection of port <tusrclk>. Formal port size is 1-bit while actual signal size is 6-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15767: Size mismatch in connection of port <txdlyalignforcerotate>. Formal port size is 1-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15768: Size mismatch in connection of port <txdlyalignreset>. Formal port size is 1-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15770: Size mismatch in connection of port <txplllkdet_b>. Formal port size is 1-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15771: Size mismatch in connection of port <txplllockdetcoarse>. Formal port size is 1-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15772: Size mismatch in connection of port <txselfourfive>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15773: Size mismatch in connection of port <xcdrenf>. Formal port size is 1-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15774: Size mismatch in connection of port <xcdrupdnsw>. Formal port size is 1-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15776: Size mismatch in connection of port <xtxfsmupdnsw>. Formal port size is 1-bit while actual signal size is 6-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15777: Size mismatch in connection of port <cfg_reset>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15778: Size mismatch in connection of port <dfedlyovrd>. Formal port size is 1-bit while actual signal size is 7-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15779: Size mismatch in connection of port <gpwrdwn_b>. Formal port size is 1-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15780: Size mismatch in connection of port <ibufdsce0_b>. Formal port size is 1-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15781: Size mismatch in connection of port <ignoresigdet>. Formal port size is 1-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15782: Size mismatch in connection of port <rcvpresent>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15783: Size mismatch in connection of port <rxchbondslave>. Formal port size is 1-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15784: Size mismatch in connection of port <rxdlyaligndisable_in>. Formal port size is 1-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15785: Size mismatch in connection of port <rxdlyalignreset_in>. Formal port size is 1-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15786: Size mismatch in connection of port <rxenchansync>. Formal port size is 1-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15787: Size mismatch in connection of port <rxenpmaphasealign>. Formal port size is 1-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15789: Size mismatch in connection of port <rxpmasetphase>. Formal port size is 1-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15790: Size mismatch in connection of port <rxusrclk2_b>. Formal port size is 1-bit while actual signal size is 6-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15791: Size mismatch in connection of port <scanclk_b>. Formal port size is 1-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15792: Size mismatch in connection of port <txcominit>. Formal port size is 1-bit while actual signal size is 7-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15793: Size mismatch in connection of port <txcomwake>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15794: Size mismatch in connection of port <txdivclkpnr>. Formal port size is 1-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15795: Size mismatch in connection of port <txdlyalignoverride_in>. Formal port size is 1-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15796: Size mismatch in connection of port <txenpmaphasealign>. Formal port size is 1-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15797: Size mismatch in connection of port <txpdownasynch>. Formal port size is 1-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15798: Size mismatch in connection of port <txpmasetphase>. Formal port size is 1-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15799: Size mismatch in connection of port <txusrclk2_b>. Formal port size is 1-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15800: Size mismatch in connection of port <zdivclkpnr>. Formal port size is 1-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:329 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 11841: Target <(null)> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15260: Size mismatch in connection of port <txdatap>. Formal port size is 32-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15261: Size mismatch in connection of port <txenpmaphasealignp>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15262: Size mismatch in connection of port <txpostemphasisp>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15263: Size mismatch in connection of port <txprbsforceerrp>. Formal port size is 1-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15264: Size mismatch in connection of port <dfetapmonitor1_bs>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15265: Size mismatch in connection of port <drdy_bs>. Formal port size is 1-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15266: Size mismatch in connection of port <txpdownasynch>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15267: Size mismatch in connection of port <txrundisp_bs>. Formal port size is 4-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:329 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 12150: Target <(null)> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15300: Size mismatch in connection of port <txbypass8b10bp>. Formal port size is 4-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15302: Size mismatch in connection of port <txdlyaligndisablep>. Formal port size is 1-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15303: Size mismatch in connection of port <txheaderp>. Formal port size is 3-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15304: Size mismatch in connection of port <txinhibitp>. Formal port size is 1-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15305: Size mismatch in connection of port <rxclkcorcnt_bs>. Formal port size is 3-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15306: Size mismatch in connection of port <rxcommadet_bs>. Formal port size is 1-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15307: Size mismatch in connection of port <rxdlyalignoverride_in>. Formal port size is 1-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15308: Size mismatch in connection of port <rxheader_bs>. Formal port size is 3-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15309: Size mismatch in connection of port <rxheadervalid_bs>. Formal port size is 1-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15311: Size mismatch in connection of port <txbypass8b10b>. Formal port size is 4-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15312: Size mismatch in connection of port <txdlyaligndisable_in>. Formal port size is 1-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15313: Size mismatch in connection of port <txheader>. Formal port size is 3-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15314: Size mismatch in connection of port <txpmasetphase>. Formal port size is 1-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:329 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 12367: Target <(null)> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15334: Size mismatch in connection of port <txbufdiffctrlp>. Formal port size is 3-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15335: Size mismatch in connection of port <txswingp>. Formal port size is 1-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15336: Size mismatch in connection of port <loopback>. Formal port size is 3-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15337: Size mismatch in connection of port <rxchariscomma_bs>. Formal port size is 4-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15338: Size mismatch in connection of port <rxcommadetuse>. Formal port size is 1-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15339: Size mismatch in connection of port <rxdlyalignforcerotate_in_b>. Formal port size is 1-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15341: Size mismatch in connection of port <rxnotintable_bs>. Formal port size is 4-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15342: Size mismatch in connection of port <rxrundisp_bs>. Formal port size is 4-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 15343: Size mismatch in connection of port <txdiffctrl>. Formal port size is 4-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:329 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 20606: Target <(null)> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 20840: Size mismatch in connection of port <clk0sel>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 20841: Size mismatch in connection of port <edgedlycode>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "v:/hipsBuilds/P_hips_v23.0/rst/hips/gtxe1/B_GTXE1_enc.v" Line 20842: Size mismatch in connection of port <rusrclkin>. Formal port size is 1-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:1007 - "N:/P.20131013/rtf/verilog/src/XilinxCoreLib/FIFO_GENERATOR_V9_3.v" Line 4120: Element index -1 into num_read_words_dc is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.20131013/rtf/verilog/src/XilinxCoreLib/FIFO_GENERATOR_V9_3.v" Line 4170: Element index -1 into num_write_words_dc is out of bounds
Completed static elaboration
Fuse Memory Usage: 131784 KB
Fuse CPU Usage: 3634 ms
Compiling module aurora_LL_TO_AXI(DATA_WIDTH=32,S...
Compiling module aurora_FRAME_GEN
Compiling module aurora_AXI_TO_LL(DATA_WIDTH=32,S...
Compiling module aurora_FRAME_CHECK
Compiling module FrameGenChk_Module
Compiling module Loop_Buf
Compiling module fifo_generator_v9_3_sync_stage(C...
Compiling module fifo_generator_v9_3_bhv_ver_as(C...
Compiling module fifo_generator_v9_3_bhv_ver_prel...
Compiling module FIFO_GENERATOR_V9_3_CONV_VER(C_C...
Compiling module FIFO_GENERATOR_V9_3(C_DATA_COUNT...
Compiling module aurora_data_fifo
Compiling module MMCM_ADV(CLOCK_HOLD="TRUE",CLKOU...
Compiling module BUFG
Compiling module aurora_CLOCK_MODULE
Compiling module FDR
Compiling module aurora8b10b_LANE_INIT_SM_4BYTE
Compiling module aurora8b10b_CHBOND_COUNT_DEC_4BY...
Compiling module aurora8b10b_SYM_GEN_4BYTE
Compiling module aurora8b10b_SYM_DEC_4BYTE
Compiling module aurora8b10b_ERR_DETECT_4BYTE
Compiling module aurora8b10b_cir_fifo
Compiling module aurora8b10b_hotplug_default
Compiling module aurora8b10b_AURORA_LANE_4BYTE
Compiling module gtxe1_344753
Compiling module gtxe1_671231(POLARITY="FALSE",TI...
Compiling module gtxe1_671231(POLARITY="FALSE",TI...
Compiling module gtxe1_671231(POLARITY="FALSE",TI...
Compiling module gtxe1_671231(POLARITY="FALSE",TI...
Compiling module gtxe1_671231(POLARITY="FALSE",TI...
Compiling module gtxe1_671231(POLARITY="FALSE",TI...
Compiling module gtxe1_671231(POLARITY="FALSE",TI...
Compiling module gtxe1_671231(POLARITY="FALSE",TI...
Compiling module gtxe1_671231(POLARITY="FALSE",TI...
Compiling module gtxe1_671231(POLARITY="FALSE",TI...
Compiling module gtxe1_671231(POLARITY="FALSE",TI...
Compiling module gtxe1_671231(POLARITY="FALSE",TI...
Compiling module gtxe1_671231(POLARITY="FALSE",TI...
Compiling module gtxe1_671231(POLARITY="FALSE",TI...
Compiling module gtxe1_671231(POLARITY="FALSE",TI...
Compiling module gtxe1_671231(POLARITY="FALSE",TI...
Compiling module gtxe1_671231(POLARITY="FALSE",TI...
Compiling module gtxe1_671231(POLARITY="FALSE",TI...
Compiling module gtxe1_671231(POLARITY="FALSE",TI...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="DoNotCare",...
Compiling module gtxe1_671231(TIEOFF="DoNotCare",...
Compiling module gtxe1_671231(TIEOFF="DoNotCare",...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="DoNotCare",...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="DoNotCare",...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="DoNotCare",...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="DoNotCare",...
Compiling module gtxe1_671231(TIEOFF="DoNotCare",...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="DoNotCare",...
Compiling module gtxe1_671231(TIEOFF="DoNotCare",...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="1",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="1",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="DoNotCare",...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="DoNotCare",...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="1",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="1",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="1",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="DoNotCare",...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="1",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="DoNotCare",...
Compiling module gtxe1_671231(TIEOFF="DoNotCare",...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="1",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="DoNotCare",...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="DoNotCare",...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="1",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="1",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="1",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="1",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="1",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="1",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="1",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="1",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="1",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="DoNotCare",...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="DoNotCare",...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="DoNotCare",...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="0",T_DELAY=...
Compiling module gtxe1_671231(TIEOFF="DoNotCare",...
Compiling module gtxe1_671231(TIEOFF="DoNotCare",...
Compiling module gtxe1_671231(TIEOFF="DoNotCare",...
Compiling module gtxe1_671231(TIEOFF="DoNotCare",...
Compiling module gtxe1_671231(TIEOFF="DoNotCare",...
Compiling module gtxe1_671231(TIEOFF="DoNotCare",...
Compiling module gtxe1_671231(TIEOFF="DoNotCare",...
Compiling module gtxe1_671231(TIEOFF="DoNotCare",...
Compiling module gtxe1_671231(TIEOFF="DoNotCare",...
Compiling module gtxe1_671231(TIEOFF="DoNotCare",...
Compiling module gtxe1_671231(TIEOFF="DoNotCare",...
Compiling module gtxe1_671231(TIEOFF="DoNotCare",...
Compiling module gtxe1_671231(TIEOFF="DoNotCare",...
Compiling module gtxe1_671231(TIEOFF="DoNotCare",...
Compiling module gtxe1_310233
Compiling module gtxe1_733216
Compiling module gtxe1_585587
Compiling module gtxe1_114138
Compiling module gtxe1_501958
Compiling module gtxe1_675553
Compiling module gtxe1_532824
Compiling module gtxe1_533985
Compiling module gtxe1_532908
Compiling module gtxe1_552437
Compiling module gtxe1_844696
Compiling module gtxe1_089319
Compiling module gtxe1_059474
Compiling module gtxe1_535064
Compiling module gtxe1_587839
Compiling module gtxe1_659718
Compiling module gtxe1_738293
Compiling module gtxe1_028828
Compiling module gtxe1_677415
Compiling module gtxe1_533641
Compiling module gtxe1_170140
Compiling module gtxe1_995706
Compiling module gtxe1_222004
Compiling module gtxe1_939892
Compiling module gtxe1_413883
Compiling module gtxe1_310026
Compiling module gtxe1_279686
Compiling module gtxe1_101908
Compiling module gtxe1_983078
Compiling module gtxe1_442889
Compiling module gtxe1_605659
Compiling module gtxe1_899594
Compiling module gtxe1_153943
Compiling module gtxe1_107496
Compiling module gtxe1_588926
Compiling module gtxe1_124119
Compiling module gtxe1_310731
Compiling module gtxe1_025202
Compiling module gtxe1_430513
Compiling module gtxe1_575713
Compiling module gtxe1_724797
Compiling module gtxe1_099049
Compiling module gtxe1_666463
Compiling module gtxe1_682754
Compiling module gtxe1_883974
Compiling module gtxe1_089977
Compiling module gtxe1_859985
Compiling module gtxe1_325524
Compiling module gtxe1_386188
Compiling module gtxe1_427523
Compiling module gtxe1_008407
Compiling module gtxe1_644671
Compiling module gtxe1_603499
Compiling module gtxe1_056221
Compiling module gtxe1_334490
Compiling module gtxe1_942074
Compiling module gtxe1_246572
Compiling module gtxe1_944539
Compiling module gtxe1_244431
Compiling module gtxe1_963160
Compiling module gtxe1_392531
Compiling module gtxe1_597533
Compiling module gtxe1_656301
Compiling module gtxe1_367572
Compiling module gtxe1_626246
Compiling module gtxe1_546427
Compiling module gtxe1_989920
Compiling module gtxe1_043895
Compiling module gtxe1_848317
Compiling module gtxe1_735852
Compiling module gtxe1_386406
Compiling module gtxe1_367981
Compiling module gtxe1_235442
Compiling module gtxe1_229341
Compiling module gtxe1_278256
Compiling module gtxe1_280959
Compiling module gtxe1_828491
Compiling module gtxe1_280507
Compiling module gtxe1_556942
Compiling module gtxe1_804454
Compiling module gtxe1_681566
Compiling module gtxe1_628310
Compiling module gtxe1_562132
Compiling module gtxe1_277770
Compiling module gtxe1_643433
Compiling module gtxe1_916543
Compiling module gtxe1_092637
Compiling module gtxe1_374067
Compiling module gtxe1_167566
Compiling module gtxe1_191369
Compiling module gtxe1_687940
Compiling module gtxe1_459749
Compiling module gtxe1_709493
Compiling module gtxe1_733195
Compiling module gtxe1_633424
Compiling module gtxe1_186997
Compiling module gtxe1_610693
Compiling module gtxe1_287790
Compiling module gtxe1_025924
Compiling module gtxe1_609003
Compiling module gtxe1_600102
Compiling module gtxe1_621028
Compiling module gtxe1_497460
Compiling module gtxe1_893754
Compiling module gtxe1_073991
Compiling module gtxe1_216736
Compiling module gtxe1_078956
Compiling module gtxe1_652337
Compiling module gtxe1_259514
Compiling module gtxe1_516821
Compiling module gtxe1_619043
Compiling module gtxe1_037016
Compiling module gtxe1_343515
Compiling module gtxe1_199787
Compiling module gtxe1_643509
Compiling module gtxe1_235519
Compiling module gtxe1_189745
Compiling module gtxe1_634269
Compiling module gtxe1_155143
Compiling module gtxe1_661882
Compiling module gtxe1_681060
Compiling module gtxe1_499125
Compiling module gtxe1_365973
Compiling module gtxe1_099340
Compiling module gtxe1_108740
Compiling module gtxe1_726586
Compiling module gtxe1_448214
Compiling module gtxe1_565897
Compiling module gtxe1_632203
Compiling module gtxe1_893333
Compiling module gtxe1_732774
Compiling module gtxe1_392743
Compiling module gtxe1_774572
Compiling module gtxe1_143175
Compiling module gtxe1_751833
Compiling module gtxe1_444758
Compiling module gtxe1_794903
Compiling module gtxe1_412860
Compiling module gtxe1_322854
Compiling module gtxe1_327097
Compiling module gtxe1_482685
Compiling module gtxe1_215482
Compiling module gtxe1_247563
Compiling module gtxe1_690651
Compiling module gtxe1_190865
Compiling module gtxe1_718499
Compiling module gtxe1_482694
Compiling module gtxe1_678879
Compiling module gtxe1_970202
Compiling module gtxe1_497840
Compiling module gtxe1_475066
Compiling module gtxe1_990381
Compiling module gtxe1_195341
Compiling module gtxe1_733578
Compiling module gtxe1_021197
Compiling module gtxe1_484348
Compiling module gtxe1_611111
Compiling module gtxe1_197168
Compiling module gtxe1_516297
Compiling module gtxe1_666184
Compiling module gtxe1_037852
Compiling module gtxe1_209160
Compiling module gtxe1_674576
Compiling module gtxe1_010342
Compiling module gtxe1_173845
Compiling module gtxe1_805234
Compiling module gtxe1_454887(DPWB=2)
Compiling module gtxe1_429872(DPWB=2)
Compiling module gtxe1_677412
Compiling module gtxe1_154949
Compiling module gtxe1_982743
Compiling module gtxe1_908819
Compiling module gtxe1_486060
Compiling module gtxe1_464051
Compiling module gtxe1_723767
Compiling module gtxe1_760609
Compiling module gtxe1_971448
Compiling module gtxe1_902353
Compiling module gtxe1_902567
Compiling module gtxe1_348370
Compiling module gtxe1_519193
Compiling module gtxe1_008223
Compiling module gtxe1_928196
Compiling module gtxe1_497744
Compiling module gtxe1_270897
Compiling module gtxe1_262296
Compiling module gtxe1_594881
Compiling module gtxe1_067817
Compiling module gtxe1_673576
Compiling module gtxe1_587342
Compiling module gtxe1_885163
Compiling module gtxe1_734112
Compiling module gtxe1_175803
Compiling module gtxe1_801870
Compiling module gtxe1_727605
Compiling module gtxe1_989645
Compiling module gtxe1_422344
Compiling module gtxe1_505952
Compiling module gtxe1_447697
Compiling module gtxe1_626023
Compiling module gtxe1_357011
Compiling module gtxe1_129616
Compiling module gtxe1_745831
Compiling module gtxe1_768441
Compiling module gtxe1_152423
Compiling module gtxe1_709335
Compiling module gtxe1_787130
Compiling module gtxe1_626356
Compiling module gtxe1_084330
Compiling module gtxe1_566222
Compiling module gtxe1_031142(AC_CAP_DIS="TRUE",A...
Compiling module B_GTXE1(AC_CAP_DIS="TRUE",ALIGN_...
Compiling module GTXE1(ALIGN_COMMA_WORD=2,CHAN_BO...
Compiling module aurora8b10b_gtx(GTX_SIM_GTXRESET...
Compiling module aurora8b10b_GTX_WRAPPER(SIM_GTXR...
Compiling module FD(INIT=1'b1)
Compiling module aurora8b10b_CHANNEL_INIT_SM
Compiling module SRL16
Compiling module aurora8b10b_IDLE_AND_VER_GEN
Compiling module aurora8b10b_CHANNEL_ERR_DETECT
Compiling module aurora8b10b_GLOBAL_LOGIC
Compiling module aurora8b10b_AXI_TO_LL(DATA_WIDTH...
Compiling module aurora8b10b_TX_LL_DATAPATH
Compiling module aurora8b10b_TX_LL_CONTROL
Compiling module aurora8b10b_TX_LL
Compiling module aurora8b10b_LL_TO_AXI(DATA_WIDTH...
Compiling module MUXCY
Compiling module aurora8b10b_RX_LL_DEFRAMER
Compiling module aurora8b10b_LEFT_ALIGN_CONTROL
Compiling module aurora8b10b_VALID_DATA_COUNTER
Compiling module aurora8b10b_LEFT_ALIGN_MUX
Compiling module aurora8b10b_STORAGE_COUNT_CONTRO...
Compiling module aurora8b10b_STORAGE_CE_CONTROL
Compiling module aurora8b10b_STORAGE_SWITCH_CONTR...
Compiling module aurora8b10b_OUTPUT_SWITCH_CONTRO...
Compiling module aurora8b10b_SIDEBAND_OUTPUT
Compiling module aurora8b10b_STORAGE_MUX
Compiling module aurora8b10b_OUTPUT_MUX
Compiling module aurora8b10b_RX_LL_PDU_DATAPATH
Compiling module aurora8b10b_RX_LL
Compiling module aurora8b10b(SIM_GTXRESET_SPEEDUP...
Compiling module aurora_STANDARD_CC_MODULE
Compiling module IBUF
Compiling module aurora_RESET_LOGIC
Compiling module aurora_test
Compiling module aurora_looptest
Compiling module FrameGenChk_top
Compiling module FrameGenChk_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 301 sub-compilation(s) to finish...
Compiled 576 Verilog Units
Built simulation executable D:/GLIB Firmware/branches/zttest/prj/Aurora/test7/FrameGenChk_tb_isim_beh.exe
Fuse Memory Usage: 161720 KB
Fuse CPU Usage: 13805 ms
