# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Project_Singal_CPU.srcs/sources_1/ip/Instr_Mem/sim/Instr_Mem.v"
verilog xil_defaultlib  "../../../Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/ALU.v"
verilog xil_defaultlib  "../../../Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/Ctrl.v"
verilog xil_defaultlib  "../../../Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/Ext.v"
verilog xil_defaultlib  "../../../Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/MIPS.v"
verilog xil_defaultlib  "../../../Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/MUX.v"
verilog xil_defaultlib  "../../../Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/Mem.v"
verilog xil_defaultlib  "../../../Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/Next_PC.v"
verilog xil_defaultlib  "../../../Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/PC.v"
verilog xil_defaultlib  "../../../Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/RegFile.v"
verilog xil_defaultlib  "../../../Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/clk_div.v"
verilog xil_defaultlib  "../../../Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/seg7x16.v"
verilog xil_defaultlib  "../../../Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/TESTBENCH.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
