0 1 1 the
1 2 4 the
2 3 5 transistors
3 4 6 t11
4 5 7 ,
5 6 8 t12
6 7 3 of
7 8 2 bases
8 9 21 resistors
9 10 22 r12
10 11 20 via
11 12 9 are
12 13 16 a
13 14 17 bias
14 15 18 source
15 16 19 28
16 17 15 of
17 18 12 the
18 19 13 positive
19 20 14 terminal
20 21 11 to
21 22 10 connected
22 23 23 ,
23 24 24 r13
24 25 25 ,
25 26 26 respectively
26 27 27 . 1.53463669935
27
0 28 1 the
28 29 4 the
29 30 5 transistors
30 31 6 t11
31 32 7 ,
32 33 8 t12
33 34 3 of
34 35 2 bases
35 36 21 resistors
36 37 22 r12
37 38 9 are
38 39 20 via
39 40 16 a
40 41 17 bias
41 42 18 source
42 43 19 28
43 44 15 of
44 45 12 the
45 46 13 positive
46 47 14 terminal
47 48 11 to
48 49 10 connected
49 50 23 ,
50 51 24 r13
51 52 25 ,
52 53 26 respectively
53 54 27 . 6.24416690066
54
0 55 1 the
55 56 4 the
56 57 5 transistors
57 58 6 t11
58 59 7 ,
59 60 8 t12
60 61 3 of
61 62 2 bases
62 63 9 are
63 64 21 resistors
64 65 22 r12
65 66 20 via
66 67 16 a
67 68 17 bias
68 69 18 source
69 70 19 28
70 71 15 of
71 72 12 the
72 73 13 positive
73 74 14 terminal
74 75 11 to
75 76 10 connected
76 77 23 ,
77 78 24 r13
78 79 25 ,
79 80 26 respectively
80 81 27 . 0.494773914756
81
0 82 1 the
82 83 4 the
83 84 5 transistors
84 85 6 t11
85 86 7 ,
86 87 8 t12
87 88 9 are
88 89 3 of
89 90 2 bases
90 91 21 resistors
91 92 22 r12
92 93 20 via
93 94 16 a
94 95 17 bias
95 96 18 source
96 97 19 28
97 98 15 of
98 99 12 the
99 100 13 positive
100 101 14 terminal
101 102 11 to
102 103 10 connected
103 104 23 ,
104 105 24 r13
105 106 25 ,
106 107 26 respectively
107 108 27 . 2.33214389524
108
0 109 1 the
109 110 4 the
110 111 5 transistors
111 112 6 t11
112 113 7 ,
113 114 3 of
114 115 2 bases
115 116 8 t12
116 117 21 resistors
117 118 22 r12
118 119 20 via
119 120 9 are
120 121 16 a
121 122 17 bias
122 123 18 source
123 124 19 28
124 125 15 of
125 126 12 the
126 127 13 positive
127 128 14 terminal
128 129 11 to
129 130 10 connected
130 131 23 ,
131 132 24 r13
132 133 25 ,
133 134 26 respectively
134 135 27 . 2.58060525453
135
