###############################################################
#  Generated by:      Cadence Encounter 14.23-s044_1
#  OS:                Linux x86_64(Host ID cadpc42)
#  Generated on:      Wed Feb 27 22:15:21 2019
#  Design:            lfsr1
#  Command:           defOut -floorplan -netlist -routing lfsr1.final.def
###############################################################
VERSION 5.5 ;
NAMESCASESENSITIVE ON ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN lfsr1 ;
UNITS DISTANCE MICRONS 1000 ;

PROPERTYDEFINITIONS
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 10.000 ;
    DESIGN FE_CORE_BOX_UR_X REAL 57.000 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 10.000 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 42.000 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 67000 52000 ) ;

ROW CORE_ROW_0 IBM13SITE 10000 10000 FS DO 117 BY 1 STEP 400 0
 ;
ROW CORE_ROW_1 IBM13SITE 10000 13600 N DO 117 BY 1 STEP 400 0
 ;
ROW CORE_ROW_2 IBM13SITE 10000 17200 FS DO 117 BY 1 STEP 400 0
 ;
ROW CORE_ROW_3 IBM13SITE 10000 20800 N DO 117 BY 1 STEP 400 0
 ;
ROW CORE_ROW_4 IBM13SITE 10000 24400 FS DO 117 BY 1 STEP 400 0
 ;
ROW CORE_ROW_5 IBM13SITE 10000 28000 N DO 117 BY 1 STEP 400 0
 ;
ROW CORE_ROW_6 IBM13SITE 10000 31600 FS DO 117 BY 1 STEP 400 0
 ;
ROW CORE_ROW_7 IBM13SITE 10000 35200 N DO 117 BY 1 STEP 400 0
 ;

TRACKS Y 4200 DO 8 STEP 6000 LAYER MA ;
TRACKS X 10200 DO 6 STEP 9600 LAYER MA ;
TRACKS X 5400 DO 13 STEP 4800 LAYER E1 ;
TRACKS Y 4200 DO 8 STEP 6000 LAYER E1 ;
TRACKS Y 600 DO 65 STEP 800 LAYER LY ;
TRACKS X 5400 DO 13 STEP 4800 LAYER LY ;
TRACKS X 600 DO 83 STEP 800 LAYER MG ;
TRACKS Y 600 DO 65 STEP 800 LAYER MG ;
TRACKS Y 200 DO 130 STEP 400 LAYER MQ ;
TRACKS X 600 DO 83 STEP 800 LAYER MQ ;
TRACKS X 200 DO 167 STEP 400 LAYER M3 ;
TRACKS Y 200 DO 130 STEP 400 LAYER M3 ;
TRACKS Y 200 DO 130 STEP 400 LAYER M2 ;
TRACKS X 200 DO 167 STEP 400 LAYER M2 ;
TRACKS X 200 DO 167 STEP 400 LAYER M1 ;
TRACKS Y 200 DO 130 STEP 400 LAYER M1 ;

GCELLGRID Y 52010 DO 1 STEP 4010 ;
GCELLGRID Y 16000 DO 5 STEP 8000 ;
GCELLGRID Y -10 DO 2 STEP 8010 ;
GCELLGRID X 67010 DO 1 STEP 11010 ;
GCELLGRID X 16000 DO 6 STEP 8000 ;
GCELLGRID X -10 DO 2 STEP 8010 ;

VIAS 2 ;
- via1Array_1
 + PATTERNNAME via1Array_3.000_3.000_5x5_5_FF
 + RECT M1 ( -1500 -1500 ) ( 1500 1500 )
 + RECT M2 ( -1500 -1500 ) ( 1500 1500 )
 + RECT V1 ( -1300 -1300 ) ( -1100 -1100 )
 + RECT V1 ( -700 -1300 ) ( -500 -1100 )
 + RECT V1 ( -100 -1300 ) ( 100 -1100 )
 + RECT V1 ( 500 -1300 ) ( 700 -1100 )
 + RECT V1 ( 1100 -1300 ) ( 1300 -1100 )
 + RECT V1 ( -1300 -700 ) ( -1100 -500 )
 + RECT V1 ( -700 -700 ) ( -500 -500 )
 + RECT V1 ( -100 -700 ) ( 100 -500 )
 + RECT V1 ( 500 -700 ) ( 700 -500 )
 + RECT V1 ( 1100 -700 ) ( 1300 -500 )
 + RECT V1 ( -1300 -100 ) ( -1100 100 )
 + RECT V1 ( -700 -100 ) ( -500 100 )
 + RECT V1 ( -100 -100 ) ( 100 100 )
 + RECT V1 ( 500 -100 ) ( 700 100 )
 + RECT V1 ( 1100 -100 ) ( 1300 100 )
 + RECT V1 ( -1300 500 ) ( -1100 700 )
 + RECT V1 ( -700 500 ) ( -500 700 )
 + RECT V1 ( -100 500 ) ( 100 700 )
 + RECT V1 ( 500 500 ) ( 700 700 )
 + RECT V1 ( 1100 500 ) ( 1300 700 )
 + RECT V1 ( -1300 1100 ) ( -1100 1300 )
 + RECT V1 ( -700 1100 ) ( -500 1300 )
 + RECT V1 ( -100 1100 ) ( 100 1300 )
 + RECT V1 ( 500 1100 ) ( 700 1300 )
 + RECT V1 ( 1100 1100 ) ( 1300 1300 )
 ;
- via1Array_3
 + PATTERNNAME via1Array_3.000_0.560_1x5_1_FF
 + RECT M1 ( -1500 -280 ) ( 1500 280 )
 + RECT M2 ( -1500 -280 ) ( 1500 280 )
 + RECT V1 ( -1300 -100 ) ( -1100 100 )
 + RECT V1 ( -700 -100 ) ( -500 100 )
 + RECT V1 ( -100 -100 ) ( 100 100 )
 + RECT V1 ( 500 -100 ) ( 700 100 )
 + RECT V1 ( 1100 -100 ) ( 1300 100 )
 ;
END VIAS

COMPONENTS 92 ;
- clk__L1_I0 CLKINVX16TS + SOURCE TIMING + FIXED ( 29600 24400 ) FS + WEIGHT 1
 ;
- lfsr_out_reg\[1\] DFFRXLTS + FIXED ( 10800 31600 ) FS + WEIGHT 1
 ;
- lfsr_out_reg\[2\] DFFRXLTS + FIXED ( 10400 28000 ) FN + WEIGHT 1
 ;
- lfsr_out_reg\[3\] DFFRXLTS + FIXED ( 10400 24400 ) FS + WEIGHT 1
 ;
- lfsr_out_reg\[4\] DFFRXLTS + FIXED ( 10400 20800 ) FN + WEIGHT 1
 ;
- lfsr_out_reg\[5\] DFFRXLTS + FIXED ( 10800 17200 ) FS + WEIGHT 1
 ;
- lfsr_out_reg\[6\] DFFRXLTS + FIXED ( 10800 13600 ) FN + WEIGHT 1
 ;
- lfsr_out_reg\[7\] DFFRXLTS + FIXED ( 10800 10000 ) FS + WEIGHT 1
 ;
- lfsr_out_reg\[8\] DFFRXLTS + FIXED ( 22000 10000 ) FS + WEIGHT 1
 ;
- lfsr_out_reg\[9\] DFFRXLTS + FIXED ( 22000 13600 ) FN + WEIGHT 1
 ;
- lfsr_out_reg\[10\] DFFRXLTS + FIXED ( 22000 20800 ) N + WEIGHT 1
 ;
- lfsr_out_reg\[11\] DFFRXLTS + FIXED ( 21600 17200 ) S + WEIGHT 1
 ;
- lfsr_out_reg\[12\] DFFRXLTS + FIXED ( 20400 24400 ) FS + WEIGHT 1
 ;
- lfsr_out_reg\[13\] DFFRXLTS + FIXED ( 22000 28000 ) FN + WEIGHT 1
 ;
- lfsr_out_reg\[14\] DFFRXLTS + FIXED ( 20400 31600 ) FS + WEIGHT 1
 ;
- lfsr_out_reg\[15\] DFFRXLTS + FIXED ( 29600 31600 ) FS + WEIGHT 1
 ;
- lfsr_out_reg\[17\] DFFRXLTS + FIXED ( 33600 17200 ) S + WEIGHT 1
 ;
- lfsr_out_reg\[18\] DFFRXLTS + FIXED ( 34000 13600 ) N + WEIGHT 1
 ;
- lfsr_out_reg\[19\] DFFRXLTS + FIXED ( 33600 10000 ) S + WEIGHT 1
 ;
- lfsr_out_reg\[20\] DFFRXLTS + FIXED ( 43200 13600 ) N + WEIGHT 1
 ;
- lfsr_out_reg\[21\] DFFRXLTS + FIXED ( 45600 17200 ) FS + WEIGHT 1
 ;
- lfsr_out_reg\[22\] DFFRXLTS + FIXED ( 46400 24400 ) FS + WEIGHT 1
 ;
- lfsr_out_reg\[24\] DFFRXLTS + FIXED ( 45600 20800 ) N + WEIGHT 1
 ;
- lfsr_out_reg\[25\] DFFRXLTS + FIXED ( 37200 24400 ) FS + WEIGHT 1
 ;
- lfsr_out_reg\[26\] DFFRXLTS + FIXED ( 46400 28000 ) N + WEIGHT 1
 ;
- lfsr_out_reg\[27\] DFFRXLTS + FIXED ( 47600 35200 ) N + WEIGHT 1
 ;
- lfsr_out_reg\[23\] DFFRXLTS + FIXED ( 45200 10000 ) FS + WEIGHT 1
 ;
- lfsr_out_reg\[0\] DFFRXLTS + FIXED ( 38800 31600 ) S + WEIGHT 1
 ;
- lfsr_out_reg\[16\] DFFRXLTS + FIXED ( 33200 20800 ) N + WEIGHT 1
 ;
- U6 XOR2XLTS + PLACED ( 42400 20800 ) N
 ;
- U7 XOR2XLTS + PLACED ( 52400 13600 ) N
 ;
- U17 XNOR2X1TS + PLACED ( 42400 28000 ) FN
 ;
- IBM13RFLPVT_FILLER_impl1_1 FILL2TS + SOURCE DIST + PLACED ( 10000 10000 ) FS
 ;
- IBM13RFLPVT_FILLER_impl1_2 FILL4TS + SOURCE DIST + PLACED ( 20000 10000 ) FS
 ;
- IBM13RFLPVT_FILLER_impl1_3 FILL1TS + SOURCE DIST + PLACED ( 21600 10000 ) FS
 ;
- IBM13RFLPVT_FILLER_impl1_4 FILL4TS + SOURCE DIST + PLACED ( 31200 10000 ) FS
 ;
- IBM13RFLPVT_FILLER_impl1_5 FILL2TS + SOURCE DIST + PLACED ( 32800 10000 ) FS
 ;
- IBM13RFLPVT_FILLER_impl1_6 FILL4TS + SOURCE DIST + PLACED ( 42800 10000 ) FS
 ;
- IBM13RFLPVT_FILLER_impl1_7 FILL2TS + SOURCE DIST + PLACED ( 44400 10000 ) FS
 ;
- IBM13RFLPVT_FILLER_impl1_8 FILL4TS + SOURCE DIST + PLACED ( 54400 10000 ) FS
 ;
- IBM13RFLPVT_FILLER_impl1_9 FILL2TS + SOURCE DIST + PLACED ( 56000 10000 ) FS
 ;
- IBM13RFLPVT_FILLER_impl1_10 FILL2TS + SOURCE DIST + PLACED ( 10000 13600 ) N
 ;
- IBM13RFLPVT_FILLER_impl1_11 FILL4TS + SOURCE DIST + PLACED ( 20000 13600 ) N
 ;
- IBM13RFLPVT_FILLER_impl1_12 FILL1TS + SOURCE DIST + PLACED ( 21600 13600 ) N
 ;
- IBM13RFLPVT_FILLER_impl1_13 FILL4TS + SOURCE DIST + PLACED ( 31200 13600 ) N
 ;
- IBM13RFLPVT_FILLER_impl1_14 FILL2TS + SOURCE DIST + PLACED ( 32800 13600 ) N
 ;
- IBM13RFLPVT_FILLER_impl1_15 FILL1TS + SOURCE DIST + PLACED ( 33600 13600 ) N
 ;
- IBM13RFLPVT_FILLER_impl1_16 FILL2TS + SOURCE DIST + PLACED ( 55600 13600 ) N
 ;
- IBM13RFLPVT_FILLER_impl1_17 FILL1TS + SOURCE DIST + PLACED ( 56400 13600 ) N
 ;
- IBM13RFLPVT_FILLER_impl1_18 FILL2TS + SOURCE DIST + PLACED ( 10000 17200 ) FS
 ;
- IBM13RFLPVT_FILLER_impl1_19 FILL4TS + SOURCE DIST + PLACED ( 20000 17200 ) FS
 ;
- IBM13RFLPVT_FILLER_impl1_20 FILL4TS + SOURCE DIST + PLACED ( 30800 17200 ) FS
 ;
- IBM13RFLPVT_FILLER_impl1_21 FILL2TS + SOURCE DIST + PLACED ( 32400 17200 ) FS
 ;
- IBM13RFLPVT_FILLER_impl1_22 FILL1TS + SOURCE DIST + PLACED ( 33200 17200 ) FS
 ;
- IBM13RFLPVT_FILLER_impl1_23 FILL4TS + SOURCE DIST + PLACED ( 42800 17200 ) FS
 ;
- IBM13RFLPVT_FILLER_impl1_24 FILL2TS + SOURCE DIST + PLACED ( 44400 17200 ) FS
 ;
- IBM13RFLPVT_FILLER_impl1_25 FILL1TS + SOURCE DIST + PLACED ( 45200 17200 ) FS
 ;
- IBM13RFLPVT_FILLER_impl1_26 FILL4TS + SOURCE DIST + PLACED ( 54800 17200 ) FS
 ;
- IBM13RFLPVT_FILLER_impl1_27 FILL1TS + SOURCE DIST + PLACED ( 56400 17200 ) FS
 ;
- IBM13RFLPVT_FILLER_impl1_28 FILL1TS + SOURCE DIST + PLACED ( 10000 20800 ) N
 ;
- IBM13RFLPVT_FILLER_impl1_29 FILL4TS + SOURCE DIST + PLACED ( 19600 20800 ) N
 ;
- IBM13RFLPVT_FILLER_impl1_30 FILL2TS + SOURCE DIST + PLACED ( 21200 20800 ) N
 ;
- IBM13RFLPVT_FILLER_impl1_31 FILL4TS + SOURCE DIST + PLACED ( 31200 20800 ) N
 ;
- IBM13RFLPVT_FILLER_impl1_32 FILL1TS + SOURCE DIST + PLACED ( 32800 20800 ) N
 ;
- IBM13RFLPVT_FILLER_impl1_33 FILL4TS + SOURCE DIST + PLACED ( 54800 20800 ) N
 ;
- IBM13RFLPVT_FILLER_impl1_34 FILL1TS + SOURCE DIST + PLACED ( 56400 20800 ) N
 ;
- IBM13RFLPVT_FILLER_impl1_35 FILL1TS + SOURCE DIST + PLACED ( 10000 24400 ) FS
 ;
- IBM13RFLPVT_FILLER_impl1_36 FILL2TS + SOURCE DIST + PLACED ( 19600 24400 ) FS
 ;
- IBM13RFLPVT_FILLER_impl1_37 FILL4TS + SOURCE DIST + PLACED ( 34400 24400 ) FS
 ;
- IBM13RFLPVT_FILLER_impl1_38 FILL2TS + SOURCE DIST + PLACED ( 36000 24400 ) FS
 ;
- IBM13RFLPVT_FILLER_impl1_39 FILL1TS + SOURCE DIST + PLACED ( 36800 24400 ) FS
 ;
- IBM13RFLPVT_FILLER_impl1_40 FILL2TS + SOURCE DIST + PLACED ( 55600 24400 ) FS
 ;
- IBM13RFLPVT_FILLER_impl1_41 FILL1TS + SOURCE DIST + PLACED ( 56400 24400 ) FS
 ;
- IBM13RFLPVT_FILLER_impl1_42 FILL1TS + SOURCE DIST + PLACED ( 10000 28000 ) N
 ;
- IBM13RFLPVT_FILLER_impl1_43 FILL4TS + SOURCE DIST + PLACED ( 19600 28000 ) N
 ;
- IBM13RFLPVT_FILLER_impl1_44 FILL2TS + SOURCE DIST + PLACED ( 21200 28000 ) N
 ;
- IBM13RFLPVT_FILLER_impl1_45 FILL16TS + SOURCE DIST + PLACED ( 31200 28000 ) N
 ;
- IBM13RFLPVT_FILLER_impl1_46 FILL8TS + SOURCE DIST + PLACED ( 37600 28000 ) N
 ;
- IBM13RFLPVT_FILLER_impl1_47 FILL4TS + SOURCE DIST + PLACED ( 40800 28000 ) N
 ;
- IBM13RFLPVT_FILLER_impl1_48 FILL2TS + SOURCE DIST + PLACED ( 45600 28000 ) N
 ;
- IBM13RFLPVT_FILLER_impl1_49 FILL2TS + SOURCE DIST + PLACED ( 55600 28000 ) N
 ;
- IBM13RFLPVT_FILLER_impl1_50 FILL1TS + SOURCE DIST + PLACED ( 56400 28000 ) N
 ;
- IBM13RFLPVT_FILLER_impl1_51 FILL2TS + SOURCE DIST + PLACED ( 10000 31600 ) FS
 ;
- IBM13RFLPVT_FILLER_impl1_52 FILL1TS + SOURCE DIST + PLACED ( 20000 31600 ) FS
 ;
- IBM13RFLPVT_FILLER_impl1_53 FILL16TS + SOURCE DIST + PLACED ( 48000 31600 ) FS
 ;
- IBM13RFLPVT_FILLER_impl1_54 FILL4TS + SOURCE DIST + PLACED ( 54400 31600 ) FS
 ;
- IBM13RFLPVT_FILLER_impl1_55 FILL2TS + SOURCE DIST + PLACED ( 56000 31600 ) FS
 ;
- IBM13RFLPVT_FILLER_impl1_56 FILL64TS + SOURCE DIST + PLACED ( 10000 35200 ) N
 ;
- IBM13RFLPVT_FILLER_impl1_57 FILL16TS + SOURCE DIST + PLACED ( 35600 35200 ) N
 ;
- IBM13RFLPVT_FILLER_impl1_58 FILL8TS + SOURCE DIST + PLACED ( 42000 35200 ) N
 ;
- IBM13RFLPVT_FILLER_impl1_59 FILL4TS + SOURCE DIST + PLACED ( 45200 35200 ) N
 ;
- IBM13RFLPVT_FILLER_impl1_60 FILL2TS + SOURCE DIST + PLACED ( 46800 35200 ) N
 ;
END COMPONENTS

PINS 30 ;
- clk + NET clk + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -100 0 ) ( 100 600 )
  + FIXED ( 0 11000 ) E ;
- resetn + NET resetn + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -100 0 ) ( 100 600 )
  + FIXED ( 0 15000 ) E ;
- lfsr_out[27] + NET lfsr_out[27] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 600 )
  + FIXED ( 52500 0 ) N ;
- lfsr_out[26] + NET lfsr_out[26] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 600 )
  + FIXED ( 51000 0 ) N ;
- lfsr_out[25] + NET lfsr_out[25] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 600 )
  + FIXED ( 49500 0 ) N ;
- lfsr_out[24] + NET lfsr_out[24] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 600 )
  + FIXED ( 48000 0 ) N ;
- lfsr_out[23] + NET lfsr_out[23] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 600 )
  + FIXED ( 46500 0 ) N ;
- lfsr_out[22] + NET lfsr_out[22] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 600 )
  + FIXED ( 45000 0 ) N ;
- lfsr_out[21] + NET lfsr_out[21] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 600 )
  + FIXED ( 43500 0 ) N ;
- lfsr_out[20] + NET lfsr_out[20] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 600 )
  + FIXED ( 42000 0 ) N ;
- lfsr_out[19] + NET lfsr_out[19] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 600 )
  + FIXED ( 40500 0 ) N ;
- lfsr_out[18] + NET lfsr_out[18] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 600 )
  + FIXED ( 39000 0 ) N ;
- lfsr_out[17] + NET lfsr_out[17] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 600 )
  + FIXED ( 37500 0 ) N ;
- lfsr_out[16] + NET lfsr_out[16] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 600 )
  + FIXED ( 36000 0 ) N ;
- lfsr_out[15] + NET lfsr_out[15] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 600 )
  + FIXED ( 34500 0 ) N ;
- lfsr_out[14] + NET lfsr_out[14] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 600 )
  + FIXED ( 33000 0 ) N ;
- lfsr_out[13] + NET lfsr_out[13] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 600 )
  + FIXED ( 31500 0 ) N ;
- lfsr_out[12] + NET lfsr_out[12] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 600 )
  + FIXED ( 30000 0 ) N ;
- lfsr_out[11] + NET lfsr_out[11] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 600 )
  + FIXED ( 28500 0 ) N ;
- lfsr_out[10] + NET lfsr_out[10] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 600 )
  + FIXED ( 27000 0 ) N ;
- lfsr_out[9] + NET lfsr_out[9] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 600 )
  + FIXED ( 25500 0 ) N ;
- lfsr_out[8] + NET lfsr_out[8] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 600 )
  + FIXED ( 24000 0 ) N ;
- lfsr_out[7] + NET lfsr_out[7] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 600 )
  + FIXED ( 22500 0 ) N ;
- lfsr_out[6] + NET lfsr_out[6] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 600 )
  + FIXED ( 21000 0 ) N ;
- lfsr_out[5] + NET lfsr_out[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 600 )
  + FIXED ( 19500 0 ) N ;
- lfsr_out[4] + NET lfsr_out[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 600 )
  + FIXED ( 18000 0 ) N ;
- lfsr_out[3] + NET lfsr_out[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 600 )
  + FIXED ( 16500 0 ) N ;
- lfsr_out[2] + NET lfsr_out[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 600 )
  + FIXED ( 15000 0 ) N ;
- lfsr_out[1] + NET lfsr_out[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 600 )
  + FIXED ( 13500 0 ) N ;
- lfsr_out[0] + NET lfsr_out[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 600 )
  + FIXED ( 12000 0 ) N ;
END PINS

SPECIALNETS 2 ;
- VDD  ( * VDD )
  + ROUTED M1 560 + SHAPE COREWIRE ( 6000 24400 ) ( 10000 * )
    NEW M1 560 + SHAPE COREWIRE ( 6000 17200 ) ( 10000 * )
    NEW M1 560 + SHAPE COREWIRE ( 6000 10000 ) ( 10000 * )
    NEW M2 3000 + SHAPE RING ( 7500 6000 ) ( * 42800 )
    NEW M1 560 + SHAPE COREWIRE ( 6000 38800 ) ( 10000 * )
    NEW M1 560 + SHAPE COREWIRE ( 6000 31600 ) ( 10000 * )
    NEW M1 560 + SHAPE FOLLOWPIN ( 10000 10000 ) ( 56800 * )
    NEW M1 560 + SHAPE FOLLOWPIN ( 10000 17200 ) ( 56800 * )
    NEW M1 560 + SHAPE FOLLOWPIN ( 10000 24400 ) ( 56800 * )
    NEW M1 560 + SHAPE FOLLOWPIN ( 10000 31600 ) ( 56800 * )
    NEW M1 560 + SHAPE FOLLOWPIN ( 10000 38800 ) ( 56800 * )
    NEW M1 3000 + SHAPE RING ( 6000 41300 ) ( 60800 * )
    NEW M1 3000 + SHAPE RING ( 6000 7500 ) ( 60800 * )
    NEW M1 560 + SHAPE COREWIRE ( 56800 24400 ) ( 60800 * )
    NEW M1 560 + SHAPE COREWIRE ( 56800 17200 ) ( 60800 * )
    NEW M1 560 + SHAPE COREWIRE ( 56800 10000 ) ( 60800 * )
    NEW M2 3000 + SHAPE RING ( 59300 6000 ) ( * 42800 )
    NEW M1 560 + SHAPE COREWIRE ( 56800 38800 ) ( 60800 * )
    NEW M1 560 + SHAPE COREWIRE ( 56800 31600 ) ( 60800 * )
    NEW M2 0 + SHAPE COREWIRE ( 7500 24400 ) via1Array_3
    NEW M2 0 + SHAPE COREWIRE ( 7500 10000 ) via1Array_3
    NEW M2 0 + SHAPE COREWIRE ( 7500 17200 ) via1Array_3
    NEW M2 0 + SHAPE RING ( 7500 7500 ) via1Array_1
    NEW M2 0 + SHAPE COREWIRE ( 7500 38800 ) via1Array_3
    NEW M2 0 + SHAPE COREWIRE ( 7500 31600 ) via1Array_3
    NEW M2 0 + SHAPE RING ( 7500 41300 ) via1Array_1
    NEW M2 0 + SHAPE COREWIRE ( 59300 24400 ) via1Array_3
    NEW M2 0 + SHAPE COREWIRE ( 59300 10000 ) via1Array_3
    NEW M2 0 + SHAPE COREWIRE ( 59300 17200 ) via1Array_3
    NEW M2 0 + SHAPE RING ( 59300 7500 ) via1Array_1
    NEW M2 0 + SHAPE COREWIRE ( 59300 38800 ) via1Array_3
    NEW M2 0 + SHAPE COREWIRE ( 59300 31600 ) via1Array_3
    NEW M2 0 + SHAPE RING ( 59300 41300 ) via1Array_1
  + USE POWER
 ;
- VSS  ( * VSS )
  + ROUTED M1 560 + SHAPE COREWIRE ( 2000 13600 ) ( 10000 * )
    NEW M1 560 + SHAPE COREWIRE ( 2000 20800 ) ( 10000 * )
    NEW M2 3000 + SHAPE RING ( 3500 2000 ) ( * 46800 )
    NEW M1 560 + SHAPE COREWIRE ( 2000 28000 ) ( 10000 * )
    NEW M1 560 + SHAPE COREWIRE ( 2000 35200 ) ( 10000 * )
    NEW M1 560 + SHAPE FOLLOWPIN ( 10000 13600 ) ( 56800 * )
    NEW M1 560 + SHAPE FOLLOWPIN ( 10000 20800 ) ( 56800 * )
    NEW M1 560 + SHAPE FOLLOWPIN ( 10000 28000 ) ( 56800 * )
    NEW M1 560 + SHAPE FOLLOWPIN ( 10000 35200 ) ( 56800 * )
    NEW M1 3000 + SHAPE RING ( 2000 45300 ) ( 64800 * )
    NEW M1 3000 + SHAPE RING ( 2000 3500 ) ( 64800 * )
    NEW M1 560 + SHAPE COREWIRE ( 56800 13600 ) ( 64800 * )
    NEW M1 560 + SHAPE COREWIRE ( 56800 20800 ) ( 64800 * )
    NEW M2 3000 + SHAPE RING ( 63300 2000 ) ( * 46800 )
    NEW M1 560 + SHAPE COREWIRE ( 56800 28000 ) ( 64800 * )
    NEW M1 560 + SHAPE COREWIRE ( 56800 35200 ) ( 64800 * )
    NEW M2 0 + SHAPE COREWIRE ( 3500 20800 ) via1Array_3
    NEW M2 0 + SHAPE COREWIRE ( 3500 13600 ) via1Array_3
    NEW M2 0 + SHAPE RING ( 3500 3500 ) via1Array_1
    NEW M2 0 + SHAPE COREWIRE ( 3500 35200 ) via1Array_3
    NEW M2 0 + SHAPE COREWIRE ( 3500 28000 ) via1Array_3
    NEW M2 0 + SHAPE RING ( 3500 45300 ) via1Array_1
    NEW M2 0 + SHAPE COREWIRE ( 63300 20800 ) via1Array_3
    NEW M2 0 + SHAPE COREWIRE ( 63300 13600 ) via1Array_3
    NEW M2 0 + SHAPE RING ( 63300 3500 ) via1Array_1
    NEW M2 0 + SHAPE COREWIRE ( 63300 35200 ) via1Array_3
    NEW M2 0 + SHAPE COREWIRE ( 63300 28000 ) via1Array_3
    NEW M2 0 + SHAPE RING ( 63300 45300 ) via1Array_1
  + USE GROUND
 ;
END SPECIALNETS

NETS 34 ;
- clk__L1_N0
  ( lfsr_out_reg\[16\] CK ) ( lfsr_out_reg\[0\] CK ) ( lfsr_out_reg\[23\] CK )
  ( lfsr_out_reg\[27\] CK ) ( lfsr_out_reg\[26\] CK ) ( lfsr_out_reg\[25\] CK )
  ( lfsr_out_reg\[24\] CK ) ( lfsr_out_reg\[22\] CK ) ( lfsr_out_reg\[21\] CK )
  ( lfsr_out_reg\[20\] CK ) ( lfsr_out_reg\[19\] CK ) ( lfsr_out_reg\[18\] CK )
  ( lfsr_out_reg\[17\] CK ) ( lfsr_out_reg\[15\] CK ) ( lfsr_out_reg\[14\] CK )
  ( lfsr_out_reg\[13\] CK ) ( lfsr_out_reg\[12\] CK ) ( lfsr_out_reg\[11\] CK )
  ( lfsr_out_reg\[10\] CK ) ( lfsr_out_reg\[9\] CK ) ( lfsr_out_reg\[8\] CK )
  ( lfsr_out_reg\[7\] CK ) ( lfsr_out_reg\[6\] CK ) ( lfsr_out_reg\[5\] CK )
  ( lfsr_out_reg\[4\] CK ) ( lfsr_out_reg\[3\] CK ) ( lfsr_out_reg\[2\] CK )
  ( lfsr_out_reg\[1\] CK ) ( clk__L1_I0 Y )
  + ROUTED M2 ( 46200 33800 ) ( * 36600 ) V2_H
    NEW M3 ( 46200 36600 ) ( 49400 * ) V2_TOS_N
    NEW M3 ( 46200 33800 ) ( 48200 * ) V2_H
    NEW M2 ( 39000 25400 ) ( * 26600 ) V1_H
    NEW M2 ( 22200 29400 ) ( * 33800 ) V1_H
    NEW M2 ( 17800 26600 ) ( * 29400 ) V1_H
    NEW M3 ( 17800 22200 ) ( 23800 * ) V2_TOS_N
    NEW M2 ( 17800 22200 ) ( * 26600 ) V2_H
    NEW M3 ( 12200 26600 ) ( 12600 * ) V2_H
    NEW M2 ( 12600 26600 ) ( * 33800 ) V1_H
    NEW M2 ( 47000 15000 ) ( * 18600 )
    NEW M2 ( 47000 18600 ) ( 47400 * )
    NEW M2 ( 47400 18600 ) ( * 19400 ) V1_H
    NEW M2 ( 47400 19400 ) ( * 22200 ) V1_H
    NEW M2 ( 47000 12200 ) ( * 15000 ) V2_H
    NEW M3 ( 45000 15000 ) ( 47000 * )
    NEW M2 ( 41000 15000 ) ( * 19400 ) V1_H
    NEW M3 ( 41000 15000 ) ( 45000 * ) V2_TOS_N
    NEW M2 ( 41000 12200 ) ( * 15000 ) V2_H
    NEW M3 ( 35800 15000 ) ( 41000 * )
    NEW M3 ( 29000 15000 ) ( 29400 * ) V2_TOS_N
    NEW M3 ( 29400 15000 ) ( 35800 * ) V2_TOS_N
    NEW M2 ( 29000 15000 ) ( * 19400 ) V1_H
    NEW M3 ( 23800 15000 ) ( 29000 * ) V2_H
    NEW M2 ( 23800 12200 ) ( * 15000 ) V2_H
    NEW M3 ( 12600 15000 ) ( 18200 * ) V2_TOS_N
    NEW M3 ( 18200 15000 ) ( 23800 * )
    NEW M3 ( 17800 26600 ) ( 22200 * ) V2_TOS_N
    NEW M3 ( 12600 26600 ) ( 17800 * )
    NEW M2 ( 12600 19400 ) ( * 26600 )
    NEW M2 ( 12600 15000 ) ( * 19400 ) V1_H
    NEW M2 ( 12600 12200 ) ( * 15000 ) V2_H
    NEW M2 ( 31400 27400 ) ( * 29400 ) V2_H
    NEW M2 ( 31400 29400 ) ( * 33800 ) V1_H
    NEW M3 ( 29400 29400 ) ( 31400 * )
    NEW M3 ( 22200 29400 ) ( 29400 * ) V2_TOS_N
    NEW M2 ( 22200 26600 ) ( * 29400 ) V2_H
    NEW M2 ( 35000 22200 ) ( * 25400 ) V1_H
    NEW M1 ( 33800 25400 0 ) ( 35000 * )
    NEW M3 ( 35000 25400 ) ( 39000 * ) V2_H
    NEW M3 ( 39000 25400 ) ( 48200 * ) V2_H
    NEW M2 ( 48200 25400 ) ( * 26600 ) V1_H
    NEW M2 ( 48200 26600 ) ( * 29400 ) V1_H
    NEW M2 ( 48200 29400 ) ( * 33800 )
    NEW M2 ( 49400 36600 ) V1_H
    NEW M3 ( 46200 33800 ) V2_H
    NEW M2 ( 46200 33800 ) V1_H
    NEW M2 ( 29400 29400 ) V1_H
    NEW M3 ( 17800 22200 ) V2_H
    NEW M2 ( 23800 22200 ) V1_H
    NEW M2 ( 17800 22200 ) V1_H
    NEW M3 ( 12200 26600 ) V2_TOS_N
    NEW M2 ( 12200 26600 ) V1_H
    NEW M2 ( 47000 12200 ) V1_H
    NEW M2 ( 45000 15000 ) V1_H
    NEW M2 ( 41000 12200 ) V1_H
    NEW M2 ( 35800 15000 ) V1_H
    NEW M2 ( 29400 15000 ) V1_H
    NEW M2 ( 23800 12200 ) V1_H
    NEW M2 ( 18200 15000 ) V1_H
    NEW M2 ( 12600 12200 ) V1_H
    NEW M2 ( 31400 27400 ) V1_H
    NEW M2 ( 22200 26600 ) V1_H
    NEW M2 ( 35000 22200 ) V1_H
    NEW M3 ( 35000 25400 ) V2_H
  + USE CLOCK
  + WEIGHT 20
 ;
- lfsr_out[27]
  ( PIN lfsr_out[27] ) ( U17 A ) ( lfsr_out_reg\[27\] Q )
  + ROUTED M2 ( 52600 1800 ) ( * 31000 ) V2_H
    NEW M2 ( 52500 1800 ) ( 52600 * )
    NEW M2 ( 52500 300 0 ) ( * 1800 )
    NEW M2 ( 56600 31000 ) ( * 36200 ) V1_V
    NEW M3 ( 52600 31000 ) ( 56600 * ) V2_H
    NEW M3 ( 44600 31000 ) ( 52600 * )
    NEW M3 ( 44600 31000 ) V2_TOS_N
    NEW M2 ( 44600 31000 ) V1_H
 ;
- lfsr_out[26]
  ( PIN lfsr_out[26] ) ( lfsr_out_reg\[27\] D ) ( lfsr_out_reg\[26\] Q )
  + ROUTED M2 ( 55400 26200 ) ( * 30200 ) V1_V
    NEW M3 ( 51000 26200 ) ( 55400 * ) V2_H
    NEW M2 ( 51000 300 0 ) ( * 26200 ) V2_H
    NEW M2 ( 55400 30200 ) ( * 37400 ) V2_H
    NEW M3 ( 48200 37400 ) ( 55400 * )
    NEW M3 ( 48200 37400 ) V2_TOS_N
    NEW M2 ( 48200 37400 ) V1_V
 ;
- lfsr_out[25]
  ( PIN lfsr_out[25] ) ( lfsr_out_reg\[26\] D ) ( lfsr_out_reg\[25\] Q )
  + ROUTED M2 ( 47000 26200 ) ( * 27400 ) V1_H
    NEW M3 ( 47000 26200 ) ( 49500 * ) V2_H
    NEW M2 ( 49500 300 0 ) ( * 26200 )
    NEW M1 ( 46200 27000 0 ) ( * 27400 )
    NEW M1 ( 46200 27400 ) ( 47000 * )
    NEW M2 ( 47000 27400 ) ( * 30200 ) V1_V
    NEW M3 ( 47000 26200 ) V2_H
 ;
- lfsr_out[24]
  ( PIN lfsr_out[24] ) ( lfsr_out_reg\[25\] D ) ( lfsr_out_reg\[24\] Q )
  + ROUTED M2 ( 48200 15000 ) ( * 23800 ) V2_H
    NEW M2 ( 48000 15000 ) ( 48200 * )
    NEW M2 ( 48000 300 0 ) ( * 15000 )
    NEW M2 ( 54600 23000 ) ( * 23800 ) V2_H
    NEW M3 ( 37800 23800 ) ( 48200 * )
    NEW M3 ( 48200 23800 ) ( 54600 * )
    NEW M2 ( 37800 23800 ) ( * 25800 ) V1_V
    NEW M2 ( 54600 23000 ) V1_V
    NEW M3 ( 37800 23800 ) V2_H
 ;
- lfsr_out[23]
  ( PIN lfsr_out[23] ) ( U7 B ) ( lfsr_out_reg\[23\] Q )
  ( lfsr_out_reg\[24\] D )
  + ROUTED M2 ( 54200 1000 ) ( * 11400 ) V1_V
    NEW M1 ( 46500 1000 ) ( 54200 * ) V1_H
    NEW M2 ( 46500 300 0 ) ( * 1000 ) V1_H
    NEW M2 ( 54200 11400 ) ( * 15000 )
    NEW M2 ( 53400 15000 ) ( 54200 * )
    NEW M2 ( 53400 15000 ) ( * 23000 ) V2_H
    NEW M3 ( 46200 23000 ) ( 53400 * )
    NEW M2 ( 53400 15000 ) V1_V
    NEW M3 ( 46200 23000 ) V2_TOS_N
    NEW M2 ( 46200 23000 ) V1_V
 ;
- lfsr_out[22]
  ( PIN lfsr_out[22] ) ( lfsr_out_reg\[23\] D ) ( lfsr_out_reg\[22\] Q )
  + ROUTED M2 ( 45800 300 ) ( * 11400 ) V1_V
    NEW M2 ( 45000 300 0 ) ( 45800 * )
    NEW M2 ( 55400 24200 ) ( * 25800 ) V1_V
    NEW M3 ( 45800 24200 ) ( 55400 * ) V2_H
    NEW M2 ( 45800 11400 ) ( * 24200 ) V2_H
 ;
- lfsr_out[21]
  ( PIN lfsr_out[21] ) ( lfsr_out_reg\[22\] D ) ( lfsr_out_reg\[21\] Q )
  + ROUTED M2 ( 55000 1000 ) ( * 18600 ) V1_V
    NEW M3 ( 43500 1000 ) ( 55000 * ) V2_H
    NEW M2 ( 43500 300 0 ) ( * 1000 ) V2_H
    NEW M1 ( 54600 18600 0 ) ( 55000 * )
    NEW M2 ( 55000 18600 ) ( * 24600 ) V2_H
    NEW M3 ( 47000 24600 ) ( 55000 * )
    NEW M2 ( 47000 24600 ) ( * 25800 ) V1_V
    NEW M3 ( 47000 24600 ) V2_H
 ;
- lfsr_out[20]
  ( PIN lfsr_out[20] ) ( lfsr_out_reg\[21\] D ) ( lfsr_out_reg\[20\] Q )
  + ROUTED M2 ( 52200 2200 ) ( * 14600 ) V1_V
    NEW M3 ( 42000 2200 ) ( 52200 * ) V2_H
    NEW M2 ( 42000 300 0 ) ( * 2200 ) V2_H
    NEW M2 ( 52200 14600 ) ( * 18600 ) V2_H
    NEW M3 ( 46200 18600 ) ( 52200 * )
    NEW M3 ( 46200 18600 ) V2_TOS_N
    NEW M2 ( 46200 18600 ) V1_V
 ;
- lfsr_out[19]
  ( PIN lfsr_out[19] ) ( lfsr_out_reg\[20\] D ) ( lfsr_out_reg\[19\] Q )
  + ROUTED M2 ( 40200 9400 ) ( * 12600 ) V2_H
    NEW M2 ( 40200 9400 ) ( 40500 * )
    NEW M2 ( 40500 300 0 ) ( * 9400 )
    NEW M3 ( 33800 12600 ) ( 40200 * )
    NEW M3 ( 40200 12600 ) ( 43800 * ) V2_H
    NEW M2 ( 43800 12600 ) ( * 15800 ) V1_V
    NEW M2 ( 33800 12600 ) V1_V
    NEW M3 ( 33800 12600 ) V2_TOS_N
 ;
- lfsr_out[18]
  ( PIN lfsr_out[18] ) ( lfsr_out_reg\[19\] D ) ( lfsr_out_reg\[18\] Q )
  + ROUTED M2 ( 42200 6200 ) ( * 11400 ) V1_V
    NEW M3 ( 39000 6200 ) ( 42200 * ) V2_H
    NEW M2 ( 39000 300 0 ) ( * 6200 ) V2_H
    NEW M2 ( 43000 11400 ) ( * 14600 ) V1_V
    NEW M2 ( 42200 11400 ) ( 43000 * )
 ;
- lfsr_out[17]
  ( PIN lfsr_out[17] ) ( lfsr_out_reg\[18\] D ) ( lfsr_out_reg\[17\] Q )
  + ROUTED M3 ( 34600 15800 ) ( 37500 * ) V2_H
    NEW M2 ( 37500 300 0 ) ( * 15800 )
    NEW M2 ( 33800 15800 ) ( * 18600 ) V1_V
    NEW M2 ( 33800 15800 ) ( 34600 * ) V1_V
    NEW M3 ( 34600 15800 ) V2_H
 ;
- lfsr_out[16]
  ( PIN lfsr_out[16] ) ( U7 A ) ( lfsr_out_reg\[16\] Q )
  ( lfsr_out_reg\[17\] D )
  + ROUTED M2 ( 42200 13000 ) ( * 16200 ) V2_H
    NEW M3 ( 36000 13000 ) ( 42200 * ) V2_H
    NEW M2 ( 36000 300 0 ) ( * 13000 ) V2_H
    NEW M2 ( 42200 16200 ) ( * 18600 ) V1_V
    NEW M3 ( 42200 16200 ) ( 53000 * ) V2_H
    NEW M2 ( 53000 16200 ) ( * 16600 ) V1_V
    NEW M2 ( 42200 18600 ) ( * 21800 ) V1_V
 ;
- lfsr_out[15]
  ( PIN lfsr_out[15] ) ( lfsr_out_reg\[16\] D ) ( lfsr_out_reg\[15\] Q )
  + ROUTED M2 ( 33800 19000 ) ( * 23000 ) V1_V
    NEW M2 ( 33400 300 ) ( * 19000 )
    NEW M2 ( 33400 19000 ) ( 33800 * )
    NEW M2 ( 33400 300 ) ( 34500 * 0 )
    NEW M2 ( 38600 27000 ) ( * 33000 ) V1_V
    NEW M3 ( 33800 27000 ) ( 38600 * ) V2_H
    NEW M2 ( 33800 23000 ) ( * 27000 ) V2_H
 ;
- lfsr_out[14]
  ( PIN lfsr_out[14] ) ( lfsr_out_reg\[15\] D ) ( lfsr_out_reg\[14\] Q )
  + ROUTED M2 ( 30200 30200 ) ( * 33000 ) V1_V
    NEW M3 ( 30200 30200 ) ( 33000 * ) V2_H
    NEW M2 ( 33000 300 0 ) ( * 30200 )
    NEW M2 ( 29400 33000 ) ( 30200 * )
    NEW M3 ( 30200 30200 ) V2_H
    NEW M2 ( 29400 33000 ) V1_V
 ;
- lfsr_out[13]
  ( PIN lfsr_out[13] ) ( lfsr_out_reg\[14\] D ) ( lfsr_out_reg\[13\] Q )
  + ROUTED M2 ( 21000 26200 ) ( * 30200 ) V1_H
    NEW M2 ( 21000 26200 ) ( 21400 * )
    NEW M2 ( 21400 1000 ) ( * 26200 )
    NEW M3 ( 21400 1000 ) ( 31500 * ) V2_H
    NEW M2 ( 31500 300 0 ) ( * 1000 )
    NEW M1 ( 21000 30200 ) ( 22200 * 0 )
    NEW M2 ( 21000 30200 ) ( * 33000 ) V1_V
    NEW M3 ( 21400 1000 ) V2_H
 ;
- lfsr_out[12]
  ( PIN lfsr_out[12] ) ( lfsr_out_reg\[13\] D ) ( lfsr_out_reg\[12\] Q )
  + ROUTED M2 ( 30600 22200 ) ( * 27000 )
    NEW M2 ( 30600 22200 ) ( 31400 * )
    NEW M2 ( 31400 9800 ) ( * 22200 )
    NEW M3 ( 30000 9800 ) ( 31400 * ) V2_H
    NEW M2 ( 30000 300 0 ) ( * 9800 ) V2_H
    NEW M1 ( 29400 27000 0 ) ( 29800 * ) V1_V
    NEW M2 ( 29800 27000 ) ( 30600 * )
    NEW M2 ( 30600 27000 ) ( * 30200 ) V1_V
 ;
- lfsr_out[11]
  ( PIN lfsr_out[11] ) ( lfsr_out_reg\[12\] D ) ( lfsr_out_reg\[11\] Q )
  + ROUTED M2 ( 21800 13800 ) ( * 18600 ) V1_V
    NEW M3 ( 21800 13800 ) ( 28500 * ) V2_H
    NEW M2 ( 28500 300 0 ) ( * 13800 )
    NEW M1 ( 21000 19800 ) ( 21800 * 0 )
    NEW M1 ( 21000 19800 ) ( * 20200 ) V1_H
    NEW M2 ( 21000 20200 ) ( * 25800 ) V1_V
    NEW M3 ( 21800 13800 ) V2_H
 ;
- lfsr_out[10]
  ( PIN lfsr_out[10] ) ( lfsr_out_reg\[11\] D ) ( lfsr_out_reg\[10\] Q )
  + ROUTED M2 ( 30200 17800 ) ( * 18600 ) V1_V
    NEW M3 ( 27000 17800 ) ( 30200 * ) V2_H
    NEW M2 ( 27000 300 0 ) ( * 17800 ) V2_H
    NEW M2 ( 31000 19800 ) ( * 21800 ) V1_V
    NEW M2 ( 30600 19800 ) ( 31000 * )
    NEW M2 ( 30600 18600 ) ( * 19800 )
    NEW M2 ( 30200 18600 ) ( 30600 * )
 ;
- lfsr_out[9]
  ( PIN lfsr_out[9] ) ( lfsr_out_reg\[10\] D ) ( lfsr_out_reg\[9\] Q )
  + ROUTED M2 ( 22600 14200 ) ( * 16200 )
    NEW M3 ( 22600 14200 ) ( 25500 * ) V2_H
    NEW M2 ( 25500 300 0 ) ( * 14200 )
    NEW M2 ( 22200 15800 ) ( * 16200 )
    NEW M2 ( 22200 16200 ) ( 22600 * )
    NEW M2 ( 22600 16200 ) ( * 23000 ) V1_V
    NEW M3 ( 22600 14200 ) V2_H
    NEW M2 ( 22200 15800 ) V1_V
 ;
- lfsr_out[8]
  ( PIN lfsr_out[8] ) ( lfsr_out_reg\[9\] D ) ( lfsr_out_reg\[8\] Q )
  + ROUTED M2 ( 31000 10200 ) ( * 11400 ) V1_V
    NEW M3 ( 24000 10200 ) ( 31000 * ) V2_H
    NEW M2 ( 24000 300 0 ) ( * 10200 ) V2_H
    NEW M2 ( 31000 11400 ) ( * 13000 )
    NEW M2 ( 30600 13000 ) ( 31000 * )
    NEW M2 ( 30600 13000 ) ( * 15800 ) V1_V
 ;
- lfsr_out[7]
  ( PIN lfsr_out[7] ) ( lfsr_out_reg\[8\] D ) ( lfsr_out_reg\[7\] Q )
  + ROUTED M2 ( 22200 6600 ) ( * 11400 )
    NEW M2 ( 22200 6600 ) ( 22500 * )
    NEW M2 ( 22500 300 0 ) ( * 6600 )
    NEW M1 ( 19800 11400 0 ) ( 21800 * ) V1_V
    NEW M2 ( 21800 11400 ) ( 22200 * )
    NEW M2 ( 22200 11400 ) ( 22600 * ) V1_V
 ;
- lfsr_out[6]
  ( PIN lfsr_out[6] ) ( lfsr_out_reg\[7\] D ) ( lfsr_out_reg\[6\] Q )
  + ROUTED M2 ( 11400 5000 ) ( * 11400 ) V1_V
    NEW M3 ( 11400 5000 ) ( 21000 * ) V2_H
    NEW M2 ( 21000 300 0 ) ( * 5000 )
    NEW M2 ( 11000 14200 ) ( * 14600 ) V1_V
    NEW M2 ( 11000 14200 ) ( 11400 * )
    NEW M2 ( 11400 11400 ) ( * 14200 )
    NEW M3 ( 11400 5000 ) V2_H
 ;
- lfsr_out[5]
  ( PIN lfsr_out[5] ) ( lfsr_out_reg\[6\] D ) ( lfsr_out_reg\[5\] Q )
  + ROUTED M2 ( 19400 9400 ) ( * 15800 ) V1_V
    NEW M2 ( 19400 9400 ) ( 19500 * )
    NEW M2 ( 19500 300 0 ) ( * 9400 )
    NEW M2 ( 19800 17000 ) ( * 18600 ) V1_V
    NEW M2 ( 19400 17000 ) ( 19800 * )
    NEW M2 ( 19400 15800 ) ( * 17000 )
 ;
- lfsr_out[4]
  ( PIN lfsr_out[4] ) ( lfsr_out_reg\[5\] D ) ( lfsr_out_reg\[4\] Q )
  + ROUTED M2 ( 10600 4200 ) ( * 18600 )
    NEW M3 ( 10600 4200 ) ( 18000 * ) V2_H
    NEW M2 ( 18000 300 0 ) ( * 4200 )
    NEW M2 ( 10600 18600 ) ( * 21800 ) V1_V
    NEW M2 ( 10600 18600 ) ( 11400 * ) V1_V
    NEW M3 ( 10600 4200 ) V2_H
 ;
- lfsr_out[3]
  ( PIN lfsr_out[3] ) ( lfsr_out_reg\[4\] D ) ( lfsr_out_reg\[3\] Q )
  + ROUTED M2 ( 19000 20600 ) ( * 23000 ) V1_V
    NEW M3 ( 16500 20600 ) ( 19000 * ) V2_H
    NEW M2 ( 16500 300 0 ) ( * 20600 ) V2_H
    NEW M2 ( 19400 25400 ) ( * 25800 ) V1_V
    NEW M2 ( 19000 25400 ) ( 19400 * )
    NEW M2 ( 19000 23000 ) ( * 25400 )
 ;
- lfsr_out[2]
  ( PIN lfsr_out[2] ) ( lfsr_out_reg\[3\] D ) ( lfsr_out_reg\[2\] Q )
  + ROUTED M2 ( 11000 19000 ) ( * 25800 ) V1_V
    NEW M3 ( 11000 19000 ) ( 15000 * ) V2_H
    NEW M2 ( 15000 300 0 ) ( * 19000 )
    NEW M2 ( 10600 28600 ) ( * 29000 ) V1_V
    NEW M2 ( 10600 28600 ) ( 11000 * )
    NEW M2 ( 11000 25800 ) ( * 28600 )
    NEW M3 ( 11000 19000 ) V2_H
 ;
- lfsr_out[1]
  ( PIN lfsr_out[1] ) ( lfsr_out_reg\[2\] D ) ( lfsr_out_reg\[1\] Q )
  + ROUTED M2 ( 19000 25800 ) ( * 30200 ) V1_V
    NEW M3 ( 13500 25800 ) ( 19000 * ) V2_H
    NEW M2 ( 13500 300 0 ) ( * 25800 ) V2_H
    NEW M2 ( 19800 30200 ) ( * 33000 ) V1_V
    NEW M2 ( 19000 30200 ) ( 19800 * )
 ;
- lfsr_out[0]
  ( PIN lfsr_out[0] ) ( U6 A ) ( lfsr_out_reg\[0\] Q ) ( lfsr_out_reg\[1\] D )
  + ROUTED M2 ( 14200 11800 ) ( * 33000 ) V2_H
    NEW M3 ( 12000 11800 ) ( 14200 * ) V2_H
    NEW M2 ( 12000 300 0 ) ( * 11800 ) V2_H
    NEW M3 ( 39000 33000 ) ( 43000 * ) V2_H
    NEW M2 ( 43000 23800 ) ( * 33000 )
    NEW M2 ( 39000 33000 ) ( * 33400 ) V1_V
    NEW M3 ( 14200 33000 ) ( 39000 * ) V2_H
    NEW M3 ( 11400 33000 ) ( 14200 * )
    NEW M2 ( 43000 23800 ) V1_V
    NEW M3 ( 11400 33000 ) V2_TOS_N
    NEW M2 ( 11400 33000 ) V1_V
 ;
- clk
  ( PIN clk ) ( clk__L1_I0 A )
  + ROUTED M3 ( 300 11000 0 ) ( 29800 * ) V2_H
    NEW M2 ( 29800 11000 ) ( * 26200 ) V1_V
    NEW M1 ( 29800 26200 ) ( 30200 * 0 )
  + USE CLOCK
  + WEIGHT 20
 ;
- resetn
  ( PIN resetn ) ( lfsr_out_reg\[16\] RN ) ( lfsr_out_reg\[0\] RN )
  ( lfsr_out_reg\[23\] RN ) ( lfsr_out_reg\[27\] RN ) ( lfsr_out_reg\[26\] RN )
  ( lfsr_out_reg\[25\] RN ) ( lfsr_out_reg\[24\] RN ) ( lfsr_out_reg\[22\] RN )
  ( lfsr_out_reg\[21\] RN ) ( lfsr_out_reg\[20\] RN ) ( lfsr_out_reg\[19\] RN )
  ( lfsr_out_reg\[18\] RN ) ( lfsr_out_reg\[17\] RN ) ( lfsr_out_reg\[15\] RN )
  ( lfsr_out_reg\[14\] RN ) ( lfsr_out_reg\[13\] RN ) ( lfsr_out_reg\[12\] RN )
  ( lfsr_out_reg\[11\] RN ) ( lfsr_out_reg\[10\] RN ) ( lfsr_out_reg\[9\] RN )
  ( lfsr_out_reg\[8\] RN ) ( lfsr_out_reg\[7\] RN ) ( lfsr_out_reg\[6\] RN )
  ( lfsr_out_reg\[5\] RN ) ( lfsr_out_reg\[4\] RN ) ( lfsr_out_reg\[3\] RN )
  ( lfsr_out_reg\[2\] RN ) ( lfsr_out_reg\[1\] RN )
  + ROUTED M2 ( 25000 27000 ) ( * 29400 ) V1_H
    NEW M2 ( 25000 29400 ) ( * 34200 ) V1_H
    NEW M3 ( 26600 33800 ) ( 30600 * ) V2_TOS_N
    NEW M2 ( 37800 21800 ) ( 38200 * )
    NEW M2 ( 15000 34200 ) ( 15400 * ) V1_H
    NEW M2 ( 44200 14200 ) ( * 14600 ) V1_H
    NEW M2 ( 47400 27000 ) ( * 29400 ) V1_H
    NEW M2 ( 46200 12600 ) ( * 14200 ) V2_H
    NEW M2 ( 38600 12600 ) ( * 14600 ) V1_H
    NEW M2 ( 38200 12600 ) ( 38600 * )
    NEW M2 ( 41800 12600 ) ( * 14200 ) V2_H
    NEW M3 ( 41800 14200 ) ( 44200 * ) V2_H
    NEW M3 ( 44200 14200 ) ( 46200 * )
    NEW M2 ( 46200 14200 ) ( * 18200 )
    NEW M2 ( 46200 18200 ) ( 46600 * )
    NEW M2 ( 46600 18200 ) ( * 19800 ) V1_H
    NEW M2 ( 46600 19800 ) ( * 21800 ) V1_H
    NEW M2 ( 47000 30600 ) ( * 33800 ) V1_H
    NEW M2 ( 47000 30600 ) ( 47400 * )
    NEW M2 ( 47400 29400 ) ( * 30600 )
    NEW M2 ( 30200 14200 ) ( * 14600 ) V1_H
    NEW M3 ( 30200 14200 ) ( 35000 * ) V2_H
    NEW M2 ( 35000 14200 ) ( * 14600 ) V1_H
    NEW M2 ( 38600 14600 ) ( * 16600 )
    NEW M2 ( 38200 16600 ) ( 38600 * )
    NEW M2 ( 38200 16600 ) ( * 19800 ) V1_H
    NEW M2 ( 38200 19800 ) ( * 21800 )
    NEW M2 ( 38200 21800 ) ( * 26600 ) V1_H
    NEW M2 ( 41800 27000 ) ( * 33800 ) V1_H
    NEW M2 ( 47000 33800 ) ( * 35800 ) V2_H
    NEW M3 ( 47000 35800 ) ( 48600 * ) V2_H
    NEW M2 ( 48600 35800 ) ( * 36200 ) V1_H
    NEW M2 ( 11800 12600 ) ( * 15000 ) V2_H
    NEW M2 ( 15400 12600 ) ( * 14600 ) V1_H
    NEW M3 ( 300 15000 0 ) ( 11800 * )
    NEW M2 ( 11800 15000 ) ( * 19400 ) V1_H
    NEW M2 ( 15400 19800 ) ( * 21800 )
    NEW M2 ( 15000 21800 ) ( 15400 * )
    NEW M2 ( 15000 21800 ) ( * 27000 ) V1_H
    NEW M2 ( 15000 27000 ) ( * 29000 ) V1_H
    NEW M2 ( 15000 29000 ) ( * 34200 )
    NEW M2 ( 18600 27400 ) ( * 29000 ) V1_H
    NEW M3 ( 18600 27400 ) ( 21400 * ) V2_H
    NEW M2 ( 21400 27000 ) ( * 27400 )
    NEW M2 ( 26600 21800 ) ( * 26600 ) V1_H
    NEW M2 ( 26200 21800 ) ( 26600 * ) V1_H
    NEW M2 ( 26200 14600 ) ( * 19800 ) V1_H
    NEW M2 ( 26200 19800 ) ( * 21800 )
    NEW M2 ( 26200 14600 ) ( 26600 * ) V1_H
    NEW M2 ( 26600 12600 ) ( * 14600 )
    NEW M2 ( 25000 27000 ) V1_H
    NEW M2 ( 26600 33800 ) V1_H
    NEW M3 ( 26600 33800 ) V2_TOS_N
    NEW M2 ( 30600 33800 ) V1_H
    NEW M2 ( 37800 21800 ) V1_H
    NEW M2 ( 47400 27000 ) V1_H
    NEW M2 ( 46200 12600 ) V1_H
    NEW M2 ( 38200 12600 ) V1_H
    NEW M2 ( 41800 12600 ) V1_H
    NEW M3 ( 30200 14200 ) V2_H
    NEW M2 ( 41800 27000 ) V1_H
    NEW M2 ( 11800 12600 ) V1_H
    NEW M2 ( 15400 12600 ) V1_H
    NEW M2 ( 15400 19800 ) V1_H
    NEW M2 ( 15000 21800 ) V1_H
    NEW M3 ( 18600 27400 ) V2_H
    NEW M2 ( 21400 27000 ) V1_H
    NEW M2 ( 26600 12600 ) V1_H
 ;
- n3
  ( U17 Y ) ( lfsr_out_reg\[0\] D )
  + ROUTED M2 ( 43800 31000 ) ( * 32200 ) V2_H
    NEW M3 ( 43800 32200 ) ( 47400 * ) V2_H
    NEW M2 ( 47400 32200 ) ( * 33000 ) V1_V
    NEW M2 ( 43800 31000 ) V1_V
 ;
- n6
  ( U7 Y ) ( U6 B )
  + ROUTED M2 ( 54600 15800 ) ( * 16600 ) V2_H
    NEW M3 ( 43400 16600 ) ( 54600 * )
    NEW M2 ( 43400 16600 ) ( * 22200 ) V1_V
    NEW M2 ( 54600 15800 ) V1_V
    NEW M3 ( 43400 16600 ) V2_H
 ;
- n7
  ( U17 B ) ( U6 Y )
  + ROUTED M2 ( 44600 23000 ) ( * 25800 )
    NEW M2 ( 44600 25800 ) ( 45000 * )
    NEW M2 ( 45000 25800 ) ( * 29800 ) V1_V
    NEW M2 ( 44600 23000 ) V1_V
 ;
END NETS

END DESIGN
