5 13 101 4 *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (not1.vcd) 2 -o (not1.cdd) 2 -v (not1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 not1.v 11 37 1
2 1 16 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 13 107000b 1 0 39 0 40 17 0 ffffffff 0 0 0 0 0 ff 0 0 0 0
1 b 2 14 107000b 1 0 0 0 1 17 0 1 0 1 0 0
1 c 3 14 107000e 1 0 0 0 1 17 0 1 0 0 0 0
4 1 1 0 0
3 1 main.$u0 "main.$u0" 0 not1.v 0 28 1
2 2 17 50009 1 0 61004 0 0 40 16 0 0 0 0
2 3 17 10001 0 1 1410 0 0 40 1 a
2 4 17 10009 1 37 16 2 3
2 5 18 c000f 1 0 21004 0 0 1 16 0 0
2 6 18 80008 0 1 1410 0 0 1 1 b
2 7 18 8000f 1 37 16 5 6
2 8 19 c000f 1 0 21004 0 0 1 16 0 0
2 9 19 80008 0 1 1410 0 0 1 1 c
2 10 19 8000f 1 37 16 8 9
2 11 20 60006 1 1 1014 0 0 40 1 a
2 12 20 50005 1 1d 1028 11 0 1 18 0 1 0 1 0 0
2 13 20 10008 1 39 2a 12 0
2 14 22 20002 1 0 1008 0 0 32 48 5 0
2 15 22 10002 2 2c 900a 14 0 32 18 0 ffffffff 0 0 0 0
2 16 23 9000c 1 0 21000 0 0 1 16 1 1
2 17 23 30004 1 0 1408 0 0 32 48 a 0
2 18 23 10005 0 23 1410 0 17 1 18 0 1 0 0 0 0 a
2 19 23 1000c 1 37 12 16 18
2 20 24 60006 1 1 1000 0 0 40 1 a
2 21 24 50005 1 1d 1000 20 0 1 18 0 1 0 0 0 0
2 22 24 10008 1 39 2 21 0
2 23 26 20002 1 0 1008 0 0 32 48 5 0
2 24 26 10002 2 2c 900a 23 0 32 18 0 ffffffff 0 0 0 0
2 25 0 0 1 5a 1002 0 0 1 18 0 1 0 0 0 0
2 26 25 7000a 0 0 21010 0 0 1 16 1 0
2 27 25 30003 0 1 1410 0 0 1 1 c
2 28 25 3000a 0 37 32 26 27
2 29 21 7000a 1 0 21008 0 0 1 16 1 0
2 30 21 30003 0 1 1410 0 0 1 1 b
2 31 21 3000a 1 37 1a 29 30
4 25 0 0 0
4 24 0 25 0
4 28 6 24 24
4 22 0 28 24
4 19 0 22 22
4 15 0 19 0
4 31 6 15 15
4 13 0 31 15
4 10 0 13 13
4 7 0 10 10
4 4 11 7 7
3 1 main.$u1 "main.$u1" 0 not1.v 0 35 1
