Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Feb 28 00:50:41 2025
| Host         : Ido running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CALCULATOR_UNIT_control_sets_placed.rpt
| Design       : CALCULATOR_UNIT
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    58 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              69 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             112 |           32 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              97 |           28 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+---------------------+------------------+----------------+
|  Clock Signal  |             Enable Signal            |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------+---------------------+------------------+----------------+
|  CLK_IBUF_BUFG | SEL_input[1]_i_1_n_0                 |                     |                1 |              1 |
|  CLK_IBUF_BUFG | FSM_onehot_DIVISION_STATE[3]_i_1_n_0 | RST_IBUF            |                1 |              4 |
|  CLK_IBUF_BUFG | B_input                              | B_input[17]_i_1_n_0 |                6 |             18 |
|  CLK_IBUF_BUFG | D_input[17]_i_1_n_0                  |                     |                8 |             18 |
|  CLK_IBUF_BUFG | TEMP[24]_i_1_n_0                     | RST_IBUF            |                6 |             25 |
|  CLK_IBUF_BUFG | A_input[24]_i_1_n_0                  |                     |                8 |             25 |
|  CLK_IBUF_BUFG | DIVIDEND[24]_i_1_n_0                 |                     |                8 |             25 |
|  CLK_IBUF_BUFG | MULT_RESULT                          |                     |                7 |             43 |
|  CLK_IBUF_BUFG | QUOTIENT[24]_i_1_n_0                 | RST_IBUF            |               15 |             50 |
|  CLK_IBUF_BUFG |                                      |                     |               18 |             69 |
+----------------+--------------------------------------+---------------------+------------------+----------------+


