Loading plugins phase: Elapsed time ==> 0s.281ms
Initializing data phase: Elapsed time ==> 2s.843ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p \\psf\Home\Desktop\PSOC5LP dev\non-boot-bit-shift-CY8C5667\PioneerKit_P5LP_USB_Audio\PioneerKit_P5LP_USB_Audio.cydsn\PioneerKit_P5LP_USB_Audio.cyprj -d CY8C5667LTI-LP009 -s \\psf\Home\Desktop\PSOC5LP dev\non-boot-bit-shift-CY8C5667\PioneerKit_P5LP_USB_Audio\PioneerKit_P5LP_USB_Audio.cydsn\Generated_Source\PSoC5 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 6s.906ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.156ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  PioneerKit_P5LP_USB_Audio.v
Program  :   C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=\\psf\Home\Desktop\PSOC5LP dev\non-boot-bit-shift-CY8C5667\PioneerKit_P5LP_USB_Audio\PioneerKit_P5LP_USB_Audio.cydsn\PioneerKit_P5LP_USB_Audio.cyprj -dcpsoc3 PioneerKit_P5LP_USB_Audio.v -verilog
======================================================================

======================================================================
Compiling:  PioneerKit_P5LP_USB_Audio.v
Program  :   C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=\\psf\Home\Desktop\PSOC5LP dev\non-boot-bit-shift-CY8C5667\PioneerKit_P5LP_USB_Audio\PioneerKit_P5LP_USB_Audio.cydsn\PioneerKit_P5LP_USB_Audio.cyprj -dcpsoc3 PioneerKit_P5LP_USB_Audio.v -verilog
======================================================================

======================================================================
Compiling:  PioneerKit_P5LP_USB_Audio.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=\\psf\Home\Desktop\PSOC5LP dev\non-boot-bit-shift-CY8C5667\PioneerKit_P5LP_USB_Audio\PioneerKit_P5LP_USB_Audio.cydsn\PioneerKit_P5LP_USB_Audio.cyprj -dcpsoc3 -verilog PioneerKit_P5LP_USB_Audio.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Nov 30 16:59:07 2015


======================================================================
Compiling:  PioneerKit_P5LP_USB_Audio.v
Program  :   vpp
Options  :    -yv2 -q10 PioneerKit_P5LP_USB_Audio.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Nov 30 16:59:07 2015

Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\I2S_v2_40\I2S_v2_40.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file '..\..\CyDigitalAudio.cylib\B_AudioClkGen_v0_83\B_AudioClkGen_v0_83.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file '..\..\Byte_Swap_Component.cylib\ByteSwap_v1_10\ByteSwap_v1_10.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'
Flattening file '..\PDM_Integrator_v1_0\PDM_Integrator_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file '..\PDM_Comb_v1_0\PDM_Comb_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\PulseConvert_v1_0\PulseConvert_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'PioneerKit_P5LP_USB_Audio.ctl'.
C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\I2S_v2_40\I2S_v2_40.v (line 273, col 63):  Note: Substituting module 'cmp_vv_vv' for '<='.
C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\I2S_v2_40\I2S_v2_40.v (line 273, col 90):  Note: Substituting module 'cmp_vv_vv' for '>='.
C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\I2S_v2_40\I2S_v2_40.v (line 274, col 63):  Note: Substituting module 'cmp_vv_vv' for '<='.
C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\I2S_v2_40\I2S_v2_40.v (line 274, col 90):  Note: Substituting module 'cmp_vv_vv' for '>='.
C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\I2S_v2_40\I2S_v2_40.v (line 275, col 62):  Note: Substituting module 'cmp_vv_vv' for '<='.
C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\I2S_v2_40\I2S_v2_40.v (line 275, col 89):  Note: Substituting module 'cmp_vv_vv' for '>='.
C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\I2S_v2_40\I2S_v2_40.v (line 276, col 63):  Note: Substituting module 'cmp_vv_vv' for '<='.
C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\I2S_v2_40\I2S_v2_40.v (line 276, col 90):  Note: Substituting module 'cmp_vv_vv' for '>='.
..\PDM_Integrator_v1_0\PDM_Integrator_v1_0.v (line 137, col 58):  Note: Substituting module 'add_vi_vv' for '+'.
..\PDM_Comb_v1_0\PDM_Comb_v1_0.v (line 109, col 58):  Note: Substituting module 'add_vi_vv' for '+'.
..\PDM_Comb_v1_0\PDM_Comb_v1_0.v (line 244, col 83):  Note: Substituting module 'add_vi_vv' for '+'.
..\PDM_Comb_v1_0\PDM_Comb_v1_0.v (line 293, col 77):  Note: Substituting module 'add_vi_vv' for '+'.
Note:  Using config. rule 'GenClock' to set csattribute 'clock_driver' on 'GenClock'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  PioneerKit_P5LP_USB_Audio.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=\\psf\Home\Desktop\PSOC5LP dev\non-boot-bit-shift-CY8C5667\PioneerKit_P5LP_USB_Audio\PioneerKit_P5LP_USB_Audio.cydsn\PioneerKit_P5LP_USB_Audio.cyprj -dcpsoc3 -verilog PioneerKit_P5LP_USB_Audio.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Nov 30 16:59:08 2015

Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking '\\psf\Home\Desktop\PSOC5LP dev\non-boot-bit-shift-CY8C5667\PioneerKit_P5LP_USB_Audio\PioneerKit_P5LP_USB_Audio.cydsn\codegentemp\PioneerKit_P5LP_USB_Audio.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\I2S_v2_40\I2S_v2_40.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking '\\psf\Home\Desktop\PSOC5LP dev\non-boot-bit-shift-CY8C5667\PioneerKit_P5LP_USB_Audio\PioneerKit_P5LP_USB_Audio.cydsn\codegentemp\PioneerKit_P5LP_USB_Audio.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking '\\psf\Home\Desktop\PSOC5LP dev\non-boot-bit-shift-CY8C5667\PioneerKit_P5LP_USB_Audio\PioneerKit_P5LP_USB_Audio.cydsn\codegentemp\..\..\CyDigitalAudio.cylib\B_AudioClkGen_v0_83\B_AudioClkGen_v0_83.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking '\\psf\Home\Desktop\PSOC5LP dev\non-boot-bit-shift-CY8C5667\PioneerKit_P5LP_USB_Audio\PioneerKit_P5LP_USB_Audio.cydsn\codegentemp\..\..\Byte_Swap_Component.cylib\ByteSwap_v1_10\ByteSwap_v1_10.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking '\\psf\Home\Desktop\PSOC5LP dev\non-boot-bit-shift-CY8C5667\PioneerKit_P5LP_USB_Audio\PioneerKit_P5LP_USB_Audio.cydsn\codegentemp\..\PDM_Integrator_v1_0\PDM_Integrator_v1_0.v'.
Linking '\\psf\Home\Desktop\PSOC5LP dev\non-boot-bit-shift-CY8C5667\PioneerKit_P5LP_USB_Audio\PioneerKit_P5LP_USB_Audio.cydsn\codegentemp\..\PDM_Comb_v1_0\PDM_Comb_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\PulseConvert_v1_0\PulseConvert_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  PioneerKit_P5LP_USB_Audio.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=\\psf\Home\Desktop\PSOC5LP dev\non-boot-bit-shift-CY8C5667\PioneerKit_P5LP_USB_Audio\PioneerKit_P5LP_USB_Audio.cydsn\PioneerKit_P5LP_USB_Audio.cyprj -dcpsoc3 -verilog PioneerKit_P5LP_USB_Audio.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Nov 30 16:59:10 2015

Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking '\\psf\Home\Desktop\PSOC5LP dev\non-boot-bit-shift-CY8C5667\PioneerKit_P5LP_USB_Audio\PioneerKit_P5LP_USB_Audio.cydsn\codegentemp\PioneerKit_P5LP_USB_Audio.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\I2S_v2_40\I2S_v2_40.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking '\\psf\Home\Desktop\PSOC5LP dev\non-boot-bit-shift-CY8C5667\PioneerKit_P5LP_USB_Audio\PioneerKit_P5LP_USB_Audio.cydsn\codegentemp\PioneerKit_P5LP_USB_Audio.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking '\\psf\Home\Desktop\PSOC5LP dev\non-boot-bit-shift-CY8C5667\PioneerKit_P5LP_USB_Audio\PioneerKit_P5LP_USB_Audio.cydsn\codegentemp\..\..\CyDigitalAudio.cylib\B_AudioClkGen_v0_83\B_AudioClkGen_v0_83.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking '\\psf\Home\Desktop\PSOC5LP dev\non-boot-bit-shift-CY8C5667\PioneerKit_P5LP_USB_Audio\PioneerKit_P5LP_USB_Audio.cydsn\codegentemp\..\..\Byte_Swap_Component.cylib\ByteSwap_v1_10\ByteSwap_v1_10.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking '\\psf\Home\Desktop\PSOC5LP dev\non-boot-bit-shift-CY8C5667\PioneerKit_P5LP_USB_Audio\PioneerKit_P5LP_USB_Audio.cydsn\codegentemp\..\PDM_Integrator_v1_0\PDM_Integrator_v1_0.v'.
Linking '\\psf\Home\Desktop\PSOC5LP dev\non-boot-bit-shift-CY8C5667\PioneerKit_P5LP_USB_Audio\PioneerKit_P5LP_USB_Audio.cydsn\codegentemp\..\PDM_Comb_v1_0\PDM_Comb_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\PulseConvert_v1_0\PulseConvert_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.
Note:  Using config. rule 'GenClock' to set csattribute 'clock_driver' on 'GenClock'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\I2S:data_trunc\
	Net_3085
	Net_3095
	\AudioClkGen:Net_43\
	\I2C_Master:udb_clk\
	Net_3437
	\I2C_Master:Net_973\
	Net_3438
	\I2C_Master:Net_974\
	\I2C_Master:timeout_clk\
	Net_3443
	\I2C_Master:Net_975\
	Net_3441
	Net_3442
	Net_3112
	\PDM_CIC:Integrator:MODULE_1:b_31\
	\PDM_CIC:Integrator:MODULE_1:b_30\
	\PDM_CIC:Integrator:MODULE_1:b_29\
	\PDM_CIC:Integrator:MODULE_1:b_28\
	\PDM_CIC:Integrator:MODULE_1:b_27\
	\PDM_CIC:Integrator:MODULE_1:b_26\
	\PDM_CIC:Integrator:MODULE_1:b_25\
	\PDM_CIC:Integrator:MODULE_1:b_24\
	\PDM_CIC:Integrator:MODULE_1:b_23\
	\PDM_CIC:Integrator:MODULE_1:b_22\
	\PDM_CIC:Integrator:MODULE_1:b_21\
	\PDM_CIC:Integrator:MODULE_1:b_20\
	\PDM_CIC:Integrator:MODULE_1:b_19\
	\PDM_CIC:Integrator:MODULE_1:b_18\
	\PDM_CIC:Integrator:MODULE_1:b_17\
	\PDM_CIC:Integrator:MODULE_1:b_16\
	\PDM_CIC:Integrator:MODULE_1:b_15\
	\PDM_CIC:Integrator:MODULE_1:b_14\
	\PDM_CIC:Integrator:MODULE_1:b_13\
	\PDM_CIC:Integrator:MODULE_1:b_12\
	\PDM_CIC:Integrator:MODULE_1:b_11\
	\PDM_CIC:Integrator:MODULE_1:b_10\
	\PDM_CIC:Integrator:MODULE_1:b_9\
	\PDM_CIC:Integrator:MODULE_1:b_8\
	\PDM_CIC:Integrator:MODULE_1:b_7\
	\PDM_CIC:Integrator:MODULE_1:b_6\
	\PDM_CIC:Integrator:MODULE_1:b_5\
	\PDM_CIC:Integrator:MODULE_1:b_4\
	\PDM_CIC:Integrator:MODULE_1:b_3\
	\PDM_CIC:Integrator:MODULE_1:b_2\
	\PDM_CIC:Integrator:MODULE_1:b_1\
	\PDM_CIC:Integrator:MODULE_1:b_0\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:a_31\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:a_30\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:a_29\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:a_28\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:a_27\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:a_26\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:a_25\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:a_24\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:b_31\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:b_30\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:b_29\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:b_28\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:b_27\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:b_26\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:b_25\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:b_24\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:b_23\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:b_22\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:b_21\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:b_20\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:b_19\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:b_18\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:b_17\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:b_16\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:b_15\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:b_14\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:b_13\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:b_12\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:b_11\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:b_10\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:b_9\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:b_8\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:b_7\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:b_6\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:b_5\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:b_4\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:b_3\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:b_2\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:b_1\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:b_0\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:s_31\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:s_30\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:s_29\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:s_28\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:s_27\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:s_26\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:s_25\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:s_24\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:s_23\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:s_22\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:s_21\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:s_20\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:s_19\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:s_18\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:s_17\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:s_16\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:s_15\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:s_14\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:s_13\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:s_12\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:s_11\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:s_10\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:s_9\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:s_8\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:s_7\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:s_6\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:s_5\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:s_4\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:s_3\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:s_2\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PDM_CIC:Comb_R:MODULE_2:b_31\
	\PDM_CIC:Comb_R:MODULE_2:b_30\
	\PDM_CIC:Comb_R:MODULE_2:b_29\
	\PDM_CIC:Comb_R:MODULE_2:b_28\
	\PDM_CIC:Comb_R:MODULE_2:b_27\
	\PDM_CIC:Comb_R:MODULE_2:b_26\
	\PDM_CIC:Comb_R:MODULE_2:b_25\
	\PDM_CIC:Comb_R:MODULE_2:b_24\
	\PDM_CIC:Comb_R:MODULE_2:b_23\
	\PDM_CIC:Comb_R:MODULE_2:b_22\
	\PDM_CIC:Comb_R:MODULE_2:b_21\
	\PDM_CIC:Comb_R:MODULE_2:b_20\
	\PDM_CIC:Comb_R:MODULE_2:b_19\
	\PDM_CIC:Comb_R:MODULE_2:b_18\
	\PDM_CIC:Comb_R:MODULE_2:b_17\
	\PDM_CIC:Comb_R:MODULE_2:b_16\
	\PDM_CIC:Comb_R:MODULE_2:b_15\
	\PDM_CIC:Comb_R:MODULE_2:b_14\
	\PDM_CIC:Comb_R:MODULE_2:b_13\
	\PDM_CIC:Comb_R:MODULE_2:b_12\
	\PDM_CIC:Comb_R:MODULE_2:b_11\
	\PDM_CIC:Comb_R:MODULE_2:b_10\
	\PDM_CIC:Comb_R:MODULE_2:b_9\
	\PDM_CIC:Comb_R:MODULE_2:b_8\
	\PDM_CIC:Comb_R:MODULE_2:b_7\
	\PDM_CIC:Comb_R:MODULE_2:b_6\
	\PDM_CIC:Comb_R:MODULE_2:b_5\
	\PDM_CIC:Comb_R:MODULE_2:b_4\
	\PDM_CIC:Comb_R:MODULE_2:b_3\
	\PDM_CIC:Comb_R:MODULE_2:b_2\
	\PDM_CIC:Comb_R:MODULE_2:b_1\
	\PDM_CIC:Comb_R:MODULE_2:b_0\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:a_31\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:a_30\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:a_29\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:a_28\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:a_27\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:a_26\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:a_25\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:a_24\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:b_31\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:b_30\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:b_29\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:b_28\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:b_27\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:b_26\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:b_25\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:b_24\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:b_23\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:b_22\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:b_21\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:b_20\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:b_19\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:b_18\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:b_17\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:b_16\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:b_15\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:b_14\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:b_13\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:b_12\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:b_11\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:b_10\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:b_9\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:b_8\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:b_7\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:b_6\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:b_5\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:b_4\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:b_3\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:b_2\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:b_1\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:b_0\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:s_31\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:s_30\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:s_29\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:s_28\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:s_27\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:s_26\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:s_25\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:s_24\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:s_23\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:s_22\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:s_21\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:s_20\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:s_19\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:s_18\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:s_17\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:s_16\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:s_15\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:s_14\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:s_13\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:s_12\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:s_11\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:s_10\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:s_9\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:s_8\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:s_7\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:s_6\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:s_5\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:s_4\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:s_3\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:s_2\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PDM_CIC:Comb_R:MODULE_3:b_31\
	\PDM_CIC:Comb_R:MODULE_3:b_30\
	\PDM_CIC:Comb_R:MODULE_3:b_29\
	\PDM_CIC:Comb_R:MODULE_3:b_28\
	\PDM_CIC:Comb_R:MODULE_3:b_27\
	\PDM_CIC:Comb_R:MODULE_3:b_26\
	\PDM_CIC:Comb_R:MODULE_3:b_25\
	\PDM_CIC:Comb_R:MODULE_3:b_24\
	\PDM_CIC:Comb_R:MODULE_3:b_23\
	\PDM_CIC:Comb_R:MODULE_3:b_22\
	\PDM_CIC:Comb_R:MODULE_3:b_21\
	\PDM_CIC:Comb_R:MODULE_3:b_20\
	\PDM_CIC:Comb_R:MODULE_3:b_19\
	\PDM_CIC:Comb_R:MODULE_3:b_18\
	\PDM_CIC:Comb_R:MODULE_3:b_17\
	\PDM_CIC:Comb_R:MODULE_3:b_16\
	\PDM_CIC:Comb_R:MODULE_3:b_15\
	\PDM_CIC:Comb_R:MODULE_3:b_14\
	\PDM_CIC:Comb_R:MODULE_3:b_13\
	\PDM_CIC:Comb_R:MODULE_3:b_12\
	\PDM_CIC:Comb_R:MODULE_3:b_11\
	\PDM_CIC:Comb_R:MODULE_3:b_10\
	\PDM_CIC:Comb_R:MODULE_3:b_9\
	\PDM_CIC:Comb_R:MODULE_3:b_8\
	\PDM_CIC:Comb_R:MODULE_3:b_7\
	\PDM_CIC:Comb_R:MODULE_3:b_6\
	\PDM_CIC:Comb_R:MODULE_3:b_5\
	\PDM_CIC:Comb_R:MODULE_3:b_4\
	\PDM_CIC:Comb_R:MODULE_3:b_3\
	\PDM_CIC:Comb_R:MODULE_3:b_2\
	\PDM_CIC:Comb_R:MODULE_3:b_1\
	\PDM_CIC:Comb_R:MODULE_3:b_0\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:a_31\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:a_30\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:a_29\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:a_28\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:a_27\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:a_26\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:a_25\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:a_24\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:b_31\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:b_30\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:b_29\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:b_28\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:b_27\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:b_26\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:b_25\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:b_24\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:b_23\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:b_22\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:b_21\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:b_20\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:b_19\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:b_18\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:b_17\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:b_16\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:b_15\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:b_14\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:b_13\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:b_12\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:b_11\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:b_10\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:b_9\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:b_8\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:b_7\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:b_6\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:b_5\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:b_4\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:b_3\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:b_2\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:b_1\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:b_0\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:s_31\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:s_30\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:s_29\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:s_28\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:s_27\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:s_26\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:s_25\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:s_24\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:s_23\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:s_22\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:s_21\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:s_20\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:s_19\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:s_18\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:s_17\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:s_16\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:s_15\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:s_14\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:s_13\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:s_12\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:s_11\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:s_10\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:s_9\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:s_8\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:s_7\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:s_6\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:s_5\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:s_4\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:s_3\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:s_2\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PDM_CIC:Net_2959\
	\PDM_CIC:Net_2960\
	\PDM_CIC:Net_2961\
	\PDM_CIC:Net_2962\
	\PDM_CIC:Net_2963\
	\PDM_CIC:Net_2964\
	\PDM_CIC:Net_2965\
	\PDM_CIC:Comb_L:MODULE_4:b_31\
	\PDM_CIC:Comb_L:MODULE_4:b_30\
	\PDM_CIC:Comb_L:MODULE_4:b_29\
	\PDM_CIC:Comb_L:MODULE_4:b_28\
	\PDM_CIC:Comb_L:MODULE_4:b_27\
	\PDM_CIC:Comb_L:MODULE_4:b_26\
	\PDM_CIC:Comb_L:MODULE_4:b_25\
	\PDM_CIC:Comb_L:MODULE_4:b_24\
	\PDM_CIC:Comb_L:MODULE_4:b_23\
	\PDM_CIC:Comb_L:MODULE_4:b_22\
	\PDM_CIC:Comb_L:MODULE_4:b_21\
	\PDM_CIC:Comb_L:MODULE_4:b_20\
	\PDM_CIC:Comb_L:MODULE_4:b_19\
	\PDM_CIC:Comb_L:MODULE_4:b_18\
	\PDM_CIC:Comb_L:MODULE_4:b_17\
	\PDM_CIC:Comb_L:MODULE_4:b_16\
	\PDM_CIC:Comb_L:MODULE_4:b_15\
	\PDM_CIC:Comb_L:MODULE_4:b_14\
	\PDM_CIC:Comb_L:MODULE_4:b_13\
	\PDM_CIC:Comb_L:MODULE_4:b_12\
	\PDM_CIC:Comb_L:MODULE_4:b_11\
	\PDM_CIC:Comb_L:MODULE_4:b_10\
	\PDM_CIC:Comb_L:MODULE_4:b_9\
	\PDM_CIC:Comb_L:MODULE_4:b_8\
	\PDM_CIC:Comb_L:MODULE_4:b_7\
	\PDM_CIC:Comb_L:MODULE_4:b_6\
	\PDM_CIC:Comb_L:MODULE_4:b_5\
	\PDM_CIC:Comb_L:MODULE_4:b_4\
	\PDM_CIC:Comb_L:MODULE_4:b_3\
	\PDM_CIC:Comb_L:MODULE_4:b_2\
	\PDM_CIC:Comb_L:MODULE_4:b_1\
	\PDM_CIC:Comb_L:MODULE_4:b_0\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:a_31\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:a_30\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:a_29\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:a_28\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:a_27\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:a_26\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:a_25\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:a_24\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:b_31\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:b_30\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:b_29\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:b_28\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:b_27\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:b_26\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:b_25\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:b_24\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:b_23\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:b_22\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:b_21\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:b_20\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:b_19\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:b_18\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:b_17\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:b_16\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:b_15\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:b_14\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:b_13\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:b_12\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:b_11\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:b_10\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:b_9\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:b_8\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:b_7\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:b_6\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:b_5\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:b_4\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:b_3\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:b_2\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:b_1\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:b_0\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:s_31\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:s_30\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:s_29\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:s_28\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:s_27\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:s_26\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:s_25\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:s_24\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:s_23\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:s_22\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:s_21\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:s_20\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:s_19\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:s_18\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:s_17\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:s_16\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:s_15\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:s_14\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:s_13\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:s_12\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:s_11\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:s_10\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:s_9\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:s_8\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:s_7\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:s_6\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:s_5\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:s_4\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:s_3\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:s_2\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PDM_CIC:Comb_L:MODULE_5:b_31\
	\PDM_CIC:Comb_L:MODULE_5:b_30\
	\PDM_CIC:Comb_L:MODULE_5:b_29\
	\PDM_CIC:Comb_L:MODULE_5:b_28\
	\PDM_CIC:Comb_L:MODULE_5:b_27\
	\PDM_CIC:Comb_L:MODULE_5:b_26\
	\PDM_CIC:Comb_L:MODULE_5:b_25\
	\PDM_CIC:Comb_L:MODULE_5:b_24\
	\PDM_CIC:Comb_L:MODULE_5:b_23\
	\PDM_CIC:Comb_L:MODULE_5:b_22\
	\PDM_CIC:Comb_L:MODULE_5:b_21\
	\PDM_CIC:Comb_L:MODULE_5:b_20\
	\PDM_CIC:Comb_L:MODULE_5:b_19\
	\PDM_CIC:Comb_L:MODULE_5:b_18\
	\PDM_CIC:Comb_L:MODULE_5:b_17\
	\PDM_CIC:Comb_L:MODULE_5:b_16\
	\PDM_CIC:Comb_L:MODULE_5:b_15\
	\PDM_CIC:Comb_L:MODULE_5:b_14\
	\PDM_CIC:Comb_L:MODULE_5:b_13\
	\PDM_CIC:Comb_L:MODULE_5:b_12\
	\PDM_CIC:Comb_L:MODULE_5:b_11\
	\PDM_CIC:Comb_L:MODULE_5:b_10\
	\PDM_CIC:Comb_L:MODULE_5:b_9\
	\PDM_CIC:Comb_L:MODULE_5:b_8\
	\PDM_CIC:Comb_L:MODULE_5:b_7\
	\PDM_CIC:Comb_L:MODULE_5:b_6\
	\PDM_CIC:Comb_L:MODULE_5:b_5\
	\PDM_CIC:Comb_L:MODULE_5:b_4\
	\PDM_CIC:Comb_L:MODULE_5:b_3\
	\PDM_CIC:Comb_L:MODULE_5:b_2\
	\PDM_CIC:Comb_L:MODULE_5:b_1\
	\PDM_CIC:Comb_L:MODULE_5:b_0\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:a_31\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:a_30\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:a_29\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:a_28\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:a_27\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:a_26\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:a_25\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:a_24\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:b_31\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:b_30\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:b_29\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:b_28\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:b_27\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:b_26\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:b_25\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:b_24\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:b_23\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:b_22\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:b_21\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:b_20\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:b_19\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:b_18\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:b_17\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:b_16\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:b_15\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:b_14\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:b_13\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:b_12\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:b_11\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:b_10\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:b_9\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:b_8\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:b_7\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:b_6\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:b_5\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:b_4\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:b_3\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:b_2\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:b_1\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:b_0\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:s_31\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:s_30\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:s_29\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:s_28\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:s_27\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:s_26\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:s_25\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:s_24\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:s_23\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:s_22\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:s_21\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:s_20\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:s_19\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:s_18\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:s_17\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:s_16\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:s_15\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:s_14\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:s_13\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:s_12\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:s_11\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:s_10\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:s_9\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:s_8\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:s_7\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:s_6\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:s_5\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:s_4\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:s_3\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:s_2\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PDM_CIC:Status_Reg:status_7\
	\PDM_CIC:Net_3097\
	\PDM_CIC:Net_3098\
	\PDM_CIC:Net_2608\
	\PDM_CIC:Net_2567\
	Net_3515

    Synthesized names
	\PDM_CIC:Integrator:add_vi_vv_MODGEN_1_31\
	\PDM_CIC:Integrator:add_vi_vv_MODGEN_1_30\
	\PDM_CIC:Integrator:add_vi_vv_MODGEN_1_29\
	\PDM_CIC:Integrator:add_vi_vv_MODGEN_1_28\
	\PDM_CIC:Integrator:add_vi_vv_MODGEN_1_27\
	\PDM_CIC:Integrator:add_vi_vv_MODGEN_1_26\
	\PDM_CIC:Integrator:add_vi_vv_MODGEN_1_25\
	\PDM_CIC:Integrator:add_vi_vv_MODGEN_1_24\
	\PDM_CIC:Integrator:add_vi_vv_MODGEN_1_23\
	\PDM_CIC:Integrator:add_vi_vv_MODGEN_1_22\
	\PDM_CIC:Integrator:add_vi_vv_MODGEN_1_21\
	\PDM_CIC:Integrator:add_vi_vv_MODGEN_1_20\
	\PDM_CIC:Integrator:add_vi_vv_MODGEN_1_19\
	\PDM_CIC:Integrator:add_vi_vv_MODGEN_1_18\
	\PDM_CIC:Integrator:add_vi_vv_MODGEN_1_17\
	\PDM_CIC:Integrator:add_vi_vv_MODGEN_1_16\
	\PDM_CIC:Integrator:add_vi_vv_MODGEN_1_15\
	\PDM_CIC:Integrator:add_vi_vv_MODGEN_1_14\
	\PDM_CIC:Integrator:add_vi_vv_MODGEN_1_13\
	\PDM_CIC:Integrator:add_vi_vv_MODGEN_1_12\
	\PDM_CIC:Integrator:add_vi_vv_MODGEN_1_11\
	\PDM_CIC:Integrator:add_vi_vv_MODGEN_1_10\
	\PDM_CIC:Integrator:add_vi_vv_MODGEN_1_9\
	\PDM_CIC:Integrator:add_vi_vv_MODGEN_1_8\
	\PDM_CIC:Integrator:add_vi_vv_MODGEN_1_7\
	\PDM_CIC:Integrator:add_vi_vv_MODGEN_1_6\
	\PDM_CIC:Integrator:add_vi_vv_MODGEN_1_5\
	\PDM_CIC:Integrator:add_vi_vv_MODGEN_1_4\
	\PDM_CIC:Integrator:add_vi_vv_MODGEN_1_3\
	\PDM_CIC:Integrator:add_vi_vv_MODGEN_1_2\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_31\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_30\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_29\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_28\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_27\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_26\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_25\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_24\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_23\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_22\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_21\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_20\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_19\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_18\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_17\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_16\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_15\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_14\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_13\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_12\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_11\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_10\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_9\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_8\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_7\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_6\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_5\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_4\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_3\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_2\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_3_31\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_3_30\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_3_29\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_3_28\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_3_27\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_3_26\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_3_25\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_3_24\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_3_23\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_3_22\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_3_21\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_3_20\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_3_19\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_3_18\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_3_17\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_3_16\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_3_15\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_3_14\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_3_13\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_3_12\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_3_11\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_3_10\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_3_9\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_3_8\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_3_7\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_3_6\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_3_5\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_3_4\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_3_3\
	\PDM_CIC:Comb_R:add_vi_vv_MODGEN_3_2\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_4_31\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_4_30\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_4_29\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_4_28\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_4_27\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_4_26\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_4_25\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_4_24\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_4_23\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_4_22\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_4_21\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_4_20\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_4_19\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_4_18\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_4_17\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_4_16\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_4_15\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_4_14\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_4_13\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_4_12\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_4_11\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_4_10\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_4_9\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_4_8\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_4_7\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_4_6\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_4_5\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_4_4\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_4_3\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_4_2\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_31\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_30\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_29\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_28\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_27\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_26\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_25\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_24\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_23\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_22\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_21\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_20\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_19\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_18\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_17\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_16\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_15\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_14\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_13\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_12\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_11\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_10\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_9\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_8\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_7\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_6\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_5\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_4\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_3\
	\PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_2\

Deleted 573 User equations/components.
Deleted 150 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__PSOC_I2S_SCLK_net_0
Aliasing \I2S:tx_status_2\ to zero
Aliasing \I2S:tx_status_6\ to zero
Aliasing \I2S:tx_status_5\ to zero
Aliasing \I2S:tx_status_4\ to zero
Aliasing \I2S:tx_status_3\ to zero
Aliasing Net_3491 to \I2S:tx_status_1\
Aliasing \I2S:tx_dp_addr_2\ to zero
Aliasing \AudioClkGen:UDB_ACG:div:Div:cs_addr_2\ to zero
Aliasing tmpOE__PSOC_CODEC_RST_net_0 to tmpOE__PSOC_I2S_SCLK_net_0
Aliasing tmpOE__PSOC_I2S_SDTO_net_0 to tmpOE__PSOC_I2S_SCLK_net_0
Aliasing tmpOE__PSOC_I2S_MCLK_net_0 to tmpOE__PSOC_I2S_SCLK_net_0
Aliasing \I2C_Master:Net_969\ to tmpOE__PSOC_I2S_SCLK_net_0
Aliasing \I2C_Master:Net_968\ to tmpOE__PSOC_I2S_SCLK_net_0
Aliasing tmpOE__SCL_net_0 to tmpOE__PSOC_I2S_SCLK_net_0
Aliasing tmpOE__PSOC_SW_net_0 to tmpOE__PSOC_I2S_SCLK_net_0
Aliasing tmpOE__PSOC_STATUS_LED_net_0 to tmpOE__PSOC_I2S_SCLK_net_0
Aliasing tmpOE__SDA_net_0 to tmpOE__PSOC_I2S_SCLK_net_0
Aliasing tmpOE__PSOC_I2S_LRCLK_net_0 to tmpOE__PSOC_I2S_SCLK_net_0
Aliasing tmpOE__PSOC_PDM_DataIn_net_0 to tmpOE__PSOC_I2S_SCLK_net_0
Aliasing tmpOE__PSOC_PDM_ClkOut_net_0 to tmpOE__PSOC_I2S_SCLK_net_0
Aliasing \Droop_Filter:Net_38\ to zero
Aliasing \Droop_Filter:in_1\ to zero
Aliasing \Droop_Filter:in_2\ to zero
Aliasing tmpOE__PSOC_PDM_LR_SEL_net_0 to tmpOE__PSOC_I2S_SCLK_net_0
Aliasing Net_3458S to zero
Aliasing \PDM_CIC:Integrator:cnt_enable\\R\ to Net_3458R
Aliasing \PDM_CIC:Integrator:cnt_enable\\S\ to zero
Aliasing \PDM_CIC:Integrator:first_count_1\\R\ to Net_3458R
Aliasing \PDM_CIC:Integrator:first_count_1\\S\ to zero
Aliasing \PDM_CIC:Integrator:first_count_0\\R\ to Net_3458R
Aliasing \PDM_CIC:Integrator:first_count_0\\S\ to zero
Aliasing \PDM_CIC:Integrator:f0_load\\R\ to Net_3458R
Aliasing \PDM_CIC:Integrator:f0_load\\S\ to zero
Aliasing \PDM_CIC:Integrator:cs_addr_2\\R\ to Net_3458R
Aliasing \PDM_CIC:Integrator:cs_addr_2\\S\ to zero
Aliasing \PDM_CIC:Integrator:cs_addr_1\\R\ to Net_3458R
Aliasing \PDM_CIC:Integrator:cs_addr_1\\S\ to zero
Aliasing \PDM_CIC:Integrator:cs_addr_0\\R\ to Net_3458R
Aliasing \PDM_CIC:Integrator:cs_addr_0\\S\ to zero
Aliasing \PDM_CIC:Integrator:f1_load\\R\ to Net_3458R
Aliasing \PDM_CIC:Integrator:f1_load\\S\ to zero
Aliasing \PDM_CIC:Integrator:pdm_data_reg_l\\R\ to Net_3458R
Aliasing \PDM_CIC:Integrator:pdm_data_reg_l\\S\ to zero
Aliasing \PDM_CIC:Integrator:out_fifo_full_l\\R\ to Net_3458R
Aliasing \PDM_CIC:Integrator:out_fifo_full_l\\S\ to zero
Aliasing \PDM_CIC:Net_3007\\R\ to Net_3458R
Aliasing \PDM_CIC:Net_3007\\S\ to zero
Aliasing \PDM_CIC:Integrator:pdm_data_reg_r\\R\ to Net_3458R
Aliasing \PDM_CIC:Integrator:pdm_data_reg_r\\S\ to zero
Aliasing \PDM_CIC:Integrator:out_fifo_full_r\\R\ to Net_3458R
Aliasing \PDM_CIC:Integrator:out_fifo_full_r\\S\ to zero
Aliasing \PDM_CIC:Net_3010\\R\ to Net_3458R
Aliasing \PDM_CIC:Net_3010\\S\ to zero
Aliasing \PDM_CIC:Integrator:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PDM_CIC:Integrator:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PDM_CIC:Integrator:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PDM_CIC:Integrator:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PDM_CIC:Integrator:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PDM_CIC:Integrator:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PDM_CIC:Integrator:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PDM_CIC:Integrator:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PDM_CIC:Integrator:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PDM_CIC:Integrator:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PDM_CIC:Integrator:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PDM_CIC:Integrator:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PDM_CIC:Integrator:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PDM_CIC:Integrator:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PDM_CIC:Integrator:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PDM_CIC:Integrator:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PDM_CIC:Integrator:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PDM_CIC:Integrator:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PDM_CIC:Integrator:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PDM_CIC:Integrator:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PDM_CIC:Integrator:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PDM_CIC:Integrator:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__PSOC_I2S_SCLK_net_0
Aliasing \PDM_CIC:Comb_R:first_count_1\\S\ to zero
Aliasing \PDM_CIC:Comb_R:first_count_0\\R\ to \PDM_CIC:Comb_R:first_count_1\\R\
Aliasing \PDM_CIC:Comb_R:first_count_0\\S\ to zero
Aliasing \PDM_CIC:Comb_R:cs_addr_2\\R\ to \PDM_CIC:Comb_R:first_count_1\\R\
Aliasing \PDM_CIC:Comb_R:cs_addr_2\\S\ to zero
Aliasing \PDM_CIC:Comb_R:cs_addr_1\\R\ to \PDM_CIC:Comb_R:first_count_1\\R\
Aliasing \PDM_CIC:Comb_R:cs_addr_1\\S\ to zero
Aliasing \PDM_CIC:Comb_R:cs_addr_0\\R\ to \PDM_CIC:Comb_R:first_count_1\\R\
Aliasing \PDM_CIC:Comb_R:cs_addr_0\\S\ to zero
Aliasing \PDM_CIC:Comb_R:f0_load\\R\ to \PDM_CIC:Comb_R:first_count_1\\R\
Aliasing \PDM_CIC:Comb_R:f0_load\\S\ to zero
Aliasing \PDM_CIC:Comb_R:d0_reg_updated\\R\ to zero
Aliasing \PDM_CIC:Comb_R:d0_reg_updated\\S\ to \PDM_CIC:Comb_R:first_count_1\\R\
Aliasing \PDM_CIC:Comb_R:comb_loop_count_1\\R\ to \PDM_CIC:Comb_R:first_count_1\\R\
Aliasing \PDM_CIC:Comb_R:comb_loop_count_1\\S\ to zero
Aliasing \PDM_CIC:Comb_R:comb_loop_count_0\\R\ to \PDM_CIC:Comb_R:first_count_1\\R\
Aliasing \PDM_CIC:Comb_R:comb_loop_count_0\\S\ to zero
Aliasing \PDM_CIC:Comb_R:f1_load\\R\ to \PDM_CIC:Comb_R:first_count_1\\R\
Aliasing \PDM_CIC:Comb_R:f1_load\\S\ to zero
Aliasing \PDM_CIC:Net_2666\\R\ to \PDM_CIC:Comb_R:first_count_1\\R\
Aliasing \PDM_CIC:Net_2666\\S\ to zero
Aliasing \PDM_CIC:Comb_R:out_fifo_full\\R\ to \PDM_CIC:Comb_R:first_count_1\\R\
Aliasing \PDM_CIC:Comb_R:out_fifo_full\\S\ to zero
Aliasing \PDM_CIC:wire_comb_ov_r\\R\ to \PDM_CIC:Comb_R:first_count_1\\R\
Aliasing \PDM_CIC:wire_comb_ov_r\\S\ to zero
Aliasing \PDM_CIC:Comb_R:right_shift_msb\\R\ to \PDM_CIC:Comb_R:first_count_1\\R\
Aliasing \PDM_CIC:Comb_R:right_shift_msb\\S\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__PSOC_I2S_SCLK_net_0
Aliasing \PDM_CIC:Comb_R:MODULE_3:g2:a0:a_23\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_3:g2:a0:a_22\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_3:g2:a0:a_21\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_3:g2:a0:a_20\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_3:g2:a0:a_19\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_3:g2:a0:a_18\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_3:g2:a0:a_17\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_3:g2:a0:a_16\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_3:g2:a0:a_15\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_3:g2:a0:a_14\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_3:g2:a0:a_13\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_3:g2:a0:a_12\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_3:g2:a0:a_11\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_3:g2:a0:a_10\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_3:g2:a0:a_9\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_3:g2:a0:a_8\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_3:g2:a0:a_7\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_3:g2:a0:a_6\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_3:g2:a0:a_5\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_3:g2:a0:a_4\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_3:g2:a0:a_3\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_3:g2:a0:a_2\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__PSOC_I2S_SCLK_net_0
Aliasing \PDM_CIC:Int_Ctrl_Reg:clk\ to \PDM_CIC:wire_comb_clk\
Aliasing \PDM_CIC:Int_Ctrl_Reg:rst\ to zero
Aliasing \PDM_CIC:Comb_L:reset\ to \PDM_CIC:Comb_R:reset\
Aliasing \PDM_CIC:Comb_L:first_count_1\\S\ to zero
Aliasing \PDM_CIC:Comb_L:first_count_0\\R\ to \PDM_CIC:Comb_L:first_count_1\\R\
Aliasing \PDM_CIC:Comb_L:first_count_0\\S\ to zero
Aliasing \PDM_CIC:Comb_L:cs_addr_2\\R\ to \PDM_CIC:Comb_L:first_count_1\\R\
Aliasing \PDM_CIC:Comb_L:cs_addr_2\\S\ to zero
Aliasing \PDM_CIC:Comb_L:cs_addr_1\\R\ to \PDM_CIC:Comb_L:first_count_1\\R\
Aliasing \PDM_CIC:Comb_L:cs_addr_1\\S\ to zero
Aliasing \PDM_CIC:Comb_L:cs_addr_0\\R\ to \PDM_CIC:Comb_L:first_count_1\\R\
Aliasing \PDM_CIC:Comb_L:cs_addr_0\\S\ to zero
Aliasing \PDM_CIC:Comb_L:f0_load\\R\ to \PDM_CIC:Comb_L:first_count_1\\R\
Aliasing \PDM_CIC:Comb_L:f0_load\\S\ to zero
Aliasing \PDM_CIC:Comb_L:d0_reg_updated\\R\ to zero
Aliasing \PDM_CIC:Comb_L:d0_reg_updated\\S\ to \PDM_CIC:Comb_L:first_count_1\\R\
Aliasing \PDM_CIC:Net_2537\\R\ to \PDM_CIC:Comb_L:first_count_1\\R\
Aliasing \PDM_CIC:Net_2537\\S\ to zero
Aliasing \PDM_CIC:Comb_L:comb_loop_count_1\\R\ to \PDM_CIC:Comb_L:first_count_1\\R\
Aliasing \PDM_CIC:Comb_L:comb_loop_count_1\\S\ to zero
Aliasing \PDM_CIC:Comb_L:comb_loop_count_0\\R\ to \PDM_CIC:Comb_L:first_count_1\\R\
Aliasing \PDM_CIC:Comb_L:comb_loop_count_0\\S\ to zero
Aliasing \PDM_CIC:Comb_L:f1_load\\R\ to \PDM_CIC:Comb_L:first_count_1\\R\
Aliasing \PDM_CIC:Comb_L:f1_load\\S\ to zero
Aliasing \PDM_CIC:Comb_L:out_fifo_full\\R\ to \PDM_CIC:Comb_L:first_count_1\\R\
Aliasing \PDM_CIC:Comb_L:out_fifo_full\\S\ to zero
Aliasing \PDM_CIC:wire_comb_ov_l\\R\ to \PDM_CIC:Comb_L:first_count_1\\R\
Aliasing \PDM_CIC:wire_comb_ov_l\\S\ to zero
Aliasing \PDM_CIC:Comb_L:right_shift_msb\\R\ to \PDM_CIC:Comb_L:first_count_1\\R\
Aliasing \PDM_CIC:Comb_L:right_shift_msb\\S\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_4:g2:a0:a_23\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_4:g2:a0:a_22\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_4:g2:a0:a_21\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_4:g2:a0:a_20\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_4:g2:a0:a_19\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_4:g2:a0:a_18\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_4:g2:a0:a_17\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_4:g2:a0:a_16\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_4:g2:a0:a_15\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_4:g2:a0:a_14\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_4:g2:a0:a_13\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_4:g2:a0:a_12\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_4:g2:a0:a_11\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_4:g2:a0:a_10\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_4:g2:a0:a_9\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_4:g2:a0:a_8\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_4:g2:a0:a_7\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_4:g2:a0:a_6\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_4:g2:a0:a_5\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_4:g2:a0:a_4\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_4:g2:a0:a_3\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_4:g2:a0:a_2\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__PSOC_I2S_SCLK_net_0
Aliasing \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_23\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_22\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_21\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_20\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_19\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_18\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_17\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_16\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_15\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_14\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_13\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_12\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_11\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_10\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_9\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_8\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_7\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_6\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_5\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_4\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_3\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_2\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__PSOC_I2S_SCLK_net_0
Aliasing \PDM_CIC:Status_Reg:status_4\ to zero
Aliasing \PDM_CIC:Status_Reg:status_5\ to zero
Aliasing \PDM_CIC:Status_Reg:status_6\ to zero
Aliasing \USBFS:tmpOE__Dm_net_0\ to tmpOE__PSOC_I2S_SCLK_net_0
Aliasing \USBFS:tmpOE__Dp_net_0\ to tmpOE__PSOC_I2S_SCLK_net_0
Aliasing \PDM_CIC:Net_2666\\D\ to \PDM_CIC:Comb_R:f0_load\\D\
Aliasing \PDM_CIC:Comb_L:f0_load\\D\ to \PDM_CIC:Net_2537\\D\
Removing Rhs of wire Net_2585[2] = \I2S:count_0\[30]
Removing Lhs of wire one[7] = tmpOE__PSOC_I2S_SCLK_net_0[1]
Removing Lhs of wire \I2S:enable\[21] = \I2S:ctrl_2\[18]
Removing Rhs of wire Net_2586[32] = \I2S:channel\[31]
Removing Rhs of wire \I2S:tx_status_0\[34] = \I2S:tx_underflow\[35]
Removing Rhs of wire \I2S:tx_status_1\[36] = \I2S:tx_f0_not_full_stat\[37]
Removing Lhs of wire \I2S:tx_status_2\[38] = zero[6]
Removing Lhs of wire \I2S:tx_status_6\[39] = zero[6]
Removing Lhs of wire \I2S:tx_status_5\[40] = zero[6]
Removing Lhs of wire \I2S:tx_status_4\[41] = zero[6]
Removing Lhs of wire \I2S:tx_status_3\[42] = zero[6]
Removing Rhs of wire Net_3491[45] = \I2S:tx_status_1\[36]
Removing Lhs of wire \I2S:tx_dp_addr_2\[55] = zero[6]
Removing Lhs of wire \I2S:tx_dp_addr_1\[56] = \I2S:tx_state_1\[48]
Removing Lhs of wire \I2S:tx_dp_addr_0\[57] = \I2S:tx_state_0\[49]
Removing Lhs of wire \AudioClkGen:Net_44\[96] = Net_3097[97]
Removing Rhs of wire \AudioClkGen:UDB_ACG:sync:addr_2\[102] = \AudioClkGen:UDB_ACG:sync:state_2\[103]
Removing Rhs of wire \AudioClkGen:UDB_ACG:sync:addr_1\[104] = \AudioClkGen:UDB_ACG:sync:state_1\[105]
Removing Rhs of wire \AudioClkGen:UDB_ACG:sync:addr_0\[106] = \AudioClkGen:UDB_ACG:sync:state_0\[107]
Removing Rhs of wire \AudioClkGen:UDB_ACG:value\[110] = \AudioClkGen:UDB_ACG:sync:so_1\[111]
Removing Rhs of wire \AudioClkGen:UDB_ACG:trigger_shaper\[235] = \AudioClkGen:UDB_ACG:div:ce1\[318]
Removing Lhs of wire \AudioClkGen:UDB_ACG:div:Div:cs_addr_2\[324] = zero[6]
Removing Lhs of wire tmpOE__PSOC_CODEC_RST_net_0[358] = tmpOE__PSOC_I2S_SCLK_net_0[1]
Removing Lhs of wire tmpOE__PSOC_I2S_SDTO_net_0[368] = tmpOE__PSOC_I2S_SCLK_net_0[1]
Removing Lhs of wire tmpOE__PSOC_I2S_MCLK_net_0[379] = tmpOE__PSOC_I2S_SCLK_net_0[1]
Removing Rhs of wire \I2C_Master:sda_x_wire\[386] = \I2C_Master:Net_643_1\[387]
Removing Rhs of wire \I2C_Master:Net_697\[389] = \I2C_Master:Net_643_2\[395]
Removing Rhs of wire \I2C_Master:Net_1109_0\[392] = \I2C_Master:scl_yfb\[405]
Removing Rhs of wire \I2C_Master:Net_1109_1\[393] = \I2C_Master:sda_yfb\[406]
Removing Lhs of wire \I2C_Master:scl_x_wire\[396] = \I2C_Master:Net_643_0\[394]
Removing Lhs of wire \I2C_Master:Net_969\[397] = tmpOE__PSOC_I2S_SCLK_net_0[1]
Removing Lhs of wire \I2C_Master:Net_968\[398] = tmpOE__PSOC_I2S_SCLK_net_0[1]
Removing Lhs of wire \I2C_Master:tmpOE__Bufoe_scl_net_0\[408] = tmpOE__PSOC_I2S_SCLK_net_0[1]
Removing Lhs of wire \I2C_Master:tmpOE__Bufoe_sda_net_0\[411] = tmpOE__PSOC_I2S_SCLK_net_0[1]
Removing Lhs of wire tmpOE__SCL_net_0[419] = tmpOE__PSOC_I2S_SCLK_net_0[1]
Removing Lhs of wire tmpOE__PSOC_SW_net_0[428] = tmpOE__PSOC_I2S_SCLK_net_0[1]
Removing Lhs of wire tmpOE__PSOC_STATUS_LED_net_0[434] = tmpOE__PSOC_I2S_SCLK_net_0[1]
Removing Lhs of wire tmpOE__SDA_net_0[443] = tmpOE__PSOC_I2S_SCLK_net_0[1]
Removing Lhs of wire tmpOE__PSOC_I2S_LRCLK_net_0[448] = tmpOE__PSOC_I2S_SCLK_net_0[1]
Removing Lhs of wire tmpOE__PSOC_PDM_DataIn_net_0[456] = tmpOE__PSOC_I2S_SCLK_net_0[1]
Removing Rhs of wire Net_85[518] = \PDM_CIC:Comb_L:f0_bus_stat_3\[1826]
Removing Rhs of wire Net_3506[523] = \PDM_CIC:Comb_R:f0_bus_stat_3\[1164]
Removing Lhs of wire tmpOE__PSOC_PDM_ClkOut_net_0[526] = tmpOE__PSOC_I2S_SCLK_net_0[1]
Removing Lhs of wire \Droop_Filter:Net_38\[533] = zero[6]
Removing Lhs of wire \Droop_Filter:in_1\[534] = zero[6]
Removing Lhs of wire \Droop_Filter:in_2\[535] = zero[6]
Removing Lhs of wire tmpOE__PSOC_PDM_LR_SEL_net_0[545] = tmpOE__PSOC_I2S_SCLK_net_0[1]
Removing Rhs of wire \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\[550] = \PDM_CIC:Net_2670\[551]
Removing Rhs of wire \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\[550] = \PDM_CIC:tmp__LUT_DmaThrottle_R_reg_0\[557]
Removing Rhs of wire \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_1\[552] = \PDM_CIC:wire_idle_r\[553]
Removing Rhs of wire \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_0\[554] = \PDM_CIC:wire_int_ready_r\[555]
Removing Rhs of wire \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_0\[554] = \PDM_CIC:Integrator:f0_bus_stat_r_3\[562]
Removing Lhs of wire \PDM_CIC:wire_bus_clk\[556] = Net_3510[385]
Removing Rhs of wire \PDM_CIC:wire_comb_clk\[558] = \PDM_CIC:wire_int_clk\[559]
Removing Lhs of wire \PDM_CIC:wire_comb_clk\[558] = Net_3495[516]
Removing Rhs of wire \PDM_CIC:wire_int_ready_l\[560] = \PDM_CIC:Integrator:f0_bus_stat_l_3\[561]
Removing Rhs of wire \PDM_CIC:wire_int_en\[564] = \PDM_CIC:Int_Ctrl_Reg:control_out_0\[1802]
Removing Rhs of wire \PDM_CIC:wire_int_en\[564] = \PDM_CIC:Int_Ctrl_Reg:control_0\[1825]
Removing Lhs of wire \PDM_CIC:Integrator:add_vi_vv_MODGEN_1_1\[573] = \PDM_CIC:Integrator:MODULE_1:g2:a0:s_1\[1123]
Removing Lhs of wire \PDM_CIC:Integrator:add_vi_vv_MODGEN_1_0\[574] = \PDM_CIC:Integrator:MODULE_1:g2:a0:s_0\[1124]
Removing Lhs of wire Net_3458R[576] = \PDM_CIC:Integrator:reset\[563]
Removing Lhs of wire Net_3458S[577] = zero[6]
Removing Lhs of wire \PDM_CIC:Integrator:cnt_enable\\R\[578] = \PDM_CIC:Integrator:reset\[563]
Removing Lhs of wire \PDM_CIC:Integrator:cnt_enable\\S\[579] = zero[6]
Removing Lhs of wire \PDM_CIC:Integrator:first_count_1\\R\[580] = \PDM_CIC:Integrator:reset\[563]
Removing Lhs of wire \PDM_CIC:Integrator:first_count_1\\S\[581] = zero[6]
Removing Lhs of wire \PDM_CIC:Integrator:first_count_0\\R\[582] = \PDM_CIC:Integrator:reset\[563]
Removing Lhs of wire \PDM_CIC:Integrator:first_count_0\\S\[583] = zero[6]
Removing Lhs of wire \PDM_CIC:Integrator:f0_load\\R\[584] = \PDM_CIC:Integrator:reset\[563]
Removing Lhs of wire \PDM_CIC:Integrator:f0_load\\S\[585] = zero[6]
Removing Lhs of wire \PDM_CIC:Integrator:cs_addr_2\\R\[586] = \PDM_CIC:Integrator:reset\[563]
Removing Lhs of wire \PDM_CIC:Integrator:cs_addr_2\\S\[587] = zero[6]
Removing Lhs of wire \PDM_CIC:Integrator:cs_addr_1\\R\[588] = \PDM_CIC:Integrator:reset\[563]
Removing Lhs of wire \PDM_CIC:Integrator:cs_addr_1\\S\[589] = zero[6]
Removing Lhs of wire \PDM_CIC:Integrator:cs_addr_0\\R\[590] = \PDM_CIC:Integrator:reset\[563]
Removing Lhs of wire \PDM_CIC:Integrator:cs_addr_0\\S\[591] = zero[6]
Removing Lhs of wire \PDM_CIC:Integrator:f1_load\\R\[593] = \PDM_CIC:Integrator:reset\[563]
Removing Lhs of wire \PDM_CIC:Integrator:f1_load\\S\[594] = zero[6]
Removing Lhs of wire \PDM_CIC:Integrator:pdm_data_reg_l\\R\[599] = \PDM_CIC:Integrator:reset\[563]
Removing Lhs of wire \PDM_CIC:Integrator:pdm_data_reg_l\\S\[600] = zero[6]
Removing Lhs of wire \PDM_CIC:Integrator:out_fifo_full_l\\R\[601] = \PDM_CIC:Integrator:reset\[563]
Removing Lhs of wire \PDM_CIC:Integrator:out_fifo_full_l\\S\[602] = zero[6]
Removing Lhs of wire \PDM_CIC:Net_3007\\R\[603] = \PDM_CIC:Integrator:reset\[563]
Removing Lhs of wire \PDM_CIC:Net_3007\\S\[604] = zero[6]
Removing Lhs of wire \PDM_CIC:Integrator:pdm_data_reg_r\\R\[784] = \PDM_CIC:Integrator:reset\[563]
Removing Lhs of wire \PDM_CIC:Integrator:pdm_data_reg_r\\S\[785] = zero[6]
Removing Lhs of wire \PDM_CIC:Integrator:out_fifo_full_r\\R\[786] = \PDM_CIC:Integrator:reset\[563]
Removing Lhs of wire \PDM_CIC:Integrator:out_fifo_full_r\\S\[787] = zero[6]
Removing Lhs of wire \PDM_CIC:Net_3010\\R\[788] = \PDM_CIC:Integrator:reset\[563]
Removing Lhs of wire \PDM_CIC:Net_3010\\S\[789] = zero[6]
Removing Lhs of wire \PDM_CIC:Integrator:MODULE_1:g2:a0:a_23\[1005] = zero[6]
Removing Lhs of wire \PDM_CIC:Integrator:MODULE_1:g2:a0:a_22\[1006] = zero[6]
Removing Lhs of wire \PDM_CIC:Integrator:MODULE_1:g2:a0:a_21\[1007] = zero[6]
Removing Lhs of wire \PDM_CIC:Integrator:MODULE_1:g2:a0:a_20\[1008] = zero[6]
Removing Lhs of wire \PDM_CIC:Integrator:MODULE_1:g2:a0:a_19\[1009] = zero[6]
Removing Lhs of wire \PDM_CIC:Integrator:MODULE_1:g2:a0:a_18\[1010] = zero[6]
Removing Lhs of wire \PDM_CIC:Integrator:MODULE_1:g2:a0:a_17\[1011] = zero[6]
Removing Lhs of wire \PDM_CIC:Integrator:MODULE_1:g2:a0:a_16\[1012] = zero[6]
Removing Lhs of wire \PDM_CIC:Integrator:MODULE_1:g2:a0:a_15\[1013] = zero[6]
Removing Lhs of wire \PDM_CIC:Integrator:MODULE_1:g2:a0:a_14\[1014] = zero[6]
Removing Lhs of wire \PDM_CIC:Integrator:MODULE_1:g2:a0:a_13\[1015] = zero[6]
Removing Lhs of wire \PDM_CIC:Integrator:MODULE_1:g2:a0:a_12\[1016] = zero[6]
Removing Lhs of wire \PDM_CIC:Integrator:MODULE_1:g2:a0:a_11\[1017] = zero[6]
Removing Lhs of wire \PDM_CIC:Integrator:MODULE_1:g2:a0:a_10\[1018] = zero[6]
Removing Lhs of wire \PDM_CIC:Integrator:MODULE_1:g2:a0:a_9\[1019] = zero[6]
Removing Lhs of wire \PDM_CIC:Integrator:MODULE_1:g2:a0:a_8\[1020] = zero[6]
Removing Lhs of wire \PDM_CIC:Integrator:MODULE_1:g2:a0:a_7\[1021] = zero[6]
Removing Lhs of wire \PDM_CIC:Integrator:MODULE_1:g2:a0:a_6\[1022] = zero[6]
Removing Lhs of wire \PDM_CIC:Integrator:MODULE_1:g2:a0:a_5\[1023] = zero[6]
Removing Lhs of wire \PDM_CIC:Integrator:MODULE_1:g2:a0:a_4\[1024] = zero[6]
Removing Lhs of wire \PDM_CIC:Integrator:MODULE_1:g2:a0:a_3\[1025] = zero[6]
Removing Lhs of wire \PDM_CIC:Integrator:MODULE_1:g2:a0:a_2\[1026] = zero[6]
Removing Lhs of wire \PDM_CIC:Integrator:MODULE_1:g2:a0:a_1\[1027] = \PDM_CIC:Integrator:MODIN1_1\[1028]
Removing Lhs of wire \PDM_CIC:Integrator:MODIN1_1\[1028] = \PDM_CIC:Integrator:first_count_1\[571]
Removing Lhs of wire \PDM_CIC:Integrator:MODULE_1:g2:a0:a_0\[1029] = \PDM_CIC:Integrator:MODIN1_0\[1030]
Removing Lhs of wire \PDM_CIC:Integrator:MODIN1_0\[1030] = \PDM_CIC:Integrator:first_count_0\[572]
Removing Lhs of wire \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[1162] = tmpOE__PSOC_I2S_SCLK_net_0[1]
Removing Lhs of wire \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[1163] = tmpOE__PSOC_I2S_SCLK_net_0[1]
Removing Lhs of wire \PDM_CIC:wire_comb_en\[1171] = \PDM_CIC:wire_int_en\[564]
Removing Lhs of wire \PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_1\[1174] = \PDM_CIC:Comb_R:MODULE_2:g2:a0:s_1\[1549]
Removing Lhs of wire \PDM_CIC:Comb_R:add_vi_vv_MODGEN_2_0\[1175] = \PDM_CIC:Comb_R:MODULE_2:g2:a0:s_0\[1550]
Removing Lhs of wire \PDM_CIC:Comb_R:first_count_1\\R\[1176] = \PDM_CIC:Comb_R:reset\[1170]
Removing Lhs of wire \PDM_CIC:Comb_R:first_count_1\\S\[1177] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:first_count_0\\R\[1178] = \PDM_CIC:Comb_R:reset\[1170]
Removing Lhs of wire \PDM_CIC:Comb_R:first_count_0\\S\[1179] = zero[6]
Removing Rhs of wire \PDM_CIC:Net_2664\[1182] = \PDM_CIC:PulseConvert_IntDmaNrq_R:out_pulse\[2474]
Removing Lhs of wire \PDM_CIC:Comb_R:cs_addr_2\\R\[1183] = \PDM_CIC:Comb_R:reset\[1170]
Removing Lhs of wire \PDM_CIC:Comb_R:cs_addr_2\\S\[1184] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:cs_addr_1\\R\[1185] = \PDM_CIC:Comb_R:reset\[1170]
Removing Lhs of wire \PDM_CIC:Comb_R:cs_addr_1\\S\[1186] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:cs_addr_0\\R\[1187] = \PDM_CIC:Comb_R:reset\[1170]
Removing Lhs of wire \PDM_CIC:Comb_R:cs_addr_0\\S\[1188] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:f0_load\\R\[1189] = \PDM_CIC:Comb_R:reset\[1170]
Removing Lhs of wire \PDM_CIC:Comb_R:f0_load\\S\[1190] = zero[6]
Removing Rhs of wire \PDM_CIC:Net_2665\[1191] = \PDM_CIC:PulseConvert_D0DmaNrq_R:out_pulse\[2479]
Removing Lhs of wire \PDM_CIC:Comb_R:d0_reg_updated\\R\[1192] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:d0_reg_updated\\S\[1193] = \PDM_CIC:Comb_R:reset\[1170]
Removing Lhs of wire \PDM_CIC:Comb_R:add_vi_vv_MODGEN_3_1\[1196] = \PDM_CIC:Comb_R:MODULE_3:g2:a0:s_1\[1748]
Removing Lhs of wire \PDM_CIC:Comb_R:add_vi_vv_MODGEN_3_0\[1197] = \PDM_CIC:Comb_R:MODULE_3:g2:a0:s_0\[1749]
Removing Lhs of wire \PDM_CIC:Comb_R:comb_loop_count_1\\R\[1201] = \PDM_CIC:Comb_R:reset\[1170]
Removing Lhs of wire \PDM_CIC:Comb_R:comb_loop_count_1\\S\[1202] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:comb_loop_count_0\\R\[1203] = \PDM_CIC:Comb_R:reset\[1170]
Removing Lhs of wire \PDM_CIC:Comb_R:comb_loop_count_0\\S\[1204] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:f1_load\\R\[1205] = \PDM_CIC:Comb_R:reset\[1170]
Removing Lhs of wire \PDM_CIC:Comb_R:f1_load\\S\[1206] = zero[6]
Removing Lhs of wire \PDM_CIC:Net_2666\\R\[1207] = \PDM_CIC:Comb_R:reset\[1170]
Removing Lhs of wire \PDM_CIC:Net_2666\\S\[1208] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:out_fifo_full\\R\[1209] = \PDM_CIC:Comb_R:reset\[1170]
Removing Lhs of wire \PDM_CIC:Comb_R:out_fifo_full\\S\[1210] = zero[6]
Removing Lhs of wire \PDM_CIC:wire_comb_ov_r\\R\[1211] = \PDM_CIC:Comb_R:reset\[1170]
Removing Lhs of wire \PDM_CIC:wire_comb_ov_r\\S\[1212] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:right_shift_msb\\R\[1215] = \PDM_CIC:Comb_R:reset\[1170]
Removing Lhs of wire \PDM_CIC:Comb_R:right_shift_msb\\S\[1216] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_23\[1431] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_22\[1432] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_21\[1433] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_20\[1434] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_19\[1435] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_18\[1436] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_17\[1437] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_16\[1438] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_15\[1439] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_14\[1440] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_13\[1441] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_12\[1442] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_11\[1443] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_10\[1444] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_9\[1445] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_8\[1446] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_7\[1447] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_6\[1448] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_5\[1449] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_4\[1450] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_3\[1451] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_2\[1452] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_1\[1453] = \PDM_CIC:Comb_R:MODIN2_1\[1454]
Removing Lhs of wire \PDM_CIC:Comb_R:MODIN2_1\[1454] = \PDM_CIC:Comb_R:first_count_1\[1172]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_2:g2:a0:a_0\[1455] = \PDM_CIC:Comb_R:MODIN2_0\[1456]
Removing Lhs of wire \PDM_CIC:Comb_R:MODIN2_0\[1456] = \PDM_CIC:Comb_R:first_count_0\[1173]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[1588] = tmpOE__PSOC_I2S_SCLK_net_0[1]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[1589] = tmpOE__PSOC_I2S_SCLK_net_0[1]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_3:g2:a0:a_23\[1630] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_3:g2:a0:a_22\[1631] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_3:g2:a0:a_21\[1632] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_3:g2:a0:a_20\[1633] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_3:g2:a0:a_19\[1634] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_3:g2:a0:a_18\[1635] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_3:g2:a0:a_17\[1636] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_3:g2:a0:a_16\[1637] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_3:g2:a0:a_15\[1638] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_3:g2:a0:a_14\[1639] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_3:g2:a0:a_13\[1640] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_3:g2:a0:a_12\[1641] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_3:g2:a0:a_11\[1642] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_3:g2:a0:a_10\[1643] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_3:g2:a0:a_9\[1644] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_3:g2:a0:a_8\[1645] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_3:g2:a0:a_7\[1646] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_3:g2:a0:a_6\[1647] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_3:g2:a0:a_5\[1648] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_3:g2:a0:a_4\[1649] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_3:g2:a0:a_3\[1650] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_3:g2:a0:a_2\[1651] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_3:g2:a0:a_1\[1652] = \PDM_CIC:Comb_R:MODIN3_1\[1653]
Removing Lhs of wire \PDM_CIC:Comb_R:MODIN3_1\[1653] = \PDM_CIC:Comb_R:comb_loop_count_1\[1180]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_3:g2:a0:a_0\[1654] = \PDM_CIC:Comb_R:MODIN3_0\[1655]
Removing Lhs of wire \PDM_CIC:Comb_R:MODIN3_0\[1655] = \PDM_CIC:Comb_R:comb_loop_count_0\[1181]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1787] = tmpOE__PSOC_I2S_SCLK_net_0[1]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1788] = tmpOE__PSOC_I2S_SCLK_net_0[1]
Removing Rhs of wire \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\[1789] = \PDM_CIC:Net_2583\[1790]
Removing Rhs of wire \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\[1789] = \PDM_CIC:tmp__LUT_DmaThrottle_L_reg_0\[1794]
Removing Rhs of wire \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_1\[1791] = \PDM_CIC:wire_idle_l\[1792]
Removing Lhs of wire \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_0\[1793] = \PDM_CIC:wire_int_ready_l\[560]
Removing Lhs of wire \PDM_CIC:Int_Ctrl_Reg:clk\[1800] = Net_3495[516]
Removing Lhs of wire \PDM_CIC:Int_Ctrl_Reg:rst\[1801] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:reset\[1832] = \PDM_CIC:Comb_R:reset\[1170]
Removing Lhs of wire \PDM_CIC:Comb_L:add_vi_vv_MODGEN_4_1\[1835] = \PDM_CIC:Comb_L:MODULE_4:g2:a0:s_1\[2209]
Removing Lhs of wire \PDM_CIC:Comb_L:add_vi_vv_MODGEN_4_0\[1836] = \PDM_CIC:Comb_L:MODULE_4:g2:a0:s_0\[2210]
Removing Lhs of wire \PDM_CIC:Comb_L:first_count_1\\R\[1837] = \PDM_CIC:Comb_R:reset\[1170]
Removing Lhs of wire \PDM_CIC:Comb_L:first_count_1\\S\[1838] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:first_count_0\\R\[1839] = \PDM_CIC:Comb_R:reset\[1170]
Removing Lhs of wire \PDM_CIC:Comb_L:first_count_0\\S\[1840] = zero[6]
Removing Rhs of wire \PDM_CIC:Net_2548\[1843] = \PDM_CIC:PulseConvert_IntDmaNrq_L:out_pulse\[2466]
Removing Lhs of wire \PDM_CIC:Comb_L:cs_addr_2\\R\[1844] = \PDM_CIC:Comb_R:reset\[1170]
Removing Lhs of wire \PDM_CIC:Comb_L:cs_addr_2\\S\[1845] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:cs_addr_1\\R\[1846] = \PDM_CIC:Comb_R:reset\[1170]
Removing Lhs of wire \PDM_CIC:Comb_L:cs_addr_1\\S\[1847] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:cs_addr_0\\R\[1848] = \PDM_CIC:Comb_R:reset\[1170]
Removing Lhs of wire \PDM_CIC:Comb_L:cs_addr_0\\S\[1849] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:f0_load\\R\[1850] = \PDM_CIC:Comb_R:reset\[1170]
Removing Lhs of wire \PDM_CIC:Comb_L:f0_load\\S\[1851] = zero[6]
Removing Rhs of wire \PDM_CIC:Net_2654\[1852] = \PDM_CIC:PulseConvert_D0DmaNrq_L:out_pulse\[2470]
Removing Lhs of wire \PDM_CIC:Comb_L:d0_reg_updated\\R\[1853] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:d0_reg_updated\\S\[1854] = \PDM_CIC:Comb_R:reset\[1170]
Removing Lhs of wire \PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_1\[1856] = \PDM_CIC:Comb_L:MODULE_5:g2:a0:s_1\[2408]
Removing Lhs of wire \PDM_CIC:Comb_L:add_vi_vv_MODGEN_5_0\[1857] = \PDM_CIC:Comb_L:MODULE_5:g2:a0:s_0\[2409]
Removing Lhs of wire \PDM_CIC:Net_2537\\R\[1861] = \PDM_CIC:Comb_R:reset\[1170]
Removing Lhs of wire \PDM_CIC:Net_2537\\S\[1862] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:comb_loop_count_1\\R\[1863] = \PDM_CIC:Comb_R:reset\[1170]
Removing Lhs of wire \PDM_CIC:Comb_L:comb_loop_count_1\\S\[1864] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:comb_loop_count_0\\R\[1865] = \PDM_CIC:Comb_R:reset\[1170]
Removing Lhs of wire \PDM_CIC:Comb_L:comb_loop_count_0\\S\[1866] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:f1_load\\R\[1867] = \PDM_CIC:Comb_R:reset\[1170]
Removing Lhs of wire \PDM_CIC:Comb_L:f1_load\\S\[1868] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:out_fifo_full\\R\[1869] = \PDM_CIC:Comb_R:reset\[1170]
Removing Lhs of wire \PDM_CIC:Comb_L:out_fifo_full\\S\[1870] = zero[6]
Removing Lhs of wire \PDM_CIC:wire_comb_ov_l\\R\[1871] = \PDM_CIC:Comb_R:reset\[1170]
Removing Lhs of wire \PDM_CIC:wire_comb_ov_l\\S\[1872] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:right_shift_msb\\R\[1875] = \PDM_CIC:Comb_R:reset\[1170]
Removing Lhs of wire \PDM_CIC:Comb_L:right_shift_msb\\S\[1876] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_4:g2:a0:a_23\[2091] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_4:g2:a0:a_22\[2092] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_4:g2:a0:a_21\[2093] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_4:g2:a0:a_20\[2094] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_4:g2:a0:a_19\[2095] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_4:g2:a0:a_18\[2096] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_4:g2:a0:a_17\[2097] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_4:g2:a0:a_16\[2098] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_4:g2:a0:a_15\[2099] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_4:g2:a0:a_14\[2100] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_4:g2:a0:a_13\[2101] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_4:g2:a0:a_12\[2102] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_4:g2:a0:a_11\[2103] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_4:g2:a0:a_10\[2104] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_4:g2:a0:a_9\[2105] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_4:g2:a0:a_8\[2106] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_4:g2:a0:a_7\[2107] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_4:g2:a0:a_6\[2108] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_4:g2:a0:a_5\[2109] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_4:g2:a0:a_4\[2110] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_4:g2:a0:a_3\[2111] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_4:g2:a0:a_2\[2112] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_4:g2:a0:a_1\[2113] = \PDM_CIC:Comb_L:MODIN4_1\[2114]
Removing Lhs of wire \PDM_CIC:Comb_L:MODIN4_1\[2114] = \PDM_CIC:Comb_L:first_count_1\[1833]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_4:g2:a0:a_0\[2115] = \PDM_CIC:Comb_L:MODIN4_0\[2116]
Removing Lhs of wire \PDM_CIC:Comb_L:MODIN4_0\[2116] = \PDM_CIC:Comb_L:first_count_0\[1834]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[2248] = tmpOE__PSOC_I2S_SCLK_net_0[1]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[2249] = tmpOE__PSOC_I2S_SCLK_net_0[1]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_23\[2290] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_22\[2291] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_21\[2292] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_20\[2293] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_19\[2294] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_18\[2295] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_17\[2296] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_16\[2297] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_15\[2298] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_14\[2299] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_13\[2300] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_12\[2301] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_11\[2302] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_10\[2303] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_9\[2304] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_8\[2305] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_7\[2306] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_6\[2307] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_5\[2308] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_4\[2309] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_3\[2310] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_2\[2311] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_1\[2312] = \PDM_CIC:Comb_L:MODIN5_1\[2313]
Removing Lhs of wire \PDM_CIC:Comb_L:MODIN5_1\[2313] = \PDM_CIC:Comb_L:comb_loop_count_1\[1841]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_5:g2:a0:a_0\[2314] = \PDM_CIC:Comb_L:MODIN5_0\[2315]
Removing Lhs of wire \PDM_CIC:Comb_L:MODIN5_0\[2315] = \PDM_CIC:Comb_L:comb_loop_count_0\[1842]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[2447] = tmpOE__PSOC_I2S_SCLK_net_0[1]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[2448] = tmpOE__PSOC_I2S_SCLK_net_0[1]
Removing Lhs of wire \PDM_CIC:Status_Reg:status_0\[2449] = \PDM_CIC:Net_2383\[2450]
Removing Lhs of wire \PDM_CIC:Net_2383\[2450] = \PDM_CIC:Net_3007\[598]
Removing Lhs of wire \PDM_CIC:Status_Reg:status_1\[2451] = \PDM_CIC:Net_2384\[2452]
Removing Lhs of wire \PDM_CIC:Net_2384\[2452] = \PDM_CIC:Net_3010\[783]
Removing Lhs of wire \PDM_CIC:Status_Reg:status_2\[2453] = \PDM_CIC:Net_2385\[2454]
Removing Lhs of wire \PDM_CIC:Net_2385\[2454] = \PDM_CIC:wire_comb_ov_l\[1860]
Removing Lhs of wire \PDM_CIC:Status_Reg:status_3\[2455] = \PDM_CIC:Net_2386\[2456]
Removing Lhs of wire \PDM_CIC:Net_2386\[2456] = \PDM_CIC:wire_comb_ov_r\[1200]
Removing Lhs of wire \PDM_CIC:Status_Reg:status_4\[2457] = zero[6]
Removing Lhs of wire \PDM_CIC:Status_Reg:status_5\[2458] = zero[6]
Removing Lhs of wire \PDM_CIC:Status_Reg:status_6\[2459] = zero[6]
Removing Lhs of wire \USBFS:tmpOE__Dm_net_0\[2517] = tmpOE__PSOC_I2S_SCLK_net_0[1]
Removing Lhs of wire \USBFS:tmpOE__Dp_net_0\[2523] = tmpOE__PSOC_I2S_SCLK_net_0[1]
Removing Lhs of wire Net_2161D[2567] = \I2S:tx_data_out\[54]
Removing Lhs of wire cydff_1D[2568] = GenClock[89]
Removing Lhs of wire \AudioClkGen:UDB_ACG:sync:lastSof\\D\[2573] = Net_3097[97]
Removing Lhs of wire \ByteSwap_Tx:enable\\D\[2584] = \ByteSwap_Tx:ctrl_0\[469]
Removing Lhs of wire \ByteSwap_Tx:resolution_ctrl\\D\[2585] = \ByteSwap_Tx:ctrl_1\[468]
Removing Lhs of wire \PDM_CIC:Integrator:out_fifo_full_l\\D\[2602] = \PDM_CIC:Integrator:f0_blk_stat_l_3\[597]
Removing Lhs of wire \PDM_CIC:Integrator:out_fifo_full_r\\D\[2605] = \PDM_CIC:Integrator:f0_blk_stat_r_3\[782]
Removing Lhs of wire \PDM_CIC:Net_2666\\D\[2617] = \PDM_CIC:Comb_R:f0_load\\D\[2610]
Removing Lhs of wire \PDM_CIC:Comb_R:out_fifo_full\\D\[2618] = \PDM_CIC:Comb_R:f0_blk_stat_3\[1199]
Removing Lhs of wire \PDM_CIC:Comb_L:f0_load\\D\[2626] = \PDM_CIC:Net_2537\\D\[2622]
Removing Lhs of wire \PDM_CIC:Comb_L:out_fifo_full\\D\[2633] = \PDM_CIC:Comb_L:f0_blk_stat_3\[1859]

------------------------------------------------------
Aliased 0 equations, 330 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__PSOC_I2S_SCLK_net_0' (cost = 0):
tmpOE__PSOC_I2S_SCLK_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\I2S:tx_status_0\' (cost = 1):
\I2S:tx_status_0\ <= ((not \I2S:tx_state_0\ and \I2S:tx_state_1\ and \I2S:tx_f0_empty_stat\));

Note:  Expanding virtual equation for '\AudioClkGen:Net_29\' (cost = 0):
\AudioClkGen:Net_29\ <= (not \AudioClkGen:Net_10\);

Note:  Expanding virtual equation for '\AudioClkGen:UDB_ACG:sync:sofPulse\' (cost = 7):
\AudioClkGen:UDB_ACG:sync:sofPulse\ <= ((not \AudioClkGen:UDB_ACG:sync:lastSof\ and Net_3097));

Note:  Expanding virtual equation for '\AudioClkGen:UDB_ACG:sync_done\' (cost = 5):
\AudioClkGen:UDB_ACG:sync_done\ <= ((not \AudioClkGen:UDB_ACG:sync:addr_0\ and not \AudioClkGen:UDB_ACG:sync:state_3\ and \AudioClkGen:UDB_ACG:sync:addr_2\ and \AudioClkGen:UDB_ACG:sync:addr_1\ and \AudioClkGen:UDB_ACG:sync:counterZ1\));

Note:  Expanding virtual equation for '\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_1\' (cost = 2):
\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_1\ <= ((not \PDM_CIC:Comb_R:cs_addr_2\ and not \PDM_CIC:Comb_R:cs_addr_1\ and not \PDM_CIC:Comb_R:f0_load\ and \PDM_CIC:Comb_R:cs_addr_0\ and \PDM_CIC:Comb_R:d0_reg_updated\));

Note:  Expanding virtual equation for '\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PDM_CIC:Integrator:first_count_0\);

Note:  Expanding virtual equation for '\PDM_CIC:Integrator:MODULE_1:g2:a0:s_0\' (cost = 0):
\PDM_CIC:Integrator:MODULE_1:g2:a0:s_0\ <= (not \PDM_CIC:Integrator:first_count_0\);

Note:  Expanding virtual equation for '\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PDM_CIC:Integrator:first_count_1\ and \PDM_CIC:Integrator:first_count_0\));

Note:  Expanding virtual equation for '\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PDM_CIC:Comb_R:first_count_0\);

Note:  Expanding virtual equation for '\PDM_CIC:Comb_R:MODULE_2:g2:a0:s_0\' (cost = 0):
\PDM_CIC:Comb_R:MODULE_2:g2:a0:s_0\ <= (not \PDM_CIC:Comb_R:first_count_0\);

Note:  Expanding virtual equation for '\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PDM_CIC:Comb_R:first_count_1\ and \PDM_CIC:Comb_R:first_count_0\));

Note:  Expanding virtual equation for '\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PDM_CIC:Comb_R:comb_loop_count_0\);

Note:  Expanding virtual equation for '\PDM_CIC:Comb_R:MODULE_3:g2:a0:s_0\' (cost = 0):
\PDM_CIC:Comb_R:MODULE_3:g2:a0:s_0\ <= (not \PDM_CIC:Comb_R:comb_loop_count_0\);

Note:  Expanding virtual equation for '\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PDM_CIC:Comb_R:comb_loop_count_1\ and \PDM_CIC:Comb_R:comb_loop_count_0\));

Note:  Expanding virtual equation for '\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_1\' (cost = 2):
\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_1\ <= ((not \PDM_CIC:Comb_L:cs_addr_2\ and not \PDM_CIC:Comb_L:cs_addr_1\ and not \PDM_CIC:Comb_L:f0_load\ and \PDM_CIC:Comb_L:cs_addr_0\ and \PDM_CIC:Comb_L:d0_reg_updated\));

Note:  Expanding virtual equation for '\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PDM_CIC:Comb_L:first_count_0\);

Note:  Expanding virtual equation for '\PDM_CIC:Comb_L:MODULE_4:g2:a0:s_0\' (cost = 0):
\PDM_CIC:Comb_L:MODULE_4:g2:a0:s_0\ <= (not \PDM_CIC:Comb_L:first_count_0\);

Note:  Expanding virtual equation for '\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PDM_CIC:Comb_L:first_count_1\ and \PDM_CIC:Comb_L:first_count_0\));

Note:  Expanding virtual equation for '\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PDM_CIC:Comb_L:comb_loop_count_0\);

Note:  Expanding virtual equation for '\PDM_CIC:Comb_L:MODULE_5:g2:a0:s_0\' (cost = 0):
\PDM_CIC:Comb_L:MODULE_5:g2:a0:s_0\ <= (not \PDM_CIC:Comb_L:comb_loop_count_0\);

Note:  Expanding virtual equation for '\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PDM_CIC:Comb_L:comb_loop_count_1\ and \PDM_CIC:Comb_L:comb_loop_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PDM_CIC:Integrator:MODULE_1:g2:a0:s_1\' (cost = 2):
\PDM_CIC:Integrator:MODULE_1:g2:a0:s_1\ <= ((not \PDM_CIC:Integrator:first_count_0\ and \PDM_CIC:Integrator:first_count_1\)
	OR (not \PDM_CIC:Integrator:first_count_1\ and \PDM_CIC:Integrator:first_count_0\));

Note:  Expanding virtual equation for '\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_R:MODULE_2:g2:a0:s_1\' (cost = 2):
\PDM_CIC:Comb_R:MODULE_2:g2:a0:s_1\ <= ((not \PDM_CIC:Comb_R:first_count_0\ and \PDM_CIC:Comb_R:first_count_1\)
	OR (not \PDM_CIC:Comb_R:first_count_1\ and \PDM_CIC:Comb_R:first_count_0\));

Note:  Expanding virtual equation for '\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_R:MODULE_3:g2:a0:s_1\' (cost = 2):
\PDM_CIC:Comb_R:MODULE_3:g2:a0:s_1\ <= ((not \PDM_CIC:Comb_R:comb_loop_count_0\ and \PDM_CIC:Comb_R:comb_loop_count_1\)
	OR (not \PDM_CIC:Comb_R:comb_loop_count_1\ and \PDM_CIC:Comb_R:comb_loop_count_0\));

Note:  Expanding virtual equation for '\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_L:MODULE_4:g2:a0:s_1\' (cost = 2):
\PDM_CIC:Comb_L:MODULE_4:g2:a0:s_1\ <= ((not \PDM_CIC:Comb_L:first_count_0\ and \PDM_CIC:Comb_L:first_count_1\)
	OR (not \PDM_CIC:Comb_L:first_count_1\ and \PDM_CIC:Comb_L:first_count_0\));

Note:  Expanding virtual equation for '\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_L:MODULE_5:g2:a0:s_1\' (cost = 2):
\PDM_CIC:Comb_L:MODULE_5:g2:a0:s_1\ <= ((not \PDM_CIC:Comb_L:comb_loop_count_0\ and \PDM_CIC:Comb_L:comb_loop_count_1\)
	OR (not \PDM_CIC:Comb_L:comb_loop_count_1\ and \PDM_CIC:Comb_L:comb_loop_count_0\));

Note:  Expanding virtual equation for '\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 123 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PDM_CIC:Comb_R:reset\ to \PDM_CIC:Integrator:reset\
Aliasing \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Removing Rhs of wire GenClock[89] = \AudioClkGen:Net_10\[95]
Removing Lhs of wire \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[1133] = zero[6]
Removing Lhs of wire \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[1143] = zero[6]
Removing Lhs of wire \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[1153] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:reset\[1170] = \PDM_CIC:Integrator:reset\[563]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[1559] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[1569] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[1579] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[1758] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[1768] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[1778] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[2219] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[2229] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\[2239] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\[2418] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\[2428] = zero[6]
Removing Lhs of wire \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\[2438] = zero[6]

------------------------------------------------------
Aliased 0 equations, 17 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp
Warp Program   : C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya "-.fftprj=\\psf\Home\Desktop\PSOC5LP dev\non-boot-bit-shift-CY8C5667\PioneerKit_P5LP_USB_Audio\PioneerKit_P5LP_USB_Audio.cydsn\PioneerKit_P5LP_USB_Audio.cyprj" -dcpsoc3 PioneerKit_P5LP_USB_Audio.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 5s.140ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V2.2.0.572, Family: PSoC3, Started at: Monday, 30 November 2015 16:59:12
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=\\psf\Home\Desktop\PSOC5LP dev\non-boot-bit-shift-CY8C5667\PioneerKit_P5LP_USB_Audio\PioneerKit_P5LP_USB_Audio.cydsn\PioneerKit_P5LP_USB_Audio.cyprj -d CY8C5667LTI-LP009 PioneerKit_P5LP_USB_Audio.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.078ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PDM_CIC:Comb_L:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PDM_CIC:Comb_L:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PDM_CIC:Comb_R:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PDM_CIC:Comb_R:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PDM_CIC:Integrator:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
Assigning clock ByteSwapClock_Tx to clock BUS_CLK because it is a pass-through
Assigning clock ClkGenOut_Sync to clock ILO because it is a pass-through
Assigning clock Clock_1 to clock BUS_CLK because it is a pass-through
Assigning clock SyncClock_Tx to clock BUS_CLK because it is a pass-through
Assigning clock I2C_Master_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Analog  Clock 0: Forced-assignment of clock 'ScBoostClk'. Fanout=0, Signal=ClockBlock_ScBoostClk
    Digital Clock 0: Automatic-assigning  clock 'Clock_CIC'. Fanout=69, Signal=Net_3495
    Digital Clock 1: Automatic-assigning  clock 'AudioClkGen_Clock_SCK'. Fanout=1, Signal=Net_55
    Digital Clock 2: Automatic-assigning  clock 'AudioClkGen_Clock_I2S'. Fanout=1, Signal=I2Sclk
    Digital Clock 3: Automatic-assigning  clock 'AudioClkGen_Ref'. Fanout=1, Signal=Net_3093
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation 'cydff_1:macrocell'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \AudioClkGen:UDB_ACG:CtlClkSync\: with output requested to be asynchronous
        ClockIn: AudioClkGen_Ref was determined to be a global clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: AudioClkGen_Ref, EnableOut: Constant 1
    UDB Clk/Enable \I2S:ClkSync\: with output requested to be synchronous
        ClockIn: AudioClkGen_Clock_I2S was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: AudioClkGen_Clock_I2S, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: \USBFS:Dm(0)\, \USBFS:Dp(0)\


Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_3458D:macrocell'
    Removed unused cell/equation '\AudioClkGen:Net_10\\D\:macrocell'
    Removed unused cell/equation '\AudioClkGen:UDB_ACG:delta\\D\:macrocell'
    Removed unused cell/equation '\AudioClkGen:UDB_ACG:div:deltaReg\\D\:macrocell'
    Removed unused cell/equation '\AudioClkGen:UDB_ACG:div:state_0\\D\:macrocell'
    Removed unused cell/equation '\AudioClkGen:UDB_ACG:div:state_1\\D\:macrocell'
    Removed unused cell/equation '\AudioClkGen:UDB_ACG:shaper:state_0\\D\:macrocell'
    Removed unused cell/equation '\AudioClkGen:UDB_ACG:shaper:state_1\\D\:macrocell'
    Removed unused cell/equation '\AudioClkGen:UDB_ACG:shaper:state_2\\D\:macrocell'
    Removed unused cell/equation '\AudioClkGen:UDB_ACG:sync:state_0\\D\:macrocell'
    Removed unused cell/equation '\AudioClkGen:UDB_ACG:sync:state_1\\D\:macrocell'
    Removed unused cell/equation '\AudioClkGen:UDB_ACG:sync:state_2\\D\:macrocell'
    Removed unused cell/equation '\AudioClkGen:UDB_ACG:sync:state_3\\D\:macrocell'
    Removed unused cell/equation '\AudioClkGen:UDB_ACG:sync_ready\\D\:macrocell'
    Removed unused cell/equation '\AudioClkGen:UDB_ACG:transfer\\D\:macrocell'
    Removed unused cell/equation '\ByteSwap_Tx:State_0\\D\:macrocell'
    Removed unused cell/equation '\ByteSwap_Tx:State_1\\D\:macrocell'
    Removed unused cell/equation '\ByteSwap_Tx:State_2\\D\:macrocell'
    Removed unused cell/equation '\ByteSwap_Tx:State_3\\D\:macrocell'
    Removed unused cell/equation '\ByteSwap_Tx:State_4\\D\:macrocell'
    Removed unused cell/equation '\I2S:channel\\D\:macrocell'
    Removed unused cell/equation '\I2S:reset\\D\:macrocell'
    Removed unused cell/equation '\I2S:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\I2S:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\I2S:tx_underflow_sticky\\D\:macrocell'
    Removed unused cell/equation '\I2S:txenable\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:Comb_L:comb_loop_count_0\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:Comb_L:comb_loop_count_1\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:Comb_L:cs_addr_0\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:Comb_L:cs_addr_1\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:Comb_L:cs_addr_2\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:Comb_L:d0_reg_updated\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:Comb_L:f1_load\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:Comb_L:first_count_0\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:Comb_L:first_count_1\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:Comb_L:right_shift_msb\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:Comb_R:comb_loop_count_0\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:Comb_R:comb_loop_count_1\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:Comb_R:cs_addr_0\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:Comb_R:cs_addr_1\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:Comb_R:cs_addr_2\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:Comb_R:d0_reg_updated\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:Comb_R:f0_load\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:Comb_R:f1_load\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:Comb_R:first_count_0\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:Comb_R:first_count_1\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:Comb_R:right_shift_msb\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:Integrator:cnt_enable\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:Integrator:cs_addr_0\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:Integrator:cs_addr_1\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:Integrator:cs_addr_2\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:Integrator:f0_load\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:Integrator:f1_load\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:Integrator:first_count_0\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:Integrator:first_count_1\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:Integrator:pdm_data_reg_l\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:Integrator:pdm_data_reg_r\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:Integrator:reset\:macrocell'
    Removed unused cell/equation '\PDM_CIC:Net_2537\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:Net_3007\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:Net_3010\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:PulseConvert_D0DmaNrq_L:out_pulse\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:PulseConvert_D0DmaNrq_R:out_pulse\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:PulseConvert_IntDmaNrq_L:out_pulse\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:PulseConvert_IntDmaNrq_R:out_pulse\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:tmp__LUT_DmaThrottle_L_reg_0\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:tmp__LUT_DmaThrottle_R_reg_0\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:wire_comb_ov_l\\D\:macrocell'
    Removed unused cell/equation '\PDM_CIC:wire_comb_ov_r\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \PDM_CIC:Net_2666\, Duplicate of \PDM_CIC:Comb_R:f0_load\ 
    MacroCell: Name=\PDM_CIC:Net_2666\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PDM_CIC:Comb_R:cs_addr_2\ * \PDM_CIC:Comb_R:cs_addr_1\ * 
              !\PDM_CIC:Comb_R:cs_addr_0\
        );
        Output = \PDM_CIC:Net_2666\ (fanout=1)

    Removing \PDM_CIC:Net_2537\, Duplicate of \PDM_CIC:Comb_L:f0_load\ 
    MacroCell: Name=\PDM_CIC:Net_2537\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PDM_CIC:Comb_L:cs_addr_2\ * \PDM_CIC:Comb_L:cs_addr_1\ * 
              !\PDM_CIC:Comb_L:cs_addr_0\
        );
        Output = \PDM_CIC:Net_2537\ (fanout=1)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = PSOC_CODEC_RST(0)
        Attributes:
            Alias: PSOC_CODEC_RST
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PSOC_CODEC_RST(0)__PA ,
            pad => PSOC_CODEC_RST(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PSOC_I2S_LRCLK(0)
        Attributes:
            Alias: PSOC_I2S_LRCLK
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PSOC_I2S_LRCLK(0)__PA ,
            input => Net_2586 ,
            pad => PSOC_I2S_LRCLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PSOC_I2S_MCLK(0)
        Attributes:
            Alias: PSOC_I2S_MCLK
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PSOC_I2S_MCLK(0)__PA ,
            input => Net_55_local ,
            pad => PSOC_I2S_MCLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PSOC_I2S_SCLK(0)
        Attributes:
            Alias: PSOC_I2S_SCLK
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PSOC_I2S_SCLK(0)__PA ,
            input => Net_2585 ,
            pad => PSOC_I2S_SCLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PSOC_I2S_SDTO(0)
        Attributes:
            Alias: PSOC_I2S_SDTO
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PSOC_I2S_SDTO(0)__PA ,
            input => Net_2161 ,
            pad => PSOC_I2S_SDTO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PSOC_PDM_ClkOut(0)
        Attributes:
            Alias: PDM_CLOCK
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PSOC_PDM_ClkOut(0)__PA ,
            input => Net_3458 ,
            pad => PSOC_PDM_ClkOut(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PSOC_PDM_DataIn(0)
        Attributes:
            Alias: PDM_DATA
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PSOC_PDM_DataIn(0)__PA ,
            fb => Net_3512 ,
            pad => PSOC_PDM_DataIn(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PSOC_PDM_LR_SEL(0)
        Attributes:
            Alias: PDM_LR_SELECT
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PSOC_PDM_LR_SEL(0)__PA ,
            pad => PSOC_PDM_LR_SEL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PSOC_STATUS_LED(0)
        Attributes:
            Alias: PSOC_STATUS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PSOC_STATUS_LED(0)__PA ,
            pad => PSOC_STATUS_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PSOC_SW(0)
        Attributes:
            Alias: PLAYBACK_SW
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PSOC_SW(0)__PA ,
            pad => PSOC_SW(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL(0)
        Attributes:
            Alias: I2C_SCL
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL(0)__PA ,
            fb => \I2C_Master:Net_1109_0\ ,
            input => \I2C_Master:Net_643_0\ ,
            pad => SCL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA(0)
        Attributes:
            Alias: I2C_SDA
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA(0)__PA ,
            fb => \I2C_Master:Net_1109_1\ ,
            input => \I2C_Master:sda_x_wire\ ,
            pad => SDA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBFS:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS:Dm(0)\__PA ,
            analog_term => \USBFS:Net_597\ ,
            pad => \USBFS:Dm(0)_PAD\ );

    Pin : Name = \USBFS:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS:Dp(0)\__PA ,
            analog_term => \USBFS:Net_1000\ ,
            pad => \USBFS:Dp(0)_PAD\ );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=GenClock, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \AudioClkGen:UDB_ACG:div:state_1\ * 
              \AudioClkGen:UDB_ACG:div:state_0\
        );
        Output = GenClock (fanout=1)
        Properties               : 
        {
            clock_driver = "GenClock"
        }

    MacroCell: Name=Net_2161, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (I2Sclk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2S:tx_data_out\
        );
        Output = Net_2161 (fanout=1)

    MacroCell: Name=Net_2586, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (I2Sclk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2S:reset\ * !\I2S:count_6\
        );
        Output = Net_2586 (fanout=1)

    MacroCell: Name=Net_2731, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ByteSwap_Tx:enable\ * \ByteSwap_Tx:f0_not_full_stat\
        );
        Output = Net_2731 (fanout=1)

    MacroCell: Name=Net_3458, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3458 * !\PDM_CIC:Integrator:cs_addr_2\ * 
              \PDM_CIC:Integrator:cs_addr_1\ * \PDM_CIC:Integrator:cs_addr_0\
            + Net_3458 * \PDM_CIC:Integrator:cs_addr_2\ * 
              \PDM_CIC:Integrator:cs_addr_1\ * 
              !\PDM_CIC:Integrator:cs_addr_0\
        );
        Output = Net_3458 (fanout=2)

    MacroCell: Name=\AudioClkGen:UDB_ACG:delta\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\AudioClkGen:UDB_ACG:shaper:state_2\ * 
              !\AudioClkGen:UDB_ACG:shaper:state_1\ * 
              \AudioClkGen:UDB_ACG:shaper:state_0\ * 
              !\AudioClkGen:UDB_ACG:shaper:cl0_1\ * 
              !\AudioClkGen:UDB_ACG:delta\
            + !\AudioClkGen:UDB_ACG:shaper:state_2\ * 
              !\AudioClkGen:UDB_ACG:shaper:state_1\ * 
              \AudioClkGen:UDB_ACG:shaper:state_0\ * 
              \AudioClkGen:UDB_ACG:shaper:cl0_1\ * 
              \AudioClkGen:UDB_ACG:delta\
        );
        Output = \AudioClkGen:UDB_ACG:delta\ (fanout=2)

    MacroCell: Name=\AudioClkGen:UDB_ACG:div:deltaReg\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \AudioClkGen:UDB_ACG:trigger_shaper\ * 
              !\AudioClkGen:UDB_ACG:delta\ * 
              \AudioClkGen:UDB_ACG:div:state_1\ * 
              \AudioClkGen:UDB_ACG:div:state_0\ * 
              \AudioClkGen:UDB_ACG:div:deltaReg\
            + \AudioClkGen:UDB_ACG:trigger_shaper\ * 
              \AudioClkGen:UDB_ACG:delta\ * \AudioClkGen:UDB_ACG:div:state_1\ * 
              \AudioClkGen:UDB_ACG:div:state_0\ * 
              !\AudioClkGen:UDB_ACG:div:deltaReg\
        );
        Output = \AudioClkGen:UDB_ACG:div:deltaReg\ (fanout=3)

    MacroCell: Name=\AudioClkGen:UDB_ACG:div:state_0\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\AudioClkGen:UDB_ACG:trigger_shaper\ * 
              \AudioClkGen:UDB_ACG:div:state_1\ * 
              \AudioClkGen:UDB_ACG:div:state_0\
            + !\AudioClkGen:UDB_ACG:div:state_1\ * 
              !\AudioClkGen:UDB_ACG:div:state_0\ * 
              \AudioClkGen:UDB_ACG:div:deltaReg\
            + \AudioClkGen:UDB_ACG:div:state_1\ * 
              !\AudioClkGen:UDB_ACG:div:state_0\ * 
              \AudioClkGen:UDB_ACG:div:ce0\
        );
        Output = \AudioClkGen:UDB_ACG:div:state_0\ (fanout=5)

    MacroCell: Name=\AudioClkGen:UDB_ACG:div:state_1\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \AudioClkGen:UDB_ACG:trigger_shaper\ * 
              \AudioClkGen:UDB_ACG:div:state_1\ * 
              \AudioClkGen:UDB_ACG:div:state_0\
            + !\AudioClkGen:UDB_ACG:div:state_1\ * 
              !\AudioClkGen:UDB_ACG:div:state_0\ * 
              \AudioClkGen:UDB_ACG:div:deltaReg\
        );
        Output = \AudioClkGen:UDB_ACG:div:state_1\ (fanout=5)

    MacroCell: Name=\AudioClkGen:UDB_ACG:shaper:state_0\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\AudioClkGen:UDB_ACG:shaper:state_2\ * 
              !\AudioClkGen:UDB_ACG:shaper:state_1\ * 
              \AudioClkGen:UDB_ACG:shaper:state_0\ * 
              \AudioClkGen:UDB_ACG:shaper:cl0_1\
            + !\AudioClkGen:UDB_ACG:shaper:state_2\ * 
              \AudioClkGen:UDB_ACG:shaper:state_1\ * 
              !\AudioClkGen:UDB_ACG:shaper:state_0\
            + !\AudioClkGen:UDB_ACG:shaper:state_2\ * 
              !\AudioClkGen:UDB_ACG:shaper:state_0\ * 
              \AudioClkGen:UDB_ACG:trigger_shaper\
        );
        Output = \AudioClkGen:UDB_ACG:shaper:state_0\ (fanout=7)

    MacroCell: Name=\AudioClkGen:UDB_ACG:shaper:state_1\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\AudioClkGen:UDB_ACG:shaper:state_2\ * 
              !\AudioClkGen:UDB_ACG:shaper:state_1\ * 
              \AudioClkGen:UDB_ACG:shaper:state_0\
            + !\AudioClkGen:UDB_ACG:shaper:state_2\ * 
              \AudioClkGen:UDB_ACG:shaper:state_1\ * 
              !\AudioClkGen:UDB_ACG:shaper:state_0\
        );
        Output = \AudioClkGen:UDB_ACG:shaper:state_1\ (fanout=7)

    MacroCell: Name=\AudioClkGen:UDB_ACG:shaper:state_2\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              \AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\ * 
              \AudioClkGen:UDB_ACG:sync:counterZ1\ * 
              \AudioClkGen:UDB_ACG:shaper:state_2\
            + \AudioClkGen:UDB_ACG:sync_ready\ * 
              \AudioClkGen:UDB_ACG:shaper:state_1\ * 
              \AudioClkGen:UDB_ACG:shaper:state_0\
            + \AudioClkGen:UDB_ACG:shaper:state_2\ * 
              \AudioClkGen:UDB_ACG:shaper:state_1\
            + \AudioClkGen:UDB_ACG:shaper:state_2\ * 
              \AudioClkGen:UDB_ACG:shaper:state_0\
        );
        Output = \AudioClkGen:UDB_ACG:shaper:state_2\ (fanout=7)

    MacroCell: Name=\AudioClkGen:UDB_ACG:sync:addr_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_3097 * !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\
            + Net_3097 * \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              \AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:lastSof\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
            + !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              \AudioClkGen:UDB_ACG:sync:lastSof\
            + !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              \AudioClkGen:UDB_ACG:sync:state_3\
            + !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              \AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\ * 
              \AudioClkGen:UDB_ACG:sync:counterZ0\
            + \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              \AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
            + !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              \AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
        );
        Output = \AudioClkGen:UDB_ACG:sync:addr_0\ (fanout=11)

    MacroCell: Name=\AudioClkGen:UDB_ACG:sync:addr_1\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              Net_3097 * \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              \AudioClkGen:UDB_ACG:sync:addr_1\ * 
              \AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:lastSof\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
            + !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:transfer\
            + !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              \AudioClkGen:UDB_ACG:sync:addr_1\ * 
              \AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\ * 
              \AudioClkGen:UDB_ACG:sync:counterZ0\
            + \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\ * 
              !\AudioClkGen:UDB_ACG:transfer\
            + \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\ * 
              \AudioClkGen:UDB_ACG:sync:counterZ1\
            + !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
        );
        Output = \AudioClkGen:UDB_ACG:sync:addr_1\ (fanout=11)

    MacroCell: Name=\AudioClkGen:UDB_ACG:sync:addr_2\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              Net_3097 * \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              \AudioClkGen:UDB_ACG:sync:addr_1\ * 
              \AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:lastSof\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
            + !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:transfer\
            + !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
            + !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
            + !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\ * 
              !\AudioClkGen:UDB_ACG:sync:counterZ0\
            + !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              \AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\ * 
              !\AudioClkGen:UDB_ACG:transfer\
            + \AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\ * 
              \AudioClkGen:UDB_ACG:sync:counterZ1\
        );
        Output = \AudioClkGen:UDB_ACG:sync:addr_2\ (fanout=11)

    MacroCell: Name=\AudioClkGen:UDB_ACG:sync:counterAddr_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              \AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
            + \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              \AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
        );
        Output = \AudioClkGen:UDB_ACG:sync:counterAddr_0\ (fanout=1)

    MacroCell: Name=\AudioClkGen:UDB_ACG:sync:counterAddr_1\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              \AudioClkGen:UDB_ACG:sync:addr_1\ * 
              \AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
            + \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              \AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
        );
        Output = \AudioClkGen:UDB_ACG:sync:counterAddr_1\ (fanout=1)

    MacroCell: Name=\AudioClkGen:UDB_ACG:sync:counterAddr_2\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              \AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
        );
        Output = \AudioClkGen:UDB_ACG:sync:counterAddr_2\ (fanout=1)

    MacroCell: Name=\AudioClkGen:UDB_ACG:sync:lastSof\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3097
        );
        Output = \AudioClkGen:UDB_ACG:sync:lastSof\ (fanout=3)

    MacroCell: Name=\AudioClkGen:UDB_ACG:sync:state_3\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              \AudioClkGen:UDB_ACG:sync:state_3\ * 
              !\AudioClkGen:UDB_ACG:transfer\
            + \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              \AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\ * 
              !\AudioClkGen:UDB_ACG:transfer\
        );
        Output = \AudioClkGen:UDB_ACG:sync:state_3\ (fanout=9)

    MacroCell: Name=\AudioClkGen:UDB_ACG:sync_ready\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\ * 
              !\AudioClkGen:UDB_ACG:sync_ready\
            + \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              \AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\ * 
              \AudioClkGen:UDB_ACG:sync_ready\
        );
        Output = \AudioClkGen:UDB_ACG:sync_ready\ (fanout=3)

    MacroCell: Name=\AudioClkGen:UDB_ACG:transfer\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \AudioClkGen:UDB_ACG:sync_ready\ * 
              !\AudioClkGen:UDB_ACG:shaper:state_2\ * 
              \AudioClkGen:UDB_ACG:shaper:state_1\ * 
              \AudioClkGen:UDB_ACG:shaper:state_0\
        );
        Output = \AudioClkGen:UDB_ACG:transfer\ (fanout=3)

    MacroCell: Name=\ByteSwap_Tx:State_0\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \ByteSwap_Tx:enable\ * !\ByteSwap_Tx:State_4\ * 
              !\ByteSwap_Tx:State_3\ * !\ByteSwap_Tx:State_2\ * 
              !\ByteSwap_Tx:State_1\ * !\ByteSwap_Tx:State_0\ * 
              !\ByteSwap_Tx:f0_blk_stat\
            + \ByteSwap_Tx:enable\ * !\ByteSwap_Tx:State_4\ * 
              \ByteSwap_Tx:State_3\ * \ByteSwap_Tx:State_2\ * 
              \ByteSwap_Tx:State_1\ * !\ByteSwap_Tx:f0_blk_stat\
            + \ByteSwap_Tx:enable\ * \ByteSwap_Tx:State_4\ * 
              \ByteSwap_Tx:State_2\ * \ByteSwap_Tx:State_1\ * 
              !\ByteSwap_Tx:f1_blk_stat\
            + \ByteSwap_Tx:enable\ * \ByteSwap_Tx:State_4\ * 
              \ByteSwap_Tx:State_0\
            + \ByteSwap_Tx:enable\ * \ByteSwap_Tx:State_3\ * 
              \ByteSwap_Tx:State_0\
        );
        Output = \ByteSwap_Tx:State_0\ (fanout=8)

    MacroCell: Name=\ByteSwap_Tx:State_1\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\ByteSwap_Tx:enable\ * \ByteSwap_Tx:State_1\
            + \ByteSwap_Tx:enable\ * \ByteSwap_Tx:resolution_ctrl\ * 
              !\ByteSwap_Tx:State_4\ * \ByteSwap_Tx:State_3\ * 
              !\ByteSwap_Tx:State_2\ * !\ByteSwap_Tx:State_1\ * 
              !\ByteSwap_Tx:State_0\
            + \ByteSwap_Tx:enable\ * !\ByteSwap_Tx:State_4\ * 
              !\ByteSwap_Tx:State_3\ * !\ByteSwap_Tx:State_2\ * 
              \ByteSwap_Tx:State_0\
            + \ByteSwap_Tx:enable\ * !\ByteSwap_Tx:State_4\ * 
              !\ByteSwap_Tx:State_3\ * \ByteSwap_Tx:State_2\ * 
              !\ByteSwap_Tx:State_1\ * !\ByteSwap_Tx:State_0\
            + \ByteSwap_Tx:enable\ * \ByteSwap_Tx:State_4\ * 
              \ByteSwap_Tx:State_3\ * !\ByteSwap_Tx:State_2\ * 
              !\ByteSwap_Tx:State_1\ * !\ByteSwap_Tx:State_0\ * 
              !\ByteSwap_Tx:f1_blk_stat\
            + !\ByteSwap_Tx:State_4\ * !\ByteSwap_Tx:State_3\ * 
              \ByteSwap_Tx:State_1\ * \ByteSwap_Tx:State_0\
            + \ByteSwap_Tx:State_4\ * !\ByteSwap_Tx:State_3\ * 
              \ByteSwap_Tx:State_2\ * \ByteSwap_Tx:State_1\ * 
              !\ByteSwap_Tx:State_0\ * !\ByteSwap_Tx:f1_blk_stat\
        );
        Output = \ByteSwap_Tx:State_1\ (fanout=8)

    MacroCell: Name=\ByteSwap_Tx:State_2\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\ByteSwap_Tx:enable\ * \ByteSwap_Tx:State_2\
            + \ByteSwap_Tx:enable\ * !\ByteSwap_Tx:State_4\ * 
              !\ByteSwap_Tx:State_3\ * !\ByteSwap_Tx:State_2\ * 
              \ByteSwap_Tx:State_1\ * !\ByteSwap_Tx:State_0\
            + \ByteSwap_Tx:enable\ * !\ByteSwap_Tx:State_4\ * 
              !\ByteSwap_Tx:State_3\ * !\ByteSwap_Tx:State_1\ * 
              \ByteSwap_Tx:State_0\
            + \ByteSwap_Tx:enable\ * \ByteSwap_Tx:State_4\ * 
              !\ByteSwap_Tx:State_3\ * !\ByteSwap_Tx:State_2\ * 
              !\ByteSwap_Tx:State_1\ * !\ByteSwap_Tx:State_0\ * 
              !\ByteSwap_Tx:f0_blk_stat\
            + \ByteSwap_Tx:enable\ * \ByteSwap_Tx:State_4\ * 
              \ByteSwap_Tx:State_3\ * !\ByteSwap_Tx:State_2\ * 
              !\ByteSwap_Tx:State_1\ * !\ByteSwap_Tx:State_0\ * 
              !\ByteSwap_Tx:f1_blk_stat\
            + !\ByteSwap_Tx:State_4\ * !\ByteSwap_Tx:State_3\ * 
              \ByteSwap_Tx:State_2\ * \ByteSwap_Tx:State_0\
            + !\ByteSwap_Tx:State_4\ * \ByteSwap_Tx:State_3\ * 
              \ByteSwap_Tx:State_2\ * \ByteSwap_Tx:State_1\ * 
              !\ByteSwap_Tx:State_0\ * !\ByteSwap_Tx:f0_blk_stat\
        );
        Output = \ByteSwap_Tx:State_2\ (fanout=8)

    MacroCell: Name=\ByteSwap_Tx:State_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              \ByteSwap_Tx:enable\ * !\ByteSwap_Tx:State_4\ * 
              \ByteSwap_Tx:State_3\ * \ByteSwap_Tx:State_2\ * 
              \ByteSwap_Tx:State_1\ * !\ByteSwap_Tx:State_0\ * 
              !\ByteSwap_Tx:f0_blk_stat\
            + \ByteSwap_Tx:enable\ * !\ByteSwap_Tx:State_4\ * 
              !\ByteSwap_Tx:State_2\ * !\ByteSwap_Tx:State_1\ * 
              !\ByteSwap_Tx:State_0\
            + \ByteSwap_Tx:enable\ * \ByteSwap_Tx:State_4\ * 
              !\ByteSwap_Tx:State_3\
            + \ByteSwap_Tx:enable\ * \ByteSwap_Tx:State_4\ * 
              \ByteSwap_Tx:State_2\ * \ByteSwap_Tx:State_1\ * 
              !\ByteSwap_Tx:State_0\ * !\ByteSwap_Tx:f1_blk_stat\
            + \ByteSwap_Tx:enable\ * !\ByteSwap_Tx:State_3\ * 
              !\ByteSwap_Tx:State_2\ * \ByteSwap_Tx:State_1\ * 
              \ByteSwap_Tx:State_0\
            + \ByteSwap_Tx:enable\ * !\ByteSwap_Tx:State_3\ * 
              !\ByteSwap_Tx:State_1\ * !\ByteSwap_Tx:State_0\
            + \ByteSwap_Tx:enable\ * !\ByteSwap_Tx:State_2\ * 
              !\ByteSwap_Tx:State_1\ * !\ByteSwap_Tx:State_0\ * 
              !\ByteSwap_Tx:f1_blk_stat\
        );
        Output = \ByteSwap_Tx:State_3\ (fanout=7)

    MacroCell: Name=\ByteSwap_Tx:State_4\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\ByteSwap_Tx:enable\ * \ByteSwap_Tx:State_4\
            + \ByteSwap_Tx:enable\ * !\ByteSwap_Tx:State_4\ * 
              !\ByteSwap_Tx:State_3\ * !\ByteSwap_Tx:State_2\ * 
              \ByteSwap_Tx:State_1\ * \ByteSwap_Tx:State_0\
            + \ByteSwap_Tx:enable\ * !\ByteSwap_Tx:State_4\ * 
              !\ByteSwap_Tx:State_3\ * \ByteSwap_Tx:State_2\ * 
              !\ByteSwap_Tx:State_1\
            + \ByteSwap_Tx:enable\ * !\ByteSwap_Tx:State_4\ * 
              !\ByteSwap_Tx:State_3\ * \ByteSwap_Tx:State_2\ * 
              !\ByteSwap_Tx:State_0\
            + \ByteSwap_Tx:State_4\ * !\ByteSwap_Tx:State_3\ * 
              !\ByteSwap_Tx:State_2\ * !\ByteSwap_Tx:State_1\ * 
              !\ByteSwap_Tx:State_0\ * !\ByteSwap_Tx:f0_blk_stat\
            + \ByteSwap_Tx:State_4\ * \ByteSwap_Tx:State_3\ * 
              !\ByteSwap_Tx:State_2\ * !\ByteSwap_Tx:State_1\ * 
              !\ByteSwap_Tx:State_0\ * !\ByteSwap_Tx:f1_blk_stat\
            + \ByteSwap_Tx:State_4\ * \ByteSwap_Tx:State_2\ * 
              \ByteSwap_Tx:State_1\ * !\ByteSwap_Tx:State_0\ * 
              !\ByteSwap_Tx:f1_blk_stat\
        );
        Output = \ByteSwap_Tx:State_4\ (fanout=7)

    MacroCell: Name=\ByteSwap_Tx:d0_load\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ByteSwap_Tx:State_4\ * !\ByteSwap_Tx:State_3\ * 
              !\ByteSwap_Tx:State_2\ * \ByteSwap_Tx:State_1\ * 
              \ByteSwap_Tx:State_0\
        );
        Output = \ByteSwap_Tx:d0_load\ (fanout=1)

    MacroCell: Name=\ByteSwap_Tx:enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ByteSwap_Tx:ctrl_0\
        );
        Output = \ByteSwap_Tx:enable\ (fanout=6)

    MacroCell: Name=\ByteSwap_Tx:f1_load\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\ByteSwap_Tx:State_4\ * !\ByteSwap_Tx:State_3\ * 
              \ByteSwap_Tx:State_2\ * \ByteSwap_Tx:State_1\
            + !\ByteSwap_Tx:State_4\ * !\ByteSwap_Tx:State_3\ * 
              \ByteSwap_Tx:State_2\ * \ByteSwap_Tx:State_0\
        );
        Output = \ByteSwap_Tx:f1_load\ (fanout=1)

    MacroCell: Name=\ByteSwap_Tx:resolution_ctrl\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ByteSwap_Tx:ctrl_1\
        );
        Output = \ByteSwap_Tx:resolution_ctrl\ (fanout=1)

    MacroCell: Name=\I2S:reset\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (I2Sclk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2S:ctrl_2\
        );
        Output = \I2S:reset\ (fanout=1)

    MacroCell: Name=\I2S:tx_state_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (I2Sclk) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_2585 * \I2S:txenable\
            + \I2S:count_5\ * \I2S:count_3\ * \I2S:count_2\ * \I2S:count_1\ * 
              \I2S:txenable\
            + \I2S:count_4\ * \I2S:count_3\ * \I2S:count_2\ * \I2S:count_1\ * 
              \I2S:txenable\
        );
        Output = \I2S:tx_state_0\ (fanout=3)

    MacroCell: Name=\I2S:tx_state_1\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (I2Sclk) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_2585 * \I2S:count_5\ * \I2S:count_3\ * \I2S:count_2\ * 
              \I2S:count_1\
            + Net_2585 * \I2S:count_4\ * \I2S:count_3\ * \I2S:count_2\ * 
              \I2S:count_1\
            + !\I2S:txenable\
        );
        Output = \I2S:tx_state_1\ (fanout=3)

    MacroCell: Name=\I2S:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2S:tx_state_1\ * !\I2S:tx_state_0\ * \I2S:tx_f0_empty_stat\
        );
        Output = \I2S:tx_status_0\ (fanout=1)

    MacroCell: Name=\I2S:tx_underflow_sticky\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (I2Sclk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2S:ctrl_0\ * \I2S:tx_state_1\ * !\I2S:tx_state_0\ * 
              \I2S:tx_f0_empty_stat\
            + \I2S:ctrl_0\ * \I2S:tx_underflow_sticky\
        );
        Output = \I2S:tx_underflow_sticky\ (fanout=2)

    MacroCell: Name=\I2S:txenable\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (I2Sclk) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_2585 * \I2S:ctrl_0\ * !\I2S:count_6\ * !\I2S:count_5\ * 
              !\I2S:count_4\ * !\I2S:count_3\ * !\I2S:count_2\ * 
              !\I2S:count_1\ * !\I2S:tx_underflow_sticky\
            + Net_2585 * \I2S:ctrl_2\ * !\I2S:tx_underflow_sticky\ * 
              \I2S:txenable\
            + \I2S:ctrl_2\ * \I2S:count_6\ * !\I2S:tx_underflow_sticky\ * 
              \I2S:txenable\
            + \I2S:ctrl_2\ * \I2S:count_5\ * !\I2S:tx_underflow_sticky\ * 
              \I2S:txenable\
            + \I2S:ctrl_2\ * \I2S:count_4\ * !\I2S:tx_underflow_sticky\ * 
              \I2S:txenable\
            + \I2S:ctrl_2\ * \I2S:count_3\ * !\I2S:tx_underflow_sticky\ * 
              \I2S:txenable\
            + \I2S:ctrl_2\ * \I2S:count_2\ * !\I2S:tx_underflow_sticky\ * 
              \I2S:txenable\
            + \I2S:ctrl_2\ * \I2S:count_1\ * !\I2S:tx_underflow_sticky\ * 
              \I2S:txenable\
        );
        Output = \I2S:txenable\ (fanout=3)

    MacroCell: Name=\PDM_CIC:Comb_L:comb_loop_count_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PDM_CIC:Comb_L:cs_addr_2\ * \PDM_CIC:Comb_L:cs_addr_1\ * 
              \PDM_CIC:Comb_L:cs_addr_0\ * 
              !\PDM_CIC:Comb_L:comb_loop_count_0\
        );
        Output = \PDM_CIC:Comb_L:comb_loop_count_0\ (fanout=5)

    MacroCell: Name=\PDM_CIC:Comb_L:comb_loop_count_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PDM_CIC:Comb_L:cs_addr_2\ * \PDM_CIC:Comb_L:cs_addr_1\ * 
              \PDM_CIC:Comb_L:cs_addr_0\ * 
              !\PDM_CIC:Comb_L:comb_loop_count_1\ * 
              \PDM_CIC:Comb_L:comb_loop_count_0\
            + !\PDM_CIC:Comb_L:cs_addr_2\ * \PDM_CIC:Comb_L:cs_addr_1\ * 
              \PDM_CIC:Comb_L:cs_addr_0\ * \PDM_CIC:Comb_L:comb_loop_count_1\ * 
              !\PDM_CIC:Comb_L:comb_loop_count_0\
        );
        Output = \PDM_CIC:Comb_L:comb_loop_count_1\ (fanout=4)

    MacroCell: Name=\PDM_CIC:Comb_L:cs_addr_0\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\PDM_CIC:Comb_L:cs_addr_2\ * !\PDM_CIC:Comb_L:cs_addr_1\ * 
              !\PDM_CIC:Comb_L:cs_addr_0\ * !\PDM_CIC:Comb_L:first_count_1\
            + !\PDM_CIC:Comb_L:cs_addr_2\ * !\PDM_CIC:Comb_L:cs_addr_1\ * 
              !\PDM_CIC:Comb_L:cs_addr_0\ * !\PDM_CIC:Comb_L:first_count_0\
            + \PDM_CIC:Comb_L:cs_addr_2\ * \PDM_CIC:Comb_L:cs_addr_0\
            + !\PDM_CIC:Comb_L:cs_addr_1\ * \PDM_CIC:Comb_L:cs_addr_0\ * 
              \PDM_CIC:Net_2548\
            + \PDM_CIC:Comb_L:cs_addr_1\ * \PDM_CIC:Comb_L:cs_addr_0\ * 
              \PDM_CIC:Comb_L:comb_loop_count_1\ * 
              !\PDM_CIC:Comb_L:comb_loop_count_0\
        );
        Output = \PDM_CIC:Comb_L:cs_addr_0\ (fanout=14)

    MacroCell: Name=\PDM_CIC:Comb_L:cs_addr_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\PDM_CIC:Comb_L:cs_addr_2\ * !\PDM_CIC:Comb_L:cs_addr_1\ * 
              !\PDM_CIC:Net_2548\
            + \PDM_CIC:Comb_L:cs_addr_2\ * \PDM_CIC:Comb_L:cs_addr_1\
            + !\PDM_CIC:Comb_L:cs_addr_1\ * !\PDM_CIC:Comb_L:cs_addr_0\
            + \PDM_CIC:Comb_L:cs_addr_1\ * \PDM_CIC:Comb_L:cs_addr_0\ * 
              \PDM_CIC:Comb_L:comb_loop_count_1\ * 
              !\PDM_CIC:Comb_L:comb_loop_count_0\
        );
        Output = \PDM_CIC:Comb_L:cs_addr_1\ (fanout=14)

    MacroCell: Name=\PDM_CIC:Comb_L:cs_addr_2\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PDM_CIC:Comb_L:cs_addr_2\ * \PDM_CIC:Comb_L:cs_addr_1\ * 
              \PDM_CIC:Comb_L:cs_addr_0\ * \PDM_CIC:Comb_L:comb_loop_count_1\ * 
              !\PDM_CIC:Comb_L:comb_loop_count_0\
            + \PDM_CIC:Comb_L:cs_addr_2\ * !\PDM_CIC:Comb_L:cs_addr_1\
        );
        Output = \PDM_CIC:Comb_L:cs_addr_2\ (fanout=14)

    MacroCell: Name=\PDM_CIC:Comb_L:d0_reg_updated\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Preset = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \PDM_CIC:Comb_L:cs_addr_2\ * !\PDM_CIC:Comb_L:cs_addr_1\ * 
              !\PDM_CIC:Comb_L:cs_addr_0\ * \PDM_CIC:Comb_L:d0_reg_updated\
            + !\PDM_CIC:Comb_L:d0_reg_updated\ * !\PDM_CIC:Net_2654\
        );
        Output = \PDM_CIC:Comb_L:d0_reg_updated\ (fanout=2)

    MacroCell: Name=\PDM_CIC:Comb_L:f0_load\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PDM_CIC:Comb_L:cs_addr_2\ * \PDM_CIC:Comb_L:cs_addr_1\ * 
              !\PDM_CIC:Comb_L:cs_addr_0\
        );
        Output = \PDM_CIC:Comb_L:f0_load\ (fanout=7)

    MacroCell: Name=\PDM_CIC:Comb_L:f1_load\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PDM_CIC:Comb_L:cs_addr_2\ * \PDM_CIC:Comb_L:cs_addr_1\
            + !\PDM_CIC:Comb_L:cs_addr_2\ * !\PDM_CIC:Comb_L:cs_addr_0\
        );
        Output = \PDM_CIC:Comb_L:f1_load\ (fanout=4)

    MacroCell: Name=\PDM_CIC:Comb_L:first_count_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PDM_CIC:Comb_L:first_count_1\ * 
              \PDM_CIC:Comb_L:first_count_0\
        );
        Output = \PDM_CIC:Comb_L:first_count_0\ (fanout=3)

    MacroCell: Name=\PDM_CIC:Comb_L:first_count_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PDM_CIC:Comb_L:first_count_1\ * 
              !\PDM_CIC:Comb_L:first_count_0\
        );
        Output = \PDM_CIC:Comb_L:first_count_1\ (fanout=3)

    MacroCell: Name=\PDM_CIC:Comb_L:out_fifo_full\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PDM_CIC:Comb_L:f0_blk_stat_3\
        );
        Output = \PDM_CIC:Comb_L:out_fifo_full\ (fanout=1)

    MacroCell: Name=\PDM_CIC:Comb_L:right_shift_msb\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PDM_CIC:Comb_L:cs_addr_2\ * \PDM_CIC:Comb_L:cs_addr_1\ * 
              !\PDM_CIC:Comb_L:cs_addr_0\ * !\PDM_CIC:Comb_L:right_shift_msb\ * 
              !\PDM_CIC:Comb_L:ce1_3\
            + \PDM_CIC:Comb_L:cs_addr_2\ * \PDM_CIC:Comb_L:cs_addr_1\ * 
              !\PDM_CIC:Comb_L:cs_addr_0\ * \PDM_CIC:Comb_L:right_shift_msb\ * 
              \PDM_CIC:Comb_L:ce1_3\
        );
        Output = \PDM_CIC:Comb_L:right_shift_msb\ (fanout=5)

    MacroCell: Name=\PDM_CIC:Comb_R:comb_loop_count_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PDM_CIC:Comb_R:cs_addr_2\ * \PDM_CIC:Comb_R:cs_addr_1\ * 
              \PDM_CIC:Comb_R:cs_addr_0\ * 
              !\PDM_CIC:Comb_R:comb_loop_count_0\
        );
        Output = \PDM_CIC:Comb_R:comb_loop_count_0\ (fanout=5)

    MacroCell: Name=\PDM_CIC:Comb_R:comb_loop_count_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PDM_CIC:Comb_R:cs_addr_2\ * \PDM_CIC:Comb_R:cs_addr_1\ * 
              \PDM_CIC:Comb_R:cs_addr_0\ * 
              !\PDM_CIC:Comb_R:comb_loop_count_1\ * 
              \PDM_CIC:Comb_R:comb_loop_count_0\
            + !\PDM_CIC:Comb_R:cs_addr_2\ * \PDM_CIC:Comb_R:cs_addr_1\ * 
              \PDM_CIC:Comb_R:cs_addr_0\ * \PDM_CIC:Comb_R:comb_loop_count_1\ * 
              !\PDM_CIC:Comb_R:comb_loop_count_0\
        );
        Output = \PDM_CIC:Comb_R:comb_loop_count_1\ (fanout=4)

    MacroCell: Name=\PDM_CIC:Comb_R:cs_addr_0\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\PDM_CIC:Comb_R:cs_addr_2\ * !\PDM_CIC:Comb_R:cs_addr_1\ * 
              !\PDM_CIC:Comb_R:cs_addr_0\ * !\PDM_CIC:Comb_R:first_count_1\
            + !\PDM_CIC:Comb_R:cs_addr_2\ * !\PDM_CIC:Comb_R:cs_addr_1\ * 
              !\PDM_CIC:Comb_R:cs_addr_0\ * !\PDM_CIC:Comb_R:first_count_0\
            + \PDM_CIC:Comb_R:cs_addr_2\ * \PDM_CIC:Comb_R:cs_addr_0\
            + !\PDM_CIC:Comb_R:cs_addr_1\ * \PDM_CIC:Comb_R:cs_addr_0\ * 
              \PDM_CIC:Net_2664\
            + \PDM_CIC:Comb_R:cs_addr_1\ * \PDM_CIC:Comb_R:cs_addr_0\ * 
              \PDM_CIC:Comb_R:comb_loop_count_1\ * 
              !\PDM_CIC:Comb_R:comb_loop_count_0\
        );
        Output = \PDM_CIC:Comb_R:cs_addr_0\ (fanout=14)

    MacroCell: Name=\PDM_CIC:Comb_R:cs_addr_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\PDM_CIC:Comb_R:cs_addr_2\ * !\PDM_CIC:Comb_R:cs_addr_1\ * 
              !\PDM_CIC:Net_2664\
            + \PDM_CIC:Comb_R:cs_addr_2\ * \PDM_CIC:Comb_R:cs_addr_1\
            + !\PDM_CIC:Comb_R:cs_addr_1\ * !\PDM_CIC:Comb_R:cs_addr_0\
            + \PDM_CIC:Comb_R:cs_addr_1\ * \PDM_CIC:Comb_R:cs_addr_0\ * 
              \PDM_CIC:Comb_R:comb_loop_count_1\ * 
              !\PDM_CIC:Comb_R:comb_loop_count_0\
        );
        Output = \PDM_CIC:Comb_R:cs_addr_1\ (fanout=14)

    MacroCell: Name=\PDM_CIC:Comb_R:cs_addr_2\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PDM_CIC:Comb_R:cs_addr_2\ * \PDM_CIC:Comb_R:cs_addr_1\ * 
              \PDM_CIC:Comb_R:cs_addr_0\ * \PDM_CIC:Comb_R:comb_loop_count_1\ * 
              !\PDM_CIC:Comb_R:comb_loop_count_0\
            + \PDM_CIC:Comb_R:cs_addr_2\ * !\PDM_CIC:Comb_R:cs_addr_1\
        );
        Output = \PDM_CIC:Comb_R:cs_addr_2\ (fanout=14)

    MacroCell: Name=\PDM_CIC:Comb_R:d0_reg_updated\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Preset = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \PDM_CIC:Comb_R:cs_addr_2\ * !\PDM_CIC:Comb_R:cs_addr_1\ * 
              !\PDM_CIC:Comb_R:cs_addr_0\ * \PDM_CIC:Comb_R:d0_reg_updated\
            + !\PDM_CIC:Comb_R:d0_reg_updated\ * !\PDM_CIC:Net_2665\
        );
        Output = \PDM_CIC:Comb_R:d0_reg_updated\ (fanout=2)

    MacroCell: Name=\PDM_CIC:Comb_R:f0_load\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PDM_CIC:Comb_R:cs_addr_2\ * \PDM_CIC:Comb_R:cs_addr_1\ * 
              !\PDM_CIC:Comb_R:cs_addr_0\
        );
        Output = \PDM_CIC:Comb_R:f0_load\ (fanout=7)

    MacroCell: Name=\PDM_CIC:Comb_R:f1_load\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PDM_CIC:Comb_R:cs_addr_2\ * \PDM_CIC:Comb_R:cs_addr_1\
            + !\PDM_CIC:Comb_R:cs_addr_2\ * !\PDM_CIC:Comb_R:cs_addr_0\
        );
        Output = \PDM_CIC:Comb_R:f1_load\ (fanout=4)

    MacroCell: Name=\PDM_CIC:Comb_R:first_count_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PDM_CIC:Comb_R:first_count_1\ * 
              \PDM_CIC:Comb_R:first_count_0\
        );
        Output = \PDM_CIC:Comb_R:first_count_0\ (fanout=3)

    MacroCell: Name=\PDM_CIC:Comb_R:first_count_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PDM_CIC:Comb_R:first_count_1\ * 
              !\PDM_CIC:Comb_R:first_count_0\
        );
        Output = \PDM_CIC:Comb_R:first_count_1\ (fanout=3)

    MacroCell: Name=\PDM_CIC:Comb_R:out_fifo_full\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PDM_CIC:Comb_R:f0_blk_stat_3\
        );
        Output = \PDM_CIC:Comb_R:out_fifo_full\ (fanout=1)

    MacroCell: Name=\PDM_CIC:Comb_R:right_shift_msb\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PDM_CIC:Comb_R:cs_addr_2\ * \PDM_CIC:Comb_R:cs_addr_1\ * 
              !\PDM_CIC:Comb_R:cs_addr_0\ * !\PDM_CIC:Comb_R:right_shift_msb\ * 
              !\PDM_CIC:Comb_R:ce1_3\
            + \PDM_CIC:Comb_R:cs_addr_2\ * \PDM_CIC:Comb_R:cs_addr_1\ * 
              !\PDM_CIC:Comb_R:cs_addr_0\ * \PDM_CIC:Comb_R:right_shift_msb\ * 
              \PDM_CIC:Comb_R:ce1_3\
        );
        Output = \PDM_CIC:Comb_R:right_shift_msb\ (fanout=5)

    MacroCell: Name=\PDM_CIC:Integrator:cnt_enable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PDM_CIC:Integrator:cs_addr_2\ * 
              !\PDM_CIC:Integrator:cs_addr_1\ * 
              \PDM_CIC:Integrator:cs_addr_0\
            + \PDM_CIC:Integrator:first_count_1\ * 
              !\PDM_CIC:Integrator:first_count_0\
        );
        Output = \PDM_CIC:Integrator:cnt_enable\ (fanout=1)

    MacroCell: Name=\PDM_CIC:Integrator:cs_addr_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\PDM_CIC:Integrator:cs_addr_2\ * 
              !\PDM_CIC:Integrator:cs_addr_1\ * 
              !\PDM_CIC:Integrator:cs_addr_0\ * 
              !\PDM_CIC:Integrator:first_count_1\
            + !\PDM_CIC:Integrator:cs_addr_2\ * 
              !\PDM_CIC:Integrator:cs_addr_1\ * 
              !\PDM_CIC:Integrator:cs_addr_0\ * 
              !\PDM_CIC:Integrator:first_count_0\
        );
        Output = \PDM_CIC:Integrator:cs_addr_0\ (fanout=17)

    MacroCell: Name=\PDM_CIC:Integrator:cs_addr_1\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PDM_CIC:Integrator:cs_addr_2\ * 
              \PDM_CIC:Integrator:cs_addr_1\ * 
              !\PDM_CIC:Integrator:cs_addr_0\
            + !\PDM_CIC:Integrator:cs_addr_1\ * 
              \PDM_CIC:Integrator:cs_addr_0\
        );
        Output = \PDM_CIC:Integrator:cs_addr_1\ (fanout=17)

    MacroCell: Name=\PDM_CIC:Integrator:cs_addr_2\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PDM_CIC:Integrator:cs_addr_2\ * 
              \PDM_CIC:Integrator:cs_addr_1\ * \PDM_CIC:Integrator:cs_addr_0\
            + \PDM_CIC:Integrator:cs_addr_2\ * 
              !\PDM_CIC:Integrator:cs_addr_1\
        );
        Output = \PDM_CIC:Integrator:cs_addr_2\ (fanout=17)

    MacroCell: Name=\PDM_CIC:Integrator:f0_load\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PDM_CIC:Integrator:cnt_tc\ * \PDM_CIC:Integrator:cs_addr_2\ * 
              \PDM_CIC:Integrator:cs_addr_1\ * 
              !\PDM_CIC:Integrator:cs_addr_0\
        );
        Output = \PDM_CIC:Integrator:f0_load\ (fanout=10)

    MacroCell: Name=\PDM_CIC:Integrator:f1_load\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PDM_CIC:Integrator:cs_addr_2\ * 
              !\PDM_CIC:Integrator:cs_addr_1\ * 
              \PDM_CIC:Integrator:cs_addr_0\
        );
        Output = \PDM_CIC:Integrator:f1_load\ (fanout=8)

    MacroCell: Name=\PDM_CIC:Integrator:first_count_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PDM_CIC:Integrator:first_count_1\ * 
              \PDM_CIC:Integrator:first_count_0\
        );
        Output = \PDM_CIC:Integrator:first_count_0\ (fanout=4)

    MacroCell: Name=\PDM_CIC:Integrator:first_count_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PDM_CIC:Integrator:first_count_1\ * 
              !\PDM_CIC:Integrator:first_count_0\
        );
        Output = \PDM_CIC:Integrator:first_count_1\ (fanout=4)

    MacroCell: Name=\PDM_CIC:Integrator:out_fifo_full_l\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PDM_CIC:Integrator:f0_blk_stat_l_3\
        );
        Output = \PDM_CIC:Integrator:out_fifo_full_l\ (fanout=1)

    MacroCell: Name=\PDM_CIC:Integrator:out_fifo_full_r\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PDM_CIC:Integrator:f0_blk_stat_r_3\
        );
        Output = \PDM_CIC:Integrator:out_fifo_full_r\ (fanout=1)

    MacroCell: Name=\PDM_CIC:Integrator:pdm_data_reg_l\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PDM_CIC:Integrator:cs_addr_2\ * \PDM_CIC:Integrator:cs_addr_1\ * 
              !\PDM_CIC:Integrator:cs_addr_0\ * 
              !\PDM_CIC:Integrator:pdm_data_reg_l\ * Net_3512_SYNCOUT
            + \PDM_CIC:Integrator:cs_addr_2\ * \PDM_CIC:Integrator:cs_addr_1\ * 
              !\PDM_CIC:Integrator:cs_addr_0\ * 
              \PDM_CIC:Integrator:pdm_data_reg_l\ * !Net_3512_SYNCOUT
        );
        Output = \PDM_CIC:Integrator:pdm_data_reg_l\ (fanout=5)

    MacroCell: Name=\PDM_CIC:Integrator:pdm_data_reg_r\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PDM_CIC:Integrator:cs_addr_2\ * 
              \PDM_CIC:Integrator:cs_addr_1\ * \PDM_CIC:Integrator:cs_addr_0\ * 
              !\PDM_CIC:Integrator:pdm_data_reg_r\ * Net_3512_SYNCOUT
            + !\PDM_CIC:Integrator:cs_addr_2\ * 
              \PDM_CIC:Integrator:cs_addr_1\ * \PDM_CIC:Integrator:cs_addr_0\ * 
              \PDM_CIC:Integrator:pdm_data_reg_r\ * !Net_3512_SYNCOUT
        );
        Output = \PDM_CIC:Integrator:pdm_data_reg_r\ (fanout=5)

    MacroCell: Name=\PDM_CIC:Net_2548\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\ * 
              !\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\
            + \PDM_CIC:Net_2625\ * 
              !\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\
        );
        Output = \PDM_CIC:Net_2548\ (fanout=3)

    MacroCell: Name=\PDM_CIC:Net_2654\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PDM_CIC:Net_2651\ * 
              !\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\
            + \PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\ * 
              !\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\
        );
        Output = \PDM_CIC:Net_2654\ (fanout=2)

    MacroCell: Name=\PDM_CIC:Net_2664\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\ * 
              !\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\
            + \PDM_CIC:Net_2680\ * 
              !\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\
        );
        Output = \PDM_CIC:Net_2664\ (fanout=3)

    MacroCell: Name=\PDM_CIC:Net_2665\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PDM_CIC:Net_2669\ * 
              !\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\
            + \PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\ * 
              !\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\
        );
        Output = \PDM_CIC:Net_2665\ (fanout=2)

    MacroCell: Name=\PDM_CIC:Net_3007\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PDM_CIC:Integrator:f0_load\ * 
              \PDM_CIC:Integrator:out_fifo_full_l\
        );
        Output = \PDM_CIC:Net_3007\ (fanout=1)

    MacroCell: Name=\PDM_CIC:Net_3010\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PDM_CIC:Integrator:f0_load\ * 
              \PDM_CIC:Integrator:out_fifo_full_r\
        );
        Output = \PDM_CIC:Net_3010\ (fanout=1)

    MacroCell: Name=\PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PDM_CIC:Net_2651\
            + \PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\ * 
              !\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\
        );
        Output = \PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\ (fanout=3)

    MacroCell: Name=\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PDM_CIC:Net_2651\
            + !\PDM_CIC:Net_2654\ * 
              \PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\ * 
              !\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\
        );
        Output = \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\ (fanout=3)

    MacroCell: Name=\PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PDM_CIC:Net_2669\
            + \PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\ * 
              !\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\
        );
        Output = \PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\ (fanout=3)

    MacroCell: Name=\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PDM_CIC:Net_2665\ * 
              \PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\ * 
              !\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\
            + \PDM_CIC:Net_2669\
        );
        Output = \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\ (fanout=3)

    MacroCell: Name=\PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\ * 
              !\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\
            + \PDM_CIC:Net_2625\
        );
        Output = \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\ (fanout=3)

    MacroCell: Name=\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PDM_CIC:Net_2548\ * 
              \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\ * 
              !\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\
            + \PDM_CIC:Net_2625\
        );
        Output = \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\ (fanout=3)

    MacroCell: Name=\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\ * 
              !\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\
            + \PDM_CIC:Net_2680\
        );
        Output = \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\ (fanout=3)

    MacroCell: Name=\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PDM_CIC:Net_2664\ * 
              \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\ * 
              !\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\
            + \PDM_CIC:Net_2680\
        );
        Output = \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\ (fanout=3)

    MacroCell: Name=\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PDM_CIC:wire_int_ready_l\ * !\PDM_CIC:Comb_L:cs_addr_2\ * 
              !\PDM_CIC:Comb_L:cs_addr_1\ * \PDM_CIC:Comb_L:cs_addr_0\ * 
              !\PDM_CIC:Comb_L:f0_load\ * \PDM_CIC:Comb_L:d0_reg_updated\
            + \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\ * 
              !\PDM_CIC:Comb_L:cs_addr_2\ * !\PDM_CIC:Comb_L:cs_addr_1\ * 
              \PDM_CIC:Comb_L:cs_addr_0\ * !\PDM_CIC:Comb_L:f0_load\ * 
              \PDM_CIC:Comb_L:d0_reg_updated\
        );
        Output = \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\ (fanout=2)

    MacroCell: Name=\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\ * 
              !\PDM_CIC:Comb_R:cs_addr_2\ * !\PDM_CIC:Comb_R:cs_addr_1\ * 
              \PDM_CIC:Comb_R:cs_addr_0\ * !\PDM_CIC:Comb_R:f0_load\ * 
              \PDM_CIC:Comb_R:d0_reg_updated\
            + \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_0\ * 
              !\PDM_CIC:Comb_R:cs_addr_2\ * !\PDM_CIC:Comb_R:cs_addr_1\ * 
              \PDM_CIC:Comb_R:cs_addr_0\ * !\PDM_CIC:Comb_R:f0_load\ * 
              \PDM_CIC:Comb_R:d0_reg_updated\
        );
        Output = \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\ (fanout=2)

    MacroCell: Name=\PDM_CIC:wire_comb_ov_l\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PDM_CIC:Comb_L:f0_load\ * \PDM_CIC:Comb_L:out_fifo_full\
        );
        Output = \PDM_CIC:wire_comb_ov_l\ (fanout=1)

    MacroCell: Name=\PDM_CIC:wire_comb_ov_r\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PDM_CIC:Comb_R:f0_load\ * \PDM_CIC:Comb_R:out_fifo_full\
        );
        Output = \PDM_CIC:wire_comb_ov_r\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\AudioClkGen:UDB_ACG:div:Div:u0\
        PORT MAP (
            clock => Net_3093 ,
            cs_addr_1 => \AudioClkGen:UDB_ACG:div:state_1\ ,
            cs_addr_0 => \AudioClkGen:UDB_ACG:div:state_0\ ,
            ce0_comb => \AudioClkGen:UDB_ACG:div:ce0\ ,
            ce1_comb => \AudioClkGen:UDB_ACG:trigger_shaper\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000000000000000000000100000010000000010000001000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000000000000000001000000000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\AudioClkGen:UDB_ACG:shaper:Div:u0\
        PORT MAP (
            clock => Net_3093 ,
            cs_addr_2 => \AudioClkGen:UDB_ACG:shaper:state_2\ ,
            cs_addr_1 => \AudioClkGen:UDB_ACG:shaper:state_1\ ,
            cs_addr_0 => \AudioClkGen:UDB_ACG:shaper:state_0\ ,
            route_si => \AudioClkGen:UDB_ACG:value\ ,
            chain_out => \AudioClkGen:UDB_ACG:shaper:Div:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000011011000100000010000100010000000000000000000000000100010001000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000101000000001000000000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \AudioClkGen:UDB_ACG:shaper:Div:u1\

    datapathcell: Name =\AudioClkGen:UDB_ACG:shaper:Div:u1\
        PORT MAP (
            clock => Net_3093 ,
            cs_addr_2 => \AudioClkGen:UDB_ACG:shaper:state_2\ ,
            cs_addr_1 => \AudioClkGen:UDB_ACG:shaper:state_1\ ,
            cs_addr_0 => \AudioClkGen:UDB_ACG:shaper:state_0\ ,
            route_si => \AudioClkGen:UDB_ACG:value\ ,
            cl0_comb => \AudioClkGen:UDB_ACG:shaper:cl0_1\ ,
            chain_in => \AudioClkGen:UDB_ACG:shaper:Div:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000011011000100000010000100010000000000000000000000000100010001000000000000000000000000000000000000000000000000000011111111000000001111111111111111000011110000111100000001000010110000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \AudioClkGen:UDB_ACG:shaper:Div:u0\

    datapathcell: Name =\AudioClkGen:UDB_ACG:sync:Counter:u0\
        PORT MAP (
            clock => Net_3093 ,
            cs_addr_2 => \AudioClkGen:UDB_ACG:sync:counterAddr_2\ ,
            cs_addr_1 => \AudioClkGen:UDB_ACG:sync:counterAddr_1\ ,
            cs_addr_0 => \AudioClkGen:UDB_ACG:sync:counterAddr_0\ ,
            z0_comb => \AudioClkGen:UDB_ACG:sync:counterZ0\ ,
            z1_comb => \AudioClkGen:UDB_ACG:sync:counterZ1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001000000001000000010000000000000000100000010100000001000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000000000001000000000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\AudioClkGen:UDB_ACG:sync:SofCounter:u0\
        PORT MAP (
            clock => Net_3093 ,
            cs_addr_2 => \AudioClkGen:UDB_ACG:sync:addr_2\ ,
            cs_addr_1 => \AudioClkGen:UDB_ACG:sync:addr_1\ ,
            cs_addr_0 => \AudioClkGen:UDB_ACG:sync:addr_0\ ,
            chain_out => \AudioClkGen:UDB_ACG:sync:SofCounter:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0010000001000000100000000100000000000000000100000110110000010000011101000001000010101000010000000001000100010000101010000100000011111111000000001111111111111111000000000000000000000001000000000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \AudioClkGen:UDB_ACG:sync:SofCounter:u1\

    datapathcell: Name =\AudioClkGen:UDB_ACG:sync:SofCounter:u1\
        PORT MAP (
            clock => Net_3093 ,
            cs_addr_2 => \AudioClkGen:UDB_ACG:sync:addr_2\ ,
            cs_addr_1 => \AudioClkGen:UDB_ACG:sync:addr_1\ ,
            cs_addr_0 => \AudioClkGen:UDB_ACG:sync:addr_0\ ,
            so_comb => \AudioClkGen:UDB_ACG:value\ ,
            chain_in => \AudioClkGen:UDB_ACG:sync:SofCounter:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0010000001000000100000000100000000000000000100000110110000010000011101000001000010101000010000000001000100010000101010000100000011111111000000001111111111111111000011110000111100000001000000110000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \AudioClkGen:UDB_ACG:sync:SofCounter:u0\

    datapathcell: Name =\ByteSwap_Tx:dp_ByteSwap:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ByteSwap_Tx:State_2\ ,
            cs_addr_1 => \ByteSwap_Tx:State_1\ ,
            cs_addr_0 => \ByteSwap_Tx:State_0\ ,
            f1_load => \ByteSwap_Tx:f1_load\ ,
            d0_load => \ByteSwap_Tx:d0_load\ ,
            f0_bus_stat_comb => \ByteSwap_Tx:f0_not_full_stat\ ,
            f0_blk_stat_comb => \ByteSwap_Tx:f0_blk_stat\ ,
            f1_blk_stat_comb => \ByteSwap_Tx:f1_blk_stat\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000010101000010000000000000000010000000000001100000000000000100000000000000000000000000100000000000011111111000000001111111111111111000000000000000000001100000000000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\I2S:Tx:dpTx:u0\
        PORT MAP (
            clock => I2Sclk ,
            cs_addr_1 => \I2S:tx_state_1\ ,
            cs_addr_0 => \I2S:tx_state_0\ ,
            so_comb => \I2S:tx_data_out\ ,
            f0_bus_stat_comb => Net_3491 ,
            f0_blk_stat_comb => \I2S:tx_f0_empty_stat\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000010101000000000000110000001010100001010000000100000000000000010001010100000001000000110000101010000101000011111111000000001111111111111111000000000000000000000000000000000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PDM_CIC:Comb_L:genblk2:dp32:u0\
        PORT MAP (
            clock => Net_3495 ,
            cs_addr_2 => \PDM_CIC:Comb_L:cs_addr_2\ ,
            cs_addr_1 => \PDM_CIC:Comb_L:cs_addr_1\ ,
            cs_addr_0 => \PDM_CIC:Comb_L:cs_addr_0\ ,
            route_si => \PDM_CIC:Comb_L:right_shift_msb\ ,
            f0_load => \PDM_CIC:Comb_L:f0_load\ ,
            f1_load => \PDM_CIC:Comb_L:f1_load\ ,
            chain_out => \PDM_CIC:Comb_L:genblk2:dp32:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001010000000010000000000000001000001100001000110001110000100011000101000010000000010000000000000000000000000000100100000011111111000000001111111111111111000000000000001101000101000000000000001000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PDM_CIC:Comb_L:genblk2:dp32:u1\

    datapathcell: Name =\PDM_CIC:Comb_L:genblk2:dp32:u1\
        PORT MAP (
            clock => Net_3495 ,
            cs_addr_2 => \PDM_CIC:Comb_L:cs_addr_2\ ,
            cs_addr_1 => \PDM_CIC:Comb_L:cs_addr_1\ ,
            cs_addr_0 => \PDM_CIC:Comb_L:cs_addr_0\ ,
            route_si => \PDM_CIC:Comb_L:right_shift_msb\ ,
            f0_load => \PDM_CIC:Comb_L:f0_load\ ,
            f1_load => \PDM_CIC:Comb_L:f1_load\ ,
            chain_in => \PDM_CIC:Comb_L:genblk2:dp32:carry0\ ,
            chain_out => \PDM_CIC:Comb_L:genblk2:dp32:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001010000000010000000000000001000001100001000110001110000100011000101000010000000010000000000000000000000000000100100000011111111000000001111111111111111000011110000001101000101000000000000001000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PDM_CIC:Comb_L:genblk2:dp32:u0\
        Next in chain : \PDM_CIC:Comb_L:genblk2:dp32:u2\

    datapathcell: Name =\PDM_CIC:Comb_L:genblk2:dp32:u2\
        PORT MAP (
            clock => Net_3495 ,
            cs_addr_2 => \PDM_CIC:Comb_L:cs_addr_2\ ,
            cs_addr_1 => \PDM_CIC:Comb_L:cs_addr_1\ ,
            cs_addr_0 => \PDM_CIC:Comb_L:cs_addr_0\ ,
            route_si => \PDM_CIC:Comb_L:right_shift_msb\ ,
            f0_load => \PDM_CIC:Comb_L:f0_load\ ,
            f1_load => \PDM_CIC:Comb_L:f1_load\ ,
            chain_in => \PDM_CIC:Comb_L:genblk2:dp32:carry1\ ,
            chain_out => \PDM_CIC:Comb_L:genblk2:dp32:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001010000000010000000000000001000001100001000110001110000100011000101000010000000010000000000000000000000000000100100000011111111000000001111111111111111000011110000001101000101000000000000001000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PDM_CIC:Comb_L:genblk2:dp32:u1\
        Next in chain : \PDM_CIC:Comb_L:genblk2:dp32:u3\

    datapathcell: Name =\PDM_CIC:Comb_L:genblk2:dp32:u3\
        PORT MAP (
            clock => Net_3495 ,
            cs_addr_2 => \PDM_CIC:Comb_L:cs_addr_2\ ,
            cs_addr_1 => \PDM_CIC:Comb_L:cs_addr_1\ ,
            cs_addr_0 => \PDM_CIC:Comb_L:cs_addr_0\ ,
            route_si => \PDM_CIC:Comb_L:right_shift_msb\ ,
            f0_load => \PDM_CIC:Comb_L:f0_load\ ,
            f1_load => \PDM_CIC:Comb_L:f1_load\ ,
            ce1_comb => \PDM_CIC:Comb_L:ce1_3\ ,
            f0_bus_stat_comb => Net_85 ,
            f0_blk_stat_comb => \PDM_CIC:Comb_L:f0_blk_stat_3\ ,
            chain_in => \PDM_CIC:Comb_L:genblk2:dp32:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001010000000010000000000000001000001100001000110001110000100011000101000010000000010000000000000000000000000000100100000011111111000000001000000011111111101011111001001001000101000000000000001000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PDM_CIC:Comb_L:genblk2:dp32:u2\

    datapathcell: Name =\PDM_CIC:Comb_R:genblk2:dp32:u0\
        PORT MAP (
            clock => Net_3495 ,
            cs_addr_2 => \PDM_CIC:Comb_R:cs_addr_2\ ,
            cs_addr_1 => \PDM_CIC:Comb_R:cs_addr_1\ ,
            cs_addr_0 => \PDM_CIC:Comb_R:cs_addr_0\ ,
            route_si => \PDM_CIC:Comb_R:right_shift_msb\ ,
            f0_load => \PDM_CIC:Comb_R:f0_load\ ,
            f1_load => \PDM_CIC:Comb_R:f1_load\ ,
            chain_out => \PDM_CIC:Comb_R:genblk2:dp32:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001010000000010000000000000001000001100001000110001110000100011000101000010000000010000000000000000000000000000100100000011111111000000001111111111111111000000000000001101000101000000000000001000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PDM_CIC:Comb_R:genblk2:dp32:u1\

    datapathcell: Name =\PDM_CIC:Comb_R:genblk2:dp32:u1\
        PORT MAP (
            clock => Net_3495 ,
            cs_addr_2 => \PDM_CIC:Comb_R:cs_addr_2\ ,
            cs_addr_1 => \PDM_CIC:Comb_R:cs_addr_1\ ,
            cs_addr_0 => \PDM_CIC:Comb_R:cs_addr_0\ ,
            route_si => \PDM_CIC:Comb_R:right_shift_msb\ ,
            f0_load => \PDM_CIC:Comb_R:f0_load\ ,
            f1_load => \PDM_CIC:Comb_R:f1_load\ ,
            chain_in => \PDM_CIC:Comb_R:genblk2:dp32:carry0\ ,
            chain_out => \PDM_CIC:Comb_R:genblk2:dp32:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001010000000010000000000000001000001100001000110001110000100011000101000010000000010000000000000000000000000000100100000011111111000000001111111111111111000011110000001101000101000000000000001000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PDM_CIC:Comb_R:genblk2:dp32:u0\
        Next in chain : \PDM_CIC:Comb_R:genblk2:dp32:u2\

    datapathcell: Name =\PDM_CIC:Comb_R:genblk2:dp32:u2\
        PORT MAP (
            clock => Net_3495 ,
            cs_addr_2 => \PDM_CIC:Comb_R:cs_addr_2\ ,
            cs_addr_1 => \PDM_CIC:Comb_R:cs_addr_1\ ,
            cs_addr_0 => \PDM_CIC:Comb_R:cs_addr_0\ ,
            route_si => \PDM_CIC:Comb_R:right_shift_msb\ ,
            f0_load => \PDM_CIC:Comb_R:f0_load\ ,
            f1_load => \PDM_CIC:Comb_R:f1_load\ ,
            chain_in => \PDM_CIC:Comb_R:genblk2:dp32:carry1\ ,
            chain_out => \PDM_CIC:Comb_R:genblk2:dp32:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001010000000010000000000000001000001100001000110001110000100011000101000010000000010000000000000000000000000000100100000011111111000000001111111111111111000011110000001101000101000000000000001000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PDM_CIC:Comb_R:genblk2:dp32:u1\
        Next in chain : \PDM_CIC:Comb_R:genblk2:dp32:u3\

    datapathcell: Name =\PDM_CIC:Comb_R:genblk2:dp32:u3\
        PORT MAP (
            clock => Net_3495 ,
            cs_addr_2 => \PDM_CIC:Comb_R:cs_addr_2\ ,
            cs_addr_1 => \PDM_CIC:Comb_R:cs_addr_1\ ,
            cs_addr_0 => \PDM_CIC:Comb_R:cs_addr_0\ ,
            route_si => \PDM_CIC:Comb_R:right_shift_msb\ ,
            f0_load => \PDM_CIC:Comb_R:f0_load\ ,
            f1_load => \PDM_CIC:Comb_R:f1_load\ ,
            ce1_comb => \PDM_CIC:Comb_R:ce1_3\ ,
            f0_bus_stat_comb => Net_3506 ,
            f0_blk_stat_comb => \PDM_CIC:Comb_R:f0_blk_stat_3\ ,
            chain_in => \PDM_CIC:Comb_R:genblk2:dp32:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001010000000010000000000000001000001100001000110001110000100011000101000010000000010000000000000000000000000000100100000011111111000000001000000011111111101011111001001001000101000000000000001000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PDM_CIC:Comb_R:genblk2:dp32:u2\

    datapathcell: Name =\PDM_CIC:Integrator:genblk2:dp32_l:u0\
        PORT MAP (
            clock => Net_3495 ,
            cs_addr_2 => \PDM_CIC:Integrator:cs_addr_2\ ,
            cs_addr_1 => \PDM_CIC:Integrator:cs_addr_1\ ,
            cs_addr_0 => \PDM_CIC:Integrator:cs_addr_0\ ,
            route_ci => \PDM_CIC:Integrator:pdm_data_reg_l\ ,
            f0_load => \PDM_CIC:Integrator:f0_load\ ,
            f1_load => \PDM_CIC:Integrator:f1_load\ ,
            chain_out => \PDM_CIC:Integrator:genblk2:dp32_l:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001010000000100000000000000110000011101000110110001110000011011000111000001101100011100000110110001110000000000000000000011111111000000001111111111111111000010000000000000000101000000000000001000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PDM_CIC:Integrator:genblk2:dp32_l:u1\

    datapathcell: Name =\PDM_CIC:Integrator:genblk2:dp32_l:u1\
        PORT MAP (
            clock => Net_3495 ,
            cs_addr_2 => \PDM_CIC:Integrator:cs_addr_2\ ,
            cs_addr_1 => \PDM_CIC:Integrator:cs_addr_1\ ,
            cs_addr_0 => \PDM_CIC:Integrator:cs_addr_0\ ,
            route_ci => \PDM_CIC:Integrator:pdm_data_reg_l\ ,
            f0_load => \PDM_CIC:Integrator:f0_load\ ,
            f1_load => \PDM_CIC:Integrator:f1_load\ ,
            chain_in => \PDM_CIC:Integrator:genblk2:dp32_l:carry0\ ,
            chain_out => \PDM_CIC:Integrator:genblk2:dp32_l:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001010000000100000000000000110000011100000110110001110000011011000111000001101100011100000110110001110000000000000000000011111111000000001111111111111111000000110000000000000101000000000000001000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PDM_CIC:Integrator:genblk2:dp32_l:u0\
        Next in chain : \PDM_CIC:Integrator:genblk2:dp32_l:u2\

    datapathcell: Name =\PDM_CIC:Integrator:genblk2:dp32_l:u2\
        PORT MAP (
            clock => Net_3495 ,
            cs_addr_2 => \PDM_CIC:Integrator:cs_addr_2\ ,
            cs_addr_1 => \PDM_CIC:Integrator:cs_addr_1\ ,
            cs_addr_0 => \PDM_CIC:Integrator:cs_addr_0\ ,
            route_ci => \PDM_CIC:Integrator:pdm_data_reg_l\ ,
            f0_load => \PDM_CIC:Integrator:f0_load\ ,
            f1_load => \PDM_CIC:Integrator:f1_load\ ,
            chain_in => \PDM_CIC:Integrator:genblk2:dp32_l:carry1\ ,
            chain_out => \PDM_CIC:Integrator:genblk2:dp32_l:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001010000000100000000000000110000011100000110110001110000011011000111000001101100011100000110110001110000000000000000000011111111000000001111111111111111000000110000000000000101000000000000001000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PDM_CIC:Integrator:genblk2:dp32_l:u1\
        Next in chain : \PDM_CIC:Integrator:genblk2:dp32_l:u3\

    datapathcell: Name =\PDM_CIC:Integrator:genblk2:dp32_l:u3\
        PORT MAP (
            clock => Net_3495 ,
            cs_addr_2 => \PDM_CIC:Integrator:cs_addr_2\ ,
            cs_addr_1 => \PDM_CIC:Integrator:cs_addr_1\ ,
            cs_addr_0 => \PDM_CIC:Integrator:cs_addr_0\ ,
            route_ci => \PDM_CIC:Integrator:pdm_data_reg_l\ ,
            f0_load => \PDM_CIC:Integrator:f0_load\ ,
            f1_load => \PDM_CIC:Integrator:f1_load\ ,
            f0_bus_stat_comb => \PDM_CIC:wire_int_ready_l\ ,
            f0_blk_stat_comb => \PDM_CIC:Integrator:f0_blk_stat_l_3\ ,
            chain_in => \PDM_CIC:Integrator:genblk2:dp32_l:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001010000000100000000000000110000011100000110110001110000011011000111000001101100011100000110110001110000000000000000000011111111000000001111111111111111000000110000000000000101000000000000001000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PDM_CIC:Integrator:genblk2:dp32_l:u2\

    datapathcell: Name =\PDM_CIC:Integrator:genblk3:dp32_r:u0\
        PORT MAP (
            clock => Net_3495 ,
            cs_addr_2 => \PDM_CIC:Integrator:cs_addr_2\ ,
            cs_addr_1 => \PDM_CIC:Integrator:cs_addr_1\ ,
            cs_addr_0 => \PDM_CIC:Integrator:cs_addr_0\ ,
            route_ci => \PDM_CIC:Integrator:pdm_data_reg_r\ ,
            f0_load => \PDM_CIC:Integrator:f0_load\ ,
            f1_load => \PDM_CIC:Integrator:f1_load\ ,
            chain_out => \PDM_CIC:Integrator:genblk3:dp32_r:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001010000000100000000000000110000011101000110110001110000011011000111000001101100011100000110110001110000000000000000000011111111000000001111111111111111000010000000000000000101000000000000001000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PDM_CIC:Integrator:genblk3:dp32_r:u1\

    datapathcell: Name =\PDM_CIC:Integrator:genblk3:dp32_r:u1\
        PORT MAP (
            clock => Net_3495 ,
            cs_addr_2 => \PDM_CIC:Integrator:cs_addr_2\ ,
            cs_addr_1 => \PDM_CIC:Integrator:cs_addr_1\ ,
            cs_addr_0 => \PDM_CIC:Integrator:cs_addr_0\ ,
            route_ci => \PDM_CIC:Integrator:pdm_data_reg_r\ ,
            f0_load => \PDM_CIC:Integrator:f0_load\ ,
            f1_load => \PDM_CIC:Integrator:f1_load\ ,
            chain_in => \PDM_CIC:Integrator:genblk3:dp32_r:carry0\ ,
            chain_out => \PDM_CIC:Integrator:genblk3:dp32_r:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001010000000100000000000000110000011100000110110001110000011011000111000001101100011100000110110001110000000000000000000011111111000000001111111111111111000000110000000000000101000000000000001000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PDM_CIC:Integrator:genblk3:dp32_r:u0\
        Next in chain : \PDM_CIC:Integrator:genblk3:dp32_r:u2\

    datapathcell: Name =\PDM_CIC:Integrator:genblk3:dp32_r:u2\
        PORT MAP (
            clock => Net_3495 ,
            cs_addr_2 => \PDM_CIC:Integrator:cs_addr_2\ ,
            cs_addr_1 => \PDM_CIC:Integrator:cs_addr_1\ ,
            cs_addr_0 => \PDM_CIC:Integrator:cs_addr_0\ ,
            route_ci => \PDM_CIC:Integrator:pdm_data_reg_r\ ,
            f0_load => \PDM_CIC:Integrator:f0_load\ ,
            f1_load => \PDM_CIC:Integrator:f1_load\ ,
            chain_in => \PDM_CIC:Integrator:genblk3:dp32_r:carry1\ ,
            chain_out => \PDM_CIC:Integrator:genblk3:dp32_r:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001010000000100000000000000110000011100000110110001110000011011000111000001101100011100000110110001110000000000000000000011111111000000001111111111111111000000110000000000000101000000000000001000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PDM_CIC:Integrator:genblk3:dp32_r:u1\
        Next in chain : \PDM_CIC:Integrator:genblk3:dp32_r:u3\

    datapathcell: Name =\PDM_CIC:Integrator:genblk3:dp32_r:u3\
        PORT MAP (
            clock => Net_3495 ,
            cs_addr_2 => \PDM_CIC:Integrator:cs_addr_2\ ,
            cs_addr_1 => \PDM_CIC:Integrator:cs_addr_1\ ,
            cs_addr_0 => \PDM_CIC:Integrator:cs_addr_0\ ,
            route_ci => \PDM_CIC:Integrator:pdm_data_reg_r\ ,
            f0_load => \PDM_CIC:Integrator:f0_load\ ,
            f1_load => \PDM_CIC:Integrator:f1_load\ ,
            f0_bus_stat_comb => \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_0\ ,
            f0_blk_stat_comb => \PDM_CIC:Integrator:f0_blk_stat_r_3\ ,
            chain_in => \PDM_CIC:Integrator:genblk3:dp32_r:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001010000000100000000000000110000011100000110110001110000011011000111000001101100011100000110110001110000000000000000000011111111000000001111111111111111000000110000000000000101000000000000001000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PDM_CIC:Integrator:genblk3:dp32_r:u2\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\I2S:Tx:TxStsReg\
        PORT MAP (
            clock => I2Sclk ,
            status_1 => Net_3491 ,
            status_0 => \I2S:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PDM_CIC:Status_Reg:sts_intr:sts_reg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \PDM_CIC:wire_comb_ov_r\ ,
            status_2 => \PDM_CIC:wire_comb_ov_l\ ,
            status_1 => \PDM_CIC:Net_3010\ ,
            status_0 => \PDM_CIC:Net_3007\ ,
            interrupt => Net_3513 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =PSOC_PDM_DataIn(0)_SYNC
        PORT MAP (
            in => Net_3512 ,
            out => Net_3512_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCL(0)_SYNC
        PORT MAP (
            in => \I2C_Master:Net_1109_0\ ,
            out => \I2C_Master:Net_1109_0_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SDA(0)_SYNC
        PORT MAP (
            in => \I2C_Master:Net_1109_1\ ,
            out => \I2C_Master:Net_1109_1_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\TX_Sync:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => Net_2731 ,
            out => Net_2986 );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\ByteSwap_Tx:ControlReg\
        PORT MAP (
            control_7 => \ByteSwap_Tx:ctrl_7\ ,
            control_6 => \ByteSwap_Tx:ctrl_6\ ,
            control_5 => \ByteSwap_Tx:ctrl_5\ ,
            control_4 => \ByteSwap_Tx:ctrl_4\ ,
            control_3 => \ByteSwap_Tx:ctrl_3\ ,
            control_2 => \ByteSwap_Tx:ctrl_2\ ,
            control_1 => \ByteSwap_Tx:ctrl_1\ ,
            control_0 => \ByteSwap_Tx:ctrl_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\I2S:Sync:CtlReg\
        PORT MAP (
            clock => I2Sclk ,
            control_7 => \I2S:ctrl_7\ ,
            control_6 => \I2S:ctrl_6\ ,
            control_5 => \I2S:ctrl_5\ ,
            control_4 => \I2S:ctrl_4\ ,
            control_3 => \I2S:ctrl_3\ ,
            control_2 => \I2S:ctrl_2\ ,
            control_1 => \I2S:ctrl_1\ ,
            control_0 => \I2S:ctrl_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\
        PORT MAP (
            clock => Net_3495 ,
            control_7 => \PDM_CIC:Int_Ctrl_Reg:control_7\ ,
            control_6 => \PDM_CIC:Int_Ctrl_Reg:control_6\ ,
            control_5 => \PDM_CIC:Int_Ctrl_Reg:control_5\ ,
            control_4 => \PDM_CIC:Int_Ctrl_Reg:control_4\ ,
            control_3 => \PDM_CIC:Int_Ctrl_Reg:control_3\ ,
            control_2 => \PDM_CIC:Int_Ctrl_Reg:control_2\ ,
            control_1 => \PDM_CIC:Int_Ctrl_Reg:control_1\ ,
            control_0 => \PDM_CIC:wire_int_en\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 1
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\I2S:BitCounter\
        PORT MAP (
            clock => I2Sclk ,
            enable => \I2S:ctrl_2\ ,
            count_6 => \I2S:count_6\ ,
            count_5 => \I2S:count_5\ ,
            count_4 => \I2S:count_4\ ,
            count_3 => \I2S:count_3\ ,
            count_2 => \I2S:count_2\ ,
            count_1 => \I2S:count_1\ ,
            count_0 => Net_2585 );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1111111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\PDM_CIC:Integrator:Counter7\
        PORT MAP (
            clock => Net_3495 ,
            reset => \PDM_CIC:wire_int_en\ ,
            enable => \PDM_CIC:Integrator:cnt_enable\ ,
            tc => \PDM_CIC:Integrator:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0111111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =CICOut_L
        PORT MAP (
            dmareq => Net_85 ,
            termin => zero ,
            termout => Net_3125 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }

    drqcell: Name =CICOut_R
        PORT MAP (
            dmareq => Net_3506 ,
            termin => zero ,
            termout => Net_3129 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }

    drqcell: Name =I2S_Tx_DMA
        PORT MAP (
            dmareq => Net_3491 ,
            termin => zero ,
            termout => Net_3103 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }

    drqcell: Name =RxDMA
        PORT MAP (
            dmareq => Net_3626 ,
            termin => zero ,
            termout => Net_3555 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =TxDMA
        PORT MAP (
            dmareq => Net_2986 ,
            termin => zero ,
            termout => Net_2611 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }

    drqcell: Name =USBInDMA
        PORT MAP (
            dmareq => zero ,
            termin => zero ,
            termout => Net_2599 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =USBOutDMA
        PORT MAP (
            dmareq => zero ,
            termin => zero ,
            termout => Net_3362 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\PDM_CIC:DMA_CombD0Update_L\
        PORT MAP (
            dmareq => \PDM_CIC:Comb_L:f0_load\ ,
            termin => zero ,
            termout => \PDM_CIC:Net_2651\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\PDM_CIC:DMA_CombD0Update_R\
        PORT MAP (
            dmareq => \PDM_CIC:Comb_R:f0_load\ ,
            termin => zero ,
            termout => \PDM_CIC:Net_2669\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\PDM_CIC:DMA_IntOut_L\
        PORT MAP (
            dmareq => \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\ ,
            termin => zero ,
            termout => \PDM_CIC:Net_2625\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\PDM_CIC:DMA_IntOut_R\
        PORT MAP (
            dmareq => \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\ ,
            termin => zero ,
            termout => \PDM_CIC:Net_2680\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\USBFS:ep1\
        PORT MAP (
            dmareq => \USBFS:dma_req_0\ ,
            termin => \USBFS:Net_824\ ,
            termout => \USBFS:Net_1020\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\USBFS:ep2\
        PORT MAP (
            dmareq => \USBFS:dma_req_1\ ,
            termin => \USBFS:Net_824\ ,
            termout => \USBFS:Net_1019\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\USBFS:ep4\
        PORT MAP (
            dmareq => \USBFS:dma_req_3\ ,
            termin => \USBFS:Net_824\ ,
            termout => \USBFS:Net_1017\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\USBFS:ep6\
        PORT MAP (
            dmareq => \USBFS:dma_req_5\ ,
            termin => \USBFS:Net_824\ ,
            termout => \USBFS:Net_1015\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\I2C_Master:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_Master:Net_697\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\USBFS:arb_int\
        PORT MAP (
            interrupt => \USBFS:Net_79\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:bus_reset\
        PORT MAP (
            interrupt => \USBFS:Net_81\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:dp_int\
        PORT MAP (
            interrupt => \USBFS:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:ep_0\
        PORT MAP (
            interrupt => \USBFS:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:ep_1\
        PORT MAP (
            interrupt => \USBFS:ept_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:ep_2\
        PORT MAP (
            interrupt => \USBFS:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:ep_4\
        PORT MAP (
            interrupt => \USBFS:ept_int_4\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:ep_6\
        PORT MAP (
            interrupt => \USBFS:ept_int_6\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:ord_int\
        PORT MAP (
            interrupt => \USBFS:Net_95\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:sof_int\
        PORT MAP (
            interrupt => Net_3097 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_CICOverflow
        PORT MAP (
            interrupt => Net_3513 );
        Properties:
        {
            int_type = "01"
        }

    interrupt: Name =isr_InDMADone
        PORT MAP (
            interrupt => Net_2599 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_RxDMADone
        PORT MAP (
            interrupt => Net_3555 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_Tick
        PORT MAP (
            interrupt => CTW_OUT );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_TxDMADone
        PORT MAP (
            interrupt => Net_2611 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital domain clock dividers :    4 :    4 :    8 :  50.00%
Analog domain clock dividers  :    1 :    3 :    4 :  25.00%
Pins                          :   14 :   34 :   48 :  29.17%
UDB Macrocells                :   91 :  101 :  192 :  47.40%
UDB Unique Pterms             :  189 :  195 :  384 :  49.22%
UDB Total Pterms              :  209 :      :      : 
UDB Datapath Cells            :   24 :    0 :   24 : 100.00%
UDB Status Cells              :    3 :   21 :   24 :  12.50%
            StatusI Registers :    2 
                   Sync Cells :    4 (in 1 status cell)
UDB Control Cells             :    5 :   19 :   24 :  20.83%
            Control Registers :    3 
                 Count7 Cells :    2 
DMA Channels                  :   15 :    9 :   24 :  62.50%
Interrupts                    :   16 :   16 :   32 :  50.00%
VIDAC Fixed Blocks            :    0 :    4 :    4 :   0.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    1 :    0 :    1 : 100.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
DFB Fixed Blocks              :    1 :    0 :    1 : 100.00%
USB Fixed Blocks              :    1 :    0 :    1 : 100.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.578ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.703ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(3)][IoId=(6)] : PSOC_CODEC_RST(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : PSOC_I2S_LRCLK(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : PSOC_I2S_MCLK(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : PSOC_I2S_SCLK(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : PSOC_I2S_SDTO(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : PSOC_PDM_ClkOut(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : PSOC_PDM_DataIn(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : PSOC_PDM_LR_SEL(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : PSOC_STATUS_LED(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : PSOC_SW(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : SCL(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : SDA(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBFS:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBFS:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBFS:USB\
Analog Placement phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.359ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 3.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   46 :    2 :   48 :  95.83%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.54
                   Pterms :            4.52
               Macrocells :            1.98
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.343ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 1474, final cost is 1474 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :       9.00 :       3.79
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\ByteSwap_Tx:d0_load\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ByteSwap_Tx:State_4\ * !\ByteSwap_Tx:State_3\ * 
              !\ByteSwap_Tx:State_2\ * \ByteSwap_Tx:State_1\ * 
              \ByteSwap_Tx:State_0\
        );
        Output = \ByteSwap_Tx:d0_load\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ByteSwap_Tx:State_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\ByteSwap_Tx:enable\ * \ByteSwap_Tx:State_2\
            + \ByteSwap_Tx:enable\ * !\ByteSwap_Tx:State_4\ * 
              !\ByteSwap_Tx:State_3\ * !\ByteSwap_Tx:State_2\ * 
              \ByteSwap_Tx:State_1\ * !\ByteSwap_Tx:State_0\
            + \ByteSwap_Tx:enable\ * !\ByteSwap_Tx:State_4\ * 
              !\ByteSwap_Tx:State_3\ * !\ByteSwap_Tx:State_1\ * 
              \ByteSwap_Tx:State_0\
            + \ByteSwap_Tx:enable\ * \ByteSwap_Tx:State_4\ * 
              !\ByteSwap_Tx:State_3\ * !\ByteSwap_Tx:State_2\ * 
              !\ByteSwap_Tx:State_1\ * !\ByteSwap_Tx:State_0\ * 
              !\ByteSwap_Tx:f0_blk_stat\
            + \ByteSwap_Tx:enable\ * \ByteSwap_Tx:State_4\ * 
              \ByteSwap_Tx:State_3\ * !\ByteSwap_Tx:State_2\ * 
              !\ByteSwap_Tx:State_1\ * !\ByteSwap_Tx:State_0\ * 
              !\ByteSwap_Tx:f1_blk_stat\
            + !\ByteSwap_Tx:State_4\ * !\ByteSwap_Tx:State_3\ * 
              \ByteSwap_Tx:State_2\ * \ByteSwap_Tx:State_0\
            + !\ByteSwap_Tx:State_4\ * \ByteSwap_Tx:State_3\ * 
              \ByteSwap_Tx:State_2\ * \ByteSwap_Tx:State_1\ * 
              !\ByteSwap_Tx:State_0\ * !\ByteSwap_Tx:f0_blk_stat\
        );
        Output = \ByteSwap_Tx:State_2\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\ByteSwap_Tx:State_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \ByteSwap_Tx:enable\ * !\ByteSwap_Tx:State_4\ * 
              !\ByteSwap_Tx:State_3\ * !\ByteSwap_Tx:State_2\ * 
              !\ByteSwap_Tx:State_1\ * !\ByteSwap_Tx:State_0\ * 
              !\ByteSwap_Tx:f0_blk_stat\
            + \ByteSwap_Tx:enable\ * !\ByteSwap_Tx:State_4\ * 
              \ByteSwap_Tx:State_3\ * \ByteSwap_Tx:State_2\ * 
              \ByteSwap_Tx:State_1\ * !\ByteSwap_Tx:f0_blk_stat\
            + \ByteSwap_Tx:enable\ * \ByteSwap_Tx:State_4\ * 
              \ByteSwap_Tx:State_2\ * \ByteSwap_Tx:State_1\ * 
              !\ByteSwap_Tx:f1_blk_stat\
            + \ByteSwap_Tx:enable\ * \ByteSwap_Tx:State_4\ * 
              \ByteSwap_Tx:State_0\
            + \ByteSwap_Tx:enable\ * \ByteSwap_Tx:State_3\ * 
              \ByteSwap_Tx:State_0\
        );
        Output = \ByteSwap_Tx:State_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ByteSwap_Tx:f1_load\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\ByteSwap_Tx:State_4\ * !\ByteSwap_Tx:State_3\ * 
              \ByteSwap_Tx:State_2\ * \ByteSwap_Tx:State_1\
            + !\ByteSwap_Tx:State_4\ * !\ByteSwap_Tx:State_3\ * 
              \ByteSwap_Tx:State_2\ * \ByteSwap_Tx:State_0\
        );
        Output = \ByteSwap_Tx:f1_load\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\ByteSwap_Tx:dp_ByteSwap:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ByteSwap_Tx:State_2\ ,
        cs_addr_1 => \ByteSwap_Tx:State_1\ ,
        cs_addr_0 => \ByteSwap_Tx:State_0\ ,
        f1_load => \ByteSwap_Tx:f1_load\ ,
        d0_load => \ByteSwap_Tx:d0_load\ ,
        f0_bus_stat_comb => \ByteSwap_Tx:f0_not_full_stat\ ,
        f0_blk_stat_comb => \ByteSwap_Tx:f0_blk_stat\ ,
        f1_blk_stat_comb => \ByteSwap_Tx:f1_blk_stat\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000010101000010000000000000000010000000000001100000000000000100000000000000000000000000100000000000011111111000000001111111111111111000000000000000000001100000000000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\ByteSwap_Tx:State_3\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              \ByteSwap_Tx:enable\ * !\ByteSwap_Tx:State_4\ * 
              \ByteSwap_Tx:State_3\ * \ByteSwap_Tx:State_2\ * 
              \ByteSwap_Tx:State_1\ * !\ByteSwap_Tx:State_0\ * 
              !\ByteSwap_Tx:f0_blk_stat\
            + \ByteSwap_Tx:enable\ * !\ByteSwap_Tx:State_4\ * 
              !\ByteSwap_Tx:State_2\ * !\ByteSwap_Tx:State_1\ * 
              !\ByteSwap_Tx:State_0\
            + \ByteSwap_Tx:enable\ * \ByteSwap_Tx:State_4\ * 
              !\ByteSwap_Tx:State_3\
            + \ByteSwap_Tx:enable\ * \ByteSwap_Tx:State_4\ * 
              \ByteSwap_Tx:State_2\ * \ByteSwap_Tx:State_1\ * 
              !\ByteSwap_Tx:State_0\ * !\ByteSwap_Tx:f1_blk_stat\
            + \ByteSwap_Tx:enable\ * !\ByteSwap_Tx:State_3\ * 
              !\ByteSwap_Tx:State_2\ * \ByteSwap_Tx:State_1\ * 
              \ByteSwap_Tx:State_0\
            + \ByteSwap_Tx:enable\ * !\ByteSwap_Tx:State_3\ * 
              !\ByteSwap_Tx:State_1\ * !\ByteSwap_Tx:State_0\
            + \ByteSwap_Tx:enable\ * !\ByteSwap_Tx:State_2\ * 
              !\ByteSwap_Tx:State_1\ * !\ByteSwap_Tx:State_0\ * 
              !\ByteSwap_Tx:f1_blk_stat\
        );
        Output = \ByteSwap_Tx:State_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_2731, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ByteSwap_Tx:enable\ * \ByteSwap_Tx:f0_not_full_stat\
        );
        Output = Net_2731 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=8, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ByteSwap_Tx:State_4\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\ByteSwap_Tx:enable\ * \ByteSwap_Tx:State_4\
            + \ByteSwap_Tx:enable\ * !\ByteSwap_Tx:State_4\ * 
              !\ByteSwap_Tx:State_3\ * !\ByteSwap_Tx:State_2\ * 
              \ByteSwap_Tx:State_1\ * \ByteSwap_Tx:State_0\
            + \ByteSwap_Tx:enable\ * !\ByteSwap_Tx:State_4\ * 
              !\ByteSwap_Tx:State_3\ * \ByteSwap_Tx:State_2\ * 
              !\ByteSwap_Tx:State_1\
            + \ByteSwap_Tx:enable\ * !\ByteSwap_Tx:State_4\ * 
              !\ByteSwap_Tx:State_3\ * \ByteSwap_Tx:State_2\ * 
              !\ByteSwap_Tx:State_0\
            + \ByteSwap_Tx:State_4\ * !\ByteSwap_Tx:State_3\ * 
              !\ByteSwap_Tx:State_2\ * !\ByteSwap_Tx:State_1\ * 
              !\ByteSwap_Tx:State_0\ * !\ByteSwap_Tx:f0_blk_stat\
            + \ByteSwap_Tx:State_4\ * \ByteSwap_Tx:State_3\ * 
              !\ByteSwap_Tx:State_2\ * !\ByteSwap_Tx:State_1\ * 
              !\ByteSwap_Tx:State_0\ * !\ByteSwap_Tx:f1_blk_stat\
            + \ByteSwap_Tx:State_4\ * \ByteSwap_Tx:State_2\ * 
              \ByteSwap_Tx:State_1\ * !\ByteSwap_Tx:State_0\ * 
              !\ByteSwap_Tx:f1_blk_stat\
        );
        Output = \ByteSwap_Tx:State_4\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\AudioClkGen:UDB_ACG:sync:Counter:u0\
    PORT MAP (
        clock => Net_3093 ,
        cs_addr_2 => \AudioClkGen:UDB_ACG:sync:counterAddr_2\ ,
        cs_addr_1 => \AudioClkGen:UDB_ACG:sync:counterAddr_1\ ,
        cs_addr_0 => \AudioClkGen:UDB_ACG:sync:counterAddr_0\ ,
        z0_comb => \AudioClkGen:UDB_ACG:sync:counterZ0\ ,
        z1_comb => \AudioClkGen:UDB_ACG:sync:counterZ1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001000000001000000010000000000000000100000010100000001000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000000000001000000000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\AudioClkGen:UDB_ACG:sync:addr_1\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              Net_3097 * \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              \AudioClkGen:UDB_ACG:sync:addr_1\ * 
              \AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:lastSof\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
            + !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:transfer\
            + !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              \AudioClkGen:UDB_ACG:sync:addr_1\ * 
              \AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\ * 
              \AudioClkGen:UDB_ACG:sync:counterZ0\
            + \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\ * 
              !\AudioClkGen:UDB_ACG:transfer\
            + \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\ * 
              \AudioClkGen:UDB_ACG:sync:counterZ1\
            + !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
        );
        Output = \AudioClkGen:UDB_ACG:sync:addr_1\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\AudioClkGen:UDB_ACG:sync:counterAddr_0\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              \AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
            + \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              \AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
        );
        Output = \AudioClkGen:UDB_ACG:sync:counterAddr_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=9, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\AudioClkGen:UDB_ACG:sync:addr_2\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              Net_3097 * \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              \AudioClkGen:UDB_ACG:sync:addr_1\ * 
              \AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:lastSof\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
            + !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:transfer\
            + !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
            + !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
            + !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\ * 
              !\AudioClkGen:UDB_ACG:sync:counterZ0\
            + !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              \AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\ * 
              !\AudioClkGen:UDB_ACG:transfer\
            + \AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\ * 
              \AudioClkGen:UDB_ACG:sync:counterZ1\
        );
        Output = \AudioClkGen:UDB_ACG:sync:addr_2\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\AudioClkGen:UDB_ACG:sync:SofCounter:u1\
    PORT MAP (
        clock => Net_3093 ,
        cs_addr_2 => \AudioClkGen:UDB_ACG:sync:addr_2\ ,
        cs_addr_1 => \AudioClkGen:UDB_ACG:sync:addr_1\ ,
        cs_addr_0 => \AudioClkGen:UDB_ACG:sync:addr_0\ ,
        so_comb => \AudioClkGen:UDB_ACG:value\ ,
        chain_in => \AudioClkGen:UDB_ACG:sync:SofCounter:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0010000001000000100000000100000000000000000100000110110000010000011101000001000010101000010000000001000100010000101010000100000011111111000000001111111111111111000011110000111100000001000000110000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \AudioClkGen:UDB_ACG:sync:SofCounter:u0\

synccell: Name =SCL(0)_SYNC
    PORT MAP (
        in => \I2C_Master:Net_1109_0\ ,
        out => \I2C_Master:Net_1109_0_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\AudioClkGen:UDB_ACG:sync:lastSof\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3097
        );
        Output = \AudioClkGen:UDB_ACG:sync:lastSof\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\AudioClkGen:UDB_ACG:sync:counterAddr_1\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              \AudioClkGen:UDB_ACG:sync:addr_1\ * 
              \AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
            + \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              \AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
        );
        Output = \AudioClkGen:UDB_ACG:sync:counterAddr_1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=7, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\AudioClkGen:UDB_ACG:sync:addr_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_3097 * !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\
            + Net_3097 * \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              \AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:lastSof\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
            + !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              \AudioClkGen:UDB_ACG:sync:lastSof\
            + !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              \AudioClkGen:UDB_ACG:sync:state_3\
            + !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              \AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\ * 
              \AudioClkGen:UDB_ACG:sync:counterZ0\
            + \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              \AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
            + !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              \AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
        );
        Output = \AudioClkGen:UDB_ACG:sync:addr_0\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\AudioClkGen:UDB_ACG:shaper:Div:u0\
    PORT MAP (
        clock => Net_3093 ,
        cs_addr_2 => \AudioClkGen:UDB_ACG:shaper:state_2\ ,
        cs_addr_1 => \AudioClkGen:UDB_ACG:shaper:state_1\ ,
        cs_addr_0 => \AudioClkGen:UDB_ACG:shaper:state_0\ ,
        route_si => \AudioClkGen:UDB_ACG:value\ ,
        chain_out => \AudioClkGen:UDB_ACG:shaper:Div:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000011011000100000010000100010000000000000000000000000100010001000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000101000000001000000000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \AudioClkGen:UDB_ACG:shaper:Div:u1\

synccell: Name =\TX_Sync:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => Net_2731 ,
        out => Net_2986 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=9, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\AudioClkGen:UDB_ACG:shaper:state_2\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              \AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\ * 
              \AudioClkGen:UDB_ACG:sync:counterZ1\ * 
              \AudioClkGen:UDB_ACG:shaper:state_2\
            + \AudioClkGen:UDB_ACG:sync_ready\ * 
              \AudioClkGen:UDB_ACG:shaper:state_1\ * 
              \AudioClkGen:UDB_ACG:shaper:state_0\
            + \AudioClkGen:UDB_ACG:shaper:state_2\ * 
              \AudioClkGen:UDB_ACG:shaper:state_1\
            + \AudioClkGen:UDB_ACG:shaper:state_2\ * 
              \AudioClkGen:UDB_ACG:shaper:state_0\
        );
        Output = \AudioClkGen:UDB_ACG:shaper:state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\AudioClkGen:UDB_ACG:transfer\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \AudioClkGen:UDB_ACG:sync_ready\ * 
              !\AudioClkGen:UDB_ACG:shaper:state_2\ * 
              \AudioClkGen:UDB_ACG:shaper:state_1\ * 
              \AudioClkGen:UDB_ACG:shaper:state_0\
        );
        Output = \AudioClkGen:UDB_ACG:transfer\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=8, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\AudioClkGen:UDB_ACG:shaper:state_1\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\AudioClkGen:UDB_ACG:shaper:state_2\ * 
              !\AudioClkGen:UDB_ACG:shaper:state_1\ * 
              \AudioClkGen:UDB_ACG:shaper:state_0\
            + !\AudioClkGen:UDB_ACG:shaper:state_2\ * 
              \AudioClkGen:UDB_ACG:shaper:state_1\ * 
              !\AudioClkGen:UDB_ACG:shaper:state_0\
        );
        Output = \AudioClkGen:UDB_ACG:shaper:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\AudioClkGen:UDB_ACG:sync:state_3\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              \AudioClkGen:UDB_ACG:sync:state_3\ * 
              !\AudioClkGen:UDB_ACG:transfer\
            + \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              \AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\ * 
              !\AudioClkGen:UDB_ACG:transfer\
        );
        Output = \AudioClkGen:UDB_ACG:sync:state_3\ (fanout=9)
        Properties               : 
        {
        }
}

datapathcell: Name =\PDM_CIC:Integrator:genblk2:dp32_l:u1\
    PORT MAP (
        clock => Net_3495 ,
        cs_addr_2 => \PDM_CIC:Integrator:cs_addr_2\ ,
        cs_addr_1 => \PDM_CIC:Integrator:cs_addr_1\ ,
        cs_addr_0 => \PDM_CIC:Integrator:cs_addr_0\ ,
        route_ci => \PDM_CIC:Integrator:pdm_data_reg_l\ ,
        f0_load => \PDM_CIC:Integrator:f0_load\ ,
        f1_load => \PDM_CIC:Integrator:f1_load\ ,
        chain_in => \PDM_CIC:Integrator:genblk2:dp32_l:carry0\ ,
        chain_out => \PDM_CIC:Integrator:genblk2:dp32_l:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001010000000100000000000000110000011100000110110001110000011011000111000001101100011100000110110001110000000000000000000011111111000000001111111111111111000000110000000000000101000000000000001000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PDM_CIC:Integrator:genblk2:dp32_l:u0\
    Next in chain : \PDM_CIC:Integrator:genblk2:dp32_l:u2\

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=1, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\AudioClkGen:UDB_ACG:sync_ready\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\ * 
              !\AudioClkGen:UDB_ACG:sync_ready\
            + \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              \AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\ * 
              \AudioClkGen:UDB_ACG:sync_ready\
        );
        Output = \AudioClkGen:UDB_ACG:sync_ready\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=2, #inputs=8, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\AudioClkGen:UDB_ACG:sync:counterAddr_2\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \AudioClkGen:UDB_ACG:sync:addr_2\ * 
              \AudioClkGen:UDB_ACG:sync:addr_1\ * 
              !\AudioClkGen:UDB_ACG:sync:addr_0\ * 
              !\AudioClkGen:UDB_ACG:sync:state_3\
        );
        Output = \AudioClkGen:UDB_ACG:sync:counterAddr_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_3458, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3458 * !\PDM_CIC:Integrator:cs_addr_2\ * 
              \PDM_CIC:Integrator:cs_addr_1\ * \PDM_CIC:Integrator:cs_addr_0\
            + Net_3458 * \PDM_CIC:Integrator:cs_addr_2\ * 
              \PDM_CIC:Integrator:cs_addr_1\ * 
              !\PDM_CIC:Integrator:cs_addr_0\
        );
        Output = Net_3458 (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\PDM_CIC:Integrator:genblk2:dp32_l:u2\
    PORT MAP (
        clock => Net_3495 ,
        cs_addr_2 => \PDM_CIC:Integrator:cs_addr_2\ ,
        cs_addr_1 => \PDM_CIC:Integrator:cs_addr_1\ ,
        cs_addr_0 => \PDM_CIC:Integrator:cs_addr_0\ ,
        route_ci => \PDM_CIC:Integrator:pdm_data_reg_l\ ,
        f0_load => \PDM_CIC:Integrator:f0_load\ ,
        f1_load => \PDM_CIC:Integrator:f1_load\ ,
        chain_in => \PDM_CIC:Integrator:genblk2:dp32_l:carry1\ ,
        chain_out => \PDM_CIC:Integrator:genblk2:dp32_l:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001010000000100000000000000110000011100000110110001110000011011000111000001101100011100000110110001110000000000000000000011111111000000001111111111111111000000110000000000000101000000000000001000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PDM_CIC:Integrator:genblk2:dp32_l:u1\
    Next in chain : \PDM_CIC:Integrator:genblk2:dp32_l:u3\

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\ByteSwap_Tx:State_1\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\ByteSwap_Tx:enable\ * \ByteSwap_Tx:State_1\
            + \ByteSwap_Tx:enable\ * \ByteSwap_Tx:resolution_ctrl\ * 
              !\ByteSwap_Tx:State_4\ * \ByteSwap_Tx:State_3\ * 
              !\ByteSwap_Tx:State_2\ * !\ByteSwap_Tx:State_1\ * 
              !\ByteSwap_Tx:State_0\
            + \ByteSwap_Tx:enable\ * !\ByteSwap_Tx:State_4\ * 
              !\ByteSwap_Tx:State_3\ * !\ByteSwap_Tx:State_2\ * 
              \ByteSwap_Tx:State_0\
            + \ByteSwap_Tx:enable\ * !\ByteSwap_Tx:State_4\ * 
              !\ByteSwap_Tx:State_3\ * \ByteSwap_Tx:State_2\ * 
              !\ByteSwap_Tx:State_1\ * !\ByteSwap_Tx:State_0\
            + \ByteSwap_Tx:enable\ * \ByteSwap_Tx:State_4\ * 
              \ByteSwap_Tx:State_3\ * !\ByteSwap_Tx:State_2\ * 
              !\ByteSwap_Tx:State_1\ * !\ByteSwap_Tx:State_0\ * 
              !\ByteSwap_Tx:f1_blk_stat\
            + !\ByteSwap_Tx:State_4\ * !\ByteSwap_Tx:State_3\ * 
              \ByteSwap_Tx:State_1\ * \ByteSwap_Tx:State_0\
            + \ByteSwap_Tx:State_4\ * !\ByteSwap_Tx:State_3\ * 
              \ByteSwap_Tx:State_2\ * \ByteSwap_Tx:State_1\ * 
              !\ByteSwap_Tx:State_0\ * !\ByteSwap_Tx:f1_blk_stat\
        );
        Output = \ByteSwap_Tx:State_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ByteSwap_Tx:enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ByteSwap_Tx:ctrl_0\
        );
        Output = \ByteSwap_Tx:enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ByteSwap_Tx:resolution_ctrl\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ByteSwap_Tx:ctrl_1\
        );
        Output = \ByteSwap_Tx:resolution_ctrl\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\I2S:Tx:dpTx:u0\
    PORT MAP (
        clock => I2Sclk ,
        cs_addr_1 => \I2S:tx_state_1\ ,
        cs_addr_0 => \I2S:tx_state_0\ ,
        so_comb => \I2S:tx_data_out\ ,
        f0_bus_stat_comb => Net_3491 ,
        f0_blk_stat_comb => \I2S:tx_f0_empty_stat\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000010101000000000000110000001010100001010000000100000000000000010001010100000001000000110000101010000101000011111111000000001111111111111111000000000000000000000000000000000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\I2S:Tx:TxStsReg\
    PORT MAP (
        clock => I2Sclk ,
        status_1 => Net_3491 ,
        status_0 => \I2S:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\ByteSwap_Tx:ControlReg\
    PORT MAP (
        control_7 => \ByteSwap_Tx:ctrl_7\ ,
        control_6 => \ByteSwap_Tx:ctrl_6\ ,
        control_5 => \ByteSwap_Tx:ctrl_5\ ,
        control_4 => \ByteSwap_Tx:ctrl_4\ ,
        control_3 => \ByteSwap_Tx:ctrl_3\ ,
        control_2 => \ByteSwap_Tx:ctrl_2\ ,
        control_1 => \ByteSwap_Tx:ctrl_1\ ,
        control_0 => \ByteSwap_Tx:ctrl_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\I2S:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2S:tx_state_1\ * !\I2S:tx_state_0\ * \I2S:tx_f0_empty_stat\
        );
        Output = \I2S:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2S:tx_state_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (I2Sclk) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_2585 * \I2S:count_5\ * \I2S:count_3\ * \I2S:count_2\ * 
              \I2S:count_1\
            + Net_2585 * \I2S:count_4\ * \I2S:count_3\ * \I2S:count_2\ * 
              \I2S:count_1\
            + !\I2S:txenable\
        );
        Output = \I2S:tx_state_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2S:tx_state_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (I2Sclk) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_2585 * \I2S:txenable\
            + \I2S:count_5\ * \I2S:count_3\ * \I2S:count_2\ * \I2S:count_1\ * 
              \I2S:txenable\
            + \I2S:count_4\ * \I2S:count_3\ * \I2S:count_2\ * \I2S:count_1\ * 
              \I2S:txenable\
        );
        Output = \I2S:tx_state_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2S:tx_underflow_sticky\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (I2Sclk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2S:ctrl_0\ * \I2S:tx_state_1\ * !\I2S:tx_state_0\ * 
              \I2S:tx_f0_empty_stat\
            + \I2S:ctrl_0\ * \I2S:tx_underflow_sticky\
        );
        Output = \I2S:tx_underflow_sticky\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\AudioClkGen:UDB_ACG:div:Div:u0\
    PORT MAP (
        clock => Net_3093 ,
        cs_addr_1 => \AudioClkGen:UDB_ACG:div:state_1\ ,
        cs_addr_0 => \AudioClkGen:UDB_ACG:div:state_0\ ,
        ce0_comb => \AudioClkGen:UDB_ACG:div:ce0\ ,
        ce1_comb => \AudioClkGen:UDB_ACG:trigger_shaper\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000000000000000000000100000010000000010000001000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000000000000000001000000000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\I2S:Sync:CtlReg\
    PORT MAP (
        clock => I2Sclk ,
        control_7 => \I2S:ctrl_7\ ,
        control_6 => \I2S:ctrl_6\ ,
        control_5 => \I2S:ctrl_5\ ,
        control_4 => \I2S:ctrl_4\ ,
        control_3 => \I2S:ctrl_3\ ,
        control_2 => \I2S:ctrl_2\ ,
        control_1 => \I2S:ctrl_1\ ,
        control_0 => \I2S:ctrl_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2S:txenable\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (I2Sclk) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_2585 * \I2S:ctrl_0\ * !\I2S:count_6\ * !\I2S:count_5\ * 
              !\I2S:count_4\ * !\I2S:count_3\ * !\I2S:count_2\ * 
              !\I2S:count_1\ * !\I2S:tx_underflow_sticky\
            + Net_2585 * \I2S:ctrl_2\ * !\I2S:tx_underflow_sticky\ * 
              \I2S:txenable\
            + \I2S:ctrl_2\ * \I2S:count_6\ * !\I2S:tx_underflow_sticky\ * 
              \I2S:txenable\
            + \I2S:ctrl_2\ * \I2S:count_5\ * !\I2S:tx_underflow_sticky\ * 
              \I2S:txenable\
            + \I2S:ctrl_2\ * \I2S:count_4\ * !\I2S:tx_underflow_sticky\ * 
              \I2S:txenable\
            + \I2S:ctrl_2\ * \I2S:count_3\ * !\I2S:tx_underflow_sticky\ * 
              \I2S:txenable\
            + \I2S:ctrl_2\ * \I2S:count_2\ * !\I2S:tx_underflow_sticky\ * 
              \I2S:txenable\
            + \I2S:ctrl_2\ * \I2S:count_1\ * !\I2S:tx_underflow_sticky\ * 
              \I2S:txenable\
        );
        Output = \I2S:txenable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\AudioClkGen:UDB_ACG:sync:SofCounter:u0\
    PORT MAP (
        clock => Net_3093 ,
        cs_addr_2 => \AudioClkGen:UDB_ACG:sync:addr_2\ ,
        cs_addr_1 => \AudioClkGen:UDB_ACG:sync:addr_1\ ,
        cs_addr_0 => \AudioClkGen:UDB_ACG:sync:addr_0\ ,
        chain_out => \AudioClkGen:UDB_ACG:sync:SofCounter:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0010000001000000100000000100000000000000000100000110110000010000011101000001000010101000010000000001000100010000101010000100000011111111000000001111111111111111000000000000000000000001000000000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \AudioClkGen:UDB_ACG:sync:SofCounter:u1\

count7cell: Name =\I2S:BitCounter\
    PORT MAP (
        clock => I2Sclk ,
        enable => \I2S:ctrl_2\ ,
        count_6 => \I2S:count_6\ ,
        count_5 => \I2S:count_5\ ,
        count_4 => \I2S:count_4\ ,
        count_3 => \I2S:count_3\ ,
        count_2 => \I2S:count_2\ ,
        count_1 => \I2S:count_1\ ,
        count_0 => Net_2585 );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1111111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\AudioClkGen:UDB_ACG:shaper:state_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\AudioClkGen:UDB_ACG:shaper:state_2\ * 
              !\AudioClkGen:UDB_ACG:shaper:state_1\ * 
              \AudioClkGen:UDB_ACG:shaper:state_0\ * 
              \AudioClkGen:UDB_ACG:shaper:cl0_1\
            + !\AudioClkGen:UDB_ACG:shaper:state_2\ * 
              \AudioClkGen:UDB_ACG:shaper:state_1\ * 
              !\AudioClkGen:UDB_ACG:shaper:state_0\
            + !\AudioClkGen:UDB_ACG:shaper:state_2\ * 
              !\AudioClkGen:UDB_ACG:shaper:state_0\ * 
              \AudioClkGen:UDB_ACG:trigger_shaper\
        );
        Output = \AudioClkGen:UDB_ACG:shaper:state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\AudioClkGen:UDB_ACG:div:state_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\AudioClkGen:UDB_ACG:trigger_shaper\ * 
              \AudioClkGen:UDB_ACG:div:state_1\ * 
              \AudioClkGen:UDB_ACG:div:state_0\
            + !\AudioClkGen:UDB_ACG:div:state_1\ * 
              !\AudioClkGen:UDB_ACG:div:state_0\ * 
              \AudioClkGen:UDB_ACG:div:deltaReg\
            + \AudioClkGen:UDB_ACG:div:state_1\ * 
              !\AudioClkGen:UDB_ACG:div:state_0\ * 
              \AudioClkGen:UDB_ACG:div:ce0\
        );
        Output = \AudioClkGen:UDB_ACG:div:state_0\ (fanout=5)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=9, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\AudioClkGen:UDB_ACG:delta\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\AudioClkGen:UDB_ACG:shaper:state_2\ * 
              !\AudioClkGen:UDB_ACG:shaper:state_1\ * 
              \AudioClkGen:UDB_ACG:shaper:state_0\ * 
              !\AudioClkGen:UDB_ACG:shaper:cl0_1\ * 
              !\AudioClkGen:UDB_ACG:delta\
            + !\AudioClkGen:UDB_ACG:shaper:state_2\ * 
              !\AudioClkGen:UDB_ACG:shaper:state_1\ * 
              \AudioClkGen:UDB_ACG:shaper:state_0\ * 
              \AudioClkGen:UDB_ACG:shaper:cl0_1\ * 
              \AudioClkGen:UDB_ACG:delta\
        );
        Output = \AudioClkGen:UDB_ACG:delta\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\AudioClkGen:UDB_ACG:div:state_1\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \AudioClkGen:UDB_ACG:trigger_shaper\ * 
              \AudioClkGen:UDB_ACG:div:state_1\ * 
              \AudioClkGen:UDB_ACG:div:state_0\
            + !\AudioClkGen:UDB_ACG:div:state_1\ * 
              !\AudioClkGen:UDB_ACG:div:state_0\ * 
              \AudioClkGen:UDB_ACG:div:deltaReg\
        );
        Output = \AudioClkGen:UDB_ACG:div:state_1\ (fanout=5)
        Properties               : 
        {
        }
}

datapathcell: Name =\AudioClkGen:UDB_ACG:shaper:Div:u1\
    PORT MAP (
        clock => Net_3093 ,
        cs_addr_2 => \AudioClkGen:UDB_ACG:shaper:state_2\ ,
        cs_addr_1 => \AudioClkGen:UDB_ACG:shaper:state_1\ ,
        cs_addr_0 => \AudioClkGen:UDB_ACG:shaper:state_0\ ,
        route_si => \AudioClkGen:UDB_ACG:value\ ,
        cl0_comb => \AudioClkGen:UDB_ACG:shaper:cl0_1\ ,
        chain_in => \AudioClkGen:UDB_ACG:shaper:Div:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000011011000100000010000100010000000000000000000000000100010001000000000000000000000000000000000000000000000000000011111111000000001111111111111111000011110000111100000001000010110000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \AudioClkGen:UDB_ACG:shaper:Div:u0\

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=3, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PDM_CIC:Integrator:cs_addr_2\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PDM_CIC:Integrator:cs_addr_2\ * 
              \PDM_CIC:Integrator:cs_addr_1\ * \PDM_CIC:Integrator:cs_addr_0\
            + \PDM_CIC:Integrator:cs_addr_2\ * 
              !\PDM_CIC:Integrator:cs_addr_1\
        );
        Output = \PDM_CIC:Integrator:cs_addr_2\ (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PDM_CIC:Integrator:cs_addr_1\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PDM_CIC:Integrator:cs_addr_2\ * 
              \PDM_CIC:Integrator:cs_addr_1\ * 
              !\PDM_CIC:Integrator:cs_addr_0\
            + !\PDM_CIC:Integrator:cs_addr_1\ * 
              \PDM_CIC:Integrator:cs_addr_0\
        );
        Output = \PDM_CIC:Integrator:cs_addr_1\ (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\AudioClkGen:UDB_ACG:div:deltaReg\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \AudioClkGen:UDB_ACG:trigger_shaper\ * 
              !\AudioClkGen:UDB_ACG:delta\ * 
              \AudioClkGen:UDB_ACG:div:state_1\ * 
              \AudioClkGen:UDB_ACG:div:state_0\ * 
              \AudioClkGen:UDB_ACG:div:deltaReg\
            + \AudioClkGen:UDB_ACG:trigger_shaper\ * 
              \AudioClkGen:UDB_ACG:delta\ * \AudioClkGen:UDB_ACG:div:state_1\ * 
              \AudioClkGen:UDB_ACG:div:state_0\ * 
              !\AudioClkGen:UDB_ACG:div:deltaReg\
        );
        Output = \AudioClkGen:UDB_ACG:div:deltaReg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=GenClock, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3093) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \AudioClkGen:UDB_ACG:div:state_1\ * 
              \AudioClkGen:UDB_ACG:div:state_0\
        );
        Output = GenClock (fanout=1)
        Properties               : 
        {
            clock_driver = "GenClock"
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PDM_CIC:Integrator:genblk2:dp32_l:u0\
    PORT MAP (
        clock => Net_3495 ,
        cs_addr_2 => \PDM_CIC:Integrator:cs_addr_2\ ,
        cs_addr_1 => \PDM_CIC:Integrator:cs_addr_1\ ,
        cs_addr_0 => \PDM_CIC:Integrator:cs_addr_0\ ,
        route_ci => \PDM_CIC:Integrator:pdm_data_reg_l\ ,
        f0_load => \PDM_CIC:Integrator:f0_load\ ,
        f1_load => \PDM_CIC:Integrator:f1_load\ ,
        chain_out => \PDM_CIC:Integrator:genblk2:dp32_l:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001010000000100000000000000110000011101000110110001110000011011000111000001101100011100000110110001110000000000000000000011111111000000001111111111111111000010000000000000000101000000000000001000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PDM_CIC:Integrator:genblk2:dp32_l:u1\

controlcell: Name =\PDM_CIC:Int_Ctrl_Reg:Sync:ctrl_reg\
    PORT MAP (
        clock => Net_3495 ,
        control_7 => \PDM_CIC:Int_Ctrl_Reg:control_7\ ,
        control_6 => \PDM_CIC:Int_Ctrl_Reg:control_6\ ,
        control_5 => \PDM_CIC:Int_Ctrl_Reg:control_5\ ,
        control_4 => \PDM_CIC:Int_Ctrl_Reg:control_4\ ,
        control_3 => \PDM_CIC:Int_Ctrl_Reg:control_3\ ,
        control_2 => \PDM_CIC:Int_Ctrl_Reg:control_2\ ,
        control_1 => \PDM_CIC:Int_Ctrl_Reg:control_1\ ,
        control_0 => \PDM_CIC:wire_int_en\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 1
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PDM_CIC:Integrator:f1_load\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PDM_CIC:Integrator:cs_addr_2\ * 
              !\PDM_CIC:Integrator:cs_addr_1\ * 
              \PDM_CIC:Integrator:cs_addr_0\
        );
        Output = \PDM_CIC:Integrator:f1_load\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PDM_CIC:Integrator:f0_load\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PDM_CIC:Integrator:cnt_tc\ * \PDM_CIC:Integrator:cs_addr_2\ * 
              \PDM_CIC:Integrator:cs_addr_1\ * 
              !\PDM_CIC:Integrator:cs_addr_0\
        );
        Output = \PDM_CIC:Integrator:f0_load\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PDM_CIC:Integrator:out_fifo_full_l\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PDM_CIC:Integrator:f0_blk_stat_l_3\
        );
        Output = \PDM_CIC:Integrator:out_fifo_full_l\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PDM_CIC:Integrator:genblk2:dp32_l:u3\
    PORT MAP (
        clock => Net_3495 ,
        cs_addr_2 => \PDM_CIC:Integrator:cs_addr_2\ ,
        cs_addr_1 => \PDM_CIC:Integrator:cs_addr_1\ ,
        cs_addr_0 => \PDM_CIC:Integrator:cs_addr_0\ ,
        route_ci => \PDM_CIC:Integrator:pdm_data_reg_l\ ,
        f0_load => \PDM_CIC:Integrator:f0_load\ ,
        f1_load => \PDM_CIC:Integrator:f1_load\ ,
        f0_bus_stat_comb => \PDM_CIC:wire_int_ready_l\ ,
        f0_blk_stat_comb => \PDM_CIC:Integrator:f0_blk_stat_l_3\ ,
        chain_in => \PDM_CIC:Integrator:genblk2:dp32_l:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001010000000100000000000000110000011100000110110001110000011011000111000001101100011100000110110001110000000000000000000011111111000000001111111111111111000000110000000000000101000000000000001000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PDM_CIC:Integrator:genblk2:dp32_l:u2\

count7cell: Name =\PDM_CIC:Integrator:Counter7\
    PORT MAP (
        clock => Net_3495 ,
        reset => \PDM_CIC:wire_int_en\ ,
        enable => \PDM_CIC:Integrator:cnt_enable\ ,
        tc => \PDM_CIC:Integrator:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0111111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PDM_CIC:Comb_R:f1_load\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PDM_CIC:Comb_R:cs_addr_2\ * \PDM_CIC:Comb_R:cs_addr_1\
            + !\PDM_CIC:Comb_R:cs_addr_2\ * !\PDM_CIC:Comb_R:cs_addr_0\
        );
        Output = \PDM_CIC:Comb_R:f1_load\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PDM_CIC:Comb_R:comb_loop_count_0\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PDM_CIC:Comb_R:cs_addr_2\ * \PDM_CIC:Comb_R:cs_addr_1\ * 
              \PDM_CIC:Comb_R:cs_addr_0\ * 
              !\PDM_CIC:Comb_R:comb_loop_count_0\
        );
        Output = \PDM_CIC:Comb_R:comb_loop_count_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_2586, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (I2Sclk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2S:reset\ * !\I2S:count_6\
        );
        Output = Net_2586 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2S:reset\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (I2Sclk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2S:ctrl_2\
        );
        Output = \I2S:reset\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2161, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (I2Sclk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2S:tx_data_out\
        );
        Output = Net_2161 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PDM_CIC:Comb_R:genblk2:dp32:u0\
    PORT MAP (
        clock => Net_3495 ,
        cs_addr_2 => \PDM_CIC:Comb_R:cs_addr_2\ ,
        cs_addr_1 => \PDM_CIC:Comb_R:cs_addr_1\ ,
        cs_addr_0 => \PDM_CIC:Comb_R:cs_addr_0\ ,
        route_si => \PDM_CIC:Comb_R:right_shift_msb\ ,
        f0_load => \PDM_CIC:Comb_R:f0_load\ ,
        f1_load => \PDM_CIC:Comb_R:f1_load\ ,
        chain_out => \PDM_CIC:Comb_R:genblk2:dp32:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001010000000010000000000000001000001100001000110001110000100011000101000010000000010000000000000000000000000000100100000011111111000000001111111111111111000000000000001101000101000000000000001000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PDM_CIC:Comb_R:genblk2:dp32:u1\

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\PDM_CIC:Net_2665\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PDM_CIC:Net_2669\ * 
              !\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\
            + \PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\ * 
              !\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\
        );
        Output = \PDM_CIC:Net_2665\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PDM_CIC:Comb_R:out_fifo_full\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PDM_CIC:Comb_R:f0_blk_stat_3\
        );
        Output = \PDM_CIC:Comb_R:out_fifo_full\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PDM_CIC:Comb_R:right_shift_msb\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PDM_CIC:Comb_R:cs_addr_2\ * \PDM_CIC:Comb_R:cs_addr_1\ * 
              !\PDM_CIC:Comb_R:cs_addr_0\ * !\PDM_CIC:Comb_R:right_shift_msb\ * 
              !\PDM_CIC:Comb_R:ce1_3\
            + \PDM_CIC:Comb_R:cs_addr_2\ * \PDM_CIC:Comb_R:cs_addr_1\ * 
              !\PDM_CIC:Comb_R:cs_addr_0\ * \PDM_CIC:Comb_R:right_shift_msb\ * 
              \PDM_CIC:Comb_R:ce1_3\
        );
        Output = \PDM_CIC:Comb_R:right_shift_msb\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PDM_CIC:Net_2665\ * 
              \PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\ * 
              !\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\
            + \PDM_CIC:Net_2669\
        );
        Output = \PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PDM_CIC:Net_2669\
            + \PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\ * 
              !\PDM_CIC:PulseConvert_D0DmaNrq_R:out_sample\
        );
        Output = \PDM_CIC:PulseConvert_D0DmaNrq_R:in_sample\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PDM_CIC:Comb_R:genblk2:dp32:u3\
    PORT MAP (
        clock => Net_3495 ,
        cs_addr_2 => \PDM_CIC:Comb_R:cs_addr_2\ ,
        cs_addr_1 => \PDM_CIC:Comb_R:cs_addr_1\ ,
        cs_addr_0 => \PDM_CIC:Comb_R:cs_addr_0\ ,
        route_si => \PDM_CIC:Comb_R:right_shift_msb\ ,
        f0_load => \PDM_CIC:Comb_R:f0_load\ ,
        f1_load => \PDM_CIC:Comb_R:f1_load\ ,
        ce1_comb => \PDM_CIC:Comb_R:ce1_3\ ,
        f0_bus_stat_comb => Net_3506 ,
        f0_blk_stat_comb => \PDM_CIC:Comb_R:f0_blk_stat_3\ ,
        chain_in => \PDM_CIC:Comb_R:genblk2:dp32:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001010000000010000000000000001000001100001000110001110000100011000101000010000000010000000000000000000000000000100100000011111111000000001000000011111111101011111001001001000101000000000000001000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PDM_CIC:Comb_R:genblk2:dp32:u2\

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=7, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\ * 
              !\PDM_CIC:Comb_R:cs_addr_2\ * !\PDM_CIC:Comb_R:cs_addr_1\ * 
              \PDM_CIC:Comb_R:cs_addr_0\ * !\PDM_CIC:Comb_R:f0_load\ * 
              \PDM_CIC:Comb_R:d0_reg_updated\
            + \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_0\ * 
              !\PDM_CIC:Comb_R:cs_addr_2\ * !\PDM_CIC:Comb_R:cs_addr_1\ * 
              \PDM_CIC:Comb_R:cs_addr_0\ * !\PDM_CIC:Comb_R:f0_load\ * 
              \PDM_CIC:Comb_R:d0_reg_updated\
        );
        Output = \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PDM_CIC:Comb_R:f0_load\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PDM_CIC:Comb_R:cs_addr_2\ * \PDM_CIC:Comb_R:cs_addr_1\ * 
              !\PDM_CIC:Comb_R:cs_addr_0\
        );
        Output = \PDM_CIC:Comb_R:f0_load\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PDM_CIC:Comb_R:d0_reg_updated\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Preset = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \PDM_CIC:Comb_R:cs_addr_2\ * !\PDM_CIC:Comb_R:cs_addr_1\ * 
              !\PDM_CIC:Comb_R:cs_addr_0\ * \PDM_CIC:Comb_R:d0_reg_updated\
            + !\PDM_CIC:Comb_R:d0_reg_updated\ * !\PDM_CIC:Net_2665\
        );
        Output = \PDM_CIC:Comb_R:d0_reg_updated\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PDM_CIC:Comb_R:cs_addr_1\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\PDM_CIC:Comb_R:cs_addr_2\ * !\PDM_CIC:Comb_R:cs_addr_1\ * 
              !\PDM_CIC:Net_2664\
            + \PDM_CIC:Comb_R:cs_addr_2\ * \PDM_CIC:Comb_R:cs_addr_1\
            + !\PDM_CIC:Comb_R:cs_addr_1\ * !\PDM_CIC:Comb_R:cs_addr_0\
            + \PDM_CIC:Comb_R:cs_addr_1\ * \PDM_CIC:Comb_R:cs_addr_0\ * 
              \PDM_CIC:Comb_R:comb_loop_count_1\ * 
              !\PDM_CIC:Comb_R:comb_loop_count_0\
        );
        Output = \PDM_CIC:Comb_R:cs_addr_1\ (fanout=14)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PDM_CIC:Comb_L:out_fifo_full\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PDM_CIC:Comb_L:f0_blk_stat_3\
        );
        Output = \PDM_CIC:Comb_L:out_fifo_full\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PDM_CIC:Comb_L:genblk2:dp32:u3\
    PORT MAP (
        clock => Net_3495 ,
        cs_addr_2 => \PDM_CIC:Comb_L:cs_addr_2\ ,
        cs_addr_1 => \PDM_CIC:Comb_L:cs_addr_1\ ,
        cs_addr_0 => \PDM_CIC:Comb_L:cs_addr_0\ ,
        route_si => \PDM_CIC:Comb_L:right_shift_msb\ ,
        f0_load => \PDM_CIC:Comb_L:f0_load\ ,
        f1_load => \PDM_CIC:Comb_L:f1_load\ ,
        ce1_comb => \PDM_CIC:Comb_L:ce1_3\ ,
        f0_bus_stat_comb => Net_85 ,
        f0_blk_stat_comb => \PDM_CIC:Comb_L:f0_blk_stat_3\ ,
        chain_in => \PDM_CIC:Comb_L:genblk2:dp32:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001010000000010000000000000001000001100001000110001110000100011000101000010000000010000000000000000000000000000100100000011111111000000001000000011111111101011111001001001000101000000000000001000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PDM_CIC:Comb_L:genblk2:dp32:u2\

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PDM_CIC:Comb_L:right_shift_msb\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PDM_CIC:Comb_L:cs_addr_2\ * \PDM_CIC:Comb_L:cs_addr_1\ * 
              !\PDM_CIC:Comb_L:cs_addr_0\ * !\PDM_CIC:Comb_L:right_shift_msb\ * 
              !\PDM_CIC:Comb_L:ce1_3\
            + \PDM_CIC:Comb_L:cs_addr_2\ * \PDM_CIC:Comb_L:cs_addr_1\ * 
              !\PDM_CIC:Comb_L:cs_addr_0\ * \PDM_CIC:Comb_L:right_shift_msb\ * 
              \PDM_CIC:Comb_L:ce1_3\
        );
        Output = \PDM_CIC:Comb_L:right_shift_msb\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PDM_CIC:Comb_L:comb_loop_count_0\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PDM_CIC:Comb_L:cs_addr_2\ * \PDM_CIC:Comb_L:cs_addr_1\ * 
              \PDM_CIC:Comb_L:cs_addr_0\ * 
              !\PDM_CIC:Comb_L:comb_loop_count_0\
        );
        Output = \PDM_CIC:Comb_L:comb_loop_count_0\ (fanout=5)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PDM_CIC:Comb_L:first_count_0\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PDM_CIC:Comb_L:first_count_1\ * 
              \PDM_CIC:Comb_L:first_count_0\
        );
        Output = \PDM_CIC:Comb_L:first_count_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PDM_CIC:Comb_L:first_count_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PDM_CIC:Comb_L:first_count_1\ * 
              !\PDM_CIC:Comb_L:first_count_0\
        );
        Output = \PDM_CIC:Comb_L:first_count_1\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\PDM_CIC:Comb_L:genblk2:dp32:u0\
    PORT MAP (
        clock => Net_3495 ,
        cs_addr_2 => \PDM_CIC:Comb_L:cs_addr_2\ ,
        cs_addr_1 => \PDM_CIC:Comb_L:cs_addr_1\ ,
        cs_addr_0 => \PDM_CIC:Comb_L:cs_addr_0\ ,
        route_si => \PDM_CIC:Comb_L:right_shift_msb\ ,
        f0_load => \PDM_CIC:Comb_L:f0_load\ ,
        f1_load => \PDM_CIC:Comb_L:f1_load\ ,
        chain_out => \PDM_CIC:Comb_L:genblk2:dp32:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001010000000010000000000000001000001100001000110001110000100011000101000010000000010000000000000000000000000000100100000011111111000000001111111111111111000000000000001101000101000000000000001000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PDM_CIC:Comb_L:genblk2:dp32:u1\

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PDM_CIC:Integrator:out_fifo_full_r\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PDM_CIC:Integrator:f0_blk_stat_r_3\
        );
        Output = \PDM_CIC:Integrator:out_fifo_full_r\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PDM_CIC:Comb_L:cs_addr_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\PDM_CIC:Comb_L:cs_addr_2\ * !\PDM_CIC:Comb_L:cs_addr_1\ * 
              !\PDM_CIC:Comb_L:cs_addr_0\ * !\PDM_CIC:Comb_L:first_count_1\
            + !\PDM_CIC:Comb_L:cs_addr_2\ * !\PDM_CIC:Comb_L:cs_addr_1\ * 
              !\PDM_CIC:Comb_L:cs_addr_0\ * !\PDM_CIC:Comb_L:first_count_0\
            + \PDM_CIC:Comb_L:cs_addr_2\ * \PDM_CIC:Comb_L:cs_addr_0\
            + !\PDM_CIC:Comb_L:cs_addr_1\ * \PDM_CIC:Comb_L:cs_addr_0\ * 
              \PDM_CIC:Net_2548\
            + \PDM_CIC:Comb_L:cs_addr_1\ * \PDM_CIC:Comb_L:cs_addr_0\ * 
              \PDM_CIC:Comb_L:comb_loop_count_1\ * 
              !\PDM_CIC:Comb_L:comb_loop_count_0\
        );
        Output = \PDM_CIC:Comb_L:cs_addr_0\ (fanout=14)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PDM_CIC:Comb_L:cs_addr_1\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\PDM_CIC:Comb_L:cs_addr_2\ * !\PDM_CIC:Comb_L:cs_addr_1\ * 
              !\PDM_CIC:Net_2548\
            + \PDM_CIC:Comb_L:cs_addr_2\ * \PDM_CIC:Comb_L:cs_addr_1\
            + !\PDM_CIC:Comb_L:cs_addr_1\ * !\PDM_CIC:Comb_L:cs_addr_0\
            + \PDM_CIC:Comb_L:cs_addr_1\ * \PDM_CIC:Comb_L:cs_addr_0\ * 
              \PDM_CIC:Comb_L:comb_loop_count_1\ * 
              !\PDM_CIC:Comb_L:comb_loop_count_0\
        );
        Output = \PDM_CIC:Comb_L:cs_addr_1\ (fanout=14)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PDM_CIC:Integrator:genblk3:dp32_r:u3\
    PORT MAP (
        clock => Net_3495 ,
        cs_addr_2 => \PDM_CIC:Integrator:cs_addr_2\ ,
        cs_addr_1 => \PDM_CIC:Integrator:cs_addr_1\ ,
        cs_addr_0 => \PDM_CIC:Integrator:cs_addr_0\ ,
        route_ci => \PDM_CIC:Integrator:pdm_data_reg_r\ ,
        f0_load => \PDM_CIC:Integrator:f0_load\ ,
        f1_load => \PDM_CIC:Integrator:f1_load\ ,
        f0_bus_stat_comb => \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_0\ ,
        f0_blk_stat_comb => \PDM_CIC:Integrator:f0_blk_stat_r_3\ ,
        chain_in => \PDM_CIC:Integrator:genblk3:dp32_r:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001010000000100000000000000110000011100000110110001110000011011000111000001101100011100000110110001110000000000000000000011111111000000001111111111111111000000110000000000000101000000000000001000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PDM_CIC:Integrator:genblk3:dp32_r:u2\

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=4, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\PDM_CIC:wire_comb_ov_r\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PDM_CIC:Comb_R:f0_load\ * \PDM_CIC:Comb_R:out_fifo_full\
        );
        Output = \PDM_CIC:wire_comb_ov_r\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PDM_CIC:Comb_L:f1_load\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PDM_CIC:Comb_L:cs_addr_2\ * \PDM_CIC:Comb_L:cs_addr_1\
            + !\PDM_CIC:Comb_L:cs_addr_2\ * !\PDM_CIC:Comb_L:cs_addr_0\
        );
        Output = \PDM_CIC:Comb_L:f1_load\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PDM_CIC:wire_comb_ov_l\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PDM_CIC:Comb_L:f0_load\ * \PDM_CIC:Comb_L:out_fifo_full\
        );
        Output = \PDM_CIC:wire_comb_ov_l\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PDM_CIC:Net_3010\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PDM_CIC:Integrator:f0_load\ * 
              \PDM_CIC:Integrator:out_fifo_full_r\
        );
        Output = \PDM_CIC:Net_3010\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PDM_CIC:Net_3007\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PDM_CIC:Integrator:f0_load\ * 
              \PDM_CIC:Integrator:out_fifo_full_l\
        );
        Output = \PDM_CIC:Net_3007\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PDM_CIC:Integrator:genblk3:dp32_r:u0\
    PORT MAP (
        clock => Net_3495 ,
        cs_addr_2 => \PDM_CIC:Integrator:cs_addr_2\ ,
        cs_addr_1 => \PDM_CIC:Integrator:cs_addr_1\ ,
        cs_addr_0 => \PDM_CIC:Integrator:cs_addr_0\ ,
        route_ci => \PDM_CIC:Integrator:pdm_data_reg_r\ ,
        f0_load => \PDM_CIC:Integrator:f0_load\ ,
        f1_load => \PDM_CIC:Integrator:f1_load\ ,
        chain_out => \PDM_CIC:Integrator:genblk3:dp32_r:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001010000000100000000000000110000011101000110110001110000011011000111000001101100011100000110110001110000000000000000000011111111000000001111111111111111000010000000000000000101000000000000001000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PDM_CIC:Integrator:genblk3:dp32_r:u1\

statusicell: Name =\PDM_CIC:Status_Reg:sts_intr:sts_reg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \PDM_CIC:wire_comb_ov_r\ ,
        status_2 => \PDM_CIC:wire_comb_ov_l\ ,
        status_1 => \PDM_CIC:Net_3010\ ,
        status_0 => \PDM_CIC:Net_3007\ ,
        interrupt => Net_3513 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\ * 
              !\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\
            + \PDM_CIC:Net_2680\
        );
        Output = \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\ * 
              !\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\
            + \PDM_CIC:Net_2625\
        );
        Output = \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PDM_CIC:Net_2548\ * 
              \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\ * 
              !\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\
            + \PDM_CIC:Net_2625\
        );
        Output = \PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PDM_CIC:Net_2548\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PDM_CIC:PulseConvert_IntDmaNrq_L:in_sample\ * 
              !\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\
            + \PDM_CIC:Net_2625\ * 
              !\PDM_CIC:PulseConvert_IntDmaNrq_L:out_sample\
        );
        Output = \PDM_CIC:Net_2548\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PDM_CIC:Net_2664\ * 
              \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\ * 
              !\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\
            + \PDM_CIC:Net_2680\
        );
        Output = \PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PDM_CIC:Net_2664\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PDM_CIC:PulseConvert_IntDmaNrq_R:in_sample\ * 
              !\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\
            + \PDM_CIC:Net_2680\ * 
              !\PDM_CIC:PulseConvert_IntDmaNrq_R:out_sample\
        );
        Output = \PDM_CIC:Net_2664\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\PDM_CIC:Comb_R:genblk2:dp32:u1\
    PORT MAP (
        clock => Net_3495 ,
        cs_addr_2 => \PDM_CIC:Comb_R:cs_addr_2\ ,
        cs_addr_1 => \PDM_CIC:Comb_R:cs_addr_1\ ,
        cs_addr_0 => \PDM_CIC:Comb_R:cs_addr_0\ ,
        route_si => \PDM_CIC:Comb_R:right_shift_msb\ ,
        f0_load => \PDM_CIC:Comb_R:f0_load\ ,
        f1_load => \PDM_CIC:Comb_R:f1_load\ ,
        chain_in => \PDM_CIC:Comb_R:genblk2:dp32:carry0\ ,
        chain_out => \PDM_CIC:Comb_R:genblk2:dp32:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001010000000010000000000000001000001100001000110001110000100011000101000010000000010000000000000000000000000000100100000011111111000000001111111111111111000011110000001101000101000000000000001000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PDM_CIC:Comb_R:genblk2:dp32:u0\
    Next in chain : \PDM_CIC:Comb_R:genblk2:dp32:u2\

synccell: Name =SDA(0)_SYNC
    PORT MAP (
        in => \I2C_Master:Net_1109_1\ ,
        out => \I2C_Master:Net_1109_1_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PDM_CIC:Comb_R:first_count_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PDM_CIC:Comb_R:first_count_1\ * 
              \PDM_CIC:Comb_R:first_count_0\
        );
        Output = \PDM_CIC:Comb_R:first_count_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=7, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PDM_CIC:Comb_R:first_count_1\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PDM_CIC:Comb_R:first_count_1\ * 
              !\PDM_CIC:Comb_R:first_count_0\
        );
        Output = \PDM_CIC:Comb_R:first_count_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PDM_CIC:Comb_R:comb_loop_count_1\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PDM_CIC:Comb_R:cs_addr_2\ * \PDM_CIC:Comb_R:cs_addr_1\ * 
              \PDM_CIC:Comb_R:cs_addr_0\ * 
              !\PDM_CIC:Comb_R:comb_loop_count_1\ * 
              \PDM_CIC:Comb_R:comb_loop_count_0\
            + !\PDM_CIC:Comb_R:cs_addr_2\ * \PDM_CIC:Comb_R:cs_addr_1\ * 
              \PDM_CIC:Comb_R:cs_addr_0\ * \PDM_CIC:Comb_R:comb_loop_count_1\ * 
              !\PDM_CIC:Comb_R:comb_loop_count_0\
        );
        Output = \PDM_CIC:Comb_R:comb_loop_count_1\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\PDM_CIC:Comb_R:genblk2:dp32:u2\
    PORT MAP (
        clock => Net_3495 ,
        cs_addr_2 => \PDM_CIC:Comb_R:cs_addr_2\ ,
        cs_addr_1 => \PDM_CIC:Comb_R:cs_addr_1\ ,
        cs_addr_0 => \PDM_CIC:Comb_R:cs_addr_0\ ,
        route_si => \PDM_CIC:Comb_R:right_shift_msb\ ,
        f0_load => \PDM_CIC:Comb_R:f0_load\ ,
        f1_load => \PDM_CIC:Comb_R:f1_load\ ,
        chain_in => \PDM_CIC:Comb_R:genblk2:dp32:carry1\ ,
        chain_out => \PDM_CIC:Comb_R:genblk2:dp32:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001010000000010000000000000001000001100001000110001110000100011000101000010000000010000000000000000000000000000100100000011111111000000001111111111111111000011110000001101000101000000000000001000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PDM_CIC:Comb_R:genblk2:dp32:u1\
    Next in chain : \PDM_CIC:Comb_R:genblk2:dp32:u3\

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=8, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PDM_CIC:Comb_R:cs_addr_0\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\PDM_CIC:Comb_R:cs_addr_2\ * !\PDM_CIC:Comb_R:cs_addr_1\ * 
              !\PDM_CIC:Comb_R:cs_addr_0\ * !\PDM_CIC:Comb_R:first_count_1\
            + !\PDM_CIC:Comb_R:cs_addr_2\ * !\PDM_CIC:Comb_R:cs_addr_1\ * 
              !\PDM_CIC:Comb_R:cs_addr_0\ * !\PDM_CIC:Comb_R:first_count_0\
            + \PDM_CIC:Comb_R:cs_addr_2\ * \PDM_CIC:Comb_R:cs_addr_0\
            + !\PDM_CIC:Comb_R:cs_addr_1\ * \PDM_CIC:Comb_R:cs_addr_0\ * 
              \PDM_CIC:Net_2664\
            + \PDM_CIC:Comb_R:cs_addr_1\ * \PDM_CIC:Comb_R:cs_addr_0\ * 
              \PDM_CIC:Comb_R:comb_loop_count_1\ * 
              !\PDM_CIC:Comb_R:comb_loop_count_0\
        );
        Output = \PDM_CIC:Comb_R:cs_addr_0\ (fanout=14)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PDM_CIC:Comb_R:cs_addr_2\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PDM_CIC:Comb_R:cs_addr_2\ * \PDM_CIC:Comb_R:cs_addr_1\ * 
              \PDM_CIC:Comb_R:cs_addr_0\ * \PDM_CIC:Comb_R:comb_loop_count_1\ * 
              !\PDM_CIC:Comb_R:comb_loop_count_0\
            + \PDM_CIC:Comb_R:cs_addr_2\ * !\PDM_CIC:Comb_R:cs_addr_1\
        );
        Output = \PDM_CIC:Comb_R:cs_addr_2\ (fanout=14)
        Properties               : 
        {
        }
}

datapathcell: Name =\PDM_CIC:Comb_L:genblk2:dp32:u2\
    PORT MAP (
        clock => Net_3495 ,
        cs_addr_2 => \PDM_CIC:Comb_L:cs_addr_2\ ,
        cs_addr_1 => \PDM_CIC:Comb_L:cs_addr_1\ ,
        cs_addr_0 => \PDM_CIC:Comb_L:cs_addr_0\ ,
        route_si => \PDM_CIC:Comb_L:right_shift_msb\ ,
        f0_load => \PDM_CIC:Comb_L:f0_load\ ,
        f1_load => \PDM_CIC:Comb_L:f1_load\ ,
        chain_in => \PDM_CIC:Comb_L:genblk2:dp32:carry1\ ,
        chain_out => \PDM_CIC:Comb_L:genblk2:dp32:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001010000000010000000000000001000001100001000110001110000100011000101000010000000010000000000000000000000000000100100000011111111000000001111111111111111000011110000001101000101000000000000001000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PDM_CIC:Comb_L:genblk2:dp32:u1\
    Next in chain : \PDM_CIC:Comb_L:genblk2:dp32:u3\

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PDM_CIC:Integrator:cs_addr_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\PDM_CIC:Integrator:cs_addr_2\ * 
              !\PDM_CIC:Integrator:cs_addr_1\ * 
              !\PDM_CIC:Integrator:cs_addr_0\ * 
              !\PDM_CIC:Integrator:first_count_1\
            + !\PDM_CIC:Integrator:cs_addr_2\ * 
              !\PDM_CIC:Integrator:cs_addr_1\ * 
              !\PDM_CIC:Integrator:cs_addr_0\ * 
              !\PDM_CIC:Integrator:first_count_0\
        );
        Output = \PDM_CIC:Integrator:cs_addr_0\ (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PDM_CIC:Integrator:first_count_1\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PDM_CIC:Integrator:first_count_1\ * 
              !\PDM_CIC:Integrator:first_count_0\
        );
        Output = \PDM_CIC:Integrator:first_count_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\PDM_CIC:Integrator:pdm_data_reg_r\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PDM_CIC:Integrator:cs_addr_2\ * 
              \PDM_CIC:Integrator:cs_addr_1\ * \PDM_CIC:Integrator:cs_addr_0\ * 
              !\PDM_CIC:Integrator:pdm_data_reg_r\ * Net_3512_SYNCOUT
            + !\PDM_CIC:Integrator:cs_addr_2\ * 
              \PDM_CIC:Integrator:cs_addr_1\ * \PDM_CIC:Integrator:cs_addr_0\ * 
              \PDM_CIC:Integrator:pdm_data_reg_r\ * !Net_3512_SYNCOUT
        );
        Output = \PDM_CIC:Integrator:pdm_data_reg_r\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PDM_CIC:Integrator:first_count_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PDM_CIC:Integrator:first_count_1\ * 
              \PDM_CIC:Integrator:first_count_0\
        );
        Output = \PDM_CIC:Integrator:first_count_0\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PDM_CIC:Integrator:cnt_enable\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PDM_CIC:Integrator:cs_addr_2\ * 
              !\PDM_CIC:Integrator:cs_addr_1\ * 
              \PDM_CIC:Integrator:cs_addr_0\
            + \PDM_CIC:Integrator:first_count_1\ * 
              !\PDM_CIC:Integrator:first_count_0\
        );
        Output = \PDM_CIC:Integrator:cnt_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PDM_CIC:Integrator:pdm_data_reg_l\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PDM_CIC:Integrator:cs_addr_2\ * \PDM_CIC:Integrator:cs_addr_1\ * 
              !\PDM_CIC:Integrator:cs_addr_0\ * 
              !\PDM_CIC:Integrator:pdm_data_reg_l\ * Net_3512_SYNCOUT
            + \PDM_CIC:Integrator:cs_addr_2\ * \PDM_CIC:Integrator:cs_addr_1\ * 
              !\PDM_CIC:Integrator:cs_addr_0\ * 
              \PDM_CIC:Integrator:pdm_data_reg_l\ * !Net_3512_SYNCOUT
        );
        Output = \PDM_CIC:Integrator:pdm_data_reg_l\ (fanout=5)
        Properties               : 
        {
        }
}

datapathcell: Name =\PDM_CIC:Comb_L:genblk2:dp32:u1\
    PORT MAP (
        clock => Net_3495 ,
        cs_addr_2 => \PDM_CIC:Comb_L:cs_addr_2\ ,
        cs_addr_1 => \PDM_CIC:Comb_L:cs_addr_1\ ,
        cs_addr_0 => \PDM_CIC:Comb_L:cs_addr_0\ ,
        route_si => \PDM_CIC:Comb_L:right_shift_msb\ ,
        f0_load => \PDM_CIC:Comb_L:f0_load\ ,
        f1_load => \PDM_CIC:Comb_L:f1_load\ ,
        chain_in => \PDM_CIC:Comb_L:genblk2:dp32:carry0\ ,
        chain_out => \PDM_CIC:Comb_L:genblk2:dp32:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001010000000010000000000000001000001100001000110001110000100011000101000010000000010000000000000000000000000000100100000011111111000000001111111111111111000011110000001101000101000000000000001000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PDM_CIC:Comb_L:genblk2:dp32:u0\
    Next in chain : \PDM_CIC:Comb_L:genblk2:dp32:u2\

synccell: Name =PSOC_PDM_DataIn(0)_SYNC
    PORT MAP (
        in => Net_3512 ,
        out => Net_3512_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\PDM_CIC:Comb_L:cs_addr_2\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PDM_CIC:Comb_L:cs_addr_2\ * \PDM_CIC:Comb_L:cs_addr_1\ * 
              \PDM_CIC:Comb_L:cs_addr_0\ * \PDM_CIC:Comb_L:comb_loop_count_1\ * 
              !\PDM_CIC:Comb_L:comb_loop_count_0\
            + \PDM_CIC:Comb_L:cs_addr_2\ * !\PDM_CIC:Comb_L:cs_addr_1\
        );
        Output = \PDM_CIC:Comb_L:cs_addr_2\ (fanout=14)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PDM_CIC:Comb_L:f0_load\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PDM_CIC:Comb_L:cs_addr_2\ * \PDM_CIC:Comb_L:cs_addr_1\ * 
              !\PDM_CIC:Comb_L:cs_addr_0\
        );
        Output = \PDM_CIC:Comb_L:f0_load\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PDM_CIC:Net_2654\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PDM_CIC:Net_2651\ * 
              !\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\
            + \PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\ * 
              !\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\
        );
        Output = \PDM_CIC:Net_2654\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PDM_CIC:Net_2651\
            + !\PDM_CIC:Net_2654\ * 
              \PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\ * 
              !\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\
        );
        Output = \PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PDM_CIC:Net_2651\
            + \PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\ * 
              !\PDM_CIC:PulseConvert_D0DmaNrq_L:out_sample\
        );
        Output = \PDM_CIC:PulseConvert_D0DmaNrq_L:in_sample\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PDM_CIC:wire_int_ready_l\ * !\PDM_CIC:Comb_L:cs_addr_2\ * 
              !\PDM_CIC:Comb_L:cs_addr_1\ * \PDM_CIC:Comb_L:cs_addr_0\ * 
              !\PDM_CIC:Comb_L:f0_load\ * \PDM_CIC:Comb_L:d0_reg_updated\
            + \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\ * 
              !\PDM_CIC:Comb_L:cs_addr_2\ * !\PDM_CIC:Comb_L:cs_addr_1\ * 
              \PDM_CIC:Comb_L:cs_addr_0\ * !\PDM_CIC:Comb_L:f0_load\ * 
              \PDM_CIC:Comb_L:d0_reg_updated\
        );
        Output = \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PDM_CIC:Integrator:genblk3:dp32_r:u2\
    PORT MAP (
        clock => Net_3495 ,
        cs_addr_2 => \PDM_CIC:Integrator:cs_addr_2\ ,
        cs_addr_1 => \PDM_CIC:Integrator:cs_addr_1\ ,
        cs_addr_0 => \PDM_CIC:Integrator:cs_addr_0\ ,
        route_ci => \PDM_CIC:Integrator:pdm_data_reg_r\ ,
        f0_load => \PDM_CIC:Integrator:f0_load\ ,
        f1_load => \PDM_CIC:Integrator:f1_load\ ,
        chain_in => \PDM_CIC:Integrator:genblk3:dp32_r:carry1\ ,
        chain_out => \PDM_CIC:Integrator:genblk3:dp32_r:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001010000000100000000000000110000011100000110110001110000011011000111000001101100011100000110110001110000000000000000000011111111000000001111111111111111000000110000000000000101000000000000001000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PDM_CIC:Integrator:genblk3:dp32_r:u1\
    Next in chain : \PDM_CIC:Integrator:genblk3:dp32_r:u3\

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=1, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PDM_CIC:Comb_L:d0_reg_updated\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Preset = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \PDM_CIC:Comb_L:cs_addr_2\ * !\PDM_CIC:Comb_L:cs_addr_1\ * 
              !\PDM_CIC:Comb_L:cs_addr_0\ * \PDM_CIC:Comb_L:d0_reg_updated\
            + !\PDM_CIC:Comb_L:d0_reg_updated\ * !\PDM_CIC:Net_2654\
        );
        Output = \PDM_CIC:Comb_L:d0_reg_updated\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=1, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PDM_CIC:Comb_L:comb_loop_count_1\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3495) => Global
            Reset  = !(\PDM_CIC:wire_int_en\)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PDM_CIC:Comb_L:cs_addr_2\ * \PDM_CIC:Comb_L:cs_addr_1\ * 
              \PDM_CIC:Comb_L:cs_addr_0\ * 
              !\PDM_CIC:Comb_L:comb_loop_count_1\ * 
              \PDM_CIC:Comb_L:comb_loop_count_0\
            + !\PDM_CIC:Comb_L:cs_addr_2\ * \PDM_CIC:Comb_L:cs_addr_1\ * 
              \PDM_CIC:Comb_L:cs_addr_0\ * \PDM_CIC:Comb_L:comb_loop_count_1\ * 
              !\PDM_CIC:Comb_L:comb_loop_count_0\
        );
        Output = \PDM_CIC:Comb_L:comb_loop_count_1\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\PDM_CIC:Integrator:genblk3:dp32_r:u1\
    PORT MAP (
        clock => Net_3495 ,
        cs_addr_2 => \PDM_CIC:Integrator:cs_addr_2\ ,
        cs_addr_1 => \PDM_CIC:Integrator:cs_addr_1\ ,
        cs_addr_0 => \PDM_CIC:Integrator:cs_addr_0\ ,
        route_ci => \PDM_CIC:Integrator:pdm_data_reg_r\ ,
        f0_load => \PDM_CIC:Integrator:f0_load\ ,
        f1_load => \PDM_CIC:Integrator:f1_load\ ,
        chain_in => \PDM_CIC:Integrator:genblk3:dp32_r:carry0\ ,
        chain_out => \PDM_CIC:Integrator:genblk3:dp32_r:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001010000000100000000000000110000011100000110110001110000011011000111000001101100011100000110110001110000000000000000000011111111000000001111111111111111000000110000000000000101000000000000001000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PDM_CIC:Integrator:genblk3:dp32_r:u0\
    Next in chain : \PDM_CIC:Integrator:genblk3:dp32_r:u2\

Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =\USBFS:ep_1\
        PORT MAP (
            interrupt => \USBFS:ept_int_1\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =\USBFS:ep_2\
        PORT MAP (
            interrupt => \USBFS:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =\USBFS:ep_4\
        PORT MAP (
            interrupt => \USBFS:ept_int_4\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(3)] 
    interrupt: Name =\USBFS:ep_6\
        PORT MAP (
            interrupt => \USBFS:ept_int_6\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(4)] 
    interrupt: Name =isr_CICOverflow
        PORT MAP (
            interrupt => Net_3513 );
        Properties:
        {
            int_type = "01"
        }
  Intr@ [IntrHod=(0)][IntrId=(5)] 
    interrupt: Name =isr_InDMADone
        PORT MAP (
            interrupt => Net_2599 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(6)] 
    interrupt: Name =isr_RxDMADone
        PORT MAP (
            interrupt => Net_3555 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(7)] 
    interrupt: Name =isr_Tick
        PORT MAP (
            interrupt => CTW_OUT );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(8)] 
    interrupt: Name =isr_TxDMADone
        PORT MAP (
            interrupt => Net_2611 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(12)] 
    interrupt: Name =\USBFS:dp_int\
        PORT MAP (
            interrupt => \USBFS:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(15)] 
    interrupt: Name =\I2C_Master:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_Master:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(21)] 
    interrupt: Name =\USBFS:sof_int\
        PORT MAP (
            interrupt => Net_3097 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(22)] 
    interrupt: Name =\USBFS:arb_int\
        PORT MAP (
            interrupt => \USBFS:Net_79\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(23)] 
    interrupt: Name =\USBFS:bus_reset\
        PORT MAP (
            interrupt => \USBFS:Net_81\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(24)] 
    interrupt: Name =\USBFS:ep_0\
        PORT MAP (
            interrupt => \USBFS:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(25)] 
    interrupt: Name =\USBFS:ord_int\
        PORT MAP (
            interrupt => \USBFS:Net_95\ );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: 
  Dma@ [DrqHod=(0)][DrqId=(0)] 
    drqcell: Name =\USBFS:ep1\
        PORT MAP (
            dmareq => \USBFS:dma_req_0\ ,
            termin => \USBFS:Net_824\ ,
            termout => \USBFS:Net_1020\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(1)] 
    drqcell: Name =\USBFS:ep2\
        PORT MAP (
            dmareq => \USBFS:dma_req_1\ ,
            termin => \USBFS:Net_824\ ,
            termout => \USBFS:Net_1019\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(2)] 
    drqcell: Name =TxDMA
        PORT MAP (
            dmareq => Net_2986 ,
            termin => zero ,
            termout => Net_2611 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(3)] 
    drqcell: Name =\USBFS:ep4\
        PORT MAP (
            dmareq => \USBFS:dma_req_3\ ,
            termin => \USBFS:Net_824\ ,
            termout => \USBFS:Net_1017\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(4)] 
    drqcell: Name =USBInDMA
        PORT MAP (
            dmareq => zero ,
            termin => zero ,
            termout => Net_2599 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(5)] 
    drqcell: Name =\USBFS:ep6\
        PORT MAP (
            dmareq => \USBFS:dma_req_5\ ,
            termin => \USBFS:Net_824\ ,
            termout => \USBFS:Net_1015\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(6)] 
    drqcell: Name =CICOut_L
        PORT MAP (
            dmareq => Net_85 ,
            termin => zero ,
            termout => Net_3125 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(7)] 
    drqcell: Name =CICOut_R
        PORT MAP (
            dmareq => Net_3506 ,
            termin => zero ,
            termout => Net_3129 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(8)] 
    drqcell: Name =RxDMA
        PORT MAP (
            dmareq => Net_3626 ,
            termin => zero ,
            termout => Net_3555 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(9)] 
    drqcell: Name =I2S_Tx_DMA
        PORT MAP (
            dmareq => Net_3491 ,
            termin => zero ,
            termout => Net_3103 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(10)] 
    drqcell: Name =USBOutDMA
        PORT MAP (
            dmareq => zero ,
            termin => zero ,
            termout => Net_3362 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(11)] 
    drqcell: Name =\PDM_CIC:DMA_CombD0Update_L\
        PORT MAP (
            dmareq => \PDM_CIC:Comb_L:f0_load\ ,
            termin => zero ,
            termout => \PDM_CIC:Net_2651\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(12)] 
    drqcell: Name =\PDM_CIC:DMA_CombD0Update_R\
        PORT MAP (
            dmareq => \PDM_CIC:Comb_R:f0_load\ ,
            termin => zero ,
            termout => \PDM_CIC:Net_2669\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(13)] 
    drqcell: Name =\PDM_CIC:DMA_IntOut_L\
        PORT MAP (
            dmareq => \PDM_CIC:tmp__LUT_DmaThrottle_L_ins_2\ ,
            termin => zero ,
            termout => \PDM_CIC:Net_2625\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(14)] 
    drqcell: Name =\PDM_CIC:DMA_IntOut_R\
        PORT MAP (
            dmareq => \PDM_CIC:tmp__LUT_DmaThrottle_R_ins_2\ ,
            termin => zero ,
            termout => \PDM_CIC:Net_2680\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = PSOC_PDM_DataIn(0)
    Attributes:
        Alias: PDM_DATA
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PSOC_PDM_DataIn(0)__PA ,
        fb => Net_3512 ,
        pad => PSOC_PDM_DataIn(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = PSOC_I2S_LRCLK(0)
    Attributes:
        Alias: PSOC_I2S_LRCLK
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PSOC_I2S_LRCLK(0)__PA ,
        input => Net_2586 ,
        pad => PSOC_I2S_LRCLK(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = SCL(0)
    Attributes:
        Alias: I2C_SCL
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL(0)__PA ,
        fb => \I2C_Master:Net_1109_0\ ,
        input => \I2C_Master:Net_643_0\ ,
        pad => SCL(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=4]: 
Pin : Name = PSOC_SW(0)
    Attributes:
        Alias: PLAYBACK_SW
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PSOC_SW(0)__PA ,
        pad => PSOC_SW(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = SDA(0)
    Attributes:
        Alias: I2C_SDA
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA(0)__PA ,
        fb => \I2C_Master:Net_1109_1\ ,
        input => \I2C_Master:sda_x_wire\ ,
        pad => SDA(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = PSOC_STATUS_LED(0)
    Attributes:
        Alias: PSOC_STATUS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PSOC_STATUS_LED(0)__PA ,
        pad => PSOC_STATUS_LED(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = PSOC_PDM_LR_SEL(0)
    Attributes:
        Alias: PDM_LR_SELECT
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PSOC_PDM_LR_SEL(0)__PA ,
        pad => PSOC_PDM_LR_SEL(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PSOC_I2S_SCLK(0)
    Attributes:
        Alias: PSOC_I2S_SCLK
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PSOC_I2S_SCLK(0)__PA ,
        input => Net_2585 ,
        pad => PSOC_I2S_SCLK(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = PSOC_CODEC_RST(0)
    Attributes:
        Alias: PSOC_CODEC_RST
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PSOC_CODEC_RST(0)__PA ,
        pad => PSOC_CODEC_RST(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PSOC_I2S_SDTO(0)
    Attributes:
        Alias: PSOC_I2S_SDTO
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PSOC_I2S_SDTO(0)__PA ,
        input => Net_2161 ,
        pad => PSOC_I2S_SDTO(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = PSOC_PDM_ClkOut(0)
    Attributes:
        Alias: PDM_CLOCK
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PSOC_PDM_ClkOut(0)__PA ,
        input => Net_3458 ,
        pad => PSOC_PDM_ClkOut(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PSOC_I2S_MCLK(0)
    Attributes:
        Alias: PSOC_I2S_MCLK
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PSOC_I2S_MCLK(0)__PA ,
        input => Net_55_local ,
        pad => PSOC_I2S_MCLK(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBFS:Dp\
        PORT MAP (
            in_clock_en => tmpOE__PSOC_I2S_SCLK_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__PSOC_I2S_SCLK_net_0 ,
            out_reset => zero ,
            interrupt => \USBFS:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "9e9b0c96-e581-427b-86ad-2570dc606bb9/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "0"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "0"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \USBFS:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS:Dp(0)\__PA ,
        analog_term => \USBFS:Net_1000\ ,
        pad => \USBFS:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBFS:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS:Dm(0)\__PA ,
        analog_term => \USBFS:Net_597\ ,
        pad => \USBFS:Dm(0)_PAD\ );
    Properties:
    {
    }

Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dsi_clkin_div => GenClock ,
            aclk_glb_0 => ClockBlock_ScBoostClk ,
            aclk_0 => ClockBlock_ScBoostClk_local ,
            clk_a_dig_glb_0 => ClockBlock_ScBoostClk_adig ,
            clk_a_dig_0 => ClockBlock_ScBoostClk_adig_local ,
            dclk_glb_0 => Net_3495 ,
            dclk_0 => Net_3495_local ,
            dclk_glb_1 => Net_55 ,
            dclk_1 => Net_55_local ,
            dclk_glb_2 => I2Sclk ,
            dclk_2 => I2Sclk_local ,
            dclk_glb_3 => Net_3093 ,
            dclk_3 => Net_3093_local );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: 
    DFB Block @ [FFB(DFB,0)]: 
    dfbcell: Name =\Droop_Filter:DFB\
        PORT MAP (
            out_1 => Net_3136 ,
            out_2 => Net_3137 ,
            dmareq_1 => Net_3626 ,
            dmareq_2 => Net_3138 ,
            interrupt => Net_3133 );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(DSM,0)]: empty
Fixed Function block hod @ [FFB(Decimator,0)]: empty
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: 
    I2C Block @ [FFB(I2C,0)]: 
    i2ccell: Name =\I2C_Master:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C_Master:Net_1109_0\ ,
            sda_in => \I2C_Master:Net_1109_1\ ,
            scl_out => \I2C_Master:Net_643_0\ ,
            sda_out => \I2C_Master:sda_x_wire\ ,
            interrupt => \I2C_Master:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: 
    Pm Block @ [FFB(PM,0)]: 
    pmcell: Name =PM
        PORT MAP (
            ctw_int => CTW_OUT );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(SC,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: empty
Fixed Function block hod @ [FFB(USB,0)]: 
    USB Block @ [FFB(USB,0)]: 
    usbcell: Name =\USBFS:USB\
        PORT MAP (
            dp => \USBFS:Net_1000\ ,
            dm => \USBFS:Net_597\ ,
            sof_int => Net_3097 ,
            arb_int => \USBFS:Net_79\ ,
            usb_int => \USBFS:Net_81\ ,
            ept_int_8 => \USBFS:ept_int_8\ ,
            ept_int_7 => \USBFS:ept_int_7\ ,
            ept_int_6 => \USBFS:ept_int_6\ ,
            ept_int_5 => \USBFS:ept_int_5\ ,
            ept_int_4 => \USBFS:ept_int_4\ ,
            ept_int_3 => \USBFS:ept_int_3\ ,
            ept_int_2 => \USBFS:ept_int_2\ ,
            ept_int_1 => \USBFS:ept_int_1\ ,
            ept_int_0 => \USBFS:ept_int_0\ ,
            ord_int => \USBFS:Net_95\ ,
            dma_req_7 => \USBFS:dma_req_7\ ,
            dma_req_6 => \USBFS:dma_req_6\ ,
            dma_req_5 => \USBFS:dma_req_5\ ,
            dma_req_4 => \USBFS:dma_req_4\ ,
            dma_req_3 => \USBFS:dma_req_3\ ,
            dma_req_2 => \USBFS:dma_req_2\ ,
            dma_req_1 => \USBFS:dma_req_1\ ,
            dma_req_0 => \USBFS:dma_req_0\ ,
            dma_termin => \USBFS:Net_824\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(VIDAC,0)]: empty
Fixed Function block hod @ [FFB(Abuf,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: empty
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                    | 
Port | Pin | Fixed |      Type |       Drive Mode |               Name | Connections
-----+-----+-------+-----------+------------------+--------------------+---------------------------------------------------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL | PSOC_PDM_DataIn(0) | FB(Net_3512)
     |   1 |     * |      NONE |         CMOS_OUT |  PSOC_I2S_LRCLK(0) | In(Net_2586)
-----+-----+-------+-----------+------------------+--------------------+---------------------------------------------------------
   1 |   2 |     * |      NONE |    OPEN_DRAIN_LO |             SCL(0) | FB(\I2C_Master:Net_1109_0\), In(\I2C_Master:Net_643_0\)
-----+-----+-------+-----------+------------------+--------------------+---------------------------------------------------------
   2 |   4 |     * |      NONE |      RES_PULL_UP |         PSOC_SW(0) | 
-----+-----+-------+-----------+------------------+--------------------+---------------------------------------------------------
   3 |   0 |     * |      NONE |    OPEN_DRAIN_LO |             SDA(0) | FB(\I2C_Master:Net_1109_1\), In(\I2C_Master:sda_x_wire\)
     |   1 |     * |      NONE |         CMOS_OUT | PSOC_STATUS_LED(0) | 
     |   4 |     * |      NONE |         CMOS_OUT | PSOC_PDM_LR_SEL(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |   PSOC_I2S_SCLK(0) | In(Net_2585)
     |   6 |     * |      NONE |         CMOS_OUT |  PSOC_CODEC_RST(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |   PSOC_I2S_SDTO(0) | In(Net_2161)
-----+-----+-------+-----------+------------------+--------------------+---------------------------------------------------------
  12 |   6 |     * |      NONE |         CMOS_OUT | PSOC_PDM_ClkOut(0) | In(Net_3458)
     |   7 |     * |      NONE |         CMOS_OUT |   PSOC_I2S_MCLK(0) | In(Net_55_local)
-----+-----+-------+-----------+------------------+--------------------+---------------------------------------------------------
  15 |   6 |       |   FALLING |      HI_Z_ANALOG |      \USBFS:Dp(0)\ | Analog(\USBFS:Net_1000\)
     |   7 |       |      NONE |      HI_Z_ANALOG |      \USBFS:Dm(0)\ | Analog(\USBFS:Net_597\)
---------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.015ms
Digital Placement phase: Elapsed time ==> 4s.359ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 5s.546ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.281ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.093ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in PioneerKit_P5LP_USB_Audio_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.093ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.312ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 12s.906ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 12s.937ms
API generation phase: Elapsed time ==> 2s.515ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
