 Timing Path to outReg/Q_reg[63]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100             0.675375 4.90224  5.57761           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                                       | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                                       | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4070 0.1030 0.0910             26.5213  51.1917  77.713            31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4370 0.0300 0.0960                      1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4670 0.0300 0.0270             1.07527  5.49384  6.56911           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4670 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4670 0.0000 0.0270                      2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5160 0.0490 0.0170             0.45162  2.57361  3.02523           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5160 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5750 0.0590 0.0400             0.848218 5.49384  6.34205           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5750 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6240 0.0490 0.0240             0.246601 2.57361  2.82021           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6240 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6790 0.0550 0.0420             0.912525 5.8097   6.72223           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6790 0.0000 0.0420                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7280 0.0490 0.0240             0.248108 2.57361  2.82172           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7280 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7820 0.0540 0.0410             0.785474 5.8097   6.59517           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7820 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8310 0.0490 0.0250             0.372772 2.57361  2.94638           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8310 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8850 0.0540 0.0400             0.54676  5.8097   6.35646           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8850 0.0000 0.0400                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9130 0.0280 0.0170             0.292719 2.57361  2.86633           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9130 0.0000 0.0170                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9600 0.0470 0.0150             0.465821 3.38608  3.8519            2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/in1[10]                                   Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9600 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0210 0.0610 0.0140             0.396002 3.38608  3.78208           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/in1[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0210 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0820 0.0610 0.0140             0.471131 3.38608  3.85721           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/in1[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0820 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1430 0.0610 0.0140             0.395446 3.38608  3.78153           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/in1[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1430 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2040 0.0610 0.0130             0.412398 3.23609  3.64849           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/a[10]                                 Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2040 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2340 0.0300 0.0200             0.921198 5.54986  6.47106           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2340 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2580 0.0240 0.0140             0.740564 3.90347  4.64403           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2580 0.0000 0.0140                      1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2860 0.0280 0.0280             0.379047 3.45099  3.83004           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2860 0.0000 0.0280                      3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3110 0.0250 0.0130             0.506894 8.7138   9.2207            2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3110 0.0000 0.0130                      6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3590 0.0480 0.0330             1.68091  7.32194  9.00285           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3590 0.0000 0.0330                      3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3790 0.0200 0.0130             0.798821 6.02656  6.82539           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3790 0.0000 0.0130                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0940 0.0530             0.808203 9.98512  10.7933           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160             2.16655  6.02656  8.19312           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160                      5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5880 0.0950 0.0530             0.722095 9.98451  10.7066           3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X4       Rise  1.5880 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X4       Fall  1.6060 0.0180 0.0150             0.713488 6.02656  6.74005           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6060 0.0000 0.0150                      5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.6990 0.0930 0.0510             1.12321  8.98399  10.1072           4       100                    | 
|    M64/RESULT/i_0/i_242/A3            NOR3_X2       Rise  1.6990 0.0000 0.0510                      3.44279                                                   | 
|    M64/RESULT/i_0/i_242/ZN            NOR3_X2       Fall  1.7170 0.0180 0.0150             0.643289 3.44279  4.08608           1       100                    | 
|    M64/RESULT/i_0/i_241/A3            NOR3_X2       Fall  1.7170 0.0000 0.0150                      3.31987                                                   | 
|    M64/RESULT/i_0/i_241/ZN            NOR3_X2       Rise  1.8020 0.0850 0.0580             1.49123  10.2732  11.7645           4       100                    | 
|    M64/RESULT/i_0/i_343/B1            OAI21_X2      Rise  1.8020 0.0000 0.0580                      3.10079                                                   | 
|    M64/RESULT/i_0/i_343/ZN            OAI21_X2      Fall  1.8600 0.0580 0.0420             30.4609  3.29401  33.7549           2       100                    | 
|    M64/RESULT/i_0/i_359/B1            AOI21_X1      Fall  1.8800 0.0200 0.0450                      1.44682                                                   | 
|    M64/RESULT/i_0/i_359/ZN            AOI21_X1      Rise  1.9240 0.0440 0.0250             0.486522 1.65135  2.13787           1       100                    | 
|    M64/RESULT/i_0/i_358/A2            NOR2_X1       Rise  1.9240 0.0000 0.0250                      1.65135                                                   | 
|    M64/RESULT/i_0/i_358/ZN            NOR2_X1       Fall  1.9460 0.0220 0.0130             1.41956  5.00287  6.42243           3       100                    | 
|    M64/RESULT/i_0/i_381/B1            OAI21_X1      Fall  1.9470 0.0010 0.0130    0.0010            1.45983                                                   | 
|    M64/RESULT/i_0/i_381/ZN            OAI21_X1      Rise  1.9760 0.0290 0.0190             0.286535 1.62303  1.90957           1       100                    | 
|    M64/RESULT/i_0/i_380/B2            AOI22_X1      Rise  1.9760 0.0000 0.0190                      1.62303                                                   | 
|    M64/RESULT/i_0/i_380/ZN            AOI22_X1      Fall  1.9980 0.0220 0.0120             0.527648 0.921561 1.44921           1       100                    | 
|    M64/RESULT/i_0/i_379/A3            OR3_X1        Fall  1.9980 0.0000 0.0120                      0.895841                                                  | 
|    M64/RESULT/i_0/i_379/ZN            OR3_X1        Fall  2.0800 0.0820 0.0140             0.347502 1.6642   2.0117            1       100                    | 
|    M64/RESULT/i_0/i_378/A2            NAND2_X1      Fall  2.0800 0.0000 0.0140                      1.50228                                                   | 
|    M64/RESULT/i_0/i_378/ZN            NAND2_X1      Rise  2.0980 0.0180 0.0090             0.256483 0.918145 1.17463           1       100                    | 
|    M64/RESULT/i_0/sum[63]                           Rise  2.0980 0.0000                                                                                       | 
|    M64/RESULT/S[63]                                 Rise  2.0980 0.0000                                                                                       | 
|    M64/c[63]                                        Rise  2.0980 0.0000                                                                                       | 
|    outReg/D[63]                                     Rise  2.0980 0.0000                                                                                       | 
|    outReg/i_0_65/A1                   AND2_X1       Rise  2.0980 0.0000 0.0090                      0.918145                                                  | 
|    outReg/i_0_65/ZN                   AND2_X1       Rise  2.1270 0.0290 0.0080             0.259984 1.14029  1.40027           1       100                    | 
|    outReg/Q_reg[63]/D                 DFF_X1        Rise  2.1270 0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[63]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080 0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430 0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1440 0.0010 0.0120    -0.0010           1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1900 0.0460 0.0210             8.53835  13.703   22.2414           16      100      F    K        | 
|    outReg/Q_reg[63]/CK        DFF_X1        Rise  0.1920 0.0020 0.0210                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1920 2.1920 | 
| library setup check                       | -0.0290 2.1630 | 
| data required time                        |  2.1630        | 
|                                           |                | 
| data required time                        |  2.1630        | 
| data arrival time                         | -2.1270        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0360        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[61]/D 
  
 Path Start Point : inRegA/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[61] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_35/A          CLKBUF_X2     Rise  0.1570 0.0050 0.0140    0.0010            1.40591                                     F             | 
|    inRegA/CTS_L4_c_tid0_35/Z          CLKBUF_X2     Rise  0.2050 0.0480 0.0260             11.6243  7.59723  19.2216           8       100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[31]/CK                DFF_X1        Rise  0.2070 0.0020 0.0260                      0.949653                                    F             | 
|    inRegA/Q_reg[31]/Q                 DFF_X1        Rise  0.3280 0.1210 0.0340             0.922688 12.8034  13.7261           4       100      F             | 
|    inRegA/Q[31]                                     Rise  0.3280 0.0000                                                                                       | 
|    M64/a[31]                                        Rise  0.3280 0.0000                                                                                       | 
|    M64/i_0_0_63/A                     INV_X4        Rise  0.3280 0.0000 0.0340                      6.25843                                                   | 
|    M64/i_0_0_63/ZN                    INV_X4        Fall  0.3670 0.0390 0.0230             15.6775  56.3122  71.9897           29      100                    | 
|    M64/i_0_0_559/A2                   NOR2_X1       Fall  0.3760 0.0090 0.0250                      1.56385                                                   | 
|    M64/i_0_0_559/ZN                   NOR2_X1       Rise  0.4830 0.1070 0.0810             2.63478  13.2095  15.8442           7       100                    | 
|    M64/A1_6/in1[63]                                 Rise  0.4830 0.0000                                                                                       | 
|    M64/A1_6/i_0_159/B                 XOR2_X1       Rise  0.4840 0.0010 0.0810                      2.36355                                                   | 
|    M64/A1_6/i_0_159/Z                 XOR2_X1       Rise  0.5590 0.0750 0.0390             0.555953 4.82291  5.37886           2       100                    | 
|    M64/A1_6/i_0_158/B                 XOR2_X1       Rise  0.5590 0.0000 0.0390                      2.36355                                                   | 
|    M64/A1_6/i_0_158/Z                 XOR2_X1       Rise  0.6450 0.0860 0.0530             1.43837  6.97496  8.41333           4       100                    | 
|    M64/A1_6/sum[63]                                 Rise  0.6450 0.0000                                                                                       | 
|    M64/A2_4/in2[63]                                 Rise  0.6450 0.0000                                                                                       | 
|    M64/A2_4/i_0_166/A                 XOR2_X1       Rise  0.6450 0.0000 0.0530                      2.23214                                                   | 
|    M64/A2_4/i_0_166/Z                 XOR2_X1       Rise  0.7170 0.0720 0.0400             0.466678 4.82291  5.28958           2       100                    | 
|    M64/A2_4/i_0_165/B                 XOR2_X1       Rise  0.7170 0.0000 0.0400                      2.36355                                                   | 
|    M64/A2_4/i_0_165/Z                 XOR2_X1       Rise  0.8270 0.1100 0.0750             1.51287  11.5367  13.0496           6       100                    | 
|    M64/A2_4/sum[63]                                 Rise  0.8270 0.0000                                                                                       | 
|    M64/A3_3/in1[63]                                 Rise  0.8270 0.0000                                                                                       | 
|    M64/A3_3/i_0_176/B                 XOR2_X1       Rise  0.8270 0.0000 0.0750                      2.36355                                                   | 
|    M64/A3_3/i_0_176/Z                 XOR2_X1       Rise  0.9480 0.1210 0.0820             1.74909  12.868   14.6171           5       100                    | 
|    M64/A3_3/i_0_175/B                 XNOR2_X1      Rise  0.9490 0.0010 0.0820                      2.57361                                                   | 
|    M64/A3_3/i_0_175/ZN                XNOR2_X1      Rise  1.0170 0.0680 0.0490             1.31636  6.97496  8.29133           4       100                    | 
|    M64/A3_3/sum[63]                                 Rise  1.0170 0.0000                                                                                       | 
|    M64/A4_2/in2[63]                                 Rise  1.0170 0.0000                                                                                       | 
|    M64/A4_2/i_0_198/A                 XOR2_X1       Rise  1.0170 0.0000 0.0490                      2.23214                                                   | 
|    M64/A4_2/i_0_198/Z                 XOR2_X1       Rise  1.0880 0.0710 0.0500             0.435674 4.82291  5.25858           2       100                    | 
|    M64/A4_2/i_0_197/B                 XOR2_X1       Rise  1.0880 0.0000 0.0500                      2.36355                                                   | 
|    M64/A4_2/i_0_197/Z                 XOR2_X1       Rise  1.1620 0.0740 0.0410             0.806296 4.94781  5.7541            3       100                    | 
|    M64/A4_2/sum[63]                                 Rise  1.1620 0.0000                                                                                       | 
|    M64/A5_1/in3[63]                                 Rise  1.1620 0.0000                                                                                       | 
|    M64/A5_1/i_0_230/A                 AOI21_X1      Rise  1.1620 0.0000 0.0410                      1.62635                                                   | 
|    M64/A5_1/i_0_230/ZN                AOI21_X1      Fall  1.1820 0.0200 0.0150             0.293957 1.65135  1.9453            1       100                    | 
|    M64/A5_1/i_0_227/A2                NOR2_X1       Fall  1.1820 0.0000 0.0150                      1.56385                                                   | 
|    M64/A5_1/i_0_227/ZN                NOR2_X1       Rise  1.2840 0.1020 0.0800             2.07522  13.6262  15.7014           6       100                    | 
|    M64/A5_1/sum[63]                                 Rise  1.2840 0.0000                                                                                       | 
|    M64/A6/in1[63]                                   Rise  1.2840 0.0000                                                                                       | 
|    M64/A6/i_0_240/B                   XOR2_X2       Rise  1.2850 0.0010 0.0800                      4.39563                                                   | 
|    M64/A6/i_0_240/Z                   XOR2_X2       Rise  1.3920 0.1070 0.0670             2.25061  20.4267  22.6773           8       100                    | 
|    M64/A6/i_0_233/B                   XNOR2_X1      Rise  1.3920 0.0000 0.0670                      2.57361                                                   | 
|    M64/A6/i_0_233/ZN                  XNOR2_X1      Rise  1.4540 0.0620 0.0410             0.74692  5.8097   6.55662           3       100                    | 
|    M64/A6/sum[57]                                   Rise  1.4540 0.0000                                                                                       | 
|    M64/A7/in1[57]                                   Rise  1.4540 0.0000                                                                                       | 
|    M64/A7/i_0_224/B                   XNOR2_X1      Rise  1.4540 0.0000 0.0410                      2.57361                                                   | 
|    M64/A7/i_0_224/ZN                  XNOR2_X1      Rise  1.5030 0.0490 0.0250             0.260145 2.57361  2.83375           1       100                    | 
|    M64/A7/i_0_223/B                   XNOR2_X1      Rise  1.5030 0.0000 0.0250                      2.57361                                                   | 
|    M64/A7/i_0_223/ZN                  XNOR2_X1      Rise  1.5570 0.0540 0.0410             0.686062 5.8097   6.49576           3       100                    | 
|    M64/A7/sum[57]                                   Rise  1.5570 0.0000                                                                                       | 
|    M64/A8/in1[57]                                   Rise  1.5570 0.0000                                                                                       | 
|    M64/A8/i_0_195/B                   XNOR2_X1      Rise  1.5570 0.0000 0.0410                      2.57361                                                   | 
|    M64/A8/i_0_195/ZN                  XNOR2_X1      Rise  1.6060 0.0490 0.0250             0.313242 2.57361  2.88685           1       100                    | 
|    M64/A8/i_0_194/B                   XNOR2_X1      Rise  1.6060 0.0000 0.0250                      2.57361                                                   | 
|    M64/A8/i_0_194/ZN                  XNOR2_X1      Rise  1.6550 0.0490 0.0300             0.777318 3.38608  4.1634            2       100                    | 
|    M64/A8/sum[57]                                   Rise  1.6550 0.0000                                                                                       | 
|    M64/A9/in1[57]                                   Rise  1.6550 0.0000                                                                                       | 
|    M64/A9/i_0_105/B                   XOR2_X1       Rise  1.6550 0.0000 0.0300                      2.36355                                                   | 
|    M64/A9/i_0_105/Z                   XOR2_X1       Rise  1.7270 0.0720 0.0420             0.990827 5.03833  6.02915           3       100                    | 
|    M64/A9/sum[57]                                   Rise  1.7270 0.0000                                                                                       | 
|    M64/RESULT/a[57]                                 Rise  1.7270 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[57]                             Rise  1.7270 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_327/A1            NOR2_X1       Rise  1.7270 0.0000 0.0420                      1.71447                                                   | 
|    M64/RESULT/i_0/i_327/ZN            NOR2_X1       Fall  1.7490 0.0220 0.0150             0.741759 5.00466  5.74642           3       100                    | 
|    M64/RESULT/i_0/i_349/A2            NOR3_X1       Fall  1.7490 0.0000 0.0150                      1.4768                                                    | 
|    M64/RESULT/i_0/i_349/ZN            NOR3_X1       Rise  1.8120 0.0630 0.0410             0.338988 3.34143  3.68042           2       100                    | 
|    M64/RESULT/i_0/i_348/A             OAI21_X1      Rise  1.8120 0.0000 0.0410                      1.67072                                                   | 
|    M64/RESULT/i_0/i_348/ZN            OAI21_X1      Fall  1.8440 0.0320 0.0200             0.836107 3.207    4.04311           2       100                    | 
|    M64/RESULT/i_0/i_344/C2            OAI211_X1     Fall  1.8440 0.0000 0.0200                      1.55566                                                   | 
|    M64/RESULT/i_0/i_344/ZN            OAI211_X1     Rise  1.8940 0.0500 0.0310             0.594613 3.2527   3.84732           2       100                    | 
|    M64/RESULT/i_0/i_359/A             AOI21_X1      Rise  1.8940 0.0000 0.0310                      1.62635                                                   | 
|    M64/RESULT/i_0/i_359/ZN            AOI21_X1      Fall  1.9130 0.0190 0.0250             0.486522 1.65135  2.13787           1       100                    | 
|    M64/RESULT/i_0/i_358/A2            NOR2_X1       Fall  1.9130 0.0000 0.0250                      1.56385                                                   | 
|    M64/RESULT/i_0/i_358/ZN            NOR2_X1       Rise  1.9720 0.0590 0.0380             1.41956  5.00287  6.42243           3       100                    | 
|    M64/RESULT/i_0/i_146/A1            NOR2_X1       Rise  1.9760 0.0040 0.0380    0.0040            1.71447                                                   | 
|    M64/RESULT/i_0/i_146/ZN            NOR2_X1       Fall  1.9930 0.0170 0.0130             0.421593 3.22324  3.64483           2       100                    | 
|    M64/RESULT/i_0/i_145/B2            OAI21_X1      Fall  1.9930 0.0000 0.0130                      1.55833                                                   | 
|    M64/RESULT/i_0/i_145/ZN            OAI21_X1      Rise  2.0320 0.0390 0.0240             0.322528 2.57361  2.89614           1       100                    | 
|    M64/RESULT/i_0/i_144/B             XNOR2_X1      Rise  2.0320 0.0000 0.0240                      2.57361                                                   | 
|    M64/RESULT/i_0/i_144/ZN            XNOR2_X1      Rise  2.0730 0.0410 0.0170             0.405464 0.97463  1.38009           1       100                    | 
|    M64/RESULT/i_0/sum[61]                           Rise  2.0730 0.0000                                                                                       | 
|    M64/RESULT/S[61]                                 Rise  2.0730 0.0000                                                                                       | 
|    M64/c[61]                                        Rise  2.0730 0.0000                                                                                       | 
|    outReg/D[61]                                     Rise  2.0730 0.0000                                                                                       | 
|    outReg/i_0_63/A2                   AND2_X1       Rise  2.0730 0.0000 0.0170                      0.97463                                                   | 
|    outReg/i_0_63/ZN                   AND2_X1       Rise  2.1060 0.0330 0.0080             0.207135 1.14029  1.34742           1       100                    | 
|    outReg/Q_reg[61]/D                 DFF_X1        Rise  2.1060 0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[61]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080 0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430 0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1440 0.0010 0.0120    -0.0010           1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1900 0.0460 0.0210             8.53835  13.703   22.2414           16      100      F    K        | 
|    outReg/Q_reg[61]/CK        DFF_X1        Rise  0.1920 0.0020 0.0210                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1920 2.1920 | 
| library setup check                       | -0.0290 2.1630 | 
| data required time                        |  2.1630        | 
|                                           |                | 
| data required time                        |  2.1630        | 
| data arrival time                         | -2.1060        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0570        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[60]/D 
  
 Path Start Point : inRegA/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[60] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_35/A          CLKBUF_X2     Rise  0.1570 0.0050 0.0140    0.0010            1.40591                                     F             | 
|    inRegA/CTS_L4_c_tid0_35/Z          CLKBUF_X2     Rise  0.2050 0.0480 0.0260             11.6243  7.59723  19.2216           8       100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[31]/CK                DFF_X1        Rise  0.2070 0.0020 0.0260                      0.949653                                    F             | 
|    inRegA/Q_reg[31]/Q                 DFF_X1        Rise  0.3280 0.1210 0.0340             0.922688 12.8034  13.7261           4       100      F             | 
|    inRegA/Q[31]                                     Rise  0.3280 0.0000                                                                                       | 
|    M64/a[31]                                        Rise  0.3280 0.0000                                                                                       | 
|    M64/i_0_0_63/A                     INV_X4        Rise  0.3280 0.0000 0.0340                      6.25843                                                   | 
|    M64/i_0_0_63/ZN                    INV_X4        Fall  0.3670 0.0390 0.0230             15.6775  56.3122  71.9897           29      100                    | 
|    M64/i_0_0_559/A2                   NOR2_X1       Fall  0.3760 0.0090 0.0250                      1.56385                                                   | 
|    M64/i_0_0_559/ZN                   NOR2_X1       Rise  0.4830 0.1070 0.0810             2.63478  13.2095  15.8442           7       100                    | 
|    M64/A1_6/in1[63]                                 Rise  0.4830 0.0000                                                                                       | 
|    M64/A1_6/i_0_159/B                 XOR2_X1       Rise  0.4840 0.0010 0.0810                      2.36355                                                   | 
|    M64/A1_6/i_0_159/Z                 XOR2_X1       Rise  0.5590 0.0750 0.0390             0.555953 4.82291  5.37886           2       100                    | 
|    M64/A1_6/i_0_158/B                 XOR2_X1       Rise  0.5590 0.0000 0.0390                      2.36355                                                   | 
|    M64/A1_6/i_0_158/Z                 XOR2_X1       Rise  0.6450 0.0860 0.0530             1.43837  6.97496  8.41333           4       100                    | 
|    M64/A1_6/sum[63]                                 Rise  0.6450 0.0000                                                                                       | 
|    M64/A2_4/in2[63]                                 Rise  0.6450 0.0000                                                                                       | 
|    M64/A2_4/i_0_166/A                 XOR2_X1       Rise  0.6450 0.0000 0.0530                      2.23214                                                   | 
|    M64/A2_4/i_0_166/Z                 XOR2_X1       Rise  0.7170 0.0720 0.0400             0.466678 4.82291  5.28958           2       100                    | 
|    M64/A2_4/i_0_165/B                 XOR2_X1       Rise  0.7170 0.0000 0.0400                      2.36355                                                   | 
|    M64/A2_4/i_0_165/Z                 XOR2_X1       Rise  0.8270 0.1100 0.0750             1.51287  11.5367  13.0496           6       100                    | 
|    M64/A2_4/sum[63]                                 Rise  0.8270 0.0000                                                                                       | 
|    M64/A3_3/in1[63]                                 Rise  0.8270 0.0000                                                                                       | 
|    M64/A3_3/i_0_176/B                 XOR2_X1       Rise  0.8270 0.0000 0.0750                      2.36355                                                   | 
|    M64/A3_3/i_0_176/Z                 XOR2_X1       Rise  0.9480 0.1210 0.0820             1.74909  12.868   14.6171           5       100                    | 
|    M64/A3_3/i_0_175/B                 XNOR2_X1      Rise  0.9490 0.0010 0.0820                      2.57361                                                   | 
|    M64/A3_3/i_0_175/ZN                XNOR2_X1      Rise  1.0170 0.0680 0.0490             1.31636  6.97496  8.29133           4       100                    | 
|    M64/A3_3/sum[63]                                 Rise  1.0170 0.0000                                                                                       | 
|    M64/A4_2/in2[63]                                 Rise  1.0170 0.0000                                                                                       | 
|    M64/A4_2/i_0_198/A                 XOR2_X1       Rise  1.0170 0.0000 0.0490                      2.23214                                                   | 
|    M64/A4_2/i_0_198/Z                 XOR2_X1       Rise  1.0880 0.0710 0.0500             0.435674 4.82291  5.25858           2       100                    | 
|    M64/A4_2/i_0_197/B                 XOR2_X1       Rise  1.0880 0.0000 0.0500                      2.36355                                                   | 
|    M64/A4_2/i_0_197/Z                 XOR2_X1       Rise  1.1620 0.0740 0.0410             0.806296 4.94781  5.7541            3       100                    | 
|    M64/A4_2/sum[63]                                 Rise  1.1620 0.0000                                                                                       | 
|    M64/A5_1/in3[63]                                 Rise  1.1620 0.0000                                                                                       | 
|    M64/A5_1/i_0_230/A                 AOI21_X1      Rise  1.1620 0.0000 0.0410                      1.62635                                                   | 
|    M64/A5_1/i_0_230/ZN                AOI21_X1      Fall  1.1820 0.0200 0.0150             0.293957 1.65135  1.9453            1       100                    | 
|    M64/A5_1/i_0_227/A2                NOR2_X1       Fall  1.1820 0.0000 0.0150                      1.56385                                                   | 
|    M64/A5_1/i_0_227/ZN                NOR2_X1       Rise  1.2840 0.1020 0.0800             2.07522  13.6262  15.7014           6       100                    | 
|    M64/A5_1/sum[63]                                 Rise  1.2840 0.0000                                                                                       | 
|    M64/A6/in1[63]                                   Rise  1.2840 0.0000                                                                                       | 
|    M64/A6/i_0_240/B                   XOR2_X2       Rise  1.2850 0.0010 0.0800                      4.39563                                                   | 
|    M64/A6/i_0_240/Z                   XOR2_X2       Rise  1.3920 0.1070 0.0670             2.25061  20.4267  22.6773           8       100                    | 
|    M64/A6/i_0_233/B                   XNOR2_X1      Rise  1.3920 0.0000 0.0670                      2.57361                                                   | 
|    M64/A6/i_0_233/ZN                  XNOR2_X1      Rise  1.4540 0.0620 0.0410             0.74692  5.8097   6.55662           3       100                    | 
|    M64/A6/sum[57]                                   Rise  1.4540 0.0000                                                                                       | 
|    M64/A7/in1[57]                                   Rise  1.4540 0.0000                                                                                       | 
|    M64/A7/i_0_224/B                   XNOR2_X1      Rise  1.4540 0.0000 0.0410                      2.57361                                                   | 
|    M64/A7/i_0_224/ZN                  XNOR2_X1      Rise  1.5030 0.0490 0.0250             0.260145 2.57361  2.83375           1       100                    | 
|    M64/A7/i_0_223/B                   XNOR2_X1      Rise  1.5030 0.0000 0.0250                      2.57361                                                   | 
|    M64/A7/i_0_223/ZN                  XNOR2_X1      Rise  1.5570 0.0540 0.0410             0.686062 5.8097   6.49576           3       100                    | 
|    M64/A7/sum[57]                                   Rise  1.5570 0.0000                                                                                       | 
|    M64/A8/in1[57]                                   Rise  1.5570 0.0000                                                                                       | 
|    M64/A8/i_0_195/B                   XNOR2_X1      Rise  1.5570 0.0000 0.0410                      2.57361                                                   | 
|    M64/A8/i_0_195/ZN                  XNOR2_X1      Rise  1.6060 0.0490 0.0250             0.313242 2.57361  2.88685           1       100                    | 
|    M64/A8/i_0_194/B                   XNOR2_X1      Rise  1.6060 0.0000 0.0250                      2.57361                                                   | 
|    M64/A8/i_0_194/ZN                  XNOR2_X1      Rise  1.6550 0.0490 0.0300             0.777318 3.38608  4.1634            2       100                    | 
|    M64/A8/sum[57]                                   Rise  1.6550 0.0000                                                                                       | 
|    M64/A9/in1[57]                                   Rise  1.6550 0.0000                                                                                       | 
|    M64/A9/i_0_105/B                   XOR2_X1       Rise  1.6550 0.0000 0.0300                      2.36355                                                   | 
|    M64/A9/i_0_105/Z                   XOR2_X1       Rise  1.7270 0.0720 0.0420             0.990827 5.03833  6.02915           3       100                    | 
|    M64/A9/sum[57]                                   Rise  1.7270 0.0000                                                                                       | 
|    M64/RESULT/a[57]                                 Rise  1.7270 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[57]                             Rise  1.7270 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_327/A1            NOR2_X1       Rise  1.7270 0.0000 0.0420                      1.71447                                                   | 
|    M64/RESULT/i_0/i_327/ZN            NOR2_X1       Fall  1.7490 0.0220 0.0150             0.741759 5.00466  5.74642           3       100                    | 
|    M64/RESULT/i_0/i_349/A2            NOR3_X1       Fall  1.7490 0.0000 0.0150                      1.4768                                                    | 
|    M64/RESULT/i_0/i_349/ZN            NOR3_X1       Rise  1.8120 0.0630 0.0410             0.338988 3.34143  3.68042           2       100                    | 
|    M64/RESULT/i_0/i_348/A             OAI21_X1      Rise  1.8120 0.0000 0.0410                      1.67072                                                   | 
|    M64/RESULT/i_0/i_348/ZN            OAI21_X1      Fall  1.8440 0.0320 0.0200             0.836107 3.207    4.04311           2       100                    | 
|    M64/RESULT/i_0/i_344/C2            OAI211_X1     Fall  1.8440 0.0000 0.0200                      1.55566                                                   | 
|    M64/RESULT/i_0/i_344/ZN            OAI211_X1     Rise  1.8940 0.0500 0.0310             0.594613 3.2527   3.84732           2       100                    | 
|    M64/RESULT/i_0/i_359/A             AOI21_X1      Rise  1.8940 0.0000 0.0310                      1.62635                                                   | 
|    M64/RESULT/i_0/i_359/ZN            AOI21_X1      Fall  1.9130 0.0190 0.0250             0.486522 1.65135  2.13787           1       100                    | 
|    M64/RESULT/i_0/i_358/A2            NOR2_X1       Fall  1.9130 0.0000 0.0250                      1.56385                                                   | 
|    M64/RESULT/i_0/i_358/ZN            NOR2_X1       Rise  1.9720 0.0590 0.0380             1.41956  5.00287  6.42243           3       100                    | 
|    M64/RESULT/i_0/i_146/A1            NOR2_X1       Rise  1.9760 0.0040 0.0380    0.0040            1.71447                                                   | 
|    M64/RESULT/i_0/i_146/ZN            NOR2_X1       Fall  1.9930 0.0170 0.0130             0.421593 3.22324  3.64483           2       100                    | 
|    M64/RESULT/i_0/i_142/A2            NOR2_X1       Fall  1.9930 0.0000 0.0130                      1.56385                                                   | 
|    M64/RESULT/i_0/i_142/ZN            NOR2_X1       Rise  2.0280 0.0350 0.0210             0.237628 2.57361  2.81124           1       100                    | 
|    M64/RESULT/i_0/i_141/B             XNOR2_X1      Rise  2.0280 0.0000 0.0210                      2.57361                                                   | 
|    M64/RESULT/i_0/i_141/ZN            XNOR2_X1      Rise  2.0680 0.0400 0.0160             0.237001 0.97463  1.21163           1       100                    | 
|    M64/RESULT/i_0/sum[60]                           Rise  2.0680 0.0000                                                                                       | 
|    M64/RESULT/S[60]                                 Rise  2.0680 0.0000                                                                                       | 
|    M64/c[60]                                        Rise  2.0680 0.0000                                                                                       | 
|    outReg/D[60]                                     Rise  2.0680 0.0000                                                                                       | 
|    outReg/i_0_62/A2                   AND2_X1       Rise  2.0680 0.0000 0.0160                      0.97463                                                   | 
|    outReg/i_0_62/ZN                   AND2_X1       Rise  2.1010 0.0330 0.0080             0.382787 1.14029  1.52308           1       100                    | 
|    outReg/Q_reg[60]/D                 DFF_X1        Rise  2.1010 0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[60]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080 0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430 0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1440 0.0010 0.0120    -0.0010           1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1900 0.0460 0.0210             8.53835  13.703   22.2414           16      100      F    K        | 
|    outReg/Q_reg[60]/CK        DFF_X1        Rise  0.1920 0.0020 0.0210                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1920 2.1920 | 
| library setup check                       | -0.0290 2.1630 | 
| data required time                        |  2.1630        | 
|                                           |                | 
| data required time                        |  2.1630        | 
| data arrival time                         | -2.1010        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0620        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[52]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[52] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100             0.675375 4.90224  5.57761           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                                       | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                                       | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4070 0.1030 0.0910             26.5213  51.1917  77.713            31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4370 0.0300 0.0960                      1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4670 0.0300 0.0270             1.07527  5.49384  6.56911           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4670 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4670 0.0000 0.0270                      2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5160 0.0490 0.0170             0.45162  2.57361  3.02523           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5160 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5750 0.0590 0.0400             0.848218 5.49384  6.34205           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5750 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6240 0.0490 0.0240             0.246601 2.57361  2.82021           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6240 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6790 0.0550 0.0420             0.912525 5.8097   6.72223           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6790 0.0000 0.0420                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7280 0.0490 0.0240             0.248108 2.57361  2.82172           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7280 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7820 0.0540 0.0410             0.785474 5.8097   6.59517           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7820 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8310 0.0490 0.0250             0.372772 2.57361  2.94638           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8310 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8850 0.0540 0.0400             0.54676  5.8097   6.35646           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8850 0.0000 0.0400                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9130 0.0280 0.0170             0.292719 2.57361  2.86633           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9130 0.0000 0.0170                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9600 0.0470 0.0150             0.465821 3.38608  3.8519            2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/in1[10]                                   Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9600 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0210 0.0610 0.0140             0.396002 3.38608  3.78208           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/in1[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0210 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0820 0.0610 0.0140             0.471131 3.38608  3.85721           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/in1[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0820 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1430 0.0610 0.0140             0.395446 3.38608  3.78153           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/in1[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1430 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2040 0.0610 0.0130             0.412398 3.23609  3.64849           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/a[10]                                 Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2040 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2340 0.0300 0.0200             0.921198 5.54986  6.47106           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2340 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2580 0.0240 0.0140             0.740564 3.90347  4.64403           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2580 0.0000 0.0140                      1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2860 0.0280 0.0280             0.379047 3.45099  3.83004           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2860 0.0000 0.0280                      3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3110 0.0250 0.0130             0.506894 8.7138   9.2207            2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3110 0.0000 0.0130                      6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3590 0.0480 0.0330             1.68091  7.32194  9.00285           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3590 0.0000 0.0330                      3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3790 0.0200 0.0130             0.798821 6.02656  6.82539           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3790 0.0000 0.0130                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0940 0.0530             0.808203 9.98512  10.7933           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160             2.16655  6.02656  8.19312           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160                      5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5880 0.0950 0.0530             0.722095 9.98451  10.7066           3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X4       Rise  1.5880 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X4       Fall  1.6060 0.0180 0.0150             0.713488 6.02656  6.74005           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6060 0.0000 0.0150                      5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.6990 0.0930 0.0510             1.12321  8.98399  10.1072           4       100                    | 
|    M64/RESULT/i_0/i_242/A3            NOR3_X2       Rise  1.6990 0.0000 0.0510                      3.44279                                                   | 
|    M64/RESULT/i_0/i_242/ZN            NOR3_X2       Fall  1.7170 0.0180 0.0150             0.643289 3.44279  4.08608           1       100                    | 
|    M64/RESULT/i_0/i_241/A3            NOR3_X2       Fall  1.7170 0.0000 0.0150                      3.31987                                                   | 
|    M64/RESULT/i_0/i_241/ZN            NOR3_X2       Rise  1.8020 0.0850 0.0580             1.49123  10.2732  11.7645           4       100                    | 
|    M64/RESULT/i_0/i_224/A1            NOR2_X2       Rise  1.8020 0.0000 0.0580                      3.29331                                                   | 
|    M64/RESULT/i_0/i_224/ZN            NOR2_X2       Fall  1.8330 0.0310 0.0230             13.3688  6.68337  20.0521           1       100                    | 
|    M64/RESULT/i_0/i_223/A2            NOR2_X4       Fall  1.8380 0.0050 0.0230                      6.33856                                                   | 
|    M64/RESULT/i_0/i_223/ZN            NOR2_X4       Rise  1.8730 0.0350 0.0240             1.24428  7.05278  8.29707           4       100                    | 
|    M64/RESULT/i_0/i_134/B2            OAI21_X1      Rise  1.8730 0.0000 0.0240                      1.57189                                                   | 
|    M64/RESULT/i_0/i_134/ZN            OAI21_X1      Fall  1.9000 0.0270 0.0160             0.538522 3.84836  4.38689           2       100                    | 
|    M64/RESULT/i_0/i_132/B2            OAI22_X1      Fall  1.9000 0.0000 0.0160                      1.55047                                                   | 
|    M64/RESULT/i_0/i_132/ZN            OAI22_X1      Rise  1.9570 0.0570 0.0410             0.628363 3.35061  3.97897           2       100                    | 
|    M64/RESULT/i_0/i_131/A             INV_X1        Rise  1.9570 0.0000 0.0410                      1.70023                                                   | 
|    M64/RESULT/i_0/i_131/ZN            INV_X1        Fall  1.9750 0.0180 0.0130             0.552991 3.84775  4.40075           2       100                    | 
|    M64/RESULT/i_0/i_125/B2            OAI22_X1      Fall  1.9750 0.0000 0.0130                      1.55047                                                   | 
|    M64/RESULT/i_0/i_125/ZN            OAI22_X1      Rise  2.0250 0.0500 0.0360             0.330584 2.57361  2.90419           1       100                    | 
|    M64/RESULT/i_0/i_124/B             XNOR2_X1      Rise  2.0250 0.0000 0.0360                      2.57361                                                   | 
|    M64/RESULT/i_0/i_124/ZN            XNOR2_X1      Rise  2.0690 0.0440 0.0170             0.264701 0.97463  1.23933           1       100                    | 
|    M64/RESULT/i_0/sum[52]                           Rise  2.0690 0.0000                                                                                       | 
|    M64/RESULT/S[52]                                 Rise  2.0690 0.0000                                                                                       | 
|    M64/c[52]                                        Rise  2.0690 0.0000                                                                                       | 
|    outReg/D[52]                                     Rise  2.0690 0.0000                                                                                       | 
|    outReg/i_0_54/A2                   AND2_X1       Rise  2.0690 0.0000 0.0170                      0.97463                                                   | 
|    outReg/i_0_54/ZN                   AND2_X1       Rise  2.1020 0.0330 0.0080             0.277997 1.14029  1.41829           1       100                    | 
|    outReg/Q_reg[52]/D                 DFF_X1        Rise  2.1020 0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[52]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000  0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540  0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540  0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550  0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080  0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080  0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430  0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1440  0.0010 0.0120    -0.0010           1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.1940  0.0500 0.0240             11.0051  15.4159  26.421            18      100      F    K        | 
|    outReg/Q_reg[52]/CK        DFF_X1        Rise  0.1930 -0.0010 0.0240    -0.0020           0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1930 2.1930 | 
| library setup check                       | -0.0280 2.1650 | 
| data required time                        |  2.1650        | 
|                                           |                | 
| data required time                        |  2.1650        | 
| data arrival time                         | -2.1020        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0630        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[56]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[56] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100             0.675375 4.90224  5.57761           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                                       | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                                       | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4070 0.1030 0.0910             26.5213  51.1917  77.713            31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4370 0.0300 0.0960                      1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4670 0.0300 0.0270             1.07527  5.49384  6.56911           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4670 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4670 0.0000 0.0270                      2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5160 0.0490 0.0170             0.45162  2.57361  3.02523           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5160 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5750 0.0590 0.0400             0.848218 5.49384  6.34205           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5750 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6240 0.0490 0.0240             0.246601 2.57361  2.82021           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6240 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6790 0.0550 0.0420             0.912525 5.8097   6.72223           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6790 0.0000 0.0420                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7280 0.0490 0.0240             0.248108 2.57361  2.82172           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7280 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7820 0.0540 0.0410             0.785474 5.8097   6.59517           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7820 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8310 0.0490 0.0250             0.372772 2.57361  2.94638           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8310 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8850 0.0540 0.0400             0.54676  5.8097   6.35646           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8850 0.0000 0.0400                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9130 0.0280 0.0170             0.292719 2.57361  2.86633           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9130 0.0000 0.0170                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9600 0.0470 0.0150             0.465821 3.38608  3.8519            2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/in1[10]                                   Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9600 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0210 0.0610 0.0140             0.396002 3.38608  3.78208           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/in1[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0210 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0820 0.0610 0.0140             0.471131 3.38608  3.85721           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/in1[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0820 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1430 0.0610 0.0140             0.395446 3.38608  3.78153           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/in1[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1430 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2040 0.0610 0.0130             0.412398 3.23609  3.64849           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/a[10]                                 Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2040 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2340 0.0300 0.0200             0.921198 5.54986  6.47106           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2340 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2580 0.0240 0.0140             0.740564 3.90347  4.64403           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2580 0.0000 0.0140                      1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2860 0.0280 0.0280             0.379047 3.45099  3.83004           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2860 0.0000 0.0280                      3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3110 0.0250 0.0130             0.506894 8.7138   9.2207            2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3110 0.0000 0.0130                      6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3590 0.0480 0.0330             1.68091  7.32194  9.00285           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3590 0.0000 0.0330                      3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3790 0.0200 0.0130             0.798821 6.02656  6.82539           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3790 0.0000 0.0130                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0940 0.0530             0.808203 9.98512  10.7933           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160             2.16655  6.02656  8.19312           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160                      5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5880 0.0950 0.0530             0.722095 9.98451  10.7066           3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X4       Rise  1.5880 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X4       Fall  1.6060 0.0180 0.0150             0.713488 6.02656  6.74005           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6060 0.0000 0.0150                      5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.6990 0.0930 0.0510             1.12321  8.98399  10.1072           4       100                    | 
|    M64/RESULT/i_0/i_242/A3            NOR3_X2       Rise  1.6990 0.0000 0.0510                      3.44279                                                   | 
|    M64/RESULT/i_0/i_242/ZN            NOR3_X2       Fall  1.7170 0.0180 0.0150             0.643289 3.44279  4.08608           1       100                    | 
|    M64/RESULT/i_0/i_241/A3            NOR3_X2       Fall  1.7170 0.0000 0.0150                      3.31987                                                   | 
|    M64/RESULT/i_0/i_241/ZN            NOR3_X2       Rise  1.8020 0.0850 0.0580             1.49123  10.2732  11.7645           4       100                    | 
|    M64/RESULT/i_0/i_224/A1            NOR2_X2       Rise  1.8020 0.0000 0.0580                      3.29331                                                   | 
|    M64/RESULT/i_0/i_224/ZN            NOR2_X2       Fall  1.8330 0.0310 0.0230             13.3688  6.68337  20.0521           1       100                    | 
|    M64/RESULT/i_0/i_223/A2            NOR2_X4       Fall  1.8380 0.0050 0.0230                      6.33856                                                   | 
|    M64/RESULT/i_0/i_223/ZN            NOR2_X4       Rise  1.8730 0.0350 0.0240             1.24428  7.05278  8.29707           4       100                    | 
|    M64/RESULT/i_0/i_222/B2            OAI21_X1      Rise  1.8730 0.0000 0.0240                      1.57189                                                   | 
|    M64/RESULT/i_0/i_222/ZN            OAI21_X1      Fall  1.9000 0.0270 0.0150             0.49772  3.84836  4.34608           2       100                    | 
|    M64/RESULT/i_0/i_220/B2            OAI22_X1      Fall  1.9000 0.0000 0.0150                      1.55047                                                   | 
|    M64/RESULT/i_0/i_220/ZN            OAI22_X1      Rise  1.9580 0.0580 0.0420             0.850454 3.36443  4.21488           2       100                    | 
|    M64/RESULT/i_0/i_219/A             INV_X1        Rise  1.9580 0.0000 0.0420                      1.70023                                                   | 
|    M64/RESULT/i_0/i_219/ZN            INV_X1        Fall  1.9810 0.0230 0.0160             1.09399  5.56529  6.65929           2       100                    | 
|    M64/RESULT/i_0/i_138/B2            OAI22_X2      Fall  1.9810 0.0000 0.0160                      3.20412                                                   | 
|    M64/RESULT/i_0/i_138/ZN            OAI22_X2      Rise  2.0260 0.0450 0.0290             0.37542  2.57361  2.94903           1       100                    | 
|    M64/RESULT/i_0/i_137/B             XNOR2_X1      Rise  2.0260 0.0000 0.0290                      2.57361                                                   | 
|    M64/RESULT/i_0/i_137/ZN            XNOR2_X1      Rise  2.0680 0.0420 0.0160             0.232966 0.97463  1.2076            1       100                    | 
|    M64/RESULT/i_0/sum[56]                           Rise  2.0680 0.0000                                                                                       | 
|    M64/RESULT/S[56]                                 Rise  2.0680 0.0000                                                                                       | 
|    M64/c[56]                                        Rise  2.0680 0.0000                                                                                       | 
|    outReg/D[56]                                     Rise  2.0680 0.0000                                                                                       | 
|    outReg/i_0_58/A2                   AND2_X1       Rise  2.0680 0.0000 0.0160                      0.97463                                                   | 
|    outReg/i_0_58/ZN                   AND2_X1       Rise  2.1000 0.0320 0.0080             0.265034 1.14029  1.40532           1       100                    | 
|    outReg/Q_reg[56]/D                 DFF_X1        Rise  2.1000 0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[56]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080 0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430 0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1440 0.0010 0.0120    -0.0010           1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1900 0.0460 0.0210             8.53835  13.703   22.2414           16      100      F    K        | 
|    outReg/Q_reg[56]/CK        DFF_X1        Rise  0.1920 0.0020 0.0210                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1920 2.1920 | 
| library setup check                       | -0.0290 2.1630 | 
| data required time                        |  2.1630        | 
|                                           |                | 
| data required time                        |  2.1630        | 
| data arrival time                         | -2.1000        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0630        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[57]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[57] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100             0.675375 4.90224  5.57761           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                                       | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                                       | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4070 0.1030 0.0910             26.5213  51.1917  77.713            31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4370 0.0300 0.0960                      1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4670 0.0300 0.0270             1.07527  5.49384  6.56911           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4670 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4670 0.0000 0.0270                      2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5160 0.0490 0.0170             0.45162  2.57361  3.02523           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5160 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5750 0.0590 0.0400             0.848218 5.49384  6.34205           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5750 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6240 0.0490 0.0240             0.246601 2.57361  2.82021           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6240 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6790 0.0550 0.0420             0.912525 5.8097   6.72223           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6790 0.0000 0.0420                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7280 0.0490 0.0240             0.248108 2.57361  2.82172           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7280 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7820 0.0540 0.0410             0.785474 5.8097   6.59517           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7820 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8310 0.0490 0.0250             0.372772 2.57361  2.94638           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8310 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8850 0.0540 0.0400             0.54676  5.8097   6.35646           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8850 0.0000 0.0400                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9130 0.0280 0.0170             0.292719 2.57361  2.86633           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9130 0.0000 0.0170                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9600 0.0470 0.0150             0.465821 3.38608  3.8519            2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/in1[10]                                   Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9600 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0210 0.0610 0.0140             0.396002 3.38608  3.78208           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/in1[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0210 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0820 0.0610 0.0140             0.471131 3.38608  3.85721           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/in1[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0820 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1430 0.0610 0.0140             0.395446 3.38608  3.78153           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/in1[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1430 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2040 0.0610 0.0130             0.412398 3.23609  3.64849           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/a[10]                                 Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2040 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2340 0.0300 0.0200             0.921198 5.54986  6.47106           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2340 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2580 0.0240 0.0140             0.740564 3.90347  4.64403           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2580 0.0000 0.0140                      1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2860 0.0280 0.0280             0.379047 3.45099  3.83004           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2860 0.0000 0.0280                      3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3110 0.0250 0.0130             0.506894 8.7138   9.2207            2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3110 0.0000 0.0130                      6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3590 0.0480 0.0330             1.68091  7.32194  9.00285           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3590 0.0000 0.0330                      3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3790 0.0200 0.0130             0.798821 6.02656  6.82539           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3790 0.0000 0.0130                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0940 0.0530             0.808203 9.98512  10.7933           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160             2.16655  6.02656  8.19312           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160                      5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5880 0.0950 0.0530             0.722095 9.98451  10.7066           3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X4       Rise  1.5880 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X4       Fall  1.6060 0.0180 0.0150             0.713488 6.02656  6.74005           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6060 0.0000 0.0150                      5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.6990 0.0930 0.0510             1.12321  8.98399  10.1072           4       100                    | 
|    M64/RESULT/i_0/i_242/A3            NOR3_X2       Rise  1.6990 0.0000 0.0510                      3.44279                                                   | 
|    M64/RESULT/i_0/i_242/ZN            NOR3_X2       Fall  1.7170 0.0180 0.0150             0.643289 3.44279  4.08608           1       100                    | 
|    M64/RESULT/i_0/i_241/A3            NOR3_X2       Fall  1.7170 0.0000 0.0150                      3.31987                                                   | 
|    M64/RESULT/i_0/i_241/ZN            NOR3_X2       Rise  1.8020 0.0850 0.0580             1.49123  10.2732  11.7645           4       100                    | 
|    M64/RESULT/i_0/i_224/A1            NOR2_X2       Rise  1.8020 0.0000 0.0580                      3.29331                                                   | 
|    M64/RESULT/i_0/i_224/ZN            NOR2_X2       Fall  1.8330 0.0310 0.0230             13.3688  6.68337  20.0521           1       100                    | 
|    M64/RESULT/i_0/i_223/A2            NOR2_X4       Fall  1.8380 0.0050 0.0230                      6.33856                                                   | 
|    M64/RESULT/i_0/i_223/ZN            NOR2_X4       Rise  1.8730 0.0350 0.0240             1.24428  7.05278  8.29707           4       100                    | 
|    M64/RESULT/i_0/i_222/B2            OAI21_X1      Rise  1.8730 0.0000 0.0240                      1.57189                                                   | 
|    M64/RESULT/i_0/i_222/ZN            OAI21_X1      Fall  1.9000 0.0270 0.0150             0.49772  3.84836  4.34608           2       100                    | 
|    M64/RESULT/i_0/i_220/B2            OAI22_X1      Fall  1.9000 0.0000 0.0150                      1.55047                                                   | 
|    M64/RESULT/i_0/i_220/ZN            OAI22_X1      Rise  1.9580 0.0580 0.0420             0.850454 3.36443  4.21488           2       100                    | 
|    M64/RESULT/i_0/i_332/A2            NAND2_X1      Rise  1.9580 0.0000 0.0420                      1.6642                                                    | 
|    M64/RESULT/i_0/i_332/ZN            NAND2_X1      Fall  1.9780 0.0200 0.0110             0.215499 1.67685  1.89235           1       100                    | 
|    M64/RESULT/i_0/i_333/B2            AOI21_X1      Fall  1.9780 0.0000 0.0110                      1.40993                                                   | 
|    M64/RESULT/i_0/i_333/ZN            AOI21_X1      Rise  2.0140 0.0360 0.0250             0.237293 2.23275  2.47005           1       100                    | 
|    M64/RESULT/i_0/i_335/A             XNOR2_X1      Rise  2.0140 0.0000 0.0250                      2.23275                                                   | 
|    M64/RESULT/i_0/i_335/ZN            XNOR2_X1      Rise  2.0550 0.0410 0.0160             0.223264 0.97463  1.19789           1       100                    | 
|    M64/RESULT/i_0/sum[57]                           Rise  2.0550 0.0000                                                                                       | 
|    M64/RESULT/S[57]                                 Rise  2.0550 0.0000                                                                                       | 
|    M64/c[57]                                        Rise  2.0550 0.0000                                                                                       | 
|    outReg/D[57]                                     Rise  2.0550 0.0000                                                                                       | 
|    outReg/i_0_59/A2                   AND2_X1       Rise  2.0550 0.0000 0.0160                      0.97463                                                   | 
|    outReg/i_0_59/ZN                   AND2_X1       Rise  2.0870 0.0320 0.0080             0.226808 1.14029  1.3671            1       100                    | 
|    outReg/Q_reg[57]/D                 DFF_X1        Rise  2.0870 0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[57]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080 0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430 0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1440 0.0010 0.0120    -0.0010           1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1900 0.0460 0.0210             8.53835  13.703   22.2414           16      100      F    K        | 
|    outReg/Q_reg[57]/CK        DFF_X1        Rise  0.1920 0.0020 0.0210                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1920 2.1920 | 
| library setup check                       | -0.0290 2.1630 | 
| data required time                        |  2.1630        | 
|                                           |                | 
| data required time                        |  2.1630        | 
| data arrival time                         | -2.0870        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0760        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[53]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[53] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100             0.675375 4.90224  5.57761           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                                       | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                                       | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4070 0.1030 0.0910             26.5213  51.1917  77.713            31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4370 0.0300 0.0960                      1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4670 0.0300 0.0270             1.07527  5.49384  6.56911           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4670 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4670 0.0000 0.0270                      2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5160 0.0490 0.0170             0.45162  2.57361  3.02523           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5160 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5750 0.0590 0.0400             0.848218 5.49384  6.34205           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5750 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6240 0.0490 0.0240             0.246601 2.57361  2.82021           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6240 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6790 0.0550 0.0420             0.912525 5.8097   6.72223           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6790 0.0000 0.0420                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7280 0.0490 0.0240             0.248108 2.57361  2.82172           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7280 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7820 0.0540 0.0410             0.785474 5.8097   6.59517           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7820 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8310 0.0490 0.0250             0.372772 2.57361  2.94638           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8310 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8850 0.0540 0.0400             0.54676  5.8097   6.35646           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8850 0.0000 0.0400                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9130 0.0280 0.0170             0.292719 2.57361  2.86633           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9130 0.0000 0.0170                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9600 0.0470 0.0150             0.465821 3.38608  3.8519            2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/in1[10]                                   Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9600 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0210 0.0610 0.0140             0.396002 3.38608  3.78208           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/in1[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0210 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0820 0.0610 0.0140             0.471131 3.38608  3.85721           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/in1[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0820 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1430 0.0610 0.0140             0.395446 3.38608  3.78153           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/in1[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1430 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2040 0.0610 0.0130             0.412398 3.23609  3.64849           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/a[10]                                 Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2040 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2340 0.0300 0.0200             0.921198 5.54986  6.47106           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2340 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2580 0.0240 0.0140             0.740564 3.90347  4.64403           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2580 0.0000 0.0140                      1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2860 0.0280 0.0280             0.379047 3.45099  3.83004           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2860 0.0000 0.0280                      3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3110 0.0250 0.0130             0.506894 8.7138   9.2207            2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3110 0.0000 0.0130                      6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3590 0.0480 0.0330             1.68091  7.32194  9.00285           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3590 0.0000 0.0330                      3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3790 0.0200 0.0130             0.798821 6.02656  6.82539           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3790 0.0000 0.0130                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0940 0.0530             0.808203 9.98512  10.7933           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160             2.16655  6.02656  8.19312           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160                      5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5880 0.0950 0.0530             0.722095 9.98451  10.7066           3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X4       Rise  1.5880 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X4       Fall  1.6060 0.0180 0.0150             0.713488 6.02656  6.74005           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6060 0.0000 0.0150                      5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.6990 0.0930 0.0510             1.12321  8.98399  10.1072           4       100                    | 
|    M64/RESULT/i_0/i_242/A3            NOR3_X2       Rise  1.6990 0.0000 0.0510                      3.44279                                                   | 
|    M64/RESULT/i_0/i_242/ZN            NOR3_X2       Fall  1.7170 0.0180 0.0150             0.643289 3.44279  4.08608           1       100                    | 
|    M64/RESULT/i_0/i_241/A3            NOR3_X2       Fall  1.7170 0.0000 0.0150                      3.31987                                                   | 
|    M64/RESULT/i_0/i_241/ZN            NOR3_X2       Rise  1.8020 0.0850 0.0580             1.49123  10.2732  11.7645           4       100                    | 
|    M64/RESULT/i_0/i_224/A1            NOR2_X2       Rise  1.8020 0.0000 0.0580                      3.29331                                                   | 
|    M64/RESULT/i_0/i_224/ZN            NOR2_X2       Fall  1.8330 0.0310 0.0230             13.3688  6.68337  20.0521           1       100                    | 
|    M64/RESULT/i_0/i_223/A2            NOR2_X4       Fall  1.8380 0.0050 0.0230                      6.33856                                                   | 
|    M64/RESULT/i_0/i_223/ZN            NOR2_X4       Rise  1.8730 0.0350 0.0240             1.24428  7.05278  8.29707           4       100                    | 
|    M64/RESULT/i_0/i_134/B2            OAI21_X1      Rise  1.8730 0.0000 0.0240                      1.57189                                                   | 
|    M64/RESULT/i_0/i_134/ZN            OAI21_X1      Fall  1.9000 0.0270 0.0160             0.538522 3.84836  4.38689           2       100                    | 
|    M64/RESULT/i_0/i_132/B2            OAI22_X1      Fall  1.9000 0.0000 0.0160                      1.55047                                                   | 
|    M64/RESULT/i_0/i_132/ZN            OAI22_X1      Rise  1.9570 0.0570 0.0410             0.628363 3.35061  3.97897           2       100                    | 
|    M64/RESULT/i_0/i_129/A3            NAND3_X1      Rise  1.9570 0.0000 0.0410                      1.65038                                                   | 
|    M64/RESULT/i_0/i_129/ZN            NAND3_X1      Fall  1.9830 0.0260 0.0130             0.195526 1.67072  1.86624           1       100                    | 
|    M64/RESULT/i_0/i_128/A             OAI21_X1      Fall  1.9830 0.0000 0.0130                      1.51857                                                   | 
|    M64/RESULT/i_0/i_128/ZN            OAI21_X1      Rise  2.0080 0.0250 0.0230             0.225692 2.57361  2.7993            1       100                    | 
|    M64/RESULT/i_0/i_127/B             XNOR2_X1      Rise  2.0080 0.0000 0.0230                      2.57361                                                   | 
|    M64/RESULT/i_0/i_127/ZN            XNOR2_X1      Rise  2.0490 0.0410 0.0170             0.253719 0.97463  1.22835           1       100                    | 
|    M64/RESULT/i_0/sum[53]                           Rise  2.0490 0.0000                                                                                       | 
|    M64/RESULT/S[53]                                 Rise  2.0490 0.0000                                                                                       | 
|    M64/c[53]                                        Rise  2.0490 0.0000                                                                                       | 
|    outReg/D[53]                                     Rise  2.0490 0.0000                                                                                       | 
|    outReg/i_0_55/A2                   AND2_X1       Rise  2.0490 0.0000 0.0170                      0.97463                                                   | 
|    outReg/i_0_55/ZN                   AND2_X1       Rise  2.0820 0.0330 0.0080             0.396215 1.14029  1.5365            1       100                    | 
|    outReg/Q_reg[53]/D                 DFF_X1        Rise  2.0820 0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[53]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080 0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430 0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1440 0.0010 0.0120    -0.0010           1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1900 0.0460 0.0210             8.53835  13.703   22.2414           16      100      F    K        | 
|    outReg/Q_reg[53]/CK        DFF_X1        Rise  0.1920 0.0020 0.0210                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1920 2.1920 | 
| library setup check                       | -0.0290 2.1630 | 
| data required time                        |  2.1630        | 
|                                           |                | 
| data required time                        |  2.1630        | 
| data arrival time                         | -2.0820        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0810        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[62]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[62] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100             0.675375 4.90224  5.57761           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                                       | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                                       | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4070 0.1030 0.0910             26.5213  51.1917  77.713            31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4370 0.0300 0.0960                      1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4670 0.0300 0.0270             1.07527  5.49384  6.56911           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4670 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4670 0.0000 0.0270                      2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5160 0.0490 0.0170             0.45162  2.57361  3.02523           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5160 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5750 0.0590 0.0400             0.848218 5.49384  6.34205           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5750 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6240 0.0490 0.0240             0.246601 2.57361  2.82021           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6240 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6790 0.0550 0.0420             0.912525 5.8097   6.72223           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6790 0.0000 0.0420                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7280 0.0490 0.0240             0.248108 2.57361  2.82172           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7280 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7820 0.0540 0.0410             0.785474 5.8097   6.59517           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7820 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8310 0.0490 0.0250             0.372772 2.57361  2.94638           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8310 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8850 0.0540 0.0400             0.54676  5.8097   6.35646           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8850 0.0000 0.0400                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9130 0.0280 0.0170             0.292719 2.57361  2.86633           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9130 0.0000 0.0170                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9600 0.0470 0.0150             0.465821 3.38608  3.8519            2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/in1[10]                                   Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9600 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0210 0.0610 0.0140             0.396002 3.38608  3.78208           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/in1[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0210 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0820 0.0610 0.0140             0.471131 3.38608  3.85721           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/in1[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0820 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1430 0.0610 0.0140             0.395446 3.38608  3.78153           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/in1[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1430 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2040 0.0610 0.0130             0.412398 3.23609  3.64849           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/a[10]                                 Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2040 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2340 0.0300 0.0200             0.921198 5.54986  6.47106           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2340 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2580 0.0240 0.0140             0.740564 3.90347  4.64403           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2580 0.0000 0.0140                      1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2860 0.0280 0.0280             0.379047 3.45099  3.83004           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2860 0.0000 0.0280                      3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3110 0.0250 0.0130             0.506894 8.7138   9.2207            2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3110 0.0000 0.0130                      6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3590 0.0480 0.0330             1.68091  7.32194  9.00285           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3590 0.0000 0.0330                      3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3790 0.0200 0.0130             0.798821 6.02656  6.82539           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3790 0.0000 0.0130                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0940 0.0530             0.808203 9.98512  10.7933           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160             2.16655  6.02656  8.19312           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160                      5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5880 0.0950 0.0530             0.722095 9.98451  10.7066           3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X4       Rise  1.5880 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X4       Fall  1.6060 0.0180 0.0150             0.713488 6.02656  6.74005           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6060 0.0000 0.0150                      5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.6990 0.0930 0.0510             1.12321  8.98399  10.1072           4       100                    | 
|    M64/RESULT/i_0/i_242/A3            NOR3_X2       Rise  1.6990 0.0000 0.0510                      3.44279                                                   | 
|    M64/RESULT/i_0/i_242/ZN            NOR3_X2       Fall  1.7170 0.0180 0.0150             0.643289 3.44279  4.08608           1       100                    | 
|    M64/RESULT/i_0/i_241/A3            NOR3_X2       Fall  1.7170 0.0000 0.0150                      3.31987                                                   | 
|    M64/RESULT/i_0/i_241/ZN            NOR3_X2       Rise  1.8020 0.0850 0.0580             1.49123  10.2732  11.7645           4       100                    | 
|    M64/RESULT/i_0/i_343/B1            OAI21_X2      Rise  1.8020 0.0000 0.0580                      3.10079                                                   | 
|    M64/RESULT/i_0/i_343/ZN            OAI21_X2      Fall  1.8600 0.0580 0.0420             30.4609  3.29401  33.7549           2       100                    | 
|    M64/RESULT/i_0/i_341/B1            AOI21_X1      Fall  1.8800 0.0200 0.0450                      1.44682                                                   | 
|    M64/RESULT/i_0/i_341/ZN            AOI21_X1      Rise  1.9360 0.0560 0.0340             0.522292 3.89419  4.41649           2       100                    | 
|    M64/RESULT/i_0/i_366/B1            OAI21_X1      Rise  1.9360 0.0000 0.0340                      1.66205                                                   | 
|    M64/RESULT/i_0/i_366/ZN            OAI21_X1      Fall  1.9570 0.0210 0.0130             0.615162 1.67685  2.29201           1       100                    | 
|    M64/RESULT/i_0/i_365/B2            AOI21_X1      Fall  1.9570 0.0000 0.0130                      1.40993                                                   | 
|    M64/RESULT/i_0/i_365/ZN            AOI21_X1      Rise  2.0030 0.0460 0.0340             0.408438 3.85911  4.26754           2       100                    | 
|    M64/RESULT/i_0/i_363/A             XNOR2_X1      Rise  2.0030 0.0000 0.0340                      2.23275                                                   | 
|    M64/RESULT/i_0/i_363/ZN            XNOR2_X1      Rise  2.0470 0.0440 0.0170             0.377182 0.97463  1.35181           1       100                    | 
|    M64/RESULT/i_0/sum[62]                           Rise  2.0470 0.0000                                                                                       | 
|    M64/RESULT/S[62]                                 Rise  2.0470 0.0000                                                                                       | 
|    M64/c[62]                                        Rise  2.0470 0.0000                                                                                       | 
|    outReg/D[62]                                     Rise  2.0470 0.0000                                                                                       | 
|    outReg/i_0_64/A2                   AND2_X1       Rise  2.0470 0.0000 0.0170                      0.97463                                                   | 
|    outReg/i_0_64/ZN                   AND2_X1       Rise  2.0800 0.0330 0.0080             0.347497 1.14029  1.48779           1       100                    | 
|    outReg/Q_reg[62]/D                 DFF_X1        Rise  2.0800 0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[62]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080 0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430 0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1440 0.0010 0.0120    -0.0010           1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1900 0.0460 0.0210             8.53835  13.703   22.2414           16      100      F    K        | 
|    outReg/Q_reg[62]/CK        DFF_X1        Rise  0.1920 0.0020 0.0210                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1920 2.1920 | 
| library setup check                       | -0.0290 2.1630 | 
| data required time                        |  2.1630        | 
|                                           |                | 
| data required time                        |  2.1630        | 
| data arrival time                         | -2.0800        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0830        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[59]/D 
  
 Path Start Point : inRegA/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[59] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_35/A          CLKBUF_X2     Rise  0.1570 0.0050 0.0140    0.0010            1.40591                                     F             | 
|    inRegA/CTS_L4_c_tid0_35/Z          CLKBUF_X2     Rise  0.2050 0.0480 0.0260             11.6243  7.59723  19.2216           8       100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[31]/CK                DFF_X1        Rise  0.2070 0.0020 0.0260                      0.949653                                    F             | 
|    inRegA/Q_reg[31]/Q                 DFF_X1        Rise  0.3280 0.1210 0.0340             0.922688 12.8034  13.7261           4       100      F             | 
|    inRegA/Q[31]                                     Rise  0.3280 0.0000                                                                                       | 
|    M64/a[31]                                        Rise  0.3280 0.0000                                                                                       | 
|    M64/i_0_0_63/A                     INV_X4        Rise  0.3280 0.0000 0.0340                      6.25843                                                   | 
|    M64/i_0_0_63/ZN                    INV_X4        Fall  0.3670 0.0390 0.0230             15.6775  56.3122  71.9897           29      100                    | 
|    M64/i_0_0_559/A2                   NOR2_X1       Fall  0.3760 0.0090 0.0250                      1.56385                                                   | 
|    M64/i_0_0_559/ZN                   NOR2_X1       Rise  0.4830 0.1070 0.0810             2.63478  13.2095  15.8442           7       100                    | 
|    M64/A1_6/in1[63]                                 Rise  0.4830 0.0000                                                                                       | 
|    M64/A1_6/i_0_159/B                 XOR2_X1       Rise  0.4840 0.0010 0.0810                      2.36355                                                   | 
|    M64/A1_6/i_0_159/Z                 XOR2_X1       Rise  0.5590 0.0750 0.0390             0.555953 4.82291  5.37886           2       100                    | 
|    M64/A1_6/i_0_158/B                 XOR2_X1       Rise  0.5590 0.0000 0.0390                      2.36355                                                   | 
|    M64/A1_6/i_0_158/Z                 XOR2_X1       Rise  0.6450 0.0860 0.0530             1.43837  6.97496  8.41333           4       100                    | 
|    M64/A1_6/sum[63]                                 Rise  0.6450 0.0000                                                                                       | 
|    M64/A2_4/in2[63]                                 Rise  0.6450 0.0000                                                                                       | 
|    M64/A2_4/i_0_166/A                 XOR2_X1       Rise  0.6450 0.0000 0.0530                      2.23214                                                   | 
|    M64/A2_4/i_0_166/Z                 XOR2_X1       Rise  0.7170 0.0720 0.0400             0.466678 4.82291  5.28958           2       100                    | 
|    M64/A2_4/i_0_165/B                 XOR2_X1       Rise  0.7170 0.0000 0.0400                      2.36355                                                   | 
|    M64/A2_4/i_0_165/Z                 XOR2_X1       Rise  0.8270 0.1100 0.0750             1.51287  11.5367  13.0496           6       100                    | 
|    M64/A2_4/sum[63]                                 Rise  0.8270 0.0000                                                                                       | 
|    M64/A3_3/in1[63]                                 Rise  0.8270 0.0000                                                                                       | 
|    M64/A3_3/i_0_176/B                 XOR2_X1       Rise  0.8270 0.0000 0.0750                      2.36355                                                   | 
|    M64/A3_3/i_0_176/Z                 XOR2_X1       Rise  0.9480 0.1210 0.0820             1.74909  12.868   14.6171           5       100                    | 
|    M64/A3_3/i_0_175/B                 XNOR2_X1      Rise  0.9490 0.0010 0.0820                      2.57361                                                   | 
|    M64/A3_3/i_0_175/ZN                XNOR2_X1      Rise  1.0170 0.0680 0.0490             1.31636  6.97496  8.29133           4       100                    | 
|    M64/A3_3/sum[63]                                 Rise  1.0170 0.0000                                                                                       | 
|    M64/A4_2/in2[63]                                 Rise  1.0170 0.0000                                                                                       | 
|    M64/A4_2/i_0_198/A                 XOR2_X1       Rise  1.0170 0.0000 0.0490                      2.23214                                                   | 
|    M64/A4_2/i_0_198/Z                 XOR2_X1       Rise  1.0880 0.0710 0.0500             0.435674 4.82291  5.25858           2       100                    | 
|    M64/A4_2/i_0_197/B                 XOR2_X1       Rise  1.0880 0.0000 0.0500                      2.36355                                                   | 
|    M64/A4_2/i_0_197/Z                 XOR2_X1       Rise  1.1620 0.0740 0.0410             0.806296 4.94781  5.7541            3       100                    | 
|    M64/A4_2/sum[63]                                 Rise  1.1620 0.0000                                                                                       | 
|    M64/A5_1/in3[63]                                 Rise  1.1620 0.0000                                                                                       | 
|    M64/A5_1/i_0_230/A                 AOI21_X1      Rise  1.1620 0.0000 0.0410                      1.62635                                                   | 
|    M64/A5_1/i_0_230/ZN                AOI21_X1      Fall  1.1820 0.0200 0.0150             0.293957 1.65135  1.9453            1       100                    | 
|    M64/A5_1/i_0_227/A2                NOR2_X1       Fall  1.1820 0.0000 0.0150                      1.56385                                                   | 
|    M64/A5_1/i_0_227/ZN                NOR2_X1       Rise  1.2840 0.1020 0.0800             2.07522  13.6262  15.7014           6       100                    | 
|    M64/A5_1/sum[63]                                 Rise  1.2840 0.0000                                                                                       | 
|    M64/A6/in1[63]                                   Rise  1.2840 0.0000                                                                                       | 
|    M64/A6/i_0_240/B                   XOR2_X2       Rise  1.2850 0.0010 0.0800                      4.39563                                                   | 
|    M64/A6/i_0_240/Z                   XOR2_X2       Rise  1.3920 0.1070 0.0670             2.25061  20.4267  22.6773           8       100                    | 
|    M64/A6/i_0_233/B                   XNOR2_X1      Rise  1.3920 0.0000 0.0670                      2.57361                                                   | 
|    M64/A6/i_0_233/ZN                  XNOR2_X1      Rise  1.4540 0.0620 0.0410             0.74692  5.8097   6.55662           3       100                    | 
|    M64/A6/sum[57]                                   Rise  1.4540 0.0000                                                                                       | 
|    M64/A7/in1[57]                                   Rise  1.4540 0.0000                                                                                       | 
|    M64/A7/i_0_224/B                   XNOR2_X1      Rise  1.4540 0.0000 0.0410                      2.57361                                                   | 
|    M64/A7/i_0_224/ZN                  XNOR2_X1      Rise  1.5030 0.0490 0.0250             0.260145 2.57361  2.83375           1       100                    | 
|    M64/A7/i_0_223/B                   XNOR2_X1      Rise  1.5030 0.0000 0.0250                      2.57361                                                   | 
|    M64/A7/i_0_223/ZN                  XNOR2_X1      Rise  1.5570 0.0540 0.0410             0.686062 5.8097   6.49576           3       100                    | 
|    M64/A7/sum[57]                                   Rise  1.5570 0.0000                                                                                       | 
|    M64/A8/in1[57]                                   Rise  1.5570 0.0000                                                                                       | 
|    M64/A8/i_0_195/B                   XNOR2_X1      Rise  1.5570 0.0000 0.0410                      2.57361                                                   | 
|    M64/A8/i_0_195/ZN                  XNOR2_X1      Rise  1.6060 0.0490 0.0250             0.313242 2.57361  2.88685           1       100                    | 
|    M64/A8/i_0_194/B                   XNOR2_X1      Rise  1.6060 0.0000 0.0250                      2.57361                                                   | 
|    M64/A8/i_0_194/ZN                  XNOR2_X1      Rise  1.6550 0.0490 0.0300             0.777318 3.38608  4.1634            2       100                    | 
|    M64/A8/sum[57]                                   Rise  1.6550 0.0000                                                                                       | 
|    M64/A9/in1[57]                                   Rise  1.6550 0.0000                                                                                       | 
|    M64/A9/i_0_105/B                   XOR2_X1       Rise  1.6550 0.0000 0.0300                      2.36355                                                   | 
|    M64/A9/i_0_105/Z                   XOR2_X1       Rise  1.7270 0.0720 0.0420             0.990827 5.03833  6.02915           3       100                    | 
|    M64/A9/sum[57]                                   Rise  1.7270 0.0000                                                                                       | 
|    M64/RESULT/a[57]                                 Rise  1.7270 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[57]                             Rise  1.7270 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_327/A1            NOR2_X1       Rise  1.7270 0.0000 0.0420                      1.71447                                                   | 
|    M64/RESULT/i_0/i_327/ZN            NOR2_X1       Fall  1.7490 0.0220 0.0150             0.741759 5.00466  5.74642           3       100                    | 
|    M64/RESULT/i_0/i_349/A2            NOR3_X1       Fall  1.7490 0.0000 0.0150                      1.4768                                                    | 
|    M64/RESULT/i_0/i_349/ZN            NOR3_X1       Rise  1.8120 0.0630 0.0410             0.338988 3.34143  3.68042           2       100                    | 
|    M64/RESULT/i_0/i_348/A             OAI21_X1      Rise  1.8120 0.0000 0.0410                      1.67072                                                   | 
|    M64/RESULT/i_0/i_348/ZN            OAI21_X1      Fall  1.8440 0.0320 0.0200             0.836107 3.207    4.04311           2       100                    | 
|    M64/RESULT/i_0/i_344/C2            OAI211_X1     Fall  1.8440 0.0000 0.0200                      1.55566                                                   | 
|    M64/RESULT/i_0/i_344/ZN            OAI211_X1     Rise  1.8940 0.0500 0.0310             0.594613 3.2527   3.84732           2       100                    | 
|    M64/RESULT/i_0/i_359/A             AOI21_X1      Rise  1.8940 0.0000 0.0310                      1.62635                                                   | 
|    M64/RESULT/i_0/i_359/ZN            AOI21_X1      Fall  1.9130 0.0190 0.0250             0.486522 1.65135  2.13787           1       100                    | 
|    M64/RESULT/i_0/i_358/A2            NOR2_X1       Fall  1.9130 0.0000 0.0250                      1.56385                                                   | 
|    M64/RESULT/i_0/i_358/ZN            NOR2_X1       Rise  1.9720 0.0590 0.0380             1.41956  5.00287  6.42243           3       100                    | 
|    M64/RESULT/i_0/i_355/A             AOI21_X1      Rise  1.9760 0.0040 0.0380    0.0040            1.62635                                                   | 
|    M64/RESULT/i_0/i_355/ZN            AOI21_X1      Fall  1.9970 0.0210 0.0170             0.243666 2.23275  2.47642           1       100                    | 
|    M64/RESULT/i_0/i_353/A             XNOR2_X1      Fall  1.9970 0.0000 0.0170                      2.12585                                                   | 
|    M64/RESULT/i_0/i_353/ZN            XNOR2_X1      Fall  2.0370 0.0400 0.0120             0.301637 0.97463  1.27627           1       100                    | 
|    M64/RESULT/i_0/sum[59]                           Fall  2.0370 0.0000                                                                                       | 
|    M64/RESULT/S[59]                                 Fall  2.0370 0.0000                                                                                       | 
|    M64/c[59]                                        Fall  2.0370 0.0000                                                                                       | 
|    outReg/D[59]                                     Fall  2.0370 0.0000                                                                                       | 
|    outReg/i_0_61/A2                   AND2_X1       Fall  2.0370 0.0000 0.0120                      0.894119                                                  | 
|    outReg/i_0_61/ZN                   AND2_X1       Fall  2.0690 0.0320 0.0060             0.189328 1.14029  1.32962           1       100                    | 
|    outReg/Q_reg[59]/D                 DFF_X1        Fall  2.0690 0.0000 0.0060                      1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[59]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080 0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430 0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1440 0.0010 0.0120    -0.0010           1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1900 0.0460 0.0210             8.53835  13.703   22.2414           16      100      F    K        | 
|    outReg/Q_reg[59]/CK        DFF_X1        Rise  0.1910 0.0010 0.0210                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1910 2.1910 | 
| library setup check                       | -0.0320 2.1590 | 
| data required time                        |  2.1590        | 
|                                           |                | 
| data required time                        |  2.1590        | 
| data arrival time                         | -2.0690        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0900        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[55]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[55] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100             0.675375 4.90224  5.57761           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                                       | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                                       | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4070 0.1030 0.0910             26.5213  51.1917  77.713            31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4370 0.0300 0.0960                      1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4670 0.0300 0.0270             1.07527  5.49384  6.56911           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4670 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4670 0.0000 0.0270                      2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5160 0.0490 0.0170             0.45162  2.57361  3.02523           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5160 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5750 0.0590 0.0400             0.848218 5.49384  6.34205           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5750 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6240 0.0490 0.0240             0.246601 2.57361  2.82021           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6240 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6790 0.0550 0.0420             0.912525 5.8097   6.72223           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6790 0.0000 0.0420                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7280 0.0490 0.0240             0.248108 2.57361  2.82172           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7280 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7820 0.0540 0.0410             0.785474 5.8097   6.59517           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7820 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8310 0.0490 0.0250             0.372772 2.57361  2.94638           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8310 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8850 0.0540 0.0400             0.54676  5.8097   6.35646           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8850 0.0000 0.0400                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9130 0.0280 0.0170             0.292719 2.57361  2.86633           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9130 0.0000 0.0170                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9600 0.0470 0.0150             0.465821 3.38608  3.8519            2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/in1[10]                                   Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9600 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0210 0.0610 0.0140             0.396002 3.38608  3.78208           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/in1[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0210 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0820 0.0610 0.0140             0.471131 3.38608  3.85721           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/in1[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0820 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1430 0.0610 0.0140             0.395446 3.38608  3.78153           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/in1[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1430 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2040 0.0610 0.0130             0.412398 3.23609  3.64849           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/a[10]                                 Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2040 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2340 0.0300 0.0200             0.921198 5.54986  6.47106           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2340 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2580 0.0240 0.0140             0.740564 3.90347  4.64403           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2580 0.0000 0.0140                      1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2860 0.0280 0.0280             0.379047 3.45099  3.83004           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2860 0.0000 0.0280                      3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3110 0.0250 0.0130             0.506894 8.7138   9.2207            2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3110 0.0000 0.0130                      6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3590 0.0480 0.0330             1.68091  7.32194  9.00285           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3590 0.0000 0.0330                      3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3790 0.0200 0.0130             0.798821 6.02656  6.82539           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3790 0.0000 0.0130                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0940 0.0530             0.808203 9.98512  10.7933           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160             2.16655  6.02656  8.19312           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160                      5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5880 0.0950 0.0530             0.722095 9.98451  10.7066           3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X4       Rise  1.5880 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X4       Fall  1.6060 0.0180 0.0150             0.713488 6.02656  6.74005           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6060 0.0000 0.0150                      5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.6990 0.0930 0.0510             1.12321  8.98399  10.1072           4       100                    | 
|    M64/RESULT/i_0/i_242/A3            NOR3_X2       Rise  1.6990 0.0000 0.0510                      3.44279                                                   | 
|    M64/RESULT/i_0/i_242/ZN            NOR3_X2       Fall  1.7170 0.0180 0.0150             0.643289 3.44279  4.08608           1       100                    | 
|    M64/RESULT/i_0/i_241/A3            NOR3_X2       Fall  1.7170 0.0000 0.0150                      3.31987                                                   | 
|    M64/RESULT/i_0/i_241/ZN            NOR3_X2       Rise  1.8020 0.0850 0.0580             1.49123  10.2732  11.7645           4       100                    | 
|    M64/RESULT/i_0/i_224/A1            NOR2_X2       Rise  1.8020 0.0000 0.0580                      3.29331                                                   | 
|    M64/RESULT/i_0/i_224/ZN            NOR2_X2       Fall  1.8330 0.0310 0.0230             13.3688  6.68337  20.0521           1       100                    | 
|    M64/RESULT/i_0/i_223/A2            NOR2_X4       Fall  1.8380 0.0050 0.0230                      6.33856                                                   | 
|    M64/RESULT/i_0/i_223/ZN            NOR2_X4       Rise  1.8730 0.0350 0.0240             1.24428  7.05278  8.29707           4       100                    | 
|    M64/RESULT/i_0/i_222/B2            OAI21_X1      Rise  1.8730 0.0000 0.0240                      1.57189                                                   | 
|    M64/RESULT/i_0/i_222/ZN            OAI21_X1      Fall  1.9000 0.0270 0.0150             0.49772  3.84836  4.34608           2       100                    | 
|    M64/RESULT/i_0/i_220/B2            OAI22_X1      Fall  1.9000 0.0000 0.0150                      1.55047                                                   | 
|    M64/RESULT/i_0/i_220/ZN            OAI22_X1      Rise  1.9580 0.0580 0.0420             0.850454 3.36443  4.21488           2       100                    | 
|    M64/RESULT/i_0/i_219/A             INV_X1        Rise  1.9580 0.0000 0.0420                      1.70023                                                   | 
|    M64/RESULT/i_0/i_219/ZN            INV_X1        Fall  1.9810 0.0230 0.0160             1.09399  5.56529  6.65929           2       100                    | 
|    M64/RESULT/i_0/i_215/A             XOR2_X1       Fall  1.9810 0.0000 0.0160                      2.18123                                                   | 
|    M64/RESULT/i_0/i_215/Z             XOR2_X1       Fall  2.0330 0.0520 0.0110             0.233826 0.97463  1.20846           1       100                    | 
|    M64/RESULT/i_0/sum[55]                           Fall  2.0330 0.0000                                                                                       | 
|    M64/RESULT/S[55]                                 Fall  2.0330 0.0000                                                                                       | 
|    M64/c[55]                                        Fall  2.0330 0.0000                                                                                       | 
|    outReg/D[55]                                     Fall  2.0330 0.0000                                                                                       | 
|    outReg/i_0_57/A2                   AND2_X1       Fall  2.0330 0.0000 0.0110                      0.894119                                                  | 
|    outReg/i_0_57/ZN                   AND2_X1       Fall  2.0650 0.0320 0.0060             0.389317 1.14029  1.52961           1       100                    | 
|    outReg/Q_reg[55]/D                 DFF_X1        Fall  2.0650 0.0000 0.0060                      1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[55]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080 0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430 0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1440 0.0010 0.0120    -0.0010           1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1900 0.0460 0.0210             8.53835  13.703   22.2414           16      100      F    K        | 
|    outReg/Q_reg[55]/CK        DFF_X1        Rise  0.1920 0.0020 0.0210                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1920 2.1920 | 
| library setup check                       | -0.0320 2.1600 | 
| data required time                        |  2.1600        | 
|                                           |                | 
| data required time                        |  2.1600        | 
| data arrival time                         | -2.0650        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0950        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[49]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[49] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100             0.675375 4.90224  5.57761           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                                       | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                                       | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4070 0.1030 0.0910             26.5213  51.1917  77.713            31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4370 0.0300 0.0960                      1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4670 0.0300 0.0270             1.07527  5.49384  6.56911           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4670 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4670 0.0000 0.0270                      2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5160 0.0490 0.0170             0.45162  2.57361  3.02523           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5160 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5750 0.0590 0.0400             0.848218 5.49384  6.34205           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5750 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6240 0.0490 0.0240             0.246601 2.57361  2.82021           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6240 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6790 0.0550 0.0420             0.912525 5.8097   6.72223           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6790 0.0000 0.0420                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7280 0.0490 0.0240             0.248108 2.57361  2.82172           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7280 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7820 0.0540 0.0410             0.785474 5.8097   6.59517           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7820 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8310 0.0490 0.0250             0.372772 2.57361  2.94638           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8310 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8850 0.0540 0.0400             0.54676  5.8097   6.35646           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8850 0.0000 0.0400                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9130 0.0280 0.0170             0.292719 2.57361  2.86633           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9130 0.0000 0.0170                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9600 0.0470 0.0150             0.465821 3.38608  3.8519            2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/in1[10]                                   Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9600 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0210 0.0610 0.0140             0.396002 3.38608  3.78208           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/in1[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0210 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0820 0.0610 0.0140             0.471131 3.38608  3.85721           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/in1[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0820 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1430 0.0610 0.0140             0.395446 3.38608  3.78153           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/in1[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1430 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2040 0.0610 0.0130             0.412398 3.23609  3.64849           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/a[10]                                 Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2040 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2340 0.0300 0.0200             0.921198 5.54986  6.47106           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2340 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2580 0.0240 0.0140             0.740564 3.90347  4.64403           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2580 0.0000 0.0140                      1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2860 0.0280 0.0280             0.379047 3.45099  3.83004           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2860 0.0000 0.0280                      3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3110 0.0250 0.0130             0.506894 8.7138   9.2207            2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3110 0.0000 0.0130                      6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3590 0.0480 0.0330             1.68091  7.32194  9.00285           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3590 0.0000 0.0330                      3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3790 0.0200 0.0130             0.798821 6.02656  6.82539           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3790 0.0000 0.0130                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0940 0.0530             0.808203 9.98512  10.7933           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160             2.16655  6.02656  8.19312           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160                      5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5880 0.0950 0.0530             0.722095 9.98451  10.7066           3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X4       Rise  1.5880 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X4       Fall  1.6060 0.0180 0.0150             0.713488 6.02656  6.74005           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6060 0.0000 0.0150                      5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.6990 0.0930 0.0510             1.12321  8.98399  10.1072           4       100                    | 
|    M64/RESULT/i_0/i_242/A3            NOR3_X2       Rise  1.6990 0.0000 0.0510                      3.44279                                                   | 
|    M64/RESULT/i_0/i_242/ZN            NOR3_X2       Fall  1.7170 0.0180 0.0150             0.643289 3.44279  4.08608           1       100                    | 
|    M64/RESULT/i_0/i_241/A3            NOR3_X2       Fall  1.7170 0.0000 0.0150                      3.31987                                                   | 
|    M64/RESULT/i_0/i_241/ZN            NOR3_X2       Rise  1.8020 0.0850 0.0580             1.49123  10.2732  11.7645           4       100                    | 
|    M64/RESULT/i_0/i_224/A1            NOR2_X2       Rise  1.8020 0.0000 0.0580                      3.29331                                                   | 
|    M64/RESULT/i_0/i_224/ZN            NOR2_X2       Fall  1.8330 0.0310 0.0230             13.3688  6.68337  20.0521           1       100                    | 
|    M64/RESULT/i_0/i_223/A2            NOR2_X4       Fall  1.8380 0.0050 0.0230                      6.33856                                                   | 
|    M64/RESULT/i_0/i_223/ZN            NOR2_X4       Rise  1.8730 0.0350 0.0240             1.24428  7.05278  8.29707           4       100                    | 
|    M64/RESULT/i_0/i_119/B2            AOI21_X1      Rise  1.8730 0.0000 0.0240                      1.67685                                                   | 
|    M64/RESULT/i_0/i_119/ZN            AOI21_X1      Fall  1.8970 0.0240 0.0140             0.579283 3.80404  4.38332           2       100                    | 
|    M64/RESULT/i_0/i_118/B2            OAI21_X1      Fall  1.8970 0.0000 0.0140                      1.55833                                                   | 
|    M64/RESULT/i_0/i_118/ZN            OAI21_X1      Rise  1.9330 0.0360 0.0200             0.400462 1.70023  2.10069           1       100                    | 
|    M64/RESULT/i_0/i_117/A             INV_X1        Rise  1.9330 0.0000 0.0200                      1.70023                                                   | 
|    M64/RESULT/i_0/i_117/ZN            INV_X1        Fall  1.9470 0.0140 0.0090             0.372312 3.80404  4.17635           2       100                    | 
|    M64/RESULT/i_0/i_115/B2            OAI21_X1      Fall  1.9470 0.0000 0.0090                      1.55833                                                   | 
|    M64/RESULT/i_0/i_115/ZN            OAI21_X1      Rise  1.9850 0.0380 0.0240             0.379182 2.57361  2.95279           1       100                    | 
|    M64/RESULT/i_0/i_114/B             XNOR2_X1      Rise  1.9850 0.0000 0.0240                      2.57361                                                   | 
|    M64/RESULT/i_0/i_114/ZN            XNOR2_X1      Rise  2.0260 0.0410 0.0170             0.267202 0.97463  1.24183           1       100                    | 
|    M64/RESULT/i_0/sum[49]                           Rise  2.0260 0.0000                                                                                       | 
|    M64/RESULT/S[49]                                 Rise  2.0260 0.0000                                                                                       | 
|    M64/c[49]                                        Rise  2.0260 0.0000                                                                                       | 
|    outReg/D[49]                                     Rise  2.0260 0.0000                                                                                       | 
|    outReg/i_0_51/A2                   AND2_X1       Rise  2.0260 0.0000 0.0170                      0.97463                                                   | 
|    outReg/i_0_51/ZN                   AND2_X1       Rise  2.0580 0.0320 0.0080             0.148276 1.14029  1.28857           1       100                    | 
|    outReg/Q_reg[49]/D                 DFF_X1        Rise  2.0580 0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[49]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080 0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430 0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1440 0.0010 0.0120    -0.0010           1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1900 0.0460 0.0210             8.53835  13.703   22.2414           16      100      F    K        | 
|    outReg/Q_reg[49]/CK        DFF_X1        Rise  0.1910 0.0010 0.0210                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1910 2.1910 | 
| library setup check                       | -0.0290 2.1620 | 
| data required time                        |  2.1620        | 
|                                           |                | 
| data required time                        |  2.1620        | 
| data arrival time                         | -2.0580        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1040        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[51]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[51] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100             0.675375 4.90224  5.57761           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                                       | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                                       | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4070 0.1030 0.0910             26.5213  51.1917  77.713            31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4370 0.0300 0.0960                      1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4670 0.0300 0.0270             1.07527  5.49384  6.56911           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4670 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4670 0.0000 0.0270                      2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5160 0.0490 0.0170             0.45162  2.57361  3.02523           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5160 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5750 0.0590 0.0400             0.848218 5.49384  6.34205           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5750 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6240 0.0490 0.0240             0.246601 2.57361  2.82021           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6240 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6790 0.0550 0.0420             0.912525 5.8097   6.72223           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6790 0.0000 0.0420                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7280 0.0490 0.0240             0.248108 2.57361  2.82172           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7280 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7820 0.0540 0.0410             0.785474 5.8097   6.59517           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7820 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8310 0.0490 0.0250             0.372772 2.57361  2.94638           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8310 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8850 0.0540 0.0400             0.54676  5.8097   6.35646           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8850 0.0000 0.0400                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9130 0.0280 0.0170             0.292719 2.57361  2.86633           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9130 0.0000 0.0170                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9600 0.0470 0.0150             0.465821 3.38608  3.8519            2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/in1[10]                                   Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9600 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0210 0.0610 0.0140             0.396002 3.38608  3.78208           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/in1[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0210 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0820 0.0610 0.0140             0.471131 3.38608  3.85721           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/in1[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0820 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1430 0.0610 0.0140             0.395446 3.38608  3.78153           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/in1[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1430 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2040 0.0610 0.0130             0.412398 3.23609  3.64849           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/a[10]                                 Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2040 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2340 0.0300 0.0200             0.921198 5.54986  6.47106           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2340 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2580 0.0240 0.0140             0.740564 3.90347  4.64403           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2580 0.0000 0.0140                      1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2860 0.0280 0.0280             0.379047 3.45099  3.83004           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2860 0.0000 0.0280                      3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3110 0.0250 0.0130             0.506894 8.7138   9.2207            2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3110 0.0000 0.0130                      6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3590 0.0480 0.0330             1.68091  7.32194  9.00285           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3590 0.0000 0.0330                      3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3790 0.0200 0.0130             0.798821 6.02656  6.82539           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3790 0.0000 0.0130                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0940 0.0530             0.808203 9.98512  10.7933           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160             2.16655  6.02656  8.19312           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160                      5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5880 0.0950 0.0530             0.722095 9.98451  10.7066           3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X4       Rise  1.5880 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X4       Fall  1.6060 0.0180 0.0150             0.713488 6.02656  6.74005           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6060 0.0000 0.0150                      5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.6990 0.0930 0.0510             1.12321  8.98399  10.1072           4       100                    | 
|    M64/RESULT/i_0/i_242/A3            NOR3_X2       Rise  1.6990 0.0000 0.0510                      3.44279                                                   | 
|    M64/RESULT/i_0/i_242/ZN            NOR3_X2       Fall  1.7170 0.0180 0.0150             0.643289 3.44279  4.08608           1       100                    | 
|    M64/RESULT/i_0/i_241/A3            NOR3_X2       Fall  1.7170 0.0000 0.0150                      3.31987                                                   | 
|    M64/RESULT/i_0/i_241/ZN            NOR3_X2       Rise  1.8020 0.0850 0.0580             1.49123  10.2732  11.7645           4       100                    | 
|    M64/RESULT/i_0/i_224/A1            NOR2_X2       Rise  1.8020 0.0000 0.0580                      3.29331                                                   | 
|    M64/RESULT/i_0/i_224/ZN            NOR2_X2       Fall  1.8330 0.0310 0.0230             13.3688  6.68337  20.0521           1       100                    | 
|    M64/RESULT/i_0/i_223/A2            NOR2_X4       Fall  1.8380 0.0050 0.0230                      6.33856                                                   | 
|    M64/RESULT/i_0/i_223/ZN            NOR2_X4       Rise  1.8730 0.0350 0.0240             1.24428  7.05278  8.29707           4       100                    | 
|    M64/RESULT/i_0/i_134/B2            OAI21_X1      Rise  1.8730 0.0000 0.0240                      1.57189                                                   | 
|    M64/RESULT/i_0/i_134/ZN            OAI21_X1      Fall  1.9000 0.0270 0.0160             0.538522 3.84836  4.38689           2       100                    | 
|    M64/RESULT/i_0/i_132/B2            OAI22_X1      Fall  1.9000 0.0000 0.0160                      1.55047                                                   | 
|    M64/RESULT/i_0/i_132/ZN            OAI22_X1      Rise  1.9570 0.0570 0.0410             0.628363 3.35061  3.97897           2       100                    | 
|    M64/RESULT/i_0/i_131/A             INV_X1        Rise  1.9570 0.0000 0.0410                      1.70023                                                   | 
|    M64/RESULT/i_0/i_131/ZN            INV_X1        Fall  1.9750 0.0180 0.0130             0.552991 3.84775  4.40075           2       100                    | 
|    M64/RESULT/i_0/i_123/A             XOR2_X1       Fall  1.9750 0.0000 0.0130                      2.18123                                                   | 
|    M64/RESULT/i_0/i_123/Z             XOR2_X1       Fall  2.0250 0.0500 0.0110             0.13333  0.97463  1.10796           1       100                    | 
|    M64/RESULT/i_0/sum[51]                           Fall  2.0250 0.0000                                                                                       | 
|    M64/RESULT/S[51]                                 Fall  2.0250 0.0000                                                                                       | 
|    M64/c[51]                                        Fall  2.0250 0.0000                                                                                       | 
|    outReg/D[51]                                     Fall  2.0250 0.0000                                                                                       | 
|    outReg/i_0_53/A2                   AND2_X1       Fall  2.0250 0.0000 0.0110                      0.894119                                                  | 
|    outReg/i_0_53/ZN                   AND2_X1       Fall  2.0570 0.0320 0.0060             0.595001 1.14029  1.73529           1       100                    | 
|    outReg/Q_reg[51]/D                 DFF_X1        Fall  2.0570 0.0000 0.0060                      1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[51]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000  0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540  0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540  0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550  0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080  0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080  0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430  0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1440  0.0010 0.0120    -0.0010           1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.1940  0.0500 0.0240             11.0051  15.4159  26.421            18      100      F    K        | 
|    outReg/Q_reg[51]/CK        DFF_X1        Rise  0.1930 -0.0010 0.0240    -0.0020           0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1930 2.1930 | 
| library setup check                       | -0.0310 2.1620 | 
| data required time                        |  2.1620        | 
|                                           |                | 
| data required time                        |  2.1620        | 
| data arrival time                         | -2.0570        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1050        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[40]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[40] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100             0.675375 4.90224  5.57761           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                                       | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                                       | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4070 0.1030 0.0910             26.5213  51.1917  77.713            31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4370 0.0300 0.0960                      1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4670 0.0300 0.0270             1.07527  5.49384  6.56911           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4670 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4670 0.0000 0.0270                      2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5160 0.0490 0.0170             0.45162  2.57361  3.02523           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5160 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5750 0.0590 0.0400             0.848218 5.49384  6.34205           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5750 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6240 0.0490 0.0240             0.246601 2.57361  2.82021           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6240 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6790 0.0550 0.0420             0.912525 5.8097   6.72223           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6790 0.0000 0.0420                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7280 0.0490 0.0240             0.248108 2.57361  2.82172           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7280 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7820 0.0540 0.0410             0.785474 5.8097   6.59517           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7820 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8310 0.0490 0.0250             0.372772 2.57361  2.94638           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8310 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8850 0.0540 0.0400             0.54676  5.8097   6.35646           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8850 0.0000 0.0400                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9130 0.0280 0.0170             0.292719 2.57361  2.86633           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9130 0.0000 0.0170                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9600 0.0470 0.0150             0.465821 3.38608  3.8519            2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/in1[10]                                   Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9600 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0210 0.0610 0.0140             0.396002 3.38608  3.78208           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/in1[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0210 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0820 0.0610 0.0140             0.471131 3.38608  3.85721           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/in1[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0820 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1430 0.0610 0.0140             0.395446 3.38608  3.78153           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/in1[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1430 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2040 0.0610 0.0130             0.412398 3.23609  3.64849           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/a[10]                                 Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2040 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2340 0.0300 0.0200             0.921198 5.54986  6.47106           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2340 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2580 0.0240 0.0140             0.740564 3.90347  4.64403           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2580 0.0000 0.0140                      1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2860 0.0280 0.0280             0.379047 3.45099  3.83004           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2860 0.0000 0.0280                      3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3110 0.0250 0.0130             0.506894 8.7138   9.2207            2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3110 0.0000 0.0130                      6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3590 0.0480 0.0330             1.68091  7.32194  9.00285           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3590 0.0000 0.0330                      3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3790 0.0200 0.0130             0.798821 6.02656  6.82539           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3790 0.0000 0.0130                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0940 0.0530             0.808203 9.98512  10.7933           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160             2.16655  6.02656  8.19312           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160                      5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5880 0.0950 0.0530             0.722095 9.98451  10.7066           3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X4       Rise  1.5880 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X4       Fall  1.6060 0.0180 0.0150             0.713488 6.02656  6.74005           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6060 0.0000 0.0150                      5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.6990 0.0930 0.0510             1.12321  8.98399  10.1072           4       100                    | 
|    M64/RESULT/i_0/i_96/B1             OAI21_X1      Rise  1.6990 0.0000 0.0510                      1.66205                                                   | 
|    M64/RESULT/i_0/i_96/ZN             OAI21_X1      Fall  1.7360 0.0370 0.0270             0.451109 6.25843  6.70953           1       100                    | 
|    M64/RESULT/i_0/i_95/A              INV_X4        Fall  1.7360 0.0000 0.0270                      5.70005                                                   | 
|    M64/RESULT/i_0/i_95/ZN             INV_X4        Rise  1.7680 0.0320 0.0210             21.1682  5.48089  26.6491           3       100                    | 
|    M64/RESULT/i_0/i_94/B2             OAI21_X1      Rise  1.7750 0.0070 0.0210    0.0020            1.57189                                                   | 
|    M64/RESULT/i_0/i_94/ZN             OAI21_X1      Fall  1.7950 0.0200 0.0160             0.164743 1.70023  1.86497           1       100                    | 
|    M64/RESULT/i_0/i_93/A              INV_X1        Fall  1.7950 0.0000 0.0160                      1.54936                                                   | 
|    M64/RESULT/i_0/i_93/ZN             INV_X1        Rise  1.8230 0.0280 0.0170             0.871943 5.48089  6.35283           3       100                    | 
|    M64/RESULT/i_0/i_92/B2             OAI21_X1      Rise  1.8230 0.0000 0.0170                      1.57189                                                   | 
|    M64/RESULT/i_0/i_92/ZN             OAI21_X1      Fall  1.8480 0.0250 0.0180             0.535482 3.84836  4.38385           2       100                    | 
|    M64/RESULT/i_0/i_90/B2             OAI22_X1      Fall  1.8480 0.0000 0.0180                      1.55047                                                   | 
|    M64/RESULT/i_0/i_90/ZN             OAI22_X1      Rise  1.9050 0.0570 0.0400             0.362553 3.35061  3.71316           2       100                    | 
|    M64/RESULT/i_0/i_89/A              INV_X1        Rise  1.9050 0.0000 0.0400                      1.70023                                                   | 
|    M64/RESULT/i_0/i_89/ZN             INV_X1        Fall  1.9230 0.0180 0.0130             0.696451 3.84775  4.54421           2       100                    | 
|    M64/RESULT/i_0/i_83/B2             OAI22_X1      Fall  1.9230 0.0000 0.0130                      1.55047                                                   | 
|    M64/RESULT/i_0/i_83/ZN             OAI22_X1      Rise  1.9740 0.0510 0.0360             0.429741 2.57361  3.00335           1       100                    | 
|    M64/RESULT/i_0/i_82/B              XNOR2_X1      Rise  1.9740 0.0000 0.0360                      2.57361                                                   | 
|    M64/RESULT/i_0/i_82/ZN             XNOR2_X1      Rise  2.0180 0.0440 0.0170             0.287777 0.97463  1.26241           1       100                    | 
|    M64/RESULT/i_0/sum[40]                           Rise  2.0180 0.0000                                                                                       | 
|    M64/RESULT/S[40]                                 Rise  2.0180 0.0000                                                                                       | 
|    M64/c[40]                                        Rise  2.0180 0.0000                                                                                       | 
|    outReg/D[40]                                     Rise  2.0180 0.0000                                                                                       | 
|    outReg/i_0_42/A2                   AND2_X1       Rise  2.0180 0.0000 0.0170                      0.97463                                                   | 
|    outReg/i_0_42/ZN                   AND2_X1       Rise  2.0510 0.0330 0.0090             0.346186 1.14029  1.48648           1       100                    | 
|    outReg/Q_reg[40]/D                 DFF_X1        Rise  2.0510 0.0000 0.0090                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[40]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080 0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430 0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1430 0.0000 0.0120    -0.0010           1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1890 0.0460 0.0240             13.9097  10.2773  24.187            12      100      F    K        | 
|    outReg/Q_reg[40]/CK        DFF_X1        Rise  0.1930 0.0040 0.0240    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1930 2.1930 | 
| library setup check                       | -0.0290 2.1640 | 
| data required time                        |  2.1640        | 
|                                           |                | 
| data required time                        |  2.1640        | 
| data arrival time                         | -2.0510        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1130        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[48]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[48] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100             0.675375 4.90224  5.57761           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                                       | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                                       | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4070 0.1030 0.0910             26.5213  51.1917  77.713            31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4370 0.0300 0.0960                      1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4670 0.0300 0.0270             1.07527  5.49384  6.56911           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4670 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4670 0.0000 0.0270                      2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5160 0.0490 0.0170             0.45162  2.57361  3.02523           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5160 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5750 0.0590 0.0400             0.848218 5.49384  6.34205           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5750 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6240 0.0490 0.0240             0.246601 2.57361  2.82021           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6240 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6790 0.0550 0.0420             0.912525 5.8097   6.72223           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6790 0.0000 0.0420                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7280 0.0490 0.0240             0.248108 2.57361  2.82172           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7280 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7820 0.0540 0.0410             0.785474 5.8097   6.59517           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7820 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8310 0.0490 0.0250             0.372772 2.57361  2.94638           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8310 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8850 0.0540 0.0400             0.54676  5.8097   6.35646           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8850 0.0000 0.0400                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9130 0.0280 0.0170             0.292719 2.57361  2.86633           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9130 0.0000 0.0170                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9600 0.0470 0.0150             0.465821 3.38608  3.8519            2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/in1[10]                                   Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9600 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0210 0.0610 0.0140             0.396002 3.38608  3.78208           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/in1[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0210 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0820 0.0610 0.0140             0.471131 3.38608  3.85721           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/in1[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0820 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1430 0.0610 0.0140             0.395446 3.38608  3.78153           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/in1[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1430 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2040 0.0610 0.0130             0.412398 3.23609  3.64849           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/a[10]                                 Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2040 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2340 0.0300 0.0200             0.921198 5.54986  6.47106           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2340 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2580 0.0240 0.0140             0.740564 3.90347  4.64403           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2580 0.0000 0.0140                      1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2860 0.0280 0.0280             0.379047 3.45099  3.83004           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2860 0.0000 0.0280                      3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3110 0.0250 0.0130             0.506894 8.7138   9.2207            2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3110 0.0000 0.0130                      6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3590 0.0480 0.0330             1.68091  7.32194  9.00285           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3590 0.0000 0.0330                      3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3790 0.0200 0.0130             0.798821 6.02656  6.82539           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3790 0.0000 0.0130                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0940 0.0530             0.808203 9.98512  10.7933           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160             2.16655  6.02656  8.19312           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160                      5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5880 0.0950 0.0530             0.722095 9.98451  10.7066           3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X4       Rise  1.5880 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X4       Fall  1.6060 0.0180 0.0150             0.713488 6.02656  6.74005           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6060 0.0000 0.0150                      5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.6990 0.0930 0.0510             1.12321  8.98399  10.1072           4       100                    | 
|    M64/RESULT/i_0/i_242/A3            NOR3_X2       Rise  1.6990 0.0000 0.0510                      3.44279                                                   | 
|    M64/RESULT/i_0/i_242/ZN            NOR3_X2       Fall  1.7170 0.0180 0.0150             0.643289 3.44279  4.08608           1       100                    | 
|    M64/RESULT/i_0/i_241/A3            NOR3_X2       Fall  1.7170 0.0000 0.0150                      3.31987                                                   | 
|    M64/RESULT/i_0/i_241/ZN            NOR3_X2       Rise  1.8020 0.0850 0.0580             1.49123  10.2732  11.7645           4       100                    | 
|    M64/RESULT/i_0/i_224/A1            NOR2_X2       Rise  1.8020 0.0000 0.0580                      3.29331                                                   | 
|    M64/RESULT/i_0/i_224/ZN            NOR2_X2       Fall  1.8330 0.0310 0.0230             13.3688  6.68337  20.0521           1       100                    | 
|    M64/RESULT/i_0/i_223/A2            NOR2_X4       Fall  1.8380 0.0050 0.0230                      6.33856                                                   | 
|    M64/RESULT/i_0/i_223/ZN            NOR2_X4       Rise  1.8730 0.0350 0.0240             1.24428  7.05278  8.29707           4       100                    | 
|    M64/RESULT/i_0/i_119/B2            AOI21_X1      Rise  1.8730 0.0000 0.0240                      1.67685                                                   | 
|    M64/RESULT/i_0/i_119/ZN            AOI21_X1      Fall  1.8970 0.0240 0.0140             0.579283 3.80404  4.38332           2       100                    | 
|    M64/RESULT/i_0/i_118/B2            OAI21_X1      Fall  1.8970 0.0000 0.0140                      1.55833                                                   | 
|    M64/RESULT/i_0/i_118/ZN            OAI21_X1      Rise  1.9330 0.0360 0.0200             0.400462 1.70023  2.10069           1       100                    | 
|    M64/RESULT/i_0/i_117/A             INV_X1        Rise  1.9330 0.0000 0.0200                      1.70023                                                   | 
|    M64/RESULT/i_0/i_117/ZN            INV_X1        Fall  1.9470 0.0140 0.0090             0.372312 3.80404  4.17635           2       100                    | 
|    M64/RESULT/i_0/i_112/A             XOR2_X1       Fall  1.9470 0.0000 0.0090                      2.18123                                                   | 
|    M64/RESULT/i_0/i_112/Z             XOR2_X1       Fall  1.9960 0.0490 0.0110             0.367908 0.97463  1.34254           1       100                    | 
|    M64/RESULT/i_0/sum[48]                           Fall  1.9960 0.0000                                                                                       | 
|    M64/RESULT/S[48]                                 Fall  1.9960 0.0000                                                                                       | 
|    M64/c[48]                                        Fall  1.9960 0.0000                                                                                       | 
|    outReg/D[48]                                     Fall  1.9960 0.0000                                                                                       | 
|    outReg/i_0_50/A2                   AND2_X1       Fall  1.9960 0.0000 0.0110                      0.894119                                                  | 
|    outReg/i_0_50/ZN                   AND2_X1       Fall  2.0280 0.0320 0.0060             0.38749  1.14029  1.52778           1       100                    | 
|    outReg/Q_reg[48]/D                 DFF_X1        Fall  2.0280 0.0000 0.0060                      1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[48]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080 0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430 0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1440 0.0010 0.0120    -0.0010           1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1900 0.0460 0.0210             8.53835  13.703   22.2414           16      100      F    K        | 
|    outReg/Q_reg[48]/CK        DFF_X1        Rise  0.1910 0.0010 0.0210                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1910 2.1910 | 
| library setup check                       | -0.0320 2.1590 | 
| data required time                        |  2.1590        | 
|                                           |                | 
| data required time                        |  2.1590        | 
| data arrival time                         | -2.0280        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1310        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[41]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[41] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391   1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                        1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353    10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                         | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010              1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997    7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                        7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451     5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010              1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129    11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                      | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                        0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100             0.675375   4.90224  5.57761           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                                         | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                                         | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100                        2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4070 0.1030 0.0910             26.5213    51.1917  77.713            31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4370 0.0300 0.0960                        1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4670 0.0300 0.0270             1.07527    5.49384  6.56911           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4670 0.0000                                                                                         | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4670 0.0000 0.0270                        2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5160 0.0490 0.0170             0.45162    2.57361  3.02523           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5160 0.0000 0.0170                        2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5750 0.0590 0.0400             0.848218   5.49384  6.34205           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5750 0.0000                                                                                         | 
|    M64/A2_1/in3[10]                                 Rise  0.5750 0.0000                                                                                         | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5750 0.0000 0.0400                        2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6240 0.0490 0.0240             0.246601   2.57361  2.82021           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6240 0.0000 0.0240                        2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6790 0.0550 0.0420             0.912525   5.8097   6.72223           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6790 0.0000                                                                                         | 
|    M64/A3_1/in1[10]                                 Rise  0.6790 0.0000                                                                                         | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6790 0.0000 0.0420                        2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7280 0.0490 0.0240             0.248108   2.57361  2.82172           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7280 0.0000 0.0240                        2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7820 0.0540 0.0410             0.785474   5.8097   6.59517           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7820 0.0000                                                                                         | 
|    M64/A4_1/in1[10]                                 Rise  0.7820 0.0000                                                                                         | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7820 0.0000 0.0410                        2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8310 0.0490 0.0250             0.372772   2.57361  2.94638           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8310 0.0000 0.0250                        2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8850 0.0540 0.0400             0.54676    5.8097   6.35646           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8850 0.0000                                                                                         | 
|    M64/A5_1/in1[10]                                 Rise  0.8850 0.0000                                                                                         | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8850 0.0000 0.0400                        2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9130 0.0280 0.0170             0.292719   2.57361  2.86633           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9130 0.0000 0.0170                        2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9600 0.0470 0.0150             0.465821   3.38608  3.8519            2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9600 0.0000                                                                                         | 
|    M64/A6/in1[10]                                   Fall  0.9600 0.0000                                                                                         | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9600 0.0000 0.0150                        2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0210 0.0610 0.0140             0.396002   3.38608  3.78208           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0210 0.0000                                                                                         | 
|    M64/A7/in1[10]                                   Fall  1.0210 0.0000                                                                                         | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0210 0.0000 0.0140                        2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0820 0.0610 0.0140             0.471131   3.38608  3.85721           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0820 0.0000                                                                                         | 
|    M64/A8/in1[10]                                   Fall  1.0820 0.0000                                                                                         | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0820 0.0000 0.0140                        2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1430 0.0610 0.0140             0.395446   3.38608  3.78153           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1430 0.0000                                                                                         | 
|    M64/A9/in1[10]                                   Fall  1.1430 0.0000                                                                                         | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1430 0.0000 0.0140                        2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2040 0.0610 0.0130             0.412398   3.23609  3.64849           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2040 0.0000                                                                                         | 
|    M64/RESULT/a[10]                                 Fall  1.2040 0.0000                                                                                         | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2040 0.0000                                                                                         | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2040 0.0000 0.0130                        1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2340 0.0300 0.0200             0.921198   5.54986  6.47106           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2340 0.0000 0.0200                        1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2580 0.0240 0.0140             0.740564   3.90347  4.64403           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2580 0.0000 0.0140                        1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2860 0.0280 0.0280             0.379047   3.45099  3.83004           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2860 0.0000 0.0280                        3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3110 0.0250 0.0130             0.506894   8.7138   9.2207            2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3110 0.0000 0.0130                        6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3590 0.0480 0.0330             1.68091    7.32194  9.00285           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3590 0.0000 0.0330                        3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3790 0.0200 0.0130             0.798821   6.02656  6.82539           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3790 0.0000 0.0130                        5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0940 0.0530             0.808203   9.98512  10.7933           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0530                        6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160             2.16655    6.02656  8.19312           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160                        5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5880 0.0950 0.0530             0.722095   9.98451  10.7066           3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X4       Rise  1.5880 0.0000 0.0530                        6.10536                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X4       Fall  1.6060 0.0180 0.0150             0.713488   6.02656  6.74005           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6060 0.0000 0.0150                        5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.6990 0.0930 0.0510             1.12321    8.98399  10.1072           4       100                    | 
|    M64/RESULT/i_0/i_96/B1             OAI21_X1      Rise  1.6990 0.0000 0.0510                        1.66205                                                   | 
|    M64/RESULT/i_0/i_96/ZN             OAI21_X1      Fall  1.7360 0.0370 0.0270             0.451109   6.25843  6.70953           1       100                    | 
|    M64/RESULT/i_0/i_95/A              INV_X4        Fall  1.7360 0.0000 0.0270                        5.70005                                                   | 
|    M64/RESULT/i_0/i_95/ZN             INV_X4        Rise  1.7680 0.0320 0.0210             21.1682    5.48089  26.6491           3       100                    | 
|    M64/RESULT/i_0/i_94/B2             OAI21_X1      Rise  1.7750 0.0070 0.0210    0.0020              1.57189                                                   | 
|    M64/RESULT/i_0/i_94/ZN             OAI21_X1      Fall  1.7950 0.0200 0.0160             0.164743   1.70023  1.86497           1       100                    | 
|    M64/RESULT/i_0/i_93/A              INV_X1        Fall  1.7950 0.0000 0.0160                        1.54936                                                   | 
|    M64/RESULT/i_0/i_93/ZN             INV_X1        Rise  1.8230 0.0280 0.0170             0.871943   5.48089  6.35283           3       100                    | 
|    M64/RESULT/i_0/i_92/B2             OAI21_X1      Rise  1.8230 0.0000 0.0170                        1.57189                                                   | 
|    M64/RESULT/i_0/i_92/ZN             OAI21_X1      Fall  1.8480 0.0250 0.0180             0.535482   3.84836  4.38385           2       100                    | 
|    M64/RESULT/i_0/i_90/B2             OAI22_X1      Fall  1.8480 0.0000 0.0180                        1.55047                                                   | 
|    M64/RESULT/i_0/i_90/ZN             OAI22_X1      Rise  1.9050 0.0570 0.0400             0.362553   3.35061  3.71316           2       100                    | 
|    M64/RESULT/i_0/i_87/A3             NAND3_X1      Rise  1.9050 0.0000 0.0400                        1.65038                                                   | 
|    M64/RESULT/i_0/i_87/ZN             NAND3_X1      Fall  1.9300 0.0250 0.0120             0.00882721 1.67072  1.67954           1       100                    | 
|    M64/RESULT/i_0/i_86/A              OAI21_X1      Fall  1.9300 0.0000 0.0120                        1.51857                                                   | 
|    M64/RESULT/i_0/i_86/ZN             OAI21_X1      Rise  1.9540 0.0240 0.0240             0.243138   2.57361  2.81675           1       100                    | 
|    M64/RESULT/i_0/i_85/B              XNOR2_X1      Rise  1.9540 0.0000 0.0240                        2.57361                                                   | 
|    M64/RESULT/i_0/i_85/ZN             XNOR2_X1      Rise  1.9950 0.0410 0.0170             0.32843    0.97463  1.30306           1       100                    | 
|    M64/RESULT/i_0/sum[41]                           Rise  1.9950 0.0000                                                                                         | 
|    M64/RESULT/S[41]                                 Rise  1.9950 0.0000                                                                                         | 
|    M64/c[41]                                        Rise  1.9950 0.0000                                                                                         | 
|    outReg/D[41]                                     Rise  1.9950 0.0000                                                                                         | 
|    outReg/i_0_43/A2                   AND2_X1       Rise  1.9950 0.0000 0.0170                        0.97463                                                   | 
|    outReg/i_0_43/ZN                   AND2_X1       Rise  2.0290 0.0340 0.0100             0.799982   1.14029  1.94027           1       100                    | 
|    outReg/Q_reg[41]/D                 DFF_X1        Rise  2.0290 0.0000 0.0100                        1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[41]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080 0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430 0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1430 0.0000 0.0120    -0.0010           1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1890 0.0460 0.0240             13.9097  10.2773  24.187            12      100      F    K        | 
|    outReg/Q_reg[41]/CK        DFF_X1        Rise  0.1930 0.0040 0.0240    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1930 2.1930 | 
| library setup check                       | -0.0290 2.1640 | 
| data required time                        |  2.1640        | 
|                                           |                | 
| data required time                        |  2.1640        | 
| data arrival time                         | -2.0290        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1350        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[58]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[58] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100             0.675375 4.90224  5.57761           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                                       | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                                       | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4070 0.1030 0.0910             26.5213  51.1917  77.713            31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4370 0.0300 0.0960                      1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4670 0.0300 0.0270             1.07527  5.49384  6.56911           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4670 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4670 0.0000 0.0270                      2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5160 0.0490 0.0170             0.45162  2.57361  3.02523           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5160 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5750 0.0590 0.0400             0.848218 5.49384  6.34205           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5750 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6240 0.0490 0.0240             0.246601 2.57361  2.82021           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6240 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6790 0.0550 0.0420             0.912525 5.8097   6.72223           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6790 0.0000 0.0420                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7280 0.0490 0.0240             0.248108 2.57361  2.82172           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7280 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7820 0.0540 0.0410             0.785474 5.8097   6.59517           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7820 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8310 0.0490 0.0250             0.372772 2.57361  2.94638           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8310 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8850 0.0540 0.0400             0.54676  5.8097   6.35646           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8850 0.0000 0.0400                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9130 0.0280 0.0170             0.292719 2.57361  2.86633           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9130 0.0000 0.0170                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9600 0.0470 0.0150             0.465821 3.38608  3.8519            2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/in1[10]                                   Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9600 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0210 0.0610 0.0140             0.396002 3.38608  3.78208           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/in1[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0210 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0820 0.0610 0.0140             0.471131 3.38608  3.85721           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/in1[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0820 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1430 0.0610 0.0140             0.395446 3.38608  3.78153           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/in1[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1430 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2040 0.0610 0.0130             0.412398 3.23609  3.64849           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/a[10]                                 Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2040 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2340 0.0300 0.0200             0.921198 5.54986  6.47106           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2340 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2580 0.0240 0.0140             0.740564 3.90347  4.64403           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2580 0.0000 0.0140                      1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2860 0.0280 0.0280             0.379047 3.45099  3.83004           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2860 0.0000 0.0280                      3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3110 0.0250 0.0130             0.506894 8.7138   9.2207            2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3110 0.0000 0.0130                      6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3590 0.0480 0.0330             1.68091  7.32194  9.00285           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3590 0.0000 0.0330                      3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3790 0.0200 0.0130             0.798821 6.02656  6.82539           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3790 0.0000 0.0130                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0940 0.0530             0.808203 9.98512  10.7933           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160             2.16655  6.02656  8.19312           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160                      5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5880 0.0950 0.0530             0.722095 9.98451  10.7066           3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X4       Rise  1.5880 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X4       Fall  1.6060 0.0180 0.0150             0.713488 6.02656  6.74005           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6060 0.0000 0.0150                      5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.6990 0.0930 0.0510             1.12321  8.98399  10.1072           4       100                    | 
|    M64/RESULT/i_0/i_242/A3            NOR3_X2       Rise  1.6990 0.0000 0.0510                      3.44279                                                   | 
|    M64/RESULT/i_0/i_242/ZN            NOR3_X2       Fall  1.7170 0.0180 0.0150             0.643289 3.44279  4.08608           1       100                    | 
|    M64/RESULT/i_0/i_241/A3            NOR3_X2       Fall  1.7170 0.0000 0.0150                      3.31987                                                   | 
|    M64/RESULT/i_0/i_241/ZN            NOR3_X2       Rise  1.8020 0.0850 0.0580             1.49123  10.2732  11.7645           4       100                    | 
|    M64/RESULT/i_0/i_343/B1            OAI21_X2      Rise  1.8020 0.0000 0.0580                      3.10079                                                   | 
|    M64/RESULT/i_0/i_343/ZN            OAI21_X2      Fall  1.8600 0.0580 0.0420             30.4609  3.29401  33.7549           2       100                    | 
|    M64/RESULT/i_0/i_341/B1            AOI21_X1      Fall  1.8800 0.0200 0.0450                      1.44682                                                   | 
|    M64/RESULT/i_0/i_341/ZN            AOI21_X1      Rise  1.9360 0.0560 0.0340             0.522292 3.89419  4.41649           2       100                    | 
|    M64/RESULT/i_0/i_338/A             XOR2_X1       Rise  1.9360 0.0000 0.0340                      2.23214                                                   | 
|    M64/RESULT/i_0/i_338/Z             XOR2_X1       Rise  1.9850 0.0490 0.0200             0.303792 0.97463  1.27842           1       100                    | 
|    M64/RESULT/i_0/sum[58]                           Rise  1.9850 0.0000                                                                                       | 
|    M64/RESULT/S[58]                                 Rise  1.9850 0.0000                                                                                       | 
|    M64/c[58]                                        Rise  1.9850 0.0000                                                                                       | 
|    outReg/D[58]                                     Rise  1.9850 0.0000                                                                                       | 
|    outReg/i_0_60/A2                   AND2_X1       Rise  1.9850 0.0000 0.0200                      0.97463                                                   | 
|    outReg/i_0_60/ZN                   AND2_X1       Rise  2.0190 0.0340 0.0080             0.326221 1.14029  1.46651           1       100                    | 
|    outReg/Q_reg[58]/D                 DFF_X1        Rise  2.0190 0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[58]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080 0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430 0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1440 0.0010 0.0120    -0.0010           1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1900 0.0460 0.0210             8.53835  13.703   22.2414           16      100      F    K        | 
|    outReg/Q_reg[58]/CK        DFF_X1        Rise  0.1910 0.0010 0.0210                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1910 2.1910 | 
| library setup check                       | -0.0290 2.1620 | 
| data required time                        |  2.1620        | 
|                                           |                | 
| data required time                        |  2.1620        | 
| data arrival time                         | -2.0190        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1430        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[37]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[37] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100             0.675375 4.90224  5.57761           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                                       | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                                       | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4070 0.1030 0.0910             26.5213  51.1917  77.713            31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4370 0.0300 0.0960                      1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4670 0.0300 0.0270             1.07527  5.49384  6.56911           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4670 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4670 0.0000 0.0270                      2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5160 0.0490 0.0170             0.45162  2.57361  3.02523           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5160 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5750 0.0590 0.0400             0.848218 5.49384  6.34205           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5750 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6240 0.0490 0.0240             0.246601 2.57361  2.82021           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6240 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6790 0.0550 0.0420             0.912525 5.8097   6.72223           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6790 0.0000 0.0420                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7280 0.0490 0.0240             0.248108 2.57361  2.82172           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7280 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7820 0.0540 0.0410             0.785474 5.8097   6.59517           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7820 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8310 0.0490 0.0250             0.372772 2.57361  2.94638           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8310 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8850 0.0540 0.0400             0.54676  5.8097   6.35646           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8850 0.0000 0.0400                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9130 0.0280 0.0170             0.292719 2.57361  2.86633           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9130 0.0000 0.0170                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9600 0.0470 0.0150             0.465821 3.38608  3.8519            2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/in1[10]                                   Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9600 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0210 0.0610 0.0140             0.396002 3.38608  3.78208           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/in1[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0210 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0820 0.0610 0.0140             0.471131 3.38608  3.85721           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/in1[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0820 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1430 0.0610 0.0140             0.395446 3.38608  3.78153           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/in1[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1430 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2040 0.0610 0.0130             0.412398 3.23609  3.64849           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/a[10]                                 Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2040 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2340 0.0300 0.0200             0.921198 5.54986  6.47106           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2340 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2580 0.0240 0.0140             0.740564 3.90347  4.64403           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2580 0.0000 0.0140                      1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2860 0.0280 0.0280             0.379047 3.45099  3.83004           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2860 0.0000 0.0280                      3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3110 0.0250 0.0130             0.506894 8.7138   9.2207            2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3110 0.0000 0.0130                      6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3590 0.0480 0.0330             1.68091  7.32194  9.00285           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3590 0.0000 0.0330                      3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3790 0.0200 0.0130             0.798821 6.02656  6.82539           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3790 0.0000 0.0130                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0940 0.0530             0.808203 9.98512  10.7933           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160             2.16655  6.02656  8.19312           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160                      5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5880 0.0950 0.0530             0.722095 9.98451  10.7066           3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X4       Rise  1.5880 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X4       Fall  1.6060 0.0180 0.0150             0.713488 6.02656  6.74005           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6060 0.0000 0.0150                      5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.6990 0.0930 0.0510             1.12321  8.98399  10.1072           4       100                    | 
|    M64/RESULT/i_0/i_96/B1             OAI21_X1      Rise  1.6990 0.0000 0.0510                      1.66205                                                   | 
|    M64/RESULT/i_0/i_96/ZN             OAI21_X1      Fall  1.7360 0.0370 0.0270             0.451109 6.25843  6.70953           1       100                    | 
|    M64/RESULT/i_0/i_95/A              INV_X4        Fall  1.7360 0.0000 0.0270                      5.70005                                                   | 
|    M64/RESULT/i_0/i_95/ZN             INV_X4        Rise  1.7680 0.0320 0.0210             21.1682  5.48089  26.6491           3       100                    | 
|    M64/RESULT/i_0/i_94/B2             OAI21_X1      Rise  1.7750 0.0070 0.0210    0.0020            1.57189                                                   | 
|    M64/RESULT/i_0/i_94/ZN             OAI21_X1      Fall  1.7950 0.0200 0.0160             0.164743 1.70023  1.86497           1       100                    | 
|    M64/RESULT/i_0/i_93/A              INV_X1        Fall  1.7950 0.0000 0.0160                      1.54936                                                   | 
|    M64/RESULT/i_0/i_93/ZN             INV_X1        Rise  1.8230 0.0280 0.0170             0.871943 5.48089  6.35283           3       100                    | 
|    M64/RESULT/i_0/i_77/B2             AOI21_X1      Rise  1.8230 0.0000 0.0170                      1.67685                                                   | 
|    M64/RESULT/i_0/i_77/ZN             AOI21_X1      Fall  1.8490 0.0260 0.0150             1.85023  3.80404  5.65427           2       100                    | 
|    M64/RESULT/i_0/i_76/B2             OAI21_X1      Fall  1.8490 0.0000 0.0150                      1.55833                                                   | 
|    M64/RESULT/i_0/i_76/ZN             OAI21_X1      Rise  1.8850 0.0360 0.0200             0.411444 1.70023  2.11167           1       100                    | 
|    M64/RESULT/i_0/i_75/A              INV_X1        Rise  1.8850 0.0000 0.0200                      1.70023                                                   | 
|    M64/RESULT/i_0/i_75/ZN             INV_X1        Fall  1.9000 0.0150 0.0090             0.729655 3.80404  4.53369           2       100                    | 
|    M64/RESULT/i_0/i_73/B2             OAI21_X1      Fall  1.9000 0.0000 0.0090                      1.55833                                                   | 
|    M64/RESULT/i_0/i_73/ZN             OAI21_X1      Rise  1.9380 0.0380 0.0240             0.36736  2.57361  2.94097           1       100                    | 
|    M64/RESULT/i_0/i_72/B              XNOR2_X1      Rise  1.9380 0.0000 0.0240                      2.57361                                                   | 
|    M64/RESULT/i_0/i_72/ZN             XNOR2_X1      Rise  1.9790 0.0410 0.0170             0.288153 0.97463  1.26278           1       100                    | 
|    M64/RESULT/i_0/sum[37]                           Rise  1.9790 0.0000                                                                                       | 
|    M64/RESULT/S[37]                                 Rise  1.9790 0.0000                                                                                       | 
|    M64/c[37]                                        Rise  1.9790 0.0000                                                                                       | 
|    outReg/D[37]                                     Rise  1.9790 0.0000                                                                                       | 
|    outReg/i_0_39/A2                   AND2_X1       Rise  1.9790 0.0000 0.0170                      0.97463                                                   | 
|    outReg/i_0_39/ZN                   AND2_X1       Rise  2.0130 0.0340 0.0100             0.607864 1.14029  1.74815           1       100                    | 
|    outReg/Q_reg[37]/D                 DFF_X1        Rise  2.0130 0.0000 0.0100                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[37]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080 0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430 0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1430 0.0000 0.0120    -0.0010           1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1890 0.0460 0.0240             13.9097  10.2773  24.187            12      100      F    K        | 
|    outReg/Q_reg[37]/CK        DFF_X1        Rise  0.1940 0.0050 0.0240    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1940 2.1940 | 
| library setup check                       | -0.0290 2.1650 | 
| data required time                        |  2.1650        | 
|                                           |                | 
| data required time                        |  2.1650        | 
| data arrival time                         | -2.0130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1520        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[39]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[39] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100             0.675375 4.90224  5.57761           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                                       | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                                       | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4070 0.1030 0.0910             26.5213  51.1917  77.713            31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4370 0.0300 0.0960                      1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4670 0.0300 0.0270             1.07527  5.49384  6.56911           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4670 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4670 0.0000 0.0270                      2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5160 0.0490 0.0170             0.45162  2.57361  3.02523           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5160 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5750 0.0590 0.0400             0.848218 5.49384  6.34205           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5750 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6240 0.0490 0.0240             0.246601 2.57361  2.82021           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6240 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6790 0.0550 0.0420             0.912525 5.8097   6.72223           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6790 0.0000 0.0420                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7280 0.0490 0.0240             0.248108 2.57361  2.82172           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7280 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7820 0.0540 0.0410             0.785474 5.8097   6.59517           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7820 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8310 0.0490 0.0250             0.372772 2.57361  2.94638           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8310 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8850 0.0540 0.0400             0.54676  5.8097   6.35646           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8850 0.0000 0.0400                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9130 0.0280 0.0170             0.292719 2.57361  2.86633           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9130 0.0000 0.0170                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9600 0.0470 0.0150             0.465821 3.38608  3.8519            2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/in1[10]                                   Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9600 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0210 0.0610 0.0140             0.396002 3.38608  3.78208           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/in1[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0210 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0820 0.0610 0.0140             0.471131 3.38608  3.85721           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/in1[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0820 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1430 0.0610 0.0140             0.395446 3.38608  3.78153           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/in1[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1430 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2040 0.0610 0.0130             0.412398 3.23609  3.64849           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/a[10]                                 Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2040 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2340 0.0300 0.0200             0.921198 5.54986  6.47106           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2340 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2580 0.0240 0.0140             0.740564 3.90347  4.64403           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2580 0.0000 0.0140                      1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2860 0.0280 0.0280             0.379047 3.45099  3.83004           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2860 0.0000 0.0280                      3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3110 0.0250 0.0130             0.506894 8.7138   9.2207            2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3110 0.0000 0.0130                      6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3590 0.0480 0.0330             1.68091  7.32194  9.00285           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3590 0.0000 0.0330                      3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3790 0.0200 0.0130             0.798821 6.02656  6.82539           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3790 0.0000 0.0130                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0940 0.0530             0.808203 9.98512  10.7933           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160             2.16655  6.02656  8.19312           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160                      5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5880 0.0950 0.0530             0.722095 9.98451  10.7066           3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X4       Rise  1.5880 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X4       Fall  1.6060 0.0180 0.0150             0.713488 6.02656  6.74005           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6060 0.0000 0.0150                      5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.6990 0.0930 0.0510             1.12321  8.98399  10.1072           4       100                    | 
|    M64/RESULT/i_0/i_96/B1             OAI21_X1      Rise  1.6990 0.0000 0.0510                      1.66205                                                   | 
|    M64/RESULT/i_0/i_96/ZN             OAI21_X1      Fall  1.7360 0.0370 0.0270             0.451109 6.25843  6.70953           1       100                    | 
|    M64/RESULT/i_0/i_95/A              INV_X4        Fall  1.7360 0.0000 0.0270                      5.70005                                                   | 
|    M64/RESULT/i_0/i_95/ZN             INV_X4        Rise  1.7680 0.0320 0.0210             21.1682  5.48089  26.6491           3       100                    | 
|    M64/RESULT/i_0/i_94/B2             OAI21_X1      Rise  1.7750 0.0070 0.0210    0.0020            1.57189                                                   | 
|    M64/RESULT/i_0/i_94/ZN             OAI21_X1      Fall  1.7950 0.0200 0.0160             0.164743 1.70023  1.86497           1       100                    | 
|    M64/RESULT/i_0/i_93/A              INV_X1        Fall  1.7950 0.0000 0.0160                      1.54936                                                   | 
|    M64/RESULT/i_0/i_93/ZN             INV_X1        Rise  1.8230 0.0280 0.0170             0.871943 5.48089  6.35283           3       100                    | 
|    M64/RESULT/i_0/i_92/B2             OAI21_X1      Rise  1.8230 0.0000 0.0170                      1.57189                                                   | 
|    M64/RESULT/i_0/i_92/ZN             OAI21_X1      Fall  1.8480 0.0250 0.0180             0.535482 3.84836  4.38385           2       100                    | 
|    M64/RESULT/i_0/i_90/B2             OAI22_X1      Fall  1.8480 0.0000 0.0180                      1.55047                                                   | 
|    M64/RESULT/i_0/i_90/ZN             OAI22_X1      Rise  1.9050 0.0570 0.0400             0.362553 3.35061  3.71316           2       100                    | 
|    M64/RESULT/i_0/i_89/A              INV_X1        Rise  1.9050 0.0000 0.0400                      1.70023                                                   | 
|    M64/RESULT/i_0/i_89/ZN             INV_X1        Fall  1.9230 0.0180 0.0130             0.696451 3.84775  4.54421           2       100                    | 
|    M64/RESULT/i_0/i_81/A              XOR2_X1       Fall  1.9230 0.0000 0.0130                      2.18123                                                   | 
|    M64/RESULT/i_0/i_81/Z              XOR2_X1       Fall  1.9740 0.0510 0.0110             0.25669  0.97463  1.23132           1       100                    | 
|    M64/RESULT/i_0/sum[39]                           Fall  1.9740 0.0000                                                                                       | 
|    M64/RESULT/S[39]                                 Fall  1.9740 0.0000                                                                                       | 
|    M64/c[39]                                        Fall  1.9740 0.0000                                                                                       | 
|    outReg/D[39]                                     Fall  1.9740 0.0000                                                                                       | 
|    outReg/i_0_41/A2                   AND2_X1       Fall  1.9740 0.0000 0.0110                      0.894119                                                  | 
|    outReg/i_0_41/ZN                   AND2_X1       Fall  2.0070 0.0330 0.0080             1.09021  1.14029  2.2305            1       100                    | 
|    outReg/Q_reg[39]/D                 DFF_X1        Fall  2.0070 0.0000 0.0080                      1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[39]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080 0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430 0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1430 0.0000 0.0120    -0.0010           1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1890 0.0460 0.0240             13.9097  10.2773  24.187            12      100      F    K        | 
|    outReg/Q_reg[39]/CK        DFF_X1        Rise  0.1930 0.0040 0.0240    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1930 2.1930 | 
| library setup check                       | -0.0320 2.1610 | 
| data required time                        |  2.1610        | 
|                                           |                | 
| data required time                        |  2.1610        | 
| data arrival time                         | -2.0070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1540        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[45]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[45] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100             0.675375 4.90224  5.57761           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                                       | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                                       | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4070 0.1030 0.0910             26.5213  51.1917  77.713            31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4370 0.0300 0.0960                      1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4670 0.0300 0.0270             1.07527  5.49384  6.56911           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4670 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4670 0.0000 0.0270                      2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5160 0.0490 0.0170             0.45162  2.57361  3.02523           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5160 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5750 0.0590 0.0400             0.848218 5.49384  6.34205           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5750 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6240 0.0490 0.0240             0.246601 2.57361  2.82021           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6240 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6790 0.0550 0.0420             0.912525 5.8097   6.72223           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6790 0.0000 0.0420                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7280 0.0490 0.0240             0.248108 2.57361  2.82172           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7280 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7820 0.0540 0.0410             0.785474 5.8097   6.59517           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7820 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8310 0.0490 0.0250             0.372772 2.57361  2.94638           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8310 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8850 0.0540 0.0400             0.54676  5.8097   6.35646           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8850 0.0000 0.0400                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9130 0.0280 0.0170             0.292719 2.57361  2.86633           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9130 0.0000 0.0170                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9600 0.0470 0.0150             0.465821 3.38608  3.8519            2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/in1[10]                                   Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9600 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0210 0.0610 0.0140             0.396002 3.38608  3.78208           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/in1[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0210 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0820 0.0610 0.0140             0.471131 3.38608  3.85721           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/in1[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0820 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1430 0.0610 0.0140             0.395446 3.38608  3.78153           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/in1[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1430 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2040 0.0610 0.0130             0.412398 3.23609  3.64849           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/a[10]                                 Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2040 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2340 0.0300 0.0200             0.921198 5.54986  6.47106           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2340 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2580 0.0240 0.0140             0.740564 3.90347  4.64403           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2580 0.0000 0.0140                      1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2860 0.0280 0.0280             0.379047 3.45099  3.83004           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2860 0.0000 0.0280                      3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3110 0.0250 0.0130             0.506894 8.7138   9.2207            2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3110 0.0000 0.0130                      6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3590 0.0480 0.0330             1.68091  7.32194  9.00285           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3590 0.0000 0.0330                      3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3790 0.0200 0.0130             0.798821 6.02656  6.82539           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3790 0.0000 0.0130                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0940 0.0530             0.808203 9.98512  10.7933           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160             2.16655  6.02656  8.19312           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160                      5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5880 0.0950 0.0530             0.722095 9.98451  10.7066           3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X4       Rise  1.5880 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X4       Fall  1.6060 0.0180 0.0150             0.713488 6.02656  6.74005           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6060 0.0000 0.0150                      5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.6990 0.0930 0.0510             1.12321  8.98399  10.1072           4       100                    | 
|    M64/RESULT/i_0/i_242/A3            NOR3_X2       Rise  1.6990 0.0000 0.0510                      3.44279                                                   | 
|    M64/RESULT/i_0/i_242/ZN            NOR3_X2       Fall  1.7170 0.0180 0.0150             0.643289 3.44279  4.08608           1       100                    | 
|    M64/RESULT/i_0/i_241/A3            NOR3_X2       Fall  1.7170 0.0000 0.0150                      3.31987                                                   | 
|    M64/RESULT/i_0/i_241/ZN            NOR3_X2       Rise  1.8020 0.0850 0.0580             1.49123  10.2732  11.7645           4       100                    | 
|    M64/RESULT/i_0/i_107/B1            AOI21_X1      Rise  1.8020 0.0000 0.0580                      1.647                                                     | 
|    M64/RESULT/i_0/i_107/ZN            AOI21_X1      Fall  1.8350 0.0330 0.0230             1.16764  3.80404  4.97168           2       100                    | 
|    M64/RESULT/i_0/i_106/B2            OAI21_X1      Fall  1.8350 0.0000 0.0230                      1.55833                                                   | 
|    M64/RESULT/i_0/i_106/ZN            OAI21_X1      Rise  1.8740 0.0390 0.0200             0.318265 1.70023  2.0185            1       100                    | 
|    M64/RESULT/i_0/i_105/A             INV_X1        Rise  1.8740 0.0000 0.0200                      1.70023                                                   | 
|    M64/RESULT/i_0/i_105/ZN            INV_X1        Fall  1.8890 0.0150 0.0090             0.805116 3.80404  4.60915           2       100                    | 
|    M64/RESULT/i_0/i_103/B2            OAI21_X1      Fall  1.8890 0.0000 0.0090                      1.55833                                                   | 
|    M64/RESULT/i_0/i_103/ZN            OAI21_X1      Rise  1.9260 0.0370 0.0230             0.337795 2.41145  2.74925           1       100                    | 
|    M64/RESULT/i_0/i_102/B             XOR2_X1       Rise  1.9260 0.0000 0.0230                      2.36355                                                   | 
|    M64/RESULT/i_0/i_102/Z             XOR2_X1       Rise  1.9730 0.0470 0.0200             0.400396 0.97463  1.37503           1       100                    | 
|    M64/RESULT/i_0/sum[45]                           Rise  1.9730 0.0000                                                                                       | 
|    M64/RESULT/S[45]                                 Rise  1.9730 0.0000                                                                                       | 
|    M64/c[45]                                        Rise  1.9730 0.0000                                                                                       | 
|    outReg/D[45]                                     Rise  1.9730 0.0000                                                                                       | 
|    outReg/i_0_47/A2                   AND2_X1       Rise  1.9730 0.0000 0.0200                      0.97463                                                   | 
|    outReg/i_0_47/ZN                   AND2_X1       Rise  2.0070 0.0340 0.0080             0.284342 1.14029  1.42463           1       100                    | 
|    outReg/Q_reg[45]/D                 DFF_X1        Rise  2.0070 0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[45]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080 0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430 0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_46/A  CLKBUF_X2     Rise  0.1430 0.0000 0.0120    -0.0010           1.40591                                     F             | 
|    outReg/CTS_L4_c_tid0_46/Z  CLKBUF_X2     Rise  0.1890 0.0460 0.0260             13.4105  5.13864  18.5492           6       100      F    K        | 
|    outReg/Q_reg[45]/CK        DFF_X1        Rise  0.1920 0.0030 0.0250                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1920 2.1920 | 
| library setup check                       | -0.0280 2.1640 | 
| data required time                        |  2.1640        | 
|                                           |                | 
| data required time                        |  2.1640        | 
| data arrival time                         | -2.0070        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1570        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[47]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100             0.675375 4.90224  5.57761           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                                       | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                                       | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4070 0.1030 0.0910             26.5213  51.1917  77.713            31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4370 0.0300 0.0960                      1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4670 0.0300 0.0270             1.07527  5.49384  6.56911           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4670 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4670 0.0000 0.0270                      2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5160 0.0490 0.0170             0.45162  2.57361  3.02523           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5160 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5750 0.0590 0.0400             0.848218 5.49384  6.34205           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5750 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6240 0.0490 0.0240             0.246601 2.57361  2.82021           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6240 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6790 0.0550 0.0420             0.912525 5.8097   6.72223           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6790 0.0000 0.0420                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7280 0.0490 0.0240             0.248108 2.57361  2.82172           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7280 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7820 0.0540 0.0410             0.785474 5.8097   6.59517           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7820 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8310 0.0490 0.0250             0.372772 2.57361  2.94638           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8310 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8850 0.0540 0.0400             0.54676  5.8097   6.35646           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8850 0.0000 0.0400                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9130 0.0280 0.0170             0.292719 2.57361  2.86633           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9130 0.0000 0.0170                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9600 0.0470 0.0150             0.465821 3.38608  3.8519            2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/in1[10]                                   Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9600 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0210 0.0610 0.0140             0.396002 3.38608  3.78208           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/in1[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0210 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0820 0.0610 0.0140             0.471131 3.38608  3.85721           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/in1[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0820 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1430 0.0610 0.0140             0.395446 3.38608  3.78153           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/in1[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1430 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2040 0.0610 0.0130             0.412398 3.23609  3.64849           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/a[10]                                 Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2040 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2340 0.0300 0.0200             0.921198 5.54986  6.47106           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2340 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2580 0.0240 0.0140             0.740564 3.90347  4.64403           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2580 0.0000 0.0140                      1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2860 0.0280 0.0280             0.379047 3.45099  3.83004           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2860 0.0000 0.0280                      3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3110 0.0250 0.0130             0.506894 8.7138   9.2207            2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3110 0.0000 0.0130                      6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3590 0.0480 0.0330             1.68091  7.32194  9.00285           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3590 0.0000 0.0330                      3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3790 0.0200 0.0130             0.798821 6.02656  6.82539           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3790 0.0000 0.0130                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0940 0.0530             0.808203 9.98512  10.7933           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160             2.16655  6.02656  8.19312           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160                      5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5880 0.0950 0.0530             0.722095 9.98451  10.7066           3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X4       Rise  1.5880 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X4       Fall  1.6060 0.0180 0.0150             0.713488 6.02656  6.74005           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6060 0.0000 0.0150                      5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.6990 0.0930 0.0510             1.12321  8.98399  10.1072           4       100                    | 
|    M64/RESULT/i_0/i_242/A3            NOR3_X2       Rise  1.6990 0.0000 0.0510                      3.44279                                                   | 
|    M64/RESULT/i_0/i_242/ZN            NOR3_X2       Fall  1.7170 0.0180 0.0150             0.643289 3.44279  4.08608           1       100                    | 
|    M64/RESULT/i_0/i_241/A3            NOR3_X2       Fall  1.7170 0.0000 0.0150                      3.31987                                                   | 
|    M64/RESULT/i_0/i_241/ZN            NOR3_X2       Rise  1.8020 0.0850 0.0580             1.49123  10.2732  11.7645           4       100                    | 
|    M64/RESULT/i_0/i_224/A1            NOR2_X2       Rise  1.8020 0.0000 0.0580                      3.29331                                                   | 
|    M64/RESULT/i_0/i_224/ZN            NOR2_X2       Fall  1.8330 0.0310 0.0230             13.3688  6.68337  20.0521           1       100                    | 
|    M64/RESULT/i_0/i_223/A2            NOR2_X4       Fall  1.8380 0.0050 0.0230                      6.33856                                                   | 
|    M64/RESULT/i_0/i_223/ZN            NOR2_X4       Rise  1.8730 0.0350 0.0240             1.24428  7.05278  8.29707           4       100                    | 
|    M64/RESULT/i_0/i_119/B2            AOI21_X1      Rise  1.8730 0.0000 0.0240                      1.67685                                                   | 
|    M64/RESULT/i_0/i_119/ZN            AOI21_X1      Fall  1.8970 0.0240 0.0140             0.579283 3.80404  4.38332           2       100                    | 
|    M64/RESULT/i_0/i_111/A             XOR2_X1       Fall  1.8970 0.0000 0.0140                      2.18123                                                   | 
|    M64/RESULT/i_0/i_111/Z             XOR2_X1       Fall  1.9490 0.0520 0.0120             0.503324 0.97463  1.47795           1       100                    | 
|    M64/RESULT/i_0/sum[47]                           Fall  1.9490 0.0000                                                                                       | 
|    M64/RESULT/S[47]                                 Fall  1.9490 0.0000                                                                                       | 
|    M64/c[47]                                        Fall  1.9490 0.0000                                                                                       | 
|    outReg/D[47]                                     Fall  1.9490 0.0000                                                                                       | 
|    outReg/i_0_49/A2                   AND2_X1       Fall  1.9490 0.0000 0.0120                      0.894119                                                  | 
|    outReg/i_0_49/ZN                   AND2_X1       Fall  1.9810 0.0320 0.0060             0.533468 1.14029  1.67376           1       100                    | 
|    outReg/Q_reg[47]/D                 DFF_X1        Fall  1.9810 0.0000 0.0060                      1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[47]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080 0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430 0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1440 0.0010 0.0120    -0.0010           1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1900 0.0460 0.0210             8.53835  13.703   22.2414           16      100      F    K        | 
|    outReg/Q_reg[47]/CK        DFF_X1        Rise  0.1910 0.0010 0.0210                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1910 2.1910 | 
| library setup check                       | -0.0320 2.1590 | 
| data required time                        |  2.1590        | 
|                                           |                | 
| data required time                        |  2.1590        | 
| data arrival time                         | -1.9810        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1780        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[29]/D 
  
 Path Start Point : inRegA/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[11]/CK                DFF_X1        Rise  0.2060 0.0000 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[11]/Q                 DFF_X1        Fall  0.3010 0.0950 0.0100             0.993495 4.90224  5.89573           2       100      F             | 
|    inRegA/Q[11]                                     Fall  0.3010 0.0000                                                                                       | 
|    M64/a[11]                                        Fall  0.3010 0.0000                                                                                       | 
|    M64/i_0_0_23/A                     INV_X2        Fall  0.3010 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_23/ZN                    INV_X2        Rise  0.4080 0.1070 0.0950             29.757   51.1917  80.9486           31      100                    | 
|    M64/i_0_0_209/A2                   NOR2_X1       Rise  0.4410 0.0330 0.1000                      1.65135                                                   | 
|    M64/i_0_0_209/ZN                   NOR2_X1       Fall  0.4720 0.0310 0.0280             1.42561  5.49384  6.91945           3       100                    | 
|    M64/A1_2/in3[16]                                 Fall  0.4720 0.0000                                                                                       | 
|    M64/A1_2/i_0_120/A                 XNOR2_X1      Fall  0.4720 0.0000 0.0280                      2.12585                                                   | 
|    M64/A1_2/i_0_120/ZN                XNOR2_X1      Fall  0.5210 0.0490 0.0170             0.221404 2.57361  2.79501           1       100                    | 
|    M64/A1_2/i_0_119/B                 XNOR2_X1      Fall  0.5210 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_119/ZN                XNOR2_X1      Rise  0.5810 0.0600 0.0410             1.00108  5.49384  6.49492           3       100                    | 
|    M64/A1_2/sum[16]                                 Rise  0.5810 0.0000                                                                                       | 
|    M64/A2_1/in3[16]                                 Rise  0.5810 0.0000                                                                                       | 
|    M64/A2_1/i_0_127/A                 XNOR2_X1      Rise  0.5810 0.0000 0.0410                      2.23275                                                   | 
|    M64/A2_1/i_0_127/ZN                XNOR2_X1      Rise  0.6300 0.0490 0.0230             0.122496 2.57361  2.6961            1       100                    | 
|    M64/A2_1/i_0_126/B                 XNOR2_X1      Rise  0.6300 0.0000 0.0230                      2.57361                                                   | 
|    M64/A2_1/i_0_126/ZN                XNOR2_X1      Rise  0.6840 0.0540 0.0410             0.771792 5.8097   6.58149           3       100                    | 
|    M64/A2_1/sum[16]                                 Rise  0.6840 0.0000                                                                                       | 
|    M64/A3_1/in1[16]                                 Rise  0.6840 0.0000                                                                                       | 
|    M64/A3_1/i_0_129/B                 XNOR2_X1      Rise  0.6840 0.0000 0.0410                      2.57361                                                   | 
|    M64/A3_1/i_0_129/ZN                XNOR2_X1      Rise  0.7330 0.0490 0.0240             0.15055  2.57361  2.72416           1       100                    | 
|    M64/A3_1/i_0_128/B                 XNOR2_X1      Rise  0.7330 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_128/ZN                XNOR2_X1      Rise  0.7870 0.0540 0.0410             0.723598 5.8097   6.5333            3       100                    | 
|    M64/A3_1/sum[16]                                 Rise  0.7870 0.0000                                                                                       | 
|    M64/A4_1/in1[16]                                 Rise  0.7870 0.0000                                                                                       | 
|    M64/A4_1/i_0_135/B                 XNOR2_X1      Rise  0.7870 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_135/ZN                XNOR2_X1      Rise  0.8360 0.0490 0.0250             0.247025 2.57361  2.82063           1       100                    | 
|    M64/A4_1/i_0_134/B                 XNOR2_X1      Rise  0.8360 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_134/ZN                XNOR2_X1      Rise  0.8910 0.0550 0.0410             0.765477 5.8097   6.57518           3       100                    | 
|    M64/A4_1/sum[16]                                 Rise  0.8910 0.0000                                                                                       | 
|    M64/A5_1/in1[16]                                 Rise  0.8910 0.0000                                                                                       | 
|    M64/A5_1/i_0_145/B                 XNOR2_X1      Rise  0.8910 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_145/ZN                XNOR2_X1      Rise  0.9400 0.0490 0.0250             0.360793 2.57361  2.9344            1       100                    | 
|    M64/A5_1/i_0_144/B                 XNOR2_X1      Rise  0.9400 0.0000 0.0250                      2.57361                                                   | 
|    M64/A5_1/i_0_144/ZN                XNOR2_X1      Rise  0.9950 0.0550 0.0410             0.807247 5.8097   6.61695           3       100                    | 
|    M64/A5_1/sum[16]                                 Rise  0.9950 0.0000                                                                                       | 
|    M64/A6/in1[16]                                   Rise  0.9950 0.0000                                                                                       | 
|    M64/A6/i_0_153/B                   XNOR2_X1      Rise  0.9950 0.0000 0.0410                      2.57361                                                   | 
|    M64/A6/i_0_153/ZN                  XNOR2_X1      Rise  1.0440 0.0490 0.0240             0.247285 2.57361  2.82089           1       100                    | 
|    M64/A6/i_0_152/B                   XNOR2_X1      Rise  1.0440 0.0000 0.0240                      2.57361                                                   | 
|    M64/A6/i_0_152/ZN                  XNOR2_X1      Rise  1.0920 0.0480 0.0290             0.444612 3.38608  3.8307            2       100                    | 
|    M64/A6/sum[16]                                   Rise  1.0920 0.0000                                                                                       | 
|    M64/A7/in1[16]                                   Rise  1.0920 0.0000                                                                                       | 
|    M64/A7/i_0_147/B                   XOR2_X1       Rise  1.0920 0.0000 0.0290                      2.36355                                                   | 
|    M64/A7/i_0_147/Z                   XOR2_X1       Rise  1.1530 0.0610 0.0320             0.478704 3.38608  3.86479           2       100                    | 
|    M64/A7/sum[16]                                   Rise  1.1530 0.0000                                                                                       | 
|    M64/A8/in1[16]                                   Rise  1.1530 0.0000                                                                                       | 
|    M64/A8/i_0_127/B                   XOR2_X1       Rise  1.1530 0.0000 0.0320                      2.36355                                                   | 
|    M64/A8/i_0_127/Z                   XOR2_X1       Rise  1.2140 0.0610 0.0320             0.488154 3.38608  3.87424           2       100                    | 
|    M64/A8/sum[16]                                   Rise  1.2140 0.0000                                                                                       | 
|    M64/A9/in1[16]                                   Rise  1.2140 0.0000                                                                                       | 
|    M64/A9/i_0_63/B                    XOR2_X1       Rise  1.2140 0.0000 0.0320                      2.36355                                                   | 
|    M64/A9/i_0_63/Z                    XOR2_X1       Rise  1.2850 0.0710 0.0410             0.874842 4.89978  5.77462           3       100                    | 
|    M64/A9/sum[16]                                   Rise  1.2850 0.0000                                                                                       | 
|    M64/RESULT/a[16]                                 Rise  1.2850 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[16]                             Rise  1.2850 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_200/A2            NOR2_X1       Rise  1.2850 0.0000 0.0410                      1.65135                                                   | 
|    M64/RESULT/i_0/i_200/ZN            NOR2_X1       Fall  1.3030 0.0180 0.0130             0.395832 2.65456  3.0504            2       100                    | 
|    M64/RESULT/i_0/i_199/A2            OR3_X1        Fall  1.3030 0.0000 0.0130                      0.849985                                                  | 
|    M64/RESULT/i_0/i_199/ZN            OR3_X1        Fall  1.3900 0.0870 0.0180             0.376435 4.99154  5.36798           2       100                    | 
|    M64/RESULT/i_0/i_193/A             AOI21_X1      Fall  1.3900 0.0000 0.0180                      1.53534                                                   | 
|    M64/RESULT/i_0/i_193/ZN            AOI21_X1      Rise  1.4590 0.0690 0.0450             0.638473 6.08128  6.71976           1       100                    | 
|    M64/RESULT/i_0/i_188/A3            NOR4_X4       Rise  1.4590 0.0000 0.0450                      6.08128                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Fall  1.4810 0.0220 0.0150             0.808203 9.98512  10.7933           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Fall  1.4810 0.0000 0.0150                      5.83306                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Rise  1.5380 0.0570 0.0310             2.16655  6.02656  8.19312           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Rise  1.5390 0.0010 0.0310                      6.02656                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Fall  1.5580 0.0190 0.0170             0.722095 9.98451  10.7066           3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X4       Fall  1.5580 0.0000 0.0170                      5.83306                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X4       Rise  1.6130 0.0550 0.0280             0.713488 6.02656  6.74005           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Rise  1.6130 0.0000 0.0280                      6.02656                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Fall  1.6320 0.0190 0.0150             1.12321  8.98399  10.1072           4       100                    | 
|    M64/RESULT/i_0/i_53/B1             AOI21_X1      Fall  1.6320 0.0000 0.0150                      1.44682                                                   | 
|    M64/RESULT/i_0/i_53/ZN             AOI21_X1      Rise  1.7620 0.1300 0.1150             17.9437  3.80404  21.7477           2       100                    | 
|    M64/RESULT/i_0/i_52/B2             OAI21_X1      Rise  1.8210 0.0590 0.1150    0.0570            1.57189                                                   | 
|    M64/RESULT/i_0/i_52/ZN             OAI21_X1      Fall  1.8510 0.0300 0.0290             0.558912 1.70023  2.25914           1       100                    | 
|    M64/RESULT/i_0/i_51/A              INV_X1        Fall  1.8510 0.0000 0.0290                      1.54936                                                   | 
|    M64/RESULT/i_0/i_51/ZN             INV_X1        Rise  1.8800 0.0290 0.0160             0.692089 3.80404  4.49613           2       100                    | 
|    M64/RESULT/i_0/i_49/B2             OAI21_X1      Rise  1.8800 0.0000 0.0160                      1.57189                                                   | 
|    M64/RESULT/i_0/i_49/ZN             OAI21_X1      Fall  1.9010 0.0210 0.0110             0.229871 2.57361  2.80348           1       100                    | 
|    M64/RESULT/i_0/i_48/B              XNOR2_X1      Fall  1.9010 0.0000 0.0110                      2.36817                                                   | 
|    M64/RESULT/i_0/i_48/ZN             XNOR2_X1      Fall  1.9400 0.0390 0.0110             0.774295 0.97463  1.74893           1       100                    | 
|    M64/RESULT/i_0/sum[29]                           Fall  1.9400 0.0000                                                                                       | 
|    M64/RESULT/S[29]                                 Fall  1.9400 0.0000                                                                                       | 
|    M64/c[29]                                        Fall  1.9400 0.0000                                                                                       | 
|    outReg/D[29]                                     Fall  1.9400 0.0000                                                                                       | 
|    outReg/i_0_31/A2                   AND2_X1       Fall  1.9400 0.0000 0.0110                      0.894119                                                  | 
|    outReg/i_0_31/ZN                   AND2_X1       Fall  1.9730 0.0330 0.0070             0.884061 1.14029  2.02435           1       100                    | 
|    outReg/Q_reg[29]/D                 DFF_X1        Fall  1.9730 0.0000 0.0070                      1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[29]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080 0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430 0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_47/A  CLKBUF_X2     Rise  0.1430 0.0000 0.0120    -0.0010           1.40591                                     F             | 
|    outReg/CTS_L4_c_tid0_47/Z  CLKBUF_X2     Rise  0.1840 0.0410 0.0200             8.78398  5.13864  13.9226           6       100      F    K        | 
|    outReg/Q_reg[29]/CK        DFF_X1        Rise  0.1860 0.0020 0.0200    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1860 2.1860 | 
| library setup check                       | -0.0330 2.1530 | 
| data required time                        |  2.1530        | 
|                                           |                | 
| data required time                        |  2.1530        | 
| data arrival time                         | -1.9730        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1800        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[36]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[36] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100             0.675375 4.90224  5.57761           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                                       | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                                       | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4070 0.1030 0.0910             26.5213  51.1917  77.713            31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4370 0.0300 0.0960                      1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4670 0.0300 0.0270             1.07527  5.49384  6.56911           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4670 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4670 0.0000 0.0270                      2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5160 0.0490 0.0170             0.45162  2.57361  3.02523           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5160 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5750 0.0590 0.0400             0.848218 5.49384  6.34205           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5750 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6240 0.0490 0.0240             0.246601 2.57361  2.82021           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6240 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6790 0.0550 0.0420             0.912525 5.8097   6.72223           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6790 0.0000 0.0420                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7280 0.0490 0.0240             0.248108 2.57361  2.82172           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7280 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7820 0.0540 0.0410             0.785474 5.8097   6.59517           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7820 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8310 0.0490 0.0250             0.372772 2.57361  2.94638           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8310 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8850 0.0540 0.0400             0.54676  5.8097   6.35646           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8850 0.0000 0.0400                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9130 0.0280 0.0170             0.292719 2.57361  2.86633           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9130 0.0000 0.0170                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9600 0.0470 0.0150             0.465821 3.38608  3.8519            2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/in1[10]                                   Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9600 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0210 0.0610 0.0140             0.396002 3.38608  3.78208           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/in1[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0210 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0820 0.0610 0.0140             0.471131 3.38608  3.85721           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/in1[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0820 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1430 0.0610 0.0140             0.395446 3.38608  3.78153           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/in1[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1430 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2040 0.0610 0.0130             0.412398 3.23609  3.64849           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/a[10]                                 Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2040 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2340 0.0300 0.0200             0.921198 5.54986  6.47106           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2340 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2580 0.0240 0.0140             0.740564 3.90347  4.64403           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2580 0.0000 0.0140                      1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2860 0.0280 0.0280             0.379047 3.45099  3.83004           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2860 0.0000 0.0280                      3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3110 0.0250 0.0130             0.506894 8.7138   9.2207            2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3110 0.0000 0.0130                      6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3590 0.0480 0.0330             1.68091  7.32194  9.00285           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3590 0.0000 0.0330                      3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3790 0.0200 0.0130             0.798821 6.02656  6.82539           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3790 0.0000 0.0130                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0940 0.0530             0.808203 9.98512  10.7933           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160             2.16655  6.02656  8.19312           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160                      5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5880 0.0950 0.0530             0.722095 9.98451  10.7066           3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X4       Rise  1.5880 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X4       Fall  1.6060 0.0180 0.0150             0.713488 6.02656  6.74005           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6060 0.0000 0.0150                      5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.6990 0.0930 0.0510             1.12321  8.98399  10.1072           4       100                    | 
|    M64/RESULT/i_0/i_96/B1             OAI21_X1      Rise  1.6990 0.0000 0.0510                      1.66205                                                   | 
|    M64/RESULT/i_0/i_96/ZN             OAI21_X1      Fall  1.7360 0.0370 0.0270             0.451109 6.25843  6.70953           1       100                    | 
|    M64/RESULT/i_0/i_95/A              INV_X4        Fall  1.7360 0.0000 0.0270                      5.70005                                                   | 
|    M64/RESULT/i_0/i_95/ZN             INV_X4        Rise  1.7680 0.0320 0.0210             21.1682  5.48089  26.6491           3       100                    | 
|    M64/RESULT/i_0/i_94/B2             OAI21_X1      Rise  1.7750 0.0070 0.0210    0.0020            1.57189                                                   | 
|    M64/RESULT/i_0/i_94/ZN             OAI21_X1      Fall  1.7950 0.0200 0.0160             0.164743 1.70023  1.86497           1       100                    | 
|    M64/RESULT/i_0/i_93/A              INV_X1        Fall  1.7950 0.0000 0.0160                      1.54936                                                   | 
|    M64/RESULT/i_0/i_93/ZN             INV_X1        Rise  1.8230 0.0280 0.0170             0.871943 5.48089  6.35283           3       100                    | 
|    M64/RESULT/i_0/i_77/B2             AOI21_X1      Rise  1.8230 0.0000 0.0170                      1.67685                                                   | 
|    M64/RESULT/i_0/i_77/ZN             AOI21_X1      Fall  1.8490 0.0260 0.0150             1.85023  3.80404  5.65427           2       100                    | 
|    M64/RESULT/i_0/i_76/B2             OAI21_X1      Fall  1.8490 0.0000 0.0150                      1.55833                                                   | 
|    M64/RESULT/i_0/i_76/ZN             OAI21_X1      Rise  1.8850 0.0360 0.0200             0.411444 1.70023  2.11167           1       100                    | 
|    M64/RESULT/i_0/i_75/A              INV_X1        Rise  1.8850 0.0000 0.0200                      1.70023                                                   | 
|    M64/RESULT/i_0/i_75/ZN             INV_X1        Fall  1.9000 0.0150 0.0090             0.729655 3.80404  4.53369           2       100                    | 
|    M64/RESULT/i_0/i_70/A              XOR2_X1       Fall  1.9000 0.0000 0.0090                      2.18123                                                   | 
|    M64/RESULT/i_0/i_70/Z              XOR2_X1       Fall  1.9490 0.0490 0.0110             0.156148 0.97463  1.13078           1       100                    | 
|    M64/RESULT/i_0/sum[36]                           Fall  1.9490 0.0000                                                                                       | 
|    M64/RESULT/S[36]                                 Fall  1.9490 0.0000                                                                                       | 
|    M64/c[36]                                        Fall  1.9490 0.0000                                                                                       | 
|    outReg/D[36]                                     Fall  1.9490 0.0000                                                                                       | 
|    outReg/i_0_38/A2                   AND2_X1       Fall  1.9490 0.0000 0.0110                      0.894119                                                  | 
|    outReg/i_0_38/ZN                   AND2_X1       Fall  1.9810 0.0320 0.0070             0.728717 1.14029  1.86901           1       100                    | 
|    outReg/Q_reg[36]/D                 DFF_X1        Fall  1.9810 0.0000 0.0070                      1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[36]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080 0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430 0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1430 0.0000 0.0120    -0.0010           1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1890 0.0460 0.0240             13.9097  10.2773  24.187            12      100      F    K        | 
|    outReg/Q_reg[36]/CK        DFF_X1        Rise  0.1940 0.0050 0.0240    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1940 2.1940 | 
| library setup check                       | -0.0320 2.1620 | 
| data required time                        |  2.1620        | 
|                                           |                | 
| data required time                        |  2.1620        | 
| data arrival time                         | -1.9810        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1810        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[50]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[50] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100             0.675375 4.90224  5.57761           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                                       | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                                       | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4070 0.1030 0.0910             26.5213  51.1917  77.713            31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4370 0.0300 0.0960                      1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4670 0.0300 0.0270             1.07527  5.49384  6.56911           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4670 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4670 0.0000 0.0270                      2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5160 0.0490 0.0170             0.45162  2.57361  3.02523           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5160 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5750 0.0590 0.0400             0.848218 5.49384  6.34205           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5750 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6240 0.0490 0.0240             0.246601 2.57361  2.82021           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6240 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6790 0.0550 0.0420             0.912525 5.8097   6.72223           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6790 0.0000 0.0420                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7280 0.0490 0.0240             0.248108 2.57361  2.82172           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7280 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7820 0.0540 0.0410             0.785474 5.8097   6.59517           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7820 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8310 0.0490 0.0250             0.372772 2.57361  2.94638           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8310 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8850 0.0540 0.0400             0.54676  5.8097   6.35646           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8850 0.0000 0.0400                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9130 0.0280 0.0170             0.292719 2.57361  2.86633           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9130 0.0000 0.0170                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9600 0.0470 0.0150             0.465821 3.38608  3.8519            2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/in1[10]                                   Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9600 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0210 0.0610 0.0140             0.396002 3.38608  3.78208           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/in1[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0210 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0820 0.0610 0.0140             0.471131 3.38608  3.85721           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/in1[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0820 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1430 0.0610 0.0140             0.395446 3.38608  3.78153           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/in1[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1430 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2040 0.0610 0.0130             0.412398 3.23609  3.64849           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/a[10]                                 Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2040 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2340 0.0300 0.0200             0.921198 5.54986  6.47106           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2340 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2580 0.0240 0.0140             0.740564 3.90347  4.64403           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2580 0.0000 0.0140                      1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2860 0.0280 0.0280             0.379047 3.45099  3.83004           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2860 0.0000 0.0280                      3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3110 0.0250 0.0130             0.506894 8.7138   9.2207            2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3110 0.0000 0.0130                      6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3590 0.0480 0.0330             1.68091  7.32194  9.00285           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3590 0.0000 0.0330                      3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3790 0.0200 0.0130             0.798821 6.02656  6.82539           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3790 0.0000 0.0130                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0940 0.0530             0.808203 9.98512  10.7933           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160             2.16655  6.02656  8.19312           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160                      5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5880 0.0950 0.0530             0.722095 9.98451  10.7066           3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X4       Rise  1.5880 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X4       Fall  1.6060 0.0180 0.0150             0.713488 6.02656  6.74005           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6060 0.0000 0.0150                      5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.6990 0.0930 0.0510             1.12321  8.98399  10.1072           4       100                    | 
|    M64/RESULT/i_0/i_242/A3            NOR3_X2       Rise  1.6990 0.0000 0.0510                      3.44279                                                   | 
|    M64/RESULT/i_0/i_242/ZN            NOR3_X2       Fall  1.7170 0.0180 0.0150             0.643289 3.44279  4.08608           1       100                    | 
|    M64/RESULT/i_0/i_241/A3            NOR3_X2       Fall  1.7170 0.0000 0.0150                      3.31987                                                   | 
|    M64/RESULT/i_0/i_241/ZN            NOR3_X2       Rise  1.8020 0.0850 0.0580             1.49123  10.2732  11.7645           4       100                    | 
|    M64/RESULT/i_0/i_224/A1            NOR2_X2       Rise  1.8020 0.0000 0.0580                      3.29331                                                   | 
|    M64/RESULT/i_0/i_224/ZN            NOR2_X2       Fall  1.8330 0.0310 0.0230             13.3688  6.68337  20.0521           1       100                    | 
|    M64/RESULT/i_0/i_223/A2            NOR2_X4       Fall  1.8380 0.0050 0.0230                      6.33856                                                   | 
|    M64/RESULT/i_0/i_223/ZN            NOR2_X4       Rise  1.8730 0.0350 0.0240             1.24428  7.05278  8.29707           4       100                    | 
|    M64/RESULT/i_0/i_134/B2            OAI21_X1      Rise  1.8730 0.0000 0.0240                      1.57189                                                   | 
|    M64/RESULT/i_0/i_134/ZN            OAI21_X1      Fall  1.9000 0.0270 0.0160             0.538522 3.84836  4.38689           2       100                    | 
|    M64/RESULT/i_0/i_122/A             XNOR2_X1      Fall  1.9000 0.0000 0.0160                      2.12585                                                   | 
|    M64/RESULT/i_0/i_122/ZN            XNOR2_X1      Fall  1.9400 0.0400 0.0110             0.387914 0.97463  1.36254           1       100                    | 
|    M64/RESULT/i_0/sum[50]                           Fall  1.9400 0.0000                                                                                       | 
|    M64/RESULT/S[50]                                 Fall  1.9400 0.0000                                                                                       | 
|    M64/c[50]                                        Fall  1.9400 0.0000                                                                                       | 
|    outReg/D[50]                                     Fall  1.9400 0.0000                                                                                       | 
|    outReg/i_0_52/A2                   AND2_X1       Fall  1.9400 0.0000 0.0110                      0.894119                                                  | 
|    outReg/i_0_52/ZN                   AND2_X1       Fall  1.9720 0.0320 0.0060             0.412239 1.14029  1.55253           1       100                    | 
|    outReg/Q_reg[50]/D                 DFF_X1        Fall  1.9720 0.0000 0.0060                      1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[50]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080 0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430 0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1440 0.0010 0.0120    -0.0010           1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1900 0.0460 0.0210             8.53835  13.703   22.2414           16      100      F    K        | 
|    outReg/Q_reg[50]/CK        DFF_X1        Rise  0.1910 0.0010 0.0210                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1910 2.1910 | 
| library setup check                       | -0.0320 2.1590 | 
| data required time                        |  2.1590        | 
|                                           |                | 
| data required time                        |  2.1590        | 
| data arrival time                         | -1.9720        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1870        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[54]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[54] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100             0.675375 4.90224  5.57761           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                                       | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                                       | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4070 0.1030 0.0910             26.5213  51.1917  77.713            31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4370 0.0300 0.0960                      1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4670 0.0300 0.0270             1.07527  5.49384  6.56911           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4670 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4670 0.0000 0.0270                      2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5160 0.0490 0.0170             0.45162  2.57361  3.02523           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5160 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5750 0.0590 0.0400             0.848218 5.49384  6.34205           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5750 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6240 0.0490 0.0240             0.246601 2.57361  2.82021           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6240 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6790 0.0550 0.0420             0.912525 5.8097   6.72223           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6790 0.0000 0.0420                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7280 0.0490 0.0240             0.248108 2.57361  2.82172           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7280 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7820 0.0540 0.0410             0.785474 5.8097   6.59517           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7820 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8310 0.0490 0.0250             0.372772 2.57361  2.94638           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8310 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8850 0.0540 0.0400             0.54676  5.8097   6.35646           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8850 0.0000 0.0400                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9130 0.0280 0.0170             0.292719 2.57361  2.86633           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9130 0.0000 0.0170                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9600 0.0470 0.0150             0.465821 3.38608  3.8519            2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/in1[10]                                   Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9600 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0210 0.0610 0.0140             0.396002 3.38608  3.78208           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/in1[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0210 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0820 0.0610 0.0140             0.471131 3.38608  3.85721           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/in1[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0820 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1430 0.0610 0.0140             0.395446 3.38608  3.78153           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/in1[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1430 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2040 0.0610 0.0130             0.412398 3.23609  3.64849           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/a[10]                                 Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2040 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2340 0.0300 0.0200             0.921198 5.54986  6.47106           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2340 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2580 0.0240 0.0140             0.740564 3.90347  4.64403           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2580 0.0000 0.0140                      1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2860 0.0280 0.0280             0.379047 3.45099  3.83004           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2860 0.0000 0.0280                      3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3110 0.0250 0.0130             0.506894 8.7138   9.2207            2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3110 0.0000 0.0130                      6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3590 0.0480 0.0330             1.68091  7.32194  9.00285           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3590 0.0000 0.0330                      3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3790 0.0200 0.0130             0.798821 6.02656  6.82539           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3790 0.0000 0.0130                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0940 0.0530             0.808203 9.98512  10.7933           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160             2.16655  6.02656  8.19312           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160                      5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5880 0.0950 0.0530             0.722095 9.98451  10.7066           3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X4       Rise  1.5880 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X4       Fall  1.6060 0.0180 0.0150             0.713488 6.02656  6.74005           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6060 0.0000 0.0150                      5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.6990 0.0930 0.0510             1.12321  8.98399  10.1072           4       100                    | 
|    M64/RESULT/i_0/i_242/A3            NOR3_X2       Rise  1.6990 0.0000 0.0510                      3.44279                                                   | 
|    M64/RESULT/i_0/i_242/ZN            NOR3_X2       Fall  1.7170 0.0180 0.0150             0.643289 3.44279  4.08608           1       100                    | 
|    M64/RESULT/i_0/i_241/A3            NOR3_X2       Fall  1.7170 0.0000 0.0150                      3.31987                                                   | 
|    M64/RESULT/i_0/i_241/ZN            NOR3_X2       Rise  1.8020 0.0850 0.0580             1.49123  10.2732  11.7645           4       100                    | 
|    M64/RESULT/i_0/i_224/A1            NOR2_X2       Rise  1.8020 0.0000 0.0580                      3.29331                                                   | 
|    M64/RESULT/i_0/i_224/ZN            NOR2_X2       Fall  1.8330 0.0310 0.0230             13.3688  6.68337  20.0521           1       100                    | 
|    M64/RESULT/i_0/i_223/A2            NOR2_X4       Fall  1.8380 0.0050 0.0230                      6.33856                                                   | 
|    M64/RESULT/i_0/i_223/ZN            NOR2_X4       Rise  1.8730 0.0350 0.0240             1.24428  7.05278  8.29707           4       100                    | 
|    M64/RESULT/i_0/i_222/B2            OAI21_X1      Rise  1.8730 0.0000 0.0240                      1.57189                                                   | 
|    M64/RESULT/i_0/i_222/ZN            OAI21_X1      Fall  1.9000 0.0270 0.0150             0.49772  3.84836  4.34608           2       100                    | 
|    M64/RESULT/i_0/i_136/A             XNOR2_X1      Fall  1.9000 0.0000 0.0150                      2.12585                                                   | 
|    M64/RESULT/i_0/i_136/ZN            XNOR2_X1      Fall  1.9390 0.0390 0.0110             0.283937 0.97463  1.25857           1       100                    | 
|    M64/RESULT/i_0/sum[54]                           Fall  1.9390 0.0000                                                                                       | 
|    M64/RESULT/S[54]                                 Fall  1.9390 0.0000                                                                                       | 
|    M64/c[54]                                        Fall  1.9390 0.0000                                                                                       | 
|    outReg/D[54]                                     Fall  1.9390 0.0000                                                                                       | 
|    outReg/i_0_56/A2                   AND2_X1       Fall  1.9390 0.0000 0.0110                      0.894119                                                  | 
|    outReg/i_0_56/ZN                   AND2_X1       Fall  1.9700 0.0310 0.0060             0.311937 1.14029  1.45223           1       100                    | 
|    outReg/Q_reg[54]/D                 DFF_X1        Fall  1.9700 0.0000 0.0060                      1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[54]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080 0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430 0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1440 0.0010 0.0120    -0.0010           1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1900 0.0460 0.0210             8.53835  13.703   22.2414           16      100      F    K        | 
|    outReg/Q_reg[54]/CK        DFF_X1        Rise  0.1910 0.0010 0.0210                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1910 2.1910 | 
| library setup check                       | -0.0320 2.1590 | 
| data required time                        |  2.1590        | 
|                                           |                | 
| data required time                        |  2.1590        | 
| data arrival time                         | -1.9700        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1890        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[44]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[44] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100             0.675375 4.90224  5.57761           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                                       | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                                       | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4070 0.1030 0.0910             26.5213  51.1917  77.713            31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4370 0.0300 0.0960                      1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4670 0.0300 0.0270             1.07527  5.49384  6.56911           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4670 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4670 0.0000 0.0270                      2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5160 0.0490 0.0170             0.45162  2.57361  3.02523           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5160 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5750 0.0590 0.0400             0.848218 5.49384  6.34205           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5750 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6240 0.0490 0.0240             0.246601 2.57361  2.82021           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6240 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6790 0.0550 0.0420             0.912525 5.8097   6.72223           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6790 0.0000 0.0420                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7280 0.0490 0.0240             0.248108 2.57361  2.82172           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7280 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7820 0.0540 0.0410             0.785474 5.8097   6.59517           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7820 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8310 0.0490 0.0250             0.372772 2.57361  2.94638           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8310 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8850 0.0540 0.0400             0.54676  5.8097   6.35646           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8850 0.0000 0.0400                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9130 0.0280 0.0170             0.292719 2.57361  2.86633           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9130 0.0000 0.0170                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9600 0.0470 0.0150             0.465821 3.38608  3.8519            2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/in1[10]                                   Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9600 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0210 0.0610 0.0140             0.396002 3.38608  3.78208           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/in1[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0210 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0820 0.0610 0.0140             0.471131 3.38608  3.85721           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/in1[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0820 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1430 0.0610 0.0140             0.395446 3.38608  3.78153           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/in1[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1430 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2040 0.0610 0.0130             0.412398 3.23609  3.64849           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/a[10]                                 Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2040 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2340 0.0300 0.0200             0.921198 5.54986  6.47106           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2340 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2580 0.0240 0.0140             0.740564 3.90347  4.64403           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2580 0.0000 0.0140                      1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2860 0.0280 0.0280             0.379047 3.45099  3.83004           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2860 0.0000 0.0280                      3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3110 0.0250 0.0130             0.506894 8.7138   9.2207            2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3110 0.0000 0.0130                      6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3590 0.0480 0.0330             1.68091  7.32194  9.00285           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3590 0.0000 0.0330                      3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3790 0.0200 0.0130             0.798821 6.02656  6.82539           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3790 0.0000 0.0130                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0940 0.0530             0.808203 9.98512  10.7933           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160             2.16655  6.02656  8.19312           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160                      5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5880 0.0950 0.0530             0.722095 9.98451  10.7066           3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X4       Rise  1.5880 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X4       Fall  1.6060 0.0180 0.0150             0.713488 6.02656  6.74005           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6060 0.0000 0.0150                      5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.6990 0.0930 0.0510             1.12321  8.98399  10.1072           4       100                    | 
|    M64/RESULT/i_0/i_242/A3            NOR3_X2       Rise  1.6990 0.0000 0.0510                      3.44279                                                   | 
|    M64/RESULT/i_0/i_242/ZN            NOR3_X2       Fall  1.7170 0.0180 0.0150             0.643289 3.44279  4.08608           1       100                    | 
|    M64/RESULT/i_0/i_241/A3            NOR3_X2       Fall  1.7170 0.0000 0.0150                      3.31987                                                   | 
|    M64/RESULT/i_0/i_241/ZN            NOR3_X2       Rise  1.8020 0.0850 0.0580             1.49123  10.2732  11.7645           4       100                    | 
|    M64/RESULT/i_0/i_107/B1            AOI21_X1      Rise  1.8020 0.0000 0.0580                      1.647                                                     | 
|    M64/RESULT/i_0/i_107/ZN            AOI21_X1      Fall  1.8350 0.0330 0.0230             1.16764  3.80404  4.97168           2       100                    | 
|    M64/RESULT/i_0/i_106/B2            OAI21_X1      Fall  1.8350 0.0000 0.0230                      1.55833                                                   | 
|    M64/RESULT/i_0/i_106/ZN            OAI21_X1      Rise  1.8740 0.0390 0.0200             0.318265 1.70023  2.0185            1       100                    | 
|    M64/RESULT/i_0/i_105/A             INV_X1        Rise  1.8740 0.0000 0.0200                      1.70023                                                   | 
|    M64/RESULT/i_0/i_105/ZN            INV_X1        Fall  1.8890 0.0150 0.0090             0.805116 3.80404  4.60915           2       100                    | 
|    M64/RESULT/i_0/i_100/A             XOR2_X1       Fall  1.8890 0.0000 0.0090                      2.18123                                                   | 
|    M64/RESULT/i_0/i_100/Z             XOR2_X1       Fall  1.9380 0.0490 0.0110             0.335635 0.97463  1.31026           1       100                    | 
|    M64/RESULT/i_0/sum[44]                           Fall  1.9380 0.0000                                                                                       | 
|    M64/RESULT/S[44]                                 Fall  1.9380 0.0000                                                                                       | 
|    M64/c[44]                                        Fall  1.9380 0.0000                                                                                       | 
|    outReg/D[44]                                     Fall  1.9380 0.0000                                                                                       | 
|    outReg/i_0_46/A2                   AND2_X1       Fall  1.9380 0.0000 0.0110                      0.894119                                                  | 
|    outReg/i_0_46/ZN                   AND2_X1       Fall  1.9700 0.0320 0.0060             0.787836 1.14029  1.92813           1       100                    | 
|    outReg/Q_reg[44]/D                 DFF_X1        Fall  1.9700 0.0000 0.0060                      1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[44]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080 0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430 0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_46/A  CLKBUF_X2     Rise  0.1430 0.0000 0.0120    -0.0010           1.40591                                     F             | 
|    outReg/CTS_L4_c_tid0_46/Z  CLKBUF_X2     Rise  0.1890 0.0460 0.0260             13.4105  5.13864  18.5492           6       100      F    K        | 
|    outReg/Q_reg[44]/CK        DFF_X1        Rise  0.1920 0.0030 0.0250                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1920 2.1920 | 
| library setup check                       | -0.0310 2.1610 | 
| data required time                        |  2.1610        | 
|                                           |                | 
| data required time                        |  2.1610        | 
| data arrival time                         | -1.9700        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1910        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[28]/D 
  
 Path Start Point : inRegA/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[11]/CK                DFF_X1        Rise  0.2060 0.0000 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[11]/Q                 DFF_X1        Fall  0.3010 0.0950 0.0100             0.993495 4.90224  5.89573           2       100      F             | 
|    inRegA/Q[11]                                     Fall  0.3010 0.0000                                                                                       | 
|    M64/a[11]                                        Fall  0.3010 0.0000                                                                                       | 
|    M64/i_0_0_23/A                     INV_X2        Fall  0.3010 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_23/ZN                    INV_X2        Rise  0.4080 0.1070 0.0950             29.757   51.1917  80.9486           31      100                    | 
|    M64/i_0_0_209/A2                   NOR2_X1       Rise  0.4410 0.0330 0.1000                      1.65135                                                   | 
|    M64/i_0_0_209/ZN                   NOR2_X1       Fall  0.4720 0.0310 0.0280             1.42561  5.49384  6.91945           3       100                    | 
|    M64/A1_2/in3[16]                                 Fall  0.4720 0.0000                                                                                       | 
|    M64/A1_2/i_0_120/A                 XNOR2_X1      Fall  0.4720 0.0000 0.0280                      2.12585                                                   | 
|    M64/A1_2/i_0_120/ZN                XNOR2_X1      Fall  0.5210 0.0490 0.0170             0.221404 2.57361  2.79501           1       100                    | 
|    M64/A1_2/i_0_119/B                 XNOR2_X1      Fall  0.5210 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_119/ZN                XNOR2_X1      Rise  0.5810 0.0600 0.0410             1.00108  5.49384  6.49492           3       100                    | 
|    M64/A1_2/sum[16]                                 Rise  0.5810 0.0000                                                                                       | 
|    M64/A2_1/in3[16]                                 Rise  0.5810 0.0000                                                                                       | 
|    M64/A2_1/i_0_127/A                 XNOR2_X1      Rise  0.5810 0.0000 0.0410                      2.23275                                                   | 
|    M64/A2_1/i_0_127/ZN                XNOR2_X1      Rise  0.6300 0.0490 0.0230             0.122496 2.57361  2.6961            1       100                    | 
|    M64/A2_1/i_0_126/B                 XNOR2_X1      Rise  0.6300 0.0000 0.0230                      2.57361                                                   | 
|    M64/A2_1/i_0_126/ZN                XNOR2_X1      Rise  0.6840 0.0540 0.0410             0.771792 5.8097   6.58149           3       100                    | 
|    M64/A2_1/sum[16]                                 Rise  0.6840 0.0000                                                                                       | 
|    M64/A3_1/in1[16]                                 Rise  0.6840 0.0000                                                                                       | 
|    M64/A3_1/i_0_129/B                 XNOR2_X1      Rise  0.6840 0.0000 0.0410                      2.57361                                                   | 
|    M64/A3_1/i_0_129/ZN                XNOR2_X1      Rise  0.7330 0.0490 0.0240             0.15055  2.57361  2.72416           1       100                    | 
|    M64/A3_1/i_0_128/B                 XNOR2_X1      Rise  0.7330 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_128/ZN                XNOR2_X1      Rise  0.7870 0.0540 0.0410             0.723598 5.8097   6.5333            3       100                    | 
|    M64/A3_1/sum[16]                                 Rise  0.7870 0.0000                                                                                       | 
|    M64/A4_1/in1[16]                                 Rise  0.7870 0.0000                                                                                       | 
|    M64/A4_1/i_0_135/B                 XNOR2_X1      Rise  0.7870 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_135/ZN                XNOR2_X1      Rise  0.8360 0.0490 0.0250             0.247025 2.57361  2.82063           1       100                    | 
|    M64/A4_1/i_0_134/B                 XNOR2_X1      Rise  0.8360 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_134/ZN                XNOR2_X1      Rise  0.8910 0.0550 0.0410             0.765477 5.8097   6.57518           3       100                    | 
|    M64/A4_1/sum[16]                                 Rise  0.8910 0.0000                                                                                       | 
|    M64/A5_1/in1[16]                                 Rise  0.8910 0.0000                                                                                       | 
|    M64/A5_1/i_0_145/B                 XNOR2_X1      Rise  0.8910 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_145/ZN                XNOR2_X1      Rise  0.9400 0.0490 0.0250             0.360793 2.57361  2.9344            1       100                    | 
|    M64/A5_1/i_0_144/B                 XNOR2_X1      Rise  0.9400 0.0000 0.0250                      2.57361                                                   | 
|    M64/A5_1/i_0_144/ZN                XNOR2_X1      Rise  0.9950 0.0550 0.0410             0.807247 5.8097   6.61695           3       100                    | 
|    M64/A5_1/sum[16]                                 Rise  0.9950 0.0000                                                                                       | 
|    M64/A6/in1[16]                                   Rise  0.9950 0.0000                                                                                       | 
|    M64/A6/i_0_153/B                   XNOR2_X1      Rise  0.9950 0.0000 0.0410                      2.57361                                                   | 
|    M64/A6/i_0_153/ZN                  XNOR2_X1      Rise  1.0440 0.0490 0.0240             0.247285 2.57361  2.82089           1       100                    | 
|    M64/A6/i_0_152/B                   XNOR2_X1      Rise  1.0440 0.0000 0.0240                      2.57361                                                   | 
|    M64/A6/i_0_152/ZN                  XNOR2_X1      Rise  1.0920 0.0480 0.0290             0.444612 3.38608  3.8307            2       100                    | 
|    M64/A6/sum[16]                                   Rise  1.0920 0.0000                                                                                       | 
|    M64/A7/in1[16]                                   Rise  1.0920 0.0000                                                                                       | 
|    M64/A7/i_0_147/B                   XOR2_X1       Rise  1.0920 0.0000 0.0290                      2.36355                                                   | 
|    M64/A7/i_0_147/Z                   XOR2_X1       Rise  1.1530 0.0610 0.0320             0.478704 3.38608  3.86479           2       100                    | 
|    M64/A7/sum[16]                                   Rise  1.1530 0.0000                                                                                       | 
|    M64/A8/in1[16]                                   Rise  1.1530 0.0000                                                                                       | 
|    M64/A8/i_0_127/B                   XOR2_X1       Rise  1.1530 0.0000 0.0320                      2.36355                                                   | 
|    M64/A8/i_0_127/Z                   XOR2_X1       Rise  1.2140 0.0610 0.0320             0.488154 3.38608  3.87424           2       100                    | 
|    M64/A8/sum[16]                                   Rise  1.2140 0.0000                                                                                       | 
|    M64/A9/in1[16]                                   Rise  1.2140 0.0000                                                                                       | 
|    M64/A9/i_0_63/B                    XOR2_X1       Rise  1.2140 0.0000 0.0320                      2.36355                                                   | 
|    M64/A9/i_0_63/Z                    XOR2_X1       Rise  1.2850 0.0710 0.0410             0.874842 4.89978  5.77462           3       100                    | 
|    M64/A9/sum[16]                                   Rise  1.2850 0.0000                                                                                       | 
|    M64/RESULT/a[16]                                 Rise  1.2850 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[16]                             Rise  1.2850 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_200/A2            NOR2_X1       Rise  1.2850 0.0000 0.0410                      1.65135                                                   | 
|    M64/RESULT/i_0/i_200/ZN            NOR2_X1       Fall  1.3030 0.0180 0.0130             0.395832 2.65456  3.0504            2       100                    | 
|    M64/RESULT/i_0/i_199/A2            OR3_X1        Fall  1.3030 0.0000 0.0130                      0.849985                                                  | 
|    M64/RESULT/i_0/i_199/ZN            OR3_X1        Fall  1.3900 0.0870 0.0180             0.376435 4.99154  5.36798           2       100                    | 
|    M64/RESULT/i_0/i_193/A             AOI21_X1      Fall  1.3900 0.0000 0.0180                      1.53534                                                   | 
|    M64/RESULT/i_0/i_193/ZN            AOI21_X1      Rise  1.4590 0.0690 0.0450             0.638473 6.08128  6.71976           1       100                    | 
|    M64/RESULT/i_0/i_188/A3            NOR4_X4       Rise  1.4590 0.0000 0.0450                      6.08128                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Fall  1.4810 0.0220 0.0150             0.808203 9.98512  10.7933           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Fall  1.4810 0.0000 0.0150                      5.83306                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Rise  1.5380 0.0570 0.0310             2.16655  6.02656  8.19312           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Rise  1.5390 0.0010 0.0310                      6.02656                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Fall  1.5580 0.0190 0.0170             0.722095 9.98451  10.7066           3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X4       Fall  1.5580 0.0000 0.0170                      5.83306                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X4       Rise  1.6130 0.0550 0.0280             0.713488 6.02656  6.74005           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Rise  1.6130 0.0000 0.0280                      6.02656                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Fall  1.6320 0.0190 0.0150             1.12321  8.98399  10.1072           4       100                    | 
|    M64/RESULT/i_0/i_53/B1             AOI21_X1      Fall  1.6320 0.0000 0.0150                      1.44682                                                   | 
|    M64/RESULT/i_0/i_53/ZN             AOI21_X1      Rise  1.7620 0.1300 0.1150             17.9437  3.80404  21.7477           2       100                    | 
|    M64/RESULT/i_0/i_52/B2             OAI21_X1      Rise  1.8210 0.0590 0.1150    0.0570            1.57189                                                   | 
|    M64/RESULT/i_0/i_52/ZN             OAI21_X1      Fall  1.8510 0.0300 0.0290             0.558912 1.70023  2.25914           1       100                    | 
|    M64/RESULT/i_0/i_51/A              INV_X1        Fall  1.8510 0.0000 0.0290                      1.54936                                                   | 
|    M64/RESULT/i_0/i_51/ZN             INV_X1        Rise  1.8800 0.0290 0.0160             0.692089 3.80404  4.49613           2       100                    | 
|    M64/RESULT/i_0/i_46/A              XOR2_X1       Rise  1.8800 0.0000 0.0160                      2.23214                                                   | 
|    M64/RESULT/i_0/i_46/Z              XOR2_X1       Rise  1.9260 0.0460 0.0200             0.324904 0.97463  1.29953           1       100                    | 
|    M64/RESULT/i_0/sum[28]                           Rise  1.9260 0.0000                                                                                       | 
|    M64/RESULT/S[28]                                 Rise  1.9260 0.0000                                                                                       | 
|    M64/c[28]                                        Rise  1.9260 0.0000                                                                                       | 
|    outReg/D[28]                                     Rise  1.9260 0.0000                                                                                       | 
|    outReg/i_0_30/A2                   AND2_X1       Rise  1.9260 0.0000 0.0200                      0.97463                                                   | 
|    outReg/i_0_30/ZN                   AND2_X1       Rise  1.9640 0.0380 0.0120             1.85324  1.14029  2.99353           1       100                    | 
|    outReg/Q_reg[28]/D                 DFF_X1        Rise  1.9640 0.0000 0.0120                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[28]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080 0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430 0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_47/A  CLKBUF_X2     Rise  0.1430 0.0000 0.0120    -0.0010           1.40591                                     F             | 
|    outReg/CTS_L4_c_tid0_47/Z  CLKBUF_X2     Rise  0.1840 0.0410 0.0200             8.78398  5.13864  13.9226           6       100      F    K        | 
|    outReg/Q_reg[28]/CK        DFF_X1        Rise  0.1860 0.0020 0.0200    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1860 2.1860 | 
| library setup check                       | -0.0300 2.1560 | 
| data required time                        |  2.1560        | 
|                                           |                | 
| data required time                        |  2.1560        | 
| data arrival time                         | -1.9640        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1920        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[46]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[46] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100             0.675375 4.90224  5.57761           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                                       | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                                       | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4070 0.1030 0.0910             26.5213  51.1917  77.713            31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4370 0.0300 0.0960                      1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4670 0.0300 0.0270             1.07527  5.49384  6.56911           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4670 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4670 0.0000 0.0270                      2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5160 0.0490 0.0170             0.45162  2.57361  3.02523           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5160 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5750 0.0590 0.0400             0.848218 5.49384  6.34205           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5750 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6240 0.0490 0.0240             0.246601 2.57361  2.82021           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6240 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6790 0.0550 0.0420             0.912525 5.8097   6.72223           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6790 0.0000 0.0420                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7280 0.0490 0.0240             0.248108 2.57361  2.82172           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7280 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7820 0.0540 0.0410             0.785474 5.8097   6.59517           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7820 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8310 0.0490 0.0250             0.372772 2.57361  2.94638           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8310 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8850 0.0540 0.0400             0.54676  5.8097   6.35646           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8850 0.0000 0.0400                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9130 0.0280 0.0170             0.292719 2.57361  2.86633           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9130 0.0000 0.0170                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9600 0.0470 0.0150             0.465821 3.38608  3.8519            2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/in1[10]                                   Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9600 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0210 0.0610 0.0140             0.396002 3.38608  3.78208           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/in1[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0210 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0820 0.0610 0.0140             0.471131 3.38608  3.85721           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/in1[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0820 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1430 0.0610 0.0140             0.395446 3.38608  3.78153           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/in1[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1430 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2040 0.0610 0.0130             0.412398 3.23609  3.64849           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/a[10]                                 Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2040 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2340 0.0300 0.0200             0.921198 5.54986  6.47106           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2340 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2580 0.0240 0.0140             0.740564 3.90347  4.64403           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2580 0.0000 0.0140                      1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2860 0.0280 0.0280             0.379047 3.45099  3.83004           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2860 0.0000 0.0280                      3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3110 0.0250 0.0130             0.506894 8.7138   9.2207            2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3110 0.0000 0.0130                      6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3590 0.0480 0.0330             1.68091  7.32194  9.00285           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3590 0.0000 0.0330                      3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3790 0.0200 0.0130             0.798821 6.02656  6.82539           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3790 0.0000 0.0130                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0940 0.0530             0.808203 9.98512  10.7933           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160             2.16655  6.02656  8.19312           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160                      5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5880 0.0950 0.0530             0.722095 9.98451  10.7066           3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X4       Rise  1.5880 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X4       Fall  1.6060 0.0180 0.0150             0.713488 6.02656  6.74005           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6060 0.0000 0.0150                      5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.6990 0.0930 0.0510             1.12321  8.98399  10.1072           4       100                    | 
|    M64/RESULT/i_0/i_242/A3            NOR3_X2       Rise  1.6990 0.0000 0.0510                      3.44279                                                   | 
|    M64/RESULT/i_0/i_242/ZN            NOR3_X2       Fall  1.7170 0.0180 0.0150             0.643289 3.44279  4.08608           1       100                    | 
|    M64/RESULT/i_0/i_241/A3            NOR3_X2       Fall  1.7170 0.0000 0.0150                      3.31987                                                   | 
|    M64/RESULT/i_0/i_241/ZN            NOR3_X2       Rise  1.8020 0.0850 0.0580             1.49123  10.2732  11.7645           4       100                    | 
|    M64/RESULT/i_0/i_224/A1            NOR2_X2       Rise  1.8020 0.0000 0.0580                      3.29331                                                   | 
|    M64/RESULT/i_0/i_224/ZN            NOR2_X2       Fall  1.8330 0.0310 0.0230             13.3688  6.68337  20.0521           1       100                    | 
|    M64/RESULT/i_0/i_223/A2            NOR2_X4       Fall  1.8380 0.0050 0.0230                      6.33856                                                   | 
|    M64/RESULT/i_0/i_223/ZN            NOR2_X4       Rise  1.8730 0.0350 0.0240             1.24428  7.05278  8.29707           4       100                    | 
|    M64/RESULT/i_0/i_110/A             XOR2_X1       Rise  1.8730 0.0000 0.0240                      2.23214                                                   | 
|    M64/RESULT/i_0/i_110/Z             XOR2_X1       Rise  1.9260 0.0530 0.0250             1.26926  0.97463  2.24389           1       100                    | 
|    M64/RESULT/i_0/sum[46]                           Rise  1.9260 0.0000                                                                                       | 
|    M64/RESULT/S[46]                                 Rise  1.9260 0.0000                                                                                       | 
|    M64/c[46]                                        Rise  1.9260 0.0000                                                                                       | 
|    outReg/D[46]                                     Rise  1.9260 0.0000                                                                                       | 
|    outReg/i_0_48/A2                   AND2_X1       Rise  1.9260 0.0000 0.0250                      0.97463                                                   | 
|    outReg/i_0_48/ZN                   AND2_X1       Rise  1.9620 0.0360 0.0090             0.554674 1.14029  1.69496           1       100                    | 
|    outReg/Q_reg[46]/D                 DFF_X1        Rise  1.9620 0.0000 0.0090                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[46]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080 0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430 0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1440 0.0010 0.0120    -0.0010           1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1900 0.0460 0.0210             8.53835  13.703   22.2414           16      100      F    K        | 
|    outReg/Q_reg[46]/CK        DFF_X1        Rise  0.1910 0.0010 0.0210                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1910 2.1910 | 
| library setup check                       | -0.0290 2.1620 | 
| data required time                        |  2.1620        | 
|                                           |                | 
| data required time                        |  2.1620        | 
| data arrival time                         | -1.9620        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2000        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[33]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[33] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100             0.675375 4.90224  5.57761           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                                       | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                                       | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4070 0.1030 0.0910             26.5213  51.1917  77.713            31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4370 0.0300 0.0960                      1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4670 0.0300 0.0270             1.07527  5.49384  6.56911           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4670 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4670 0.0000 0.0270                      2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5160 0.0490 0.0170             0.45162  2.57361  3.02523           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5160 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5750 0.0590 0.0400             0.848218 5.49384  6.34205           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5750 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6240 0.0490 0.0240             0.246601 2.57361  2.82021           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6240 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6790 0.0550 0.0420             0.912525 5.8097   6.72223           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6790 0.0000 0.0420                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7280 0.0490 0.0240             0.248108 2.57361  2.82172           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7280 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7820 0.0540 0.0410             0.785474 5.8097   6.59517           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7820 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8310 0.0490 0.0250             0.372772 2.57361  2.94638           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8310 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8850 0.0540 0.0400             0.54676  5.8097   6.35646           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8850 0.0000 0.0400                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9130 0.0280 0.0170             0.292719 2.57361  2.86633           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9130 0.0000 0.0170                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9600 0.0470 0.0150             0.465821 3.38608  3.8519            2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/in1[10]                                   Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9600 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0210 0.0610 0.0140             0.396002 3.38608  3.78208           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/in1[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0210 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0820 0.0610 0.0140             0.471131 3.38608  3.85721           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/in1[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0820 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1430 0.0610 0.0140             0.395446 3.38608  3.78153           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/in1[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1430 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2040 0.0610 0.0130             0.412398 3.23609  3.64849           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/a[10]                                 Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2040 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2340 0.0300 0.0200             0.921198 5.54986  6.47106           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2340 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2580 0.0240 0.0140             0.740564 3.90347  4.64403           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2580 0.0000 0.0140                      1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2860 0.0280 0.0280             0.379047 3.45099  3.83004           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2860 0.0000 0.0280                      3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3110 0.0250 0.0130             0.506894 8.7138   9.2207            2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3110 0.0000 0.0130                      6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3590 0.0480 0.0330             1.68091  7.32194  9.00285           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3590 0.0000 0.0330                      3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3790 0.0200 0.0130             0.798821 6.02656  6.82539           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3790 0.0000 0.0130                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0940 0.0530             0.808203 9.98512  10.7933           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160             2.16655  6.02656  8.19312           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160                      5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5880 0.0950 0.0530             0.722095 9.98451  10.7066           3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X4       Rise  1.5880 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X4       Fall  1.6060 0.0180 0.0150             0.713488 6.02656  6.74005           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6060 0.0000 0.0150                      5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.6990 0.0930 0.0510             1.12321  8.98399  10.1072           4       100                    | 
|    M64/RESULT/i_0/i_96/B1             OAI21_X1      Rise  1.6990 0.0000 0.0510                      1.66205                                                   | 
|    M64/RESULT/i_0/i_96/ZN             OAI21_X1      Fall  1.7360 0.0370 0.0270             0.451109 6.25843  6.70953           1       100                    | 
|    M64/RESULT/i_0/i_95/A              INV_X4        Fall  1.7360 0.0000 0.0270                      5.70005                                                   | 
|    M64/RESULT/i_0/i_95/ZN             INV_X4        Rise  1.7680 0.0320 0.0210             21.1682  5.48089  26.6491           3       100                    | 
|    M64/RESULT/i_0/i_65/B2             AOI21_X1      Rise  1.7750 0.0070 0.0210    0.0020            1.67685                                                   | 
|    M64/RESULT/i_0/i_65/ZN             AOI21_X1      Fall  1.7990 0.0240 0.0130             0.716398 3.80404  4.52044           2       100                    | 
|    M64/RESULT/i_0/i_64/B2             OAI21_X1      Fall  1.7990 0.0000 0.0130                      1.55833                                                   | 
|    M64/RESULT/i_0/i_64/ZN             OAI21_X1      Rise  1.8330 0.0340 0.0190             0.244328 1.70023  1.94456           1       100                    | 
|    M64/RESULT/i_0/i_63/A              INV_X1        Rise  1.8330 0.0000 0.0190                      1.70023                                                   | 
|    M64/RESULT/i_0/i_63/ZN             INV_X1        Fall  1.8480 0.0150 0.0090             0.583125 3.80404  4.38716           2       100                    | 
|    M64/RESULT/i_0/i_61/B2             OAI21_X1      Fall  1.8480 0.0000 0.0090                      1.55833                                                   | 
|    M64/RESULT/i_0/i_61/ZN             OAI21_X1      Rise  1.8870 0.0390 0.0250             0.584296 2.57361  3.1579            1       100                    | 
|    M64/RESULT/i_0/i_60/B              XNOR2_X1      Rise  1.8870 0.0000 0.0250                      2.57361                                                   | 
|    M64/RESULT/i_0/i_60/ZN             XNOR2_X1      Rise  1.9280 0.0410 0.0160             0.220538 0.97463  1.19517           1       100                    | 
|    M64/RESULT/i_0/sum[33]                           Rise  1.9280 0.0000                                                                                       | 
|    M64/RESULT/S[33]                                 Rise  1.9280 0.0000                                                                                       | 
|    M64/c[33]                                        Rise  1.9280 0.0000                                                                                       | 
|    outReg/D[33]                                     Rise  1.9280 0.0000                                                                                       | 
|    outReg/i_0_35/A2                   AND2_X1       Rise  1.9280 0.0000 0.0160                      0.97463                                                   | 
|    outReg/i_0_35/ZN                   AND2_X1       Rise  1.9610 0.0330 0.0090             0.495371 1.14029  1.63566           1       100                    | 
|    outReg/Q_reg[33]/D                 DFF_X1        Rise  1.9610 0.0000 0.0090                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[33]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080 0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430 0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1430 0.0000 0.0120    -0.0010           1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1890 0.0460 0.0240             13.9097  10.2773  24.187            12      100      F    K        | 
|    outReg/Q_reg[33]/CK        DFF_X1        Rise  0.1930 0.0040 0.0240    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1930 2.1930 | 
| library setup check                       | -0.0290 2.1640 | 
| data required time                        |  2.1640        | 
|                                           |                | 
| data required time                        |  2.1640        | 
| data arrival time                         | -1.9610        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2030        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[35]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[35] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100             0.675375 4.90224  5.57761           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                                       | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                                       | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4070 0.1030 0.0910             26.5213  51.1917  77.713            31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4370 0.0300 0.0960                      1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4670 0.0300 0.0270             1.07527  5.49384  6.56911           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4670 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4670 0.0000 0.0270                      2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5160 0.0490 0.0170             0.45162  2.57361  3.02523           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5160 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5750 0.0590 0.0400             0.848218 5.49384  6.34205           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5750 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6240 0.0490 0.0240             0.246601 2.57361  2.82021           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6240 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6790 0.0550 0.0420             0.912525 5.8097   6.72223           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6790 0.0000 0.0420                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7280 0.0490 0.0240             0.248108 2.57361  2.82172           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7280 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7820 0.0540 0.0410             0.785474 5.8097   6.59517           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7820 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8310 0.0490 0.0250             0.372772 2.57361  2.94638           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8310 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8850 0.0540 0.0400             0.54676  5.8097   6.35646           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8850 0.0000 0.0400                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9130 0.0280 0.0170             0.292719 2.57361  2.86633           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9130 0.0000 0.0170                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9600 0.0470 0.0150             0.465821 3.38608  3.8519            2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/in1[10]                                   Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9600 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0210 0.0610 0.0140             0.396002 3.38608  3.78208           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/in1[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0210 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0820 0.0610 0.0140             0.471131 3.38608  3.85721           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/in1[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0820 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1430 0.0610 0.0140             0.395446 3.38608  3.78153           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/in1[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1430 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2040 0.0610 0.0130             0.412398 3.23609  3.64849           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/a[10]                                 Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2040 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2340 0.0300 0.0200             0.921198 5.54986  6.47106           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2340 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2580 0.0240 0.0140             0.740564 3.90347  4.64403           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2580 0.0000 0.0140                      1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2860 0.0280 0.0280             0.379047 3.45099  3.83004           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2860 0.0000 0.0280                      3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3110 0.0250 0.0130             0.506894 8.7138   9.2207            2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3110 0.0000 0.0130                      6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3590 0.0480 0.0330             1.68091  7.32194  9.00285           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3590 0.0000 0.0330                      3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3790 0.0200 0.0130             0.798821 6.02656  6.82539           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3790 0.0000 0.0130                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0940 0.0530             0.808203 9.98512  10.7933           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160             2.16655  6.02656  8.19312           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160                      5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5880 0.0950 0.0530             0.722095 9.98451  10.7066           3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X4       Rise  1.5880 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X4       Fall  1.6060 0.0180 0.0150             0.713488 6.02656  6.74005           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6060 0.0000 0.0150                      5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.6990 0.0930 0.0510             1.12321  8.98399  10.1072           4       100                    | 
|    M64/RESULT/i_0/i_96/B1             OAI21_X1      Rise  1.6990 0.0000 0.0510                      1.66205                                                   | 
|    M64/RESULT/i_0/i_96/ZN             OAI21_X1      Fall  1.7360 0.0370 0.0270             0.451109 6.25843  6.70953           1       100                    | 
|    M64/RESULT/i_0/i_95/A              INV_X4        Fall  1.7360 0.0000 0.0270                      5.70005                                                   | 
|    M64/RESULT/i_0/i_95/ZN             INV_X4        Rise  1.7680 0.0320 0.0210             21.1682  5.48089  26.6491           3       100                    | 
|    M64/RESULT/i_0/i_94/B2             OAI21_X1      Rise  1.7750 0.0070 0.0210    0.0020            1.57189                                                   | 
|    M64/RESULT/i_0/i_94/ZN             OAI21_X1      Fall  1.7950 0.0200 0.0160             0.164743 1.70023  1.86497           1       100                    | 
|    M64/RESULT/i_0/i_93/A              INV_X1        Fall  1.7950 0.0000 0.0160                      1.54936                                                   | 
|    M64/RESULT/i_0/i_93/ZN             INV_X1        Rise  1.8230 0.0280 0.0170             0.871943 5.48089  6.35283           3       100                    | 
|    M64/RESULT/i_0/i_77/B2             AOI21_X1      Rise  1.8230 0.0000 0.0170                      1.67685                                                   | 
|    M64/RESULT/i_0/i_77/ZN             AOI21_X1      Fall  1.8490 0.0260 0.0150             1.85023  3.80404  5.65427           2       100                    | 
|    M64/RESULT/i_0/i_69/A              XOR2_X1       Fall  1.8490 0.0000 0.0150                      2.18123                                                   | 
|    M64/RESULT/i_0/i_69/Z              XOR2_X1       Fall  1.9000 0.0510 0.0130             0.174786 0.97463  1.14942           1       100                    | 
|    M64/RESULT/i_0/sum[35]                           Fall  1.9000 0.0000                                                                                       | 
|    M64/RESULT/S[35]                                 Fall  1.9000 0.0000                                                                                       | 
|    M64/c[35]                                        Fall  1.9000 0.0000                                                                                       | 
|    outReg/D[35]                                     Fall  1.9000 0.0000                                                                                       | 
|    outReg/i_0_37/A2                   AND2_X1       Fall  1.9000 0.0000 0.0130                      0.894119                                                  | 
|    outReg/i_0_37/ZN                   AND2_X1       Fall  1.9340 0.0340 0.0080             0.894711 1.14029  2.035             1       100                    | 
|    outReg/Q_reg[35]/D                 DFF_X1        Fall  1.9340 0.0000 0.0080                      1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[35]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080 0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430 0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1430 0.0000 0.0120    -0.0010           1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1890 0.0460 0.0240             13.9097  10.2773  24.187            12      100      F    K        | 
|    outReg/Q_reg[35]/CK        DFF_X1        Rise  0.1940 0.0050 0.0240    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1940 2.1940 | 
| library setup check                       | -0.0320 2.1620 | 
| data required time                        |  2.1620        | 
|                                           |                | 
| data required time                        |  2.1620        | 
| data arrival time                         | -1.9340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2280        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[32]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100             0.675375 4.90224  5.57761           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                                       | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                                       | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4070 0.1030 0.0910             26.5213  51.1917  77.713            31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4370 0.0300 0.0960                      1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4670 0.0300 0.0270             1.07527  5.49384  6.56911           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4670 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4670 0.0000 0.0270                      2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5160 0.0490 0.0170             0.45162  2.57361  3.02523           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5160 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5750 0.0590 0.0400             0.848218 5.49384  6.34205           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5750 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6240 0.0490 0.0240             0.246601 2.57361  2.82021           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6240 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6790 0.0550 0.0420             0.912525 5.8097   6.72223           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6790 0.0000 0.0420                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7280 0.0490 0.0240             0.248108 2.57361  2.82172           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7280 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7820 0.0540 0.0410             0.785474 5.8097   6.59517           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7820 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8310 0.0490 0.0250             0.372772 2.57361  2.94638           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8310 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8850 0.0540 0.0400             0.54676  5.8097   6.35646           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8850 0.0000 0.0400                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9130 0.0280 0.0170             0.292719 2.57361  2.86633           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9130 0.0000 0.0170                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9600 0.0470 0.0150             0.465821 3.38608  3.8519            2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/in1[10]                                   Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9600 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0210 0.0610 0.0140             0.396002 3.38608  3.78208           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/in1[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0210 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0820 0.0610 0.0140             0.471131 3.38608  3.85721           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/in1[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0820 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1430 0.0610 0.0140             0.395446 3.38608  3.78153           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/in1[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1430 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2040 0.0610 0.0130             0.412398 3.23609  3.64849           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/a[10]                                 Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2040 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2340 0.0300 0.0200             0.921198 5.54986  6.47106           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2340 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2580 0.0240 0.0140             0.740564 3.90347  4.64403           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2580 0.0000 0.0140                      1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2860 0.0280 0.0280             0.379047 3.45099  3.83004           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2860 0.0000 0.0280                      3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3110 0.0250 0.0130             0.506894 8.7138   9.2207            2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3110 0.0000 0.0130                      6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3590 0.0480 0.0330             1.68091  7.32194  9.00285           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3590 0.0000 0.0330                      3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3790 0.0200 0.0130             0.798821 6.02656  6.82539           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3790 0.0000 0.0130                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0940 0.0530             0.808203 9.98512  10.7933           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160             2.16655  6.02656  8.19312           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160                      5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5880 0.0950 0.0530             0.722095 9.98451  10.7066           3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X4       Rise  1.5880 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X4       Fall  1.6060 0.0180 0.0150             0.713488 6.02656  6.74005           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6060 0.0000 0.0150                      5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.6990 0.0930 0.0510             1.12321  8.98399  10.1072           4       100                    | 
|    M64/RESULT/i_0/i_96/B1             OAI21_X1      Rise  1.6990 0.0000 0.0510                      1.66205                                                   | 
|    M64/RESULT/i_0/i_96/ZN             OAI21_X1      Fall  1.7360 0.0370 0.0270             0.451109 6.25843  6.70953           1       100                    | 
|    M64/RESULT/i_0/i_95/A              INV_X4        Fall  1.7360 0.0000 0.0270                      5.70005                                                   | 
|    M64/RESULT/i_0/i_95/ZN             INV_X4        Rise  1.7680 0.0320 0.0210             21.1682  5.48089  26.6491           3       100                    | 
|    M64/RESULT/i_0/i_65/B2             AOI21_X1      Rise  1.7750 0.0070 0.0210    0.0020            1.67685                                                   | 
|    M64/RESULT/i_0/i_65/ZN             AOI21_X1      Fall  1.7990 0.0240 0.0130             0.716398 3.80404  4.52044           2       100                    | 
|    M64/RESULT/i_0/i_64/B2             OAI21_X1      Fall  1.7990 0.0000 0.0130                      1.55833                                                   | 
|    M64/RESULT/i_0/i_64/ZN             OAI21_X1      Rise  1.8330 0.0340 0.0190             0.244328 1.70023  1.94456           1       100                    | 
|    M64/RESULT/i_0/i_63/A              INV_X1        Rise  1.8330 0.0000 0.0190                      1.70023                                                   | 
|    M64/RESULT/i_0/i_63/ZN             INV_X1        Fall  1.8480 0.0150 0.0090             0.583125 3.80404  4.38716           2       100                    | 
|    M64/RESULT/i_0/i_58/A              XOR2_X1       Fall  1.8480 0.0000 0.0090                      2.18123                                                   | 
|    M64/RESULT/i_0/i_58/Z              XOR2_X1       Fall  1.8980 0.0500 0.0110             0.816872 0.97463  1.7915            1       100                    | 
|    M64/RESULT/i_0/sum[32]                           Fall  1.8980 0.0000                                                                                       | 
|    M64/RESULT/S[32]                                 Fall  1.8980 0.0000                                                                                       | 
|    M64/c[32]                                        Fall  1.8980 0.0000                                                                                       | 
|    outReg/D[32]                                     Fall  1.8980 0.0000                                                                                       | 
|    outReg/i_0_34/A2                   AND2_X1       Fall  1.8980 0.0000 0.0110                      0.894119                                                  | 
|    outReg/i_0_34/ZN                   AND2_X1       Fall  1.9310 0.0330 0.0080             0.941168 1.14029  2.08146           1       100                    | 
|    outReg/Q_reg[32]/D                 DFF_X1        Fall  1.9310 0.0000 0.0080                      1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[32]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080 0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430 0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1430 0.0000 0.0120    -0.0010           1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1890 0.0460 0.0240             13.9097  10.2773  24.187            12      100      F    K        | 
|    outReg/Q_reg[32]/CK        DFF_X1        Rise  0.1930 0.0040 0.0240    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1930 2.1930 | 
| library setup check                       | -0.0320 2.1610 | 
| data required time                        |  2.1610        | 
|                                           |                | 
| data required time                        |  2.1610        | 
| data arrival time                         | -1.9310        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2300        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[27]/D 
  
 Path Start Point : inRegA/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[11]/CK                DFF_X1        Rise  0.2060 0.0000 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[11]/Q                 DFF_X1        Fall  0.3010 0.0950 0.0100             0.993495 4.90224  5.89573           2       100      F             | 
|    inRegA/Q[11]                                     Fall  0.3010 0.0000                                                                                       | 
|    M64/a[11]                                        Fall  0.3010 0.0000                                                                                       | 
|    M64/i_0_0_23/A                     INV_X2        Fall  0.3010 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_23/ZN                    INV_X2        Rise  0.4080 0.1070 0.0950             29.757   51.1917  80.9486           31      100                    | 
|    M64/i_0_0_209/A2                   NOR2_X1       Rise  0.4410 0.0330 0.1000                      1.65135                                                   | 
|    M64/i_0_0_209/ZN                   NOR2_X1       Fall  0.4720 0.0310 0.0280             1.42561  5.49384  6.91945           3       100                    | 
|    M64/A1_2/in3[16]                                 Fall  0.4720 0.0000                                                                                       | 
|    M64/A1_2/i_0_120/A                 XNOR2_X1      Fall  0.4720 0.0000 0.0280                      2.12585                                                   | 
|    M64/A1_2/i_0_120/ZN                XNOR2_X1      Fall  0.5210 0.0490 0.0170             0.221404 2.57361  2.79501           1       100                    | 
|    M64/A1_2/i_0_119/B                 XNOR2_X1      Fall  0.5210 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_119/ZN                XNOR2_X1      Rise  0.5810 0.0600 0.0410             1.00108  5.49384  6.49492           3       100                    | 
|    M64/A1_2/sum[16]                                 Rise  0.5810 0.0000                                                                                       | 
|    M64/A2_1/in3[16]                                 Rise  0.5810 0.0000                                                                                       | 
|    M64/A2_1/i_0_127/A                 XNOR2_X1      Rise  0.5810 0.0000 0.0410                      2.23275                                                   | 
|    M64/A2_1/i_0_127/ZN                XNOR2_X1      Rise  0.6300 0.0490 0.0230             0.122496 2.57361  2.6961            1       100                    | 
|    M64/A2_1/i_0_126/B                 XNOR2_X1      Rise  0.6300 0.0000 0.0230                      2.57361                                                   | 
|    M64/A2_1/i_0_126/ZN                XNOR2_X1      Rise  0.6840 0.0540 0.0410             0.771792 5.8097   6.58149           3       100                    | 
|    M64/A2_1/sum[16]                                 Rise  0.6840 0.0000                                                                                       | 
|    M64/A3_1/in1[16]                                 Rise  0.6840 0.0000                                                                                       | 
|    M64/A3_1/i_0_129/B                 XNOR2_X1      Rise  0.6840 0.0000 0.0410                      2.57361                                                   | 
|    M64/A3_1/i_0_129/ZN                XNOR2_X1      Rise  0.7330 0.0490 0.0240             0.15055  2.57361  2.72416           1       100                    | 
|    M64/A3_1/i_0_128/B                 XNOR2_X1      Rise  0.7330 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_128/ZN                XNOR2_X1      Rise  0.7870 0.0540 0.0410             0.723598 5.8097   6.5333            3       100                    | 
|    M64/A3_1/sum[16]                                 Rise  0.7870 0.0000                                                                                       | 
|    M64/A4_1/in1[16]                                 Rise  0.7870 0.0000                                                                                       | 
|    M64/A4_1/i_0_135/B                 XNOR2_X1      Rise  0.7870 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_135/ZN                XNOR2_X1      Rise  0.8360 0.0490 0.0250             0.247025 2.57361  2.82063           1       100                    | 
|    M64/A4_1/i_0_134/B                 XNOR2_X1      Rise  0.8360 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_134/ZN                XNOR2_X1      Rise  0.8910 0.0550 0.0410             0.765477 5.8097   6.57518           3       100                    | 
|    M64/A4_1/sum[16]                                 Rise  0.8910 0.0000                                                                                       | 
|    M64/A5_1/in1[16]                                 Rise  0.8910 0.0000                                                                                       | 
|    M64/A5_1/i_0_145/B                 XNOR2_X1      Rise  0.8910 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_145/ZN                XNOR2_X1      Rise  0.9400 0.0490 0.0250             0.360793 2.57361  2.9344            1       100                    | 
|    M64/A5_1/i_0_144/B                 XNOR2_X1      Rise  0.9400 0.0000 0.0250                      2.57361                                                   | 
|    M64/A5_1/i_0_144/ZN                XNOR2_X1      Rise  0.9950 0.0550 0.0410             0.807247 5.8097   6.61695           3       100                    | 
|    M64/A5_1/sum[16]                                 Rise  0.9950 0.0000                                                                                       | 
|    M64/A6/in1[16]                                   Rise  0.9950 0.0000                                                                                       | 
|    M64/A6/i_0_153/B                   XNOR2_X1      Rise  0.9950 0.0000 0.0410                      2.57361                                                   | 
|    M64/A6/i_0_153/ZN                  XNOR2_X1      Rise  1.0440 0.0490 0.0240             0.247285 2.57361  2.82089           1       100                    | 
|    M64/A6/i_0_152/B                   XNOR2_X1      Rise  1.0440 0.0000 0.0240                      2.57361                                                   | 
|    M64/A6/i_0_152/ZN                  XNOR2_X1      Rise  1.0920 0.0480 0.0290             0.444612 3.38608  3.8307            2       100                    | 
|    M64/A6/sum[16]                                   Rise  1.0920 0.0000                                                                                       | 
|    M64/A7/in1[16]                                   Rise  1.0920 0.0000                                                                                       | 
|    M64/A7/i_0_147/B                   XOR2_X1       Rise  1.0920 0.0000 0.0290                      2.36355                                                   | 
|    M64/A7/i_0_147/Z                   XOR2_X1       Rise  1.1530 0.0610 0.0320             0.478704 3.38608  3.86479           2       100                    | 
|    M64/A7/sum[16]                                   Rise  1.1530 0.0000                                                                                       | 
|    M64/A8/in1[16]                                   Rise  1.1530 0.0000                                                                                       | 
|    M64/A8/i_0_127/B                   XOR2_X1       Rise  1.1530 0.0000 0.0320                      2.36355                                                   | 
|    M64/A8/i_0_127/Z                   XOR2_X1       Rise  1.2140 0.0610 0.0320             0.488154 3.38608  3.87424           2       100                    | 
|    M64/A8/sum[16]                                   Rise  1.2140 0.0000                                                                                       | 
|    M64/A9/in1[16]                                   Rise  1.2140 0.0000                                                                                       | 
|    M64/A9/i_0_63/B                    XOR2_X1       Rise  1.2140 0.0000 0.0320                      2.36355                                                   | 
|    M64/A9/i_0_63/Z                    XOR2_X1       Rise  1.2850 0.0710 0.0410             0.874842 4.89978  5.77462           3       100                    | 
|    M64/A9/sum[16]                                   Rise  1.2850 0.0000                                                                                       | 
|    M64/RESULT/a[16]                                 Rise  1.2850 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[16]                             Rise  1.2850 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_200/A2            NOR2_X1       Rise  1.2850 0.0000 0.0410                      1.65135                                                   | 
|    M64/RESULT/i_0/i_200/ZN            NOR2_X1       Fall  1.3030 0.0180 0.0130             0.395832 2.65456  3.0504            2       100                    | 
|    M64/RESULT/i_0/i_199/A2            OR3_X1        Fall  1.3030 0.0000 0.0130                      0.849985                                                  | 
|    M64/RESULT/i_0/i_199/ZN            OR3_X1        Fall  1.3900 0.0870 0.0180             0.376435 4.99154  5.36798           2       100                    | 
|    M64/RESULT/i_0/i_193/A             AOI21_X1      Fall  1.3900 0.0000 0.0180                      1.53534                                                   | 
|    M64/RESULT/i_0/i_193/ZN            AOI21_X1      Rise  1.4590 0.0690 0.0450             0.638473 6.08128  6.71976           1       100                    | 
|    M64/RESULT/i_0/i_188/A3            NOR4_X4       Rise  1.4590 0.0000 0.0450                      6.08128                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Fall  1.4810 0.0220 0.0150             0.808203 9.98512  10.7933           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Fall  1.4810 0.0000 0.0150                      5.83306                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Rise  1.5380 0.0570 0.0310             2.16655  6.02656  8.19312           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Rise  1.5390 0.0010 0.0310                      6.02656                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Fall  1.5580 0.0190 0.0170             0.722095 9.98451  10.7066           3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X4       Fall  1.5580 0.0000 0.0170                      5.83306                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X4       Rise  1.6130 0.0550 0.0280             0.713488 6.02656  6.74005           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Rise  1.6130 0.0000 0.0280                      6.02656                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Fall  1.6320 0.0190 0.0150             1.12321  8.98399  10.1072           4       100                    | 
|    M64/RESULT/i_0/i_53/B1             AOI21_X1      Fall  1.6320 0.0000 0.0150                      1.44682                                                   | 
|    M64/RESULT/i_0/i_53/ZN             AOI21_X1      Rise  1.7620 0.1300 0.1150             17.9437  3.80404  21.7477           2       100                    | 
|    M64/RESULT/i_0/i_45/A              XOR2_X1       Rise  1.8210 0.0590 0.1150    0.0570            2.23214                                                   | 
|    M64/RESULT/i_0/i_45/Z              XOR2_X1       Rise  1.8780 0.0570 0.0250             1.02031  0.97463  1.99494           1       100                    | 
|    M64/RESULT/i_0/sum[27]                           Rise  1.8780 0.0000                                                                                       | 
|    M64/RESULT/S[27]                                 Rise  1.8780 0.0000                                                                                       | 
|    M64/c[27]                                        Rise  1.8780 0.0000                                                                                       | 
|    outReg/D[27]                                     Rise  1.8780 0.0000                                                                                       | 
|    outReg/i_0_29/A2                   AND2_X1       Rise  1.8810 0.0030 0.0250    0.0030            0.97463                                                   | 
|    outReg/i_0_29/ZN                   AND2_X1       Rise  1.9240 0.0430 0.0150             3.31763  1.14029  4.45792           1       100                    | 
|    outReg/Q_reg[27]/D                 DFF_X1        Rise  1.9240 0.0000 0.0150                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[27]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080 0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430 0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_47/A  CLKBUF_X2     Rise  0.1430 0.0000 0.0120    -0.0010           1.40591                                     F             | 
|    outReg/CTS_L4_c_tid0_47/Z  CLKBUF_X2     Rise  0.1840 0.0410 0.0200             8.78398  5.13864  13.9226           6       100      F    K        | 
|    outReg/Q_reg[27]/CK        DFF_X1        Rise  0.1860 0.0020 0.0200    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1860 2.1860 | 
| library setup check                       | -0.0310 2.1550 | 
| data required time                        |  2.1550        | 
|                                           |                | 
| data required time                        |  2.1550        | 
| data arrival time                         | -1.9240        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2310        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[38]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[38] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100             0.675375 4.90224  5.57761           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                                       | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                                       | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4070 0.1030 0.0910             26.5213  51.1917  77.713            31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4370 0.0300 0.0960                      1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4670 0.0300 0.0270             1.07527  5.49384  6.56911           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4670 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4670 0.0000 0.0270                      2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5160 0.0490 0.0170             0.45162  2.57361  3.02523           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5160 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5750 0.0590 0.0400             0.848218 5.49384  6.34205           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5750 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6240 0.0490 0.0240             0.246601 2.57361  2.82021           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6240 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6790 0.0550 0.0420             0.912525 5.8097   6.72223           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6790 0.0000 0.0420                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7280 0.0490 0.0240             0.248108 2.57361  2.82172           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7280 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7820 0.0540 0.0410             0.785474 5.8097   6.59517           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7820 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8310 0.0490 0.0250             0.372772 2.57361  2.94638           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8310 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8850 0.0540 0.0400             0.54676  5.8097   6.35646           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8850 0.0000 0.0400                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9130 0.0280 0.0170             0.292719 2.57361  2.86633           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9130 0.0000 0.0170                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9600 0.0470 0.0150             0.465821 3.38608  3.8519            2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/in1[10]                                   Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9600 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0210 0.0610 0.0140             0.396002 3.38608  3.78208           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/in1[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0210 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0820 0.0610 0.0140             0.471131 3.38608  3.85721           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/in1[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0820 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1430 0.0610 0.0140             0.395446 3.38608  3.78153           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/in1[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1430 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2040 0.0610 0.0130             0.412398 3.23609  3.64849           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/a[10]                                 Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2040 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2340 0.0300 0.0200             0.921198 5.54986  6.47106           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2340 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2580 0.0240 0.0140             0.740564 3.90347  4.64403           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2580 0.0000 0.0140                      1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2860 0.0280 0.0280             0.379047 3.45099  3.83004           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2860 0.0000 0.0280                      3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3110 0.0250 0.0130             0.506894 8.7138   9.2207            2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3110 0.0000 0.0130                      6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3590 0.0480 0.0330             1.68091  7.32194  9.00285           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3590 0.0000 0.0330                      3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3790 0.0200 0.0130             0.798821 6.02656  6.82539           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3790 0.0000 0.0130                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0940 0.0530             0.808203 9.98512  10.7933           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160             2.16655  6.02656  8.19312           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160                      5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5880 0.0950 0.0530             0.722095 9.98451  10.7066           3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X4       Rise  1.5880 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X4       Fall  1.6060 0.0180 0.0150             0.713488 6.02656  6.74005           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6060 0.0000 0.0150                      5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.6990 0.0930 0.0510             1.12321  8.98399  10.1072           4       100                    | 
|    M64/RESULT/i_0/i_96/B1             OAI21_X1      Rise  1.6990 0.0000 0.0510                      1.66205                                                   | 
|    M64/RESULT/i_0/i_96/ZN             OAI21_X1      Fall  1.7360 0.0370 0.0270             0.451109 6.25843  6.70953           1       100                    | 
|    M64/RESULT/i_0/i_95/A              INV_X4        Fall  1.7360 0.0000 0.0270                      5.70005                                                   | 
|    M64/RESULT/i_0/i_95/ZN             INV_X4        Rise  1.7680 0.0320 0.0210             21.1682  5.48089  26.6491           3       100                    | 
|    M64/RESULT/i_0/i_94/B2             OAI21_X1      Rise  1.7750 0.0070 0.0210    0.0020            1.57189                                                   | 
|    M64/RESULT/i_0/i_94/ZN             OAI21_X1      Fall  1.7950 0.0200 0.0160             0.164743 1.70023  1.86497           1       100                    | 
|    M64/RESULT/i_0/i_93/A              INV_X1        Fall  1.7950 0.0000 0.0160                      1.54936                                                   | 
|    M64/RESULT/i_0/i_93/ZN             INV_X1        Rise  1.8230 0.0280 0.0170             0.871943 5.48089  6.35283           3       100                    | 
|    M64/RESULT/i_0/i_92/B2             OAI21_X1      Rise  1.8230 0.0000 0.0170                      1.57189                                                   | 
|    M64/RESULT/i_0/i_92/ZN             OAI21_X1      Fall  1.8480 0.0250 0.0180             0.535482 3.84836  4.38385           2       100                    | 
|    M64/RESULT/i_0/i_80/A              XNOR2_X1      Fall  1.8480 0.0000 0.0180                      2.12585                                                   | 
|    M64/RESULT/i_0/i_80/ZN             XNOR2_X1      Fall  1.8910 0.0430 0.0130             1.31581  0.97463  2.29044           1       100                    | 
|    M64/RESULT/i_0/sum[38]                           Fall  1.8910 0.0000                                                                                       | 
|    M64/RESULT/S[38]                                 Fall  1.8910 0.0000                                                                                       | 
|    M64/c[38]                                        Fall  1.8910 0.0000                                                                                       | 
|    outReg/D[38]                                     Fall  1.8910 0.0000                                                                                       | 
|    outReg/i_0_40/A2                   AND2_X1       Fall  1.8910 0.0000 0.0130                      0.894119                                                  | 
|    outReg/i_0_40/ZN                   AND2_X1       Fall  1.9240 0.0330 0.0070             0.604492 1.14029  1.74478           1       100                    | 
|    outReg/Q_reg[38]/D                 DFF_X1        Fall  1.9240 0.0000 0.0070                      1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[38]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080 0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430 0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1430 0.0000 0.0120    -0.0010           1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1890 0.0460 0.0240             13.9097  10.2773  24.187            12      100      F    K        | 
|    outReg/Q_reg[38]/CK        DFF_X1        Rise  0.1940 0.0050 0.0240    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1940 2.1940 | 
| library setup check                       | -0.0320 2.1620 | 
| data required time                        |  2.1620        | 
|                                           |                | 
| data required time                        |  2.1620        | 
| data arrival time                         | -1.9240        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2380        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[43]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[43] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100             0.675375 4.90224  5.57761           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                                       | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                                       | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4070 0.1030 0.0910             26.5213  51.1917  77.713            31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4370 0.0300 0.0960                      1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4670 0.0300 0.0270             1.07527  5.49384  6.56911           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4670 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4670 0.0000 0.0270                      2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5160 0.0490 0.0170             0.45162  2.57361  3.02523           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5160 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5750 0.0590 0.0400             0.848218 5.49384  6.34205           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5750 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6240 0.0490 0.0240             0.246601 2.57361  2.82021           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6240 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6790 0.0550 0.0420             0.912525 5.8097   6.72223           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6790 0.0000 0.0420                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7280 0.0490 0.0240             0.248108 2.57361  2.82172           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7280 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7820 0.0540 0.0410             0.785474 5.8097   6.59517           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7820 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8310 0.0490 0.0250             0.372772 2.57361  2.94638           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8310 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8850 0.0540 0.0400             0.54676  5.8097   6.35646           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8850 0.0000 0.0400                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9130 0.0280 0.0170             0.292719 2.57361  2.86633           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9130 0.0000 0.0170                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9600 0.0470 0.0150             0.465821 3.38608  3.8519            2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/in1[10]                                   Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9600 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0210 0.0610 0.0140             0.396002 3.38608  3.78208           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/in1[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0210 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0820 0.0610 0.0140             0.471131 3.38608  3.85721           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/in1[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0820 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1430 0.0610 0.0140             0.395446 3.38608  3.78153           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/in1[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1430 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2040 0.0610 0.0130             0.412398 3.23609  3.64849           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/a[10]                                 Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2040 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2340 0.0300 0.0200             0.921198 5.54986  6.47106           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2340 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2580 0.0240 0.0140             0.740564 3.90347  4.64403           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2580 0.0000 0.0140                      1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2860 0.0280 0.0280             0.379047 3.45099  3.83004           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2860 0.0000 0.0280                      3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3110 0.0250 0.0130             0.506894 8.7138   9.2207            2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3110 0.0000 0.0130                      6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3590 0.0480 0.0330             1.68091  7.32194  9.00285           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3590 0.0000 0.0330                      3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3790 0.0200 0.0130             0.798821 6.02656  6.82539           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3790 0.0000 0.0130                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0940 0.0530             0.808203 9.98512  10.7933           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160             2.16655  6.02656  8.19312           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160                      5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5880 0.0950 0.0530             0.722095 9.98451  10.7066           3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X4       Rise  1.5880 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X4       Fall  1.6060 0.0180 0.0150             0.713488 6.02656  6.74005           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6060 0.0000 0.0150                      5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.6990 0.0930 0.0510             1.12321  8.98399  10.1072           4       100                    | 
|    M64/RESULT/i_0/i_242/A3            NOR3_X2       Rise  1.6990 0.0000 0.0510                      3.44279                                                   | 
|    M64/RESULT/i_0/i_242/ZN            NOR3_X2       Fall  1.7170 0.0180 0.0150             0.643289 3.44279  4.08608           1       100                    | 
|    M64/RESULT/i_0/i_241/A3            NOR3_X2       Fall  1.7170 0.0000 0.0150                      3.31987                                                   | 
|    M64/RESULT/i_0/i_241/ZN            NOR3_X2       Rise  1.8020 0.0850 0.0580             1.49123  10.2732  11.7645           4       100                    | 
|    M64/RESULT/i_0/i_107/B1            AOI21_X1      Rise  1.8020 0.0000 0.0580                      1.647                                                     | 
|    M64/RESULT/i_0/i_107/ZN            AOI21_X1      Fall  1.8350 0.0330 0.0230             1.16764  3.80404  4.97168           2       100                    | 
|    M64/RESULT/i_0/i_99/A              XOR2_X1       Fall  1.8350 0.0000 0.0230                      2.18123                                                   | 
|    M64/RESULT/i_0/i_99/Z              XOR2_X1       Fall  1.8900 0.0550 0.0120             0.248451 0.97463  1.22308           1       100                    | 
|    M64/RESULT/i_0/sum[43]                           Fall  1.8900 0.0000                                                                                       | 
|    M64/RESULT/S[43]                                 Fall  1.8900 0.0000                                                                                       | 
|    M64/c[43]                                        Fall  1.8900 0.0000                                                                                       | 
|    outReg/D[43]                                     Fall  1.8900 0.0000                                                                                       | 
|    outReg/i_0_45/A2                   AND2_X1       Fall  1.8900 0.0000 0.0120                      0.894119                                                  | 
|    outReg/i_0_45/ZN                   AND2_X1       Fall  1.9230 0.0330 0.0070             0.737531 1.14029  1.87782           1       100                    | 
|    outReg/Q_reg[43]/D                 DFF_X1        Fall  1.9230 0.0000 0.0070                      1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[43]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080 0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430 0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_46/A  CLKBUF_X2     Rise  0.1430 0.0000 0.0120    -0.0010           1.40591                                     F             | 
|    outReg/CTS_L4_c_tid0_46/Z  CLKBUF_X2     Rise  0.1890 0.0460 0.0260             13.4105  5.13864  18.5492           6       100      F    K        | 
|    outReg/Q_reg[43]/CK        DFF_X1        Rise  0.1920 0.0030 0.0250                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1920 2.1920 | 
| library setup check                       | -0.0310 2.1610 | 
| data required time                        |  2.1610        | 
|                                           |                | 
| data required time                        |  2.1610        | 
| data arrival time                         | -1.9230        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2380        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[34]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[34] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100             0.675375 4.90224  5.57761           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                                       | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                                       | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4070 0.1030 0.0910             26.5213  51.1917  77.713            31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4370 0.0300 0.0960                      1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4670 0.0300 0.0270             1.07527  5.49384  6.56911           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4670 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4670 0.0000 0.0270                      2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5160 0.0490 0.0170             0.45162  2.57361  3.02523           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5160 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5750 0.0590 0.0400             0.848218 5.49384  6.34205           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5750 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6240 0.0490 0.0240             0.246601 2.57361  2.82021           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6240 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6790 0.0550 0.0420             0.912525 5.8097   6.72223           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6790 0.0000 0.0420                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7280 0.0490 0.0240             0.248108 2.57361  2.82172           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7280 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7820 0.0540 0.0410             0.785474 5.8097   6.59517           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7820 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8310 0.0490 0.0250             0.372772 2.57361  2.94638           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8310 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8850 0.0540 0.0400             0.54676  5.8097   6.35646           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8850 0.0000 0.0400                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9130 0.0280 0.0170             0.292719 2.57361  2.86633           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9130 0.0000 0.0170                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9600 0.0470 0.0150             0.465821 3.38608  3.8519            2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/in1[10]                                   Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9600 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0210 0.0610 0.0140             0.396002 3.38608  3.78208           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/in1[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0210 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0820 0.0610 0.0140             0.471131 3.38608  3.85721           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/in1[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0820 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1430 0.0610 0.0140             0.395446 3.38608  3.78153           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/in1[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1430 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2040 0.0610 0.0130             0.412398 3.23609  3.64849           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/a[10]                                 Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2040 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2340 0.0300 0.0200             0.921198 5.54986  6.47106           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2340 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2580 0.0240 0.0140             0.740564 3.90347  4.64403           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2580 0.0000 0.0140                      1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2860 0.0280 0.0280             0.379047 3.45099  3.83004           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2860 0.0000 0.0280                      3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3110 0.0250 0.0130             0.506894 8.7138   9.2207            2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3110 0.0000 0.0130                      6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3590 0.0480 0.0330             1.68091  7.32194  9.00285           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3590 0.0000 0.0330                      3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3790 0.0200 0.0130             0.798821 6.02656  6.82539           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3790 0.0000 0.0130                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0940 0.0530             0.808203 9.98512  10.7933           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160             2.16655  6.02656  8.19312           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160                      5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5880 0.0950 0.0530             0.722095 9.98451  10.7066           3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X4       Rise  1.5880 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X4       Fall  1.6060 0.0180 0.0150             0.713488 6.02656  6.74005           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6060 0.0000 0.0150                      5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.6990 0.0930 0.0510             1.12321  8.98399  10.1072           4       100                    | 
|    M64/RESULT/i_0/i_96/B1             OAI21_X1      Rise  1.6990 0.0000 0.0510                      1.66205                                                   | 
|    M64/RESULT/i_0/i_96/ZN             OAI21_X1      Fall  1.7360 0.0370 0.0270             0.451109 6.25843  6.70953           1       100                    | 
|    M64/RESULT/i_0/i_95/A              INV_X4        Fall  1.7360 0.0000 0.0270                      5.70005                                                   | 
|    M64/RESULT/i_0/i_95/ZN             INV_X4        Rise  1.7680 0.0320 0.0210             21.1682  5.48089  26.6491           3       100                    | 
|    M64/RESULT/i_0/i_94/B2             OAI21_X1      Rise  1.7750 0.0070 0.0210    0.0020            1.57189                                                   | 
|    M64/RESULT/i_0/i_94/ZN             OAI21_X1      Fall  1.7950 0.0200 0.0160             0.164743 1.70023  1.86497           1       100                    | 
|    M64/RESULT/i_0/i_93/A              INV_X1        Fall  1.7950 0.0000 0.0160                      1.54936                                                   | 
|    M64/RESULT/i_0/i_93/ZN             INV_X1        Rise  1.8230 0.0280 0.0170             0.871943 5.48089  6.35283           3       100                    | 
|    M64/RESULT/i_0/i_68/A              XOR2_X1       Rise  1.8230 0.0000 0.0170                      2.23214                                                   | 
|    M64/RESULT/i_0/i_68/Z              XOR2_X1       Rise  1.8710 0.0480 0.0210             0.596232 0.97463  1.57086           1       100                    | 
|    M64/RESULT/i_0/sum[34]                           Rise  1.8710 0.0000                                                                                       | 
|    M64/RESULT/S[34]                                 Rise  1.8710 0.0000                                                                                       | 
|    M64/c[34]                                        Rise  1.8710 0.0000                                                                                       | 
|    outReg/D[34]                                     Rise  1.8710 0.0000                                                                                       | 
|    outReg/i_0_36/A2                   AND2_X1       Rise  1.8710 0.0000 0.0210                      0.97463                                                   | 
|    outReg/i_0_36/ZN                   AND2_X1       Rise  1.9080 0.0370 0.0110             1.21302  1.14029  2.35331           1       100                    | 
|    outReg/Q_reg[34]/D                 DFF_X1        Rise  1.9080 0.0000 0.0110                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[34]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080 0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430 0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1430 0.0000 0.0120    -0.0010           1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1890 0.0460 0.0240             13.9097  10.2773  24.187            12      100      F    K        | 
|    outReg/Q_reg[34]/CK        DFF_X1        Rise  0.1940 0.0050 0.0240    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1940 2.1940 | 
| library setup check                       | -0.0290 2.1650 | 
| data required time                        |  2.1650        | 
|                                           |                | 
| data required time                        |  2.1650        | 
| data arrival time                         | -1.9080        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2570        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[42]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[42] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100             0.675375 4.90224  5.57761           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                                       | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                                       | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4070 0.1030 0.0910             26.5213  51.1917  77.713            31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4370 0.0300 0.0960                      1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4670 0.0300 0.0270             1.07527  5.49384  6.56911           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4670 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4670 0.0000 0.0270                      2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5160 0.0490 0.0170             0.45162  2.57361  3.02523           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5160 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5750 0.0590 0.0400             0.848218 5.49384  6.34205           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5750 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6240 0.0490 0.0240             0.246601 2.57361  2.82021           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6240 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6790 0.0550 0.0420             0.912525 5.8097   6.72223           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6790 0.0000 0.0420                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7280 0.0490 0.0240             0.248108 2.57361  2.82172           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7280 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7820 0.0540 0.0410             0.785474 5.8097   6.59517           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7820 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8310 0.0490 0.0250             0.372772 2.57361  2.94638           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8310 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8850 0.0540 0.0400             0.54676  5.8097   6.35646           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8850 0.0000 0.0400                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9130 0.0280 0.0170             0.292719 2.57361  2.86633           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9130 0.0000 0.0170                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9600 0.0470 0.0150             0.465821 3.38608  3.8519            2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/in1[10]                                   Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9600 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0210 0.0610 0.0140             0.396002 3.38608  3.78208           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/in1[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0210 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0820 0.0610 0.0140             0.471131 3.38608  3.85721           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/in1[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0820 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1430 0.0610 0.0140             0.395446 3.38608  3.78153           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/in1[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1430 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2040 0.0610 0.0130             0.412398 3.23609  3.64849           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/a[10]                                 Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2040 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2340 0.0300 0.0200             0.921198 5.54986  6.47106           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2340 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2580 0.0240 0.0140             0.740564 3.90347  4.64403           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2580 0.0000 0.0140                      1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2860 0.0280 0.0280             0.379047 3.45099  3.83004           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2860 0.0000 0.0280                      3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3110 0.0250 0.0130             0.506894 8.7138   9.2207            2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3110 0.0000 0.0130                      6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3590 0.0480 0.0330             1.68091  7.32194  9.00285           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3590 0.0000 0.0330                      3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3790 0.0200 0.0130             0.798821 6.02656  6.82539           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3790 0.0000 0.0130                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0940 0.0530             0.808203 9.98512  10.7933           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160             2.16655  6.02656  8.19312           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160                      5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5880 0.0950 0.0530             0.722095 9.98451  10.7066           3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X4       Rise  1.5880 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X4       Fall  1.6060 0.0180 0.0150             0.713488 6.02656  6.74005           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6060 0.0000 0.0150                      5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.6990 0.0930 0.0510             1.12321  8.98399  10.1072           4       100                    | 
|    M64/RESULT/i_0/i_242/A3            NOR3_X2       Rise  1.6990 0.0000 0.0510                      3.44279                                                   | 
|    M64/RESULT/i_0/i_242/ZN            NOR3_X2       Fall  1.7170 0.0180 0.0150             0.643289 3.44279  4.08608           1       100                    | 
|    M64/RESULT/i_0/i_241/A3            NOR3_X2       Fall  1.7170 0.0000 0.0150                      3.31987                                                   | 
|    M64/RESULT/i_0/i_241/ZN            NOR3_X2       Rise  1.8020 0.0850 0.0580             1.49123  10.2732  11.7645           4       100                    | 
|    M64/RESULT/i_0/i_98/A              XOR2_X1       Rise  1.8020 0.0000 0.0580                      2.23214                                                   | 
|    M64/RESULT/i_0/i_98/Z              XOR2_X1       Rise  1.8540 0.0520 0.0210             0.410028 0.97463  1.38466           1       100                    | 
|    M64/RESULT/i_0/sum[42]                           Rise  1.8540 0.0000                                                                                       | 
|    M64/RESULT/S[42]                                 Rise  1.8540 0.0000                                                                                       | 
|    M64/c[42]                                        Rise  1.8540 0.0000                                                                                       | 
|    outReg/D[42]                                     Rise  1.8540 0.0000                                                                                       | 
|    outReg/i_0_44/A2                   AND2_X1       Rise  1.8540 0.0000 0.0210                      0.97463                                                   | 
|    outReg/i_0_44/ZN                   AND2_X1       Rise  1.8900 0.0360 0.0100             0.918416 1.14029  2.05871           1       100                    | 
|    outReg/Q_reg[42]/D                 DFF_X1        Rise  1.8900 0.0000 0.0100                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[42]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080 0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430 0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_46/A  CLKBUF_X2     Rise  0.1430 0.0000 0.0120    -0.0010           1.40591                                     F             | 
|    outReg/CTS_L4_c_tid0_46/Z  CLKBUF_X2     Rise  0.1890 0.0460 0.0260             13.4105  5.13864  18.5492           6       100      F    K        | 
|    outReg/Q_reg[42]/CK        DFF_X1        Rise  0.1920 0.0030 0.0250                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1920 2.1920 | 
| library setup check                       | -0.0290 2.1630 | 
| data required time                        |  2.1630        | 
|                                           |                | 
| data required time                        |  2.1630        | 
| data arrival time                         | -1.8900        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2730        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[31]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100             0.675375 4.90224  5.57761           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                                       | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                                       | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4070 0.1030 0.0910             26.5213  51.1917  77.713            31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4370 0.0300 0.0960                      1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4670 0.0300 0.0270             1.07527  5.49384  6.56911           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4670 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4670 0.0000 0.0270                      2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5160 0.0490 0.0170             0.45162  2.57361  3.02523           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5160 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5750 0.0590 0.0400             0.848218 5.49384  6.34205           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5750 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6240 0.0490 0.0240             0.246601 2.57361  2.82021           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6240 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6790 0.0550 0.0420             0.912525 5.8097   6.72223           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6790 0.0000 0.0420                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7280 0.0490 0.0240             0.248108 2.57361  2.82172           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7280 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7820 0.0540 0.0410             0.785474 5.8097   6.59517           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7820 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8310 0.0490 0.0250             0.372772 2.57361  2.94638           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8310 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8850 0.0540 0.0400             0.54676  5.8097   6.35646           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8850 0.0000 0.0400                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9130 0.0280 0.0170             0.292719 2.57361  2.86633           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9130 0.0000 0.0170                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9600 0.0470 0.0150             0.465821 3.38608  3.8519            2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/in1[10]                                   Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9600 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0210 0.0610 0.0140             0.396002 3.38608  3.78208           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/in1[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0210 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0820 0.0610 0.0140             0.471131 3.38608  3.85721           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/in1[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0820 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1430 0.0610 0.0140             0.395446 3.38608  3.78153           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/in1[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1430 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2040 0.0610 0.0130             0.412398 3.23609  3.64849           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/a[10]                                 Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2040 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2340 0.0300 0.0200             0.921198 5.54986  6.47106           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2340 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2580 0.0240 0.0140             0.740564 3.90347  4.64403           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2580 0.0000 0.0140                      1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2860 0.0280 0.0280             0.379047 3.45099  3.83004           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2860 0.0000 0.0280                      3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3110 0.0250 0.0130             0.506894 8.7138   9.2207            2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3110 0.0000 0.0130                      6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3590 0.0480 0.0330             1.68091  7.32194  9.00285           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3590 0.0000 0.0330                      3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3790 0.0200 0.0130             0.798821 6.02656  6.82539           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3790 0.0000 0.0130                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0940 0.0530             0.808203 9.98512  10.7933           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160             2.16655  6.02656  8.19312           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160                      5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5880 0.0950 0.0530             0.722095 9.98451  10.7066           3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X4       Rise  1.5880 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X4       Fall  1.6060 0.0180 0.0150             0.713488 6.02656  6.74005           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6060 0.0000 0.0150                      5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.6990 0.0930 0.0510             1.12321  8.98399  10.1072           4       100                    | 
|    M64/RESULT/i_0/i_96/B1             OAI21_X1      Rise  1.6990 0.0000 0.0510                      1.66205                                                   | 
|    M64/RESULT/i_0/i_96/ZN             OAI21_X1      Fall  1.7360 0.0370 0.0270             0.451109 6.25843  6.70953           1       100                    | 
|    M64/RESULT/i_0/i_95/A              INV_X4        Fall  1.7360 0.0000 0.0270                      5.70005                                                   | 
|    M64/RESULT/i_0/i_95/ZN             INV_X4        Rise  1.7680 0.0320 0.0210             21.1682  5.48089  26.6491           3       100                    | 
|    M64/RESULT/i_0/i_65/B2             AOI21_X1      Rise  1.7750 0.0070 0.0210    0.0020            1.67685                                                   | 
|    M64/RESULT/i_0/i_65/ZN             AOI21_X1      Fall  1.7990 0.0240 0.0130             0.716398 3.80404  4.52044           2       100                    | 
|    M64/RESULT/i_0/i_57/A              XOR2_X1       Fall  1.7990 0.0000 0.0130                      2.18123                                                   | 
|    M64/RESULT/i_0/i_57/Z              XOR2_X1       Fall  1.8500 0.0510 0.0130             0.61582  0.97463  1.59045           1       100                    | 
|    M64/RESULT/i_0/sum[31]                           Fall  1.8500 0.0000                                                                                       | 
|    M64/RESULT/S[31]                                 Fall  1.8500 0.0000                                                                                       | 
|    M64/c[31]                                        Fall  1.8500 0.0000                                                                                       | 
|    outReg/D[31]                                     Fall  1.8500 0.0000                                                                                       | 
|    outReg/i_0_33/A2                   AND2_X1       Fall  1.8510 0.0010 0.0130    0.0010            0.894119                                                  | 
|    outReg/i_0_33/ZN                   AND2_X1       Fall  1.8860 0.0350 0.0080             1.59113  1.14029  2.73142           1       100                    | 
|    outReg/Q_reg[31]/D                 DFF_X1        Fall  1.8860 0.0000 0.0080                      1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[31]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080 0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430 0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1430 0.0000 0.0120    -0.0010           1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1890 0.0460 0.0240             13.9097  10.2773  24.187            12      100      F    K        | 
|    outReg/Q_reg[31]/CK        DFF_X1        Rise  0.1920 0.0030 0.0240    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1920 2.1920 | 
| library setup check                       | -0.0320 2.1600 | 
| data required time                        |  2.1600        | 
|                                           |                | 
| data required time                        |  2.1600        | 
| data arrival time                         | -1.8860        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2740        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[30]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100             0.675375 4.90224  5.57761           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                                       | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                                       | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4070 0.1030 0.0910             26.5213  51.1917  77.713            31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4370 0.0300 0.0960                      1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4670 0.0300 0.0270             1.07527  5.49384  6.56911           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4670 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4670 0.0000 0.0270                      2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5160 0.0490 0.0170             0.45162  2.57361  3.02523           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5160 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5750 0.0590 0.0400             0.848218 5.49384  6.34205           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5750 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6240 0.0490 0.0240             0.246601 2.57361  2.82021           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6240 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6790 0.0550 0.0420             0.912525 5.8097   6.72223           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6790 0.0000 0.0420                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7280 0.0490 0.0240             0.248108 2.57361  2.82172           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7280 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7820 0.0540 0.0410             0.785474 5.8097   6.59517           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7820 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8310 0.0490 0.0250             0.372772 2.57361  2.94638           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8310 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8850 0.0540 0.0400             0.54676  5.8097   6.35646           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8850 0.0000 0.0400                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9130 0.0280 0.0170             0.292719 2.57361  2.86633           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9130 0.0000 0.0170                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9600 0.0470 0.0150             0.465821 3.38608  3.8519            2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/in1[10]                                   Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9600 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0210 0.0610 0.0140             0.396002 3.38608  3.78208           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/in1[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0210 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0820 0.0610 0.0140             0.471131 3.38608  3.85721           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/in1[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0820 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1430 0.0610 0.0140             0.395446 3.38608  3.78153           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/in1[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1430 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2040 0.0610 0.0130             0.412398 3.23609  3.64849           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/a[10]                                 Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2040 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2340 0.0300 0.0200             0.921198 5.54986  6.47106           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2340 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2580 0.0240 0.0140             0.740564 3.90347  4.64403           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2580 0.0000 0.0140                      1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2860 0.0280 0.0280             0.379047 3.45099  3.83004           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2860 0.0000 0.0280                      3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3110 0.0250 0.0130             0.506894 8.7138   9.2207            2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3110 0.0000 0.0130                      6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3590 0.0480 0.0330             1.68091  7.32194  9.00285           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3590 0.0000 0.0330                      3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3790 0.0200 0.0130             0.798821 6.02656  6.82539           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3790 0.0000 0.0130                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0940 0.0530             0.808203 9.98512  10.7933           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160             2.16655  6.02656  8.19312           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160                      5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5880 0.0950 0.0530             0.722095 9.98451  10.7066           3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X4       Rise  1.5880 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X4       Fall  1.6060 0.0180 0.0150             0.713488 6.02656  6.74005           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6060 0.0000 0.0150                      5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.6990 0.0930 0.0510             1.12321  8.98399  10.1072           4       100                    | 
|    M64/RESULT/i_0/i_96/B1             OAI21_X1      Rise  1.6990 0.0000 0.0510                      1.66205                                                   | 
|    M64/RESULT/i_0/i_96/ZN             OAI21_X1      Fall  1.7360 0.0370 0.0270             0.451109 6.25843  6.70953           1       100                    | 
|    M64/RESULT/i_0/i_95/A              INV_X4        Fall  1.7360 0.0000 0.0270                      5.70005                                                   | 
|    M64/RESULT/i_0/i_95/ZN             INV_X4        Rise  1.7680 0.0320 0.0210             21.1682  5.48089  26.6491           3       100                    | 
|    M64/RESULT/i_0/i_56/A              XOR2_X1       Rise  1.7750 0.0070 0.0210    0.0020            2.23214                                                   | 
|    M64/RESULT/i_0/i_56/Z              XOR2_X1       Rise  1.8250 0.0500 0.0220             0.849054 0.97463  1.82368           1       100                    | 
|    M64/RESULT/i_0/sum[30]                           Rise  1.8250 0.0000                                                                                       | 
|    M64/RESULT/S[30]                                 Rise  1.8250 0.0000                                                                                       | 
|    M64/c[30]                                        Rise  1.8250 0.0000                                                                                       | 
|    outReg/D[30]                                     Rise  1.8250 0.0000                                                                                       | 
|    outReg/i_0_32/A2                   AND2_X1       Rise  1.8250 0.0000 0.0220                      0.97463                                                   | 
|    outReg/i_0_32/ZN                   AND2_X1       Rise  1.8640 0.0390 0.0120             1.82881  1.14029  2.9691            1       100                    | 
|    outReg/Q_reg[30]/D                 DFF_X1        Rise  1.8640 0.0000 0.0120                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[30]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080 0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430 0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1430 0.0000 0.0120    -0.0010           1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1890 0.0460 0.0240             13.9097  10.2773  24.187            12      100      F    K        | 
|    outReg/Q_reg[30]/CK        DFF_X1        Rise  0.1920 0.0030 0.0240    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1920 2.1920 | 
| library setup check                       | -0.0290 2.1630 | 
| data required time                        |  2.1630        | 
|                                           |                | 
| data required time                        |  2.1630        | 
| data arrival time                         | -1.8640        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2990        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[26]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100             0.675375 4.90224  5.57761           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                                       | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                                       | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4070 0.1030 0.0910             26.5213  51.1917  77.713            31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4370 0.0300 0.0960                      1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4670 0.0300 0.0270             1.07527  5.49384  6.56911           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4670 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4670 0.0000 0.0270                      2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5160 0.0490 0.0170             0.45162  2.57361  3.02523           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5160 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5750 0.0590 0.0400             0.848218 5.49384  6.34205           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5750 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6240 0.0490 0.0240             0.246601 2.57361  2.82021           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6240 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6790 0.0550 0.0420             0.912525 5.8097   6.72223           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6790 0.0000 0.0420                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7280 0.0490 0.0240             0.248108 2.57361  2.82172           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7280 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7820 0.0540 0.0410             0.785474 5.8097   6.59517           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7820 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8310 0.0490 0.0250             0.372772 2.57361  2.94638           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8310 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8850 0.0540 0.0400             0.54676  5.8097   6.35646           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8850 0.0000 0.0400                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9130 0.0280 0.0170             0.292719 2.57361  2.86633           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9130 0.0000 0.0170                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9600 0.0470 0.0150             0.465821 3.38608  3.8519            2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/in1[10]                                   Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9600 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0210 0.0610 0.0140             0.396002 3.38608  3.78208           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/in1[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0210 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0820 0.0610 0.0140             0.471131 3.38608  3.85721           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/in1[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0820 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1430 0.0610 0.0140             0.395446 3.38608  3.78153           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/in1[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1430 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2040 0.0610 0.0130             0.412398 3.23609  3.64849           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/a[10]                                 Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2040 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2340 0.0300 0.0200             0.921198 5.54986  6.47106           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2340 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2580 0.0240 0.0140             0.740564 3.90347  4.64403           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2580 0.0000 0.0140                      1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2860 0.0280 0.0280             0.379047 3.45099  3.83004           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2860 0.0000 0.0280                      3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3110 0.0250 0.0130             0.506894 8.7138   9.2207            2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3110 0.0000 0.0130                      6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3590 0.0480 0.0330             1.68091  7.32194  9.00285           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3590 0.0000 0.0330                      3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3790 0.0200 0.0130             0.798821 6.02656  6.82539           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3790 0.0000 0.0130                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0940 0.0530             0.808203 9.98512  10.7933           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160             2.16655  6.02656  8.19312           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160                      5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5880 0.0950 0.0530             0.722095 9.98451  10.7066           3       100                    | 
|    M64/RESULT/i_0/i_254/A3            NOR3_X4       Rise  1.5880 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_254/ZN            NOR3_X4       Fall  1.6060 0.0180 0.0150             0.713488 6.02656  6.74005           1       100                    | 
|    M64/RESULT/i_0/i_251/A4            NOR4_X4       Fall  1.6060 0.0000 0.0150                      5.80025                                                   | 
|    M64/RESULT/i_0/i_251/ZN            NOR4_X4       Rise  1.6990 0.0930 0.0510             1.12321  8.98399  10.1072           4       100                    | 
|    M64/RESULT/i_0/i_44/A              XOR2_X1       Rise  1.6990 0.0000 0.0510                      2.23214                                                   | 
|    M64/RESULT/i_0/i_44/Z              XOR2_X1       Rise  1.7480 0.0490 0.0190             0.141701 0.77983  0.921531          1       100                    | 
|    M64/RESULT/i_0/CLOCK_sgo__c37/A    CLKBUF_X1     Rise  1.7480 0.0000 0.0190                      0.77983                                                   | 
|    M64/RESULT/i_0/CLOCK_sgo__c37/Z    CLKBUF_X1     Rise  1.8020 0.0540 0.0270             8.96499  0.97463  9.93962           1       100                    | 
|    M64/RESULT/i_0/sum[26]                           Rise  1.8020 0.0000                                                                                       | 
|    M64/RESULT/S[26]                                 Rise  1.8020 0.0000                                                                                       | 
|    M64/c[26]                                        Rise  1.8020 0.0000                                                                                       | 
|    outReg/D[26]                                     Rise  1.8020 0.0000                                                                                       | 
|    outReg/i_0_28/A2                   AND2_X1       Rise  1.8070 0.0050 0.0270    0.0030            0.97463                                                   | 
|    outReg/i_0_28/ZN                   AND2_X1       Rise  1.8490 0.0420 0.0130             2.68262  1.14029  3.82291           1       100                    | 
|    outReg/Q_reg[26]/D                 DFF_X1        Rise  1.8500 0.0010 0.0130    0.0010            1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[26]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080 0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430 0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_47/A  CLKBUF_X2     Rise  0.1430 0.0000 0.0120    -0.0010           1.40591                                     F             | 
|    outReg/CTS_L4_c_tid0_47/Z  CLKBUF_X2     Rise  0.1840 0.0410 0.0200             8.78398  5.13864  13.9226           6       100      F    K        | 
|    outReg/Q_reg[26]/CK        DFF_X1        Rise  0.1850 0.0010 0.0200    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1850 2.1850 | 
| library setup check                       | -0.0300 2.1550 | 
| data required time                        |  2.1550        | 
|                                           |                | 
| data required time                        |  2.1550        | 
| data arrival time                         | -1.8500        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.3050        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[25]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391   1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                        1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353    10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                         | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010              1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997    7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                        7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451     5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010              1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129    11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                      | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                        0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100             0.675375   4.90224  5.57761           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                                         | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                                         | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100                        2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4070 0.1030 0.0910             26.5213    51.1917  77.713            31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4370 0.0300 0.0960                        1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4670 0.0300 0.0270             1.07527    5.49384  6.56911           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4670 0.0000                                                                                         | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4670 0.0000 0.0270                        2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5160 0.0490 0.0170             0.45162    2.57361  3.02523           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5160 0.0000 0.0170                        2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5750 0.0590 0.0400             0.848218   5.49384  6.34205           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5750 0.0000                                                                                         | 
|    M64/A2_1/in3[10]                                 Rise  0.5750 0.0000                                                                                         | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5750 0.0000 0.0400                        2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6240 0.0490 0.0240             0.246601   2.57361  2.82021           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6240 0.0000 0.0240                        2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6790 0.0550 0.0420             0.912525   5.8097   6.72223           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6790 0.0000                                                                                         | 
|    M64/A3_1/in1[10]                                 Rise  0.6790 0.0000                                                                                         | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6790 0.0000 0.0420                        2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7280 0.0490 0.0240             0.248108   2.57361  2.82172           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7280 0.0000 0.0240                        2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7820 0.0540 0.0410             0.785474   5.8097   6.59517           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7820 0.0000                                                                                         | 
|    M64/A4_1/in1[10]                                 Rise  0.7820 0.0000                                                                                         | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7820 0.0000 0.0410                        2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8310 0.0490 0.0250             0.372772   2.57361  2.94638           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8310 0.0000 0.0250                        2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8850 0.0540 0.0400             0.54676    5.8097   6.35646           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8850 0.0000                                                                                         | 
|    M64/A5_1/in1[10]                                 Rise  0.8850 0.0000                                                                                         | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8850 0.0000 0.0400                        2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9130 0.0280 0.0170             0.292719   2.57361  2.86633           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9130 0.0000 0.0170                        2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9600 0.0470 0.0150             0.465821   3.38608  3.8519            2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9600 0.0000                                                                                         | 
|    M64/A6/in1[10]                                   Fall  0.9600 0.0000                                                                                         | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9600 0.0000 0.0150                        2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0210 0.0610 0.0140             0.396002   3.38608  3.78208           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0210 0.0000                                                                                         | 
|    M64/A7/in1[10]                                   Fall  1.0210 0.0000                                                                                         | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0210 0.0000 0.0140                        2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0820 0.0610 0.0140             0.471131   3.38608  3.85721           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0820 0.0000                                                                                         | 
|    M64/A8/in1[10]                                   Fall  1.0820 0.0000                                                                                         | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0820 0.0000 0.0140                        2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1430 0.0610 0.0140             0.395446   3.38608  3.78153           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1430 0.0000                                                                                         | 
|    M64/A9/in1[10]                                   Fall  1.1430 0.0000                                                                                         | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1430 0.0000 0.0140                        2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2040 0.0610 0.0130             0.412398   3.23609  3.64849           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2040 0.0000                                                                                         | 
|    M64/RESULT/a[10]                                 Fall  1.2040 0.0000                                                                                         | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2040 0.0000                                                                                         | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2040 0.0000 0.0130                        1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2340 0.0300 0.0200             0.921198   5.54986  6.47106           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2340 0.0000 0.0200                        1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2580 0.0240 0.0140             0.740564   3.90347  4.64403           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2580 0.0000 0.0140                        1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2860 0.0280 0.0280             0.379047   3.45099  3.83004           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2860 0.0000 0.0280                        3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3110 0.0250 0.0130             0.506894   8.7138   9.2207            2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3110 0.0000 0.0130                        6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3590 0.0480 0.0330             1.68091    7.32194  9.00285           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3590 0.0000 0.0330                        3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3790 0.0200 0.0130             0.798821   6.02656  6.82539           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3790 0.0000 0.0130                        5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0940 0.0530             0.808203   9.98512  10.7933           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0530                        6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160             2.16655    6.02656  8.19312           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160                        5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5880 0.0950 0.0530             0.722095   9.98451  10.7066           3       100                    | 
|    M64/RESULT/i_0/i_41/B1             AOI21_X1      Rise  1.5880 0.0000 0.0530                        1.647                                                     | 
|    M64/RESULT/i_0/i_41/ZN             AOI21_X1      Fall  1.6290 0.0410 0.0260             4.08052    3.93237  8.01289           2       100                    | 
|    M64/RESULT/i_0/i_40/A              INV_X1        Fall  1.6310 0.0020 0.0260    0.0010              1.54936                                                   | 
|    M64/RESULT/i_0/i_40/ZN             INV_X1        Rise  1.6500 0.0190 0.0110             0.00700092 1.67685  1.68385           1       100                    | 
|    M64/RESULT/i_0/i_39/B2             AOI21_X1      Rise  1.6500 0.0000 0.0110                        1.67685                                                   | 
|    M64/RESULT/i_0/i_39/ZN             AOI21_X1      Fall  1.6740 0.0240 0.0160             1.76203    3.84775  5.60979           2       100                    | 
|    M64/RESULT/i_0/i_37/B2             OAI22_X1      Fall  1.6740 0.0000 0.0160                        1.55047                                                   | 
|    M64/RESULT/i_0/i_37/ZN             OAI22_X1      Rise  1.7260 0.0520 0.0360             0.404998   2.57361  2.97861           1       100                    | 
|    M64/RESULT/i_0/i_36/B              XNOR2_X1      Rise  1.7260 0.0000 0.0360                        2.57361                                                   | 
|    M64/RESULT/i_0/i_36/ZN             XNOR2_X1      Rise  1.7800 0.0540 0.0350             4.1887     0.97463  5.16333           1       100                    | 
|    M64/RESULT/i_0/sum[25]                           Rise  1.7800 0.0000                                                                                         | 
|    M64/RESULT/S[25]                                 Rise  1.7800 0.0000                                                                                         | 
|    M64/c[25]                                        Rise  1.7800 0.0000                                                                                         | 
|    outReg/D[25]                                     Rise  1.7800 0.0000                                                                                         | 
|    outReg/i_0_27/A2                   AND2_X1       Rise  1.7830 0.0030 0.0350    0.0030              0.97463                                                   | 
|    outReg/i_0_27/ZN                   AND2_X1       Rise  1.8230 0.0400 0.0110             1.23536    1.14029  2.37565           1       100                    | 
|    outReg/Q_reg[25]/D                 DFF_X1        Rise  1.8240 0.0010 0.0110    0.0010              1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[25]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080 0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430 0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_47/A  CLKBUF_X2     Rise  0.1430 0.0000 0.0120    -0.0010           1.40591                                     F             | 
|    outReg/CTS_L4_c_tid0_47/Z  CLKBUF_X2     Rise  0.1840 0.0410 0.0200             8.78398  5.13864  13.9226           6       100      F    K        | 
|    outReg/Q_reg[25]/CK        DFF_X1        Rise  0.1850 0.0010 0.0200    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1850 2.1850 | 
| library setup check                       | -0.0300 2.1550 | 
| data required time                        |  2.1550        | 
|                                           |                | 
| data required time                        |  2.1550        | 
| data arrival time                         | -1.8240        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.3310        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[24]/D 
  
 Path Start Point : inRegA/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391   1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                        1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353    10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                         | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010              1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997    7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                        7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451     5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010              1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129    11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                      | 
|    inRegA/Q_reg[11]/CK                DFF_X1        Rise  0.2060 0.0000 0.0230                        0.949653                                    F             | 
|    inRegA/Q_reg[11]/Q                 DFF_X1        Fall  0.3010 0.0950 0.0100             0.993495   4.90224  5.89573           2       100      F             | 
|    inRegA/Q[11]                                     Fall  0.3010 0.0000                                                                                         | 
|    M64/a[11]                                        Fall  0.3010 0.0000                                                                                         | 
|    M64/i_0_0_23/A                     INV_X2        Fall  0.3010 0.0000 0.0100                        2.94332                                                   | 
|    M64/i_0_0_23/ZN                    INV_X2        Rise  0.4080 0.1070 0.0950             29.757     51.1917  80.9486           31      100                    | 
|    M64/i_0_0_209/A2                   NOR2_X1       Rise  0.4410 0.0330 0.1000                        1.65135                                                   | 
|    M64/i_0_0_209/ZN                   NOR2_X1       Fall  0.4720 0.0310 0.0280             1.42561    5.49384  6.91945           3       100                    | 
|    M64/A1_2/in3[16]                                 Fall  0.4720 0.0000                                                                                         | 
|    M64/A1_2/i_0_120/A                 XNOR2_X1      Fall  0.4720 0.0000 0.0280                        2.12585                                                   | 
|    M64/A1_2/i_0_120/ZN                XNOR2_X1      Fall  0.5210 0.0490 0.0170             0.221404   2.57361  2.79501           1       100                    | 
|    M64/A1_2/i_0_119/B                 XNOR2_X1      Fall  0.5210 0.0000 0.0170                        2.36817                                                   | 
|    M64/A1_2/i_0_119/ZN                XNOR2_X1      Rise  0.5810 0.0600 0.0410             1.00108    5.49384  6.49492           3       100                    | 
|    M64/A1_2/sum[16]                                 Rise  0.5810 0.0000                                                                                         | 
|    M64/A2_1/in3[16]                                 Rise  0.5810 0.0000                                                                                         | 
|    M64/A2_1/i_0_127/A                 XNOR2_X1      Rise  0.5810 0.0000 0.0410                        2.23275                                                   | 
|    M64/A2_1/i_0_127/ZN                XNOR2_X1      Rise  0.6300 0.0490 0.0230             0.122496   2.57361  2.6961            1       100                    | 
|    M64/A2_1/i_0_126/B                 XNOR2_X1      Rise  0.6300 0.0000 0.0230                        2.57361                                                   | 
|    M64/A2_1/i_0_126/ZN                XNOR2_X1      Rise  0.6840 0.0540 0.0410             0.771792   5.8097   6.58149           3       100                    | 
|    M64/A2_1/sum[16]                                 Rise  0.6840 0.0000                                                                                         | 
|    M64/A3_1/in1[16]                                 Rise  0.6840 0.0000                                                                                         | 
|    M64/A3_1/i_0_129/B                 XNOR2_X1      Rise  0.6840 0.0000 0.0410                        2.57361                                                   | 
|    M64/A3_1/i_0_129/ZN                XNOR2_X1      Rise  0.7330 0.0490 0.0240             0.15055    2.57361  2.72416           1       100                    | 
|    M64/A3_1/i_0_128/B                 XNOR2_X1      Rise  0.7330 0.0000 0.0240                        2.57361                                                   | 
|    M64/A3_1/i_0_128/ZN                XNOR2_X1      Rise  0.7870 0.0540 0.0410             0.723598   5.8097   6.5333            3       100                    | 
|    M64/A3_1/sum[16]                                 Rise  0.7870 0.0000                                                                                         | 
|    M64/A4_1/in1[16]                                 Rise  0.7870 0.0000                                                                                         | 
|    M64/A4_1/i_0_135/B                 XNOR2_X1      Rise  0.7870 0.0000 0.0410                        2.57361                                                   | 
|    M64/A4_1/i_0_135/ZN                XNOR2_X1      Rise  0.8360 0.0490 0.0250             0.247025   2.57361  2.82063           1       100                    | 
|    M64/A4_1/i_0_134/B                 XNOR2_X1      Rise  0.8360 0.0000 0.0250                        2.57361                                                   | 
|    M64/A4_1/i_0_134/ZN                XNOR2_X1      Rise  0.8910 0.0550 0.0410             0.765477   5.8097   6.57518           3       100                    | 
|    M64/A4_1/sum[16]                                 Rise  0.8910 0.0000                                                                                         | 
|    M64/A5_1/in1[16]                                 Rise  0.8910 0.0000                                                                                         | 
|    M64/A5_1/i_0_145/B                 XNOR2_X1      Rise  0.8910 0.0000 0.0410                        2.57361                                                   | 
|    M64/A5_1/i_0_145/ZN                XNOR2_X1      Rise  0.9400 0.0490 0.0250             0.360793   2.57361  2.9344            1       100                    | 
|    M64/A5_1/i_0_144/B                 XNOR2_X1      Rise  0.9400 0.0000 0.0250                        2.57361                                                   | 
|    M64/A5_1/i_0_144/ZN                XNOR2_X1      Rise  0.9950 0.0550 0.0410             0.807247   5.8097   6.61695           3       100                    | 
|    M64/A5_1/sum[16]                                 Rise  0.9950 0.0000                                                                                         | 
|    M64/A6/in1[16]                                   Rise  0.9950 0.0000                                                                                         | 
|    M64/A6/i_0_153/B                   XNOR2_X1      Rise  0.9950 0.0000 0.0410                        2.57361                                                   | 
|    M64/A6/i_0_153/ZN                  XNOR2_X1      Rise  1.0440 0.0490 0.0240             0.247285   2.57361  2.82089           1       100                    | 
|    M64/A6/i_0_152/B                   XNOR2_X1      Rise  1.0440 0.0000 0.0240                        2.57361                                                   | 
|    M64/A6/i_0_152/ZN                  XNOR2_X1      Rise  1.0920 0.0480 0.0290             0.444612   3.38608  3.8307            2       100                    | 
|    M64/A6/sum[16]                                   Rise  1.0920 0.0000                                                                                         | 
|    M64/A7/in1[16]                                   Rise  1.0920 0.0000                                                                                         | 
|    M64/A7/i_0_147/B                   XOR2_X1       Rise  1.0920 0.0000 0.0290                        2.36355                                                   | 
|    M64/A7/i_0_147/Z                   XOR2_X1       Rise  1.1530 0.0610 0.0320             0.478704   3.38608  3.86479           2       100                    | 
|    M64/A7/sum[16]                                   Rise  1.1530 0.0000                                                                                         | 
|    M64/A8/in1[16]                                   Rise  1.1530 0.0000                                                                                         | 
|    M64/A8/i_0_127/B                   XOR2_X1       Rise  1.1530 0.0000 0.0320                        2.36355                                                   | 
|    M64/A8/i_0_127/Z                   XOR2_X1       Rise  1.2140 0.0610 0.0320             0.488154   3.38608  3.87424           2       100                    | 
|    M64/A8/sum[16]                                   Rise  1.2140 0.0000                                                                                         | 
|    M64/A9/in1[16]                                   Rise  1.2140 0.0000                                                                                         | 
|    M64/A9/i_0_63/B                    XOR2_X1       Rise  1.2140 0.0000 0.0320                        2.36355                                                   | 
|    M64/A9/i_0_63/Z                    XOR2_X1       Rise  1.2850 0.0710 0.0410             0.874842   4.89978  5.77462           3       100                    | 
|    M64/A9/sum[16]                                   Rise  1.2850 0.0000                                                                                         | 
|    M64/RESULT/a[16]                                 Rise  1.2850 0.0000                                                                                         | 
|    M64/RESULT/i_0/a[16]                             Rise  1.2850 0.0000                                                                                         | 
|    M64/RESULT/i_0/i_200/A2            NOR2_X1       Rise  1.2850 0.0000 0.0410                        1.65135                                                   | 
|    M64/RESULT/i_0/i_200/ZN            NOR2_X1       Fall  1.3030 0.0180 0.0130             0.395832   2.65456  3.0504            2       100                    | 
|    M64/RESULT/i_0/i_199/A2            OR3_X1        Fall  1.3030 0.0000 0.0130                        0.849985                                                  | 
|    M64/RESULT/i_0/i_199/ZN            OR3_X1        Fall  1.3900 0.0870 0.0180             0.376435   4.99154  5.36798           2       100                    | 
|    M64/RESULT/i_0/i_193/A             AOI21_X1      Fall  1.3900 0.0000 0.0180                        1.53534                                                   | 
|    M64/RESULT/i_0/i_193/ZN            AOI21_X1      Rise  1.4590 0.0690 0.0450             0.638473   6.08128  6.71976           1       100                    | 
|    M64/RESULT/i_0/i_188/A3            NOR4_X4       Rise  1.4590 0.0000 0.0450                        6.08128                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Fall  1.4810 0.0220 0.0150             0.808203   9.98512  10.7933           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Fall  1.4810 0.0000 0.0150                        5.83306                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Rise  1.5380 0.0570 0.0310             2.16655    6.02656  8.19312           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Rise  1.5390 0.0010 0.0310                        6.02656                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Fall  1.5580 0.0190 0.0170             0.722095   9.98451  10.7066           3       100                    | 
|    M64/RESULT/i_0/i_41/B1             AOI21_X1      Fall  1.5580 0.0000 0.0170                        1.44682                                                   | 
|    M64/RESULT/i_0/i_41/ZN             AOI21_X1      Rise  1.6190 0.0610 0.0510             4.08052    3.93237  8.01289           2       100                    | 
|    M64/RESULT/i_0/i_40/A              INV_X1        Rise  1.6250 0.0060 0.0510    0.0050              1.70023                                                   | 
|    M64/RESULT/i_0/i_40/ZN             INV_X1        Fall  1.6350 0.0100 0.0120             0.00700092 1.67685  1.68385           1       100                    | 
|    M64/RESULT/i_0/i_39/B2             AOI21_X1      Fall  1.6350 0.0000 0.0120                        1.40993                                                   | 
|    M64/RESULT/i_0/i_39/ZN             AOI21_X1      Rise  1.6870 0.0520 0.0400             1.76203    3.84775  5.60979           2       100                    | 
|    M64/RESULT/i_0/i_34/A              XOR2_X1       Rise  1.6870 0.0000 0.0400                        2.23214                                                   | 
|    M64/RESULT/i_0/i_34/Z              XOR2_X1       Rise  1.7440 0.0570 0.0260             1.57658    0.97463  2.55121           1       100                    | 
|    M64/RESULT/i_0/sum[24]                           Rise  1.7440 0.0000                                                                                         | 
|    M64/RESULT/S[24]                                 Rise  1.7440 0.0000                                                                                         | 
|    M64/c[24]                                        Rise  1.7440 0.0000                                                                                         | 
|    outReg/D[24]                                     Rise  1.7440 0.0000                                                                                         | 
|    outReg/i_0_26/A2                   AND2_X1       Rise  1.7440 0.0000 0.0260                        0.97463                                                   | 
|    outReg/i_0_26/ZN                   AND2_X1       Rise  1.7820 0.0380 0.0110             1.41955    1.14029  2.55984           1       100                    | 
|    outReg/Q_reg[24]/D                 DFF_X1        Rise  1.7820 0.0000 0.0110                        1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[24]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080 0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430 0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_47/A  CLKBUF_X2     Rise  0.1430 0.0000 0.0120    -0.0010           1.40591                                     F             | 
|    outReg/CTS_L4_c_tid0_47/Z  CLKBUF_X2     Rise  0.1840 0.0410 0.0200             8.78398  5.13864  13.9226           6       100      F    K        | 
|    outReg/Q_reg[24]/CK        DFF_X1        Rise  0.1840 0.0000 0.0200    -0.0010           0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1840 2.1840 | 
| library setup check                       | -0.0300 2.1540 | 
| data required time                        |  2.1540        | 
|                                           |                | 
| data required time                        |  2.1540        | 
| data arrival time                         | -1.7820        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.3720        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[23]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100             0.675375 4.90224  5.57761           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                                       | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                                       | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4070 0.1030 0.0910             26.5213  51.1917  77.713            31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4370 0.0300 0.0960                      1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4670 0.0300 0.0270             1.07527  5.49384  6.56911           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4670 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4670 0.0000 0.0270                      2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5160 0.0490 0.0170             0.45162  2.57361  3.02523           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5160 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5750 0.0590 0.0400             0.848218 5.49384  6.34205           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5750 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6240 0.0490 0.0240             0.246601 2.57361  2.82021           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6240 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6790 0.0550 0.0420             0.912525 5.8097   6.72223           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6790 0.0000 0.0420                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7280 0.0490 0.0240             0.248108 2.57361  2.82172           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7280 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7820 0.0540 0.0410             0.785474 5.8097   6.59517           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7820 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8310 0.0490 0.0250             0.372772 2.57361  2.94638           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8310 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8850 0.0540 0.0400             0.54676  5.8097   6.35646           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8850 0.0000 0.0400                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9130 0.0280 0.0170             0.292719 2.57361  2.86633           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9130 0.0000 0.0170                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9600 0.0470 0.0150             0.465821 3.38608  3.8519            2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/in1[10]                                   Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9600 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0210 0.0610 0.0140             0.396002 3.38608  3.78208           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/in1[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0210 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0820 0.0610 0.0140             0.471131 3.38608  3.85721           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/in1[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0820 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1430 0.0610 0.0140             0.395446 3.38608  3.78153           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/in1[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1430 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2040 0.0610 0.0130             0.412398 3.23609  3.64849           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/a[10]                                 Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2040 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2340 0.0300 0.0200             0.921198 5.54986  6.47106           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2340 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2580 0.0240 0.0140             0.740564 3.90347  4.64403           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2580 0.0000 0.0140                      1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2860 0.0280 0.0280             0.379047 3.45099  3.83004           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2860 0.0000 0.0280                      3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3110 0.0250 0.0130             0.506894 8.7138   9.2207            2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3110 0.0000 0.0130                      6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3590 0.0480 0.0330             1.68091  7.32194  9.00285           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3590 0.0000 0.0330                      3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3790 0.0200 0.0130             0.798821 6.02656  6.82539           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3790 0.0000 0.0130                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0940 0.0530             0.808203 9.98512  10.7933           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160             2.16655  6.02656  8.19312           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160                      5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5880 0.0950 0.0530             0.722095 9.98451  10.7066           3       100                    | 
|    M64/RESULT/i_0/i_41/B1             AOI21_X1      Rise  1.5880 0.0000 0.0530                      1.647                                                     | 
|    M64/RESULT/i_0/i_41/ZN             AOI21_X1      Fall  1.6290 0.0410 0.0260             4.08052  3.93237  8.01289           2       100                    | 
|    M64/RESULT/i_0/i_33/A              XOR2_X1       Fall  1.6310 0.0020 0.0260    0.0010            2.18123                                                   | 
|    M64/RESULT/i_0/i_33/Z              XOR2_X1       Fall  1.6890 0.0580 0.0160             0.944412 0.97463  1.91904           1       100                    | 
|    M64/RESULT/i_0/sum[23]                           Fall  1.6890 0.0000                                                                                       | 
|    M64/RESULT/S[23]                                 Fall  1.6890 0.0000                                                                                       | 
|    M64/c[23]                                        Fall  1.6890 0.0000                                                                                       | 
|    outReg/D[23]                                     Fall  1.6890 0.0000                                                                                       | 
|    outReg/i_0_25/A2                   AND2_X1       Fall  1.6900 0.0010 0.0160    0.0010            0.894119                                                  | 
|    outReg/i_0_25/ZN                   AND2_X1       Fall  1.7260 0.0360 0.0070             1.12899  1.14029  2.26928           1       100                    | 
|    outReg/Q_reg[23]/D                 DFF_X1        Fall  1.7260 0.0000 0.0070                      1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[23]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080 0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430 0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_46/A  CLKBUF_X2     Rise  0.1430 0.0000 0.0120    -0.0010           1.40591                                     F             | 
|    outReg/CTS_L4_c_tid0_46/Z  CLKBUF_X2     Rise  0.1890 0.0460 0.0260             13.4105  5.13864  18.5492           6       100      F    K        | 
|    outReg/Q_reg[23]/CK        DFF_X1        Rise  0.1910 0.0020 0.0250                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1910 2.1910 | 
| library setup check                       | -0.0310 2.1600 | 
| data required time                        |  2.1600        | 
|                                           |                | 
| data required time                        |  2.1600        | 
| data arrival time                         | -1.7260        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.4340        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[21]/D 
  
 Path Start Point : inRegA/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[11]/CK                DFF_X1        Rise  0.2060 0.0000 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[11]/Q                 DFF_X1        Fall  0.3010 0.0950 0.0100             0.993495 4.90224  5.89573           2       100      F             | 
|    inRegA/Q[11]                                     Fall  0.3010 0.0000                                                                                       | 
|    M64/a[11]                                        Fall  0.3010 0.0000                                                                                       | 
|    M64/i_0_0_23/A                     INV_X2        Fall  0.3010 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_23/ZN                    INV_X2        Rise  0.4080 0.1070 0.0950             29.757   51.1917  80.9486           31      100                    | 
|    M64/i_0_0_209/A2                   NOR2_X1       Rise  0.4410 0.0330 0.1000                      1.65135                                                   | 
|    M64/i_0_0_209/ZN                   NOR2_X1       Fall  0.4720 0.0310 0.0280             1.42561  5.49384  6.91945           3       100                    | 
|    M64/A1_2/in3[16]                                 Fall  0.4720 0.0000                                                                                       | 
|    M64/A1_2/i_0_120/A                 XNOR2_X1      Fall  0.4720 0.0000 0.0280                      2.12585                                                   | 
|    M64/A1_2/i_0_120/ZN                XNOR2_X1      Fall  0.5210 0.0490 0.0170             0.221404 2.57361  2.79501           1       100                    | 
|    M64/A1_2/i_0_119/B                 XNOR2_X1      Fall  0.5210 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_119/ZN                XNOR2_X1      Rise  0.5810 0.0600 0.0410             1.00108  5.49384  6.49492           3       100                    | 
|    M64/A1_2/sum[16]                                 Rise  0.5810 0.0000                                                                                       | 
|    M64/A2_1/in3[16]                                 Rise  0.5810 0.0000                                                                                       | 
|    M64/A2_1/i_0_127/A                 XNOR2_X1      Rise  0.5810 0.0000 0.0410                      2.23275                                                   | 
|    M64/A2_1/i_0_127/ZN                XNOR2_X1      Rise  0.6300 0.0490 0.0230             0.122496 2.57361  2.6961            1       100                    | 
|    M64/A2_1/i_0_126/B                 XNOR2_X1      Rise  0.6300 0.0000 0.0230                      2.57361                                                   | 
|    M64/A2_1/i_0_126/ZN                XNOR2_X1      Rise  0.6840 0.0540 0.0410             0.771792 5.8097   6.58149           3       100                    | 
|    M64/A2_1/sum[16]                                 Rise  0.6840 0.0000                                                                                       | 
|    M64/A3_1/in1[16]                                 Rise  0.6840 0.0000                                                                                       | 
|    M64/A3_1/i_0_129/B                 XNOR2_X1      Rise  0.6840 0.0000 0.0410                      2.57361                                                   | 
|    M64/A3_1/i_0_129/ZN                XNOR2_X1      Rise  0.7330 0.0490 0.0240             0.15055  2.57361  2.72416           1       100                    | 
|    M64/A3_1/i_0_128/B                 XNOR2_X1      Rise  0.7330 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_128/ZN                XNOR2_X1      Rise  0.7870 0.0540 0.0410             0.723598 5.8097   6.5333            3       100                    | 
|    M64/A3_1/sum[16]                                 Rise  0.7870 0.0000                                                                                       | 
|    M64/A4_1/in1[16]                                 Rise  0.7870 0.0000                                                                                       | 
|    M64/A4_1/i_0_135/B                 XNOR2_X1      Rise  0.7870 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_135/ZN                XNOR2_X1      Rise  0.8360 0.0490 0.0250             0.247025 2.57361  2.82063           1       100                    | 
|    M64/A4_1/i_0_134/B                 XNOR2_X1      Rise  0.8360 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_134/ZN                XNOR2_X1      Rise  0.8910 0.0550 0.0410             0.765477 5.8097   6.57518           3       100                    | 
|    M64/A4_1/sum[16]                                 Rise  0.8910 0.0000                                                                                       | 
|    M64/A5_1/in1[16]                                 Rise  0.8910 0.0000                                                                                       | 
|    M64/A5_1/i_0_145/B                 XNOR2_X1      Rise  0.8910 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_145/ZN                XNOR2_X1      Rise  0.9400 0.0490 0.0250             0.360793 2.57361  2.9344            1       100                    | 
|    M64/A5_1/i_0_144/B                 XNOR2_X1      Rise  0.9400 0.0000 0.0250                      2.57361                                                   | 
|    M64/A5_1/i_0_144/ZN                XNOR2_X1      Rise  0.9950 0.0550 0.0410             0.807247 5.8097   6.61695           3       100                    | 
|    M64/A5_1/sum[16]                                 Rise  0.9950 0.0000                                                                                       | 
|    M64/A6/in1[16]                                   Rise  0.9950 0.0000                                                                                       | 
|    M64/A6/i_0_153/B                   XNOR2_X1      Rise  0.9950 0.0000 0.0410                      2.57361                                                   | 
|    M64/A6/i_0_153/ZN                  XNOR2_X1      Rise  1.0440 0.0490 0.0240             0.247285 2.57361  2.82089           1       100                    | 
|    M64/A6/i_0_152/B                   XNOR2_X1      Rise  1.0440 0.0000 0.0240                      2.57361                                                   | 
|    M64/A6/i_0_152/ZN                  XNOR2_X1      Rise  1.0920 0.0480 0.0290             0.444612 3.38608  3.8307            2       100                    | 
|    M64/A6/sum[16]                                   Rise  1.0920 0.0000                                                                                       | 
|    M64/A7/in1[16]                                   Rise  1.0920 0.0000                                                                                       | 
|    M64/A7/i_0_147/B                   XOR2_X1       Rise  1.0920 0.0000 0.0290                      2.36355                                                   | 
|    M64/A7/i_0_147/Z                   XOR2_X1       Rise  1.1530 0.0610 0.0320             0.478704 3.38608  3.86479           2       100                    | 
|    M64/A7/sum[16]                                   Rise  1.1530 0.0000                                                                                       | 
|    M64/A8/in1[16]                                   Rise  1.1530 0.0000                                                                                       | 
|    M64/A8/i_0_127/B                   XOR2_X1       Rise  1.1530 0.0000 0.0320                      2.36355                                                   | 
|    M64/A8/i_0_127/Z                   XOR2_X1       Rise  1.2140 0.0610 0.0320             0.488154 3.38608  3.87424           2       100                    | 
|    M64/A8/sum[16]                                   Rise  1.2140 0.0000                                                                                       | 
|    M64/A9/in1[16]                                   Rise  1.2140 0.0000                                                                                       | 
|    M64/A9/i_0_63/B                    XOR2_X1       Rise  1.2140 0.0000 0.0320                      2.36355                                                   | 
|    M64/A9/i_0_63/Z                    XOR2_X1       Rise  1.2850 0.0710 0.0410             0.874842 4.89978  5.77462           3       100                    | 
|    M64/A9/sum[16]                                   Rise  1.2850 0.0000                                                                                       | 
|    M64/RESULT/a[16]                                 Rise  1.2850 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[16]                             Rise  1.2850 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_200/A2            NOR2_X1       Rise  1.2850 0.0000 0.0410                      1.65135                                                   | 
|    M64/RESULT/i_0/i_200/ZN            NOR2_X1       Fall  1.3030 0.0180 0.0130             0.395832 2.65456  3.0504            2       100                    | 
|    M64/RESULT/i_0/i_199/A2            OR3_X1        Fall  1.3030 0.0000 0.0130                      0.849985                                                  | 
|    M64/RESULT/i_0/i_199/ZN            OR3_X1        Fall  1.3900 0.0870 0.0180             0.376435 4.99154  5.36798           2       100                    | 
|    M64/RESULT/i_0/i_193/A             AOI21_X1      Fall  1.3900 0.0000 0.0180                      1.53534                                                   | 
|    M64/RESULT/i_0/i_193/ZN            AOI21_X1      Rise  1.4590 0.0690 0.0450             0.638473 6.08128  6.71976           1       100                    | 
|    M64/RESULT/i_0/i_188/A3            NOR4_X4       Rise  1.4590 0.0000 0.0450                      6.08128                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Fall  1.4810 0.0220 0.0150             0.808203 9.98512  10.7933           3       100                    | 
|    M64/RESULT/i_0/i_29/B1             AOI21_X1      Fall  1.4810 0.0000 0.0150                      1.44682                                                   | 
|    M64/RESULT/i_0/i_29/ZN             AOI21_X1      Rise  1.5260 0.0450 0.0360             0.92151  3.93237  4.85388           2       100                    | 
|    M64/RESULT/i_0/i_28/A              INV_X1        Rise  1.5260 0.0000 0.0360                      1.70023                                                   | 
|    M64/RESULT/i_0/i_28/ZN             INV_X1        Fall  1.5370 0.0110 0.0100             0.252957 1.67685  1.92981           1       100                    | 
|    M64/RESULT/i_0/i_27/B2             AOI21_X1      Fall  1.5370 0.0000 0.0100                      1.40993                                                   | 
|    M64/RESULT/i_0/i_27/ZN             AOI21_X1      Rise  1.6000 0.0630 0.0510             4.09909  3.84775  7.94684           2       100                    | 
|    M64/RESULT/i_0/i_25/B2             OAI22_X1      Rise  1.6120 0.0120 0.0510    0.0110            1.61561                                                   | 
|    M64/RESULT/i_0/i_25/ZN             OAI22_X1      Fall  1.6470 0.0350 0.0180             0.651032 2.57361  3.22464           1       100                    | 
|    M64/RESULT/i_0/i_24/B              XNOR2_X1      Fall  1.6470 0.0000 0.0180                      2.36817                                                   | 
|    M64/RESULT/i_0/i_24/ZN             XNOR2_X1      Fall  1.6890 0.0420 0.0140             0.483344 0.97463  1.45797           1       100                    | 
|    M64/RESULT/i_0/sum[21]                           Fall  1.6890 0.0000                                                                                       | 
|    M64/RESULT/S[21]                                 Fall  1.6890 0.0000                                                                                       | 
|    M64/c[21]                                        Fall  1.6890 0.0000                                                                                       | 
|    outReg/D[21]                                     Fall  1.6890 0.0000                                                                                       | 
|    outReg/i_0_23/A2                   AND2_X1       Fall  1.6890 0.0000 0.0140                      0.894119                                                  | 
|    outReg/i_0_23/ZN                   AND2_X1       Fall  1.7240 0.0350 0.0070             1.37939  1.14029  2.51968           1       100                    | 
|    outReg/Q_reg[21]/D                 DFF_X1        Fall  1.7240 0.0000 0.0070                      1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[21]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080 0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430 0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_44/A  CLKBUF_X1     Rise  0.1430 0.0000 0.0120    -0.0010           0.77983                                     F             | 
|    outReg/CTS_L4_c_tid0_44/Z  CLKBUF_X1     Rise  0.1970 0.0540 0.0300             6.28708  5.13864  11.4257           6       100      F    K        | 
|    outReg/Q_reg[21]/CK        DFF_X1        Rise  0.1980 0.0010 0.0300                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1980 2.1980 | 
| library setup check                       | -0.0300 2.1680 | 
| data required time                        |  2.1680        | 
|                                           |                | 
| data required time                        |  2.1680        | 
| data arrival time                         | -1.7240        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.4440        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[22]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100             0.675375 4.90224  5.57761           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                                       | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                                       | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4070 0.1030 0.0910             26.5213  51.1917  77.713            31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4370 0.0300 0.0960                      1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4670 0.0300 0.0270             1.07527  5.49384  6.56911           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4670 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4670 0.0000 0.0270                      2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5160 0.0490 0.0170             0.45162  2.57361  3.02523           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5160 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5750 0.0590 0.0400             0.848218 5.49384  6.34205           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5750 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6240 0.0490 0.0240             0.246601 2.57361  2.82021           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6240 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6790 0.0550 0.0420             0.912525 5.8097   6.72223           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6790 0.0000 0.0420                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7280 0.0490 0.0240             0.248108 2.57361  2.82172           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7280 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7820 0.0540 0.0410             0.785474 5.8097   6.59517           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7820 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8310 0.0490 0.0250             0.372772 2.57361  2.94638           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8310 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8850 0.0540 0.0400             0.54676  5.8097   6.35646           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8850 0.0000 0.0400                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9130 0.0280 0.0170             0.292719 2.57361  2.86633           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9130 0.0000 0.0170                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9600 0.0470 0.0150             0.465821 3.38608  3.8519            2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/in1[10]                                   Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9600 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0210 0.0610 0.0140             0.396002 3.38608  3.78208           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/in1[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0210 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0820 0.0610 0.0140             0.471131 3.38608  3.85721           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/in1[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0820 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1430 0.0610 0.0140             0.395446 3.38608  3.78153           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/in1[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1430 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2040 0.0610 0.0130             0.412398 3.23609  3.64849           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/a[10]                                 Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2040 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2340 0.0300 0.0200             0.921198 5.54986  6.47106           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2340 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2580 0.0240 0.0140             0.740564 3.90347  4.64403           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2580 0.0000 0.0140                      1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2860 0.0280 0.0280             0.379047 3.45099  3.83004           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2860 0.0000 0.0280                      3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3110 0.0250 0.0130             0.506894 8.7138   9.2207            2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3110 0.0000 0.0130                      6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3590 0.0480 0.0330             1.68091  7.32194  9.00285           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3590 0.0000 0.0330                      3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3790 0.0200 0.0130             0.798821 6.02656  6.82539           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3790 0.0000 0.0130                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0940 0.0530             0.808203 9.98512  10.7933           3       100                    | 
|    M64/RESULT/i_0/i_181/A3            NOR3_X4       Rise  1.4730 0.0000 0.0530                      6.10536                                                   | 
|    M64/RESULT/i_0/i_181/ZN            NOR3_X4       Fall  1.4920 0.0190 0.0160             2.16655  6.02656  8.19312           1       100                    | 
|    M64/RESULT/i_0/i_256/A4            NOR4_X4       Fall  1.4930 0.0010 0.0160                      5.80025                                                   | 
|    M64/RESULT/i_0/i_256/ZN            NOR4_X4       Rise  1.5880 0.0950 0.0530             0.722095 9.98451  10.7066           3       100                    | 
|    M64/RESULT/i_0/i_32/A              XOR2_X1       Rise  1.5880 0.0000 0.0530                      2.23214                                                   | 
|    M64/RESULT/i_0/i_32/Z              XOR2_X1       Rise  1.6550 0.0670 0.0340             3.39318  0.97463  4.36781           1       100                    | 
|    M64/RESULT/i_0/sum[22]                           Rise  1.6550 0.0000                                                                                       | 
|    M64/RESULT/S[22]                                 Rise  1.6550 0.0000                                                                                       | 
|    M64/c[22]                                        Rise  1.6550 0.0000                                                                                       | 
|    outReg/D[22]                                     Rise  1.6550 0.0000                                                                                       | 
|    outReg/i_0_24/A2                   AND2_X1       Rise  1.6600 0.0050 0.0340    0.0050            0.97463                                                   | 
|    outReg/i_0_24/ZN                   AND2_X1       Rise  1.6990 0.0390 0.0100             0.962452 1.14029  2.10274           1       100                    | 
|    outReg/Q_reg[22]/D                 DFF_X1        Rise  1.6990 0.0000 0.0100                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[22]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080 0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430 0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_46/A  CLKBUF_X2     Rise  0.1430 0.0000 0.0120    -0.0010           1.40591                                     F             | 
|    outReg/CTS_L4_c_tid0_46/Z  CLKBUF_X2     Rise  0.1890 0.0460 0.0260             13.4105  5.13864  18.5492           6       100      F    K        | 
|    outReg/Q_reg[22]/CK        DFF_X1        Rise  0.1900 0.0010 0.0260                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1900 2.1900 | 
| library setup check                       | -0.0290 2.1610 | 
| data required time                        |  2.1610        | 
|                                           |                | 
| data required time                        |  2.1610        | 
| data arrival time                         | -1.6990        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.4620        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[20]/D 
  
 Path Start Point : inRegA/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[11]/CK                DFF_X1        Rise  0.2060 0.0000 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[11]/Q                 DFF_X1        Fall  0.3010 0.0950 0.0100             0.993495 4.90224  5.89573           2       100      F             | 
|    inRegA/Q[11]                                     Fall  0.3010 0.0000                                                                                       | 
|    M64/a[11]                                        Fall  0.3010 0.0000                                                                                       | 
|    M64/i_0_0_23/A                     INV_X2        Fall  0.3010 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_23/ZN                    INV_X2        Rise  0.4080 0.1070 0.0950             29.757   51.1917  80.9486           31      100                    | 
|    M64/i_0_0_209/A2                   NOR2_X1       Rise  0.4410 0.0330 0.1000                      1.65135                                                   | 
|    M64/i_0_0_209/ZN                   NOR2_X1       Fall  0.4720 0.0310 0.0280             1.42561  5.49384  6.91945           3       100                    | 
|    M64/A1_2/in3[16]                                 Fall  0.4720 0.0000                                                                                       | 
|    M64/A1_2/i_0_120/A                 XNOR2_X1      Fall  0.4720 0.0000 0.0280                      2.12585                                                   | 
|    M64/A1_2/i_0_120/ZN                XNOR2_X1      Fall  0.5210 0.0490 0.0170             0.221404 2.57361  2.79501           1       100                    | 
|    M64/A1_2/i_0_119/B                 XNOR2_X1      Fall  0.5210 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_119/ZN                XNOR2_X1      Rise  0.5810 0.0600 0.0410             1.00108  5.49384  6.49492           3       100                    | 
|    M64/A1_2/sum[16]                                 Rise  0.5810 0.0000                                                                                       | 
|    M64/A2_1/in3[16]                                 Rise  0.5810 0.0000                                                                                       | 
|    M64/A2_1/i_0_127/A                 XNOR2_X1      Rise  0.5810 0.0000 0.0410                      2.23275                                                   | 
|    M64/A2_1/i_0_127/ZN                XNOR2_X1      Rise  0.6300 0.0490 0.0230             0.122496 2.57361  2.6961            1       100                    | 
|    M64/A2_1/i_0_126/B                 XNOR2_X1      Rise  0.6300 0.0000 0.0230                      2.57361                                                   | 
|    M64/A2_1/i_0_126/ZN                XNOR2_X1      Rise  0.6840 0.0540 0.0410             0.771792 5.8097   6.58149           3       100                    | 
|    M64/A2_1/sum[16]                                 Rise  0.6840 0.0000                                                                                       | 
|    M64/A3_1/in1[16]                                 Rise  0.6840 0.0000                                                                                       | 
|    M64/A3_1/i_0_129/B                 XNOR2_X1      Rise  0.6840 0.0000 0.0410                      2.57361                                                   | 
|    M64/A3_1/i_0_129/ZN                XNOR2_X1      Rise  0.7330 0.0490 0.0240             0.15055  2.57361  2.72416           1       100                    | 
|    M64/A3_1/i_0_128/B                 XNOR2_X1      Rise  0.7330 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_128/ZN                XNOR2_X1      Rise  0.7870 0.0540 0.0410             0.723598 5.8097   6.5333            3       100                    | 
|    M64/A3_1/sum[16]                                 Rise  0.7870 0.0000                                                                                       | 
|    M64/A4_1/in1[16]                                 Rise  0.7870 0.0000                                                                                       | 
|    M64/A4_1/i_0_135/B                 XNOR2_X1      Rise  0.7870 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_135/ZN                XNOR2_X1      Rise  0.8360 0.0490 0.0250             0.247025 2.57361  2.82063           1       100                    | 
|    M64/A4_1/i_0_134/B                 XNOR2_X1      Rise  0.8360 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_134/ZN                XNOR2_X1      Rise  0.8910 0.0550 0.0410             0.765477 5.8097   6.57518           3       100                    | 
|    M64/A4_1/sum[16]                                 Rise  0.8910 0.0000                                                                                       | 
|    M64/A5_1/in1[16]                                 Rise  0.8910 0.0000                                                                                       | 
|    M64/A5_1/i_0_145/B                 XNOR2_X1      Rise  0.8910 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_145/ZN                XNOR2_X1      Rise  0.9400 0.0490 0.0250             0.360793 2.57361  2.9344            1       100                    | 
|    M64/A5_1/i_0_144/B                 XNOR2_X1      Rise  0.9400 0.0000 0.0250                      2.57361                                                   | 
|    M64/A5_1/i_0_144/ZN                XNOR2_X1      Rise  0.9950 0.0550 0.0410             0.807247 5.8097   6.61695           3       100                    | 
|    M64/A5_1/sum[16]                                 Rise  0.9950 0.0000                                                                                       | 
|    M64/A6/in1[16]                                   Rise  0.9950 0.0000                                                                                       | 
|    M64/A6/i_0_153/B                   XNOR2_X1      Rise  0.9950 0.0000 0.0410                      2.57361                                                   | 
|    M64/A6/i_0_153/ZN                  XNOR2_X1      Rise  1.0440 0.0490 0.0240             0.247285 2.57361  2.82089           1       100                    | 
|    M64/A6/i_0_152/B                   XNOR2_X1      Rise  1.0440 0.0000 0.0240                      2.57361                                                   | 
|    M64/A6/i_0_152/ZN                  XNOR2_X1      Rise  1.0920 0.0480 0.0290             0.444612 3.38608  3.8307            2       100                    | 
|    M64/A6/sum[16]                                   Rise  1.0920 0.0000                                                                                       | 
|    M64/A7/in1[16]                                   Rise  1.0920 0.0000                                                                                       | 
|    M64/A7/i_0_147/B                   XOR2_X1       Rise  1.0920 0.0000 0.0290                      2.36355                                                   | 
|    M64/A7/i_0_147/Z                   XOR2_X1       Rise  1.1530 0.0610 0.0320             0.478704 3.38608  3.86479           2       100                    | 
|    M64/A7/sum[16]                                   Rise  1.1530 0.0000                                                                                       | 
|    M64/A8/in1[16]                                   Rise  1.1530 0.0000                                                                                       | 
|    M64/A8/i_0_127/B                   XOR2_X1       Rise  1.1530 0.0000 0.0320                      2.36355                                                   | 
|    M64/A8/i_0_127/Z                   XOR2_X1       Rise  1.2140 0.0610 0.0320             0.488154 3.38608  3.87424           2       100                    | 
|    M64/A8/sum[16]                                   Rise  1.2140 0.0000                                                                                       | 
|    M64/A9/in1[16]                                   Rise  1.2140 0.0000                                                                                       | 
|    M64/A9/i_0_63/B                    XOR2_X1       Rise  1.2140 0.0000 0.0320                      2.36355                                                   | 
|    M64/A9/i_0_63/Z                    XOR2_X1       Rise  1.2850 0.0710 0.0410             0.874842 4.89978  5.77462           3       100                    | 
|    M64/A9/sum[16]                                   Rise  1.2850 0.0000                                                                                       | 
|    M64/RESULT/a[16]                                 Rise  1.2850 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[16]                             Rise  1.2850 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_200/A2            NOR2_X1       Rise  1.2850 0.0000 0.0410                      1.65135                                                   | 
|    M64/RESULT/i_0/i_200/ZN            NOR2_X1       Fall  1.3030 0.0180 0.0130             0.395832 2.65456  3.0504            2       100                    | 
|    M64/RESULT/i_0/i_199/A2            OR3_X1        Fall  1.3030 0.0000 0.0130                      0.849985                                                  | 
|    M64/RESULT/i_0/i_199/ZN            OR3_X1        Fall  1.3900 0.0870 0.0180             0.376435 4.99154  5.36798           2       100                    | 
|    M64/RESULT/i_0/i_193/A             AOI21_X1      Fall  1.3900 0.0000 0.0180                      1.53534                                                   | 
|    M64/RESULT/i_0/i_193/ZN            AOI21_X1      Rise  1.4590 0.0690 0.0450             0.638473 6.08128  6.71976           1       100                    | 
|    M64/RESULT/i_0/i_188/A3            NOR4_X4       Rise  1.4590 0.0000 0.0450                      6.08128                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Fall  1.4810 0.0220 0.0150             0.808203 9.98512  10.7933           3       100                    | 
|    M64/RESULT/i_0/i_29/B1             AOI21_X1      Fall  1.4810 0.0000 0.0150                      1.44682                                                   | 
|    M64/RESULT/i_0/i_29/ZN             AOI21_X1      Rise  1.5260 0.0450 0.0360             0.92151  3.93237  4.85388           2       100                    | 
|    M64/RESULT/i_0/i_28/A              INV_X1        Rise  1.5260 0.0000 0.0360                      1.70023                                                   | 
|    M64/RESULT/i_0/i_28/ZN             INV_X1        Fall  1.5370 0.0110 0.0100             0.252957 1.67685  1.92981           1       100                    | 
|    M64/RESULT/i_0/i_27/B2             AOI21_X1      Fall  1.5370 0.0000 0.0100                      1.40993                                                   | 
|    M64/RESULT/i_0/i_27/ZN             AOI21_X1      Rise  1.6000 0.0630 0.0510             4.09909  3.84775  7.94684           2       100                    | 
|    M64/RESULT/i_0/i_22/A              XOR2_X1       Rise  1.6120 0.0120 0.0510    0.0110            2.23214                                                   | 
|    M64/RESULT/i_0/i_22/Z              XOR2_X1       Rise  1.6650 0.0530 0.0220             0.743315 0.97463  1.71794           1       100                    | 
|    M64/RESULT/i_0/sum[20]                           Rise  1.6650 0.0000                                                                                       | 
|    M64/RESULT/S[20]                                 Rise  1.6650 0.0000                                                                                       | 
|    M64/c[20]                                        Rise  1.6650 0.0000                                                                                       | 
|    outReg/D[20]                                     Rise  1.6650 0.0000                                                                                       | 
|    outReg/i_0_22/A2                   AND2_X1       Rise  1.6650 0.0000 0.0220                      0.97463                                                   | 
|    outReg/i_0_22/ZN                   AND2_X1       Rise  1.7040 0.0390 0.0110             1.85539  1.14029  2.99568           1       100                    | 
|    outReg/Q_reg[20]/D                 DFF_X1        Rise  1.7060 0.0020 0.0110    0.0020            1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[20]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080 0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430 0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_44/A  CLKBUF_X1     Rise  0.1430 0.0000 0.0120    -0.0010           0.77983                                     F             | 
|    outReg/CTS_L4_c_tid0_44/Z  CLKBUF_X1     Rise  0.1970 0.0540 0.0300             6.28708  5.13864  11.4257           6       100      F    K        | 
|    outReg/Q_reg[20]/CK        DFF_X1        Rise  0.1980 0.0010 0.0300                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1980 2.1980 | 
| library setup check                       | -0.0290 2.1690 | 
| data required time                        |  2.1690        | 
|                                           |                | 
| data required time                        |  2.1690        | 
| data arrival time                         | -1.7060        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.4630        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[17]/D 
  
 Path Start Point : inRegA/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[11]/CK                DFF_X1        Rise  0.2060 0.0000 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[11]/Q                 DFF_X1        Fall  0.3010 0.0950 0.0100             0.993495 4.90224  5.89573           2       100      F             | 
|    inRegA/Q[11]                                     Fall  0.3010 0.0000                                                                                       | 
|    M64/a[11]                                        Fall  0.3010 0.0000                                                                                       | 
|    M64/i_0_0_23/A                     INV_X2        Fall  0.3010 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_23/ZN                    INV_X2        Rise  0.4080 0.1070 0.0950             29.757   51.1917  80.9486           31      100                    | 
|    M64/i_0_0_24/A2                    NOR2_X1       Rise  0.4410 0.0330 0.1000                      1.65135                                                   | 
|    M64/i_0_0_24/ZN                    NOR2_X1       Fall  0.4700 0.0290 0.0280             0.535386 5.8097   6.34509           3       100                    | 
|    M64/A1_1/in1[11]                                 Fall  0.4700 0.0000                                                                                       | 
|    M64/A1_1/i_0_116/B                 XNOR2_X1      Fall  0.4700 0.0000 0.0280                      2.36817                                                   | 
|    M64/A1_1/i_0_116/ZN                XNOR2_X1      Fall  0.5200 0.0500 0.0170             0.310429 2.57361  2.88404           1       100                    | 
|    M64/A1_1/i_0_115/B                 XNOR2_X1      Fall  0.5200 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_1/i_0_115/ZN                XNOR2_X1      Rise  0.5790 0.0590 0.0400             0.551669 5.8097   6.36137           3       100                    | 
|    M64/A1_1/sum[11]                                 Rise  0.5790 0.0000                                                                                       | 
|    M64/A2_1/in1[11]                                 Rise  0.5790 0.0000                                                                                       | 
|    M64/A2_1/i_0_117/B                 XNOR2_X1      Rise  0.5790 0.0000 0.0400                      2.57361                                                   | 
|    M64/A2_1/i_0_117/ZN                XNOR2_X1      Rise  0.6330 0.0540 0.0350             0.3168   4.83694  5.15374           1       100                    | 
|    M64/A2_1/i_0_116/B                 XNOR2_X2      Rise  0.6330 0.0000 0.0350                      4.83694                                                   | 
|    M64/A2_1/i_0_116/ZN                XNOR2_X2      Rise  0.6800 0.0470 0.0270             1.03009  5.8097   6.83979           3       100                    | 
|    M64/A2_1/sum[11]                                 Rise  0.6800 0.0000                                                                                       | 
|    M64/A3_1/in1[11]                                 Rise  0.6800 0.0000                                                                                       | 
|    M64/A3_1/i_0_119/B                 XNOR2_X1      Rise  0.6800 0.0000 0.0270                      2.57361                                                   | 
|    M64/A3_1/i_0_119/ZN                XNOR2_X1      Rise  0.7320 0.0520 0.0350             0.340532 4.83694  5.17747           1       100                    | 
|    M64/A3_1/i_0_118/B                 XNOR2_X2      Rise  0.7320 0.0000 0.0350                      4.83694                                                   | 
|    M64/A3_1/i_0_118/ZN                XNOR2_X2      Rise  0.7790 0.0470 0.0260             0.697462 5.8097   6.50716           3       100                    | 
|    M64/A3_1/sum[11]                                 Rise  0.7790 0.0000                                                                                       | 
|    M64/A4_1/in1[11]                                 Rise  0.7790 0.0000                                                                                       | 
|    M64/A4_1/i_0_125/B                 XNOR2_X1      Rise  0.7790 0.0000 0.0260                      2.57361                                                   | 
|    M64/A4_1/i_0_125/ZN                XNOR2_X1      Rise  0.8240 0.0450 0.0240             0.113727 2.57361  2.68733           1       100                    | 
|    M64/A4_1/i_0_124/B                 XNOR2_X1      Rise  0.8240 0.0000 0.0240                      2.57361                                                   | 
|    M64/A4_1/i_0_124/ZN                XNOR2_X1      Rise  0.8780 0.0540 0.0410             0.685032 5.8097   6.49473           3       100                    | 
|    M64/A4_1/sum[11]                                 Rise  0.8780 0.0000                                                                                       | 
|    M64/A5_1/in1[11]                                 Rise  0.8780 0.0000                                                                                       | 
|    M64/A5_1/i_0_135/B                 XNOR2_X1      Rise  0.8780 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_135/ZN                XNOR2_X1      Rise  0.9270 0.0490 0.0240             0.333471 2.57361  2.90708           1       100                    | 
|    M64/A5_1/i_0_134/B                 XNOR2_X1      Rise  0.9270 0.0000 0.0240                      2.57361                                                   | 
|    M64/A5_1/i_0_134/ZN                XNOR2_X1      Rise  0.9740 0.0470 0.0280             0.381876 3.38608  3.76796           2       100                    | 
|    M64/A5_1/sum[11]                                 Rise  0.9740 0.0000                                                                                       | 
|    M64/A6/in1[11]                                   Rise  0.9740 0.0000                                                                                       | 
|    M64/A6/i_0_146/B                   XOR2_X1       Rise  0.9740 0.0000 0.0280                      2.36355                                                   | 
|    M64/A6/i_0_146/Z                   XOR2_X1       Rise  1.0460 0.0720 0.0420             0.582789 5.47556  6.05835           2       100                    | 
|    M64/A6/sum[11]                                   Rise  1.0460 0.0000                                                                                       | 
|    M64/A7/in1[11]                                   Rise  1.0460 0.0000                                                                                       | 
|    M64/A7/i_0_142/B                   XOR2_X2       Rise  1.0460 0.0000 0.0420                      4.39563                                                   | 
|    M64/A7/i_0_142/Z                   XOR2_X2       Rise  1.1010 0.0550 0.0230             0.585908 3.38608  3.97199           2       100                    | 
|    M64/A7/sum[11]                                   Rise  1.1010 0.0000                                                                                       | 
|    M64/A8/in1[11]                                   Rise  1.1010 0.0000                                                                                       | 
|    M64/A8/i_0_122/B                   XOR2_X1       Rise  1.1010 0.0000 0.0230                      2.36355                                                   | 
|    M64/A8/i_0_122/Z                   XOR2_X1       Rise  1.1610 0.0600 0.0320             0.641244 3.38608  4.02733           2       100                    | 
|    M64/A8/sum[11]                                   Rise  1.1610 0.0000                                                                                       | 
|    M64/A9/in1[11]                                   Rise  1.1610 0.0000                                                                                       | 
|    M64/A9/i_0_58/B                    XOR2_X1       Rise  1.1610 0.0000 0.0320                      2.36355                                                   | 
|    M64/A9/i_0_58/Z                    XOR2_X1       Rise  1.2320 0.0710 0.0410             0.892223 4.88744  5.77966           3       100                    | 
|    M64/A9/sum[11]                                   Rise  1.2320 0.0000                                                                                       | 
|    M64/RESULT/a[11]                                 Rise  1.2320 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[11]                             Rise  1.2320 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_208/A2            NAND2_X1      Rise  1.2320 0.0000 0.0410                      1.6642                                                    | 
|    M64/RESULT/i_0/i_208/ZN            NAND2_X1      Fall  1.2580 0.0260 0.0140             0.788254 3.34757  4.13582           2       100                    | 
|    M64/RESULT/i_0/i_207/B2            AOI21_X1      Fall  1.2580 0.0000 0.0140                      1.40993                                                   | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Rise  1.3060 0.0480 0.0350             0.740564 3.90347  4.64403           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Rise  1.3060 0.0000 0.0350                      1.67072                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Fall  1.3360 0.0300 0.0180             0.379047 3.45099  3.83004           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Fall  1.3360 0.0000 0.0180                      3.14281                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Rise  1.3640 0.0280 0.0160             0.506894 8.7138   9.2207            2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Rise  1.3640 0.0000 0.0160                      6.48166                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Fall  1.3890 0.0250 0.0220             1.68091  7.32194  9.00285           3       100                    | 
|    M64/RESULT/i_0/i_17/B1             AOI21_X1      Fall  1.3890 0.0000 0.0220                      1.44682                                                   | 
|    M64/RESULT/i_0/i_17/ZN             AOI21_X1      Rise  1.4360 0.0470 0.0350             0.75013  3.93237  4.6825            2       100                    | 
|    M64/RESULT/i_0/i_16/A              INV_X1        Rise  1.4360 0.0000 0.0350                      1.70023                                                   | 
|    M64/RESULT/i_0/i_16/ZN             INV_X1        Fall  1.4460 0.0100 0.0090             0.207571 1.67685  1.88442           1       100                    | 
|    M64/RESULT/i_0/i_15/B2             AOI21_X1      Fall  1.4460 0.0000 0.0090                      1.40993                                                   | 
|    M64/RESULT/i_0/i_15/ZN             AOI21_X1      Rise  1.4940 0.0480 0.0370             1.17088  3.84775  5.01863           2       100                    | 
|    M64/RESULT/i_0/i_13/B2             OAI22_X1      Rise  1.4940 0.0000 0.0370                      1.61561                                                   | 
|    M64/RESULT/i_0/i_13/ZN             OAI22_X1      Fall  1.5270 0.0330 0.0180             0.727455 2.57361  3.30106           1       100                    | 
|    M64/RESULT/i_0/i_12/B              XNOR2_X1      Fall  1.5270 0.0000 0.0180                      2.36817                                                   | 
|    M64/RESULT/i_0/i_12/ZN             XNOR2_X1      Rise  1.5940 0.0670 0.0470             6.94251  0.97463  7.91714           1       100                    | 
|    M64/RESULT/i_0/sum[17]                           Rise  1.5940 0.0000                                                                                       | 
|    M64/RESULT/S[17]                                 Rise  1.5940 0.0000                                                                                       | 
|    M64/c[17]                                        Rise  1.5940 0.0000                                                                                       | 
|    outReg/D[17]                                     Rise  1.5940 0.0000                                                                                       | 
|    outReg/i_0_19/A2                   AND2_X1       Rise  1.6080 0.0140 0.0470    0.0140            0.97463                                                   | 
|    outReg/i_0_19/ZN                   AND2_X1       Rise  1.6510 0.0430 0.0110             1.49324  1.14029  2.63353           1       100                    | 
|    outReg/Q_reg[17]/D                 DFF_X1        Rise  1.6510 0.0000 0.0110                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[17]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080 0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430 0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_44/A  CLKBUF_X1     Rise  0.1430 0.0000 0.0120    -0.0010           0.77983                                     F             | 
|    outReg/CTS_L4_c_tid0_44/Z  CLKBUF_X1     Rise  0.1970 0.0540 0.0300             6.28708  5.13864  11.4257           6       100      F    K        | 
|    outReg/Q_reg[17]/CK        DFF_X1        Rise  0.1980 0.0010 0.0300                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1980 2.1980 | 
| library setup check                       | -0.0290 2.1690 | 
| data required time                        |  2.1690        | 
|                                           |                | 
| data required time                        |  2.1690        | 
| data arrival time                         | -1.6510        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.5180        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[19]/D 
  
 Path Start Point : inRegA/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[11]/CK                DFF_X1        Rise  0.2060 0.0000 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[11]/Q                 DFF_X1        Fall  0.3010 0.0950 0.0100             0.993495 4.90224  5.89573           2       100      F             | 
|    inRegA/Q[11]                                     Fall  0.3010 0.0000                                                                                       | 
|    M64/a[11]                                        Fall  0.3010 0.0000                                                                                       | 
|    M64/i_0_0_23/A                     INV_X2        Fall  0.3010 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_23/ZN                    INV_X2        Rise  0.4080 0.1070 0.0950             29.757   51.1917  80.9486           31      100                    | 
|    M64/i_0_0_209/A2                   NOR2_X1       Rise  0.4410 0.0330 0.1000                      1.65135                                                   | 
|    M64/i_0_0_209/ZN                   NOR2_X1       Fall  0.4720 0.0310 0.0280             1.42561  5.49384  6.91945           3       100                    | 
|    M64/A1_2/in3[16]                                 Fall  0.4720 0.0000                                                                                       | 
|    M64/A1_2/i_0_120/A                 XNOR2_X1      Fall  0.4720 0.0000 0.0280                      2.12585                                                   | 
|    M64/A1_2/i_0_120/ZN                XNOR2_X1      Fall  0.5210 0.0490 0.0170             0.221404 2.57361  2.79501           1       100                    | 
|    M64/A1_2/i_0_119/B                 XNOR2_X1      Fall  0.5210 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_119/ZN                XNOR2_X1      Rise  0.5810 0.0600 0.0410             1.00108  5.49384  6.49492           3       100                    | 
|    M64/A1_2/sum[16]                                 Rise  0.5810 0.0000                                                                                       | 
|    M64/A2_1/in3[16]                                 Rise  0.5810 0.0000                                                                                       | 
|    M64/A2_1/i_0_127/A                 XNOR2_X1      Rise  0.5810 0.0000 0.0410                      2.23275                                                   | 
|    M64/A2_1/i_0_127/ZN                XNOR2_X1      Rise  0.6300 0.0490 0.0230             0.122496 2.57361  2.6961            1       100                    | 
|    M64/A2_1/i_0_126/B                 XNOR2_X1      Rise  0.6300 0.0000 0.0230                      2.57361                                                   | 
|    M64/A2_1/i_0_126/ZN                XNOR2_X1      Rise  0.6840 0.0540 0.0410             0.771792 5.8097   6.58149           3       100                    | 
|    M64/A2_1/sum[16]                                 Rise  0.6840 0.0000                                                                                       | 
|    M64/A3_1/in1[16]                                 Rise  0.6840 0.0000                                                                                       | 
|    M64/A3_1/i_0_129/B                 XNOR2_X1      Rise  0.6840 0.0000 0.0410                      2.57361                                                   | 
|    M64/A3_1/i_0_129/ZN                XNOR2_X1      Rise  0.7330 0.0490 0.0240             0.15055  2.57361  2.72416           1       100                    | 
|    M64/A3_1/i_0_128/B                 XNOR2_X1      Rise  0.7330 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_128/ZN                XNOR2_X1      Rise  0.7870 0.0540 0.0410             0.723598 5.8097   6.5333            3       100                    | 
|    M64/A3_1/sum[16]                                 Rise  0.7870 0.0000                                                                                       | 
|    M64/A4_1/in1[16]                                 Rise  0.7870 0.0000                                                                                       | 
|    M64/A4_1/i_0_135/B                 XNOR2_X1      Rise  0.7870 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_135/ZN                XNOR2_X1      Rise  0.8360 0.0490 0.0250             0.247025 2.57361  2.82063           1       100                    | 
|    M64/A4_1/i_0_134/B                 XNOR2_X1      Rise  0.8360 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_134/ZN                XNOR2_X1      Rise  0.8910 0.0550 0.0410             0.765477 5.8097   6.57518           3       100                    | 
|    M64/A4_1/sum[16]                                 Rise  0.8910 0.0000                                                                                       | 
|    M64/A5_1/in1[16]                                 Rise  0.8910 0.0000                                                                                       | 
|    M64/A5_1/i_0_145/B                 XNOR2_X1      Rise  0.8910 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_145/ZN                XNOR2_X1      Rise  0.9400 0.0490 0.0250             0.360793 2.57361  2.9344            1       100                    | 
|    M64/A5_1/i_0_144/B                 XNOR2_X1      Rise  0.9400 0.0000 0.0250                      2.57361                                                   | 
|    M64/A5_1/i_0_144/ZN                XNOR2_X1      Rise  0.9950 0.0550 0.0410             0.807247 5.8097   6.61695           3       100                    | 
|    M64/A5_1/sum[16]                                 Rise  0.9950 0.0000                                                                                       | 
|    M64/A6/in1[16]                                   Rise  0.9950 0.0000                                                                                       | 
|    M64/A6/i_0_153/B                   XNOR2_X1      Rise  0.9950 0.0000 0.0410                      2.57361                                                   | 
|    M64/A6/i_0_153/ZN                  XNOR2_X1      Rise  1.0440 0.0490 0.0240             0.247285 2.57361  2.82089           1       100                    | 
|    M64/A6/i_0_152/B                   XNOR2_X1      Rise  1.0440 0.0000 0.0240                      2.57361                                                   | 
|    M64/A6/i_0_152/ZN                  XNOR2_X1      Rise  1.0920 0.0480 0.0290             0.444612 3.38608  3.8307            2       100                    | 
|    M64/A6/sum[16]                                   Rise  1.0920 0.0000                                                                                       | 
|    M64/A7/in1[16]                                   Rise  1.0920 0.0000                                                                                       | 
|    M64/A7/i_0_147/B                   XOR2_X1       Rise  1.0920 0.0000 0.0290                      2.36355                                                   | 
|    M64/A7/i_0_147/Z                   XOR2_X1       Rise  1.1530 0.0610 0.0320             0.478704 3.38608  3.86479           2       100                    | 
|    M64/A7/sum[16]                                   Rise  1.1530 0.0000                                                                                       | 
|    M64/A8/in1[16]                                   Rise  1.1530 0.0000                                                                                       | 
|    M64/A8/i_0_127/B                   XOR2_X1       Rise  1.1530 0.0000 0.0320                      2.36355                                                   | 
|    M64/A8/i_0_127/Z                   XOR2_X1       Rise  1.2140 0.0610 0.0320             0.488154 3.38608  3.87424           2       100                    | 
|    M64/A8/sum[16]                                   Rise  1.2140 0.0000                                                                                       | 
|    M64/A9/in1[16]                                   Rise  1.2140 0.0000                                                                                       | 
|    M64/A9/i_0_63/B                    XOR2_X1       Rise  1.2140 0.0000 0.0320                      2.36355                                                   | 
|    M64/A9/i_0_63/Z                    XOR2_X1       Rise  1.2850 0.0710 0.0410             0.874842 4.89978  5.77462           3       100                    | 
|    M64/A9/sum[16]                                   Rise  1.2850 0.0000                                                                                       | 
|    M64/RESULT/a[16]                                 Rise  1.2850 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[16]                             Rise  1.2850 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_200/A2            NOR2_X1       Rise  1.2850 0.0000 0.0410                      1.65135                                                   | 
|    M64/RESULT/i_0/i_200/ZN            NOR2_X1       Fall  1.3030 0.0180 0.0130             0.395832 2.65456  3.0504            2       100                    | 
|    M64/RESULT/i_0/i_199/A2            OR3_X1        Fall  1.3030 0.0000 0.0130                      0.849985                                                  | 
|    M64/RESULT/i_0/i_199/ZN            OR3_X1        Fall  1.3900 0.0870 0.0180             0.376435 4.99154  5.36798           2       100                    | 
|    M64/RESULT/i_0/i_193/A             AOI21_X1      Fall  1.3900 0.0000 0.0180                      1.53534                                                   | 
|    M64/RESULT/i_0/i_193/ZN            AOI21_X1      Rise  1.4590 0.0690 0.0450             0.638473 6.08128  6.71976           1       100                    | 
|    M64/RESULT/i_0/i_188/A3            NOR4_X4       Rise  1.4590 0.0000 0.0450                      6.08128                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Fall  1.4810 0.0220 0.0150             0.808203 9.98512  10.7933           3       100                    | 
|    M64/RESULT/i_0/i_29/B1             AOI21_X1      Fall  1.4810 0.0000 0.0150                      1.44682                                                   | 
|    M64/RESULT/i_0/i_29/ZN             AOI21_X1      Rise  1.5260 0.0450 0.0360             0.92151  3.93237  4.85388           2       100                    | 
|    M64/RESULT/i_0/i_21/A              XOR2_X1       Rise  1.5260 0.0000 0.0360                      2.23214                                                   | 
|    M64/RESULT/i_0/i_21/Z              XOR2_X1       Rise  1.6020 0.0760 0.0440             5.42761  0.97463  6.40224           1       100                    | 
|    M64/RESULT/i_0/sum[19]                           Rise  1.6020 0.0000                                                                                       | 
|    M64/RESULT/S[19]                                 Rise  1.6020 0.0000                                                                                       | 
|    M64/c[19]                                        Rise  1.6020 0.0000                                                                                       | 
|    outReg/D[19]                                     Rise  1.6020 0.0000                                                                                       | 
|    outReg/i_0_21/A2                   AND2_X1       Rise  1.6050 0.0030 0.0440    0.0030            0.97463                                                   | 
|    outReg/i_0_21/ZN                   AND2_X1       Rise  1.6460 0.0410 0.0100             0.915651 1.14029  2.05594           1       100                    | 
|    outReg/Q_reg[19]/D                 DFF_X1        Rise  1.6460 0.0000 0.0100                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[19]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080 0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430 0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_44/A  CLKBUF_X1     Rise  0.1430 0.0000 0.0120    -0.0010           0.77983                                     F             | 
|    outReg/CTS_L4_c_tid0_44/Z  CLKBUF_X1     Rise  0.1970 0.0540 0.0300             6.28708  5.13864  11.4257           6       100      F    K        | 
|    outReg/Q_reg[19]/CK        DFF_X1        Rise  0.1980 0.0010 0.0300                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1980 2.1980 | 
| library setup check                       | -0.0280 2.1700 | 
| data required time                        |  2.1700        | 
|                                           |                | 
| data required time                        |  2.1700        | 
| data arrival time                         | -1.6460        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.5240        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[16]/D 
  
 Path Start Point : inRegA/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[11]/CK                DFF_X1        Rise  0.2060 0.0000 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[11]/Q                 DFF_X1        Fall  0.3010 0.0950 0.0100             0.993495 4.90224  5.89573           2       100      F             | 
|    inRegA/Q[11]                                     Fall  0.3010 0.0000                                                                                       | 
|    M64/a[11]                                        Fall  0.3010 0.0000                                                                                       | 
|    M64/i_0_0_23/A                     INV_X2        Fall  0.3010 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_23/ZN                    INV_X2        Rise  0.4080 0.1070 0.0950             29.757   51.1917  80.9486           31      100                    | 
|    M64/i_0_0_24/A2                    NOR2_X1       Rise  0.4410 0.0330 0.1000                      1.65135                                                   | 
|    M64/i_0_0_24/ZN                    NOR2_X1       Fall  0.4700 0.0290 0.0280             0.535386 5.8097   6.34509           3       100                    | 
|    M64/A1_1/in1[11]                                 Fall  0.4700 0.0000                                                                                       | 
|    M64/A1_1/i_0_116/B                 XNOR2_X1      Fall  0.4700 0.0000 0.0280                      2.36817                                                   | 
|    M64/A1_1/i_0_116/ZN                XNOR2_X1      Fall  0.5200 0.0500 0.0170             0.310429 2.57361  2.88404           1       100                    | 
|    M64/A1_1/i_0_115/B                 XNOR2_X1      Fall  0.5200 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_1/i_0_115/ZN                XNOR2_X1      Rise  0.5790 0.0590 0.0400             0.551669 5.8097   6.36137           3       100                    | 
|    M64/A1_1/sum[11]                                 Rise  0.5790 0.0000                                                                                       | 
|    M64/A2_1/in1[11]                                 Rise  0.5790 0.0000                                                                                       | 
|    M64/A2_1/i_0_117/B                 XNOR2_X1      Rise  0.5790 0.0000 0.0400                      2.57361                                                   | 
|    M64/A2_1/i_0_117/ZN                XNOR2_X1      Rise  0.6330 0.0540 0.0350             0.3168   4.83694  5.15374           1       100                    | 
|    M64/A2_1/i_0_116/B                 XNOR2_X2      Rise  0.6330 0.0000 0.0350                      4.83694                                                   | 
|    M64/A2_1/i_0_116/ZN                XNOR2_X2      Rise  0.6800 0.0470 0.0270             1.03009  5.8097   6.83979           3       100                    | 
|    M64/A2_1/sum[11]                                 Rise  0.6800 0.0000                                                                                       | 
|    M64/A3_1/in1[11]                                 Rise  0.6800 0.0000                                                                                       | 
|    M64/A3_1/i_0_119/B                 XNOR2_X1      Rise  0.6800 0.0000 0.0270                      2.57361                                                   | 
|    M64/A3_1/i_0_119/ZN                XNOR2_X1      Rise  0.7320 0.0520 0.0350             0.340532 4.83694  5.17747           1       100                    | 
|    M64/A3_1/i_0_118/B                 XNOR2_X2      Rise  0.7320 0.0000 0.0350                      4.83694                                                   | 
|    M64/A3_1/i_0_118/ZN                XNOR2_X2      Rise  0.7790 0.0470 0.0260             0.697462 5.8097   6.50716           3       100                    | 
|    M64/A3_1/sum[11]                                 Rise  0.7790 0.0000                                                                                       | 
|    M64/A4_1/in1[11]                                 Rise  0.7790 0.0000                                                                                       | 
|    M64/A4_1/i_0_125/B                 XNOR2_X1      Rise  0.7790 0.0000 0.0260                      2.57361                                                   | 
|    M64/A4_1/i_0_125/ZN                XNOR2_X1      Rise  0.8240 0.0450 0.0240             0.113727 2.57361  2.68733           1       100                    | 
|    M64/A4_1/i_0_124/B                 XNOR2_X1      Rise  0.8240 0.0000 0.0240                      2.57361                                                   | 
|    M64/A4_1/i_0_124/ZN                XNOR2_X1      Rise  0.8780 0.0540 0.0410             0.685032 5.8097   6.49473           3       100                    | 
|    M64/A4_1/sum[11]                                 Rise  0.8780 0.0000                                                                                       | 
|    M64/A5_1/in1[11]                                 Rise  0.8780 0.0000                                                                                       | 
|    M64/A5_1/i_0_135/B                 XNOR2_X1      Rise  0.8780 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_135/ZN                XNOR2_X1      Rise  0.9270 0.0490 0.0240             0.333471 2.57361  2.90708           1       100                    | 
|    M64/A5_1/i_0_134/B                 XNOR2_X1      Rise  0.9270 0.0000 0.0240                      2.57361                                                   | 
|    M64/A5_1/i_0_134/ZN                XNOR2_X1      Rise  0.9740 0.0470 0.0280             0.381876 3.38608  3.76796           2       100                    | 
|    M64/A5_1/sum[11]                                 Rise  0.9740 0.0000                                                                                       | 
|    M64/A6/in1[11]                                   Rise  0.9740 0.0000                                                                                       | 
|    M64/A6/i_0_146/B                   XOR2_X1       Rise  0.9740 0.0000 0.0280                      2.36355                                                   | 
|    M64/A6/i_0_146/Z                   XOR2_X1       Rise  1.0460 0.0720 0.0420             0.582789 5.47556  6.05835           2       100                    | 
|    M64/A6/sum[11]                                   Rise  1.0460 0.0000                                                                                       | 
|    M64/A7/in1[11]                                   Rise  1.0460 0.0000                                                                                       | 
|    M64/A7/i_0_142/B                   XOR2_X2       Rise  1.0460 0.0000 0.0420                      4.39563                                                   | 
|    M64/A7/i_0_142/Z                   XOR2_X2       Rise  1.1010 0.0550 0.0230             0.585908 3.38608  3.97199           2       100                    | 
|    M64/A7/sum[11]                                   Rise  1.1010 0.0000                                                                                       | 
|    M64/A8/in1[11]                                   Rise  1.1010 0.0000                                                                                       | 
|    M64/A8/i_0_122/B                   XOR2_X1       Rise  1.1010 0.0000 0.0230                      2.36355                                                   | 
|    M64/A8/i_0_122/Z                   XOR2_X1       Rise  1.1610 0.0600 0.0320             0.641244 3.38608  4.02733           2       100                    | 
|    M64/A8/sum[11]                                   Rise  1.1610 0.0000                                                                                       | 
|    M64/A9/in1[11]                                   Rise  1.1610 0.0000                                                                                       | 
|    M64/A9/i_0_58/B                    XOR2_X1       Rise  1.1610 0.0000 0.0320                      2.36355                                                   | 
|    M64/A9/i_0_58/Z                    XOR2_X1       Rise  1.2320 0.0710 0.0410             0.892223 4.88744  5.77966           3       100                    | 
|    M64/A9/sum[11]                                   Rise  1.2320 0.0000                                                                                       | 
|    M64/RESULT/a[11]                                 Rise  1.2320 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[11]                             Rise  1.2320 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_208/A2            NAND2_X1      Rise  1.2320 0.0000 0.0410                      1.6642                                                    | 
|    M64/RESULT/i_0/i_208/ZN            NAND2_X1      Fall  1.2580 0.0260 0.0140             0.788254 3.34757  4.13582           2       100                    | 
|    M64/RESULT/i_0/i_207/B2            AOI21_X1      Fall  1.2580 0.0000 0.0140                      1.40993                                                   | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Rise  1.3060 0.0480 0.0350             0.740564 3.90347  4.64403           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Rise  1.3060 0.0000 0.0350                      1.67072                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Fall  1.3360 0.0300 0.0180             0.379047 3.45099  3.83004           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Fall  1.3360 0.0000 0.0180                      3.14281                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Rise  1.3640 0.0280 0.0160             0.506894 8.7138   9.2207            2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Rise  1.3640 0.0000 0.0160                      6.48166                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Fall  1.3890 0.0250 0.0220             1.68091  7.32194  9.00285           3       100                    | 
|    M64/RESULT/i_0/i_17/B1             AOI21_X1      Fall  1.3890 0.0000 0.0220                      1.44682                                                   | 
|    M64/RESULT/i_0/i_17/ZN             AOI21_X1      Rise  1.4360 0.0470 0.0350             0.75013  3.93237  4.6825            2       100                    | 
|    M64/RESULT/i_0/i_16/A              INV_X1        Rise  1.4360 0.0000 0.0350                      1.70023                                                   | 
|    M64/RESULT/i_0/i_16/ZN             INV_X1        Fall  1.4460 0.0100 0.0090             0.207571 1.67685  1.88442           1       100                    | 
|    M64/RESULT/i_0/i_15/B2             AOI21_X1      Fall  1.4460 0.0000 0.0090                      1.40993                                                   | 
|    M64/RESULT/i_0/i_15/ZN             AOI21_X1      Rise  1.4940 0.0480 0.0370             1.17088  3.84775  5.01863           2       100                    | 
|    M64/RESULT/i_0/i_10/A              XOR2_X1       Rise  1.4940 0.0000 0.0370                      2.23214                                                   | 
|    M64/RESULT/i_0/i_10/Z              XOR2_X1       Rise  1.5700 0.0760 0.0440             5.5032   0.97463  6.47783           1       100                    | 
|    M64/RESULT/i_0/sum[16]                           Rise  1.5700 0.0000                                                                                       | 
|    M64/RESULT/S[16]                                 Rise  1.5700 0.0000                                                                                       | 
|    M64/c[16]                                        Rise  1.5700 0.0000                                                                                       | 
|    outReg/D[16]                                     Rise  1.5700 0.0000                                                                                       | 
|    outReg/i_0_18/A2                   AND2_X1       Rise  1.5850 0.0150 0.0440    0.0150            0.97463                                                   | 
|    outReg/i_0_18/ZN                   AND2_X1       Rise  1.6290 0.0440 0.0120             1.94627  1.14029  3.08656           1       100                    | 
|    outReg/Q_reg[16]/D                 DFF_X1        Rise  1.6290 0.0000 0.0120                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[16]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080 0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430 0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_44/A  CLKBUF_X1     Rise  0.1430 0.0000 0.0120    -0.0010           0.77983                                     F             | 
|    outReg/CTS_L4_c_tid0_44/Z  CLKBUF_X1     Rise  0.1970 0.0540 0.0300             6.28708  5.13864  11.4257           6       100      F    K        | 
|    outReg/Q_reg[16]/CK        DFF_X1        Rise  0.1970 0.0000 0.0300                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1970 2.1970 | 
| library setup check                       | -0.0290 2.1680 | 
| data required time                        |  2.1680        | 
|                                           |                | 
| data required time                        |  2.1680        | 
| data arrival time                         | -1.6290        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.5390        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[18]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100             0.675375 4.90224  5.57761           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                                       | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                                       | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4070 0.1030 0.0910             26.5213  51.1917  77.713            31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4370 0.0300 0.0960                      1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4670 0.0300 0.0270             1.07527  5.49384  6.56911           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4670 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4670 0.0000 0.0270                      2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5160 0.0490 0.0170             0.45162  2.57361  3.02523           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5160 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5750 0.0590 0.0400             0.848218 5.49384  6.34205           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5750 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6240 0.0490 0.0240             0.246601 2.57361  2.82021           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6240 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6790 0.0550 0.0420             0.912525 5.8097   6.72223           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6790 0.0000 0.0420                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7280 0.0490 0.0240             0.248108 2.57361  2.82172           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7280 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7820 0.0540 0.0410             0.785474 5.8097   6.59517           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7820 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8310 0.0490 0.0250             0.372772 2.57361  2.94638           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8310 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8850 0.0540 0.0400             0.54676  5.8097   6.35646           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8850 0.0000 0.0400                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Fall  0.9130 0.0280 0.0170             0.292719 2.57361  2.86633           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Fall  0.9130 0.0000 0.0170                      2.36817                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Fall  0.9600 0.0470 0.0150             0.465821 3.38608  3.8519            2       100                    | 
|    M64/A5_1/sum[10]                                 Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/in1[10]                                   Fall  0.9600 0.0000                                                                                       | 
|    M64/A6/i_0_145/B                   XOR2_X1       Fall  0.9600 0.0000 0.0150                      2.41145                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Fall  1.0210 0.0610 0.0140             0.396002 3.38608  3.78208           2       100                    | 
|    M64/A6/sum[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/in1[10]                                   Fall  1.0210 0.0000                                                                                       | 
|    M64/A7/i_0_141/B                   XOR2_X1       Fall  1.0210 0.0000 0.0140                      2.41145                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Fall  1.0820 0.0610 0.0140             0.471131 3.38608  3.85721           2       100                    | 
|    M64/A7/sum[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/in1[10]                                   Fall  1.0820 0.0000                                                                                       | 
|    M64/A8/i_0_121/B                   XOR2_X1       Fall  1.0820 0.0000 0.0140                      2.41145                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Fall  1.1430 0.0610 0.0140             0.395446 3.38608  3.78153           2       100                    | 
|    M64/A8/sum[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/in1[10]                                   Fall  1.1430 0.0000                                                                                       | 
|    M64/A9/i_0_57/B                    XOR2_X1       Fall  1.1430 0.0000 0.0140                      2.41145                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Fall  1.2040 0.0610 0.0130             0.412398 3.23609  3.64849           2       100                    | 
|    M64/A9/sum[10]                                   Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/a[10]                                 Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                             Fall  1.2040 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Fall  1.2040 0.0000 0.0130                      1.50228                                                   | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Rise  1.2340 0.0300 0.0200             0.921198 5.54986  6.47106           3       100                    | 
|    M64/RESULT/i_0/i_207/B1            AOI21_X1      Rise  1.2340 0.0000 0.0200                      1.647                                                     | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Fall  1.2580 0.0240 0.0140             0.740564 3.90347  4.64403           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Fall  1.2580 0.0000 0.0140                      1.51857                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Rise  1.2860 0.0280 0.0280             0.379047 3.45099  3.83004           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Rise  1.2860 0.0000 0.0280                      3.45099                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Fall  1.3110 0.0250 0.0130             0.506894 8.7138   9.2207            2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Fall  1.3110 0.0000 0.0130                      6.22597                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Rise  1.3590 0.0480 0.0330             1.68091  7.32194  9.00285           3       100                    | 
|    M64/RESULT/i_0/i_196/A3            NOR3_X2       Rise  1.3590 0.0000 0.0330                      3.44279                                                   | 
|    M64/RESULT/i_0/i_196/ZN            NOR3_X2       Fall  1.3790 0.0200 0.0130             0.798821 6.02656  6.82539           1       100                    | 
|    M64/RESULT/i_0/i_188/A4            NOR4_X4       Fall  1.3790 0.0000 0.0130                      5.80025                                                   | 
|    M64/RESULT/i_0/i_188/ZN            NOR4_X4       Rise  1.4730 0.0940 0.0530             0.808203 9.98512  10.7933           3       100                    | 
|    M64/RESULT/i_0/i_20/A              XNOR2_X1      Rise  1.4730 0.0000 0.0530                      2.23275                                                   | 
|    M64/RESULT/i_0/i_20/ZN             XNOR2_X1      Rise  1.5290 0.0560 0.0320             3.5903   0.97463  4.56493           1       100                    | 
|    M64/RESULT/i_0/sum[18]                           Rise  1.5290 0.0000                                                                                       | 
|    M64/RESULT/S[18]                                 Rise  1.5290 0.0000                                                                                       | 
|    M64/c[18]                                        Rise  1.5290 0.0000                                                                                       | 
|    outReg/D[18]                                     Rise  1.5290 0.0000                                                                                       | 
|    outReg/i_0_20/A2                   AND2_X1       Rise  1.5380 0.0090 0.0320    0.0090            0.97463                                                   | 
|    outReg/i_0_20/ZN                   AND2_X1       Rise  1.5820 0.0440 0.0140             2.87779  1.14029  4.01808           1       100                    | 
|    outReg/Q_reg[18]/D                 DFF_X1        Rise  1.5820 0.0000 0.0140                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[18]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550 0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080 0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080 0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430 0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_44/A  CLKBUF_X1     Rise  0.1430 0.0000 0.0120    -0.0010           0.77983                                     F             | 
|    outReg/CTS_L4_c_tid0_44/Z  CLKBUF_X1     Rise  0.1970 0.0540 0.0300             6.28708  5.13864  11.4257           6       100      F    K        | 
|    outReg/Q_reg[18]/CK        DFF_X1        Rise  0.1980 0.0010 0.0300                      0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1980 2.1980 | 
| library setup check                       | -0.0290 2.1690 | 
| data required time                        |  2.1690        | 
|                                           |                | 
| data required time                        |  2.1690        | 
| data arrival time                         | -1.5820        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.5870        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[15]/D 
  
 Path Start Point : inRegA/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[11]/CK                DFF_X1        Rise  0.2060 0.0000 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[11]/Q                 DFF_X1        Fall  0.3010 0.0950 0.0100             0.993495 4.90224  5.89573           2       100      F             | 
|    inRegA/Q[11]                                     Fall  0.3010 0.0000                                                                                       | 
|    M64/a[11]                                        Fall  0.3010 0.0000                                                                                       | 
|    M64/i_0_0_23/A                     INV_X2        Fall  0.3010 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_23/ZN                    INV_X2        Rise  0.4080 0.1070 0.0950             29.757   51.1917  80.9486           31      100                    | 
|    M64/i_0_0_24/A2                    NOR2_X1       Rise  0.4410 0.0330 0.1000                      1.65135                                                   | 
|    M64/i_0_0_24/ZN                    NOR2_X1       Fall  0.4700 0.0290 0.0280             0.535386 5.8097   6.34509           3       100                    | 
|    M64/A1_1/in1[11]                                 Fall  0.4700 0.0000                                                                                       | 
|    M64/A1_1/i_0_116/B                 XNOR2_X1      Fall  0.4700 0.0000 0.0280                      2.36817                                                   | 
|    M64/A1_1/i_0_116/ZN                XNOR2_X1      Fall  0.5200 0.0500 0.0170             0.310429 2.57361  2.88404           1       100                    | 
|    M64/A1_1/i_0_115/B                 XNOR2_X1      Fall  0.5200 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_1/i_0_115/ZN                XNOR2_X1      Rise  0.5790 0.0590 0.0400             0.551669 5.8097   6.36137           3       100                    | 
|    M64/A1_1/sum[11]                                 Rise  0.5790 0.0000                                                                                       | 
|    M64/A2_1/in1[11]                                 Rise  0.5790 0.0000                                                                                       | 
|    M64/A2_1/i_0_117/B                 XNOR2_X1      Rise  0.5790 0.0000 0.0400                      2.57361                                                   | 
|    M64/A2_1/i_0_117/ZN                XNOR2_X1      Rise  0.6330 0.0540 0.0350             0.3168   4.83694  5.15374           1       100                    | 
|    M64/A2_1/i_0_116/B                 XNOR2_X2      Rise  0.6330 0.0000 0.0350                      4.83694                                                   | 
|    M64/A2_1/i_0_116/ZN                XNOR2_X2      Rise  0.6800 0.0470 0.0270             1.03009  5.8097   6.83979           3       100                    | 
|    M64/A2_1/sum[11]                                 Rise  0.6800 0.0000                                                                                       | 
|    M64/A3_1/in1[11]                                 Rise  0.6800 0.0000                                                                                       | 
|    M64/A3_1/i_0_119/B                 XNOR2_X1      Rise  0.6800 0.0000 0.0270                      2.57361                                                   | 
|    M64/A3_1/i_0_119/ZN                XNOR2_X1      Rise  0.7320 0.0520 0.0350             0.340532 4.83694  5.17747           1       100                    | 
|    M64/A3_1/i_0_118/B                 XNOR2_X2      Rise  0.7320 0.0000 0.0350                      4.83694                                                   | 
|    M64/A3_1/i_0_118/ZN                XNOR2_X2      Rise  0.7790 0.0470 0.0260             0.697462 5.8097   6.50716           3       100                    | 
|    M64/A3_1/sum[11]                                 Rise  0.7790 0.0000                                                                                       | 
|    M64/A4_1/in1[11]                                 Rise  0.7790 0.0000                                                                                       | 
|    M64/A4_1/i_0_125/B                 XNOR2_X1      Rise  0.7790 0.0000 0.0260                      2.57361                                                   | 
|    M64/A4_1/i_0_125/ZN                XNOR2_X1      Rise  0.8240 0.0450 0.0240             0.113727 2.57361  2.68733           1       100                    | 
|    M64/A4_1/i_0_124/B                 XNOR2_X1      Rise  0.8240 0.0000 0.0240                      2.57361                                                   | 
|    M64/A4_1/i_0_124/ZN                XNOR2_X1      Rise  0.8780 0.0540 0.0410             0.685032 5.8097   6.49473           3       100                    | 
|    M64/A4_1/sum[11]                                 Rise  0.8780 0.0000                                                                                       | 
|    M64/A5_1/in1[11]                                 Rise  0.8780 0.0000                                                                                       | 
|    M64/A5_1/i_0_135/B                 XNOR2_X1      Rise  0.8780 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_135/ZN                XNOR2_X1      Rise  0.9270 0.0490 0.0240             0.333471 2.57361  2.90708           1       100                    | 
|    M64/A5_1/i_0_134/B                 XNOR2_X1      Rise  0.9270 0.0000 0.0240                      2.57361                                                   | 
|    M64/A5_1/i_0_134/ZN                XNOR2_X1      Rise  0.9740 0.0470 0.0280             0.381876 3.38608  3.76796           2       100                    | 
|    M64/A5_1/sum[11]                                 Rise  0.9740 0.0000                                                                                       | 
|    M64/A6/in1[11]                                   Rise  0.9740 0.0000                                                                                       | 
|    M64/A6/i_0_146/B                   XOR2_X1       Rise  0.9740 0.0000 0.0280                      2.36355                                                   | 
|    M64/A6/i_0_146/Z                   XOR2_X1       Rise  1.0460 0.0720 0.0420             0.582789 5.47556  6.05835           2       100                    | 
|    M64/A6/sum[11]                                   Rise  1.0460 0.0000                                                                                       | 
|    M64/A7/in1[11]                                   Rise  1.0460 0.0000                                                                                       | 
|    M64/A7/i_0_142/B                   XOR2_X2       Rise  1.0460 0.0000 0.0420                      4.39563                                                   | 
|    M64/A7/i_0_142/Z                   XOR2_X2       Rise  1.1010 0.0550 0.0230             0.585908 3.38608  3.97199           2       100                    | 
|    M64/A7/sum[11]                                   Rise  1.1010 0.0000                                                                                       | 
|    M64/A8/in1[11]                                   Rise  1.1010 0.0000                                                                                       | 
|    M64/A8/i_0_122/B                   XOR2_X1       Rise  1.1010 0.0000 0.0230                      2.36355                                                   | 
|    M64/A8/i_0_122/Z                   XOR2_X1       Rise  1.1610 0.0600 0.0320             0.641244 3.38608  4.02733           2       100                    | 
|    M64/A8/sum[11]                                   Rise  1.1610 0.0000                                                                                       | 
|    M64/A9/in1[11]                                   Rise  1.1610 0.0000                                                                                       | 
|    M64/A9/i_0_58/B                    XOR2_X1       Rise  1.1610 0.0000 0.0320                      2.36355                                                   | 
|    M64/A9/i_0_58/Z                    XOR2_X1       Rise  1.2320 0.0710 0.0410             0.892223 4.88744  5.77966           3       100                    | 
|    M64/A9/sum[11]                                   Rise  1.2320 0.0000                                                                                       | 
|    M64/RESULT/a[11]                                 Rise  1.2320 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[11]                             Rise  1.2320 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_208/A2            NAND2_X1      Rise  1.2320 0.0000 0.0410                      1.6642                                                    | 
|    M64/RESULT/i_0/i_208/ZN            NAND2_X1      Fall  1.2580 0.0260 0.0140             0.788254 3.34757  4.13582           2       100                    | 
|    M64/RESULT/i_0/i_207/B2            AOI21_X1      Fall  1.2580 0.0000 0.0140                      1.40993                                                   | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Rise  1.3060 0.0480 0.0350             0.740564 3.90347  4.64403           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Rise  1.3060 0.0000 0.0350                      1.67072                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Fall  1.3360 0.0300 0.0180             0.379047 3.45099  3.83004           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Fall  1.3360 0.0000 0.0180                      3.14281                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Rise  1.3640 0.0280 0.0160             0.506894 8.7138   9.2207            2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Rise  1.3640 0.0000 0.0160                      6.48166                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Fall  1.3890 0.0250 0.0220             1.68091  7.32194  9.00285           3       100                    | 
|    M64/RESULT/i_0/i_17/B1             AOI21_X1      Fall  1.3890 0.0000 0.0220                      1.44682                                                   | 
|    M64/RESULT/i_0/i_17/ZN             AOI21_X1      Rise  1.4360 0.0470 0.0350             0.75013  3.93237  4.6825            2       100                    | 
|    M64/RESULT/i_0/i_9/A               XOR2_X1       Rise  1.4360 0.0000 0.0350                      2.23214                                                   | 
|    M64/RESULT/i_0/i_9/Z               XOR2_X1       Rise  1.5090 0.0730 0.0410             4.93628  0.97463  5.91091           1       100                    | 
|    M64/RESULT/i_0/sum[15]                           Rise  1.5090 0.0000                                                                                       | 
|    M64/RESULT/S[15]                                 Rise  1.5090 0.0000                                                                                       | 
|    M64/c[15]                                        Rise  1.5090 0.0000                                                                                       | 
|    outReg/D[15]                                     Rise  1.5090 0.0000                                                                                       | 
|    outReg/i_0_17/A2                   AND2_X1       Rise  1.5090 0.0000 0.0410                      0.97463                                                   | 
|    outReg/i_0_17/ZN                   AND2_X1       Rise  1.5510 0.0420 0.0110             1.3163   1.14029  2.45659           1       100                    | 
|    outReg/Q_reg[15]/D                 DFF_X1        Rise  1.5510 0.0000 0.0110                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[15]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000  0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540  0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540  0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550  0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080  0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080  0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430  0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1440  0.0010 0.0120    -0.0010           1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.1940  0.0500 0.0240             11.0051  15.4159  26.421            18      100      F    K        | 
|    outReg/Q_reg[15]/CK        DFF_X1        Rise  0.1930 -0.0010 0.0240    -0.0020           0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1930 2.1930 | 
| library setup check                       | -0.0290 2.1640 | 
| data required time                        |  2.1640        | 
|                                           |                | 
| data required time                        |  2.1640        | 
| data arrival time                         | -1.5510        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6130        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[14]/D 
  
 Path Start Point : inRegA/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[11]/CK                DFF_X1        Rise  0.2060 0.0000 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[11]/Q                 DFF_X1        Fall  0.3010 0.0950 0.0100             0.993495 4.90224  5.89573           2       100      F             | 
|    inRegA/Q[11]                                     Fall  0.3010 0.0000                                                                                       | 
|    M64/a[11]                                        Fall  0.3010 0.0000                                                                                       | 
|    M64/i_0_0_23/A                     INV_X2        Fall  0.3010 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_23/ZN                    INV_X2        Rise  0.4080 0.1070 0.0950             29.757   51.1917  80.9486           31      100                    | 
|    M64/i_0_0_24/A2                    NOR2_X1       Rise  0.4410 0.0330 0.1000                      1.65135                                                   | 
|    M64/i_0_0_24/ZN                    NOR2_X1       Fall  0.4700 0.0290 0.0280             0.535386 5.8097   6.34509           3       100                    | 
|    M64/A1_1/in1[11]                                 Fall  0.4700 0.0000                                                                                       | 
|    M64/A1_1/i_0_116/B                 XNOR2_X1      Fall  0.4700 0.0000 0.0280                      2.36817                                                   | 
|    M64/A1_1/i_0_116/ZN                XNOR2_X1      Fall  0.5200 0.0500 0.0170             0.310429 2.57361  2.88404           1       100                    | 
|    M64/A1_1/i_0_115/B                 XNOR2_X1      Fall  0.5200 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_1/i_0_115/ZN                XNOR2_X1      Rise  0.5790 0.0590 0.0400             0.551669 5.8097   6.36137           3       100                    | 
|    M64/A1_1/sum[11]                                 Rise  0.5790 0.0000                                                                                       | 
|    M64/A2_1/in1[11]                                 Rise  0.5790 0.0000                                                                                       | 
|    M64/A2_1/i_0_117/B                 XNOR2_X1      Rise  0.5790 0.0000 0.0400                      2.57361                                                   | 
|    M64/A2_1/i_0_117/ZN                XNOR2_X1      Rise  0.6330 0.0540 0.0350             0.3168   4.83694  5.15374           1       100                    | 
|    M64/A2_1/i_0_116/B                 XNOR2_X2      Rise  0.6330 0.0000 0.0350                      4.83694                                                   | 
|    M64/A2_1/i_0_116/ZN                XNOR2_X2      Rise  0.6800 0.0470 0.0270             1.03009  5.8097   6.83979           3       100                    | 
|    M64/A2_1/sum[11]                                 Rise  0.6800 0.0000                                                                                       | 
|    M64/A3_1/in1[11]                                 Rise  0.6800 0.0000                                                                                       | 
|    M64/A3_1/i_0_119/B                 XNOR2_X1      Rise  0.6800 0.0000 0.0270                      2.57361                                                   | 
|    M64/A3_1/i_0_119/ZN                XNOR2_X1      Rise  0.7320 0.0520 0.0350             0.340532 4.83694  5.17747           1       100                    | 
|    M64/A3_1/i_0_118/B                 XNOR2_X2      Rise  0.7320 0.0000 0.0350                      4.83694                                                   | 
|    M64/A3_1/i_0_118/ZN                XNOR2_X2      Rise  0.7790 0.0470 0.0260             0.697462 5.8097   6.50716           3       100                    | 
|    M64/A3_1/sum[11]                                 Rise  0.7790 0.0000                                                                                       | 
|    M64/A4_1/in1[11]                                 Rise  0.7790 0.0000                                                                                       | 
|    M64/A4_1/i_0_125/B                 XNOR2_X1      Rise  0.7790 0.0000 0.0260                      2.57361                                                   | 
|    M64/A4_1/i_0_125/ZN                XNOR2_X1      Rise  0.8240 0.0450 0.0240             0.113727 2.57361  2.68733           1       100                    | 
|    M64/A4_1/i_0_124/B                 XNOR2_X1      Rise  0.8240 0.0000 0.0240                      2.57361                                                   | 
|    M64/A4_1/i_0_124/ZN                XNOR2_X1      Rise  0.8780 0.0540 0.0410             0.685032 5.8097   6.49473           3       100                    | 
|    M64/A4_1/sum[11]                                 Rise  0.8780 0.0000                                                                                       | 
|    M64/A5_1/in1[11]                                 Rise  0.8780 0.0000                                                                                       | 
|    M64/A5_1/i_0_135/B                 XNOR2_X1      Rise  0.8780 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_135/ZN                XNOR2_X1      Rise  0.9270 0.0490 0.0240             0.333471 2.57361  2.90708           1       100                    | 
|    M64/A5_1/i_0_134/B                 XNOR2_X1      Rise  0.9270 0.0000 0.0240                      2.57361                                                   | 
|    M64/A5_1/i_0_134/ZN                XNOR2_X1      Rise  0.9740 0.0470 0.0280             0.381876 3.38608  3.76796           2       100                    | 
|    M64/A5_1/sum[11]                                 Rise  0.9740 0.0000                                                                                       | 
|    M64/A6/in1[11]                                   Rise  0.9740 0.0000                                                                                       | 
|    M64/A6/i_0_146/B                   XOR2_X1       Rise  0.9740 0.0000 0.0280                      2.36355                                                   | 
|    M64/A6/i_0_146/Z                   XOR2_X1       Rise  1.0460 0.0720 0.0420             0.582789 5.47556  6.05835           2       100                    | 
|    M64/A6/sum[11]                                   Rise  1.0460 0.0000                                                                                       | 
|    M64/A7/in1[11]                                   Rise  1.0460 0.0000                                                                                       | 
|    M64/A7/i_0_142/B                   XOR2_X2       Rise  1.0460 0.0000 0.0420                      4.39563                                                   | 
|    M64/A7/i_0_142/Z                   XOR2_X2       Rise  1.1010 0.0550 0.0230             0.585908 3.38608  3.97199           2       100                    | 
|    M64/A7/sum[11]                                   Rise  1.1010 0.0000                                                                                       | 
|    M64/A8/in1[11]                                   Rise  1.1010 0.0000                                                                                       | 
|    M64/A8/i_0_122/B                   XOR2_X1       Rise  1.1010 0.0000 0.0230                      2.36355                                                   | 
|    M64/A8/i_0_122/Z                   XOR2_X1       Rise  1.1610 0.0600 0.0320             0.641244 3.38608  4.02733           2       100                    | 
|    M64/A8/sum[11]                                   Rise  1.1610 0.0000                                                                                       | 
|    M64/A9/in1[11]                                   Rise  1.1610 0.0000                                                                                       | 
|    M64/A9/i_0_58/B                    XOR2_X1       Rise  1.1610 0.0000 0.0320                      2.36355                                                   | 
|    M64/A9/i_0_58/Z                    XOR2_X1       Rise  1.2320 0.0710 0.0410             0.892223 4.88744  5.77966           3       100                    | 
|    M64/A9/sum[11]                                   Rise  1.2320 0.0000                                                                                       | 
|    M64/RESULT/a[11]                                 Rise  1.2320 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[11]                             Rise  1.2320 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_208/A2            NAND2_X1      Rise  1.2320 0.0000 0.0410                      1.6642                                                    | 
|    M64/RESULT/i_0/i_208/ZN            NAND2_X1      Fall  1.2580 0.0260 0.0140             0.788254 3.34757  4.13582           2       100                    | 
|    M64/RESULT/i_0/i_207/B2            AOI21_X1      Fall  1.2580 0.0000 0.0140                      1.40993                                                   | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Rise  1.3060 0.0480 0.0350             0.740564 3.90347  4.64403           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Rise  1.3060 0.0000 0.0350                      1.67072                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Fall  1.3360 0.0300 0.0180             0.379047 3.45099  3.83004           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Fall  1.3360 0.0000 0.0180                      3.14281                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Rise  1.3640 0.0280 0.0160             0.506894 8.7138   9.2207            2       100                    | 
|    M64/RESULT/i_0/i_204/B2            OAI22_X4      Rise  1.3640 0.0000 0.0160                      6.48166                                                   | 
|    M64/RESULT/i_0/i_204/ZN            OAI22_X4      Fall  1.3890 0.0250 0.0220             1.68091  7.32194  9.00285           3       100                    | 
|    M64/RESULT/i_0/i_8/A               XOR2_X1       Fall  1.3890 0.0000 0.0220                      2.18123                                                   | 
|    M64/RESULT/i_0/i_8/Z               XOR2_X1       Fall  1.4510 0.0620 0.0170             4.29355  0.97463  5.26818           1       100                    | 
|    M64/RESULT/i_0/sum[14]                           Fall  1.4510 0.0000                                                                                       | 
|    M64/RESULT/S[14]                                 Fall  1.4510 0.0000                                                                                       | 
|    M64/c[14]                                        Fall  1.4510 0.0000                                                                                       | 
|    outReg/D[14]                                     Fall  1.4510 0.0000                                                                                       | 
|    outReg/i_0_16/A2                   AND2_X1       Fall  1.4510 0.0000 0.0170                      0.894119                                                  | 
|    outReg/i_0_16/ZN                   AND2_X1       Fall  1.4890 0.0380 0.0080             2.15501  1.14029  3.2953            1       100                    | 
|    outReg/Q_reg[14]/D                 DFF_X1        Fall  1.4890 0.0000 0.0080                      1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[14]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000  0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540  0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540  0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550  0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080  0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080  0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430  0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1440  0.0010 0.0120    -0.0010           1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.1940  0.0500 0.0240             11.0051  15.4159  26.421            18      100      F    K        | 
|    outReg/Q_reg[14]/CK        DFF_X1        Rise  0.1930 -0.0010 0.0240    -0.0020           0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1930 2.1930 | 
| library setup check                       | -0.0320 2.1610 | 
| data required time                        |  2.1610        | 
|                                           |                | 
| data required time                        |  2.1610        | 
| data arrival time                         | -1.4890        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6720        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[13]/D 
  
 Path Start Point : inRegA/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[11]/CK                DFF_X1        Rise  0.2060 0.0000 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[11]/Q                 DFF_X1        Fall  0.3010 0.0950 0.0100             0.993495 4.90224  5.89573           2       100      F             | 
|    inRegA/Q[11]                                     Fall  0.3010 0.0000                                                                                       | 
|    M64/a[11]                                        Fall  0.3010 0.0000                                                                                       | 
|    M64/i_0_0_23/A                     INV_X2        Fall  0.3010 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_23/ZN                    INV_X2        Rise  0.4080 0.1070 0.0950             29.757   51.1917  80.9486           31      100                    | 
|    M64/i_0_0_24/A2                    NOR2_X1       Rise  0.4410 0.0330 0.1000                      1.65135                                                   | 
|    M64/i_0_0_24/ZN                    NOR2_X1       Fall  0.4700 0.0290 0.0280             0.535386 5.8097   6.34509           3       100                    | 
|    M64/A1_1/in1[11]                                 Fall  0.4700 0.0000                                                                                       | 
|    M64/A1_1/i_0_116/B                 XNOR2_X1      Fall  0.4700 0.0000 0.0280                      2.36817                                                   | 
|    M64/A1_1/i_0_116/ZN                XNOR2_X1      Fall  0.5200 0.0500 0.0170             0.310429 2.57361  2.88404           1       100                    | 
|    M64/A1_1/i_0_115/B                 XNOR2_X1      Fall  0.5200 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_1/i_0_115/ZN                XNOR2_X1      Rise  0.5790 0.0590 0.0400             0.551669 5.8097   6.36137           3       100                    | 
|    M64/A1_1/sum[11]                                 Rise  0.5790 0.0000                                                                                       | 
|    M64/A2_1/in1[11]                                 Rise  0.5790 0.0000                                                                                       | 
|    M64/A2_1/i_0_117/B                 XNOR2_X1      Rise  0.5790 0.0000 0.0400                      2.57361                                                   | 
|    M64/A2_1/i_0_117/ZN                XNOR2_X1      Rise  0.6330 0.0540 0.0350             0.3168   4.83694  5.15374           1       100                    | 
|    M64/A2_1/i_0_116/B                 XNOR2_X2      Rise  0.6330 0.0000 0.0350                      4.83694                                                   | 
|    M64/A2_1/i_0_116/ZN                XNOR2_X2      Rise  0.6800 0.0470 0.0270             1.03009  5.8097   6.83979           3       100                    | 
|    M64/A2_1/sum[11]                                 Rise  0.6800 0.0000                                                                                       | 
|    M64/A3_1/in1[11]                                 Rise  0.6800 0.0000                                                                                       | 
|    M64/A3_1/i_0_119/B                 XNOR2_X1      Rise  0.6800 0.0000 0.0270                      2.57361                                                   | 
|    M64/A3_1/i_0_119/ZN                XNOR2_X1      Rise  0.7320 0.0520 0.0350             0.340532 4.83694  5.17747           1       100                    | 
|    M64/A3_1/i_0_118/B                 XNOR2_X2      Rise  0.7320 0.0000 0.0350                      4.83694                                                   | 
|    M64/A3_1/i_0_118/ZN                XNOR2_X2      Rise  0.7790 0.0470 0.0260             0.697462 5.8097   6.50716           3       100                    | 
|    M64/A3_1/sum[11]                                 Rise  0.7790 0.0000                                                                                       | 
|    M64/A4_1/in1[11]                                 Rise  0.7790 0.0000                                                                                       | 
|    M64/A4_1/i_0_125/B                 XNOR2_X1      Rise  0.7790 0.0000 0.0260                      2.57361                                                   | 
|    M64/A4_1/i_0_125/ZN                XNOR2_X1      Rise  0.8240 0.0450 0.0240             0.113727 2.57361  2.68733           1       100                    | 
|    M64/A4_1/i_0_124/B                 XNOR2_X1      Rise  0.8240 0.0000 0.0240                      2.57361                                                   | 
|    M64/A4_1/i_0_124/ZN                XNOR2_X1      Rise  0.8780 0.0540 0.0410             0.685032 5.8097   6.49473           3       100                    | 
|    M64/A4_1/sum[11]                                 Rise  0.8780 0.0000                                                                                       | 
|    M64/A5_1/in1[11]                                 Rise  0.8780 0.0000                                                                                       | 
|    M64/A5_1/i_0_135/B                 XNOR2_X1      Rise  0.8780 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_135/ZN                XNOR2_X1      Rise  0.9270 0.0490 0.0240             0.333471 2.57361  2.90708           1       100                    | 
|    M64/A5_1/i_0_134/B                 XNOR2_X1      Rise  0.9270 0.0000 0.0240                      2.57361                                                   | 
|    M64/A5_1/i_0_134/ZN                XNOR2_X1      Rise  0.9740 0.0470 0.0280             0.381876 3.38608  3.76796           2       100                    | 
|    M64/A5_1/sum[11]                                 Rise  0.9740 0.0000                                                                                       | 
|    M64/A6/in1[11]                                   Rise  0.9740 0.0000                                                                                       | 
|    M64/A6/i_0_146/B                   XOR2_X1       Rise  0.9740 0.0000 0.0280                      2.36355                                                   | 
|    M64/A6/i_0_146/Z                   XOR2_X1       Rise  1.0460 0.0720 0.0420             0.582789 5.47556  6.05835           2       100                    | 
|    M64/A6/sum[11]                                   Rise  1.0460 0.0000                                                                                       | 
|    M64/A7/in1[11]                                   Rise  1.0460 0.0000                                                                                       | 
|    M64/A7/i_0_142/B                   XOR2_X2       Rise  1.0460 0.0000 0.0420                      4.39563                                                   | 
|    M64/A7/i_0_142/Z                   XOR2_X2       Rise  1.1010 0.0550 0.0230             0.585908 3.38608  3.97199           2       100                    | 
|    M64/A7/sum[11]                                   Rise  1.1010 0.0000                                                                                       | 
|    M64/A8/in1[11]                                   Rise  1.1010 0.0000                                                                                       | 
|    M64/A8/i_0_122/B                   XOR2_X1       Rise  1.1010 0.0000 0.0230                      2.36355                                                   | 
|    M64/A8/i_0_122/Z                   XOR2_X1       Rise  1.1610 0.0600 0.0320             0.641244 3.38608  4.02733           2       100                    | 
|    M64/A8/sum[11]                                   Rise  1.1610 0.0000                                                                                       | 
|    M64/A9/in1[11]                                   Rise  1.1610 0.0000                                                                                       | 
|    M64/A9/i_0_58/B                    XOR2_X1       Rise  1.1610 0.0000 0.0320                      2.36355                                                   | 
|    M64/A9/i_0_58/Z                    XOR2_X1       Rise  1.2320 0.0710 0.0410             0.892223 4.88744  5.77966           3       100                    | 
|    M64/A9/sum[11]                                   Rise  1.2320 0.0000                                                                                       | 
|    M64/RESULT/a[11]                                 Rise  1.2320 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[11]                             Rise  1.2320 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_208/A2            NAND2_X1      Rise  1.2320 0.0000 0.0410                      1.6642                                                    | 
|    M64/RESULT/i_0/i_208/ZN            NAND2_X1      Fall  1.2580 0.0260 0.0140             0.788254 3.34757  4.13582           2       100                    | 
|    M64/RESULT/i_0/i_207/B2            AOI21_X1      Fall  1.2580 0.0000 0.0140                      1.40993                                                   | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Rise  1.3060 0.0480 0.0350             0.740564 3.90347  4.64403           2       100                    | 
|    M64/RESULT/i_0/i_206/A             OAI21_X1      Rise  1.3060 0.0000 0.0350                      1.67072                                                   | 
|    M64/RESULT/i_0/i_206/ZN            OAI21_X1      Fall  1.3360 0.0300 0.0180             0.379047 3.45099  3.83004           1       100                    | 
|    M64/RESULT/i_0/i_205/A2            NAND2_X2      Fall  1.3360 0.0000 0.0180                      3.14281                                                   | 
|    M64/RESULT/i_0/i_205/ZN            NAND2_X2      Rise  1.3640 0.0280 0.0160             0.506894 8.7138   9.2207            2       100                    | 
|    M64/RESULT/i_0/i_6/A               XOR2_X1       Rise  1.3640 0.0000 0.0160                      2.23214                                                   | 
|    M64/RESULT/i_0/i_6/Z               XOR2_X1       Rise  1.4300 0.0660 0.0380             4.14003  0.97463  5.11466           1       100                    | 
|    M64/RESULT/i_0/sum[13]                           Rise  1.4300 0.0000                                                                                       | 
|    M64/RESULT/S[13]                                 Rise  1.4300 0.0000                                                                                       | 
|    M64/c[13]                                        Rise  1.4300 0.0000                                                                                       | 
|    outReg/D[13]                                     Rise  1.4300 0.0000                                                                                       | 
|    outReg/i_0_15/A2                   AND2_X1       Rise  1.4400 0.0100 0.0380    0.0100            0.97463                                                   | 
|    outReg/i_0_15/ZN                   AND2_X1       Rise  1.4830 0.0430 0.0120             2.05955  1.14029  3.19984           1       100                    | 
|    outReg/Q_reg[13]/D                 DFF_X1        Rise  1.4840 0.0010 0.0120    0.0010            1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[13]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000  0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540  0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540  0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550  0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080  0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080  0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430  0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1440  0.0010 0.0120    -0.0010           1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.1940  0.0500 0.0240             11.0051  15.4159  26.421            18      100      F    K        | 
|    outReg/Q_reg[13]/CK        DFF_X1        Rise  0.1930 -0.0010 0.0240    -0.0020           0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1930 2.1930 | 
| library setup check                       | -0.0290 2.1640 | 
| data required time                        |  2.1640        | 
|                                           |                | 
| data required time                        |  2.1640        | 
| data arrival time                         | -1.4840        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6800        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[11]/D 
  
 Path Start Point : inRegA/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[11]/CK                DFF_X1        Rise  0.2060 0.0000 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[11]/Q                 DFF_X1        Fall  0.3010 0.0950 0.0100             0.993495 4.90224  5.89573           2       100      F             | 
|    inRegA/Q[11]                                     Fall  0.3010 0.0000                                                                                       | 
|    M64/a[11]                                        Fall  0.3010 0.0000                                                                                       | 
|    M64/i_0_0_23/A                     INV_X2        Fall  0.3010 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_23/ZN                    INV_X2        Rise  0.4080 0.1070 0.0950             29.757   51.1917  80.9486           31      100                    | 
|    M64/i_0_0_24/A2                    NOR2_X1       Rise  0.4410 0.0330 0.1000                      1.65135                                                   | 
|    M64/i_0_0_24/ZN                    NOR2_X1       Fall  0.4700 0.0290 0.0280             0.535386 5.8097   6.34509           3       100                    | 
|    M64/A1_1/in1[11]                                 Fall  0.4700 0.0000                                                                                       | 
|    M64/A1_1/i_0_116/B                 XNOR2_X1      Fall  0.4700 0.0000 0.0280                      2.36817                                                   | 
|    M64/A1_1/i_0_116/ZN                XNOR2_X1      Fall  0.5200 0.0500 0.0170             0.310429 2.57361  2.88404           1       100                    | 
|    M64/A1_1/i_0_115/B                 XNOR2_X1      Fall  0.5200 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_1/i_0_115/ZN                XNOR2_X1      Rise  0.5790 0.0590 0.0400             0.551669 5.8097   6.36137           3       100                    | 
|    M64/A1_1/sum[11]                                 Rise  0.5790 0.0000                                                                                       | 
|    M64/A2_1/in1[11]                                 Rise  0.5790 0.0000                                                                                       | 
|    M64/A2_1/i_0_117/B                 XNOR2_X1      Rise  0.5790 0.0000 0.0400                      2.57361                                                   | 
|    M64/A2_1/i_0_117/ZN                XNOR2_X1      Rise  0.6330 0.0540 0.0350             0.3168   4.83694  5.15374           1       100                    | 
|    M64/A2_1/i_0_116/B                 XNOR2_X2      Rise  0.6330 0.0000 0.0350                      4.83694                                                   | 
|    M64/A2_1/i_0_116/ZN                XNOR2_X2      Rise  0.6800 0.0470 0.0270             1.03009  5.8097   6.83979           3       100                    | 
|    M64/A2_1/sum[11]                                 Rise  0.6800 0.0000                                                                                       | 
|    M64/A3_1/in1[11]                                 Rise  0.6800 0.0000                                                                                       | 
|    M64/A3_1/i_0_119/B                 XNOR2_X1      Rise  0.6800 0.0000 0.0270                      2.57361                                                   | 
|    M64/A3_1/i_0_119/ZN                XNOR2_X1      Rise  0.7320 0.0520 0.0350             0.340532 4.83694  5.17747           1       100                    | 
|    M64/A3_1/i_0_118/B                 XNOR2_X2      Rise  0.7320 0.0000 0.0350                      4.83694                                                   | 
|    M64/A3_1/i_0_118/ZN                XNOR2_X2      Rise  0.7790 0.0470 0.0260             0.697462 5.8097   6.50716           3       100                    | 
|    M64/A3_1/sum[11]                                 Rise  0.7790 0.0000                                                                                       | 
|    M64/A4_1/in1[11]                                 Rise  0.7790 0.0000                                                                                       | 
|    M64/A4_1/i_0_125/B                 XNOR2_X1      Rise  0.7790 0.0000 0.0260                      2.57361                                                   | 
|    M64/A4_1/i_0_125/ZN                XNOR2_X1      Rise  0.8240 0.0450 0.0240             0.113727 2.57361  2.68733           1       100                    | 
|    M64/A4_1/i_0_124/B                 XNOR2_X1      Rise  0.8240 0.0000 0.0240                      2.57361                                                   | 
|    M64/A4_1/i_0_124/ZN                XNOR2_X1      Rise  0.8780 0.0540 0.0410             0.685032 5.8097   6.49473           3       100                    | 
|    M64/A4_1/sum[11]                                 Rise  0.8780 0.0000                                                                                       | 
|    M64/A5_1/in1[11]                                 Rise  0.8780 0.0000                                                                                       | 
|    M64/A5_1/i_0_135/B                 XNOR2_X1      Rise  0.8780 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_135/ZN                XNOR2_X1      Rise  0.9270 0.0490 0.0240             0.333471 2.57361  2.90708           1       100                    | 
|    M64/A5_1/i_0_134/B                 XNOR2_X1      Rise  0.9270 0.0000 0.0240                      2.57361                                                   | 
|    M64/A5_1/i_0_134/ZN                XNOR2_X1      Rise  0.9740 0.0470 0.0280             0.381876 3.38608  3.76796           2       100                    | 
|    M64/A5_1/sum[11]                                 Rise  0.9740 0.0000                                                                                       | 
|    M64/A6/in1[11]                                   Rise  0.9740 0.0000                                                                                       | 
|    M64/A6/i_0_146/B                   XOR2_X1       Rise  0.9740 0.0000 0.0280                      2.36355                                                   | 
|    M64/A6/i_0_146/Z                   XOR2_X1       Rise  1.0460 0.0720 0.0420             0.582789 5.47556  6.05835           2       100                    | 
|    M64/A6/sum[11]                                   Rise  1.0460 0.0000                                                                                       | 
|    M64/A7/in1[11]                                   Rise  1.0460 0.0000                                                                                       | 
|    M64/A7/i_0_142/B                   XOR2_X2       Rise  1.0460 0.0000 0.0420                      4.39563                                                   | 
|    M64/A7/i_0_142/Z                   XOR2_X2       Rise  1.1010 0.0550 0.0230             0.585908 3.38608  3.97199           2       100                    | 
|    M64/A7/sum[11]                                   Rise  1.1010 0.0000                                                                                       | 
|    M64/A8/in1[11]                                   Rise  1.1010 0.0000                                                                                       | 
|    M64/A8/i_0_122/B                   XOR2_X1       Rise  1.1010 0.0000 0.0230                      2.36355                                                   | 
|    M64/A8/i_0_122/Z                   XOR2_X1       Rise  1.1610 0.0600 0.0320             0.641244 3.38608  4.02733           2       100                    | 
|    M64/A8/sum[11]                                   Rise  1.1610 0.0000                                                                                       | 
|    M64/A9/in1[11]                                   Rise  1.1610 0.0000                                                                                       | 
|    M64/A9/i_0_58/B                    XOR2_X1       Rise  1.1610 0.0000 0.0320                      2.36355                                                   | 
|    M64/A9/i_0_58/Z                    XOR2_X1       Rise  1.2320 0.0710 0.0410             0.892223 4.88744  5.77966           3       100                    | 
|    M64/A9/sum[11]                                   Rise  1.2320 0.0000                                                                                       | 
|    M64/RESULT/a[11]                                 Rise  1.2320 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[11]                             Rise  1.2320 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_208/A2            NAND2_X1      Rise  1.2320 0.0000 0.0410                      1.6642                                                    | 
|    M64/RESULT/i_0/i_208/ZN            NAND2_X1      Fall  1.2580 0.0260 0.0140             0.788254 3.34757  4.13582           2       100                    | 
|    M64/RESULT/i_0/i_3/A               OAI21_X1      Fall  1.2580 0.0000 0.0140                      1.51857                                                   | 
|    M64/RESULT/i_0/i_3/ZN              OAI21_X1      Rise  1.2840 0.0260 0.0250             0.655332 2.41145  3.06678           1       100                    | 
|    M64/RESULT/i_0/i_2/B               XOR2_X1       Rise  1.2840 0.0000 0.0250                      2.36355                                                   | 
|    M64/RESULT/i_0/i_2/Z               XOR2_X1       Rise  1.3510 0.0670 0.0380             4.3217   0.97463  5.29633           1       100                    | 
|    M64/RESULT/i_0/sum[11]                           Rise  1.3510 0.0000                                                                                       | 
|    M64/RESULT/S[11]                                 Rise  1.3510 0.0000                                                                                       | 
|    M64/c[11]                                        Rise  1.3510 0.0000                                                                                       | 
|    outReg/D[11]                                     Rise  1.3510 0.0000                                                                                       | 
|    outReg/i_0_13/A2                   AND2_X1       Rise  1.3550 0.0040 0.0380    0.0040            0.97463                                                   | 
|    outReg/i_0_13/ZN                   AND2_X1       Rise  1.3970 0.0420 0.0110             1.63709  1.14029  2.77738           1       100                    | 
|    outReg/Q_reg[11]/D                 DFF_X1        Rise  1.3970 0.0000 0.0110                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[11]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000  0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540  0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540  0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550  0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080  0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080  0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430  0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1440  0.0010 0.0120    -0.0010           1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.1940  0.0500 0.0240             11.0051  15.4159  26.421            18      100      F    K        | 
|    outReg/Q_reg[11]/CK        DFF_X1        Rise  0.1930 -0.0010 0.0240    -0.0020           0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1930 2.1930 | 
| library setup check                       | -0.0290 2.1640 | 
| data required time                        |  2.1640        | 
|                                           |                | 
| data required time                        |  2.1640        | 
| data arrival time                         | -1.3970        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7670        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[12]/D 
  
 Path Start Point : inRegA/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[11]/CK                DFF_X1        Rise  0.2060 0.0000 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[11]/Q                 DFF_X1        Fall  0.3010 0.0950 0.0100             0.993495 4.90224  5.89573           2       100      F             | 
|    inRegA/Q[11]                                     Fall  0.3010 0.0000                                                                                       | 
|    M64/a[11]                                        Fall  0.3010 0.0000                                                                                       | 
|    M64/i_0_0_23/A                     INV_X2        Fall  0.3010 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_23/ZN                    INV_X2        Rise  0.4080 0.1070 0.0950             29.757   51.1917  80.9486           31      100                    | 
|    M64/i_0_0_24/A2                    NOR2_X1       Rise  0.4410 0.0330 0.1000                      1.65135                                                   | 
|    M64/i_0_0_24/ZN                    NOR2_X1       Fall  0.4700 0.0290 0.0280             0.535386 5.8097   6.34509           3       100                    | 
|    M64/A1_1/in1[11]                                 Fall  0.4700 0.0000                                                                                       | 
|    M64/A1_1/i_0_116/B                 XNOR2_X1      Fall  0.4700 0.0000 0.0280                      2.36817                                                   | 
|    M64/A1_1/i_0_116/ZN                XNOR2_X1      Fall  0.5200 0.0500 0.0170             0.310429 2.57361  2.88404           1       100                    | 
|    M64/A1_1/i_0_115/B                 XNOR2_X1      Fall  0.5200 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_1/i_0_115/ZN                XNOR2_X1      Rise  0.5790 0.0590 0.0400             0.551669 5.8097   6.36137           3       100                    | 
|    M64/A1_1/sum[11]                                 Rise  0.5790 0.0000                                                                                       | 
|    M64/A2_1/in1[11]                                 Rise  0.5790 0.0000                                                                                       | 
|    M64/A2_1/i_0_117/B                 XNOR2_X1      Rise  0.5790 0.0000 0.0400                      2.57361                                                   | 
|    M64/A2_1/i_0_117/ZN                XNOR2_X1      Rise  0.6330 0.0540 0.0350             0.3168   4.83694  5.15374           1       100                    | 
|    M64/A2_1/i_0_116/B                 XNOR2_X2      Rise  0.6330 0.0000 0.0350                      4.83694                                                   | 
|    M64/A2_1/i_0_116/ZN                XNOR2_X2      Rise  0.6800 0.0470 0.0270             1.03009  5.8097   6.83979           3       100                    | 
|    M64/A2_1/sum[11]                                 Rise  0.6800 0.0000                                                                                       | 
|    M64/A3_1/in1[11]                                 Rise  0.6800 0.0000                                                                                       | 
|    M64/A3_1/i_0_119/B                 XNOR2_X1      Rise  0.6800 0.0000 0.0270                      2.57361                                                   | 
|    M64/A3_1/i_0_119/ZN                XNOR2_X1      Rise  0.7320 0.0520 0.0350             0.340532 4.83694  5.17747           1       100                    | 
|    M64/A3_1/i_0_118/B                 XNOR2_X2      Rise  0.7320 0.0000 0.0350                      4.83694                                                   | 
|    M64/A3_1/i_0_118/ZN                XNOR2_X2      Rise  0.7790 0.0470 0.0260             0.697462 5.8097   6.50716           3       100                    | 
|    M64/A3_1/sum[11]                                 Rise  0.7790 0.0000                                                                                       | 
|    M64/A4_1/in1[11]                                 Rise  0.7790 0.0000                                                                                       | 
|    M64/A4_1/i_0_125/B                 XNOR2_X1      Rise  0.7790 0.0000 0.0260                      2.57361                                                   | 
|    M64/A4_1/i_0_125/ZN                XNOR2_X1      Rise  0.8240 0.0450 0.0240             0.113727 2.57361  2.68733           1       100                    | 
|    M64/A4_1/i_0_124/B                 XNOR2_X1      Rise  0.8240 0.0000 0.0240                      2.57361                                                   | 
|    M64/A4_1/i_0_124/ZN                XNOR2_X1      Rise  0.8780 0.0540 0.0410             0.685032 5.8097   6.49473           3       100                    | 
|    M64/A4_1/sum[11]                                 Rise  0.8780 0.0000                                                                                       | 
|    M64/A5_1/in1[11]                                 Rise  0.8780 0.0000                                                                                       | 
|    M64/A5_1/i_0_135/B                 XNOR2_X1      Rise  0.8780 0.0000 0.0410                      2.57361                                                   | 
|    M64/A5_1/i_0_135/ZN                XNOR2_X1      Rise  0.9270 0.0490 0.0240             0.333471 2.57361  2.90708           1       100                    | 
|    M64/A5_1/i_0_134/B                 XNOR2_X1      Rise  0.9270 0.0000 0.0240                      2.57361                                                   | 
|    M64/A5_1/i_0_134/ZN                XNOR2_X1      Rise  0.9740 0.0470 0.0280             0.381876 3.38608  3.76796           2       100                    | 
|    M64/A5_1/sum[11]                                 Rise  0.9740 0.0000                                                                                       | 
|    M64/A6/in1[11]                                   Rise  0.9740 0.0000                                                                                       | 
|    M64/A6/i_0_146/B                   XOR2_X1       Rise  0.9740 0.0000 0.0280                      2.36355                                                   | 
|    M64/A6/i_0_146/Z                   XOR2_X1       Rise  1.0460 0.0720 0.0420             0.582789 5.47556  6.05835           2       100                    | 
|    M64/A6/sum[11]                                   Rise  1.0460 0.0000                                                                                       | 
|    M64/A7/in1[11]                                   Rise  1.0460 0.0000                                                                                       | 
|    M64/A7/i_0_142/B                   XOR2_X2       Rise  1.0460 0.0000 0.0420                      4.39563                                                   | 
|    M64/A7/i_0_142/Z                   XOR2_X2       Rise  1.1010 0.0550 0.0230             0.585908 3.38608  3.97199           2       100                    | 
|    M64/A7/sum[11]                                   Rise  1.1010 0.0000                                                                                       | 
|    M64/A8/in1[11]                                   Rise  1.1010 0.0000                                                                                       | 
|    M64/A8/i_0_122/B                   XOR2_X1       Rise  1.1010 0.0000 0.0230                      2.36355                                                   | 
|    M64/A8/i_0_122/Z                   XOR2_X1       Rise  1.1610 0.0600 0.0320             0.641244 3.38608  4.02733           2       100                    | 
|    M64/A8/sum[11]                                   Rise  1.1610 0.0000                                                                                       | 
|    M64/A9/in1[11]                                   Rise  1.1610 0.0000                                                                                       | 
|    M64/A9/i_0_58/B                    XOR2_X1       Rise  1.1610 0.0000 0.0320                      2.36355                                                   | 
|    M64/A9/i_0_58/Z                    XOR2_X1       Rise  1.2320 0.0710 0.0410             0.892223 4.88744  5.77966           3       100                    | 
|    M64/A9/sum[11]                                   Rise  1.2320 0.0000                                                                                       | 
|    M64/RESULT/a[11]                                 Rise  1.2320 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[11]                             Rise  1.2320 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_208/A2            NAND2_X1      Rise  1.2320 0.0000 0.0410                      1.6642                                                    | 
|    M64/RESULT/i_0/i_208/ZN            NAND2_X1      Fall  1.2580 0.0260 0.0140             0.788254 3.34757  4.13582           2       100                    | 
|    M64/RESULT/i_0/i_207/B2            AOI21_X1      Fall  1.2580 0.0000 0.0140                      1.40993                                                   | 
|    M64/RESULT/i_0/i_207/ZN            AOI21_X1      Rise  1.3060 0.0480 0.0350             0.740564 3.90347  4.64403           2       100                    | 
|    M64/RESULT/i_0/i_4/A               XNOR2_X1      Rise  1.3060 0.0000 0.0350                      2.23275                                                   | 
|    M64/RESULT/i_0/i_4/ZN              XNOR2_X1      Rise  1.3570 0.0510 0.0290             3.00073  0.97463  3.97536           1       100                    | 
|    M64/RESULT/i_0/sum[12]                           Rise  1.3570 0.0000                                                                                       | 
|    M64/RESULT/S[12]                                 Rise  1.3570 0.0000                                                                                       | 
|    M64/c[12]                                        Rise  1.3570 0.0000                                                                                       | 
|    outReg/D[12]                                     Rise  1.3570 0.0000                                                                                       | 
|    outReg/i_0_14/A2                   AND2_X1       Rise  1.3570 0.0000 0.0290                      0.97463                                                   | 
|    outReg/i_0_14/ZN                   AND2_X1       Rise  1.3930 0.0360 0.0080             0.322832 1.14029  1.46312           1       100                    | 
|    outReg/Q_reg[12]/D                 DFF_X1        Rise  1.3930 0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[12]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000  0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540  0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540  0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550  0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080  0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080  0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430  0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1440  0.0010 0.0120    -0.0010           1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.1940  0.0500 0.0240             11.0051  15.4159  26.421            18      100      F    K        | 
|    outReg/Q_reg[12]/CK        DFF_X1        Rise  0.1920 -0.0020 0.0240    -0.0020           0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1920 2.1920 | 
| library setup check                       | -0.0280 2.1640 | 
| data required time                        |  2.1640        | 
|                                           |                | 
| data required time                        |  2.1640        | 
| data arrival time                         | -1.3930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7710        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[10]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[5]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100             0.675375 4.90224  5.57761           2       100      F             | 
|    inRegA/Q[5]                                      Fall  0.3040 0.0000                                                                                       | 
|    M64/a[5]                                         Fall  0.3040 0.0000                                                                                       | 
|    M64/i_0_0_11/A                     INV_X2        Fall  0.3040 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_11/ZN                    INV_X2        Rise  0.4070 0.1030 0.0910             26.5213  51.1917  77.713            31      100                    | 
|    M64/i_0_0_203/A2                   NOR2_X1       Rise  0.4370 0.0300 0.0960                      1.65135                                                   | 
|    M64/i_0_0_203/ZN                   NOR2_X1       Fall  0.4670 0.0300 0.0270             1.07527  5.49384  6.56911           3       100                    | 
|    M64/A1_2/in3[10]                                 Fall  0.4670 0.0000                                                                                       | 
|    M64/A1_2/i_0_108/A                 XNOR2_X1      Fall  0.4670 0.0000 0.0270                      2.12585                                                   | 
|    M64/A1_2/i_0_108/ZN                XNOR2_X1      Fall  0.5160 0.0490 0.0170             0.45162  2.57361  3.02523           1       100                    | 
|    M64/A1_2/i_0_107/B                 XNOR2_X1      Fall  0.5160 0.0000 0.0170                      2.36817                                                   | 
|    M64/A1_2/i_0_107/ZN                XNOR2_X1      Rise  0.5750 0.0590 0.0400             0.848218 5.49384  6.34205           3       100                    | 
|    M64/A1_2/sum[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/in3[10]                                 Rise  0.5750 0.0000                                                                                       | 
|    M64/A2_1/i_0_115/A                 XNOR2_X1      Rise  0.5750 0.0000 0.0400                      2.23275                                                   | 
|    M64/A2_1/i_0_115/ZN                XNOR2_X1      Rise  0.6240 0.0490 0.0240             0.246601 2.57361  2.82021           1       100                    | 
|    M64/A2_1/i_0_114/B                 XNOR2_X1      Rise  0.6240 0.0000 0.0240                      2.57361                                                   | 
|    M64/A2_1/i_0_114/ZN                XNOR2_X1      Rise  0.6790 0.0550 0.0420             0.912525 5.8097   6.72223           3       100                    | 
|    M64/A2_1/sum[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/in1[10]                                 Rise  0.6790 0.0000                                                                                       | 
|    M64/A3_1/i_0_117/B                 XNOR2_X1      Rise  0.6790 0.0000 0.0420                      2.57361                                                   | 
|    M64/A3_1/i_0_117/ZN                XNOR2_X1      Rise  0.7280 0.0490 0.0240             0.248108 2.57361  2.82172           1       100                    | 
|    M64/A3_1/i_0_116/B                 XNOR2_X1      Rise  0.7280 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_116/ZN                XNOR2_X1      Rise  0.7820 0.0540 0.0410             0.785474 5.8097   6.59517           3       100                    | 
|    M64/A3_1/sum[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/in1[10]                                 Rise  0.7820 0.0000                                                                                       | 
|    M64/A4_1/i_0_123/B                 XNOR2_X1      Rise  0.7820 0.0000 0.0410                      2.57361                                                   | 
|    M64/A4_1/i_0_123/ZN                XNOR2_X1      Rise  0.8310 0.0490 0.0250             0.372772 2.57361  2.94638           1       100                    | 
|    M64/A4_1/i_0_122/B                 XNOR2_X1      Rise  0.8310 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_122/ZN                XNOR2_X1      Rise  0.8850 0.0540 0.0400             0.54676  5.8097   6.35646           3       100                    | 
|    M64/A4_1/sum[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/in1[10]                                 Rise  0.8850 0.0000                                                                                       | 
|    M64/A5_1/i_0_133/B                 XNOR2_X1      Rise  0.8850 0.0000 0.0400                      2.57361                                                   | 
|    M64/A5_1/i_0_133/ZN                XNOR2_X1      Rise  0.9340 0.0490 0.0240             0.292719 2.57361  2.86633           1       100                    | 
|    M64/A5_1/i_0_132/B                 XNOR2_X1      Rise  0.9340 0.0000 0.0240                      2.57361                                                   | 
|    M64/A5_1/i_0_132/ZN                XNOR2_X1      Rise  0.9820 0.0480 0.0290             0.465821 3.38608  3.8519            2       100                    | 
|    M64/A5_1/sum[10]                                 Rise  0.9820 0.0000                                                                                       | 
|    M64/A6/in1[10]                                   Rise  0.9820 0.0000                                                                                       | 
|    M64/A6/i_0_145/B                   XOR2_X1       Rise  0.9820 0.0000 0.0290                      2.36355                                                   | 
|    M64/A6/i_0_145/Z                   XOR2_X1       Rise  1.0420 0.0600 0.0310             0.396002 3.38608  3.78208           2       100                    | 
|    M64/A6/sum[10]                                   Rise  1.0420 0.0000                                                                                       | 
|    M64/A7/in1[10]                                   Rise  1.0420 0.0000                                                                                       | 
|    M64/A7/i_0_141/B                   XOR2_X1       Rise  1.0420 0.0000 0.0310                      2.36355                                                   | 
|    M64/A7/i_0_141/Z                   XOR2_X1       Rise  1.1030 0.0610 0.0320             0.471131 3.38608  3.85721           2       100                    | 
|    M64/A7/sum[10]                                   Rise  1.1030 0.0000                                                                                       | 
|    M64/A8/in1[10]                                   Rise  1.1030 0.0000                                                                                       | 
|    M64/A8/i_0_121/B                   XOR2_X1       Rise  1.1030 0.0000 0.0320                      2.36355                                                   | 
|    M64/A8/i_0_121/Z                   XOR2_X1       Rise  1.1640 0.0610 0.0310             0.395446 3.38608  3.78153           2       100                    | 
|    M64/A8/sum[10]                                   Rise  1.1640 0.0000                                                                                       | 
|    M64/A9/in1[10]                                   Rise  1.1640 0.0000                                                                                       | 
|    M64/A9/i_0_57/B                    XOR2_X1       Rise  1.1640 0.0000 0.0310                      2.36355                                                   | 
|    M64/A9/i_0_57/Z                    XOR2_X1       Rise  1.2240 0.0600 0.0310             0.412398 3.23609  3.64849           2       100                    | 
|    M64/A9/sum[10]                                   Rise  1.2240 0.0000                                                                                       | 
|    M64/RESULT/a[10]                                 Rise  1.2240 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[10]                             Rise  1.2240 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_209/A2            NAND2_X1      Rise  1.2240 0.0000 0.0310                      1.6642                                                    | 
|    M64/RESULT/i_0/i_209/ZN            NAND2_X1      Fall  1.2540 0.0300 0.0160             0.921198 5.54986  6.47106           3       100                    | 
|    M64/RESULT/i_0/i_1/A               OAI21_X1      Fall  1.2540 0.0000 0.0160                      1.51857                                                   | 
|    M64/RESULT/i_0/i_1/ZN              OAI21_X1      Rise  1.2800 0.0260 0.0220             0.841543 1.70023  2.54177           1       100                    | 
|    M64/RESULT/i_0/i_0/A               INV_X1        Rise  1.2800 0.0000 0.0220                      1.70023                                                   | 
|    M64/RESULT/i_0/i_0/ZN              INV_X1        Fall  1.2910 0.0110 0.0080             1.64035  0.97463  2.61498           1       100                    | 
|    M64/RESULT/i_0/sum[10]                           Fall  1.2910 0.0000                                                                                       | 
|    M64/RESULT/S[10]                                 Fall  1.2910 0.0000                                                                                       | 
|    M64/c[10]                                        Fall  1.2910 0.0000                                                                                       | 
|    outReg/D[10]                                     Fall  1.2910 0.0000                                                                                       | 
|    outReg/i_0_12/A2                   AND2_X1       Fall  1.2920 0.0010 0.0080    0.0010            0.894119                                                  | 
|    outReg/i_0_12/ZN                   AND2_X1       Fall  1.3240 0.0320 0.0070             1.34098  1.14029  2.48127           1       100                    | 
|    outReg/Q_reg[10]/D                 DFF_X1        Fall  1.3240 0.0000 0.0070                      1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[10]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000  0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540  0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540  0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550  0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080  0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080  0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430  0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1440  0.0010 0.0120    -0.0010           1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.1940  0.0500 0.0240             11.0051  15.4159  26.421            18      100      F    K        | 
|    outReg/Q_reg[10]/CK        DFF_X1        Rise  0.1920 -0.0020 0.0240    -0.0020           0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1920 2.1920 | 
| library setup check                       | -0.0320 2.1600 | 
| data required time                        |  2.1600        | 
|                                           |                | 
| data required time                        |  2.1600        | 
| data arrival time                         | -1.3240        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.8360        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[9]/D 
  
 Path Start Point : inRegA/Q_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[2]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[2]/Q                  DFF_X1        Rise  0.3120 0.1020 0.0160             0.762465 4.90224  5.6647            2       100      F             | 
|    inRegA/Q[2]                                      Rise  0.3120 0.0000                                                                                       | 
|    M64/a[2]                                         Rise  0.3120 0.0000                                                                                       | 
|    M64/i_0_0_5/A                      INV_X2        Rise  0.3120 0.0000 0.0160                      3.25089                                                   | 
|    M64/i_0_0_5/ZN                     INV_X2        Fall  0.3670 0.0550 0.0410             24.4252  51.1917  75.6169           31      100                    | 
|    M64/i_0_0_200/A2                   NOR2_X1       Fall  0.3880 0.0210 0.0470                      1.56385                                                   | 
|    M64/i_0_0_200/ZN                   NOR2_X1       Rise  0.4870 0.0990 0.0690             7.44692  5.49384  12.9408           3       100                    | 
|    M64/A1_2/in3[7]                                  Rise  0.4870 0.0000                                                                                       | 
|    M64/A1_2/i_0_102/A                 XNOR2_X1      Rise  0.5000 0.0130 0.0690    0.0110            2.23275                                                   | 
|    M64/A1_2/i_0_102/ZN                XNOR2_X1      Rise  0.5550 0.0550 0.0260             0.321426 2.57361  2.89503           1       100                    | 
|    M64/A1_2/i_0_101/B                 XNOR2_X1      Rise  0.5550 0.0000 0.0260                      2.57361                                                   | 
|    M64/A1_2/i_0_101/ZN                XNOR2_X1      Rise  0.6090 0.0540 0.0390             0.551682 5.49384  6.04552           3       100                    | 
|    M64/A1_2/sum[7]                                  Rise  0.6090 0.0000                                                                                       | 
|    M64/A2_1/in3[7]                                  Rise  0.6090 0.0000                                                                                       | 
|    M64/A2_1/i_0_109/A                 XNOR2_X1      Rise  0.6090 0.0000 0.0390                      2.23275                                                   | 
|    M64/A2_1/i_0_109/ZN                XNOR2_X1      Rise  0.6590 0.0500 0.0250             0.393804 2.57361  2.96741           1       100                    | 
|    M64/A2_1/i_0_108/B                 XNOR2_X1      Rise  0.6590 0.0000 0.0250                      2.57361                                                   | 
|    M64/A2_1/i_0_108/ZN                XNOR2_X1      Rise  0.7140 0.0550 0.0420             0.971944 5.8097   6.78164           3       100                    | 
|    M64/A2_1/sum[7]                                  Rise  0.7140 0.0000                                                                                       | 
|    M64/A3_1/in1[7]                                  Rise  0.7140 0.0000                                                                                       | 
|    M64/A3_1/i_0_111/B                 XNOR2_X1      Rise  0.7140 0.0000 0.0420                      2.57361                                                   | 
|    M64/A3_1/i_0_111/ZN                XNOR2_X1      Rise  0.7630 0.0490 0.0240             0.311845 2.57361  2.88545           1       100                    | 
|    M64/A3_1/i_0_110/B                 XNOR2_X1      Rise  0.7630 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_110/ZN                XNOR2_X1      Rise  0.8180 0.0550 0.0420             0.828695 5.8097   6.63839           3       100                    | 
|    M64/A3_1/sum[7]                                  Rise  0.8180 0.0000                                                                                       | 
|    M64/A4_1/in1[7]                                  Rise  0.8180 0.0000                                                                                       | 
|    M64/A4_1/i_0_117/B                 XNOR2_X1      Rise  0.8180 0.0000 0.0420                      2.57361                                                   | 
|    M64/A4_1/i_0_117/ZN                XNOR2_X1      Rise  0.8670 0.0490 0.0250             0.401314 2.57361  2.97492           1       100                    | 
|    M64/A4_1/i_0_116/B                 XNOR2_X1      Rise  0.8670 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_116/ZN                XNOR2_X1      Rise  0.9150 0.0480 0.0280             0.41433  3.38608  3.80041           2       100                    | 
|    M64/A4_1/sum[7]                                  Rise  0.9150 0.0000                                                                                       | 
|    M64/A5_1/in1[7]                                  Rise  0.9150 0.0000                                                                                       | 
|    M64/A5_1/i_0_2/A2                  AND2_X1       Rise  0.9150 0.0000 0.0280                      0.97463                                                   | 
|    M64/A5_1/i_0_2/ZN                  AND2_X1       Rise  0.9650 0.0500 0.0190             3.57662  3.15029  6.72691           2       100                    | 
|    M64/A5_1/c[8]                                    Rise  0.9650 0.0000                                                                                       | 
|    M64/A6/in2[8]                                    Rise  0.9650 0.0000                                                                                       | 
|    M64/A6/i_0_143/A                   XOR2_X1       Rise  0.9700 0.0050 0.0190    0.0050            2.23214                                                   | 
|    M64/A6/i_0_143/Z                   XOR2_X1       Rise  1.0290 0.0590 0.0310             0.360166 3.38608  3.74625           2       100                    | 
|    M64/A6/sum[8]                                    Rise  1.0290 0.0000                                                                                       | 
|    M64/A7/in1[8]                                    Rise  1.0290 0.0000                                                                                       | 
|    M64/A7/i_0_139/B                   XOR2_X1       Rise  1.0290 0.0000 0.0310                      2.36355                                                   | 
|    M64/A7/i_0_139/Z                   XOR2_X1       Rise  1.0920 0.0630 0.0330             0.829671 3.38608  4.21575           2       100                    | 
|    M64/A7/sum[8]                                    Rise  1.0920 0.0000                                                                                       | 
|    M64/A8/in1[8]                                    Rise  1.0920 0.0000                                                                                       | 
|    M64/A8/i_0_0/A2                    AND2_X1       Rise  1.0920 0.0000 0.0330                      0.97463                                                   | 
|    M64/A8/i_0_0/ZN                    AND2_X1       Rise  1.1370 0.0450 0.0140             1.21003  3.15029  4.36032           2       100                    | 
|    M64/A8/c[9]                                      Rise  1.1370 0.0000                                                                                       | 
|    M64/A9/in2[9]                                    Rise  1.1370 0.0000                                                                                       | 
|    M64/A9/i_0_56/A                    XOR2_X1       Rise  1.1370 0.0000 0.0140                      2.23214                                                   | 
|    M64/A9/i_0_56/Z                    XOR2_X1       Rise  1.1910 0.0540 0.0270             1.93511  0.97463  2.90974           1       100                    | 
|    M64/A9/sum[9]                                    Rise  1.1910 0.0000                                                                                       | 
|    M64/c[9]                                         Rise  1.1910 0.0000                                                                                       | 
|    outReg/D[9]                                      Rise  1.1910 0.0000                                                                                       | 
|    outReg/i_0_11/A2                   AND2_X1       Rise  1.2070 0.0160 0.0270    0.0160            0.97463                                                   | 
|    outReg/i_0_11/ZN                   AND2_X1       Rise  1.2440 0.0370 0.0100             0.966252 1.14029  2.10654           1       100                    | 
|    outReg/Q_reg[9]/D                  DFF_X1        Rise  1.2460 0.0020 0.0100    0.0020            1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[9]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000  0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540  0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540  0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550  0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080  0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080  0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430  0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1440  0.0010 0.0120    -0.0010           1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.1940  0.0500 0.0240             11.0051  15.4159  26.421            18      100      F    K        | 
|    outReg/Q_reg[9]/CK         DFF_X1        Rise  0.1920 -0.0020 0.0240    -0.0020           0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1920 2.1920 | 
| library setup check                       | -0.0290 2.1630 | 
| data required time                        |  2.1630        | 
|                                           |                | 
| data required time                        |  2.1630        | 
| data arrival time                         | -1.2460        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.9170        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[8]/D 
  
 Path Start Point : inRegA/Q_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[2]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[2]/Q                  DFF_X1        Rise  0.3120 0.1020 0.0160             0.762465 4.90224  5.6647            2       100      F             | 
|    inRegA/Q[2]                                      Rise  0.3120 0.0000                                                                                       | 
|    M64/a[2]                                         Rise  0.3120 0.0000                                                                                       | 
|    M64/i_0_0_5/A                      INV_X2        Rise  0.3120 0.0000 0.0160                      3.25089                                                   | 
|    M64/i_0_0_5/ZN                     INV_X2        Fall  0.3670 0.0550 0.0410             24.4252  51.1917  75.6169           31      100                    | 
|    M64/i_0_0_200/A2                   NOR2_X1       Fall  0.3880 0.0210 0.0470                      1.56385                                                   | 
|    M64/i_0_0_200/ZN                   NOR2_X1       Rise  0.4870 0.0990 0.0690             7.44692  5.49384  12.9408           3       100                    | 
|    M64/A1_2/in3[7]                                  Rise  0.4870 0.0000                                                                                       | 
|    M64/A1_2/i_0_102/A                 XNOR2_X1      Rise  0.5000 0.0130 0.0690    0.0110            2.23275                                                   | 
|    M64/A1_2/i_0_102/ZN                XNOR2_X1      Rise  0.5550 0.0550 0.0260             0.321426 2.57361  2.89503           1       100                    | 
|    M64/A1_2/i_0_101/B                 XNOR2_X1      Rise  0.5550 0.0000 0.0260                      2.57361                                                   | 
|    M64/A1_2/i_0_101/ZN                XNOR2_X1      Rise  0.6090 0.0540 0.0390             0.551682 5.49384  6.04552           3       100                    | 
|    M64/A1_2/sum[7]                                  Rise  0.6090 0.0000                                                                                       | 
|    M64/A2_1/in3[7]                                  Rise  0.6090 0.0000                                                                                       | 
|    M64/A2_1/i_0_109/A                 XNOR2_X1      Rise  0.6090 0.0000 0.0390                      2.23275                                                   | 
|    M64/A2_1/i_0_109/ZN                XNOR2_X1      Rise  0.6590 0.0500 0.0250             0.393804 2.57361  2.96741           1       100                    | 
|    M64/A2_1/i_0_108/B                 XNOR2_X1      Rise  0.6590 0.0000 0.0250                      2.57361                                                   | 
|    M64/A2_1/i_0_108/ZN                XNOR2_X1      Rise  0.7140 0.0550 0.0420             0.971944 5.8097   6.78164           3       100                    | 
|    M64/A2_1/sum[7]                                  Rise  0.7140 0.0000                                                                                       | 
|    M64/A3_1/in1[7]                                  Rise  0.7140 0.0000                                                                                       | 
|    M64/A3_1/i_0_111/B                 XNOR2_X1      Rise  0.7140 0.0000 0.0420                      2.57361                                                   | 
|    M64/A3_1/i_0_111/ZN                XNOR2_X1      Rise  0.7630 0.0490 0.0240             0.311845 2.57361  2.88545           1       100                    | 
|    M64/A3_1/i_0_110/B                 XNOR2_X1      Rise  0.7630 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_110/ZN                XNOR2_X1      Rise  0.8180 0.0550 0.0420             0.828695 5.8097   6.63839           3       100                    | 
|    M64/A3_1/sum[7]                                  Rise  0.8180 0.0000                                                                                       | 
|    M64/A4_1/in1[7]                                  Rise  0.8180 0.0000                                                                                       | 
|    M64/A4_1/i_0_117/B                 XNOR2_X1      Rise  0.8180 0.0000 0.0420                      2.57361                                                   | 
|    M64/A4_1/i_0_117/ZN                XNOR2_X1      Rise  0.8670 0.0490 0.0250             0.401314 2.57361  2.97492           1       100                    | 
|    M64/A4_1/i_0_116/B                 XNOR2_X1      Rise  0.8670 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_116/ZN                XNOR2_X1      Rise  0.9150 0.0480 0.0280             0.41433  3.38608  3.80041           2       100                    | 
|    M64/A4_1/sum[7]                                  Rise  0.9150 0.0000                                                                                       | 
|    M64/A5_1/in1[7]                                  Rise  0.9150 0.0000                                                                                       | 
|    M64/A5_1/i_0_2/A2                  AND2_X1       Rise  0.9150 0.0000 0.0280                      0.97463                                                   | 
|    M64/A5_1/i_0_2/ZN                  AND2_X1       Rise  0.9650 0.0500 0.0190             3.57662  3.15029  6.72691           2       100                    | 
|    M64/A5_1/c[8]                                    Rise  0.9650 0.0000                                                                                       | 
|    M64/A6/in2[8]                                    Rise  0.9650 0.0000                                                                                       | 
|    M64/A6/i_0_143/A                   XOR2_X1       Rise  0.9700 0.0050 0.0190    0.0050            2.23214                                                   | 
|    M64/A6/i_0_143/Z                   XOR2_X1       Rise  1.0290 0.0590 0.0310             0.360166 3.38608  3.74625           2       100                    | 
|    M64/A6/sum[8]                                    Rise  1.0290 0.0000                                                                                       | 
|    M64/A7/in1[8]                                    Rise  1.0290 0.0000                                                                                       | 
|    M64/A7/i_0_139/B                   XOR2_X1       Rise  1.0290 0.0000 0.0310                      2.36355                                                   | 
|    M64/A7/i_0_139/Z                   XOR2_X1       Rise  1.0920 0.0630 0.0330             0.829671 3.38608  4.21575           2       100                    | 
|    M64/A7/sum[8]                                    Rise  1.0920 0.0000                                                                                       | 
|    M64/A8/in1[8]                                    Rise  1.0920 0.0000                                                                                       | 
|    M64/A8/i_0_119/B                   XOR2_X1       Rise  1.0920 0.0000 0.0330                      2.36355                                                   | 
|    M64/A8/i_0_119/Z                   XOR2_X1       Rise  1.1420 0.0500 0.0210             0.62838  0.97463  1.60301           1       100                    | 
|    M64/A8/sum[8]                                    Rise  1.1420 0.0000                                                                                       | 
|    M64/c[8]                                         Rise  1.1420 0.0000                                                                                       | 
|    outReg/D[8]                                      Rise  1.1420 0.0000                                                                                       | 
|    outReg/i_0_10/A2                   AND2_X1       Rise  1.1470 0.0050 0.0210    0.0050            0.97463                                                   | 
|    outReg/i_0_10/ZN                   AND2_X1       Rise  1.1810 0.0340 0.0080             0.220475 1.14029  1.36077           1       100                    | 
|    outReg/Q_reg[8]/D                  DFF_X1        Rise  1.1810 0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[8]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000  0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540  0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540  0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550  0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080  0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080  0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430  0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1440  0.0010 0.0120    -0.0010           1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.1940  0.0500 0.0240             11.0051  15.4159  26.421            18      100      F    K        | 
|    outReg/Q_reg[8]/CK         DFF_X1        Rise  0.1920 -0.0020 0.0240    -0.0020           0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1920 2.1920 | 
| library setup check                       | -0.0280 2.1640 | 
| data required time                        |  2.1640        | 
|                                           |                | 
| data required time                        |  2.1640        | 
| data arrival time                         | -1.1810        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.9830        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[7]/D 
  
 Path Start Point : inRegA/Q_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[2]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[2]/Q                  DFF_X1        Rise  0.3120 0.1020 0.0160             0.762465 4.90224  5.6647            2       100      F             | 
|    inRegA/Q[2]                                      Rise  0.3120 0.0000                                                                                       | 
|    M64/a[2]                                         Rise  0.3120 0.0000                                                                                       | 
|    M64/i_0_0_5/A                      INV_X2        Rise  0.3120 0.0000 0.0160                      3.25089                                                   | 
|    M64/i_0_0_5/ZN                     INV_X2        Fall  0.3670 0.0550 0.0410             24.4252  51.1917  75.6169           31      100                    | 
|    M64/i_0_0_200/A2                   NOR2_X1       Fall  0.3880 0.0210 0.0470                      1.56385                                                   | 
|    M64/i_0_0_200/ZN                   NOR2_X1       Rise  0.4870 0.0990 0.0690             7.44692  5.49384  12.9408           3       100                    | 
|    M64/A1_2/in3[7]                                  Rise  0.4870 0.0000                                                                                       | 
|    M64/A1_2/i_0_102/A                 XNOR2_X1      Rise  0.5000 0.0130 0.0690    0.0110            2.23275                                                   | 
|    M64/A1_2/i_0_102/ZN                XNOR2_X1      Rise  0.5550 0.0550 0.0260             0.321426 2.57361  2.89503           1       100                    | 
|    M64/A1_2/i_0_101/B                 XNOR2_X1      Rise  0.5550 0.0000 0.0260                      2.57361                                                   | 
|    M64/A1_2/i_0_101/ZN                XNOR2_X1      Rise  0.6090 0.0540 0.0390             0.551682 5.49384  6.04552           3       100                    | 
|    M64/A1_2/sum[7]                                  Rise  0.6090 0.0000                                                                                       | 
|    M64/A2_1/in3[7]                                  Rise  0.6090 0.0000                                                                                       | 
|    M64/A2_1/i_0_109/A                 XNOR2_X1      Rise  0.6090 0.0000 0.0390                      2.23275                                                   | 
|    M64/A2_1/i_0_109/ZN                XNOR2_X1      Rise  0.6590 0.0500 0.0250             0.393804 2.57361  2.96741           1       100                    | 
|    M64/A2_1/i_0_108/B                 XNOR2_X1      Rise  0.6590 0.0000 0.0250                      2.57361                                                   | 
|    M64/A2_1/i_0_108/ZN                XNOR2_X1      Rise  0.7140 0.0550 0.0420             0.971944 5.8097   6.78164           3       100                    | 
|    M64/A2_1/sum[7]                                  Rise  0.7140 0.0000                                                                                       | 
|    M64/A3_1/in1[7]                                  Rise  0.7140 0.0000                                                                                       | 
|    M64/A3_1/i_0_111/B                 XNOR2_X1      Rise  0.7140 0.0000 0.0420                      2.57361                                                   | 
|    M64/A3_1/i_0_111/ZN                XNOR2_X1      Rise  0.7630 0.0490 0.0240             0.311845 2.57361  2.88545           1       100                    | 
|    M64/A3_1/i_0_110/B                 XNOR2_X1      Rise  0.7630 0.0000 0.0240                      2.57361                                                   | 
|    M64/A3_1/i_0_110/ZN                XNOR2_X1      Rise  0.8180 0.0550 0.0420             0.828695 5.8097   6.63839           3       100                    | 
|    M64/A3_1/sum[7]                                  Rise  0.8180 0.0000                                                                                       | 
|    M64/A4_1/in1[7]                                  Rise  0.8180 0.0000                                                                                       | 
|    M64/A4_1/i_0_117/B                 XNOR2_X1      Rise  0.8180 0.0000 0.0420                      2.57361                                                   | 
|    M64/A4_1/i_0_117/ZN                XNOR2_X1      Rise  0.8670 0.0490 0.0250             0.401314 2.57361  2.97492           1       100                    | 
|    M64/A4_1/i_0_116/B                 XNOR2_X1      Rise  0.8670 0.0000 0.0250                      2.57361                                                   | 
|    M64/A4_1/i_0_116/ZN                XNOR2_X1      Rise  0.9150 0.0480 0.0280             0.41433  3.38608  3.80041           2       100                    | 
|    M64/A4_1/sum[7]                                  Rise  0.9150 0.0000                                                                                       | 
|    M64/A5_1/in1[7]                                  Rise  0.9150 0.0000                                                                                       | 
|    M64/A5_1/i_0_129/B                 XOR2_X1       Rise  0.9150 0.0000 0.0280                      2.36355                                                   | 
|    M64/A5_1/i_0_129/Z                 XOR2_X1       Rise  0.9760 0.0610 0.0330             0.660772 3.38608  4.04686           2       100                    | 
|    M64/A5_1/sum[7]                                  Rise  0.9760 0.0000                                                                                       | 
|    M64/A6/in1[7]                                    Rise  0.9760 0.0000                                                                                       | 
|    M64/A6/i_0_142/B                   XOR2_X1       Rise  0.9760 0.0000 0.0330                      2.36355                                                   | 
|    M64/A6/i_0_142/Z                   XOR2_X1       Rise  1.0380 0.0620 0.0320             0.451082 3.38608  3.83716           2       100                    | 
|    M64/A6/sum[7]                                    Rise  1.0380 0.0000                                                                                       | 
|    M64/A7/in1[7]                                    Rise  1.0380 0.0000                                                                                       | 
|    M64/A7/i_0_138/B                   XOR2_X1       Rise  1.0380 0.0000 0.0320                      2.36355                                                   | 
|    M64/A7/i_0_138/Z                   XOR2_X1       Rise  1.0860 0.0480 0.0200             0.332986 0.97463  1.30762           1       100                    | 
|    M64/A7/sum[7]                                    Rise  1.0860 0.0000                                                                                       | 
|    M64/c[7]                                         Rise  1.0860 0.0000                                                                                       | 
|    outReg/D[7]                                      Rise  1.0860 0.0000                                                                                       | 
|    outReg/i_0_9/A2                    AND2_X1       Rise  1.0860 0.0000 0.0200                      0.97463                                                   | 
|    outReg/i_0_9/ZN                    AND2_X1       Rise  1.1190 0.0330 0.0080             0.255196 1.14029  1.39549           1       100                    | 
|    outReg/Q_reg[7]/D                  DFF_X1        Rise  1.1190 0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[7]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000  0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540  0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540  0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550  0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080  0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080  0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430  0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1440  0.0010 0.0120    -0.0010           1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.1940  0.0500 0.0240             11.0051  15.4159  26.421            18      100      F    K        | 
|    outReg/Q_reg[7]/CK         DFF_X1        Rise  0.1920 -0.0020 0.0240    -0.0020           0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1920 2.1920 | 
| library setup check                       | -0.0280 2.1640 | 
| data required time                        |  2.1640        | 
|                                           |                | 
| data required time                        |  2.1640        | 
| data arrival time                         | -1.1190        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.0450        | 
--------------------------------------------------------------


 Timing Path to c[32] 
  
 Path Start Point : outReg/Q_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[32] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1970 0.0470 0.0250             13.9097  11.3958  25.3055           12      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[32]/CK        DFF_X1        Rise  0.2040 0.0070 0.0250                      0.949653                                    F             | 
|    outReg/Q_reg[32]/Q         DFF_X1        Rise  0.3520 0.1480 0.0670             16.3802  10       26.3802           1       100      F             | 
|    outReg/Q[32]                             Rise  0.3520 0.0000                                                                                       | 
|    c[32]                                    Rise  0.4000 0.0480 0.0670    0.0410            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.258391 1.24879 1.50718           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.4000        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1000        | 
--------------------------------------------------------------


 Timing Path to c[34] 
  
 Path Start Point : outReg/Q_reg[34] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[34] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1970 0.0470 0.0250             13.9097  11.3958  25.3055           12      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[34]/CK        DFF_X1        Rise  0.2050 0.0080 0.0250                      0.949653                                    F             | 
|    outReg/Q_reg[34]/Q         DFF_X1        Rise  0.3530 0.1480 0.0670             16.445   10       26.445            1       100      F             | 
|    outReg/Q[34]                             Rise  0.3530 0.0000                                                                                       | 
|    c[34]                                    Rise  0.3890 0.0360 0.0670    0.0290            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.258391 1.24879 1.50718           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3890        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1110        | 
--------------------------------------------------------------


 Timing Path to c[45] 
  
 Path Start Point : outReg/Q_reg[45] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[45] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_46/A  CLKBUF_X2     Rise  0.1500 0.0020 0.0120    0.0010            1.40591                                     F             | 
|    outReg/CTS_L4_c_tid0_46/Z  CLKBUF_X2     Rise  0.1970 0.0470 0.0260             13.4105  5.69792  19.1085           6       100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[45]/CK        DFF_X1        Rise  0.2010 0.0040 0.0260                      0.949653                                    F             | 
|    outReg/Q_reg[45]/Q         DFF_X1        Rise  0.3530 0.1520 0.0720             18.3599  10       28.3599           1       100      F             | 
|    outReg/Q[45]                             Rise  0.3530 0.0000                                                                                       | 
|    c[45]                                    Rise  0.3630 0.0100 0.0720                      10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.258391 1.24879 1.50718           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3630        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1370        | 
--------------------------------------------------------------


 Timing Path to c[44] 
  
 Path Start Point : outReg/Q_reg[44] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[44] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_46/A  CLKBUF_X2     Rise  0.1500 0.0020 0.0120    0.0010            1.40591                                     F             | 
|    outReg/CTS_L4_c_tid0_46/Z  CLKBUF_X2     Rise  0.1970 0.0470 0.0260             13.4105  5.69792  19.1085           6       100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[44]/CK        DFF_X1        Rise  0.2010 0.0040 0.0260                      0.949653                                    F             | 
|    outReg/Q_reg[44]/Q         DFF_X1        Rise  0.3520 0.1510 0.0630             16.5666  10       26.5666           1       100      F             | 
|    outReg/Q[44]                             Rise  0.3520 0.0000                                                                                       | 
|    c[44]                                    Rise  0.3590 0.0070 0.0630    0.0040            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.258391 1.24879 1.50718           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3590        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1410        | 
--------------------------------------------------------------


 Timing Path to c[33] 
  
 Path Start Point : outReg/Q_reg[33] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[33] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1970 0.0470 0.0250             13.9097  11.3958  25.3055           12      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[33]/CK        DFF_X1        Rise  0.2040 0.0070 0.0250                      0.949653                                    F             | 
|    outReg/Q_reg[33]/Q         DFF_X1        Rise  0.3460 0.1420 0.0610             14.0034  10       24.0034           1       100      F             | 
|    outReg/Q[33]                             Rise  0.3460 0.0000                                                                                       | 
|    c[33]                                    Rise  0.3590 0.0130 0.0610    0.0050            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.258391 1.24879 1.50718           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3590        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1410        | 
--------------------------------------------------------------


 Timing Path to c[31] 
  
 Path Start Point : outReg/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[31] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1970 0.0470 0.0250             13.9097  11.3958  25.3055           12      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[31]/CK        DFF_X1        Rise  0.2040 0.0070 0.0250                      0.949653                                    F             | 
|    outReg/Q_reg[31]/Q         DFF_X1        Rise  0.3370 0.1330 0.0520             10.0891  10       20.0891           1       100      F             | 
|    outReg/Q[31]                             Rise  0.3370 0.0000                                                                                       | 
|    c[31]                                    Rise  0.3510 0.0140 0.0520    0.0070            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.258391 1.24879 1.50718           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3510        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1490        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[6]/D 
  
 Path Start Point : inRegA/Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0540 0.0000                                                                                       | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0570 0.0030 0.0330    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1120 0.0550 0.0240             16.2997  7.95918  24.2589           1       100      F    K        | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1160 0.0040 0.0240                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1520 0.0360 0.0130             23.451   5.02807  28.479            4       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1580 0.0060 0.0140    0.0010            1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2060 0.0480 0.0230             12.6129  11.3958  24.0087           12      100      F    K        | 
| Data Path:                                                                                                                                                    | 
|    inRegA/Q_reg[1]/CK                 DFF_X1        Rise  0.2100 0.0040 0.0230                      0.949653                                    F             | 
|    inRegA/Q_reg[1]/Q                  DFF_X1        Fall  0.3040 0.0940 0.0100             0.840063 4.90224  5.7423            2       100      F             | 
|    inRegA/Q[1]                                      Fall  0.3040 0.0000                                                                                       | 
|    M64/a[1]                                         Fall  0.3040 0.0000                                                                                       | 
|    M64/i_0_0_3/A                      INV_X2        Fall  0.3040 0.0000 0.0100                      2.94332                                                   | 
|    M64/i_0_0_3/ZN                     INV_X2        Rise  0.4120 0.1080 0.0960             30.3139  51.1917  81.5056           31      100                    | 
|    M64/i_0_0_199/A2                   NOR2_X1       Rise  0.4430 0.0310 0.1000    0.0040            1.65135                                                   | 
|    M64/i_0_0_199/ZN                   NOR2_X1       Fall  0.4790 0.0360 0.0310             3.44391  5.49384  8.93775           3       100                    | 
|    M64/A1_2/in3[6]                                  Fall  0.4790 0.0000                                                                                       | 
|    M64/A1_2/i_0_100/A                 XNOR2_X1      Fall  0.4800 0.0010 0.0310                      2.12585                                                   | 
|    M64/A1_2/i_0_100/ZN                XNOR2_X1      Fall  0.5300 0.0500 0.0180             0.233719 2.57361  2.80733           1       100                    | 
|    M64/A1_2/i_0_99/B                  XNOR2_X1      Fall  0.5300 0.0000 0.0180                      2.36817                                                   | 
|    M64/A1_2/i_0_99/ZN                 XNOR2_X1      Rise  0.5970 0.0670 0.0470             2.35945  5.49384  7.85329           3       100                    | 
|    M64/A1_2/sum[6]                                  Rise  0.5970 0.0000                                                                                       | 
|    M64/A2_1/in3[6]                                  Rise  0.5970 0.0000                                                                                       | 
|    M64/A2_1/i_0_107/A                 XNOR2_X1      Rise  0.5980 0.0010 0.0470                      2.23275                                                   | 
|    M64/A2_1/i_0_107/ZN                XNOR2_X1      Rise  0.6490 0.0510 0.0250             0.303233 2.57361  2.87684           1       100                    | 
|    M64/A2_1/i_0_106/B                 XNOR2_X1      Rise  0.6490 0.0000 0.0250                      2.57361                                                   | 
|    M64/A2_1/i_0_106/ZN                XNOR2_X1      Rise  0.7050 0.0560 0.0440             1.3532   5.8097   7.1629            3       100                    | 
|    M64/A2_1/sum[6]                                  Rise  0.7050 0.0000                                                                                       | 
|    M64/A3_1/in1[6]                                  Rise  0.7050 0.0000                                                                                       | 
|    M64/A3_1/i_0_109/B                 XNOR2_X1      Rise  0.7050 0.0000 0.0440                      2.57361                                                   | 
|    M64/A3_1/i_0_109/ZN                XNOR2_X1      Rise  0.7550 0.0500 0.0250             0.450168 2.57361  3.02378           1       100                    | 
|    M64/A3_1/i_0_108/B                 XNOR2_X1      Rise  0.7550 0.0000 0.0250                      2.57361                                                   | 
|    M64/A3_1/i_0_108/ZN                XNOR2_X1      Rise  0.8030 0.0480 0.0290             0.539972 3.38608  3.92606           2       100                    | 
|    M64/A3_1/sum[6]                                  Rise  0.8030 0.0000                                                                                       | 
|    M64/A4_1/in1[6]                                  Rise  0.8030 0.0000                                                                                       | 
|    M64/A4_1/i_0_115/B                 XOR2_X1       Rise  0.8030 0.0000 0.0290                      2.36355                                                   | 
|    M64/A4_1/i_0_115/Z                 XOR2_X1       Rise  0.8660 0.0630 0.0330             0.827949 3.38608  4.21403           2       100                    | 
|    M64/A4_1/sum[6]                                  Rise  0.8660 0.0000                                                                                       | 
|    M64/A5_1/in1[6]                                  Rise  0.8660 0.0000                                                                                       | 
|    M64/A5_1/i_0_128/B                 XOR2_X1       Rise  0.8660 0.0000 0.0330                      2.36355                                                   | 
|    M64/A5_1/i_0_128/Z                 XOR2_X1       Rise  0.9270 0.0610 0.0310             0.39096  3.38608  3.77704           2       100                    | 
|    M64/A5_1/sum[6]                                  Rise  0.9270 0.0000                                                                                       | 
|    M64/A6/in1[6]                                    Rise  0.9270 0.0000                                                                                       | 
|    M64/A6/i_0_141/B                   XOR2_X1       Rise  0.9270 0.0000 0.0310                      2.36355                                                   | 
|    M64/A6/i_0_141/Z                   XOR2_X1       Rise  0.9770 0.0500 0.0210             0.669092 0.97463  1.64372           1       100                    | 
|    M64/A6/sum[6]                                    Rise  0.9770 0.0000                                                                                       | 
|    M64/c[6]                                         Rise  0.9770 0.0000                                                                                       | 
|    outReg/D[6]                                      Rise  0.9770 0.0000                                                                                       | 
|    outReg/i_0_8/A2                    AND2_X1       Rise  0.9770 0.0000 0.0210                      0.97463                                                   | 
|    outReg/i_0_8/ZN                    AND2_X1       Rise  1.0120 0.0350 0.0090             0.761336 1.14029  1.90163           1       100                    | 
|    outReg/Q_reg[6]/D                  DFF_X1        Rise  1.0130 0.0010 0.0090    0.0010            1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[6]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000  0.0000 0.0000             0.258391 1.24879  1.50718           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540  0.0540 0.0320             27.8353  9.15209  36.9874           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540  0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0550  0.0010 0.0320                      0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1080  0.0530 0.0210             0.505654 7.2041   7.70976           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1080  0.0000 0.0210                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1430  0.0350 0.0120             18.0654  6.92191  24.9873           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1440  0.0010 0.0120    -0.0010           1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.1940  0.0500 0.0240             11.0051  15.4159  26.421            18      100      F    K        | 
|    outReg/Q_reg[6]/CK         DFF_X1        Rise  0.1920 -0.0020 0.0240    -0.0020           0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1920 2.1920 | 
| library setup check                       | -0.0290 2.1630 | 
| data required time                        |  2.1630        | 
|                                           |                | 
| data required time                        |  2.1630        | 
| data arrival time                         | -1.0130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1500        | 
--------------------------------------------------------------


 Timing Path to c[41] 
  
 Path Start Point : outReg/Q_reg[41] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[41] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1970 0.0470 0.0250             13.9097  11.3958  25.3055           12      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[41]/CK        DFF_X1        Rise  0.2050 0.0080 0.0250                      0.949653                                    F             | 
|    outReg/Q_reg[41]/Q         DFF_X1        Rise  0.3370 0.1320 0.0520             9.76332  10       19.7633           1       100      F             | 
|    outReg/Q[41]                             Rise  0.3370 0.0000                                                                                       | 
|    c[41]                                    Rise  0.3490 0.0120 0.0510    0.0050            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.258391 1.24879 1.50718           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3490        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1510        | 
--------------------------------------------------------------


 Timing Path to c[46] 
  
 Path Start Point : outReg/Q_reg[46] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[46] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1990 0.0480 0.0220             8.53836  15.1944  23.7328           16      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[46]/CK        DFF_X1        Rise  0.2000 0.0010 0.0220                      0.949653                                    F             | 
|    outReg/Q_reg[46]/Q         DFF_X1        Rise  0.3380 0.1380 0.0590             12.7346  10       22.7346           1       100      F             | 
|    outReg/Q[46]                             Rise  0.3380 0.0000                                                                                       | 
|    c[46]                                    Rise  0.3480 0.0100 0.0580    0.0030            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.258391 1.24879 1.50718           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3480        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1520        | 
--------------------------------------------------------------


 Timing Path to c[63] 
  
 Path Start Point : outReg/Q_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[63] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1990 0.0480 0.0220             8.53836  15.1944  23.7328           16      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[63]/CK        DFF_X1        Rise  0.2010 0.0020 0.0220                      0.949653                                    F             | 
|    outReg/Q_reg[63]/Q         DFF_X1        Rise  0.3280 0.1270 0.0440             7.27219  10       17.2722           1       100      F             | 
|    outReg/Q[63]                             Rise  0.3280 0.0000                                                                                       | 
|    c[63]                                    Rise  0.3470 0.0190 0.0440    0.0150            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.258391 1.24879 1.50718           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3470        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1530        | 
--------------------------------------------------------------


 Timing Path to c[48] 
  
 Path Start Point : outReg/Q_reg[48] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[48] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1990 0.0480 0.0220             8.53836  15.1944  23.7328           16      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[48]/CK        DFF_X1        Rise  0.2000 0.0010 0.0220                      0.949653                                    F             | 
|    outReg/Q_reg[48]/Q         DFF_X1        Rise  0.3410 0.1410 0.0540             12.4086  10       22.4086           1       100      F             | 
|    outReg/Q[48]                             Rise  0.3410 0.0000                                                                                       | 
|    c[48]                                    Rise  0.3460 0.0050 0.0540    0.0030            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.258391 1.24879 1.50718           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3460        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1540        | 
--------------------------------------------------------------


 Timing Path to c[62] 
  
 Path Start Point : outReg/Q_reg[62] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[62] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1990 0.0480 0.0220             8.53836  15.1944  23.7328           16      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[62]/CK        DFF_X1        Rise  0.2010 0.0020 0.0220                      0.949653                                    F             | 
|    outReg/Q_reg[62]/Q         DFF_X1        Rise  0.3270 0.1260 0.0440             7.06596  10       17.066            1       100      F             | 
|    outReg/Q[62]                             Rise  0.3270 0.0000                                                                                       | 
|    c[62]                                    Rise  0.3460 0.0190 0.0440    0.0150            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.258391 1.24879 1.50718           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3460        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1540        | 
--------------------------------------------------------------


 Timing Path to c[30] 
  
 Path Start Point : outReg/Q_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[30] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1970 0.0470 0.0250             13.9097  11.3958  25.3055           12      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[30]/CK        DFF_X1        Rise  0.2030 0.0060 0.0250                      0.949653                                    F             | 
|    outReg/Q_reg[30]/Q         DFF_X1        Rise  0.3350 0.1320 0.0510             9.67335  10       19.6734           1       100      F             | 
|    outReg/Q[30]                             Rise  0.3350 0.0000                                                                                       | 
|    c[30]                                    Rise  0.3430 0.0080 0.0510    0.0020            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.258391 1.24879 1.50718           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3430        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1570        | 
--------------------------------------------------------------


 Timing Path to c[47] 
  
 Path Start Point : outReg/Q_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[47] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1990 0.0480 0.0220             8.53836  15.1944  23.7328           16      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[47]/CK        DFF_X1        Rise  0.2000 0.0010 0.0220                      0.949653                                    F             | 
|    outReg/Q_reg[47]/Q         DFF_X1        Rise  0.3320 0.1320 0.0520             10.1503  10       20.1503           1       100      F             | 
|    outReg/Q[47]                             Rise  0.3320 0.0000                                                                                       | 
|    c[47]                                    Rise  0.3410 0.0090 0.0520    0.0020            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.258391 1.24879 1.50718           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3410        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1590        | 
--------------------------------------------------------------


 Timing Path to c[40] 
  
 Path Start Point : outReg/Q_reg[40] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[40] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1970 0.0470 0.0250             13.9097  11.3958  25.3055           12      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[40]/CK        DFF_X1        Rise  0.2050 0.0080 0.0250                      0.949653                                    F             | 
|    outReg/Q_reg[40]/Q         DFF_X1        Rise  0.3350 0.1300 0.0430             7.81959  10       17.8196           1       100      F             | 
|    outReg/Q[40]                             Rise  0.3350 0.0000                                                                                       | 
|    c[40]                                    Rise  0.3410 0.0060 0.0430    0.0040            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.258391 1.24879 1.50718           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3410        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1590        | 
--------------------------------------------------------------


 Timing Path to c[39] 
  
 Path Start Point : outReg/Q_reg[39] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[39] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1970 0.0470 0.0250             13.9097  11.3958  25.3055           12      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[39]/CK        DFF_X1        Rise  0.2050 0.0080 0.0250                      0.949653                                    F             | 
|    outReg/Q_reg[39]/Q         DFF_X1        Rise  0.3350 0.1300 0.0430             7.45294  10       17.4529           1       100      F             | 
|    outReg/Q[39]                             Rise  0.3350 0.0000                                                                                       | 
|    c[39]                                    Rise  0.3400 0.0050 0.0430    0.0030            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.258391 1.24879 1.50718           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3400        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1600        | 
--------------------------------------------------------------


 Timing Path to c[42] 
  
 Path Start Point : outReg/Q_reg[42] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[42] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_46/A  CLKBUF_X2     Rise  0.1500 0.0020 0.0120    0.0010            1.40591                                     F             | 
|    outReg/CTS_L4_c_tid0_46/Z  CLKBUF_X2     Rise  0.1970 0.0470 0.0260             13.4105  5.69792  19.1085           6       100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[42]/CK        DFF_X1        Rise  0.2010 0.0040 0.0260                      0.949653                                    F             | 
|    outReg/Q_reg[42]/Q         DFF_X1        Rise  0.3350 0.1340 0.0470             9.22125  10       19.2212           1       100      F             | 
|    outReg/Q[42]                             Rise  0.3350 0.0000                                                                                       | 
|    c[42]                                    Rise  0.3390 0.0040 0.0470    0.0020            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.258391 1.24879 1.50718           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3390        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1610        | 
--------------------------------------------------------------


 Timing Path to c[49] 
  
 Path Start Point : outReg/Q_reg[49] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[49] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1990 0.0480 0.0220             8.53836  15.1944  23.7328           16      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[49]/CK        DFF_X1        Rise  0.2000 0.0010 0.0220                      0.949653                                    F             | 
|    outReg/Q_reg[49]/Q         DFF_X1        Rise  0.3290 0.1290 0.0490             8.65801  10       18.658            1       100      F             | 
|    outReg/Q[49]                             Rise  0.3290 0.0000                                                                                       | 
|    c[49]                                    Rise  0.3380 0.0090 0.0490    0.0020            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.258391 1.24879 1.50718           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3380        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1620        | 
--------------------------------------------------------------


 Timing Path to c[43] 
  
 Path Start Point : outReg/Q_reg[43] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[43] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_46/A  CLKBUF_X2     Rise  0.1500 0.0020 0.0120    0.0010            1.40591                                     F             | 
|    outReg/CTS_L4_c_tid0_46/Z  CLKBUF_X2     Rise  0.1970 0.0470 0.0260             13.4105  5.69792  19.1085           6       100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[43]/CK        DFF_X1        Rise  0.2010 0.0040 0.0260                      0.949653                                    F             | 
|    outReg/Q_reg[43]/Q         DFF_X1        Rise  0.3340 0.1330 0.0460             8.88267  10       18.8827           1       100      F             | 
|    outReg/Q[43]                             Rise  0.3340 0.0000                                                                                       | 
|    c[43]                                    Rise  0.3360 0.0020 0.0460                      10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.258391 1.24879 1.50718           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3360        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1640        | 
--------------------------------------------------------------


 Timing Path to c[38] 
  
 Path Start Point : outReg/Q_reg[38] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[38] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1970 0.0470 0.0250             13.9097  11.3958  25.3055           12      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[38]/CK        DFF_X1        Rise  0.2050 0.0080 0.0250                      0.949653                                    F             | 
|    outReg/Q_reg[38]/Q         DFF_X1        Rise  0.3330 0.1280 0.0410             6.59748  10       16.5975           1       100      F             | 
|    outReg/Q[38]                             Rise  0.3330 0.0000                                                                                       | 
|    c[38]                                    Rise  0.3350 0.0020 0.0410                      10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.258391 1.24879 1.50718           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3350        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1650        | 
--------------------------------------------------------------


 Timing Path to c[37] 
  
 Path Start Point : outReg/Q_reg[37] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[37] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1970 0.0470 0.0250             13.9097  11.3958  25.3055           12      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[37]/CK        DFF_X1        Rise  0.2050 0.0080 0.0250                      0.949653                                    F             | 
|    outReg/Q_reg[37]/Q         DFF_X1        Rise  0.3290 0.1240 0.0370             5.13728  10       15.1373           1       100      F             | 
|    outReg/Q[37]                             Rise  0.3290 0.0000                                                                                       | 
|    c[37]                                    Rise  0.3330 0.0040 0.0370    0.0030            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.258391 1.24879 1.50718           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3330        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1670        | 
--------------------------------------------------------------


 Timing Path to c[35] 
  
 Path Start Point : outReg/Q_reg[35] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[35] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1970 0.0470 0.0250             13.9097  11.3958  25.3055           12      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[35]/CK        DFF_X1        Rise  0.2050 0.0080 0.0250                      0.949653                                    F             | 
|    outReg/Q_reg[35]/Q         DFF_X1        Rise  0.3290 0.1240 0.0370             5.19118  10       15.1912           1       100      F             | 
|    outReg/Q[35]                             Rise  0.3290 0.0000                                                                                       | 
|    c[35]                                    Rise  0.3320 0.0030 0.0370    0.0020            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.258391 1.24879 1.50718           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3320        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1680        | 
--------------------------------------------------------------


 Timing Path to c[12] 
  
 Path Start Point : outReg/Q_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2030 0.0520 0.0250             11.0051  17.0938  28.0988           18      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[12]/CK        DFF_X1        Rise  0.2050 0.0020 0.0250                      0.949653                                    F             | 
|    outReg/Q_reg[12]/Q         DFF_X1        Rise  0.3260 0.1210 0.0340             3.67324  10       13.6732           1       100      F             | 
|    outReg/Q[12]                             Rise  0.3260 0.0000                                                                                       | 
|    c[12]                                    Rise  0.3290 0.0030 0.0340    0.0020            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.258391 1.24879 1.50718           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3290        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1710        | 
--------------------------------------------------------------


 Timing Path to c[58] 
  
 Path Start Point : outReg/Q_reg[58] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[58] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1990 0.0480 0.0220             8.53836  15.1944  23.7328           16      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[58]/CK        DFF_X1        Rise  0.2010 0.0020 0.0220                      0.949653                                    F             | 
|    outReg/Q_reg[58]/Q         DFF_X1        Rise  0.3230 0.1220 0.0360             4.47488  10       14.4749           1       100      F             | 
|    outReg/Q[58]                             Rise  0.3230 0.0000                                                                                       | 
|    c[58]                                    Rise  0.3280 0.0050 0.0360    0.0030            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.258391 1.24879 1.50718           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3280        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1720        | 
--------------------------------------------------------------


 Timing Path to c[29] 
  
 Path Start Point : outReg/Q_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[29] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_47/A  CLKBUF_X2     Rise  0.1500 0.0020 0.0120    0.0010            1.40591                                     F             | 
|    outReg/CTS_L4_c_tid0_47/Z  CLKBUF_X2     Rise  0.1910 0.0410 0.0210             8.78398  5.69792  14.4819           6       100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[29]/CK        DFF_X1        Rise  0.1960 0.0050 0.0210                      0.949653                                    F             | 
|    outReg/Q_reg[29]/Q         DFF_X1        Rise  0.3240 0.1280 0.0460             7.86044  10       17.8604           1       100      F             | 
|    outReg/Q[29]                             Rise  0.3240 0.0000                                                                                       | 
|    c[29]                                    Rise  0.3270 0.0030 0.0450                      10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.258391 1.24879 1.50718           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3270        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1730        | 
--------------------------------------------------------------


 Timing Path to c[36] 
  
 Path Start Point : outReg/Q_reg[36] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[36] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_48/A  CLKBUF_X3     Rise  0.1500 0.0020 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_48/Z  CLKBUF_X3     Rise  0.1970 0.0470 0.0250             13.9097  11.3958  25.3055           12      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[36]/CK        DFF_X1        Rise  0.2050 0.0080 0.0250                      0.949653                                    F             | 
|    outReg/Q_reg[36]/Q         DFF_X1        Rise  0.3250 0.1200 0.0330             3.43073  10       13.4307           1       100      F             | 
|    outReg/Q[36]                             Rise  0.3250 0.0000                                                                                       | 
|    c[36]                                    Rise  0.3270 0.0020 0.0330                      10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.258391 1.24879 1.50718           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3270        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1730        | 
--------------------------------------------------------------


 Timing Path to c[19] 
  
 Path Start Point : outReg/Q_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[19] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_44/A  CLKBUF_X1     Rise  0.1500 0.0020 0.0120    0.0010            0.77983                                     F             | 
|    outReg/CTS_L4_c_tid0_44/Z  CLKBUF_X1     Rise  0.2060 0.0560 0.0310             6.28707  5.69792  11.985            6       100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[19]/CK        DFF_X1        Rise  0.2070 0.0010 0.0310                      0.949653                                    F             | 
|    outReg/Q_reg[19]/Q         DFF_X1        Rise  0.3250 0.1180 0.0300             1.92056  10       11.9206           1       100      F             | 
|    outReg/Q[19]                             Rise  0.3250 0.0000                                                                                       | 
|    c[19]                                    Rise  0.3270 0.0020 0.0300    0.0010            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.258391 1.24879 1.50718           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3270        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1730        | 
--------------------------------------------------------------


 Timing Path to c[27] 
  
 Path Start Point : outReg/Q_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[27] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_47/A  CLKBUF_X2     Rise  0.1500 0.0020 0.0120    0.0010            1.40591                                     F             | 
|    outReg/CTS_L4_c_tid0_47/Z  CLKBUF_X2     Rise  0.1910 0.0410 0.0210             8.78398  5.69792  14.4819           6       100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[27]/CK        DFF_X1        Rise  0.1960 0.0050 0.0210                      0.949653                                    F             | 
|    outReg/Q_reg[27]/Q         DFF_X1        Rise  0.3210 0.1250 0.0390             5.77357  10       15.7736           1       100      F             | 
|    outReg/Q[27]                             Rise  0.3210 0.0000                                                                                       | 
|    c[27]                                    Rise  0.3260 0.0050 0.0390    0.0030            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.258391 1.24879 1.50718           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3260        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1740        | 
--------------------------------------------------------------


 Timing Path to c[17] 
  
 Path Start Point : outReg/Q_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[17] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_44/A  CLKBUF_X1     Rise  0.1500 0.0020 0.0120    0.0010            0.77983                                     F             | 
|    outReg/CTS_L4_c_tid0_44/Z  CLKBUF_X1     Rise  0.2060 0.0560 0.0310             6.28707  5.69792  11.985            6       100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[17]/CK        DFF_X1        Rise  0.2070 0.0010 0.0310                      0.949653                                    F             | 
|    outReg/Q_reg[17]/Q         DFF_X1        Rise  0.3250 0.1180 0.0300             1.81334  10       11.8133           1       100      F             | 
|    outReg/Q[17]                             Rise  0.3250 0.0000                                                                                       | 
|    c[17]                                    Rise  0.3260 0.0010 0.0300                      10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.258391 1.24879 1.50718           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3260        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1740        | 
--------------------------------------------------------------


 Timing Path to c[28] 
  
 Path Start Point : outReg/Q_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[28] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_47/A  CLKBUF_X2     Rise  0.1500 0.0020 0.0120    0.0010            1.40591                                     F             | 
|    outReg/CTS_L4_c_tid0_47/Z  CLKBUF_X2     Rise  0.1910 0.0410 0.0210             8.78398  5.69792  14.4819           6       100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[28]/CK        DFF_X1        Rise  0.1960 0.0050 0.0210                      0.949653                                    F             | 
|    outReg/Q_reg[28]/Q         DFF_X1        Rise  0.3230 0.1270 0.0410             6.7797   10       16.7797           1       100      F             | 
|    outReg/Q[28]                             Rise  0.3230 0.0000                                                                                       | 
|    c[28]                                    Rise  0.3250 0.0020 0.0410                      10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.258391 1.24879 1.50718           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1750        | 
--------------------------------------------------------------


 Timing Path to c[59] 
  
 Path Start Point : outReg/Q_reg[59] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[59] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1990 0.0480 0.0220             8.53836  15.1944  23.7328           16      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[59]/CK        DFF_X1        Rise  0.2000 0.0010 0.0220                      0.949653                                    F             | 
|    outReg/Q_reg[59]/Q         DFF_X1        Rise  0.3240 0.1240 0.0380             5.31016  10       15.3102           1       100      F             | 
|    outReg/Q[59]                             Rise  0.3240 0.0000                                                                                       | 
|    c[59]                                    Rise  0.3250 0.0010 0.0380                      10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.258391 1.24879 1.50718           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1750        | 
--------------------------------------------------------------


 Timing Path to c[57] 
  
 Path Start Point : outReg/Q_reg[57] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[57] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1990 0.0480 0.0220             8.53836  15.1944  23.7328           16      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[57]/CK        DFF_X1        Rise  0.2010 0.0020 0.0220                      0.949653                                    F             | 
|    outReg/Q_reg[57]/Q         DFF_X1        Rise  0.3210 0.1200 0.0370             4.31093  10       14.3109           1       100      F             | 
|    outReg/Q[57]                             Rise  0.3210 0.0000                                                                                       | 
|    c[57]                                    Rise  0.3250 0.0040 0.0370    0.0010            10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.258391 1.24879 1.50718           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1750        | 
--------------------------------------------------------------


 Timing Path to c[16] 
  
 Path Start Point : outReg/Q_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[16] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_44/A  CLKBUF_X1     Rise  0.1500 0.0020 0.0120    0.0010            0.77983                                     F             | 
|    outReg/CTS_L4_c_tid0_44/Z  CLKBUF_X1     Rise  0.2060 0.0560 0.0310             6.28707  5.69792  11.985            6       100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[16]/CK        DFF_X1        Rise  0.2070 0.0010 0.0310                      0.949653                                    F             | 
|    outReg/Q_reg[16]/Q         DFF_X1        Rise  0.3240 0.1170 0.0290             1.26943  10       11.2694           1       100      F             | 
|    outReg/Q[16]                             Rise  0.3240 0.0000                                                                                       | 
|    c[16]                                    Rise  0.3250 0.0010 0.0290                      10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.258391 1.24879 1.50718           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1750        | 
--------------------------------------------------------------


 Timing Path to c[21] 
  
 Path Start Point : outReg/Q_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[21] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_44/A  CLKBUF_X1     Rise  0.1500 0.0020 0.0120    0.0010            0.77983                                     F             | 
|    outReg/CTS_L4_c_tid0_44/Z  CLKBUF_X1     Rise  0.2060 0.0560 0.0310             6.28707  5.69792  11.985            6       100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[21]/CK        DFF_X1        Rise  0.2070 0.0010 0.0310                      0.949653                                    F             | 
|    outReg/Q_reg[21]/Q         DFF_X1        Rise  0.3240 0.1170 0.0290             1.38616  10       11.3862           1       100      F             | 
|    outReg/Q[21]                             Rise  0.3240 0.0000                                                                                       | 
|    c[21]                                    Rise  0.3240 0.0000 0.0290                      10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.258391 1.24879 1.50718           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3240        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1760        | 
--------------------------------------------------------------


 Timing Path to c[20] 
  
 Path Start Point : outReg/Q_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[20] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_44/A  CLKBUF_X1     Rise  0.1500 0.0020 0.0120    0.0010            0.77983                                     F             | 
|    outReg/CTS_L4_c_tid0_44/Z  CLKBUF_X1     Rise  0.2060 0.0560 0.0310             6.28707  5.69792  11.985            6       100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[20]/CK        DFF_X1        Rise  0.2070 0.0010 0.0310                      0.949653                                    F             | 
|    outReg/Q_reg[20]/Q         DFF_X1        Rise  0.3240 0.1170 0.0290             1.29809  10       11.2981           1       100      F             | 
|    outReg/Q[20]                             Rise  0.3240 0.0000                                                                                       | 
|    c[20]                                    Rise  0.3240 0.0000 0.0290                      10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.258391 1.24879 1.50718           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3240        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1760        | 
--------------------------------------------------------------


 Timing Path to c[8] 
  
 Path Start Point : outReg/Q_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2030 0.0520 0.0250             11.0051  17.0938  28.0988           18      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[8]/CK         DFF_X1        Rise  0.2050 0.0020 0.0250                      0.949653                                    F             | 
|    outReg/Q_reg[8]/Q          DFF_X1        Rise  0.3220 0.1170 0.0300             2.04504  10       12.045            1       100      F             | 
|    outReg/Q[8]                              Rise  0.3220 0.0000                                                                                       | 
|    c[8]                                     Rise  0.3230 0.0010 0.0300                      10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.258391 1.24879 1.50718           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3230        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1770        | 
--------------------------------------------------------------


 Timing Path to c[10] 
  
 Path Start Point : outReg/Q_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2030 0.0520 0.0250             11.0051  17.0938  28.0988           18      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[10]/CK        DFF_X1        Rise  0.2050 0.0020 0.0250                      0.949653                                    F             | 
|    outReg/Q_reg[10]/Q         DFF_X1        Rise  0.3210 0.1160 0.0290             1.47426  10       11.4743           1       100      F             | 
|    outReg/Q[10]                             Rise  0.3210 0.0000                                                                                       | 
|    c[10]                                    Rise  0.3220 0.0010 0.0290                      10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.258391 1.24879 1.50718           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3220        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1780        | 
--------------------------------------------------------------


 Timing Path to c[9] 
  
 Path Start Point : outReg/Q_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2030 0.0520 0.0250             11.0051  17.0938  28.0988           18      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[9]/CK         DFF_X1        Rise  0.2050 0.0020 0.0250                      0.949653                                    F             | 
|    outReg/Q_reg[9]/Q          DFF_X1        Rise  0.3210 0.1160 0.0290             1.43768  10       11.4377           1       100      F             | 
|    outReg/Q[9]                              Rise  0.3210 0.0000                                                                                       | 
|    c[9]                                     Rise  0.3220 0.0010 0.0290                      10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.258391 1.24879 1.50718           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3220        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1780        | 
--------------------------------------------------------------


 Timing Path to c[52] 
  
 Path Start Point : outReg/Q_reg[52] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[52] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2030 0.0520 0.0250             11.0051  17.0938  28.0988           18      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[52]/CK        DFF_X1        Rise  0.2060 0.0030 0.0250                      0.949653                                    F             | 
|    outReg/Q_reg[52]/Q         DFF_X1        Rise  0.3210 0.1150 0.0280             1.03973  10       11.0397           1       100      F             | 
|    outReg/Q[52]                             Rise  0.3210 0.0000                                                                                       | 
|    c[52]                                    Rise  0.3220 0.0010 0.0280                      10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.258391 1.24879 1.50718           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3220        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1780        | 
--------------------------------------------------------------


 Timing Path to c[6] 
  
 Path Start Point : outReg/Q_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2030 0.0520 0.0250             11.0051  17.0938  28.0988           18      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[6]/CK         DFF_X1        Rise  0.2060 0.0030 0.0250                      0.949653                                    F             | 
|    outReg/Q_reg[6]/Q          DFF_X1        Rise  0.3210 0.1150 0.0290             1.32417  10       11.3242           1       100      F             | 
|    outReg/Q[6]                              Rise  0.3210 0.0000                                                                                       | 
|    c[6]                                     Rise  0.3220 0.0010 0.0290                      10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.258391 1.24879 1.50718           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3220        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1780        | 
--------------------------------------------------------------


 Timing Path to c[18] 
  
 Path Start Point : outReg/Q_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[18] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_44/A  CLKBUF_X1     Rise  0.1500 0.0020 0.0120    0.0010            0.77983                                     F             | 
|    outReg/CTS_L4_c_tid0_44/Z  CLKBUF_X1     Rise  0.2060 0.0560 0.0310             6.28707  5.69792  11.985            6       100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[18]/CK        DFF_X1        Rise  0.2070 0.0010 0.0310                      0.949653                                    F             | 
|    outReg/Q_reg[18]/Q         DFF_X1        Rise  0.3220 0.1150 0.0270             0.574111 10       10.5741           1       100      F             | 
|    outReg/Q[18]                             Rise  0.3220 0.0000                                                                                       | 
|    c[18]                                    Rise  0.3220 0.0000 0.0270                      10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.258391 1.24879 1.50718           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3220        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1780        | 
--------------------------------------------------------------


 Timing Path to c[61] 
  
 Path Start Point : outReg/Q_reg[61] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[61] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_45/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_45/Z  CLKBUF_X3     Rise  0.1990 0.0480 0.0220             8.53836  15.1944  23.7328           16      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[61]/CK        DFF_X1        Rise  0.2010 0.0020 0.0220                      0.949653                                    F             | 
|    outReg/Q_reg[61]/Q         DFF_X1        Rise  0.3180 0.1170 0.0350             3.06085  10       13.0609           1       100      F             | 
|    outReg/Q[61]                             Rise  0.3180 0.0000                                                                                       | 
|    c[61]                                    Rise  0.3210 0.0030 0.0340                      10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.258391 1.24879 1.50718           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1790        | 
--------------------------------------------------------------


 Timing Path to c[51] 
  
 Path Start Point : outReg/Q_reg[51] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c[51] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000             0.258391 1.42116  1.67955           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0540 0.0540 0.0330             27.8353  10.1602  37.9954           3       100      F    K        | 
|    outReg/clk_CTS_1_PP_3                    Rise  0.0540 0.0000                                                                                       | 
|    outReg/CTS_L2_c_tid1_67/A  CLKBUF_X1     Rise  0.0560 0.0020 0.0330    0.0010            0.77983                                     F             | 
|    outReg/CTS_L2_c_tid1_67/Z  CLKBUF_X1     Rise  0.1120 0.0560 0.0230             0.505655 7.95918  8.46483           1       100      F    K        | 
|    outReg/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.1120 0.0000 0.0230                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.1480 0.0360 0.0120             18.0654  7.85514  25.9205           6       100      FA   K        | 
|    outReg/CTS_L4_c_tid0_64/A  CLKBUF_X3     Rise  0.1510 0.0030 0.0120    0.0010            1.42116                                     F             | 
|    outReg/CTS_L4_c_tid0_64/Z  CLKBUF_X3     Rise  0.2030 0.0520 0.0250             11.0051  17.0938  28.0988           18      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    outReg/Q_reg[51]/CK        DFF_X1        Rise  0.2060 0.0030 0.0250                      0.949653                                    F             | 
|    outReg/Q_reg[51]/Q         DFF_X1        Rise  0.3200 0.1140 0.0270             0.765241 10       10.7652           1       100      F             | 
|    outReg/Q[51]                             Rise  0.3200 0.0000                                                                                       | 
|    c[51]                                    Rise  0.3200 0.0000 0.0270                      10                                          c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.258391 1.24879 1.50718           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3200        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1800        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 563M, CVMEM - 2128M, PVMEM - 2982M)
