S2R72C05***
 Data Sheet
            Rev.1.00


NOTICE
No part of this material may be reproduced or duplicated in any form or by any means without the written
permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice.
Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material
or due to its application or use in any product or circuit and, further, there is no representation that this material
is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any
intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that
anything made in accordance with this material will be free from any patent or copyright infringement of a third
party. This material or portions thereof may contain technology or the subject relating to strategic products
under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export license
from the Ministry of International Trade and Industry or other approval from another government agency.
All other product names mentioned herein are trademarks and/or registered trademarks of their respective
companies.
                                                      ©SEIKO EPSON CORPORATION 2007, All rights reserved.


Scope
   This document applies to the “S2R72C05” USB 2.0 Device Host Controller LSI.
S2R72C05***                                   EPSON
Data Sheet (Rev.1.00)




                                                       Table of Contents
1 OVERVIEW ........................................................................................................................................1
2 FEATURES ........................................................................................................................................2
3 BLOCK DIAGRAM.............................................................................................................................4
4 FUNCTIONS ......................................................................................................................................5
  4.1    Power Supply...........................................................................................................................5
  4.2    Boundary Scan ........................................................................................................................6
    4.2.1     Instructions Supported.....................................................................................................6
    4.2.2     DEVICE_CODE................................................................................................................6
    4.2.3     Terminals Excluded from Boundary Scan.......................................................................6
  4.3    Reset ........................................................................................................................................7
    4.3.1     Hard Reset ........................................................................................................................7
    4.3.2     Soft Reset ..........................................................................................................................7
  4.4   Clock ........................................................................................................................................7
  4.5    Power Management.................................................................................................................8
  4.6    CPU-I/F....................................................................................................................................9
  4.7   IDE-I/F.....................................................................................................................................9
  4.8    USB Device I/F ........................................................................................................................9
    4.8.1     Speed Mode and Transfer Type .......................................................................................9
    4.8.2     Resources ..........................................................................................................................9
      4.8.2.1   Endpoint............................................................................................................................................... 9
      4.8.2.2   FIFO ................................................................................................................................................... 10
    4.8.3     Data Flow........................................................................................................................10
    4.8.4     USB Device Port External Circuits ...............................................................................11
  4.9    USB Host I/F .........................................................................................................................12
    4.9.1     Speed Mode and Transfer Type .....................................................................................12
    4.9.2     Resources ........................................................................................................................12
      4.9.2.1   Channel .............................................................................................................................................. 12
      4.9.2.2   FIFO ................................................................................................................................................... 12
    4.9.3     Data Flow........................................................................................................................13
    4.9.4     USB Host Port External Circuits ..................................................................................14
  4.10 FIFO.......................................................................................................................................15
    4.10.1    USB FIFO .......................................................................................................................15
    4.10.2    Media FIFO.....................................................................................................................15
5 TERMINAL LAYOUT DIAGRAMS...................................................................................................16
6 TERMINAL FUNCTIONS .................................................................................................................18
S2R72C05***                                                            EPSON                                                                                               i
Data Sheet (Rev.1.00)


7 ELECTRICAL CHARACTERISTICS................................................................................................22
   7.1    Absolute Maximum Ratings .................................................................................................22
   7.2    Recommended Operating Conditions ...................................................................................22
   7.3    DC Characteristics ................................................................................................................23
     7.3.1     Current Consumption ....................................................................................................23
     7.3.2     Input Characteristics .....................................................................................................25
     7.3.3     Output Characteristics...................................................................................................26
     7.3.4     Terminal Capacitance ....................................................................................................27
   7.4   AC Characteristics ................................................................................................................28
     7.4.1     Reset Timing...................................................................................................................28
     7.4.2     Clock Timing...................................................................................................................28
     7.4.3     CPU/DMA I/F Access Timing.........................................................................................29
       7.4.3.1   Specifications for CVDD = 1.65 V to 3.6 V........................................................................................ 29
       7.4.3.2   Specifications When Limited to CVDD = 3.0 V to 3.6 V .................................................................. 30
     7.4.4     IDE I/F Timing ...............................................................................................................31
       7.4.4.1   PIO Read Timing ............................................................................................................................... 31
       7.4.4.2   PIO Write Timing .............................................................................................................................. 32
       7.4.4.3   DMA Read Timing ............................................................................................................................. 33
       7.4.4.4   DMA Write Timing ............................................................................................................................ 34
       7.4.4.5   Ultra DMA Read Timing ................................................................................................................... 35
       7.4.4.6   Ultra DMA Write Timing .................................................................................................................. 37
     7.4.5     USB I/F Timing ..............................................................................................................38
8 CONNECTION EXAMPLES.............................................................................................................39
   8.1    CPU I/F Connection Example...............................................................................................39
   8.2    USB I/F Connection Example ...............................................................................................40
     8.2.1     For QFP15-128 (Device Periphery)................................................................................40
     8.2.2     For QFP15-128 (Host Periphery)...................................................................................41
     8.2.3     For PFBGA8UX121/PFBGA10UX121 (Device Periphery) ...........................................42
     8.2.4     For PFBGA8UX121/PFBGA10UX121 (Host Periphery) ..............................................43
9 PRODUCT CODES ..........................................................................................................................44
10 EXTERNAL DIMENSION DIAGRAMS ..........................................................................................45
   10.1 QFP Package .........................................................................................................................45
   10.2 BGA Package (PFBGA8UX121)............................................................................................45
   10.3 BGA Package (PFBGA10UX121)..........................................................................................45
ii                                                             EPSON                                                                        S2R72C05***
                                                                                                                             Data Sheet (Rev.1.00)


                                                                                             1 OVERVIEW
1 OVERVIEW
   The S2R72C05** is a USB host and device controller LSI that supports USB 2.0 high-speed mode. Separate
   host and device ports are provided to allow use as a USB host or USB device, depending on how control is
   switched.
   An IDE I/F is also provided, making it ideal for mobile or car-mounted electronic devices with built-in
   HDDs.
S2R72C05***                                         EPSON                                                   1
Data Sheet (Rev.1.00)


2 FEATURES
2 FEATURES
  <<USB 2.0 device functions>>
         • HS (480 Mbps) and FS (12 Mbps) transfer support
         • Built-in FS/HS termination (no external circuits required)
         • VBUS 5V I/F (requires external protection circuit)
         • Support for control, bulk, interrupt, and isochronous transfers
         • Support for bulk, interrupt, isochronous transfer endpoints x5 and endpoint 0
  <<USB 2.0 host functions>>
         • Support for HS (480 Mbps), FS (12 Mbps), and LS (1.5 Mbps) transfers
         • Built-in pull-down resistor for downstream port (no external circuit required)
         • Built-in HS termination (no external circuit required)
         • Support for control, bulk, interrupt, and isochronous transfers
            Channel architecture
            Dedicated control transfer channel x1
            Dedicated bulk transfer channel x1
            Bulk, interrupt, and isochronous transfer channels x4
         • USB power switch interface
  <<Media data transfer functions>>
         • Media FIFO independent of USB allows data transfer between IDE and CPU.
  <<CPU I/F>>
         • Supports 16-bit width standard CPU I/F
         • Includes DMA 2ch. (Multi-word procedure)
         • Big Endian (Includes bus swapping function to support Little Endian CPUs)
         • I/F variable voltage (3.3 V to 1.8 V)
  <<IDE I/F>>
         • Supports ATA/ATAPI6
            PIO mode 0 to 4, Multi-word DMA, UDMA mode 0 to 5
2                                                 EPSON                                      S2R72C05***
                                                                                      Data Sheet (Rev.1.00)


                                                                                            2 FEATURES
   <<Miscellaneous>>
          • Clock input: Supports 12 MHz or 24 MHz quartz oscillator. (Built-in oscillator circuit and 1 MΩ
             feedback resistor)
          • Power supply voltage: 3-voltage system, featuring 3.3 V, 1.8 V, and CPU I/F power supply (3.3 V to
             1.8 V)
          • Supports Boundary-Scan
          • Package type: QFP15-128, PFBGA8UX121, PFBGA10UX121
          • Guaranteed operating temperature range: -40°C to 105°C
S2R72C05***                                      EPSON                                                        3
Data Sheet (Rev.1.00)


3 BLOCK DIAGRAM
3 BLOCK DIAGRAM
                                    XINT
                                    XCS
                                  CA[8:1]
                                    XRD
                                   XBEL
                                XWRH/XBEH
                                   XWRL
                                 XDREQ0
                                 XDACK0
                                  XDREQ1
                                  XDACK1
                                  CD[15:0]
                         CPU I/F Controller         DMA Controller
                                                                                               VBUSEN_A
                                                                                              VBUSFLG_A
    HDD[15:0]                                                                                 DP_A
     HDMARQ                                                       t
                                                                  s
                                                                  o
                                                                  H             M             DM_A
                                                                                T
    XHDMACK                                                                     H
      XHIOR                                                       SIE
      XHIOW                                                                                   R1_A
    XHCS[1:0]        IDE
     HDA[2:0]       Master
     HIORDY        Controller                                                                 DP_B
     HINTRQ                                                      e
                                                                 c
                                                                 i
                                                                 v
                                                                 e
                                                                 D              M             DM_B
                                                                                T
    XHRESET                                                                     D            VBUS_B
     XHDASP                                                       SIE
    XHPDIAG                                                                                   R1_B
                                                                                  0
                                                                                C 6            XI
                                                                   60MHz          L
                                                                                S&L
                                                                                O P            XO
                                  a
                                  i
                                  d
                                  e
                                                t
                                                n
                                                i
                                                o
                                                p
                                                d
                                                n
                                                E
                                                /
                                                l
                                                e
                                                n
                                  M             n
                                                a
                                                h
                                                C
                                O
                                F
                                I
                                F
                                a
                                i
                                d
                                e
                                M                   O
                                                    F
                                                    I
                                                    F
                                                    B
                                                                                tx
                                                    S
                                                    U
                                                                                s
                                                                                e u
                                                                                TM
                                                                          TDI   TMS
                                                                                TRST
                                                                                TCK
                                                                         TEST
                XRESET
                                                                                 TDO
                                     Figure 3-1: Overall block diagram
4                                                EPSON                                       S2R72C05***
                                                                                      Data Sheet (Rev.1.00)


                                                                                               4 FUNCTIONS
4 FUNCTIONS
   4.1      Power Supply
            This LSI has three power supply circuits and a common ground. The power supply circuits consist of
            HVDD (3.3 V) for USB I/O, IDE I/O, and TEST I/O; CVDD (3.3 V to 1.8 V) for CPU I/F I/O; and
            LVDD (1.8 V) for internal circuits. (See Figure 4-1.)
                                                        LVDD                     HVDD
                                                         1.8V                      3.3V
                     CPU                                        H_SIE       HTM         USB
                                   I    CPU
                                                     FIFO
                                  O     -I/F
                                                                D_SIE       DTM
                                                 IDE
                                                  -I/F             TEST
                                                   IO               IO
                            CVDD
                         1.8V~3.3V
                                                 IDE
                                     Figure 4-1: S2R72C05 power supplies
            Given below are the sequences for turning the power supplies on and off.
            This LSI will not operate with only some of the power supplies turned on or off. The following
            restrictions apply to the sequence for turning the CVDD/HVDD I/O power supplies and LVDD
            internal power supply on or off. There are no restrictions on the sequence for turning the CVDD and
            HVDD power supplies on or off.
            • The LVDD must be turned on before turning on the CVDD and HVDD power supplies.
            • The CVDD and HVDD power supplies must be turned off before turning off the LVDD.
   If adherence to this sequence is not possible for reasons related to power supply circuit characteristics or
   load, the CVDD or HVDD must be on for no longer than 1 second while the LVDD is off.
S2R72C05***                                            EPSON                                                    5
Data Sheet (Rev.1.00)


4 FUNCTIONS
  4.2  Boundary Scan
       Boundary scanning (JTAG) may be used when the TEST terminal is set to “Low” (default).
       Boundary scanning consists of a BSR (Boundary Scan Register) conforming to the JTAG (IEEE
       1149.1) specifications, a connecting scan path, and a TAP controller. Boundary scan connection
       information may be provided in BSDL format.
       4.2.1     Instructions Supported
                 This LSI has a JTAG instruction bit width of 4 bits and supports the following JTAG
                 instructions.
                                 Table 4-1: JTAG instruction codes
           Instruction                              Description                       Code
       SAMPLE/PRELOAD          Loads LSI internal status to BSR and sets data.  0010
       BYPASS                  Bypasses the scan path using BSR.                1111
       EXTEST                  Physical device connection check.                0000
       CLAMP                   Bypasses the scan path while maintaining output  0011
                               values.
       HIGHZ                   Sets all outputs to Hi-Z.                        0100
       IDCODE                  Outputs the specified DEVICE_CODE.               0001
       4.2.2     DEVICE_CODE
                 The DEVICE_CODE corresponding to an IDCODE instruction is composed of the
                 following elements.
                                       Table 4-2: DEVICE_CODE
                                        Version                  1
                                    Part Number               0x0015
                                    Manufacturer              0x0BE
                 The DEVICE_CODE response for an IDCODE instruction will therefore be
                 0001_0000000000010101_00010111110_1.
       4.2.3     Terminals Excluded from Boundary Scan
                 The following terminals do not include boundary scan cells and are therefore excluded
                 from boundary scanning in this LSI: DP_A, DM_A, DP_B, DM_B, R1_A, R1_B, XI, XO,
                 VBUS_B, and TEST.
6                                                  EPSON                                     S2R72C05***
                                                                                    Data Sheet (Rev.1.00)


                                                                                                4 FUNCTIONS
   4.3    Reset
          This LSI includes a hard reset function via the external XRESET terminal and soft reset function via
          register settings.
          4.3.1      Hard Reset
                     Start from reset status when power is turned on, then cancel the reset after confirming
                     power on.
          4.3.2      Soft Reset
                     All LSI circuits can be reset via software, or internal USB analog macros can be reset
                     individually. The ChipReset.AllReset bit is used to reset all circuits in this LSI, or the
                     D_Reset.ResetDTM or H_Reset.ResetHTM bits are used to reset the respective device
                     analog macro or host analog macro. However, note that the analog macro should be reset
                     only in the SLEEP state.
   4.4    Clock
          This LSI contains an internal oscillator and feedback resistor (1 MΩ) and supports clock generation
          using an external resonator. The oscillator frequency can be set to 12 MHz or 24 MHz via the
          register settings.
          Figure 4-2 shows a typical connection arrangement for an oscillator circuit. Cd, Cg, and Rd in the
          oscillator circuit must be matched based on the resonator. Contact the resonator manufacturer to
          obtain circuit constants.
                                                   Cd       Cg
                                             Rd
                                                XO             XI
         Figure 4-2: Clock generation via the internal oscillator and external resonator
S2R72C05***                                         EPSON                                                       7
Data Sheet (Rev.1.00)


4 FUNCTIONS
  4.5  Power Management
       This LSI includes a power management function that features six power management states: SLEEP,
       SNOOZE, ACTIVE60, ACT_DEVICE, ACT_HOST, and ACT_ALL. (See Figure 4-3.)
       All function blocks are active in the ACT_ALL state (although the USB host function and USB
       device function cannot be used simultaneously). In the SLEEP state, however, only the circuits
       necessary for restarting from standby mode are active. Intermediate power management states exist
       between ACT_ALL and SLEEP, depending on the required activation status.
                                            CPU                      H_SIE      HTM
                                                          FIFO
                ACT_ALL                      -I/F                    D_SIE      DTM
                                            OSC           PLL            IDE-I/F
                                            CPU                      H_SIE      HTM
                                                          FIFO
                ACT_HOST                     -I/F                    D_SIE      DTM
                                            OSC           PLL            IDE-I/F
                                            CPU                      H_SIE      HTM
                                                          FIFO
                ACT_DEVICE                   -I/F                    D_SIE      DTM
                                            OSC           PLL            IDE-I/F
                                            CPU                      H_SIE      HTM
                                                          FIFO
                ACTIVE60                     -I/F                    D_SIE      DTM
                                            OSC           PLL            IDE-I/F
                                            CPU                      H_SIE      HTM
                                                          FIFO
                SNOOZE                      -I/F*                    D_SIE      DTM
                                            OSC           PLL            IDE-I/F
                                            CPU                      H_SIE      HTM
                                                          FIFO
                SLEEP                       -I/F*                    D_SIE      DTM
                                            OSC           PLL            IDE-I/F
                                                   Active              Inactive
                     *The CPU-I/F is only partially active in the SLEEP and SNOOZE
                       states, allowing access to the asynchronous access register.
                              Figure 4-3: Power management states
8                                                 EPSON                                     S2R72C05***
                                                                                    Data Sheet (Rev.1.00)


                                                                                              4 FUNCTIONS
   4.6    CPU-I/F
          This LSI is connected to the CPU via a 16-bit interface. Endian settings can be set as Big Endian or
          Little Endian in 16-bit steps. For Big Endian, registers with even addresses can be accessed above
          the bus (CD[15:8]), while registers with odd addresses can be accessed below the bus (CD[7:0]). For
          Little Endian, registers with even addresses can be accessed below the bus (CD[7:0]), while registers
          with odd addresses can be accessed above the bus (CD[15:8]).
          The bus mode can be set to either Strobe mode for accessing using high/low strobe (XWRH/XWRL)
          or Byte Enable mode for accessing using high/low byte enable (XBEH/XBEL) for writing in 8-bit.
          Endian and bus mode are set by the CPUIF_MODE register immediately after resetting.
          The CPU-I/F on this LSI includes 2-ch DMA (slave).
          The registers that are accessible will depend on the power management state. For detailed
          information, refer to the LSI Technical Manual.
   4.7    IDE-I/F
          This LSI includes an IDE host function supporting ATA/ATAPI6, which supports PIO modes 0 to 4,
          Multi Word DMA, and UDMA modes 0 to 5 transfer modes.
   4.8    USB Device I/F
          This LSI supports high-speed specification USB device functions that comply with USB 2.0
          (Universal Serial Bus Specification Revision 2.0) standards.
          4.8.1     Speed Mode and Transfer Type
                    This LSI supports HS (480 Mbps) and FS (12 Mbps) speed modes when operating USB
                    devices. The speed mode is automatically set by the speed negotiations performed when
                    the bus is reset. For example, HS transfer mode will be selected automatically by speed
                    negotiations if connected to a USB host that supports HS speed mode. (Note that FS speed
                    mode can be set deliberately via register settings.)
                    All transfer types stipulated in the USB 2.0 standard are supported, including control
                    transfer (endpoint 0), bulk, interrupt, and isochronous transfers.
          4.8.2     Resources
                    4.8.2.1      Endpoint
                                 This LSI includes endpoint 0 and five standard endpoints. Endpoint 0 supports
                                 control transfer. The standard endpoints support bulk, interrupt, and
                                 isochronous transfers. The standard endpoint numbers, maximum packet size,
                                 and transfer direction (IN/OUT) can be set as desired.
S2R72C05***                                         EPSON                                                      9
Data Sheet (Rev.1.00)


4 FUNCTIONS
                  4.8.2.2     FIFO
                              This LSI includes 4.5 kB of FIFO for use with USB data transfer. This forms
                              the data transfer route with USB. The FIFO capacity for each endpoint can be
                              assigned as desired through software. For example, performance can be
                              improved by assigning an adequate FIFO area to the endpoints for bulk
                              transfers.
        4.8.3     Data Flow
                  Endpoints are assigned to USB FIFO areas on a one-to-one basis. Responses are returned
                  to USB transactions automatically, depending on the USB FIFO effective free capacity
                  (for OUT transfer) or effective data quantity (for IN transfer). Thus, the software need not
                  be directly involved in individual transactions, allowing USB data transfers to be
                  controlled as data flow on the USB FIFO.
      CPU                      USB FIFO                        Endpoint           USB Host
                          Write           Read
                                                 Data quantity <
             FIFO_Empty                            MaxPktSize
                                                                         IN token
                Write
                                                                      NAK handshake             IN transaction
                                                                                                (NAK response)
                                                 Data quantity >=
              FIFO_Full                            MaxPktSize            IN token
                                                                       DATA packet              IN transaction
                                                                                                (Data reply)
                                                                      ACK handshake
                                                  Transfer sent
             FIFO_Empty
                Write
                                                 Data quantity <
                                                   MaxPktSize            IN token
                                                                                                IN transaction
                                                                      NAK handshake             (NAK response)
                                                 Data quantity >=
              FIFO_Full                            MaxPktSize            IN token
                                                                       DATA packet              IN transaction
                                 Empty                                                          (Data reply)
                                                                      ACK handshake
                                 Data
     Figure 4-4: Typical data flow (with FIFO assigned for MaxPktSize and IN transfer)
10                                                EPSON                                           S2R72C05***
                                                                                       Data Sheet (Rev.1.00)


                                                                                                   4 FUNCTIONS
        CPU                     USB FIFO                       Endpoint                USB Host
                           Read           Write
                                                 Free quantity >=
               FIFO_Empty                          MaxPktSize              PING token
                                                                         ACK handshake                PING transaction
                                                                                                      (ACK response)
                                                                           OUT token
                                                                          DATA packet                 OUT transaction
                                                                         NYET handshak                (Data receipt)
                                                Transfer received                       e
                FIFO_Full
                  Read
                                                 Free quantity <
                                                   MaxPktSize              PING token
                                                                                                      PING transaction
                                                                         NAK handshake                (NAK response)
                                                 Free quantity >=
               FIFO_Empty                          MaxPktSize              PING token
                                                                         ACK handshake                PING transaction
                                  Empty                                                               (ACK response)
                                  Data
                                                                 Note: PING transactions are performed only in High
                                                                                   Speed mode.
      Figure 4-5: Typical data flow (with FIFO assigned for MaxPktSize and OUT transfer)
          4.8.4     USB Device Port External Circuits
                    This LSI has internal FS and HS device termination resistors, eliminating the need for
                    additional components normally used to adjust impedance. This allows a DP/DM line to
                    be connected between the LSI terminal and the connector. The appropriate components
                    should be used to protect against static electricity and implement EMI precautions.
                    The VBUS terminal uses a 5 V input and does not require external voltage conversion.
                    However, a protection circuit is recommended since certain commercially available USB
                    host and hub products may apply surge voltages that exceed VBUS ratings.
                    Refer to the “PCB Design Guidelines for S1R72V Series USB 2.0 High-Speed Devices”
                    provided separately.
S2R72C05***                                       EPSON                                                               11
Data Sheet (Rev.1.00)


4 FUNCTIONS
   4.9 USB Host I/F
       This LSI supports high-speed specification USB host functions that comply with USB 2.0 (Universal
       Serial Bus Specification Revision 2.0) standards.
       4.9.1     Speed Mode and Transfer Type
                 This LSI supports HS (480 Mbps), FS (12 Mbps) and LS (1.5 Mbps) speed modes when
                 operating USB hosts. The speed mode is automatically set through speed negotiation
                 performed when the bus is reset.
                 All transfer types stipulated in the USB 2.0 standard are supported, including control, bulk,
                 interrupt, and isochronous transfers.
       4.9.2     Resources
                 4.9.2.1     Channel
                             In this LSI, the setting register sets for transfers with end points on a one-to-
                             one basis are referred to as channels. This LSI features one dedicated channel
                             for control transfers, one dedicated channel for bulk transfers, and four general
                             channels that support bulk, interrupt, and isochronous transfers. The endpoint
                             number, maximum packet size, and transfer direction (in/out) can be set as
                             desired for all channels. Transfers are also possible for a number of endpoints
                             exceeding the number of channels using time-multiplexing for channels via
                             software.
                 4.9.2.2     FIFO
                             This LSI includes 4.5 kB of FIFO for use with USB data transfers. This forms
                             the data transfer route with USB. The FIFO capacity for each channel can be
                             assigned as desired via software. For example, performance can be improved
                             by assigning a sufficient FIFO area to the channels for bulk transfers.
12                                               EPSON                                             S2R72C05***
                                                                                         Data Sheet (Rev.1.00)


                                                                                             4 FUNCTIONS
          4.9.3     Data Flow
                    The channels are assigned to FIFO areas on a one-to-one basis, and transactions are
                    automatically sent via USB, depending on the FIFO effective free capacity (for IN
                    transfers) or effective data quantity (for OUT transfers). The software need not be directly
                    involved in individual transactions, allowing the USB data transfer to be controlled as data
                    flow on the FIFO.
        CPU                          FIFO                         Channel            USB Device
                            Read            Write
                                                   Free quantity >=
               FIFO_Empty
                                                     MaxPktSize
                                                                            IN token
                                                                                                IN transaction
                                                                        NAK handshake
                                                                                                (NAK response)
                                                                            IN token
                                                                          DATA packet           IN transaction
                                                                        ACK handshake           (Data reply)
                                                  Transfer received
                FIFO_Full
                  Read
                                                   Free quantity <
                                                     MaxPktSize
                                                   Free quantity >=
               FIFO_Empty                            MaxPktSize
                                                                            IN token
                                    Empty
                                                                        NAK handshake           IN transaction
                                    Data                                                        (NAK response)
       Figure 4-6: Typical data flow (with FIFO assigned for MaxPktSize and IN transfers)
S2R72C05***                                         EPSON                                                      13
Data Sheet (Rev.1.00)


4 FUNCTIONS
      CPU                         FIFO                          Channel          USB Device
                          Write           Read
                                                  Data quantity <
             FIFO_Empty                            MaxPktSize
                Write
                                                 Data quantity >=
              FIFO_Full                            MaxPktSize
                                                                         OUT token
                                                                        DATA packet          OUT transaction
                                                                      ACK handshake
                                                  Transfer sent
             FIFO_Empty
                Write
                                                  Data quantity <
                                                   MaxPktSize
                                                 Data quantity >=
              FIFO_Full                            MaxPktSize
                                                                         OUT token
                                                                        DATA packet          OUT transaction
                                 Empty
                                                                      ACK handshake
                                                  Transfer sent
                                 Data
    Figure 4-7: Typical data flow (with FIFO assigned for MaxPktSize and OUT transfers)
        4.9.4     USB Host Port External Circuits
                  This LSI features internal USB host termination resistors, including HS termination
                  resistors, eliminating the need for the external components typically used to adjust
                  impedance. This allows the connection of a DP/DM line between the LSI terminal and the
                  connector. However, note that the appropriate components should be used to protect
                  against static electricity and to implement EMI precautions. External VBUS control
                  components are required for VBUS.
14                                                 EPSON                                        S2R72C05***
                                                                                      Data Sheet (Rev.1.00)


                                                                                          4 FUNCTIONS
   4.10 FIFO
          4.10.1    USB FIFO
                    This LSI includes 4.5 kB of USB FIFO for use with USB data transfers. This is shared
                    between USB device I/F and USB host I/F. The USB FIFO capacity for each endpoint or
                    channel can be assigned as desired via software.
                    Transfers are possible between the USB-I/F and CPU-I/F via the USB FIFO or directly
                    between the USB-I/F and IDE-I/F.
          4.10.2    Media FIFO
                    This LSI includes 64 B of Media FIFO for use with IDE data transfers. This forms the data
                    transfer route with the IDE-I/F and CPU-I/F. Data cannot be transferred to or from the
                    USB-I/F with Media FIFO.
S2R72C05***                                        EPSON                                                   15
Data Sheet (Rev.1.00)


5 TERMINAL LAYOUT DIAGRAMS
5 TERMINAL LAYOUT DIAGRAMS
                    HINTRQ   XHDMACK   HIORDY   XHIOR   XHIOW   HDMARQ   HDD15   HVDD   HDD0   HDD14   HDD1   VSS    HDD13    HDD2   HDD12   HDD3   HVDD   VSS   LVDD   HDD11    HDD4   HDD10   HDD5   VSS   HDD9   HDD6   HDD8   HDD7   XHRESET   VSS   LVDD   HVDD
                    96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65
     HDA1      97                                                                                                                                                                                                                                                      64 CVDD
  XHPDIAG      98                                                                                                                                                                                                                                                      63 LVDD
     HDA0      99                                                                                                                                                                                                                                                      62 CD15
      LVDD    100                                                                                                                                                                                                                                                      61   CD14
       VSS    101                                                                                                                                                                                                                                                      60   CD13
     HVDD     102                                                                                                                                                                                                                                                      59   CD12
     HDA2     103                                                                                                                                                                                                                                                      58   CD11
    XHCS0     104                                                                                                                                                                                                                                                      57   CD10
    XHCS1     105                                                                                                                                                                                                                                                      56   CD9
   XHDASP     106                                                                                                                                                                                                                                                      55   CD8
 VBUSFLG_A    107                                                                                                                                                                                                                                                      54   VSS
  VBUSEN_A    108                                                                                                                                                                                                                                                      53   CD7
      LVDD    109                                                                                                                                                                                                                                                      52   CD6
       VSS    110                                                                                                                                                                                                                                                      51   CD5
       R1_A   111                                                                                              S2R72C05F00Axxx                                                                                                                                         50   VSS
       VSS    112                                                                                                 QFP15-128                                                                                                                                            49   CVDD
     HVDD     113                                                                                                                                                                                                                                                      48   CD4
      DM_A    114                                                                                                                                                                                                                                                      47   CD3
       VSS    115                                                                                                                                                                                                                                                      46   CD2
      DP_A    116                                                                                                                                                                                                                                                      45   CD1
     HVDD     117                                                                                                                                                                                                                                                      44   CD0
      LVDD    118                                                                                                                                                                                                                                                      43   VSS
       VSS    119                                                                                                                                                                                                                                                      42   LVDD
     TEST     120                                                                                                                                                                                                                                                      41   XDACK1
       TDO    121                                                                                                                                                                                                                                                      40   XDREQ1
       TCK    122                                                                                                                                                                                                                                                      39   XDACK0
     HVDD     123                                                                                                                                                                                                                                                      38   XDREQ0
       TMS    124                                                                                                                                                                                                                                                      37   XINT
        TDI   125                                                                                                                                                                                                                                                      36   VSS
     TRST     126                                                                                                                                                                                                                                                      35   CVDD
      LVDD    127                                                                                                                                                                                                                                                      34   VSS
         XI   128                                                                                                                                                                                                                                                      33   XWRL
                       1        2        3        4       5 6             7       8       9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
                                                                                                                                             N.C.
                                                                                                                                                                                                                                                                XWRH
                                                                                                                                                                                                                                                         XRD
                                                                                                                                                    LVDD
                                                                                                                                                           VSS
                                                                                                                                                                 CVDD
                                                                                                                                                                                                                                                   XCS
                                                                                 HVDD                         HVDD
                                                                                                                                                                                        CA1     CA2    CA3   CA4    CA5    CA6    CA7    CA8
                                                                                                                     VBUS_B                                             XRESET
                    XO       VSS
                                       LVDD
                                                VSS     R1_B    VSS      VSS
                                                                                        DM_B
                                                                                               VSS     DP_B                   LVDD
                                                                                                                                     VSS                                         XBEL
                                                                Figure 5-1: QFP package terminal layout diagram
16                                                                                                                                   EPSON                                                                                                      S2R72C05***
                                                                                                                                                                                                                                         Data Sheet (Rev.1.00)


                                                                 5 TERMINAL LAYOUT DIAGRAMS
                                  S2R72C05/PFBGA8UX121,PFBGA10UX121
                                               TOP View
     1        2       3        4         5         6        7         8     9    10      11
    NC        XI    LVDD     LVDD      DP_A      DM_A     HVDD      R1_A  LVDD HDA0     NC
                                                                                             A
    XO       VSS    TRST      VSS     HVDD        VSS   VBUSEN_A     VSS   VSS HDA2  XHPDIAG
                                                                                             B
   LVDD      VSS     TDI      TCK      TEST      XHCS0  VBUSFLG_A    VSS XHCS1 HDA1   HINTRQ
                                                                                             C
   R1_B      VSS     TDO    XHDASP    HVDD     XHDMACK   HIORDY    XHIOW XHIOR HDD0  HDMARQ
                                                                                             D
   HVDD      TMS     VSS     LVDD      VSS       HDD14    HDD15    HDD12   VSS HDD2   HDD13
                                                                                             E
   DM_B      VSS     VSS      CA2      VSS       LVDD     HDD3       VSS HDD1   VSS    HVDD
                                                                                             F
   DP_B     HVDD   VBUS_B     CA3      XINT     XDACK1    HVDD     HDD11 HDD5  HDD10   HDD4
                                                                                             G
   LVDD      VSS    CVDD      CA4    XDACK0       CD3      CD6      CVDD  CD13 HDD8    HDD9
                                                                                             H
   LVDD   XRESET     CA1     XBEL    XDREQ1       CD0      CD4       CD7  CD10 HDD6    HDD7
                                                                                             J
    CA8      XCS     CA5      CA6      CA7        CD1      CD5       CD9  CD12 CD14  XHRESET
                                                                                             K
    NC       XRD    XWRH     XWRL    XDREQ0       CD2     CVDD       CD8  CD11 CD15     NC
                                                                                             L
     1        2       3        4         5         6        7         8     9    10      11
                         Figure 5-2: BGA package terminal layout diagram
S2R72C05***                                       EPSON                                        17
Data Sheet (Rev.1.00)


6 TERMINAL FUNCTIONS
6 TERMINAL FUNCTIONS
  OSC
                                                         Terminal
   Pin    Ball        Name             I/O     RESET                               Terminal description
                                                            type
                                                                      Internal oscillator circuit input
  128    A2       XI                    IN         -       Analog     (12 MHz, 24 MHz)
  1      B1       XO                  OUT          -       Analog     Internal oscillator circuit output
  TEST
                                                         Terminal
   Pin    Ball         Name             I/O    RESET                               Terminal description
                                                            type
  120    C5       TEST                   IN        -          -       Test terminal (Must be fixed at Low)
  121    D3       TDO                 OUT        Hi-Z       2mA       Boundary scan TDO terminal
  122    C4       TCK                    IN        -          -       Boundary scan TCK terminal
  124    E2       TMS                    IN        -          -       Boundary scan TMS terminal
  125    C3       TDI                    IN        -          -       Boundary scan TDI terminal
  126    B3       TRST                   IN        -          -       Boundary scan TRST terminal
If the boundary scan function is not used, the TEST, TCK, TMS, TDI, and TRST terminals should all be set to Low and
the TDO terminal left open.
PD: Pull Down
PU: Pull Up
  USB
                                                         Terminal
   Pin    Ball         Name            I/O     RESET                                Terminal description
                                                            type
                                                                      Internal operation reference current setting
  111    A8       R1_A                  IN         -       Analog     terminal (Connect 6.2 kΩ ±1% resistance
                                                                      between VSS)
  116    A5       DP_A                   BI      Hi-Z      Analog     USB host data line (Data +)
  114    A6       DM_A                   BI      Hi-Z      Analog     USB host data line (Data -)
                                                          Schmitt     USB power switch fault detection signal
  107    C7       VBUSFLG_A             IN      (PU)
                                                            (PU)      (1: Normal, 0: Error)
  108    B7       VBUSEN_A            OUT         Lo        2mA       USB power switch control signal
                                                                      Internal operation reference current setting
  5      D1       R1_B                  IN         -       Analog     terminal (Connect 6.2 kΩ ±1% resistance
                                                                      between VSS)
  11     G1       DP_B                   BI      Hi-Z      Analog     USB device data line (Data +)
  9      F1       DM_B                   BI      Hi-Z      Analog     USB device data line (Data -)
  13     G3       VBUS_B                IN      (PD)        (PD)      USB device bus detection signal
PD: Pull Down
PU: Pull Up
18                                                     EPSON                                             S2R72C05***
                                                                                                 Data Sheet (Rev.1.00)


                                                                                  6 TERMINAL FUNCTIONS
 CPU I/F
 Pin Ball           Name             I/O    RESET      Terminal                   Terminal description
                                                         type
                                                    Bus Mode ⇒        16bit Strobe mode             16bit BE mode
 20     J2    XRESET                  IN        -          -                           Reset signal
 31     L2    XRD                     IN        -          -                            Read strobe
 33     L4    XWRL (XWR)              IN        -          -          Write strobe (lower)           Write strobe
 32     L3    XWRH (XBEH)             IN        -          -         Write strobe (upper)          High-byte enable
 30     K2    XCS                     IN        -          -                         Chip select signal
                                                         2mA
 37     G5    XINT                  OUT       High                                    Interrupt signal
                                                      (Tri-state)
 38     L5    XDREQ0                OUT       High       2mA                          DMA0 request
 39     H5    XDACK0                  IN        -          -                        DMA0 acknowledge
 40     J5    XDREQ1                OUT       High       2mA                          DMA1 request
 41     G6    XDACK1                  IN        -          -                        DMA1 acknowledge
                                                                   Must be fixed at High or
 21     J4    XBEL                    IN        -          -                                       Low-byte enable
                                                                               Low
 22     J3    CA1                     IN        -          -
 23     F4    CA2                     IN        -          -
 24     G4    CA3                     IN        -          -
 25     H4    CA4                     IN        -          -
                                                                                     CPU bus address
 26     K3    CA5                     IN        -          -
 27     K4    CA6                     IN        -          -
 28     K5    CA7                     IN        -          -
 29     K1    CA8                     IN        -          -
 44     J6    CD0                     BI      Hi-Z       2mA
 45     K6    CD1                     BI      Hi-Z       2mA
 46     L6    CD2                     BI      Hi-Z       2mA
 47     H6    CD3                     BI      Hi-Z       2mA
 48     J7    CD4                     BI      Hi-Z       2mA
 51     K7    CD5                     BI      Hi-Z       2mA
 52     H7    CD6                     BI      Hi-Z       2mA
 53     J8    CD7                     BI      Hi-Z       2mA
                                                                                       CPU data bus
 55     L8    CD8                     BI      Hi-Z       2mA
 56     K8    CD9                     BI      Hi-Z       2mA
 57     J9    CD10                    BI      Hi-Z       2mA
 58     L9    CD11                    BI      Hi-Z       2mA
 59     K9    CD12                    BI      Hi-Z       2mA
 60     H9    CD13                    BI      Hi-Z       2mA
 61     K10   CD14                    BI      Hi-Z       2mA
 62     L10   CD15                    BI      Hi-Z       2mA
The XINT terminal can be set to 1/0 or Hi-Z/0 mode, depending on register settings.
PD: Pull Down
PU: Pull Up
S2R72C05***                                           EPSON                                                         19
Data Sheet (Rev.1.00)


6 TERMINAL FUNCTIONS
 IDE I/F
                                                       Terminal
 Pin      Ball      Name          I/O      RESET                               Terminal description
                                                         type
 103     B10     HDA2            OUT         Hi-Z        4mA
 97      C10     HDA1            OUT         Hi-Z        4mA    IDE register address
 99      A10     HDA0            OUT         Hi-Z        4mA
 105     C9      XHCS1           OUT         Hi-Z        4mA    Control register access chip select
 104     C6      XHCS0           OUT         Hi-Z        4mA    Command block register access chip select
 93      D9      XHIOR           OUT         Hi-Z        4mA    IDE read strobe
 92      D8      XHIOW           OUT         Hi-Z        4mA    IDE write strobe
 91      D11     HDMARQ            IN       (PD)         (PD)   DMA transfer request
 95      D6      XHDMACK         OUT         Hi-Z        4mA    DMA transfer acknowledgement
 94      D7      HIORDY            IN       (PU)         (PU)   IDE register ready signal
 96      C11     HINTRQ            IN       (PD)         (PD)   IDE interrupt request
 68      K11     XHRESET         OUT         Hi-Z        4mA    IDE bus reset
 106     D4      XHDASP            IN       (PU)         (PU)   Drive enable/slave drive available
 98      B11     XHPDIAG           IN       (PU)         (PU)   Diagnostic sequence end signal
 90      E7      HDD15             BI        Hi-Z      4mA(PU)
 87      E6      HDD14             BI        Hi-Z      4mA(PU)
 84      E11     HDD13             BI        Hi-Z      4mA(PU)
 82      E8      HDD12             BI        Hi-Z      4mA(PU)
 77      G8      HDD11             BI        Hi-Z      4mA(PU)
 75      G10     HDD10             BI        Hi-Z      4mA(PU)
 72      H11     HDD9              BI        Hi-Z      4mA(PU)
 70      H10     HDD8              BI        Hi-Z      4mA(PU)
                                                                IDE data bus
 69      J11     HDD7              BI       (PD)       4mA(PD)
 71      J10     HDD6              BI        Hi-Z      4mA(PU)
 74      G9      HDD5              BI        Hi-Z      4mA(PU)
 76      G11     HDD4              BI        Hi-Z      4mA(PU)
 81      F7      HDD3              BI        Hi-Z      4mA(PU)
 83      E10     HDD2              BI        Hi-Z      4mA(PU)
 86      F9      HDD1              BI        Hi-Z      4mA(PU)
 88      D10     HDD0              BI        Hi-Z      4mA(PU)
PU and PD can be turned on or off via register settings.
PD: Pull Down
PU: Pull Up
Note: The IDE I/F terminals are all 5-V tolerant.
20                                                      EPSON                                       S2R72C05***
                                                                                           Data Sheet (Rev.1.00)


                                                                     6 TERMINAL FUNCTIONS
 POWER
           Pin               Ball         Name     Voltage             Terminal description
 8, 12, 65, 80, 89,  G7, D5, F11, E1,                         Power supply for IDE I/F I/O, USB I/O, and
                                         HVDD       3.3V
 102, 113, 117, 123  G2, B5, A7                               TEST I/O
 19, 35, 49, 64      H3, L7, H8          CVDD    1.8 to 3.3 v Power supply for CPU I/F I/O
 3, 14, 17, 42, 63,  J1, E4, F6, H1, A3,
 66, 78, 100, 109,   A4 , C1, A9         LVDD       1.8V      OSC I/O and internal power supply
 118, 127
 2, 4, 6, 7, 10, 15, F3, E3, E5, F5, C8,
 18, 34, 36, 43, 50, F8, E9, F10, H2,
 54, 67, 73, 79, 85, F2, B2, B4, B6, B8, VSS          0V      GND
 101, 110, 112, 115, D2, C2, B9
 119
 16                  A1, L1, A11, L11    N.C.         0V      NC terminal (connect to GND)
S2R72C05***                                    EPSON                                                    21
Data Sheet (Rev.1.00)


7 ELECTRICAL CHARACTERISTICS
7 ELECTRICAL CHARACTERISTICS
   7.1 Absolute Maximum Ratings
                  Item            Symbol                     Rating                 Units
          Power supply voltage     HVDD                 VSS - 0.3 to 4.0               V
                                   CVDD                 VSS - 0.3 to 4.0               V
                                   LVDD                 VSS - 0.3 to 2.5               V
              Input voltage          HVI            VSS - 0.3 to HVDD + 0.5            V
                                   CVI*1            VSS - 0.3 to CVDD + 0.5            V
                                    IVI*2               VSS - 0.3 to 5.5               V
                                   VVI*3                VSS - 0.3 to 6.0               V
                                    LVI*4           VSS - 0.3 to LVDD + 0.5            V
             Output voltage         HVO             VSS - 0.3 to HVDD + 0.5            V
                                   CVO*1            VSS - 0.3 to CVDD + 0.5            V
         Output current/terminal   IOUT                       ±10                    mA
          Storage temperature        Tstg                  -65 to 150                 °C
       *1 CPU-I/F
       *2 IDE-I/F
       *3 VBUS_B
       *4 XI
   7.2 Recommended Operating Conditions
                  Item            Symbol          MIN          TYP          MAX      Units
          Power supply voltage     HVDD          3.00          3.30         3.60        V
                                   CVDD          1.65            -          3.60        V
                                    LVDD         1.65          1.80         1.95        V
              Input voltage           HVI         -0.3           -       HVDD+0.3       V
                                    CVI*1         -0.3           -       CVDD+0.3       V
                                     IVI*2        -0.3           -           5.5        V
                                    VVI*3         -0.3           -           6.0        V
                                    LVI*4         -0.3           -        LVDD+0.3      V
          Ambient temperature         Ta          -40           25          105        °C
       *1 CPU-I/F
       *2 IDE-I/F
       *3 VBUS_B
       *4 XI
       Power to the IC should be turned on in the sequence shown below.
             LVDD (internal) → HVDD, CVDD (IO section)
       Likewise, power to the IC should be turned off in the sequence shown below.
             HVDD, CVDD (IO section) → LVDD (internal)
       Note: Avoid leaving the HVDD or CVDD on continuously (for more than 1 second) when the
              LVDD is off, since doing so may affect the chip reliability.
22                                             EPSON                                       S2R72C05***
                                                                                   Data Sheet (Rev.1.00)


                                                                      7 ELECTRICAL CHARACTERISTICS
     7.3      DC Characteristics
              7.3.1      Current Consumption
          Item             Symbol                Condition                MIN      TYP        MAX      Units
 Power supply feed        *1
 current
    Power supply          IDDH         HVDD = 3.3V(typ), HVDD =
                                                                            -       41          65       mA
    current                            3.6V(max)
                          IDDCH        CVDD = 3.3V(typ), CVDD =
                                                                            -        1           4       mA
                                       3.6V(max)
                          IDDCL        CVDD = 1.8V(typ), CVDD =
                                                                            -      0.7           2       mA
                                       1.95V(max)
                          IDDL         LVDD = 1.8V(typ), LVDD =
                                                                            -       75         120       mA
                                       1.95V(max)
 Stationary current       *2
    Power supply          IDDS         VIN = HVDD,CVDD,LVDD or
    current                            VSS
                                       HVDD = 3.6V                          -        -          80       µA
                                       CVDD = 3.6V
                                       LVDD = 1.95V
 Input leakage
    Input leakage         IL           HVDD = 3.6V
    current                            CVDD = 3.6V
                                       LVDD = 1.95V
                                       HVIH = HVDD                         -5        -           5       µA
                                       CVIH = CVDD
                                       LVIH = LVDD
                                       VIL = VSS
 Input leakage
    Input leakage         ILIF         HVDD = 3.0V
    current                            CVDD = 1.65V
                                                                          -10        -          10       µA
    (5-V tolerant)                     LVDD = 1.65V
                                       HVOH = 5.5V
*1:   Typ values are measured with the USB-HDD connected as USB host and when transferring data between the
      IDE-HDD and USB-HDD (actual transfer rate 30 MB/s). Max. values are estimated from these values.
*2:   Stationary current with Ta = 25°C and both terminals in input mode.
S2R72C05***                                             EPSON                                                23
Data Sheet (Rev.1.00)


7 ELECTRICAL CHARACTERISTICS
                         Current consumption measurements for various power management states using Seiko
                         Epson operating conditions (Ta = 25°C)
             Item                            Condition                 MIN         TYP         MAX       Units
 SLEEP                          CPU bus operation *1 *2
    Power supply power          HVDD = 3.3V
                                CVDD = 3.3V                              -          0.23          -       mW
                                LVDD = 1.8V
 SNOOZE                         CPU bus operation *1 *2
    Power supply power          HVDD = 3.3V
                                CVDD = 3.3V                              -          1.8           -       mW
                                LVDD = 1.8V
 ACTIVE60(IDE⇔CPU)              *3
    Power supply power          HVDD = 3.3V
                                CVDD = 3.3V                              -           41           -       mW
                                LVDD = 1.8V
 ACT_DEVICE(IDE⇔USB)            *4
    Power supply power          HVDD = 3.3V
                                CVDD = 3.3V                              -          131           -       mW
                                LVDD = 1.8V
 ACT_HOST(IDE⇔USB)              Copy *5
    Power supply power          HVDD = 3.3V
                                CVDD = 3.3V                              -          134           -       mW
                                LVDD = 1.8V
 ACT_HOST(IDE⇔USB)              Direct Copy *6
    Power supply power          HVDD = 3.3V
                                CVDD = 3.3V                              -          273           -       mW
                                LVDD = 1.8V
*1:  When the CPU is accessing memory (e.g., SRAM or ROM) connected to the CPU bus.
*2:  Excluding current consumption due to internal S2R72C05 DP pull-up resistor (approx. 200 µA).
*3:  When transferring data between the IDE-HDD and CPU (actual transfer rate 4 MB/s).
*4:  When connected to the PC as a USB device and when transferring data between the IDE-HDD and USB (actual
     transfer rate 25 MB/s).
*5:  With the USB-HDD connected as USB host and when transferring data between the IDE-HDD and USB-HDD
     (actual transfer rate 5.3 MB/s).
*6:  With the USB-HDD connected as USB host and when transferring data between the IDE-HDD and USB-HDD
     (actual transfer rate 30 MB/s).
24                                                    EPSON                                         S2R72C05***
                                                                                            Data Sheet (Rev.1.00)


                                                                      7 ELECTRICAL CHARACTERISTICS
               7.3.2     Input Characteristics
             Item               Symbol              Condition             MIN     TYP       MAX     Units
 Input characteristics        Terminal name: TEST, TDI, TCK, TRST, TMS
 (LVCMOS)
    H-level input voltage     VIH1           HVDD = 3.6V                   2.2     -          -       V
    L-level input voltage     VIL1           HVDD = 3.0V                    -      -         0.8      V
 Input characteristics        Terminal name: CA[8:1], CD[15:0], XCS, XRD, XWRL, XWRH, XBEL, XDACK0,
 (LVCMOS)                     XDACK1, XRESET
    H-level input voltage     VIH2           CVDD = 3.6V                   2.2     -          -       V
    L-level input voltage     VIL2           CVDD = 3.0V                    -      -         0.8      V
    H-level input voltage     VIH3           CVDD = 1.95V                 1.27     -          -       V
    L-level input voltage     VIL3           CVDD = 1.65V                   -      -        0.57      V
 Input characteristics        Terminal name: HDD[15:0], HDMARQ, HIORDY, HINTRQ, XHDASP, XHPDIAG
 (LVCMOS)
    H-level input voltage     VIH4           HVDD = 3.6V                   2.2     -          -       V
    L-level input voltage     VIL4           HVDD = 3.0V                    -      -         0.8      V
 Schmitt input                Terminal name: VBUSFLG_A
 characteristics
    H-level trigger voltage   VT+            HVDD = 3.6V                   1.4     -         2.7      V
    L-level trigger voltage   VT-            HVDD = 3.0V                   0.6     -         1.8      V
    Hysteresis voltage        ΔV             HVDD = 3.0V                   0.3     -          -       V
 Schmitt input                Terminal name: DP_A, DM_A, DP_B, DM_B
 characteristics (USB FS)
    H-level trigger voltage   VT+(USB)       HVDD = 3.6V                   1.1     -         1.8      V
    L-level trigger voltage   VT-(USB)       HVDD = 3.0V                   1.0     -         1.5      V
    Hysteresis voltage        ΔV(USB)        HVDD = 3.0V                   0.1     -          -       V
 Input characteristics        Terminal name: DP_A + DM_A pair, DP_B + DM_B pair
 (USB FS differential)
    Differential input        VDS(USB)       HVDD = 3.0V
    sensitivity                              Differential input voltage     -      -        0.2V      V
                                             = 0.8 V to 2.5 V
 Input characteristics        Terminal name: VBUS_B
 (VBUS)
    H-level trigger voltage   VT+(VBUS)      HVDD = 3.6V                  1.86     -        2.85      V
    L-level trigger voltage   VT-(VBUS)      HVDD = 3.0V                  1.48     -        2.23      V
    Hysteresis voltage        ∆V(VBUS)       HVDD = 3.0V                  0.31     -        0.64      V
 Input characteristics        Terminal name: HDD[15:8], HDD[6:0], HIORDY, XHDASP, XHPDIAG, VBUSFLG_A
    Pull-up resistor          RPLU           VIL = VSS                     50     100       240      kΩ
 Input characteristics        Terminal name: HDD[7], HDMARQ, HINTRQ
    Pull-down resistor        RPLD           VIH = HVDD                    50     100       240      kΩ
 Input characteristics        Terminal name: VBUS_B
    Pull-down resistor        RPLDV          VIH = 5.0V                   110     125       150      kΩ
S2R72C05***                                            EPSON                                             25
Data Sheet (Rev.1.00)


7 ELECTRICAL CHARACTERISTICS
             7.3.3      Output Characteristics
           Item               Symbol            Condition            MIN       TYP       MAX      Units
 Output characteristics     Terminal name: CD[15:0], XDREQ0, XDREQ1, XINT
   H-level output voltage   VOH1         CVDD = 3.0V                CVDD-
                                                                                -          -        V
                                         IOH = -2mA                  0.4
   L-level output voltage   VOL1         CVDD = 3.0V
                                                                       -        -      VSS+0.4      V
                                         IOL = 2mA
   H-level output voltage   VOH2         CVDD = 1.65V               CVDD-
                                                                                -          -        V
                                         IOH = -1mA                  0.4
   L-level output voltage   VOL2         CVDD = 1.65V
                                                                       -        -      VSS+0.4      V
                                         IOL = 1mA
 Output characteristics     Terminal name: HDD[15:0], HDA[2:0], XHCS1, XHCS0, XHIOR, XHIOW, XHDMACK,
                            XHRESET
   H-level output voltage   VOH3         HVDD = 3.0V                HVDD-
                                                                                                    V
                                         IOH = -4mA                  1.0
   L-level output voltage   VOL3         HVDD = 3.0V
                                                                       -        -      VSS+0.4      V
                                         IOL = 4mA
 Output characteristics     Terminal name: TDO, VBUSEN_A
   H-level output voltage   VOH4         HVDD = 3.0V                HVDD-
                                                                                -          -        V
                                         IOH = -2mA                  0.4
   L-level output voltage   VOL4         HVDD = 3.0V
                                                                       -        -      VSS+0.4      V
                                         IOL = 2mA
 Output characteristics     Terminal name: DP_A, DM_A, DP_B, DM_B
 (USB FS)
   H-level output voltage   VOH(USB)     HVDD=3.0V                   2.8        -          -        V
   L-level output voltage   VOL(USB)     HVDD=3.6V                     -        -        0.3        V
 Output characteristics     Terminal name: DP_A, DM_A, DP_B, DM_B
 (USB HS)
   H-level output voltage   VHSOH        HVDD = 3.0V
                                                                     360        -          -       mV
                            (USB)
   L-level output voltage   VHSOL
                                         HVDD = 3.6V                   -        -        10.0      mV
                            (USB)
 Output characteristics     Terminal name: CD[15:0], XINT
   OFF-STATE leakage        IOZ          HVDD = 3.6V
   current                               CVDD = 1.95V
                                                                      -5        -          5       µA
                                         CVOH = CVDD
                                         VOL = VSS
 Output characteristics     Terminal name: HDD[15:0], HDA[2:0], XHCS1, XHCS0, XHIOR, XHIOW, XHDMACK,
                            XHRESET
   OFF-STATE leakage        IOZHF        HVDD = 3.0V
                                                                     -10        -         10       µA
   current (5-V tolerant)                HVOH = 5.5V
26                                                  EPSON                                     S2R72C05***
                                                                                     Data Sheet (Rev.1.00)


                                                                  7 ELECTRICAL CHARACTERISTICS
              7.3.4   Terminal Capacitance
           Item          Symbol               Condition                 MIN        TYP       MAX   Units
 Terminal capacitance    Terminal name: All input terminals
    Input terminal       CI         f = 10MHz
    capacitance                     HVDD = CVDD = LVDD =                  -         -         10    pF
                                    VSS
 Terminal capacitance    Terminal name: All output terminals
    Output terminal      CO         f = 10MHz
    capacitance                     HVDD = CVDD = LVDD =                  -         -         10    pF
                                    VSS
 Terminal capacitance    Terminal name: All input/output terminals (except DP_A, DM_A, DP_B, DM_B)
    Input/output         CIO1       f = 10MHz
    terminal                        HVDD = CVDD = LVDD =                  -         -         10    pF
    capacitance 1                   VSS
 Terminal capacitance    Terminal name: DP_A, DM_A, DP_B, DM_B
    Input/output         CIO2       f = 10MHz
    terminal                        HVDD = CVDD = LVDD =                  -         -         10    pF
    capacitance 2                   VSS
S2R72C05***                                          EPSON                                               27
Data Sheet (Rev.1.00)


7 ELECTRICAL CHARACTERISTICS
   7.4    AC Characteristics
          7.4.1    Reset Timing
                                          tRESET
    XRESET
       Code                Description             min       typ  max         Units
     tRESET     Reset pulse width                   40        -     -          ns
          7.4.2    Clock Timing
                                                tCYC
                                       tCYCL           tCYCH
    XI
       Code                Description             min       typ  max         Units
       tCYC     Clock cycle (ClkSelect=0)         11.999     12  12.001       MHz
       tCYC     Clock cycle (ClkSelect=1)         23.998     24  24.002       MHz
      tCYCH
                Clock duty                          45        -    55          %
      tCYCL
28                                            EPSON                          S2R72C05***
                                                                      Data Sheet (Rev.1.00)


                                                                                      7 ELECTRICAL CHARACTERISTICS
          7.4.3           CPU/DMA I/F Access Timing
                          7.4.3.1         Specifications for CVDD = 1.65 V to 3.6 V
                                                              tcas                                  tcah
                            CA(I)
                                                      tccn      tccs                                 tcch
                            XCS(I)
                                                                                             trcy
                            XRD(I)                                               tras                      trng
                                                                           trdf                   trbh
                Read
                                                                 trbd                  trdh
                            CD(O)                                                       Valid
                                                                                            twcy
                            XWRH/L(I)                                           twas                      twng
                            XWR
                Write       XBEH/L(I)                          twbs                                    twbh
                                                                                       twah
                                                                        twds                         twdh
                            CD(I)
                                                                           tdrn
                            XDREQ0/1(O)
                                                               tdaa                                 tdan
                            XDACK0/1(I)
                                                                                                                       (CL=30pF)
          Code                                        Item                                          min         typ max     unit
           tcas     Address setup time                                                               6           -   -      ns
           tcah     Address hold time                                                                6           -   -      ns
            tccs    XCS setup time                                                                   6           -   -      ns
           tcch     XCS hold time                                                                    6           -   -      ns
           tccn     XCS Negate time (Only when CPUIF mode is set*)                                  15           -   -      ns
            trcy    Read cycle                                                                      80           -   -      ns
            tras    Read strobe assert time                                                         40           -   -      ns
            trng    Read strobe negate time                                                         25           -   -      ns
            trbd    Read data output start time                                                      1           -   -      ns
             trdf   Read data confirmation time                                                      -           -  35      ns
            trdh    Read data hold time                                                              3           -   -      ns
            trbh    Read data output delay time                                                      -           -  10      ns
           twcy     Write cycle                                                                     80           -   -      ns
           twas     Write strobe assert time                                                        40           -   -      ns
           twng     Write strobe negate time                                                        25           -   -      ns
           twbs     Write byte enable setup time                                                     6           -   -      ns
           twbh     Write byte enable hold time                                                      6           -   -      ns
           twds     Write data acknowledge delay time                                                -           -  10      ns
           twdh     Write data hold time (after strobe negation)                                     6           -   -      ns
           twah     Write data hold time (after strobe assertion)                                   50           -   -      ns
            tdrn    XDREQ0/1 negate delay time                                                       -           -  35      ns
           tdaa     XDACK0/1 setup time                                                              6           -   -      ns
           tdan     XDACK0/1 hold time                                                               6           -   -      ns
          * For details of CPUIF mode setting, refer to "Technical Manual."
S2R72C05***                                                           EPSON                                                      29
Data Sheet (Rev.1.00)


7 ELECTRICAL CHARACTERISTICS
                       7.4.3.2         Specifications When Limited to CVDD = 3.0 V to 3.6 V
                                                           tcas                                 tcah
                         CA(I)
                                                   tccn      tccs                                tcch
                         XCS(I)
                                                                                         trcy
                         XRD(I)                                               tras                     trng
                                                                        trdf                  trbh
             Read
                                                              trbd                 trdh
                         CD(O)                                                      Valid
                                                                                        twcy
                         XWRH/L(I)                                           twas                     twng
                         XWR
             Write       XBEH/L(I)                          twbs                                   twbh
                                                                                   twah
                                                                     twds                        twdh
                         CD(I)
                                                                        tdrn
                         XDREQ0/1(O)
                                                            tdaa                                tdan
                         XDACK0/1(I)
                                                                                                                    (CL=30pF)
       Code                                        Item                                         min         typ max      unit
        tcas     Address setup time                                                              6           -    -      ns
        tcah     Address hold time                                                               6           -    -      ns
         tccs    XCS setup time                                                                  6           -    -      ns
        tcch     XCS hold time                                                                   6           -    -      ns
        tccn     XCS Negate time (Only when CPUIF mode is set*)                                 15           -    -      ns
         trcy    Read cycle                                                                     75           -    -      ns
         tras    Read strobe assert time                                                        37           -    -      ns
         trng    Read strobe negate time                                                        25           -    -      ns
         trbd    Read data output start time                                                     1           -    -      ns
          trdf   Read data confirmation time                                                     -           -   30      ns
         trdh    Read data hold time                                                             3           -    -      ns
         trbh    Read data output delay time                                                     -           -   10      ns
        twcy     Write cycle                                                                    75           -    -      ns
        twas     Write strobe assert time                                                       37           -    -      ns
        twng     Write strobe negate time                                                       25           -    -      ns
        twbs     Write byte enable setup time                                                    6           -    -      ns
        twbh     Write byte enable hold time                                                     6           -    -      ns
        twds     Write data acknowledge delay time                                               -           -   10      ns
        twdh     Write data hold time (after strobe negation)                                    6           -    -      ns
        twah     Write data hold time (after strobe assertion)                                  50           -    -      ns
         tdrn    XDREQ0/1 negate delay time                                                      -           -   30      ns
        tdaa     XDACK0/1 setup time                                                             6           -    -      ns
        tdan     XDACK0/1 hold time                                                              6           -    -      ns
       * For details of CPUIF mode setting, refer to "Technical Manual."
30                                                                 EPSON                                                  S2R72C05***
                                                                                                                Data Sheet (Rev.1.00)


                                                                             7 ELECTRICAL CHARACTERISTICS
          7.4.4       IDE I/F Timing
                      7.4.4.1         PIO Read Timing
                                                                                                             DATA
                                                  Data transfer direction:          S1R72V05
       XHCS0(O)
                                    T321
                                                                                                                T322
       HDA[2:0](O)
                                       T323          T324             T325                        T326
       XHIOR(O)
                                                          T327      T328
       HDD[15:0](I)                                          stable                            stable
                                                                                        T329
       HIORDY(I)
          Code                      Description                         min             typ              max         Units
                    XHCS0 ↓ → HAD
          T321                                                            -            TBD
                                                                                         0                 -          ns
                    HDA output delay time
                    XHCS0 ↑ → HDA
          T322                                                            -            TBD
                                                                                         0                 -          ns
                    HDA hold time
                    XHCS0 ↓ → XHIOR ↓
          T323                                                          TBD
                                                                         80              -                 -          ns
                    XHCS0 setup time
                    XHIOR ↓ → XHIOR ↑                                                (AP+4) *
          T324                                                            -                                -          ns
                    XHIOR assert pulse width                                          16.7 - 3
                    XHIOR ↑ → XHIOR ↓                                                (NP+4) *
          T325                                                            -                                -          ns
                    XHIOR negate pulse width                                         16.7 + 3
                    XHIOR ↑→ XHCS0 ↑
          T326                                                          TBD
                                                                         50              -                 -          ns
                    XHCS0 hold time
                    HDD → XHIOR ↑
          T327                                                          TBD
                                                                         10              -                 -          ns
                    Data setup time
                    XHIOR ↑ → HDD
          T328                                                          TBD
                                                                          0              -                 -          ns
                    Data hold time
                    HIORDY assert → XHIOR ↑
          T329                                                            -              -               TBD
                                                                                                          25          ns
                    XHIOR output delay time
                    *1: AP = IDE_Tmod.AssertPulseWidth, NP = IDE_Tmod.NegatePulseWidth
                        For detailed information, refer to "IDE Transfer Mode" in the register description.
S2R72C05***                                                    EPSON                                                       31
Data Sheet (Rev.1.00)


7 ELECTRICAL CHARACTERISTICS
                    7.4.4.2         PIO Write Timing
                                                                                                           DATA
                                                   Data transfer direction:       S1R72V05
     XHCS0(O)
                                         T331                                                                 T332
     HDA[2:0](O)
                                     T333          T334             T335                         T336
     XHIOW(O)
                                       T337                               T338
     HDD[15:0](O)                                          valid                             valid
                                                                                      T339
     HIORDY(I)
        Code                      Description                         min             typ              max          Units
                  XHCS0 ↓ → HAD
        T331                                                            -            TBD
                                                                                       0                 -           ns
                  HDA output delay time
                  XHCS0 ↑ → HDA
        T332                                                            -            TBD
                                                                                       0                 -           ns
                  HDA hold time
                  XHCS0 ↓ → XHIOW↓
        T333                                                         TBD
                                                                      80               -                 -           ns
                  XHCS0 setup time
                  XHIOW ↓ → XHIOW ↑                                                (AP+4) *
        T334                                                            -                                -           ns
                  XHIOW assert pulse width                                          16.7 - 3
                  XHIOW ↑ → XHIOW ↓                                                (NP+4) *
        T335                                                            -                                -           ns
                  XHIOW negate pulse width                                         16.7 + 3
                  XHIOW ↑ → XHCS0 ↑
        T336                                                         TBD
                                                                      50               -                 -           ns
                  XHCS0 hold time
                  XHIOW ↓ → HDD
        T337                                                         TBD
                                                                       0               -               TBD
                                                                                                        10           ns
                  Data output delay time
                  XHIOW ↑ → HDD
        T338                                                         TBD
                                                                      33               -               TBD
                                                                                                        45           ns
                  Data bus negate time
                  HIORDY assert → XHIOW ↑
        T339                                                            -              -               TBD
                                                                                                        25           ns
                  XHIOW output delay time
                  *1: AP = IDE_Tmod.AssertPulseWidth, NP = IDE_Tmod.NegatePulseWidth
                      For detailed information, refer to "IDE Transfer Mode" in the register description.
32                                                           EPSON                                                   S2R72C05***
                                                                                                             Data Sheet (Rev.1.00)


                                                                            7 ELECTRICAL CHARACTERISTICS
                    7.4.4.3         DMA Read Timing
                                                                                                                        DATA
                                                                   Data transfer direction:       S1R72V05
   XHCS[1:0](O)
   HDA[2:0](O)
                                                                                                                T342
   HDMARQ(I)
                                           T341
                                                                                    T344
   XHDMACK(O)
                                       T343
                                                                T346           T347                            T348
   XHIOR(O)
                                             T345
                                                                    T349
                                                                                    T34a
   HDD[15:0](I)                                                        stable                           stable
          Code                    Description                        min              typ             max            Units
          T341    XHCS ↑, HDA → XHDMACK ↓                            TBD               -                -             ns
                  Address setup time                                 70
          T342    XHIOR ↑ → XHCS ↑, HAD                              TBD               -                -             ns
                                                                     50
                  Address hold time
          T343    HDMARQ ↑ → XHDMACK ↓                               TBD
                                                                     17                -                -             ns
                  ↓ XHDMACK response time
          T344    XHIOR↓ → HDMARQ negate                             TBD               -                -             ns
                  HDMARQ hold time
                                                                      0
          T345    XHDMACK ↓ → XHIOR ↓                                TBD               -                -             ns
                  XHDMACK setup time
                                                                      0
                  XHIOR ↓ → XHIOR ↑                                                (AP+4) *
          T346                                                         -                                -             ns
                  XHIOR assert pulse width                                          16.7 - 3
                  XHIOR ↑ → XHIOR ↓                                                (NP+4) *
          T347                                                         -                                -             ns
                  XHIOR negate pulse width                                         16.7 + 3
                  XHIOR ↑ → XHDMACK ↑
          T348                                                       TBD
                                                                     30                -              TBD
                                                                                                       90             ns
                  XHDMACK hold time
                  HDD → XHIOR ↑
          T349                                                       TBD
                                                                     10                -                -             ns
                  Data setup time
                  XHIOR ↑ → HDD
          T34a                                                       TBD
                                                                      0                -                -             ns
                  Data bus hold time
                  *1: AP = IDE_Tmod.AssertPulseWidth, NP = IDE_Tmod.NegatePulseWidth
                      For detailed information, refer to "IDE Transfer Mode" in the register description.
S2R72C05***                                                 EPSON                                                            33
Data Sheet (Rev.1.00)


7 ELECTRICAL CHARACTERISTICS
                  7.4.4.4         DMA Write Timing
                                                                                                                       DATA
                                                                 Data transfer direction:       S1R72V05
   XHCS[1:0](O)
   HDA[2:0](O)
                                                                                                                T352
   HDMARQ(I)
                                         T351
                                                                                           T354
   XHDMACK(O)
                                     T353
                                                              T356           T357                             T358
   XHIOW(O)
                                           T355
                                                           T359
                                                                                  T35a
   HDD[15:0](O)                                                        valid                            valid
          Code                  Description                        min              typ             max             Units
          T351  XHCS ↑, HDA → XHDMACK ↓                            TBD                -               -              ns
                                                                    70
                Address setup time
          T352  XHIOW ↑ → XHCS ↑, HDA                              TBD                -               -              ns
                Address hold time                                   50
          T353  HDMARQ ↑ → XHDMACK ↓                               TBD                -               -              ns
                                                                    17
                XHDMACK response time
          T354  XHIOW ↓ → HDMARQ negate                            TBD                -               -              ns
                HDMARQ hold time                                     0
          T355  XHDMACK ↓ → XHIOW ↓                                TBD                -               -              ns
                XHDMACK setup time
                                                                     0
                XHIOW ↓ → XHIOW ↑                                                (AP+4) *
          T356                                                       -                                -              ns
                XHIOW assert pulse width                                          16.7 - 3
                XHIOW ↑ → XHIOW ↓                                                (NP+4) *
          T357                                                       -                                -              ns
                XHIOW negate pulse width                                          16.7 + 3
          T358  XHIOW ↑ → XHDMACK ↑                                TBD                -             TBD              ns
                XHDMACK hold time                                   30                               90
          T359  XHIOW ↓ → HDD                                      TBD                -             TBD              ns
                Data output delay time                               0                               10
          T35a  XHIOW ↑ → HDD                                      TBD                -             TBD              ns
                Data bus hold time                                  33                               45
                *1: AP = IDE_Tmod.AssertPulseWidth, NP = IDE_Tmod.NegatePulseWidth
                    For detailed information, refer to "IDE Transfer Mode" in the register description.
34                                                        EPSON                                                      S2R72C05***
                                                                                                           Data Sheet (Rev.1.00)


                                                                    7 ELECTRICAL CHARACTERISTICS
                    7.4.4.5          Ultra DMA Read Timing
                                                                                                                     DATA
                                                                 Data transfer direction:         S1R72V05
                          Initiating                                                                      Host Pausing
 XHCS[1:0](O)
 HDA[2:0](O)
                                               T361
 HDMARQ(I)
                               T362
 XHDMACK(O)
                                            T363
 XHIOW(O)
                                            T363
 (STOP)
 XHIOR(O)
                                                                                                            T368
 (HDMARDY)
 HIORDY(I)
 (DSTROBE)
                                                                                              T366         T366
                                                    T364                  T365
 HDD[15:0](I)                                               stable                                   T367
             Code                  Description             min              typ             max           Units
             T361 XHCS ↑, HDA → XHDMACK ↓                  TBD               -                 -           ns
                  Address setup time                       80
             T362 HDMARQ ↑ → XHDMACK ↓                     TBD               -                 -           ns
                  XHDMACK response time                    65
             T363 XHDMACK ↓ → XHIOR(W) ↓                   TBD               -              TBD            ns
                  Envelope time                            28                                40
             T364 HDD → HIORDY                             TBD               -                 -           ns
                  Data setup time                           4
             T365 HIORDY → HDD                             TBD               -                 -           ns
                  Data hold time                            4
             T366 HIORDY → HIORDY                          TBD               -                 -           ns
                  HIORDY cycle time                        15
             T367 HIORDY → HIORDY                          TBD               -                 -           ns
                  HIORDY cycle time x2                     30
                  XHIOR ↑ → HIORDY                                                        IDE spec.
             T368                                            -               -                             ns
                  Final STROBE time                                                          tRFS
S2R72C05***                                             EPSON                                                             35
Data Sheet (Rev.1.00)


7 ELECTRICAL CHARACTERISTICS
                    Ultra DMA Read Timing (continued)
                                                                                                                             DATA
                                                                        Data transfer direction:         S1R72V05
                                                                                                                             CRC
                          Host Terminating                                                                  Device Terminating
 XHCS[1:0](O)
 HDA[2:0](O)
                                                                                                                            T377
                                                      T377
 HDMARQ(I)
                                T373             T375
 XHDMACK(O)
                   T371
 XHIOW(O)
 (STOP)
                                                                                          T37a
 XHIOR(O)
                  T372                         T376                                                              T37b
 (XHDMARDY)
 HIORDY(I)
 (DSTROBE)                                                                                                         T378     T379
                                             T374     T378     T379                                 T374
 HDD[15:0](O)       stable                                 CRC                   stable                                 CRC
 (CRC)
            Code                   Description                      min           typ              max            Units
            T371 XHIOR ↑ → XHIOW ↑                                  180            -                  -            ns
                 Time to STOP assert
                 XHIOR ↑ → HIORDY                                                                IDE spec.
            T372                                                      -            -                               ns
                 Final STROBE time                                                                  tRFS
                 XHIOW ↑ → HDMARQ ↓                                                              IDE spec.
            T373                                                      -            -                               ns
                 Restricted interlock time                                                           tLI
            T374 HDMARQ ↓ → HDD                                     TBD            -                  -            ns
                 Output delay time                                   70
            T375 HDMARQ ↓ → XHDMACK ↑                               TBD            -                  -            ns
                 Minimum interlock time                             160
            T376 HIORDY → XHDMACK ↑                                 TBD            -                  -            ns
                 Minimum interlock time                             110
            T377 XHDMACK ↑ → XHCS0, 1                               TBD            -                  -            ns
                 XHCS0, 1 hold time                                  35
                 HDD(CRC) → XHDMACK ↑
            T378                                                    TBD
                                                                     75            -                  -            ns
                 CRC data setup time
                 XHDMACK ↑ → HDD(CRC)
            T379                                                    TBD
                                                                     12            -                  -            ns
                 CRC data hold time
                 HDMARQ ↓ → XHIOR ↑
            T37a                                                    TBD
                                                                     20            -               TBD
                                                                                                    38             ns
                 Restricted interlock time
                 HIORDY → XHDMACK ↑
            T37b                                                    TBD
                                                                    110            -                  -            ns
                 Minimum interlock time
36                                                          EPSON                                                      S2R72C05***
                                                                                                            Data Sheet (Rev.1.00)


                                                                                  7 ELECTRICAL CHARACTERISTICS
                        7.4.4.6           Ultra DMA Write Timing
                                                                                                                                DATA
                                                                              Data transfer direction:       S1R72V05
                                Initiating                                                                             Device Pausing
  XHCS[1:0](O)
  HDA[2:0](O)
                                                          T381
  HDMARQ(I)
                                            T382
  XHDMACK(O)
                                                        T384       T385
  XHIOW(O)
  (STOP)
                                                                                                          T389         T389
  XHIOR(O)
  (HSTROBE)                                                                 T386
                                                                                                                  T38a
  HIORDY(I)
                                                                                                                         T38b
  (XDDMARDY)
                                                                              T387
                                                                                             T388
  HDD[15:0](O)                                                                   valid
             Code                          Description                      min              typ            max           Units
             T381      XHCS ↑, HDA → XHDMACK ↓                             TBD                 -               -           ns
                       Address setup time
                                                                            80
             T382      HDMARQ ↑ → XHDMACK ↓                                TBD                 -               -           ns
                                                                            65
                       XHDMACK response time
             T384      XHDMACK ↓ → XHIOW ↓                                 TBD                 -            TBD            ns
                       Envelope time                                        28                               40
                       XHIOW ↓ → HIORDY ↓                                IDE spec.                       IDE spec.
             T385                                                                              -                           ns
                       Restricted interlock time                             tLI                              tLI
             T386      HIORDY ↓ → XHIOR ↓                                  TBD                 -               -           ns
                       Unrestricted interlock time                          20
                       HDD → XHIOR ↓                                                     (cyc+1) *
             T387                                                             -                                -           ns
                       Data setup time                                                      16.7
                       XHIOR ↓ → HDD                                                     (cyc+1) *
             T388                                                             -                                -           ns
                       Data hold time                                                       16.7
                       XHIOR → XHIOR                                                     (cyc+2) *
             T389                                                             -                                -           ns
                       XHIOR cycle time                                                     16.7
             T38a      XHIOR → XHIOR                                          -           T389 * 2             -           ns
                       XHIOR cycle time x2
             T38b      HIORDY ↑ → XHIOR                                    TBD                 -            TBD            ns
                       Final STROBE time                                    20                               38
                  *1: cyc = UltraDMAcycle
                      For detailed information, refer to "IDE Ultra-DMA Transfer Mode" in the register description.
S2R72C05***                                                       EPSON                                                               37
Data Sheet (Rev.1.00)


7 ELECTRICAL CHARACTERISTICS
       7.4.5 USB I/F Timing
             Conforms to USB 2.0 standard
             <Universal Serial Bus Specification Revision 2.0 Released on April 27, 2000>.
38                                        EPSON                                        S2R72C05***
                                                                              Data Sheet (Rev.1.00)


                                                          8 CONNECTION EXAMPLES
8 CONNECTION EXAMPLES
   8.1    CPU I/F Connection Example
            Address[8:1]                      CA[8:1]
                                              XBEL
             DATA[15:0]                       DATA[15:0]
                     XCS                      XCS
                     XRD                      XRD
                  XWRH                        XWRH/XBEH
                   XWRL                       XWRL/XWR
               XDREQ0                         XDREQ0 *1  *1: Open when DMA is not used
                XDACK0                        XDACK0 *2  *2: Fixed at inactive level when
               XDREQ1                         XDREQ1 *1      DMA is not used
                XDACK1                        XDACK1 *2
                    XINT                      XINT
             16-bit CPU (XWRH/XWRL) connection example
            Address[8:1]                      CA[8:1]
                    XBEL                      XBEL
             DATA[15:0]                       DATA[15:0]
                     XCS                      XCS
                     XRD                      XRD
                   XBEH                       XWRH/XBEH
                    XWR                       XWRL/XWR
               XDREQ0                         XDREQ0 *1  *1: Open when DMA is not used
                XDACK0                        XDACK0 *2  *2: Fixed at inactive level when
               XDREQ1                         XDREQ1 *1      DMA is not used
                XDACK1                        XDACK1 *2
                    XINT                      XINT
            16-bit CPU (XBEH/XBEL) connection example
S2R72C05***                                    EPSON                                      39
Data Sheet (Rev.1.00)


8 CONNECTION EXAMPLES
     8.2     USB I/F Connection Example
             8.2.1       For QFP15-128 (Device Periphery)
                                                                                              S2R72C05
                                                                                              QFP15-128
                                                                                                  Top View
                                 1u
                                                  127 LVDD
                                                                                                                                       VBUS_B
                                                  128 XI
                                                                        LVDD                            HVDD   DM_B             HVDD            LVDD
                                                                                                                      VSS
                                                             XO   VSS          VSS   R1_B   VSS   VSS                 DP_B                             VSS
                                Cg                           1    2     3      4     5      6     7     8      9      10   11   12     13       14     15
                                Cd         Rd
                                                                                       6.2k
                                                                               1u                                                                                 1u
                                                                                       ±1%              0.1u                    0.1u
             HVDD(3.3V±0.3V)
             LVDD(1.8V±0.15V)
             VSS                                           Static protection varistor
                                                                                                                                                             1u
                                                                                                                                           10
      Cg, Cd, Rd: As required                                                                              to USB B_Connector
             The oscillator circuit must match the quartz
             resonator. Contact the quartz resonator
             manufacturer for detailed information on circuit
             constants.
      For detailed information on USB peripheral circuits,
      refer to the "PCB Design Guidelines for S1R72V
      Series USB 2.0 High-Speed Devices."
                         Select power supply elements carefully; their performance will affect USB signal
                         waveform quality.
40                                                           EPSON                                                                            S2R72C05***
                                                                                                                                       Data Sheet (Rev.1.00)


                                                                                                  8 CONNECTION EXAMPLES
                       8.2.2        For QFP15-128 (Host Periphery)
                         VBUS control circuit
                                                  OUT            FLG
                                                                 ENB
                                                                                              107 VBUSFLG_A
                                                                                              108 VBUSEN_A
                                                            1u
                                                                                              109 LVDD
                                                                            6.2k
                                                                            ±1%               110 VSS
  to USB A_Connector
                                                                                              111 R1_A
                                                                                              112 VSS             S2R72C05
                                                                                              113 HVDD            QFP15-128
                                                                             0.1u
                                                                                              114 DM_A
                                                                                              115 VSS
                                                                                                                   Top View
                                                                                              116 DP_A
                                                                             0.1u
                                                                                              117 HVDD
                                                                                              118 LVDD
                                                                                              119 VSS
                               Static protection varistor
                                                                       1u
                       VCC(5.0V±0.5V)
                       HVDD(3.3V±0.3V)
                       LVDD(1.8V±0.15V)
                                                                            For detailed information on USB peripheral circuits,
                       VSS                                                  refer to the "PCB Design Guidelines for S1R72V
                                                                            Series USB 2.0 High-Speed Devices."
                                                                            The VBUS circuit is shown for reference purposes
                                                                            only and should not be interpreted as a recommended
                                                                            configuration. Select components and circuit type to
                                                                            suit individual system requirements.
                                                                            Caution is required with components using FET
                                                                            switches, since a current flows from the OUT terminal
                                                                            to the IN terminal if the OUT terminal voltage exceeds
                                                                            the IN terminal voltage, whether enabled or disabled
                                                                            by the parasitic diode between the source and drain.
                                    Select power supply elements carefully; their performance will affect USB signal
                                    waveform quality.
S2R72C05***                                                            EPSON                                                         41
Data Sheet (Rev.1.00)


8 CONNECTION EXAMPLES
                           8.2.3    For PFBGA8UX121/PFBGA10UX121 (Device Periphery)
                                                             Cd            Cg
                                                    Rd                                                1u
                                                                               A2              A3
                                                                                                 LV
                                                                                    XI
                                                                                                 DD
                                                                  B1           B2
                                                                                VS
                                                                   XO
                                                                                 S
                                                                  C1           C2
                                                                   LV           VS
                                                                   DD            S
                                                        1u
                                                                                                      S2R72C05
                                                                                                    PFBGA8UX121
                                                                  D1           D2
                                                                   R1_          VS                  PFBGA10UX121
                                                                    B            S
                                                    6.2k                                                   Top View
                                                    ±1%
                                                                  E1
                                                                   HV
                                                                   DD
                                             0.1u
     Static protection varistor                                   F1           F2
                                                                   DM           VS
      to USB B_Connector
                                                                   _B            S
                                                                  G1           G2              G3
                                                                   DP           HV               VBU
                                                                   _B           DD               S_B
                                                                  H1           H2
                                    0.1u                           LV           VS
                                                                   DD            S
                                                        1u
                                      10
                                              1u                          C11, C12, Rd: As required
                                                                                    The oscillator circuit must match the quartz
                                                                                    resonator. Contact the quartz resonator
                                                                                    manufacturer for detailed information on circuit
                           HVDD(3.3V±0.3V)                                          constants.
                           LVDD(1.8V±0.15V)                               For detailed information on USB peripheral circuits,
                                                                          refer to the "PCB Design Guidelines for S1R72V
                           VSS                                            Series USB 2.0 High-Speed Devices."
                                    Select power supply elements carefully; their performance will affect USB signal
                                    waveform quality.
42                                                                     EPSON                                             S2R72C05***
                                                                                                                  Data Sheet (Rev.1.00)


                                                                                    8 CONNECTION EXAMPLES
          8.2.4     For PFBGA8UX121/PFBGA10UX121 (Host Periphery)
                                       to USB A_Connector
                                                                               OUT            FLG
                                                                                              ENB
                         0.1u
                                           Static
                                        protection
                                          varistor
                   1u                                        0.1u                            1u
                                                                               6.2k
                                                                               ±1%
                       A4          A5              A6              A7              A8           A9
                         LV          DP              DM              HV             R1_             LV
                         DD          _A              _A              DD               A            DD
                       B4          B5              B6              B7              B8            B9
                         VS          HV              VS              VBU             VS            VS
                                                                     SEN
                          S          DD               S               _A              S              S
                                                                   C6
                                                                     VBU
                                                                     SFL
                                                                     G_A
                               S2R72C05
                             PFBGA8UX121
                            PFBGA10UX121
                               Top View
                                                       For detailed information on USB peripheral circuits,
                                                       refer to the "PCB Design Guidelines for S1R72V
                                                       Series USB 2.0 High-Speed Devices."
                                                       The VBUS circuit is shown for reference purposes
                                                       only, and should not be interpreted as a
                                                       recommended configuration. Select the components
                                                       and circuit type to suit individual system requirements.
             VCC(5.0V±0.5V)                            Caution is required with components using FET
                                                       switches, since a current flows from the OUT terminal
             HVDD(3.3V±0.3V)                           to the IN terminal if the OUT terminal voltage exceeds
                                                       the IN terminal voltage, whether enabled or disabled
             LVDD(1.8V±0.15V)                          by the parasitic diode between the source and drain.
             VSS
                    Select power supply elements carefully; their performance will affect USB signal
                    waveform quality.
S2R72C05***                                           EPSON                                                     43
Data Sheet (Rev.1.00)


9 PRODUCT CODES
9 PRODUCT CODES
                             Table 9-1: Product codes
              Product code                       Product type
             S2R72C05B08****                PFBGA8UX121 package
             S2R72C05B10****                PFBGA10UX121 package
             S2R72C05F15****                  QFP15-128 package
44                                    EPSON                             S2R72C05***
                                                                 Data Sheet (Rev.1.00)


                                                         EXTERNAL DIMENSION DIAGRAMS
10 EXTERNAL DIMENSION DIAGRAMS
Refer the attached diagrams on the end of this document.
         QFP Package(QFP15-128)
         BGA Package (PFBGA8UX121)
         BGA Package (PFBGA10UX121)
S2R72C05***                                      EPSON                             45
Data Sheet (Rev.1.00)


Revision History
                                          Revision History
          Description of revision
   Date                 Page
            Rev.                  Classification                            Description
                    (old issue)
 03/17/06 0.79      All pages     New             New issue
 09/30/06 0.90      All pages     Amended         Document title changed.
                    All pages     Amended         Layout revised.
                                                  Rev.0.79                        1. Overview
                                                  1. Overview                     2. Features
                                                  2. Features                     3. Block Diagram
                                                  3. Block Diagram                    Explanation of blocks
                                                  4. Terminal Layout                  deleted.
                                                      Diagrams                    4. Functions
                                                  5. Terminal Functions               Added.
                                                  6. Registers                    5. Terminal Layout Diagrams
                                                  7. Electrical                   6. Terminal Functions
                                                      Characteristics             7. Electrical Characteristics
                                                  8. Connection Examples          8. Connection Examples
                                                  9. External Dimension           9. Product Codes
                                                      Diagrams                    10. External Dimension
                                                                                      Diagrams
                                                                                      “Registers” and related
                                                                                      details deleted, and added
                                                                                      to separate technical
                                                                                      manual.
                    3             Amended         Terminal name changed from VBUS to VBUS_B.
                    7.3
                    3             Amended         Block diagrams changed.
                                                  Explanation of blocks deleted.
                    6             Amended         “Internal operation setup terminal” changed to “Internal
                                                  operation reference current setup terminal.”
                    6             Amended         VBUS_B terminal type and RESET value changed to “PD.”
                    6             Amended         OSC I/O power supply added to LVDD terminal description.
                    7.2           Added           Power off sequence added.
                    7.3           Amended         DC characteristics divided into current consumption, input
                                                  characteristics, and output characteristics.
                    7.3.1         Amended         Power supply feed current definition changed.
                                                  Stationary current definition clarified.
                                                  Actual measurements of current consumption added.
                    7.3.2         Amended         Missing VBUS_B terminal pull-down characteristics added.
                    7.4.2         Amended         Unnecessary “*” marker in table deleted.
                    7.4.3         Amended         Added relaxed AC specifications in 7.4.3.2 for when CVDD
                                                  = 3.3 V.
                                                  (Existing AC specifications for CVDD = 1.65 V to 3.6 V
                                                  moved to 7.4.3.1.)
                                                  Added twah specification.
                                                  Changed twds to acknowledge delay time.
                                                  Specified characteristics.
                    7.4.5         Added           Added reference titles.
                    8.1           Amended         Amended note *2.
                                                  Changed “Fixed at either high or low when DMA is not used”
                                                  to “Fixed at inactive level when DMA is not used.”
46                                               EPSON                                               S2R72C05***
                                                                                           Data Sheet (Rev.1.00)


                                                                             Revision History
                      8.2.2   Amended  Changed VBUS power supply components to symbols and
                      8.2.4            amended notes.
                      8.2.4   Amended  Changed Ball A9 title from PVDD to LVDD.
                                       Changed Ball B9 title from PVSS to VSS.
 07/06/05   1.00      2       Amended  Changed guaranteed operating temperature range from
                      7.2              “-40°C to 110°C” to “-40°C to 105°C.”
                      7.4.3.1 Amended  Added tccn specification.
                      7.4.3.2
                      10      Amended  External Dimension Diagrams replaced with supplement
                                       appended to the end of this document.
                      7.3.1   Added    T.B.D. items fixed.
                      7.4.4.1
                      7.4.4.2
                      7.4.4.3
                      7.4.4.4
                      7.4.4.5
                      7.4.4.6
S2R72C05***                           EPSON                                                 47
Data Sheet (Rev.1.00)






   Top View
                                    D
       A1 Corner
                            Index
                                                   E
                                                             A
                                                        A1
    Bottom View
                   e                    ZD
                                                                 Symbol
                                                   φ                      Min    Nom        Max
           L                                                       D       ‑      8          ‑
           K                                                       E       ‑      8          ‑
           J
           H                                                       A       ‑      ‑         1.2
           G
                                                   e               A1      ‑     0.22        ‑
           F                                                       e       ‑     0.65        ‑
           E
           D
                                                                   b      0.27    ‑         0.37
           C                                                       x       ‑      ‑         0.08
           B                                                       y       ‑      ‑          0.1
           A
                                                                   ZD      ‑     0.75        ‑
                                                                   ZE      ‑     0.75        ‑
      A1 Corner
                       1   2 3 4 5 6 7 8 9 10 11
                                                   ZE
                                                                                        ‑
                                                                                        ‑
          P‑TFBGA‑121‑0808‑0.65(PFBGA8U‑121)                                            ‑
2900‑0002‑01(Rev.1.1)


   Top View
                            D
    A1 Corner
                    Index
                                              E
                                                    A
                                               A1
   Bottom View
                e               ZD
                                                        Symbol
                                                                 Min    Nom   Max
        L                                 φ
        K                                                 D        ‑    10      ‑
        J                                                 E        ‑    10      ‑
        H                                                 A        ‑     ‑     1.2
        G                                                 A1       ‑    0.3     ‑
        F                                                 e        ‑    0.8     ‑
        E                                                 b      0.38    ‑    0.48
        D                                                 x        ‑     ‑    0.08
        C                                 e               y        ‑     ‑     0.1
        B                                                 ZD       ‑     1      ‑
        A                                                 ZE       ‑     1      ‑
  A1 Corner
                1 2 3 4 5 6 7 8 9 10 11   ZE
            P‑TFBGA‑121‑1010‑0.80(PFBGA10U‑121)
2900‑0002‑01(Rev.1.1)


                                                             International Sales Operations
AMERICA                                           ASIA
EPSON ELECTRONICS AMERICA, INC.                   EPSON (CHINA) CO., LTD.
HEADQUARTERS                                      23F, Beijing Silver Tower 2# North RD DongSanHuan
2580 Orchard Parkway                              ChaoYang District, Beijing, CHINA
San Jose , CA 95131,USA                           Phone: +86-10-6410-6655         FAX: +86-10-6410-7320
Phone: +1-800-228-3964      FAX: +1-408-922-0238
                                                  SHANGHAI BRANCH
                                                  7F, High-Tech Bldg., 900, Yishan Road,
SALES OFFICES                                     Shanghai 200233, CHINA
                                                  Phone: +86-21-5423-5522         FAX: +86-21-5423-5512
Northeast
301 Edgewater Place, Suite 210                    EPSON HONG KONG LTD.
Wakefield, MA 01880, U.S.A.                       20/F., Harbour Centre, 25 Harbour Road
Phone: +1-800-922-7667      FAX: +1-781-246-5443  Wanchai, Hong Kong
                                                  Phone: +852-2585-4600           FAX: +852-2827-4346
EUROPE                                            Telex: 65542 EPSCO HX
EPSON EUROPE ELECTRONICS GmbH
                                                  EPSON Electronic Technology Development (Shenzhen)
HEADQUARTERS
                                                  LTD.
Riesstrasse 15
                                                  12/F, Dawning Mansion, Keji South 12th Road,
80992 Munich, GERMANY                             Hi- Tech Park, Shenzhen
Phone: +49-89-14005-0       FAX: +49-89-14005-110 Phone: +86-755-2699-3828        FAX: +86-755-2699-3838
                                                  EPSON TAIWAN TECHNOLOGY & TRADING LTD.
                                                  14F, No. 7, Song Ren Road,
                                                  Taipei 110
                                                  Phone: +886-2-8786-6688         FAX: +886-2-8786-6660
                                                  EPSON SINGAPORE PTE., LTD.
                                                  1 HarbourFront Place,
                                                  #03-02 HarbourFront Tower One, Singapore 098633
                                                  Phone: +65-6586-5500            FAX: +65-6271-3182
                                                  SEIKO EPSON CORPORATION
                                                  KOREA OFFICE
                                                  50F, KLI 63 Bldg., 60 Yoido-dong
                                                  Youngdeungpo-Ku, Seoul, 150-763, KOREA
                                                  Phone: +82-2-784-6027           FAX: +82-2-767-3677
                                                  GUMI OFFICE
                                                  2F, Grand B/D, 457-4 Songjeong-dong,
                                                  Gumi-City, KOREA
                                                  Phone: +82-54-454-6027          FAX: +82-54-454-6093
                                                  SEIKO EPSON CORPORATION
                                                  SEMICONDUCTOR OPERATIONS DIVISION
                                                  IC Sales Dept.
                                                  IC International Sales Group
                                                  421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN
                                                  Phone: +81-42-587-5814          FAX: +81-42-587-5117
                                                                                          Document Code: 411002800
                                                                                                 First Issue June 2007
                                                                                      Printed June 2007 in JAPAN ○  C


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Epson:
 S5U2R72C05F0100
