
---------- Begin Simulation Statistics ----------
final_tick                               747633813000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  74122                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701716                       # Number of bytes of host memory used
host_op_rate                                    74344                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9187.13                       # Real time elapsed on the host
host_tick_rate                               81378416                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   680971444                       # Number of instructions simulated
sim_ops                                     683009046                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.747634                       # Number of seconds simulated
sim_ticks                                747633813000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.533865                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               84358757                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            98626149                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7721293                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        132290183                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          13204799                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       13331921                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          127122                       # Number of indirect misses.
system.cpu0.branchPred.lookups              169019270                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1083096                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018216                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5060602                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 151191120                       # Number of branches committed
system.cpu0.commit.bw_lim_events             25246978                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058510                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       70101715                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           623581740                       # Number of instructions committed
system.cpu0.commit.committedOps             624601237                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1130604138                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.552449                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.432278                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    859313851     76.00%     76.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    154804862     13.69%     89.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     39209676      3.47%     93.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     30767634      2.72%     95.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     13615110      1.20%     97.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4522508      0.40%     97.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1839316      0.16%     97.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1284203      0.11%     97.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     25246978      2.23%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1130604138                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            13129983                       # Number of function calls committed.
system.cpu0.commit.int_insts                604897338                       # Number of committed integer instructions.
system.cpu0.commit.loads                    190132170                       # Number of loads committed
system.cpu0.commit.membars                    2037597                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037603      0.33%      0.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       347090834     55.57%     55.90% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4400507      0.70%     56.60% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1542070      0.25%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      191150378     30.60%     87.45% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      78379795     12.55%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        624601237                       # Class of committed instruction
system.cpu0.commit.refs                     269530201                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  623581740                       # Number of Instructions Simulated
system.cpu0.committedOps                    624601237                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.376446                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.376446                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            250426170                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2668936                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            82856275                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             707346078                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               396716241                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                485165615                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5068655                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8839017                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5509264                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  169019270                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                125084844                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    733027985                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2651437                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          156                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     724162515                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 246                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          716                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               15458868                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.114055                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         402127408                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          97563556                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.488669                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1142885945                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.634519                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.879626                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               621731782     54.40%     54.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               388938597     34.03%     88.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                81931014      7.17%     95.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                37482234      3.28%     98.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 6580583      0.58%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4742372      0.41%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  457295      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1019097      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2971      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1142885945                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       50                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      25                       # number of floating regfile writes
system.cpu0.idleCycles                      339022409                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5134240                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               159253942                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.461580                       # Inst execution rate
system.cpu0.iew.exec_refs                   307623967                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  89783643                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              176467230                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            218037937                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021185                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2475710                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            91706069                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          694675268                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            217840324                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5438613                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            684019680                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                816299                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             14051195                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5068655                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             16175003                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       374776                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        18627101                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         9543                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8977                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4153172                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     27905767                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     12308027                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8977                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       692711                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4441529                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                305042061                       # num instructions consuming a value
system.cpu0.iew.wb_count                    675347083                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.829044                       # average fanout of values written-back
system.cpu0.iew.wb_producers                252893274                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.455728                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     675414710                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               842875300                       # number of integer regfile reads
system.cpu0.int_regfile_writes              431904559                       # number of integer regfile writes
system.cpu0.ipc                              0.420796                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.420796                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038556      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            372280305     54.00%     54.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4407077      0.64%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1542911      0.22%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              2      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           220059725     31.92%     87.07% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           89129667     12.93%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             689458294                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     57                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                110                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           53                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                56                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3290635                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004773                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 664664     20.20%     20.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  1513      0.05%     20.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                 409771     12.45%     32.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     32.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     32.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     32.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     32.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     32.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     32.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     32.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     32.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     32.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     32.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     32.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     32.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     32.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     32.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     32.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     32.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     32.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     32.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     32.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     32.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     32.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     32.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     32.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     32.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     32.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     32.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     32.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     32.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     32.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     32.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     32.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     32.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     32.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     32.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     32.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     32.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     32.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     32.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     32.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     32.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1980424     60.18%     92.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               234259      7.12%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             690710316                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2525287659                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    675347030                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        764757520                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 691616145                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                689458294                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059123                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       70073946                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           194602                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           613                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     19293281                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1142885945                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.603261                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.869515                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          660691330     57.81%     57.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          329244831     28.81%     86.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          119896001     10.49%     97.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           19938369      1.74%     98.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8319631      0.73%     99.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2204382      0.19%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2020521      0.18%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             384246      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             186634      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1142885945                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.465250                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         15188609                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         6070327                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           218037937                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           91706069                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    879                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1481908354                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    13713104                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              201012641                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            399021938                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7693349                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               403623926                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              23322539                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                23864                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            867683044                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             703515911                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          452916214                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                483181271                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              18610075                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5068655                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             49903618                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                53894208                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               50                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       867682994                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         95834                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2883                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 21617345                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2873                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1800049179                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1401702395                       # The number of ROB writes
system.cpu0.timesIdled                       12834126                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  844                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            83.107111                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7360599                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             8856762                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1129842                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         11410964                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            806075                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         954285                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          148210                       # Number of indirect misses.
system.cpu1.branchPred.lookups               13798088                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        10116                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017937                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           657782                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10114576                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2718016                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054459                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        9922286                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57389704                       # Number of instructions committed
system.cpu1.commit.committedOps              58407809                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    245823675                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.237600                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.049083                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    224887594     91.48%     91.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9732079      3.96%     95.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3672751      1.49%     96.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1982602      0.81%     97.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1352398      0.55%     98.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       840079      0.34%     98.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       438785      0.18%     98.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       199371      0.08%     98.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2718016      1.11%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    245823675                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1442913                       # Number of function calls committed.
system.cpu1.commit.int_insts                 55971879                       # Number of committed integer instructions.
system.cpu1.commit.loads                     14460541                       # Number of loads committed
system.cpu1.commit.membars                    2035989                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035989      3.49%      3.49% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        34547110     59.15%     62.63% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         248003      0.42%     63.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          493477      0.84%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       15478478     26.50%     90.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5604740      9.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         58407809                       # Class of committed instruction
system.cpu1.commit.refs                      21083230                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57389704                       # Number of Instructions Simulated
system.cpu1.committedOps                     58407809                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.327473                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.327473                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            203277997                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               479364                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6721808                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              72206548                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 9453624                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 31582700                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                658111                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               984801                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2541635                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   13798088                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9966687                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    235183502                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                96755                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      78557789                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2260342                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.055559                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          11200375                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           8166674                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.316316                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         247514067                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.323176                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.788702                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               197483917     79.79%     79.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                31921109     12.90%     92.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11502351      4.65%     97.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3720603      1.50%     98.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1025545      0.41%     99.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1362996      0.55%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  497318      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       7      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     221      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           247514067                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         838306                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              697213                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11320605                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.255834                       # Inst execution rate
system.cpu1.iew.exec_refs                    22565033                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6808554                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              168853700                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             16600995                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1188219                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           786095                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7547560                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           68320076                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             15756479                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           647408                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             63537023                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1005121                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4078207                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                658111                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              6372071                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        36658                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          762437                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6683                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          353                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          461                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2140454                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       924871                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           353                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        80520                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        616693                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 37766941                       # num instructions consuming a value
system.cpu1.iew.wb_count                     63014917                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.814342                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 30755212                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.253732                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      63045530                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                81059382                       # number of integer regfile reads
system.cpu1.int_regfile_writes               44651514                       # number of integer regfile writes
system.cpu1.ipc                              0.231082                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.231082                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036086      3.17%      3.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             38701844     60.30%     63.47% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              248030      0.39%     63.86% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               493530      0.77%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            16890992     26.32%     90.94% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5813937      9.06%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              64184431                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1983731                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030907                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 301878     15.22%     15.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  5790      0.29%     15.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 424248     21.39%     36.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     36.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     36.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     36.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     36.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     36.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     36.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     36.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     36.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     36.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     36.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     36.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     36.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     36.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     36.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     36.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     36.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     36.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     36.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     36.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     36.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     36.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     36.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     36.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     36.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     36.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     36.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     36.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     36.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     36.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     36.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     36.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     36.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     36.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     36.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     36.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     36.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     36.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     36.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     36.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     36.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     36.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     36.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1093680     55.13%     92.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               158131      7.97%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              64132060                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         378000637                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     63014905                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         78232644                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  64756462                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 64184431                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3563614                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        9912266                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           134005                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        509155                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6031108                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    247514067                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.259316                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.740997                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          207941239     84.01%     84.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           25838738     10.44%     94.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            8233597      3.33%     97.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2080285      0.84%     98.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2429649      0.98%     99.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             350701      0.14%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             379826      0.15%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             193669      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              66363      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      247514067                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.258441                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          7571248                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1467214                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            16600995                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7547560                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     97                       # number of misc regfile reads
system.cpu1.numCycles                       248352373                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1246898568                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              182158638                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             41366768                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6797308                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11154364                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2717034                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                21123                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             90821233                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              70962701                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           50538895                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 31841476                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              11839757                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                658111                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             21676931                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 9172127                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        90821221                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         24547                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               605                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13670357                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           605                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   311435559                       # The number of ROB reads
system.cpu1.rob.rob_writes                  138353912                       # The number of ROB writes
system.cpu1.timesIdled                          41221                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          7170092                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2990072                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            14288163                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             100450                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2367623                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10895615                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      21759520                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1109236                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        52429                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     35391442                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6627267                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     70759281                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6679696                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 747633813000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8969062                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2217679                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8646117                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              368                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            258                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1925814                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1925812                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8969062                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           222                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     32654394                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               32654394                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    839203392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               839203392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              514                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10895724                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10895724    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10895724                       # Request fanout histogram
system.membus.respLayer1.occupancy        57009057959                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         33055534959                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   747633813000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 747633813000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 747633813000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 747633813000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 747633813000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   747633813000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 747633813000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 747633813000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 747633813000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 747633813000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1142759166.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1386227562.927194                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        60500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3663807000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   740777258000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6856555000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 747633813000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    109907650                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       109907650                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    109907650                       # number of overall hits
system.cpu0.icache.overall_hits::total      109907650                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     15177193                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      15177193                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     15177193                       # number of overall misses
system.cpu0.icache.overall_misses::total     15177193                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 344972485496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 344972485496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 344972485496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 344972485496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    125084843                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    125084843                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    125084843                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    125084843                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.121335                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.121335                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.121335                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.121335                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22729.663219                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22729.663219                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22729.663219                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22729.663219                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2278                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    38.610169                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     14102040                       # number of writebacks
system.cpu0.icache.writebacks::total         14102040                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1075120                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1075120                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1075120                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1075120                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     14102073                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     14102073                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     14102073                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     14102073                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 318787920996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 318787920996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 318787920996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 318787920996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.112740                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.112740                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.112740                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.112740                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22605.748885                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22605.748885                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22605.748885                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22605.748885                       # average overall mshr miss latency
system.cpu0.icache.replacements              14102040                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    109907650                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      109907650                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     15177193                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     15177193                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 344972485496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 344972485496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    125084843                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    125084843                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.121335                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.121335                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22729.663219                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22729.663219                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1075120                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1075120                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     14102073                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     14102073                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 318787920996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 318787920996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.112740                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.112740                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22605.748885                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22605.748885                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 747633813000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999921                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          124009620                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         14102040                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.793736                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999921                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        264271758                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       264271758                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 747633813000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    234414002                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       234414002                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    234414002                       # number of overall hits
system.cpu0.dcache.overall_hits::total      234414002                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     37809896                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      37809896                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     37809896                       # number of overall misses
system.cpu0.dcache.overall_misses::total     37809896                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1199174771768                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1199174771768                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1199174771768                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1199174771768                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    272223898                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    272223898                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    272223898                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    272223898                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.138893                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.138893                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.138893                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.138893                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 31715.897123                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31715.897123                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 31715.897123                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31715.897123                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     16501823                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        77752                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           612146                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1222                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    26.957332                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    63.626841                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     19814752                       # number of writebacks
system.cpu0.dcache.writebacks::total         19814752                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     18390846                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     18390846                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     18390846                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     18390846                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     19419050                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     19419050                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     19419050                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     19419050                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 475291379228                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 475291379228                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 475291379228                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 475291379228                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.071335                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.071335                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.071335                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.071335                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 24475.521677                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24475.521677                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 24475.521677                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24475.521677                       # average overall mshr miss latency
system.cpu0.dcache.replacements              19814752                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    171886751                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      171886751                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     21959180                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     21959180                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 698593580500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 698593580500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    193845931                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    193845931                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.113282                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.113282                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 31813.281757                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31813.281757                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7883989                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7883989                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     14075191                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     14075191                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 336863269000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 336863269000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.072610                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.072610                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 23933.122400                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23933.122400                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     62527251                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      62527251                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     15850716                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     15850716                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 500581191268                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 500581191268                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     78377967                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     78377967                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.202234                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.202234                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 31580.982920                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31580.982920                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     10506857                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     10506857                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5343859                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5343859                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 138428110228                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 138428110228                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.068181                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.068181                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25904.147214                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25904.147214                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1133                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1133                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          768                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          768                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6010000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6010000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1901                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1901                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.403998                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.403998                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7825.520833                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7825.520833                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          759                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          759                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            9                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       480000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       480000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004734                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004734                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 53333.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 53333.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1695                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1695                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          151                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          151                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       690000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       690000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1846                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1846                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.081798                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.081798                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4569.536424                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4569.536424                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          151                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          151                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       540000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       540000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.081798                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.081798                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3576.158940                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3576.158940                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       610335                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         610335                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       407881                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       407881                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31368887500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31368887500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018216                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018216                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.400584                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.400584                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 76906.959383                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 76906.959383                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       407881                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       407881                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  30961006500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  30961006500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.400584                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.400584                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 75906.959383                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 75906.959383                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 747633813000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.974564                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          254854452                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         19826634                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.854146                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.974564                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999205                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999205                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        566318388                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       566318388                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 747633813000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12144409                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            16756069                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               49714                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              212179                       # number of demand (read+write) hits
system.l2.demand_hits::total                 29162371                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12144409                       # number of overall hits
system.l2.overall_hits::.cpu0.data           16756069                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              49714                       # number of overall hits
system.l2.overall_hits::.cpu1.data             212179                       # number of overall hits
system.l2.overall_hits::total                29162371                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1957664                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3057910                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3999                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1181864                       # number of demand (read+write) misses
system.l2.demand_misses::total                6201437                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1957664                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3057910                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3999                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1181864                       # number of overall misses
system.l2.overall_misses::total               6201437                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 167604909996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 286614407952                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    374115996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 122706622953                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     577300056897                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 167604909996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 286614407952                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    374115996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 122706622953                       # number of overall miss cycles
system.l2.overall_miss_latency::total    577300056897                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        14102073                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        19813979                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           53713                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1394043                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             35363808                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       14102073                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       19813979                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          53713                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1394043                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            35363808                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.138821                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.154331                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.074451                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.847796                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.175361                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.138821                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.154331                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.074451                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.847796                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.175361                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85614.747983                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 93728.856622                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93552.387097                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103824.655758                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93091.336233                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85614.747983                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 93728.856622                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93552.387097                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103824.655758                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93091.336233                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             515768                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     17837                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      28.915625                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4676633                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2217679                       # number of writebacks
system.l2.writebacks::total                   2217679                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         110059                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           9293                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              119372                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        110059                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          9293                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             119372                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1957654                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2947851                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3989                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1172571                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6082065                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1957654                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2947851                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3989                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1172571                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4965755                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         11047820                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 148027836996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 249554415323                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    333808996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 110436918492                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 508352979807                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 148027836996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 249554415323                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    333808996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 110436918492                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 479640785729                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 987993765536                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.138820                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.148776                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.074265                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.841130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.171986                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.138820                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.148776                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.074265                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.841130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.312405                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75614.913052                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 84656.387084                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83682.375533                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94183.566276                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83582.299730                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75614.913052                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 84656.387084                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83682.375533                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94183.566276                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 96589.700001                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89428.843476                       # average overall mshr miss latency
system.l2.replacements                       17333197                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6886038                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6886038                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6886038                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6886038                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     28349809                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         28349809                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     28349809                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     28349809                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4965755                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4965755                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 479640785729                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 479640785729                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 96589.700001                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 96589.700001                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            81                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 99                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       653500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       202500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       856000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           88                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              106                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.920455                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.933962                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8067.901235                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data        11250                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8646.464646                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           81                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            99                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1619500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       354500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1974000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.920455                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.933962                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19993.827160                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19694.444444                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19939.393939                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        60500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       197500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       258000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19846.153846                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4522529                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            95530                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4618059                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1218224                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         757926                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1976150                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 110267468124                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  77051327819                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  187318795943                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5740753                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       853456                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6594209                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.212206                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.888067                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.299680                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 90514.936600                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101660.752922                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94789.765930                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        48378                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2644                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            51022                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1169846                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       755282                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1925128                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  94894280768                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  69316457826                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 164210738594                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.203779                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.884969                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.291942                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 81116.899804                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91775.598817                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85298.607986                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12144409                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         49714                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12194123                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1957664                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3999                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1961663                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 167604909996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    374115996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 167979025992                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     14102073                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        53713                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       14155786                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.138821                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.074451                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.138577                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85614.747983                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93552.387097                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85630.929467                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            20                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1957654                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3989                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1961643                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 148027836996                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    333808996                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 148361645992                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.138820                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.074265                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.138575                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75614.913052                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83682.375533                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75631.318233                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12233540                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       116649                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12350189                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1839686                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       423938                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2263624                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 176346939828                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  45655295134                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 222002234962                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     14073226                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       540587                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      14613813                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.130722                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.784218                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.154896                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95857.086388                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 107693.330473                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98073.812153                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        61681                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         6649                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        68330                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1778005                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       417289                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2195294                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 154660134555                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  41120460666                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 195780595221                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.126340                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.771918                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.150220                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86985.207890                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 98541.923382                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89181.947940                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           28                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                31                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          280                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             293                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4860983                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       139999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      5000982                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          308                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           16                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           324                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.909091                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.812500                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.904321                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 17360.653571                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 10769.153846                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 17068.197952                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           71                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           74                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          209                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          219                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4228479                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       211495                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4439974                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.678571                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.625000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.675926                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20231.956938                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 21149.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20273.853881                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 747633813000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 747633813000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999865                       # Cycle average of tags in use
system.l2.tags.total_refs                    75292970                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  17333299                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.343834                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.806771                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.734523                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.454669                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.021516                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.867062                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.115324                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.543856                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.027102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.178979                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000336                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.013548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.236177                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            58                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.906250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.093750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 582134211                       # Number of tag accesses
system.l2.tags.data_accesses                582134211                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 747633813000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     125289792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     188728832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        255296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      75048192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    307949824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          697271936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    125289792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       255296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     125545088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    141931456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       141931456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1957653                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2948888                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3989                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1172628                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4811716                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10894874                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2217679                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2217679                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        167581762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        252434853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           341472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        100380949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    411899273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             932638310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    167581762                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       341472                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        167923234                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      189840873                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            189840873                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      189840873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       167581762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       252434853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          341472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       100380949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    411899273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1122479184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1952662.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1957653.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2656701.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3989.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1146770.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4724901.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005019710250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       118923                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       118923                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            18751898                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1839384                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    10894874                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2217679                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10894874                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2217679                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 404860                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                265017                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            348177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            397779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            380338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            396315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1729646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1923199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            459076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            434068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            403991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            400002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           399036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           606257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           652818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           540004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           341730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1077578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             88742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            149830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            130066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            119769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            113413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            146005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            165041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            152685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            130701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            121672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           112251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           130926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           129592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            88896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            86702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            86349                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.07                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 388104729260                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                52450070000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            584792491760                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     36997.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                55747.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7607720                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1308523                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              10894874                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2217679                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4335285                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1108878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  581371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  463253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  393502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  345576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  321935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  301249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  277787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  263301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 339435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 697646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 366791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 206372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 180048                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 148344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 106967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  46773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  54154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  99579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 114099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 117683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 118062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 118465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 118710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 119119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 120447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 124066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 119549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 119290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 117928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 116974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 116663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 117538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3526401                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    225.818883                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   123.176626                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   303.557473                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2159862     61.25%     61.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       546867     15.51%     76.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       165801      4.70%     81.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       106319      3.01%     84.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        72530      2.06%     86.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        45835      1.30%     87.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        71136      2.02%     89.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        63861      1.81%     91.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       294190      8.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3526401                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       118923                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      88.208362                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     35.702961                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    467.652902                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       118918    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-24575            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::139264-147455            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        118923                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       118923                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.419364                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.390290                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.029776                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            98631     82.94%     82.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2154      1.81%     84.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11017      9.26%     94.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4555      3.83%     97.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1575      1.32%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              585      0.49%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              224      0.19%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               95      0.08%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               47      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               17      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                9      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                6      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        118923                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              671360896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                25911040                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               124968960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               697271936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            141931456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       897.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       167.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    932.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    189.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  747633701500                       # Total gap between requests
system.mem_ctrls.avgGap                      57016.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    125289792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    170028864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       255296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     73393280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    302393664                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    124968960                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 167581762.383451759815                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 227422651.361542969942                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 341471.982086503122                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 98167416.620039895177                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 404467613.344823420048                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 167152632.514762938023                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1957653                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2948888                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3989                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1172628                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4811716                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2217679                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  67314729802                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 130453431909                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    165864023                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  61890576179                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 324967889847                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 18011737296838                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34385.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     44238.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41580.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52779.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     67536.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8121886.57                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           8235254580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4377130230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         31568910240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4630604580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     59017118160.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     318574941420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      18817749600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       445221708810                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        595.507722                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  45652590489                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  24964940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 677016282511                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          16943319960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           9005561565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         43329789720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         5562176220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     59017118160.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     328960234260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      10072239840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       472890439725                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.516122                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  22252119720                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  24964940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 700416753280                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                163                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           82                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7598565085.365853                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   35788748771.572433                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           79     96.34%     96.34% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.22%     97.56% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.22%     98.78% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.22%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        21500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 282298439000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             82                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   124551476000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 623082337000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 747633813000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9912026                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9912026                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9912026                       # number of overall hits
system.cpu1.icache.overall_hits::total        9912026                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        54661                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         54661                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        54661                       # number of overall misses
system.cpu1.icache.overall_misses::total        54661                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1095305500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1095305500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1095305500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1095305500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9966687                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9966687                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9966687                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9966687                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005484                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005484                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005484                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005484                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 20038.153345                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 20038.153345                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 20038.153345                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 20038.153345                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          381                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    95.250000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        53681                       # number of writebacks
system.cpu1.icache.writebacks::total            53681                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          948                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          948                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          948                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          948                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        53713                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        53713                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        53713                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        53713                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1011839500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1011839500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1011839500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1011839500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005389                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005389                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005389                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005389                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 18837.888407                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 18837.888407                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 18837.888407                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 18837.888407                       # average overall mshr miss latency
system.cpu1.icache.replacements                 53681                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9912026                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9912026                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        54661                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        54661                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1095305500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1095305500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9966687                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9966687                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005484                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005484                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 20038.153345                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 20038.153345                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          948                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          948                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        53713                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        53713                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1011839500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1011839500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005389                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005389                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 18837.888407                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 18837.888407                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 747633813000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.983871                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9929414                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            53681                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           184.970735                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        375345000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.983871                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999496                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999496                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19987087                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19987087                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 747633813000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16197344                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16197344                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16197344                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16197344                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4234537                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4234537                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4234537                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4234537                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 414990890746                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 414990890746                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 414990890746                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 414990890746                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20431881                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20431881                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20431881                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20431881                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.207251                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.207251                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.207251                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.207251                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 98001.479441                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 98001.479441                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 98001.479441                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 98001.479441                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2013958                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       276206                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            36427                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2391                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    55.287507                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   115.519030                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1393602                       # number of writebacks
system.cpu1.dcache.writebacks::total          1393602                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3257727                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3257727                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3257727                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3257727                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       976810                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       976810                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       976810                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       976810                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  92954095950                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  92954095950                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  92954095950                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  92954095950                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.047808                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.047808                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.047808                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.047808                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 95160.876680                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95160.876680                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 95160.876680                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95160.876680                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1393602                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     12414118                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       12414118                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2413447                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2413447                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 203064459000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 203064459000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     14827565                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14827565                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.162768                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.162768                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 84138.768740                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84138.768740                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1872564                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1872564                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       540883                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       540883                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  48129538000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  48129538000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036478                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036478                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 88983.269949                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88983.269949                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3783226                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3783226                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1821090                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1821090                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 211926431746                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 211926431746                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5604316                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5604316                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.324944                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.324944                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 116373.398210                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 116373.398210                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1385163                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1385163                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       435927                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       435927                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  44824557950                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  44824557950                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.077784                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.077784                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 102825.835404                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 102825.835404                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          311                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          311                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          145                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          145                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6213500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6213500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.317982                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.317982                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 42851.724138                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 42851.724138                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          145                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          145                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          328                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          328                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          108                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          108                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       720500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       720500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          436                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          436                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.247706                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.247706                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6671.296296                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6671.296296                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       612500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       612500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.247706                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.247706                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5671.296296                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5671.296296                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       588599                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         588599                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       429338                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       429338                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35455946500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35455946500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017937                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017937                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.421773                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.421773                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 82582.828680                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 82582.828680                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       429338                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       429338                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35026608500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35026608500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.421773                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.421773                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 81582.828680                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 81582.828680                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 747633813000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.643735                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18191587                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1406020                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.938356                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        375356500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.643735                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.926367                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.926367                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         44307469                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        44307469                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 747633813000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          28770331                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9103717                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     28478012                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15115518                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8966979                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              37                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             373                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           258                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            631                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6617845                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6617844                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      14155786                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     14614546                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          324                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          324                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     42306185                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     59456226                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       161107                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4193951                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             106117469                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1805063168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2536239104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6873216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    178409664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4526585152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        26325095                       # Total snoops (count)
system.tol2bus.snoopTraffic                 143493504                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         61692391                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.127498                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.336068                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               53879185     87.34%     87.34% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7760777     12.58%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  52429      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           61692391                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        70746609727                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       29741646508                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       21286256170                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2109703917                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          80594449                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            55621                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1429560330000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 147731                       # Simulator instruction rate (inst/s)
host_mem_usage                                 718164                       # Number of bytes of host memory used
host_op_rate                                   148445                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6245.23                       # Real time elapsed on the host
host_tick_rate                              109191634                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   922610679                       # Number of instructions simulated
sim_ops                                     927073766                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.681927                       # Number of seconds simulated
sim_ticks                                681926517000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.234894                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               16204582                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            18575803                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2922359                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         32786420                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            888983                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1100806                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          211823                       # Number of indirect misses.
system.cpu0.branchPred.lookups               37684128                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       145712                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        186278                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2339058                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  21557157                       # Number of branches committed
system.cpu0.commit.bw_lim_events              6194007                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3072253                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       51456356                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           118854551                       # Number of instructions committed
system.cpu0.commit.committedOps             120218557                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    663522377                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.181182                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.940816                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    621645992     93.69%     93.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     20075567      3.03%     96.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      5179426      0.78%     97.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      6298583      0.95%     98.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1599945      0.24%     98.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       814429      0.12%     98.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1136588      0.17%     98.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       577840      0.09%     99.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      6194007      0.93%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    663522377                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     24890                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1807454                       # Number of function calls committed.
system.cpu0.commit.int_insts                116641992                       # Number of committed integer instructions.
system.cpu0.commit.loads                     37841827                       # Number of loads committed
system.cpu0.commit.membars                    2106791                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2112503      1.76%      1.76% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        69414649     57.74%     59.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        1254988      1.04%     60.54% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv          604348      0.50%     61.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     61.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          3808      0.00%     61.05% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt         11425      0.01%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          1904      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         1938      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     61.06% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       38024243     31.63%     92.69% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       8782936      7.31%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         3862      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         1937      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        120218557                       # Class of committed instruction
system.cpu0.commit.refs                      46812978                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  118854551                       # Number of Instructions Simulated
system.cpu0.committedOps                    120218557                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.143951                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.143951                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            514796921                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               590522                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            13478555                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             183198302                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                84421581                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 64874909                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2377876                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1280132                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5386058                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   37684128                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 13934077                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    574710697                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               809667                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         4985                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     216903965                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                1162                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         2857                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                5923206                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.038932                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          94176041                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          17093565                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.224087                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         671857345                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.326425                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.871431                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               548224727     81.60%     81.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                78339240     11.66%     93.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                16808988      2.50%     95.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                13027274      1.94%     97.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12582016      1.87%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1506940      0.22%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  230638      0.03%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   74607      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1062915      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           671857345                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    21192                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   15390                       # number of floating regfile writes
system.cpu0.idleCycles                      296088315                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2501148                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                25316352                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.166938                       # Inst execution rate
system.cpu0.iew.exec_refs                    71868601                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   9628390                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               15062205                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             57793902                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1317525                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           591175                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            10304803                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          170516248                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             62240211                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1606107                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            161586670                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                150465                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            148579104                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2377876                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            148526836                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2411518                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          287753                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         4861                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         3303                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          342                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     19952075                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1333663                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          3303                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1044136                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1457012                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                115281949                       # num instructions consuming a value
system.cpu0.iew.wb_count                    147799805                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.779938                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 89912762                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.152694                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     148231470                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               207858915                       # number of integer regfile reads
system.cpu0.int_regfile_writes              113336658                       # number of integer regfile writes
system.cpu0.ipc                              0.122791                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.122791                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2150226      1.32%      1.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             85788494     52.57%     53.89% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             1843667      1.13%     55.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv               604591      0.37%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 21      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               3808      0.00%     55.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt              11425      0.01%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             26      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               1904      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              1938      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            63261950     38.77%     94.16% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            9518739      5.83%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           4006      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          1981      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             163192776                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  25383                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              50512                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        24975                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             25320                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2041152                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.012508                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 570851     27.97%     27.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  1836      0.09%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     30      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     28.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1344034     65.85%     93.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               124127      6.08%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead              274      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             163058319                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1000739966                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    147774830                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        220790757                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 166492460                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                163192776                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            4023788                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       50297775                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           506428                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        951535                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     28803072                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    671857345                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.242898                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.754977                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          581002219     86.48%     86.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           51699869      7.70%     94.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           21111910      3.14%     97.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            8770323      1.31%     98.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5708227      0.85%     99.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1928038      0.29%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1180777      0.18%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             247498      0.04%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             208484      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      671857345                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.168597                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          3353942                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          579732                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            57793902                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           10304803                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  65715                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 19091                       # number of misc regfile writes
system.cpu0.numCycles                       967945660                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   395907724                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              166871244                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             89489483                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2329452                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                88614764                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             130082354                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               153147                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            228998118                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             174553820                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          133974791                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 65533772                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               3356042                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2377876                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            135466643                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                44485376                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            21232                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       228976886                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     212993046                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1127864                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 29407370                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1146840                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   828676216                       # The number of ROB reads
system.cpu0.rob.rob_writes                  351692225                       # The number of ROB writes
system.cpu0.timesIdled                        3354717                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                37067                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.319626                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               15923661                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            18884881                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2785219                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31150272                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1392356                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1654694                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          262338                       # Number of indirect misses.
system.cpu1.branchPred.lookups               36631955                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       234916                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        165568                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2254694                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  22900121                       # Number of branches committed
system.cpu1.commit.bw_lim_events              5676396                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2471761                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       44611775                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           122784684                       # Number of instructions committed
system.cpu1.commit.committedOps             123846163                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    592692806                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.208955                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.974568                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    546161469     92.15%     92.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     23136850      3.90%     96.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6837940      1.15%     97.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6457721      1.09%     98.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1932229      0.33%     98.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       910152      0.15%     98.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1090917      0.18%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       489132      0.08%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      5676396      0.96%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    592692806                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    100746                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2652733                       # Number of function calls committed.
system.cpu1.commit.int_insts                120812868                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36278782                       # Number of loads committed
system.cpu1.commit.membars                    1637187                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1660425      1.34%      1.34% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        73506581     59.35%     60.69% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        1139208      0.92%     61.61% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          511783      0.41%     62.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         15492      0.01%     62.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         46476      0.04%     62.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          7746      0.01%     62.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         7746      0.01%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.09% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       36428826     29.41%     91.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      10498594      8.48%     99.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        15524      0.01%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         7762      0.01%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        123846163                       # Class of committed instruction
system.cpu1.commit.refs                      46950706                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  122784684                       # Number of Instructions Simulated
system.cpu1.committedOps                    123846163                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.471114                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.471114                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            412171016                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               536219                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13666384                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             178557490                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               111028040                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 69997000                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2316752                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1112005                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4616744                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   36631955                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 15656909                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    473949388                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               922324                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles        29640                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     207172732                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                1548                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles         1541                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                5695024                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.035219                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         123299923                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          17316017                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.199181                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         600129552                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.348224                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.887145                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               479903936     79.97%     79.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                77609998     12.93%     92.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16774730      2.80%     95.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11864120      1.98%     97.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11158267      1.86%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1386458      0.23%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  333746      0.06%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  126371      0.02%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  971926      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           600129552                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    85284                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   62015                       # number of floating regfile writes
system.cpu1.idleCycles                      439993459                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2394481                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                26071219                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.152983                       # Inst execution rate
system.cpu1.iew.exec_refs                    68639911                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11281315                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               13338326                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             53538115                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1108621                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           667694                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11873447                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          167417271                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             57358596                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1620967                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            159120864                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                135827                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            131009527                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2316752                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            130960164                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2140703                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          609338                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         3416                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         3013                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          395                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     17259333                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1201523                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          3013                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1086174                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1308307                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                104738329                       # num instructions consuming a value
system.cpu1.iew.wb_count                    146840657                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.783757                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 82089443                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.141176                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     147236216                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               204270835                       # number of integer regfile reads
system.cpu1.int_regfile_writes              110569122                       # number of integer regfile writes
system.cpu1.ipc                              0.118048                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.118048                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1721181      1.07%      1.07% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             87290256     54.30%     55.38% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             1586623      0.99%     56.36% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               513105      0.32%     56.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  3      0.00%     56.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              15492      0.01%     56.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              46476      0.03%     56.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     56.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc             15      0.00%     56.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               7746      0.00%     56.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              7746      0.00%     56.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     56.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     56.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     56.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     56.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     56.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     56.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     56.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     56.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     56.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     56.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     56.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     56.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     56.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     56.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     56.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     56.73% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            58331831     36.29%     93.02% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           11198012      6.97%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          15562      0.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          7783      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             160741831                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 100823                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             201646                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       100779                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            100922                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1976421                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.012296                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 508079     25.71%     25.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  2047      0.10%     25.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                    179      0.01%     25.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     25.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     25.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     25.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     25.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     25.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     25.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     25.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     25.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     25.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     25.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     25.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     25.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     25.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     25.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     25.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     25.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     25.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     25.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     25.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     25.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     25.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     25.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     25.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     25.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     25.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     25.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     25.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     25.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     25.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     25.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     25.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     25.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     25.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     25.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     25.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     25.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     25.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     25.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     25.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     25.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1291776     65.36%     91.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               174340      8.82%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             160896248                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         923836978                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    146739878                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        210889531                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 164245260                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                160741831                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3172011                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       43571108                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           448989                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        700250                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     26143567                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    600129552                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.267845                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.777798                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          508118663     84.67%     84.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           54491207      9.08%     93.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           20570287      3.43%     97.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            8207237      1.37%     98.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5355705      0.89%     99.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1886517      0.31%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1062286      0.18%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             241982      0.04%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             195668      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      600129552                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.154541                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          2648570                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          502308                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            53538115                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11873447                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 176640                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 77460                       # number of misc regfile writes
system.cpu1.numCycles                      1040123011                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   323637794                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              147058612                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             90770851                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2112752                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               114750478                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             105946412                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               134153                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            223805896                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             171315180                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          129482191                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 70431664                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2633354                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2316752                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            110269632                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                38711340                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            85302                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       223720594                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     155302414                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            915077                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 24937725                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        927733                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   754903609                       # The number of ROB reads
system.cpu1.rob.rob_writes                  344357277                       # The number of ROB writes
system.cpu1.timesIdled                        4574402                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          7965435                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2311950                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            14176362                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              54542                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4478655                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     24561520                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      47551008                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2640416                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1470439                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     23549208                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     17708441                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     47150672                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       19178880                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 681926517000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           22665265                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4141127                       # Transaction distribution
system.membus.trans_dist::WritebackClean           84                       # Transaction distribution
system.membus.trans_dist::CleanEvict         18869382                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           140947                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          79316                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1645075                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1640530                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      22665265                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          9808                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     71856799                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               71856799                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1820608384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1820608384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           173679                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          24540411                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                24540411    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            24540411                       # Request fanout histogram
system.membus.respLayer1.occupancy       128341791986                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         69784785716                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   681926517000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 681926517000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 681926517000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 681926517000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 681926517000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   681926517000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 681926517000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 681926517000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 681926517000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 681926517000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              24138                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        12069                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    16402344.560444                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   25240836.990401                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        12069    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1316662000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          12069                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   483966620500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 197959896500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 681926517000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     10574309                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10574309                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     10574309                       # number of overall hits
system.cpu0.icache.overall_hits::total       10574309                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      3359760                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       3359760                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      3359760                       # number of overall misses
system.cpu0.icache.overall_misses::total      3359760                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 226742047444                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 226742047444                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 226742047444                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 226742047444                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     13934069                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13934069                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     13934069                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13934069                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.241118                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.241118                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.241118                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.241118                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 67487.572756                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 67487.572756                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 67487.572756                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 67487.572756                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       194999                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             2711                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    71.928809                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      3109107                       # number of writebacks
system.cpu0.icache.writebacks::total          3109107                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       249743                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       249743                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       249743                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       249743                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      3110017                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      3110017                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      3110017                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      3110017                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 208874448958                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 208874448958                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 208874448958                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 208874448958                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.223195                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.223195                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.223195                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.223195                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 67161.835115                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 67161.835115                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 67161.835115                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 67161.835115                       # average overall mshr miss latency
system.cpu0.icache.replacements               3109107                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     10574309                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10574309                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      3359760                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      3359760                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 226742047444                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 226742047444                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     13934069                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13934069                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.241118                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.241118                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 67487.572756                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 67487.572756                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       249743                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       249743                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      3110017                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      3110017                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 208874448958                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 208874448958                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.223195                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.223195                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 67161.835115                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 67161.835115                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 681926517000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.995123                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           13684428                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          3110049                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.400068                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.995123                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999848                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999848                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         30978155                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        30978155                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 681926517000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     40605061                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        40605061                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     40605061                       # number of overall hits
system.cpu0.dcache.overall_hits::total       40605061                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     18330916                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      18330916                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     18330916                       # number of overall misses
system.cpu0.dcache.overall_misses::total     18330916                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1511195132887                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1511195132887                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1511195132887                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1511195132887                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     58935977                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     58935977                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     58935977                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     58935977                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.311031                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.311031                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.311031                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.311031                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 82439.695479                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 82439.695479                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 82439.695479                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 82439.695479                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    161591935                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        72790                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2682512                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            963                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.239035                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    75.586708                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      8342607                       # number of writebacks
system.cpu0.dcache.writebacks::total          8342607                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9828961                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9828961                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9828961                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9828961                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      8501955                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      8501955                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      8501955                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      8501955                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 761167802955                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 761167802955                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 761167802955                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 761167802955                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.144257                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.144257                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.144257                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.144257                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 89528.561720                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 89528.561720                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 89528.561720                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 89528.561720                       # average overall mshr miss latency
system.cpu0.dcache.replacements               8342503                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     35150133                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       35150133                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     15737375                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     15737375                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1321903920000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1321903920000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     50887508                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     50887508                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.309258                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.309258                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 83997.739140                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 83997.739140                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8300744                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8300744                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      7436631                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      7436631                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 672571657500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 672571657500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.146139                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.146139                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 90440.369772                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 90440.369772                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5454928                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5454928                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2593541                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2593541                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 189291212887                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 189291212887                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      8048469                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      8048469                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.322240                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.322240                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 72985.625786                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 72985.625786                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1528217                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1528217                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1065324                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1065324                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  88596145455                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  88596145455                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.132364                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.132364                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 83163.568506                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 83163.568506                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       719827                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       719827                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        51677                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        51677                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   2290109000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   2290109000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       771504                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       771504                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.066982                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.066982                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 44315.827157                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 44315.827157                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        39427                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        39427                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        12250                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        12250                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    274571000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    274571000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.015878                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.015878                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 22413.959184                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22413.959184                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       693348                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       693348                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        42342                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        42342                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    454637500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    454637500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       735690                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       735690                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.057554                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.057554                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10737.270323                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10737.270323                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        42070                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        42070                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    412619500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    412619500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.057184                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.057184                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9807.927264                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9807.927264                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1348000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1348000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      1296000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1296000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       124446                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         124446                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        61832                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        61832                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   1301494393                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   1301494393                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       186278                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       186278                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.331934                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.331934                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 21048.880725                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 21048.880725                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            6                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            6                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        61826                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        61826                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   1239479893                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   1239479893                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.331902                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.331902                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 20047.874567                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 20047.874567                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 681926517000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.752329                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           50790723                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          8491515                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.981350                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.752329                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.992260                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992260                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        129750381                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       129750381                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 681926517000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              892850                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1209068                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              977095                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1169644                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4248657                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             892850                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1209068                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             977095                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1169644                       # number of overall hits
system.l2.overall_hits::total                 4248657                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           2216931                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           7099259                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           3316256                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6317213                       # number of demand (read+write) misses
system.l2.demand_misses::total               18949659                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          2216931                       # number of overall misses
system.l2.overall_misses::.cpu0.data          7099259                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          3316256                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6317213                       # number of overall misses
system.l2.overall_misses::total              18949659                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 193991435544                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 732432984283                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 282949592388                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 647737556141                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1857111568356                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 193991435544                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 732432984283                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 282949592388                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 647737556141                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1857111568356                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         3109781                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         8308327                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         4293351                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7486857                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             23198316                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        3109781                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        8308327                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        4293351                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7486857                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            23198316                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.712890                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.854475                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.772417                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.843774                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.816855                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.712890                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.854475                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.772417                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.843774                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.816855                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87504.498581                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103170.342747                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85321.999384                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102535.335779                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98002.373993                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87504.498581                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103170.342747                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85321.999384                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102535.335779                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98002.373993                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             878328                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     33950                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      25.871222                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5409825                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             4141108                       # number of writebacks
system.l2.writebacks::total                   4141108                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          10906                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         118523                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           8852                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          86802                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              225083                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         10906                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        118523                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          8852                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         86802                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             225083                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      2206025                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      6980736                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      3307404                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6230411                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          18724576                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      2206025                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      6980736                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      3307404                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6230411                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5687285                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         24411861                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 171197930108                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 655299326256                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 249275517469                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 580074391482                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1655847165315                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 171197930108                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 655299326256                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 249275517469                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 580074391482                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 533013089475                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2188860254790                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.709383                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.840210                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.770355                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.832180                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.807152                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.709383                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.840210                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.770355                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.832180                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.052312                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77604.709878                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 93872.526659                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75368.935113                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93103.712015                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88431.757564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77604.709878                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 93872.526659                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75368.935113                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93103.712015                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 93720.129987                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89663.801330                       # average overall mshr miss latency
system.l2.replacements                       41855005                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4943675                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4943675                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           19                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             19                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      4943694                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4943694                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           19                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           19                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     16263546                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         16263546                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           84                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             84                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     16263630                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     16263630                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           84                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           84                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5687285                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5687285                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 533013089475                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 533013089475                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 93720.129987                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 93720.129987                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            8300                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            3571                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                11871                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         21498                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         12705                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              34203                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     76153500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     54749000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    130902500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        29798                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        16276                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            46074                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.721458                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.780597                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.742349                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3542.352777                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4309.248327                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3827.222758                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           81                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           44                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             125                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        21417                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        12661                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         34078                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    437377496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    256600498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    693977994                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.718740                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.777894                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.739636                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20421.977681                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20267.000869                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20364.399143                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          4178                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data          1242                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               5420                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         8387                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         7688                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            16075                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     23057999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     15942500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     39000499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data        12565                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         8930                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          21495                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.667489                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.860918                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.747848                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  2749.254680                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2073.686264                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2426.158569                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data          104                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           46                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           150                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         8283                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         7642                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        15925                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    170399958                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    155552483                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    325952441                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.659212                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.855767                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.740870                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20572.251358                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20354.944125                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20467.971177                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           125795                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           154589                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                280384                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         888134                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         791989                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1680123                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  85560596170                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  74376884513                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  159937480683                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1013929                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       946578                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1960507                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.875933                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.836686                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.856984                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96337.485301                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 93911.512045                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95193.911805                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        23259                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        16385                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            39644                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       864875                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       775604                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1640479                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  75385737213                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  65508028561                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 140893765774                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.852994                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.819377                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.836763                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87163.737202                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 84460.663639                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85885.747866                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        892850                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        977095                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1869945                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      2216931                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      3316256                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          5533187                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 193991435544                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 282949592388                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 476941027932                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      3109781                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      4293351                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7403132                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.712890                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.772417                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.747412                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87504.498581                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85321.999384                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86196.441207                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        10906                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         8852                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         19758                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      2206025                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      3307404                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      5513429                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 171197930108                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 249275517469                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 420473447577                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.709383                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.770355                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.744743                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77604.709878                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75368.935113                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76263.509982                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1083273                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1015055                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2098328                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      6211125                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      5525224                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        11736349                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 646872388113                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 573360671628                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1220233059741                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      7294398                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      6540279                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13834677                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.851492                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.844799                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.848328                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104147.378794                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103771.479967                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103970.413605                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        95264                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        70417                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       165681                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      6115861                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      5454807                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     11570668                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 579913589043                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 514566362921                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1094479951964                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.838433                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.834033                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.836353                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 94821.250686                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94332.643285                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94590.904515                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         2373                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          804                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              3177                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         4776                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         5197                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            9973                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      6410996                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      4385994                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     10796990                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         7149                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         6001                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         13150                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.668065                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.866022                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.758403                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  1342.335846                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data   843.947277                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  1082.622080                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           99                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           70                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          169                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         4677                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         5127                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         9804                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     90837482                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     99740483                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    190577965                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.654217                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.854358                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.745551                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19422.168484                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19453.965867                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19438.796920                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 681926517000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 681926517000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998800                       # Cycle average of tags in use
system.l2.tags.total_refs                    49788332                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  41858411                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.189446                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      42.797473                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.025408                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.466885                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        3.585244                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.943912                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     9.179878                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.668711                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.062897                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.038545                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.056019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.030374                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.143436                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999981                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.046875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 397750339                       # Number of tag accesses
system.l2.tags.data_accesses                397750339                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 681926517000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     141185664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     447026944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     211673856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     398948160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    356736256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1555570880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    141185664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    211673856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     352859520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    265032128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       265032128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        2206026                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        6984796                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        3307404                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6233565                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5574004                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            24305795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4141127                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4141127                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        207039410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        655535359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        310405668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        585031011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    523130054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2281141503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    207039410                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    310405668                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        517445078                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      388652034                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            388652034                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      388652034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       207039410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       655535359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       310405668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       585031011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    523130054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2669793537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3964943.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   2205990.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   6712688.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   3307382.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   5988368.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5556635.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000294310250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       244627                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       244627                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            42141783                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3731834                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    24305795                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4141211                       # Number of write requests accepted
system.mem_ctrls.readBursts                  24305795                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4141211                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 534732                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                176268                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            520949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            483731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1527795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            875844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1077164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3855772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3157411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2750363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1477436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1424104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1368331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          2040710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           993817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1021496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           672999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           523141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            145994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            150233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            283241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            272357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            302398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            288223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            216631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            345097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            263033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            252009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           265119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           420628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           359468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           143061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           161524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            95930                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.77                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 792181761911                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               118855315000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1237889193161                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33325.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52075.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         4                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 15032516                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2609050                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              24305795                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4141211                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6387237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4500272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3272432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2397878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1633874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1104737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  779752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  595327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  480577                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  416058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 422168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 676543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 341543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 236207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 194143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 157206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 111591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  56276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   5621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 131114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 201171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 234598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 248077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 252222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 253039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 253475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 254891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 257690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 264212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 255164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 253117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 251264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 249622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 248637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 248681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      7                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     10094440                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    175.849707                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   114.394999                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   222.327202                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5675952     56.23%     56.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2549717     25.26%     81.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       660478      6.54%     88.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       347002      3.44%     91.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       205841      2.04%     93.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       132936      1.32%     94.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        88871      0.88%     95.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        65735      0.65%     96.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       367908      3.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     10094440                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       244627                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      97.172593                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     77.905744                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     68.510034                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          94532     38.64%     38.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127        91637     37.46%     76.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191        34483     14.10%     90.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255        15128      6.18%     96.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319         6069      2.48%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383         1834      0.75%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          567      0.23%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          188      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          101      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           39      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           24      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           13      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        244627                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       244627                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.208129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.193885                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.715761                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           221808     90.67%     90.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4819      1.97%     92.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11019      4.50%     97.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4700      1.92%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1706      0.70%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              397      0.16%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              122      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               37      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               14      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        244627                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1521348032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                34222848                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               253756544                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1555570880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            265037504                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2230.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       372.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2281.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    388.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.91                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  681926552000                       # Total gap between requests
system.mem_ctrls.avgGap                      23971.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    141183360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    429612032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    211672448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    383255552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    355624640                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    253756544                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 207036031.713663369417                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 629997545.615314483643                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 310403603.208173871040                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 562018842.860161185265                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 521499943.372930943966                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 372117138.245850026608                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      2206026                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      6984796                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      3307404                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6233565                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5574004                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4141211                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  79771387095                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 367042326892                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 112397987068                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 323044952596                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 355632539510                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 16942465102148                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36160.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52548.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     33983.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51823.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     63801.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4091186.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          34400577120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          18284332770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         67987322760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        10235229840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     53830785840.000526                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     305160558570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4882469760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       494781276660.004272                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        725.563920                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  10141654342                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  22771060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 649013802658                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          37673745900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          20024067030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        101738067060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        10461788280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     53830785840.000526                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     308110486980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2398319520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       534237260610.004272                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        783.423503                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3639854964                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  22771060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 655515602036                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              33130                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        16566                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9771419.051068                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   41879014.331681                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        16566    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    825957000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          16566                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   520053189000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 161873328000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 681926517000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     11077154                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11077154                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     11077154                       # number of overall hits
system.cpu1.icache.overall_hits::total       11077154                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      4579754                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       4579754                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      4579754                       # number of overall misses
system.cpu1.icache.overall_misses::total      4579754                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 323803407140                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 323803407140                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 323803407140                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 323803407140                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     15656908                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15656908                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     15656908                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15656908                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.292507                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.292507                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.292507                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.292507                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 70703.231471                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 70703.231471                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 70703.231471                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 70703.231471                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       527092                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             6138                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    85.873574                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      4292969                       # number of writebacks
system.cpu1.icache.writebacks::total          4292969                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       286270                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       286270                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       286270                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       286270                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      4293484                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      4293484                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      4293484                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      4293484                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 300845319646                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 300845319646                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 300845319646                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 300845319646                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.274223                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.274223                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.274223                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.274223                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 70070.208634                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70070.208634                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 70070.208634                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70070.208634                       # average overall mshr miss latency
system.cpu1.icache.replacements               4292969                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     11077154                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11077154                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      4579754                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      4579754                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 323803407140                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 323803407140                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     15656908                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15656908                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.292507                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.292507                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 70703.231471                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 70703.231471                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       286270                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       286270                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      4293484                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      4293484                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 300845319646                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 300845319646                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.274223                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.274223                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 70070.208634                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70070.208634                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 681926517000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.993864                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15406963                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          4293516                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             3.588426                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.993864                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999808                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999808                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         35607300                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        35607300                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 681926517000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     40032281                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        40032281                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     40032281                       # number of overall hits
system.cpu1.dcache.overall_hits::total       40032281                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     16842250                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      16842250                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     16842250                       # number of overall misses
system.cpu1.dcache.overall_misses::total     16842250                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1346467099137                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1346467099137                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1346467099137                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1346467099137                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     56874531                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     56874531                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     56874531                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     56874531                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.296130                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.296130                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.296130                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.296130                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 79945.796977                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 79945.796977                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 79945.796977                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 79945.796977                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    142267992                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        53794                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2371855                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            740                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    59.981741                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    72.694595                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7556657                       # number of writebacks
system.cpu1.dcache.writebacks::total          7556657                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9156057                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9156057                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9156057                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9156057                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      7686193                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      7686193                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      7686193                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      7686193                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 673153495103                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 673153495103                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 673153495103                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 673153495103                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.135143                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.135143                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.135143                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.135143                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 87579.572241                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87579.572241                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 87579.572241                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87579.572241                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7556656                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     32796065                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       32796065                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     14157439                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     14157439                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1164395831500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1164395831500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     46953504                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     46953504                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.301520                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.301520                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 82246.219214                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82246.219214                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      7479734                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      7479734                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      6677705                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      6677705                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 594822807500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 594822807500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.142220                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.142220                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 89075.933648                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 89075.933648                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      7236216                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7236216                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2684811                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2684811                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 182071267637                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 182071267637                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9921027                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9921027                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.270618                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.270618                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 67815.301575                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67815.301575                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1676323                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1676323                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1008488                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1008488                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  78330687603                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  78330687603                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.101652                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.101652                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 77671.412652                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 77671.412652                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       555827                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       555827                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        74337                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        74337                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   3988295500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   3988295500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       630164                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       630164                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.117965                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.117965                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 53651.553062                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 53651.553062                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        40434                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        40434                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        33903                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        33903                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   2434043500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   2434043500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.053800                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.053800                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 71794.339734                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71794.339734                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       540062                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       540062                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        42906                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        42906                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    406407000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    406407000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       582968                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       582968                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.073599                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.073599                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9472.031884                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9472.031884                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        42889                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        42889                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    363635000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    363635000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.073570                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.073570                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8478.514304                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8478.514304                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2418500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2418500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2301500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2301500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       115500                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         115500                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        50068                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        50068                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    790197972                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    790197972                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       165568                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       165568                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.302401                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.302401                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 15782.495246                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 15782.495246                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          179                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          179                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        49889                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        49889                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    734252472                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    734252472                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.301320                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.301320                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 14717.722785                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 14717.722785                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 681926517000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.747785                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           49081875                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7702842                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.371918                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.747785                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.992118                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.992118                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        124209275                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       124209275                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 681926517000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          21563918                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9084802                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     18357607                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        37713904                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         10077798                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              12                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          151913                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         84790                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         236703                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          169                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          169                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2020664                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2020665                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7403500                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     14160417                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        13150                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        13150                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      9328905                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     25318608                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     12879803                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     22887637                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              70414953                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    398008896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1065659776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    549524416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    962783296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2975976384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        52488390                       # Total snoops (count)
system.tol2bus.snoopTraffic                 289763456                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         75776338                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.310385                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.502855                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               53727227     70.90%     70.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1               20578422     27.16%     98.06% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1470679      1.94%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           75776338                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        46884163420                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12802892803                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4672572863                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11611759679                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        6446791334                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.9                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            18015                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
