// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module GenerateProof_shake_extensible_Pipeline_VITIS_LOOP_776_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        msgStrm_dout,
        msgStrm_empty_n,
        msgStrm_read,
        stateArray_16_0,
        stateArray_15_0,
        stateArray_14_0,
        stateArray_13_0,
        stateArray_12_0,
        stateArray_11_0,
        stateArray_10_0,
        stateArray_9_0,
        stateArray_8_0,
        stateArray_7_0,
        stateArray_6_0,
        stateArray_5_0,
        stateArray_4_0,
        stateArray_3_0,
        stateArray_2_0,
        stateArray_1_0,
        stateArray_0,
        stateArray_16_1_out,
        stateArray_16_1_out_ap_vld,
        stateArray_15_1_out,
        stateArray_15_1_out_ap_vld,
        stateArray_14_1_out,
        stateArray_14_1_out_ap_vld,
        stateArray_13_1_out,
        stateArray_13_1_out_ap_vld,
        stateArray_12_1_out,
        stateArray_12_1_out_ap_vld,
        stateArray_11_1_out,
        stateArray_11_1_out_ap_vld,
        stateArray_10_1_out,
        stateArray_10_1_out_ap_vld,
        stateArray_9_1_out,
        stateArray_9_1_out_ap_vld,
        stateArray_8_1_out,
        stateArray_8_1_out_ap_vld,
        stateArray_7_1_out,
        stateArray_7_1_out_ap_vld,
        stateArray_6_1_out,
        stateArray_6_1_out_ap_vld,
        stateArray_5_1_out,
        stateArray_5_1_out_ap_vld,
        stateArray_4_1_out,
        stateArray_4_1_out_ap_vld,
        stateArray_3_1_out,
        stateArray_3_1_out_ap_vld,
        stateArray_2_1_out,
        stateArray_2_1_out_ap_vld,
        stateArray_1_1_out,
        stateArray_1_1_out_ap_vld,
        stateArray_1213_out,
        stateArray_1213_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] msgStrm_dout;
input   msgStrm_empty_n;
output   msgStrm_read;
input  [63:0] stateArray_16_0;
input  [63:0] stateArray_15_0;
input  [63:0] stateArray_14_0;
input  [63:0] stateArray_13_0;
input  [63:0] stateArray_12_0;
input  [63:0] stateArray_11_0;
input  [63:0] stateArray_10_0;
input  [63:0] stateArray_9_0;
input  [63:0] stateArray_8_0;
input  [63:0] stateArray_7_0;
input  [63:0] stateArray_6_0;
input  [63:0] stateArray_5_0;
input  [63:0] stateArray_4_0;
input  [63:0] stateArray_3_0;
input  [63:0] stateArray_2_0;
input  [63:0] stateArray_1_0;
input  [63:0] stateArray_0;
output  [63:0] stateArray_16_1_out;
output   stateArray_16_1_out_ap_vld;
output  [63:0] stateArray_15_1_out;
output   stateArray_15_1_out_ap_vld;
output  [63:0] stateArray_14_1_out;
output   stateArray_14_1_out_ap_vld;
output  [63:0] stateArray_13_1_out;
output   stateArray_13_1_out_ap_vld;
output  [63:0] stateArray_12_1_out;
output   stateArray_12_1_out_ap_vld;
output  [63:0] stateArray_11_1_out;
output   stateArray_11_1_out_ap_vld;
output  [63:0] stateArray_10_1_out;
output   stateArray_10_1_out_ap_vld;
output  [63:0] stateArray_9_1_out;
output   stateArray_9_1_out_ap_vld;
output  [63:0] stateArray_8_1_out;
output   stateArray_8_1_out_ap_vld;
output  [63:0] stateArray_7_1_out;
output   stateArray_7_1_out_ap_vld;
output  [63:0] stateArray_6_1_out;
output   stateArray_6_1_out_ap_vld;
output  [63:0] stateArray_5_1_out;
output   stateArray_5_1_out_ap_vld;
output  [63:0] stateArray_4_1_out;
output   stateArray_4_1_out_ap_vld;
output  [63:0] stateArray_3_1_out;
output   stateArray_3_1_out_ap_vld;
output  [63:0] stateArray_2_1_out;
output   stateArray_2_1_out_ap_vld;
output  [63:0] stateArray_1_1_out;
output   stateArray_1_1_out_ap_vld;
output  [63:0] stateArray_1213_out;
output   stateArray_1213_out_ap_vld;

reg ap_idle;
reg msgStrm_read;
reg stateArray_16_1_out_ap_vld;
reg stateArray_15_1_out_ap_vld;
reg stateArray_14_1_out_ap_vld;
reg stateArray_13_1_out_ap_vld;
reg stateArray_12_1_out_ap_vld;
reg stateArray_11_1_out_ap_vld;
reg stateArray_10_1_out_ap_vld;
reg stateArray_9_1_out_ap_vld;
reg stateArray_8_1_out_ap_vld;
reg stateArray_7_1_out_ap_vld;
reg stateArray_6_1_out_ap_vld;
reg stateArray_5_1_out_ap_vld;
reg stateArray_4_1_out_ap_vld;
reg stateArray_3_1_out_ap_vld;
reg stateArray_2_1_out_ap_vld;
reg stateArray_1_1_out_ap_vld;
reg stateArray_1213_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln776_fu_530_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    msgStrm_blk_n;
wire    ap_block_pp0_stage0_grp1;
reg   [4:0] i_2_reg_1010;
reg    ap_block_pp0_stage0_11001;
reg   [4:0] i_fu_138;
wire   [4:0] add_ln776_fu_536_p2;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_i_2;
wire    ap_block_pp0_stage0;
reg   [63:0] stateArray_1213_fu_142;
wire   [63:0] stateArray_fu_673_p2;
reg    ap_block_pp0_stage0_11001_grp1;
reg   [63:0] stateArray_1_1_fu_146;
reg   [63:0] stateArray_2_1_fu_150;
reg   [63:0] stateArray_3_1_fu_154;
reg   [63:0] stateArray_4_1_fu_158;
reg   [63:0] stateArray_5_1_fu_162;
reg   [63:0] stateArray_6_1_fu_166;
reg   [63:0] stateArray_7_1_fu_170;
reg   [63:0] stateArray_8_1_fu_174;
reg   [63:0] stateArray_9_1_fu_178;
reg   [63:0] stateArray_10_1_fu_182;
reg   [63:0] stateArray_11_1_fu_186;
reg   [63:0] stateArray_12_1_fu_190;
reg   [63:0] stateArray_13_1_fu_194;
reg   [63:0] stateArray_14_1_fu_198;
reg   [63:0] stateArray_15_1_fu_202;
reg   [63:0] stateArray_16_1_fu_206;
reg    ap_block_pp0_stage0_01001_grp1;
wire   [63:0] tmp_1_fu_598_p35;
wire   [63:0] tmp_1_fu_598_p37;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_460;
wire   [4:0] tmp_1_fu_598_p1;
wire   [4:0] tmp_1_fu_598_p3;
wire   [4:0] tmp_1_fu_598_p5;
wire   [4:0] tmp_1_fu_598_p7;
wire   [4:0] tmp_1_fu_598_p9;
wire   [4:0] tmp_1_fu_598_p11;
wire   [4:0] tmp_1_fu_598_p13;
wire   [4:0] tmp_1_fu_598_p15;
wire   [4:0] tmp_1_fu_598_p17;
wire   [4:0] tmp_1_fu_598_p19;
wire   [4:0] tmp_1_fu_598_p21;
wire   [4:0] tmp_1_fu_598_p23;
wire   [4:0] tmp_1_fu_598_p25;
wire   [4:0] tmp_1_fu_598_p27;
wire   [4:0] tmp_1_fu_598_p29;
wire   [4:0] tmp_1_fu_598_p31;
wire  signed [4:0] tmp_1_fu_598_p33;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 i_fu_138 = 5'd0;
#0 stateArray_1213_fu_142 = 64'd0;
#0 stateArray_1_1_fu_146 = 64'd0;
#0 stateArray_2_1_fu_150 = 64'd0;
#0 stateArray_3_1_fu_154 = 64'd0;
#0 stateArray_4_1_fu_158 = 64'd0;
#0 stateArray_5_1_fu_162 = 64'd0;
#0 stateArray_6_1_fu_166 = 64'd0;
#0 stateArray_7_1_fu_170 = 64'd0;
#0 stateArray_8_1_fu_174 = 64'd0;
#0 stateArray_9_1_fu_178 = 64'd0;
#0 stateArray_10_1_fu_182 = 64'd0;
#0 stateArray_11_1_fu_186 = 64'd0;
#0 stateArray_12_1_fu_190 = 64'd0;
#0 stateArray_13_1_fu_194 = 64'd0;
#0 stateArray_14_1_fu_198 = 64'd0;
#0 stateArray_15_1_fu_202 = 64'd0;
#0 stateArray_16_1_fu_206 = 64'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) GenerateProof_sparsemux_35_5_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 64 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 64 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 64 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 64 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 64 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 64 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 64 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 64 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 64 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 64 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 64 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 64 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 64 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 64 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 64 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 64 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 64 ),
    .def_WIDTH( 64 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 64 ))
sparsemux_35_5_64_1_1_U1866(
    .din0(stateArray_1213_fu_142),
    .din1(stateArray_1_1_fu_146),
    .din2(stateArray_2_1_fu_150),
    .din3(stateArray_3_1_fu_154),
    .din4(stateArray_4_1_fu_158),
    .din5(stateArray_5_1_fu_162),
    .din6(stateArray_6_1_fu_166),
    .din7(stateArray_7_1_fu_170),
    .din8(stateArray_8_1_fu_174),
    .din9(stateArray_9_1_fu_178),
    .din10(stateArray_10_1_fu_182),
    .din11(stateArray_11_1_fu_186),
    .din12(stateArray_12_1_fu_190),
    .din13(stateArray_13_1_fu_194),
    .din14(stateArray_14_1_fu_198),
    .din15(stateArray_15_1_fu_202),
    .din16(stateArray_16_1_fu_206),
    .def(tmp_1_fu_598_p35),
    .sel(i_2_reg_1010),
    .dout(tmp_1_fu_598_p37)
);

GenerateProof_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln776_fu_530_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_138 <= add_ln776_fu_536_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_138 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            stateArray_10_1_fu_182 <= stateArray_10_0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (i_2_reg_1010 == 5'd10))) begin
            stateArray_10_1_fu_182 <= stateArray_fu_673_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            stateArray_11_1_fu_186 <= stateArray_11_0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (i_2_reg_1010 == 5'd11))) begin
            stateArray_11_1_fu_186 <= stateArray_fu_673_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            stateArray_1213_fu_142 <= stateArray_0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (i_2_reg_1010 == 5'd0))) begin
            stateArray_1213_fu_142 <= stateArray_fu_673_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            stateArray_12_1_fu_190 <= stateArray_12_0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (i_2_reg_1010 == 5'd12))) begin
            stateArray_12_1_fu_190 <= stateArray_fu_673_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            stateArray_13_1_fu_194 <= stateArray_13_0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (i_2_reg_1010 == 5'd13))) begin
            stateArray_13_1_fu_194 <= stateArray_fu_673_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            stateArray_14_1_fu_198 <= stateArray_14_0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (i_2_reg_1010 == 5'd14))) begin
            stateArray_14_1_fu_198 <= stateArray_fu_673_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            stateArray_15_1_fu_202 <= stateArray_15_0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (i_2_reg_1010 == 5'd15))) begin
            stateArray_15_1_fu_202 <= stateArray_fu_673_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            stateArray_16_1_fu_206 <= stateArray_16_0;
        end else if ((1'b1 == ap_condition_460)) begin
            stateArray_16_1_fu_206 <= stateArray_fu_673_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            stateArray_1_1_fu_146 <= stateArray_1_0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (i_2_reg_1010 == 5'd1))) begin
            stateArray_1_1_fu_146 <= stateArray_fu_673_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            stateArray_2_1_fu_150 <= stateArray_2_0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (i_2_reg_1010 == 5'd2))) begin
            stateArray_2_1_fu_150 <= stateArray_fu_673_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            stateArray_3_1_fu_154 <= stateArray_3_0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (i_2_reg_1010 == 5'd3))) begin
            stateArray_3_1_fu_154 <= stateArray_fu_673_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            stateArray_4_1_fu_158 <= stateArray_4_0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (i_2_reg_1010 == 5'd4))) begin
            stateArray_4_1_fu_158 <= stateArray_fu_673_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            stateArray_5_1_fu_162 <= stateArray_5_0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (i_2_reg_1010 == 5'd5))) begin
            stateArray_5_1_fu_162 <= stateArray_fu_673_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            stateArray_6_1_fu_166 <= stateArray_6_0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (i_2_reg_1010 == 5'd6))) begin
            stateArray_6_1_fu_166 <= stateArray_fu_673_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            stateArray_7_1_fu_170 <= stateArray_7_0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (i_2_reg_1010 == 5'd7))) begin
            stateArray_7_1_fu_170 <= stateArray_fu_673_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            stateArray_8_1_fu_174 <= stateArray_8_0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (i_2_reg_1010 == 5'd8))) begin
            stateArray_8_1_fu_174 <= stateArray_fu_673_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            stateArray_9_1_fu_178 <= stateArray_9_0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (i_2_reg_1010 == 5'd9))) begin
            stateArray_9_1_fu_178 <= stateArray_fu_673_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_2_reg_1010 <= ap_sig_allocacmp_i_2;
    end
end

always @ (*) begin
    if (((icmp_ln776_fu_530_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_2 = 5'd0;
    end else begin
        ap_sig_allocacmp_i_2 = i_fu_138;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        msgStrm_blk_n = msgStrm_empty_n;
    end else begin
        msgStrm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        msgStrm_read = 1'b1;
    end else begin
        msgStrm_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln776_fu_530_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stateArray_10_1_out_ap_vld = 1'b1;
    end else begin
        stateArray_10_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln776_fu_530_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stateArray_11_1_out_ap_vld = 1'b1;
    end else begin
        stateArray_11_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln776_fu_530_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stateArray_1213_out_ap_vld = 1'b1;
    end else begin
        stateArray_1213_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln776_fu_530_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stateArray_12_1_out_ap_vld = 1'b1;
    end else begin
        stateArray_12_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln776_fu_530_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stateArray_13_1_out_ap_vld = 1'b1;
    end else begin
        stateArray_13_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln776_fu_530_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stateArray_14_1_out_ap_vld = 1'b1;
    end else begin
        stateArray_14_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln776_fu_530_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stateArray_15_1_out_ap_vld = 1'b1;
    end else begin
        stateArray_15_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln776_fu_530_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stateArray_16_1_out_ap_vld = 1'b1;
    end else begin
        stateArray_16_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln776_fu_530_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stateArray_1_1_out_ap_vld = 1'b1;
    end else begin
        stateArray_1_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln776_fu_530_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stateArray_2_1_out_ap_vld = 1'b1;
    end else begin
        stateArray_2_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln776_fu_530_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stateArray_3_1_out_ap_vld = 1'b1;
    end else begin
        stateArray_3_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln776_fu_530_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stateArray_4_1_out_ap_vld = 1'b1;
    end else begin
        stateArray_4_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln776_fu_530_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stateArray_5_1_out_ap_vld = 1'b1;
    end else begin
        stateArray_5_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln776_fu_530_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stateArray_6_1_out_ap_vld = 1'b1;
    end else begin
        stateArray_6_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln776_fu_530_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stateArray_7_1_out_ap_vld = 1'b1;
    end else begin
        stateArray_7_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln776_fu_530_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stateArray_8_1_out_ap_vld = 1'b1;
    end else begin
        stateArray_8_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln776_fu_530_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stateArray_9_1_out_ap_vld = 1'b1;
    end else begin
        stateArray_9_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln776_fu_536_p2 = (ap_sig_allocacmp_i_2 + 5'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001_grp1 = ((msgStrm_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((msgStrm_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = ((msgStrm_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((msgStrm_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_460 = (~(i_2_reg_1010 == 5'd15) & ~(i_2_reg_1010 == 5'd14) & ~(i_2_reg_1010 == 5'd13) & ~(i_2_reg_1010 == 5'd12) & ~(i_2_reg_1010 == 5'd11) & ~(i_2_reg_1010 == 5'd10) & ~(i_2_reg_1010 == 5'd9) & ~(i_2_reg_1010 == 5'd8) & ~(i_2_reg_1010 == 5'd7) & ~(i_2_reg_1010 == 5'd6) & ~(i_2_reg_1010 == 5'd5) & ~(i_2_reg_1010 == 5'd4) & ~(i_2_reg_1010 == 5'd3) & ~(i_2_reg_1010 == 5'd2) & ~(i_2_reg_1010 == 5'd1) & ~(i_2_reg_1010 == 5'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign icmp_ln776_fu_530_p2 = ((ap_sig_allocacmp_i_2 == 5'd17) ? 1'b1 : 1'b0);

assign stateArray_10_1_out = stateArray_10_1_fu_182;

assign stateArray_11_1_out = stateArray_11_1_fu_186;

assign stateArray_1213_out = stateArray_1213_fu_142;

assign stateArray_12_1_out = stateArray_12_1_fu_190;

assign stateArray_13_1_out = stateArray_13_1_fu_194;

assign stateArray_14_1_out = stateArray_14_1_fu_198;

assign stateArray_15_1_out = stateArray_15_1_fu_202;

assign stateArray_16_1_out = stateArray_16_1_fu_206;

assign stateArray_1_1_out = stateArray_1_1_fu_146;

assign stateArray_2_1_out = stateArray_2_1_fu_150;

assign stateArray_3_1_out = stateArray_3_1_fu_154;

assign stateArray_4_1_out = stateArray_4_1_fu_158;

assign stateArray_5_1_out = stateArray_5_1_fu_162;

assign stateArray_6_1_out = stateArray_6_1_fu_166;

assign stateArray_7_1_out = stateArray_7_1_fu_170;

assign stateArray_8_1_out = stateArray_8_1_fu_174;

assign stateArray_9_1_out = stateArray_9_1_fu_178;

assign stateArray_fu_673_p2 = (tmp_1_fu_598_p37 ^ msgStrm_dout);

assign tmp_1_fu_598_p35 = 'bx;

endmodule //GenerateProof_shake_extensible_Pipeline_VITIS_LOOP_776_3
