<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: kv_dcu_agent_ent</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_kv_dcu_agent_ent'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_kv_dcu_agent_ent')">kv_dcu_agent_ent</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 89.42</td>
<td class="s9 cl rt"><a href="mod2119.html#Line" > 95.00</a></td>
<td class="s10 cl rt"><a href="mod2119.html#Cond" >100.00</a></td>
<td class="s6 cl rt"><a href="mod2119.html#Toggle" > 67.95</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2119.html#Branch" > 94.74</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2119.html#inst_tag_149024"  onclick="showContent('inst_tag_149024')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_agent.gen_ent[3].u_ent</a></td>
<td class="s6 cl rt"> 65.82</td>
<td class="s7 cl rt"><a href="mod2119.html#inst_tag_149024_Line" > 75.00</a></td>
<td class="s7 cl rt"><a href="mod2119.html#inst_tag_149024_Cond" > 75.00</a></td>
<td class="s4 cl rt"><a href="mod2119.html#inst_tag_149024_Toggle" > 44.87</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2119.html#inst_tag_149024_Branch" > 68.42</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2119.html#inst_tag_149023"  onclick="showContent('inst_tag_149023')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_agent.gen_ent[2].u_ent</a></td>
<td class="s7 cl rt"> 79.48</td>
<td class="s8 cl rt"><a href="mod2119.html#inst_tag_149023_Line" > 85.00</a></td>
<td class="s10 cl rt"><a href="mod2119.html#inst_tag_149023_Cond" >100.00</a></td>
<td class="s4 cl rt"><a href="mod2119.html#inst_tag_149023_Toggle" > 48.72</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2119.html#inst_tag_149023_Branch" > 84.21</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2119.html#inst_tag_149022"  onclick="showContent('inst_tag_149022')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_agent.gen_ent[1].u_ent</a></td>
<td class="s8 cl rt"> 88.14</td>
<td class="s9 cl rt"><a href="mod2119.html#inst_tag_149022_Line" > 95.00</a></td>
<td class="s10 cl rt"><a href="mod2119.html#inst_tag_149022_Cond" >100.00</a></td>
<td class="s6 cl rt"><a href="mod2119.html#inst_tag_149022_Toggle" > 62.82</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2119.html#inst_tag_149022_Branch" > 94.74</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2119.html#inst_tag_149021"  onclick="showContent('inst_tag_149021')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_agent.gen_ent[0].u_ent</a></td>
<td class="s8 cl rt"> 89.42</td>
<td class="s9 cl rt"><a href="mod2119.html#inst_tag_149021_Line" > 95.00</a></td>
<td class="s10 cl rt"><a href="mod2119.html#inst_tag_149021_Cond" >100.00</a></td>
<td class="s6 cl rt"><a href="mod2119.html#inst_tag_149021_Toggle" > 67.95</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2119.html#inst_tag_149021_Branch" > 94.74</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_149024'>
<hr>
<a name="inst_tag_149024"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_149024" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_agent.gen_ent[3].u_ent</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.82</td>
<td class="s7 cl rt"><a href="mod2119.html#inst_tag_149024_Line" > 75.00</a></td>
<td class="s7 cl rt"><a href="mod2119.html#inst_tag_149024_Cond" > 75.00</a></td>
<td class="s4 cl rt"><a href="mod2119.html#inst_tag_149024_Toggle" > 44.87</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2119.html#inst_tag_149024_Branch" > 68.42</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.82</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s4 cl rt"> 44.87</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.42</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.34</td>
<td class="s8 cl rt"> 87.50</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s4 cl rt"> 49.85</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.33</td>
<td class="wht cl rt"></td>
<td><a href="mod128.html#inst_tag_10614" >u_dcu_agent</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_149023'>
<hr>
<a name="inst_tag_149023"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_149023" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_agent.gen_ent[2].u_ent</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.48</td>
<td class="s8 cl rt"><a href="mod2119.html#inst_tag_149023_Line" > 85.00</a></td>
<td class="s10 cl rt"><a href="mod2119.html#inst_tag_149023_Cond" >100.00</a></td>
<td class="s4 cl rt"><a href="mod2119.html#inst_tag_149023_Toggle" > 48.72</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2119.html#inst_tag_149023_Branch" > 84.21</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.48</td>
<td class="s8 cl rt"> 85.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s4 cl rt"> 48.72</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.21</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.34</td>
<td class="s8 cl rt"> 87.50</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s4 cl rt"> 49.85</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.33</td>
<td class="wht cl rt"></td>
<td><a href="mod128.html#inst_tag_10614" >u_dcu_agent</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_149022'>
<hr>
<a name="inst_tag_149022"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_149022" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_agent.gen_ent[1].u_ent</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 88.14</td>
<td class="s9 cl rt"><a href="mod2119.html#inst_tag_149022_Line" > 95.00</a></td>
<td class="s10 cl rt"><a href="mod2119.html#inst_tag_149022_Cond" >100.00</a></td>
<td class="s6 cl rt"><a href="mod2119.html#inst_tag_149022_Toggle" > 62.82</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2119.html#inst_tag_149022_Branch" > 94.74</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 88.14</td>
<td class="s9 cl rt"> 95.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 62.82</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 94.74</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.34</td>
<td class="s8 cl rt"> 87.50</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s4 cl rt"> 49.85</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.33</td>
<td class="wht cl rt"></td>
<td><a href="mod128.html#inst_tag_10614" >u_dcu_agent</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_149021'>
<hr>
<a name="inst_tag_149021"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_149021" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_agent.gen_ent[0].u_ent</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 89.42</td>
<td class="s9 cl rt"><a href="mod2119.html#inst_tag_149021_Line" > 95.00</a></td>
<td class="s10 cl rt"><a href="mod2119.html#inst_tag_149021_Cond" >100.00</a></td>
<td class="s6 cl rt"><a href="mod2119.html#inst_tag_149021_Toggle" > 67.95</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2119.html#inst_tag_149021_Branch" > 94.74</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 89.42</td>
<td class="s9 cl rt"> 95.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 67.95</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 94.74</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.34</td>
<td class="s8 cl rt"> 87.50</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s4 cl rt"> 49.85</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.33</td>
<td class="wht cl rt"></td>
<td><a href="mod128.html#inst_tag_10614" >u_dcu_agent</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_kv_dcu_agent_ent'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2119.html" >kv_dcu_agent_ent</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>20</td><td>19</td><td>95.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51198</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>51207</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51216</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51225</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51234</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51240</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
51197                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
51198      1/1              if (!dcu_reset_n) begin
51199      1/1                  s4 &lt;= 1'd0;
51200                       end
51201      1/1              else if (s5) begin
51202      1/1                  s4 &lt;= s6;
51203                       end
                        MISSING_ELSE
51204                   end
51205                   
51206                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
51207      1/1              if (!dcu_reset_n) begin
51208      1/1                  s14 &lt;= 1'd0;
51209                       end
51210      1/1              else if (s15) begin
51211      <font color = "red">0/1     ==>          s14 &lt;= s16;</font>
51212                       end
                        MISSING_ELSE
51213                   end
51214                   
51215                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
51216      1/1              if (!dcu_reset_n) begin
51217      1/1                  s9 &lt;= 1'd0;
51218                       end
51219      1/1              else if (s10) begin
51220      1/1                  s9 &lt;= s11;
51221                       end
                        MISSING_ELSE
51222                   end
51223                   
51224                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
51225      1/1              if (!dcu_reset_n) begin
51226      1/1                  d_offset &lt;= 3'd0;
51227                       end
51228      1/1              else if (s21) begin
51229      1/1                  d_offset &lt;= s19;
51230                       end
                        MISSING_ELSE
51231                   end
51232                   
51233                   always @(posedge dcu_clk) begin
51234      1/1              if (s7) begin
51235      1/1                  mshr_ptr &lt;= a_mshr_ptr;
51236                       end
                        MISSING_ELSE
51237                   end
51238                   
51239                   always @(posedge dcu_clk) begin
51240      1/1              if (s12) begin
51241      1/1                  evb_ptr &lt;= c_evb_ptr;
51242                       end
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2119.html" >kv_dcu_agent_ent</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       51259
 EXPRESSION (a_grant_first ? 3'b0 : (d_last ? 3'b0 : s20))
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       51259
 SUB-EXPRESSION (d_last ? 3'b0 : s20)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2119.html" >kv_dcu_agent_ent</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">18</td>
<td class="rt">11</td>
<td class="rt">61.11 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">78</td>
<td class="rt">53</td>
<td class="rt">67.95 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">39</td>
<td class="rt">27</td>
<td class="rt">69.23 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">39</td>
<td class="rt">26</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">18</td>
<td class="rt">11</td>
<td class="rt">61.11 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">78</td>
<td class="rt">53</td>
<td class="rt">67.95 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">39</td>
<td class="rt">27</td>
<td class="rt">69.23 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">39</td>
<td class="rt">26</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>dcu_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_free</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_free</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_ptr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_ptr[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evb_ptr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_grant_first</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_opcode[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_opcode[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_param[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_param[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_mshr_ptr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_mshr_ptr[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>c_grant_first</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>c_opcode[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>c_evb_ptr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>c_evb_ptr[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_grant</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_opcode[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_param[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_offset[5:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2119.html" >kv_dcu_agent_ent</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">19</td>
<td class="rt">18</td>
<td class="rt">94.74 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">51259</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">51198</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">51207</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">51216</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">51225</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">51234</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">51240</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51259      assign s19 = a_grant_first ? 3'd0 : d_last ? 3'd0 : s20;
                                      <font color = "green">-1-</font>             <font color = "green">-2-</font>   
                                      <font color = "green">==></font>             <font color = "green">==></font>   
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51198          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
51199              s4 <= 1'd0;
           <font color = "green">        ==></font>
51200          end
51201          else if (s5) begin
                    <font color = "green">-2-</font>  
51202              s4 <= s6;
           <font color = "green">        ==></font>
51203          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51207          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
51208              s14 <= 1'd0;
           <font color = "green">        ==></font>
51209          end
51210          else if (s15) begin
                    <font color = "red">-2-</font>  
51211              s14 <= s16;
           <font color = "red">        ==></font>
51212          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51216          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
51217              s9 <= 1'd0;
           <font color = "green">        ==></font>
51218          end
51219          else if (s10) begin
                    <font color = "green">-2-</font>  
51220              s9 <= s11;
           <font color = "green">        ==></font>
51221          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51225          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
51226              d_offset <= 3'd0;
           <font color = "green">        ==></font>
51227          end
51228          else if (s21) begin
                    <font color = "green">-2-</font>  
51229              d_offset <= s19;
           <font color = "green">        ==></font>
51230          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51234          if (s7) begin
               <font color = "green">-1-</font>  
51235              mshr_ptr <= a_mshr_ptr;
           <font color = "green">        ==></font>
51236          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51240          if (s12) begin
               <font color = "green">-1-</font>  
51241              evb_ptr <= c_evb_ptr;
           <font color = "green">        ==></font>
51242          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_149024'>
<a name="inst_tag_149024_Line"></a>
<b>Line Coverage for Instance : <a href="mod2119.html#inst_tag_149024" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_agent.gen_ent[3].u_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>20</td><td>15</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51198</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>51207</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>51216</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>51225</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>51234</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>51240</td><td>2</td><td>1</td><td>50.00</td></tr>
</table>
<pre class="code"><br clear=all>
51197                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
51198      1/1              if (!dcu_reset_n) begin
51199      1/1                  s4 &lt;= 1'd0;
51200                       end
51201      1/1              else if (s5) begin
51202      1/1                  s4 &lt;= s6;
51203                       end
                        MISSING_ELSE
51204                   end
51205                   
51206                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
51207      1/1              if (!dcu_reset_n) begin
51208      1/1                  s14 &lt;= 1'd0;
51209                       end
51210      1/1              else if (s15) begin
51211      <font color = "red">0/1     ==>          s14 &lt;= s16;</font>
51212                       end
                        MISSING_ELSE
51213                   end
51214                   
51215                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
51216      1/1              if (!dcu_reset_n) begin
51217      1/1                  s9 &lt;= 1'd0;
51218                       end
51219      1/1              else if (s10) begin
51220      <font color = "red">0/1     ==>          s9 &lt;= s11;</font>
51221                       end
                        MISSING_ELSE
51222                   end
51223                   
51224                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
51225      1/1              if (!dcu_reset_n) begin
51226      1/1                  d_offset &lt;= 3'd0;
51227                       end
51228      1/1              else if (s21) begin
51229      <font color = "red">0/1     ==>          d_offset &lt;= s19;</font>
51230                       end
                        MISSING_ELSE
51231                   end
51232                   
51233                   always @(posedge dcu_clk) begin
51234      1/1              if (s7) begin
51235      <font color = "red">0/1     ==>          mshr_ptr &lt;= a_mshr_ptr;</font>
51236                       end
                        MISSING_ELSE
51237                   end
51238                   
51239                   always @(posedge dcu_clk) begin
51240      1/1              if (s12) begin
51241      <font color = "red">0/1     ==>          evb_ptr &lt;= c_evb_ptr;</font>
51242                       end
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_149024_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2119.html#inst_tag_149024" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_agent.gen_ent[3].u_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       51259
 EXPRESSION (a_grant_first ? 3'b0 : (d_last ? 3'b0 : s20))
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       51259
 SUB-EXPRESSION (d_last ? 3'b0 : s20)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_149024_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2119.html#inst_tag_149024" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_agent.gen_ent[3].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">18</td>
<td class="rt">6</td>
<td class="rt">33.33 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">78</td>
<td class="rt">35</td>
<td class="rt">44.87 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">39</td>
<td class="rt">18</td>
<td class="rt">46.15 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">39</td>
<td class="rt">17</td>
<td class="rt">43.59 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">18</td>
<td class="rt">6</td>
<td class="rt">33.33 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">78</td>
<td class="rt">35</td>
<td class="rt">44.87 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">39</td>
<td class="rt">18</td>
<td class="rt">46.15 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">39</td>
<td class="rt">17</td>
<td class="rt">43.59 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>dcu_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_ptr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evb_ptr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_grant_first</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_opcode[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_opcode[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_param[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_param[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_mshr_ptr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_mshr_ptr[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>c_grant_first</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>c_opcode[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>c_evb_ptr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>c_evb_ptr[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_grant</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_opcode[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_param[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_offset[5:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_149024_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2119.html#inst_tag_149024" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_agent.gen_ent[3].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">19</td>
<td class="rt">13</td>
<td class="rt">68.42 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">51259</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">51198</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">51207</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">51216</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">51225</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">51234</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">51240</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51259      assign s19 = a_grant_first ? 3'd0 : d_last ? 3'd0 : s20;
                                      <font color = "red">-1-</font>             <font color = "green">-2-</font>   
                                      <font color = "red">==></font>             <font color = "green">==></font>   
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51198          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
51199              s4 <= 1'd0;
           <font color = "green">        ==></font>
51200          end
51201          else if (s5) begin
                    <font color = "green">-2-</font>  
51202              s4 <= s6;
           <font color = "green">        ==></font>
51203          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51207          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
51208              s14 <= 1'd0;
           <font color = "green">        ==></font>
51209          end
51210          else if (s15) begin
                    <font color = "red">-2-</font>  
51211              s14 <= s16;
           <font color = "red">        ==></font>
51212          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51216          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
51217              s9 <= 1'd0;
           <font color = "green">        ==></font>
51218          end
51219          else if (s10) begin
                    <font color = "red">-2-</font>  
51220              s9 <= s11;
           <font color = "red">        ==></font>
51221          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51225          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
51226              d_offset <= 3'd0;
           <font color = "green">        ==></font>
51227          end
51228          else if (s21) begin
                    <font color = "red">-2-</font>  
51229              d_offset <= s19;
           <font color = "red">        ==></font>
51230          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51234          if (s7) begin
               <font color = "red">-1-</font>  
51235              mshr_ptr <= a_mshr_ptr;
           <font color = "red">        ==></font>
51236          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51240          if (s12) begin
               <font color = "red">-1-</font>  
51241              evb_ptr <= c_evb_ptr;
           <font color = "red">        ==></font>
51242          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_149023'>
<a name="inst_tag_149023_Line"></a>
<b>Line Coverage for Instance : <a href="mod2119.html#inst_tag_149023" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_agent.gen_ent[2].u_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>20</td><td>17</td><td>85.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51198</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>51207</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51216</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>51225</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>51234</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51240</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
51197                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
51198      1/1              if (!dcu_reset_n) begin
51199      1/1                  s4 &lt;= 1'd0;
51200                       end
51201      1/1              else if (s5) begin
51202      1/1                  s4 &lt;= s6;
51203                       end
                        MISSING_ELSE
51204                   end
51205                   
51206                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
51207      1/1              if (!dcu_reset_n) begin
51208      1/1                  s14 &lt;= 1'd0;
51209                       end
51210      1/1              else if (s15) begin
51211      <font color = "red">0/1     ==>          s14 &lt;= s16;</font>
51212                       end
                        MISSING_ELSE
51213                   end
51214                   
51215                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
51216      1/1              if (!dcu_reset_n) begin
51217      1/1                  s9 &lt;= 1'd0;
51218                       end
51219      1/1              else if (s10) begin
51220      1/1                  s9 &lt;= s11;
51221                       end
                        MISSING_ELSE
51222                   end
51223                   
51224                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
51225      1/1              if (!dcu_reset_n) begin
51226      1/1                  d_offset &lt;= 3'd0;
51227                       end
51228      1/1              else if (s21) begin
51229      <font color = "red">0/1     ==>          d_offset &lt;= s19;</font>
51230                       end
                        MISSING_ELSE
51231                   end
51232                   
51233                   always @(posedge dcu_clk) begin
51234      1/1              if (s7) begin
51235      <font color = "red">0/1     ==>          mshr_ptr &lt;= a_mshr_ptr;</font>
51236                       end
                        MISSING_ELSE
51237                   end
51238                   
51239                   always @(posedge dcu_clk) begin
51240      1/1              if (s12) begin
51241      1/1                  evb_ptr &lt;= c_evb_ptr;
51242                       end
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_149023_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2119.html#inst_tag_149023" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_agent.gen_ent[2].u_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       51259
 EXPRESSION (a_grant_first ? 3'b0 : (d_last ? 3'b0 : s20))
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       51259
 SUB-EXPRESSION (d_last ? 3'b0 : s20)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_149023_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2119.html#inst_tag_149023" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_agent.gen_ent[2].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">18</td>
<td class="rt">7</td>
<td class="rt">38.89 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">78</td>
<td class="rt">38</td>
<td class="rt">48.72 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">39</td>
<td class="rt">19</td>
<td class="rt">48.72 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">39</td>
<td class="rt">19</td>
<td class="rt">48.72 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">18</td>
<td class="rt">7</td>
<td class="rt">38.89 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">78</td>
<td class="rt">38</td>
<td class="rt">48.72 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">39</td>
<td class="rt">19</td>
<td class="rt">48.72 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">39</td>
<td class="rt">19</td>
<td class="rt">48.72 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>dcu_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_free</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_ptr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evb_ptr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_grant_first</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_opcode[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_opcode[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_param[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_param[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_mshr_ptr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_mshr_ptr[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>c_grant_first</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>c_opcode[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>c_evb_ptr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>c_evb_ptr[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_grant</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_opcode[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_param[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_offset[5:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_149023_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2119.html#inst_tag_149023" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_agent.gen_ent[2].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">19</td>
<td class="rt">16</td>
<td class="rt">84.21 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">51259</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">51198</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">51207</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">51216</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">51225</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">51234</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">51240</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51259      assign s19 = a_grant_first ? 3'd0 : d_last ? 3'd0 : s20;
                                      <font color = "green">-1-</font>             <font color = "green">-2-</font>   
                                      <font color = "green">==></font>             <font color = "green">==></font>   
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51198          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
51199              s4 <= 1'd0;
           <font color = "green">        ==></font>
51200          end
51201          else if (s5) begin
                    <font color = "green">-2-</font>  
51202              s4 <= s6;
           <font color = "green">        ==></font>
51203          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51207          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
51208              s14 <= 1'd0;
           <font color = "green">        ==></font>
51209          end
51210          else if (s15) begin
                    <font color = "red">-2-</font>  
51211              s14 <= s16;
           <font color = "red">        ==></font>
51212          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51216          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
51217              s9 <= 1'd0;
           <font color = "green">        ==></font>
51218          end
51219          else if (s10) begin
                    <font color = "green">-2-</font>  
51220              s9 <= s11;
           <font color = "green">        ==></font>
51221          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51225          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
51226              d_offset <= 3'd0;
           <font color = "green">        ==></font>
51227          end
51228          else if (s21) begin
                    <font color = "red">-2-</font>  
51229              d_offset <= s19;
           <font color = "red">        ==></font>
51230          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51234          if (s7) begin
               <font color = "red">-1-</font>  
51235              mshr_ptr <= a_mshr_ptr;
           <font color = "red">        ==></font>
51236          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51240          if (s12) begin
               <font color = "green">-1-</font>  
51241              evb_ptr <= c_evb_ptr;
           <font color = "green">        ==></font>
51242          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_149022'>
<a name="inst_tag_149022_Line"></a>
<b>Line Coverage for Instance : <a href="mod2119.html#inst_tag_149022" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_agent.gen_ent[1].u_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>20</td><td>19</td><td>95.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51198</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>51207</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51216</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51225</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51234</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51240</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
51197                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
51198      1/1              if (!dcu_reset_n) begin
51199      1/1                  s4 &lt;= 1'd0;
51200                       end
51201      1/1              else if (s5) begin
51202      1/1                  s4 &lt;= s6;
51203                       end
                        MISSING_ELSE
51204                   end
51205                   
51206                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
51207      1/1              if (!dcu_reset_n) begin
51208      1/1                  s14 &lt;= 1'd0;
51209                       end
51210      1/1              else if (s15) begin
51211      <font color = "red">0/1     ==>          s14 &lt;= s16;</font>
51212                       end
                        MISSING_ELSE
51213                   end
51214                   
51215                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
51216      1/1              if (!dcu_reset_n) begin
51217      1/1                  s9 &lt;= 1'd0;
51218                       end
51219      1/1              else if (s10) begin
51220      1/1                  s9 &lt;= s11;
51221                       end
                        MISSING_ELSE
51222                   end
51223                   
51224                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
51225      1/1              if (!dcu_reset_n) begin
51226      1/1                  d_offset &lt;= 3'd0;
51227                       end
51228      1/1              else if (s21) begin
51229      1/1                  d_offset &lt;= s19;
51230                       end
                        MISSING_ELSE
51231                   end
51232                   
51233                   always @(posedge dcu_clk) begin
51234      1/1              if (s7) begin
51235      1/1                  mshr_ptr &lt;= a_mshr_ptr;
51236                       end
                        MISSING_ELSE
51237                   end
51238                   
51239                   always @(posedge dcu_clk) begin
51240      1/1              if (s12) begin
51241      1/1                  evb_ptr &lt;= c_evb_ptr;
51242                       end
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_149022_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2119.html#inst_tag_149022" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_agent.gen_ent[1].u_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       51259
 EXPRESSION (a_grant_first ? 3'b0 : (d_last ? 3'b0 : s20))
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       51259
 SUB-EXPRESSION (d_last ? 3'b0 : s20)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_149022_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2119.html#inst_tag_149022" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_agent.gen_ent[1].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">18</td>
<td class="rt">11</td>
<td class="rt">61.11 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">78</td>
<td class="rt">49</td>
<td class="rt">62.82 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">39</td>
<td class="rt">25</td>
<td class="rt">64.10 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">39</td>
<td class="rt">24</td>
<td class="rt">61.54 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">18</td>
<td class="rt">11</td>
<td class="rt">61.11 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">78</td>
<td class="rt">49</td>
<td class="rt">62.82 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">39</td>
<td class="rt">25</td>
<td class="rt">64.10 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">39</td>
<td class="rt">24</td>
<td class="rt">61.54 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>dcu_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_free</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_free</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_ptr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evb_ptr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_grant_first</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_opcode[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_opcode[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_param[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_param[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_mshr_ptr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_mshr_ptr[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>c_grant_first</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>c_opcode[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>c_evb_ptr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>c_evb_ptr[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_grant</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_opcode[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_param[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_offset[5:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_149022_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2119.html#inst_tag_149022" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_agent.gen_ent[1].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">19</td>
<td class="rt">18</td>
<td class="rt">94.74 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">51259</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">51198</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">51207</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">51216</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">51225</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">51234</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">51240</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51259      assign s19 = a_grant_first ? 3'd0 : d_last ? 3'd0 : s20;
                                      <font color = "green">-1-</font>             <font color = "green">-2-</font>   
                                      <font color = "green">==></font>             <font color = "green">==></font>   
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51198          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
51199              s4 <= 1'd0;
           <font color = "green">        ==></font>
51200          end
51201          else if (s5) begin
                    <font color = "green">-2-</font>  
51202              s4 <= s6;
           <font color = "green">        ==></font>
51203          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51207          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
51208              s14 <= 1'd0;
           <font color = "green">        ==></font>
51209          end
51210          else if (s15) begin
                    <font color = "red">-2-</font>  
51211              s14 <= s16;
           <font color = "red">        ==></font>
51212          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51216          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
51217              s9 <= 1'd0;
           <font color = "green">        ==></font>
51218          end
51219          else if (s10) begin
                    <font color = "green">-2-</font>  
51220              s9 <= s11;
           <font color = "green">        ==></font>
51221          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51225          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
51226              d_offset <= 3'd0;
           <font color = "green">        ==></font>
51227          end
51228          else if (s21) begin
                    <font color = "green">-2-</font>  
51229              d_offset <= s19;
           <font color = "green">        ==></font>
51230          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51234          if (s7) begin
               <font color = "green">-1-</font>  
51235              mshr_ptr <= a_mshr_ptr;
           <font color = "green">        ==></font>
51236          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51240          if (s12) begin
               <font color = "green">-1-</font>  
51241              evb_ptr <= c_evb_ptr;
           <font color = "green">        ==></font>
51242          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_149021'>
<a name="inst_tag_149021_Line"></a>
<b>Line Coverage for Instance : <a href="mod2119.html#inst_tag_149021" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_agent.gen_ent[0].u_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>20</td><td>19</td><td>95.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51198</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>51207</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51216</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51225</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51234</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>51240</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
51197                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
51198      1/1              if (!dcu_reset_n) begin
51199      1/1                  s4 &lt;= 1'd0;
51200                       end
51201      1/1              else if (s5) begin
51202      1/1                  s4 &lt;= s6;
51203                       end
                        MISSING_ELSE
51204                   end
51205                   
51206                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
51207      1/1              if (!dcu_reset_n) begin
51208      1/1                  s14 &lt;= 1'd0;
51209                       end
51210      1/1              else if (s15) begin
51211      <font color = "red">0/1     ==>          s14 &lt;= s16;</font>
51212                       end
                        MISSING_ELSE
51213                   end
51214                   
51215                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
51216      1/1              if (!dcu_reset_n) begin
51217      1/1                  s9 &lt;= 1'd0;
51218                       end
51219      1/1              else if (s10) begin
51220      1/1                  s9 &lt;= s11;
51221                       end
                        MISSING_ELSE
51222                   end
51223                   
51224                   always @(posedge dcu_clk or negedge dcu_reset_n) begin
51225      1/1              if (!dcu_reset_n) begin
51226      1/1                  d_offset &lt;= 3'd0;
51227                       end
51228      1/1              else if (s21) begin
51229      1/1                  d_offset &lt;= s19;
51230                       end
                        MISSING_ELSE
51231                   end
51232                   
51233                   always @(posedge dcu_clk) begin
51234      1/1              if (s7) begin
51235      1/1                  mshr_ptr &lt;= a_mshr_ptr;
51236                       end
                        MISSING_ELSE
51237                   end
51238                   
51239                   always @(posedge dcu_clk) begin
51240      1/1              if (s12) begin
51241      1/1                  evb_ptr &lt;= c_evb_ptr;
51242                       end
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_149021_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2119.html#inst_tag_149021" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_agent.gen_ent[0].u_ent</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       51259
 EXPRESSION (a_grant_first ? 3'b0 : (d_last ? 3'b0 : s20))
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       51259
 SUB-EXPRESSION (d_last ? 3'b0 : s20)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_149021_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2119.html#inst_tag_149021" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_agent.gen_ent[0].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">18</td>
<td class="rt">11</td>
<td class="rt">61.11 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">78</td>
<td class="rt">53</td>
<td class="rt">67.95 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">39</td>
<td class="rt">27</td>
<td class="rt">69.23 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">39</td>
<td class="rt">26</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">18</td>
<td class="rt">11</td>
<td class="rt">61.11 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">78</td>
<td class="rt">53</td>
<td class="rt">67.95 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">39</td>
<td class="rt">27</td>
<td class="rt">69.23 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">39</td>
<td class="rt">26</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>dcu_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_free</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>c_free</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_ptr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mshr_ptr[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>evb_ptr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>a_grant_first</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_opcode[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_opcode[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_param[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_param[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>a_mshr_ptr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_mshr_ptr[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>c_grant_first</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>c_opcode[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>c_evb_ptr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>c_evb_ptr[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_grant</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_opcode[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>d_param[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>d_offset[5:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>d_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_149021_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2119.html#inst_tag_149021" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.gen_dcu.kv_dcu.u_dcu_agent.gen_ent[0].u_ent</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">19</td>
<td class="rt">18</td>
<td class="rt">94.74 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">51259</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">51198</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">51207</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">51216</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">51225</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">51234</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">51240</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51259      assign s19 = a_grant_first ? 3'd0 : d_last ? 3'd0 : s20;
                                      <font color = "green">-1-</font>             <font color = "green">-2-</font>   
                                      <font color = "green">==></font>             <font color = "green">==></font>   
                                                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51198          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
51199              s4 <= 1'd0;
           <font color = "green">        ==></font>
51200          end
51201          else if (s5) begin
                    <font color = "green">-2-</font>  
51202              s4 <= s6;
           <font color = "green">        ==></font>
51203          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51207          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
51208              s14 <= 1'd0;
           <font color = "green">        ==></font>
51209          end
51210          else if (s15) begin
                    <font color = "red">-2-</font>  
51211              s14 <= s16;
           <font color = "red">        ==></font>
51212          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51216          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
51217              s9 <= 1'd0;
           <font color = "green">        ==></font>
51218          end
51219          else if (s10) begin
                    <font color = "green">-2-</font>  
51220              s9 <= s11;
           <font color = "green">        ==></font>
51221          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51225          if (!dcu_reset_n) begin
               <font color = "green">-1-</font>  
51226              d_offset <= 3'd0;
           <font color = "green">        ==></font>
51227          end
51228          else if (s21) begin
                    <font color = "green">-2-</font>  
51229              d_offset <= s19;
           <font color = "green">        ==></font>
51230          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51234          if (s7) begin
               <font color = "green">-1-</font>  
51235              mshr_ptr <= a_mshr_ptr;
           <font color = "green">        ==></font>
51236          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
51240          if (s12) begin
               <font color = "green">-1-</font>  
51241              evb_ptr <= c_evb_ptr;
           <font color = "green">        ==></font>
51242          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_149021">
    <li>
      <a href="#inst_tag_149021_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_149021_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_149021_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_149021_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_149022">
    <li>
      <a href="#inst_tag_149022_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_149022_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_149022_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_149022_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_149023">
    <li>
      <a href="#inst_tag_149023_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_149023_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_149023_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_149023_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_149024">
    <li>
      <a href="#inst_tag_149024_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_149024_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_149024_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_149024_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_kv_dcu_agent_ent">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
