// Seed: 3811814776
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7;
  assign id_3 = id_5;
  wire id_8;
  assign module_1._id_2 = 0;
  assign id_7 = id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd93,
    parameter id_4 = 32'd24
) (
    output tri1 id_0,
    output wand id_1,
    input  tri  _id_2
);
  wire [id_2 : -1] _id_4;
  buf primCall (id_1, id_5);
  logic id_5;
  wire [id_4 : id_2  *  1] id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_6
  );
  wire id_7;
  assign id_0 = id_6;
endmodule
