Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Aug  1 10:15:27 2020
| Host         : LAPTOP-OB780I9N running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_geometric_figure_cen_0_1_control_sets_placed.rpt
| Design       : system_geometric_figure_cen_0_1
| Device       : xc7s15
------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            1 |
|     11 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            7 |
| No           | No                    | Yes                    |              12 |            5 |
| No           | Yes                   | No                     |              27 |           14 |
| Yes          | No                    | No                     |               3 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+---------------+--------------------------------------------------+------------------+----------------+
|    Clock Signal    | Enable Signal |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+--------------------+---------------+--------------------------------------------------+------------------+----------------+
|  vid_clk_IBUF_BUFG | rst_n_IBUF    |                                                  |                3 |              3 |
|  vid_clk_IBUF_BUFG |               |                                                  |                7 |             11 |
|  vid_clk_IBUF_BUFG |               | inst/Threshold_Judge_inst/data_out24[15]_i_1_n_0 |                8 |             16 |
|  vid_clk_IBUF_BUFG |               | inst/Shape_Judge_inst/p_1_in0                    |               11 |             23 |
+--------------------+---------------+--------------------------------------------------+------------------+----------------+


