mss in binary >>> xwr18xx_edma_mss.xer4f
eth008 Board details:
IP address: 10.218.113.68

Port: 17494

connecting...
Relay states 8->1 : 00010001
5 off
7 off
6 off
Relay states 8->1 : 00000001
5 on
Relay states 8->1 : 00010001
exit
Disconnected
Pre-Script returned: Success
**************************************************
Testcase mods & parameters invoked:
**************************************************
Two core test case: None (this is not a two core testcase)

**************************************************
Copying test case files from the Build server
**************************************************
Testdata possible location 1: http://gtjenkins.itg.ti.com/nightly_builds/mmwave_sdk-dev/261-2020-03-16_19-52-08/artifacts/test/mmwave_sdk/packages/ti/drivers/edma/test/testdata


Testdata directory was not found on Testdata possible location 1


Testdata possible location 2: http://gtjenkins.itg.ti.com/nightly_builds/mmwave_sdk-dev/261-2020-03-16_19-52-08/artifacts/test/mmwave_sdk/packages/ti/drivers/edma/test/xwr18xx/testdata


Testdata directory was not found on Testdata possible location 2

Call to copy_testcase_binary:
TCP: http://gtjenkins.itg.ti.com/nightly_builds/mmwave_sdk-dev/261-2020-03-16_19-52-08/artifacts/test/mmwave_sdk/packages/ti/drivers/edma/test/xwr18xx; /home/lte_phy/ti/mcpi_tf/mcpi_testframework_1_12_00_01/test/temp/mmWave_SDK___hs_awr18xx_sdk03.04.00_Test_Plan___mmwave-sdk-03-04-00-2020-03-17-05-23-41_2020_03_17_03_23_41

Copying testcase binary file from http://gtjenkins.itg.ti.com/nightly_builds/mmwave_sdk-dev/261-2020-03-16_19-52-08/artifacts/test/mmwave_sdk/packages/ti/drivers/edma/test/xwr18xx/xwr18xx_edma_mss.xer4f to /home/lte_phy/ti/mcpi_tf/mcpi_testframework_1_12_00_01/test/temp/mmWave_SDK___hs_awr18xx_sdk03.04.00_Test_Plan___mmwave-sdk-03-04-00-2020-03-17-05-23-41_2020_03_17_03_23_41 using command: 
wget -e robots=off --no-proxy -N -T 30 -t 2 -P /home/lte_phy/ti/mcpi_tf/mcpi_testframework_1_12_00_01/test/temp/mmWave_SDK___hs_awr18xx_sdk03.04.00_Test_Plan___mmwave-sdk-03-04-00-2020-03-17-05-23-41_2020_03_17_03_23_41 http://gtjenkins.itg.ti.com/nightly_builds/mmwave_sdk-dev/261-2020-03-16_19-52-08/artifacts/test/mmwave_sdk/packages/ti/drivers/edma/test/xwr18xx/xwr18xx_edma_mss.xer4f
**************************************************
Executing Testcase:/home/lte_phy/ti/mcpi_tf/mcpi_testframework_1_12_00_01/test/temp/mmWave_SDK___hs_awr18xx_sdk03.04.00_Test_Plan___mmwave-sdk-03-04-00-2020-03-17-05-23-41_2020_03_17_03_23_41/xwr18xx_edma_mss.xer4f
**************************************************
Checking if Py4J Gateway server has started...
Py4J Gateway Server is Started
amk: a path in cpuList is Texas Instruments XDS110 USB Debug Probe_0/DEBUGSSM_0
amk: a path in cpuList is Texas Instruments XDS110 USB Debug Probe_0/CS_DAP_0
amk: a path in cpuList is Texas Instruments XDS110 USB Debug Probe_0/Cortex_R4_0
DSS test case opening debug session.

cr4ctl = 0xadad00

Loading binary to the DUT (no binary args updated):/home/lte_phy/ti/mcpi_tf/mcpi_testframework_1_12_00_01/test/temp/mmWave_SDK___hs_awr18xx_sdk03.04.00_Test_Plan___mmwave-sdk-03-04-00-2020-03-17-05-23-41_2020_03_17_03_23_41/xwr18xx_edma_mss.xer4f
binary path = /home/lte_phy/ti/mcpi_tf/mcpi_testframework_1_12_00_01/test/temp/mmWave_SDK___hs_awr18xx_sdk03.04.00_Test_Plan___mmwave-sdk-03-04-00-2020-03-17-05-23-41_2020_03_17_03_23_41/xwr18xx_edma_mss.xer4f

total CCS time = 50


**************************************************
CIO Log captured for the testcase
**************************************************
Updating the addresses in testConfig for access from EDMA

=====================================================
============ Testing EDMA instance #0 ==============
=====================================================

==================================================
Testing simultaneous unlinked unchained transfers
==================================================

Test#1..A type single transfer (bCount = 1 AND cCount = 1), mix QDMA and DMA
Test channel 0 transfer completed successfully
..transfer time in CPU cycles = 1890
Test channel 1 transfer completed successfully
..transfer time in CPU cycles = 3899
Test channel 2 transfer completed successfully
..transfer time in CPU cycles = 5775
Test channel 3 transfer completed successfully
..transfer time in CPU cycles = 6984
Feature: A type single transfer (bCount = 1 AND cCount = 1), mix QDMA and DMA: Passed

Test#2..A type multi transfers (bCount != 1 AND cCount != 1)
Test channel 0 transfer completed successfully
..transfer time in CPU cycles = 16025
Test channel 1 transfer completed successfully
..transfer time in CPU cycles = 20738
Test channel 2 transfer completed successfully
..transfer time in CPU cycles = 19273
Test channel 3 transfer completed successfully
..transfer time in CPU cycles = 17467
Feature: A type multi transfers (bCount != 1 AND cCount != 1): Passed

Test#3..AB type multi transfers (cCount != 1)
Test channel 0 transfer completed successfully
..transfer time in CPU cycles = 2171
Test channel 1 transfer completed successfully
..transfer time in CPU cycles = 2936
Test channel 2 transfer completed successfully
..transfer time in CPU cycles = 5073
Feature: AB type multi transfers (cCount != 1): Passed

Test#4..Mix of A and AB type multi transfers
Test channel 0 transfer completed successfully
..transfer time in CPU cycles = 1843
Test channel 1 transfer completed successfully
..transfer time in CPU cycles = 15659
Test channel 2 transfer completed successfully
..transfer time in CPU cycles = 16908
Test channel 3 transfer completed successfully
..transfer time in CPU cycles = 4806
Feature: Mix of A and AB type multi transfers: Passed

==================================================
Testing chained transfers
==================================================

Test#5..Chained Transfers of A type single transfer (bCount = 1 AND cCount = 1)
Transfers completed successfully
..transfer time in CPU cycles = 6066
Feature: Chained Transfers of A type single transfer (bCount = 1 AND cCount = 1): Passed

==================================================
Testing linked transfers
==================================================

Test#6..DMA Linked Transfers of A type single transfer (bCount = 1 AND cCount = 1)
Transfers completed successfully
..transfer time in CPU cycles = 7349
Feature: DMA Linked Transfers of A type single transfer (bCount = 1 AND cCount = 1): Passed

Test#7..QDMA Linked Transfers of A type single transfer (bCount = 1 AND cCount = 1)
Transfers completed successfully
..transfer time in CPU cycles = 4626
Feature: QDMA Linked Transfers of A type single transfer (bCount = 1 AND cCount = 1): Passed

==================================================
Testing Error Detection
==================================================

Test#8..Missed DMA events
All expected missed events detected and no false detection
Feature: Missed DMA events: Passed

Test#9..Invalid source address
Detected invalid source address
Feature: Invalid source address: Passed

Test#10..Invalid transfer request
Detected invalid transfer request
Feature: Invalid transfer request: Passed

Test#11..Invalid destination address
Detected invalid destination address
Feature: Invalid destination address: Passed
All Tests of Instance 0 PASSED

=====================================================
============ Testing EDMA instance #1 ==============
=====================================================

==================================================
Testing simultaneous unlinked unchained transfers
==================================================

Test#1..A type single transfer (bCount = 1 AND cCount = 1), mix QDMA and DMA
Test channel 0 transfer completed successfully
..transfer time in CPU cycles = 2235
Test channel 1 transfer completed successfully
..transfer time in CPU cycles = 3057
Test channel 2 transfer completed successfully
..transfer time in CPU cycles = 4257
Test channel 3 transfer completed successfully
..transfer time in CPU cycles = 5577
Feature: A type single transfer (bCount = 1 AND cCount = 1), mix QDMA and DMA: Passed

Test#2..A type multi transfers (bCount != 1 AND cCount != 1)
Test channel 0 transfer completed successfully
..transfer time in CPU cycles = 7736
Test channel 1 transfer completed successfully
..transfer time in CPU cycles = 7813
Test channel 2 transfer completed successfully
..transfer time in CPU cycles = 7892
Test channel 3 transfer completed successfully
..transfer time in CPU cycles = 7938
Feature: A type multi transfers (bCount != 1 AND cCount != 1): Passed

Test#3..AB type multi transfers (cCount != 1)
Test channel 0 transfer completed successfully
..transfer time in CPU cycles = 1760
Test channel 1 transfer completed successfully
..transfer time in CPU cycles = 3339
Test channel 2 transfer completed successfully
..transfer time in CPU cycles = 4168
Feature: AB type multi transfers (cCount != 1): Passed

Test#4..Mix of A and AB type multi transfers
Test channel 0 transfer completed successfully
..transfer time in CPU cycles = 2159
Test channel 1 transfer completed successfully
..transfer time in CPU cycles = 7191
Test channel 2 transfer completed successfully
..transfer time in CPU cycles = 7240
Test channel 3 transfer completed successfully
..transfer time in CPU cycles = 3521
Feature: Mix of A and AB type multi transfers: Passed

==================================================
Testing chained transfers
==================================================

Test#5..Chained Transfers of A type single transfer (bCount = 1 AND cCount = 1)
Transfers completed successfully
..transfer time in CPU cycles = 6205
Feature: Chained Transfers of A type single transfer (bCount = 1 AND cCount = 1): Passed

==================================================
Testing linked transfers
==================================================

Test#6..DMA Linked Transfers of A type single transfer (bCount = 1 AND cCount = 1)
Transfers completed successfully
..transfer time in CPU cycles = 5538
Feature: DMA Linked Transfers of A type single transfer (bCount = 1 AND cCount = 1): Passed

Test#7..QDMA Linked Transfers of A type single transfer (bCount = 1 AND cCount = 1)
Transfers completed successfully
..transfer time in CPU cycles = 4648
Feature: QDMA Linked Transfers of A type single transfer (bCount = 1 AND cCount = 1): Passed

==================================================
Testing Error Detection
==================================================

Test#8..Missed DMA events
All expected missed events detected and no false detection
Feature: Missed DMA events: Passed

Test#9..Invalid source address
Detected invalid source address
Feature: Invalid source address: Passed

Test#10..Invalid transfer request
Detected invalid transfer request
Feature: Invalid transfer request: Passed

Test#11..Invalid destination address
Detected invalid destination address
Feature: Invalid destination address: Passed
All Tests of Instance 1 PASSED
edma test finished
All Tests PASSED
Value read from Global variable (MCPI_Result): 0
Test Failure Signature: 0
Test Log Messages: 
Feature tested: A type single transfer (bCount = 1 AND cCount = 1), mix QDMA and DMA: Passed
Feature tested: A type multi transfers (bCount != 1 AND cCount != 1): Passed
Feature tested: AB type multi transfers (cCount != 1): Passed
Feature tested: Mix of A and AB type multi transfers: Passed
Feature tested: Chained Transfers of A type single transfer (bCount = 1 AND cCount = 1): Passed
Feature tested: DMA Linked Transfers of A type single transfer (bCount = 1 AND cCount = 1): Passed
Feature tested: QDMA Linked Transfers of A type single transfer (bCount = 1 AND cCount = 1): Passed
Feature tested: Missed DMA events: Passed
Feature tested: Invalid source address: Passed
Feature tested: Invalid transfer request: Passed
Feature tested: Invalid destination address: Passed
Feature tested: A type single transfer (bCount = 1 AND cCount = 1), mix QDMA and DMA: Passed
Feature tested: A type multi transfers (bCount != 1 AND cCount != 1): Passed
Feature tested: AB type multi transfers (cCount != 1): Passed
Feature tested: Mix of A and AB type multi transfers: Passed
Feature tested: Chained Transfers of A type single transfer (bCount = 1 AND cCount = 1): Passed
Feature tested: DMA Linked Transfers of A type single transfer (bCount = 1 AND cCount = 1): Passed
Feature tested: QDMA Linked Transfers of A type single transfer (bCount = 1 AND cCount = 1): Passed
Feature tested: Missed DMA events: Passed
Feature tested: Invalid source address: Passed
Feature tested: Invalid transfer request: Passed
Feature tested: Invalid destination address: Passed


shutting down py4j gw server.


**************************************************
Terminating the debug session and Shutting down gateway.
**************************************************

**************************************************
Test case execution completed
**************************************************

**************************************************
Testcase Result : PASS
**************************************************
