# ğŸ“š TÃ€I LIá»†U HÆ¯á»šNG DáºªN CHáº Y OPENLANE

## ğŸ¯ Má»¥c Ä‘Ã­ch

Bá»™ tÃ i liá»‡u nÃ y hÆ°á»›ng dáº«n chi tiáº¿t cÃ¡ch cháº¡y OpenLane flow cho dá»± Ã¡n **Viterbi Decoder**, tá»« RTL Ä‘áº¿n GDSII sá»­ dá»¥ng PDK SKY130.

---

## ğŸ“– Danh sÃ¡ch tÃ i liá»‡u

### 1. **QUICK_START.md** âš¡
**DÃ nh cho**: NgÆ°á»i muá»‘n báº¯t Ä‘áº§u nhanh  
**Ná»™i dung**: CÃ¡c lá»‡nh ngáº¯n gá»n, quick reference  
**Thá»i gian Ä‘á»c**: 5 phÃºt

ğŸ‘‰ **Äá»c file nÃ y trÆ°á»›c tiÃªn náº¿u báº¡n Ä‘Ã£ cÃ³ kinh nghiá»‡m vá»›i OpenLane**

```bash
cat QUICK_START.md
```

---

### 2. **HUONG_DAN_CHAY_OPENLANE.md** ğŸ“˜
**DÃ nh cho**: NgÆ°á»i má»›i báº¯t Ä‘áº§u  
**Ná»™i dung**: HÆ°á»›ng dáº«n chi tiáº¿t tá»«ng bÆ°á»›c, giáº£i thÃ­ch Ä‘áº§y Ä‘á»§  
**Thá»i gian Ä‘á»c**: 20-30 phÃºt

**Bao gá»“m**:
- âœ… YÃªu cáº§u há»‡ thá»‘ng
- âœ… Chuáº©n bá»‹ mÃ´i trÆ°á»ng (Docker, OpenLane, PDK)
- âœ… CÃ¡c bÆ°á»›c cháº¡y OpenLane (Automatic & Interactive)
- âœ… CÃ¡ch kiá»ƒm tra káº¿t quáº£ (Synthesis, Timing, DRC, LVS)
- âœ… Xá»­ lÃ½ lá»—i thÆ°á»ng gáº·p
- âœ… Tá»‘i Æ°u hÃ³a thiáº¿t káº¿

ğŸ‘‰ **Äá»c file nÃ y náº¿u báº¡n chÆ°a tá»«ng cháº¡y OpenLane**

```bash
cat HUONG_DAN_CHAY_OPENLANE.md
```

---

### 3. **run_openlane.sh** ğŸ¤–
**DÃ nh cho**: Táº¥t cáº£ má»i ngÆ°á»i  
**Ná»™i dung**: Script tá»± Ä‘á»™ng hÃ³a toÃ n bá»™ quy trÃ¬nh  
**Thá»i gian sá»­ dá»¥ng**: 1 phÃºt setup, 30-60 phÃºt cháº¡y

**TÃ­nh nÄƒng**:
- âœ… Kiá»ƒm tra mÃ´i trÆ°á»ng tá»± Ä‘á»™ng
- âœ… Chuáº©n bá»‹ design tá»± Ä‘á»™ng
- âœ… Cháº¡y OpenLane (Automatic hoáº·c Interactive)
- âœ… Hiá»ƒn thá»‹ káº¿t quáº£ tá»± Ä‘á»™ng
- âœ… Giao diá»‡n menu thÃ¢n thiá»‡n

ğŸ‘‰ **Sá»­ dá»¥ng script nÃ y Ä‘á»ƒ tiáº¿t kiá»‡m thá»i gian**

```bash
# Cháº¡y menu tÆ°Æ¡ng tÃ¡c
./run_openlane.sh

# Hoáº·c cháº¡y tá»± Ä‘á»™ng toÃ n bá»™
./run_openlane.sh auto
```

---

### 4. **CHECKLIST.md** âœ…
**DÃ nh cho**: NgÆ°á»i muá»‘n theo dÃµi tiáº¿n Ä‘á»™  
**Ná»™i dung**: Checklist chi tiáº¿t tá»«ng bÆ°á»›c  
**Thá»i gian sá»­ dá»¥ng**: Sá»­ dá»¥ng xuyÃªn suá»‘t quÃ¡ trÃ¬nh

**Bao gá»“m**:
- âœ… Checklist chuáº©n bá»‹ mÃ´i trÆ°á»ng
- âœ… Checklist chuáº©n bá»‹ design
- âœ… Checklist cháº¡y flow
- âœ… Checklist kiá»ƒm tra káº¿t quáº£
- âœ… Checklist tá»‘i Æ°u hÃ³a
- âœ… Form ghi chÃº káº¿t quáº£

ğŸ‘‰ **In file nÃ y ra vÃ  Ä‘Ã¡nh dáº¥u tá»«ng má»¥c khi hoÃ n thÃ nh**

```bash
cat CHECKLIST.md
```

---

### 5. **GUIDE.md** ğŸ“‹
**DÃ nh cho**: Tham kháº£o tá»•ng quan  
**Ná»™i dung**: TÃ i liá»‡u gá»‘c vá» verification vÃ  cáº¥u trÃºc dá»± Ã¡n  
**Thá»i gian Ä‘á»c**: 15-20 phÃºt

**Bao gá»“m**:
- âœ… ThÃ´ng tin dá»± Ã¡n (Viterbi Decoder specs)
- âœ… Chiáº¿n lÆ°á»£c Verification (44+ test cases)
- âœ… Cáº¥u trÃºc module RTL
- âœ… CÃ¡c bÆ°á»›c Ä‘Ã£ thá»±c hiá»‡n
- âœ… Lá»—i thÆ°á»ng gáº·p

```bash
cat GUIDE.md
```

---

## ğŸš€ Quy trÃ¬nh Ä‘á» xuáº¥t

### Cho ngÆ°á»i má»›i báº¯t Ä‘áº§u:

```
1. Äá»c QUICK_START.md (5 phÃºt)
   â†“
2. Äá»c HUONG_DAN_CHAY_OPENLANE.md (30 phÃºt)
   â†“
3. In CHECKLIST.md ra giáº¥y
   â†“
4. Cháº¡y ./run_openlane.sh
   â†“
5. ÄÃ¡nh dáº¥u checklist khi hoÃ n thÃ nh tá»«ng bÆ°á»›c
```

### Cho ngÆ°á»i cÃ³ kinh nghiá»‡m:

```
1. Äá»c QUICK_START.md (5 phÃºt)
   â†“
2. Cháº¡y ./run_openlane.sh auto
   â†“
3. Kiá»ƒm tra káº¿t quáº£
```

---

## ğŸ“‚ Cáº¥u trÃºc thÆ° má»¥c dá»± Ã¡n

```
Viterbi-Decoder-Implementation-and-Verification/
â”‚
â”œâ”€â”€ ğŸ“„ README.md                          # File nÃ y
â”œâ”€â”€ ğŸ“„ QUICK_START.md                     # Quick reference
â”œâ”€â”€ ğŸ“„ HUONG_DAN_CHAY_OPENLANE.md        # HÆ°á»›ng dáº«n chi tiáº¿t
â”œâ”€â”€ ğŸ“„ CHECKLIST.md                       # Checklist theo dÃµi
â”œâ”€â”€ ğŸ“„ GUIDE.md                           # TÃ i liá»‡u gá»‘c
â”œâ”€â”€ ğŸ”§ run_openlane.sh                    # Script tá»± Ä‘á»™ng
â”‚
â”œâ”€â”€ ğŸ“ design/                            # RTL gá»‘c (9 file .v)
â”‚   â”œâ”€â”€ system_top.v
â”‚   â”œâ”€â”€ viterbi_core.v
â”‚   â”œâ”€â”€ sync_fifo.v
â”‚   â”œâ”€â”€ piso.v, sipo.v
â”‚   â””â”€â”€ bmu.v, acsu.v, pmu.v, tbu.v
â”‚
â”œâ”€â”€ ğŸ“ testbench/                         # Testbench cho simulation
â”‚   â””â”€â”€ ...
â”‚
â”œâ”€â”€ ğŸ“ OpenLane/                          # Cáº¥u hÃ¬nh OpenLane
â”‚   â””â”€â”€ designs/
â”‚       â””â”€â”€ viterbi/
â”‚           â”œâ”€â”€ config.tcl               # â­ Cáº¥u hÃ¬nh chÃ­nh
â”‚           â”œâ”€â”€ constraints.sdc          # â­ Timing constraints
â”‚           â””â”€â”€ src/                     # â­ RTL files (copy tá»« design/)
â”‚               â”œâ”€â”€ system_top.v
â”‚               â””â”€â”€ ...
â”‚
â””â”€â”€ ğŸ“ report/                            # BÃ¡o cÃ¡o, tÃ i liá»‡u
    â””â”€â”€ ...
```

---

## ğŸ¯ Má»¥c tiÃªu dá»± Ã¡n

| ThÃ´ng sá»‘ | Má»¥c tiÃªu |
|----------|----------|
| **Top Module** | `system_top` |
| **PDK** | SKY130A |
| **Clock Frequency** | 50 MHz (20ns period) |
| **Die Area** | 400Î¼m x 400Î¼m |
| **Core Utilization** | 40% |
| **Timing** | Setup/Hold slack > 0 |
| **DRC** | 0 violations |
| **LVS** | Circuits match |

---

## ğŸ› ï¸ CÃ´ng cá»¥ cáº§n thiáº¿t

| CÃ´ng cá»¥ | PhiÃªn báº£n | Má»¥c Ä‘Ã­ch |
|---------|-----------|----------|
| **Docker** | 20.10+ | Container runtime |
| **OpenLane** | v2 (latest) | RTL-to-GDSII flow |
| **PDK** | SKY130A | Process Design Kit |
| **KLayout** | Latest | Layout viewer (optional) |

---

## ğŸ“Š Quy trÃ¬nh OpenLane Flow

```
RTL Files (.v)
    â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   SYNTHESIS     â”‚  â†’ Netlist (.v)
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
    â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   FLOORPLAN     â”‚  â†’ Die area, core area
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
    â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   PLACEMENT     â”‚  â†’ Cell positions
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
    â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚      CTS        â”‚  â†’ Clock tree
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
    â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚    ROUTING      â”‚  â†’ Wire connections
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
    â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   MAGIC DRC     â”‚  â†’ Design Rule Check
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
    â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚      LVS        â”‚  â†’ Layout vs Schematic
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
    â†“
GDSII File (.gds)
```

---

## â±ï¸ Thá»i gian Æ°á»›c tÃ­nh

| BÆ°á»›c | Thá»i gian |
|------|-----------|
| **CÃ i Ä‘áº·t mÃ´i trÆ°á»ng** | 30-60 phÃºt (chá»‰ 1 láº§n) |
| **Chuáº©n bá»‹ design** | 5-10 phÃºt |
| **Cháº¡y OpenLane flow** | 30-60 phÃºt |
| **Kiá»ƒm tra káº¿t quáº£** | 10-15 phÃºt |
| **Tá»‘i Æ°u hÃ³a (náº¿u cáº§n)** | 1-2 giá» |

**Tá»•ng thá»i gian**: 2-4 giá» (cho láº§n Ä‘áº§u tiÃªn)

---

## ğŸ†˜ Há»— trá»£ & TÃ i liá»‡u tham kháº£o

### TÃ i liá»‡u chÃ­nh thá»©c:
- [OpenLane Documentation](https://openlane.readthedocs.io/)
- [OpenLane GitHub](https://github.com/The-OpenROAD-Project/OpenLane)
- [SKY130 PDK](https://skywater-pdk.readthedocs.io/)
- [OpenROAD](https://openroad.readthedocs.io/)

### TÃ i liá»‡u trong dá»± Ã¡n:
- `QUICK_START.md` - Quick reference
- `HUONG_DAN_CHAY_OPENLANE.md` - HÆ°á»›ng dáº«n chi tiáº¿t
- `CHECKLIST.md` - Checklist theo dÃµi
- `GUIDE.md` - TÃ i liá»‡u gá»‘c

### Khi gáº·p lá»—i:
1. Kiá»ƒm tra `HUONG_DAN_CHAY_OPENLANE.md` â†’ Má»¥c "Xá»­ lÃ½ lá»—i thÆ°á»ng gáº·p"
2. Xem log files trong `~/OpenLane/designs/viterbi/runs/*/logs/`
3. TÃ¬m kiáº¿m trÃªn [GitHub Issues](https://github.com/The-OpenROAD-Project/OpenLane/issues)
4. Há»i trÃªn [OpenLane Discussions](https://github.com/The-OpenROAD-Project/OpenLane/discussions)

---

## ğŸ“ Kiáº¿n thá»©c cáº§n cÃ³

### CÆ¡ báº£n (báº¯t buá»™c):
- âœ… Hiá»ƒu biáº¿t vá» Verilog/RTL
- âœ… Biáº¿t sá»­ dá»¥ng Linux command line
- âœ… Hiá»ƒu khÃ¡i niá»‡m ASIC design flow

### NÃ¢ng cao (khuyáº¿n nghá»‹):
- â­ Timing analysis (Setup/Hold)
- â­ Physical design concepts
- â­ Design Rule Check (DRC)
- â­ Layout vs Schematic (LVS)

---

## ğŸ“ Ghi chÃº quan trá»ng

### âš ï¸ LÆ°u Ã½:
1. **LuÃ´n backup** `config.tcl` trÆ°á»›c khi thay Ä‘á»•i
2. **Äá»c log files** náº¿u gáº·p lá»—i
3. **So sÃ¡nh metrics** giá»¯a cÃ¡c runs
4. **KhÃ´ng xÃ³a** thÆ° má»¥c `runs/` náº¿u chÆ°a backup

### ğŸ’¡ Tips:
1. Cháº¡y **interactive mode** cho láº§n Ä‘áº§u tiÃªn
2. Sá»­ dá»¥ng **script tá»± Ä‘á»™ng** sau khi Ä‘Ã£ quen
3. **In checklist** ra giáº¥y Ä‘á»ƒ theo dÃµi
4. **Ghi chÃº** cÃ¡c váº¥n Ä‘á» gáº·p pháº£i

---

## ğŸ‰ Káº¿t quáº£ mong Ä‘á»£i

Sau khi hoÃ n thÃ nh, báº¡n sáº½ cÃ³:

âœ… **GDSII file** (`system_top.gds`) - Layout cuá»‘i cÃ¹ng  
âœ… **Netlist** - Máº¡ch Ä‘Ã£ Ä‘Æ°á»£c tá»•ng há»£p  
âœ… **Reports** - Synthesis, Timing, DRC, LVS  
âœ… **Metrics** - Diá»‡n tÃ­ch, cÃ´ng suáº¥t, táº§n sá»‘  
âœ… **Layout screenshot** - HÃ¬nh áº£nh layout  

---

## ğŸ“ LiÃªn há»‡ & ÄÃ³ng gÃ³p

Náº¿u báº¡n gáº·p váº¥n Ä‘á» hoáº·c cÃ³ Ä‘á» xuáº¥t cáº£i thiá»‡n tÃ i liá»‡u, vui lÃ²ng:
- Táº¡o issue trÃªn GitHub repository
- Hoáº·c liÃªn há»‡ trá»±c tiáº¿p vá»›i ngÆ°á»i duy trÃ¬ dá»± Ã¡n

---

## ğŸ“œ Lá»‹ch sá»­ phiÃªn báº£n

| PhiÃªn báº£n | NgÃ y | Thay Ä‘á»•i |
|-----------|------|----------|
| 1.0 | 2026-01-21 | Táº¡o tÃ i liá»‡u ban Ä‘áº§u |

---

**ChÃºc báº¡n thÃ nh cÃ´ng vá»›i dá»± Ã¡n Viterbi Decoder! ğŸš€**

---

## ğŸ”— Quick Links

- [QUICK_START.md](./QUICK_START.md) - Báº¯t Ä‘áº§u nhanh
- [HUONG_DAN_CHAY_OPENLANE.md](./HUONG_DAN_CHAY_OPENLANE.md) - HÆ°á»›ng dáº«n chi tiáº¿t
- [CHECKLIST.md](./CHECKLIST.md) - Checklist theo dÃµi
- [GUIDE.md](./GUIDE.md) - TÃ i liá»‡u gá»‘c
- [run_openlane.sh](./run_openlane.sh) - Script tá»± Ä‘á»™ng
