# //  ModelSim SE-64 10.7 Dec  7 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {tb_ddr3_hdmi_simulate.do}
# vsim -voptargs=""+acc"" -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.tb_ddr3_hdmi xil_defaultlib.glbl 
# Start time: 14:31:34 on Feb 01,2020
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "mig_7series_v4_1_ddr_phy_wrlvl(fast)".
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_mc.v(670): (vopt-2685) [TFMPC] - Too few port connections for 'bank_mach0'.  Expected 74, found 73.
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/controller/mig_7series_v4_1_mc.v(670): (vopt-2718) [TFMPC] - Missing connection for port 'idle'.
# ** Note: (vopt-143) Recognized 1 FSM in module "mig_7series_v4_1_ddr_phy_tempmon(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "mig_7series_v4_1_tempmon(fast)".
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(45): (vopt-2685) [TFMPC] - Too few port connections for 'u_ddr3_ctrl'.  Expected 39, found 38.
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(45): (vopt-2718) [TFMPC] - Missing connection for port 'device_temp'.
# ** Note: (vopt-143) Recognized 1 FSM in module "mig_7series_v4_1_ddr_phy_rdlvl(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "mig_7series_v4_1_ddr_phy_prbs_rdlvl(fast)".
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): (vopt-2685) [TFMPC] - Too few port connections for 'u_ddr_mc_phy'.  Expected 89, found 88.
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): (vopt-2718) [TFMPC] - Missing connection for port 'of_data_a_full'.
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1334): (vopt-2685) [TFMPC] - Too few port connections for 'u_iobuf_dqs'.  Expected 9, found 8.
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1334): (vopt-2718) [TFMPC] - Missing connection for port 'IBUFDISABLE'.
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1334): (vopt-2685) [TFMPC] - Too few port connections for 'u_iobuf_dqs'.  Expected 9, found 8.
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1334): (vopt-2718) [TFMPC] - Missing connection for port 'IBUFDISABLE'.
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1428): (vopt-2685) [TFMPC] - Too few port connections for 'phy_ctl_pre_fifo_0'.  Expected 8, found 7.
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1428): (vopt-2718) [TFMPC] - Missing connection for port 'afull'.
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1445): (vopt-2685) [TFMPC] - Too few port connections for 'phy_ctl_pre_fifo_1'.  Expected 8, found 7.
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1445): (vopt-2718) [TFMPC] - Missing connection for port 'afull'.
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1462): (vopt-2685) [TFMPC] - Too few port connections for 'phy_ctl_pre_fifo_2'.  Expected 8, found 7.
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1462): (vopt-2718) [TFMPC] - Missing connection for port 'afull'.
# ** Note: (vopt-143) Recognized 1 FSM in module "mig_7series_v4_1_ddr_phy_init(fast)".
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v(1367): (vopt-2685) [TFMPC] - Too few port connections for 'u_ddr_phy_init'.  Expected 131, found 130.
# ** Warning: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v(1367): (vopt-2718) [TFMPC] - Missing connection for port 'complex_oclk_prech_req'.
# ** Note: (vopt-143) Recognized 1 FSM in module "mig_7series_v4_1_ddr_phy_wrcal(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "mig_7series_v4_1_ddr_phy_dqs_found_cal_hr(fast)".
# Loading work.tb_ddr3_hdmi(fast)
# Loading sv_std.std
# Loading work.ddr3_model(fast)
# Loading work.ddr3_hdmi(fast)
# Loading work.ddr3_clk_gen(fast)
# Loading work.ddr3_clk_gen_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading unisims_ver.BUFG(fast)
# Loading work.ddr3_ctrl(fast)
# Loading work.ddr3_ctrl_mig(fast)
# Loading work.mig_7series_v4_1_iodelay_ctrl(fast)
# Loading unisims_ver.IDELAYCTRL(fast)
# Loading work.mig_7series_v4_1_clk_ibuf(fast)
# Loading unisims_ver.IBUFG(fast)
# Loading unisims_ver.IBUF(fast__1)
# Loading work.mig_7series_v4_1_tempmon(fast)
# Loading unisims_ver.XADC(fast)
# Loading work.mig_7series_v4_1_infrastructure(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading unisims_ver.BUFH(fast)
# Loading unisims_ver.MMCME2_ADV(fast__1)
# Loading work.mig_7series_v4_1_memc_ui_top_std(fast)
# Loading work.mig_7series_v4_1_mem_intfc(fast)
# Loading work.mig_7series_v4_1_mc(fast)
# Loading work.mig_7series_v4_1_rank_mach(fast)
# Loading work.mig_7series_v4_1_rank_cntrl(fast)
# Loading unisims_ver.SRLC32E(fast)
# Loading work.mig_7series_v4_1_rank_common(fast)
# Loading work.mig_7series_v4_1_round_robin_arb(fast)
# Loading work.mig_7series_v4_1_round_robin_arb(fast__1)
# Loading work.mig_7series_v4_1_bank_mach(fast)
# Loading work.mig_7series_v4_1_bank_cntrl(fast)
# Loading work.mig_7series_v4_1_bank_compare(fast)
# Loading work.mig_7series_v4_1_bank_state(fast)
# Loading work.mig_7series_v4_1_bank_queue(fast)
# Loading work.mig_7series_v4_1_bank_cntrl(fast__1)
# Loading work.mig_7series_v4_1_bank_state(fast__1)
# Loading work.mig_7series_v4_1_bank_queue(fast__1)
# Loading work.mig_7series_v4_1_bank_cntrl(fast__2)
# Loading work.mig_7series_v4_1_bank_state(fast__2)
# Loading work.mig_7series_v4_1_bank_queue(fast__2)
# Loading work.mig_7series_v4_1_bank_cntrl(fast__3)
# Loading work.mig_7series_v4_1_bank_state(fast__3)
# Loading work.mig_7series_v4_1_bank_queue(fast__3)
# Loading work.mig_7series_v4_1_bank_common(fast)
# Loading work.mig_7series_v4_1_arb_mux(fast)
# Loading work.mig_7series_v4_1_arb_row_col(fast)
# Loading work.mig_7series_v4_1_round_robin_arb(fast__2)
# Loading work.mig_7series_v4_1_arb_select(fast)
# Loading work.mig_7series_v4_1_col_mach(fast)
# Loading unisims_ver.RAM32M(fast)
# Loading work.mig_7series_v4_1_ddr_phy_top(fast)
# Loading work.mig_7series_v4_1_ddr_mc_phy_wrapper(fast)
# Loading unisims_ver.OBUF(fast)
# Loading unisims_ver.OBUFT(fast)
# Loading unisims_ver.IOBUF_INTERMDISABLE(fast)
# Loading unisims_ver.IOBUFDS_DIFF_OUT_INTERMDISABLE(fast)
# Loading work.mig_7series_v4_1_poc_pd(fast)
# Loading unisims_ver.IDDR(fast)
# Loading work.mig_7series_v4_1_ddr_of_pre_fifo(fast__1)
# Loading work.mig_7series_v4_1_ddr_of_pre_fifo(fast__2)
# Loading work.mig_7series_v4_1_ddr_mc_phy(fast)
# Loading work.mig_7series_v4_1_ddr_phy_4lanes(fast)
# Loading unisims_ver.BUFIO(fast)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast)
# Loading work.mig_7series_v4_1_ddr_if_post_fifo(fast)
# Loading work.mig_7series_v4_1_ddr_of_pre_fifo(fast)
# Loading unisims_ver.PHASER_IN_PHY(fast)
# Loading secureip.SIP_PHASER_IN(fast)
# Loading unisims_ver.PHASER_OUT_PHY(fast)
# Loading secureip.SIP_PHASER_OUT(fast)
# Loading unisims_ver.IN_FIFO(fast)
# Loading secureip.SIP_IN_FIFO(fast)
# Loading unisims_ver.OUT_FIFO(fast)
# Loading secureip.SIP_OUT_FIFO(fast)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast)
# Loading unisims_ver.ISERDESE2(fast)
# Loading secureip.B_ISERDESE2(fast)
# Loading unisims_ver.IDELAYE2(fast)
# Loading unisims_ver.OSERDESE2(fast)
# Loading secureip.B_OSERDESE2(fast)
# Loading unisims_ver.OSERDESE2(fast__1)
# Loading secureip.B_OSERDESE2(fast__1)
# Loading unisims_ver.ODDR(fast)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__1)
# Loading unisims_ver.PHY_CONTROL(fast)
# Loading secureip.SIP_PHY_CONTROL(fast)
# Loading unisims_ver.PHASER_REF(fast)
# Loading work.mig_7series_v4_1_ddr_phy_4lanes(fast__1)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__2)
# Loading unisims_ver.PHASER_OUT_PHY(fast__1)
# Loading unisims_ver.OUT_FIFO(fast__1)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast__1)
# Loading unisims_ver.OSERDESE2(fast__2)
# Loading secureip.B_OSERDESE2(fast__2)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__3)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast__2)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__4)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast__3)
# Loading unisims_ver.OBUFDS(fast)
# Loading unisims_ver.PHY_CONTROL(fast__1)
# Loading work.mig_7series_v4_1_ddr_calib_top(fast)
# Loading work.mig_7series_v4_1_ddr_prbs_gen(fast)
# Loading work.mig_7series_v4_1_ddr_phy_init(fast)
# Loading work.mig_7series_v4_1_ddr_phy_wrcal(fast)
# Loading work.mig_7series_v4_1_ddr_phy_wrlvl(fast)
# Loading work.mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay(fast)
# Loading work.mig_7series_v4_1_ddr_phy_dqs_found_cal_hr(fast)
# Loading work.mig_7series_v4_1_ddr_phy_rdlvl(fast)
# Loading work.mig_7series_v4_1_ddr_phy_prbs_rdlvl(fast)
# Loading work.mig_7series_v4_1_ddr_phy_tempmon(fast)
# Loading work.mig_7series_v4_1_ui_top(fast)
# Loading work.mig_7series_v4_1_ui_cmd(fast)
# Loading work.mig_7series_v4_1_ui_wr_data(fast)
# Loading work.mig_7series_v4_1_ui_rd_data(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(45): [PCDPC] - Port size (28) does not match connection size (1) for port 'app_addr'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v(92).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(45): [PCDPC] - Port size (3) does not match connection size (1) for port 'app_cmd'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v(93).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(45): [PCDPC] - Port size (128) does not match connection size (1) for port 'app_wdf_data'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v(95).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(45): [PCDPC] - Port size (16) does not match connection size (1) for port 'app_wdf_mask'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v(97).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(45): [PCDPC] - Port size (128) does not match connection size (1) for port 'app_rd_data'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v(99).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (1) does not match connection size (32) for port 'phyGo'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(350).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (8) does not match connection size (32) for port 'calib_zero_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(384).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (8) does not match connection size (12) for port 'pi_phase_locked_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(413).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (8) does not match connection size (12) for port 'pi_dqs_found_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(414).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v(1277): [PCDPC] - Port size (8) does not match connection size (12) for port 'pi_dqs_found_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v(217).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Error (suppressible): (vsim-8630) ../../../../ddr3_hdmi.srcs/sim_1/new/ddr3_model.sv(532): Infinity results from division operation.
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "design.txt" for reading.
# No such file or directory. (errno = ENOENT)    : D:/ProgramData/Xilinx/Vivado/2018.2/data/verilog/src/unisims/XADC.v(696)
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled/u_tempmon/xadc_supplied_temperature/XADC_inst
#  *** Warning: The analog data file design.txt for XADC instance tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.
# 
############# Write Clocks PLLE2_ADV Parameters #############
# 
# nCK_PER_CLK      =       4
# CLK_PERIOD       =    5000
# CLKIN1_PERIOD    =   5.000
# DIVCLK_DIVIDE    =       1
# CLKFBOUT_MULT    =       4
# VCO_PERIOD       =  1250.0
# CLKOUT0_DIVIDE_F =       1
# CLKOUT1_DIVIDE   =       2
# CLKOUT2_DIVIDE   =      32
# CLKOUT3_DIVIDE   =       8
# CLKOUT0_PERIOD   =    1250
# CLKOUT1_PERIOD   =    2500
# CLKOUT2_PERIOD   =   40000
# CLKOUT3_PERIOD   =   10000
# CLKOUT4_PERIOD   =    5000
############################################################
# 
############# MMCME2_ADV Parameters #############
# 
# MMCM_MULT_F           =           8
# MMCM_VCO_FREQ (MHz)   = 800.000
# MMCM_VCO_PERIOD       = 1250.000
#################################################
# 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = c BYTE_LANES_B1 = e DATA_CTL_B0 = c DATA_CTL_B1 = 0
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           8 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           4
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           2
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1250.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 2500 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 9.77 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1219.75 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 769.25 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 511.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1280.25 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1280.25 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 1866.19 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 744.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 744.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 615.23 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = -78.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : a negative PI_OFFSET means that rclk path is longer than oclk path so rclk will be delayed to next oclk edge and the negedge of rclk may be used.
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 615.23 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 1172.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 63 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 0 
# WARNING: tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy: The required delay though the phaser_in to internally match the aux_out clock  to ddr clock exceeds the maximum allowable delay. The clock edge  will occur at the output registers of aux_out 556.77 ps before the ddr clock  edge. If aux_out is used for memory inputs, this may violate setup or hold time.
add wave -position insertpoint sim:/tb_ddr3_hdmi/inst_ddr3_hdmi/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_ddr3_hdmi(fast)
# Loading work.ddr3_model(fast)
# Loading work.ddr3_hdmi(fast)
# Loading work.ddr3_clk_gen(fast)
# Loading work.ddr3_clk_gen_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading unisims_ver.BUFG(fast)
# Loading work.ddr3_ctrl(fast)
# Loading work.ddr3_ctrl_mig(fast)
# Loading work.mig_7series_v4_1_iodelay_ctrl(fast)
# Loading unisims_ver.IDELAYCTRL(fast)
# Loading work.mig_7series_v4_1_clk_ibuf(fast)
# Loading unisims_ver.IBUFG(fast)
# Loading unisims_ver.IBUF(fast__1)
# Loading work.mig_7series_v4_1_tempmon(fast)
# Loading unisims_ver.XADC(fast)
# Loading work.mig_7series_v4_1_infrastructure(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading unisims_ver.BUFH(fast)
# Loading unisims_ver.MMCME2_ADV(fast__1)
# Loading work.mig_7series_v4_1_memc_ui_top_std(fast)
# Loading work.mig_7series_v4_1_mem_intfc(fast)
# Loading work.mig_7series_v4_1_mc(fast)
# Loading work.mig_7series_v4_1_rank_mach(fast)
# Loading work.mig_7series_v4_1_rank_cntrl(fast)
# Loading unisims_ver.SRLC32E(fast)
# Loading work.mig_7series_v4_1_rank_common(fast)
# Loading work.mig_7series_v4_1_round_robin_arb(fast)
# Loading work.mig_7series_v4_1_round_robin_arb(fast__1)
# Loading work.mig_7series_v4_1_bank_mach(fast)
# Loading work.mig_7series_v4_1_bank_cntrl(fast)
# Loading work.mig_7series_v4_1_bank_compare(fast)
# Loading work.mig_7series_v4_1_bank_state(fast)
# Loading work.mig_7series_v4_1_bank_queue(fast)
# Loading work.mig_7series_v4_1_bank_cntrl(fast__1)
# Loading work.mig_7series_v4_1_bank_state(fast__1)
# Loading work.mig_7series_v4_1_bank_queue(fast__1)
# Loading work.mig_7series_v4_1_bank_cntrl(fast__2)
# Loading work.mig_7series_v4_1_bank_state(fast__2)
# Loading work.mig_7series_v4_1_bank_queue(fast__2)
# Loading work.mig_7series_v4_1_bank_cntrl(fast__3)
# Loading work.mig_7series_v4_1_bank_state(fast__3)
# Loading work.mig_7series_v4_1_bank_queue(fast__3)
# Loading work.mig_7series_v4_1_bank_common(fast)
# Loading work.mig_7series_v4_1_arb_mux(fast)
# Loading work.mig_7series_v4_1_arb_row_col(fast)
# Loading work.mig_7series_v4_1_round_robin_arb(fast__2)
# Loading work.mig_7series_v4_1_arb_select(fast)
# Loading work.mig_7series_v4_1_col_mach(fast)
# Loading unisims_ver.RAM32M(fast)
# Loading work.mig_7series_v4_1_ddr_phy_top(fast)
# Loading work.mig_7series_v4_1_ddr_mc_phy_wrapper(fast)
# Loading unisims_ver.OBUF(fast)
# Loading unisims_ver.OBUFT(fast)
# Loading unisims_ver.IOBUF_INTERMDISABLE(fast)
# Loading unisims_ver.IOBUFDS_DIFF_OUT_INTERMDISABLE(fast)
# Loading work.mig_7series_v4_1_poc_pd(fast)
# Loading unisims_ver.IDDR(fast)
# Loading work.mig_7series_v4_1_ddr_of_pre_fifo(fast__1)
# Loading work.mig_7series_v4_1_ddr_of_pre_fifo(fast__2)
# Loading work.mig_7series_v4_1_ddr_mc_phy(fast)
# Loading work.mig_7series_v4_1_ddr_phy_4lanes(fast)
# Loading unisims_ver.BUFIO(fast)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast)
# Loading work.mig_7series_v4_1_ddr_if_post_fifo(fast)
# Loading work.mig_7series_v4_1_ddr_of_pre_fifo(fast)
# Loading unisims_ver.PHASER_IN_PHY(fast)
# Loading secureip.SIP_PHASER_IN(fast)
# Loading unisims_ver.PHASER_OUT_PHY(fast)
# Loading secureip.SIP_PHASER_OUT(fast)
# Loading unisims_ver.IN_FIFO(fast)
# Loading secureip.SIP_IN_FIFO(fast)
# Loading unisims_ver.OUT_FIFO(fast)
# Loading secureip.SIP_OUT_FIFO(fast)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast)
# Loading unisims_ver.ISERDESE2(fast)
# Loading secureip.B_ISERDESE2(fast)
# Loading unisims_ver.IDELAYE2(fast)
# Loading unisims_ver.OSERDESE2(fast)
# Loading secureip.B_OSERDESE2(fast)
# Loading unisims_ver.OSERDESE2(fast__1)
# Loading secureip.B_OSERDESE2(fast__1)
# Loading unisims_ver.ODDR(fast)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__1)
# Loading unisims_ver.PHY_CONTROL(fast)
# Loading secureip.SIP_PHY_CONTROL(fast)
# Loading unisims_ver.PHASER_REF(fast)
# Loading work.mig_7series_v4_1_ddr_phy_4lanes(fast__1)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__2)
# Loading unisims_ver.PHASER_OUT_PHY(fast__1)
# Loading unisims_ver.OUT_FIFO(fast__1)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast__1)
# Loading unisims_ver.OSERDESE2(fast__2)
# Loading secureip.B_OSERDESE2(fast__2)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__3)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast__2)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__4)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast__3)
# Loading unisims_ver.OBUFDS(fast)
# Loading unisims_ver.PHY_CONTROL(fast__1)
# Loading work.mig_7series_v4_1_ddr_calib_top(fast)
# Loading work.mig_7series_v4_1_ddr_prbs_gen(fast)
# Loading work.mig_7series_v4_1_ddr_phy_init(fast)
# Loading work.mig_7series_v4_1_ddr_phy_wrcal(fast)
# Loading work.mig_7series_v4_1_ddr_phy_wrlvl(fast)
# Loading work.mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay(fast)
# Loading work.mig_7series_v4_1_ddr_phy_dqs_found_cal_hr(fast)
# Loading work.mig_7series_v4_1_ddr_phy_rdlvl(fast)
# Loading work.mig_7series_v4_1_ddr_phy_prbs_rdlvl(fast)
# Loading work.mig_7series_v4_1_ddr_phy_tempmon(fast)
# Loading work.mig_7series_v4_1_ui_top(fast)
# Loading work.mig_7series_v4_1_ui_cmd(fast)
# Loading work.mig_7series_v4_1_ui_wr_data(fast)
# Loading work.mig_7series_v4_1_ui_rd_data(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(45): [PCDPC] - Port size (28) does not match connection size (1) for port 'app_addr'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v(92).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(45): [PCDPC] - Port size (3) does not match connection size (1) for port 'app_cmd'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v(93).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(45): [PCDPC] - Port size (128) does not match connection size (1) for port 'app_wdf_data'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v(95).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(45): [PCDPC] - Port size (16) does not match connection size (1) for port 'app_wdf_mask'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v(97).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/new/ddr3_hdmi.v(45): [PCDPC] - Port size (128) does not match connection size (1) for port 'app_rd_data'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v(99).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (1) does not match connection size (32) for port 'phyGo'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(350).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (8) does not match connection size (32) for port 'calib_zero_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(384).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (8) does not match connection size (12) for port 'pi_phase_locked_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(413).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (8) does not match connection size (12) for port 'pi_dqs_found_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(414).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v(1277): [PCDPC] - Port size (8) does not match connection size (12) for port 'pi_dqs_found_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v(217).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v
run
# ** Error (suppressible): (vsim-8630) ../../../../ddr3_hdmi.srcs/sim_1/new/ddr3_model.sv(532): Infinity results from division operation.
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "design.txt" for reading.
# No such file or directory. (errno = ENOENT)    : D:/ProgramData/Xilinx/Vivado/2018.2/data/verilog/src/unisims/XADC.v(696)
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled/u_tempmon/xadc_supplied_temperature/XADC_inst
#  *** Warning: The analog data file design.txt for XADC instance tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.
# 
############# Write Clocks PLLE2_ADV Parameters #############
# 
# nCK_PER_CLK      =       4
# CLK_PERIOD       =    5000
# CLKIN1_PERIOD    =   5.000
# DIVCLK_DIVIDE    =       1
# CLKFBOUT_MULT    =       4
# VCO_PERIOD       =  1250.0
# CLKOUT0_DIVIDE_F =       1
# CLKOUT1_DIVIDE   =       2
# CLKOUT2_DIVIDE   =      32
# CLKOUT3_DIVIDE   =       8
# CLKOUT0_PERIOD   =    1250
# CLKOUT1_PERIOD   =    2500
# CLKOUT2_PERIOD   =   40000
# CLKOUT3_PERIOD   =   10000
# CLKOUT4_PERIOD   =    5000
############################################################
# 
############# MMCME2_ADV Parameters #############
# 
# MMCM_MULT_F           =           8
# MMCM_VCO_FREQ (MHz)   = 800.000
# MMCM_VCO_PERIOD       = 1250.000
#################################################
# 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = c BYTE_LANES_B1 = e DATA_CTL_B0 = c DATA_CTL_B1 = 0
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           8 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           4
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           2
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1250.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 2500 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 9.77 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1219.75 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 769.25 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 511.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1280.25 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1280.25 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 1866.19 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 744.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 744.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 615.23 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = -78.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : a negative PI_OFFSET means that rclk path is longer than oclk path so rclk will be delayed to next oclk edge and the negedge of rclk may be used.
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 615.23 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 1172.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 63 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 0 
# WARNING: tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy: The required delay though the phaser_in to internally match the aux_out clock  to ddr clock exceeds the maximum allowable delay. The clock edge  will occur at the output registers of aux_out 556.77 ps before the ddr clock  edge. If aux_out is used for memory inputs, this may violate setup or hold time.
# tb_ddr3_hdmi.inst_ddr3_model.reset at time 1935100.0 ps WARNING: 200 us is required before RST_N goes inactive.
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task at time 2000814.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 2313314.0 ps INFO: Load Mode 2
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 2313314.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 2313314.0 ps INFO: Load Mode 2 CAS Write Latency =           5
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 2313314.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 2313314.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 2313314.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 3613314.0 ps INFO: Load Mode 3
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 3613314.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 3613314.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 4913314.0 ps INFO: Load Mode 1
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 Additive Latency = 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 Qoff = Enabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 6213314.0 ps INFO: Load Mode 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 Burst Length =  8
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 Burst Order = Sequential
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 CAS Latency =           6
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 Write Recovery =           6
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 7513314.0 ps INFO: ZQ        long = 1
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 7513314.0 ps INFO: Initialization Sequence is complete
# PHY_INIT: Memory Initialization completed at 9985100.0 ps
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 10093314.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11393314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11403314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11407064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11408314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11409564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11410814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11412064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11413314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11413314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11414564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11415814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11417064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11418314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11419564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11420814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11422064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11423314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11423314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11424564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11425814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11427064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11428314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11429564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11430814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11432064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11433314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11433314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11434564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11435814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11437064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11438314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11439564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11440814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11442064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11443314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11443314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11444564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11445814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11447064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11448314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11449564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11450814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11452064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11453314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11454564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11455814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11457064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11458314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11459564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11460814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11462064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11463314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11464564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11465814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11473314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11483314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11487064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11488314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11489564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11490814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11492064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11493314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11493314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11494564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11495814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11497064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11498314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11499564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11500814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11502064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11503314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11503314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11504564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11505814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11507064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11508314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11509564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11510814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11512064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11513314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11513314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11514564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11515814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11517064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11518314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11519564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11520814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11522064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11523314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11523314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11524564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11525814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11527064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11528314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11529564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11530814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11532064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11533314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11533314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11534564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11535814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11537064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11538314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11539564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11540814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11542064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11543314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11543314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11544564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# PHY_INIT: Phaser_In Phase Locked at 11545100.0 ps
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11545814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11547064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11548314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11549564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11550814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11552064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11553314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11553314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11554564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11555814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11557064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11558314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11559564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11560814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11562064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11563314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11563314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11564564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11565814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11567064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11568314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11569564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11570814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11572064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11573314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11573314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11574564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11575814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11577064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11578314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11579564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11580814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11582064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11583314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11583314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11584564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11585814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11587064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11588314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11589564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11590814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11592064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11593314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11593314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11594564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11595814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11597064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11598314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11599564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11600814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11602064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11603314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11603314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11604564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11605814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11607064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11608314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11609564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11610814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11612064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11613314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11613314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11614564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11615814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11617064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11618314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11619564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11620814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11622064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11623314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11624564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11625814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11627064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11628314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11629564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11630814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11632064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11633314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11634564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11635814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 12913314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 12913314.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 14213314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 15513314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 16813314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 18113314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 19413314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 20713314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 22013314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 23313314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 24613314.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 25913314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 25923314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25927064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25928314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25929564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25930814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25932064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25933314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 25933314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25934564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25935814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25937064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25938314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25939564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25940814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25942064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25943314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 25943314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25944564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25945814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25947064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25948314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25949564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25950814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25952064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25953314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25954564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25955814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25957064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25958314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25959564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25960814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25962064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25963314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25964564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25965814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 27243314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 27253314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27257064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27258314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27259564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27260814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27262064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27263314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 27263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27264564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27265814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 27273314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27287064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27288314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27289564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27290814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27292064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27293314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27294564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27295814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 28573314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 28583314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28587064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28588314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28589564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28590814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28592064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28593314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 28593314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28594564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28595814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28597064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28598314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28599564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28600814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28602064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28603314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 28603314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28604564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28605814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28607064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28608314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28609564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28610814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28612064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28613314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28614564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28615814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28617064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28618314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28619564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28620814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28622064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28623314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28624564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28625814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 29903314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 29913314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29917064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29918314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29919564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29920814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29922064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29923314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 29923314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29924564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29925814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29927064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29928314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29929564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29930814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29932064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29933314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 29933314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29934564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29935814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29937064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29938314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29939564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29940814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29942064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29943314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29944564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29945814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29947064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29948314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29949564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29950814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29952064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29953314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29954564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29955814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 31233314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 31243314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31247064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31248314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31249564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31250814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31252064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31253314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 31253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31254564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31255814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31257064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31258314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31259564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31260814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31262064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31263314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 31263314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31264564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31265814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 32563314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 32573314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32577064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32578314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32579564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32580814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32582064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32583314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 32583314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32584564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32585814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32587064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32588314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32589564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32590814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32592064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32593314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 32593314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32594564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32595814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32597064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32598314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32599564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32600814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32602064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32603314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32604564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32605814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32607064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32608314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32609564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32610814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32612064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32613314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32614564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32615814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 33893314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 33903314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33907064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33908314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33909564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33910814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33912064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33913314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 33913314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33914564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33915814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33917064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33918314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33919564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33920814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33922064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33923314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 33923314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33924564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33925814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33927064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33928314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33929564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33930814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33932064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33933314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33934564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33935814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33937064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33938314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33939564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33940814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33942064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33943314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33944564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33945814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 35223314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 35233314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35237064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35238314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35239564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35240814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35242064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35243314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 35243314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35244564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35245814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35247064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35248314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35249564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35250814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35252064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35253314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 35253314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35254564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35255814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35257064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35258314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35259564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35260814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35262064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35263314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35264564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35265814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# PHY_INIT: Phaser_In DQSFOUND completed at 35365100.0 ps
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 36553314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 36553314.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 37853314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 39153314.0 ps INFO: Load Mode 1
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 Additive Latency = 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 Write Levelization = Enabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 Qoff = Enabled
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 39288314.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39552236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39552236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39552236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39552236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39554736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39554736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39554736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39554736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39557236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39557236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39557236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39557236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39559736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39559736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39559736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39559736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39562236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39562236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39562236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39562236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39682236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39682236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39682236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39682236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39684736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39684736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39684736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39684736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39687236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39687236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39687236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39687236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39689736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39689736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39689736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39689736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39692236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39692236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39692236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39692236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39812236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39812236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39812236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39812236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39814736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39814736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39814736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39814736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39817236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39817236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39817236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39817236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39819736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39819736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39819736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39819736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39822236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39822236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39822236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39822236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39942255.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39942255.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39942255.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39942255.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39944755.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39944755.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39944755.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39944755.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39947265.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39947265.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39949765.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39949765.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39952265.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39952265.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40072323.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40072323.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40074823.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40074823.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40077323.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40077323.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40079823.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40079823.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40082323.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40082323.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40202382.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40202382.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40204882.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40204882.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40207392.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40207392.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40209892.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40209892.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40212392.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40212392.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40332450.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40332450.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40334950.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40334950.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40337450.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40337450.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40339950.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40339950.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40342450.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40342450.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40462509.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40462509.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40465009.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40465009.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40467509.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40467509.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40470019.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40470019.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40472519.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40472519.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40592577.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40592577.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40595077.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40595077.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40597577.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40597577.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40600077.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40600077.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40602577.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40602577.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40722636.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40722636.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40725136.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40725136.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40727646.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40727646.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40730146.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40730146.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40732646.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40732646.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40852998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40852998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40855498.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40855498.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40857998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40857998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40860498.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40860498.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40862998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40862998.0 ps Write Leveling @ DQS ck = 0
# PHY_INIT: Write Leveling completed at 40945100.0 ps
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40982998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40982998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40985498.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40985498.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40987998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40987998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40990498.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40990498.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40992998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40992998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 41018314.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 41073314.0 ps INFO: Load Mode 1
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 Additive Latency = 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 Qoff = Enabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 42373314.0 ps INFO: Load Mode 2
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 42373314.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 42373314.0 ps INFO: Load Mode 2 CAS Write Latency =           5
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 42373314.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 42373314.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 42373314.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 44953314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 46253314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 47553314.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 48853314.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 48858314.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 48863314.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 48873314.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 48883314.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dddd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 8888
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dddd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 8888
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 50183314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 50188314.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 50197064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 50198314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 50199564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 50200814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 50202064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 50203314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 50204564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 50205814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 51483314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 51483314.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 52783314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 54083314.0 ps INFO: Activate  bank 0 row 0000
# PHY_INIT: Write Calibration completed at 55475100.0 ps
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 56663314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 56663314.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 57963314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 59263314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 60563314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 61863314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 63163314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 64463314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 65763314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 67063314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 68363314.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 69663314.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 69668314.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 69673314.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 69683314.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 7777
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = cccc
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 69693314.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 2222
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 7777
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = cccc
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 2222
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 7777
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = cccc
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 2222
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 70998314.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 72503314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 72503314.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 73803314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 75103314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 76403314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 77703314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 79003314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 80303314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 81603314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 82903314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 84203314.0 ps INFO: Activate  bank 0 row 0000
# PHY_INIT : COMPLEX OCLKDELAY calibration completed at 85585100.0 ps
# PHY_INIT : PRBS/PER_BIT calibration completed at 85585100.0 ps
# PHY_INIT: Read Leveling Stage 1 completed at 85585100.0 ps
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 88063314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 88063314.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 89363314.0 ps INFO: Load Mode 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 Burst Length =  8
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 Burst Order = Sequential
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 CAS Latency =           6
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 DLL Reset = Normal
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 Write Recovery =           6
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 90663314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 91963314.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 93263314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 93263314.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 94563314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 95863314.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 97163314.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 97168314.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 97173314.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 97183314.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 97193314.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dddd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 8888
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dddd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 8888
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 98493314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 98498314.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98507064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98508314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98509564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98510814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98512064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98513314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98514564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98515814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 98943314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98957064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98958314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98959564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98960814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98962064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98963314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98964564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98965814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 100243314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 100243314.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 101543314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 102843314.0 ps INFO: Activate  bank 0 row 0000
# PHY_INIT: Write Calibration completed at 104395100.0 ps
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 105423314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 105423314.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 106820814.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 106980814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107043314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107057064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107058314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107059564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107060814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107062064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107063314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107064564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107065814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107095814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107120814.0 ps INFO: ZQ        long = 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 108030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 108053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 108063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 108105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 112030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 112053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 112063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 112105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 113030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 113053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 113063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 113105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114230814.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 116030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 116053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 116063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 116105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 118030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 118053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 118063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 118105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 119030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 119053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 119063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 119105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 120030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 120053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 120063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 120105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 121030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 121053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 121063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 121105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 121630814.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 122030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 122053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 122063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 122105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 123030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 123053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 123063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 123105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 124030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 124053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 124063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 124105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 125030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 125053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 125063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 125105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 126030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 126053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 126063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 126105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 127030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 127053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 127063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 127105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 128030814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 128053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 128063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 128105814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 129030814.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 129190814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 129213314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 129223314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129227064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129228314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129229564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129230814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129232064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129233314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129234564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129235814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129237064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129238314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129239564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129240814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129242064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129243314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129244564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129245814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 129265814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130230814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130305814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 131230814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 131253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 131263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 131267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 131268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 131269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 131270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 131272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 131273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 131274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 131275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 131277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 131278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 131279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 131280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 131282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 131283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 131284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 131285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 131305814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 132230814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 132253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 132263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 132267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 132268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 132269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 132270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 132272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 132273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 132274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 132275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 132277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 132278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 132279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 132280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 132282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 132283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 132284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 132285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 132305814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 133230814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 133253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 133263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 133267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 133268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 133269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 133270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 133272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 133273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 133274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 133275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 133277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 133278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 133279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 133280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 133282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 133283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 133284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 133285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 133305814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 134230814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 134253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 134263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 134267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 134268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 134269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 134270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 134272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 134273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 134274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 134275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 134277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 134278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 134279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 134280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 134282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 134283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 134284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 134285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 134305814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 135230814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 135253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 135263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 135267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 135268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 135269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 135270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 135272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 135273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 135274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 135275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 135277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 135278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 135279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 135280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 135282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 135283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 135284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 135285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 135305814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 136230814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 136253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 136263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 136267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 136268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 136269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 136270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 136272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 136273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 136274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 136275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 136277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 136278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 136279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 136280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 136282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 136283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 136284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 136285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 136305814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 136430814.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 137230814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 137253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 137263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 137267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 137268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 137269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 137270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 137272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 137273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 137274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 137275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 137277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 137278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 137279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 137280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 137282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 137283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 137284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 137285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 137305814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 138230814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 138253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 138263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 138267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 138268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 138269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 138270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 138272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 138273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 138274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 138275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 138277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 138278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 138279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 138280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 138282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 138283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 138284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 138285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 138305814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 139230814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 139253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 139263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 139267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 139268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 139269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 139270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 139272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 139273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 139274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 139275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 139277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 139278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 139279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 139280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 139282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 139283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 139284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 139285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 139305814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 140230814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 140253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 140263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 140267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 140268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 140269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 140270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 140272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 140273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 140274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 140275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 140277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 140278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 140279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 140280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 140282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 140283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 140284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 140285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 140305814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 141230814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 141253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 141263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 141267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 141268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 141269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 141270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 141272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 141273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 141274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 141275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 141277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 141278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 141279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 141280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 141282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 141283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 141284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 141285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 141305814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 142230814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 142253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 142263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 142267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 142268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 142269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 142270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 142272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 142273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 142274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 142275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 142277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 142278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 142279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 142280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 142282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 142283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 142284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 142285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 142305814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 143230814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 143253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 143263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 143267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 143268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 143269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 143270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 143272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 143273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 143274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 143275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 143277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 143278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 143279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 143280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 143282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 143283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 143284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 143285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 143305814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 143830814.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 144230814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 144253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 144263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 144267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 144268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 144269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 144270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 144272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 144273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 144274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 144275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 144277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 144278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 144279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 144280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 144282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 144283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 144284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 144285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 144305814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 145230814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 145253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 145263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 145267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 145268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 145269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 145270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 145272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 145273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 145274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 145275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 145277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 145278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 145279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 145280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 145282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 145283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 145284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 145285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 145305814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 146230814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 146253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 146263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 146267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 146268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 146269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 146270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 146272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 146273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 146274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 146275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 146277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 146278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 146279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 146280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 146282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 146283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 146284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 146285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 146305814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 147230814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 147253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 147263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 147267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 147268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 147269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 147270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 147272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 147273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 147274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 147275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 147277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 147278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 147279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 147280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 147282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 147283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 147284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 147285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 147305814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 148230814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 148253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 148263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 148267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 148268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 148269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 148270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 148272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 148273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 148274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 148275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 148277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 148278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 148279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 148280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 148282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 148283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 148284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 148285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 148305814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 149230814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 149253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 149263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 149267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 149268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 149269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 149270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 149272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 149273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 149274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 149275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 149277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 149278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 149279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 149280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 149282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 149283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 149284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 149285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 149305814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 150230814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 150253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 150263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 150267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 150268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 150269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 150270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 150272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 150273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 150274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 150275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 150277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 150278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 150279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 150280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 150282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 150283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 150284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 150285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 150305814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 151230814.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 151390814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 151413314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 151423314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 151427064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 151428314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 151429564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 151430814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 151432064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 151433314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 151434564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 151435814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 151437064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 151438314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 151439564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 151440814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 151442064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 151443314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 151444564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 151445814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 151465814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 152430814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 152453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 152463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 152467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 152468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 152469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 152470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 152472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 152473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 152474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 152475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 152477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 152478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 152479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 152480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 152482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 152483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 152484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 152485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 152505814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 153430814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 153453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 153463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 153467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 153468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 153469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 153470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 153472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 153473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 153474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 153475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 153477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 153478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 153479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 153480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 153482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 153483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 153484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 153485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 153505814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 154430814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 154453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 154463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 154467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 154468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 154469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 154470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 154472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 154473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 154474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 154475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 154477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 154478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 154479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 154480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 154482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 154483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 154484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 154485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 154505814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 155430814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 155453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 155463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 155467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 155468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 155469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 155470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 155472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 155473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 155474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 155475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 155477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 155478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 155479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 155480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 155482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 155483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 155484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 155485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 155505814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 156430814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 156453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 156463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 156467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 156468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 156469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 156470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 156472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 156473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 156474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 156475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 156477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 156478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 156479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 156480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 156482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 156483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 156484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 156485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 156505814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 157430814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 157453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 157463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 157467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 157468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 157469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 157470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 157472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 157473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 157474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 157475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 157477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 157478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 157479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 157480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 157482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 157483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 157484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 157485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 157505814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 158430814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 158453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 158463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 158467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 158468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 158469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 158470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 158472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 158473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 158474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 158475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 158477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 158478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 158479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 158480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 158482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 158483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 158484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 158485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 158505814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 158630814.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 159430814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 159453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 159463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 159467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 159468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 159469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 159470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 159472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 159473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 159474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 159475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 159477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 159478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 159479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 159480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 159482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 159483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 159484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 159485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 159505814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 160430814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 160453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 160463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 160467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 160468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 160469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 160470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 160472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 160473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 160474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 160475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 160477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 160478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 160479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 160480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 160482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 160483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 160484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 160485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 160505814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 161430814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 161453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 161463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 161467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 161468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 161469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 161470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 161472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 161473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 161474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 161475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 161477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 161478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 161479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 161480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 161482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 161483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 161484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 161485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 161505814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 162430814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 162453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 162463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 162467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 162468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 162469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 162470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 162472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 162473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 162474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 162475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 162477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 162478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 162479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 162480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 162482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 162483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 162484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 162485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 162505814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 163430814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 163453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 163463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 163467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 163468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 163469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 163470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 163472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 163473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 163474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 163475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 163477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 163478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 163479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 163480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 163482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 163483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 163484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 163485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 163505814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 164430814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 164453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 164463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 164467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 164468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 164469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 164470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 164472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 164473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 164474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 164475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 164477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 164478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 164479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 164480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 164482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 164483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 164484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 164485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 164505814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 165430814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 165453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 165463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 165467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 165468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 165469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 165470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 165472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 165473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 165474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 165475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 165477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 165478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 165479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 165480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 165482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 165483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 165484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 165485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 165505814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 166030814.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 166430814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 166453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 166463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 166467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 166468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 166469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 166470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 166472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 166473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 166474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 166475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 166477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 166478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 166479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 166480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 166482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 166483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 166484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 166485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 166505814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 167430814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 167453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 167463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 167467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 167468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 167469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 167470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 167472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 167473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 167474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 167475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 167477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 167478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 167479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 167480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 167482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 167483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 167484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 167485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 167505814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 168430814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 168453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 168463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 168467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 168468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 168469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 168470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 168472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 168473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 168474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 168475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 168477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 168478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 168479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 168480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 168482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 168483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 168484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 168485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 168505814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 169430814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 169453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 169463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 169467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 169468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 169469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 169470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 169472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 169473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 169474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 169475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 169477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 169478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 169479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 169480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 169482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 169483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 169484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 169485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 169505814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 170430814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 170453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 170463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 170467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 170468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 170469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 170470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 170472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 170473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 170474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 170475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 170477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 170478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 170479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 170480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 170482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 170483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 170484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 170485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 170505814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 171430814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 171453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 171463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 171467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 171468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 171469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 171470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 171472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 171473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 171474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 171475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 171477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 171478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 171479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 171480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 171482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 171483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 171484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 171485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 171505814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 172430814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 172453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 172463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 172467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 172468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 172469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 172470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 172472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 172473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 172474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 172475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 172477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 172478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 172479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 172480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 172482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 172483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 172484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 172485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 172505814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 173430814.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 173590814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 173613314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 173623314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 173627064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 173628314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 173629564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 173630814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 173632064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 173633314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 173634564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 173635814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 173637064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 173638314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 173639564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 173640814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 173642064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 173643314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 173644564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 173645814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 173665814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 174630814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 174653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 174663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 174667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 174668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 174669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 174670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 174672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 174673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 174674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 174675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 174677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 174678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 174679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 174680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 174682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 174683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 174684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 174685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 174705814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 175630814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 175653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 175663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 175667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 175668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 175669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 175670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 175672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 175673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 175674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 175675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 175677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 175678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 175679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 175680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 175682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 175683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 175684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 175685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 175705814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 176630814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 176653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 176663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 176667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 176668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 176669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 176670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 176672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 176673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 176674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 176675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 176677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 176678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 176679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 176680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 176682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 176683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 176684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 176685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 176705814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 177630814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 177653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 177663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 177667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 177668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 177669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 177670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 177672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 177673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 177674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 177675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 177677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 177678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 177679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 177680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 177682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 177683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 177684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 177685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 177705814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 178630814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 178653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 178663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 178667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 178668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 178669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 178670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 178672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 178673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 178674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 178675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 178677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 178678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 178679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 178680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 178682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 178683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 178684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 178685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 178705814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 179630814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 179653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 179663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 179667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 179668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 179669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 179670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 179672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 179673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 179674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 179675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 179677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 179678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 179679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 179680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 179682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 179683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 179684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 179685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 179705814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 180630814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 180653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 180663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 180667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 180668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 180669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 180670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 180672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 180673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 180674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 180675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 180677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 180678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 180679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 180680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 180682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 180683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 180684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 180685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 180705814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 180830814.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 181630814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 181653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 181663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 181667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 181668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 181669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 181670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 181672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 181673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 181674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 181675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 181677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 181678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 181679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 181680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 181682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 181683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 181684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 181685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 181705814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 182630814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 182653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 182663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 182667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 182668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 182669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 182670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 182672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 182673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 182674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 182675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 182677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 182678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 182679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 182680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 182682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 182683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 182684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 182685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 182705814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 183630814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 183653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 183663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 183667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 183668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 183669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 183670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 183672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 183673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 183674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 183675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 183677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 183678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 183679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 183680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 183682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 183683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 183684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 183685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 183705814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 184630814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 184653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 184663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 184667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 184668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 184669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 184670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 184672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 184673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 184674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 184675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 184677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 184678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 184679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 184680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 184682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 184683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 184684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 184685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 184705814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 185630814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 185653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 185663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 185667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 185668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 185669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 185670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 185672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 185673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 185674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 185675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 185677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 185678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 185679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 185680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 185682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 185683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 185684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 185685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 185705814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 186630814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 186653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 186663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 186667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 186668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 186669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 186670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 186672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 186673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 186674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 186675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 186677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 186678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 186679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 186680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 186682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 186683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 186684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 186685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 186705814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 187630814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 187653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 187663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 187667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 187668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 187669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 187670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 187672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 187673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 187674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 187675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 187677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 187678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 187679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 187680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 187682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 187683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 187684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 187685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 187705814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 188230814.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 188630814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 188653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 188663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 188667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 188668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 188669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 188670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 188672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 188673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 188674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 188675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 188677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 188678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 188679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 188680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 188682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 188683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 188684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 188685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 188705814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 189630814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 189653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 189663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 189667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 189668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 189669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 189670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 189672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 189673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 189674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 189675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 189677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 189678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 189679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 189680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 189682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 189683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 189684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 189685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 189705814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 190630814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 190653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 190663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 190667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 190668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 190669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 190670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 190672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 190673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 190674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 190675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 190677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 190678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 190679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 190680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 190682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 190683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 190684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 190685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 190705814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 191630814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 191653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 191663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 191667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 191668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 191669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 191670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 191672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 191673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 191674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 191675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 191677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 191678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 191679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 191680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 191682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 191683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 191684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 191685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 191705814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 192630814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 192653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 192663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 192667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 192668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 192669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 192670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 192672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 192673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 192674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 192675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 192677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 192678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 192679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 192680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 192682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 192683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 192684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 192685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 192705814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 193630814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 193653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 193663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 193667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 193668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 193669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 193670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 193672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 193673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 193674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 193675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 193677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 193678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 193679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 193680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 193682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 193683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 193684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 193685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 193705814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 194630814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 194653314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 194663314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 194667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 194668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 194669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 194670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 194672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 194673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 194674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 194675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 194677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 194678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 194679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 194680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 194682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 194683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 194684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 194685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 194705814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 195630814.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 195790814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 195813314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 195823314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 195827064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 195828314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 195829564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 195830814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 195832064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 195833314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 195834564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 195835814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 195837064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 195838314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 195839564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 195840814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 195842064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 195843314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 195844564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 195845814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 195865814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 196830814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 196853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 196863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 196867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 196868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 196869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 196870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 196872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 196873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 196874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 196875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 196877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 196878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 196879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 196880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 196882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 196883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 196884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 196885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 196905814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 197830814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 197853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 197863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 197867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 197868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 197869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 197870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 197872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 197873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 197874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 197875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 197877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 197878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 197879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 197880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 197882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 197883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 197884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 197885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 197905814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 198830814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 198853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 198863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 198867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 198868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 198869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 198870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 198872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 198873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 198874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 198875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 198877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 198878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 198879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 198880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 198882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 198883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 198884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 198885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 198905814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 199830814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 199853314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 199863314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 199867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 199868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 199869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 199870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 199872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 199873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 199874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 199875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 199877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 199878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 199879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 199880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 199882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 199883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 199884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 199885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 199905814.0 ps INFO: Precharge bank   0
# End time: 14:35:23 on Feb 01,2020, Elapsed time: 0:03:49
# Errors: 1, Warnings: 1
