{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1485457895371 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1485457895386 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 26 14:11:35 2017 " "Processing started: Thu Jan 26 14:11:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1485457895386 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1485457895386 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Simple_ALU -c Simple_ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off Simple_ALU -c Simple_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1485457895386 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1485457895824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simple_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Simple_ALU-behavior " "Found design unit 1: Simple_ALU-behavior" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485457905793 ""} { "Info" "ISGN_ENTITY_NAME" "1 Simple_ALU " "Found entity 1: Simple_ALU" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485457905793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485457905793 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Simple_ALU " "Elaborating entity \"Simple_ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1485457905825 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputA Simple_ALU.vhd(19) " "VHDL Process Statement warning at Simple_ALU.vhd(19): signal \"inputA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1485457905825 "|Simple_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB Simple_ALU.vhd(19) " "VHDL Process Statement warning at Simple_ALU.vhd(19): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1485457905825 "|Simple_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputA Simple_ALU.vhd(22) " "VHDL Process Statement warning at Simple_ALU.vhd(22): signal \"inputA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1485457905840 "|Simple_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB Simple_ALU.vhd(22) " "VHDL Process Statement warning at Simple_ALU.vhd(22): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1485457905840 "|Simple_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputA Simple_ALU.vhd(25) " "VHDL Process Statement warning at Simple_ALU.vhd(25): signal \"inputA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1485457905840 "|Simple_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB Simple_ALU.vhd(25) " "VHDL Process Statement warning at Simple_ALU.vhd(25): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1485457905840 "|Simple_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputA Simple_ALU.vhd(28) " "VHDL Process Statement warning at Simple_ALU.vhd(28): signal \"inputA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1485457905840 "|Simple_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB Simple_ALU.vhd(28) " "VHDL Process Statement warning at Simple_ALU.vhd(28): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1485457905840 "|Simple_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_Reult Simple_ALU.vhd(16) " "VHDL Process Statement warning at Simple_ALU.vhd(16): inferring latch(es) for signal or variable \"ALU_Reult\", which holds its previous value in one or more paths through the process" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1485457905840 "|Simple_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Reult\[0\] Simple_ALU.vhd(16) " "Inferred latch for \"ALU_Reult\[0\]\" at Simple_ALU.vhd(16)" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1485457905840 "|Simple_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Reult\[1\] Simple_ALU.vhd(16) " "Inferred latch for \"ALU_Reult\[1\]\" at Simple_ALU.vhd(16)" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1485457905840 "|Simple_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Reult\[2\] Simple_ALU.vhd(16) " "Inferred latch for \"ALU_Reult\[2\]\" at Simple_ALU.vhd(16)" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1485457905840 "|Simple_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Reult\[3\] Simple_ALU.vhd(16) " "Inferred latch for \"ALU_Reult\[3\]\" at Simple_ALU.vhd(16)" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1485457905840 "|Simple_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Reult\[4\] Simple_ALU.vhd(16) " "Inferred latch for \"ALU_Reult\[4\]\" at Simple_ALU.vhd(16)" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1485457905840 "|Simple_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Reult\[5\] Simple_ALU.vhd(16) " "Inferred latch for \"ALU_Reult\[5\]\" at Simple_ALU.vhd(16)" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1485457905840 "|Simple_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Reult\[6\] Simple_ALU.vhd(16) " "Inferred latch for \"ALU_Reult\[6\]\" at Simple_ALU.vhd(16)" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1485457905840 "|Simple_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Reult\[7\] Simple_ALU.vhd(16) " "Inferred latch for \"ALU_Reult\[7\]\" at Simple_ALU.vhd(16)" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1485457905840 "|Simple_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Reult\[8\] Simple_ALU.vhd(16) " "Inferred latch for \"ALU_Reult\[8\]\" at Simple_ALU.vhd(16)" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1485457905840 "|Simple_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Reult\[9\] Simple_ALU.vhd(16) " "Inferred latch for \"ALU_Reult\[9\]\" at Simple_ALU.vhd(16)" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1485457905840 "|Simple_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Reult\[10\] Simple_ALU.vhd(16) " "Inferred latch for \"ALU_Reult\[10\]\" at Simple_ALU.vhd(16)" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1485457905840 "|Simple_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Reult\[11\] Simple_ALU.vhd(16) " "Inferred latch for \"ALU_Reult\[11\]\" at Simple_ALU.vhd(16)" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1485457905840 "|Simple_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Reult\[12\] Simple_ALU.vhd(16) " "Inferred latch for \"ALU_Reult\[12\]\" at Simple_ALU.vhd(16)" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1485457905840 "|Simple_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Reult\[13\] Simple_ALU.vhd(16) " "Inferred latch for \"ALU_Reult\[13\]\" at Simple_ALU.vhd(16)" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1485457905840 "|Simple_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Reult\[14\] Simple_ALU.vhd(16) " "Inferred latch for \"ALU_Reult\[14\]\" at Simple_ALU.vhd(16)" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1485457905840 "|Simple_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Reult\[15\] Simple_ALU.vhd(16) " "Inferred latch for \"ALU_Reult\[15\]\" at Simple_ALU.vhd(16)" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1485457905840 "|Simple_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Reult\[16\] Simple_ALU.vhd(16) " "Inferred latch for \"ALU_Reult\[16\]\" at Simple_ALU.vhd(16)" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1485457905840 "|Simple_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Reult\[17\] Simple_ALU.vhd(16) " "Inferred latch for \"ALU_Reult\[17\]\" at Simple_ALU.vhd(16)" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1485457905840 "|Simple_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Reult\[18\] Simple_ALU.vhd(16) " "Inferred latch for \"ALU_Reult\[18\]\" at Simple_ALU.vhd(16)" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1485457905840 "|Simple_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Reult\[19\] Simple_ALU.vhd(16) " "Inferred latch for \"ALU_Reult\[19\]\" at Simple_ALU.vhd(16)" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1485457905840 "|Simple_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Reult\[20\] Simple_ALU.vhd(16) " "Inferred latch for \"ALU_Reult\[20\]\" at Simple_ALU.vhd(16)" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1485457905840 "|Simple_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Reult\[21\] Simple_ALU.vhd(16) " "Inferred latch for \"ALU_Reult\[21\]\" at Simple_ALU.vhd(16)" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1485457905840 "|Simple_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Reult\[22\] Simple_ALU.vhd(16) " "Inferred latch for \"ALU_Reult\[22\]\" at Simple_ALU.vhd(16)" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1485457905840 "|Simple_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Reult\[23\] Simple_ALU.vhd(16) " "Inferred latch for \"ALU_Reult\[23\]\" at Simple_ALU.vhd(16)" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1485457905840 "|Simple_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Reult\[24\] Simple_ALU.vhd(16) " "Inferred latch for \"ALU_Reult\[24\]\" at Simple_ALU.vhd(16)" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1485457905840 "|Simple_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Reult\[25\] Simple_ALU.vhd(16) " "Inferred latch for \"ALU_Reult\[25\]\" at Simple_ALU.vhd(16)" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1485457905840 "|Simple_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Reult\[26\] Simple_ALU.vhd(16) " "Inferred latch for \"ALU_Reult\[26\]\" at Simple_ALU.vhd(16)" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1485457905840 "|Simple_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Reult\[27\] Simple_ALU.vhd(16) " "Inferred latch for \"ALU_Reult\[27\]\" at Simple_ALU.vhd(16)" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1485457905840 "|Simple_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Reult\[28\] Simple_ALU.vhd(16) " "Inferred latch for \"ALU_Reult\[28\]\" at Simple_ALU.vhd(16)" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1485457905840 "|Simple_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Reult\[29\] Simple_ALU.vhd(16) " "Inferred latch for \"ALU_Reult\[29\]\" at Simple_ALU.vhd(16)" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1485457905840 "|Simple_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Reult\[30\] Simple_ALU.vhd(16) " "Inferred latch for \"ALU_Reult\[30\]\" at Simple_ALU.vhd(16)" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1485457905840 "|Simple_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Reult\[31\] Simple_ALU.vhd(16) " "Inferred latch for \"ALU_Reult\[31\]\" at Simple_ALU.vhd(16)" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1485457905840 "|Simple_ALU"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_Reult\[0\]\$latch " "LATCH primitive \"ALU_Reult\[0\]\$latch\" is permanently enabled" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1485457907575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_Reult\[1\]\$latch " "LATCH primitive \"ALU_Reult\[1\]\$latch\" is permanently enabled" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1485457907575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_Reult\[2\]\$latch " "LATCH primitive \"ALU_Reult\[2\]\$latch\" is permanently enabled" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1485457907575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_Reult\[3\]\$latch " "LATCH primitive \"ALU_Reult\[3\]\$latch\" is permanently enabled" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1485457907575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_Reult\[4\]\$latch " "LATCH primitive \"ALU_Reult\[4\]\$latch\" is permanently enabled" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1485457907575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_Reult\[5\]\$latch " "LATCH primitive \"ALU_Reult\[5\]\$latch\" is permanently enabled" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1485457907575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_Reult\[6\]\$latch " "LATCH primitive \"ALU_Reult\[6\]\$latch\" is permanently enabled" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1485457907575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_Reult\[7\]\$latch " "LATCH primitive \"ALU_Reult\[7\]\$latch\" is permanently enabled" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1485457907575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_Reult\[8\]\$latch " "LATCH primitive \"ALU_Reult\[8\]\$latch\" is permanently enabled" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1485457907575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_Reult\[9\]\$latch " "LATCH primitive \"ALU_Reult\[9\]\$latch\" is permanently enabled" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1485457907575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_Reult\[10\]\$latch " "LATCH primitive \"ALU_Reult\[10\]\$latch\" is permanently enabled" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1485457907575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_Reult\[11\]\$latch " "LATCH primitive \"ALU_Reult\[11\]\$latch\" is permanently enabled" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1485457907575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_Reult\[12\]\$latch " "LATCH primitive \"ALU_Reult\[12\]\$latch\" is permanently enabled" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1485457907575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_Reult\[13\]\$latch " "LATCH primitive \"ALU_Reult\[13\]\$latch\" is permanently enabled" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1485457907575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_Reult\[14\]\$latch " "LATCH primitive \"ALU_Reult\[14\]\$latch\" is permanently enabled" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1485457907575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_Reult\[15\]\$latch " "LATCH primitive \"ALU_Reult\[15\]\$latch\" is permanently enabled" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1485457907575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_Reult\[16\]\$latch " "LATCH primitive \"ALU_Reult\[16\]\$latch\" is permanently enabled" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1485457907575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_Reult\[17\]\$latch " "LATCH primitive \"ALU_Reult\[17\]\$latch\" is permanently enabled" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1485457907575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_Reult\[18\]\$latch " "LATCH primitive \"ALU_Reult\[18\]\$latch\" is permanently enabled" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1485457907575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_Reult\[19\]\$latch " "LATCH primitive \"ALU_Reult\[19\]\$latch\" is permanently enabled" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1485457907575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_Reult\[20\]\$latch " "LATCH primitive \"ALU_Reult\[20\]\$latch\" is permanently enabled" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1485457907575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_Reult\[21\]\$latch " "LATCH primitive \"ALU_Reult\[21\]\$latch\" is permanently enabled" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1485457907575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_Reult\[22\]\$latch " "LATCH primitive \"ALU_Reult\[22\]\$latch\" is permanently enabled" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1485457907575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_Reult\[23\]\$latch " "LATCH primitive \"ALU_Reult\[23\]\$latch\" is permanently enabled" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1485457907575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_Reult\[24\]\$latch " "LATCH primitive \"ALU_Reult\[24\]\$latch\" is permanently enabled" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1485457907575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_Reult\[25\]\$latch " "LATCH primitive \"ALU_Reult\[25\]\$latch\" is permanently enabled" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1485457907575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_Reult\[26\]\$latch " "LATCH primitive \"ALU_Reult\[26\]\$latch\" is permanently enabled" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1485457907575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_Reult\[27\]\$latch " "LATCH primitive \"ALU_Reult\[27\]\$latch\" is permanently enabled" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1485457907575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_Reult\[28\]\$latch " "LATCH primitive \"ALU_Reult\[28\]\$latch\" is permanently enabled" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1485457907575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_Reult\[29\]\$latch " "LATCH primitive \"ALU_Reult\[29\]\$latch\" is permanently enabled" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1485457907575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_Reult\[30\]\$latch " "LATCH primitive \"ALU_Reult\[30\]\$latch\" is permanently enabled" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1485457907575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_Reult\[31\]\$latch " "LATCH primitive \"ALU_Reult\[31\]\$latch\" is permanently enabled" {  } { { "Simple_ALU.vhd" "" { Text "W:/Altera/Simple_ALU/Simple_ALU.vhd" 16 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1485457907575 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1485457907918 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1485457908481 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485457908481 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "163 " "Implemented 163 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1485457908731 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1485457908731 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1485457908731 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1485457908731 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "780 " "Peak virtual memory: 780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1485457908825 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 26 14:11:48 2017 " "Processing ended: Thu Jan 26 14:11:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1485457908825 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1485457908825 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1485457908825 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1485457908825 ""}
