Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Thu Dec  7 21:56:21 2017
| Host         : DESKTOP-N2UMQR8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file openmips_min_sopc_timing_summary_routed.rpt -warn_on_violation -rpx openmips_min_sopc_timing_summary_routed.rpx
| Design       : openmips_min_sopc
| Device       : 7a100t-fgg676
| Speed File   : -2L  PRODUCTION 1.19 2017-08-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1152 register/latch pins with no clock driven by root clock pin: click (HIGH)

 There are 270 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/cp00/status_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/cp00/status_o_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/cp00/status_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/cp00/status_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/cp00/status_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/div0/ready_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/dwishbone_bus_if/stall_delay_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/dwishbone_bus_if/stall_delay_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/dwishbone_bus_if/stall_delay_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/ex_mem0/mem_current_inst_addr_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/ex_mem0/mem_excepttype_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/ex_mem0/mem_excepttype_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/ex_mem0/mem_excepttype_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/ex_mem0/mem_excepttype_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cpu0/id0/aluop_o_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cpu0/id0/aluop_o_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cpu0/id0/aluop_o_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cpu0/id0/aluop_o_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cpu0/id0/aluop_o_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cpu0/id0/aluop_o_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cpu0/id0/aluop_o_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cpu0/id0/aluop_o_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id0/reg1_read_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id0/reg2_addr_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id0/reg2_addr_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id0/reg2_addr_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id0/reg2_addr_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id0/reg2_addr_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id0/reg2_read_o_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_aluop_reg[0]/Q (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_aluop_reg[1]/Q (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_aluop_reg[2]/Q (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_aluop_reg[3]/Q (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_aluop_reg[4]/Q (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_aluop_reg[5]/Q (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_aluop_reg[6]/Q (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_aluop_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_alusel_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_alusel_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_alusel_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_wd_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_wd_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_wd_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_wd_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_wd_reg[4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[0]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[16]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[17]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[18]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[1]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[25]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[26]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[27]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[28]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[2]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[30]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/iwishbone_bus_if/stall_delay_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/iwishbone_bus_if/stall_delay_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/iwishbone_bus_if/stall_delay_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/mem0/cp0_cause_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/mem0/cp0_cause_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/mem0/cp0_cause_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/mem_wb0/wb_cp0_reg_data_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/mem_wb0/wb_cp0_reg_data_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/mem_wb0/wb_cp0_reg_data_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/mem_wb0/wb_cp0_reg_data_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/mem_wb0/wb_cp0_reg_data_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu0/mem_wb0/wb_cp0_reg_we_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu0/mem_wb0/wb_cp0_reg_write_addr_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu0/mem_wb0/wb_cp0_reg_write_addr_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu0/mem_wb0/wb_cp0_reg_write_addr_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu0/mem_wb0/wb_cp0_reg_write_addr_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: cpu0/mem_wb0/wb_cp0_reg_write_addr_reg[4]/Q (HIGH)

 There are 461 register/latch pins with no clock driven by root clock pin: slowclk_reg[21]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5191 pins that are not constrained for maximum delay. (HIGH)

 There are 4 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 65 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 142 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.101        0.000                      0                   22        0.093        0.000                      0                   22        9.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                17.101        0.000                      0                   22        0.093        0.000                      0                   22        9.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       17.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.101ns  (required time - arrival time)
  Source:                 slowclk_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slowclk_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.923ns  (logic 0.752ns (25.726%)  route 2.171ns (74.274%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.601ns = ( 24.601 - 20.000 ) 
    Source Clock Delay      (SCD):    4.885ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.357     4.885    clk_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  slowclk_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.379     5.264 r  slowclk_reg[21]/Q
                         net (fo=1, routed)           0.701     5.964    slowclk_reg[21]__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.045 r  slowclk_reg_BUFG[21]_inst/O
                         net (fo=462, routed)         1.471     7.516    slowclk_reg_BUFG[21]
    SLICE_X51Y100        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.292     7.808 r  slowclk_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.808    slowclk_reg[20]_i_1_n_11
    SLICE_X51Y100        FDRE                                         r  slowclk_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    D18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.246    24.601    clk_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  slowclk_reg[21]/C
                         clock pessimism              0.284    24.885    
                         clock uncertainty           -0.035    24.849    
    SLICE_X51Y100        FDRE (Setup_fdre_C_D)        0.059    24.908    slowclk_reg[21]
  -------------------------------------------------------------------
                         required time                         24.908    
                         arrival time                          -7.808    
  -------------------------------------------------------------------
                         slack                                 17.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 slowclk_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slowclk_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.355ns (76.797%)  route 0.107ns (23.203%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.566     1.700    clk_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  slowclk_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.841 r  slowclk_reg[19]/Q
                         net (fo=1, routed)           0.107     1.948    slowclk_reg_n_5_[19]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.108 r  slowclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.109    slowclk_reg[16]_i_1_n_5
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.163 r  slowclk_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.163    slowclk_reg[20]_i_1_n_12
    SLICE_X51Y100        FDRE                                         r  slowclk_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.830     2.219    clk_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  slowclk_reg[20]/C
                         clock pessimism             -0.254     1.964    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     2.069    slowclk_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X51Y95    slowclk_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X51Y95    slowclk_reg[0]/C



