# Simplog
Simplog is an experimental hardware description language designed for formal verification and ease of synthesis, with a Verilog-like syntax and a simple formal semantics.

A translator from Simplog to Isabelle/HOL has been implemented.
