Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Fernando/Desktop/ALU/EXT_SIG_tb_isim_beh.exe -prj C:/Users/Fernando/Desktop/ALU/EXT_SIG_tb_beh.prj work.EXT_SIG_tb 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Fernando/Desktop/ALU/test_ext_sig.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:89 - "C:/Users/Fernando/Desktop/ALU/test_ext_sig.vhd" Line 23: <ext_sig> remains a black-box since it has no binding entity.
Completed static elaboration
WARNING:Simulator:648 - "C:/Users/Fernando/Desktop/ALU/test_ext_sig.vhd" Line 23. Instance ext_sig is unbound
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity ext_sig_tb
Time Resolution for simulation is 1ps.
Compiled 4 VHDL Units
Built simulation executable C:/Users/Fernando/Desktop/ALU/EXT_SIG_tb_isim_beh.exe
Fuse Memory Usage: 36832 KB
Fuse CPU Usage: 671 ms
