Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date              : Sun Jan 16 14:09:25 2022
| Host              : PC running 64-bit Ubuntu 20.04.3 LTS
| Command           : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : system_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.29 08-03-2020
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                    1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         43          
DPIR-2     Warning           Asynchronous driver check                           10          
TIMING-16  Warning           Large setup violation                               26          
CLKC-40    Advisory          Substitute PLLE4 for MMCME4 check                   1           
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (43)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (69)
5. checking no_input_delay (4)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (43)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: system_i/axi_io/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/pwm_div/inst/clk_out_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: system_i/stepper_div/inst/clk_out_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/EOS (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (69)
-------------------------------------------------
 There are 69 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.464      -32.385                     26                 3551        0.010        0.000                      0                 3551        0.900        0.000                       0                  1615  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
clk_pl_0                       {0.000 5.000}        10.000          100.000         
system_i/clk_wiz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_system_clk_wiz_0    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
system_i/clk_wiz/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0         -1.464      -32.385                     26                 3449        0.010        0.000                      0                 3449        0.900        0.000                       0                  1614  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 ----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**          clk_out1_system_clk_wiz_0  clk_out1_system_clk_wiz_0        0.571        0.000                      0                  102        0.250        0.000                      0                  102  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  system_i/clk_wiz/inst/clk_in1
  To Clock:  system_i/clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y3  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y3  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0
  To Clock:  clk_out1_system_clk_wiz_0

Setup :           26  Failing Endpoints,  Worst Slack       -1.464ns,  Total Violation      -32.385ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.900ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.464ns  (required time - arrival time)
  Source:                 system_i/pwm_div/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.421ns  (logic 2.477ns (38.577%)  route 3.944ns (61.423%))
  Logic Levels:           20  (CARRY8=12 LUT1=1 LUT2=3 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 9.116 - 5.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.738ns (routing 0.677ns, distribution 1.061ns)
  Clock Net Delay (Destination): 1.573ns (routing 0.626ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.738     3.638    system_i/pwm_div/inst/clk_in
    SLICE_X51Y208        FDCE                                         r  system_i/pwm_div/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y208        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.752 r  system_i/pwm_div/inst/counter_reg[4]/Q
                         net (fo=2, routed)           0.384     4.136    system_i/pwm_div/inst/counter[4]
    SLICE_X49Y205        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.208     4.344 r  system_i/pwm_div/inst/counter1_carry/O[4]
                         net (fo=27, routed)          0.616     4.960    system_i/pwm_div/inst/counter1[5]
    SLICE_X48Y200        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     5.016 r  system_i/pwm_div/inst/counter0__52_carry_i_4/O
                         net (fo=1, routed)           0.015     5.031    system_i/pwm_div/inst/counter0__52_carry_i_4_n_0
    SLICE_X48Y200        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.263 r  system_i/pwm_div/inst/counter0__52_carry/CO[7]
                         net (fo=1, routed)           0.030     5.293    system_i/pwm_div/inst/counter0__52_carry_n_0
    SLICE_X48Y201        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     5.407 r  system_i/pwm_div/inst/counter0__52_carry__0/O[3]
                         net (fo=7, routed)           0.590     5.997    system_i/pwm_div/inst/counter0__52_carry__0_n_12
    SLICE_X49Y204        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.057     6.054 r  system_i/pwm_div/inst/counter0__171_carry__0_i_20/O
                         net (fo=1, routed)           0.045     6.099    system_i/pwm_div/inst/counter0__171_carry__0_i_20_n_0
    SLICE_X49Y204        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.082     6.181 r  system_i/pwm_div/inst/counter0__171_carry__0_i_5/O
                         net (fo=1, routed)           0.478     6.659    system_i/pwm_div/inst/counter0__171_carry__0_i_5_n_0
    SLICE_X47Y202        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.153     6.812 r  system_i/pwm_div/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.842    system_i/pwm_div/inst/counter0__171_carry__0_n_0
    SLICE_X47Y203        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     6.907 r  system_i/pwm_div/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.937    system_i/pwm_div/inst/counter0__171_carry__1_n_0
    SLICE_X47Y204        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     7.056 r  system_i/pwm_div/inst/counter0__171_carry__2/O[4]
                         net (fo=10, routed)          0.345     7.401    system_i/pwm_div/inst/counter0__171_carry__2_n_11
    SLICE_X47Y207        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.150     7.551 r  system_i/pwm_div/inst/counter0__248_carry_i_7/O
                         net (fo=1, routed)           0.015     7.566    system_i/pwm_div/inst/counter0__248_carry_i_7_n_0
    SLICE_X47Y207        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     7.798 r  system_i/pwm_div/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.030     7.828    system_i/pwm_div/inst/counter0__248_carry_n_0
    SLICE_X47Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.906 r  system_i/pwm_div/inst/counter0__248_carry__0/O[0]
                         net (fo=1, routed)           0.245     8.151    system_i/pwm_div/inst/counter0__248_carry__0_n_15
    SLICE_X48Y207        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     8.207 r  system_i/pwm_div/inst/counter0__282_carry_i_4/O
                         net (fo=1, routed)           0.015     8.222    system_i/pwm_div/inst/counter0__282_carry_i_4_n_0
    SLICE_X48Y207        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     8.416 r  system_i/pwm_div/inst/counter0__282_carry/O[7]
                         net (fo=1, routed)           0.551     8.967    system_i/pwm_div/inst/counter0__282_carry_n_8
    SLICE_X49Y208        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     9.050 r  system_i/pwm_div/inst/counter0__306_carry__0_i_1/O
                         net (fo=1, routed)           0.015     9.065    system_i/pwm_div/inst/counter0__306_carry__0_i_1_n_0
    SLICE_X49Y208        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     9.237 r  system_i/pwm_div/inst/counter0__306_carry__0/CO[7]
                         net (fo=1, routed)           0.030     9.267    system_i/pwm_div/inst/counter0__306_carry__0_n_0
    SLICE_X49Y209        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     9.345 f  system_i/pwm_div/inst/counter0__306_carry__1/O[0]
                         net (fo=1, routed)           0.247     9.592    system_i/pwm_div/inst/counter0__306_carry__1_n_15
    SLICE_X50Y208        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.057     9.649 r  system_i/pwm_div/inst/counter0__351_carry__0_i_1/O
                         net (fo=1, routed)           0.011     9.660    system_i/pwm_div/inst/counter0__351_carry__0_i_1_n_0
    SLICE_X50Y208        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[4])
                                                      0.096     9.756 r  system_i/pwm_div/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.153     9.909    system_i/pwm_div/inst/counter0__351_carry__0_n_3
    SLICE_X50Y209        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     9.990 r  system_i/pwm_div/inst/counter[13]_i_1/O
                         net (fo=1, routed)           0.069    10.059    system_i/pwm_div/inst/p_0_in[13]
    SLICE_X50Y209        FDCE                                         r  system_i/pwm_div/inst/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.573     9.116    system_i/pwm_div/inst/clk_in
    SLICE_X50Y209        FDCE                                         r  system_i/pwm_div/inst/counter_reg[13]/C
                         clock pessimism             -0.503     8.613    
                         clock uncertainty           -0.062     8.551    
    SLICE_X50Y209        FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.044     8.595    system_i/pwm_div/inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                         -10.059    
  -------------------------------------------------------------------
                         slack                                 -1.464    

Slack (VIOLATED) :        -1.452ns  (required time - arrival time)
  Source:                 system_i/pwm_div/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.242ns  (logic 2.845ns (45.578%)  route 3.397ns (54.422%))
  Logic Levels:           20  (CARRY8=12 LUT1=1 LUT2=2 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.111ns = ( 9.111 - 5.000 ) 
    Source Clock Delay      (SCD):    3.740ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.840ns (routing 0.677ns, distribution 1.163ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.626ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.840     3.740    system_i/pwm_div/inst/clk_in
    SLICE_X50Y206        FDCE                                         r  system_i/pwm_div/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y206        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     3.853 r  system_i/pwm_div/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.248     4.101    system_i/pwm_div/inst/counter[6]
    SLICE_X49Y205        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     4.333 r  system_i/pwm_div/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.363    system_i/pwm_div/inst/counter1_carry_n_0
    SLICE_X49Y206        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     4.477 r  system_i/pwm_div/inst/counter1_carry__0/O[3]
                         net (fo=25, routed)          0.328     4.805    system_i/pwm_div/inst/counter1[12]
    SLICE_X49Y202        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.227     5.032 r  system_i/pwm_div/inst/counter0__0_carry__0_i_9/O
                         net (fo=1, routed)           0.015     5.047    system_i/pwm_div/inst/counter0__0_carry__0_i_9_n_0
    SLICE_X49Y202        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     5.219 r  system_i/pwm_div/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.249    system_i/pwm_div/inst/counter0__0_carry__0_n_0
    SLICE_X49Y203        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.107     5.356 r  system_i/pwm_div/inst/counter0__0_carry__1/CO[5]
                         net (fo=52, routed)          0.736     6.092    system_i/pwm_div/inst/counter0__0_carry__1_n_2
    SLICE_X47Y205        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.083     6.175 r  system_i/pwm_div/inst/counter0__171_carry__1_i_7/O
                         net (fo=2, routed)           0.249     6.424    system_i/pwm_div/inst/counter0__171_carry__1_i_7_n_0
    SLICE_X47Y203        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.138     6.562 r  system_i/pwm_div/inst/counter0__171_carry__1_i_15/O
                         net (fo=1, routed)           0.013     6.575    system_i/pwm_div/inst/counter0__171_carry__1_i_15_n_0
    SLICE_X47Y203        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     6.836 r  system_i/pwm_div/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.866    system_i/pwm_div/inst/counter0__171_carry__1_n_0
    SLICE_X47Y204        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     6.985 r  system_i/pwm_div/inst/counter0__171_carry__2/O[4]
                         net (fo=10, routed)          0.345     7.330    system_i/pwm_div/inst/counter0__171_carry__2_n_11
    SLICE_X47Y207        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.150     7.480 r  system_i/pwm_div/inst/counter0__248_carry_i_7/O
                         net (fo=1, routed)           0.015     7.495    system_i/pwm_div/inst/counter0__248_carry_i_7_n_0
    SLICE_X47Y207        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     7.727 r  system_i/pwm_div/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.030     7.757    system_i/pwm_div/inst/counter0__248_carry_n_0
    SLICE_X47Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.835 r  system_i/pwm_div/inst/counter0__248_carry__0/O[0]
                         net (fo=1, routed)           0.245     8.080    system_i/pwm_div/inst/counter0__248_carry__0_n_15
    SLICE_X48Y207        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     8.136 r  system_i/pwm_div/inst/counter0__282_carry_i_4/O
                         net (fo=1, routed)           0.015     8.151    system_i/pwm_div/inst/counter0__282_carry_i_4_n_0
    SLICE_X48Y207        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     8.345 r  system_i/pwm_div/inst/counter0__282_carry/O[7]
                         net (fo=1, routed)           0.551     8.896    system_i/pwm_div/inst/counter0__282_carry_n_8
    SLICE_X49Y208        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     8.979 r  system_i/pwm_div/inst/counter0__306_carry__0_i_1/O
                         net (fo=1, routed)           0.015     8.994    system_i/pwm_div/inst/counter0__306_carry__0_i_1_n_0
    SLICE_X49Y208        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     9.166 r  system_i/pwm_div/inst/counter0__306_carry__0/CO[7]
                         net (fo=1, routed)           0.030     9.196    system_i/pwm_div/inst/counter0__306_carry__0_n_0
    SLICE_X49Y209        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     9.274 f  system_i/pwm_div/inst/counter0__306_carry__1/O[0]
                         net (fo=1, routed)           0.247     9.521    system_i/pwm_div/inst/counter0__306_carry__1_n_15
    SLICE_X50Y208        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.057     9.578 r  system_i/pwm_div/inst/counter0__351_carry__0_i_1/O
                         net (fo=1, routed)           0.011     9.589    system_i/pwm_div/inst/counter0__351_carry__0_i_1_n_0
    SLICE_X50Y208        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[4])
                                                      0.096     9.685 r  system_i/pwm_div/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.151     9.836    system_i/pwm_div/inst/counter0__351_carry__0_n_3
    SLICE_X51Y208        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.083     9.919 r  system_i/pwm_div/inst/counter[4]_i_1/O
                         net (fo=1, routed)           0.063     9.982    system_i/pwm_div/inst/p_0_in[4]
    SLICE_X51Y208        FDCE                                         r  system_i/pwm_div/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.568     9.111    system_i/pwm_div/inst/clk_in
    SLICE_X51Y208        FDCE                                         r  system_i/pwm_div/inst/counter_reg[4]/C
                         clock pessimism             -0.563     8.548    
                         clock uncertainty           -0.062     8.486    
    SLICE_X51Y208        FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.044     8.530    system_i/pwm_div/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          8.530    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                 -1.452    

Slack (VIOLATED) :        -1.450ns  (required time - arrival time)
  Source:                 system_i/pwm_div/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.409ns  (logic 2.454ns (38.290%)  route 3.955ns (61.710%))
  Logic Levels:           20  (CARRY8=12 LUT1=1 LUT2=3 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 9.116 - 5.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.738ns (routing 0.677ns, distribution 1.061ns)
  Clock Net Delay (Destination): 1.573ns (routing 0.626ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.738     3.638    system_i/pwm_div/inst/clk_in
    SLICE_X51Y208        FDCE                                         r  system_i/pwm_div/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y208        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.752 r  system_i/pwm_div/inst/counter_reg[4]/Q
                         net (fo=2, routed)           0.384     4.136    system_i/pwm_div/inst/counter[4]
    SLICE_X49Y205        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.208     4.344 r  system_i/pwm_div/inst/counter1_carry/O[4]
                         net (fo=27, routed)          0.616     4.960    system_i/pwm_div/inst/counter1[5]
    SLICE_X48Y200        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     5.016 r  system_i/pwm_div/inst/counter0__52_carry_i_4/O
                         net (fo=1, routed)           0.015     5.031    system_i/pwm_div/inst/counter0__52_carry_i_4_n_0
    SLICE_X48Y200        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.263 r  system_i/pwm_div/inst/counter0__52_carry/CO[7]
                         net (fo=1, routed)           0.030     5.293    system_i/pwm_div/inst/counter0__52_carry_n_0
    SLICE_X48Y201        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     5.407 r  system_i/pwm_div/inst/counter0__52_carry__0/O[3]
                         net (fo=7, routed)           0.590     5.997    system_i/pwm_div/inst/counter0__52_carry__0_n_12
    SLICE_X49Y204        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.057     6.054 r  system_i/pwm_div/inst/counter0__171_carry__0_i_20/O
                         net (fo=1, routed)           0.045     6.099    system_i/pwm_div/inst/counter0__171_carry__0_i_20_n_0
    SLICE_X49Y204        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.082     6.181 r  system_i/pwm_div/inst/counter0__171_carry__0_i_5/O
                         net (fo=1, routed)           0.478     6.659    system_i/pwm_div/inst/counter0__171_carry__0_i_5_n_0
    SLICE_X47Y202        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.153     6.812 r  system_i/pwm_div/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.842    system_i/pwm_div/inst/counter0__171_carry__0_n_0
    SLICE_X47Y203        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     6.907 r  system_i/pwm_div/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.937    system_i/pwm_div/inst/counter0__171_carry__1_n_0
    SLICE_X47Y204        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     7.056 r  system_i/pwm_div/inst/counter0__171_carry__2/O[4]
                         net (fo=10, routed)          0.345     7.401    system_i/pwm_div/inst/counter0__171_carry__2_n_11
    SLICE_X47Y207        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.150     7.551 r  system_i/pwm_div/inst/counter0__248_carry_i_7/O
                         net (fo=1, routed)           0.015     7.566    system_i/pwm_div/inst/counter0__248_carry_i_7_n_0
    SLICE_X47Y207        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     7.798 r  system_i/pwm_div/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.030     7.828    system_i/pwm_div/inst/counter0__248_carry_n_0
    SLICE_X47Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.906 r  system_i/pwm_div/inst/counter0__248_carry__0/O[0]
                         net (fo=1, routed)           0.245     8.151    system_i/pwm_div/inst/counter0__248_carry__0_n_15
    SLICE_X48Y207        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     8.207 r  system_i/pwm_div/inst/counter0__282_carry_i_4/O
                         net (fo=1, routed)           0.015     8.222    system_i/pwm_div/inst/counter0__282_carry_i_4_n_0
    SLICE_X48Y207        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     8.416 r  system_i/pwm_div/inst/counter0__282_carry/O[7]
                         net (fo=1, routed)           0.551     8.967    system_i/pwm_div/inst/counter0__282_carry_n_8
    SLICE_X49Y208        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     9.050 r  system_i/pwm_div/inst/counter0__306_carry__0_i_1/O
                         net (fo=1, routed)           0.015     9.065    system_i/pwm_div/inst/counter0__306_carry__0_i_1_n_0
    SLICE_X49Y208        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     9.237 r  system_i/pwm_div/inst/counter0__306_carry__0/CO[7]
                         net (fo=1, routed)           0.030     9.267    system_i/pwm_div/inst/counter0__306_carry__0_n_0
    SLICE_X49Y209        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     9.345 f  system_i/pwm_div/inst/counter0__306_carry__1/O[0]
                         net (fo=1, routed)           0.247     9.592    system_i/pwm_div/inst/counter0__306_carry__1_n_15
    SLICE_X50Y208        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.057     9.649 r  system_i/pwm_div/inst/counter0__351_carry__0_i_1/O
                         net (fo=1, routed)           0.011     9.660    system_i/pwm_div/inst/counter0__351_carry__0_i_1_n_0
    SLICE_X50Y208        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[4])
                                                      0.096     9.756 r  system_i/pwm_div/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.165     9.921    system_i/pwm_div/inst/counter0__351_carry__0_n_3
    SLICE_X50Y209        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.058     9.979 r  system_i/pwm_div/inst/counter[5]_i_1/O
                         net (fo=1, routed)           0.068    10.047    system_i/pwm_div/inst/p_0_in[5]
    SLICE_X50Y209        FDCE                                         r  system_i/pwm_div/inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.573     9.116    system_i/pwm_div/inst/clk_in
    SLICE_X50Y209        FDCE                                         r  system_i/pwm_div/inst/counter_reg[5]/C
                         clock pessimism             -0.503     8.613    
                         clock uncertainty           -0.062     8.551    
    SLICE_X50Y209        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.046     8.597    system_i/pwm_div/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.597    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                 -1.450    

Slack (VIOLATED) :        -1.444ns  (required time - arrival time)
  Source:                 system_i/pwm_div/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.403ns  (logic 2.453ns (38.310%)  route 3.950ns (61.690%))
  Logic Levels:           20  (CARRY8=12 LUT1=1 LUT2=3 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 9.116 - 5.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.738ns (routing 0.677ns, distribution 1.061ns)
  Clock Net Delay (Destination): 1.573ns (routing 0.626ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.738     3.638    system_i/pwm_div/inst/clk_in
    SLICE_X51Y208        FDCE                                         r  system_i/pwm_div/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y208        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.752 r  system_i/pwm_div/inst/counter_reg[4]/Q
                         net (fo=2, routed)           0.384     4.136    system_i/pwm_div/inst/counter[4]
    SLICE_X49Y205        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.208     4.344 r  system_i/pwm_div/inst/counter1_carry/O[4]
                         net (fo=27, routed)          0.616     4.960    system_i/pwm_div/inst/counter1[5]
    SLICE_X48Y200        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     5.016 r  system_i/pwm_div/inst/counter0__52_carry_i_4/O
                         net (fo=1, routed)           0.015     5.031    system_i/pwm_div/inst/counter0__52_carry_i_4_n_0
    SLICE_X48Y200        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.263 r  system_i/pwm_div/inst/counter0__52_carry/CO[7]
                         net (fo=1, routed)           0.030     5.293    system_i/pwm_div/inst/counter0__52_carry_n_0
    SLICE_X48Y201        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     5.407 r  system_i/pwm_div/inst/counter0__52_carry__0/O[3]
                         net (fo=7, routed)           0.590     5.997    system_i/pwm_div/inst/counter0__52_carry__0_n_12
    SLICE_X49Y204        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.057     6.054 r  system_i/pwm_div/inst/counter0__171_carry__0_i_20/O
                         net (fo=1, routed)           0.045     6.099    system_i/pwm_div/inst/counter0__171_carry__0_i_20_n_0
    SLICE_X49Y204        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.082     6.181 r  system_i/pwm_div/inst/counter0__171_carry__0_i_5/O
                         net (fo=1, routed)           0.478     6.659    system_i/pwm_div/inst/counter0__171_carry__0_i_5_n_0
    SLICE_X47Y202        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.153     6.812 r  system_i/pwm_div/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.842    system_i/pwm_div/inst/counter0__171_carry__0_n_0
    SLICE_X47Y203        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     6.907 r  system_i/pwm_div/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.937    system_i/pwm_div/inst/counter0__171_carry__1_n_0
    SLICE_X47Y204        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     7.056 r  system_i/pwm_div/inst/counter0__171_carry__2/O[4]
                         net (fo=10, routed)          0.345     7.401    system_i/pwm_div/inst/counter0__171_carry__2_n_11
    SLICE_X47Y207        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.150     7.551 r  system_i/pwm_div/inst/counter0__248_carry_i_7/O
                         net (fo=1, routed)           0.015     7.566    system_i/pwm_div/inst/counter0__248_carry_i_7_n_0
    SLICE_X47Y207        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     7.798 r  system_i/pwm_div/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.030     7.828    system_i/pwm_div/inst/counter0__248_carry_n_0
    SLICE_X47Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.906 r  system_i/pwm_div/inst/counter0__248_carry__0/O[0]
                         net (fo=1, routed)           0.245     8.151    system_i/pwm_div/inst/counter0__248_carry__0_n_15
    SLICE_X48Y207        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     8.207 r  system_i/pwm_div/inst/counter0__282_carry_i_4/O
                         net (fo=1, routed)           0.015     8.222    system_i/pwm_div/inst/counter0__282_carry_i_4_n_0
    SLICE_X48Y207        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     8.416 r  system_i/pwm_div/inst/counter0__282_carry/O[7]
                         net (fo=1, routed)           0.551     8.967    system_i/pwm_div/inst/counter0__282_carry_n_8
    SLICE_X49Y208        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     9.050 r  system_i/pwm_div/inst/counter0__306_carry__0_i_1/O
                         net (fo=1, routed)           0.015     9.065    system_i/pwm_div/inst/counter0__306_carry__0_i_1_n_0
    SLICE_X49Y208        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     9.237 r  system_i/pwm_div/inst/counter0__306_carry__0/CO[7]
                         net (fo=1, routed)           0.030     9.267    system_i/pwm_div/inst/counter0__306_carry__0_n_0
    SLICE_X49Y209        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     9.345 f  system_i/pwm_div/inst/counter0__306_carry__1/O[0]
                         net (fo=1, routed)           0.247     9.592    system_i/pwm_div/inst/counter0__306_carry__1_n_15
    SLICE_X50Y208        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.057     9.649 r  system_i/pwm_div/inst/counter0__351_carry__0_i_1/O
                         net (fo=1, routed)           0.011     9.660    system_i/pwm_div/inst/counter0__351_carry__0_i_1_n_0
    SLICE_X50Y208        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[4])
                                                      0.096     9.756 r  system_i/pwm_div/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.164     9.920    system_i/pwm_div/inst/counter0__351_carry__0_n_3
    SLICE_X50Y209        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.057     9.977 r  system_i/pwm_div/inst/counter[15]_i_1/O
                         net (fo=1, routed)           0.064    10.041    system_i/pwm_div/inst/p_0_in[15]
    SLICE_X50Y209        FDCE                                         r  system_i/pwm_div/inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.573     9.116    system_i/pwm_div/inst/clk_in
    SLICE_X50Y209        FDCE                                         r  system_i/pwm_div/inst/counter_reg[15]/C
                         clock pessimism             -0.503     8.613    
                         clock uncertainty           -0.062     8.551    
    SLICE_X50Y209        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.046     8.597    system_i/pwm_div/inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          8.597    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                 -1.444    

Slack (VIOLATED) :        -1.442ns  (required time - arrival time)
  Source:                 system_i/pwm_div/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.426ns  (logic 2.479ns (38.578%)  route 3.947ns (61.422%))
  Logic Levels:           20  (CARRY8=12 LUT1=1 LUT2=3 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 9.201 - 5.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.738ns (routing 0.677ns, distribution 1.061ns)
  Clock Net Delay (Destination): 1.658ns (routing 0.626ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.738     3.638    system_i/pwm_div/inst/clk_in
    SLICE_X51Y208        FDCE                                         r  system_i/pwm_div/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y208        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.752 r  system_i/pwm_div/inst/counter_reg[4]/Q
                         net (fo=2, routed)           0.384     4.136    system_i/pwm_div/inst/counter[4]
    SLICE_X49Y205        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.208     4.344 r  system_i/pwm_div/inst/counter1_carry/O[4]
                         net (fo=27, routed)          0.616     4.960    system_i/pwm_div/inst/counter1[5]
    SLICE_X48Y200        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     5.016 r  system_i/pwm_div/inst/counter0__52_carry_i_4/O
                         net (fo=1, routed)           0.015     5.031    system_i/pwm_div/inst/counter0__52_carry_i_4_n_0
    SLICE_X48Y200        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.263 r  system_i/pwm_div/inst/counter0__52_carry/CO[7]
                         net (fo=1, routed)           0.030     5.293    system_i/pwm_div/inst/counter0__52_carry_n_0
    SLICE_X48Y201        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     5.407 r  system_i/pwm_div/inst/counter0__52_carry__0/O[3]
                         net (fo=7, routed)           0.590     5.997    system_i/pwm_div/inst/counter0__52_carry__0_n_12
    SLICE_X49Y204        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.057     6.054 r  system_i/pwm_div/inst/counter0__171_carry__0_i_20/O
                         net (fo=1, routed)           0.045     6.099    system_i/pwm_div/inst/counter0__171_carry__0_i_20_n_0
    SLICE_X49Y204        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.082     6.181 r  system_i/pwm_div/inst/counter0__171_carry__0_i_5/O
                         net (fo=1, routed)           0.478     6.659    system_i/pwm_div/inst/counter0__171_carry__0_i_5_n_0
    SLICE_X47Y202        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.153     6.812 r  system_i/pwm_div/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.842    system_i/pwm_div/inst/counter0__171_carry__0_n_0
    SLICE_X47Y203        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     6.907 r  system_i/pwm_div/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.937    system_i/pwm_div/inst/counter0__171_carry__1_n_0
    SLICE_X47Y204        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     7.056 r  system_i/pwm_div/inst/counter0__171_carry__2/O[4]
                         net (fo=10, routed)          0.345     7.401    system_i/pwm_div/inst/counter0__171_carry__2_n_11
    SLICE_X47Y207        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.150     7.551 r  system_i/pwm_div/inst/counter0__248_carry_i_7/O
                         net (fo=1, routed)           0.015     7.566    system_i/pwm_div/inst/counter0__248_carry_i_7_n_0
    SLICE_X47Y207        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     7.798 r  system_i/pwm_div/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.030     7.828    system_i/pwm_div/inst/counter0__248_carry_n_0
    SLICE_X47Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.906 r  system_i/pwm_div/inst/counter0__248_carry__0/O[0]
                         net (fo=1, routed)           0.245     8.151    system_i/pwm_div/inst/counter0__248_carry__0_n_15
    SLICE_X48Y207        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     8.207 r  system_i/pwm_div/inst/counter0__282_carry_i_4/O
                         net (fo=1, routed)           0.015     8.222    system_i/pwm_div/inst/counter0__282_carry_i_4_n_0
    SLICE_X48Y207        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     8.416 r  system_i/pwm_div/inst/counter0__282_carry/O[7]
                         net (fo=1, routed)           0.551     8.967    system_i/pwm_div/inst/counter0__282_carry_n_8
    SLICE_X49Y208        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     9.050 r  system_i/pwm_div/inst/counter0__306_carry__0_i_1/O
                         net (fo=1, routed)           0.015     9.065    system_i/pwm_div/inst/counter0__306_carry__0_i_1_n_0
    SLICE_X49Y208        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     9.237 r  system_i/pwm_div/inst/counter0__306_carry__0/CO[7]
                         net (fo=1, routed)           0.030     9.267    system_i/pwm_div/inst/counter0__306_carry__0_n_0
    SLICE_X49Y209        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     9.345 f  system_i/pwm_div/inst/counter0__306_carry__1/O[0]
                         net (fo=1, routed)           0.247     9.592    system_i/pwm_div/inst/counter0__306_carry__1_n_15
    SLICE_X50Y208        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.057     9.649 r  system_i/pwm_div/inst/counter0__351_carry__0_i_1/O
                         net (fo=1, routed)           0.011     9.660    system_i/pwm_div/inst/counter0__351_carry__0_i_1_n_0
    SLICE_X50Y208        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[4])
                                                      0.096     9.756 r  system_i/pwm_div/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.162     9.918    system_i/pwm_div/inst/counter0__351_carry__0_n_3
    SLICE_X50Y206        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.083    10.001 r  system_i/pwm_div/inst/counter[7]_i_1/O
                         net (fo=1, routed)           0.063    10.064    system_i/pwm_div/inst/p_0_in[7]
    SLICE_X50Y206        FDCE                                         r  system_i/pwm_div/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.658     9.201    system_i/pwm_div/inst/clk_in
    SLICE_X50Y206        FDCE                                         r  system_i/pwm_div/inst/counter_reg[7]/C
                         clock pessimism             -0.563     8.638    
                         clock uncertainty           -0.062     8.576    
    SLICE_X50Y206        FDCE (Setup_EFF2_SLICEL_C_D)
                                                      0.046     8.622    system_i/pwm_div/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          8.622    
                         arrival time                         -10.064    
  -------------------------------------------------------------------
                         slack                                 -1.442    

Slack (VIOLATED) :        -1.440ns  (required time - arrival time)
  Source:                 system_i/pwm_div/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.230ns  (logic 2.820ns (45.265%)  route 3.410ns (54.735%))
  Logic Levels:           20  (CARRY8=12 LUT1=1 LUT2=2 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.111ns = ( 9.111 - 5.000 ) 
    Source Clock Delay      (SCD):    3.740ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.840ns (routing 0.677ns, distribution 1.163ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.626ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.840     3.740    system_i/pwm_div/inst/clk_in
    SLICE_X50Y206        FDCE                                         r  system_i/pwm_div/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y206        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     3.853 r  system_i/pwm_div/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.248     4.101    system_i/pwm_div/inst/counter[6]
    SLICE_X49Y205        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     4.333 r  system_i/pwm_div/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.363    system_i/pwm_div/inst/counter1_carry_n_0
    SLICE_X49Y206        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     4.477 r  system_i/pwm_div/inst/counter1_carry__0/O[3]
                         net (fo=25, routed)          0.328     4.805    system_i/pwm_div/inst/counter1[12]
    SLICE_X49Y202        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.227     5.032 r  system_i/pwm_div/inst/counter0__0_carry__0_i_9/O
                         net (fo=1, routed)           0.015     5.047    system_i/pwm_div/inst/counter0__0_carry__0_i_9_n_0
    SLICE_X49Y202        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     5.219 r  system_i/pwm_div/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.249    system_i/pwm_div/inst/counter0__0_carry__0_n_0
    SLICE_X49Y203        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.107     5.356 r  system_i/pwm_div/inst/counter0__0_carry__1/CO[5]
                         net (fo=52, routed)          0.736     6.092    system_i/pwm_div/inst/counter0__0_carry__1_n_2
    SLICE_X47Y205        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.083     6.175 r  system_i/pwm_div/inst/counter0__171_carry__1_i_7/O
                         net (fo=2, routed)           0.249     6.424    system_i/pwm_div/inst/counter0__171_carry__1_i_7_n_0
    SLICE_X47Y203        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.138     6.562 r  system_i/pwm_div/inst/counter0__171_carry__1_i_15/O
                         net (fo=1, routed)           0.013     6.575    system_i/pwm_div/inst/counter0__171_carry__1_i_15_n_0
    SLICE_X47Y203        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     6.836 r  system_i/pwm_div/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.866    system_i/pwm_div/inst/counter0__171_carry__1_n_0
    SLICE_X47Y204        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     6.985 r  system_i/pwm_div/inst/counter0__171_carry__2/O[4]
                         net (fo=10, routed)          0.345     7.330    system_i/pwm_div/inst/counter0__171_carry__2_n_11
    SLICE_X47Y207        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.150     7.480 r  system_i/pwm_div/inst/counter0__248_carry_i_7/O
                         net (fo=1, routed)           0.015     7.495    system_i/pwm_div/inst/counter0__248_carry_i_7_n_0
    SLICE_X47Y207        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     7.727 r  system_i/pwm_div/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.030     7.757    system_i/pwm_div/inst/counter0__248_carry_n_0
    SLICE_X47Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.835 r  system_i/pwm_div/inst/counter0__248_carry__0/O[0]
                         net (fo=1, routed)           0.245     8.080    system_i/pwm_div/inst/counter0__248_carry__0_n_15
    SLICE_X48Y207        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     8.136 r  system_i/pwm_div/inst/counter0__282_carry_i_4/O
                         net (fo=1, routed)           0.015     8.151    system_i/pwm_div/inst/counter0__282_carry_i_4_n_0
    SLICE_X48Y207        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     8.345 r  system_i/pwm_div/inst/counter0__282_carry/O[7]
                         net (fo=1, routed)           0.551     8.896    system_i/pwm_div/inst/counter0__282_carry_n_8
    SLICE_X49Y208        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     8.979 r  system_i/pwm_div/inst/counter0__306_carry__0_i_1/O
                         net (fo=1, routed)           0.015     8.994    system_i/pwm_div/inst/counter0__306_carry__0_i_1_n_0
    SLICE_X49Y208        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     9.166 r  system_i/pwm_div/inst/counter0__306_carry__0/CO[7]
                         net (fo=1, routed)           0.030     9.196    system_i/pwm_div/inst/counter0__306_carry__0_n_0
    SLICE_X49Y209        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     9.274 f  system_i/pwm_div/inst/counter0__306_carry__1/O[0]
                         net (fo=1, routed)           0.247     9.521    system_i/pwm_div/inst/counter0__306_carry__1_n_15
    SLICE_X50Y208        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.057     9.578 r  system_i/pwm_div/inst/counter0__351_carry__0_i_1/O
                         net (fo=1, routed)           0.011     9.589    system_i/pwm_div/inst/counter0__351_carry__0_i_1_n_0
    SLICE_X50Y208        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[4])
                                                      0.096     9.685 r  system_i/pwm_div/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.157     9.842    system_i/pwm_div/inst/counter0__351_carry__0_n_3
    SLICE_X51Y208        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.058     9.900 r  system_i/pwm_div/inst/counter[8]_i_1/O
                         net (fo=1, routed)           0.070     9.970    system_i/pwm_div/inst/p_0_in[8]
    SLICE_X51Y208        FDCE                                         r  system_i/pwm_div/inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.568     9.111    system_i/pwm_div/inst/clk_in
    SLICE_X51Y208        FDCE                                         r  system_i/pwm_div/inst/counter_reg[8]/C
                         clock pessimism             -0.563     8.548    
                         clock uncertainty           -0.062     8.486    
    SLICE_X51Y208        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.044     8.530    system_i/pwm_div/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          8.530    
                         arrival time                          -9.970    
  -------------------------------------------------------------------
                         slack                                 -1.440    

Slack (VIOLATED) :        -1.439ns  (required time - arrival time)
  Source:                 system_i/pwm_div/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.396ns  (logic 2.453ns (38.352%)  route 3.943ns (61.648%))
  Logic Levels:           20  (CARRY8=12 LUT1=1 LUT2=3 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 9.116 - 5.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.738ns (routing 0.677ns, distribution 1.061ns)
  Clock Net Delay (Destination): 1.573ns (routing 0.626ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.738     3.638    system_i/pwm_div/inst/clk_in
    SLICE_X51Y208        FDCE                                         r  system_i/pwm_div/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y208        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.752 r  system_i/pwm_div/inst/counter_reg[4]/Q
                         net (fo=2, routed)           0.384     4.136    system_i/pwm_div/inst/counter[4]
    SLICE_X49Y205        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.208     4.344 r  system_i/pwm_div/inst/counter1_carry/O[4]
                         net (fo=27, routed)          0.616     4.960    system_i/pwm_div/inst/counter1[5]
    SLICE_X48Y200        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     5.016 r  system_i/pwm_div/inst/counter0__52_carry_i_4/O
                         net (fo=1, routed)           0.015     5.031    system_i/pwm_div/inst/counter0__52_carry_i_4_n_0
    SLICE_X48Y200        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.263 r  system_i/pwm_div/inst/counter0__52_carry/CO[7]
                         net (fo=1, routed)           0.030     5.293    system_i/pwm_div/inst/counter0__52_carry_n_0
    SLICE_X48Y201        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     5.407 r  system_i/pwm_div/inst/counter0__52_carry__0/O[3]
                         net (fo=7, routed)           0.590     5.997    system_i/pwm_div/inst/counter0__52_carry__0_n_12
    SLICE_X49Y204        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.057     6.054 r  system_i/pwm_div/inst/counter0__171_carry__0_i_20/O
                         net (fo=1, routed)           0.045     6.099    system_i/pwm_div/inst/counter0__171_carry__0_i_20_n_0
    SLICE_X49Y204        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.082     6.181 r  system_i/pwm_div/inst/counter0__171_carry__0_i_5/O
                         net (fo=1, routed)           0.478     6.659    system_i/pwm_div/inst/counter0__171_carry__0_i_5_n_0
    SLICE_X47Y202        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.153     6.812 r  system_i/pwm_div/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.842    system_i/pwm_div/inst/counter0__171_carry__0_n_0
    SLICE_X47Y203        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     6.907 r  system_i/pwm_div/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.937    system_i/pwm_div/inst/counter0__171_carry__1_n_0
    SLICE_X47Y204        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     7.056 r  system_i/pwm_div/inst/counter0__171_carry__2/O[4]
                         net (fo=10, routed)          0.345     7.401    system_i/pwm_div/inst/counter0__171_carry__2_n_11
    SLICE_X47Y207        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.150     7.551 r  system_i/pwm_div/inst/counter0__248_carry_i_7/O
                         net (fo=1, routed)           0.015     7.566    system_i/pwm_div/inst/counter0__248_carry_i_7_n_0
    SLICE_X47Y207        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     7.798 r  system_i/pwm_div/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.030     7.828    system_i/pwm_div/inst/counter0__248_carry_n_0
    SLICE_X47Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.906 r  system_i/pwm_div/inst/counter0__248_carry__0/O[0]
                         net (fo=1, routed)           0.245     8.151    system_i/pwm_div/inst/counter0__248_carry__0_n_15
    SLICE_X48Y207        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     8.207 r  system_i/pwm_div/inst/counter0__282_carry_i_4/O
                         net (fo=1, routed)           0.015     8.222    system_i/pwm_div/inst/counter0__282_carry_i_4_n_0
    SLICE_X48Y207        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     8.416 r  system_i/pwm_div/inst/counter0__282_carry/O[7]
                         net (fo=1, routed)           0.551     8.967    system_i/pwm_div/inst/counter0__282_carry_n_8
    SLICE_X49Y208        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     9.050 r  system_i/pwm_div/inst/counter0__306_carry__0_i_1/O
                         net (fo=1, routed)           0.015     9.065    system_i/pwm_div/inst/counter0__306_carry__0_i_1_n_0
    SLICE_X49Y208        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     9.237 r  system_i/pwm_div/inst/counter0__306_carry__0/CO[7]
                         net (fo=1, routed)           0.030     9.267    system_i/pwm_div/inst/counter0__306_carry__0_n_0
    SLICE_X49Y209        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     9.345 f  system_i/pwm_div/inst/counter0__306_carry__1/O[0]
                         net (fo=1, routed)           0.247     9.592    system_i/pwm_div/inst/counter0__306_carry__1_n_15
    SLICE_X50Y208        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.057     9.649 r  system_i/pwm_div/inst/counter0__351_carry__0_i_1/O
                         net (fo=1, routed)           0.011     9.660    system_i/pwm_div/inst/counter0__351_carry__0_i_1_n_0
    SLICE_X50Y208        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[4])
                                                      0.096     9.756 r  system_i/pwm_div/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.158     9.914    system_i/pwm_div/inst/counter0__351_carry__0_n_3
    SLICE_X50Y209        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.057     9.971 r  system_i/pwm_div/inst/counter[14]_i_1/O
                         net (fo=1, routed)           0.063    10.034    system_i/pwm_div/inst/p_0_in[14]
    SLICE_X50Y209        FDCE                                         r  system_i/pwm_div/inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.573     9.116    system_i/pwm_div/inst/clk_in
    SLICE_X50Y209        FDCE                                         r  system_i/pwm_div/inst/counter_reg[14]/C
                         clock pessimism             -0.503     8.613    
                         clock uncertainty           -0.062     8.551    
    SLICE_X50Y209        FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.044     8.595    system_i/pwm_div/inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                         -10.034    
  -------------------------------------------------------------------
                         slack                                 -1.439    

Slack (VIOLATED) :        -1.430ns  (required time - arrival time)
  Source:                 system_i/pwm_div/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.222ns  (logic 2.819ns (45.307%)  route 3.403ns (54.693%))
  Logic Levels:           20  (CARRY8=12 LUT1=1 LUT2=2 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.111ns = ( 9.111 - 5.000 ) 
    Source Clock Delay      (SCD):    3.740ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.840ns (routing 0.677ns, distribution 1.163ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.626ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.840     3.740    system_i/pwm_div/inst/clk_in
    SLICE_X50Y206        FDCE                                         r  system_i/pwm_div/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y206        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     3.853 r  system_i/pwm_div/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.248     4.101    system_i/pwm_div/inst/counter[6]
    SLICE_X49Y205        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     4.333 r  system_i/pwm_div/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.363    system_i/pwm_div/inst/counter1_carry_n_0
    SLICE_X49Y206        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     4.477 r  system_i/pwm_div/inst/counter1_carry__0/O[3]
                         net (fo=25, routed)          0.328     4.805    system_i/pwm_div/inst/counter1[12]
    SLICE_X49Y202        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.227     5.032 r  system_i/pwm_div/inst/counter0__0_carry__0_i_9/O
                         net (fo=1, routed)           0.015     5.047    system_i/pwm_div/inst/counter0__0_carry__0_i_9_n_0
    SLICE_X49Y202        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     5.219 r  system_i/pwm_div/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.249    system_i/pwm_div/inst/counter0__0_carry__0_n_0
    SLICE_X49Y203        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.107     5.356 r  system_i/pwm_div/inst/counter0__0_carry__1/CO[5]
                         net (fo=52, routed)          0.736     6.092    system_i/pwm_div/inst/counter0__0_carry__1_n_2
    SLICE_X47Y205        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.083     6.175 r  system_i/pwm_div/inst/counter0__171_carry__1_i_7/O
                         net (fo=2, routed)           0.249     6.424    system_i/pwm_div/inst/counter0__171_carry__1_i_7_n_0
    SLICE_X47Y203        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.138     6.562 r  system_i/pwm_div/inst/counter0__171_carry__1_i_15/O
                         net (fo=1, routed)           0.013     6.575    system_i/pwm_div/inst/counter0__171_carry__1_i_15_n_0
    SLICE_X47Y203        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     6.836 r  system_i/pwm_div/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.866    system_i/pwm_div/inst/counter0__171_carry__1_n_0
    SLICE_X47Y204        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     6.985 r  system_i/pwm_div/inst/counter0__171_carry__2/O[4]
                         net (fo=10, routed)          0.345     7.330    system_i/pwm_div/inst/counter0__171_carry__2_n_11
    SLICE_X47Y207        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.150     7.480 r  system_i/pwm_div/inst/counter0__248_carry_i_7/O
                         net (fo=1, routed)           0.015     7.495    system_i/pwm_div/inst/counter0__248_carry_i_7_n_0
    SLICE_X47Y207        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     7.727 r  system_i/pwm_div/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.030     7.757    system_i/pwm_div/inst/counter0__248_carry_n_0
    SLICE_X47Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.835 r  system_i/pwm_div/inst/counter0__248_carry__0/O[0]
                         net (fo=1, routed)           0.245     8.080    system_i/pwm_div/inst/counter0__248_carry__0_n_15
    SLICE_X48Y207        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     8.136 r  system_i/pwm_div/inst/counter0__282_carry_i_4/O
                         net (fo=1, routed)           0.015     8.151    system_i/pwm_div/inst/counter0__282_carry_i_4_n_0
    SLICE_X48Y207        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     8.345 r  system_i/pwm_div/inst/counter0__282_carry/O[7]
                         net (fo=1, routed)           0.551     8.896    system_i/pwm_div/inst/counter0__282_carry_n_8
    SLICE_X49Y208        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     8.979 r  system_i/pwm_div/inst/counter0__306_carry__0_i_1/O
                         net (fo=1, routed)           0.015     8.994    system_i/pwm_div/inst/counter0__306_carry__0_i_1_n_0
    SLICE_X49Y208        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     9.166 r  system_i/pwm_div/inst/counter0__306_carry__0/CO[7]
                         net (fo=1, routed)           0.030     9.196    system_i/pwm_div/inst/counter0__306_carry__0_n_0
    SLICE_X49Y209        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     9.274 f  system_i/pwm_div/inst/counter0__306_carry__1/O[0]
                         net (fo=1, routed)           0.247     9.521    system_i/pwm_div/inst/counter0__306_carry__1_n_15
    SLICE_X50Y208        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.057     9.578 r  system_i/pwm_div/inst/counter0__351_carry__0_i_1/O
                         net (fo=1, routed)           0.011     9.589    system_i/pwm_div/inst/counter0__351_carry__0_i_1_n_0
    SLICE_X50Y208        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[4])
                                                      0.096     9.685 r  system_i/pwm_div/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.156     9.841    system_i/pwm_div/inst/counter0__351_carry__0_n_3
    SLICE_X51Y208        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.057     9.898 r  system_i/pwm_div/inst/counter[12]_i_1/O
                         net (fo=1, routed)           0.064     9.962    system_i/pwm_div/inst/p_0_in[12]
    SLICE_X51Y208        FDCE                                         r  system_i/pwm_div/inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.568     9.111    system_i/pwm_div/inst/clk_in
    SLICE_X51Y208        FDCE                                         r  system_i/pwm_div/inst/counter_reg[12]/C
                         clock pessimism             -0.563     8.548    
                         clock uncertainty           -0.062     8.486    
    SLICE_X51Y208        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.046     8.532    system_i/pwm_div/inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          8.532    
                         arrival time                          -9.962    
  -------------------------------------------------------------------
                         slack                                 -1.430    

Slack (VIOLATED) :        -1.429ns  (required time - arrival time)
  Source:                 system_i/pwm_div/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 2.454ns (38.266%)  route 3.959ns (61.734%))
  Logic Levels:           20  (CARRY8=12 LUT1=1 LUT2=3 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 9.201 - 5.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.738ns (routing 0.677ns, distribution 1.061ns)
  Clock Net Delay (Destination): 1.658ns (routing 0.626ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.738     3.638    system_i/pwm_div/inst/clk_in
    SLICE_X51Y208        FDCE                                         r  system_i/pwm_div/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y208        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.752 r  system_i/pwm_div/inst/counter_reg[4]/Q
                         net (fo=2, routed)           0.384     4.136    system_i/pwm_div/inst/counter[4]
    SLICE_X49Y205        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.208     4.344 r  system_i/pwm_div/inst/counter1_carry/O[4]
                         net (fo=27, routed)          0.616     4.960    system_i/pwm_div/inst/counter1[5]
    SLICE_X48Y200        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     5.016 r  system_i/pwm_div/inst/counter0__52_carry_i_4/O
                         net (fo=1, routed)           0.015     5.031    system_i/pwm_div/inst/counter0__52_carry_i_4_n_0
    SLICE_X48Y200        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.263 r  system_i/pwm_div/inst/counter0__52_carry/CO[7]
                         net (fo=1, routed)           0.030     5.293    system_i/pwm_div/inst/counter0__52_carry_n_0
    SLICE_X48Y201        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     5.407 r  system_i/pwm_div/inst/counter0__52_carry__0/O[3]
                         net (fo=7, routed)           0.590     5.997    system_i/pwm_div/inst/counter0__52_carry__0_n_12
    SLICE_X49Y204        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.057     6.054 r  system_i/pwm_div/inst/counter0__171_carry__0_i_20/O
                         net (fo=1, routed)           0.045     6.099    system_i/pwm_div/inst/counter0__171_carry__0_i_20_n_0
    SLICE_X49Y204        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.082     6.181 r  system_i/pwm_div/inst/counter0__171_carry__0_i_5/O
                         net (fo=1, routed)           0.478     6.659    system_i/pwm_div/inst/counter0__171_carry__0_i_5_n_0
    SLICE_X47Y202        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.153     6.812 r  system_i/pwm_div/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.842    system_i/pwm_div/inst/counter0__171_carry__0_n_0
    SLICE_X47Y203        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     6.907 r  system_i/pwm_div/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.937    system_i/pwm_div/inst/counter0__171_carry__1_n_0
    SLICE_X47Y204        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     7.056 r  system_i/pwm_div/inst/counter0__171_carry__2/O[4]
                         net (fo=10, routed)          0.345     7.401    system_i/pwm_div/inst/counter0__171_carry__2_n_11
    SLICE_X47Y207        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.150     7.551 r  system_i/pwm_div/inst/counter0__248_carry_i_7/O
                         net (fo=1, routed)           0.015     7.566    system_i/pwm_div/inst/counter0__248_carry_i_7_n_0
    SLICE_X47Y207        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     7.798 r  system_i/pwm_div/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.030     7.828    system_i/pwm_div/inst/counter0__248_carry_n_0
    SLICE_X47Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.906 r  system_i/pwm_div/inst/counter0__248_carry__0/O[0]
                         net (fo=1, routed)           0.245     8.151    system_i/pwm_div/inst/counter0__248_carry__0_n_15
    SLICE_X48Y207        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     8.207 r  system_i/pwm_div/inst/counter0__282_carry_i_4/O
                         net (fo=1, routed)           0.015     8.222    system_i/pwm_div/inst/counter0__282_carry_i_4_n_0
    SLICE_X48Y207        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     8.416 r  system_i/pwm_div/inst/counter0__282_carry/O[7]
                         net (fo=1, routed)           0.551     8.967    system_i/pwm_div/inst/counter0__282_carry_n_8
    SLICE_X49Y208        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     9.050 r  system_i/pwm_div/inst/counter0__306_carry__0_i_1/O
                         net (fo=1, routed)           0.015     9.065    system_i/pwm_div/inst/counter0__306_carry__0_i_1_n_0
    SLICE_X49Y208        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     9.237 r  system_i/pwm_div/inst/counter0__306_carry__0/CO[7]
                         net (fo=1, routed)           0.030     9.267    system_i/pwm_div/inst/counter0__306_carry__0_n_0
    SLICE_X49Y209        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     9.345 f  system_i/pwm_div/inst/counter0__306_carry__1/O[0]
                         net (fo=1, routed)           0.247     9.592    system_i/pwm_div/inst/counter0__306_carry__1_n_15
    SLICE_X50Y208        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.057     9.649 r  system_i/pwm_div/inst/counter0__351_carry__0_i_1/O
                         net (fo=1, routed)           0.011     9.660    system_i/pwm_div/inst/counter0__351_carry__0_i_1_n_0
    SLICE_X50Y208        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[4])
                                                      0.096     9.756 r  system_i/pwm_div/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.169     9.925    system_i/pwm_div/inst/counter0__351_carry__0_n_3
    SLICE_X50Y206        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.058     9.983 r  system_i/pwm_div/inst/counter[9]_i_1/O
                         net (fo=1, routed)           0.068    10.051    system_i/pwm_div/inst/p_0_in[9]
    SLICE_X50Y206        FDCE                                         r  system_i/pwm_div/inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.658     9.201    system_i/pwm_div/inst/clk_in
    SLICE_X50Y206        FDCE                                         r  system_i/pwm_div/inst/counter_reg[9]/C
                         clock pessimism             -0.563     8.638    
                         clock uncertainty           -0.062     8.576    
    SLICE_X50Y206        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.046     8.622    system_i/pwm_div/inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          8.622    
                         arrival time                         -10.051    
  -------------------------------------------------------------------
                         slack                                 -1.429    

Slack (VIOLATED) :        -1.424ns  (required time - arrival time)
  Source:                 system_i/pwm_div/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.216ns  (logic 2.855ns (45.930%)  route 3.361ns (54.070%))
  Logic Levels:           20  (CARRY8=12 LUT1=1 LUT2=2 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.111ns = ( 9.111 - 5.000 ) 
    Source Clock Delay      (SCD):    3.740ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.840ns (routing 0.677ns, distribution 1.163ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.626ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.840     3.740    system_i/pwm_div/inst/clk_in
    SLICE_X50Y206        FDCE                                         r  system_i/pwm_div/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y206        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     3.853 r  system_i/pwm_div/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.248     4.101    system_i/pwm_div/inst/counter[6]
    SLICE_X49Y205        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     4.333 r  system_i/pwm_div/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.363    system_i/pwm_div/inst/counter1_carry_n_0
    SLICE_X49Y206        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     4.477 r  system_i/pwm_div/inst/counter1_carry__0/O[3]
                         net (fo=25, routed)          0.328     4.805    system_i/pwm_div/inst/counter1[12]
    SLICE_X49Y202        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.227     5.032 r  system_i/pwm_div/inst/counter0__0_carry__0_i_9/O
                         net (fo=1, routed)           0.015     5.047    system_i/pwm_div/inst/counter0__0_carry__0_i_9_n_0
    SLICE_X49Y202        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     5.219 r  system_i/pwm_div/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.249    system_i/pwm_div/inst/counter0__0_carry__0_n_0
    SLICE_X49Y203        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.107     5.356 r  system_i/pwm_div/inst/counter0__0_carry__1/CO[5]
                         net (fo=52, routed)          0.736     6.092    system_i/pwm_div/inst/counter0__0_carry__1_n_2
    SLICE_X47Y205        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.083     6.175 r  system_i/pwm_div/inst/counter0__171_carry__1_i_7/O
                         net (fo=2, routed)           0.249     6.424    system_i/pwm_div/inst/counter0__171_carry__1_i_7_n_0
    SLICE_X47Y203        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.138     6.562 r  system_i/pwm_div/inst/counter0__171_carry__1_i_15/O
                         net (fo=1, routed)           0.013     6.575    system_i/pwm_div/inst/counter0__171_carry__1_i_15_n_0
    SLICE_X47Y203        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     6.836 r  system_i/pwm_div/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.866    system_i/pwm_div/inst/counter0__171_carry__1_n_0
    SLICE_X47Y204        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     6.985 r  system_i/pwm_div/inst/counter0__171_carry__2/O[4]
                         net (fo=10, routed)          0.345     7.330    system_i/pwm_div/inst/counter0__171_carry__2_n_11
    SLICE_X47Y207        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.150     7.480 r  system_i/pwm_div/inst/counter0__248_carry_i_7/O
                         net (fo=1, routed)           0.015     7.495    system_i/pwm_div/inst/counter0__248_carry_i_7_n_0
    SLICE_X47Y207        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     7.727 r  system_i/pwm_div/inst/counter0__248_carry/CO[7]
                         net (fo=1, routed)           0.030     7.757    system_i/pwm_div/inst/counter0__248_carry_n_0
    SLICE_X47Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     7.835 r  system_i/pwm_div/inst/counter0__248_carry__0/O[0]
                         net (fo=1, routed)           0.245     8.080    system_i/pwm_div/inst/counter0__248_carry__0_n_15
    SLICE_X48Y207        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     8.136 r  system_i/pwm_div/inst/counter0__282_carry_i_4/O
                         net (fo=1, routed)           0.015     8.151    system_i/pwm_div/inst/counter0__282_carry_i_4_n_0
    SLICE_X48Y207        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     8.345 r  system_i/pwm_div/inst/counter0__282_carry/O[7]
                         net (fo=1, routed)           0.551     8.896    system_i/pwm_div/inst/counter0__282_carry_n_8
    SLICE_X49Y208        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     8.979 r  system_i/pwm_div/inst/counter0__306_carry__0_i_1/O
                         net (fo=1, routed)           0.015     8.994    system_i/pwm_div/inst/counter0__306_carry__0_i_1_n_0
    SLICE_X49Y208        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     9.166 r  system_i/pwm_div/inst/counter0__306_carry__0/CO[7]
                         net (fo=1, routed)           0.030     9.196    system_i/pwm_div/inst/counter0__306_carry__0_n_0
    SLICE_X49Y209        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     9.274 f  system_i/pwm_div/inst/counter0__306_carry__1/O[0]
                         net (fo=1, routed)           0.247     9.521    system_i/pwm_div/inst/counter0__306_carry__1_n_15
    SLICE_X50Y208        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.057     9.578 r  system_i/pwm_div/inst/counter0__351_carry__0_i_1/O
                         net (fo=1, routed)           0.011     9.589    system_i/pwm_div/inst/counter0__351_carry__0_i_1_n_0
    SLICE_X50Y208        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[4])
                                                      0.096     9.685 r  system_i/pwm_div/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.151     9.836    system_i/pwm_div/inst/counter0__351_carry__0_n_3
    SLICE_X51Y208        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.093     9.929 r  system_i/pwm_div/inst/counter[10]_i_1/O
                         net (fo=1, routed)           0.027     9.956    system_i/pwm_div/inst/p_0_in[10]
    SLICE_X51Y208        FDCE                                         r  system_i/pwm_div/inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.568     9.111    system_i/pwm_div/inst/clk_in
    SLICE_X51Y208        FDCE                                         r  system_i/pwm_div/inst/counter_reg[10]/C
                         clock pessimism             -0.563     8.548    
                         clock uncertainty           -0.062     8.486    
    SLICE_X51Y208        FDCE (Setup_EFF2_SLICEL_C_D)
                                                      0.046     8.532    system_i/pwm_div/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          8.532    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                 -1.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_inter1/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.112ns (44.269%)  route 0.141ns (55.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.962ns
    Source Clock Delay      (SCD):    4.373ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Net Delay (Source):      1.830ns (routing 0.626ns, distribution 1.204ns)
  Clock Net Delay (Destination): 2.062ns (routing 0.677ns, distribution 1.385ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.830     4.373    system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X0Y207         FDRE                                         r  system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y207         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     4.485 r  system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[23]/Q
                         net (fo=2, routed)           0.141     4.626    system_i/axi_inter1/s00_mmu/inst/register_slice_inst/ar.ar_pipe/s_axi_araddr[16]
    SLICE_X3Y206         FDRE                                         r  system_i/axi_inter1/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        2.062     3.962    system_i/axi_inter1/s00_mmu/inst/register_slice_inst/ar.ar_pipe/aclk
    SLICE_X3Y206         FDRE                                         r  system_i/axi_inter1/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i_reg[23]/C
                         clock pessimism              0.551     4.513    
    SLICE_X3Y206         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     4.616    system_i/axi_inter1/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -4.616    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 system_i/axi_i2c/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_i2c/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.146ns (56.154%)  route 0.114ns (43.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.965ns
    Source Clock Delay      (SCD):    4.381ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Net Delay (Source):      1.838ns (routing 0.626ns, distribution 1.212ns)
  Clock Net Delay (Destination): 2.065ns (routing 0.677ns, distribution 1.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.838     4.381    system_i/axi_i2c/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X4Y221         FDRE                                         r  system_i/axi_i2c/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y221         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     4.493 r  system_i/axi_i2c/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[1]/Q
                         net (fo=1, routed)           0.082     4.575    system_i/axi_i2c/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/IIC2Bus_IntrEvent[5]
    SLICE_X3Y221         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.034     4.609 r  system_i/axi_i2c/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1/O
                         net (fo=1, routed)           0.032     4.641    system_i/axi_i2c/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0
    SLICE_X3Y221         FDRE                                         r  system_i/axi_i2c/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        2.065     3.965    system_i/axi_i2c/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/s_axi_aclk
    SLICE_X3Y221         FDRE                                         r  system_i/axi_i2c/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1]/C
                         clock pessimism              0.551     4.516    
    SLICE_X3Y221         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.101     4.617    system_i/axi_i2c/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.617    
                         arrival time                           4.641    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 system_i/axi_io/U0/ip2bus_data_i_D1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.112ns (51.376%)  route 0.106ns (48.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.926ns
    Source Clock Delay      (SCD):    4.387ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Net Delay (Source):      1.844ns (routing 0.626ns, distribution 1.218ns)
  Clock Net Delay (Destination): 2.026ns (routing 0.677ns, distribution 1.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.844     4.387    system_i/axi_io/U0/s_axi_aclk
    SLICE_X2Y214         FDRE                                         r  system_i/axi_io/U0/ip2bus_data_i_D1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y214         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     4.499 r  system_i/axi_io/U0/ip2bus_data_i_D1_reg[19]/Q
                         net (fo=1, routed)           0.106     4.605    system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[12]
    SLICE_X4Y214         FDRE                                         r  system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        2.026     3.926    system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X4Y214         FDRE                                         r  system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/C
                         clock pessimism              0.551     4.477    
    SLICE_X4Y214         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     4.580    system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.580    
                         arrival time                           4.605    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 system_i/axi_i2c/U0/X_IIC/IIC_CONTROL_I/tx_under_prev_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_i2c/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.111ns (45.306%)  route 0.134ns (54.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.946ns
    Source Clock Delay      (SCD):    4.384ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Net Delay (Source):      1.841ns (routing 0.626ns, distribution 1.215ns)
  Clock Net Delay (Destination): 2.046ns (routing 0.677ns, distribution 1.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.841     4.384    system_i/axi_i2c/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X4Y225         FDRE                                         r  system_i/axi_i2c/U0/X_IIC/IIC_CONTROL_I/tx_under_prev_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y225         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     4.495 r  system_i/axi_i2c/U0/X_IIC/IIC_CONTROL_I/tx_under_prev_i_reg/Q
                         net (fo=7, routed)           0.134     4.629    system_i/axi_i2c/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[0]_0[2]
    SLICE_X3Y223         FDRE                                         r  system_i/axi_i2c/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        2.046     3.946    system_i/axi_i2c/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X3Y223         FDRE                                         r  system_i/axi_i2c/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[2]/C
                         clock pessimism              0.551     4.497    
    SLICE_X3Y223         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.102     4.599    system_i/axi_i2c/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.599    
                         arrival time                           4.629    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 system_i/axi_i2c/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_i2c/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.145ns (53.903%)  route 0.124ns (46.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.962ns
    Source Clock Delay      (SCD):    4.378ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Net Delay (Source):      1.835ns (routing 0.626ns, distribution 1.209ns)
  Clock Net Delay (Destination): 2.062ns (routing 0.677ns, distribution 1.385ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.835     4.378    system_i/axi_i2c/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X4Y224         FDRE                                         r  system_i/axi_i2c/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y224         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     4.490 f  system_i/axi_i2c/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rd_reg/Q
                         net (fo=14, routed)          0.095     4.585    system_i/axi_i2c/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rd
    SLICE_X3Y225         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.033     4.618 r  system_i/axi_i2c/U0/X_IIC/REG_INTERFACE_I/Data_Exists_DFF_i_1/O
                         net (fo=1, routed)           0.029     4.647    system_i/axi_i2c/U0/X_IIC/WRITE_FIFO_CTRL_I/D
    SLICE_X3Y225         FDRE                                         r  system_i/axi_i2c/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        2.062     3.962    system_i/axi_i2c/U0/X_IIC/WRITE_FIFO_CTRL_I/s_axi_aclk
    SLICE_X3Y225         FDRE                                         r  system_i/axi_i2c/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF/C
                         clock pessimism              0.551     4.513    
    SLICE_X3Y225         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.101     4.614    system_i/axi_i2c/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF
  -------------------------------------------------------------------
                         required time                         -4.614    
                         arrival time                           4.647    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_inter1/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.115ns (42.593%)  route 0.155ns (57.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.967ns
    Source Clock Delay      (SCD):    4.385ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Net Delay (Source):      1.842ns (routing 0.626ns, distribution 1.216ns)
  Clock Net Delay (Destination): 2.067ns (routing 0.677ns, distribution 1.390ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.842     4.385    system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X1Y205         FDRE                                         r  system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y205         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     4.500 r  system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[33]/Q
                         net (fo=2, routed)           0.155     4.655    system_i/axi_inter1/s00_mmu/inst/register_slice_inst/ar.ar_pipe/s_axi_araddr[26]
    SLICE_X2Y207         FDRE                                         r  system_i/axi_inter1/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        2.067     3.967    system_i/axi_inter1/s00_mmu/inst/register_slice_inst/ar.ar_pipe/aclk
    SLICE_X2Y207         FDRE                                         r  system_i/axi_inter1/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i_reg[33]/C
                         clock pessimism              0.551     4.518    
    SLICE_X2Y207         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     4.620    system_i/axi_inter1/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i_reg[33]
  -------------------------------------------------------------------
                         required time                         -4.620    
                         arrival time                           4.655    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_i/axi_i2c/U0/X_IIC/IIC_CONTROL_I/detect_stop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_i2c/U0/X_IIC/IIC_CONTROL_I/al_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.145ns (54.307%)  route 0.122ns (45.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.961ns
    Source Clock Delay      (SCD):    4.383ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Net Delay (Source):      1.840ns (routing 0.626ns, distribution 1.214ns)
  Clock Net Delay (Destination): 2.061ns (routing 0.677ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.840     4.383    system_i/axi_i2c/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X7Y226         FDRE                                         r  system_i/axi_i2c/U0/X_IIC/IIC_CONTROL_I/detect_stop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y226         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     4.495 r  system_i/axi_i2c/U0/X_IIC/IIC_CONTROL_I/detect_stop_reg/Q
                         net (fo=8, routed)           0.093     4.588    system_i/axi_i2c/U0/X_IIC/IIC_CONTROL_I/detect_stop_reg_n_0
    SLICE_X6Y226         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.033     4.621 r  system_i/axi_i2c/U0/X_IIC/IIC_CONTROL_I/al_i_i_1/O
                         net (fo=1, routed)           0.029     4.650    system_i/axi_i2c/U0/X_IIC/IIC_CONTROL_I/al_i_i_1_n_0
    SLICE_X6Y226         FDRE                                         r  system_i/axi_i2c/U0/X_IIC/IIC_CONTROL_I/al_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        2.061     3.961    system_i/axi_i2c/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X6Y226         FDRE                                         r  system_i/axi_i2c/U0/X_IIC/IIC_CONTROL_I/al_i_reg/C
                         clock pessimism              0.551     4.512    
    SLICE_X6Y226         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.101     4.613    system_i/axi_i2c/U0/X_IIC/IIC_CONTROL_I/al_i_reg
  -------------------------------------------------------------------
                         required time                         -4.613    
                         arrival time                           4.650    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_inter1/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.112ns (40.288%)  route 0.166ns (59.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.967ns
    Source Clock Delay      (SCD):    4.382ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Net Delay (Source):      1.839ns (routing 0.626ns, distribution 1.213ns)
  Clock Net Delay (Destination): 2.067ns (routing 0.677ns, distribution 1.390ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.839     4.382    system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X1Y207         FDRE                                         r  system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y207         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     4.494 r  system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[28]/Q
                         net (fo=2, routed)           0.166     4.660    system_i/axi_inter1/s00_mmu/inst/register_slice_inst/ar.ar_pipe/s_axi_araddr[21]
    SLICE_X2Y207         FDRE                                         r  system_i/axi_inter1/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        2.067     3.967    system_i/axi_inter1/s00_mmu/inst/register_slice_inst/ar.ar_pipe/aclk
    SLICE_X2Y207         FDRE                                         r  system_i/axi_inter1/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i_reg[28]/C
                         clock pessimism              0.551     4.518    
    SLICE_X2Y207         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.102     4.620    system_i/axi_inter1/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -4.620    
                         arrival time                           4.660    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 system_i/axi_io/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_io/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[6].reg1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.112ns (39.858%)  route 0.169ns (60.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.959ns
    Source Clock Delay      (SCD):    4.370ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Net Delay (Source):      1.827ns (routing 0.626ns, distribution 1.201ns)
  Clock Net Delay (Destination): 2.059ns (routing 0.677ns, distribution 1.382ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.827     4.370    system_i/axi_io/U0/gpio_core_1/s_axi_aclk
    SLICE_X1Y215         FDRE                                         r  system_i/axi_io/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y215         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     4.482 r  system_i/axi_io/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=2, routed)           0.169     4.651    system_i/axi_io/U0/gpio_core_1/gpio_io_o[6]
    SLICE_X2Y214         FDRE                                         r  system_i/axi_io/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[6].reg1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        2.059     3.959    system_i/axi_io/U0/gpio_core_1/s_axi_aclk
    SLICE_X2Y214         FDRE                                         r  system_i/axi_io/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[6].reg1_reg[25]/C
                         clock pessimism              0.551     4.510    
    SLICE_X2Y214         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.101     4.611    system_i/axi_io/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[6].reg1_reg[25]
  -------------------------------------------------------------------
                         required time                         -4.611    
                         arrival time                           4.651    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][23]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.115ns (40.070%)  route 0.172ns (59.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.975ns
    Source Clock Delay      (SCD):    4.383ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Net Delay (Source):      1.840ns (routing 0.626ns, distribution 1.214ns)
  Clock Net Delay (Destination): 2.075ns (routing 0.677ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.840     4.383    system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X0Y201         FDRE                                         r  system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y201         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.115     4.498 r  system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[15]/Q
                         net (fo=1, routed)           0.172     4.670    system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[23]
    SLICE_X1Y196         SRL16E                                       r  system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][23]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        2.075     3.975    system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X1Y196         SRL16E                                       r  system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][23]_srl4/CLK
                         clock pessimism              0.551     4.526    
    SLICE_X1Y196         SRL16E (Hold_H5LUT_SLICEM_CLK_D)
                                                      0.104     4.630    system_i/axi_inter/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][23]_srl4
  -------------------------------------------------------------------
                         required time                         -4.630    
                         arrival time                           4.670    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SYSMONE4/DCLK    n/a            4.000         5.000       1.000      SYSMONE4_X0Y0  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.000         5.000       2.000      PS8_X0Y0       system_i/zynq_ps/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y231   system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y231   system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y231   system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y231   system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y231   system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y231   system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y231   system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X4Y231   system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
Low Pulse Width   Slow    SYSMONE4/DCLK    n/a            1.600         2.500       0.900      SYSMONE4_X0Y0  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Fast    SYSMONE4/DCLK    n/a            1.600         2.500       0.900      SYSMONE4_X0Y0  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0       system_i/zynq_ps/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0       system_i/zynq_ps/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y231   system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y231   system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y231   system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y231   system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y231   system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y231   system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Slow    SYSMONE4/DCLK    n/a            1.600         2.500       0.900      SYSMONE4_X0Y0  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Fast    SYSMONE4/DCLK    n/a            1.600         2.500       0.900      SYSMONE4_X0Y0  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0       system_i/zynq_ps/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0       system_i/zynq_ps/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y231   system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y231   system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y231   system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y231   system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y231   system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y231   system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_clk_wiz_0
  To Clock:  clk_out1_system_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[0]_replica/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.890ns  (logic 0.114ns (2.931%)  route 3.776ns (97.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.093ns = ( 9.093 - 5.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 0.677ns, distribution 1.341ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.626ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        2.018     3.918    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X14Y228        FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y228        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.032 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=82, routed)          3.776     7.808    system_i/pwm_div/inst/rst
    SLICE_X48Y200        FDCE                                         f  system_i/pwm_div/inst/counter_reg[0]_replica/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.550     9.093    system_i/pwm_div/inst/clk_in
    SLICE_X48Y200        FDCE                                         r  system_i/pwm_div/inst/counter_reg[0]_replica/C
                         clock pessimism             -0.559     8.534    
                         clock uncertainty           -0.062     8.472    
    SLICE_X48Y200        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.093     8.379    system_i/pwm_div/inst/counter_reg[0]_replica
  -------------------------------------------------------------------
                         required time                          8.379    
                         arrival time                          -7.808    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[0]_replica_2/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 0.114ns (2.945%)  route 3.757ns (97.055%))
  Logic Levels:           0  
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.115ns = ( 9.115 - 5.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 0.677ns, distribution 1.341ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.626ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        2.018     3.918    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X14Y228        FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y228        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.032 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=82, routed)          3.757     7.789    system_i/pwm_div/inst/rst
    SLICE_X49Y201        FDCE                                         f  system_i/pwm_div/inst/counter_reg[0]_replica_2/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.572     9.115    system_i/pwm_div/inst/clk_in
    SLICE_X49Y201        FDCE                                         r  system_i/pwm_div/inst/counter_reg[0]_replica_2/C
                         clock pessimism             -0.559     8.556    
                         clock uncertainty           -0.062     8.494    
    SLICE_X49Y201        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.093     8.401    system_i/pwm_div/inst/counter_reg[0]_replica_2
  -------------------------------------------------------------------
                         required time                          8.401    
                         arrival time                          -7.789    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[0]_replica_1/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 0.114ns (2.989%)  route 3.700ns (97.011%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.089ns = ( 9.089 - 5.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 0.677ns, distribution 1.341ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.626ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        2.018     3.918    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X14Y228        FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y228        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.032 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=82, routed)          3.700     7.732    system_i/pwm_div/inst/rst
    SLICE_X48Y204        FDCE                                         f  system_i/pwm_div/inst/counter_reg[0]_replica_1/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.546     9.089    system_i/pwm_div/inst/clk_in
    SLICE_X48Y204        FDCE                                         r  system_i/pwm_div/inst/counter_reg[0]_replica_1/C
                         clock pessimism             -0.559     8.530    
                         clock uncertainty           -0.062     8.468    
    SLICE_X48Y204        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.093     8.375    system_i/pwm_div/inst/counter_reg[0]_replica_1
  -------------------------------------------------------------------
                         required time                          8.375    
                         arrival time                          -7.732    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.114ns (3.005%)  route 3.680ns (96.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.112ns = ( 9.112 - 5.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 0.677ns, distribution 1.341ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.626ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        2.018     3.918    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X14Y228        FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y228        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.032 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=82, routed)          3.680     7.712    system_i/pwm_div/inst/rst
    SLICE_X49Y206        FDCE                                         f  system_i/pwm_div/inst/counter_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.569     9.112    system_i/pwm_div/inst/clk_in
    SLICE_X49Y206        FDCE                                         r  system_i/pwm_div/inst/counter_reg[3]/C
                         clock pessimism             -0.559     8.553    
                         clock uncertainty           -0.062     8.491    
    SLICE_X49Y206        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.093     8.398    system_i/pwm_div/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          8.398    
                         arrival time                          -7.712    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.114ns (2.994%)  route 3.694ns (97.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 9.201 - 5.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 0.677ns, distribution 1.341ns)
  Clock Net Delay (Destination): 1.658ns (routing 0.626ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        2.018     3.918    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X14Y228        FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y228        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.032 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=82, routed)          3.694     7.726    system_i/pwm_div/inst/rst
    SLICE_X50Y206        FDCE                                         f  system_i/pwm_div/inst/counter_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.658     9.201    system_i/pwm_div/inst/clk_in
    SLICE_X50Y206        FDCE                                         r  system_i/pwm_div/inst/counter_reg[11]/C
                         clock pessimism             -0.559     8.642    
                         clock uncertainty           -0.062     8.579    
    SLICE_X50Y206        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.093     8.486    system_i/pwm_div/inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          8.486    
                         arrival time                          -7.726    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.114ns (2.994%)  route 3.694ns (97.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 9.201 - 5.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 0.677ns, distribution 1.341ns)
  Clock Net Delay (Destination): 1.658ns (routing 0.626ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        2.018     3.918    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X14Y228        FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y228        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.032 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=82, routed)          3.694     7.726    system_i/pwm_div/inst/rst
    SLICE_X50Y206        FDCE                                         f  system_i/pwm_div/inst/counter_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.658     9.201    system_i/pwm_div/inst/clk_in
    SLICE_X50Y206        FDCE                                         r  system_i/pwm_div/inst/counter_reg[6]/C
                         clock pessimism             -0.559     8.642    
                         clock uncertainty           -0.062     8.579    
    SLICE_X50Y206        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.093     8.486    system_i/pwm_div/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          8.486    
                         arrival time                          -7.726    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.114ns (2.994%)  route 3.694ns (97.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 9.201 - 5.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 0.677ns, distribution 1.341ns)
  Clock Net Delay (Destination): 1.658ns (routing 0.626ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        2.018     3.918    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X14Y228        FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y228        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.032 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=82, routed)          3.694     7.726    system_i/pwm_div/inst/rst
    SLICE_X50Y206        FDCE                                         f  system_i/pwm_div/inst/counter_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.658     9.201    system_i/pwm_div/inst/clk_in
    SLICE_X50Y206        FDCE                                         r  system_i/pwm_div/inst/counter_reg[7]/C
                         clock pessimism             -0.559     8.642    
                         clock uncertainty           -0.062     8.579    
    SLICE_X50Y206        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.093     8.486    system_i/pwm_div/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          8.486    
                         arrival time                          -7.726    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.114ns (2.994%)  route 3.694ns (97.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 9.201 - 5.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 0.677ns, distribution 1.341ns)
  Clock Net Delay (Destination): 1.658ns (routing 0.626ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        2.018     3.918    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X14Y228        FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y228        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.032 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=82, routed)          3.694     7.726    system_i/pwm_div/inst/rst
    SLICE_X50Y206        FDCE                                         f  system_i/pwm_div/inst/counter_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.658     9.201    system_i/pwm_div/inst/clk_in
    SLICE_X50Y206        FDCE                                         r  system_i/pwm_div/inst/counter_reg[9]/C
                         clock pessimism             -0.559     8.642    
                         clock uncertainty           -0.062     8.579    
    SLICE_X50Y206        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.093     8.486    system_i/pwm_div/inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          8.486    
                         arrival time                          -7.726    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 0.114ns (3.114%)  route 3.547ns (96.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.111ns = ( 9.111 - 5.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 0.677ns, distribution 1.341ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.626ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        2.018     3.918    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X14Y228        FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y228        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.032 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=82, routed)          3.547     7.579    system_i/pwm_div/inst/rst
    SLICE_X49Y205        FDCE                                         f  system_i/pwm_div/inst/counter_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.568     9.111    system_i/pwm_div/inst/clk_in
    SLICE_X49Y205        FDCE                                         r  system_i/pwm_div/inst/counter_reg[0]/C
                         clock pessimism             -0.559     8.552    
                         clock uncertainty           -0.062     8.490    
    SLICE_X49Y205        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.093     8.397    system_i/pwm_div/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.397    
                         arrival time                          -7.579    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 0.114ns (3.114%)  route 3.547ns (96.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.111ns = ( 9.111 - 5.000 ) 
    Source Clock Delay      (SCD):    3.918ns
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 0.677ns, distribution 1.341ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.626ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        2.018     3.918    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X14Y228        FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y228        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.032 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=82, routed)          3.547     7.579    system_i/pwm_div/inst/rst
    SLICE_X49Y205        FDCE                                         f  system_i/pwm_div/inst/counter_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.568     9.111    system_i/pwm_div/inst/clk_in
    SLICE_X49Y205        FDCE                                         r  system_i/pwm_div/inst/counter_reg[1]/C
                         clock pessimism             -0.559     8.552    
                         clock uncertainty           -0.062     8.490    
    SLICE_X49Y205        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.093     8.397    system_i/pwm_div/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.397    
                         arrival time                          -7.579    
  -------------------------------------------------------------------
                         slack                                  0.818    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.084ns (34.146%)  route 0.162ns (65.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    2.587ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Net Delay (Source):      0.936ns (routing 0.374ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.404ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        0.936     2.587    system_i/system_management_wiz_0/inst/s_axi_aclk
    SLICE_X47Y213        FDRE                                         r  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y213        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     2.671 f  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=63, routed)          0.162     2.833    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X47Y213        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.023     2.138    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X47Y213        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[0]/C
                         clock pessimism              0.463     2.601    
    SLICE_X47Y213        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.018     2.583    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.583    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.084ns (34.146%)  route 0.162ns (65.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    2.587ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Net Delay (Source):      0.936ns (routing 0.374ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.404ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        0.936     2.587    system_i/system_management_wiz_0/inst/s_axi_aclk
    SLICE_X47Y213        FDRE                                         r  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y213        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     2.671 f  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=63, routed)          0.162     2.833    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X47Y213        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.023     2.138    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X47Y213        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[4]/C
                         clock pessimism              0.463     2.601    
    SLICE_X47Y213        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.018     2.583    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.583    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.084ns (34.146%)  route 0.162ns (65.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    2.587ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Net Delay (Source):      0.936ns (routing 0.374ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.404ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        0.936     2.587    system_i/system_management_wiz_0/inst/s_axi_aclk
    SLICE_X47Y213        FDRE                                         r  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y213        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     2.671 f  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=63, routed)          0.162     2.833    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X47Y213        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.023     2.138    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X47Y213        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[9]/C
                         clock pessimism              0.463     2.601    
    SLICE_X47Y213        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.018     2.583    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.583    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.084ns (30.108%)  route 0.195ns (69.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.587ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Net Delay (Source):      0.936ns (routing 0.374ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.017ns (routing 0.404ns, distribution 0.613ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        0.936     2.587    system_i/system_management_wiz_0/inst/s_axi_aclk
    SLICE_X47Y213        FDRE                                         r  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y213        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     2.671 f  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=63, routed)          0.195     2.866    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X46Y214        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.017     2.132    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X46Y214        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[12]/C
                         clock pessimism              0.494     2.626    
    SLICE_X46Y214        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.018     2.608    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.608    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.084ns (30.108%)  route 0.195ns (69.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.587ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Net Delay (Source):      0.936ns (routing 0.374ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.017ns (routing 0.404ns, distribution 0.613ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        0.936     2.587    system_i/system_management_wiz_0/inst/s_axi_aclk
    SLICE_X47Y213        FDRE                                         r  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y213        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     2.671 f  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=63, routed)          0.195     2.866    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X46Y214        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.017     2.132    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X46Y214        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[14]/C
                         clock pessimism              0.494     2.626    
    SLICE_X46Y214        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.018     2.608    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.608    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.084ns (30.108%)  route 0.195ns (69.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.587ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Net Delay (Source):      0.936ns (routing 0.374ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.017ns (routing 0.404ns, distribution 0.613ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        0.936     2.587    system_i/system_management_wiz_0/inst/s_axi_aclk
    SLICE_X47Y213        FDRE                                         r  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y213        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     2.671 f  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=63, routed)          0.195     2.866    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X46Y214        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.017     2.132    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X46Y214        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[15]/C
                         clock pessimism              0.494     2.626    
    SLICE_X46Y214        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.018     2.608    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.608    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.084ns (30.108%)  route 0.195ns (69.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.587ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Net Delay (Source):      0.936ns (routing 0.374ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.017ns (routing 0.404ns, distribution 0.613ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        0.936     2.587    system_i/system_management_wiz_0/inst/s_axi_aclk
    SLICE_X47Y213        FDRE                                         r  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y213        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     2.671 f  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=63, routed)          0.195     2.866    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X46Y214        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.017     2.132    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X46Y214        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[3]/C
                         clock pessimism              0.494     2.626    
    SLICE_X46Y214        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.018     2.608    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.608    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.084ns (30.108%)  route 0.195ns (69.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    2.587ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Net Delay (Source):      0.936ns (routing 0.374ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.013ns (routing 0.404ns, distribution 0.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        0.936     2.587    system_i/system_management_wiz_0/inst/s_axi_aclk
    SLICE_X47Y213        FDRE                                         r  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y213        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     2.671 f  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=63, routed)          0.195     2.866    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X46Y214        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.013     2.128    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X46Y214        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[0]/C
                         clock pessimism              0.494     2.622    
    SLICE_X46Y214        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.018     2.604    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.604    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.084ns (30.108%)  route 0.195ns (69.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    2.587ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Net Delay (Source):      0.936ns (routing 0.374ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.013ns (routing 0.404ns, distribution 0.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        0.936     2.587    system_i/system_management_wiz_0/inst/s_axi_aclk
    SLICE_X47Y213        FDRE                                         r  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y213        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     2.671 f  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=63, routed)          0.195     2.866    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X46Y214        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.013     2.128    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X46Y214        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[13]/C
                         clock pessimism              0.494     2.622    
    SLICE_X46Y214        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.018     2.604    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/di_C_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.604    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.084ns (27.097%)  route 0.226ns (72.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    2.587ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Net Delay (Source):      0.936ns (routing 0.374ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.404ns, distribution 0.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        0.936     2.587    system_i/system_management_wiz_0/inst/s_axi_aclk
    SLICE_X47Y213        FDRE                                         r  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y213        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     2.671 f  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=63, routed)          0.226     2.897    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X48Y213        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1612, routed)        1.025     2.140    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X48Y213        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[11]/C
                         clock pessimism              0.494     2.634    
    SLICE_X48Y213        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.018     2.616    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.616    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  0.281    





