ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDsqCAn.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f0xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32f0xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB40:
   1:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f0xx_hal_msp.c **** /**
   3:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f0xx_hal_msp.c ****   * @file         stm32f0xx_hal_msp.c
   5:Core/Src/stm32f0xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f0xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f0xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f0xx_hal_msp.c ****   *
  10:Core/Src/stm32f0xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/stm32f0xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f0xx_hal_msp.c ****   *
  13:Core/Src/stm32f0xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f0xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f0xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f0xx_hal_msp.c ****   *
  17:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f0xx_hal_msp.c ****   */
  19:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f0xx_hal_msp.c **** 
  21:Core/Src/stm32f0xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f0xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f0xx_hal_msp.c **** 
  24:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f0xx_hal_msp.c **** 
  26:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f0xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_spi1_rx;
  28:Core/Src/stm32f0xx_hal_msp.c **** 
  29:Core/Src/stm32f0xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart1_tx;
  30:Core/Src/stm32f0xx_hal_msp.c **** 
  31:Core/Src/stm32f0xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  32:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN TD */
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDsqCAn.s 			page 2


  33:Core/Src/stm32f0xx_hal_msp.c **** 
  34:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END TD */
  35:Core/Src/stm32f0xx_hal_msp.c **** 
  36:Core/Src/stm32f0xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  37:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Define */
  38:Core/Src/stm32f0xx_hal_msp.c **** 
  39:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Define */
  40:Core/Src/stm32f0xx_hal_msp.c **** 
  41:Core/Src/stm32f0xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  42:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  43:Core/Src/stm32f0xx_hal_msp.c **** 
  44:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Macro */
  45:Core/Src/stm32f0xx_hal_msp.c **** 
  46:Core/Src/stm32f0xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  47:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PV */
  48:Core/Src/stm32f0xx_hal_msp.c **** 
  49:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PV */
  50:Core/Src/stm32f0xx_hal_msp.c **** 
  51:Core/Src/stm32f0xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  52:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  53:Core/Src/stm32f0xx_hal_msp.c **** 
  54:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PFP */
  55:Core/Src/stm32f0xx_hal_msp.c **** 
  56:Core/Src/stm32f0xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  57:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  58:Core/Src/stm32f0xx_hal_msp.c **** 
  59:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  60:Core/Src/stm32f0xx_hal_msp.c **** 
  61:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  62:Core/Src/stm32f0xx_hal_msp.c **** 
  63:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END 0 */
  64:Core/Src/stm32f0xx_hal_msp.c **** /**
  65:Core/Src/stm32f0xx_hal_msp.c ****   * Initializes the Global MSP.
  66:Core/Src/stm32f0xx_hal_msp.c ****   */
  67:Core/Src/stm32f0xx_hal_msp.c **** void HAL_MspInit(void)
  68:Core/Src/stm32f0xx_hal_msp.c **** {
  27              		.loc 1 68 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              		.cfi_def_cfa_offset 8
  69:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  70:Core/Src/stm32f0xx_hal_msp.c **** 
  71:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  72:Core/Src/stm32f0xx_hal_msp.c **** 
  73:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  34              		.loc 1 73 3 view .LVU1
  35              	.LBB2:
  36              		.loc 1 73 3 view .LVU2
  37              		.loc 1 73 3 view .LVU3
  38 0002 0A4B     		ldr	r3, .L2
  39 0004 9969     		ldr	r1, [r3, #24]
  40 0006 0122     		movs	r2, #1
  41 0008 1143     		orrs	r1, r2
  42 000a 9961     		str	r1, [r3, #24]
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDsqCAn.s 			page 3


  43              		.loc 1 73 3 view .LVU4
  44 000c 9969     		ldr	r1, [r3, #24]
  45 000e 0A40     		ands	r2, r1
  46 0010 0092     		str	r2, [sp]
  47              		.loc 1 73 3 view .LVU5
  48 0012 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 73 3 view .LVU6
  74:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 74 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 74 3 view .LVU8
  54              		.loc 1 74 3 view .LVU9
  55 0014 DA69     		ldr	r2, [r3, #28]
  56 0016 8021     		movs	r1, #128
  57 0018 4905     		lsls	r1, r1, #21
  58 001a 0A43     		orrs	r2, r1
  59 001c DA61     		str	r2, [r3, #28]
  60              		.loc 1 74 3 view .LVU10
  61 001e DB69     		ldr	r3, [r3, #28]
  62 0020 0B40     		ands	r3, r1
  63 0022 0193     		str	r3, [sp, #4]
  64              		.loc 1 74 3 view .LVU11
  65 0024 019B     		ldr	r3, [sp, #4]
  66              	.LBE3:
  67              		.loc 1 74 3 view .LVU12
  75:Core/Src/stm32f0xx_hal_msp.c **** 
  76:Core/Src/stm32f0xx_hal_msp.c ****   /* System interrupt init*/
  77:Core/Src/stm32f0xx_hal_msp.c **** 
  78:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  79:Core/Src/stm32f0xx_hal_msp.c **** 
  80:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  81:Core/Src/stm32f0xx_hal_msp.c **** }
  68              		.loc 1 81 1 is_stmt 0 view .LVU13
  69 0026 02B0     		add	sp, sp, #8
  70              		@ sp needed
  71 0028 7047     		bx	lr
  72              	.L3:
  73 002a C046     		.align	2
  74              	.L2:
  75 002c 00100240 		.word	1073876992
  76              		.cfi_endproc
  77              	.LFE40:
  79              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
  80              		.align	1
  81              		.global	HAL_SPI_MspInit
  82              		.syntax unified
  83              		.code	16
  84              		.thumb_func
  86              	HAL_SPI_MspInit:
  87              	.LVL0:
  88              	.LFB41:
  82:Core/Src/stm32f0xx_hal_msp.c **** 
  83:Core/Src/stm32f0xx_hal_msp.c **** /**
  84:Core/Src/stm32f0xx_hal_msp.c **** * @brief SPI MSP Initialization
  85:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
  86:Core/Src/stm32f0xx_hal_msp.c **** * @param hspi: SPI handle pointer
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDsqCAn.s 			page 4


  87:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
  88:Core/Src/stm32f0xx_hal_msp.c **** */
  89:Core/Src/stm32f0xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
  90:Core/Src/stm32f0xx_hal_msp.c **** {
  89              		.loc 1 90 1 is_stmt 1 view -0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 32
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		.loc 1 90 1 is_stmt 0 view .LVU15
  94 0000 10B5     		push	{r4, lr}
  95              		.cfi_def_cfa_offset 8
  96              		.cfi_offset 4, -8
  97              		.cfi_offset 14, -4
  98 0002 88B0     		sub	sp, sp, #32
  99              		.cfi_def_cfa_offset 40
 100 0004 0400     		movs	r4, r0
  91:Core/Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 101              		.loc 1 91 3 is_stmt 1 view .LVU16
 102              		.loc 1 91 20 is_stmt 0 view .LVU17
 103 0006 1422     		movs	r2, #20
 104 0008 0021     		movs	r1, #0
 105 000a 03A8     		add	r0, sp, #12
 106              	.LVL1:
 107              		.loc 1 91 20 view .LVU18
 108 000c FFF7FEFF 		bl	memset
 109              	.LVL2:
  92:Core/Src/stm32f0xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 110              		.loc 1 92 3 is_stmt 1 view .LVU19
 111              		.loc 1 92 10 is_stmt 0 view .LVU20
 112 0010 2268     		ldr	r2, [r4]
 113              		.loc 1 92 5 view .LVU21
 114 0012 1D4B     		ldr	r3, .L9
 115 0014 9A42     		cmp	r2, r3
 116 0016 01D0     		beq	.L7
 117              	.L4:
  93:Core/Src/stm32f0xx_hal_msp.c ****   {
  94:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  95:Core/Src/stm32f0xx_hal_msp.c **** 
  96:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
  97:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
  98:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
  99:Core/Src/stm32f0xx_hal_msp.c **** 
 100:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 101:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 102:Core/Src/stm32f0xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 103:Core/Src/stm32f0xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 104:Core/Src/stm32f0xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 105:Core/Src/stm32f0xx_hal_msp.c ****     */
 106:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 107:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 108:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 109:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 110:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 111:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 112:Core/Src/stm32f0xx_hal_msp.c **** 
 113:Core/Src/stm32f0xx_hal_msp.c ****     /* SPI1 DMA Init */
 114:Core/Src/stm32f0xx_hal_msp.c ****     /* SPI1_RX Init */
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDsqCAn.s 			page 5


 115:Core/Src/stm32f0xx_hal_msp.c ****     hdma_spi1_rx.Instance = DMA1_Channel2;
 116:Core/Src/stm32f0xx_hal_msp.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 117:Core/Src/stm32f0xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 118:Core/Src/stm32f0xx_hal_msp.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 119:Core/Src/stm32f0xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 120:Core/Src/stm32f0xx_hal_msp.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 121:Core/Src/stm32f0xx_hal_msp.c ****     hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 122:Core/Src/stm32f0xx_hal_msp.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 123:Core/Src/stm32f0xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 124:Core/Src/stm32f0xx_hal_msp.c ****     {
 125:Core/Src/stm32f0xx_hal_msp.c ****       Error_Handler();
 126:Core/Src/stm32f0xx_hal_msp.c ****     }
 127:Core/Src/stm32f0xx_hal_msp.c **** 
 128:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 129:Core/Src/stm32f0xx_hal_msp.c **** 
 130:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 131:Core/Src/stm32f0xx_hal_msp.c **** 
 132:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 133:Core/Src/stm32f0xx_hal_msp.c ****   }
 134:Core/Src/stm32f0xx_hal_msp.c **** 
 135:Core/Src/stm32f0xx_hal_msp.c **** }
 118              		.loc 1 135 1 view .LVU22
 119 0018 08B0     		add	sp, sp, #32
 120              		@ sp needed
 121              	.LVL3:
 122              		.loc 1 135 1 view .LVU23
 123 001a 10BD     		pop	{r4, pc}
 124              	.LVL4:
 125              	.L7:
  98:Core/Src/stm32f0xx_hal_msp.c **** 
 126              		.loc 1 98 5 is_stmt 1 view .LVU24
 127              	.LBB4:
  98:Core/Src/stm32f0xx_hal_msp.c **** 
 128              		.loc 1 98 5 view .LVU25
  98:Core/Src/stm32f0xx_hal_msp.c **** 
 129              		.loc 1 98 5 view .LVU26
 130 001c 1B4B     		ldr	r3, .L9+4
 131 001e 9A69     		ldr	r2, [r3, #24]
 132 0020 8021     		movs	r1, #128
 133 0022 4901     		lsls	r1, r1, #5
 134 0024 0A43     		orrs	r2, r1
 135 0026 9A61     		str	r2, [r3, #24]
  98:Core/Src/stm32f0xx_hal_msp.c **** 
 136              		.loc 1 98 5 view .LVU27
 137 0028 9A69     		ldr	r2, [r3, #24]
 138 002a 0A40     		ands	r2, r1
 139 002c 0192     		str	r2, [sp, #4]
  98:Core/Src/stm32f0xx_hal_msp.c **** 
 140              		.loc 1 98 5 view .LVU28
 141 002e 019A     		ldr	r2, [sp, #4]
 142              	.LBE4:
  98:Core/Src/stm32f0xx_hal_msp.c **** 
 143              		.loc 1 98 5 view .LVU29
 100:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 144              		.loc 1 100 5 view .LVU30
 145              	.LBB5:
 100:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDsqCAn.s 			page 6


 146              		.loc 1 100 5 view .LVU31
 100:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 147              		.loc 1 100 5 view .LVU32
 148 0030 5A69     		ldr	r2, [r3, #20]
 149 0032 8021     		movs	r1, #128
 150 0034 8902     		lsls	r1, r1, #10
 151 0036 0A43     		orrs	r2, r1
 152 0038 5A61     		str	r2, [r3, #20]
 100:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 153              		.loc 1 100 5 view .LVU33
 154 003a 5B69     		ldr	r3, [r3, #20]
 155 003c 0B40     		ands	r3, r1
 156 003e 0293     		str	r3, [sp, #8]
 100:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 157              		.loc 1 100 5 view .LVU34
 158 0040 029B     		ldr	r3, [sp, #8]
 159              	.LBE5:
 100:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 160              		.loc 1 100 5 view .LVU35
 106:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 161              		.loc 1 106 5 view .LVU36
 106:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 162              		.loc 1 106 25 is_stmt 0 view .LVU37
 163 0042 E023     		movs	r3, #224
 164 0044 0393     		str	r3, [sp, #12]
 107:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 165              		.loc 1 107 5 is_stmt 1 view .LVU38
 107:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 166              		.loc 1 107 26 is_stmt 0 view .LVU39
 167 0046 DE3B     		subs	r3, r3, #222
 168 0048 0493     		str	r3, [sp, #16]
 108:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 169              		.loc 1 108 5 is_stmt 1 view .LVU40
 109:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 170              		.loc 1 109 5 view .LVU41
 109:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 171              		.loc 1 109 27 is_stmt 0 view .LVU42
 172 004a 0133     		adds	r3, r3, #1
 173 004c 0693     		str	r3, [sp, #24]
 110:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 174              		.loc 1 110 5 is_stmt 1 view .LVU43
 111:Core/Src/stm32f0xx_hal_msp.c **** 
 175              		.loc 1 111 5 view .LVU44
 176 004e 9020     		movs	r0, #144
 177 0050 03A9     		add	r1, sp, #12
 178 0052 C005     		lsls	r0, r0, #23
 179 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 180              	.LVL5:
 115:Core/Src/stm32f0xx_hal_msp.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 181              		.loc 1 115 5 view .LVU45
 115:Core/Src/stm32f0xx_hal_msp.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 182              		.loc 1 115 27 is_stmt 0 view .LVU46
 183 0058 0D48     		ldr	r0, .L9+8
 184 005a 0E4B     		ldr	r3, .L9+12
 185 005c 0360     		str	r3, [r0]
 116:Core/Src/stm32f0xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 186              		.loc 1 116 5 is_stmt 1 view .LVU47
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDsqCAn.s 			page 7


 116:Core/Src/stm32f0xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 187              		.loc 1 116 33 is_stmt 0 view .LVU48
 188 005e 0023     		movs	r3, #0
 189 0060 4360     		str	r3, [r0, #4]
 117:Core/Src/stm32f0xx_hal_msp.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 190              		.loc 1 117 5 is_stmt 1 view .LVU49
 117:Core/Src/stm32f0xx_hal_msp.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 191              		.loc 1 117 33 is_stmt 0 view .LVU50
 192 0062 8360     		str	r3, [r0, #8]
 118:Core/Src/stm32f0xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 193              		.loc 1 118 5 is_stmt 1 view .LVU51
 118:Core/Src/stm32f0xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 194              		.loc 1 118 30 is_stmt 0 view .LVU52
 195 0064 8022     		movs	r2, #128
 196 0066 C260     		str	r2, [r0, #12]
 119:Core/Src/stm32f0xx_hal_msp.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 197              		.loc 1 119 5 is_stmt 1 view .LVU53
 119:Core/Src/stm32f0xx_hal_msp.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 198              		.loc 1 119 43 is_stmt 0 view .LVU54
 199 0068 0361     		str	r3, [r0, #16]
 120:Core/Src/stm32f0xx_hal_msp.c ****     hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 200              		.loc 1 120 5 is_stmt 1 view .LVU55
 120:Core/Src/stm32f0xx_hal_msp.c ****     hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 201              		.loc 1 120 40 is_stmt 0 view .LVU56
 202 006a 4361     		str	r3, [r0, #20]
 121:Core/Src/stm32f0xx_hal_msp.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 203              		.loc 1 121 5 is_stmt 1 view .LVU57
 121:Core/Src/stm32f0xx_hal_msp.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 204              		.loc 1 121 28 is_stmt 0 view .LVU58
 205 006c 8361     		str	r3, [r0, #24]
 122:Core/Src/stm32f0xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 206              		.loc 1 122 5 is_stmt 1 view .LVU59
 122:Core/Src/stm32f0xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 207              		.loc 1 122 32 is_stmt 0 view .LVU60
 208 006e C361     		str	r3, [r0, #28]
 123:Core/Src/stm32f0xx_hal_msp.c ****     {
 209              		.loc 1 123 5 is_stmt 1 view .LVU61
 123:Core/Src/stm32f0xx_hal_msp.c ****     {
 210              		.loc 1 123 9 is_stmt 0 view .LVU62
 211 0070 FFF7FEFF 		bl	HAL_DMA_Init
 212              	.LVL6:
 123:Core/Src/stm32f0xx_hal_msp.c ****     {
 213              		.loc 1 123 8 discriminator 1 view .LVU63
 214 0074 0028     		cmp	r0, #0
 215 0076 03D1     		bne	.L8
 216              	.L6:
 128:Core/Src/stm32f0xx_hal_msp.c **** 
 217              		.loc 1 128 5 is_stmt 1 view .LVU64
 128:Core/Src/stm32f0xx_hal_msp.c **** 
 218              		.loc 1 128 5 view .LVU65
 219 0078 054B     		ldr	r3, .L9+8
 220 007a A365     		str	r3, [r4, #88]
 128:Core/Src/stm32f0xx_hal_msp.c **** 
 221              		.loc 1 128 5 view .LVU66
 222 007c 5C62     		str	r4, [r3, #36]
 128:Core/Src/stm32f0xx_hal_msp.c **** 
 223              		.loc 1 128 5 discriminator 1 view .LVU67
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDsqCAn.s 			page 8


 224              		.loc 1 135 1 is_stmt 0 view .LVU68
 225 007e CBE7     		b	.L4
 226              	.L8:
 125:Core/Src/stm32f0xx_hal_msp.c ****     }
 227              		.loc 1 125 7 is_stmt 1 view .LVU69
 228 0080 FFF7FEFF 		bl	Error_Handler
 229              	.LVL7:
 230 0084 F8E7     		b	.L6
 231              	.L10:
 232 0086 C046     		.align	2
 233              	.L9:
 234 0088 00300140 		.word	1073819648
 235 008c 00100240 		.word	1073876992
 236 0090 00000000 		.word	hdma_spi1_rx
 237 0094 1C000240 		.word	1073872924
 238              		.cfi_endproc
 239              	.LFE41:
 241              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 242              		.align	1
 243              		.global	HAL_SPI_MspDeInit
 244              		.syntax unified
 245              		.code	16
 246              		.thumb_func
 248              	HAL_SPI_MspDeInit:
 249              	.LVL8:
 250              	.LFB42:
 136:Core/Src/stm32f0xx_hal_msp.c **** 
 137:Core/Src/stm32f0xx_hal_msp.c **** /**
 138:Core/Src/stm32f0xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 139:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 140:Core/Src/stm32f0xx_hal_msp.c **** * @param hspi: SPI handle pointer
 141:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 142:Core/Src/stm32f0xx_hal_msp.c **** */
 143:Core/Src/stm32f0xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 144:Core/Src/stm32f0xx_hal_msp.c **** {
 251              		.loc 1 144 1 view -0
 252              		.cfi_startproc
 253              		@ args = 0, pretend = 0, frame = 0
 254              		@ frame_needed = 0, uses_anonymous_args = 0
 255              		.loc 1 144 1 is_stmt 0 view .LVU71
 256 0000 10B5     		push	{r4, lr}
 257              		.cfi_def_cfa_offset 8
 258              		.cfi_offset 4, -8
 259              		.cfi_offset 14, -4
 260 0002 0400     		movs	r4, r0
 145:Core/Src/stm32f0xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 261              		.loc 1 145 3 is_stmt 1 view .LVU72
 262              		.loc 1 145 10 is_stmt 0 view .LVU73
 263 0004 0268     		ldr	r2, [r0]
 264              		.loc 1 145 5 view .LVU74
 265 0006 094B     		ldr	r3, .L14
 266 0008 9A42     		cmp	r2, r3
 267 000a 00D0     		beq	.L13
 268              	.LVL9:
 269              	.L11:
 146:Core/Src/stm32f0xx_hal_msp.c ****   {
 147:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDsqCAn.s 			page 9


 148:Core/Src/stm32f0xx_hal_msp.c **** 
 149:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 150:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 151:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 152:Core/Src/stm32f0xx_hal_msp.c **** 
 153:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 154:Core/Src/stm32f0xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 155:Core/Src/stm32f0xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 156:Core/Src/stm32f0xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 157:Core/Src/stm32f0xx_hal_msp.c ****     */
 158:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 159:Core/Src/stm32f0xx_hal_msp.c **** 
 160:Core/Src/stm32f0xx_hal_msp.c ****     /* SPI1 DMA DeInit */
 161:Core/Src/stm32f0xx_hal_msp.c ****     HAL_DMA_DeInit(hspi->hdmarx);
 162:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 163:Core/Src/stm32f0xx_hal_msp.c **** 
 164:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 165:Core/Src/stm32f0xx_hal_msp.c ****   }
 166:Core/Src/stm32f0xx_hal_msp.c **** 
 167:Core/Src/stm32f0xx_hal_msp.c **** }
 270              		.loc 1 167 1 view .LVU75
 271              		@ sp needed
 272              	.LVL10:
 273              		.loc 1 167 1 view .LVU76
 274 000c 10BD     		pop	{r4, pc}
 275              	.LVL11:
 276              	.L13:
 151:Core/Src/stm32f0xx_hal_msp.c **** 
 277              		.loc 1 151 5 is_stmt 1 view .LVU77
 278 000e 084A     		ldr	r2, .L14+4
 279 0010 9369     		ldr	r3, [r2, #24]
 280 0012 0849     		ldr	r1, .L14+8
 281 0014 0B40     		ands	r3, r1
 282 0016 9361     		str	r3, [r2, #24]
 158:Core/Src/stm32f0xx_hal_msp.c **** 
 283              		.loc 1 158 5 view .LVU78
 284 0018 9020     		movs	r0, #144
 285              	.LVL12:
 158:Core/Src/stm32f0xx_hal_msp.c **** 
 286              		.loc 1 158 5 is_stmt 0 view .LVU79
 287 001a E021     		movs	r1, #224
 288 001c C005     		lsls	r0, r0, #23
 289 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 290              	.LVL13:
 161:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 291              		.loc 1 161 5 is_stmt 1 view .LVU80
 292 0022 A06D     		ldr	r0, [r4, #88]
 293 0024 FFF7FEFF 		bl	HAL_DMA_DeInit
 294              	.LVL14:
 295              		.loc 1 167 1 is_stmt 0 view .LVU81
 296 0028 F0E7     		b	.L11
 297              	.L15:
 298 002a C046     		.align	2
 299              	.L14:
 300 002c 00300140 		.word	1073819648
 301 0030 00100240 		.word	1073876992
 302 0034 FFEFFFFF 		.word	-4097
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDsqCAn.s 			page 10


 303              		.cfi_endproc
 304              	.LFE42:
 306              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 307              		.align	1
 308              		.global	HAL_UART_MspInit
 309              		.syntax unified
 310              		.code	16
 311              		.thumb_func
 313              	HAL_UART_MspInit:
 314              	.LVL15:
 315              	.LFB43:
 168:Core/Src/stm32f0xx_hal_msp.c **** 
 169:Core/Src/stm32f0xx_hal_msp.c **** /**
 170:Core/Src/stm32f0xx_hal_msp.c **** * @brief UART MSP Initialization
 171:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 172:Core/Src/stm32f0xx_hal_msp.c **** * @param huart: UART handle pointer
 173:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 174:Core/Src/stm32f0xx_hal_msp.c **** */
 175:Core/Src/stm32f0xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 176:Core/Src/stm32f0xx_hal_msp.c **** {
 316              		.loc 1 176 1 is_stmt 1 view -0
 317              		.cfi_startproc
 318              		@ args = 0, pretend = 0, frame = 32
 319              		@ frame_needed = 0, uses_anonymous_args = 0
 320              		.loc 1 176 1 is_stmt 0 view .LVU83
 321 0000 10B5     		push	{r4, lr}
 322              		.cfi_def_cfa_offset 8
 323              		.cfi_offset 4, -8
 324              		.cfi_offset 14, -4
 325 0002 88B0     		sub	sp, sp, #32
 326              		.cfi_def_cfa_offset 40
 327 0004 0400     		movs	r4, r0
 177:Core/Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 328              		.loc 1 177 3 is_stmt 1 view .LVU84
 329              		.loc 1 177 20 is_stmt 0 view .LVU85
 330 0006 1422     		movs	r2, #20
 331 0008 0021     		movs	r1, #0
 332 000a 03A8     		add	r0, sp, #12
 333              	.LVL16:
 334              		.loc 1 177 20 view .LVU86
 335 000c FFF7FEFF 		bl	memset
 336              	.LVL17:
 178:Core/Src/stm32f0xx_hal_msp.c ****   if(huart->Instance==USART1)
 337              		.loc 1 178 3 is_stmt 1 view .LVU87
 338              		.loc 1 178 11 is_stmt 0 view .LVU88
 339 0010 2268     		ldr	r2, [r4]
 340              		.loc 1 178 5 view .LVU89
 341 0012 234B     		ldr	r3, .L21
 342 0014 9A42     		cmp	r2, r3
 343 0016 01D0     		beq	.L19
 344              	.L16:
 179:Core/Src/stm32f0xx_hal_msp.c ****   {
 180:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 181:Core/Src/stm32f0xx_hal_msp.c **** 
 182:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 183:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 184:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDsqCAn.s 			page 11


 185:Core/Src/stm32f0xx_hal_msp.c **** 
 186:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 187:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 188:Core/Src/stm32f0xx_hal_msp.c ****     PA9     ------> USART1_TX
 189:Core/Src/stm32f0xx_hal_msp.c ****     PA10     ------> USART1_RX
 190:Core/Src/stm32f0xx_hal_msp.c ****     */
 191:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 192:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 193:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 194:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 195:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 196:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 197:Core/Src/stm32f0xx_hal_msp.c **** 
 198:Core/Src/stm32f0xx_hal_msp.c ****     /* USART1 DMA Init */
 199:Core/Src/stm32f0xx_hal_msp.c ****     /* USART1_TX Init */
 200:Core/Src/stm32f0xx_hal_msp.c ****     hdma_usart1_tx.Instance = DMA1_Channel4;
 201:Core/Src/stm32f0xx_hal_msp.c ****     hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 202:Core/Src/stm32f0xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 203:Core/Src/stm32f0xx_hal_msp.c ****     hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 204:Core/Src/stm32f0xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 205:Core/Src/stm32f0xx_hal_msp.c ****     hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 206:Core/Src/stm32f0xx_hal_msp.c ****     hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 207:Core/Src/stm32f0xx_hal_msp.c ****     hdma_usart1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 208:Core/Src/stm32f0xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 209:Core/Src/stm32f0xx_hal_msp.c ****     {
 210:Core/Src/stm32f0xx_hal_msp.c ****       Error_Handler();
 211:Core/Src/stm32f0xx_hal_msp.c ****     }
 212:Core/Src/stm32f0xx_hal_msp.c **** 
 213:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_DMA_REMAP_CHANNEL_ENABLE(DMA_REMAP_USART1_TX_DMA_CH4);
 214:Core/Src/stm32f0xx_hal_msp.c **** 
 215:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 216:Core/Src/stm32f0xx_hal_msp.c **** 
 217:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 218:Core/Src/stm32f0xx_hal_msp.c **** 
 219:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 220:Core/Src/stm32f0xx_hal_msp.c ****   }
 221:Core/Src/stm32f0xx_hal_msp.c **** 
 222:Core/Src/stm32f0xx_hal_msp.c **** }
 345              		.loc 1 222 1 view .LVU90
 346 0018 08B0     		add	sp, sp, #32
 347              		@ sp needed
 348              	.LVL18:
 349              		.loc 1 222 1 view .LVU91
 350 001a 10BD     		pop	{r4, pc}
 351              	.LVL19:
 352              	.L19:
 184:Core/Src/stm32f0xx_hal_msp.c **** 
 353              		.loc 1 184 5 is_stmt 1 view .LVU92
 354              	.LBB6:
 184:Core/Src/stm32f0xx_hal_msp.c **** 
 355              		.loc 1 184 5 view .LVU93
 184:Core/Src/stm32f0xx_hal_msp.c **** 
 356              		.loc 1 184 5 view .LVU94
 357 001c 214B     		ldr	r3, .L21+4
 358 001e 9A69     		ldr	r2, [r3, #24]
 359 0020 8021     		movs	r1, #128
 360 0022 C901     		lsls	r1, r1, #7
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDsqCAn.s 			page 12


 361 0024 0A43     		orrs	r2, r1
 362 0026 9A61     		str	r2, [r3, #24]
 184:Core/Src/stm32f0xx_hal_msp.c **** 
 363              		.loc 1 184 5 view .LVU95
 364 0028 9A69     		ldr	r2, [r3, #24]
 365 002a 0A40     		ands	r2, r1
 366 002c 0192     		str	r2, [sp, #4]
 184:Core/Src/stm32f0xx_hal_msp.c **** 
 367              		.loc 1 184 5 view .LVU96
 368 002e 019A     		ldr	r2, [sp, #4]
 369              	.LBE6:
 184:Core/Src/stm32f0xx_hal_msp.c **** 
 370              		.loc 1 184 5 view .LVU97
 186:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 371              		.loc 1 186 5 view .LVU98
 372              	.LBB7:
 186:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 373              		.loc 1 186 5 view .LVU99
 186:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 374              		.loc 1 186 5 view .LVU100
 375 0030 5A69     		ldr	r2, [r3, #20]
 376 0032 8021     		movs	r1, #128
 377 0034 8902     		lsls	r1, r1, #10
 378 0036 0A43     		orrs	r2, r1
 379 0038 5A61     		str	r2, [r3, #20]
 186:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 380              		.loc 1 186 5 view .LVU101
 381 003a 5B69     		ldr	r3, [r3, #20]
 382 003c 0B40     		ands	r3, r1
 383 003e 0293     		str	r3, [sp, #8]
 186:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 384              		.loc 1 186 5 view .LVU102
 385 0040 029B     		ldr	r3, [sp, #8]
 386              	.LBE7:
 186:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 387              		.loc 1 186 5 view .LVU103
 191:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 388              		.loc 1 191 5 view .LVU104
 191:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 389              		.loc 1 191 25 is_stmt 0 view .LVU105
 390 0042 C023     		movs	r3, #192
 391 0044 DB00     		lsls	r3, r3, #3
 392 0046 0393     		str	r3, [sp, #12]
 192:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 393              		.loc 1 192 5 is_stmt 1 view .LVU106
 192:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 394              		.loc 1 192 26 is_stmt 0 view .LVU107
 395 0048 0223     		movs	r3, #2
 396 004a 0493     		str	r3, [sp, #16]
 193:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 397              		.loc 1 193 5 is_stmt 1 view .LVU108
 194:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 398              		.loc 1 194 5 view .LVU109
 194:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 399              		.loc 1 194 27 is_stmt 0 view .LVU110
 400 004c 0133     		adds	r3, r3, #1
 401 004e 0693     		str	r3, [sp, #24]
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDsqCAn.s 			page 13


 195:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 402              		.loc 1 195 5 is_stmt 1 view .LVU111
 195:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 403              		.loc 1 195 31 is_stmt 0 view .LVU112
 404 0050 023B     		subs	r3, r3, #2
 405 0052 0793     		str	r3, [sp, #28]
 196:Core/Src/stm32f0xx_hal_msp.c **** 
 406              		.loc 1 196 5 is_stmt 1 view .LVU113
 407 0054 9020     		movs	r0, #144
 408 0056 03A9     		add	r1, sp, #12
 409 0058 C005     		lsls	r0, r0, #23
 410 005a FFF7FEFF 		bl	HAL_GPIO_Init
 411              	.LVL20:
 200:Core/Src/stm32f0xx_hal_msp.c ****     hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 412              		.loc 1 200 5 view .LVU114
 200:Core/Src/stm32f0xx_hal_msp.c ****     hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 413              		.loc 1 200 29 is_stmt 0 view .LVU115
 414 005e 1248     		ldr	r0, .L21+8
 415 0060 124B     		ldr	r3, .L21+12
 416 0062 0360     		str	r3, [r0]
 201:Core/Src/stm32f0xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 417              		.loc 1 201 5 is_stmt 1 view .LVU116
 201:Core/Src/stm32f0xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 418              		.loc 1 201 35 is_stmt 0 view .LVU117
 419 0064 1023     		movs	r3, #16
 420 0066 4360     		str	r3, [r0, #4]
 202:Core/Src/stm32f0xx_hal_msp.c ****     hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 421              		.loc 1 202 5 is_stmt 1 view .LVU118
 202:Core/Src/stm32f0xx_hal_msp.c ****     hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 422              		.loc 1 202 35 is_stmt 0 view .LVU119
 423 0068 0023     		movs	r3, #0
 424 006a 8360     		str	r3, [r0, #8]
 203:Core/Src/stm32f0xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 425              		.loc 1 203 5 is_stmt 1 view .LVU120
 203:Core/Src/stm32f0xx_hal_msp.c ****     hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 426              		.loc 1 203 32 is_stmt 0 view .LVU121
 427 006c 8022     		movs	r2, #128
 428 006e C260     		str	r2, [r0, #12]
 204:Core/Src/stm32f0xx_hal_msp.c ****     hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 429              		.loc 1 204 5 is_stmt 1 view .LVU122
 204:Core/Src/stm32f0xx_hal_msp.c ****     hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 430              		.loc 1 204 45 is_stmt 0 view .LVU123
 431 0070 0361     		str	r3, [r0, #16]
 205:Core/Src/stm32f0xx_hal_msp.c ****     hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 432              		.loc 1 205 5 is_stmt 1 view .LVU124
 205:Core/Src/stm32f0xx_hal_msp.c ****     hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 433              		.loc 1 205 42 is_stmt 0 view .LVU125
 434 0072 4361     		str	r3, [r0, #20]
 206:Core/Src/stm32f0xx_hal_msp.c ****     hdma_usart1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 435              		.loc 1 206 5 is_stmt 1 view .LVU126
 206:Core/Src/stm32f0xx_hal_msp.c ****     hdma_usart1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 436              		.loc 1 206 30 is_stmt 0 view .LVU127
 437 0074 8361     		str	r3, [r0, #24]
 207:Core/Src/stm32f0xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 438              		.loc 1 207 5 is_stmt 1 view .LVU128
 207:Core/Src/stm32f0xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 439              		.loc 1 207 34 is_stmt 0 view .LVU129
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDsqCAn.s 			page 14


 440 0076 8023     		movs	r3, #128
 441 0078 9B01     		lsls	r3, r3, #6
 442 007a C361     		str	r3, [r0, #28]
 208:Core/Src/stm32f0xx_hal_msp.c ****     {
 443              		.loc 1 208 5 is_stmt 1 view .LVU130
 208:Core/Src/stm32f0xx_hal_msp.c ****     {
 444              		.loc 1 208 9 is_stmt 0 view .LVU131
 445 007c FFF7FEFF 		bl	HAL_DMA_Init
 446              	.LVL21:
 208:Core/Src/stm32f0xx_hal_msp.c ****     {
 447              		.loc 1 208 8 discriminator 1 view .LVU132
 448 0080 0028     		cmp	r0, #0
 449 0082 09D1     		bne	.L20
 450              	.L18:
 213:Core/Src/stm32f0xx_hal_msp.c **** 
 451              		.loc 1 213 5 is_stmt 1 view .LVU133
 213:Core/Src/stm32f0xx_hal_msp.c **** 
 452              		.loc 1 213 5 view .LVU134
 213:Core/Src/stm32f0xx_hal_msp.c **** 
 453              		.loc 1 213 5 view .LVU135
 454 0084 0A4A     		ldr	r2, .L21+16
 455 0086 1168     		ldr	r1, [r2]
 456 0088 8023     		movs	r3, #128
 457 008a 9B00     		lsls	r3, r3, #2
 458 008c 0B43     		orrs	r3, r1
 459 008e 1360     		str	r3, [r2]
 213:Core/Src/stm32f0xx_hal_msp.c **** 
 460              		.loc 1 213 5 view .LVU136
 215:Core/Src/stm32f0xx_hal_msp.c **** 
 461              		.loc 1 215 5 view .LVU137
 215:Core/Src/stm32f0xx_hal_msp.c **** 
 462              		.loc 1 215 5 view .LVU138
 463 0090 054B     		ldr	r3, .L21+8
 464 0092 2367     		str	r3, [r4, #112]
 215:Core/Src/stm32f0xx_hal_msp.c **** 
 465              		.loc 1 215 5 view .LVU139
 466 0094 5C62     		str	r4, [r3, #36]
 215:Core/Src/stm32f0xx_hal_msp.c **** 
 467              		.loc 1 215 5 discriminator 1 view .LVU140
 468              		.loc 1 222 1 is_stmt 0 view .LVU141
 469 0096 BFE7     		b	.L16
 470              	.L20:
 210:Core/Src/stm32f0xx_hal_msp.c ****     }
 471              		.loc 1 210 7 is_stmt 1 view .LVU142
 472 0098 FFF7FEFF 		bl	Error_Handler
 473              	.LVL22:
 474 009c F2E7     		b	.L18
 475              	.L22:
 476 009e C046     		.align	2
 477              	.L21:
 478 00a0 00380140 		.word	1073821696
 479 00a4 00100240 		.word	1073876992
 480 00a8 00000000 		.word	hdma_usart1_tx
 481 00ac 44000240 		.word	1073872964
 482 00b0 00000140 		.word	1073807360
 483              		.cfi_endproc
 484              	.LFE43:
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDsqCAn.s 			page 15


 486              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 487              		.align	1
 488              		.global	HAL_UART_MspDeInit
 489              		.syntax unified
 490              		.code	16
 491              		.thumb_func
 493              	HAL_UART_MspDeInit:
 494              	.LVL23:
 495              	.LFB44:
 223:Core/Src/stm32f0xx_hal_msp.c **** 
 224:Core/Src/stm32f0xx_hal_msp.c **** /**
 225:Core/Src/stm32f0xx_hal_msp.c **** * @brief UART MSP De-Initialization
 226:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 227:Core/Src/stm32f0xx_hal_msp.c **** * @param huart: UART handle pointer
 228:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 229:Core/Src/stm32f0xx_hal_msp.c **** */
 230:Core/Src/stm32f0xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 231:Core/Src/stm32f0xx_hal_msp.c **** {
 496              		.loc 1 231 1 view -0
 497              		.cfi_startproc
 498              		@ args = 0, pretend = 0, frame = 0
 499              		@ frame_needed = 0, uses_anonymous_args = 0
 500              		.loc 1 231 1 is_stmt 0 view .LVU144
 501 0000 10B5     		push	{r4, lr}
 502              		.cfi_def_cfa_offset 8
 503              		.cfi_offset 4, -8
 504              		.cfi_offset 14, -4
 505 0002 0400     		movs	r4, r0
 232:Core/Src/stm32f0xx_hal_msp.c ****   if(huart->Instance==USART1)
 506              		.loc 1 232 3 is_stmt 1 view .LVU145
 507              		.loc 1 232 11 is_stmt 0 view .LVU146
 508 0004 0268     		ldr	r2, [r0]
 509              		.loc 1 232 5 view .LVU147
 510 0006 094B     		ldr	r3, .L26
 511 0008 9A42     		cmp	r2, r3
 512 000a 00D0     		beq	.L25
 513              	.LVL24:
 514              	.L23:
 233:Core/Src/stm32f0xx_hal_msp.c ****   {
 234:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 235:Core/Src/stm32f0xx_hal_msp.c **** 
 236:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 237:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 238:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 239:Core/Src/stm32f0xx_hal_msp.c **** 
 240:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 241:Core/Src/stm32f0xx_hal_msp.c ****     PA9     ------> USART1_TX
 242:Core/Src/stm32f0xx_hal_msp.c ****     PA10     ------> USART1_RX
 243:Core/Src/stm32f0xx_hal_msp.c ****     */
 244:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 245:Core/Src/stm32f0xx_hal_msp.c **** 
 246:Core/Src/stm32f0xx_hal_msp.c ****     /* USART1 DMA DeInit */
 247:Core/Src/stm32f0xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 248:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 249:Core/Src/stm32f0xx_hal_msp.c **** 
 250:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 251:Core/Src/stm32f0xx_hal_msp.c ****   }
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDsqCAn.s 			page 16


 252:Core/Src/stm32f0xx_hal_msp.c **** 
 253:Core/Src/stm32f0xx_hal_msp.c **** }
 515              		.loc 1 253 1 view .LVU148
 516              		@ sp needed
 517              	.LVL25:
 518              		.loc 1 253 1 view .LVU149
 519 000c 10BD     		pop	{r4, pc}
 520              	.LVL26:
 521              	.L25:
 238:Core/Src/stm32f0xx_hal_msp.c **** 
 522              		.loc 1 238 5 is_stmt 1 view .LVU150
 523 000e 084A     		ldr	r2, .L26+4
 524 0010 9369     		ldr	r3, [r2, #24]
 525 0012 0849     		ldr	r1, .L26+8
 526 0014 0B40     		ands	r3, r1
 527 0016 9361     		str	r3, [r2, #24]
 244:Core/Src/stm32f0xx_hal_msp.c **** 
 528              		.loc 1 244 5 view .LVU151
 529 0018 C021     		movs	r1, #192
 530 001a 9020     		movs	r0, #144
 531              	.LVL27:
 244:Core/Src/stm32f0xx_hal_msp.c **** 
 532              		.loc 1 244 5 is_stmt 0 view .LVU152
 533 001c C900     		lsls	r1, r1, #3
 534 001e C005     		lsls	r0, r0, #23
 535 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 536              	.LVL28:
 247:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 537              		.loc 1 247 5 is_stmt 1 view .LVU153
 538 0024 206F     		ldr	r0, [r4, #112]
 539 0026 FFF7FEFF 		bl	HAL_DMA_DeInit
 540              	.LVL29:
 541              		.loc 1 253 1 is_stmt 0 view .LVU154
 542 002a EFE7     		b	.L23
 543              	.L27:
 544              		.align	2
 545              	.L26:
 546 002c 00380140 		.word	1073821696
 547 0030 00100240 		.word	1073876992
 548 0034 FFBFFFFF 		.word	-16385
 549              		.cfi_endproc
 550              	.LFE44:
 552              		.text
 553              	.Letext0:
 554              		.file 2 "C:/Users/gamin/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 555              		.file 3 "C:/Users/gamin/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 556              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f051x8.h"
 557              		.file 5 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 558              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 559              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 560              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_spi.h"
 561              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_uart.h"
 562              		.file 10 "Core/Inc/main.h"
 563              		.file 11 "<built-in>"
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDsqCAn.s 			page 17


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f0xx_hal_msp.c
C:\Users\gamin\AppData\Local\Temp\ccDsqCAn.s:19     .text.HAL_MspInit:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccDsqCAn.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\gamin\AppData\Local\Temp\ccDsqCAn.s:75     .text.HAL_MspInit:0000002c $d
C:\Users\gamin\AppData\Local\Temp\ccDsqCAn.s:80     .text.HAL_SPI_MspInit:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccDsqCAn.s:86     .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
C:\Users\gamin\AppData\Local\Temp\ccDsqCAn.s:234    .text.HAL_SPI_MspInit:00000088 $d
C:\Users\gamin\AppData\Local\Temp\ccDsqCAn.s:242    .text.HAL_SPI_MspDeInit:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccDsqCAn.s:248    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
C:\Users\gamin\AppData\Local\Temp\ccDsqCAn.s:300    .text.HAL_SPI_MspDeInit:0000002c $d
C:\Users\gamin\AppData\Local\Temp\ccDsqCAn.s:307    .text.HAL_UART_MspInit:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccDsqCAn.s:313    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\gamin\AppData\Local\Temp\ccDsqCAn.s:478    .text.HAL_UART_MspInit:000000a0 $d
C:\Users\gamin\AppData\Local\Temp\ccDsqCAn.s:487    .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccDsqCAn.s:493    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\gamin\AppData\Local\Temp\ccDsqCAn.s:546    .text.HAL_UART_MspDeInit:0000002c $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_Init
HAL_DMA_Init
Error_Handler
hdma_spi1_rx
HAL_GPIO_DeInit
HAL_DMA_DeInit
hdma_usart1_tx
