<!DOCTYPE html>
<html>
<head>
	<meta charset="UTF-8"/>
	<link rel="stylesheet" type="text/css" href="style.css"/>
	<title>VBROADCAST—Broadcast Floating-Point Data</title>
</head>
<body>
<h1 id="vbroadcast-broadcast-floating-point-data">VBROADCAST—Broadcast Floating-Point Data</h1>
<table>
<tr>
	<td>Opcode/Instruction</td>
	<td>Op/En</td>
	<td>64/32-bit Mode</td>
	<td>CPUID Feature Flag</td>
	<td>Description</td>
</tr>
<tr>
	<td>VEX.128.66.0F38.W0 18 /r</td>
	<td>RM</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Broadcast single-precision floating-point VBROADCASTSS xmm1, m32</td>
</tr>
<tr>
	<td>VEX.256.66.0F38.W0 18 /r</td>
	<td>RM</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Broadcast single-precision floating-point VBROADCASTSS ymm1, m32</td>
</tr>
<tr>
	<td>VEX.256.66.0F38.W0 19 /r</td>
	<td>RM</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Broadcast double-precision floating-point VBROADCASTSD ymm1, m64</td>
</tr>
<tr>
	<td>VEX.256.66.0F38.W0 1A /r</td>
	<td>RM</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Broadcast 128 bits of floating-point data in VBROADCASTF128 ymm1, m128</td>
</tr>
<tr>
	<td>VEX.128.66.0F38.W0 18/r</td>
	<td>RM</td>
	<td>V/V</td>
	<td>AVX2</td>
	<td>Broadcast the low single-precision floatingVBROADCASTSS xmm1, xmm2locations in xmm1.</td>
</tr>
<tr>
	<td>VEX.256.66.0F38.W0 18 /r</td>
	<td>RM</td>
	<td>V/V</td>
	<td>AVX2</td>
	<td>Broadcast low single-precision floating-point VBROADCASTSS ymm1, xmm2locations in ymm1.</td>
</tr>
<tr>
	<td>VEX.256.66.0F38.W0 19 /r</td>
	<td>RM</td>
	<td>V/V</td>
	<td>AVX2</td>
	<td>Broadcast low double-precision floating-point VBROADCASTSD ymm1, xmm2locations in ymm1.</td>
</tr>
</table>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding</h2>
<table>
<tr>
	<td>Op/En</td>
	<td>Operand 1</td>
	<td>Operand 2</td>
	<td>Operand 3</td>
	<td>Operand 4</td>
</tr>
<tr>
	<td>RM</td>
	<td>ModRM:reg (w)</td>
	<td>ModRM:r/m (r)</td>
	<td>NA</td>
	<td>NA</td>
</tr>
</table>
<h2 id="description">Description</h2>
<p>Load floating point values from the source operand (second operand) and broadcast to all elements of the destination operand (first operand). VBROADCASTSD and VBROADCASTF128 are only supported as 256-bit wide versions. VBROADCASTSS is supported in both 128-bit and 256-bit wide versions. Memory and register source operand syntax support of 256-bit instructions depend on the processor’s enumeration of the following conditions with respect to CPUID.1:ECX.AVX[bit 28] and CPUID.(EAX=07H,ECX=0H):EBX.AVX2[bit 5]:</p>
<table>
<tr>
	<td>••Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD. An attempt to execute VBROADCASTSD or VBROADCASTF128 encoded with VEX.L= 0 will cause an #UD exception. Attempts to execute any VBROADCAST* instruction with VEX.W = 1 will cause #UD.</td>
	<td>If CPUID.1:ECX.AVX = 1 and CPUID.(EAX=07H, ECX=0H):EBX.AVX2 = 0: the destination operand is a YMM register. The source operand support can be either a 32-bit, 64-bit, or 128-bit memory location. Register source encodings are reserved and will #UD. If CPUID.1:ECX.AVX = 1 and CPUID.(EAX=07H, ECX=0H):EBX.AVX2 = 1: the destination operand is a YMM register. The source operand support can be a register or memory location. X0X0VBROADCASTSS Operation (VEX.256 encoded version)X0X0VBROADCASTSS Operation (128-bit version)X0X0VBROADCASTSD Operation X0X0VBROADCASTF128 Operation</td>
</tr>
</table>
<h2 id="operation">Operation</h2>
<pre>VBROADCASTSS (128 bit version)
temp ← SRC[31:0]
DEST[31:0] ← temp
DEST[63:32] ← temp
DEST[95:64] ← temp
DEST[127:96] ← temp
DEST[VLMAX-1:128] ← 0
VBROADCASTSS (VEX.256 encoded version)
temp ← SRC[31:0]
DEST[31:0] ← temp
DEST[63:32] ← temp
DEST[95:64] ← temp
DEST[127:96] ← temp
DEST[159:128] ← temp
DEST[191:160] ← temp
DEST[223:192] ← temp
DEST[255:224] ← temp
VBROADCASTSD (VEX.256 encoded version)
temp ← SRC[63:0]
DEST[63:0] ← temp
DEST[127:64] ← temp
DEST[191:128] ← temp
DEST[255:192] ← temp
VBROADCASTF128
temp ← SRC[127:0]
DEST[127:0] ← temp
DEST[VLMAX-1:128] ← temp
</pre>
<h2 id="intel-c-c---compiler-intrinsic-equivalent">Intel C/C++ Compiler Intrinsic Equivalent</h2>
<table>
<tr>
	<td>VBROADCASTSS:</td>
	<td>__m128 _mm_broadcast_ss(float *a);</td>
</tr>
<tr>
	<td>VBROADCASTSS:</td>
	<td>__m256 _mm256_broadcast_ss(float *a);</td>
</tr>
<tr>
	<td>VBROADCASTSD:</td>
	<td>__m256d _mm256_broadcast_sd(double *a);</td>
</tr>
<tr>
	<td>VBROADCASTF128:</td>
	<td>__m256 _mm256_broadcast_ps(__m128 * a);</td>
</tr>
<tr>
	<td>VBROADCASTF128:</td>
	<td>__m256d _mm256_broadcast_pd(__m128d * a);</td>
</tr>
</table>
<h2 id="flags-affected">Flags Affected</h2>
<p>None.</p>
<h2 id="other-exceptions">Other Exceptions</h2>
<p>See Exceptions Type 6; additionally</p>
<table>
<tr>
	<td>#UD</td>
	<td>If VEX.L = 0 for VBROADCASTSD,If VEX.L = 0 for VBROADCASTF128,If VEX.W = 1.</td>
</tr>
</table>
</body>
</html>
