
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003573                       # Number of seconds simulated
sim_ticks                                  3573213369                       # Number of ticks simulated
final_tick                               531583992669                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 153441                       # Simulator instruction rate (inst/s)
host_op_rate                                   193920                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 270978                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888948                       # Number of bytes of host memory used
host_seconds                                 13186.38                       # Real time elapsed on the host
sim_insts                                  2023334981                       # Number of instructions simulated
sim_ops                                    2557104395                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       152448                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       111872                       # Number of bytes read from this memory
system.physmem.bytes_read::total               274176                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            9856                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       131584                       # Number of bytes written to this memory
system.physmem.bytes_written::total            131584                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1191                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          874                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2142                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1028                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1028                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1397062                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     42664119                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1361240                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     31308514                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                76730934                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1397062                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1361240                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2758302                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          36825117                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               36825117                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          36825117                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1397062                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     42664119                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1361240                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     31308514                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              113556051                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8568858                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3189451                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2597326                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       211033                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1319138                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1240630                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          340507                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9378                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3284205                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17431789                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3189451                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1581137                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3651799                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1137601                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        531203                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1611484                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91042                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8390703                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.573585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.369940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4738904     56.48%     56.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          254710      3.04%     59.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          263925      3.15%     62.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          419518      5.00%     67.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          197738      2.36%     70.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          282095      3.36%     73.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          189985      2.26%     75.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          138884      1.66%     77.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1904944     22.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8390703                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.372214                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.034319                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3458655                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       486001                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3494157                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        29503                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        922376                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       542076                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1119                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20823370                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4232                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        922376                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3633211                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         102124                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       158128                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3347192                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       227662                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      20075015                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        131657                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        66973                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     28100018                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93603485                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93603485                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17160386                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10939567                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3455                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1764                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           597648                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1866461                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       965889                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        10238                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       351273                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18817127                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3471                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14948472                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        26605                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6476235                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19996122                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           30                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8390703                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.781552                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.928484                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2924221     34.85%     34.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1807588     21.54%     56.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1198091     14.28%     70.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       797637      9.51%     80.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       727813      8.67%     88.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       407992      4.86%     93.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       368482      4.39%     98.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        81345      0.97%     99.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        77534      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8390703                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         113293     78.17%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15870     10.95%     89.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        15767     10.88%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12476764     83.47%     83.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       198714      1.33%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1688      0.01%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1483408      9.92%     94.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       787898      5.27%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14948472                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.744512                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             144930                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009695                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38459177                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25296945                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14522113                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15093402                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        21131                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       743386                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          118                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       255077                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        922376                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          59956                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        12620                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18820601                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        47114                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1866461                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       965889                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1757                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10546                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          118                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       127177                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       118387                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       245564                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14677958                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1383833                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       270509                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2144125                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2086384                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            760292                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.712942                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14533240                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14522113                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9532279                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         27104320                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.694755                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.351689                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12312361                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6508259                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3441                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       212923                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7468327                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.648610                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.171151                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2873113     38.47%     38.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2107031     28.21%     66.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837222     11.21%     77.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       421043      5.64%     83.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       388641      5.20%     88.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       178281      2.39%     91.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       191793      2.57%     93.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        98594      1.32%     95.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       372609      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7468327                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12312361                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1833887                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123075                       # Number of loads committed
system.switch_cpus0.commit.membars               1714                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1777839                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11091626                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       253860                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       372609                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25916169                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38564660                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3694                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 178155                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12312361                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.856886                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.856886                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.167017                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.167017                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65907644                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20135988                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19173133                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3428                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus1.numCycles                 8568858                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3155474                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2570805                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       213723                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1289937                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1229141                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          332905                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9546                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3306194                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17210584                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3155474                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1562046                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3817461                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1098348                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        529991                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           37                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1619515                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        86300                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8536357                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.494451                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.320180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4718896     55.28%     55.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          396611      4.65%     59.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          394286      4.62%     64.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          490285      5.74%     70.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          152454      1.79%     72.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          191638      2.24%     74.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          160356      1.88%     76.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          147301      1.73%     77.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1884530     22.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8536357                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.368249                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.008504                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3467925                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       502866                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3648922                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        34276                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        882367                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       534005                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          330                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20520875                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1969                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        882367                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3624900                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          48488                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       273419                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3523986                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       183191                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19815580                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        113061                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        49842                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27820214                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     92328134                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     92328134                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17271494                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10548694                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3677                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1957                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           505136                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1836709                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       951422                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8664                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       290132                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18627271                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3691                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15003455                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        31546                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6211691                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18743472                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          185                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8536357                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.757595                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.909837                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3070393     35.97%     35.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1762140     20.64%     56.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1176288     13.78%     70.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       819249      9.60%     79.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       814301      9.54%     89.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       391820      4.59%     94.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       371148      4.35%     98.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        60344      0.71%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        70674      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8536357                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          95311     75.61%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     75.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15829     12.56%     88.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        14917     11.83%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12538543     83.57%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       187775      1.25%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1713      0.01%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1484920      9.90%     94.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       790504      5.27%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15003455                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.750928                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             126057                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008402                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38700868                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24842765                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14584150                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15129512                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        18390                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       709276                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          116                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       235532                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        882367                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          25841                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4313                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18630966                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        40542                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1836709                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       951422                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1943                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3319                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          116                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       128538                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120949                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       249487                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14743785                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1385970                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       259668                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2150007                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2106180                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            764037                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.720624                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14601160                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14584150                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9467772                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26713230                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.701995                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354423                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10046850                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12384748                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6246223                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3506                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       215273                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7653990                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.618077                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.158494                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3049231     39.84%     39.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2074687     27.11%     66.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       843429     11.02%     77.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       459008      6.00%     83.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       402237      5.26%     89.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       163534      2.14%     91.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       183752      2.40%     93.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       107847      1.41%     95.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       370265      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7653990                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10046850                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12384748                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1843316                       # Number of memory references committed
system.switch_cpus1.commit.loads              1127430                       # Number of loads committed
system.switch_cpus1.commit.membars               1742                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1797172                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11148787                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       255973                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       370265                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25914514                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38145150                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1892                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  32501                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10046850                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12384748                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10046850                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.852890                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.852890                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.172484                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.172484                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66179779                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20267948                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18955203                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3500                       # number of misc regfile writes
system.l20.replacements                          1229                       # number of replacements
system.l20.tagsinuse                      2046.265735                       # Cycle average of tags in use
system.l20.total_refs                          188457                       # Total number of references to valid blocks.
system.l20.sampled_refs                          3276                       # Sample count of references to valid blocks.
system.l20.avg_refs                         57.526557                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           28.278041                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    33.203637                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   538.325117                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1446.458940                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.013808                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.016213                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.262854                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.706279                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999153                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         3136                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3138                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             962                       # number of Writeback hits
system.l20.Writeback_hits::total                  962                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           52                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         3188                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3190                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         3188                       # number of overall hits
system.l20.overall_hits::total                   3190                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1191                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1230                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1191                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1230                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1191                       # number of overall misses
system.l20.overall_misses::total                 1230                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4413330                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    106989627                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      111402957                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4413330                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    106989627                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       111402957                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4413330                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    106989627                       # number of overall miss cycles
system.l20.overall_miss_latency::total      111402957                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           41                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         4327                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               4368                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          962                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              962                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           52                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           41                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         4379                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                4420                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           41                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         4379                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               4420                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.951220                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.275248                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.281593                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.951220                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.271980                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.278281                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.951220                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.271980                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.278281                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 113162.307692                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 89831.760705                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 90571.509756                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 113162.307692                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 89831.760705                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 90571.509756                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 113162.307692                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 89831.760705                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 90571.509756                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 526                       # number of writebacks
system.l20.writebacks::total                      526                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1191                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1230                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1191                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1230                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1191                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1230                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      4125535                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     98114875                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    102240410                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      4125535                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     98114875                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    102240410                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      4125535                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     98114875                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    102240410                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.275248                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.281593                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.951220                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.271980                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.278281                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.951220                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.271980                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.278281                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 105782.948718                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 82380.247691                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 83122.284553                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 105782.948718                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 82380.247691                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 83122.284553                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 105782.948718                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 82380.247691                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 83122.284553                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           910                       # number of replacements
system.l21.tagsinuse                      2046.602338                       # Cycle average of tags in use
system.l21.total_refs                          209809                       # Total number of references to valid blocks.
system.l21.sampled_refs                          2957                       # Sample count of references to valid blocks.
system.l21.avg_refs                         70.953331                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           40.521212                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    34.513812                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   419.610506                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1551.956808                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.019786                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.016852                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.204888                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.757791                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999318                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3020                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3021                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             923                       # number of Writeback hits
system.l21.Writeback_hits::total                  923                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           41                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   41                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3061                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3062                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3061                       # number of overall hits
system.l21.overall_hits::total                   3062                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           38                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          874                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  912                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           38                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          874                       # number of demand (read+write) misses
system.l21.demand_misses::total                   912                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           38                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          874                       # number of overall misses
system.l21.overall_misses::total                  912                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4889263                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     77460190                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       82349453                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4889263                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     77460190                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        82349453                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4889263                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     77460190                       # number of overall miss cycles
system.l21.overall_miss_latency::total       82349453                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           39                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3894                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3933                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          923                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              923                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           41                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               41                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           39                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3935                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                3974                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           39                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3935                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               3974                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.224448                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.231884                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.222109                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.229492                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.222109                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.229492                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 128664.815789                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 88627.219680                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 90295.452851                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 128664.815789                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 88627.219680                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 90295.452851                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 128664.815789                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 88627.219680                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 90295.452851                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 502                       # number of writebacks
system.l21.writebacks::total                      502                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          874                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             912                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          874                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              912                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          874                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             912                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4596639                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     70660718                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     75257357                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4596639                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     70660718                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     75257357                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4596639                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     70660718                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     75257357                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.224448                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.231884                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.222109                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.229492                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.222109                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.229492                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 120964.184211                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 80847.503432                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 82519.031798                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 120964.184211                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 80847.503432                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 82519.031798                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 120964.184211                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 80847.503432                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 82519.031798                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               499.122055                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001620245                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1991292.733598                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    37.122055                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          462                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.059490                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.740385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.799875                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1611430                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1611430                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1611430                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1611430                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1611430                       # number of overall hits
system.cpu0.icache.overall_hits::total        1611430                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           54                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           54                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           54                       # number of overall misses
system.cpu0.icache.overall_misses::total           54                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6497740                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6497740                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6497740                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6497740                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6497740                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6497740                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1611484                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1611484                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1611484                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1611484                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1611484                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1611484                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 120328.518519                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 120328.518519                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 120328.518519                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 120328.518519                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 120328.518519                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 120328.518519                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4567124                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4567124                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4567124                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4567124                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4567124                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4567124                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 111393.268293                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 111393.268293                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 111393.268293                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 111393.268293                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 111393.268293                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 111393.268293                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  4379                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               153341193                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4635                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              33083.321036                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   222.093691                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    33.906309                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.867553                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.132447                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1083617                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1083617                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       707197                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        707197                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1716                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1716                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1714                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1714                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1790814                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1790814                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1790814                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1790814                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        10813                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        10813                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          166                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        10979                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         10979                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        10979                       # number of overall misses
system.cpu0.dcache.overall_misses::total        10979                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    525578021                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    525578021                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5393742                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5393742                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    530971763                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    530971763                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    530971763                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    530971763                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1094430                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1094430                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       707363                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       707363                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1716                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1716                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1801793                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1801793                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1801793                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1801793                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009880                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009880                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000235                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000235                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006093                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006093                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006093                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006093                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 48606.124202                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 48606.124202                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 32492.421687                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32492.421687                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 48362.488660                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 48362.488660                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 48362.488660                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 48362.488660                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          962                       # number of writebacks
system.cpu0.dcache.writebacks::total              962                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6486                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6486                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          114                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         6600                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         6600                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         6600                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         6600                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         4327                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4327                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           52                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4379                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4379                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4379                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4379                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    133405459                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    133405459                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1164557                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1164557                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    134570016                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    134570016                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    134570016                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    134570016                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003954                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003954                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002430                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002430                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002430                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002430                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 30830.935752                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 30830.935752                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22395.326923                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22395.326923                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 30730.764101                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30730.764101                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 30730.764101                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 30730.764101                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               504.916891                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004916365                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1982083.560158                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    36.916891                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          468                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.059162                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.750000                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.809162                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1619464                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1619464                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1619464                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1619464                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1619464                       # number of overall hits
system.cpu1.icache.overall_hits::total        1619464                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           51                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           51                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           51                       # number of overall misses
system.cpu1.icache.overall_misses::total           51                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6187203                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6187203                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6187203                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6187203                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6187203                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6187203                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1619515                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1619515                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1619515                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1619515                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1619515                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1619515                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 121317.705882                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 121317.705882                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 121317.705882                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 121317.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 121317.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 121317.705882                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5014834                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5014834                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5014834                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5014834                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5014834                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5014834                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 128585.487179                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 128585.487179                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 128585.487179                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 128585.487179                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 128585.487179                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 128585.487179                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3935                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148412677                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4191                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35412.235027                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   221.569359                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    34.430641                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.865505                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.134495                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1086587                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1086587                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       712096                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        712096                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1882                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1882                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1750                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1750                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1798683                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1798683                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1798683                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1798683                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7648                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7648                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          173                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          173                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         7821                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7821                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         7821                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7821                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    283825465                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    283825465                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      6341475                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      6341475                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    290166940                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    290166940                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    290166940                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    290166940                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1094235                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1094235                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       712269                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       712269                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1882                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1882                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1750                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1750                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1806504                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1806504                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1806504                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1806504                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006989                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006989                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000243                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000243                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004329                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004329                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004329                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004329                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 37111.070214                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 37111.070214                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 36655.924855                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 36655.924855                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 37101.002429                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 37101.002429                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 37101.002429                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 37101.002429                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          923                       # number of writebacks
system.cpu1.dcache.writebacks::total              923                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3754                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3754                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          132                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          132                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3886                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3886                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3886                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3886                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3894                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3894                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           41                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           41                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3935                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3935                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3935                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3935                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    105289855                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    105289855                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1113919                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1113919                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    106403774                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    106403774                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    106403774                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    106403774                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003559                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003559                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002178                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002178                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002178                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002178                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 27038.997175                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 27038.997175                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 27168.756098                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 27168.756098                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 27040.349174                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 27040.349174                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 27040.349174                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 27040.349174                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
