<dec f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='229' type='bool llvm::SITargetLowering::isLegalAddressingMode(const llvm::DataLayout &amp; DL, const llvm::TargetLoweringBase::AddrMode &amp; AM, llvm::Type * Ty, unsigned int AS, llvm::Instruction * I = nullptr) const'/>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2185' c='_ZNK4llvm18TargetLoweringBase21isLegalAddressingModeERKNS_10DataLayoutERKNS0_8AddrModeEPNS_4TypeEjPNS_11InstructionE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1066' ll='1145' type='bool llvm::SITargetLowering::isLegalAddressingMode(const llvm::DataLayout &amp; DL, const llvm::TargetLoweringBase::AddrMode &amp; AM, llvm::Type * Ty, unsigned int AS, llvm::Instruction * I = nullptr) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='7440' u='c' c='_ZNK4llvm16SITargetLowering20performSHLPtrCombineEPNS_6SDNodeEjNS_3EVTERNS_14TargetLowering15DAGCombinerInfoE'/>
