{
	"id": 178879713,
	"body": "On 3 February 2016 at 12:08, Austin Clements \u003cnotifications@github.com\u003e\nwrote:\n\n\u003e @4ad \u003chttps://github.com/4ad\u003e, I modeled a sequential consistency test\n\u003e (the same standard test TestStoreLoadSeqCst64 uses) using our current ARM64\n\u003e StoreUint64/LoadUint64 implementation in the ARMMEM tool\n\u003e \u003chttps://www.cl.cam.ac.uk/%7Epes20/ppcmem/index.html#ARM\u003e and it confirms\n\u003e my concern that our current implementation is *not* sequentially\n\u003e consistent. (I was't able to get TestStoreLoadSeqCst64 to fail on the one\n\u003e physical ARM64 I have access to, but that doesn't mean it's not broken.)\n\u003e\nWhich hardware do you have access to? Different implementations definitely\ndiffer on how relaxed their memory hierarchy is, for example thunderX is\nmore relaxed than xgene.\n\nCheers,\nmwh\n",
	"user": {
		"login": "mwhudson",
		"id": 672022,
		"type": "User",
		"site_admin": false
	},
	"created_at": "2016-02-02T23:16:03Z",
	"updated_at": "2016-02-02T23:16:03Z"
}
