============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Mon Nov  6 12:58:04 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1002 : start command "open_project FOC_Controller.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(96)
HDL-1007 : analyze verilog file ../../al_ip/MCU.v
HDL-1007 : analyze verilog file ../../hall_sensor.v
HDL-1007 : analyze verilog file ../../shift_filter.v
HDL-1007 : analyze verilog file ../../ahb2hall_sensor.v
HDL-1007 : analyze verilog file ../../TOP.v
HDL-1007 : undeclared symbol 'S_sys_clk_40m', assumed default net type 'wire' in ../../TOP.v(26)
RUN-1001 : Project manager successfully analyzed 6 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_top
SYN-5055 WARNING: The kept net u_mcu/hsize_int[2] will be merged to another kept net u_ahb_hall_sensor/I_ahb_hsize[2]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[1] will be merged to another kept net u_ahb_hall_sensor/I_ahb_hsize[1]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[0] will be merged to another kept net u_ahb_hall_sensor/I_ahb_hsize[0]
SYN-5055 WARNING: The kept net u_mcu/hrdata[31] will be merged to another kept net u_ahb_hall_sensor/O_ahb_hrdata[31]
SYN-5055 WARNING: The kept net u_mcu/hrdata[30] will be merged to another kept net u_ahb_hall_sensor/O_ahb_hrdata[30]
SYN-5055 WARNING: The kept net u_mcu/hrdata[29] will be merged to another kept net u_ahb_hall_sensor/O_ahb_hrdata[29]
SYN-5055 WARNING: The kept net u_mcu/hrdata[28] will be merged to another kept net u_ahb_hall_sensor/O_ahb_hrdata[28]
SYN-5055 WARNING: The kept net u_mcu/hrdata[27] will be merged to another kept net u_ahb_hall_sensor/O_ahb_hrdata[27]
SYN-5055 WARNING: The kept net u_mcu/hrdata[26] will be merged to another kept net u_ahb_hall_sensor/O_ahb_hrdata[26]
SYN-5055 WARNING: The kept net u_mcu/hrdata[25] will be merged to another kept net u_ahb_hall_sensor/O_ahb_hrdata[25]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_mcu/hclk driven by BUFG (119 clock/control pins, 1 other pins).
SYN-4027 : Net u_ahb_hall_sensor/hall_sendor_u1/clk is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_ahb_hall_sensor/hall_sendor_u1/filter_inst/i_clk" drives clk pins.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_hall_sensor/hall_sendor_u1/clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_hall_sensor/hall_sendor_u1/filter_inst/i_clk as clock net
SYN-4025 : Tag rtl::Net u_mcu/hclk as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_ahb_hall_sensor/hall_sendor_u1/filter_inst/i_clk to drive 275 clock pins.
PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 863 instances
RUN-0007 : 248 luts, 485 seqs, 68 mslices, 36 lslices, 17 pads, 0 brams, 2 dsps
RUN-1001 : There are total 1161 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 924 nets have 2 pins
RUN-1001 : 186 nets have [3 - 5] pins
RUN-1001 : 16 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     19      
RUN-1001 :   No   |  No   |  Yes  |     308     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     70      
RUN-1001 :   Yes  |  No   |  Yes  |     88      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   6   |     3      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 10
PHY-3001 : Initial placement ...
PHY-3001 : design contains 861 instances, 248 luts, 485 seqs, 104 slices, 11 macros(104 instances: 68 mslices 36 lslices)
PHY-0007 : Cell area utilization is 9%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 171177
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 9%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 102605, overlap = 4.25
PHY-3002 : Step(2): len = 85793.7, overlap = 4
PHY-3002 : Step(3): len = 63299.4, overlap = 4
PHY-3002 : Step(4): len = 55703.8, overlap = 4
PHY-3002 : Step(5): len = 47705.5, overlap = 5.3125
PHY-3002 : Step(6): len = 43927.2, overlap = 4.25
PHY-3002 : Step(7): len = 41445.6, overlap = 2.28125
PHY-3002 : Step(8): len = 37451, overlap = 5.125
PHY-3002 : Step(9): len = 37637.2, overlap = 4.125
PHY-3002 : Step(10): len = 35338.4, overlap = 4.5625
PHY-3002 : Step(11): len = 34865.5, overlap = 4.8125
PHY-3002 : Step(12): len = 33268.7, overlap = 9.125
PHY-3002 : Step(13): len = 30263.5, overlap = 11.0312
PHY-3002 : Step(14): len = 29919.2, overlap = 11.4375
PHY-3002 : Step(15): len = 28850.2, overlap = 10.2812
PHY-3002 : Step(16): len = 28273, overlap = 14.5938
PHY-3002 : Step(17): len = 27392.2, overlap = 20.125
PHY-3002 : Step(18): len = 23869.6, overlap = 15.375
PHY-3002 : Step(19): len = 22591.2, overlap = 18.0312
PHY-3002 : Step(20): len = 22323.2, overlap = 23.3125
PHY-3002 : Step(21): len = 22470, overlap = 21.2188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.38677e-05
PHY-3002 : Step(22): len = 22137, overlap = 19.3438
PHY-3002 : Step(23): len = 21734.3, overlap = 21.3438
PHY-3002 : Step(24): len = 21457.9, overlap = 21.1562
PHY-3002 : Step(25): len = 19555.3, overlap = 24.5625
PHY-3002 : Step(26): len = 19064.3, overlap = 29.125
PHY-3002 : Step(27): len = 19504.4, overlap = 26.1875
PHY-3002 : Step(28): len = 19349.6, overlap = 23.9062
PHY-3002 : Step(29): len = 19366.8, overlap = 24.0625
PHY-3002 : Step(30): len = 19013.2, overlap = 27.4688
PHY-3002 : Step(31): len = 18807.7, overlap = 27.8438
PHY-3002 : Step(32): len = 19224.5, overlap = 20.6875
PHY-3002 : Step(33): len = 19132.1, overlap = 19.5
PHY-3002 : Step(34): len = 19182.4, overlap = 19.4688
PHY-3002 : Step(35): len = 19264, overlap = 21.7188
PHY-3002 : Step(36): len = 18635.5, overlap = 22.0938
PHY-3002 : Step(37): len = 18641.9, overlap = 14.625
PHY-3002 : Step(38): len = 18226.7, overlap = 17.0625
PHY-3002 : Step(39): len = 18379.5, overlap = 18.7188
PHY-3002 : Step(40): len = 18030.8, overlap = 16.375
PHY-3002 : Step(41): len = 17237, overlap = 18.0938
PHY-3002 : Step(42): len = 16365.7, overlap = 14.0625
PHY-3002 : Step(43): len = 16228.6, overlap = 14.25
PHY-3002 : Step(44): len = 15949.2, overlap = 11.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000187735
PHY-3002 : Step(45): len = 16015.1, overlap = 14.6875
PHY-3002 : Step(46): len = 15981.9, overlap = 14.6875
PHY-3002 : Step(47): len = 15785.6, overlap = 14.5625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000375471
PHY-3002 : Step(48): len = 15833, overlap = 14.5625
PHY-3002 : Step(49): len = 15840.2, overlap = 15.0312
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005220s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.2956e-06
PHY-3002 : Step(50): len = 15317.6, overlap = 34.125
PHY-3002 : Step(51): len = 15222.8, overlap = 34.9688
PHY-3002 : Step(52): len = 14893.4, overlap = 35.8438
PHY-3002 : Step(53): len = 14631.9, overlap = 37.5938
PHY-3002 : Step(54): len = 14224.1, overlap = 39.6875
PHY-3002 : Step(55): len = 13888.5, overlap = 40
PHY-3002 : Step(56): len = 13063.3, overlap = 41.0312
PHY-3002 : Step(57): len = 12856.8, overlap = 41.625
PHY-3002 : Step(58): len = 12563.9, overlap = 42.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.59121e-06
PHY-3002 : Step(59): len = 12316.1, overlap = 41.9688
PHY-3002 : Step(60): len = 12343, overlap = 41.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.71824e-05
PHY-3002 : Step(61): len = 12472.9, overlap = 41.5312
PHY-3002 : Step(62): len = 12730.8, overlap = 40.7812
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.0396e-05
PHY-3002 : Step(63): len = 12690.5, overlap = 40.0312
PHY-3002 : Step(64): len = 13294.8, overlap = 36.4688
PHY-3002 : Step(65): len = 13710.8, overlap = 32.375
PHY-3002 : Step(66): len = 13800.9, overlap = 31.1875
PHY-3002 : Step(67): len = 13626, overlap = 30.375
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 11%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.03107e-05
PHY-3002 : Step(68): len = 13863.9, overlap = 63.625
PHY-3002 : Step(69): len = 13765.2, overlap = 65.8125
PHY-3002 : Step(70): len = 13734.3, overlap = 69.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.06214e-05
PHY-3002 : Step(71): len = 14013.6, overlap = 63.5
PHY-3002 : Step(72): len = 14015.9, overlap = 65.5625
PHY-3002 : Step(73): len = 14484.3, overlap = 59.4375
PHY-3002 : Step(74): len = 14851.9, overlap = 57.8125
PHY-3002 : Step(75): len = 15006.5, overlap = 51.2812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.12428e-05
PHY-3002 : Step(76): len = 15588.4, overlap = 51.9375
PHY-3002 : Step(77): len = 15759.5, overlap = 51.9375
PHY-3002 : Step(78): len = 16184.2, overlap = 44.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.24856e-05
PHY-3002 : Step(79): len = 16949.8, overlap = 47.4062
PHY-3002 : Step(80): len = 17107.8, overlap = 48.0938
PHY-3002 : Step(81): len = 17182.3, overlap = 45.4375
PHY-3002 : Step(82): len = 17293.7, overlap = 45.5938
PHY-3002 : Step(83): len = 17782.9, overlap = 41.75
PHY-3002 : Step(84): len = 17886.4, overlap = 39.7188
PHY-3002 : Step(85): len = 17344.3, overlap = 40.5625
PHY-3002 : Step(86): len = 17044.6, overlap = 39.7188
PHY-3002 : Step(87): len = 16878.6, overlap = 39.0938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000164971
PHY-3002 : Step(88): len = 17389.2, overlap = 38.6875
PHY-3002 : Step(89): len = 17522.7, overlap = 38.6875
PHY-3002 : Step(90): len = 17774, overlap = 37.8125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000296741
PHY-3002 : Step(91): len = 18042.2, overlap = 35.9375
PHY-3002 : Step(92): len = 18354.8, overlap = 34.625
PHY-3002 : Step(93): len = 18578.7, overlap = 34.3438
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000539619
PHY-3002 : Step(94): len = 18707.6, overlap = 34
PHY-3002 : Step(95): len = 19097.5, overlap = 33.375
PHY-3002 : Step(96): len = 19540, overlap = 32.6562
PHY-3002 : Step(97): len = 19693.2, overlap = 33.125
PHY-3002 : Step(98): len = 19489.8, overlap = 32.6875
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00107924
PHY-3002 : Step(99): len = 19598.5, overlap = 32.6562
PHY-3002 : Step(100): len = 19751.3, overlap = 32.7188
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00186962
PHY-3002 : Step(101): len = 19789.2, overlap = 32.25
PHY-3002 : Step(102): len = 20147.9, overlap = 32.5
PHY-3002 : Step(103): len = 20307.3, overlap = 31.7188
PHY-3002 : Step(104): len = 20345.6, overlap = 31.7188
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00373923
PHY-3002 : Step(105): len = 20406.7, overlap = 31.1875
PHY-3002 : Step(106): len = 20448.8, overlap = 31.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00605008
PHY-3002 : Step(107): len = 20497, overlap = 31.1562
PHY-3002 : Step(108): len = 20597.9, overlap = 31.2812
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00978902
PHY-3002 : Step(109): len = 20666.9, overlap = 31.1875
PHY-3002 : Step(110): len = 20746.4, overlap = 31.25
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 31.25 peak overflow 1.75
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1161.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 24968, over cnt = 113(1%), over = 437, worst = 18
PHY-1001 : End global iterations;  0.069848s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (22.4%)

PHY-1001 : Congestion index: top1 = 39.13, top5 = 26.07, top10 = 20.27, top15 = 16.67.
PHY-1001 : End incremental global routing;  0.093705s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (16.7%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 4236, tnet num: 1159, tinst num: 861, tnode num: 5865, tedge num: 7100.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.206076s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (37.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.316421s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (34.6%)

OPT-1001 : Current memory(MB): used = 154, reserve = 124, peak = 154.
OPT-1001 : End physical optimization;  0.325526s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (33.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 248 LUT to BLE ...
SYN-4008 : Packed 248 LUT and 137 SEQ to BLE.
SYN-4003 : Packing 348 remaining SEQ's ...
SYN-4005 : Packed 76 SEQ with LUT/SLICE
SYN-4006 : 41 single LUT's are left
SYN-4006 : 272 single SEQ's are left
SYN-4011 : Packing model "fpga_top" (AL_USER_NORMAL) with 520/720 primitive instances ...
PHY-3001 : End packing;  0.034116s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (91.6%)

PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 405 instances
RUN-1001 : 190 mslices, 189 lslices, 17 pads, 0 brams, 2 dsps
RUN-1001 : There are total 1028 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 789 nets have 2 pins
RUN-1001 : 186 nets have [3 - 5] pins
RUN-1001 : 18 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 403 instances, 379 slices, 11 macros(104 instances: 68 mslices 36 lslices)
PHY-3001 : Cell area utilization is 16%
PHY-3001 : After packing: Len = 20519.6, Over = 37.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 16%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.2062e-05
PHY-3002 : Step(111): len = 17771.7, overlap = 39.5
PHY-3002 : Step(112): len = 17427.7, overlap = 39.75
PHY-3002 : Step(113): len = 17032.7, overlap = 39.5
PHY-3002 : Step(114): len = 16824.2, overlap = 41.25
PHY-3002 : Step(115): len = 16389.5, overlap = 41.25
PHY-3002 : Step(116): len = 16183.5, overlap = 41
PHY-3002 : Step(117): len = 16198.3, overlap = 40.5
PHY-3002 : Step(118): len = 16196.4, overlap = 42.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.41241e-05
PHY-3002 : Step(119): len = 16973.5, overlap = 38.75
PHY-3002 : Step(120): len = 17114.5, overlap = 37.75
PHY-3002 : Step(121): len = 17526.7, overlap = 37
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000128248
PHY-3002 : Step(122): len = 17987.9, overlap = 35.25
PHY-3002 : Step(123): len = 18197.7, overlap = 33.75
PHY-3002 : Step(124): len = 18513.3, overlap = 35.5
PHY-3002 : Step(125): len = 18639.2, overlap = 34.75
PHY-3002 : Step(126): len = 18795.2, overlap = 35.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000256496
PHY-3002 : Step(127): len = 19173.5, overlap = 34
PHY-3002 : Step(128): len = 19604.6, overlap = 34.25
PHY-3002 : Step(129): len = 19707, overlap = 34
PHY-3002 : Step(130): len = 19726.9, overlap = 32.25
PHY-3002 : Step(131): len = 19706.4, overlap = 32.5
PHY-3002 : Step(132): len = 19651.3, overlap = 31.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.165109s wall, 0.031250s user + 0.093750s system = 0.125000s CPU (75.7%)

PHY-3001 : Trial Legalized: Len = 21779.3
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 16%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000229414
PHY-3002 : Step(133): len = 20313.3, overlap = 6.25
PHY-3002 : Step(134): len = 19719, overlap = 16.5
PHY-3002 : Step(135): len = 19672.9, overlap = 17.5
PHY-3002 : Step(136): len = 19658.5, overlap = 18.25
PHY-3002 : Step(137): len = 19534.3, overlap = 19.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000458828
PHY-3002 : Step(138): len = 19645.3, overlap = 20.75
PHY-3002 : Step(139): len = 19783.8, overlap = 19.75
PHY-3002 : Step(140): len = 19870.3, overlap = 18.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000917657
PHY-3002 : Step(141): len = 19918, overlap = 18.5
PHY-3002 : Step(142): len = 19984.8, overlap = 19
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003319s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 20869.5, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 930 tiles.
PHY-3001 : End spreading;  0.003100s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 9 instances has been re-located, deltaX = 4, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 20987.5, Over = 0
RUN-1003 : finish command "place" in  4.075889s wall, 0.984375s user + 0.578125s system = 1.562500s CPU (38.3%)

RUN-1004 : used memory is 140 MB, reserved memory is 109 MB, peak memory is 154 MB
RUN-1002 : start command "export_db FOC_Controller_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 405 instances
RUN-1001 : 190 mslices, 189 lslices, 17 pads, 0 brams, 2 dsps
RUN-1001 : There are total 1028 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 789 nets have 2 pins
RUN-1001 : 186 nets have [3 - 5] pins
RUN-1001 : 18 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 3493, tnet num: 1026, tinst num: 403, tnode num: 4633, tedge num: 6119.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 190 mslices, 189 lslices, 17 pads, 0 brams, 2 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1026 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 568 clock pins, and constraint 1140 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 25240, over cnt = 58(0%), over = 80, worst = 3
PHY-1002 : len = 25496, over cnt = 45(0%), over = 52, worst = 3
PHY-1002 : len = 26104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.095613s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (32.7%)

PHY-1001 : Congestion index: top1 = 28.96, top5 = 22.31, top10 = 18.46, top15 = 15.82.
PHY-1001 : End global routing;  0.120439s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (38.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 176, reserve = 146, peak = 186.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_hall_sensor/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_hall_sensor/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_hall_sensor/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_mcu/hclk will be merged with clock u_pll/clk0_buf
PHY-1001 : clock net u_ahb_hall_sensor/hall_sendor_u1/filter_inst/i_clk_syn_4 will be merged with clock u_ahb_hall_sensor/hall_sendor_u1/filter_inst/i_clk
PHY-1001 : net u_ahb_hall_sensor/hall_sendor_u1/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_hall_sensor/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_hall_sensor/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_hall_sensor/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 271, reserve = 242, peak = 271.
PHY-1001 : End build detailed router design. 1.801681s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (55.5%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 10096, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.370118s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (84.4%)

PHY-1001 : Current memory(MB): used = 281, reserve = 253, peak = 281.
PHY-1001 : End phase 1; 0.372932s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (83.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 73% nets.
PHY-1001 : Routed 89% nets.
PHY-1022 : len = 70296, over cnt = 15(0%), over = 15, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 282, reserve = 253, peak = 282.
PHY-1001 : End initial routed; 0.493092s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (53.9%)

PHY-1001 : Current memory(MB): used = 282, reserve = 253, peak = 282.
PHY-1001 : End phase 2; 0.493141s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (53.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 70264, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.012452s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 70280, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.011168s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-1001 : 3 feed throughs used by 3 nets
PHY-1001 : End commit to database; 0.131402s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (47.6%)

PHY-1001 : Current memory(MB): used = 291, reserve = 263, peak = 291.
PHY-1001 : End phase 3; 0.191346s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (49.0%)

PHY-1003 : Routed, final wirelength = 70280
PHY-1001 : Current memory(MB): used = 292, reserve = 263, peak = 292.
PHY-1001 : End export database. 0.004073s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  2.967682s wall, 1.703125s user + 0.000000s system = 1.703125s CPU (57.4%)

RUN-1003 : finish command "route" in  3.331153s wall, 1.921875s user + 0.000000s system = 1.921875s CPU (57.7%)

RUN-1004 : used memory is 252 MB, reserved memory is 225 MB, peak memory is 292 MB
RUN-1002 : start command "report_area -io_info -file FOC_Controller_phy.area"
RUN-1001 : standard
***Report Model: fpga_top Device: SF1S60CG121I***

IO Statistics
#IO                        11
  #input                    9
  #output                   2
  #inout                    0

Utilization Statistics
#lut                      460   out of   5824    7.90%
#reg                      530   out of   5824    9.10%
#le                       732
  #lut only               202   out of    732   27.60%
  #reg only               272   out of    732   37.16%
  #lut&reg                258   out of    732   35.25%
#dsp                        2   out of     10   20.00%
#bram                       0   out of     26    0.00%
  #bram9k                   0
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       11   out of     55   20.00%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      2   50.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                              Type               DriverType         Driver                                                     Fanout
#1        u_ahb_hall_sensor/hall_sendor_u1/filter_inst/i_clk    GCLK               mslice             u_ahb_hall_sensor/hall_sendor_u1/filter_en_reg_syn_5.q0    152
#2        u_ahb_hall_sensor/hall_sendor_u1/clk                  GCLK               pll                u_pll/pll_inst.clkc1                                       71
#3        u_pll/clk0_buf                                        GCLK               pll                u_pll/pll_inst.clkc0                                       65
#4        I_clk_25m_dup_1                                       GCLK               io                 I_clk_25m_syn_2.di                                         1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP      NONE    
   I_hall_u       INPUT        C10        LVCMOS18          N/A          PULLUP      NONE    
   I_hall_v       INPUT        C11        LVCMOS18          N/A          PULLUP      NONE    
   I_hall_w       INPUT        E11        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP      NONE    
   I_rst_n        INPUT         J2        LVCMOS18          N/A          PULLUP      NONE    
  I_uart_rx       INPUT         E4        LVCMOS18          N/A          PULLUP      NONE    
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE       NONE    
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE       NONE    
  hold_n_io3     OUTPUT        S6_1       LVCMOS18           8            NONE       NONE    
   mosi_io0       INOUT        S6_5       LVCMOS18           8           PULLUP      NONE    

Report Hierarchy Area:
+------------------------------------------------------------------------------------------+
|Instance            |Module          |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------+
|top                 |fpga_top        |732    |356     |104     |530     |0       |2       |
|  u_ahb_hall_sensor |ahb2hall_sensor |718    |349     |97      |530     |0       |2       |
|    hall_sendor_u1  |hall_sensor     |552    |219     |97      |395     |0       |2       |
|      filter_inst   |shift_filter    |286    |39      |17      |283     |0       |0       |
|  u_mcu             |MCU             |0      |0       |0       |0       |0       |0       |
|  u_pll             |pll             |0      |0       |0       |0       |0       |0       |
+------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       778   
    #2          2       137   
    #3          3        40   
    #4          4        8    
    #5        5-10       19   
    #6        11-50      23   
    #7       51-100      2    
    #8       101-500     1    
  Average     2.14            

RUN-1002 : start command "export_db FOC_Controller_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid FOC_Controller_inst.bid"
RUN-1002 : start command "bitgen -bit FOC_Controller.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 403
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 1028, pip num: 7162
BIT-1002 : Init feedthrough completely, num: 3
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 543 valid insts, and 19411 bits set as '1'.
BIT-1004 : Generate bits file FOC_Controller.bit.
RUN-1003 : finish command "bitgen -bit FOC_Controller.bit" in  1.345152s wall, 5.171875s user + 0.078125s system = 5.250000s CPU (390.3%)

RUN-1004 : used memory is 253 MB, reserved memory is 226 MB, peak memory is 437 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231106_125804.log"
