{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733035468918 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733035468919 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  1 00:44:28 2024 " "Processing started: Sun Dec  1 00:44:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733035468919 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733035468919 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MOD_8_X -c MOD_8_X " "Command: quartus_map --read_settings_files=on --write_settings_files=off MOD_8_X -c MOD_8_X" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733035468919 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733035469242 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733035469242 ""}
{ "Warning" "WSGN_SEARCH_FILE" "MOD_8_X.vhd 2 1 " "Using design file MOD_8_X.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOD_8_X-Behavioral " "Found design unit 1: MOD_8_X-Behavioral" {  } { { "MOD_8_X.vhd" "" { Text "/home/yaelrdf/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_8_X/MOD_8_X.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733035490107 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOD_8_X " "Found entity 1: MOD_8_X" {  } { { "MOD_8_X.vhd" "" { Text "/home/yaelrdf/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_8_X/MOD_8_X.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733035490107 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733035490107 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MOD_8_X " "Elaborating entity \"MOD_8_X\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733035490113 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_redux.vhd 2 1 " "Using design file clk_redux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_redux-Behavioral " "Found design unit 1: clk_redux-Behavioral" {  } { { "clk_redux.vhd" "" { Text "/home/yaelrdf/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_8_X/clk_redux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733035490119 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_redux " "Found entity 1: clk_redux" {  } { { "clk_redux.vhd" "" { Text "/home/yaelrdf/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_8_X/clk_redux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733035490119 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733035490119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_redux clk_redux:clk_redux_inst " "Elaborating entity \"clk_redux\" for hierarchy \"clk_redux:clk_redux_inst\"" {  } { { "MOD_8_X.vhd" "clk_redux_inst" { Text "/home/yaelrdf/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_8_X/MOD_8_X.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733035490121 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "clk_1hz " "Inserted always-enabled tri-state buffer between \"clk_1hz\" and its non-tri-state driver." {  } { { "MOD_8_X.vhd" "" { Text "/home/yaelrdf/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_8_X/MOD_8_X.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1733035490659 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "estado\[0\] " "Inserted always-enabled tri-state buffer between \"estado\[0\]\" and its non-tri-state driver." {  } { { "MOD_8_X.vhd" "" { Text "/home/yaelrdf/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_8_X/MOD_8_X.vhd" 41 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1733035490659 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "estado\[1\] " "Inserted always-enabled tri-state buffer between \"estado\[1\]\" and its non-tri-state driver." {  } { { "MOD_8_X.vhd" "" { Text "/home/yaelrdf/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_8_X/MOD_8_X.vhd" 41 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1733035490659 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "estado\[2\] " "Inserted always-enabled tri-state buffer between \"estado\[2\]\" and its non-tri-state driver." {  } { { "MOD_8_X.vhd" "" { Text "/home/yaelrdf/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_8_X/MOD_8_X.vhd" 41 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1733035490659 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1733035490659 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "clk_1hz " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"clk_1hz\" is moved to its source" {  } { { "MOD_8_X.vhd" "" { Text "/home/yaelrdf/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_8_X/MOD_8_X.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1733035490660 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "estado\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"estado\[0\]\" is moved to its source" {  } { { "MOD_8_X.vhd" "" { Text "/home/yaelrdf/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_8_X/MOD_8_X.vhd" 41 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1733035490660 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "estado\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"estado\[1\]\" is moved to its source" {  } { { "MOD_8_X.vhd" "" { Text "/home/yaelrdf/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_8_X/MOD_8_X.vhd" 41 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1733035490660 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "estado\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"estado\[2\]\" is moved to its source" {  } { { "MOD_8_X.vhd" "" { Text "/home/yaelrdf/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_8_X/MOD_8_X.vhd" 41 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1733035490660 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1733035490660 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "clk_1hz~synth " "Node \"clk_1hz~synth\"" {  } { { "MOD_8_X.vhd" "" { Text "/home/yaelrdf/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_8_X/MOD_8_X.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733035490711 ""} { "Warning" "WMLS_MLS_NODE_NAME" "estado\[0\]~synth " "Node \"estado\[0\]~synth\"" {  } { { "MOD_8_X.vhd" "" { Text "/home/yaelrdf/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_8_X/MOD_8_X.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733035490711 ""} { "Warning" "WMLS_MLS_NODE_NAME" "estado\[1\]~synth " "Node \"estado\[1\]~synth\"" {  } { { "MOD_8_X.vhd" "" { Text "/home/yaelrdf/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_8_X/MOD_8_X.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733035490711 ""} { "Warning" "WMLS_MLS_NODE_NAME" "estado\[2\]~synth " "Node \"estado\[2\]~synth\"" {  } { { "MOD_8_X.vhd" "" { Text "/home/yaelrdf/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_8_X/MOD_8_X.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733035490711 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1733035490711 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display\[0\] VCC " "Pin \"display\[0\]\" is stuck at VCC" {  } { { "MOD_8_X.vhd" "" { Text "/home/yaelrdf/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_8_X/MOD_8_X.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733035490712 "|MOD_8_X|display[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[1\] VCC " "Pin \"display\[1\]\" is stuck at VCC" {  } { { "MOD_8_X.vhd" "" { Text "/home/yaelrdf/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_8_X/MOD_8_X.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733035490712 "|MOD_8_X|display[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[2\] VCC " "Pin \"display\[2\]\" is stuck at VCC" {  } { { "MOD_8_X.vhd" "" { Text "/home/yaelrdf/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_8_X/MOD_8_X.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733035490712 "|MOD_8_X|display[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[7\] VCC " "Pin \"display\[7\]\" is stuck at VCC" {  } { { "MOD_8_X.vhd" "" { Text "/home/yaelrdf/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_8_X/MOD_8_X.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733035490712 "|MOD_8_X|display[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[8\] VCC " "Pin \"display\[8\]\" is stuck at VCC" {  } { { "MOD_8_X.vhd" "" { Text "/home/yaelrdf/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_8_X/MOD_8_X.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733035490712 "|MOD_8_X|display[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733035490712 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "102 " "Implemented 102 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733035490777 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733035490777 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1733035490777 ""} { "Info" "ICUT_CUT_TM_LCELLS" "79 " "Implemented 79 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733035490777 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733035490777 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "386 " "Peak virtual memory: 386 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733035490903 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  1 00:44:50 2024 " "Processing ended: Sun Dec  1 00:44:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733035490903 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733035490903 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733035490903 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733035490903 ""}
