#include "GenericUSBXHCI.h"
#ifdef DEBOUNCING
#include "XHCITypes.h"
#endif

#define CLASS GenericUSBXHCI
#define super IOUSBControllerV3

#pragma mark -
#pragma mark Root Hub
#pragma mark -


#pragma mark -
#pragma mark XHCI Feature Methods
#pragma mark -

__attribute__((visibility("hidden")))
IOReturn CLASS::XHCIRootHubPowerPort(uint16_t port, bool state)
{
	uint32_t volatile* pPortSC;
	uint32_t portSC;

	if (_rhPortBeingReset[port])
		return kIOReturnNotPermitted;
	portSC = GetPortSCForWriting(port);
	if (m_invalid_regspace)
		return kIOReturnNoDevice;
	pPortSC = &_pXHCIOperationalRegisters->prs[port].PortSC;
	if (state)
		portSC |= XHCI_PS_PP;
	else {
		/*
		 * Clear any pending change flags while powering down port.
		 */
		portSC |= XHCI_PS_CHANGEBITS;
		portSC &= ~(XHCI_PS_PP | XHCI_PS_WAKEBITS);
	}
	Write32Reg(pPortSC, portSC);
	XHCIHandshake(pPortSC, XHCI_PS_PP, portSC, 10);
	if (m_invalid_regspace)
		return kIOReturnNoDevice;
	return kIOReturnSuccess;
}

__attribute__((visibility("hidden")))
IOReturn CLASS::XHCIRootHubEnablePort(uint16_t port, bool state)
{
	uint32_t portSC;

	if (state)
		return kIOReturnUnsupported;
	if (_rhPortBeingReset[port])
		return kIOReturnNotPermitted;
	portSC = GetPortSCForWriting(port);
	if (m_invalid_regspace)
		return kIOReturnNoDevice;
	/*
	 * Clear any pending change flags while disabling port.
	 */
	portSC |= XHCI_PS_CHANGEBITS;
	Write32Reg(&_pXHCIOperationalRegisters->prs[port].PortSC, portSC | XHCI_PS_PED);
	return kIOReturnSuccess;
}

__attribute__((visibility("hidden")))
IOReturn CLASS::XHCIRootHubSetLinkStatePort(uint8_t linkState, uint16_t port)
{
	uint32_t portSC;

	/*
	 * Note: This method only called on SuperSpeed ports
	 *   (see SetRootHubPortFeature)
	 */
	switch (linkState) {
		case kSSHubPortLinkStateU0:
			return XHCIRootHubSuspendPort(kUSBDeviceSpeedSuper, port, false);
		case kSSHubPortLinkStateU3:
			return XHCIRootHubSuspendPort(kUSBDeviceSpeedSuper, port, true);
	}
	if (_rhPortBeingReset[port])
		return kIOReturnNotPermitted;
	portSC = GetPortSCForWriting(port);
	if (m_invalid_regspace)
		return kIOReturnNoDevice;
	/*
	 * Clear any stray PLC when changing state
	 */
	Write32Reg(&_pXHCIOperationalRegisters->prs[port].PortSC, portSC |
			   XHCI_PS_LWS | XHCI_PS_PLS_SET(linkState) | XHCI_PS_PLC);
	return kIOReturnSuccess;
}

__attribute__((visibility("hidden")))
IOReturn CLASS::XHCIRootHubWarmResetPort(uint16_t port)
{
	uint32_t portSC;

	if (_rhPortBeingReset[port])
		return kIOReturnNotPermitted;
	portSC = GetPortSCForWriting(port);
	if (m_invalid_regspace)
		return kIOReturnNoDevice;
	Write32Reg(&_pXHCIOperationalRegisters->prs[port].PortSC, portSC | XHCI_PS_WPR);
	return kIOReturnSuccess;
}

__attribute__((visibility("hidden")))
IOReturn CLASS::XHCIRootHubResetPort(uint8_t protocol, uint16_t port)
{
	IOReturn rc;
#ifdef LONG_RESET
	uint32_t recCount;
#endif

	if (_rhPortBeingReset[port])
		return kIOReturnSuccess;
	_rhPortBeingReset[port] = true;
#ifdef LONG_RESET
	for (recCount = 0U; _workLoop->inGate();) {
		++recCount;
		_workLoop->OpenGate();
	}
#endif
	rc = RHResetPort(protocol, port);
#ifdef LONG_RESET
	while (recCount--)
		_workLoop->CloseGate();
#endif
	_rhPortBeingReset[port] = false;
	return rc;
}

__attribute__((visibility("hidden")))
IOReturn CLASS::XHCIRootHubSuspendPort(uint8_t protocol, uint16_t port, bool state)
{
	uint64_t deadline;
	uint32_t volatile* pPortSC;
	uint32_t portSC, count;

	if (_rhPortBeingResumed[port] && !state)
		return kIOReturnSuccess;
	if (_rhPortBeingReset[port])
		return kIOReturnNotPermitted;
	pPortSC = &_pXHCIOperationalRegisters->prs[port].PortSC;
	if (state) {
		for (count = 0U; count < 3U; ++count) {
			if (count)
				IOSleep(50U);
			portSC = Read32Reg(pPortSC);
			if (m_invalid_regspace)
				return kIOReturnNoDevice;
			if (XHCI_PS_PLS_GET(portSC) != XDEV_RECOVERY)
				break;
		}
		if (count >= 3U)
			return kIOUSBDevicePortWasNotSuspended;
	}
	portSC = GetPortSCForWriting(port);
	if (m_invalid_regspace)
		return kIOReturnNoDevice;
	if (state)
		portSC |= XHCI_PS_LWS | XHCI_PS_PLS_SET(XDEV_U3);
	else if (protocol == kUSBDeviceSpeedSuper)
		portSC |= XHCI_PS_LWS | XHCI_PS_PLS_SET(XDEV_U0);
	else if (protocol == kUSBDeviceSpeedHigh)
		portSC |= XHCI_PS_LWS | XHCI_PS_PLS_SET(XDEV_RESUME);
	/*
	 * Clear any stray PLC when changing state
	 */
	Write32Reg(pPortSC, portSC | XHCI_PS_PLC);
	if (state)
		CheckedSleep(1U);	// Note: xHC may need up to 1 frame to being suspend, AppleUSBHubPort::Suspend waits another 10msec for suspension to complete
	else {
		_rhPortBeingResumed[port] = true;
		if (protocol != kUSBDeviceSpeedSuper &&
			_rhResumePortTimerThread[port]) {
			clock_interval_to_deadline(20U, kMillisecondScale, &deadline);
			thread_call_enter1_delayed(_rhResumePortTimerThread[port],
									   reinterpret_cast<thread_call_param_t>(static_cast<size_t>(port)),
									   deadline);
		}
	}
	return kIOReturnSuccess;
}

__attribute__((visibility("hidden")))
IOReturn CLASS::XHCIRootHubClearPortConnectionChange(uint16_t port)
{
	IOReturn rc = XHCIRootHubClearPortChangeBit(port, XHCI_PS_CSC);
	if (_rhPortEmulateCSC[port])
		_rhPortEmulateCSC[port] = false;
#ifdef DEBOUNCING
	_rhPortDebouncing[port] = false;
	_rhPortDebounceADisconnect[port] = false;
#endif
	return rc;
}

__attribute__((visibility("hidden")))
IOReturn CLASS::XHCIRootHubClearPortChangeBit(uint16_t port, uint32_t bitMask)
{
	uint32_t portSC = GetPortSCForWriting(port);
	if (m_invalid_regspace)
		return kIOReturnNoDevice;
	Write32Reg(&_pXHCIOperationalRegisters->prs[port].PortSC, portSC | bitMask);
	return kIOReturnSuccess;
}

#pragma mark -
#pragma mark RH Port Reset
#pragma mark -

__attribute__((visibility("hidden")))
IOReturn CLASS::RHResetPort(uint8_t protocol, uint16_t port)
{
	uint32_t portSC;
#ifdef LONG_RESET
	uint32_t companionPortSC, companionPLSAfterReset, count;
	uint16_t companionPort;
#endif

	portSC = GetPortSCForWriting(port);
	if (m_invalid_regspace)
		return kIOReturnNoDevice;
	Write32Reg(&_pXHCIOperationalRegisters->prs[port].PortSC, portSC | XHCI_PS_PR);
#ifdef LONG_RESET
	if (!(_errataBits & kErrataIntelPortMuxing) ||
		(gUSBStackDebugFlags & kUSBDisableMuxedPortsMask))
		return kIOReturnSuccess;
	for (count = 0U; count < 8U; ++count) {
		if (count)
			IOSleep(32U);
		portSC = Read32Reg(&_pXHCIOperationalRegisters->prs[port].PortSC);
		if (m_invalid_regspace)
			return kIOReturnNoDevice;
		if (portSC & XHCI_PS_PRC)
			break;
	}
	if (XHCI_PS_SPEED_GET(portSC) == XDEV_SS)
		return kIOReturnSuccess;
	IOSleep(500U - count * 32U);
	companionPort = GetCompanionRootPort(protocol, port);
	if (companionPort == UINT16_MAX)
		return kIOReturnSuccess;
	companionPortSC = Read32Reg(&_pXHCIOperationalRegisters->prs[companionPort].PortSC);
	if (m_invalid_regspace)
		return kIOReturnNoDevice;
	portSC = Read32Reg(&_pXHCIOperationalRegisters->prs[port].PortSC);
	if (m_invalid_regspace)
		return kIOReturnNoDevice;
	companionPLSAfterReset = XHCI_PS_PLS_GET(companionPortSC);
	if (XHCI_PS_SPEED_GET(portSC) == XDEV_HS &&
		(portSC & XHCI_PS_CCS) &&
		!(companionPortSC & (XHCI_PS_CCS | XHCI_PS_CEC | XHCI_PS_CAS | XHCI_PS_PLC | XHCI_PS_WRC)) &&
		companionPLSAfterReset == XDEV_RXDETECT) {
		Write32Reg(&_pXHCIOperationalRegisters->prs[port].PortSC, (portSC & XHCI_PS_WRITEBACK_MASK) | XHCI_PS_PRC);
		HCSelect(static_cast<uint8_t>(port), 0U);
		for (count = 0U; count < 8U; ++count) {
			if (count)
				IOSleep(32U);
			portSC = Read32Reg(&_pXHCIOperationalRegisters->prs[port].PortSC);
			if (m_invalid_regspace)
				return kIOReturnNoDevice;
			if (portSC & XHCI_PS_CSC)
				break;
		}
		Write32Reg(&_pXHCIOperationalRegisters->prs[port].PortSC, (portSC & XHCI_PS_WRITEBACK_MASK) | XHCI_PS_CSC);
		return kIOUSBDeviceTransferredToCompanion;
	}
	if (!_inTestMode && companionPLSAfterReset == XDEV_COMPLIANCE) {
		XHCIRootHubWarmResetPort(companionPort);
		for (count = 0U; count < 8U; ++count) {
			if (count)
				IOSleep(32U);
			companionPortSC = Read32Reg(&_pXHCIOperationalRegisters->prs[companionPort].PortSC);
			if (m_invalid_regspace)
				return kIOReturnNoDevice;
			if (companionPortSC & (XHCI_PS_PRC | XHCI_PS_WRC))
				break;
		}
		if (companionPortSC & (XHCI_PS_PRC | XHCI_PS_WRC))
			Write32Reg(&_pXHCIOperationalRegisters->prs[companionPort].PortSC,
					   (companionPortSC & XHCI_PS_WRITEBACK_MASK) | XHCI_PS_PRC | XHCI_PS_WRC);
	}
#endif
	return kIOReturnSuccess;
}

#pragma mark -
#pragma mark RH Port Resume
#pragma mark -

__attribute__((visibility("hidden")))
void CLASS::RHResumePortTimer(uint32_t port)
{
	/*
	 * Note: For a USB2 port, this handler should be trigerred with
	 *   a 20ms delay from discovery of XDEV_RESUME.
	 */
	IOCommandGate* commandGate = _commandGate;
	if (!commandGate)
		return;
	/*
	 * Skip this if initiated from RestoreControllerStateFromSleep
	 */
	if (_controllerAvailable)
		EnsureUsability();
	commandGate->runAction(RHResumePortCompletionEntry,
						   reinterpret_cast<void*>(static_cast<size_t>(port)));
}

__attribute__((visibility("hidden")))
IOReturn CLASS::RHResumePortCompletionEntry(OSObject *owner,
											void *arg0,
											void *arg1,
											void *arg2,
											void *arg3)
{
	CLASS* me = OSDynamicCast(CLASS, owner);
	if (!me)
		return kIOReturnInternalError;
	return me->RHResumePortCompletion(static_cast<uint32_t>(reinterpret_cast<size_t>(arg0)));
}

__attribute__((visibility("hidden")))
IOReturn CLASS::RHResumePortCompletion(uint32_t port)
{
	uint32_t portSC;

	if (!_rhPortBeingResumed[port])
		return kIOReturnInternalError;
	if (m_invalid_regspace /* || !_controllerAvailable */) {
		_rhPortBeingResumed[port] = false;
		return kIOReturnNoDevice;
	}
	portSC = GetPortSCForWriting(static_cast<uint16_t>(port));
	if (m_invalid_regspace)
		return kIOReturnNoDevice;
	Write32Reg(&_pXHCIOperationalRegisters->prs[port].PortSC, portSC | XHCI_PS_LWS | XHCI_PS_PLS_SET(XDEV_U0) | XHCI_PS_PLC);
	return kIOReturnSuccess;
}

__attribute__((visibility("hidden")))
IOReturn CLASS::RHCompleteResumeOnAllPorts(void)
{
	uint32_t wait_val;

	if (m_invalid_regspace || !_controllerAvailable) {
		for (uint8_t port = 0U; port < _rootHubNumPorts; ++port)
			if (_rhPortBeingResumed[port])
				_rhPortBeingResumed[port] = false;
		return kIOReturnInternalError;
	}
	wait_val = 0U;
	for (uint8_t port = 0U; port < _rootHubNumPorts; ++port) {
		if (!_rhPortBeingResumed[port])
			continue;
		Write32Reg(&_pXHCIOperationalRegisters->prs[port].PortSC,
				   GetPortSCForWriting(port) | XHCI_PS_LWS | XHCI_PS_PLS_SET(XDEV_U0) | XHCI_PS_PLC);
		wait_val = 2U;
	}
	if (wait_val)
		IOSleep(wait_val);
	for (uint8_t port = 0U; port < _rootHubNumPorts; ++port)
		if (_rhPortBeingResumed[port])
			_rhPortBeingResumed[port] = false;
	return kIOReturnSuccess;
}

/*
 * Returns true if it clears PLC
 */
__attribute__((visibility("hidden")))
bool CLASS::RHCheckForPortResume(uint16_t port, uint8_t protocol, uint32_t havePortSC)
{
	uint64_t deadline;
	uint32_t portSC;

	if (havePortSC == UINT32_MAX) {
		portSC = Read32Reg(&_pXHCIOperationalRegisters->prs[port].PortSC);
		if (m_invalid_regspace)
			return false;
	} else
		portSC = havePortSC;
	if (_rhPortBeingResumed[port]) {
		/*
		 * Check if port has reached U0 state.
		 */
		if (XHCI_PS_PLS_GET(portSC) == XDEV_U0)
			_rhPortBeingResumed[port] = false;
		return false;
	}
	if (XHCI_PS_PLS_GET(portSC) != XDEV_RESUME)
		return false;
	/*
	 * Device-initiated resume
	 */
	_rhPortBeingResumed[port] = true;
	if (protocol == kUSBDeviceSpeedSuper) {
		Write32Reg(&_pXHCIOperationalRegisters->prs[port].PortSC,
				   (portSC & XHCI_PS_WRITEBACK_MASK) | XHCI_PS_LWS | XHCI_PS_PLS_SET(XDEV_U0) | XHCI_PS_PLC);
		return true;
	}
	Write32Reg(&_pXHCIOperationalRegisters->prs[port].PortSC, (portSC & XHCI_PS_WRITEBACK_MASK) | XHCI_PS_PLC);
	if (_rhResumePortTimerThread[port]) {
		clock_interval_to_deadline(20U, kMillisecondScale, &deadline);
		thread_call_enter1_delayed(_rhResumePortTimerThread[port],
								   reinterpret_cast<thread_call_param_t>(static_cast<size_t>(port)),
								   deadline);
	}
	return true;
}

__attribute__((visibility("hidden")))
void CLASS::RHCheckForPortResumes(void)
{
	uint8_t protocol;

	if (m_invalid_regspace)
		return;
	for (uint8_t port = 0U; port < _rootHubNumPorts; ++port) {
		protocol = kUSBDeviceSpeedHigh;
		PortNumberCanonicalToProtocol(port, &protocol);
		RHCheckForPortResume(port, protocol, UINT32_MAX);
		if (m_invalid_regspace)
			return;
	}
}

#pragma mark -
#pragma mark RH Port Misc
#pragma mark -

__attribute__((visibility("hidden")))
void CLASS::RHClearUnserviceablePorts(void)
{
	uint16_t mask = static_cast<uint16_t>(_rhPortStatusChangeBitmapGated >> 16);
	uint8_t port = 15U;
	for (; mask; mask >>= 1, ++port)
		if (mask & 1U) {
			uint32_t portSC = Read32Reg(&_pXHCIOperationalRegisters->prs[port].PortSC);
			if (m_invalid_regspace)
				break;
			if (portSC & XHCI_PS_CHANGEBITS)
				Write32Reg(&_pXHCIOperationalRegisters->prs[port].PortSC, (portSC & XHCI_PS_WRITEBACK_MASK) | XHCI_PS_CHANGEBITS);
		}
	_rhPortStatusChangeBitmapGated &= UINT16_MAX;
}

#pragma mark -
#pragma mark RH Port Thread Calls
#pragma mark -

__attribute__((visibility("hidden")))
void CLASS::RHResumePortTimerEntry(OSObject* owner, void* param)
{
	CLASS* me = OSDynamicCast(CLASS, owner);
	if (!me)
		return;
	me->RHResumePortTimer(static_cast<uint32_t>(reinterpret_cast<size_t>(param)));
}

#pragma mark -
#pragma mark Port Accessors/Numbering
#pragma mark -

__attribute__((noinline, visibility("hidden")))
uint32_t CLASS::GetPortSCForWriting(uint16_t port)
{
	uint32_t portSC = Read32Reg(&_pXHCIOperationalRegisters->prs[port].PortSC);
	if (m_invalid_regspace)
		return portSC;
	/*
	 * Note: all bits that aren't RW-1-commands
	 */
	return portSC & (XHCI_PS_DR | XHCI_PS_WAKEBITS |
					 XHCI_PS_CAS | XHCI_PS_PIC_SET(3U) | (15U << 10) /* Speed */ | XHCI_PS_PP |
					 XHCI_PS_OCA | XHCI_PS_CCS);
}