#-----------------------------------------------------------
# xsim v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Feb 24 16:59:48 2025
# Process ID         : 12384
# Current directory  : E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog
# Command line       : xsim.exe -mode tcl -source {xsim.dir/yuv_filter/xsim_script.tcl}
# Log file           : E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/xsim.log
# Journal file       : E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog\xsim.jou
# Running On         : nightt_insider
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 5800U with Radeon Graphics         
# CPU Frequency      : 1896 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16487 MB
# Swap memory        : 22548 MB
# Total Virtual      : 39036 MB
# Available Virtual  : 9533 MB
#-----------------------------------------------------------
source xsim.dir/yuv_filter/xsim_script.tcl
# xsim {yuv_filter} -autoloadwcfg -tclbatch {yuv_filter.tcl}
Time resolution is 1 ps
source yuv_filter.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "1632385000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1632445 ns : File "E:/robot/project/xilinx_fpga_class/hls/lab2_generate_tcl/prj/yuv_filter/yuv_filter/hls/sim/verilog/yuv_filter.autotb.v" Line 899
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 195.352 ; gain = 0.000
## quit
INFO: xsimkernel Simulation Memory Usage: 320100 KB (Peak: 320100 KB), Simulation CPU Usage: 12546 ms
INFO: [Common 17-206] Exiting xsim at Mon Feb 24 17:00:03 2025...
