OpenROAD 6f9b2bb8b808b1bb5831d4525d868212ae50517a 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/simpleuart/runs/RUN_2023.12.03_10.07.08/tmp/routing/24-fill.odb'…
define_corners Typical
read_liberty -corner Typical /home/vsduser/Desktop/work/tools/openlane_working_dir/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_liberty -corner Typical /openlane/designs/simpleuart/src/sky130_fd_sc_hd__tt_025C_1v80.lib
[WARNING STA-0053] /openlane/designs/simpleuart/src/sky130_fd_sc_hd__tt_025C_1v80.lib line 1, library sky130_fd_sc_hd__tt_025C_1v80 already exists.
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/designs/simpleuart/src/simpleuart_synthesis.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   simpleuart
Die area:                 ( 0 0 ) ( 427715 438435 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     19158
Number of terminals:      141
Number of snets:          2
Number of nets:           1137

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
[INFO DRT-0164] Number of unique instances = 190.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 121789.
[INFO DRT-0033] mcon shape region query size = 277716.
[INFO DRT-0033] met1 shape region query size = 39980.
[INFO DRT-0033] via shape region query size = 2310.
[INFO DRT-0033] met2 shape region query size = 1388.
[INFO DRT-0033] via2 shape region query size = 1848.
[INFO DRT-0033] met3 shape region query size = 1523.
[INFO DRT-0033] via3 shape region query size = 1848.
[INFO DRT-0033] met4 shape region query size = 474.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0078]   Complete 666 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 172 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0084]   Complete 1299 groups.
#scanned instances     = 19158
#unique  instances     = 190
#stdCellGenAp          = 4971
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 3950
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 3376
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:27, elapsed time = 00:00:13, memory = 171.32 (MB), peak = 175.85 (MB)

Number of guides:     8769

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 61 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 63 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 2980.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 2254.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 1211.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 126.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 7.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 4198 vertical wires in 2 frboxes and 2380 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 190 vertical wires in 2 frboxes and 986 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 212.71 (MB), peak = 218.91 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 212.91 (MB), peak = 218.91 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 228.95 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:01, memory = 305.52 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:03, memory = 346.23 (MB).
    Completing 40% with 84 violations.
    elapsed time = 00:00:03, memory = 277.20 (MB).
    Completing 50% with 84 violations.
    elapsed time = 00:00:05, memory = 316.38 (MB).
    Completing 60% with 146 violations.
    elapsed time = 00:00:06, memory = 276.64 (MB).
    Completing 70% with 146 violations.
    elapsed time = 00:00:06, memory = 300.88 (MB).
    Completing 80% with 146 violations.
    elapsed time = 00:00:08, memory = 343.02 (MB).
    Completing 90% with 218 violations.
    elapsed time = 00:00:09, memory = 282.38 (MB).
    Completing 100% with 302 violations.
    elapsed time = 00:00:10, memory = 265.29 (MB).
[INFO DRT-0199]   Number of violations = 435.
Viol/Layer         li1   met1   met2
Metal Spacing       14    105      5
Min Hole             0      1      0
Recheck              1    101     31
Short                0    176      1
[INFO DRT-0267] cpu time = 00:00:22, elapsed time = 00:00:13, memory = 541.21 (MB), peak = 541.21 (MB)
Total wire length = 37198 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 19288 um.
Total wire length on LAYER met2 = 16882 um.
Total wire length on LAYER met3 = 450 um.
Total wire length on LAYER met4 = 576 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7807.
Up-via summary (total 7807):.

-----------------------
 FR_MASTERSLICE       0
            li1    3949
           met1    3719
           met2     126
           met3      13
           met4       0
-----------------------
                   7807


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 435 violations.
    elapsed time = 00:00:00, memory = 548.68 (MB).
    Completing 20% with 435 violations.
    elapsed time = 00:00:01, memory = 581.42 (MB).
    Completing 30% with 364 violations.
    elapsed time = 00:00:03, memory = 545.80 (MB).
    Completing 40% with 364 violations.
    elapsed time = 00:00:03, memory = 568.23 (MB).
    Completing 50% with 364 violations.
    elapsed time = 00:00:04, memory = 609.48 (MB).
    Completing 60% with 242 violations.
    elapsed time = 00:00:06, memory = 550.14 (MB).
    Completing 70% with 242 violations.
    elapsed time = 00:00:06, memory = 580.69 (MB).
    Completing 80% with 166 violations.
    elapsed time = 00:00:08, memory = 561.58 (MB).
    Completing 90% with 166 violations.
    elapsed time = 00:00:08, memory = 574.99 (MB).
    Completing 100% with 80 violations.
    elapsed time = 00:00:10, memory = 538.42 (MB).
[INFO DRT-0199]   Number of violations = 80.
Viol/Layer        met1   met2
Metal Spacing       17      0
Short               62      1
[INFO DRT-0267] cpu time = 00:00:20, elapsed time = 00:00:10, memory = 541.52 (MB), peak = 625.72 (MB)
Total wire length = 36828 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 19193 um.
Total wire length on LAYER met2 = 16654 um.
Total wire length on LAYER met3 = 400 um.
Total wire length on LAYER met4 = 580 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7707.
Up-via summary (total 7707):.

-----------------------
 FR_MASTERSLICE       0
            li1    3948
           met1    3620
           met2     126
           met3      13
           met4       0
-----------------------
                   7707


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 80 violations.
    elapsed time = 00:00:00, memory = 541.68 (MB).
    Completing 20% with 80 violations.
    elapsed time = 00:00:00, memory = 541.68 (MB).
    Completing 30% with 82 violations.
    elapsed time = 00:00:01, memory = 538.67 (MB).
    Completing 40% with 82 violations.
    elapsed time = 00:00:01, memory = 538.67 (MB).
    Completing 50% with 82 violations.
    elapsed time = 00:00:03, memory = 583.01 (MB).
    Completing 60% with 67 violations.
    elapsed time = 00:00:03, memory = 538.71 (MB).
    Completing 70% with 67 violations.
    elapsed time = 00:00:04, memory = 573.52 (MB).
    Completing 80% with 69 violations.
    elapsed time = 00:00:04, memory = 538.71 (MB).
    Completing 90% with 69 violations.
    elapsed time = 00:00:04, memory = 538.71 (MB).
    Completing 100% with 79 violations.
    elapsed time = 00:00:06, memory = 538.67 (MB).
[INFO DRT-0199]   Number of violations = 79.
Viol/Layer        met1   met2
Metal Spacing       26      0
Short               52      1
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:06, memory = 543.82 (MB), peak = 625.72 (MB)
Total wire length = 36686 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 19091 um.
Total wire length on LAYER met2 = 16617 um.
Total wire length on LAYER met3 = 396 um.
Total wire length on LAYER met4 = 580 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7688.
Up-via summary (total 7688):.

-----------------------
 FR_MASTERSLICE       0
            li1    3948
           met1    3601
           met2     126
           met3      13
           met4       0
-----------------------
                   7688


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 79 violations.
    elapsed time = 00:00:00, memory = 544.08 (MB).
    Completing 20% with 79 violations.
    elapsed time = 00:00:00, memory = 567.28 (MB).
    Completing 30% with 79 violations.
    elapsed time = 00:00:01, memory = 581.14 (MB).
    Completing 40% with 47 violations.
    elapsed time = 00:00:01, memory = 541.75 (MB).
    Completing 50% with 47 violations.
    elapsed time = 00:00:01, memory = 564.95 (MB).
    Completing 60% with 42 violations.
    elapsed time = 00:00:01, memory = 541.73 (MB).
    Completing 70% with 42 violations.
    elapsed time = 00:00:02, memory = 562.31 (MB).
    Completing 80% with 42 violations.
    elapsed time = 00:00:02, memory = 564.89 (MB).
    Completing 90% with 25 violations.
    elapsed time = 00:00:02, memory = 541.34 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:04, memory = 541.70 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1
Metal Spacing        2
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:04, memory = 541.70 (MB), peak = 625.72 (MB)
Total wire length = 36679 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 19024 um.
Total wire length on LAYER met2 = 16640 um.
Total wire length on LAYER met3 = 434 um.
Total wire length on LAYER met4 = 580 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7724.
Up-via summary (total 7724):.

-----------------------
 FR_MASTERSLICE       0
            li1    3948
           met1    3633
           met2     130
           met3      13
           met4       0
-----------------------
                   7724


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 541.70 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 541.70 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 541.70 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 541.83 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 541.83 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 541.83 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 541.83 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 541.83 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 541.83 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 562.19 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 562.19 (MB), peak = 625.72 (MB)
Total wire length = 36672 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 19017 um.
Total wire length on LAYER met2 = 16639 um.
Total wire length on LAYER met3 = 434 um.
Total wire length on LAYER met4 = 580 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7722.
Up-via summary (total 7722):.

-----------------------
 FR_MASTERSLICE       0
            li1    3948
           met1    3631
           met2     130
           met3      13
           met4       0
-----------------------
                   7722


[INFO DRT-0198] Complete detail routing.
Total wire length = 36672 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 19017 um.
Total wire length on LAYER met2 = 16639 um.
Total wire length on LAYER met3 = 434 um.
Total wire length on LAYER met4 = 580 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 7722.
Up-via summary (total 7722):.

-----------------------
 FR_MASTERSLICE       0
            li1    3948
           met1    3631
           met2     130
           met3      13
           met4       0
-----------------------
                   7722


[INFO DRT-0267] cpu time = 00:01:04, elapsed time = 00:00:36, memory = 562.19 (MB), peak = 625.72 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/simpleuart/runs/RUN_2023.12.03_10.07.08/results/routing/simpleuart.odb'…
Writing netlist to '/openlane/designs/simpleuart/runs/RUN_2023.12.03_10.07.08/results/routing/simpleuart.nl.v'…
Writing powered netlist to '/openlane/designs/simpleuart/runs/RUN_2023.12.03_10.07.08/results/routing/simpleuart.pnl.v'…
Writing layout to '/openlane/designs/simpleuart/runs/RUN_2023.12.03_10.07.08/results/routing/simpleuart.def'…
