
*** Running vivado
    with args -log dooraccess.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dooraccess.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source dooraccess.tcl -notrace
Command: synth_design -top dooraccess -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1580
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1026.480 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dooraccess' [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/dooraccess.v:1]
INFO: [Synth 8-6157] synthesizing module 'fsm_controller' [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/fsm_controller.v:1]
	Parameter IDLE bound to: 2'b00 
	Parameter COMPARE bound to: 2'b10 
	Parameter RESULT bound to: 2'b01 
	Parameter GRANT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/fsm_controller.v:20]
INFO: [Synth 8-226] default block is never used [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/fsm_controller.v:48]
INFO: [Synth 8-6155] done synthesizing module 'fsm_controller' (1#1) [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/fsm_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'doorshut' [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/doorshut.v:1]
INFO: [Synth 8-6157] synthesizing module 'heartbeat' [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/heartbeat.v:1]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'heartbeat' (2#1) [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/heartbeat.v:1]
INFO: [Synth 8-6155] done synthesizing module 'doorshut' (3#1) [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/doorshut.v:1]
INFO: [Synth 8-6157] synthesizing module 'doubledebounce' [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/doubledebounce.v:1]
INFO: [Synth 8-6157] synthesizing module 'heartbeat__parameterized0' [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/heartbeat.v:1]
	Parameter WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'heartbeat__parameterized0' (3#1) [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/heartbeat.v:1]
INFO: [Synth 8-6155] done synthesizing module 'doubledebounce' (4#1) [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/doubledebounce.v:1]
INFO: [Synth 8-6157] synthesizing module 'keyproc' [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/keyproc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'keyproc' (5#1) [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/keyproc.v:1]
INFO: [Synth 8-6157] synthesizing module 'LEDproc' [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/LEDproc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'LEDproc' (6#1) [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/LEDproc.v:1]
INFO: [Synth 8-6157] synthesizing module 'PIN_rom' [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/PIN_rom.v:1]
INFO: [Synth 8-226] default block is never used [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/PIN_rom.v:5]
INFO: [Synth 8-6155] done synthesizing module 'PIN_rom' (7#1) [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/PIN_rom.v:1]
INFO: [Synth 8-6157] synthesizing module 'pincomp' [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/pincomp.v:1]
	Parameter WAIT bound to: 2'b00 
	Parameter CHECK bound to: 2'b10 
	Parameter DONE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'pincomp' (8#1) [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/pincomp.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dooraccess' (9#1) [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/dooraccess.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1026.480 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1026.480 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1026.480 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1026.480 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/constrs_1/new/door_access_constrains_Basys3.xdc]
Finished Parsing XDC File [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/constrs_1/new/door_access_constrains_Basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/constrs_1/new/door_access_constrains_Basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dooraccess_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dooraccess_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1048.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1048.512 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1048.512 ; gain = 22.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1048.512 ; gain = 22.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1048.512 ; gain = 22.031
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm_controller'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pincomp'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                 COMPARE |                               01 |                               10
                  RESULT |                               10 |                               01
                   GRANT |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsm_controller'
WARNING: [Synth 8-327] inferring latch for variable 'reset_reg' [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/fsm_controller.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'done_reg' [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/pincomp.v:50]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                               00 |                               00
                   CHECK |                               01 |                               10
                    DONE |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pincomp'
WARNING: [Synth 8-327] inferring latch for variable 'found_reg' [E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.srcs/sources_1/imports/resource/pincomp.v:49]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1048.512 ; gain = 22.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 1     
	  10 Input    8 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 7     
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1048.512 ; gain = 22.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1048.512 ; gain = 22.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1048.512 ; gain = 22.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1048.512 ; gain = 22.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1048.512 ; gain = 22.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1048.512 ; gain = 22.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1048.512 ; gain = 22.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1048.512 ; gain = 22.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1048.512 ; gain = 22.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1048.512 ; gain = 22.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    10|
|3     |LUT1   |     5|
|4     |LUT2   |     5|
|5     |LUT3   |     8|
|6     |LUT4   |    10|
|7     |LUT5   |     3|
|8     |LUT6   |    22|
|9     |FDRE   |    69|
|10    |LD     |     3|
|11    |IBUF   |     5|
|12    |OBUF   |     8|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1048.512 ; gain = 22.031
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1048.512 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1048.512 ; gain = 22.031
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1048.512 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1054.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 1 instance 
  LD => LDCE (inverted pins: G): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1054.168 ; gain = 27.688
INFO: [Common 17-1381] The checkpoint 'E:/class/Master of ANU/6213_Digital Systems and Microprocessors/my_6213/lab5/door_access_system_test/door_access_system_test.runs/synth_1/dooraccess.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dooraccess_utilization_synth.rpt -pb dooraccess_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 18 12:24:22 2021...
