Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug 14 18:20:25 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   369 |
|    Minimum number of control sets                        |   369 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   369 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |    14 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   348 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              72 |           48 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             204 |           61 |
| Yes          | No                    | No                     |           11049 |         2420 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------------+--------------------+------------------+----------------+
| Clock Signal |          Enable Signal          |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+--------------+---------------------------------+--------------------+------------------+----------------+
|  clk         | fsm4/fsm4_write_en              |                    |                1 |              2 |
|  clk         | fsm9/fsm9_write_en              |                    |                1 |              2 |
|  clk         | fsm7/fsm7_write_en              |                    |                1 |              2 |
|  clk         | fsm1/fsm1_write_en              |                    |                1 |              2 |
|  clk         | fsm5/fsm5_write_en              |                    |                2 |              3 |
|  clk         | fsm3/fsm3_write_en              |                    |                2 |              3 |
|  clk         | fsm6/fsm6_write_en              |                    |                2 |              3 |
|  clk         | fsm10/done_reg[0]               |                    |                2 |              4 |
|  clk         | fsm10/done_reg_0[0]             |                    |                2 |              4 |
|  clk         | fsm10/out_reg[1]_0[0]           |                    |                2 |              4 |
|  clk         | fsm9/E[0]                       |                    |                3 |              4 |
|  clk         | fsm8/fsm8_write_en              |                    |                2 |              4 |
|  clk         | fsm2/fsm2_write_en              |                    |                2 |              4 |
|  clk         | fsm6/done_reg_1[0]              |                    |                1 |              4 |
|  clk         | fsm6/E[0]                       |                    |                2 |              4 |
|  clk         | fsm3/E[0]                       |                    |                1 |              4 |
|  clk         | fsm4/E[0]                       |                    |                2 |              4 |
|  clk         | fsm10/E[0]                      |                    |                2 |              4 |
|  clk         | fsm0/fsm0_write_en              |                    |                3 |              4 |
|  clk         | fsm10/fsm10_write_en            |                    |                2 |              4 |
|  clk         | fsm1/E[0]                       |                    |                2 |              4 |
|  clk         | i00/out_reg[1]_43               |                    |               30 |             32 |
|  clk         | i00/out_reg[1]_50               |                    |               25 |             32 |
|  clk         | i00/out_reg[1]_51               |                    |               28 |             32 |
|  clk         | i00/out_reg[1]_52               |                    |               30 |             32 |
|  clk         | i00/out_reg[1]_53               |                    |               27 |             32 |
|  clk         | i00/out_reg[1]_63               |                    |               31 |             32 |
|  clk         | i00/out_reg[1]_54               |                    |               28 |             32 |
|  clk         | i00/out_reg[1]_55               |                    |               29 |             32 |
|  clk         | i00/out_reg[1]_56               |                    |               28 |             32 |
|  clk         | i00/out_reg[1]_62               |                    |               31 |             32 |
|  clk         | i00/out_reg[1]_61               |                    |               31 |             32 |
|  clk         | i00/out_reg[1]_60               |                    |               30 |             32 |
|  clk         | i00/out_reg[1]_57               |                    |               29 |             32 |
|  clk         | i00/out_reg[1]_58               |                    |               30 |             32 |
|  clk         | i00/out_reg[1]_59               |                    |               31 |             32 |
|  clk         | i00/out_reg[1]_49               |                    |               30 |             32 |
|  clk         | i00/out_reg[1]_73               |                    |               32 |             32 |
|  clk         | i00/out_reg[2]_19               |                    |               26 |             32 |
|  clk         | i00/out_reg[1]_81               |                    |               29 |             32 |
|  clk         | i00/out_reg[1]_80               |                    |               32 |             32 |
|  clk         | i00/out_reg[1]_79               |                    |               30 |             32 |
|  clk         | i00/out_reg[1]_78               |                    |               31 |             32 |
|  clk         | i00/out_reg[1]_77               |                    |               31 |             32 |
|  clk         | i00/out_reg[1]_76               |                    |               31 |             32 |
|  clk         | i00/out_reg[1]_75               |                    |               29 |             32 |
|  clk         | i00/out_reg[1]_74               |                    |               27 |             32 |
|  clk         | i00/out_reg[1]_64               |                    |               29 |             32 |
|  clk         | i00/out_reg[1]_72               |                    |               31 |             32 |
|  clk         | i00/out_reg[1]_71               |                    |               31 |             32 |
|  clk         | i00/out_reg[1]_70               |                    |               32 |             32 |
|  clk         | i00/out_reg[1]_69               |                    |               29 |             32 |
|  clk         | i00/out_reg[1]_68               |                    |               31 |             32 |
|  clk         | i00/out_reg[1]_67               |                    |               30 |             32 |
|  clk         | i00/out_reg[1]_66               |                    |               27 |             32 |
|  clk         | i00/out_reg[1]_65               |                    |               30 |             32 |
|  clk         | i00/out_reg[0]_63               |                    |               31 |             32 |
|  clk         | i00/out_reg[0]_73               |                    |               27 |             32 |
|  clk         | i00/out_reg[0]_72               |                    |               29 |             32 |
|  clk         | i00/out_reg[0]_71               |                    |               28 |             32 |
|  clk         | i00/out_reg[0]_70               |                    |               31 |             32 |
|  clk         | i00/out_reg[0]_69               |                    |               31 |             32 |
|  clk         | i00/out_reg[0]_68               |                    |               31 |             32 |
|  clk         | i00/out_reg[0]_67               |                    |               32 |             32 |
|  clk         | i00/out_reg[0]_66               |                    |               30 |             32 |
|  clk         | i00/out_reg[0]_65               |                    |               30 |             32 |
|  clk         | i00/out_reg[0]_64               |                    |               30 |             32 |
|  clk         | i00/out_reg[0]_74               |                    |               31 |             32 |
|  clk         | i00/out_reg[0]_62               |                    |               30 |             32 |
|  clk         | i00/out_reg[0]_61               |                    |               30 |             32 |
|  clk         | i00/out_reg[0]_60               |                    |               29 |             32 |
|  clk         | i00/out_reg[0]_59               |                    |               30 |             32 |
|  clk         | i00/out_reg[0]_58               |                    |               29 |             32 |
|  clk         | i00/out_reg[0]_57               |                    |               28 |             32 |
|  clk         | i00/out_reg[0]_56               |                    |               25 |             32 |
|  clk         | i00/out_reg[0]_55               |                    |               27 |             32 |
|  clk         | i00/out_reg[0]_54               |                    |               31 |             32 |
|  clk         | i00/out_reg[0]_53               |                    |               27 |             32 |
|  clk         | i00/out_reg[1]_37               |                    |               28 |             32 |
|  clk         | i00/out_reg[1]_47               |                    |               28 |             32 |
|  clk         | i00/out_reg[1]_46               |                    |               26 |             32 |
|  clk         | i00/out_reg[1]_45               |                    |               29 |             32 |
|  clk         | i00/out_reg[1]_44               |                    |               29 |             32 |
|  clk         | i00/out_reg[2]_22               |                    |               30 |             32 |
|  clk         | i00/out_reg[1]_42               |                    |               29 |             32 |
|  clk         | i00/out_reg[1]_41               |                    |               25 |             32 |
|  clk         | i00/out_reg[1]_40               |                    |               28 |             32 |
|  clk         | i00/out_reg[1]_39               |                    |               29 |             32 |
|  clk         | i00/out_reg[1]_38               |                    |               28 |             32 |
|  clk         | i00/out_reg[1]_48               |                    |               29 |             32 |
|  clk         | i00/out_reg[1]_36               |                    |               29 |             32 |
|  clk         | i00/out_reg[1]_35               |                    |               27 |             32 |
|  clk         | i00/out_reg[1]_34               |                    |               29 |             32 |
|  clk         | i00/out_reg[0]_81               |                    |               30 |             32 |
|  clk         | i00/out_reg[0]_80               |                    |               29 |             32 |
|  clk         | i00/out_reg[0]_79               |                    |               29 |             32 |
|  clk         | i00/out_reg[0]_78               |                    |               30 |             32 |
|  clk         | i00/out_reg[0]_77               |                    |               31 |             32 |
|  clk         | i00/out_reg[0]_76               |                    |               28 |             32 |
|  clk         | i00/out_reg[0]_75               |                    |               31 |             32 |
|  clk         | i00/out_reg[1]_13[0]            |                    |               18 |             32 |
|  clk         | i00/out_reg[1]_23[0]            |                    |               19 |             32 |
|  clk         | i00/out_reg[1]_22[0]            |                    |               16 |             32 |
|  clk         | i00/out_reg[1]_21[0]            |                    |               22 |             32 |
|  clk         | i00/out_reg[1]_20[0]            |                    |               19 |             32 |
|  clk         | i00/out_reg[1]_2[0]             |                    |               18 |             32 |
|  clk         | i00/out_reg[1]_19[0]            |                    |               19 |             32 |
|  clk         | i00/out_reg[1]_18[0]            |                    |               21 |             32 |
|  clk         | i00/out_reg[1]_17[0]            |                    |               18 |             32 |
|  clk         | i00/out_reg[1]_16[0]            |                    |               16 |             32 |
|  clk         | i00/out_reg[1]_15[0]            |                    |               19 |             32 |
|  clk         | i00/out_reg[1]_14[0]            |                    |               18 |             32 |
|  clk         | i00/out_reg[1]_24[0]            |                    |               23 |             32 |
|  clk         | i00/out_reg[1]_12[0]            |                    |               18 |             32 |
|  clk         | i00/out_reg[1]_11[0]            |                    |               17 |             32 |
|  clk         | i00/out_reg[1]_10[0]            |                    |               18 |             32 |
|  clk         | i00/out_reg[1]_1[0]             |                    |               16 |             32 |
|  clk         | i00/out_reg[0]_9[0]             |                    |               16 |             32 |
|  clk         | i00/out_reg[0]_8[0]             |                    |               18 |             32 |
|  clk         | i00/out_reg[0]_7[0]             |                    |               15 |             32 |
|  clk         | i00/out_reg[0]_6[0]             |                    |               18 |             32 |
|  clk         | i00/out_reg[0]_5[0]             |                    |               18 |             32 |
|  clk         | i00/out_reg[0]_4[0]             |                    |               22 |             32 |
|  clk         | i00/out_reg[0]_3[0]             |                    |               20 |             32 |
|  clk         | i00/out_reg[2]_13[0]            |                    |               19 |             32 |
|  clk         | i00/out_reg[2]_9[0]             |                    |               20 |             32 |
|  clk         | i00/out_reg[2]_8[0]             |                    |               21 |             32 |
|  clk         | i00/out_reg[2]_7[0]             |                    |               18 |             32 |
|  clk         | i00/out_reg[2]_6[0]             |                    |               21 |             32 |
|  clk         | i00/out_reg[2]_5[0]             |                    |               20 |             32 |
|  clk         | i00/out_reg[2]_4[0]             |                    |               21 |             32 |
|  clk         | i00/out_reg[2]_3[0]             |                    |               22 |             32 |
|  clk         | i00/out_reg[2]_2[0]             |                    |               16 |             32 |
|  clk         | i00/out_reg[2]_16[0]            |                    |               21 |             32 |
|  clk         | i00/out_reg[2]_15[0]            |                    |               19 |             32 |
|  clk         | i00/out_reg[2]_14[0]            |                    |               20 |             32 |
|  clk         | i00/out_reg[0]_24[0]            |                    |               23 |             32 |
|  clk         | i00/out_reg[2]_12[0]            |                    |               20 |             32 |
|  clk         | i00/out_reg[2]_11[0]            |                    |               21 |             32 |
|  clk         | i00/out_reg[2]_10[0]            |                    |               20 |             32 |
|  clk         | i00/out_reg[2]_0[0]             |                    |               17 |             32 |
|  clk         | i00/out_reg[1]_9[0]             |                    |               17 |             32 |
|  clk         | i00/out_reg[1]_8[0]             |                    |               17 |             32 |
|  clk         | i00/out_reg[1]_7[0]             |                    |               20 |             32 |
|  clk         | i00/out_reg[1]_6[0]             |                    |               19 |             32 |
|  clk         | i00/out_reg[1]_5[0]             |                    |               19 |             32 |
|  clk         | i00/out_reg[1]_4[0]             |                    |               22 |             32 |
|  clk         | i00/out_reg[1]_3[0]             |                    |               18 |             32 |
|  clk         | i00/out_reg[2]_32               |                    |               28 |             32 |
|  clk         | i00/out_reg[2]_43               |                    |               30 |             32 |
|  clk         | i00/out_reg[2]_42               |                    |               31 |             32 |
|  clk         | i00/out_reg[2]_41               |                    |               31 |             32 |
|  clk         | i00/out_reg[2]_40               |                    |               31 |             32 |
|  clk         | i00/out_reg[2]_39               |                    |               28 |             32 |
|  clk         | i00/out_reg[2]_38               |                    |               29 |             32 |
|  clk         | i00/out_reg[2]_37               |                    |               29 |             32 |
|  clk         | i00/out_reg[2]_36               |                    |               29 |             32 |
|  clk         | i00/out_reg[2]_35               |                    |               27 |             32 |
|  clk         | i00/out_reg[2]_34               |                    |               31 |             32 |
|  clk         | i00/out_reg[2]_33               |                    |               28 |             32 |
|  clk         | i00/out_reg[2]_44               |                    |               31 |             32 |
|  clk         | i00/out_reg[2]_31               |                    |               28 |             32 |
|  clk         | i00/out_reg[2]_30               |                    |               28 |             32 |
|  clk         | i00/out_reg[2]_29               |                    |               30 |             32 |
|  clk         | i00/out_reg[2]_28               |                    |               27 |             32 |
|  clk         | i00/out_reg[2]_27               |                    |               29 |             32 |
|  clk         | i00/out_reg[2]_26               |                    |               28 |             32 |
|  clk         | i00/out_reg[2]_25               |                    |               28 |             32 |
|  clk         | i00/out_reg[2]_24               |                    |               28 |             32 |
|  clk         | i00/out_reg[2]_23               |                    |               30 |             32 |
|  clk         | i00/out_reg[0]_41               |                    |               31 |             32 |
|  clk         | i00/out_reg[2]_21               |                    |               27 |             32 |
|  clk         | i00/out_reg[0]_13[0]            |                    |               19 |             32 |
|  clk         | i00/out_reg[0]_23[0]            |                    |               20 |             32 |
|  clk         | i00/out_reg[0]_22[0]            |                    |               20 |             32 |
|  clk         | i00/out_reg[0]_21[0]            |                    |               21 |             32 |
|  clk         | i00/out_reg[0]_20[0]            |                    |               20 |             32 |
|  clk         | i00/out_reg[0]_2[0]             |                    |               18 |             32 |
|  clk         | i00/out_reg[0]_19[0]            |                    |               20 |             32 |
|  clk         | i00/out_reg[0]_18[0]            |                    |               20 |             32 |
|  clk         | i00/out_reg[0]_17[0]            |                    |               15 |             32 |
|  clk         | i00/out_reg[0]_16[0]            |                    |               18 |             32 |
|  clk         | i00/out_reg[0]_15[0]            |                    |               20 |             32 |
|  clk         | i00/out_reg[0]_14[0]            |                    |               17 |             32 |
|  clk         | i00/out_reg[2]_20               |                    |               30 |             32 |
|  clk         | i00/out_reg[0]_12[0]            |                    |               18 |             32 |
|  clk         | i00/out_reg[0]_11[0]            |                    |               19 |             32 |
|  clk         | i00/out_reg[0]_10[0]            |                    |               16 |             32 |
|  clk         | i00/out_reg[0]_1[0]             |                    |               20 |             32 |
|  clk         | i00/out_reg[2]_50               |                    |               31 |             32 |
|  clk         | i00/out_reg[2]_49               |                    |               31 |             32 |
|  clk         | i00/out_reg[2]_48               |                    |               30 |             32 |
|  clk         | i00/out_reg[2]_47               |                    |               31 |             32 |
|  clk         | i00/out_reg[2]_46               |                    |               30 |             32 |
|  clk         | i00/out_reg[2]_45               |                    |               30 |             32 |
|  clk         | fsm10/out_reg[0]_21             |                    |               30 |             32 |
|  clk         | fsm10/out_reg[0]_7              |                    |               30 |             32 |
|  clk         | fsm10/out_reg[0]_6              |                    |               31 |             32 |
|  clk         | fsm10/out_reg[0]_29             |                    |               32 |             32 |
|  clk         | fsm10/out_reg[0]_28             |                    |               31 |             32 |
|  clk         | fsm10/out_reg[0]_27             |                    |               30 |             32 |
|  clk         | fsm10/out_reg[0]_26             |                    |               31 |             32 |
|  clk         | fsm10/out_reg[0]_25             |                    |               30 |             32 |
|  clk         | fsm10/out_reg[0]_24             |                    |               27 |             32 |
|  clk         | fsm10/out_reg[0]_23             |                    |               30 |             32 |
|  clk         | fsm10/out_reg[0]_22             |                    |               31 |             32 |
|  clk         | fsm10/out_reg[0]_8              |                    |               32 |             32 |
|  clk         | fsm10/out_reg[0]_20             |                    |               30 |             32 |
|  clk         | fsm10/out_reg[0]_19             |                    |               32 |             32 |
|  clk         | fsm10/out_reg[0]_18             |                    |               32 |             32 |
|  clk         | fsm10/out_reg[0]_17             |                    |               29 |             32 |
|  clk         | fsm10/out_reg[0]_16             |                    |               25 |             32 |
|  clk         | fsm10/out_reg[0]_15             |                    |               31 |             32 |
|  clk         | fsm10/out_reg[0]_14             |                    |               31 |             32 |
|  clk         | fsm10/out_reg[0]_13             |                    |               31 |             32 |
|  clk         | fsm10/out_reg[0]_12             |                    |               32 |             32 |
|  clk         | fsm10/out_reg[0]_11             |                    |               27 |             32 |
|  clk         | fsm10/out_reg[1]_18             |                    |               30 |             32 |
|  clk         | fsm10/out_reg[1]_4              |                    |               30 |             32 |
|  clk         | fsm10/out_reg[1]_3              |                    |               32 |             32 |
|  clk         | fsm10/out_reg[1]_26             |                    |               31 |             32 |
|  clk         | fsm10/out_reg[1]_25             |                    |               30 |             32 |
|  clk         | fsm10/out_reg[1]_24             |                    |               28 |             32 |
|  clk         | fsm10/out_reg[1]_23             |                    |               28 |             32 |
|  clk         | fsm10/out_reg[1]_22             |                    |               31 |             32 |
|  clk         | fsm10/out_reg[1]_21             |                    |               30 |             32 |
|  clk         | fsm10/out_reg[1]_20             |                    |               31 |             32 |
|  clk         | fsm10/out_reg[1]_19             |                    |               31 |             32 |
|  clk         | fsm10/out_reg[0]_10             |                    |               29 |             32 |
|  clk         | fsm10/out_reg[1]_17             |                    |               32 |             32 |
|  clk         | fsm10/out_reg[1]_16             |                    |               28 |             32 |
|  clk         | fsm10/out_reg[1]_15             |                    |               29 |             32 |
|  clk         | fsm10/out_reg[1]_14             |                    |               30 |             32 |
|  clk         | fsm10/out_reg[1]_13             |                    |               32 |             32 |
|  clk         | fsm10/out_reg[1]_12             |                    |               30 |             32 |
|  clk         | fsm10/out_reg[1]_11             |                    |               31 |             32 |
|  clk         | fsm10/out_reg[1]_10             |                    |               29 |             32 |
|  clk         | fsm10/out_reg[0]_9              |                    |               31 |             32 |
|  clk         | fsm0/out_reg[2]_0[0]            |                    |               20 |             32 |
|  clk         | fsm0/out_reg[2]_5[0]            |                    |               24 |             32 |
|  clk         | fsm0/out_reg[2]_4[0]            |                    |               21 |             32 |
|  clk         | fsm0/out_reg[2]_3[0]            |                    |               23 |             32 |
|  clk         | fsm0/out_reg[2]_2[0]            |                    |               18 |             32 |
|  clk         | fsm0/out_reg[2]_14[0]           |                    |               23 |             32 |
|  clk         | fsm0/out_reg[2]_13[0]           |                    |               25 |             32 |
|  clk         | fsm0/out_reg[2]_12[0]           |                    |               22 |             32 |
|  clk         | fsm0/out_reg[2]_11[0]           |                    |               21 |             32 |
|  clk         | fsm0/out_reg[2]_10[0]           |                    |               15 |             32 |
|  clk         | fsm0/out_reg[2]_1[0]            |                    |               18 |             32 |
|  clk         | fsm0/out_reg[2]_6[0]            |                    |               24 |             32 |
|  clk         | fsm0/E[0]                       |                    |               15 |             32 |
|  clk         | fsm0/tmp_int_read0_0_write_en   |                    |               10 |             32 |
|  clk         | fsm0/D_int_read0_0_write_en     |                    |               14 |             32 |
|  clk         | fsm0/C_int_read0_0_write_en     |                    |               20 |             32 |
|  clk         | fsm0/B_int_read0_0_write_en     |                    |               24 |             32 |
|  clk         | fsm0/A_int_read0_0_write_en     |                    |               28 |             32 |
|  clk         | mult_pipe3/bin_read3_0_write_en |                    |               10 |             32 |
|  clk         | mult_pipe1/bin_read1_0_write_en |                    |               11 |             32 |
|  clk         | mult_pipe0/bin_read0_0_write_en |                    |               14 |             32 |
|  clk         | fsm0/out_reg[3]_16[0]           |                    |               19 |             32 |
|  clk         | fsm10/A_sh_read0_0_write_en     |                    |               21 |             32 |
|  clk         | fsm0/out_reg[3]_9[0]            |                    |               19 |             32 |
|  clk         | fsm0/out_reg[3]_8[0]            |                    |               19 |             32 |
|  clk         | fsm0/out_reg[3]_7[0]            |                    |               19 |             32 |
|  clk         | fsm0/out_reg[3]_6[0]            |                    |               23 |             32 |
|  clk         | fsm0/out_reg[3]_5[0]            |                    |               23 |             32 |
|  clk         | fsm0/out_reg[3]_4[0]            |                    |               26 |             32 |
|  clk         | fsm0/out_reg[3]_3[0]            |                    |               25 |             32 |
|  clk         | fsm0/out_reg[3]_18[0]           |                    |               18 |             32 |
|  clk         | fsm0/out_reg[3]_17[0]           |                    |               18 |             32 |
|  clk         | i00/out_reg[0]_51               |                    |               30 |             32 |
|  clk         | fsm0/out_reg[3]_15[0]           |                    |               15 |             32 |
|  clk         | fsm0/out_reg[3]_14[0]           |                    |               20 |             32 |
|  clk         | fsm0/out_reg[3]_13[0]           |                    |               22 |             32 |
|  clk         | fsm0/out_reg[3]_12[0]           |                    |               19 |             32 |
|  clk         | fsm0/out_reg[3]_11[0]           |                    |               22 |             32 |
|  clk         | fsm0/out_reg[3]_10[0]           |                    |               22 |             32 |
|  clk         | fsm0/out_reg[2]_9[0]            |                    |               21 |             32 |
|  clk         | fsm0/out_reg[2]_8[0]            |                    |               19 |             32 |
|  clk         | fsm0/out_reg[2]_7[0]            |                    |               18 |             32 |
|  clk         | fsm5/out_reg[1]_1[0]            |                    |               21 |             32 |
|  clk         | fsm6/d_tmp_0_write_en           |                    |               12 |             32 |
|  clk         | fsm6/bin_read2_0_write_en       |                    |               14 |             32 |
|  clk         | fsm6/beta_int_read0_0_write_en  |                    |                9 |             32 |
|  clk         | fsm5/out_reg[1]_9[0]            |                    |               17 |             32 |
|  clk         | fsm5/out_reg[1]_7[0]            |                    |               21 |             32 |
|  clk         | fsm5/out_reg[1]_5[0]            |                    |               24 |             32 |
|  clk         | fsm5/out_reg[1]_3[0]            |                    |               16 |             32 |
|  clk         | fsm5/out_reg[1]_15[0]           |                    |               25 |             32 |
|  clk         | fsm5/out_reg[1]_13[0]           |                    |               22 |             32 |
|  clk         | fsm5/out_reg[1]_11[0]           |                    |               21 |             32 |
|  clk         | fsm8/B_sh_read0_0_write_en      |                    |               24 |             32 |
|  clk         | fsm5/out_reg[0]_9[0]            |                    |               22 |             32 |
|  clk         | fsm5/out_reg[0]_7[0]            |                    |               19 |             32 |
|  clk         | fsm5/out_reg[0]_6[0]            |                    |               14 |             32 |
|  clk         | fsm5/out_reg[0]_5[0]            |                    |               17 |             32 |
|  clk         | fsm5/out_reg[0]_3[0]            |                    |               17 |             32 |
|  clk         | fsm5/out_reg[0]_29[0]           |                    |               22 |             32 |
|  clk         | fsm5/out_reg[0]_28[0]           |                    |               23 |             32 |
|  clk         | fsm5/out_reg[0]_27[0]           |                    |               25 |             32 |
|  clk         | fsm5/out_reg[0]_26[0]           |                    |               24 |             32 |
|  clk         | i00/out_reg[0]_40               |                    |               29 |             32 |
|  clk         | i00/out_reg[0]_52               |                    |               30 |             32 |
|  clk         | i00/out_reg[0]_50               |                    |               27 |             32 |
|  clk         | i00/out_reg[0]_49               |                    |               29 |             32 |
|  clk         | i00/out_reg[0]_48               |                    |               30 |             32 |
|  clk         | i00/out_reg[0]_47               |                    |               29 |             32 |
|  clk         | i00/out_reg[0]_46               |                    |               29 |             32 |
|  clk         | i00/out_reg[0]_45               |                    |               27 |             32 |
|  clk         | i00/out_reg[0]_44               |                    |               28 |             32 |
|  clk         | i00/out_reg[0]_43               |                    |               27 |             32 |
|  clk         | i00/out_reg[0]_42               |                    |               31 |             32 |
|  clk         | fsm10/out_reg[1]_6              |                    |               28 |             32 |
|  clk         | i00/out_reg[0]_39               |                    |               28 |             32 |
|  clk         | i00/out_reg[0]_38               |                    |               26 |             32 |
|  clk         | i00/out_reg[0]_37               |                    |               29 |             32 |
|  clk         | i00/out_reg[0]_36               |                    |               27 |             32 |
|  clk         | i00/out_reg[0]_35               |                    |               29 |             32 |
|  clk         | i00/out_reg[0]_34               |                    |               30 |             32 |
|  clk         | fsm8/tmp_sh_read0_0_write_en    |                    |                7 |             32 |
|  clk         | fsm8/D_sh_read0_0_write_en      |                    |                5 |             32 |
|  clk         | fsm8/C_sh_read0_0_write_en      |                    |               15 |             32 |
|  clk         | fsm10/out_reg[2]_15             |                    |               31 |             32 |
|  clk         | fsm10/out_reg[2]_9              |                    |               30 |             32 |
|  clk         | fsm10/out_reg[2]_8              |                    |               32 |             32 |
|  clk         | fsm10/out_reg[2]_7              |                    |               30 |             32 |
|  clk         | fsm10/out_reg[2]_6              |                    |               28 |             32 |
|  clk         | fsm10/out_reg[2]_5              |                    |               31 |             32 |
|  clk         | fsm10/out_reg[2]_4              |                    |               30 |             32 |
|  clk         | fsm10/out_reg[2]_3              |                    |               31 |             32 |
|  clk         | fsm10/out_reg[2]_18             |                    |               31 |             32 |
|  clk         | fsm10/out_reg[2]_17             |                    |               32 |             32 |
|  clk         | fsm10/out_reg[2]_16             |                    |               31 |             32 |
|  clk         | fsm5/out_reg[0]_23[0]           |                    |               21 |             32 |
|  clk         | fsm10/out_reg[2]_14             |                    |               26 |             32 |
|  clk         | fsm10/out_reg[2]_13             |                    |               27 |             32 |
|  clk         | fsm10/out_reg[2]_12             |                    |               28 |             32 |
|  clk         | fsm10/out_reg[2]_11             |                    |               29 |             32 |
|  clk         | fsm10/out_reg[2]_10             |                    |               31 |             32 |
|  clk         | fsm10/out_reg[1]_9              |                    |               31 |             32 |
|  clk         | fsm10/out_reg[1]_8              |                    |               30 |             32 |
|  clk         | fsm10/out_reg[1]_7              |                    |               30 |             32 |
|  clk         | fsm10/out_reg[1]_5              |                    |               28 |             32 |
|  clk         | fsm2/B_read0_0_write_en         |                    |               23 |             32 |
|  clk         | fsm5/out_reg[0]_25[0]           |                    |               19 |             32 |
|  clk         | fsm5/out_reg[0]_22[0]           |                    |               19 |             32 |
|  clk         | fsm5/out_reg[0]_21[0]           |                    |               23 |             32 |
|  clk         | fsm5/out_reg[0]_2[0]            |                    |               17 |             32 |
|  clk         | fsm5/out_reg[0]_19[0]           |                    |               18 |             32 |
|  clk         | fsm5/out_reg[0]_18[0]           |                    |               21 |             32 |
|  clk         | fsm5/out_reg[0]_17[0]           |                    |               22 |             32 |
|  clk         | fsm5/out_reg[0]_15[0]           |                    |               20 |             32 |
|  clk         | fsm5/out_reg[0]_14[0]           |                    |               22 |             32 |
|  clk         | fsm5/out_reg[0]_13[0]           |                    |               21 |             32 |
|  clk         | fsm5/out_reg[0]_11[0]           |                    |               22 |             32 |
|  clk         | fsm5/out_reg[0]_10[0]           |                    |               21 |             32 |
|  clk         | fsm5/out_reg[0]_1[0]            |                    |               17 |             32 |
|  clk         | fsm5/E[0]                       |                    |               15 |             32 |
|  clk         | fsm5/tmp_read0_0_write_en       |                    |               11 |             32 |
|  clk         | fsm5/out_reg[1]_17              |                    |               11 |             32 |
|  clk         | fsm5/C_read0_0_write_en         |                    |               14 |             32 |
|  clk         | fsm2/v_0_write_en               |                    |               11 |             32 |
|  clk         | fsm2/alpha_int_read0_0_write_en |                    |                7 |             32 |
|  clk         | fsm2/A_read0_0_write_en         |                    |               25 |             32 |
|  clk         |                                 | fsm6/RSTP          |               14 |             51 |
|  clk         |                                 | fsm5/mult_pipe3_go |               15 |             51 |
|  clk         |                                 | mult_pipe1/p_0_in  |               14 |             51 |
|  clk         |                                 | mult_pipe0/p_0_in  |               18 |             51 |
|  clk         |                                 |                    |               48 |             72 |
+--------------+---------------------------------+--------------------+------------------+----------------+


