# do /home/borg/Desktop/Insper/Z01.1-Hardware/Projetos/G-Computador/Z01-Simulator-RTL/do/sim.do
# 1
# 1
# 1
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:52:49 on Apr 26,2019
# vcom -reportprogress 300 -work work ../../C-LogicaCombinacional/src/rtl/And16.vhd ../../C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd ../../C-LogicaCombinacional/src/rtl/DMux2Way.vhd ../../C-LogicaCombinacional/src/rtl/DMux4Way.vhd ../../C-LogicaCombinacional/src/rtl/DMux8Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux16.vhd ../../C-LogicaCombinacional/src/rtl/Mux2Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux4Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd ../../C-LogicaCombinacional/src/rtl/Mux8Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux8Way16.vhd ../../C-LogicaCombinacional/src/rtl/Nand.vhd ../../C-LogicaCombinacional/src/rtl/Nor8Way.vhd ../../C-LogicaCombinacional/src/rtl/Not16.vhd ../../C-LogicaCombinacional/src/rtl/Or16.vhd ../../C-LogicaCombinacional/src/rtl/Or8Way.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity And16
# -- Compiling architecture arch of And16
# -- Compiling entity BarrelShifter16
# -- Compiling architecture rtl of BarrelShifter16
# -- Compiling entity DMux2Way
# -- Compiling architecture rtl of DMux2Way
# -- Compiling entity DMux4Way
# -- Compiling architecture rtl of DMux4Way
# -- Compiling entity DMux8Way
# -- Compiling architecture arch of DMux8Way
# -- Compiling entity Mux16
# -- Compiling architecture arch of Mux16
# -- Compiling entity Mux2Way
# -- Compiling architecture arch of Mux2Way
# -- Compiling entity Mux4Way
# -- Compiling architecture arch of Mux4Way
# -- Compiling entity Mux4Way16
# -- Compiling architecture arch of Mux4Way16
# -- Compiling entity Mux8Way
# -- Compiling architecture arch of Mux8Way
# -- Compiling entity Mux8Way16
# -- Compiling architecture arch of Mux8Way16
# -- Compiling entity nand_z01
# -- Compiling architecture rtl of nand_z01
# -- Compiling entity Nor8Way
# -- Compiling architecture arch of Nor8Way
# -- Compiling entity Not16
# -- Compiling architecture arch of Not16
# -- Compiling entity Or16
# -- Compiling architecture arch of Or16
# -- Compiling entity Or8Way
# -- Compiling architecture arch of Or8Way
# End time: 09:52:49 on Apr 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:52:49 on Apr 26,2019
# vcom -reportprogress 300 -work work ../../E-LogicaSequencial/src/rtl/BinaryDigit.vhd ../../E-LogicaSequencial/src/rtl/FlipFlopD.vhd ../../E-LogicaSequencial/src/rtl/PC.vhd ../../E-LogicaSequencial/src/rtl/Ram4K.vhd ../../E-LogicaSequencial/src/rtl/Ram512.vhd ../../E-LogicaSequencial/src/rtl/Ram64.vhd ../../E-LogicaSequencial/src/rtl/Ram8.vhd ../../E-LogicaSequencial/src/rtl/Register16.vhd ../../E-LogicaSequencial/src/rtl/Register32.vhd ../../E-LogicaSequencial/src/rtl/Register64.vhd ../../E-LogicaSequencial/src/rtl/Register8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BinaryDigit
# -- Compiling architecture rtl of BinaryDigit
# -- Compiling entity FlipFlopD
# -- Compiling architecture arch of FlipFlopD
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# -- Compiling entity Ram4K
# -- Compiling architecture arch of Ram4k
# -- Compiling entity Ram512
# -- Compiling architecture arch of Ram512
# -- Compiling entity Ram64
# -- Compiling architecture arch of Ram64
# -- Compiling entity Ram8
# -- Compiling architecture arch of ram8
# -- Compiling entity Register16
# -- Compiling architecture arch of Register16
# -- Compiling entity Register32
# -- Compiling architecture arch of Register32
# -- Compiling entity Register64
# -- Compiling architecture arch of Register64
# -- Compiling entity Register8
# -- Compiling architecture arch of Register8
# End time: 09:52:49 on Apr 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:52:49 on Apr 26,2019
# vcom -reportprogress 300 -work work ../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU
# -- Compiling architecture rtl of alu
# -- Compiling entity Add16
# -- Compiling architecture rtl of Add16
# -- Compiling entity FullAdder
# -- Compiling architecture rtl of FullAdder
# -- Compiling entity HalfAdder
# -- Compiling architecture rtl of HalfAdder
# -- Compiling entity Inc16
# -- Compiling architecture rtl of Inc16
# -- Compiling entity comparador16
# -- Compiling architecture rtl of comparador16
# -- Compiling entity inversor16
# -- Compiling architecture rtl of inversor16
# -- Compiling entity zerador16
# -- Compiling architecture rtl of zerador16
# End time: 09:52:49 on Apr 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:52:49 on Apr 26,2019
# vcom -reportprogress 300 -work work ../src/rtl/CPU.vhd ../src/rtl/Computador.vhd ../src/rtl/ControlUnit.vhd ../src/rtl/MemoryIO.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CPU
# -- Compiling architecture arch of CPU
# -- Loading package NUMERIC_STD
# -- Compiling entity Computador
# -- Compiling architecture logic of Computador
# -- Compiling entity ControlUnit
# -- Compiling architecture arch of ControlUnit
# -- Compiling entity MemoryIO
# -- Compiling architecture logic of MemoryIO
# End time: 09:52:49 on Apr 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:52:49 on Apr 26,2019
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/PLL/PLL_sim/PLL.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PLL
# -- Compiling architecture RTL of PLL
# End time: 09:52:49 on Apr 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:52:49 on Apr 26,2019
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/RAM/RAM16K.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM16K
# -- Compiling architecture SYN of ram16k
# End time: 09:52:49 on Apr 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:52:49 on Apr 26,2019
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/ROM/ROM32K.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity ROM32K
# -- Compiling architecture SYN of rom32k
# End time: 09:52:49 on Apr 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:52:49 on Apr 26,2019
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO16x4096
# -- Compiling architecture SYN of fifo16x4096
# End time: 09:52:49 on Apr 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:52:49 on Apr 26,2019
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/Screen/Screen.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Screen
# -- Compiling architecture logic of Screen
# End time: 09:52:49 on Apr 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:52:49 on Apr 26,2019
# vcom -reportprogress 300 -work work ../tests/Computador_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Computador_tb
# -- Compiling architecture rtl of Computador_tb
# End time: 09:52:49 on Apr 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.computador_tb 
# Start time: 09:52:49 on Apr 26,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.computador_tb(rtl)
# Loading work.computador(logic)
# Loading work.pll(rtl)
# Loading work.cpu(arch)
# Loading work.controlunit(arch)
# Loading work.mux16(arch)
# Loading work.register16(arch)
# Loading work.register8(arch)
# Loading work.binarydigit(rtl)
# Loading work.mux2way(arch)
# Loading work.flipflopd(arch)
# Loading work.alu(rtl)
# ** Fatal: (vsim-3817) Port "sf" of entity "alu" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /computador_tb/c1/MAIN_CPU/ALUu File: ../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd Line: 38
# FATAL ERROR while loading design
# Error loading design
# End time: 09:52:49 on Apr 26,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
