// Seed: 794248307
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  inout id_3;
  inout id_2;
  input id_1;
  type_6(
      id_4, id_2, 1 & 1 & id_3, 1
  );
  logic id_4;
  assign id_4 = id_3;
  logic id_5;
  assign id_4 = 1;
endmodule
