#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Mar 17 22:10:59 2023
# Process ID: 20648
# Current directory: F:/projects/vga/hardware/mipsvga/mipsvga.runs/TopLevel_controller_wrapper_0_0_synth_1
# Command line: vivado.exe -log TopLevel_controller_wrapper_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopLevel_controller_wrapper_0_0.tcl
# Log file: F:/projects/vga/hardware/mipsvga/mipsvga.runs/TopLevel_controller_wrapper_0_0_synth_1/TopLevel_controller_wrapper_0_0.vds
# Journal file: F:/projects/vga/hardware/mipsvga/mipsvga.runs/TopLevel_controller_wrapper_0_0_synth_1\vivado.jou
# Running On: EVA-01, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 12, Host memory: 34282 MB
#-----------------------------------------------------------
source TopLevel_controller_wrapper_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/xilinx/Vivado/2022.2/data/ip'.
add_files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 412.051 ; gain = 4.004
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: TopLevel_controller_wrapper_0_0
Command: synth_design -top TopLevel_controller_wrapper_0_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3248
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [F:/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1203.918 ; gain = 407.438
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel_controller_wrapper_0_0' [f:/projects/vga/hardware/mipsvga/mipsvga.gen/sources_1/bd/TopLevel/ip/TopLevel_controller_wrapper_0_0/synth/TopLevel_controller_wrapper_0_0.vhd:69]
INFO: [Synth 8-3491] module 'controller_wrapper' declared at 'F:/projects/vga/hardware/mipsvga/mipsvga.gen/sources_1/bd/controller/hdl/controller_wrapper.vhd:14' bound to instance 'U0' of component 'controller_wrapper' [f:/projects/vga/hardware/mipsvga/mipsvga.gen/sources_1/bd/TopLevel/ip/TopLevel_controller_wrapper_0_0/synth/TopLevel_controller_wrapper_0_0.vhd:97]
INFO: [Synth 8-638] synthesizing module 'controller_wrapper' [F:/projects/vga/hardware/mipsvga/mipsvga.gen/sources_1/bd/controller/hdl/controller_wrapper.vhd:27]
INFO: [Synth 8-3491] module 'controller' declared at 'f:/projects/vga/hardware/mipsvga/mipsvga.gen/sources_1/bd/controller/synth/controller.vhd:14' bound to instance 'controller_i' of component 'controller' [F:/projects/vga/hardware/mipsvga/mipsvga.gen/sources_1/bd/controller/hdl/controller_wrapper.vhd:41]
INFO: [Synth 8-638] synthesizing module 'controller' [f:/projects/vga/hardware/mipsvga/mipsvga.gen/sources_1/bd/controller/synth/controller.vhd:31]
INFO: [Synth 8-3491] module 'controller_clockdivider_0_0' declared at 'F:/projects/vga/hardware/mipsvga/mipsvga.runs/TopLevel_controller_wrapper_0_0_synth_1/.Xil/Vivado-20648-EVA-01/realtime/controller_clockdivider_0_0_stub.vhdl:5' bound to instance 'clockdivider_0' of component 'controller_clockdivider_0_0' [f:/projects/vga/hardware/mipsvga/mipsvga.gen/sources_1/bd/controller/synth/controller.vhd:91]
INFO: [Synth 8-638] synthesizing module 'controller_clockdivider_0_0' [F:/projects/vga/hardware/mipsvga/mipsvga.runs/TopLevel_controller_wrapper_0_0_synth_1/.Xil/Vivado-20648-EVA-01/realtime/controller_clockdivider_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'controller_color_0_0' declared at 'F:/projects/vga/hardware/mipsvga/mipsvga.runs/TopLevel_controller_wrapper_0_0_synth_1/.Xil/Vivado-20648-EVA-01/realtime/controller_color_0_0_stub.vhdl:5' bound to instance 'color_0' of component 'controller_color_0_0' [f:/projects/vga/hardware/mipsvga/mipsvga.gen/sources_1/bd/controller/synth/controller.vhd:96]
INFO: [Synth 8-638] synthesizing module 'controller_color_0_0' [F:/projects/vga/hardware/mipsvga/mipsvga.runs/TopLevel_controller_wrapper_0_0_synth_1/.Xil/Vivado-20648-EVA-01/realtime/controller_color_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'controller_comparator_0_0' declared at 'F:/projects/vga/hardware/mipsvga/mipsvga.runs/TopLevel_controller_wrapper_0_0_synth_1/.Xil/Vivado-20648-EVA-01/realtime/controller_comparator_0_0_stub.vhdl:5' bound to instance 'comparator_0' of component 'controller_comparator_0_0' [f:/projects/vga/hardware/mipsvga/mipsvga.gen/sources_1/bd/controller/synth/controller.vhd:106]
INFO: [Synth 8-638] synthesizing module 'controller_comparator_0_0' [F:/projects/vga/hardware/mipsvga/mipsvga.runs/TopLevel_controller_wrapper_0_0_synth_1/.Xil/Vivado-20648-EVA-01/realtime/controller_comparator_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'controller_hcount_0_0' declared at 'F:/projects/vga/hardware/mipsvga/mipsvga.runs/TopLevel_controller_wrapper_0_0_synth_1/.Xil/Vivado-20648-EVA-01/realtime/controller_hcount_0_0_stub.vhdl:5' bound to instance 'hcount_0' of component 'controller_hcount_0_0' [f:/projects/vga/hardware/mipsvga/mipsvga.gen/sources_1/bd/controller/synth/controller.vhd:112]
INFO: [Synth 8-638] synthesizing module 'controller_hcount_0_0' [F:/projects/vga/hardware/mipsvga/mipsvga.runs/TopLevel_controller_wrapper_0_0_synth_1/.Xil/Vivado-20648-EVA-01/realtime/controller_hcount_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'controller_vcount_0_0' declared at 'F:/projects/vga/hardware/mipsvga/mipsvga.runs/TopLevel_controller_wrapper_0_0_synth_1/.Xil/Vivado-20648-EVA-01/realtime/controller_vcount_0_0_stub.vhdl:5' bound to instance 'vcount_0' of component 'controller_vcount_0_0' [f:/projects/vga/hardware/mipsvga/mipsvga.gen/sources_1/bd/controller/synth/controller.vhd:118]
INFO: [Synth 8-638] synthesizing module 'controller_vcount_0_0' [F:/projects/vga/hardware/mipsvga/mipsvga.runs/TopLevel_controller_wrapper_0_0_synth_1/.Xil/Vivado-20648-EVA-01/realtime/controller_vcount_0_0_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'controller' (0#1) [f:/projects/vga/hardware/mipsvga/mipsvga.gen/sources_1/bd/controller/synth/controller.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'controller_wrapper' (0#1) [F:/projects/vga/hardware/mipsvga/mipsvga.gen/sources_1/bd/controller/hdl/controller_wrapper.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'TopLevel_controller_wrapper_0_0' (0#1) [f:/projects/vga/hardware/mipsvga/mipsvga.gen/sources_1/bd/TopLevel/ip/TopLevel_controller_wrapper_0_0/synth/TopLevel_controller_wrapper_0_0.vhd:69]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1293.848 ; gain = 497.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1293.848 ; gain = 497.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1293.848 ; gain = 497.367
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1293.848 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/projects/vga/hardware/mipsvga/mipsvga.gen/sources_1/bd/controller/ip/controller_color_0_0/controller_color_0_0/controller_color_0_0_in_context.xdc] for cell 'U0/controller_i/color_0'
Finished Parsing XDC File [f:/projects/vga/hardware/mipsvga/mipsvga.gen/sources_1/bd/controller/ip/controller_color_0_0/controller_color_0_0/controller_color_0_0_in_context.xdc] for cell 'U0/controller_i/color_0'
Parsing XDC File [f:/projects/vga/hardware/mipsvga/mipsvga.gen/sources_1/bd/controller/ip/controller_hcount_0_0/controller_hcount_0_0/controller_hcount_0_0_in_context.xdc] for cell 'U0/controller_i/hcount_0'
Finished Parsing XDC File [f:/projects/vga/hardware/mipsvga/mipsvga.gen/sources_1/bd/controller/ip/controller_hcount_0_0/controller_hcount_0_0/controller_hcount_0_0_in_context.xdc] for cell 'U0/controller_i/hcount_0'
Parsing XDC File [f:/projects/vga/hardware/mipsvga/mipsvga.gen/sources_1/bd/controller/ip/controller_vcount_0_0/controller_vcount_0_0/controller_vcount_0_0_in_context.xdc] for cell 'U0/controller_i/vcount_0'
Finished Parsing XDC File [f:/projects/vga/hardware/mipsvga/mipsvga.gen/sources_1/bd/controller/ip/controller_vcount_0_0/controller_vcount_0_0/controller_vcount_0_0_in_context.xdc] for cell 'U0/controller_i/vcount_0'
Parsing XDC File [f:/projects/vga/hardware/mipsvga/mipsvga.gen/sources_1/bd/controller/ip/controller_comparator_0_0/controller_comparator_0_0/controller_comparator_0_0_in_context.xdc] for cell 'U0/controller_i/comparator_0'
Finished Parsing XDC File [f:/projects/vga/hardware/mipsvga/mipsvga.gen/sources_1/bd/controller/ip/controller_comparator_0_0/controller_comparator_0_0/controller_comparator_0_0_in_context.xdc] for cell 'U0/controller_i/comparator_0'
Parsing XDC File [f:/projects/vga/hardware/mipsvga/mipsvga.gen/sources_1/bd/controller/ip/controller_clockdivider_0_0/controller_clockdivider_0_0/controller_clockdivider_0_0_in_context.xdc] for cell 'U0/controller_i/clockdivider_0'
Finished Parsing XDC File [f:/projects/vga/hardware/mipsvga/mipsvga.gen/sources_1/bd/controller/ip/controller_clockdivider_0_0/controller_clockdivider_0_0/controller_clockdivider_0_0_in_context.xdc] for cell 'U0/controller_i/clockdivider_0'
Parsing XDC File [F:/projects/vga/hardware/mipsvga/mipsvga.runs/TopLevel_controller_wrapper_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/projects/vga/hardware/mipsvga/mipsvga.runs/TopLevel_controller_wrapper_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1293.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1293.848 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [F:/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1293.848 ; gain = 497.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1293.848 ; gain = 497.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0/controller_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/controller_i/color_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/controller_i/hcount_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/controller_i/vcount_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/controller_i/comparator_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/controller_i/clockdivider_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1293.848 ; gain = 497.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1293.848 ; gain = 497.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1293.848 ; gain = 497.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1293.848 ; gain = 497.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1293.848 ; gain = 497.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1297.184 ; gain = 500.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1302.008 ; gain = 505.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1302.008 ; gain = 505.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1302.008 ; gain = 505.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1302.008 ; gain = 505.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1302.008 ; gain = 505.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1302.008 ; gain = 505.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |controller_clockdivider_0_0 |         1|
|2     |controller_color_0_0        |         1|
|3     |controller_comparator_0_0   |         1|
|4     |controller_hcount_0_0       |         1|
|5     |controller_vcount_0_0       |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |controller_clockdivider_0_0_bbox |     1|
|2     |controller_color_0_0_bbox        |     1|
|3     |controller_comparator_0_0_bbox   |     1|
|4     |controller_hcount_0_0_bbox       |     1|
|5     |controller_vcount_0_0_bbox       |     1|
+------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1302.008 ; gain = 505.527
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1302.008 ; gain = 505.527
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1302.008 ; gain = 505.527
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1302.008 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1327.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: c3541dbe
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1327.406 ; gain = 910.816
INFO: [Common 17-1381] The checkpoint 'F:/projects/vga/hardware/mipsvga/mipsvga.runs/TopLevel_controller_wrapper_0_0_synth_1/TopLevel_controller_wrapper_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP TopLevel_controller_wrapper_0_0, cache-ID = 686cc519ec261747
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint 'F:/projects/vga/hardware/mipsvga/mipsvga.runs/TopLevel_controller_wrapper_0_0_synth_1/TopLevel_controller_wrapper_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TopLevel_controller_wrapper_0_0_utilization_synth.rpt -pb TopLevel_controller_wrapper_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 17 22:11:47 2023...
