%!PS-Adobe-3.0 EPSF-3.0
%%Creator: Model Technology ModelSim ALTERA STARTER EDITION vsim 10.4d Simulator 2015.12 Dec 30 2015
%%Title: /home/fabricio/OpenGPU/hardware/ogpu_rasterizer/testbench_output/wave.ps
%%CreationDate: 2016-12-05 01:25:21 pm
%%DocumentData: Clean8Bit
%%DocumentNeededResources: font Helvetica
%%Orientation: Landscape
%%BoundingBox: 36 36 1154 1154
%%EndComments
%%Page: 1 1
gsave
90 rotate 0.12 dup neg scale
% dump string table
/NP {newpath} def/SD {setdash} def/CL {setrgbcolor} def/GR {setgray} def
/SX {exch LEdge sub XScale mul MaxLabelWidth add LMargin add LEdge LabelWidth sub add exch} def/CSX {exch dup LabelWidth gt {exch SX} {exch} ifelse} def
/MT {SX moveto} def/LS {SX lineto stroke} def/LT {SX lineto} def/LFS {SX lineto fill stroke} def/RSS {rmoveto show stroke} def/ST {stroke} def/WT {CSX moveto dup stringwidth pop} def/TSW {pop 0 originOffset} def
/TSE {MaxLabelWidth LabelWidth sub LMargin add 0 rmoveto neg originOffset} def/TS {-2 div originOffset CSX} def
/MLW {stringwidth pop dup MaxLabelWidth gt {/MaxLabelWidth exch def}{pop} ifelse XS} def
/XS {/XScale LabelWidth LMargin sub MaxLabelWidth LEdge LabelWidth sub add sub REdge LEdge sub div 1 add def} def
/ARC {5 -2 roll SX 5 2 roll arc} def/LC {1 index stringwidth pop lt {pop ()} if} def
/SW {stringwidth pop} def
/ESTR {   dup 3 add string   /CurrentStr exch def   exch 0 2 index getinterval   0 1 3 index 1 sub {     dup     2 index exch get exch     CurrentStr exch 3 -1 roll put   } for   pop   dup 1 2 2 index add {     CurrentStr exch 46 put   } for   pop} def
/LC {   exch  dup dup /CurrentStr exch def   SW 2 index gt {     CurrentStr length     dup     {       2 div cvi       3 index       CurrentStr SW       sub       dup 0 lt {         1 index         4 -1 roll         exch sub         3 1 roll       }       {         dup 5 index gt {           1 index 4 -1 roll add 3 1 roll         }         {           exit         } ifelse       } ifelse       3 index 2 index ESTR       1 index 0 eq {         exit       } if       pop     } loop     pop pop pop pop pop     CurrentStr   }   {     CurrentStr   } ifelse} def
/XScale 1 def/MaxLabelWidth 0 def/LMargin 300 def/LEdge 3653 def/REdge 9020 def/LabelWidth 3616 def
/Helvetica findfont [133 0 0 -133 0 0] makefont setfont
/originOffset   currentfont   /FontBBox get 1 get   currentfont  /FontMatrix get 3 get   mul   currentfont   /FontType get   42 eq {     1000000 div   } {     neg   } ifelse def
(/ogpu_triangle_edge_test_testbench/clock) MLW
(/ogpu_triangle_edge_test_testbench/reset) MLW
(/ogpu_triangle_edge_test_testbench/edge_ready) MLW
(/ogpu_triangle_edge_test_testbench/edge_mask0) MLW
(/ogpu_triangle_edge_test_testbench/edge_mask1) MLW
(/ogpu_triangle_edge_test_testbench/edge_mask2) MLW
(/ogpu_triangle_edge_test_testbench/quad_mask) MLW
(/ogpu_triangle_edge_test_testbench/draw_quad) MLW
(/ogpu_triangle_edge_test_testbench/discard_quad) MLW
% draw waveform shading
[] 0 SD
3 setlinewidth
0 setlinejoin
0 setlinecap
0.235294 0.701961 0.443137 CL
3654 494 MT 3782 494 LS
3782 494 MT 3782 348 LS
3783 348 MT 4108 348 LS
4108 494 MT 4108 348 LS
4109 494 MT 4435 494 LS
4435 494 MT 4435 348 LS
4436 348 MT 4762 348 LS
4762 494 MT 4762 348 LS
4763 494 MT 5088 494 LS
5088 494 MT 5088 348 LS
5089 348 MT 5415 348 LS
5415 494 MT 5415 348 LS
5416 494 MT 5742 494 LS
5742 494 MT 5742 348 LS
5743 348 MT 6068 348 LS
6068 494 MT 6068 348 LS
6069 494 MT 6395 494 LS
6395 494 MT 6395 348 LS
6396 348 MT 6722 348 LS
6722 494 MT 6722 348 LS
6723 494 MT 7048 494 LS
7048 494 MT 7048 348 LS
7049 348 MT 7375 348 LS
7375 494 MT 7375 348 LS
7376 494 MT 7702 494 LS
7702 494 MT 7702 348 LS
7703 348 MT 8028 348 LS
8028 494 MT 8028 348 LS
8029 494 MT 8355 494 LS
8355 494 MT 8355 348 LS
8356 348 MT 8682 348 LS
8682 494 MT 8682 348 LS
8683 494 MT 9008 494 LS
9008 494 MT 9008 348 LS
9009 348 MT 9335 348 LS
9335 494 MT 9335 348 LS
9336 494 MT 9619 494 LS
9619 494 MT 9619 494 LS
3654 747 MT 9619 747 LS
9619 747 MT 9619 747 LS
0 0 0 CL
(000) 59 LC 3688 927 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3653 854 MT 3653 854 LT 3775 854 LT 3782 927 LT ST
3653 1000 MT 3653 1000 LT 3775 1000 LT 3782 927 LT ST
0 0 0 CL
(111) 1236 LC 3817 927 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3782 927 MT 3782 927 LT 3789 854 LT 5081 854 LT 5088 927 LT ST
3782 927 MT 3782 927 LT 3789 1000 LT 5081 1000 LT 5088 927 LT ST
0 0 0 CL
(000) 1237 LC 5123 927 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
5088 927 MT 5088 927 LT 5095 854 LT 6388 854 LT 6395 927 LT ST
5088 927 MT 5088 927 LT 5095 1000 LT 6388 1000 LT 6395 927 LT ST
0 0 0 CL
(111) 1237 LC 6430 927 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
6395 927 MT 6395 927 LT 6402 854 LT 7695 854 LT 7702 927 LT ST
6395 927 MT 6395 927 LT 6402 1000 LT 7695 1000 LT 7702 927 LT ST
0 0 0 CL
(000) 1847 LC 7737 927 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
7702 927 MT 7702 927 LT 7709 854 LT 9619 854 LT ST
7702 927 MT 7702 927 LT 7709 1000 LT 9619 1000 LT ST
0 0 0 CL
(1001) 2019 LC 3688 1180 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3653 1107 MT 3653 1107 LT 5735 1107 LT 5742 1180 LT ST
3653 1253 MT 3653 1253 LT 5735 1253 LT 5742 1180 LT ST
0 0 0 CL
(1100) 3807 LC 5777 1180 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
5742 1180 MT 5742 1180 LT 5749 1107 LT 9619 1107 LT ST
5742 1180 MT 5742 1180 LT 5749 1253 LT 9619 1253 LT ST
0 0 0 CL
(0011) 2019 LC 3688 1433 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3653 1360 MT 3653 1360 LT 5735 1360 LT 5742 1433 LT ST
3653 1506 MT 3653 1506 LT 5735 1506 LT 5742 1433 LT ST
0 0 0 CL
(1001) 3807 LC 5777 1433 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
5742 1433 MT 5742 1433 LT 5749 1360 LT 9619 1360 LT ST
5742 1433 MT 5742 1433 LT 5749 1506 LT 9619 1506 LT ST
0 0 0 CL
(1001) 2019 LC 3688 1686 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3653 1613 MT 3653 1613 LT 5735 1613 LT 5742 1686 LT ST
3653 1759 MT 3653 1759 LT 5735 1759 LT 5742 1686 LT ST
0 0 0 CL
(1100) 3807 LC 5777 1686 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
5742 1686 MT 5742 1686 LT 5749 1613 LT 9619 1613 LT ST
5742 1686 MT 5742 1686 LT 5749 1759 LT 9619 1759 LT ST
0 0 0 CL
(1010) 59 LC 3688 1939 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3653 1866 MT 3653 1866 LT 3775 1866 LT 3782 1939 LT ST
3653 2012 MT 3653 2012 LT 3775 2012 LT 3782 1939 LT ST
0 0 0 CL
(0101) 2543 LC 3817 1939 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3782 1939 MT 3782 1939 LT 3789 1866 LT 6388 1866 LT 6395 1939 LT ST
3782 1939 MT 3782 1939 LT 3789 2012 LT 6388 2012 LT 6395 1939 LT ST
0 0 0 CL
(1010) 3154 LC 6430 1939 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
6395 1939 MT 6395 1939 LT 6402 1866 LT 9619 1866 LT ST
6395 1939 MT 6395 1939 LT 6402 2012 LT 9619 2012 LT ST
3654 2265 MT 4435 2265 LS
4435 2265 MT 4435 2119 LS
4436 2119 MT 5742 2119 LS
5742 2265 MT 5742 2119 LS
5743 2265 MT 7048 2265 LS
7048 2265 MT 7048 2119 LS
7049 2119 MT 8355 2119 LS
8355 2265 MT 8355 2119 LS
8356 2265 MT 9619 2265 LS
9619 2265 MT 9619 2265 LS
3654 2518 MT 9619 2518 LS
9619 2518 MT 9619 2518 LS
% draw timeline
3782 9016 MT 3782 9053 LS
4109 9016 MT 4109 9053 LS
4435 8989 MT 4435 9053 LS
(500 ns) 9999 LC 4435 9191 WT TS RSS
4762 9016 MT 4762 9053 LS
5088 9016 MT 5088 9053 LS
5415 9016 MT 5415 9053 LS
5742 9016 MT 5742 9053 LS
6068 8989 MT 6068 9053 LS
6395 9016 MT 6395 9053 LS
6721 9016 MT 6721 9053 LS
7048 9016 MT 7048 9053 LS
7375 9016 MT 7375 9053 LS
7702 8989 MT 7702 9053 LS
(600 ns) 9999 LC 7702 9191 WT TS RSS
8029 9016 MT 8029 9053 LS
8355 9016 MT 8355 9053 LS
8682 9016 MT 8682 9053 LS
9009 9016 MT 9009 9053 LS
9335 8989 MT 9335 9053 LS
9662 9016 MT 9662 9053 LS
9988 9016 MT 9988 9053 LS
10315 9016 MT 10315 9053 LS
10642 9016 MT 10642 9053 LS
% draw grid
0.65098 0.65098 0.65098 CL
3782 300 MT 3782 8989 LS
4108 300 MT 4108 8989 LS
4435 300 MT 4435 8989 LS
4762 300 MT 4762 8989 LS
5088 300 MT 5088 8989 LS
5415 300 MT 5415 8989 LS
5742 300 MT 5742 8989 LS
6068 300 MT 6068 8989 LS
6395 300 MT 6395 8989 LS
6722 300 MT 6722 8989 LS
7048 300 MT 7048 8989 LS
7375 300 MT 7375 8989 LS
7702 300 MT 7702 8989 LS
8028 300 MT 8028 8989 LS
8355 300 MT 8355 8989 LS
8682 300 MT 8682 8989 LS
9008 300 MT 9008 8989 LS
9335 300 MT 9335 8989 LS
% draw waveforms
0.5 0.5 0.5 CL
(/ogpu_triangle_edge_test_testbench/clock) 9999 LC 3616 493 WT TSE RSS
0.65098 0.65098 0.65098 CL
3775 300 MT 3789 300 LS
4101 300 MT 4115 300 LS
4428 300 MT 4442 300 LS
4755 300 MT 4769 300 LS
5081 300 MT 5095 300 LS
5408 300 MT 5422 300 LS
5735 300 MT 5749 300 LS
6061 300 MT 6075 300 LS
6388 300 MT 6402 300 LS
6715 300 MT 6729 300 LS
7041 300 MT 7055 300 LS
7368 300 MT 7382 300 LS
7695 300 MT 7709 300 LS
8021 300 MT 8035 300 LS
8348 300 MT 8362 300 LS
8675 300 MT 8689 300 LS
9001 300 MT 9015 300 LS
9328 300 MT 9342 300 LS
0.235294 0.701961 0.443137 CL
3654 494 MT 3782 494 LS
3782 494 MT 3782 348 LS
3783 348 MT 4108 348 LS
4108 494 MT 4108 348 LS
4109 494 MT 4435 494 LS
4435 494 MT 4435 348 LS
4436 348 MT 4762 348 LS
4762 494 MT 4762 348 LS
4763 494 MT 5088 494 LS
5088 494 MT 5088 348 LS
5089 348 MT 5415 348 LS
5415 494 MT 5415 348 LS
5416 494 MT 5742 494 LS
5742 494 MT 5742 348 LS
5743 348 MT 6068 348 LS
6068 494 MT 6068 348 LS
6069 494 MT 6395 494 LS
6395 494 MT 6395 348 LS
6396 348 MT 6722 348 LS
6722 494 MT 6722 348 LS
6723 494 MT 7048 494 LS
7048 494 MT 7048 348 LS
7049 348 MT 7375 348 LS
7375 494 MT 7375 348 LS
7376 494 MT 7702 494 LS
7702 494 MT 7702 348 LS
7703 348 MT 8028 348 LS
8028 494 MT 8028 348 LS
8029 494 MT 8355 494 LS
8355 494 MT 8355 348 LS
8356 348 MT 8682 348 LS
8682 494 MT 8682 348 LS
8683 494 MT 9008 494 LS
9008 494 MT 9008 348 LS
9009 348 MT 9335 348 LS
9335 494 MT 9335 348 LS
9336 494 MT 9619 494 LS
9619 494 MT 9619 494 LS
0.5 0.5 0.5 CL
(/ogpu_triangle_edge_test_testbench/reset) 9999 LC 3616 746 WT TSE RSS
0.65098 0.65098 0.65098 CL
3775 553 MT 3789 553 LS
4101 553 MT 4115 553 LS
4428 553 MT 4442 553 LS
4755 553 MT 4769 553 LS
5081 553 MT 5095 553 LS
5408 553 MT 5422 553 LS
5735 553 MT 5749 553 LS
6061 553 MT 6075 553 LS
6388 553 MT 6402 553 LS
6715 553 MT 6729 553 LS
7041 553 MT 7055 553 LS
7368 553 MT 7382 553 LS
7695 553 MT 7709 553 LS
8021 553 MT 8035 553 LS
8348 553 MT 8362 553 LS
8675 553 MT 8689 553 LS
9001 553 MT 9015 553 LS
9328 553 MT 9342 553 LS
0.235294 0.701961 0.443137 CL
3654 747 MT 9619 747 LS
9619 747 MT 9619 747 LS
0.5 0.5 0.5 CL
(/ogpu_triangle_edge_test_testbench/edge_ready) 9999 LC 3616 999 WT TSE RSS
0.65098 0.65098 0.65098 CL
3775 806 MT 3789 806 LS
4101 806 MT 4115 806 LS
4428 806 MT 4442 806 LS
4755 806 MT 4769 806 LS
5081 806 MT 5095 806 LS
5408 806 MT 5422 806 LS
5735 806 MT 5749 806 LS
6061 806 MT 6075 806 LS
6388 806 MT 6402 806 LS
6715 806 MT 6729 806 LS
7041 806 MT 7055 806 LS
7368 806 MT 7382 806 LS
7695 806 MT 7709 806 LS
8021 806 MT 8035 806 LS
8348 806 MT 8362 806 LS
8675 806 MT 8689 806 LS
9001 806 MT 9015 806 LS
9328 806 MT 9342 806 LS
0 0 0 CL
(000) 59 LC 3688 927 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3653 854 MT 3653 854 LT 3775 854 LT 3782 927 LT ST
3653 1000 MT 3653 1000 LT 3775 1000 LT 3782 927 LT ST
0 0 0 CL
(111) 1236 LC 3817 927 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3782 927 MT 3782 927 LT 3789 854 LT 5081 854 LT 5088 927 LT ST
3782 927 MT 3782 927 LT 3789 1000 LT 5081 1000 LT 5088 927 LT ST
0 0 0 CL
(000) 1237 LC 5123 927 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
5088 927 MT 5088 927 LT 5095 854 LT 6388 854 LT 6395 927 LT ST
5088 927 MT 5088 927 LT 5095 1000 LT 6388 1000 LT 6395 927 LT ST
0 0 0 CL
(111) 1237 LC 6430 927 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
6395 927 MT 6395 927 LT 6402 854 LT 7695 854 LT 7702 927 LT ST
6395 927 MT 6395 927 LT 6402 1000 LT 7695 1000 LT 7702 927 LT ST
0 0 0 CL
(000) 1847 LC 7737 927 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
7702 927 MT 7702 927 LT 7709 854 LT 9619 854 LT ST
7702 927 MT 7702 927 LT 7709 1000 LT 9619 1000 LT ST
0.5 0.5 0.5 CL
(/ogpu_triangle_edge_test_testbench/edge_mask0) 9999 LC 3616 1252 WT TSE RSS
0.65098 0.65098 0.65098 CL
3775 1059 MT 3789 1059 LS
4101 1059 MT 4115 1059 LS
4428 1059 MT 4442 1059 LS
4755 1059 MT 4769 1059 LS
5081 1059 MT 5095 1059 LS
5408 1059 MT 5422 1059 LS
5735 1059 MT 5749 1059 LS
6061 1059 MT 6075 1059 LS
6388 1059 MT 6402 1059 LS
6715 1059 MT 6729 1059 LS
7041 1059 MT 7055 1059 LS
7368 1059 MT 7382 1059 LS
7695 1059 MT 7709 1059 LS
8021 1059 MT 8035 1059 LS
8348 1059 MT 8362 1059 LS
8675 1059 MT 8689 1059 LS
9001 1059 MT 9015 1059 LS
9328 1059 MT 9342 1059 LS
0 0 0 CL
(1001) 2019 LC 3688 1180 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3653 1107 MT 3653 1107 LT 5735 1107 LT 5742 1180 LT ST
3653 1253 MT 3653 1253 LT 5735 1253 LT 5742 1180 LT ST
0 0 0 CL
(1100) 3807 LC 5777 1180 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
5742 1180 MT 5742 1180 LT 5749 1107 LT 9619 1107 LT ST
5742 1180 MT 5742 1180 LT 5749 1253 LT 9619 1253 LT ST
0.5 0.5 0.5 CL
(/ogpu_triangle_edge_test_testbench/edge_mask1) 9999 LC 3616 1505 WT TSE RSS
0.65098 0.65098 0.65098 CL
3775 1312 MT 3789 1312 LS
4101 1312 MT 4115 1312 LS
4428 1312 MT 4442 1312 LS
4755 1312 MT 4769 1312 LS
5081 1312 MT 5095 1312 LS
5408 1312 MT 5422 1312 LS
5735 1312 MT 5749 1312 LS
6061 1312 MT 6075 1312 LS
6388 1312 MT 6402 1312 LS
6715 1312 MT 6729 1312 LS
7041 1312 MT 7055 1312 LS
7368 1312 MT 7382 1312 LS
7695 1312 MT 7709 1312 LS
8021 1312 MT 8035 1312 LS
8348 1312 MT 8362 1312 LS
8675 1312 MT 8689 1312 LS
9001 1312 MT 9015 1312 LS
9328 1312 MT 9342 1312 LS
0 0 0 CL
(0011) 2019 LC 3688 1433 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3653 1360 MT 3653 1360 LT 5735 1360 LT 5742 1433 LT ST
3653 1506 MT 3653 1506 LT 5735 1506 LT 5742 1433 LT ST
0 0 0 CL
(1001) 3807 LC 5777 1433 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
5742 1433 MT 5742 1433 LT 5749 1360 LT 9619 1360 LT ST
5742 1433 MT 5742 1433 LT 5749 1506 LT 9619 1506 LT ST
0.5 0.5 0.5 CL
(/ogpu_triangle_edge_test_testbench/edge_mask2) 9999 LC 3616 1758 WT TSE RSS
0.65098 0.65098 0.65098 CL
3775 1565 MT 3789 1565 LS
4101 1565 MT 4115 1565 LS
4428 1565 MT 4442 1565 LS
4755 1565 MT 4769 1565 LS
5081 1565 MT 5095 1565 LS
5408 1565 MT 5422 1565 LS
5735 1565 MT 5749 1565 LS
6061 1565 MT 6075 1565 LS
6388 1565 MT 6402 1565 LS
6715 1565 MT 6729 1565 LS
7041 1565 MT 7055 1565 LS
7368 1565 MT 7382 1565 LS
7695 1565 MT 7709 1565 LS
8021 1565 MT 8035 1565 LS
8348 1565 MT 8362 1565 LS
8675 1565 MT 8689 1565 LS
9001 1565 MT 9015 1565 LS
9328 1565 MT 9342 1565 LS
0 0 0 CL
(1001) 2019 LC 3688 1686 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3653 1613 MT 3653 1613 LT 5735 1613 LT 5742 1686 LT ST
3653 1759 MT 3653 1759 LT 5735 1759 LT 5742 1686 LT ST
0 0 0 CL
(1100) 3807 LC 5777 1686 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
5742 1686 MT 5742 1686 LT 5749 1613 LT 9619 1613 LT ST
5742 1686 MT 5742 1686 LT 5749 1759 LT 9619 1759 LT ST
0.5 0.5 0.5 CL
(/ogpu_triangle_edge_test_testbench/quad_mask) 9999 LC 3616 2011 WT TSE RSS
0.65098 0.65098 0.65098 CL
3775 1818 MT 3789 1818 LS
4101 1818 MT 4115 1818 LS
4428 1818 MT 4442 1818 LS
4755 1818 MT 4769 1818 LS
5081 1818 MT 5095 1818 LS
5408 1818 MT 5422 1818 LS
5735 1818 MT 5749 1818 LS
6061 1818 MT 6075 1818 LS
6388 1818 MT 6402 1818 LS
6715 1818 MT 6729 1818 LS
7041 1818 MT 7055 1818 LS
7368 1818 MT 7382 1818 LS
7695 1818 MT 7709 1818 LS
8021 1818 MT 8035 1818 LS
8348 1818 MT 8362 1818 LS
8675 1818 MT 8689 1818 LS
9001 1818 MT 9015 1818 LS
9328 1818 MT 9342 1818 LS
0 0 0 CL
(1010) 59 LC 3688 1939 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3653 1866 MT 3653 1866 LT 3775 1866 LT 3782 1939 LT ST
3653 2012 MT 3653 2012 LT 3775 2012 LT 3782 1939 LT ST
0 0 0 CL
(0101) 2543 LC 3817 1939 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3782 1939 MT 3782 1939 LT 3789 1866 LT 6388 1866 LT 6395 1939 LT ST
3782 1939 MT 3782 1939 LT 3789 2012 LT 6388 2012 LT 6395 1939 LT ST
0 0 0 CL
(1010) 3154 LC 6430 1939 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
6395 1939 MT 6395 1939 LT 6402 1866 LT 9619 1866 LT ST
6395 1939 MT 6395 1939 LT 6402 2012 LT 9619 2012 LT ST
0.5 0.5 0.5 CL
(/ogpu_triangle_edge_test_testbench/draw_quad) 9999 LC 3616 2264 WT TSE RSS
0.65098 0.65098 0.65098 CL
3775 2071 MT 3789 2071 LS
4101 2071 MT 4115 2071 LS
4428 2071 MT 4442 2071 LS
4755 2071 MT 4769 2071 LS
5081 2071 MT 5095 2071 LS
5408 2071 MT 5422 2071 LS
5735 2071 MT 5749 2071 LS
6061 2071 MT 6075 2071 LS
6388 2071 MT 6402 2071 LS
6715 2071 MT 6729 2071 LS
7041 2071 MT 7055 2071 LS
7368 2071 MT 7382 2071 LS
7695 2071 MT 7709 2071 LS
8021 2071 MT 8035 2071 LS
8348 2071 MT 8362 2071 LS
8675 2071 MT 8689 2071 LS
9001 2071 MT 9015 2071 LS
9328 2071 MT 9342 2071 LS
0.235294 0.701961 0.443137 CL
3654 2265 MT 4435 2265 LS
4435 2265 MT 4435 2119 LS
4436 2119 MT 5742 2119 LS
5742 2265 MT 5742 2119 LS
5743 2265 MT 7048 2265 LS
7048 2265 MT 7048 2119 LS
7049 2119 MT 8355 2119 LS
8355 2265 MT 8355 2119 LS
8356 2265 MT 9619 2265 LS
9619 2265 MT 9619 2265 LS
0.5 0.5 0.5 CL
(/ogpu_triangle_edge_test_testbench/discard_quad) 9999 LC 3616 2517 WT TSE RSS
0.65098 0.65098 0.65098 CL
3775 2324 MT 3789 2324 LS
4101 2324 MT 4115 2324 LS
4428 2324 MT 4442 2324 LS
4755 2324 MT 4769 2324 LS
5081 2324 MT 5095 2324 LS
5408 2324 MT 5422 2324 LS
5735 2324 MT 5749 2324 LS
6061 2324 MT 6075 2324 LS
6388 2324 MT 6402 2324 LS
6715 2324 MT 6729 2324 LS
7041 2324 MT 7055 2324 LS
7368 2324 MT 7382 2324 LS
7695 2324 MT 7709 2324 LS
8021 2324 MT 8035 2324 LS
8348 2324 MT 8362 2324 LS
8675 2324 MT 8689 2324 LS
9001 2324 MT 9015 2324 LS
9328 2324 MT 9342 2324 LS
0.235294 0.701961 0.443137 CL
3654 2518 MT 9619 2518 LS
9619 2518 MT 9619 2518 LS
% draw cursors
% draw footer
0.5 0.5 0.5 CL
(Entity:ogpu_triangle_edge_test_testbench  Architecture:ogpu_triangle_edge_test_tb1  Date: Mon Dec 05 13:25:21 BRST 2016   Row: 1 Page: 1) 9999 LC 300 9620 WT TSW RSS
grestore
%showpage
%%EOF
