$date
	Sat Oct 22 22:57:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#845472
b1011 !
1"
#845474
b1011 &
b1011 %
1$
#845475
0"
#845478
b100010 &
b100010 %
#845482
b10001 &
b10001 %
#845486
b110100 &
b110100 %
#845490
b11010 &
b11010 %
#845494
b1101 &
b1101 %
#845498
b101000 &
b101000 %
#845502
b10100 &
b10100 %
#845506
b1010 &
b1010 %
#845510
b101 &
b101 %
#845514
b10000 &
b10000 %
#845518
b1000 &
b1000 %
#845522
b100 &
b100 %
#845526
b10 &
b10 %
#845530
b1 &
b1 %
1#
#845534
b0 &
0#
b0 %
0$
#1856608
b1111 !
1"
#1856610
b1111 &
b1111 %
1$
#1856611
0"
#1856614
b101110 &
b101110 %
#1856618
b10111 &
b10111 %
#1856622
b1000110 &
b1000110 %
#1856626
b100011 &
b100011 %
#1856630
b1101010 &
b1101010 %
#1856634
b110101 &
b110101 %
#1856638
b10100000 &
b10100000 %
#1856642
b1010000 &
b1010000 %
#1856646
b101000 &
b101000 %
#1856650
b10100 &
b10100 %
#1856654
b1010 &
b1010 %
#1856658
b101 &
b101 %
#1856662
b10000 &
b10000 %
#1856666
b1000 &
b1000 %
#1856670
b100 &
b100 %
#1856674
b10 &
b10 %
#1856678
b1 &
1#
b1 %
#1856682
b0 &
b0 %
0#
0$
#2847066
b10 &
b10 %
1$
b10 !
1"
#2847067
0"
#2847070
b1 &
1#
b1 %
#2847074
b0 &
b0 %
0#
0$
#4500012
