#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x14c8c40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14c8dd0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x14bb2d0 .functor NOT 1, L_0x151ab30, C4<0>, C4<0>, C4<0>;
L_0x151a910 .functor XOR 2, L_0x151a7b0, L_0x151a870, C4<00>, C4<00>;
L_0x151aa20 .functor XOR 2, L_0x151a910, L_0x151a980, C4<00>, C4<00>;
v0x15155b0_0 .net *"_ivl_10", 1 0, L_0x151a980;  1 drivers
v0x15156b0_0 .net *"_ivl_12", 1 0, L_0x151aa20;  1 drivers
v0x1515790_0 .net *"_ivl_2", 1 0, L_0x1518970;  1 drivers
v0x1515850_0 .net *"_ivl_4", 1 0, L_0x151a7b0;  1 drivers
v0x1515930_0 .net *"_ivl_6", 1 0, L_0x151a870;  1 drivers
v0x1515a60_0 .net *"_ivl_8", 1 0, L_0x151a910;  1 drivers
v0x1515b40_0 .net "a", 0 0, v0x1511d40_0;  1 drivers
v0x1515be0_0 .net "b", 0 0, v0x1511de0_0;  1 drivers
v0x1515c80_0 .net "c", 0 0, v0x1511e80_0;  1 drivers
v0x1515d20_0 .var "clk", 0 0;
v0x1515dc0_0 .net "d", 0 0, v0x1511fc0_0;  1 drivers
v0x1515e60_0 .net "out_pos_dut", 0 0, L_0x151a4f0;  1 drivers
v0x1515f00_0 .net "out_pos_ref", 0 0, L_0x1517430;  1 drivers
v0x1515fa0_0 .net "out_sop_dut", 0 0, L_0x15187a0;  1 drivers
v0x1516040_0 .net "out_sop_ref", 0 0, L_0x14ec4f0;  1 drivers
v0x15160e0_0 .var/2u "stats1", 223 0;
v0x1516180_0 .var/2u "strobe", 0 0;
v0x1516220_0 .net "tb_match", 0 0, L_0x151ab30;  1 drivers
v0x15162f0_0 .net "tb_mismatch", 0 0, L_0x14bb2d0;  1 drivers
v0x1516390_0 .net "wavedrom_enable", 0 0, v0x1512290_0;  1 drivers
v0x1516460_0 .net "wavedrom_title", 511 0, v0x1512330_0;  1 drivers
L_0x1518970 .concat [ 1 1 0 0], L_0x1517430, L_0x14ec4f0;
L_0x151a7b0 .concat [ 1 1 0 0], L_0x1517430, L_0x14ec4f0;
L_0x151a870 .concat [ 1 1 0 0], L_0x151a4f0, L_0x15187a0;
L_0x151a980 .concat [ 1 1 0 0], L_0x1517430, L_0x14ec4f0;
L_0x151ab30 .cmp/eeq 2, L_0x1518970, L_0x151aa20;
S_0x14c8f60 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x14c8dd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x14bb6b0 .functor AND 1, v0x1511e80_0, v0x1511fc0_0, C4<1>, C4<1>;
L_0x14bba90 .functor NOT 1, v0x1511d40_0, C4<0>, C4<0>, C4<0>;
L_0x14bbe70 .functor NOT 1, v0x1511de0_0, C4<0>, C4<0>, C4<0>;
L_0x14bc0f0 .functor AND 1, L_0x14bba90, L_0x14bbe70, C4<1>, C4<1>;
L_0x14d38e0 .functor AND 1, L_0x14bc0f0, v0x1511e80_0, C4<1>, C4<1>;
L_0x14ec4f0 .functor OR 1, L_0x14bb6b0, L_0x14d38e0, C4<0>, C4<0>;
L_0x15168b0 .functor NOT 1, v0x1511de0_0, C4<0>, C4<0>, C4<0>;
L_0x1516920 .functor OR 1, L_0x15168b0, v0x1511fc0_0, C4<0>, C4<0>;
L_0x1516a30 .functor AND 1, v0x1511e80_0, L_0x1516920, C4<1>, C4<1>;
L_0x1516af0 .functor NOT 1, v0x1511d40_0, C4<0>, C4<0>, C4<0>;
L_0x1516bc0 .functor OR 1, L_0x1516af0, v0x1511de0_0, C4<0>, C4<0>;
L_0x1516c30 .functor AND 1, L_0x1516a30, L_0x1516bc0, C4<1>, C4<1>;
L_0x1516db0 .functor NOT 1, v0x1511de0_0, C4<0>, C4<0>, C4<0>;
L_0x1516e20 .functor OR 1, L_0x1516db0, v0x1511fc0_0, C4<0>, C4<0>;
L_0x1516d40 .functor AND 1, v0x1511e80_0, L_0x1516e20, C4<1>, C4<1>;
L_0x1516fb0 .functor NOT 1, v0x1511d40_0, C4<0>, C4<0>, C4<0>;
L_0x15170b0 .functor OR 1, L_0x1516fb0, v0x1511fc0_0, C4<0>, C4<0>;
L_0x1517170 .functor AND 1, L_0x1516d40, L_0x15170b0, C4<1>, C4<1>;
L_0x1517320 .functor XNOR 1, L_0x1516c30, L_0x1517170, C4<0>, C4<0>;
v0x14bac00_0 .net *"_ivl_0", 0 0, L_0x14bb6b0;  1 drivers
v0x14bb000_0 .net *"_ivl_12", 0 0, L_0x15168b0;  1 drivers
v0x14bb3e0_0 .net *"_ivl_14", 0 0, L_0x1516920;  1 drivers
v0x14bb7c0_0 .net *"_ivl_16", 0 0, L_0x1516a30;  1 drivers
v0x14bbba0_0 .net *"_ivl_18", 0 0, L_0x1516af0;  1 drivers
v0x14bbf80_0 .net *"_ivl_2", 0 0, L_0x14bba90;  1 drivers
v0x14bc200_0 .net *"_ivl_20", 0 0, L_0x1516bc0;  1 drivers
v0x15102b0_0 .net *"_ivl_24", 0 0, L_0x1516db0;  1 drivers
v0x1510390_0 .net *"_ivl_26", 0 0, L_0x1516e20;  1 drivers
v0x1510470_0 .net *"_ivl_28", 0 0, L_0x1516d40;  1 drivers
v0x1510550_0 .net *"_ivl_30", 0 0, L_0x1516fb0;  1 drivers
v0x1510630_0 .net *"_ivl_32", 0 0, L_0x15170b0;  1 drivers
v0x1510710_0 .net *"_ivl_36", 0 0, L_0x1517320;  1 drivers
L_0x7f1729e8e018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x15107d0_0 .net *"_ivl_38", 0 0, L_0x7f1729e8e018;  1 drivers
v0x15108b0_0 .net *"_ivl_4", 0 0, L_0x14bbe70;  1 drivers
v0x1510990_0 .net *"_ivl_6", 0 0, L_0x14bc0f0;  1 drivers
v0x1510a70_0 .net *"_ivl_8", 0 0, L_0x14d38e0;  1 drivers
v0x1510b50_0 .net "a", 0 0, v0x1511d40_0;  alias, 1 drivers
v0x1510c10_0 .net "b", 0 0, v0x1511de0_0;  alias, 1 drivers
v0x1510cd0_0 .net "c", 0 0, v0x1511e80_0;  alias, 1 drivers
v0x1510d90_0 .net "d", 0 0, v0x1511fc0_0;  alias, 1 drivers
v0x1510e50_0 .net "out_pos", 0 0, L_0x1517430;  alias, 1 drivers
v0x1510f10_0 .net "out_sop", 0 0, L_0x14ec4f0;  alias, 1 drivers
v0x1510fd0_0 .net "pos0", 0 0, L_0x1516c30;  1 drivers
v0x1511090_0 .net "pos1", 0 0, L_0x1517170;  1 drivers
L_0x1517430 .functor MUXZ 1, L_0x7f1729e8e018, L_0x1516c30, L_0x1517320, C4<>;
S_0x1511210 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x14c8dd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1511d40_0 .var "a", 0 0;
v0x1511de0_0 .var "b", 0 0;
v0x1511e80_0 .var "c", 0 0;
v0x1511f20_0 .net "clk", 0 0, v0x1515d20_0;  1 drivers
v0x1511fc0_0 .var "d", 0 0;
v0x15120b0_0 .var/2u "fail", 0 0;
v0x1512150_0 .var/2u "fail1", 0 0;
v0x15121f0_0 .net "tb_match", 0 0, L_0x151ab30;  alias, 1 drivers
v0x1512290_0 .var "wavedrom_enable", 0 0;
v0x1512330_0 .var "wavedrom_title", 511 0;
E_0x14c75b0/0 .event negedge, v0x1511f20_0;
E_0x14c75b0/1 .event posedge, v0x1511f20_0;
E_0x14c75b0 .event/or E_0x14c75b0/0, E_0x14c75b0/1;
S_0x1511540 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1511210;
 .timescale -12 -12;
v0x1511780_0 .var/2s "i", 31 0;
E_0x14c7450 .event posedge, v0x1511f20_0;
S_0x1511880 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1511210;
 .timescale -12 -12;
v0x1511a80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1511b60 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1511210;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1512510 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x14c8dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x15175e0 .functor NOT 1, v0x1511d40_0, C4<0>, C4<0>, C4<0>;
L_0x1517670 .functor NOT 1, v0x1511de0_0, C4<0>, C4<0>, C4<0>;
L_0x1517810 .functor AND 1, L_0x15175e0, L_0x1517670, C4<1>, C4<1>;
L_0x1517920 .functor NOT 1, v0x1511e80_0, C4<0>, C4<0>, C4<0>;
L_0x1517ad0 .functor AND 1, L_0x1517810, L_0x1517920, C4<1>, C4<1>;
L_0x1517be0 .functor NOT 1, v0x1511fc0_0, C4<0>, C4<0>, C4<0>;
L_0x1517da0 .functor AND 1, L_0x1517ad0, L_0x1517be0, C4<1>, C4<1>;
L_0x1517eb0 .functor NOT 1, v0x1511d40_0, C4<0>, C4<0>, C4<0>;
L_0x1518080 .functor NOT 1, v0x1511de0_0, C4<0>, C4<0>, C4<0>;
L_0x15180f0 .functor AND 1, L_0x1517eb0, L_0x1518080, C4<1>, C4<1>;
L_0x1518260 .functor AND 1, L_0x15180f0, v0x1511e80_0, C4<1>, C4<1>;
L_0x15182d0 .functor AND 1, L_0x1518260, v0x1511fc0_0, C4<1>, C4<1>;
L_0x1518400 .functor OR 1, L_0x1517da0, L_0x15182d0, C4<0>, C4<0>;
L_0x1518510 .functor AND 1, v0x1511d40_0, v0x1511de0_0, C4<1>, C4<1>;
L_0x1518390 .functor AND 1, L_0x1518510, v0x1511e80_0, C4<1>, C4<1>;
L_0x1518650 .functor AND 1, L_0x1518390, v0x1511fc0_0, C4<1>, C4<1>;
L_0x15187a0 .functor OR 1, L_0x1518400, L_0x1518650, C4<0>, C4<0>;
L_0x1518900 .functor OR 1, v0x1511d40_0, v0x1511de0_0, C4<0>, C4<0>;
L_0x1518a10 .functor NOT 1, v0x1511e80_0, C4<0>, C4<0>, C4<0>;
L_0x1518a80 .functor OR 1, L_0x1518900, L_0x1518a10, C4<0>, C4<0>;
L_0x1518c40 .functor NOT 1, v0x1511fc0_0, C4<0>, C4<0>, C4<0>;
L_0x1518cb0 .functor OR 1, L_0x1518a80, L_0x1518c40, C4<0>, C4<0>;
L_0x1518e80 .functor NOT 1, v0x1511de0_0, C4<0>, C4<0>, C4<0>;
L_0x1518ef0 .functor OR 1, v0x1511d40_0, L_0x1518e80, C4<0>, C4<0>;
L_0x1519080 .functor NOT 1, v0x1511e80_0, C4<0>, C4<0>, C4<0>;
L_0x15190f0 .functor OR 1, L_0x1518ef0, L_0x1519080, C4<0>, C4<0>;
L_0x15192e0 .functor NOT 1, v0x1511fc0_0, C4<0>, C4<0>, C4<0>;
L_0x1519350 .functor OR 1, L_0x15190f0, L_0x15192e0, C4<0>, C4<0>;
L_0x1519550 .functor AND 1, L_0x1518cb0, L_0x1519350, C4<1>, C4<1>;
L_0x1519660 .functor NOT 1, v0x1511d40_0, C4<0>, C4<0>, C4<0>;
L_0x15197d0 .functor OR 1, L_0x1519660, v0x1511de0_0, C4<0>, C4<0>;
L_0x1519890 .functor NOT 1, v0x1511e80_0, C4<0>, C4<0>, C4<0>;
L_0x1519a10 .functor OR 1, L_0x15197d0, L_0x1519890, C4<0>, C4<0>;
L_0x1519b20 .functor NOT 1, v0x1511fc0_0, C4<0>, C4<0>, C4<0>;
L_0x1519cb0 .functor OR 1, L_0x1519a10, L_0x1519b20, C4<0>, C4<0>;
L_0x1519dc0 .functor AND 1, L_0x1519550, L_0x1519cb0, C4<1>, C4<1>;
L_0x151a000 .functor NOT 1, v0x1511d40_0, C4<0>, C4<0>, C4<0>;
L_0x151a070 .functor NOT 1, v0x1511de0_0, C4<0>, C4<0>, C4<0>;
L_0x1519ed0 .functor OR 1, L_0x151a000, L_0x151a070, C4<0>, C4<0>;
L_0x151a220 .functor OR 1, L_0x1519ed0, v0x1511e80_0, C4<0>, C4<0>;
L_0x151a430 .functor OR 1, L_0x151a220, v0x1511fc0_0, C4<0>, C4<0>;
L_0x151a4f0 .functor AND 1, L_0x1519dc0, L_0x151a430, C4<1>, C4<1>;
v0x15126d0_0 .net *"_ivl_0", 0 0, L_0x15175e0;  1 drivers
v0x15127b0_0 .net *"_ivl_10", 0 0, L_0x1517be0;  1 drivers
v0x1512890_0 .net *"_ivl_12", 0 0, L_0x1517da0;  1 drivers
v0x1512980_0 .net *"_ivl_14", 0 0, L_0x1517eb0;  1 drivers
v0x1512a60_0 .net *"_ivl_16", 0 0, L_0x1518080;  1 drivers
v0x1512b90_0 .net *"_ivl_18", 0 0, L_0x15180f0;  1 drivers
v0x1512c70_0 .net *"_ivl_2", 0 0, L_0x1517670;  1 drivers
v0x1512d50_0 .net *"_ivl_20", 0 0, L_0x1518260;  1 drivers
v0x1512e30_0 .net *"_ivl_22", 0 0, L_0x15182d0;  1 drivers
v0x1512fa0_0 .net *"_ivl_24", 0 0, L_0x1518400;  1 drivers
v0x1513080_0 .net *"_ivl_26", 0 0, L_0x1518510;  1 drivers
v0x1513160_0 .net *"_ivl_28", 0 0, L_0x1518390;  1 drivers
v0x1513240_0 .net *"_ivl_30", 0 0, L_0x1518650;  1 drivers
v0x1513320_0 .net *"_ivl_34", 0 0, L_0x1518900;  1 drivers
v0x1513400_0 .net *"_ivl_36", 0 0, L_0x1518a10;  1 drivers
v0x15134e0_0 .net *"_ivl_38", 0 0, L_0x1518a80;  1 drivers
v0x15135c0_0 .net *"_ivl_4", 0 0, L_0x1517810;  1 drivers
v0x15137b0_0 .net *"_ivl_40", 0 0, L_0x1518c40;  1 drivers
v0x1513890_0 .net *"_ivl_42", 0 0, L_0x1518cb0;  1 drivers
v0x1513970_0 .net *"_ivl_44", 0 0, L_0x1518e80;  1 drivers
v0x1513a50_0 .net *"_ivl_46", 0 0, L_0x1518ef0;  1 drivers
v0x1513b30_0 .net *"_ivl_48", 0 0, L_0x1519080;  1 drivers
v0x1513c10_0 .net *"_ivl_50", 0 0, L_0x15190f0;  1 drivers
v0x1513cf0_0 .net *"_ivl_52", 0 0, L_0x15192e0;  1 drivers
v0x1513dd0_0 .net *"_ivl_54", 0 0, L_0x1519350;  1 drivers
v0x1513eb0_0 .net *"_ivl_56", 0 0, L_0x1519550;  1 drivers
v0x1513f90_0 .net *"_ivl_58", 0 0, L_0x1519660;  1 drivers
v0x1514070_0 .net *"_ivl_6", 0 0, L_0x1517920;  1 drivers
v0x1514150_0 .net *"_ivl_60", 0 0, L_0x15197d0;  1 drivers
v0x1514230_0 .net *"_ivl_62", 0 0, L_0x1519890;  1 drivers
v0x1514310_0 .net *"_ivl_64", 0 0, L_0x1519a10;  1 drivers
v0x15143f0_0 .net *"_ivl_66", 0 0, L_0x1519b20;  1 drivers
v0x15144d0_0 .net *"_ivl_68", 0 0, L_0x1519cb0;  1 drivers
v0x15147c0_0 .net *"_ivl_70", 0 0, L_0x1519dc0;  1 drivers
v0x15148a0_0 .net *"_ivl_72", 0 0, L_0x151a000;  1 drivers
v0x1514980_0 .net *"_ivl_74", 0 0, L_0x151a070;  1 drivers
v0x1514a60_0 .net *"_ivl_76", 0 0, L_0x1519ed0;  1 drivers
v0x1514b40_0 .net *"_ivl_78", 0 0, L_0x151a220;  1 drivers
v0x1514c20_0 .net *"_ivl_8", 0 0, L_0x1517ad0;  1 drivers
v0x1514d00_0 .net *"_ivl_80", 0 0, L_0x151a430;  1 drivers
v0x1514de0_0 .net "a", 0 0, v0x1511d40_0;  alias, 1 drivers
v0x1514e80_0 .net "b", 0 0, v0x1511de0_0;  alias, 1 drivers
v0x1514f70_0 .net "c", 0 0, v0x1511e80_0;  alias, 1 drivers
v0x1515060_0 .net "d", 0 0, v0x1511fc0_0;  alias, 1 drivers
v0x1515150_0 .net "out_pos", 0 0, L_0x151a4f0;  alias, 1 drivers
v0x1515210_0 .net "out_sop", 0 0, L_0x15187a0;  alias, 1 drivers
S_0x1515390 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x14c8dd0;
 .timescale -12 -12;
E_0x14b09f0 .event anyedge, v0x1516180_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1516180_0;
    %nor/r;
    %assign/vec4 v0x1516180_0, 0;
    %wait E_0x14b09f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1511210;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15120b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1512150_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1511210;
T_4 ;
    %wait E_0x14c75b0;
    %load/vec4 v0x15121f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15120b0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1511210;
T_5 ;
    %wait E_0x14c7450;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1511fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1511e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1511de0_0, 0;
    %assign/vec4 v0x1511d40_0, 0;
    %wait E_0x14c7450;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1511fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1511e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1511de0_0, 0;
    %assign/vec4 v0x1511d40_0, 0;
    %wait E_0x14c7450;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1511fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1511e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1511de0_0, 0;
    %assign/vec4 v0x1511d40_0, 0;
    %wait E_0x14c7450;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1511fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1511e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1511de0_0, 0;
    %assign/vec4 v0x1511d40_0, 0;
    %wait E_0x14c7450;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1511fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1511e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1511de0_0, 0;
    %assign/vec4 v0x1511d40_0, 0;
    %wait E_0x14c7450;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1511fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1511e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1511de0_0, 0;
    %assign/vec4 v0x1511d40_0, 0;
    %wait E_0x14c7450;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1511fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1511e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1511de0_0, 0;
    %assign/vec4 v0x1511d40_0, 0;
    %wait E_0x14c7450;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1511fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1511e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1511de0_0, 0;
    %assign/vec4 v0x1511d40_0, 0;
    %wait E_0x14c7450;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1511fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1511e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1511de0_0, 0;
    %assign/vec4 v0x1511d40_0, 0;
    %wait E_0x14c7450;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1511fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1511e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1511de0_0, 0;
    %assign/vec4 v0x1511d40_0, 0;
    %wait E_0x14c7450;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1511fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1511e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1511de0_0, 0;
    %assign/vec4 v0x1511d40_0, 0;
    %wait E_0x14c7450;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1511fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1511e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1511de0_0, 0;
    %assign/vec4 v0x1511d40_0, 0;
    %wait E_0x14c7450;
    %load/vec4 v0x15120b0_0;
    %store/vec4 v0x1512150_0, 0, 1;
    %fork t_1, S_0x1511540;
    %jmp t_0;
    .scope S_0x1511540;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1511780_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1511780_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x14c7450;
    %load/vec4 v0x1511780_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1511fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1511e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1511de0_0, 0;
    %assign/vec4 v0x1511d40_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1511780_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1511780_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1511210;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14c75b0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1511fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1511e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1511de0_0, 0;
    %assign/vec4 v0x1511d40_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x15120b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1512150_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x14c8dd0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1515d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1516180_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x14c8dd0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1515d20_0;
    %inv;
    %store/vec4 v0x1515d20_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x14c8dd0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1511f20_0, v0x15162f0_0, v0x1515b40_0, v0x1515be0_0, v0x1515c80_0, v0x1515dc0_0, v0x1516040_0, v0x1515fa0_0, v0x1515f00_0, v0x1515e60_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x14c8dd0;
T_9 ;
    %load/vec4 v0x15160e0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x15160e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x15160e0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x15160e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x15160e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x15160e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x15160e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x15160e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x15160e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x15160e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x14c8dd0;
T_10 ;
    %wait E_0x14c75b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15160e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15160e0_0, 4, 32;
    %load/vec4 v0x1516220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x15160e0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15160e0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15160e0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15160e0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1516040_0;
    %load/vec4 v0x1516040_0;
    %load/vec4 v0x1515fa0_0;
    %xor;
    %load/vec4 v0x1516040_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x15160e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15160e0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x15160e0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15160e0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1515f00_0;
    %load/vec4 v0x1515f00_0;
    %load/vec4 v0x1515e60_0;
    %xor;
    %load/vec4 v0x1515f00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x15160e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15160e0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x15160e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15160e0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth1/human/ece241_2013_q2/iter0/response1/top_module.sv";
