

================================================================
== Vitis HLS Report for 'merge_sort_batch5_1'
================================================================
* Date:           Sun Apr 23 22:24:24 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.355 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1000002|  1000002|  10.000 ms|  10.000 ms|  1000002|  1000002|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_202_1  |  1000000|  1000000|         2|          1|          1|  1000000|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      297|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      140|    -|
|Register             |        -|     -|      173|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      173|      437|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln202_fu_136_p2        |         +|   0|  0|  27|          20|           1|
    |j_68_fu_245_p2             |         +|   0|  0|  39|          32|           1|
    |j_69_fu_182_p2             |         +|   0|  0|  39|          32|           1|
    |k_66_fu_235_p2             |         +|   0|  0|  39|          32|           1|
    |k_67_fu_198_p2             |         +|   0|  0|  39|          32|           1|
    |and_ln204_fu_159_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln215_fu_171_p2        |       and|   0|  0|   2|           1|           1|
    |ap_condition_113           |       and|   0|  0|   2|           1|           1|
    |ap_condition_128           |       and|   0|  0|   2|           1|           1|
    |ap_condition_278           |       and|   0|  0|   2|           1|           1|
    |ap_condition_282           |       and|   0|  0|   2|           1|           1|
    |ap_condition_288           |       and|   0|  0|   2|           1|           1|
    |ap_condition_292           |       and|   0|  0|   2|           1|           1|
    |icmp_ln202_fu_130_p2       |      icmp|   0|  0|  14|          20|          17|
    |icmp_ln204_1_fu_153_p2     |      icmp|   0|  0|  20|          32|          19|
    |icmp_ln204_fu_147_p2       |      icmp|   0|  0|  20|          32|          19|
    |icmp_ln205_fu_229_p2       |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln215_fu_165_p2       |      icmp|   0|  0|  20|          32|          19|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 297|         306|         122|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_129                   |   9|          2|   20|         40|
    |ap_sig_allocacmp_j_67                    |  14|          3|   32|         96|
    |ap_sig_allocacmp_k_65                    |  14|          3|   32|         96|
    |i_fu_38                                  |   9|          2|   20|         40|
    |j_fu_46                                  |  20|          4|   32|        128|
    |k_fu_42                                  |  14|          3|   32|         96|
    |multi_radix_hex_kmerge_temp5_0_address0  |  14|          3|   19|         57|
    |multi_radix_hex_kmerge_temp5_1_address0  |  14|          3|   19|         57|
    |output_r_d0                              |  14|          3|   32|         96|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 140|         30|  240|        710|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |and_ln204_reg_292        |   1|   0|    1|          0|
    |and_ln215_reg_301        |   1|   0|    1|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_38                  |  20|   0|   20|          0|
    |j_67_reg_284             |  32|   0|   32|          0|
    |j_fu_46                  |  32|   0|   32|          0|
    |k_65_reg_279             |  32|   0|   32|          0|
    |k_fu_42                  |  32|   0|   32|          0|
    |output_r_addr_reg_296    |  20|   0|   20|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 173|   0|  173|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------+-----+-----+------------+--------------------------------+--------------+
|                RTL Ports                | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+-----------------------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                                   |   in|    1|  ap_ctrl_hs|             merge_sort_batch5.1|  return value|
|ap_rst                                   |   in|    1|  ap_ctrl_hs|             merge_sort_batch5.1|  return value|
|ap_start                                 |   in|    1|  ap_ctrl_hs|             merge_sort_batch5.1|  return value|
|ap_done                                  |  out|    1|  ap_ctrl_hs|             merge_sort_batch5.1|  return value|
|ap_continue                              |   in|    1|  ap_ctrl_hs|             merge_sort_batch5.1|  return value|
|ap_idle                                  |  out|    1|  ap_ctrl_hs|             merge_sort_batch5.1|  return value|
|ap_ready                                 |  out|    1|  ap_ctrl_hs|             merge_sort_batch5.1|  return value|
|output_r_address0                        |  out|   20|   ap_memory|                        output_r|         array|
|output_r_ce0                             |  out|    1|   ap_memory|                        output_r|         array|
|output_r_we0                             |  out|    1|   ap_memory|                        output_r|         array|
|output_r_d0                              |  out|   32|   ap_memory|                        output_r|         array|
|multi_radix_hex_kmerge_temp5_0_address0  |  out|   19|   ap_memory|  multi_radix_hex_kmerge_temp5_0|         array|
|multi_radix_hex_kmerge_temp5_0_ce0       |  out|    1|   ap_memory|  multi_radix_hex_kmerge_temp5_0|         array|
|multi_radix_hex_kmerge_temp5_0_q0        |   in|   32|   ap_memory|  multi_radix_hex_kmerge_temp5_0|         array|
|multi_radix_hex_kmerge_temp5_1_address0  |  out|   19|   ap_memory|  multi_radix_hex_kmerge_temp5_1|         array|
|multi_radix_hex_kmerge_temp5_1_ce0       |  out|    1|   ap_memory|  multi_radix_hex_kmerge_temp5_1|         array|
|multi_radix_hex_kmerge_temp5_1_q0        |   in|   32|   ap_memory|  multi_radix_hex_kmerge_temp5_1|         array|
+-----------------------------------------+-----+-----+------------+--------------------------------+--------------+

