// Seed: 2841602292
module module_0 (
    input uwire id_0,
    input wand id_1,
    output wand id_2,
    output tri0 id_3,
    input supply1 id_4,
    input wand id_5,
    input wand id_6,
    input supply0 id_7,
    output tri id_8,
    input tri0 id_9,
    input wire id_10,
    input wor id_11,
    output wor id_12,
    input tri1 id_13,
    output tri0 id_14
);
  assign id_2 = id_1;
  assign module_1.id_4 = 0;
  wire id_16;
endmodule
module module_0 (
    output wand  id_0,
    output tri1  id_1,
    input  tri   id_2,
    input  wand  module_1,
    output uwire id_4,
    input  wire  id_5,
    input  wand  id_6
);
  logic id_8;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_0,
      id_0,
      id_6,
      id_2,
      id_6,
      id_5,
      id_0,
      id_6,
      id_2,
      id_2,
      id_0,
      id_2,
      id_1
  );
  always @(posedge -1) if (-1) id_8 <= -1'b0;
endmodule
