{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1596491079124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1596491079129 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 04 09:44:38 2020 " "Processing started: Tue Aug 04 09:44:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1596491079129 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491079129 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de10_lite -c de10_lite " "Command: quartus_map --read_settings_files=on --write_settings_files=off de10_lite -c de10_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491079129 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1596491080445 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1596491080446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/floating_point/fp_common/zero_count.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/floating_point/fp_common/zero_count.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zero_count " "Found entity 1: zero_count" {  } { { "../../../verilog_src/verilog/floating_point/fp_common/zero_count.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/fp_common/zero_count.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_mlt " "Found entity 1: fp_mlt" {  } { { "../../../verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_add_tree " "Found entity 1: fp_add_tree" {  } { { "../../../verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_add.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_add " "Found entity 1: fp_add" {  } { { "../../../verilog_src/verilog/floating_point/low_latency/fp_add.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/ml_inference/convolution_calc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/ml_inference/convolution_calc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_calc " "Found entity 1: convolution_calc" {  } { { "../../../verilog_src/verilog/ml_inference/convolution_calc.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/common/system_monitor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/common/system_monitor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_monitor " "Found entity 1: system_monitor" {  } { { "../../../verilog_src/verilog/common/system_monitor.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/common/system_monitor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/pd_block.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/pd_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block " "Found entity 1: pd_block" {  } { { "pd_block/synthesis/pd_block.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/pd_block.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "pd_block/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "pd_block/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_irq_mapper " "Found entity 1: pd_block_irq_mapper" {  } { { "pd_block/synthesis/submodules/pd_block_irq_mapper.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0 " "Found entity 1: pd_block_mm_interconnect_0" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: pd_block_mm_interconnect_0_avalon_st_adapter_001" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_avalon_st_adapter " "Found entity 1: pd_block_mm_interconnect_0_avalon_st_adapter" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: pd_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "pd_block/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "pd_block/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_rsp_mux_003 " "Found entity 1: pd_block_mm_interconnect_0_rsp_mux_003" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_003.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089597 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_rsp_mux_002 " "Found entity 1: pd_block_mm_interconnect_0_rsp_mux_002" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_rsp_mux " "Found entity 1: pd_block_mm_interconnect_0_rsp_mux" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_rsp_demux_003 " "Found entity 1: pd_block_mm_interconnect_0_rsp_demux_003" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_rsp_demux_001 " "Found entity 1: pd_block_mm_interconnect_0_rsp_demux_001" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_rsp_demux " "Found entity 1: pd_block_mm_interconnect_0_rsp_demux" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_cmd_mux_003 " "Found entity 1: pd_block_mm_interconnect_0_cmd_mux_003" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_cmd_mux_001 " "Found entity 1: pd_block_mm_interconnect_0_cmd_mux_001" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_cmd_mux " "Found entity 1: pd_block_mm_interconnect_0_cmd_mux" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_cmd_demux_003 " "Found entity 1: pd_block_mm_interconnect_0_cmd_demux_003" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux_003.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_cmd_demux_002 " "Found entity 1: pd_block_mm_interconnect_0_cmd_demux_002" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_cmd_demux " "Found entity 1: pd_block_mm_interconnect_0_cmd_demux" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089724 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089724 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089724 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089724 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089724 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596491089742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "pd_block/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089753 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "pd_block/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596491089761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "pd_block/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "pd_block/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "pd_block/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "pd_block/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pd_block_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596491089779 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pd_block_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596491089779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_router_007_default_decode " "Found entity 1: pd_block_mm_interconnect_0_router_007_default_decode" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089782 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd_block_mm_interconnect_0_router_007 " "Found entity 2: pd_block_mm_interconnect_0_router_007" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pd_block_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_005.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596491089785 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pd_block_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_005.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596491089786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_router_005_default_decode " "Found entity 1: pd_block_mm_interconnect_0_router_005_default_decode" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_005.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089789 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd_block_mm_interconnect_0_router_005 " "Found entity 2: pd_block_mm_interconnect_0_router_005" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_005.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089789 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pd_block_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_004.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596491089792 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pd_block_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_004.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596491089792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_router_004_default_decode " "Found entity 1: pd_block_mm_interconnect_0_router_004_default_decode" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_004.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089794 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd_block_mm_interconnect_0_router_004 " "Found entity 2: pd_block_mm_interconnect_0_router_004" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_004.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pd_block_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_003.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596491089802 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pd_block_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_003.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596491089803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_router_003_default_decode " "Found entity 1: pd_block_mm_interconnect_0_router_003_default_decode" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_003.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089805 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd_block_mm_interconnect_0_router_003 " "Found entity 2: pd_block_mm_interconnect_0_router_003" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_003.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089805 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pd_block_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596491089814 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pd_block_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596491089814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_router_002_default_decode " "Found entity 1: pd_block_mm_interconnect_0_router_002_default_decode" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089817 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd_block_mm_interconnect_0_router_002 " "Found entity 2: pd_block_mm_interconnect_0_router_002" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089817 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pd_block_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596491089820 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pd_block_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at pd_block_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596491089820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_mm_interconnect_0_router_default_decode " "Found entity 1: pd_block_mm_interconnect_0_router_default_decode" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089822 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd_block_mm_interconnect_0_router " "Found entity 2: pd_block_mm_interconnect_0_router" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "pd_block/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "pd_block/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "pd_block/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "pd_block/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "pd_block/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file pd_block/synthesis/submodules/pd_block_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_sdram_input_efifo_module " "Found entity 1: pd_block_sdram_input_efifo_module" {  } { { "pd_block/synthesis/submodules/pd_block_sdram.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089890 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd_block_sdram " "Found entity 2: pd_block_sdram" {  } { { "pd_block/synthesis/submodules/pd_block_sdram.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/rgb_to_tensor.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/rgb_to_tensor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_to_tensor " "Found entity 1: rgb_to_tensor" {  } { { "pd_block/synthesis/submodules/rgb_to_tensor.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/rgb_to_tensor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/fp_lut6.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/fp_lut6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_lut6 " "Found entity 1: fp_lut6" {  } { { "pd_block/synthesis/submodules/fp_lut6.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/fp_lut6.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_onchip_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_onchip_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_onchip_ram " "Found entity 1: pd_block_onchip_ram" {  } { { "pd_block/synthesis/submodules/pd_block_onchip_ram.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_onchip_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_nios2e.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_nios2e.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_nios2e " "Found entity 1: pd_block_nios2e" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_nios2e_cpu_register_bank_a_module " "Found entity 1: pd_block_nios2e_cpu_register_bank_a_module" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089958 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd_block_nios2e_cpu_register_bank_b_module " "Found entity 2: pd_block_nios2e_cpu_register_bank_b_module" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089958 ""} { "Info" "ISGN_ENTITY_NAME" "3 pd_block_nios2e_cpu_nios2_oci_debug " "Found entity 3: pd_block_nios2e_cpu_nios2_oci_debug" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089958 ""} { "Info" "ISGN_ENTITY_NAME" "4 pd_block_nios2e_cpu_nios2_oci_break " "Found entity 4: pd_block_nios2e_cpu_nios2_oci_break" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089958 ""} { "Info" "ISGN_ENTITY_NAME" "5 pd_block_nios2e_cpu_nios2_oci_xbrk " "Found entity 5: pd_block_nios2e_cpu_nios2_oci_xbrk" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089958 ""} { "Info" "ISGN_ENTITY_NAME" "6 pd_block_nios2e_cpu_nios2_oci_dbrk " "Found entity 6: pd_block_nios2e_cpu_nios2_oci_dbrk" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089958 ""} { "Info" "ISGN_ENTITY_NAME" "7 pd_block_nios2e_cpu_nios2_oci_itrace " "Found entity 7: pd_block_nios2e_cpu_nios2_oci_itrace" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089958 ""} { "Info" "ISGN_ENTITY_NAME" "8 pd_block_nios2e_cpu_nios2_oci_td_mode " "Found entity 8: pd_block_nios2e_cpu_nios2_oci_td_mode" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089958 ""} { "Info" "ISGN_ENTITY_NAME" "9 pd_block_nios2e_cpu_nios2_oci_dtrace " "Found entity 9: pd_block_nios2e_cpu_nios2_oci_dtrace" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089958 ""} { "Info" "ISGN_ENTITY_NAME" "10 pd_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: pd_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089958 ""} { "Info" "ISGN_ENTITY_NAME" "11 pd_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: pd_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089958 ""} { "Info" "ISGN_ENTITY_NAME" "12 pd_block_nios2e_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: pd_block_nios2e_cpu_nios2_oci_fifo_cnt_inc" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089958 ""} { "Info" "ISGN_ENTITY_NAME" "13 pd_block_nios2e_cpu_nios2_oci_fifo " "Found entity 13: pd_block_nios2e_cpu_nios2_oci_fifo" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089958 ""} { "Info" "ISGN_ENTITY_NAME" "14 pd_block_nios2e_cpu_nios2_oci_pib " "Found entity 14: pd_block_nios2e_cpu_nios2_oci_pib" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089958 ""} { "Info" "ISGN_ENTITY_NAME" "15 pd_block_nios2e_cpu_nios2_oci_im " "Found entity 15: pd_block_nios2e_cpu_nios2_oci_im" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089958 ""} { "Info" "ISGN_ENTITY_NAME" "16 pd_block_nios2e_cpu_nios2_performance_monitors " "Found entity 16: pd_block_nios2e_cpu_nios2_performance_monitors" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089958 ""} { "Info" "ISGN_ENTITY_NAME" "17 pd_block_nios2e_cpu_nios2_avalon_reg " "Found entity 17: pd_block_nios2e_cpu_nios2_avalon_reg" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089958 ""} { "Info" "ISGN_ENTITY_NAME" "18 pd_block_nios2e_cpu_ociram_sp_ram_module " "Found entity 18: pd_block_nios2e_cpu_ociram_sp_ram_module" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089958 ""} { "Info" "ISGN_ENTITY_NAME" "19 pd_block_nios2e_cpu_nios2_ocimem " "Found entity 19: pd_block_nios2e_cpu_nios2_ocimem" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089958 ""} { "Info" "ISGN_ENTITY_NAME" "20 pd_block_nios2e_cpu_nios2_oci " "Found entity 20: pd_block_nios2e_cpu_nios2_oci" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089958 ""} { "Info" "ISGN_ENTITY_NAME" "21 pd_block_nios2e_cpu " "Found entity 21: pd_block_nios2e_cpu" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_nios2e_cpu_debug_slave_sysclk " "Found entity 1: pd_block_nios2e_cpu_debug_slave_sysclk" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_sysclk.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_nios2e_cpu_debug_slave_tck " "Found entity 1: pd_block_nios2e_cpu_debug_slave_tck" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_tck.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_nios2e_cpu_debug_slave_wrapper " "Found entity 1: pd_block_nios2e_cpu_debug_slave_wrapper" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491089986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491089986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_nios2e_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_nios2e_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_nios2e_cpu_test_bench " "Found entity 1: pd_block_nios2e_cpu_test_bench" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu_test_bench.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491090000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491090000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_led.v 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/pd_block_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_led " "Found entity 1: pd_block_led" {  } { { "pd_block/synthesis/submodules/pd_block_led.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491090006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491090006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/pd_block_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file pd_block/synthesis/submodules/pd_block_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd_block_jtag_uart_sim_scfifo_w " "Found entity 1: pd_block_jtag_uart_sim_scfifo_w" {  } { { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491090025 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd_block_jtag_uart_scfifo_w " "Found entity 2: pd_block_jtag_uart_scfifo_w" {  } { { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491090025 ""} { "Info" "ISGN_ENTITY_NAME" "3 pd_block_jtag_uart_sim_scfifo_r " "Found entity 3: pd_block_jtag_uart_sim_scfifo_r" {  } { { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491090025 ""} { "Info" "ISGN_ENTITY_NAME" "4 pd_block_jtag_uart_scfifo_r " "Found entity 4: pd_block_jtag_uart_scfifo_r" {  } { { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491090025 ""} { "Info" "ISGN_ENTITY_NAME" "5 pd_block_jtag_uart " "Found entity 5: pd_block_jtag_uart" {  } { { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491090025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491090025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_block/synthesis/submodules/convolution_burst.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd_block/synthesis/submodules/convolution_burst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_burst " "Found entity 1: convolution_burst" {  } { { "pd_block/synthesis/submodules/convolution_burst.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/convolution_burst.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491090034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491090034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscillator/synthesis/oscillator.v 1 1 " "Found 1 design units, including 1 entities, in source file oscillator/synthesis/oscillator.v" { { "Info" "ISGN_ENTITY_NAME" "1 oscillator " "Found entity 1: oscillator" {  } { { "oscillator/synthesis/oscillator.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/oscillator/synthesis/oscillator.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491090039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491090039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscillator/synthesis/submodules/altera_int_osc.v 1 1 " "Found 1 design units, including 1 entities, in source file oscillator/synthesis/submodules/altera_int_osc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_int_osc " "Found entity 1: altera_int_osc" {  } { { "oscillator/synthesis/submodules/altera_int_osc.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/oscillator/synthesis/submodules/altera_int_osc.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491090048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491090048 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "pd_block_sdram.v(318) " "Verilog HDL or VHDL warning at pd_block_sdram.v(318): conditional expression evaluates to a constant" {  } { { "pd_block/synthesis/submodules/pd_block_sdram.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1596491090067 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "pd_block_sdram.v(328) " "Verilog HDL or VHDL warning at pd_block_sdram.v(328): conditional expression evaluates to a constant" {  } { { "pd_block/synthesis/submodules/pd_block_sdram.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1596491090067 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "pd_block_sdram.v(338) " "Verilog HDL or VHDL warning at pd_block_sdram.v(338): conditional expression evaluates to a constant" {  } { { "pd_block/synthesis/submodules/pd_block_sdram.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1596491090067 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "pd_block_sdram.v(682) " "Verilog HDL or VHDL warning at pd_block_sdram.v(682): conditional expression evaluates to a constant" {  } { { "pd_block/synthesis/submodules/pd_block_sdram.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1596491090068 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de10_lite.sv 1 1 " "Using design file de10_lite.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 de10_lite " "Found entity 1: de10_lite" {  } { { "de10_lite.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/de10_lite.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491090342 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1596491090342 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de10_lite " "Elaborating entity \"de10_lite\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1596491090347 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "vga_rgb de10_lite.sv(28) " "Verilog HDL warning at de10_lite.sv(28): object vga_rgb used but never assigned" {  } { { "de10_lite.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/de10_lite.sv" 28 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1596491090352 "|de10_lite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vga_rgb\[15..12\] 0 de10_lite.sv(28) " "Net \"vga_rgb\[15..12\]\" at de10_lite.sv(28) has no driver or initial value, using a default initial value '0'" {  } { { "de10_lite.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/de10_lite.sv" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1596491090353 "|de10_lite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vga_rgb\[10..7\] 0 de10_lite.sv(28) " "Net \"vga_rgb\[10..7\]\" at de10_lite.sv(28) has no driver or initial value, using a default initial value '0'" {  } { { "de10_lite.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/de10_lite.sv" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1596491090353 "|de10_lite"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vga_rgb\[4..1\] 0 de10_lite.sv(28) " "Net \"vga_rgb\[4..1\]\" at de10_lite.sv(28) has no driver or initial value, using a default initial value '0'" {  } { { "de10_lite.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/de10_lite.sv" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1596491090353 "|de10_lite"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vga_hsync de10_lite.sv(10) " "Output port \"vga_hsync\" at de10_lite.sv(10) has no driver" {  } { { "de10_lite.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/de10_lite.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1596491090353 "|de10_lite"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vga_vsync de10_lite.sv(11) " "Output port \"vga_vsync\" at de10_lite.sv(11) has no driver" {  } { { "de10_lite.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/de10_lite.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1596491090353 "|de10_lite"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oscillator oscillator:oscillator " "Elaborating entity \"oscillator\" for hierarchy \"oscillator:oscillator\"" {  } { { "de10_lite.sv" "oscillator" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/de10_lite.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491090382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_int_osc oscillator:oscillator\|altera_int_osc:int_osc_0 " "Elaborating entity \"altera_int_osc\" for hierarchy \"oscillator:oscillator\|altera_int_osc:int_osc_0\"" {  } { { "oscillator/synthesis/oscillator.v" "int_osc_0" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/oscillator/synthesis/oscillator.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491090416 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pll0.v 1 1 " "Using design file pll0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PLL0 " "Found entity 1: PLL0" {  } { { "pll0.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pll0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491090469 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1596491090469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL0 PLL0:pll0 " "Elaborating entity \"PLL0\" for hierarchy \"PLL0:pll0\"" {  } { { "de10_lite.sv" "pll0" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/de10_lite.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491090471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL0:pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL0:pll0\|altpll:altpll_component\"" {  } { { "pll0.v" "altpll_component" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pll0.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491090665 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL0:pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL0:pll0\|altpll:altpll_component\"" {  } { { "pll0.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pll0.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491090684 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL0:pll0\|altpll:altpll_component " "Instantiated megafunction \"PLL0:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift -3000 " "Parameter \"clk0_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK1 " "Parameter \"compensate_clock\" = \"CLK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491090686 ""}  } { { "pll0.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pll0.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596491090686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL0_altpll " "Found entity 1: PLL0_altpll" {  } { { "db/pll0_altpll.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/pll0_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491090763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491090763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL0_altpll PLL0:pll0\|altpll:altpll_component\|PLL0_altpll:auto_generated " "Elaborating entity \"PLL0_altpll\" for hierarchy \"PLL0:pll0\|altpll:altpll_component\|PLL0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491090768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_monitor system_monitor:monitor0 " "Elaborating entity \"system_monitor\" for hierarchy \"system_monitor:monitor0\"" {  } { { "de10_lite.sv" "monitor0" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/de10_lite.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491090806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block pd_block:qsys " "Elaborating entity \"pd_block\" for hierarchy \"pd_block:qsys\"" {  } { { "de10_lite.sv" "qsys" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/de10_lite.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491090824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolution_burst pd_block:qsys\|convolution_burst:convolution0 " "Elaborating entity \"convolution_burst\" for hierarchy \"pd_block:qsys\|convolution_burst:convolution0\"" {  } { { "pd_block/synthesis/pd_block.v" "convolution0" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/pd_block.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491090859 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "yres convolution_burst.sv(58) " "Verilog HDL or VHDL warning at convolution_burst.sv(58): object \"yres\" assigned a value but never read" {  } { { "pd_block/synthesis/submodules/convolution_burst.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/convolution_burst.sv" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1596491090861 "|de10_lite|pd_block:qsys|convolution_burst:convolution0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pd_block:qsys\|convolution_burst:convolution0\|scfifo:src_fifo " "Elaborating entity \"scfifo\" for hierarchy \"pd_block:qsys\|convolution_burst:convolution0\|scfifo:src_fifo\"" {  } { { "pd_block/synthesis/submodules/convolution_burst.sv" "src_fifo" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/convolution_burst.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491091255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pd_block:qsys\|convolution_burst:convolution0\|scfifo:src_fifo " "Elaborated megafunction instantiation \"pd_block:qsys\|convolution_burst:convolution0\|scfifo:src_fifo\"" {  } { { "pd_block/synthesis/submodules/convolution_burst.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/convolution_burst.sv" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491091282 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pd_block:qsys\|convolution_burst:convolution0\|scfifo:src_fifo " "Instantiated megafunction \"pd_block:qsys\|convolution_burst:convolution0\|scfifo:src_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491091282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491091282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491091282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491091282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491091282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491091282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491091282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491091282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491091282 ""}  } { { "pd_block/synthesis/submodules/convolution_burst.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/convolution_burst.sv" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596491091282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_h2v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_h2v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_h2v " "Found entity 1: scfifo_h2v" {  } { { "db/scfifo_h2v.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/scfifo_h2v.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491091341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491091341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_h2v pd_block:qsys\|convolution_burst:convolution0\|scfifo:src_fifo\|scfifo_h2v:auto_generated " "Elaborating entity \"scfifo_h2v\" for hierarchy \"pd_block:qsys\|convolution_burst:convolution0\|scfifo:src_fifo\|scfifo_h2v:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491091346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_4qu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_4qu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_4qu " "Found entity 1: a_dpfifo_4qu" {  } { { "db/a_dpfifo_4qu.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/a_dpfifo_4qu.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491091384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491091384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_4qu pd_block:qsys\|convolution_burst:convolution0\|scfifo:src_fifo\|scfifo_h2v:auto_generated\|a_dpfifo_4qu:dpfifo " "Elaborating entity \"a_dpfifo_4qu\" for hierarchy \"pd_block:qsys\|convolution_burst:convolution0\|scfifo:src_fifo\|scfifo_h2v:auto_generated\|a_dpfifo_4qu:dpfifo\"" {  } { { "db/scfifo_h2v.tdf" "dpfifo" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/scfifo_h2v.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491091390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v7b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v7b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v7b1 " "Found entity 1: altsyncram_v7b1" {  } { { "db/altsyncram_v7b1.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/altsyncram_v7b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491091465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491091465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v7b1 pd_block:qsys\|convolution_burst:convolution0\|scfifo:src_fifo\|scfifo_h2v:auto_generated\|a_dpfifo_4qu:dpfifo\|altsyncram_v7b1:FIFOram " "Elaborating entity \"altsyncram_v7b1\" for hierarchy \"pd_block:qsys\|convolution_burst:convolution0\|scfifo:src_fifo\|scfifo_h2v:auto_generated\|a_dpfifo_4qu:dpfifo\|altsyncram_v7b1:FIFOram\"" {  } { { "db/a_dpfifo_4qu.tdf" "FIFOram" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/a_dpfifo_4qu.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491091472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c78.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c78.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c78 " "Found entity 1: cmpr_c78" {  } { { "db/cmpr_c78.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/cmpr_c78.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491091546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491091546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c78 pd_block:qsys\|convolution_burst:convolution0\|scfifo:src_fifo\|scfifo_h2v:auto_generated\|a_dpfifo_4qu:dpfifo\|cmpr_c78:almost_full_comparer " "Elaborating entity \"cmpr_c78\" for hierarchy \"pd_block:qsys\|convolution_burst:convolution0\|scfifo:src_fifo\|scfifo_h2v:auto_generated\|a_dpfifo_4qu:dpfifo\|cmpr_c78:almost_full_comparer\"" {  } { { "db/a_dpfifo_4qu.tdf" "almost_full_comparer" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/a_dpfifo_4qu.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491091554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c78 pd_block:qsys\|convolution_burst:convolution0\|scfifo:src_fifo\|scfifo_h2v:auto_generated\|a_dpfifo_4qu:dpfifo\|cmpr_c78:three_comparison " "Elaborating entity \"cmpr_c78\" for hierarchy \"pd_block:qsys\|convolution_burst:convolution0\|scfifo:src_fifo\|scfifo_h2v:auto_generated\|a_dpfifo_4qu:dpfifo\|cmpr_c78:three_comparison\"" {  } { { "db/a_dpfifo_4qu.tdf" "three_comparison" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/a_dpfifo_4qu.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491091578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nka " "Found entity 1: cntr_nka" {  } { { "db/cntr_nka.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/cntr_nka.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491091640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491091640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_nka pd_block:qsys\|convolution_burst:convolution0\|scfifo:src_fifo\|scfifo_h2v:auto_generated\|a_dpfifo_4qu:dpfifo\|cntr_nka:rd_ptr_msb " "Elaborating entity \"cntr_nka\" for hierarchy \"pd_block:qsys\|convolution_burst:convolution0\|scfifo:src_fifo\|scfifo_h2v:auto_generated\|a_dpfifo_4qu:dpfifo\|cntr_nka:rd_ptr_msb\"" {  } { { "db/a_dpfifo_4qu.tdf" "rd_ptr_msb" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/a_dpfifo_4qu.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491091648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4l6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4l6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4l6 " "Found entity 1: cntr_4l6" {  } { { "db/cntr_4l6.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/cntr_4l6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491091710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491091710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4l6 pd_block:qsys\|convolution_burst:convolution0\|scfifo:src_fifo\|scfifo_h2v:auto_generated\|a_dpfifo_4qu:dpfifo\|cntr_4l6:usedw_counter " "Elaborating entity \"cntr_4l6\" for hierarchy \"pd_block:qsys\|convolution_burst:convolution0\|scfifo:src_fifo\|scfifo_h2v:auto_generated\|a_dpfifo_4qu:dpfifo\|cntr_4l6:usedw_counter\"" {  } { { "db/a_dpfifo_4qu.tdf" "usedw_counter" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/a_dpfifo_4qu.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491091717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_oka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_oka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_oka " "Found entity 1: cntr_oka" {  } { { "db/cntr_oka.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/cntr_oka.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491091778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491091778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_oka pd_block:qsys\|convolution_burst:convolution0\|scfifo:src_fifo\|scfifo_h2v:auto_generated\|a_dpfifo_4qu:dpfifo\|cntr_oka:wr_ptr " "Elaborating entity \"cntr_oka\" for hierarchy \"pd_block:qsys\|convolution_burst:convolution0\|scfifo:src_fifo\|scfifo_h2v:auto_generated\|a_dpfifo_4qu:dpfifo\|cntr_oka:wr_ptr\"" {  } { { "db/a_dpfifo_4qu.tdf" "wr_ptr" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/a_dpfifo_4qu.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491091786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pd_block:qsys\|convolution_burst:convolution0\|scfifo:dst_res_fifo " "Elaborating entity \"scfifo\" for hierarchy \"pd_block:qsys\|convolution_burst:convolution0\|scfifo:dst_res_fifo\"" {  } { { "pd_block/synthesis/submodules/convolution_burst.sv" "dst_res_fifo" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/convolution_burst.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491092168 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pd_block:qsys\|convolution_burst:convolution0\|scfifo:dst_res_fifo " "Elaborated megafunction instantiation \"pd_block:qsys\|convolution_burst:convolution0\|scfifo:dst_res_fifo\"" {  } { { "pd_block/synthesis/submodules/convolution_burst.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/convolution_burst.sv" 157 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491092178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pd_block:qsys\|convolution_burst:convolution0\|scfifo:dst_res_fifo " "Instantiated megafunction \"pd_block:qsys\|convolution_burst:convolution0\|scfifo:dst_res_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491092178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491092178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491092178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491092178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491092178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491092178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491092178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491092178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491092178 ""}  } { { "pd_block/synthesis/submodules/convolution_burst.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/convolution_burst.sv" 157 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596491092178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolution_calc pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution " "Elaborating entity \"convolution_calc\" for hierarchy \"pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\"" {  } { { "pd_block/synthesis/submodules/convolution_burst.sv" "convolution" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/convolution_burst.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491092269 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "kernel " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"kernel\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1596491092798 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "buffer " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"buffer\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1596491092798 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "buffer_taps " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"buffer_taps\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1596491092798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_mlt pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt " "Elaborating entity \"fp_mlt\" for hierarchy \"pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\"" {  } { { "../../../verilog_src/verilog/ml_inference/convolution_calc.sv" "my\[0\].mx\[0\].mlt" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491092918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply " "Elaborating entity \"lpm_mult\" for hierarchy \"pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply\"" {  } { { "../../../verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" "multiply" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491093045 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply " "Elaborated megafunction instantiation \"pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply\"" {  } { { "../../../verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491093059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply " "Instantiated megafunction \"pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491093059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491093059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491093059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491093059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 16 " "Parameter \"lpm_widthp\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491093059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491093059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491093059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491093059 ""}  } { { "../../../verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596491093059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_0nn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_0nn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_0nn " "Found entity 1: mult_0nn" {  } { { "db/mult_0nn.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/mult_0nn.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491093116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491093116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_0nn pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply\|mult_0nn:auto_generated " "Elaborating entity \"mult_0nn\" for hierarchy \"pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply\|mult_0nn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491093119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_tree pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\|fp_add_tree:adder_tree " "Elaborating entity \"fp_add_tree\" for hierarchy \"pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\|fp_add_tree:adder_tree\"" {  } { { "../../../verilog_src/verilog/ml_inference/convolution_calc.sv" "adder_tree" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491093348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_tree pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera " "Elaborating entity \"fp_add_tree\" for hierarchy \"pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera\"" {  } { { "../../../verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" "addera" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491093364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_tree pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera " "Elaborating entity \"fp_add_tree\" for hierarchy \"pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\"" {  } { { "../../../verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" "addera" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491093379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_tree pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera " "Elaborating entity \"fp_add_tree\" for hierarchy \"pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera\"" {  } { { "../../../verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" "addera" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491093393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add:addera " "Elaborating entity \"fp_add\" for hierarchy \"pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add:addera\"" {  } { { "../../../verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" "addera" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491093407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_count pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add:addera\|zero_count:zc " "Elaborating entity \"zero_count\" for hierarchy \"pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add:addera\|zero_count:zc\"" {  } { { "../../../verilog_src/verilog/floating_point/low_latency/fp_add.sv" "zc" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491093424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add pd_block:qsys\|convolution_burst:convolution0\|fp_add:adder " "Elaborating entity \"fp_add\" for hierarchy \"pd_block:qsys\|convolution_burst:convolution0\|fp_add:adder\"" {  } { { "pd_block/synthesis/submodules/convolution_burst.sv" "adder" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/convolution_burst.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491093512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_jtag_uart pd_block:qsys\|pd_block_jtag_uart:jtag_uart " "Elaborating entity \"pd_block_jtag_uart\" for hierarchy \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\"" {  } { { "pd_block/synthesis/pd_block.v" "jtag_uart" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/pd_block.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491093536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_jtag_uart_scfifo_w pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w " "Elaborating entity \"pd_block_jtag_uart_scfifo_w\" for hierarchy \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\"" {  } { { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "the_pd_block_jtag_uart_scfifo_w" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491093561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "wfifo" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491093718 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491093731 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491093731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491093731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491093731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491093731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491093731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491093731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491093731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491093731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491093731 ""}  } { { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596491093731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491093786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491093786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491093790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491093828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491093828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491093834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491093870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491093870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491093878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491093941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491093941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491093952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491094017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491094017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491094025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491094088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491094088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_w:the_pd_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491094096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_jtag_uart_scfifo_r pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_r:the_pd_block_jtag_uart_scfifo_r " "Elaborating entity \"pd_block_jtag_uart_scfifo_r\" for hierarchy \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|pd_block_jtag_uart_scfifo_r:the_pd_block_jtag_uart_scfifo_r\"" {  } { { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "the_pd_block_jtag_uart_scfifo_r" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491094139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic\"" {  } { { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "pd_block_jtag_uart_alt_jtag_atlantic" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491094486 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic\"" {  } { { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491094511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491094511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491094511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491094511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491094511 ""}  } { { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596491094511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491095341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"pd_block:qsys\|pd_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:pd_block_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491095484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_led pd_block:qsys\|pd_block_led:led " "Elaborating entity \"pd_block_led\" for hierarchy \"pd_block:qsys\|pd_block_led:led\"" {  } { { "pd_block/synthesis/pd_block.v" "led" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/pd_block.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491095548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e pd_block:qsys\|pd_block_nios2e:nios2e " "Elaborating entity \"pd_block_nios2e\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\"" {  } { { "pd_block/synthesis/pd_block.v" "nios2e" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/pd_block.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491095568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu " "Elaborating entity \"pd_block_nios2e_cpu\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e.v" "cpu" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491095591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_test_bench pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_test_bench:the_pd_block_nios2e_cpu_test_bench " "Elaborating entity \"pd_block_nios2e_cpu_test_bench\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_test_bench:the_pd_block_nios2e_cpu_test_bench\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_test_bench" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491095694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_register_bank_a_module pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_register_bank_a_module:pd_block_nios2e_cpu_register_bank_a " "Elaborating entity \"pd_block_nios2e_cpu_register_bank_a_module\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_register_bank_a_module:pd_block_nios2e_cpu_register_bank_a\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "pd_block_nios2e_cpu_register_bank_a" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491095725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_register_bank_a_module:pd_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_register_bank_a_module:pd_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_altsyncram" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491095875 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_register_bank_a_module:pd_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_register_bank_a_module:pd_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491095894 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_register_bank_a_module:pd_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_register_bank_a_module:pd_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491095895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491095895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491095895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491095895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491095895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491095895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491095895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491095895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491095895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491095895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491095895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491095895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491095895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491095895 ""}  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596491095895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491095962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491095962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_register_bank_a_module:pd_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_register_bank_a_module:pd_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491095967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_register_bank_b_module pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_register_bank_b_module:pd_block_nios2e_cpu_register_bank_b " "Elaborating entity \"pd_block_nios2e_cpu_register_bank_b_module\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_register_bank_b_module:pd_block_nios2e_cpu_register_bank_b\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "pd_block_nios2e_cpu_register_bank_b" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491096018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_oci pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci " "Elaborating entity \"pd_block_nios2e_cpu_nios2_oci\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_nios2_oci" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491096090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_oci_debug pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_debug:the_pd_block_nios2e_cpu_nios2_oci_debug " "Elaborating entity \"pd_block_nios2e_cpu_nios2_oci_debug\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_debug:the_pd_block_nios2e_cpu_nios2_oci_debug\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_nios2_oci_debug" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491096126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_debug:the_pd_block_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_debug:the_pd_block_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_altera_std_synchronizer" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491096181 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_debug:the_pd_block_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_debug:the_pd_block_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491096195 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_debug:the_pd_block_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_debug:the_pd_block_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491096196 ""}  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596491096196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_oci_break pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_break:the_pd_block_nios2e_cpu_nios2_oci_break " "Elaborating entity \"pd_block_nios2e_cpu_nios2_oci_break\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_break:the_pd_block_nios2e_cpu_nios2_oci_break\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_nios2_oci_break" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491096206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_oci_xbrk pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_xbrk:the_pd_block_nios2e_cpu_nios2_oci_xbrk " "Elaborating entity \"pd_block_nios2e_cpu_nios2_oci_xbrk\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_xbrk:the_pd_block_nios2e_cpu_nios2_oci_xbrk\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_nios2_oci_xbrk" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491096257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_oci_dbrk pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_dbrk:the_pd_block_nios2e_cpu_nios2_oci_dbrk " "Elaborating entity \"pd_block_nios2e_cpu_nios2_oci_dbrk\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_dbrk:the_pd_block_nios2e_cpu_nios2_oci_dbrk\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_nios2_oci_dbrk" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491096277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_oci_itrace pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_itrace:the_pd_block_nios2e_cpu_nios2_oci_itrace " "Elaborating entity \"pd_block_nios2e_cpu_nios2_oci_itrace\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_itrace:the_pd_block_nios2e_cpu_nios2_oci_itrace\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_nios2_oci_itrace" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491096302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_oci_dtrace pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_dtrace:the_pd_block_nios2e_cpu_nios2_oci_dtrace " "Elaborating entity \"pd_block_nios2e_cpu_nios2_oci_dtrace\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_dtrace:the_pd_block_nios2e_cpu_nios2_oci_dtrace\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_nios2_oci_dtrace" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491096323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_oci_td_mode pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_dtrace:the_pd_block_nios2e_cpu_nios2_oci_dtrace\|pd_block_nios2e_cpu_nios2_oci_td_mode:pd_block_nios2e_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"pd_block_nios2e_cpu_nios2_oci_td_mode\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_dtrace:the_pd_block_nios2e_cpu_nios2_oci_dtrace\|pd_block_nios2e_cpu_nios2_oci_td_mode:pd_block_nios2e_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "pd_block_nios2e_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491096382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_oci_fifo pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_fifo:the_pd_block_nios2e_cpu_nios2_oci_fifo " "Elaborating entity \"pd_block_nios2e_cpu_nios2_oci_fifo\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_fifo:the_pd_block_nios2e_cpu_nios2_oci_fifo\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_nios2_oci_fifo" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491096401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_fifo:the_pd_block_nios2e_cpu_nios2_oci_fifo\|pd_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt:the_pd_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"pd_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_fifo:the_pd_block_nios2e_cpu_nios2_oci_fifo\|pd_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt:the_pd_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491096441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_fifo:the_pd_block_nios2e_cpu_nios2_oci_fifo\|pd_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc:the_pd_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"pd_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_fifo:the_pd_block_nios2e_cpu_nios2_oci_fifo\|pd_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc:the_pd_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491096460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_oci_fifo_cnt_inc pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_fifo:the_pd_block_nios2e_cpu_nios2_oci_fifo\|pd_block_nios2e_cpu_nios2_oci_fifo_cnt_inc:the_pd_block_nios2e_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"pd_block_nios2e_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_fifo:the_pd_block_nios2e_cpu_nios2_oci_fifo\|pd_block_nios2e_cpu_nios2_oci_fifo_cnt_inc:the_pd_block_nios2e_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491096483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_oci_pib pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_pib:the_pd_block_nios2e_cpu_nios2_oci_pib " "Elaborating entity \"pd_block_nios2e_cpu_nios2_oci_pib\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_pib:the_pd_block_nios2e_cpu_nios2_oci_pib\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_nios2_oci_pib" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491096502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_oci_im pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_im:the_pd_block_nios2e_cpu_nios2_oci_im " "Elaborating entity \"pd_block_nios2e_cpu_nios2_oci_im\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_oci_im:the_pd_block_nios2e_cpu_nios2_oci_im\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_nios2_oci_im" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491096521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_avalon_reg pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg " "Elaborating entity \"pd_block_nios2e_cpu_nios2_avalon_reg\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_avalon_reg:the_pd_block_nios2e_cpu_nios2_avalon_reg\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_nios2_avalon_reg" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491096545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_nios2_ocimem pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem " "Elaborating entity \"pd_block_nios2e_cpu_nios2_ocimem\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_nios2_ocimem" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491096566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_ociram_sp_ram_module pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem\|pd_block_nios2e_cpu_ociram_sp_ram_module:pd_block_nios2e_cpu_ociram_sp_ram " "Elaborating entity \"pd_block_nios2e_cpu_ociram_sp_ram_module\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem\|pd_block_nios2e_cpu_ociram_sp_ram_module:pd_block_nios2e_cpu_ociram_sp_ram\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "pd_block_nios2e_cpu_ociram_sp_ram" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491096615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem\|pd_block_nios2e_cpu_ociram_sp_ram_module:pd_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem\|pd_block_nios2e_cpu_ociram_sp_ram_module:pd_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_altsyncram" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491096647 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem\|pd_block_nios2e_cpu_ociram_sp_ram_module:pd_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem\|pd_block_nios2e_cpu_ociram_sp_ram_module:pd_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491096665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem\|pd_block_nios2e_cpu_ociram_sp_ram_module:pd_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem\|pd_block_nios2e_cpu_ociram_sp_ram_module:pd_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491096665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491096665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491096665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491096665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491096665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491096665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491096665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491096665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491096665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491096665 ""}  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596491096665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491096731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491096731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem\|pd_block_nios2e_cpu_ociram_sp_ram_module:pd_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_nios2_ocimem:the_pd_block_nios2e_cpu_nios2_ocimem\|pd_block_nios2e_cpu_ociram_sp_ram_module:pd_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491096736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_debug_slave_wrapper pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper " "Elaborating entity \"pd_block_nios2e_cpu_debug_slave_wrapper\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "the_pd_block_nios2e_cpu_debug_slave_wrapper" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491096784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_debug_slave_tck pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|pd_block_nios2e_cpu_debug_slave_tck:the_pd_block_nios2e_cpu_debug_slave_tck " "Elaborating entity \"pd_block_nios2e_cpu_debug_slave_tck\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|pd_block_nios2e_cpu_debug_slave_tck:the_pd_block_nios2e_cpu_debug_slave_tck\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" "the_pd_block_nios2e_cpu_debug_slave_tck" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491096805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_nios2e_cpu_debug_slave_sysclk pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|pd_block_nios2e_cpu_debug_slave_sysclk:the_pd_block_nios2e_cpu_debug_slave_sysclk " "Elaborating entity \"pd_block_nios2e_cpu_debug_slave_sysclk\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|pd_block_nios2e_cpu_debug_slave_sysclk:the_pd_block_nios2e_cpu_debug_slave_sysclk\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" "the_pd_block_nios2e_cpu_debug_slave_sysclk" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491096914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" "pd_block_nios2e_cpu_debug_slave_phy" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491097016 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy\"" {  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491097029 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy " "Instantiated megafunction \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491097029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491097029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491097029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491097029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491097029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491097029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491097029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491097029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491097029 ""}  } { { "pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596491097029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491097037 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491097052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491097063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"pd_block:qsys\|pd_block_nios2e:nios2e\|pd_block_nios2e_cpu:cpu\|pd_block_nios2e_cpu_nios2_oci:the_pd_block_nios2e_cpu_nios2_oci\|pd_block_nios2e_cpu_debug_slave_wrapper:the_pd_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491097088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_onchip_ram pd_block:qsys\|pd_block_onchip_ram:onchip_ram " "Elaborating entity \"pd_block_onchip_ram\" for hierarchy \"pd_block:qsys\|pd_block_onchip_ram:onchip_ram\"" {  } { { "pd_block/synthesis/pd_block.v" "onchip_ram" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/pd_block.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491097134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pd_block:qsys\|pd_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"pd_block:qsys\|pd_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "pd_block/synthesis/submodules/pd_block_onchip_ram.v" "the_altsyncram" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_onchip_ram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491097163 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pd_block:qsys\|pd_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"pd_block:qsys\|pd_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "pd_block/synthesis/submodules/pd_block_onchip_ram.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_onchip_ram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491097181 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pd_block:qsys\|pd_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"pd_block:qsys\|pd_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491097181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file pd_block_onchip_ram.hex " "Parameter \"init_file\" = \"pd_block_onchip_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491097181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491097181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491097181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491097181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491097181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491097181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491097181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491097181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491097181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491097181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491097181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491097181 ""}  } { { "pd_block/synthesis/submodules/pd_block_onchip_ram.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_onchip_ram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596491097181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q1g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q1g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q1g1 " "Found entity 1: altsyncram_q1g1" {  } { { "db/altsyncram_q1g1.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/altsyncram_q1g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491097247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491097247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q1g1 pd_block:qsys\|pd_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_q1g1:auto_generated " "Elaborating entity \"altsyncram_q1g1\" for hierarchy \"pd_block:qsys\|pd_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_q1g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491097252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_to_tensor pd_block:qsys\|rgb_to_tensor:rgb_to_tensor " "Elaborating entity \"rgb_to_tensor\" for hierarchy \"pd_block:qsys\|rgb_to_tensor:rgb_to_tensor\"" {  } { { "pd_block/synthesis/pd_block.v" "rgb_to_tensor" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/pd_block.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491097609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_lut6 pd_block:qsys\|rgb_to_tensor:rgb_to_tensor\|fp_lut6:i2f_red " "Elaborating entity \"fp_lut6\" for hierarchy \"pd_block:qsys\|rgb_to_tensor:rgb_to_tensor\|fp_lut6:i2f_red\"" {  } { { "pd_block/synthesis/submodules/rgb_to_tensor.sv" "i2f_red" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/rgb_to_tensor.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491097654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_sdram pd_block:qsys\|pd_block_sdram:sdram " "Elaborating entity \"pd_block_sdram\" for hierarchy \"pd_block:qsys\|pd_block_sdram:sdram\"" {  } { { "pd_block/synthesis/pd_block.v" "sdram" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/pd_block.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491097689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_sdram_input_efifo_module pd_block:qsys\|pd_block_sdram:sdram\|pd_block_sdram_input_efifo_module:the_pd_block_sdram_input_efifo_module " "Elaborating entity \"pd_block_sdram_input_efifo_module\" for hierarchy \"pd_block:qsys\|pd_block_sdram:sdram\|pd_block_sdram_input_efifo_module:the_pd_block_sdram_input_efifo_module\"" {  } { { "pd_block/synthesis/submodules/pd_block_sdram.v" "the_pd_block_sdram_input_efifo_module" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491097770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"pd_block_mm_interconnect_0\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\"" {  } { { "pd_block/synthesis/pd_block.v" "mm_interconnect_0" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/pd_block.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491097794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:convolution0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:convolution0_avalon_master_translator\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "convolution0_avalon_master_translator" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491098076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:rgb_to_tensor_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:rgb_to_tensor_avalon_master_translator\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "rgb_to_tensor_avalon_master_translator" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491098107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2e_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2e_data_master_translator\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "nios2e_data_master_translator" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491098131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2e_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2e_instruction_master_translator\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "nios2e_instruction_master_translator" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491098155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 1016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491098181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2e_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2e_debug_mem_slave_translator\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "nios2e_debug_mem_slave_translator" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 1080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491098205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "onchip_ram_s1_translator" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 1144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491098231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 1208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491098256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:convolution0_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:convolution0_avalon_slave_translator\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "convolution0_avalon_slave_translator" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 1272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491098283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "led_s1_translator" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 1336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491098308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:convolution0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:convolution0_avalon_master_agent\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "convolution0_avalon_master_agent" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 1481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491098338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:rgb_to_tensor_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:rgb_to_tensor_avalon_master_agent\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "rgb_to_tensor_avalon_master_agent" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 1562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491098362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2e_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2e_data_master_agent\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "nios2e_data_master_agent" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 1643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491098386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2e_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2e_instruction_master_agent\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "nios2e_instruction_master_agent" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 1724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491098409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 1808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491098435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491098462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 1849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491098492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 1890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491098600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2e_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2e_debug_mem_slave_agent\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "nios2e_debug_mem_slave_agent" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 1974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491098628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2e_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2e_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491098655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rsp_fifo\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "nios2e_debug_mem_slave_agent_rsp_fifo" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 2015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491098683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2e_debug_mem_slave_agent_rdata_fifo\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "nios2e_debug_mem_slave_agent_rdata_fifo" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491098724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_router pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router:router " "Elaborating entity \"pd_block_mm_interconnect_0_router\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router:router\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "router" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 2902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491098863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_router_default_decode pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router:router\|pd_block_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"pd_block_mm_interconnect_0_router_default_decode\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router:router\|pd_block_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491098893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_router_002 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"pd_block_mm_interconnect_0_router_002\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_002:router_002\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "router_002" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 2934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491098925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_router_002_default_decode pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_002:router_002\|pd_block_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"pd_block_mm_interconnect_0_router_002_default_decode\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_002:router_002\|pd_block_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_002.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491098959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_router_003 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"pd_block_mm_interconnect_0_router_003\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_003:router_003\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "router_003" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 2950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491098978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_router_003_default_decode pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_003:router_003\|pd_block_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"pd_block_mm_interconnect_0_router_003_default_decode\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_003:router_003\|pd_block_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_003.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491099019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_router_004 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"pd_block_mm_interconnect_0_router_004\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_004:router_004\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "router_004" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 2966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491099038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_router_004_default_decode pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_004:router_004\|pd_block_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"pd_block_mm_interconnect_0_router_004_default_decode\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_004:router_004\|pd_block_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491099059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_router_005 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"pd_block_mm_interconnect_0_router_005\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_005:router_005\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "router_005" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 2982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491099078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_router_005_default_decode pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_005:router_005\|pd_block_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"pd_block_mm_interconnect_0_router_005_default_decode\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_005:router_005\|pd_block_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491099098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_router_007 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"pd_block_mm_interconnect_0_router_007\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_007:router_007\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "router_007" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3014 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491099125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_router_007_default_decode pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_007:router_007\|pd_block_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"pd_block_mm_interconnect_0_router_007_default_decode\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_router_007:router_007\|pd_block_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_router_007.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491099146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491099199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491099219 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 3 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 10 to match size of target (3)" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1596491099226 "|de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491099272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491099292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491099310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491099330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491099345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_cmd_demux pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"pd_block_mm_interconnect_0_cmd_demux\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "cmd_demux" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491099420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_cmd_demux_002 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"pd_block_mm_interconnect_0_cmd_demux_002\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491099445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_cmd_demux_003 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"pd_block_mm_interconnect_0_cmd_demux_003\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "cmd_demux_003" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491099481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_cmd_mux pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"pd_block_mm_interconnect_0_cmd_mux\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "cmd_mux" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491099503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491099534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491099551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_cmd_mux_001 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"pd_block_mm_interconnect_0_cmd_mux_001\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491099571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491099598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491099615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_cmd_mux_003 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"pd_block_mm_interconnect_0_cmd_mux_003\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491099655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_rsp_demux pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"pd_block_mm_interconnect_0_rsp_demux\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "rsp_demux" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491099687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_rsp_demux_001 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"pd_block_mm_interconnect_0_rsp_demux_001\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491099709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_rsp_demux_003 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"pd_block_mm_interconnect_0_rsp_demux_003\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491099734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_rsp_mux pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"pd_block_mm_interconnect_0_rsp_mux\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "rsp_mux" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491099765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_rsp_mux_002 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"pd_block_mm_interconnect_0_rsp_mux_002\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491099800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_002.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491099843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491099863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_rsp_mux_003 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_mux_003:rsp_mux_003 " "Elaborating entity \"pd_block_mm_interconnect_0_rsp_mux_003\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_mux_003:rsp_mux_003\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "rsp_mux_003" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491099881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_003.sv" "arb" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_rsp_mux_003.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491099910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491099952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2e_data_master_to_sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2e_data_master_to_sdram_s1_cmd_width_adapter\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "nios2e_data_master_to_sdram_s1_cmd_width_adapter" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491099972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_nios2e_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_nios2e_data_master_rsp_width_adapter\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "sdram_s1_to_nios2e_data_master_rsp_width_adapter" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491100018 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "pd_block/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1596491100026 "|de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2e_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "pd_block/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1596491100027 "|de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2e_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "pd_block/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1596491100027 "|de10_lite|pd_block:qsys|pd_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2e_data_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_avalon_st_adapter pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"pd_block_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491100083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|pd_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"pd_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|pd_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491100100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_avalon_st_adapter_001 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"pd_block_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0.v" 3964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491100118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|pd_block_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|pd_block_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491100151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd_block_irq_mapper pd_block:qsys\|pd_block_irq_mapper:irq_mapper " "Elaborating entity \"pd_block_irq_mapper\" for hierarchy \"pd_block:qsys\|pd_block_irq_mapper:irq_mapper\"" {  } { { "pd_block/synthesis/pd_block.v" "irq_mapper" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/pd_block.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491100223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller pd_block:qsys\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"pd_block:qsys\|altera_reset_controller:rst_controller\"" {  } { { "pd_block/synthesis/pd_block.v" "rst_controller" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/pd_block.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491100241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer pd_block:qsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"pd_block:qsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "pd_block/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491100259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer pd_block:qsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"pd_block:qsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "pd_block/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491100276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eo14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eo14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eo14 " "Found entity 1: altsyncram_eo14" {  } { { "db/altsyncram_eo14.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/altsyncram_eo14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491107058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491107058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_f7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_f7c " "Found entity 1: mux_f7c" {  } { { "db/mux_f7c.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/mux_f7c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491107502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491107502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/decode_3af.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491107720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491107720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tsh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tsh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tsh " "Found entity 1: cntr_tsh" {  } { { "db/cntr_tsh.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/cntr_tsh.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491108044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491108044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_krb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_krb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_krb " "Found entity 1: cmpr_krb" {  } { { "db/cmpr_krb.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/cmpr_krb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491108124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491108124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uji.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uji.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uji " "Found entity 1: cntr_uji" {  } { { "db/cntr_uji.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/cntr_uji.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491108296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491108296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2rh " "Found entity 1: cntr_2rh" {  } { { "db/cntr_2rh.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/cntr_2rh.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491108553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491108553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hrb " "Found entity 1: cmpr_hrb" {  } { { "db/cmpr_hrb.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/cmpr_hrb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491108631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491108631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/cntr_odi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491108801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491108801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/cmpr_drb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491108877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491108877 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491109360 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1596491109588 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.08.04.09:45:13 Progress: Loading slde7a58a48/alt_sld_fab_wrapper_hw.tcl " "2020.08.04.09:45:13 Progress: Loading slde7a58a48/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491113483 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491116112 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491116255 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491119562 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491119665 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491119770 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491119892 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491119901 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491119902 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1596491120584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde7a58a48/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde7a58a48/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde7a58a48/alt_sld_fab.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/ip/slde7a58a48/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491120814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491120814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491120912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491120912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491120933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491120933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491121001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491121001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491121089 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491121089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491121089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/ip/slde7a58a48/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491121159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491121159 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"pd_block:qsys\|pd_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "pd_block/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1596491128117 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1596491128117 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\|buffer\[130\]\[1\]\[15\]_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\|buffer\[130\]\[1\]\[15\]_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596491131021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 128 " "Parameter TAP_DISTANCE set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596491131021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596491131021 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596491131021 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\|buffer\[66\]\[1\]\[15\]_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\|buffer\[66\]\[1\]\[15\]_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596491131021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 63 " "Parameter TAP_DISTANCE set to 63" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596491131021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596491131021 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596491131021 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\|buffer\[34\]\[1\]\[15\]_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\|buffer\[34\]\[1\]\[15\]_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596491131021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 31 " "Parameter TAP_DISTANCE set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596491131021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596491131021 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596491131021 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\|buffer\[3\]\[1\]\[15\]_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\|buffer\[3\]\[1\]\[15\]_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 2 " "Parameter NUMBER_OF_TAPS set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596491131021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 15 " "Parameter TAP_DISTANCE set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596491131021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596491131021 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596491131021 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1596491131021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\|altshift_taps:buffer\[130\]\[1\]\[15\]_rtl_0 " "Elaborated megafunction instantiation \"pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\|altshift_taps:buffer\[130\]\[1\]\[15\]_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491131204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\|altshift_taps:buffer\[130\]\[1\]\[15\]_rtl_0 " "Instantiated megafunction \"pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\|altshift_taps:buffer\[130\]\[1\]\[15\]_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491131204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 128 " "Parameter \"TAP_DISTANCE\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491131204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491131204 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596491131204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_l5m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_l5m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_l5m " "Found entity 1: shift_taps_l5m" {  } { { "db/shift_taps_l5m.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/shift_taps_l5m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491131269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491131269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_av71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_av71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_av71 " "Found entity 1: altsyncram_av71" {  } { { "db/altsyncram_av71.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/altsyncram_av71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491131343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491131343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_77f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_77f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_77f " "Found entity 1: cntr_77f" {  } { { "db/cntr_77f.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/cntr_77f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491131423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491131423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_jrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_jrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_jrb " "Found entity 1: cmpr_jrb" {  } { { "db/cmpr_jrb.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/cmpr_jrb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491131497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491131497 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\|altshift_taps:buffer\[66\]\[1\]\[15\]_rtl_0 " "Elaborated megafunction instantiation \"pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\|altshift_taps:buffer\[66\]\[1\]\[15\]_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491131618 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\|altshift_taps:buffer\[66\]\[1\]\[15\]_rtl_0 " "Instantiated megafunction \"pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\|altshift_taps:buffer\[66\]\[1\]\[15\]_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491131618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 63 " "Parameter \"TAP_DISTANCE\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491131618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491131618 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596491131618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_34m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_34m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_34m " "Found entity 1: shift_taps_34m" {  } { { "db/shift_taps_34m.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/shift_taps_34m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491131677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491131677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4s71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4s71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4s71 " "Found entity 1: altsyncram_4s71" {  } { { "db/altsyncram_4s71.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/altsyncram_4s71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491131754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491131754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_k5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_k5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_k5f " "Found entity 1: cntr_k5f" {  } { { "db/cntr_k5f.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/cntr_k5f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491131839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491131839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_irb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_irb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_irb " "Found entity 1: cmpr_irb" {  } { { "db/cmpr_irb.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/cmpr_irb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491131917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491131917 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\|altshift_taps:buffer\[34\]\[1\]\[15\]_rtl_0 " "Elaborated megafunction instantiation \"pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\|altshift_taps:buffer\[34\]\[1\]\[15\]_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491132034 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\|altshift_taps:buffer\[34\]\[1\]\[15\]_rtl_0 " "Instantiated megafunction \"pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\|altshift_taps:buffer\[34\]\[1\]\[15\]_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491132034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 31 " "Parameter \"TAP_DISTANCE\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491132034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491132034 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596491132034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_u3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_u3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_u3m " "Found entity 1: shift_taps_u3m" {  } { { "db/shift_taps_u3m.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/shift_taps_u3m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491132093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491132093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_as71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_as71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_as71 " "Found entity 1: altsyncram_as71" {  } { { "db/altsyncram_as71.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/altsyncram_as71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491132172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491132172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n5f " "Found entity 1: cntr_n5f" {  } { { "db/cntr_n5f.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/cntr_n5f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491132255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491132255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\|altshift_taps:buffer\[3\]\[1\]\[15\]_rtl_0 " "Elaborated megafunction instantiation \"pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\|altshift_taps:buffer\[3\]\[1\]\[15\]_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491132395 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\|altshift_taps:buffer\[3\]\[1\]\[15\]_rtl_0 " "Instantiated megafunction \"pd_block:qsys\|convolution_burst:convolution0\|convolution_calc:convolution\|altshift_taps:buffer\[3\]\[1\]\[15\]_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 2 " "Parameter \"NUMBER_OF_TAPS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491132395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 15 " "Parameter \"TAP_DISTANCE\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491132395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596491132395 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596491132395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_14m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_14m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_14m " "Found entity 1: shift_taps_14m" {  } { { "db/shift_taps_14m.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/shift_taps_14m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491132453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491132453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5s71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5s71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5s71 " "Found entity 1: altsyncram_5s71" {  } { { "db/altsyncram_5s71.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/altsyncram_5s71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491132531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491132531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_f5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f5f " "Found entity 1: cntr_f5f" {  } { { "db/cntr_f5f.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/cntr_f5f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491132620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491132620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_grb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_grb " "Found entity 1: cmpr_grb" {  } { { "db/cmpr_grb.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/cmpr_grb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596491132693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491132693 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1596491133622 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "pd_block/synthesis/submodules/pd_block_sdram.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_sdram.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "pd_block/synthesis/submodules/pd_block_sdram.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_sdram.v" 356 -1 0 } } { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 352 -1 0 } } { "pd_block/synthesis/submodules/pd_block_sdram.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2878 -1 0 } } { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 3878 -1 0 } } { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 3500 -1 0 } } { "pd_block/synthesis/submodules/pd_block_jtag_uart.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_jtag_uart.v" 398 -1 0 } } { "pd_block/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/pd_block_nios2e_cpu.v" 2099 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "pd_block/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1596491133849 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1596491133849 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[0\] GND " "Pin \"vga_red\[0\]\" is stuck at GND" {  } { { "de10_lite.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/de10_lite.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596491136562 "|de10_lite|vga_red[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[1\] GND " "Pin \"vga_red\[1\]\" is stuck at GND" {  } { { "de10_lite.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/de10_lite.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596491136562 "|de10_lite|vga_red[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[2\] GND " "Pin \"vga_red\[2\]\" is stuck at GND" {  } { { "de10_lite.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/de10_lite.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596491136562 "|de10_lite|vga_red[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[3\] GND " "Pin \"vga_red\[3\]\" is stuck at GND" {  } { { "de10_lite.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/de10_lite.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596491136562 "|de10_lite|vga_red[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[0\] GND " "Pin \"vga_green\[0\]\" is stuck at GND" {  } { { "de10_lite.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/de10_lite.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596491136562 "|de10_lite|vga_green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[1\] GND " "Pin \"vga_green\[1\]\" is stuck at GND" {  } { { "de10_lite.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/de10_lite.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596491136562 "|de10_lite|vga_green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[2\] GND " "Pin \"vga_green\[2\]\" is stuck at GND" {  } { { "de10_lite.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/de10_lite.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596491136562 "|de10_lite|vga_green[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[3\] GND " "Pin \"vga_green\[3\]\" is stuck at GND" {  } { { "de10_lite.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/de10_lite.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596491136562 "|de10_lite|vga_green[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[0\] GND " "Pin \"vga_blue\[0\]\" is stuck at GND" {  } { { "de10_lite.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/de10_lite.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596491136562 "|de10_lite|vga_blue[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[1\] GND " "Pin \"vga_blue\[1\]\" is stuck at GND" {  } { { "de10_lite.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/de10_lite.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596491136562 "|de10_lite|vga_blue[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[2\] GND " "Pin \"vga_blue\[2\]\" is stuck at GND" {  } { { "de10_lite.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/de10_lite.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596491136562 "|de10_lite|vga_blue[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[3\] GND " "Pin \"vga_blue\[3\]\" is stuck at GND" {  } { { "de10_lite.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/de10_lite.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596491136562 "|de10_lite|vga_blue[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_hsync GND " "Pin \"vga_hsync\" is stuck at GND" {  } { { "de10_lite.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/de10_lite.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596491136562 "|de10_lite|vga_hsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_vsync GND " "Pin \"vga_vsync\" is stuck at GND" {  } { { "de10_lite.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/de10_lite.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596491136562 "|de10_lite|vga_vsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "de10_lite.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/de10_lite.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596491136562 "|de10_lite|sdram_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1596491136562 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491136917 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "548 " "548 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1596491140608 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "pd_block:qsys\|convolution_burst:convolution0\|scfifo:dst_res_fifo\|scfifo_h2v:auto_generated\|a_dpfifo_4qu:dpfifo\|altsyncram_v7b1:FIFOram\|ALTSYNCRAM 8 " "Removed 8 MSB VCC or GND address nodes from RAM block \"pd_block:qsys\|convolution_burst:convolution0\|scfifo:dst_res_fifo\|scfifo_h2v:auto_generated\|a_dpfifo_4qu:dpfifo\|altsyncram_v7b1:FIFOram\|ALTSYNCRAM\"" {  } { { "db/altsyncram_v7b1.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/altsyncram_v7b1.tdf" 33 2 0 } } { "db/a_dpfifo_4qu.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/a_dpfifo_4qu.tdf" 43 2 0 } } { "db/scfifo_h2v.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/scfifo_h2v.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "pd_block/synthesis/submodules/convolution_burst.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/submodules/convolution_burst.sv" 157 0 0 } } { "pd_block/synthesis/pd_block.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pd_block/synthesis/pd_block.v" 146 0 0 } } { "de10_lite.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/de10_lite.sv" 79 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491140676 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1596491140864 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1596491140864 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491141064 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/de10_lite.map.smsg " "Generated suppressed messages file C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/de10_lite.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491142142 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 33 415 0 0 382 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 33 of its 415 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 382 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1596491146263 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1596491146426 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596491146426 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "PLL0:pll0\|altpll:altpll_component\|PLL0_altpll:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"PLL0:pll0\|altpll:altpll_component\|PLL0_altpll:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/pll0_altpll.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/db/pll0_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll0.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/pll0.v" 111 0 0 } } { "de10_lite.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE10_Lite/Inference_Engine/de10_lite.sv" 47 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1596491146922 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11183 " "Implemented 11183 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1596491147438 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1596491147438 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1596491147438 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10560 " "Implemented 10560 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1596491147438 ""} { "Info" "ICUT_CUT_TM_RAMS" "543 " "Implemented 543 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1596491147438 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1596491147438 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "9 " "Implemented 9 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1596491147438 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1596491147438 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5033 " "Peak virtual memory: 5033 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596491147583 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 04 09:45:47 2020 " "Processing ended: Tue Aug 04 09:45:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596491147583 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:09 " "Elapsed time: 00:01:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596491147583 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:25 " "Total CPU time (on all processors): 00:01:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596491147583 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1596491147583 ""}
