
// main_decoder.v - logic for main decoder

module main_decoder (
    input  [6:0] op,
    output [1:0] ResultSrc,
    output       MemWrite, Branch, ALUSrc,
    output       RegWrite, Jump, jalr,
    output [2:0] ImmSrc,
    output [2:0] ALUOp
);

reg [13:0] controls;

always @(*) begin
    case (op)
        // RegWrite_ImmSrc_ALUSrc_MemWrite_ResultSrc_Branch_ALUOp_Jump_jalr
        7'b0000011: controls = 14'b1_000_1_0_01_0_000_0_0; // lw
        7'b0100011: controls = 14'b0_001_1_1_00_0_000_0_0; // sw
        7'b0110011: controls = 14'b1_xxx_0_0_00_0_010_0_0; // R–type
        7'b1100011: controls = 14'b0_010_0_0_00_1_001_0_0; // beq
        7'b0010011: controls = 14'b1_000_1_0_00_0_010_0_0; // I–type ALU
        7'b1101111: controls = 14'b1_011_0_0_10_0_000_1_0; // jal
		  7'b0110111: controls = 14'b1_xxx_x_0_11_0_xxx_0_0; // lui
		  7'b0010111: controls = 14'b1_xxx_x_0_11_0_xxx_0_0; // auipc
		  7'b1100111: controls = 14'b1_000_1_0_10_0_000_0_1; // jalr
        default:    controls = 14'bx_xxx_x_x_xx_x_xxx_x_x; // ???
    endcase
end

assign {RegWrite, ImmSrc, ALUSrc, MemWrite, ResultSrc, Branch, ALUOp, Jump,jalr} = controls;

endmodule

