// Seed: 135108828
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  assign module_1.id_14 = 0;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_18;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input uwire id_2,
    input tri id_3,
    input tri id_4,
    input supply0 id_5,
    output wand id_6,
    input supply1 id_7,
    input supply1 id_8,
    input wand id_9,
    input supply0 id_10,
    output wire id_11,
    input wor id_12,
    output tri0 id_13
    , id_17,
    input wand id_14,
    output tri0 id_15
);
  assign id_15 = id_12;
  nand primCall (id_15, id_4, id_17, id_18, id_2, id_8, id_0, id_12, id_5, id_7, id_14, id_10);
  wire id_18;
  assign id_15 = id_12;
  module_0 modCall_1 (
      id_18,
      id_17,
      id_18,
      id_18,
      id_18,
      id_17,
      id_18,
      id_18,
      id_17,
      id_18,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17
  );
  logic id_19;
endmodule
