
Game_Start2_STM32F411CE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000079dc  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00006754  08007b7c  08007b7c  00008b7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e2d0  0800e2d0  00010080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e2d0  0800e2d0  0000f2d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e2d8  0800e2d8  00010080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e2d8  0800e2d8  0000f2d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e2dc  0800e2dc  0000f2dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  0800e2e0  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004d38  20000080  0800e360  00010080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004db8  0800e360  00010db8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010080  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019c81  00000000  00000000  000100b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003f47  00000000  00000000  00029d31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001718  00000000  00000000  0002dc78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000119a  00000000  00000000  0002f390  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000666e  00000000  00000000  0003052a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b187  00000000  00000000  00036b98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a5028  00000000  00000000  00051d1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f6d47  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006470  00000000  00000000  000f6d8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000087  00000000  00000000  000fd1fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000080 	.word	0x20000080
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007b64 	.word	0x08007b64

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000084 	.word	0x20000084
 80001dc:	08007b64 	.word	0x08007b64

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <init_LFSR>:
//--------------------------------------------------------------------------------
/*
 * FunÁ„o que passa o valor "semente" para a variavel utilizada na funÁ„o prng_LFSR()
 */
void init_LFSR(uint32_t valor)
{
 80005ac:	b480      	push	{r7}
 80005ae:	b083      	sub	sp, #12
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
	lfsr = valor;
 80005b4:	4a04      	ldr	r2, [pc, #16]	@ (80005c8 <init_LFSR+0x1c>)
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	6013      	str	r3, [r2, #0]
}
 80005ba:	bf00      	nop
 80005bc:	370c      	adds	r7, #12
 80005be:	46bd      	mov	sp, r7
 80005c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop
 80005c8:	2000009c 	.word	0x2000009c

080005cc <InitObject>:
#include "game_entities.h"
#include "game_map.h"
#include "st7735.h"

// Inicializa o objeto
void InitObject(GameObject *obj, int32_t start_x, int32_t start_y, int32_t vel_x, int32_t vel_y, uint16_t obj_width, uint16_t obj_height, uint16_t obj_color) {
 80005cc:	b480      	push	{r7}
 80005ce:	b085      	sub	sp, #20
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	60f8      	str	r0, [r7, #12]
 80005d4:	60b9      	str	r1, [r7, #8]
 80005d6:	607a      	str	r2, [r7, #4]
 80005d8:	603b      	str	r3, [r7, #0]
    obj->x = start_x;
 80005da:	68fb      	ldr	r3, [r7, #12]
 80005dc:	68ba      	ldr	r2, [r7, #8]
 80005de:	601a      	str	r2, [r3, #0]
    obj->y = start_y;
 80005e0:	68fb      	ldr	r3, [r7, #12]
 80005e2:	687a      	ldr	r2, [r7, #4]
 80005e4:	605a      	str	r2, [r3, #4]
    obj->dx = vel_x;
 80005e6:	68fb      	ldr	r3, [r7, #12]
 80005e8:	683a      	ldr	r2, [r7, #0]
 80005ea:	609a      	str	r2, [r3, #8]
    obj->dy = vel_y;
 80005ec:	68fb      	ldr	r3, [r7, #12]
 80005ee:	69ba      	ldr	r2, [r7, #24]
 80005f0:	60da      	str	r2, [r3, #12]
    obj->width = obj_width;
 80005f2:	68fb      	ldr	r3, [r7, #12]
 80005f4:	8bba      	ldrh	r2, [r7, #28]
 80005f6:	821a      	strh	r2, [r3, #16]
    obj->height = obj_height;
 80005f8:	68fb      	ldr	r3, [r7, #12]
 80005fa:	8c3a      	ldrh	r2, [r7, #32]
 80005fc:	825a      	strh	r2, [r3, #18]
    obj->color = obj_color;
 80005fe:	68fb      	ldr	r3, [r7, #12]
 8000600:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8000602:	829a      	strh	r2, [r3, #20]
}
 8000604:	bf00      	nop
 8000606:	3714      	adds	r7, #20
 8000608:	46bd      	mov	sp, r7
 800060a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060e:	4770      	bx	lr

08000610 <CheckReboundX>:

// Verifica rebote entre dois limites no eixo X
void CheckReboundX(GameObject *obj, int32_t x_min, int32_t x_max) {
 8000610:	b480      	push	{r7}
 8000612:	b085      	sub	sp, #20
 8000614:	af00      	add	r7, sp, #0
 8000616:	60f8      	str	r0, [r7, #12]
 8000618:	60b9      	str	r1, [r7, #8]
 800061a:	607a      	str	r2, [r7, #4]
    if (obj->x < x_min) {
 800061c:	68fb      	ldr	r3, [r7, #12]
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	68ba      	ldr	r2, [r7, #8]
 8000622:	429a      	cmp	r2, r3
 8000624:	dd07      	ble.n	8000636 <CheckReboundX+0x26>
        obj->x = x_min;
 8000626:	68fb      	ldr	r3, [r7, #12]
 8000628:	68ba      	ldr	r2, [r7, #8]
 800062a:	601a      	str	r2, [r3, #0]
        obj->dx *= -1;
 800062c:	68fb      	ldr	r3, [r7, #12]
 800062e:	689b      	ldr	r3, [r3, #8]
 8000630:	425a      	negs	r2, r3
 8000632:	68fb      	ldr	r3, [r7, #12]
 8000634:	609a      	str	r2, [r3, #8]
    }
    if (obj->x + obj->width > x_max) {
 8000636:	68fb      	ldr	r3, [r7, #12]
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	68fa      	ldr	r2, [r7, #12]
 800063c:	8a12      	ldrh	r2, [r2, #16]
 800063e:	4413      	add	r3, r2
 8000640:	687a      	ldr	r2, [r7, #4]
 8000642:	429a      	cmp	r2, r3
 8000644:	da0b      	bge.n	800065e <CheckReboundX+0x4e>
        obj->x = x_max - obj->width;
 8000646:	68fb      	ldr	r3, [r7, #12]
 8000648:	8a1b      	ldrh	r3, [r3, #16]
 800064a:	461a      	mov	r2, r3
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	1a9a      	subs	r2, r3, r2
 8000650:	68fb      	ldr	r3, [r7, #12]
 8000652:	601a      	str	r2, [r3, #0]
        obj->dx *= -1;
 8000654:	68fb      	ldr	r3, [r7, #12]
 8000656:	689b      	ldr	r3, [r3, #8]
 8000658:	425a      	negs	r2, r3
 800065a:	68fb      	ldr	r3, [r7, #12]
 800065c:	609a      	str	r2, [r3, #8]
    }
}
 800065e:	bf00      	nop
 8000660:	3714      	adds	r7, #20
 8000662:	46bd      	mov	sp, r7
 8000664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000668:	4770      	bx	lr

0800066a <UpdateObject>:

// Atualiza a posi√ß√£o do objeto apenas no eixo X com rebote
void UpdateObject(GameObject *obj) {
 800066a:	b590      	push	{r4, r7, lr}
 800066c:	b087      	sub	sp, #28
 800066e:	af02      	add	r7, sp, #8
 8000670:	6078      	str	r0, [r7, #4]
	int32_t old_x = obj->x;
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	681b      	ldr	r3, [r3, #0]
 8000676:	60fb      	str	r3, [r7, #12]
	int32_t old_y = obj->y;
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	685b      	ldr	r3, [r3, #4]
 800067c:	60bb      	str	r3, [r7, #8]
    // Apaga o objeto antigo
    ST7735_FillRectangle(obj->x, obj->y, obj->width, obj->height, ST7735_BLACK);
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	b298      	uxth	r0, r3
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	685b      	ldr	r3, [r3, #4]
 8000688:	b299      	uxth	r1, r3
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	8a1a      	ldrh	r2, [r3, #16]
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	8a5b      	ldrh	r3, [r3, #18]
 8000692:	2400      	movs	r4, #0
 8000694:	9400      	str	r4, [sp, #0]
 8000696:	f001 f863 	bl	8001760 <ST7735_FillRectangle>

    // Atualiza apenas o eixo X
    obj->x += obj->dx;
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	681a      	ldr	r2, [r3, #0]
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	689b      	ldr	r3, [r3, #8]
 80006a2:	441a      	add	r2, r3
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	601a      	str	r2, [r3, #0]

    // Rebote apenas entre x = 20 e x = 100 (exemplo)
    CheckReboundX(obj, 40, 120);
 80006a8:	2278      	movs	r2, #120	@ 0x78
 80006aa:	2128      	movs	r1, #40	@ 0x28
 80006ac:	6878      	ldr	r0, [r7, #4]
 80006ae:	f7ff ffaf 	bl	8000610 <CheckReboundX>

    // Desenha na nova posi√ß√£o
    DrawObject(obj);
 80006b2:	6878      	ldr	r0, [r7, #4]
 80006b4:	f000 f804 	bl	80006c0 <DrawObject>
}
 80006b8:	bf00      	nop
 80006ba:	3714      	adds	r7, #20
 80006bc:	46bd      	mov	sp, r7
 80006be:	bd90      	pop	{r4, r7, pc}

080006c0 <DrawObject>:

// Desenha o objeto na tela
void DrawObject(GameObject *obj) {
 80006c0:	b590      	push	{r4, r7, lr}
 80006c2:	b085      	sub	sp, #20
 80006c4:	af02      	add	r7, sp, #8
 80006c6:	6078      	str	r0, [r7, #4]
    ST7735_FillRectangle(obj->x, obj->y, obj->width, obj->height, obj->color);
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	b298      	uxth	r0, r3
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	685b      	ldr	r3, [r3, #4]
 80006d2:	b299      	uxth	r1, r3
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	8a1a      	ldrh	r2, [r3, #16]
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	8a5c      	ldrh	r4, [r3, #18]
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	8a9b      	ldrh	r3, [r3, #20]
 80006e0:	9300      	str	r3, [sp, #0]
 80006e2:	4623      	mov	r3, r4
 80006e4:	f001 f83c 	bl	8001760 <ST7735_FillRectangle>
}
 80006e8:	bf00      	nop
 80006ea:	370c      	adds	r7, #12
 80006ec:	46bd      	mov	sp, r7
 80006ee:	bd90      	pop	{r4, r7, pc}

080006f0 <CheckTileAt>:
extern char buffer[32];

// --- FUN√á√ïES DE L√ìGICA DO JOGO ---

// Helper para verificar um √∫nico pixel do jogador contra um tipo de tile
static uint8_t CheckTileAt(int32_t px, int32_t py, uint8_t tile_type_to_check) {
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b084      	sub	sp, #16
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	60f8      	str	r0, [r7, #12]
 80006f8:	60b9      	str	r1, [r7, #8]
 80006fa:	4613      	mov	r3, r2
 80006fc:	71fb      	strb	r3, [r7, #7]
    if (GetTileType(px, py) == tile_type_to_check) {
 80006fe:	68b9      	ldr	r1, [r7, #8]
 8000700:	68f8      	ldr	r0, [r7, #12]
 8000702:	f000 f9f7 	bl	8000af4 <GetTileType>
 8000706:	4603      	mov	r3, r0
 8000708:	461a      	mov	r2, r3
 800070a:	79fb      	ldrb	r3, [r7, #7]
 800070c:	4293      	cmp	r3, r2
 800070e:	d101      	bne.n	8000714 <CheckTileAt+0x24>
        return 1;
 8000710:	2301      	movs	r3, #1
 8000712:	e000      	b.n	8000716 <CheckTileAt+0x26>
    }
    return 0;
 8000714:	2300      	movs	r3, #0
}
 8000716:	4618      	mov	r0, r3
 8000718:	3710      	adds	r7, #16
 800071a:	46bd      	mov	sp, r7
 800071c:	bd80      	pop	{r7, pc}

0800071e <CheckWallCollision>:

// Verifica se o jogador (caixa) colide com um tile de parede.
// Verifica os 4 cantos do quadrado do jogador.
uint8_t CheckWallCollision(int32_t px, int32_t py, uint8_t p_width, uint8_t p_height) {
 800071e:	b580      	push	{r7, lr}
 8000720:	b084      	sub	sp, #16
 8000722:	af00      	add	r7, sp, #0
 8000724:	60f8      	str	r0, [r7, #12]
 8000726:	60b9      	str	r1, [r7, #8]
 8000728:	4611      	mov	r1, r2
 800072a:	461a      	mov	r2, r3
 800072c:	460b      	mov	r3, r1
 800072e:	71fb      	strb	r3, [r7, #7]
 8000730:	4613      	mov	r3, r2
 8000732:	71bb      	strb	r3, [r7, #6]
    // Canto superior esquerdo
    if (CheckTileAt(px, py, 1)) return 1;
 8000734:	2201      	movs	r2, #1
 8000736:	68b9      	ldr	r1, [r7, #8]
 8000738:	68f8      	ldr	r0, [r7, #12]
 800073a:	f7ff ffd9 	bl	80006f0 <CheckTileAt>
 800073e:	4603      	mov	r3, r0
 8000740:	2b00      	cmp	r3, #0
 8000742:	d001      	beq.n	8000748 <CheckWallCollision+0x2a>
 8000744:	2301      	movs	r3, #1
 8000746:	e02d      	b.n	80007a4 <CheckWallCollision+0x86>
    // Canto superior direito
    if (CheckTileAt(px + p_width - 1, py, 1)) return 1;
 8000748:	79fa      	ldrb	r2, [r7, #7]
 800074a:	68fb      	ldr	r3, [r7, #12]
 800074c:	4413      	add	r3, r2
 800074e:	3b01      	subs	r3, #1
 8000750:	2201      	movs	r2, #1
 8000752:	68b9      	ldr	r1, [r7, #8]
 8000754:	4618      	mov	r0, r3
 8000756:	f7ff ffcb 	bl	80006f0 <CheckTileAt>
 800075a:	4603      	mov	r3, r0
 800075c:	2b00      	cmp	r3, #0
 800075e:	d001      	beq.n	8000764 <CheckWallCollision+0x46>
 8000760:	2301      	movs	r3, #1
 8000762:	e01f      	b.n	80007a4 <CheckWallCollision+0x86>
    // Canto inferior esquerdo
    if (CheckTileAt(px, py + p_height - 1, 1)) return 1;
 8000764:	79ba      	ldrb	r2, [r7, #6]
 8000766:	68bb      	ldr	r3, [r7, #8]
 8000768:	4413      	add	r3, r2
 800076a:	3b01      	subs	r3, #1
 800076c:	2201      	movs	r2, #1
 800076e:	4619      	mov	r1, r3
 8000770:	68f8      	ldr	r0, [r7, #12]
 8000772:	f7ff ffbd 	bl	80006f0 <CheckTileAt>
 8000776:	4603      	mov	r3, r0
 8000778:	2b00      	cmp	r3, #0
 800077a:	d001      	beq.n	8000780 <CheckWallCollision+0x62>
 800077c:	2301      	movs	r3, #1
 800077e:	e011      	b.n	80007a4 <CheckWallCollision+0x86>
    // Canto inferior direito
    if (CheckTileAt(px + p_width - 1, py + p_height - 1, 1)) return 1;
 8000780:	79fa      	ldrb	r2, [r7, #7]
 8000782:	68fb      	ldr	r3, [r7, #12]
 8000784:	4413      	add	r3, r2
 8000786:	1e58      	subs	r0, r3, #1
 8000788:	79ba      	ldrb	r2, [r7, #6]
 800078a:	68bb      	ldr	r3, [r7, #8]
 800078c:	4413      	add	r3, r2
 800078e:	3b01      	subs	r3, #1
 8000790:	2201      	movs	r2, #1
 8000792:	4619      	mov	r1, r3
 8000794:	f7ff ffac 	bl	80006f0 <CheckTileAt>
 8000798:	4603      	mov	r3, r0
 800079a:	2b00      	cmp	r3, #0
 800079c:	d001      	beq.n	80007a2 <CheckWallCollision+0x84>
 800079e:	2301      	movs	r3, #1
 80007a0:	e000      	b.n	80007a4 <CheckWallCollision+0x86>

    return 0; // Nenhuma colis√£o com parede
 80007a2:	2300      	movs	r3, #0
}
 80007a4:	4618      	mov	r0, r3
 80007a6:	3710      	adds	r7, #16
 80007a8:	46bd      	mov	sp, r7
 80007aa:	bd80      	pop	{r7, pc}

080007ac <CheckGoal>:

// Verifica se o jogador (caixa) colide com um tile de objetivo.
uint8_t CheckGoal(int32_t px, int32_t py, uint8_t p_width, uint8_t p_height) {
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b084      	sub	sp, #16
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	60f8      	str	r0, [r7, #12]
 80007b4:	60b9      	str	r1, [r7, #8]
 80007b6:	4611      	mov	r1, r2
 80007b8:	461a      	mov	r2, r3
 80007ba:	460b      	mov	r3, r1
 80007bc:	71fb      	strb	r3, [r7, #7]
 80007be:	4613      	mov	r3, r2
 80007c0:	71bb      	strb	r3, [r7, #6]
    // Canto superior esquerdo
    if (CheckTileAt(px, py, 3)) return 1;
 80007c2:	2203      	movs	r2, #3
 80007c4:	68b9      	ldr	r1, [r7, #8]
 80007c6:	68f8      	ldr	r0, [r7, #12]
 80007c8:	f7ff ff92 	bl	80006f0 <CheckTileAt>
 80007cc:	4603      	mov	r3, r0
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d001      	beq.n	80007d6 <CheckGoal+0x2a>
 80007d2:	2301      	movs	r3, #1
 80007d4:	e02d      	b.n	8000832 <CheckGoal+0x86>
    // Canto superior direito
    if (CheckTileAt(px + p_width - 1, py, 3)) return 1;
 80007d6:	79fa      	ldrb	r2, [r7, #7]
 80007d8:	68fb      	ldr	r3, [r7, #12]
 80007da:	4413      	add	r3, r2
 80007dc:	3b01      	subs	r3, #1
 80007de:	2203      	movs	r2, #3
 80007e0:	68b9      	ldr	r1, [r7, #8]
 80007e2:	4618      	mov	r0, r3
 80007e4:	f7ff ff84 	bl	80006f0 <CheckTileAt>
 80007e8:	4603      	mov	r3, r0
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d001      	beq.n	80007f2 <CheckGoal+0x46>
 80007ee:	2301      	movs	r3, #1
 80007f0:	e01f      	b.n	8000832 <CheckGoal+0x86>
    // Canto inferior esquerdo
    if (CheckTileAt(px, py + p_height - 1, 3)) return 1;
 80007f2:	79ba      	ldrb	r2, [r7, #6]
 80007f4:	68bb      	ldr	r3, [r7, #8]
 80007f6:	4413      	add	r3, r2
 80007f8:	3b01      	subs	r3, #1
 80007fa:	2203      	movs	r2, #3
 80007fc:	4619      	mov	r1, r3
 80007fe:	68f8      	ldr	r0, [r7, #12]
 8000800:	f7ff ff76 	bl	80006f0 <CheckTileAt>
 8000804:	4603      	mov	r3, r0
 8000806:	2b00      	cmp	r3, #0
 8000808:	d001      	beq.n	800080e <CheckGoal+0x62>
 800080a:	2301      	movs	r3, #1
 800080c:	e011      	b.n	8000832 <CheckGoal+0x86>
    // Canto inferior direito
    if (CheckTileAt(px + p_width - 1, py + p_height - 1, 3)) return 1;
 800080e:	79fa      	ldrb	r2, [r7, #7]
 8000810:	68fb      	ldr	r3, [r7, #12]
 8000812:	4413      	add	r3, r2
 8000814:	1e58      	subs	r0, r3, #1
 8000816:	79ba      	ldrb	r2, [r7, #6]
 8000818:	68bb      	ldr	r3, [r7, #8]
 800081a:	4413      	add	r3, r2
 800081c:	3b01      	subs	r3, #1
 800081e:	2203      	movs	r2, #3
 8000820:	4619      	mov	r1, r3
 8000822:	f7ff ff65 	bl	80006f0 <CheckTileAt>
 8000826:	4603      	mov	r3, r0
 8000828:	2b00      	cmp	r3, #0
 800082a:	d001      	beq.n	8000830 <CheckGoal+0x84>
 800082c:	2301      	movs	r3, #1
 800082e:	e000      	b.n	8000832 <CheckGoal+0x86>

    return 0; // Nenhuma colis√£o com objetivo
 8000830:	2300      	movs	r3, #0
}
 8000832:	4618      	mov	r0, r3
 8000834:	3710      	adds	r7, #16
 8000836:	46bd      	mov	sp, r7
 8000838:	bd80      	pop	{r7, pc}

0800083a <CheckDanger>:

// Verifica se o jogador (caixa) colide com um tile de perigo.
uint8_t CheckDanger(int32_t px, int32_t py, uint8_t p_width, uint8_t p_height) {
 800083a:	b580      	push	{r7, lr}
 800083c:	b084      	sub	sp, #16
 800083e:	af00      	add	r7, sp, #0
 8000840:	60f8      	str	r0, [r7, #12]
 8000842:	60b9      	str	r1, [r7, #8]
 8000844:	4611      	mov	r1, r2
 8000846:	461a      	mov	r2, r3
 8000848:	460b      	mov	r3, r1
 800084a:	71fb      	strb	r3, [r7, #7]
 800084c:	4613      	mov	r3, r2
 800084e:	71bb      	strb	r3, [r7, #6]
    // Canto superior esquerdo
    if (CheckTileAt(px, py, TILE_DANGER)) return 1;
 8000850:	2204      	movs	r2, #4
 8000852:	68b9      	ldr	r1, [r7, #8]
 8000854:	68f8      	ldr	r0, [r7, #12]
 8000856:	f7ff ff4b 	bl	80006f0 <CheckTileAt>
 800085a:	4603      	mov	r3, r0
 800085c:	2b00      	cmp	r3, #0
 800085e:	d001      	beq.n	8000864 <CheckDanger+0x2a>
 8000860:	2301      	movs	r3, #1
 8000862:	e02d      	b.n	80008c0 <CheckDanger+0x86>
    // Canto superior direito
    if (CheckTileAt(px + p_width - 1, py, TILE_DANGER)) return 1;
 8000864:	79fa      	ldrb	r2, [r7, #7]
 8000866:	68fb      	ldr	r3, [r7, #12]
 8000868:	4413      	add	r3, r2
 800086a:	3b01      	subs	r3, #1
 800086c:	2204      	movs	r2, #4
 800086e:	68b9      	ldr	r1, [r7, #8]
 8000870:	4618      	mov	r0, r3
 8000872:	f7ff ff3d 	bl	80006f0 <CheckTileAt>
 8000876:	4603      	mov	r3, r0
 8000878:	2b00      	cmp	r3, #0
 800087a:	d001      	beq.n	8000880 <CheckDanger+0x46>
 800087c:	2301      	movs	r3, #1
 800087e:	e01f      	b.n	80008c0 <CheckDanger+0x86>
    // Canto inferior esquerdo
    if (CheckTileAt(px, py + p_height - 1, TILE_DANGER)) return 1;
 8000880:	79ba      	ldrb	r2, [r7, #6]
 8000882:	68bb      	ldr	r3, [r7, #8]
 8000884:	4413      	add	r3, r2
 8000886:	3b01      	subs	r3, #1
 8000888:	2204      	movs	r2, #4
 800088a:	4619      	mov	r1, r3
 800088c:	68f8      	ldr	r0, [r7, #12]
 800088e:	f7ff ff2f 	bl	80006f0 <CheckTileAt>
 8000892:	4603      	mov	r3, r0
 8000894:	2b00      	cmp	r3, #0
 8000896:	d001      	beq.n	800089c <CheckDanger+0x62>
 8000898:	2301      	movs	r3, #1
 800089a:	e011      	b.n	80008c0 <CheckDanger+0x86>
    // Canto inferior direito
    if (CheckTileAt(px + p_width - 1, py + p_height - 1, TILE_DANGER)) return 1;
 800089c:	79fa      	ldrb	r2, [r7, #7]
 800089e:	68fb      	ldr	r3, [r7, #12]
 80008a0:	4413      	add	r3, r2
 80008a2:	1e58      	subs	r0, r3, #1
 80008a4:	79ba      	ldrb	r2, [r7, #6]
 80008a6:	68bb      	ldr	r3, [r7, #8]
 80008a8:	4413      	add	r3, r2
 80008aa:	3b01      	subs	r3, #1
 80008ac:	2204      	movs	r2, #4
 80008ae:	4619      	mov	r1, r3
 80008b0:	f7ff ff1e 	bl	80006f0 <CheckTileAt>
 80008b4:	4603      	mov	r3, r0
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d001      	beq.n	80008be <CheckDanger+0x84>
 80008ba:	2301      	movs	r3, #1
 80008bc:	e000      	b.n	80008c0 <CheckDanger+0x86>

    return 0; // Nenhuma colis√£o com perigo
 80008be:	2300      	movs	r3, #0
}
 80008c0:	4618      	mov	r0, r3
 80008c2:	3710      	adds	r7, #16
 80008c4:	46bd      	mov	sp, r7
 80008c6:	bd80      	pop	{r7, pc}

080008c8 <Game_RestartLevel>:

// --- FUN√á√ïES DE GERENCIAMENTO DE ESTADO DO JOGO ---

void Game_RestartLevel(void) {
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b084      	sub	sp, #16
 80008cc:	af04      	add	r7, sp, #16
    // Mostra mensagem e reinicia o jogador para a posi√ß√£o inicial.
    //ST7735_FillScreen(ST7735_BLACK);
    ST7735_WriteString(20, (ST7735_HEIGHT / 2) - 10, "Reiniciando...", Font_7x10, ST7735_RED, ST7735_BLACK);
 80008ce:	4b19      	ldr	r3, [pc, #100]	@ (8000934 <Game_RestartLevel+0x6c>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	9202      	str	r2, [sp, #8]
 80008d4:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80008d8:	9201      	str	r2, [sp, #4]
 80008da:	685a      	ldr	r2, [r3, #4]
 80008dc:	9200      	str	r2, [sp, #0]
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	4a15      	ldr	r2, [pc, #84]	@ (8000938 <Game_RestartLevel+0x70>)
 80008e2:	2136      	movs	r1, #54	@ 0x36
 80008e4:	2014      	movs	r0, #20
 80008e6:	f000 ff0b 	bl	8001700 <ST7735_WriteString>
    HAL_Delay(500); // Pequena pausa para a mensagem
 80008ea:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80008ee:	f001 fa7b 	bl	8001de8 <HAL_Delay>
    player_x = PLAYER_START_X;
 80008f2:	4b12      	ldr	r3, [pc, #72]	@ (800093c <Game_RestartLevel+0x74>)
 80008f4:	2214      	movs	r2, #20
 80008f6:	601a      	str	r2, [r3, #0]
    player_y = PLAYER_START_Y;
 80008f8:	4b11      	ldr	r3, [pc, #68]	@ (8000940 <Game_RestartLevel+0x78>)
 80008fa:	223c      	movs	r2, #60	@ 0x3c
 80008fc:	601a      	str	r2, [r3, #0]
    DrawGameMap(); // Redesenha o mapa completo
 80008fe:	f000 f8a3 	bl	8000a48 <DrawGameMap>
    sprintf(buffer, "Mortes: %d", deaths);
 8000902:	4b10      	ldr	r3, [pc, #64]	@ (8000944 <Game_RestartLevel+0x7c>)
 8000904:	881b      	ldrh	r3, [r3, #0]
 8000906:	461a      	mov	r2, r3
 8000908:	490f      	ldr	r1, [pc, #60]	@ (8000948 <Game_RestartLevel+0x80>)
 800090a:	4810      	ldr	r0, [pc, #64]	@ (800094c <Game_RestartLevel+0x84>)
 800090c:	f006 fcda 	bl	80072c4 <siprintf>
	ST7735_WriteString(32, 4, buffer, Font_7x10, ST7735_CYAN, ST7735_BLACK);
 8000910:	4b08      	ldr	r3, [pc, #32]	@ (8000934 <Game_RestartLevel+0x6c>)
 8000912:	2200      	movs	r2, #0
 8000914:	9202      	str	r2, [sp, #8]
 8000916:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800091a:	9201      	str	r2, [sp, #4]
 800091c:	685a      	ldr	r2, [r3, #4]
 800091e:	9200      	str	r2, [sp, #0]
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	4a0a      	ldr	r2, [pc, #40]	@ (800094c <Game_RestartLevel+0x84>)
 8000924:	2104      	movs	r1, #4
 8000926:	2020      	movs	r0, #32
 8000928:	f000 feea 	bl	8001700 <ST7735_WriteString>
}
 800092c:	bf00      	nop
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}
 8000932:	bf00      	nop
 8000934:	20000010 	.word	0x20000010
 8000938:	08007b7c 	.word	0x08007b7c
 800093c:	200001d0 	.word	0x200001d0
 8000940:	200001d4 	.word	0x200001d4
 8000944:	200001ac 	.word	0x200001ac
 8000948:	08007b8c 	.word	0x08007b8c
 800094c:	200001b0 	.word	0x200001b0

08000950 <Game_NextLevel>:

void Game_NextLevel(void) {
 8000950:	b580      	push	{r7, lr}
 8000952:	b084      	sub	sp, #16
 8000954:	af04      	add	r7, sp, #16
    // L√≥gica para avan√ßar para o pr√≥ximo n√≠vel.
    // Por enquanto, apenas mostra uma mensagem e reinicia o n√≠vel atual.
    //ST7735_FillScreen(ST7735_BLACK);
    ST7735_WriteString(20, (ST7735_HEIGHT / 2) - 10, "Nivel Completo!", Font_7x10, ST7735_GREEN, ST7735_BLACK);
 8000956:	4b0b      	ldr	r3, [pc, #44]	@ (8000984 <Game_NextLevel+0x34>)
 8000958:	2200      	movs	r2, #0
 800095a:	9202      	str	r2, [sp, #8]
 800095c:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8000960:	9201      	str	r2, [sp, #4]
 8000962:	685a      	ldr	r2, [r3, #4]
 8000964:	9200      	str	r2, [sp, #0]
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	4a07      	ldr	r2, [pc, #28]	@ (8000988 <Game_NextLevel+0x38>)
 800096a:	2136      	movs	r1, #54	@ 0x36
 800096c:	2014      	movs	r0, #20
 800096e:	f000 fec7 	bl	8001700 <ST7735_WriteString>
    HAL_Delay(1000); // Pausa para a mensagem
 8000972:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000976:	f001 fa37 	bl	8001de8 <HAL_Delay>
    Game_RestartLevel(); // Por enquanto, apenas reinicia o n√≠vel atual
 800097a:	f7ff ffa5 	bl	80008c8 <Game_RestartLevel>
    // No futuro, carregar um novo mapa e novos inimigos.
}
 800097e:	bf00      	nop
 8000980:	46bd      	mov	sp, r7
 8000982:	bd80      	pop	{r7, pc}
 8000984:	20000010 	.word	0x20000010
 8000988:	08007b98 	.word	0x08007b98

0800098c <Game_GameOver>:

void Game_GameOver(void) {
 800098c:	b580      	push	{r7, lr}
 800098e:	b084      	sub	sp, #16
 8000990:	af04      	add	r7, sp, #16
    // L√≥gica para Game Over.
    //ST7735_FillScreen(ST7735_BLACK);
    //ST7735_FillRectangle(0, 0, 10, 10, ST7735_BLACK);
    ST7735_WriteString(20, (ST7735_HEIGHT / 2) - 20, "GAME OVER", Font_11x18, ST7735_RED, ST7735_BLACK);
 8000992:	4b12      	ldr	r3, [pc, #72]	@ (80009dc <Game_GameOver+0x50>)
 8000994:	2200      	movs	r2, #0
 8000996:	9202      	str	r2, [sp, #8]
 8000998:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800099c:	9201      	str	r2, [sp, #4]
 800099e:	685a      	ldr	r2, [r3, #4]
 80009a0:	9200      	str	r2, [sp, #0]
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	4a0e      	ldr	r2, [pc, #56]	@ (80009e0 <Game_GameOver+0x54>)
 80009a6:	212c      	movs	r1, #44	@ 0x2c
 80009a8:	2014      	movs	r0, #20
 80009aa:	f000 fea9 	bl	8001700 <ST7735_WriteString>
    ST7735_WriteString(10, (ST7735_HEIGHT / 2), "Tocou no Perigo!", Font_7x10, ST7735_RED, ST7735_BLACK);
 80009ae:	4b0d      	ldr	r3, [pc, #52]	@ (80009e4 <Game_GameOver+0x58>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	9202      	str	r2, [sp, #8]
 80009b4:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80009b8:	9201      	str	r2, [sp, #4]
 80009ba:	685a      	ldr	r2, [r3, #4]
 80009bc:	9200      	str	r2, [sp, #0]
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	4a09      	ldr	r2, [pc, #36]	@ (80009e8 <Game_GameOver+0x5c>)
 80009c2:	2140      	movs	r1, #64	@ 0x40
 80009c4:	200a      	movs	r0, #10
 80009c6:	f000 fe9b 	bl	8001700 <ST7735_WriteString>
    HAL_Delay(500); // Pausa para a mensagem
 80009ca:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80009ce:	f001 fa0b 	bl	8001de8 <HAL_Delay>
    Game_RestartLevel(); // Reinicia o n√≠vel ap√≥s Game Over
 80009d2:	f7ff ff79 	bl	80008c8 <Game_RestartLevel>
}
 80009d6:	bf00      	nop
 80009d8:	46bd      	mov	sp, r7
 80009da:	bd80      	pop	{r7, pc}
 80009dc:	20000018 	.word	0x20000018
 80009e0:	08007ba8 	.word	0x08007ba8
 80009e4:	20000010 	.word	0x20000010
 80009e8:	08007bb4 	.word	0x08007bb4

080009ec <CheckCollision>:
uint8_t CheckCollision(int32_t x1, int32_t y1, uint16_t w1, uint16_t h1,
                       int32_t x2, int32_t y2, uint16_t w2, uint16_t h2)
{
 80009ec:	b480      	push	{r7}
 80009ee:	b085      	sub	sp, #20
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	60f8      	str	r0, [r7, #12]
 80009f4:	60b9      	str	r1, [r7, #8]
 80009f6:	4611      	mov	r1, r2
 80009f8:	461a      	mov	r2, r3
 80009fa:	460b      	mov	r3, r1
 80009fc:	80fb      	strh	r3, [r7, #6]
 80009fe:	4613      	mov	r3, r2
 8000a00:	80bb      	strh	r3, [r7, #4]
    return !(x1 + w1 <= x2 || x1 >= x2 + w2 ||
 8000a02:	88fa      	ldrh	r2, [r7, #6]
 8000a04:	68fb      	ldr	r3, [r7, #12]
 8000a06:	4413      	add	r3, r2
 8000a08:	69ba      	ldr	r2, [r7, #24]
 8000a0a:	429a      	cmp	r2, r3
 8000a0c:	da13      	bge.n	8000a36 <CheckCollision+0x4a>
 8000a0e:	8c3a      	ldrh	r2, [r7, #32]
 8000a10:	69bb      	ldr	r3, [r7, #24]
 8000a12:	4413      	add	r3, r2
 8000a14:	68fa      	ldr	r2, [r7, #12]
 8000a16:	429a      	cmp	r2, r3
 8000a18:	da0d      	bge.n	8000a36 <CheckCollision+0x4a>
             y1 + h1 <= y2 || y1 >= y2 + h2);
 8000a1a:	88ba      	ldrh	r2, [r7, #4]
 8000a1c:	68bb      	ldr	r3, [r7, #8]
 8000a1e:	4413      	add	r3, r2
    return !(x1 + w1 <= x2 || x1 >= x2 + w2 ||
 8000a20:	69fa      	ldr	r2, [r7, #28]
 8000a22:	429a      	cmp	r2, r3
 8000a24:	da07      	bge.n	8000a36 <CheckCollision+0x4a>
             y1 + h1 <= y2 || y1 >= y2 + h2);
 8000a26:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8000a28:	69fb      	ldr	r3, [r7, #28]
 8000a2a:	4413      	add	r3, r2
    return !(x1 + w1 <= x2 || x1 >= x2 + w2 ||
 8000a2c:	68ba      	ldr	r2, [r7, #8]
 8000a2e:	429a      	cmp	r2, r3
 8000a30:	da01      	bge.n	8000a36 <CheckCollision+0x4a>
 8000a32:	2301      	movs	r3, #1
 8000a34:	e000      	b.n	8000a38 <CheckCollision+0x4c>
 8000a36:	2300      	movs	r3, #0
 8000a38:	b2db      	uxtb	r3, r3
}
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	3714      	adds	r7, #20
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a44:	4770      	bx	lr
	...

08000a48 <DrawGameMap>:
*/


// --- IMPLEMENTA√á√ÉO DAS FUN√á√ïES DO MAPA (mant√™m-se as mesmas) ---

void DrawGameMap(void) {
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b084      	sub	sp, #16
 8000a4c:	af00      	add	r7, sp, #0
    // Desenha cada pixel do mapa na tela.
	//sprintf(buffer, "Mortes: %d", deaths);
	//ST7735_WriteString(32, 4, buffer, Font_7x10, ST7735_CYAN, ST7735_BLACK);
	//ST7735_FillRectangle(0, 5, 30, 30, ST7735_BLACK);
    for (int y = 0; y < ST7735_HEIGHT; y++) {
 8000a4e:	2300      	movs	r3, #0
 8000a50:	60fb      	str	r3, [r7, #12]
 8000a52:	e044      	b.n	8000ade <DrawGameMap+0x96>
        for (int x = 0; x < ST7735_WIDTH; x++) {
 8000a54:	2300      	movs	r3, #0
 8000a56:	60bb      	str	r3, [r7, #8]
 8000a58:	e03b      	b.n	8000ad2 <DrawGameMap+0x8a>
            uint8_t tile_type = game_map[y][x]; // Obt√©m o tipo de tile
 8000a5a:	4925      	ldr	r1, [pc, #148]	@ (8000af0 <DrawGameMap+0xa8>)
 8000a5c:	68fa      	ldr	r2, [r7, #12]
 8000a5e:	4613      	mov	r3, r2
 8000a60:	009b      	lsls	r3, r3, #2
 8000a62:	4413      	add	r3, r2
 8000a64:	015b      	lsls	r3, r3, #5
 8000a66:	18ca      	adds	r2, r1, r3
 8000a68:	68bb      	ldr	r3, [r7, #8]
 8000a6a:	4413      	add	r3, r2
 8000a6c:	781b      	ldrb	r3, [r3, #0]
 8000a6e:	717b      	strb	r3, [r7, #5]

            uint16_t color;
            switch (tile_type) {
 8000a70:	797b      	ldrb	r3, [r7, #5]
 8000a72:	2b04      	cmp	r3, #4
 8000a74:	d81e      	bhi.n	8000ab4 <DrawGameMap+0x6c>
 8000a76:	a201      	add	r2, pc, #4	@ (adr r2, 8000a7c <DrawGameMap+0x34>)
 8000a78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a7c:	08000a91 	.word	0x08000a91
 8000a80:	08000a97 	.word	0x08000a97
 8000a84:	08000a9f 	.word	0x08000a9f
 8000a88:	08000aa5 	.word	0x08000aa5
 8000a8c:	08000aad 	.word	0x08000aad
                case 0:   color = ST7735_BLACK;   break;
 8000a90:	2300      	movs	r3, #0
 8000a92:	80fb      	strh	r3, [r7, #6]
 8000a94:	e012      	b.n	8000abc <DrawGameMap+0x74>
                case 1:    color = ST7735_WHITE;   break;
 8000a96:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000a9a:	80fb      	strh	r3, [r7, #6]
 8000a9c:	e00e      	b.n	8000abc <DrawGameMap+0x74>
                case 2:    color = ST7735_BLUE;    break;
 8000a9e:	231f      	movs	r3, #31
 8000aa0:	80fb      	strh	r3, [r7, #6]
 8000aa2:	e00b      	b.n	8000abc <DrawGameMap+0x74>
                case 3:   color = ST7735_GREEN;   break;
 8000aa4:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8000aa8:	80fb      	strh	r3, [r7, #6]
 8000aaa:	e007      	b.n	8000abc <DrawGameMap+0x74>
                case 4:  color = ST7735_RED;     break;
 8000aac:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000ab0:	80fb      	strh	r3, [r7, #6]
 8000ab2:	e003      	b.n	8000abc <DrawGameMap+0x74>
                default:           color = ST7735_MAGENTA; break; // Cor de erro
 8000ab4:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8000ab8:	80fb      	strh	r3, [r7, #6]
 8000aba:	bf00      	nop
            }
            ST7735_DrawPixel(x, y, color);
 8000abc:	68bb      	ldr	r3, [r7, #8]
 8000abe:	b29b      	uxth	r3, r3
 8000ac0:	68fa      	ldr	r2, [r7, #12]
 8000ac2:	b291      	uxth	r1, r2
 8000ac4:	88fa      	ldrh	r2, [r7, #6]
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	f000 fd6c 	bl	80015a4 <ST7735_DrawPixel>
        for (int x = 0; x < ST7735_WIDTH; x++) {
 8000acc:	68bb      	ldr	r3, [r7, #8]
 8000ace:	3301      	adds	r3, #1
 8000ad0:	60bb      	str	r3, [r7, #8]
 8000ad2:	68bb      	ldr	r3, [r7, #8]
 8000ad4:	2b9f      	cmp	r3, #159	@ 0x9f
 8000ad6:	ddc0      	ble.n	8000a5a <DrawGameMap+0x12>
    for (int y = 0; y < ST7735_HEIGHT; y++) {
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	3301      	adds	r3, #1
 8000adc:	60fb      	str	r3, [r7, #12]
 8000ade:	68fb      	ldr	r3, [r7, #12]
 8000ae0:	2b7f      	cmp	r3, #127	@ 0x7f
 8000ae2:	ddb7      	ble.n	8000a54 <DrawGameMap+0xc>
        }
    }
}
 8000ae4:	bf00      	nop
 8000ae6:	bf00      	nop
 8000ae8:	3710      	adds	r7, #16
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	080091e0 	.word	0x080091e0

08000af4 <GetTileType>:

uint8_t GetTileType(int x, int y) {
 8000af4:	b480      	push	{r7}
 8000af6:	b083      	sub	sp, #12
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
 8000afc:	6039      	str	r1, [r7, #0]
    // Retorna o tipo de tile na coordenada especificada.
    if (x >= 0 && x < ST7735_WIDTH && y >= 0 && y < ST7735_HEIGHT) {
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	db13      	blt.n	8000b2c <GetTileType+0x38>
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	2b9f      	cmp	r3, #159	@ 0x9f
 8000b08:	dc10      	bgt.n	8000b2c <GetTileType+0x38>
 8000b0a:	683b      	ldr	r3, [r7, #0]
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	db0d      	blt.n	8000b2c <GetTileType+0x38>
 8000b10:	683b      	ldr	r3, [r7, #0]
 8000b12:	2b7f      	cmp	r3, #127	@ 0x7f
 8000b14:	dc0a      	bgt.n	8000b2c <GetTileType+0x38>
        return game_map[y][x];
 8000b16:	4909      	ldr	r1, [pc, #36]	@ (8000b3c <GetTileType+0x48>)
 8000b18:	683a      	ldr	r2, [r7, #0]
 8000b1a:	4613      	mov	r3, r2
 8000b1c:	009b      	lsls	r3, r3, #2
 8000b1e:	4413      	add	r3, r2
 8000b20:	015b      	lsls	r3, r3, #5
 8000b22:	18ca      	adds	r2, r1, r3
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	4413      	add	r3, r2
 8000b28:	781b      	ldrb	r3, [r3, #0]
 8000b2a:	e000      	b.n	8000b2e <GetTileType+0x3a>
    }
    // Fora dos limites do mapa √© considerado parede para evitar que o jogador saia.
    return TILE_WALL;
 8000b2c:	2301      	movs	r3, #1
}
 8000b2e:	4618      	mov	r0, r3
 8000b30:	370c      	adds	r7, #12
 8000b32:	46bd      	mov	sp, r7
 8000b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b38:	4770      	bx	lr
 8000b3a:	bf00      	nop
 8000b3c:	080091e0 	.word	0x080091e0

08000b40 <HAL_ADC_ConvCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000b40:	b480      	push	{r7}
 8000b42:	b083      	sub	sp, #12
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
	    valor_ADC[0]=ADC_buffer[0];
 8000b48:	4b06      	ldr	r3, [pc, #24]	@ (8000b64 <HAL_ADC_ConvCpltCallback+0x24>)
 8000b4a:	881a      	ldrh	r2, [r3, #0]
 8000b4c:	4b06      	ldr	r3, [pc, #24]	@ (8000b68 <HAL_ADC_ConvCpltCallback+0x28>)
 8000b4e:	801a      	strh	r2, [r3, #0]
		valor_ADC[1]=ADC_buffer[1];
 8000b50:	4b04      	ldr	r3, [pc, #16]	@ (8000b64 <HAL_ADC_ConvCpltCallback+0x24>)
 8000b52:	885a      	ldrh	r2, [r3, #2]
 8000b54:	4b04      	ldr	r3, [pc, #16]	@ (8000b68 <HAL_ADC_ConvCpltCallback+0x28>)
 8000b56:	805a      	strh	r2, [r3, #2]
}
 8000b58:	bf00      	nop
 8000b5a:	370c      	adds	r7, #12
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b62:	4770      	bx	lr
 8000b64:	200001a4 	.word	0x200001a4
 8000b68:	200001a8 	.word	0x200001a8

08000b6c <vTask_Move_Balls>:

//---------------------------------------------------------------------------------------------------

void vTask_Move_Balls(void *pvParameters)
{
 8000b6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b6e:	b089      	sub	sp, #36	@ 0x24
 8000b70:	af04      	add	r7, sp, #16
 8000b72:	6078      	str	r0, [r7, #4]
    while (1)
    {
        for (int i = 0; i < NUM_BALLS; i++)
 8000b74:	2300      	movs	r3, #0
 8000b76:	60fb      	str	r3, [r7, #12]
 8000b78:	e058      	b.n	8000c2c <vTask_Move_Balls+0xc0>
        {
            UpdateObject(&red_balls[i]);
 8000b7a:	68fa      	ldr	r2, [r7, #12]
 8000b7c:	4613      	mov	r3, r2
 8000b7e:	005b      	lsls	r3, r3, #1
 8000b80:	4413      	add	r3, r2
 8000b82:	00db      	lsls	r3, r3, #3
 8000b84:	4a2d      	ldr	r2, [pc, #180]	@ (8000c3c <vTask_Move_Balls+0xd0>)
 8000b86:	4413      	add	r3, r2
 8000b88:	4618      	mov	r0, r3
 8000b8a:	f7ff fd6e 	bl	800066a <UpdateObject>
            DrawObject(&red_balls[i]);
 8000b8e:	68fa      	ldr	r2, [r7, #12]
 8000b90:	4613      	mov	r3, r2
 8000b92:	005b      	lsls	r3, r3, #1
 8000b94:	4413      	add	r3, r2
 8000b96:	00db      	lsls	r3, r3, #3
 8000b98:	4a28      	ldr	r2, [pc, #160]	@ (8000c3c <vTask_Move_Balls+0xd0>)
 8000b9a:	4413      	add	r3, r2
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	f7ff fd8f 	bl	80006c0 <DrawObject>

            if (CheckCollision(player_x, player_y, PLAYER_SIZE, PLAYER_SIZE,
 8000ba2:	4b27      	ldr	r3, [pc, #156]	@ (8000c40 <vTask_Move_Balls+0xd4>)
 8000ba4:	681d      	ldr	r5, [r3, #0]
 8000ba6:	4b27      	ldr	r3, [pc, #156]	@ (8000c44 <vTask_Move_Balls+0xd8>)
 8000ba8:	681e      	ldr	r6, [r3, #0]
 8000baa:	2308      	movs	r3, #8
 8000bac:	469c      	mov	ip, r3
 8000bae:	2308      	movs	r3, #8
 8000bb0:	469e      	mov	lr, r3
 8000bb2:	4922      	ldr	r1, [pc, #136]	@ (8000c3c <vTask_Move_Balls+0xd0>)
 8000bb4:	68fa      	ldr	r2, [r7, #12]
 8000bb6:	4613      	mov	r3, r2
 8000bb8:	005b      	lsls	r3, r3, #1
 8000bba:	4413      	add	r3, r2
 8000bbc:	00db      	lsls	r3, r3, #3
 8000bbe:	440b      	add	r3, r1
 8000bc0:	6819      	ldr	r1, [r3, #0]
 8000bc2:	481e      	ldr	r0, [pc, #120]	@ (8000c3c <vTask_Move_Balls+0xd0>)
 8000bc4:	68fa      	ldr	r2, [r7, #12]
 8000bc6:	4613      	mov	r3, r2
 8000bc8:	005b      	lsls	r3, r3, #1
 8000bca:	4413      	add	r3, r2
 8000bcc:	00db      	lsls	r3, r3, #3
 8000bce:	4403      	add	r3, r0
 8000bd0:	3304      	adds	r3, #4
 8000bd2:	6818      	ldr	r0, [r3, #0]
 8000bd4:	4c19      	ldr	r4, [pc, #100]	@ (8000c3c <vTask_Move_Balls+0xd0>)
 8000bd6:	68fa      	ldr	r2, [r7, #12]
 8000bd8:	4613      	mov	r3, r2
 8000bda:	005b      	lsls	r3, r3, #1
 8000bdc:	4413      	add	r3, r2
 8000bde:	00db      	lsls	r3, r3, #3
 8000be0:	4423      	add	r3, r4
 8000be2:	3310      	adds	r3, #16
 8000be4:	881c      	ldrh	r4, [r3, #0]
 8000be6:	4b15      	ldr	r3, [pc, #84]	@ (8000c3c <vTask_Move_Balls+0xd0>)
 8000be8:	603b      	str	r3, [r7, #0]
 8000bea:	68fa      	ldr	r2, [r7, #12]
 8000bec:	4613      	mov	r3, r2
 8000bee:	005b      	lsls	r3, r3, #1
 8000bf0:	4413      	add	r3, r2
 8000bf2:	00db      	lsls	r3, r3, #3
 8000bf4:	683a      	ldr	r2, [r7, #0]
 8000bf6:	4413      	add	r3, r2
 8000bf8:	3312      	adds	r3, #18
 8000bfa:	881b      	ldrh	r3, [r3, #0]
 8000bfc:	9303      	str	r3, [sp, #12]
 8000bfe:	9402      	str	r4, [sp, #8]
 8000c00:	9001      	str	r0, [sp, #4]
 8000c02:	9100      	str	r1, [sp, #0]
 8000c04:	4673      	mov	r3, lr
 8000c06:	4662      	mov	r2, ip
 8000c08:	4631      	mov	r1, r6
 8000c0a:	4628      	mov	r0, r5
 8000c0c:	f7ff feee 	bl	80009ec <CheckCollision>
 8000c10:	4603      	mov	r3, r0
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d007      	beq.n	8000c26 <vTask_Move_Balls+0xba>
                               red_balls[i].x, red_balls[i].y, red_balls[i].width, red_balls[i].height))
            {

            	deaths++;
 8000c16:	4b0c      	ldr	r3, [pc, #48]	@ (8000c48 <vTask_Move_Balls+0xdc>)
 8000c18:	881b      	ldrh	r3, [r3, #0]
 8000c1a:	3301      	adds	r3, #1
 8000c1c:	b29a      	uxth	r2, r3
 8000c1e:	4b0a      	ldr	r3, [pc, #40]	@ (8000c48 <vTask_Move_Balls+0xdc>)
 8000c20:	801a      	strh	r2, [r3, #0]
            	Game_GameOver();
 8000c22:	f7ff feb3 	bl	800098c <Game_GameOver>
        for (int i = 0; i < NUM_BALLS; i++)
 8000c26:	68fb      	ldr	r3, [r7, #12]
 8000c28:	3301      	adds	r3, #1
 8000c2a:	60fb      	str	r3, [r7, #12]
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	2b03      	cmp	r3, #3
 8000c30:	dda3      	ble.n	8000b7a <vTask_Move_Balls+0xe>
            }
        }
        vTaskDelay(20);
 8000c32:	2014      	movs	r0, #20
 8000c34:	f004 fd84 	bl	8005740 <vTaskDelay>
        for (int i = 0; i < NUM_BALLS; i++)
 8000c38:	e79c      	b.n	8000b74 <vTask_Move_Balls+0x8>
 8000c3a:	bf00      	nop
 8000c3c:	200001d8 	.word	0x200001d8
 8000c40:	200001d0 	.word	0x200001d0
 8000c44:	200001d4 	.word	0x200001d4
 8000c48:	200001ac 	.word	0x200001ac

08000c4c <vTask_Move_Soldado>:
    }
}


void vTask_Move_Soldado(void *pvParameters)
{
 8000c4c:	b590      	push	{r4, r7, lr}
 8000c4e:	b08d      	sub	sp, #52	@ 0x34
 8000c50:	af04      	add	r7, sp, #16
 8000c52:	6078      	str	r0, [r7, #4]
	int32_t current_player_x, current_player_y; // Guarda a posi√ß√£o atual do jogador
	int32_t next_player_x, next_player_y;     // Posi√ß√£o para onde o jogador tentar√° se mover

	while(1)
	{
		current_player_x = player_x; // Salva a posi√ß√£o X atual antes de calcular a pr√≥xima
 8000c54:	4b69      	ldr	r3, [pc, #420]	@ (8000dfc <vTask_Move_Soldado+0x1b0>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	617b      	str	r3, [r7, #20]
		current_player_y = player_y; // Salva a posi√ß√£o Y atual antes de calcular a pr√≥xima
 8000c5a:	4b69      	ldr	r3, [pc, #420]	@ (8000e00 <vTask_Move_Soldado+0x1b4>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	613b      	str	r3, [r7, #16]

		next_player_x = player_x; // Come√ßa a pr√≥xima posi√ß√£o como a atual
 8000c60:	4b66      	ldr	r3, [pc, #408]	@ (8000dfc <vTask_Move_Soldado+0x1b0>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	61fb      	str	r3, [r7, #28]
		next_player_y = player_y; // Come√ßa a pr√≥xima posi√ß√£o como a atual
 8000c66:	4b66      	ldr	r3, [pc, #408]	@ (8000e00 <vTask_Move_Soldado+0x1b4>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	61bb      	str	r3, [r7, #24]

		// Apaga o player na posi√ß√£o anterior (pinta de preto).
		//ST7735_FillRectangle(current_player_x, current_player_y, PLAYER_SIZE, PLAYER_SIZE, ST7735_BLACK);
		ST7735_FillRectangle(current_player_x - 1, current_player_y - 1, PLAYER_SIZE + 1, PLAYER_SIZE + 1, ST7735_BLACK);
 8000c6c:	697b      	ldr	r3, [r7, #20]
 8000c6e:	b29b      	uxth	r3, r3
 8000c70:	3b01      	subs	r3, #1
 8000c72:	b298      	uxth	r0, r3
 8000c74:	693b      	ldr	r3, [r7, #16]
 8000c76:	b29b      	uxth	r3, r3
 8000c78:	3b01      	subs	r3, #1
 8000c7a:	b299      	uxth	r1, r3
 8000c7c:	2308      	movs	r3, #8
 8000c7e:	3301      	adds	r3, #1
 8000c80:	b29a      	uxth	r2, r3
 8000c82:	2308      	movs	r3, #8
 8000c84:	3301      	adds	r3, #1
 8000c86:	b29b      	uxth	r3, r3
 8000c88:	2400      	movs	r4, #0
 8000c8a:	9400      	str	r4, [sp, #0]
 8000c8c:	f000 fd68 	bl	8001760 <ST7735_FillRectangle>

		// Leitura do Joystick
		uint32_t dif_eixoX = valor_ADC[1];
 8000c90:	4b5c      	ldr	r3, [pc, #368]	@ (8000e04 <vTask_Move_Soldado+0x1b8>)
 8000c92:	885b      	ldrh	r3, [r3, #2]
 8000c94:	60fb      	str	r3, [r7, #12]
		uint32_t dif_eixoY = valor_ADC[0];
 8000c96:	4b5b      	ldr	r3, [pc, #364]	@ (8000e04 <vTask_Move_Soldado+0x1b8>)
 8000c98:	881b      	ldrh	r3, [r3, #0]
 8000c9a:	60bb      	str	r3, [r7, #8]

		// Ajuste os thresholds (1800, 3800) conforme a sensibilidade do seu joystick
		if(dif_eixoX < 1800)
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	f5b3 6fe1 	cmp.w	r3, #1800	@ 0x708
 8000ca2:	d203      	bcs.n	8000cac <vTask_Move_Soldado+0x60>
		{
			next_player_x--;
 8000ca4:	69fb      	ldr	r3, [r7, #28]
 8000ca6:	3b01      	subs	r3, #1
 8000ca8:	61fb      	str	r3, [r7, #28]
 8000caa:	e007      	b.n	8000cbc <vTask_Move_Soldado+0x70>
		}
		else if(dif_eixoX > 3800)
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	f640 62d8 	movw	r2, #3800	@ 0xed8
 8000cb2:	4293      	cmp	r3, r2
 8000cb4:	d902      	bls.n	8000cbc <vTask_Move_Soldado+0x70>
		{
			next_player_x++;
 8000cb6:	69fb      	ldr	r3, [r7, #28]
 8000cb8:	3301      	adds	r3, #1
 8000cba:	61fb      	str	r3, [r7, #28]
		}
		// ------------------------------------------------------------------------
		if(dif_eixoY < 1800)
 8000cbc:	68bb      	ldr	r3, [r7, #8]
 8000cbe:	f5b3 6fe1 	cmp.w	r3, #1800	@ 0x708
 8000cc2:	d203      	bcs.n	8000ccc <vTask_Move_Soldado+0x80>
		{
			next_player_y++;
 8000cc4:	69bb      	ldr	r3, [r7, #24]
 8000cc6:	3301      	adds	r3, #1
 8000cc8:	61bb      	str	r3, [r7, #24]
 8000cca:	e007      	b.n	8000cdc <vTask_Move_Soldado+0x90>
		}
		else if(dif_eixoY > 3800)
 8000ccc:	68bb      	ldr	r3, [r7, #8]
 8000cce:	f640 62d8 	movw	r2, #3800	@ 0xed8
 8000cd2:	4293      	cmp	r3, r2
 8000cd4:	d902      	bls.n	8000cdc <vTask_Move_Soldado+0x90>
		{
			next_player_y--;
 8000cd6:	69bb      	ldr	r3, [r7, #24]
 8000cd8:	3b01      	subs	r3, #1
 8000cda:	61bb      	str	r3, [r7, #24]
		}
		// ------------------------------------------------------------------------

		// Limites da Tela: Garante que o jogador n√£o tente sair da √°rea vis√≠vel do LCD
		if (next_player_x < 0) next_player_x = 0;
 8000cdc:	69fb      	ldr	r3, [r7, #28]
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	da01      	bge.n	8000ce6 <vTask_Move_Soldado+0x9a>
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	61fb      	str	r3, [r7, #28]
		if (next_player_x > (ST7735_WIDTH - PLAYER_SIZE)) next_player_x = (ST7735_WIDTH - PLAYER_SIZE);
 8000ce6:	2308      	movs	r3, #8
 8000ce8:	f1c3 03a0 	rsb	r3, r3, #160	@ 0xa0
 8000cec:	69fa      	ldr	r2, [r7, #28]
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	dd03      	ble.n	8000cfa <vTask_Move_Soldado+0xae>
 8000cf2:	2308      	movs	r3, #8
 8000cf4:	f1c3 03a0 	rsb	r3, r3, #160	@ 0xa0
 8000cf8:	61fb      	str	r3, [r7, #28]
		if (next_player_y < 0) next_player_y = 0;
 8000cfa:	69bb      	ldr	r3, [r7, #24]
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	da01      	bge.n	8000d04 <vTask_Move_Soldado+0xb8>
 8000d00:	2300      	movs	r3, #0
 8000d02:	61bb      	str	r3, [r7, #24]
		if (next_player_y > (ST7735_HEIGHT - PLAYER_SIZE)) next_player_y = (ST7735_HEIGHT - PLAYER_SIZE);
 8000d04:	2308      	movs	r3, #8
 8000d06:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8000d0a:	69ba      	ldr	r2, [r7, #24]
 8000d0c:	429a      	cmp	r2, r3
 8000d0e:	dd03      	ble.n	8000d18 <vTask_Move_Soldado+0xcc>
 8000d10:	2308      	movs	r3, #8
 8000d12:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8000d16:	61bb      	str	r3, [r7, #24]

        // --- L√ìGICA DE JOGO: COLIS√ïES E ESTADO ---
		// Paredes bloqueiam o movimento.
		if (CheckWallCollision(next_player_x, next_player_y, PLAYER_SIZE, PLAYER_SIZE)) {
 8000d18:	2208      	movs	r2, #8
 8000d1a:	2308      	movs	r3, #8
 8000d1c:	69b9      	ldr	r1, [r7, #24]
 8000d1e:	69f8      	ldr	r0, [r7, #28]
 8000d20:	f7ff fcfd 	bl	800071e <CheckWallCollision>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d006      	beq.n	8000d38 <vTask_Move_Soldado+0xec>
			player_x = current_player_x; // Volta para a posi√ß√£o anterior
 8000d2a:	4a34      	ldr	r2, [pc, #208]	@ (8000dfc <vTask_Move_Soldado+0x1b0>)
 8000d2c:	697b      	ldr	r3, [r7, #20]
 8000d2e:	6013      	str	r3, [r2, #0]
			player_y = current_player_y; // Volta para a posi√ß√£o anterior
 8000d30:	4a33      	ldr	r2, [pc, #204]	@ (8000e00 <vTask_Move_Soldado+0x1b4>)
 8000d32:	693b      	ldr	r3, [r7, #16]
 8000d34:	6013      	str	r3, [r2, #0]
 8000d36:	e005      	b.n	8000d44 <vTask_Move_Soldado+0xf8>
		} else {
			// Se n√£o colidir com parede, a nova posi√ß√£o √© v√°lida
			player_x = next_player_x;
 8000d38:	4a30      	ldr	r2, [pc, #192]	@ (8000dfc <vTask_Move_Soldado+0x1b0>)
 8000d3a:	69fb      	ldr	r3, [r7, #28]
 8000d3c:	6013      	str	r3, [r2, #0]
			player_y = next_player_y;
 8000d3e:	4a30      	ldr	r2, [pc, #192]	@ (8000e00 <vTask_Move_Soldado+0x1b4>)
 8000d40:	69bb      	ldr	r3, [r7, #24]
 8000d42:	6013      	str	r3, [r2, #0]

        // 2. Colis√£o com √Åreas de Perigo (Tiles vermelhos)
		//UpdateObject(red_balls);
		//DrawObject(red_balls);
		// A colis√£o com esses objetos causa o Game Over.
        if (CheckDanger(player_x, player_y, PLAYER_SIZE, PLAYER_SIZE)) {
 8000d44:	4b2d      	ldr	r3, [pc, #180]	@ (8000dfc <vTask_Move_Soldado+0x1b0>)
 8000d46:	6818      	ldr	r0, [r3, #0]
 8000d48:	4b2d      	ldr	r3, [pc, #180]	@ (8000e00 <vTask_Move_Soldado+0x1b4>)
 8000d4a:	6819      	ldr	r1, [r3, #0]
 8000d4c:	2208      	movs	r2, #8
 8000d4e:	2308      	movs	r3, #8
 8000d50:	f7ff fd73 	bl	800083a <CheckDanger>
 8000d54:	4603      	mov	r3, r0
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d01c      	beq.n	8000d94 <vTask_Move_Soldado+0x148>
            Game_GameOver();
 8000d5a:	f7ff fe17 	bl	800098c <Game_GameOver>
            deaths++;
 8000d5e:	4b2a      	ldr	r3, [pc, #168]	@ (8000e08 <vTask_Move_Soldado+0x1bc>)
 8000d60:	881b      	ldrh	r3, [r3, #0]
 8000d62:	3301      	adds	r3, #1
 8000d64:	b29a      	uxth	r2, r3
 8000d66:	4b28      	ldr	r3, [pc, #160]	@ (8000e08 <vTask_Move_Soldado+0x1bc>)
 8000d68:	801a      	strh	r2, [r3, #0]
            sprintf(buffer, "Mortes: %d", deaths);
 8000d6a:	4b27      	ldr	r3, [pc, #156]	@ (8000e08 <vTask_Move_Soldado+0x1bc>)
 8000d6c:	881b      	ldrh	r3, [r3, #0]
 8000d6e:	461a      	mov	r2, r3
 8000d70:	4926      	ldr	r1, [pc, #152]	@ (8000e0c <vTask_Move_Soldado+0x1c0>)
 8000d72:	4827      	ldr	r0, [pc, #156]	@ (8000e10 <vTask_Move_Soldado+0x1c4>)
 8000d74:	f006 faa6 	bl	80072c4 <siprintf>
			ST7735_WriteString(32, 4, buffer, Font_7x10, ST7735_CYAN, ST7735_BLACK);
 8000d78:	4b26      	ldr	r3, [pc, #152]	@ (8000e14 <vTask_Move_Soldado+0x1c8>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	9202      	str	r2, [sp, #8]
 8000d7e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8000d82:	9201      	str	r2, [sp, #4]
 8000d84:	685a      	ldr	r2, [r3, #4]
 8000d86:	9200      	str	r2, [sp, #0]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	4a21      	ldr	r2, [pc, #132]	@ (8000e10 <vTask_Move_Soldado+0x1c4>)
 8000d8c:	2104      	movs	r1, #4
 8000d8e:	2020      	movs	r0, #32
 8000d90:	f000 fcb6 	bl	8001700 <ST7735_WriteString>
        }

        // 3. Chegou ao Objetivo (Tiles azuis)
        // A colis√£o com esses objetos passa o jogador para outro n√≠vel
        if (CheckGoal(player_x, player_y, PLAYER_SIZE, PLAYER_SIZE)) {
 8000d94:	4b19      	ldr	r3, [pc, #100]	@ (8000dfc <vTask_Move_Soldado+0x1b0>)
 8000d96:	6818      	ldr	r0, [r3, #0]
 8000d98:	4b19      	ldr	r3, [pc, #100]	@ (8000e00 <vTask_Move_Soldado+0x1b4>)
 8000d9a:	6819      	ldr	r1, [r3, #0]
 8000d9c:	2208      	movs	r2, #8
 8000d9e:	2308      	movs	r3, #8
 8000da0:	f7ff fd04 	bl	80007ac <CheckGoal>
 8000da4:	4603      	mov	r3, r0
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d016      	beq.n	8000dd8 <vTask_Move_Soldado+0x18c>
            Game_NextLevel();
 8000daa:	f7ff fdd1 	bl	8000950 <Game_NextLevel>
            sprintf(buffer, "Mortes: %d", deaths);
 8000dae:	4b16      	ldr	r3, [pc, #88]	@ (8000e08 <vTask_Move_Soldado+0x1bc>)
 8000db0:	881b      	ldrh	r3, [r3, #0]
 8000db2:	461a      	mov	r2, r3
 8000db4:	4915      	ldr	r1, [pc, #84]	@ (8000e0c <vTask_Move_Soldado+0x1c0>)
 8000db6:	4816      	ldr	r0, [pc, #88]	@ (8000e10 <vTask_Move_Soldado+0x1c4>)
 8000db8:	f006 fa84 	bl	80072c4 <siprintf>
            ST7735_WriteString(32, 4, buffer, Font_7x10, ST7735_CYAN, ST7735_BLACK);
 8000dbc:	4b15      	ldr	r3, [pc, #84]	@ (8000e14 <vTask_Move_Soldado+0x1c8>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	9202      	str	r2, [sp, #8]
 8000dc2:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8000dc6:	9201      	str	r2, [sp, #4]
 8000dc8:	685a      	ldr	r2, [r3, #4]
 8000dca:	9200      	str	r2, [sp, #0]
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	4a10      	ldr	r2, [pc, #64]	@ (8000e10 <vTask_Move_Soldado+0x1c4>)
 8000dd0:	2104      	movs	r1, #4
 8000dd2:	2020      	movs	r0, #32
 8000dd4:	f000 fc94 	bl	8001700 <ST7735_WriteString>
        }

		// Redesenha o soldado na nova posi√ß√£o
		ST7735_draw_figure(player_x, player_y, soldado, ST7735_CYAN);
 8000dd8:	4b08      	ldr	r3, [pc, #32]	@ (8000dfc <vTask_Move_Soldado+0x1b0>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	4618      	mov	r0, r3
 8000dde:	4b08      	ldr	r3, [pc, #32]	@ (8000e00 <vTask_Move_Soldado+0x1b4>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	4619      	mov	r1, r3
 8000de4:	4b0c      	ldr	r3, [pc, #48]	@ (8000e18 <vTask_Move_Soldado+0x1cc>)
 8000de6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8000dea:	9200      	str	r2, [sp, #0]
 8000dec:	cb0c      	ldmia	r3, {r2, r3}
 8000dee:	f000 fd3c 	bl	800186a <ST7735_draw_figure>

		vTaskDelay(20); // 50 quadros por segundo (ajuste para fluidez vs. processamento)
 8000df2:	2014      	movs	r0, #20
 8000df4:	f004 fca4 	bl	8005740 <vTaskDelay>
	{
 8000df8:	e72c      	b.n	8000c54 <vTask_Move_Soldado+0x8>
 8000dfa:	bf00      	nop
 8000dfc:	200001d0 	.word	0x200001d0
 8000e00:	200001d4 	.word	0x200001d4
 8000e04:	200001a8 	.word	0x200001a8
 8000e08:	200001ac 	.word	0x200001ac
 8000e0c:	08007bd4 	.word	0x08007bd4
 8000e10:	200001b0 	.word	0x200001b0
 8000e14:	20000010 	.word	0x20000010
 8000e18:	20000008 	.word	0x20000008

08000e1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b08c      	sub	sp, #48	@ 0x30
 8000e20:	af04      	add	r7, sp, #16

  /* USER CODE BEGIN 1 */
  uint32_t semente_PRNG=1;
 8000e22:	2301      	movs	r3, #1
 8000e24:	61fb      	str	r3, [r7, #28]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e26:	f000 ff9d 	bl	8001d64 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e2a:	f000 f8f5 	bl	8001018 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e2e:	f000 fa11 	bl	8001254 <MX_GPIO_Init>
  MX_DMA_Init();
 8000e32:	f000 f9ef 	bl	8001214 <MX_DMA_Init>
  MX_SPI1_Init();
 8000e36:	f000 f9b7 	bl	80011a8 <MX_SPI1_Init>
  MX_ADC1_Init();
 8000e3a:	f000 f955 	bl	80010e8 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

	// inicializa LCD

  HAL_Delay(100);
 8000e3e:	2064      	movs	r0, #100	@ 0x64
 8000e40:	f000 ffd2 	bl	8001de8 <HAL_Delay>
  ST7735_Init();
 8000e44:	f000 fb94 	bl	8001570 <ST7735_Init>

  // --- PREPARA√á√ÉO DO JOGO ---
  ST7735_FillScreen(ST7735_BLACK); // Limpa a tela antes de desenhar o mapa,
 8000e48:	2000      	movs	r0, #0
 8000e4a:	f000 fcfd 	bl	8001848 <ST7735_FillScreen>


  // Voc√™ pode ter uma tela de introdu√ß√£o antes do jogo come√ßar.
  ST7735_draw_figure(0, 8, fig_campo_minado, ST7735_WHITE); // Sua figura existente
 8000e4e:	4b5c      	ldr	r3, [pc, #368]	@ (8000fc0 <main+0x1a4>)
 8000e50:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000e54:	9200      	str	r2, [sp, #0]
 8000e56:	cb0c      	ldmia	r3, {r2, r3}
 8000e58:	2108      	movs	r1, #8
 8000e5a:	2000      	movs	r0, #0
 8000e5c:	f000 fd05 	bl	800186a <ST7735_draw_figure>
  //ST7735_WriteString(20, 28,"World's Hardest Game", Font_7x10, ST7735_CYAN, ST7735_BLACK);
  ST7735_WriteString(32, 48,"Pressione Start!", Font_7x10, ST7735_CYAN, ST7735_BLACK);
 8000e60:	4b58      	ldr	r3, [pc, #352]	@ (8000fc4 <main+0x1a8>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	9202      	str	r2, [sp, #8]
 8000e66:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8000e6a:	9201      	str	r2, [sp, #4]
 8000e6c:	685a      	ldr	r2, [r3, #4]
 8000e6e:	9200      	str	r2, [sp, #0]
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	4a55      	ldr	r2, [pc, #340]	@ (8000fc8 <main+0x1ac>)
 8000e74:	2130      	movs	r1, #48	@ 0x30
 8000e76:	2020      	movs	r0, #32
 8000e78:	f000 fc42 	bl	8001700 <ST7735_WriteString>


  // --------------------------------------------------------------------------------------
  // inicializa nr. aleatorio e segue program√ß√£o

  while(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15))// quando pressionar a tecla comea o jogo
 8000e7c:	e002      	b.n	8000e84 <main+0x68>
  {
	  semente_PRNG++;
 8000e7e:	69fb      	ldr	r3, [r7, #28]
 8000e80:	3301      	adds	r3, #1
 8000e82:	61fb      	str	r3, [r7, #28]
  while(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15))// quando pressionar a tecla comea o jogo
 8000e84:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000e88:	4850      	ldr	r0, [pc, #320]	@ (8000fcc <main+0x1b0>)
 8000e8a:	f002 f99f 	bl	80031cc <HAL_GPIO_ReadPin>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d1f4      	bne.n	8000e7e <main+0x62>
  }
  init_LFSR(semente_PRNG);	// inicializacao para geracao de numeros pseudoaleatorios
 8000e94:	69f8      	ldr	r0, [r7, #28]
 8000e96:	f7ff fb89 	bl	80005ac <init_LFSR>

  HAL_ADC_Start_DMA(&hadc1,(uint32_t*)ADC_buffer,2);
 8000e9a:	2202      	movs	r2, #2
 8000e9c:	494c      	ldr	r1, [pc, #304]	@ (8000fd0 <main+0x1b4>)
 8000e9e:	484d      	ldr	r0, [pc, #308]	@ (8000fd4 <main+0x1b8>)
 8000ea0:	f001 f80a 	bl	8001eb8 <HAL_ADC_Start_DMA>
  // O mapa 'game_map' j√° est√° pronto porque foi inicializado como 'const' na Flash.
  // N√£o h√° necessidade de chamar InitGameMap() aqui.

  // Desenha o mapa do jogo pela primeira vez

  DrawGameMap();
 8000ea4:	f7ff fdd0 	bl	8000a48 <DrawGameMap>
  sprintf(buffer, "Mortes: %d", deaths);
 8000ea8:	4b4b      	ldr	r3, [pc, #300]	@ (8000fd8 <main+0x1bc>)
 8000eaa:	881b      	ldrh	r3, [r3, #0]
 8000eac:	461a      	mov	r2, r3
 8000eae:	494b      	ldr	r1, [pc, #300]	@ (8000fdc <main+0x1c0>)
 8000eb0:	484b      	ldr	r0, [pc, #300]	@ (8000fe0 <main+0x1c4>)
 8000eb2:	f006 fa07 	bl	80072c4 <siprintf>
  ST7735_WriteString(32, 4, buffer, Font_7x10, ST7735_CYAN, ST7735_BLACK);
 8000eb6:	4b43      	ldr	r3, [pc, #268]	@ (8000fc4 <main+0x1a8>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	9202      	str	r2, [sp, #8]
 8000ebc:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8000ec0:	9201      	str	r2, [sp, #4]
 8000ec2:	685a      	ldr	r2, [r3, #4]
 8000ec4:	9200      	str	r2, [sp, #0]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	4a45      	ldr	r2, [pc, #276]	@ (8000fe0 <main+0x1c4>)
 8000eca:	2104      	movs	r1, #4
 8000ecc:	2020      	movs	r0, #32
 8000ece:	f000 fc17 	bl	8001700 <ST7735_WriteString>

  // Inicializa bolinhas vermelhas
  InitObject(&red_balls[0], 60, 60,  -1,  1, 5, 5, ST7735_RED);
 8000ed2:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000ed6:	9303      	str	r3, [sp, #12]
 8000ed8:	2305      	movs	r3, #5
 8000eda:	9302      	str	r3, [sp, #8]
 8000edc:	2305      	movs	r3, #5
 8000ede:	9301      	str	r3, [sp, #4]
 8000ee0:	2301      	movs	r3, #1
 8000ee2:	9300      	str	r3, [sp, #0]
 8000ee4:	f04f 33ff 	mov.w	r3, #4294967295
 8000ee8:	223c      	movs	r2, #60	@ 0x3c
 8000eea:	213c      	movs	r1, #60	@ 0x3c
 8000eec:	483d      	ldr	r0, [pc, #244]	@ (8000fe4 <main+0x1c8>)
 8000eee:	f7ff fb6d 	bl	80005cc <InitObject>
  InitObject(&red_balls[1], 60, 75, 1,  1, 5, 5, ST7735_RED);
 8000ef2:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000ef6:	9303      	str	r3, [sp, #12]
 8000ef8:	2305      	movs	r3, #5
 8000efa:	9302      	str	r3, [sp, #8]
 8000efc:	2305      	movs	r3, #5
 8000efe:	9301      	str	r3, [sp, #4]
 8000f00:	2301      	movs	r3, #1
 8000f02:	9300      	str	r3, [sp, #0]
 8000f04:	2301      	movs	r3, #1
 8000f06:	224b      	movs	r2, #75	@ 0x4b
 8000f08:	213c      	movs	r1, #60	@ 0x3c
 8000f0a:	4837      	ldr	r0, [pc, #220]	@ (8000fe8 <main+0x1cc>)
 8000f0c:	f7ff fb5e 	bl	80005cc <InitObject>
  InitObject(&red_balls[2], 60, 45,  1, 1, 5, 5, ST7735_RED);
 8000f10:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000f14:	9303      	str	r3, [sp, #12]
 8000f16:	2305      	movs	r3, #5
 8000f18:	9302      	str	r3, [sp, #8]
 8000f1a:	2305      	movs	r3, #5
 8000f1c:	9301      	str	r3, [sp, #4]
 8000f1e:	2301      	movs	r3, #1
 8000f20:	9300      	str	r3, [sp, #0]
 8000f22:	2301      	movs	r3, #1
 8000f24:	222d      	movs	r2, #45	@ 0x2d
 8000f26:	213c      	movs	r1, #60	@ 0x3c
 8000f28:	4830      	ldr	r0, [pc, #192]	@ (8000fec <main+0x1d0>)
 8000f2a:	f7ff fb4f 	bl	80005cc <InitObject>
  InitObject(&red_balls[3], 60, 90, -1,  1, 5, 5, ST7735_RED);
 8000f2e:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000f32:	9303      	str	r3, [sp, #12]
 8000f34:	2305      	movs	r3, #5
 8000f36:	9302      	str	r3, [sp, #8]
 8000f38:	2305      	movs	r3, #5
 8000f3a:	9301      	str	r3, [sp, #4]
 8000f3c:	2301      	movs	r3, #1
 8000f3e:	9300      	str	r3, [sp, #0]
 8000f40:	f04f 33ff 	mov.w	r3, #4294967295
 8000f44:	225a      	movs	r2, #90	@ 0x5a
 8000f46:	213c      	movs	r1, #60	@ 0x3c
 8000f48:	4829      	ldr	r0, [pc, #164]	@ (8000ff0 <main+0x1d4>)
 8000f4a:	f7ff fb3f 	bl	80005cc <InitObject>


  // Define a posi√ß√£o inicial do jogador
  player_x = PLAYER_START_X;
 8000f4e:	4b29      	ldr	r3, [pc, #164]	@ (8000ff4 <main+0x1d8>)
 8000f50:	2214      	movs	r2, #20
 8000f52:	601a      	str	r2, [r3, #0]
  player_y = PLAYER_START_Y;
 8000f54:	4b28      	ldr	r3, [pc, #160]	@ (8000ff8 <main+0x1dc>)
 8000f56:	223c      	movs	r2, #60	@ 0x3c
 8000f58:	601a      	str	r2, [r3, #0]
  DrawObject(red_balls);

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000f5a:	f003 fb59 	bl	8004610 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000f5e:	4a27      	ldr	r2, [pc, #156]	@ (8000ffc <main+0x1e0>)
 8000f60:	2100      	movs	r1, #0
 8000f62:	4827      	ldr	r0, [pc, #156]	@ (8001000 <main+0x1e4>)
 8000f64:	f003 fb9e 	bl	80046a4 <osThreadNew>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	4a26      	ldr	r2, [pc, #152]	@ (8001004 <main+0x1e8>)
 8000f6c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */

  // --- CRIA√á√ÉO DAS TASKS ---

  xTaskCreate(vTask_Move_Soldado, "SoldadoAnda", 256, NULL, osPriorityAboveNormal, NULL);
 8000f6e:	2300      	movs	r3, #0
 8000f70:	9301      	str	r3, [sp, #4]
 8000f72:	2320      	movs	r3, #32
 8000f74:	9300      	str	r3, [sp, #0]
 8000f76:	2300      	movs	r3, #0
 8000f78:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000f7c:	4922      	ldr	r1, [pc, #136]	@ (8001008 <main+0x1ec>)
 8000f7e:	4823      	ldr	r0, [pc, #140]	@ (800100c <main+0x1f0>)
 8000f80:	f004 fa80 	bl	8005484 <xTaskCreate>
  xTaskCreate(vTask_Move_Balls, "Bolinhas", 256, NULL, osPriorityNormal, NULL);
 8000f84:	2300      	movs	r3, #0
 8000f86:	9301      	str	r3, [sp, #4]
 8000f88:	2318      	movs	r3, #24
 8000f8a:	9300      	str	r3, [sp, #0]
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000f92:	491f      	ldr	r1, [pc, #124]	@ (8001010 <main+0x1f4>)
 8000f94:	481f      	ldr	r0, [pc, #124]	@ (8001014 <main+0x1f8>)
 8000f96:	f004 fa75 	bl	8005484 <xTaskCreate>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000f9a:	f003 fb5d 	bl	8004658 <osKernelStart>

  // Declara√ß√£o de objetos (como fizemos para enemy_balls)
  GameObject meuObjeto;

  // No in√≠cio da task (ap√≥s InitGameMap e DrawGameMap):
  InitObject(&meuObjeto, 50, 50, 2, 1, 10, 10, ST7735_RED); // Inicializa um quadrado vermelho 10x10
 8000f9e:	1d38      	adds	r0, r7, #4
 8000fa0:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000fa4:	9303      	str	r3, [sp, #12]
 8000fa6:	230a      	movs	r3, #10
 8000fa8:	9302      	str	r3, [sp, #8]
 8000faa:	230a      	movs	r3, #10
 8000fac:	9301      	str	r3, [sp, #4]
 8000fae:	2301      	movs	r3, #1
 8000fb0:	9300      	str	r3, [sp, #0]
 8000fb2:	2302      	movs	r3, #2
 8000fb4:	2232      	movs	r2, #50	@ 0x32
 8000fb6:	2132      	movs	r1, #50	@ 0x32
 8000fb8:	f7ff fb08 	bl	80005cc <InitObject>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000fbc:	bf00      	nop
 8000fbe:	e7fd      	b.n	8000fbc <main+0x1a0>
 8000fc0:	20000000 	.word	0x20000000
 8000fc4:	20000010 	.word	0x20000010
 8000fc8:	08007be8 	.word	0x08007be8
 8000fcc:	40020800 	.word	0x40020800
 8000fd0:	200001a4 	.word	0x200001a4
 8000fd4:	200000a0 	.word	0x200000a0
 8000fd8:	200001ac 	.word	0x200001ac
 8000fdc:	08007bd4 	.word	0x08007bd4
 8000fe0:	200001b0 	.word	0x200001b0
 8000fe4:	200001d8 	.word	0x200001d8
 8000fe8:	200001f0 	.word	0x200001f0
 8000fec:	20000208 	.word	0x20000208
 8000ff0:	20000220 	.word	0x20000220
 8000ff4:	200001d0 	.word	0x200001d0
 8000ff8:	200001d4 	.word	0x200001d4
 8000ffc:	0800e1e0 	.word	0x0800e1e0
 8001000:	0800135d 	.word	0x0800135d
 8001004:	200001a0 	.word	0x200001a0
 8001008:	08007bfc 	.word	0x08007bfc
 800100c:	08000c4d 	.word	0x08000c4d
 8001010:	08007c08 	.word	0x08007c08
 8001014:	08000b6d 	.word	0x08000b6d

08001018 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b094      	sub	sp, #80	@ 0x50
 800101c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800101e:	f107 0320 	add.w	r3, r7, #32
 8001022:	2230      	movs	r2, #48	@ 0x30
 8001024:	2100      	movs	r1, #0
 8001026:	4618      	mov	r0, r3
 8001028:	f006 f96e 	bl	8007308 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800102c:	f107 030c 	add.w	r3, r7, #12
 8001030:	2200      	movs	r2, #0
 8001032:	601a      	str	r2, [r3, #0]
 8001034:	605a      	str	r2, [r3, #4]
 8001036:	609a      	str	r2, [r3, #8]
 8001038:	60da      	str	r2, [r3, #12]
 800103a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800103c:	2300      	movs	r3, #0
 800103e:	60bb      	str	r3, [r7, #8]
 8001040:	4b27      	ldr	r3, [pc, #156]	@ (80010e0 <SystemClock_Config+0xc8>)
 8001042:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001044:	4a26      	ldr	r2, [pc, #152]	@ (80010e0 <SystemClock_Config+0xc8>)
 8001046:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800104a:	6413      	str	r3, [r2, #64]	@ 0x40
 800104c:	4b24      	ldr	r3, [pc, #144]	@ (80010e0 <SystemClock_Config+0xc8>)
 800104e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001050:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001054:	60bb      	str	r3, [r7, #8]
 8001056:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001058:	2300      	movs	r3, #0
 800105a:	607b      	str	r3, [r7, #4]
 800105c:	4b21      	ldr	r3, [pc, #132]	@ (80010e4 <SystemClock_Config+0xcc>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	4a20      	ldr	r2, [pc, #128]	@ (80010e4 <SystemClock_Config+0xcc>)
 8001062:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001066:	6013      	str	r3, [r2, #0]
 8001068:	4b1e      	ldr	r3, [pc, #120]	@ (80010e4 <SystemClock_Config+0xcc>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001070:	607b      	str	r3, [r7, #4]
 8001072:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001074:	2302      	movs	r3, #2
 8001076:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001078:	2301      	movs	r3, #1
 800107a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800107c:	2310      	movs	r3, #16
 800107e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001080:	2302      	movs	r3, #2
 8001082:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001084:	2300      	movs	r3, #0
 8001086:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001088:	2310      	movs	r3, #16
 800108a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 800108c:	23c0      	movs	r3, #192	@ 0xc0
 800108e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001090:	2302      	movs	r3, #2
 8001092:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001094:	2304      	movs	r3, #4
 8001096:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001098:	f107 0320 	add.w	r3, r7, #32
 800109c:	4618      	mov	r0, r3
 800109e:	f002 f8e1 	bl	8003264 <HAL_RCC_OscConfig>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d001      	beq.n	80010ac <SystemClock_Config+0x94>
  {
    Error_Handler();
 80010a8:	f000 f97a 	bl	80013a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010ac:	230f      	movs	r3, #15
 80010ae:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010b0:	2302      	movs	r3, #2
 80010b2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010b4:	2300      	movs	r3, #0
 80010b6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010b8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010bc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010be:	2300      	movs	r3, #0
 80010c0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80010c2:	f107 030c 	add.w	r3, r7, #12
 80010c6:	2103      	movs	r1, #3
 80010c8:	4618      	mov	r0, r3
 80010ca:	f002 fb43 	bl	8003754 <HAL_RCC_ClockConfig>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80010d4:	f000 f964 	bl	80013a0 <Error_Handler>
  }
}
 80010d8:	bf00      	nop
 80010da:	3750      	adds	r7, #80	@ 0x50
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	40023800 	.word	0x40023800
 80010e4:	40007000 	.word	0x40007000

080010e8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b084      	sub	sp, #16
 80010ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80010ee:	463b      	mov	r3, r7
 80010f0:	2200      	movs	r2, #0
 80010f2:	601a      	str	r2, [r3, #0]
 80010f4:	605a      	str	r2, [r3, #4]
 80010f6:	609a      	str	r2, [r3, #8]
 80010f8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80010fa:	4b28      	ldr	r3, [pc, #160]	@ (800119c <MX_ADC1_Init+0xb4>)
 80010fc:	4a28      	ldr	r2, [pc, #160]	@ (80011a0 <MX_ADC1_Init+0xb8>)
 80010fe:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001100:	4b26      	ldr	r3, [pc, #152]	@ (800119c <MX_ADC1_Init+0xb4>)
 8001102:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001106:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001108:	4b24      	ldr	r3, [pc, #144]	@ (800119c <MX_ADC1_Init+0xb4>)
 800110a:	2200      	movs	r2, #0
 800110c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800110e:	4b23      	ldr	r3, [pc, #140]	@ (800119c <MX_ADC1_Init+0xb4>)
 8001110:	2201      	movs	r2, #1
 8001112:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001114:	4b21      	ldr	r3, [pc, #132]	@ (800119c <MX_ADC1_Init+0xb4>)
 8001116:	2201      	movs	r2, #1
 8001118:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800111a:	4b20      	ldr	r3, [pc, #128]	@ (800119c <MX_ADC1_Init+0xb4>)
 800111c:	2200      	movs	r2, #0
 800111e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001122:	4b1e      	ldr	r3, [pc, #120]	@ (800119c <MX_ADC1_Init+0xb4>)
 8001124:	2200      	movs	r2, #0
 8001126:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001128:	4b1c      	ldr	r3, [pc, #112]	@ (800119c <MX_ADC1_Init+0xb4>)
 800112a:	4a1e      	ldr	r2, [pc, #120]	@ (80011a4 <MX_ADC1_Init+0xbc>)
 800112c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800112e:	4b1b      	ldr	r3, [pc, #108]	@ (800119c <MX_ADC1_Init+0xb4>)
 8001130:	2200      	movs	r2, #0
 8001132:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8001134:	4b19      	ldr	r3, [pc, #100]	@ (800119c <MX_ADC1_Init+0xb4>)
 8001136:	2202      	movs	r2, #2
 8001138:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800113a:	4b18      	ldr	r3, [pc, #96]	@ (800119c <MX_ADC1_Init+0xb4>)
 800113c:	2201      	movs	r2, #1
 800113e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001142:	4b16      	ldr	r3, [pc, #88]	@ (800119c <MX_ADC1_Init+0xb4>)
 8001144:	2201      	movs	r2, #1
 8001146:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001148:	4814      	ldr	r0, [pc, #80]	@ (800119c <MX_ADC1_Init+0xb4>)
 800114a:	f000 fe71 	bl	8001e30 <HAL_ADC_Init>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d001      	beq.n	8001158 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001154:	f000 f924 	bl	80013a0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001158:	2300      	movs	r3, #0
 800115a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800115c:	2301      	movs	r3, #1
 800115e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001160:	2307      	movs	r3, #7
 8001162:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001164:	463b      	mov	r3, r7
 8001166:	4619      	mov	r1, r3
 8001168:	480c      	ldr	r0, [pc, #48]	@ (800119c <MX_ADC1_Init+0xb4>)
 800116a:	f000 ffa9 	bl	80020c0 <HAL_ADC_ConfigChannel>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d001      	beq.n	8001178 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001174:	f000 f914 	bl	80013a0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001178:	2301      	movs	r3, #1
 800117a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800117c:	2302      	movs	r3, #2
 800117e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001180:	463b      	mov	r3, r7
 8001182:	4619      	mov	r1, r3
 8001184:	4805      	ldr	r0, [pc, #20]	@ (800119c <MX_ADC1_Init+0xb4>)
 8001186:	f000 ff9b 	bl	80020c0 <HAL_ADC_ConfigChannel>
 800118a:	4603      	mov	r3, r0
 800118c:	2b00      	cmp	r3, #0
 800118e:	d001      	beq.n	8001194 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001190:	f000 f906 	bl	80013a0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001194:	bf00      	nop
 8001196:	3710      	adds	r7, #16
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	200000a0 	.word	0x200000a0
 80011a0:	40012000 	.word	0x40012000
 80011a4:	0f000001 	.word	0x0f000001

080011a8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80011ac:	4b17      	ldr	r3, [pc, #92]	@ (800120c <MX_SPI1_Init+0x64>)
 80011ae:	4a18      	ldr	r2, [pc, #96]	@ (8001210 <MX_SPI1_Init+0x68>)
 80011b0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80011b2:	4b16      	ldr	r3, [pc, #88]	@ (800120c <MX_SPI1_Init+0x64>)
 80011b4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80011b8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80011ba:	4b14      	ldr	r3, [pc, #80]	@ (800120c <MX_SPI1_Init+0x64>)
 80011bc:	2200      	movs	r2, #0
 80011be:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80011c0:	4b12      	ldr	r3, [pc, #72]	@ (800120c <MX_SPI1_Init+0x64>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80011c6:	4b11      	ldr	r3, [pc, #68]	@ (800120c <MX_SPI1_Init+0x64>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80011cc:	4b0f      	ldr	r3, [pc, #60]	@ (800120c <MX_SPI1_Init+0x64>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80011d2:	4b0e      	ldr	r3, [pc, #56]	@ (800120c <MX_SPI1_Init+0x64>)
 80011d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80011d8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80011da:	4b0c      	ldr	r3, [pc, #48]	@ (800120c <MX_SPI1_Init+0x64>)
 80011dc:	2210      	movs	r2, #16
 80011de:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80011e0:	4b0a      	ldr	r3, [pc, #40]	@ (800120c <MX_SPI1_Init+0x64>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80011e6:	4b09      	ldr	r3, [pc, #36]	@ (800120c <MX_SPI1_Init+0x64>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80011ec:	4b07      	ldr	r3, [pc, #28]	@ (800120c <MX_SPI1_Init+0x64>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80011f2:	4b06      	ldr	r3, [pc, #24]	@ (800120c <MX_SPI1_Init+0x64>)
 80011f4:	220a      	movs	r2, #10
 80011f6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80011f8:	4804      	ldr	r0, [pc, #16]	@ (800120c <MX_SPI1_Init+0x64>)
 80011fa:	f002 fca9 	bl	8003b50 <HAL_SPI_Init>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b00      	cmp	r3, #0
 8001202:	d001      	beq.n	8001208 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001204:	f000 f8cc 	bl	80013a0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001208:	bf00      	nop
 800120a:	bd80      	pop	{r7, pc}
 800120c:	20000148 	.word	0x20000148
 8001210:	40013000 	.word	0x40013000

08001214 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b082      	sub	sp, #8
 8001218:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800121a:	2300      	movs	r3, #0
 800121c:	607b      	str	r3, [r7, #4]
 800121e:	4b0c      	ldr	r3, [pc, #48]	@ (8001250 <MX_DMA_Init+0x3c>)
 8001220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001222:	4a0b      	ldr	r2, [pc, #44]	@ (8001250 <MX_DMA_Init+0x3c>)
 8001224:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001228:	6313      	str	r3, [r2, #48]	@ 0x30
 800122a:	4b09      	ldr	r3, [pc, #36]	@ (8001250 <MX_DMA_Init+0x3c>)
 800122c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800122e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001232:	607b      	str	r3, [r7, #4]
 8001234:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8001236:	2200      	movs	r2, #0
 8001238:	2105      	movs	r1, #5
 800123a:	2038      	movs	r0, #56	@ 0x38
 800123c:	f001 faa8 	bl	8002790 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001240:	2038      	movs	r0, #56	@ 0x38
 8001242:	f001 fac1 	bl	80027c8 <HAL_NVIC_EnableIRQ>

}
 8001246:	bf00      	nop
 8001248:	3708      	adds	r7, #8
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	40023800 	.word	0x40023800

08001254 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b08a      	sub	sp, #40	@ 0x28
 8001258:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800125a:	f107 0314 	add.w	r3, r7, #20
 800125e:	2200      	movs	r2, #0
 8001260:	601a      	str	r2, [r3, #0]
 8001262:	605a      	str	r2, [r3, #4]
 8001264:	609a      	str	r2, [r3, #8]
 8001266:	60da      	str	r2, [r3, #12]
 8001268:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800126a:	2300      	movs	r3, #0
 800126c:	613b      	str	r3, [r7, #16]
 800126e:	4b38      	ldr	r3, [pc, #224]	@ (8001350 <MX_GPIO_Init+0xfc>)
 8001270:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001272:	4a37      	ldr	r2, [pc, #220]	@ (8001350 <MX_GPIO_Init+0xfc>)
 8001274:	f043 0304 	orr.w	r3, r3, #4
 8001278:	6313      	str	r3, [r2, #48]	@ 0x30
 800127a:	4b35      	ldr	r3, [pc, #212]	@ (8001350 <MX_GPIO_Init+0xfc>)
 800127c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800127e:	f003 0304 	and.w	r3, r3, #4
 8001282:	613b      	str	r3, [r7, #16]
 8001284:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001286:	2300      	movs	r3, #0
 8001288:	60fb      	str	r3, [r7, #12]
 800128a:	4b31      	ldr	r3, [pc, #196]	@ (8001350 <MX_GPIO_Init+0xfc>)
 800128c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800128e:	4a30      	ldr	r2, [pc, #192]	@ (8001350 <MX_GPIO_Init+0xfc>)
 8001290:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001294:	6313      	str	r3, [r2, #48]	@ 0x30
 8001296:	4b2e      	ldr	r3, [pc, #184]	@ (8001350 <MX_GPIO_Init+0xfc>)
 8001298:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800129a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800129e:	60fb      	str	r3, [r7, #12]
 80012a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012a2:	2300      	movs	r3, #0
 80012a4:	60bb      	str	r3, [r7, #8]
 80012a6:	4b2a      	ldr	r3, [pc, #168]	@ (8001350 <MX_GPIO_Init+0xfc>)
 80012a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012aa:	4a29      	ldr	r2, [pc, #164]	@ (8001350 <MX_GPIO_Init+0xfc>)
 80012ac:	f043 0301 	orr.w	r3, r3, #1
 80012b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80012b2:	4b27      	ldr	r3, [pc, #156]	@ (8001350 <MX_GPIO_Init+0xfc>)
 80012b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012b6:	f003 0301 	and.w	r3, r3, #1
 80012ba:	60bb      	str	r3, [r7, #8]
 80012bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012be:	2300      	movs	r3, #0
 80012c0:	607b      	str	r3, [r7, #4]
 80012c2:	4b23      	ldr	r3, [pc, #140]	@ (8001350 <MX_GPIO_Init+0xfc>)
 80012c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012c6:	4a22      	ldr	r2, [pc, #136]	@ (8001350 <MX_GPIO_Init+0xfc>)
 80012c8:	f043 0302 	orr.w	r3, r3, #2
 80012cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80012ce:	4b20      	ldr	r3, [pc, #128]	@ (8001350 <MX_GPIO_Init+0xfc>)
 80012d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012d2:	f003 0302 	and.w	r3, r3, #2
 80012d6:	607b      	str	r3, [r7, #4]
 80012d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80012da:	2200      	movs	r2, #0
 80012dc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012e0:	481c      	ldr	r0, [pc, #112]	@ (8001354 <MX_GPIO_Init+0x100>)
 80012e2:	f001 ff8b 	bl	80031fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CS_Pin|RST_Pin|DC_Pin, GPIO_PIN_RESET);
 80012e6:	2200      	movs	r2, #0
 80012e8:	f44f 41e0 	mov.w	r1, #28672	@ 0x7000
 80012ec:	481a      	ldr	r0, [pc, #104]	@ (8001358 <MX_GPIO_Init+0x104>)
 80012ee:	f001 ff85 	bl	80031fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80012f2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80012f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012f8:	2301      	movs	r3, #1
 80012fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fc:	2300      	movs	r3, #0
 80012fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001300:	2300      	movs	r3, #0
 8001302:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001304:	f107 0314 	add.w	r3, r7, #20
 8001308:	4619      	mov	r1, r3
 800130a:	4812      	ldr	r0, [pc, #72]	@ (8001354 <MX_GPIO_Init+0x100>)
 800130c:	f001 fdda 	bl	8002ec4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001310:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001314:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001316:	2300      	movs	r3, #0
 8001318:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800131a:	2301      	movs	r3, #1
 800131c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800131e:	f107 0314 	add.w	r3, r7, #20
 8001322:	4619      	mov	r1, r3
 8001324:	480b      	ldr	r0, [pc, #44]	@ (8001354 <MX_GPIO_Init+0x100>)
 8001326:	f001 fdcd 	bl	8002ec4 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_Pin RST_Pin DC_Pin */
  GPIO_InitStruct.Pin = CS_Pin|RST_Pin|DC_Pin;
 800132a:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 800132e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001330:	2301      	movs	r3, #1
 8001332:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001334:	2300      	movs	r3, #0
 8001336:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001338:	2300      	movs	r3, #0
 800133a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800133c:	f107 0314 	add.w	r3, r7, #20
 8001340:	4619      	mov	r1, r3
 8001342:	4805      	ldr	r0, [pc, #20]	@ (8001358 <MX_GPIO_Init+0x104>)
 8001344:	f001 fdbe 	bl	8002ec4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001348:	bf00      	nop
 800134a:	3728      	adds	r7, #40	@ 0x28
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	40023800 	.word	0x40023800
 8001354:	40020800 	.word	0x40020800
 8001358:	40020400 	.word	0x40020400

0800135c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
	while(1)
	{
		  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8001364:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001368:	4803      	ldr	r0, [pc, #12]	@ (8001378 <StartDefaultTask+0x1c>)
 800136a:	f001 ff60 	bl	800322e <HAL_GPIO_TogglePin>

		  osDelay(200);
 800136e:	20c8      	movs	r0, #200	@ 0xc8
 8001370:	f003 fa2a 	bl	80047c8 <osDelay>
		  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8001374:	bf00      	nop
 8001376:	e7f5      	b.n	8001364 <StartDefaultTask+0x8>
 8001378:	40020800 	.word	0x40020800

0800137c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b082      	sub	sp, #8
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	4a04      	ldr	r2, [pc, #16]	@ (800139c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800138a:	4293      	cmp	r3, r2
 800138c:	d101      	bne.n	8001392 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800138e:	f000 fd0b 	bl	8001da8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001392:	bf00      	nop
 8001394:	3708      	adds	r7, #8
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	40000800 	.word	0x40000800

080013a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013a0:	b480      	push	{r7}
 80013a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013a4:	b672      	cpsid	i
}
 80013a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013a8:	bf00      	nop
 80013aa:	e7fd      	b.n	80013a8 <Error_Handler+0x8>

080013ac <ST7735_Select>:
    ST7735_NORON  ,    DELAY, //  3: Normal display on, no args, w/delay
      10,                     //     10 ms delay
    ST7735_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
      100 };                  //     100 ms delay

static void ST7735_Select() {
 80013ac:	b580      	push	{r7, lr}
 80013ae:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_RESET);
 80013b0:	2200      	movs	r2, #0
 80013b2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80013b6:	4802      	ldr	r0, [pc, #8]	@ (80013c0 <ST7735_Select+0x14>)
 80013b8:	f001 ff20 	bl	80031fc <HAL_GPIO_WritePin>
}
 80013bc:	bf00      	nop
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	40020400 	.word	0x40020400

080013c4 <ST7735_Unselect>:

void ST7735_Unselect() {
 80013c4:	b580      	push	{r7, lr}
 80013c6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_SET);
 80013c8:	2201      	movs	r2, #1
 80013ca:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80013ce:	4802      	ldr	r0, [pc, #8]	@ (80013d8 <ST7735_Unselect+0x14>)
 80013d0:	f001 ff14 	bl	80031fc <HAL_GPIO_WritePin>
}
 80013d4:	bf00      	nop
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	40020400 	.word	0x40020400

080013dc <ST7735_Reset>:

static void ST7735_Reset() {
 80013dc:	b580      	push	{r7, lr}
 80013de:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_RESET);
 80013e0:	2200      	movs	r2, #0
 80013e2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80013e6:	4807      	ldr	r0, [pc, #28]	@ (8001404 <ST7735_Reset+0x28>)
 80013e8:	f001 ff08 	bl	80031fc <HAL_GPIO_WritePin>
    HAL_Delay(5);
 80013ec:	2005      	movs	r0, #5
 80013ee:	f000 fcfb 	bl	8001de8 <HAL_Delay>
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_SET);
 80013f2:	2201      	movs	r2, #1
 80013f4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80013f8:	4802      	ldr	r0, [pc, #8]	@ (8001404 <ST7735_Reset+0x28>)
 80013fa:	f001 feff 	bl	80031fc <HAL_GPIO_WritePin>
}
 80013fe:	bf00      	nop
 8001400:	bd80      	pop	{r7, pc}
 8001402:	bf00      	nop
 8001404:	40020400 	.word	0x40020400

08001408 <ST7735_WriteCommand>:

static void ST7735_WriteCommand(uint8_t cmd) {
 8001408:	b580      	push	{r7, lr}
 800140a:	b082      	sub	sp, #8
 800140c:	af00      	add	r7, sp, #0
 800140e:	4603      	mov	r3, r0
 8001410:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_RESET);
 8001412:	2200      	movs	r2, #0
 8001414:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001418:	4806      	ldr	r0, [pc, #24]	@ (8001434 <ST7735_WriteCommand+0x2c>)
 800141a:	f001 feef 	bl	80031fc <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 800141e:	1df9      	adds	r1, r7, #7
 8001420:	f04f 33ff 	mov.w	r3, #4294967295
 8001424:	2201      	movs	r2, #1
 8001426:	4804      	ldr	r0, [pc, #16]	@ (8001438 <ST7735_WriteCommand+0x30>)
 8001428:	f002 fc1b 	bl	8003c62 <HAL_SPI_Transmit>
}
 800142c:	bf00      	nop
 800142e:	3708      	adds	r7, #8
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}
 8001434:	40020400 	.word	0x40020400
 8001438:	20000148 	.word	0x20000148

0800143c <ST7735_WriteData>:

static void ST7735_WriteData(uint8_t* buff, size_t buff_size) {
 800143c:	b580      	push	{r7, lr}
 800143e:	b082      	sub	sp, #8
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
 8001444:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 8001446:	2201      	movs	r2, #1
 8001448:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800144c:	4807      	ldr	r0, [pc, #28]	@ (800146c <ST7735_WriteData+0x30>)
 800144e:	f001 fed5 	bl	80031fc <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 8001452:	683b      	ldr	r3, [r7, #0]
 8001454:	b29a      	uxth	r2, r3
 8001456:	f04f 33ff 	mov.w	r3, #4294967295
 800145a:	6879      	ldr	r1, [r7, #4]
 800145c:	4804      	ldr	r0, [pc, #16]	@ (8001470 <ST7735_WriteData+0x34>)
 800145e:	f002 fc00 	bl	8003c62 <HAL_SPI_Transmit>
}
 8001462:	bf00      	nop
 8001464:	3708      	adds	r7, #8
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	40020400 	.word	0x40020400
 8001470:	20000148 	.word	0x20000148

08001474 <ST7735_ExecuteCommandList>:

static void ST7735_ExecuteCommandList(const uint8_t *addr) {
 8001474:	b580      	push	{r7, lr}
 8001476:	b084      	sub	sp, #16
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	1c5a      	adds	r2, r3, #1
 8001480:	607a      	str	r2, [r7, #4]
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	73fb      	strb	r3, [r7, #15]
    while(numCommands--) {
 8001486:	e034      	b.n	80014f2 <ST7735_ExecuteCommandList+0x7e>
        uint8_t cmd = *addr++;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	1c5a      	adds	r2, r3, #1
 800148c:	607a      	str	r2, [r7, #4]
 800148e:	781b      	ldrb	r3, [r3, #0]
 8001490:	72fb      	strb	r3, [r7, #11]
        ST7735_WriteCommand(cmd);
 8001492:	7afb      	ldrb	r3, [r7, #11]
 8001494:	4618      	mov	r0, r3
 8001496:	f7ff ffb7 	bl	8001408 <ST7735_WriteCommand>

        numArgs = *addr++;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	1c5a      	adds	r2, r3, #1
 800149e:	607a      	str	r2, [r7, #4]
 80014a0:	781b      	ldrb	r3, [r3, #0]
 80014a2:	72bb      	strb	r3, [r7, #10]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 80014a4:	7abb      	ldrb	r3, [r7, #10]
 80014a6:	b29b      	uxth	r3, r3
 80014a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014ac:	81bb      	strh	r3, [r7, #12]
        numArgs &= ~DELAY;
 80014ae:	7abb      	ldrb	r3, [r7, #10]
 80014b0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80014b4:	72bb      	strb	r3, [r7, #10]
        if(numArgs) {
 80014b6:	7abb      	ldrb	r3, [r7, #10]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d008      	beq.n	80014ce <ST7735_ExecuteCommandList+0x5a>
            ST7735_WriteData((uint8_t*)addr, numArgs);
 80014bc:	7abb      	ldrb	r3, [r7, #10]
 80014be:	4619      	mov	r1, r3
 80014c0:	6878      	ldr	r0, [r7, #4]
 80014c2:	f7ff ffbb 	bl	800143c <ST7735_WriteData>
            addr += numArgs;
 80014c6:	7abb      	ldrb	r3, [r7, #10]
 80014c8:	687a      	ldr	r2, [r7, #4]
 80014ca:	4413      	add	r3, r2
 80014cc:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 80014ce:	89bb      	ldrh	r3, [r7, #12]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d00e      	beq.n	80014f2 <ST7735_ExecuteCommandList+0x7e>
            ms = *addr++;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	1c5a      	adds	r2, r3, #1
 80014d8:	607a      	str	r2, [r7, #4]
 80014da:	781b      	ldrb	r3, [r3, #0]
 80014dc:	81bb      	strh	r3, [r7, #12]
            if(ms == 255) ms = 500;
 80014de:	89bb      	ldrh	r3, [r7, #12]
 80014e0:	2bff      	cmp	r3, #255	@ 0xff
 80014e2:	d102      	bne.n	80014ea <ST7735_ExecuteCommandList+0x76>
 80014e4:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80014e8:	81bb      	strh	r3, [r7, #12]
            HAL_Delay(ms);
 80014ea:	89bb      	ldrh	r3, [r7, #12]
 80014ec:	4618      	mov	r0, r3
 80014ee:	f000 fc7b 	bl	8001de8 <HAL_Delay>
    while(numCommands--) {
 80014f2:	7bfb      	ldrb	r3, [r7, #15]
 80014f4:	1e5a      	subs	r2, r3, #1
 80014f6:	73fa      	strb	r2, [r7, #15]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d1c5      	bne.n	8001488 <ST7735_ExecuteCommandList+0x14>
        }
    }
}
 80014fc:	bf00      	nop
 80014fe:	bf00      	nop
 8001500:	3710      	adds	r7, #16
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}

08001506 <ST7735_SetAddressWindow>:

static void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1) {
 8001506:	b590      	push	{r4, r7, lr}
 8001508:	b085      	sub	sp, #20
 800150a:	af00      	add	r7, sp, #0
 800150c:	4604      	mov	r4, r0
 800150e:	4608      	mov	r0, r1
 8001510:	4611      	mov	r1, r2
 8001512:	461a      	mov	r2, r3
 8001514:	4623      	mov	r3, r4
 8001516:	71fb      	strb	r3, [r7, #7]
 8001518:	4603      	mov	r3, r0
 800151a:	71bb      	strb	r3, [r7, #6]
 800151c:	460b      	mov	r3, r1
 800151e:	717b      	strb	r3, [r7, #5]
 8001520:	4613      	mov	r3, r2
 8001522:	713b      	strb	r3, [r7, #4]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 8001524:	202a      	movs	r0, #42	@ 0x2a
 8001526:	f7ff ff6f 	bl	8001408 <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + ST7735_XSTART, 0x00, x1 + ST7735_XSTART };
 800152a:	2300      	movs	r3, #0
 800152c:	733b      	strb	r3, [r7, #12]
 800152e:	79fb      	ldrb	r3, [r7, #7]
 8001530:	737b      	strb	r3, [r7, #13]
 8001532:	2300      	movs	r3, #0
 8001534:	73bb      	strb	r3, [r7, #14]
 8001536:	797b      	ldrb	r3, [r7, #5]
 8001538:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 800153a:	f107 030c 	add.w	r3, r7, #12
 800153e:	2104      	movs	r1, #4
 8001540:	4618      	mov	r0, r3
 8001542:	f7ff ff7b 	bl	800143c <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 8001546:	202b      	movs	r0, #43	@ 0x2b
 8001548:	f7ff ff5e 	bl	8001408 <ST7735_WriteCommand>
    data[1] = y0 + ST7735_YSTART;
 800154c:	79bb      	ldrb	r3, [r7, #6]
 800154e:	737b      	strb	r3, [r7, #13]
    data[3] = y1 + ST7735_YSTART;
 8001550:	793b      	ldrb	r3, [r7, #4]
 8001552:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 8001554:	f107 030c 	add.w	r3, r7, #12
 8001558:	2104      	movs	r1, #4
 800155a:	4618      	mov	r0, r3
 800155c:	f7ff ff6e 	bl	800143c <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 8001560:	202c      	movs	r0, #44	@ 0x2c
 8001562:	f7ff ff51 	bl	8001408 <ST7735_WriteCommand>
}
 8001566:	bf00      	nop
 8001568:	3714      	adds	r7, #20
 800156a:	46bd      	mov	sp, r7
 800156c:	bd90      	pop	{r4, r7, pc}
	...

08001570 <ST7735_Init>:

void ST7735_Init() {
 8001570:	b580      	push	{r7, lr}
 8001572:	af00      	add	r7, sp, #0
    ST7735_Select();
 8001574:	f7ff ff1a 	bl	80013ac <ST7735_Select>
    ST7735_Reset();
 8001578:	f7ff ff30 	bl	80013dc <ST7735_Reset>
    ST7735_ExecuteCommandList(init_cmds1);
 800157c:	4806      	ldr	r0, [pc, #24]	@ (8001598 <ST7735_Init+0x28>)
 800157e:	f7ff ff79 	bl	8001474 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds2);
 8001582:	4806      	ldr	r0, [pc, #24]	@ (800159c <ST7735_Init+0x2c>)
 8001584:	f7ff ff76 	bl	8001474 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds3);
 8001588:	4805      	ldr	r0, [pc, #20]	@ (80015a0 <ST7735_Init+0x30>)
 800158a:	f7ff ff73 	bl	8001474 <ST7735_ExecuteCommandList>
    ST7735_Unselect();
 800158e:	f7ff ff19 	bl	80013c4 <ST7735_Unselect>
}
 8001592:	bf00      	nop
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	0800e204 	.word	0x0800e204
 800159c:	0800e240 	.word	0x0800e240
 80015a0:	0800e250 	.word	0x0800e250

080015a4 <ST7735_DrawPixel>:

void ST7735_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b084      	sub	sp, #16
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	4603      	mov	r3, r0
 80015ac:	80fb      	strh	r3, [r7, #6]
 80015ae:	460b      	mov	r3, r1
 80015b0:	80bb      	strh	r3, [r7, #4]
 80015b2:	4613      	mov	r3, r2
 80015b4:	807b      	strh	r3, [r7, #2]
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT))
 80015b6:	88fb      	ldrh	r3, [r7, #6]
 80015b8:	2b9f      	cmp	r3, #159	@ 0x9f
 80015ba:	d823      	bhi.n	8001604 <ST7735_DrawPixel+0x60>
 80015bc:	88bb      	ldrh	r3, [r7, #4]
 80015be:	2b7f      	cmp	r3, #127	@ 0x7f
 80015c0:	d820      	bhi.n	8001604 <ST7735_DrawPixel+0x60>
        return;

    ST7735_Select();
 80015c2:	f7ff fef3 	bl	80013ac <ST7735_Select>

    ST7735_SetAddressWindow(x, y, x+1, y+1);
 80015c6:	88fb      	ldrh	r3, [r7, #6]
 80015c8:	b2d8      	uxtb	r0, r3
 80015ca:	88bb      	ldrh	r3, [r7, #4]
 80015cc:	b2d9      	uxtb	r1, r3
 80015ce:	88fb      	ldrh	r3, [r7, #6]
 80015d0:	b2db      	uxtb	r3, r3
 80015d2:	3301      	adds	r3, #1
 80015d4:	b2da      	uxtb	r2, r3
 80015d6:	88bb      	ldrh	r3, [r7, #4]
 80015d8:	b2db      	uxtb	r3, r3
 80015da:	3301      	adds	r3, #1
 80015dc:	b2db      	uxtb	r3, r3
 80015de:	f7ff ff92 	bl	8001506 <ST7735_SetAddressWindow>
    uint8_t data[] = { color >> 8, color & 0xFF };
 80015e2:	887b      	ldrh	r3, [r7, #2]
 80015e4:	0a1b      	lsrs	r3, r3, #8
 80015e6:	b29b      	uxth	r3, r3
 80015e8:	b2db      	uxtb	r3, r3
 80015ea:	733b      	strb	r3, [r7, #12]
 80015ec:	887b      	ldrh	r3, [r7, #2]
 80015ee:	b2db      	uxtb	r3, r3
 80015f0:	737b      	strb	r3, [r7, #13]
    ST7735_WriteData(data, sizeof(data));
 80015f2:	f107 030c 	add.w	r3, r7, #12
 80015f6:	2102      	movs	r1, #2
 80015f8:	4618      	mov	r0, r3
 80015fa:	f7ff ff1f 	bl	800143c <ST7735_WriteData>

    ST7735_Unselect();
 80015fe:	f7ff fee1 	bl	80013c4 <ST7735_Unselect>
 8001602:	e000      	b.n	8001606 <ST7735_DrawPixel+0x62>
        return;
 8001604:	bf00      	nop
}
 8001606:	3710      	adds	r7, #16
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}

0800160c <ST7735_WriteChar>:

void ST7735_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 800160c:	b082      	sub	sp, #8
 800160e:	b590      	push	{r4, r7, lr}
 8001610:	b089      	sub	sp, #36	@ 0x24
 8001612:	af00      	add	r7, sp, #0
 8001614:	637b      	str	r3, [r7, #52]	@ 0x34
 8001616:	4603      	mov	r3, r0
 8001618:	80fb      	strh	r3, [r7, #6]
 800161a:	460b      	mov	r3, r1
 800161c:	80bb      	strh	r3, [r7, #4]
 800161e:	4613      	mov	r3, r2
 8001620:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;

    ST7735_Select();
 8001622:	f7ff fec3 	bl	80013ac <ST7735_Select>

    ST7735_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 8001626:	88fb      	ldrh	r3, [r7, #6]
 8001628:	b2d8      	uxtb	r0, r3
 800162a:	88bb      	ldrh	r3, [r7, #4]
 800162c:	b2d9      	uxtb	r1, r3
 800162e:	88fb      	ldrh	r3, [r7, #6]
 8001630:	b2da      	uxtb	r2, r3
 8001632:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001636:	4413      	add	r3, r2
 8001638:	b2db      	uxtb	r3, r3
 800163a:	3b01      	subs	r3, #1
 800163c:	b2dc      	uxtb	r4, r3
 800163e:	88bb      	ldrh	r3, [r7, #4]
 8001640:	b2da      	uxtb	r2, r3
 8001642:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8001646:	4413      	add	r3, r2
 8001648:	b2db      	uxtb	r3, r3
 800164a:	3b01      	subs	r3, #1
 800164c:	b2db      	uxtb	r3, r3
 800164e:	4622      	mov	r2, r4
 8001650:	f7ff ff59 	bl	8001506 <ST7735_SetAddressWindow>

    for(i = 0; i < font.height; i++) {
 8001654:	2300      	movs	r3, #0
 8001656:	61fb      	str	r3, [r7, #28]
 8001658:	e043      	b.n	80016e2 <ST7735_WriteChar+0xd6>
        b = font.data[(ch - 32) * font.height + i];
 800165a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800165c:	78fb      	ldrb	r3, [r7, #3]
 800165e:	3b20      	subs	r3, #32
 8001660:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 8001664:	fb01 f303 	mul.w	r3, r1, r3
 8001668:	4619      	mov	r1, r3
 800166a:	69fb      	ldr	r3, [r7, #28]
 800166c:	440b      	add	r3, r1
 800166e:	005b      	lsls	r3, r3, #1
 8001670:	4413      	add	r3, r2
 8001672:	881b      	ldrh	r3, [r3, #0]
 8001674:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++) {
 8001676:	2300      	movs	r3, #0
 8001678:	61bb      	str	r3, [r7, #24]
 800167a:	e029      	b.n	80016d0 <ST7735_WriteChar+0xc4>
            if((b << j) & 0x8000)  {
 800167c:	697a      	ldr	r2, [r7, #20]
 800167e:	69bb      	ldr	r3, [r7, #24]
 8001680:	fa02 f303 	lsl.w	r3, r2, r3
 8001684:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001688:	2b00      	cmp	r3, #0
 800168a:	d00e      	beq.n	80016aa <ST7735_WriteChar+0x9e>
                uint8_t data[] = { color >> 8, color & 0xFF };
 800168c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800168e:	0a1b      	lsrs	r3, r3, #8
 8001690:	b29b      	uxth	r3, r3
 8001692:	b2db      	uxtb	r3, r3
 8001694:	743b      	strb	r3, [r7, #16]
 8001696:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001698:	b2db      	uxtb	r3, r3
 800169a:	747b      	strb	r3, [r7, #17]
                ST7735_WriteData(data, sizeof(data));
 800169c:	f107 0310 	add.w	r3, r7, #16
 80016a0:	2102      	movs	r1, #2
 80016a2:	4618      	mov	r0, r3
 80016a4:	f7ff feca 	bl	800143c <ST7735_WriteData>
 80016a8:	e00f      	b.n	80016ca <ST7735_WriteChar+0xbe>
            } else {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 80016aa:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80016ae:	0a1b      	lsrs	r3, r3, #8
 80016b0:	b29b      	uxth	r3, r3
 80016b2:	b2db      	uxtb	r3, r3
 80016b4:	733b      	strb	r3, [r7, #12]
 80016b6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80016ba:	b2db      	uxtb	r3, r3
 80016bc:	737b      	strb	r3, [r7, #13]
                ST7735_WriteData(data, sizeof(data));
 80016be:	f107 030c 	add.w	r3, r7, #12
 80016c2:	2102      	movs	r1, #2
 80016c4:	4618      	mov	r0, r3
 80016c6:	f7ff feb9 	bl	800143c <ST7735_WriteData>
        for(j = 0; j < font.width; j++) {
 80016ca:	69bb      	ldr	r3, [r7, #24]
 80016cc:	3301      	adds	r3, #1
 80016ce:	61bb      	str	r3, [r7, #24]
 80016d0:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80016d4:	461a      	mov	r2, r3
 80016d6:	69bb      	ldr	r3, [r7, #24]
 80016d8:	4293      	cmp	r3, r2
 80016da:	d3cf      	bcc.n	800167c <ST7735_WriteChar+0x70>
    for(i = 0; i < font.height; i++) {
 80016dc:	69fb      	ldr	r3, [r7, #28]
 80016de:	3301      	adds	r3, #1
 80016e0:	61fb      	str	r3, [r7, #28]
 80016e2:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80016e6:	461a      	mov	r2, r3
 80016e8:	69fb      	ldr	r3, [r7, #28]
 80016ea:	4293      	cmp	r3, r2
 80016ec:	d3b5      	bcc.n	800165a <ST7735_WriteChar+0x4e>
            }
        }
    }

    ST7735_Unselect();
 80016ee:	f7ff fe69 	bl	80013c4 <ST7735_Unselect>
}
 80016f2:	bf00      	nop
 80016f4:	3724      	adds	r7, #36	@ 0x24
 80016f6:	46bd      	mov	sp, r7
 80016f8:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80016fc:	b002      	add	sp, #8
 80016fe:	4770      	bx	lr

08001700 <ST7735_WriteString>:

void ST7735_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 8001700:	b082      	sub	sp, #8
 8001702:	b580      	push	{r7, lr}
 8001704:	b086      	sub	sp, #24
 8001706:	af04      	add	r7, sp, #16
 8001708:	603a      	str	r2, [r7, #0]
 800170a:	617b      	str	r3, [r7, #20]
 800170c:	4603      	mov	r3, r0
 800170e:	80fb      	strh	r3, [r7, #6]
 8001710:	460b      	mov	r3, r1
 8001712:	80bb      	strh	r3, [r7, #4]
    ST7735_Select();
 8001714:	f7ff fe4a 	bl	80013ac <ST7735_Select>

    while(*str)
 8001718:	e014      	b.n	8001744 <ST7735_WriteString+0x44>
    {

        ST7735_WriteChar(x, y, *str, font, color, bgcolor);
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	781a      	ldrb	r2, [r3, #0]
 800171e:	88b9      	ldrh	r1, [r7, #4]
 8001720:	88f8      	ldrh	r0, [r7, #6]
 8001722:	8c3b      	ldrh	r3, [r7, #32]
 8001724:	9302      	str	r3, [sp, #8]
 8001726:	8bbb      	ldrh	r3, [r7, #28]
 8001728:	9301      	str	r3, [sp, #4]
 800172a:	69bb      	ldr	r3, [r7, #24]
 800172c:	9300      	str	r3, [sp, #0]
 800172e:	697b      	ldr	r3, [r7, #20]
 8001730:	f7ff ff6c 	bl	800160c <ST7735_WriteChar>
        x += font.width;
 8001734:	7d3b      	ldrb	r3, [r7, #20]
 8001736:	461a      	mov	r2, r3
 8001738:	88fb      	ldrh	r3, [r7, #6]
 800173a:	4413      	add	r3, r2
 800173c:	80fb      	strh	r3, [r7, #6]
        str++;
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	3301      	adds	r3, #1
 8001742:	603b      	str	r3, [r7, #0]
    while(*str)
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	781b      	ldrb	r3, [r3, #0]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d1e6      	bne.n	800171a <ST7735_WriteString+0x1a>
    }

    ST7735_Unselect();
 800174c:	f7ff fe3a 	bl	80013c4 <ST7735_Unselect>
}
 8001750:	bf00      	nop
 8001752:	3708      	adds	r7, #8
 8001754:	46bd      	mov	sp, r7
 8001756:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800175a:	b002      	add	sp, #8
 800175c:	4770      	bx	lr
	...

08001760 <ST7735_FillRectangle>:

void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 8001760:	b590      	push	{r4, r7, lr}
 8001762:	b085      	sub	sp, #20
 8001764:	af00      	add	r7, sp, #0
 8001766:	4604      	mov	r4, r0
 8001768:	4608      	mov	r0, r1
 800176a:	4611      	mov	r1, r2
 800176c:	461a      	mov	r2, r3
 800176e:	4623      	mov	r3, r4
 8001770:	80fb      	strh	r3, [r7, #6]
 8001772:	4603      	mov	r3, r0
 8001774:	80bb      	strh	r3, [r7, #4]
 8001776:	460b      	mov	r3, r1
 8001778:	807b      	strh	r3, [r7, #2]
 800177a:	4613      	mov	r3, r2
 800177c:	803b      	strh	r3, [r7, #0]
    // clipping
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 800177e:	88fb      	ldrh	r3, [r7, #6]
 8001780:	2b9f      	cmp	r3, #159	@ 0x9f
 8001782:	d858      	bhi.n	8001836 <ST7735_FillRectangle+0xd6>
 8001784:	88bb      	ldrh	r3, [r7, #4]
 8001786:	2b7f      	cmp	r3, #127	@ 0x7f
 8001788:	d855      	bhi.n	8001836 <ST7735_FillRectangle+0xd6>
    if((x + w - 1) >= ST7735_WIDTH) w = ST7735_WIDTH - x;
 800178a:	88fa      	ldrh	r2, [r7, #6]
 800178c:	887b      	ldrh	r3, [r7, #2]
 800178e:	4413      	add	r3, r2
 8001790:	2ba0      	cmp	r3, #160	@ 0xa0
 8001792:	dd03      	ble.n	800179c <ST7735_FillRectangle+0x3c>
 8001794:	88fb      	ldrh	r3, [r7, #6]
 8001796:	f1c3 03a0 	rsb	r3, r3, #160	@ 0xa0
 800179a:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= ST7735_HEIGHT) h = ST7735_HEIGHT - y;
 800179c:	88ba      	ldrh	r2, [r7, #4]
 800179e:	883b      	ldrh	r3, [r7, #0]
 80017a0:	4413      	add	r3, r2
 80017a2:	2b80      	cmp	r3, #128	@ 0x80
 80017a4:	dd03      	ble.n	80017ae <ST7735_FillRectangle+0x4e>
 80017a6:	88bb      	ldrh	r3, [r7, #4]
 80017a8:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 80017ac:	803b      	strh	r3, [r7, #0]

    ST7735_Select();
 80017ae:	f7ff fdfd 	bl	80013ac <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 80017b2:	88fb      	ldrh	r3, [r7, #6]
 80017b4:	b2d8      	uxtb	r0, r3
 80017b6:	88bb      	ldrh	r3, [r7, #4]
 80017b8:	b2d9      	uxtb	r1, r3
 80017ba:	88fb      	ldrh	r3, [r7, #6]
 80017bc:	b2da      	uxtb	r2, r3
 80017be:	887b      	ldrh	r3, [r7, #2]
 80017c0:	b2db      	uxtb	r3, r3
 80017c2:	4413      	add	r3, r2
 80017c4:	b2db      	uxtb	r3, r3
 80017c6:	3b01      	subs	r3, #1
 80017c8:	b2dc      	uxtb	r4, r3
 80017ca:	88bb      	ldrh	r3, [r7, #4]
 80017cc:	b2da      	uxtb	r2, r3
 80017ce:	883b      	ldrh	r3, [r7, #0]
 80017d0:	b2db      	uxtb	r3, r3
 80017d2:	4413      	add	r3, r2
 80017d4:	b2db      	uxtb	r3, r3
 80017d6:	3b01      	subs	r3, #1
 80017d8:	b2db      	uxtb	r3, r3
 80017da:	4622      	mov	r2, r4
 80017dc:	f7ff fe93 	bl	8001506 <ST7735_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 80017e0:	8c3b      	ldrh	r3, [r7, #32]
 80017e2:	0a1b      	lsrs	r3, r3, #8
 80017e4:	b29b      	uxth	r3, r3
 80017e6:	b2db      	uxtb	r3, r3
 80017e8:	733b      	strb	r3, [r7, #12]
 80017ea:	8c3b      	ldrh	r3, [r7, #32]
 80017ec:	b2db      	uxtb	r3, r3
 80017ee:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 80017f0:	2201      	movs	r2, #1
 80017f2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80017f6:	4812      	ldr	r0, [pc, #72]	@ (8001840 <ST7735_FillRectangle+0xe0>)
 80017f8:	f001 fd00 	bl	80031fc <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 80017fc:	883b      	ldrh	r3, [r7, #0]
 80017fe:	80bb      	strh	r3, [r7, #4]
 8001800:	e013      	b.n	800182a <ST7735_FillRectangle+0xca>
        for(x = w; x > 0; x--) {
 8001802:	887b      	ldrh	r3, [r7, #2]
 8001804:	80fb      	strh	r3, [r7, #6]
 8001806:	e00a      	b.n	800181e <ST7735_FillRectangle+0xbe>
            HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 8001808:	f107 010c 	add.w	r1, r7, #12
 800180c:	f04f 33ff 	mov.w	r3, #4294967295
 8001810:	2202      	movs	r2, #2
 8001812:	480c      	ldr	r0, [pc, #48]	@ (8001844 <ST7735_FillRectangle+0xe4>)
 8001814:	f002 fa25 	bl	8003c62 <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 8001818:	88fb      	ldrh	r3, [r7, #6]
 800181a:	3b01      	subs	r3, #1
 800181c:	80fb      	strh	r3, [r7, #6]
 800181e:	88fb      	ldrh	r3, [r7, #6]
 8001820:	2b00      	cmp	r3, #0
 8001822:	d1f1      	bne.n	8001808 <ST7735_FillRectangle+0xa8>
    for(y = h; y > 0; y--) {
 8001824:	88bb      	ldrh	r3, [r7, #4]
 8001826:	3b01      	subs	r3, #1
 8001828:	80bb      	strh	r3, [r7, #4]
 800182a:	88bb      	ldrh	r3, [r7, #4]
 800182c:	2b00      	cmp	r3, #0
 800182e:	d1e8      	bne.n	8001802 <ST7735_FillRectangle+0xa2>
        }
    }

    ST7735_Unselect();
 8001830:	f7ff fdc8 	bl	80013c4 <ST7735_Unselect>
 8001834:	e000      	b.n	8001838 <ST7735_FillRectangle+0xd8>
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 8001836:	bf00      	nop
}
 8001838:	3714      	adds	r7, #20
 800183a:	46bd      	mov	sp, r7
 800183c:	bd90      	pop	{r4, r7, pc}
 800183e:	bf00      	nop
 8001840:	40020400 	.word	0x40020400
 8001844:	20000148 	.word	0x20000148

08001848 <ST7735_FillScreen>:

    free(line);
    ST7735_Unselect();
}

void ST7735_FillScreen(uint16_t color) {
 8001848:	b580      	push	{r7, lr}
 800184a:	b084      	sub	sp, #16
 800184c:	af02      	add	r7, sp, #8
 800184e:	4603      	mov	r3, r0
 8001850:	80fb      	strh	r3, [r7, #6]
    ST7735_FillRectangle(0, 0, ST7735_WIDTH, ST7735_HEIGHT, color);
 8001852:	88fb      	ldrh	r3, [r7, #6]
 8001854:	9300      	str	r3, [sp, #0]
 8001856:	2380      	movs	r3, #128	@ 0x80
 8001858:	22a0      	movs	r2, #160	@ 0xa0
 800185a:	2100      	movs	r1, #0
 800185c:	2000      	movs	r0, #0
 800185e:	f7ff ff7f 	bl	8001760 <ST7735_FillRectangle>
}
 8001862:	bf00      	nop
 8001864:	3708      	adds	r7, #8
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}

0800186a <ST7735_draw_figure>:
}
//------------------------------------------------------------------------------
// desenha figura com uma unica cor
//------------------------------------------------------------------------------
void ST7735_draw_figure(uint32_t x, uint32_t y, FigDef fig, uint16_t color)
{
 800186a:	b580      	push	{r7, lr}
 800186c:	b08c      	sub	sp, #48	@ 0x30
 800186e:	af00      	add	r7, sp, #0
 8001870:	60f8      	str	r0, [r7, #12]
 8001872:	60b9      	str	r1, [r7, #8]
 8001874:	4639      	mov	r1, r7
 8001876:	e881 000c 	stmia.w	r1, {r2, r3}
    uint32_t i,j,k,l,m=0, resto_w, nr_colunas, nr_rot;
 800187a:	2300      	movs	r3, #0
 800187c:	61fb      	str	r3, [r7, #28]

    resto_w = fig.width%16; 			// resto para uso caso nao tenha um nr multiplo de 16 pixels de largura
 800187e:	783b      	ldrb	r3, [r7, #0]
 8001880:	f003 030f 	and.w	r3, r3, #15
 8001884:	613b      	str	r3, [r7, #16]

    nr_colunas = fig.width/16;
 8001886:	783b      	ldrb	r3, [r7, #0]
 8001888:	091b      	lsrs	r3, r3, #4
 800188a:	b2db      	uxtb	r3, r3
 800188c:	61bb      	str	r3, [r7, #24]

    if (resto_w!=0)
 800188e:	693b      	ldr	r3, [r7, #16]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d002      	beq.n	800189a <ST7735_draw_figure+0x30>
    	nr_colunas++;
 8001894:	69bb      	ldr	r3, [r7, #24]
 8001896:	3301      	adds	r3, #1
 8001898:	61bb      	str	r3, [r7, #24]

    for(k=0; k<(fig.height*nr_colunas); k+=nr_colunas)	// varre as linhas
 800189a:	2300      	movs	r3, #0
 800189c:	627b      	str	r3, [r7, #36]	@ 0x24
 800189e:	e04a      	b.n	8001936 <ST7735_draw_figure+0xcc>
    {
    	nr_rot = 16;			// 16 bits para uma linha de informa√ß√£o da figura
 80018a0:	2310      	movs	r3, #16
 80018a2:	617b      	str	r3, [r7, #20]
    	l = 0;
 80018a4:	2300      	movs	r3, #0
 80018a6:	623b      	str	r3, [r7, #32]


    	for(j=0; j<nr_colunas; j++) // varre as colunas
 80018a8:	2300      	movs	r3, #0
 80018aa:	62bb      	str	r3, [r7, #40]	@ 0x28
 80018ac:	e038      	b.n	8001920 <ST7735_draw_figure+0xb6>
    	{

    		if((j==(nr_colunas-1))&& (resto_w!=0)) // na ultima coluna muda nr de bits para rotacao se necessario
 80018ae:	69bb      	ldr	r3, [r7, #24]
 80018b0:	3b01      	subs	r3, #1
 80018b2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80018b4:	429a      	cmp	r2, r3
 80018b6:	d104      	bne.n	80018c2 <ST7735_draw_figure+0x58>
 80018b8:	693b      	ldr	r3, [r7, #16]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d001      	beq.n	80018c2 <ST7735_draw_figure+0x58>
    			  nr_rot = resto_w;
 80018be:	693b      	ldr	r3, [r7, #16]
 80018c0:	617b      	str	r3, [r7, #20]

    		for(i=0; i<nr_rot; i++)
 80018c2:	2300      	movs	r3, #0
 80018c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80018c6:	e024      	b.n	8001912 <ST7735_draw_figure+0xa8>
    		{
    			if(fig.data[k+j]<<i & 0x8000) 			//if (bit == 1)
 80018c8:	687a      	ldr	r2, [r7, #4]
 80018ca:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80018cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018ce:	440b      	add	r3, r1
 80018d0:	005b      	lsls	r3, r3, #1
 80018d2:	4413      	add	r3, r2
 80018d4:	881b      	ldrh	r3, [r3, #0]
 80018d6:	461a      	mov	r2, r3
 80018d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018da:	fa02 f303 	lsl.w	r3, r2, r3
 80018de:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d00f      	beq.n	8001906 <ST7735_draw_figure+0x9c>
    				ST7735_DrawPixel(x+l, y+m, color);
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	b29a      	uxth	r2, r3
 80018ea:	6a3b      	ldr	r3, [r7, #32]
 80018ec:	b29b      	uxth	r3, r3
 80018ee:	4413      	add	r3, r2
 80018f0:	b298      	uxth	r0, r3
 80018f2:	68bb      	ldr	r3, [r7, #8]
 80018f4:	b29a      	uxth	r2, r3
 80018f6:	69fb      	ldr	r3, [r7, #28]
 80018f8:	b29b      	uxth	r3, r3
 80018fa:	4413      	add	r3, r2
 80018fc:	b29b      	uxth	r3, r3
 80018fe:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8001900:	4619      	mov	r1, r3
 8001902:	f7ff fe4f 	bl	80015a4 <ST7735_DrawPixel>
    			l++;
 8001906:	6a3b      	ldr	r3, [r7, #32]
 8001908:	3301      	adds	r3, #1
 800190a:	623b      	str	r3, [r7, #32]
    		for(i=0; i<nr_rot; i++)
 800190c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800190e:	3301      	adds	r3, #1
 8001910:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001912:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001914:	697b      	ldr	r3, [r7, #20]
 8001916:	429a      	cmp	r2, r3
 8001918:	d3d6      	bcc.n	80018c8 <ST7735_draw_figure+0x5e>
    	for(j=0; j<nr_colunas; j++) // varre as colunas
 800191a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800191c:	3301      	adds	r3, #1
 800191e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001920:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001922:	69bb      	ldr	r3, [r7, #24]
 8001924:	429a      	cmp	r2, r3
 8001926:	d3c2      	bcc.n	80018ae <ST7735_draw_figure+0x44>
    		}
    	}
    	m++;
 8001928:	69fb      	ldr	r3, [r7, #28]
 800192a:	3301      	adds	r3, #1
 800192c:	61fb      	str	r3, [r7, #28]
    for(k=0; k<(fig.height*nr_colunas); k+=nr_colunas)	// varre as linhas
 800192e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001930:	69bb      	ldr	r3, [r7, #24]
 8001932:	4413      	add	r3, r2
 8001934:	627b      	str	r3, [r7, #36]	@ 0x24
 8001936:	787b      	ldrb	r3, [r7, #1]
 8001938:	461a      	mov	r2, r3
 800193a:	69bb      	ldr	r3, [r7, #24]
 800193c:	fb02 f303 	mul.w	r3, r2, r3
 8001940:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001942:	429a      	cmp	r2, r3
 8001944:	d3ac      	bcc.n	80018a0 <ST7735_draw_figure+0x36>
  	}
}
 8001946:	bf00      	nop
 8001948:	bf00      	nop
 800194a:	3730      	adds	r7, #48	@ 0x30
 800194c:	46bd      	mov	sp, r7
 800194e:	bd80      	pop	{r7, pc}

08001950 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b082      	sub	sp, #8
 8001954:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001956:	2300      	movs	r3, #0
 8001958:	607b      	str	r3, [r7, #4]
 800195a:	4b12      	ldr	r3, [pc, #72]	@ (80019a4 <HAL_MspInit+0x54>)
 800195c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800195e:	4a11      	ldr	r2, [pc, #68]	@ (80019a4 <HAL_MspInit+0x54>)
 8001960:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001964:	6453      	str	r3, [r2, #68]	@ 0x44
 8001966:	4b0f      	ldr	r3, [pc, #60]	@ (80019a4 <HAL_MspInit+0x54>)
 8001968:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800196a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800196e:	607b      	str	r3, [r7, #4]
 8001970:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001972:	2300      	movs	r3, #0
 8001974:	603b      	str	r3, [r7, #0]
 8001976:	4b0b      	ldr	r3, [pc, #44]	@ (80019a4 <HAL_MspInit+0x54>)
 8001978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800197a:	4a0a      	ldr	r2, [pc, #40]	@ (80019a4 <HAL_MspInit+0x54>)
 800197c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001980:	6413      	str	r3, [r2, #64]	@ 0x40
 8001982:	4b08      	ldr	r3, [pc, #32]	@ (80019a4 <HAL_MspInit+0x54>)
 8001984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001986:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800198a:	603b      	str	r3, [r7, #0]
 800198c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800198e:	2200      	movs	r2, #0
 8001990:	210f      	movs	r1, #15
 8001992:	f06f 0001 	mvn.w	r0, #1
 8001996:	f000 fefb 	bl	8002790 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800199a:	bf00      	nop
 800199c:	3708      	adds	r7, #8
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	40023800 	.word	0x40023800

080019a8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b08a      	sub	sp, #40	@ 0x28
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019b0:	f107 0314 	add.w	r3, r7, #20
 80019b4:	2200      	movs	r2, #0
 80019b6:	601a      	str	r2, [r3, #0]
 80019b8:	605a      	str	r2, [r3, #4]
 80019ba:	609a      	str	r2, [r3, #8]
 80019bc:	60da      	str	r2, [r3, #12]
 80019be:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4a2f      	ldr	r2, [pc, #188]	@ (8001a84 <HAL_ADC_MspInit+0xdc>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d157      	bne.n	8001a7a <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80019ca:	2300      	movs	r3, #0
 80019cc:	613b      	str	r3, [r7, #16]
 80019ce:	4b2e      	ldr	r3, [pc, #184]	@ (8001a88 <HAL_ADC_MspInit+0xe0>)
 80019d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019d2:	4a2d      	ldr	r2, [pc, #180]	@ (8001a88 <HAL_ADC_MspInit+0xe0>)
 80019d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80019da:	4b2b      	ldr	r3, [pc, #172]	@ (8001a88 <HAL_ADC_MspInit+0xe0>)
 80019dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019e2:	613b      	str	r3, [r7, #16]
 80019e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019e6:	2300      	movs	r3, #0
 80019e8:	60fb      	str	r3, [r7, #12]
 80019ea:	4b27      	ldr	r3, [pc, #156]	@ (8001a88 <HAL_ADC_MspInit+0xe0>)
 80019ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ee:	4a26      	ldr	r2, [pc, #152]	@ (8001a88 <HAL_ADC_MspInit+0xe0>)
 80019f0:	f043 0301 	orr.w	r3, r3, #1
 80019f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80019f6:	4b24      	ldr	r3, [pc, #144]	@ (8001a88 <HAL_ADC_MspInit+0xe0>)
 80019f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019fa:	f003 0301 	and.w	r3, r3, #1
 80019fe:	60fb      	str	r3, [r7, #12]
 8001a00:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001a02:	2303      	movs	r3, #3
 8001a04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a06:	2303      	movs	r3, #3
 8001a08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a0e:	f107 0314 	add.w	r3, r7, #20
 8001a12:	4619      	mov	r1, r3
 8001a14:	481d      	ldr	r0, [pc, #116]	@ (8001a8c <HAL_ADC_MspInit+0xe4>)
 8001a16:	f001 fa55 	bl	8002ec4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001a1a:	4b1d      	ldr	r3, [pc, #116]	@ (8001a90 <HAL_ADC_MspInit+0xe8>)
 8001a1c:	4a1d      	ldr	r2, [pc, #116]	@ (8001a94 <HAL_ADC_MspInit+0xec>)
 8001a1e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001a20:	4b1b      	ldr	r3, [pc, #108]	@ (8001a90 <HAL_ADC_MspInit+0xe8>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a26:	4b1a      	ldr	r3, [pc, #104]	@ (8001a90 <HAL_ADC_MspInit+0xe8>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a2c:	4b18      	ldr	r3, [pc, #96]	@ (8001a90 <HAL_ADC_MspInit+0xe8>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001a32:	4b17      	ldr	r3, [pc, #92]	@ (8001a90 <HAL_ADC_MspInit+0xe8>)
 8001a34:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a38:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001a3a:	4b15      	ldr	r3, [pc, #84]	@ (8001a90 <HAL_ADC_MspInit+0xe8>)
 8001a3c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001a40:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001a42:	4b13      	ldr	r3, [pc, #76]	@ (8001a90 <HAL_ADC_MspInit+0xe8>)
 8001a44:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a48:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001a4a:	4b11      	ldr	r3, [pc, #68]	@ (8001a90 <HAL_ADC_MspInit+0xe8>)
 8001a4c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001a50:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001a52:	4b0f      	ldr	r3, [pc, #60]	@ (8001a90 <HAL_ADC_MspInit+0xe8>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001a58:	4b0d      	ldr	r3, [pc, #52]	@ (8001a90 <HAL_ADC_MspInit+0xe8>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001a5e:	480c      	ldr	r0, [pc, #48]	@ (8001a90 <HAL_ADC_MspInit+0xe8>)
 8001a60:	f000 fec0 	bl	80027e4 <HAL_DMA_Init>
 8001a64:	4603      	mov	r3, r0
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d001      	beq.n	8001a6e <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001a6a:	f7ff fc99 	bl	80013a0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	4a07      	ldr	r2, [pc, #28]	@ (8001a90 <HAL_ADC_MspInit+0xe8>)
 8001a72:	639a      	str	r2, [r3, #56]	@ 0x38
 8001a74:	4a06      	ldr	r2, [pc, #24]	@ (8001a90 <HAL_ADC_MspInit+0xe8>)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001a7a:	bf00      	nop
 8001a7c:	3728      	adds	r7, #40	@ 0x28
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	40012000 	.word	0x40012000
 8001a88:	40023800 	.word	0x40023800
 8001a8c:	40020000 	.word	0x40020000
 8001a90:	200000e8 	.word	0x200000e8
 8001a94:	40026410 	.word	0x40026410

08001a98 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b08a      	sub	sp, #40	@ 0x28
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aa0:	f107 0314 	add.w	r3, r7, #20
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	601a      	str	r2, [r3, #0]
 8001aa8:	605a      	str	r2, [r3, #4]
 8001aaa:	609a      	str	r2, [r3, #8]
 8001aac:	60da      	str	r2, [r3, #12]
 8001aae:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a19      	ldr	r2, [pc, #100]	@ (8001b1c <HAL_SPI_MspInit+0x84>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d12b      	bne.n	8001b12 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001aba:	2300      	movs	r3, #0
 8001abc:	613b      	str	r3, [r7, #16]
 8001abe:	4b18      	ldr	r3, [pc, #96]	@ (8001b20 <HAL_SPI_MspInit+0x88>)
 8001ac0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ac2:	4a17      	ldr	r2, [pc, #92]	@ (8001b20 <HAL_SPI_MspInit+0x88>)
 8001ac4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001ac8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001aca:	4b15      	ldr	r3, [pc, #84]	@ (8001b20 <HAL_SPI_MspInit+0x88>)
 8001acc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ace:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ad2:	613b      	str	r3, [r7, #16]
 8001ad4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	60fb      	str	r3, [r7, #12]
 8001ada:	4b11      	ldr	r3, [pc, #68]	@ (8001b20 <HAL_SPI_MspInit+0x88>)
 8001adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ade:	4a10      	ldr	r2, [pc, #64]	@ (8001b20 <HAL_SPI_MspInit+0x88>)
 8001ae0:	f043 0301 	orr.w	r3, r3, #1
 8001ae4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ae6:	4b0e      	ldr	r3, [pc, #56]	@ (8001b20 <HAL_SPI_MspInit+0x88>)
 8001ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aea:	f003 0301 	and.w	r3, r3, #1
 8001aee:	60fb      	str	r3, [r7, #12]
 8001af0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001af2:	23a0      	movs	r3, #160	@ 0xa0
 8001af4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001af6:	2302      	movs	r3, #2
 8001af8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001afa:	2300      	movs	r3, #0
 8001afc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001afe:	2303      	movs	r3, #3
 8001b00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001b02:	2305      	movs	r3, #5
 8001b04:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b06:	f107 0314 	add.w	r3, r7, #20
 8001b0a:	4619      	mov	r1, r3
 8001b0c:	4805      	ldr	r0, [pc, #20]	@ (8001b24 <HAL_SPI_MspInit+0x8c>)
 8001b0e:	f001 f9d9 	bl	8002ec4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001b12:	bf00      	nop
 8001b14:	3728      	adds	r7, #40	@ 0x28
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	40013000 	.word	0x40013000
 8001b20:	40023800 	.word	0x40023800
 8001b24:	40020000 	.word	0x40020000

08001b28 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b08e      	sub	sp, #56	@ 0x38
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001b30:	2300      	movs	r3, #0
 8001b32:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001b34:	2300      	movs	r3, #0
 8001b36:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8001b38:	2300      	movs	r3, #0
 8001b3a:	60fb      	str	r3, [r7, #12]
 8001b3c:	4b33      	ldr	r3, [pc, #204]	@ (8001c0c <HAL_InitTick+0xe4>)
 8001b3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b40:	4a32      	ldr	r2, [pc, #200]	@ (8001c0c <HAL_InitTick+0xe4>)
 8001b42:	f043 0304 	orr.w	r3, r3, #4
 8001b46:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b48:	4b30      	ldr	r3, [pc, #192]	@ (8001c0c <HAL_InitTick+0xe4>)
 8001b4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b4c:	f003 0304 	and.w	r3, r3, #4
 8001b50:	60fb      	str	r3, [r7, #12]
 8001b52:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001b54:	f107 0210 	add.w	r2, r7, #16
 8001b58:	f107 0314 	add.w	r3, r7, #20
 8001b5c:	4611      	mov	r1, r2
 8001b5e:	4618      	mov	r0, r3
 8001b60:	f001 ffc4 	bl	8003aec <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001b64:	6a3b      	ldr	r3, [r7, #32]
 8001b66:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001b68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d103      	bne.n	8001b76 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001b6e:	f001 ffa9 	bl	8003ac4 <HAL_RCC_GetPCLK1Freq>
 8001b72:	6378      	str	r0, [r7, #52]	@ 0x34
 8001b74:	e004      	b.n	8001b80 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001b76:	f001 ffa5 	bl	8003ac4 <HAL_RCC_GetPCLK1Freq>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	005b      	lsls	r3, r3, #1
 8001b7e:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001b80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b82:	4a23      	ldr	r2, [pc, #140]	@ (8001c10 <HAL_InitTick+0xe8>)
 8001b84:	fba2 2303 	umull	r2, r3, r2, r3
 8001b88:	0c9b      	lsrs	r3, r3, #18
 8001b8a:	3b01      	subs	r3, #1
 8001b8c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8001b8e:	4b21      	ldr	r3, [pc, #132]	@ (8001c14 <HAL_InitTick+0xec>)
 8001b90:	4a21      	ldr	r2, [pc, #132]	@ (8001c18 <HAL_InitTick+0xf0>)
 8001b92:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8001b94:	4b1f      	ldr	r3, [pc, #124]	@ (8001c14 <HAL_InitTick+0xec>)
 8001b96:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001b9a:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8001b9c:	4a1d      	ldr	r2, [pc, #116]	@ (8001c14 <HAL_InitTick+0xec>)
 8001b9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ba0:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8001ba2:	4b1c      	ldr	r3, [pc, #112]	@ (8001c14 <HAL_InitTick+0xec>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ba8:	4b1a      	ldr	r3, [pc, #104]	@ (8001c14 <HAL_InitTick+0xec>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bae:	4b19      	ldr	r3, [pc, #100]	@ (8001c14 <HAL_InitTick+0xec>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 8001bb4:	4817      	ldr	r0, [pc, #92]	@ (8001c14 <HAL_InitTick+0xec>)
 8001bb6:	f002 fa73 	bl	80040a0 <HAL_TIM_Base_Init>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001bc0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d11b      	bne.n	8001c00 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 8001bc8:	4812      	ldr	r0, [pc, #72]	@ (8001c14 <HAL_InitTick+0xec>)
 8001bca:	f002 fac3 	bl	8004154 <HAL_TIM_Base_Start_IT>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001bd4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d111      	bne.n	8001c00 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001bdc:	201e      	movs	r0, #30
 8001bde:	f000 fdf3 	bl	80027c8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	2b0f      	cmp	r3, #15
 8001be6:	d808      	bhi.n	8001bfa <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 8001be8:	2200      	movs	r2, #0
 8001bea:	6879      	ldr	r1, [r7, #4]
 8001bec:	201e      	movs	r0, #30
 8001bee:	f000 fdcf 	bl	8002790 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001bf2:	4a0a      	ldr	r2, [pc, #40]	@ (8001c1c <HAL_InitTick+0xf4>)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	6013      	str	r3, [r2, #0]
 8001bf8:	e002      	b.n	8001c00 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001c00:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	3738      	adds	r7, #56	@ 0x38
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	40023800 	.word	0x40023800
 8001c10:	431bde83 	.word	0x431bde83
 8001c14:	20000238 	.word	0x20000238
 8001c18:	40000800 	.word	0x40000800
 8001c1c:	20000024 	.word	0x20000024

08001c20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c20:	b480      	push	{r7}
 8001c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c24:	bf00      	nop
 8001c26:	e7fd      	b.n	8001c24 <NMI_Handler+0x4>

08001c28 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c2c:	bf00      	nop
 8001c2e:	e7fd      	b.n	8001c2c <HardFault_Handler+0x4>

08001c30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c30:	b480      	push	{r7}
 8001c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c34:	bf00      	nop
 8001c36:	e7fd      	b.n	8001c34 <MemManage_Handler+0x4>

08001c38 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c3c:	bf00      	nop
 8001c3e:	e7fd      	b.n	8001c3c <BusFault_Handler+0x4>

08001c40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c44:	bf00      	nop
 8001c46:	e7fd      	b.n	8001c44 <UsageFault_Handler+0x4>

08001c48 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c4c:	bf00      	nop
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c54:	4770      	bx	lr
	...

08001c58 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001c5c:	4802      	ldr	r0, [pc, #8]	@ (8001c68 <TIM4_IRQHandler+0x10>)
 8001c5e:	f002 fadb 	bl	8004218 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001c62:	bf00      	nop
 8001c64:	bd80      	pop	{r7, pc}
 8001c66:	bf00      	nop
 8001c68:	20000238 	.word	0x20000238

08001c6c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001c70:	4802      	ldr	r0, [pc, #8]	@ (8001c7c <DMA2_Stream0_IRQHandler+0x10>)
 8001c72:	f000 febd 	bl	80029f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001c76:	bf00      	nop
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	200000e8 	.word	0x200000e8

08001c80 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b086      	sub	sp, #24
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c88:	4a14      	ldr	r2, [pc, #80]	@ (8001cdc <_sbrk+0x5c>)
 8001c8a:	4b15      	ldr	r3, [pc, #84]	@ (8001ce0 <_sbrk+0x60>)
 8001c8c:	1ad3      	subs	r3, r2, r3
 8001c8e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c90:	697b      	ldr	r3, [r7, #20]
 8001c92:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c94:	4b13      	ldr	r3, [pc, #76]	@ (8001ce4 <_sbrk+0x64>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d102      	bne.n	8001ca2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c9c:	4b11      	ldr	r3, [pc, #68]	@ (8001ce4 <_sbrk+0x64>)
 8001c9e:	4a12      	ldr	r2, [pc, #72]	@ (8001ce8 <_sbrk+0x68>)
 8001ca0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ca2:	4b10      	ldr	r3, [pc, #64]	@ (8001ce4 <_sbrk+0x64>)
 8001ca4:	681a      	ldr	r2, [r3, #0]
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	4413      	add	r3, r2
 8001caa:	693a      	ldr	r2, [r7, #16]
 8001cac:	429a      	cmp	r2, r3
 8001cae:	d207      	bcs.n	8001cc0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001cb0:	f005 fba0 	bl	80073f4 <__errno>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	220c      	movs	r2, #12
 8001cb8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001cba:	f04f 33ff 	mov.w	r3, #4294967295
 8001cbe:	e009      	b.n	8001cd4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001cc0:	4b08      	ldr	r3, [pc, #32]	@ (8001ce4 <_sbrk+0x64>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001cc6:	4b07      	ldr	r3, [pc, #28]	@ (8001ce4 <_sbrk+0x64>)
 8001cc8:	681a      	ldr	r2, [r3, #0]
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	4413      	add	r3, r2
 8001cce:	4a05      	ldr	r2, [pc, #20]	@ (8001ce4 <_sbrk+0x64>)
 8001cd0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001cd2:	68fb      	ldr	r3, [r7, #12]
}
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	3718      	adds	r7, #24
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	bd80      	pop	{r7, pc}
 8001cdc:	20020000 	.word	0x20020000
 8001ce0:	00000400 	.word	0x00000400
 8001ce4:	20000280 	.word	0x20000280
 8001ce8:	20004db8 	.word	0x20004db8

08001cec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001cec:	b480      	push	{r7}
 8001cee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001cf0:	4b06      	ldr	r3, [pc, #24]	@ (8001d0c <SystemInit+0x20>)
 8001cf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001cf6:	4a05      	ldr	r2, [pc, #20]	@ (8001d0c <SystemInit+0x20>)
 8001cf8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001cfc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d00:	bf00      	nop
 8001d02:	46bd      	mov	sp, r7
 8001d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d08:	4770      	bx	lr
 8001d0a:	bf00      	nop
 8001d0c:	e000ed00 	.word	0xe000ed00

08001d10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001d10:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d48 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001d14:	f7ff ffea 	bl	8001cec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001d18:	480c      	ldr	r0, [pc, #48]	@ (8001d4c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001d1a:	490d      	ldr	r1, [pc, #52]	@ (8001d50 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001d1c:	4a0d      	ldr	r2, [pc, #52]	@ (8001d54 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001d1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d20:	e002      	b.n	8001d28 <LoopCopyDataInit>

08001d22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d26:	3304      	adds	r3, #4

08001d28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d2c:	d3f9      	bcc.n	8001d22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d2e:	4a0a      	ldr	r2, [pc, #40]	@ (8001d58 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001d30:	4c0a      	ldr	r4, [pc, #40]	@ (8001d5c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001d32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d34:	e001      	b.n	8001d3a <LoopFillZerobss>

08001d36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d38:	3204      	adds	r2, #4

08001d3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d3c:	d3fb      	bcc.n	8001d36 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d3e:	f005 fb5f 	bl	8007400 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d42:	f7ff f86b 	bl	8000e1c <main>
  bx  lr    
 8001d46:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001d48:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001d4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d50:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8001d54:	0800e2e0 	.word	0x0800e2e0
  ldr r2, =_sbss
 8001d58:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8001d5c:	20004db8 	.word	0x20004db8

08001d60 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d60:	e7fe      	b.n	8001d60 <ADC_IRQHandler>
	...

08001d64 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d68:	4b0e      	ldr	r3, [pc, #56]	@ (8001da4 <HAL_Init+0x40>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a0d      	ldr	r2, [pc, #52]	@ (8001da4 <HAL_Init+0x40>)
 8001d6e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d72:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d74:	4b0b      	ldr	r3, [pc, #44]	@ (8001da4 <HAL_Init+0x40>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a0a      	ldr	r2, [pc, #40]	@ (8001da4 <HAL_Init+0x40>)
 8001d7a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d7e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d80:	4b08      	ldr	r3, [pc, #32]	@ (8001da4 <HAL_Init+0x40>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4a07      	ldr	r2, [pc, #28]	@ (8001da4 <HAL_Init+0x40>)
 8001d86:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d8a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d8c:	2003      	movs	r0, #3
 8001d8e:	f000 fcf4 	bl	800277a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d92:	200f      	movs	r0, #15
 8001d94:	f7ff fec8 	bl	8001b28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d98:	f7ff fdda 	bl	8001950 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d9c:	2300      	movs	r3, #0
}
 8001d9e:	4618      	mov	r0, r3
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	40023c00 	.word	0x40023c00

08001da8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001da8:	b480      	push	{r7}
 8001daa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001dac:	4b06      	ldr	r3, [pc, #24]	@ (8001dc8 <HAL_IncTick+0x20>)
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	461a      	mov	r2, r3
 8001db2:	4b06      	ldr	r3, [pc, #24]	@ (8001dcc <HAL_IncTick+0x24>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4413      	add	r3, r2
 8001db8:	4a04      	ldr	r2, [pc, #16]	@ (8001dcc <HAL_IncTick+0x24>)
 8001dba:	6013      	str	r3, [r2, #0]
}
 8001dbc:	bf00      	nop
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr
 8001dc6:	bf00      	nop
 8001dc8:	20000028 	.word	0x20000028
 8001dcc:	20000284 	.word	0x20000284

08001dd0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	af00      	add	r7, sp, #0
  return uwTick;
 8001dd4:	4b03      	ldr	r3, [pc, #12]	@ (8001de4 <HAL_GetTick+0x14>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
}
 8001dd8:	4618      	mov	r0, r3
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de0:	4770      	bx	lr
 8001de2:	bf00      	nop
 8001de4:	20000284 	.word	0x20000284

08001de8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b084      	sub	sp, #16
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001df0:	f7ff ffee 	bl	8001dd0 <HAL_GetTick>
 8001df4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e00:	d005      	beq.n	8001e0e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e02:	4b0a      	ldr	r3, [pc, #40]	@ (8001e2c <HAL_Delay+0x44>)
 8001e04:	781b      	ldrb	r3, [r3, #0]
 8001e06:	461a      	mov	r2, r3
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	4413      	add	r3, r2
 8001e0c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001e0e:	bf00      	nop
 8001e10:	f7ff ffde 	bl	8001dd0 <HAL_GetTick>
 8001e14:	4602      	mov	r2, r0
 8001e16:	68bb      	ldr	r3, [r7, #8]
 8001e18:	1ad3      	subs	r3, r2, r3
 8001e1a:	68fa      	ldr	r2, [r7, #12]
 8001e1c:	429a      	cmp	r2, r3
 8001e1e:	d8f7      	bhi.n	8001e10 <HAL_Delay+0x28>
  {
  }
}
 8001e20:	bf00      	nop
 8001e22:	bf00      	nop
 8001e24:	3710      	adds	r7, #16
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	bf00      	nop
 8001e2c:	20000028 	.word	0x20000028

08001e30 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b084      	sub	sp, #16
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d101      	bne.n	8001e46 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001e42:	2301      	movs	r3, #1
 8001e44:	e033      	b.n	8001eae <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d109      	bne.n	8001e62 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001e4e:	6878      	ldr	r0, [r7, #4]
 8001e50:	f7ff fdaa 	bl	80019a8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2200      	movs	r2, #0
 8001e58:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e66:	f003 0310 	and.w	r3, r3, #16
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d118      	bne.n	8001ea0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e72:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001e76:	f023 0302 	bic.w	r3, r3, #2
 8001e7a:	f043 0202 	orr.w	r2, r3, #2
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001e82:	6878      	ldr	r0, [r7, #4]
 8001e84:	f000 fa4e 	bl	8002324 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e92:	f023 0303 	bic.w	r3, r3, #3
 8001e96:	f043 0201 	orr.w	r2, r3, #1
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	641a      	str	r2, [r3, #64]	@ 0x40
 8001e9e:	e001      	b.n	8001ea4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001eac:	7bfb      	ldrb	r3, [r7, #15]
}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	3710      	adds	r7, #16
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}
	...

08001eb8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b086      	sub	sp, #24
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	60f8      	str	r0, [r7, #12]
 8001ec0:	60b9      	str	r1, [r7, #8]
 8001ec2:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001ece:	2b01      	cmp	r3, #1
 8001ed0:	d101      	bne.n	8001ed6 <HAL_ADC_Start_DMA+0x1e>
 8001ed2:	2302      	movs	r3, #2
 8001ed4:	e0ce      	b.n	8002074 <HAL_ADC_Start_DMA+0x1bc>
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	2201      	movs	r2, #1
 8001eda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	689b      	ldr	r3, [r3, #8]
 8001ee4:	f003 0301 	and.w	r3, r3, #1
 8001ee8:	2b01      	cmp	r3, #1
 8001eea:	d018      	beq.n	8001f1e <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	689a      	ldr	r2, [r3, #8]
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f042 0201 	orr.w	r2, r2, #1
 8001efa:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001efc:	4b5f      	ldr	r3, [pc, #380]	@ (800207c <HAL_ADC_Start_DMA+0x1c4>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4a5f      	ldr	r2, [pc, #380]	@ (8002080 <HAL_ADC_Start_DMA+0x1c8>)
 8001f02:	fba2 2303 	umull	r2, r3, r2, r3
 8001f06:	0c9a      	lsrs	r2, r3, #18
 8001f08:	4613      	mov	r3, r2
 8001f0a:	005b      	lsls	r3, r3, #1
 8001f0c:	4413      	add	r3, r2
 8001f0e:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8001f10:	e002      	b.n	8001f18 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8001f12:	693b      	ldr	r3, [r7, #16]
 8001f14:	3b01      	subs	r3, #1
 8001f16:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8001f18:	693b      	ldr	r3, [r7, #16]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d1f9      	bne.n	8001f12 <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	689b      	ldr	r3, [r3, #8]
 8001f24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f28:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001f2c:	d107      	bne.n	8001f3e <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	689a      	ldr	r2, [r3, #8]
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001f3c:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	689b      	ldr	r3, [r3, #8]
 8001f44:	f003 0301 	and.w	r3, r3, #1
 8001f48:	2b01      	cmp	r3, #1
 8001f4a:	f040 8086 	bne.w	800205a <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f52:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001f56:	f023 0301 	bic.w	r3, r3, #1
 8001f5a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d007      	beq.n	8001f80 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f74:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001f78:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f84:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f88:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001f8c:	d106      	bne.n	8001f9c <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f92:	f023 0206 	bic.w	r2, r3, #6
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	645a      	str	r2, [r3, #68]	@ 0x44
 8001f9a:	e002      	b.n	8001fa2 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001faa:	4b36      	ldr	r3, [pc, #216]	@ (8002084 <HAL_ADC_Start_DMA+0x1cc>)
 8001fac:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001fb2:	4a35      	ldr	r2, [pc, #212]	@ (8002088 <HAL_ADC_Start_DMA+0x1d0>)
 8001fb4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001fba:	4a34      	ldr	r2, [pc, #208]	@ (800208c <HAL_ADC_Start_DMA+0x1d4>)
 8001fbc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001fc2:	4a33      	ldr	r2, [pc, #204]	@ (8002090 <HAL_ADC_Start_DMA+0x1d8>)
 8001fc4:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001fce:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	685a      	ldr	r2, [r3, #4]
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8001fde:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	689a      	ldr	r2, [r3, #8]
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001fee:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	334c      	adds	r3, #76	@ 0x4c
 8001ffa:	4619      	mov	r1, r3
 8001ffc:	68ba      	ldr	r2, [r7, #8]
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	f000 fc9e 	bl	8002940 <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002004:	697b      	ldr	r3, [r7, #20]
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	f003 031f 	and.w	r3, r3, #31
 800200c:	2b00      	cmp	r3, #0
 800200e:	d10f      	bne.n	8002030 <HAL_ADC_Start_DMA+0x178>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	689b      	ldr	r3, [r3, #8]
 8002016:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800201a:	2b00      	cmp	r3, #0
 800201c:	d129      	bne.n	8002072 <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	689a      	ldr	r2, [r3, #8]
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800202c:	609a      	str	r2, [r3, #8]
 800202e:	e020      	b.n	8002072 <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a17      	ldr	r2, [pc, #92]	@ (8002094 <HAL_ADC_Start_DMA+0x1dc>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d11b      	bne.n	8002072 <HAL_ADC_Start_DMA+0x1ba>
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	689b      	ldr	r3, [r3, #8]
 8002040:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002044:	2b00      	cmp	r3, #0
 8002046:	d114      	bne.n	8002072 <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	689a      	ldr	r2, [r3, #8]
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002056:	609a      	str	r2, [r3, #8]
 8002058:	e00b      	b.n	8002072 <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800205e:	f043 0210 	orr.w	r2, r3, #16
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800206a:	f043 0201 	orr.w	r2, r3, #1
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002072:	2300      	movs	r3, #0
}
 8002074:	4618      	mov	r0, r3
 8002076:	3718      	adds	r7, #24
 8002078:	46bd      	mov	sp, r7
 800207a:	bd80      	pop	{r7, pc}
 800207c:	20000020 	.word	0x20000020
 8002080:	431bde83 	.word	0x431bde83
 8002084:	40012300 	.word	0x40012300
 8002088:	0800251d 	.word	0x0800251d
 800208c:	080025d7 	.word	0x080025d7
 8002090:	080025f3 	.word	0x080025f3
 8002094:	40012000 	.word	0x40012000

08002098 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002098:	b480      	push	{r7}
 800209a:	b083      	sub	sp, #12
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80020a0:	bf00      	nop
 80020a2:	370c      	adds	r7, #12
 80020a4:	46bd      	mov	sp, r7
 80020a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020aa:	4770      	bx	lr

080020ac <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b083      	sub	sp, #12
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80020b4:	bf00      	nop
 80020b6:	370c      	adds	r7, #12
 80020b8:	46bd      	mov	sp, r7
 80020ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020be:	4770      	bx	lr

080020c0 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80020c0:	b480      	push	{r7}
 80020c2:	b085      	sub	sp, #20
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
 80020c8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80020ca:	2300      	movs	r3, #0
 80020cc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80020d4:	2b01      	cmp	r3, #1
 80020d6:	d101      	bne.n	80020dc <HAL_ADC_ConfigChannel+0x1c>
 80020d8:	2302      	movs	r3, #2
 80020da:	e113      	b.n	8002304 <HAL_ADC_ConfigChannel+0x244>
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2201      	movs	r2, #1
 80020e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	2b09      	cmp	r3, #9
 80020ea:	d925      	bls.n	8002138 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	68d9      	ldr	r1, [r3, #12]
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	b29b      	uxth	r3, r3
 80020f8:	461a      	mov	r2, r3
 80020fa:	4613      	mov	r3, r2
 80020fc:	005b      	lsls	r3, r3, #1
 80020fe:	4413      	add	r3, r2
 8002100:	3b1e      	subs	r3, #30
 8002102:	2207      	movs	r2, #7
 8002104:	fa02 f303 	lsl.w	r3, r2, r3
 8002108:	43da      	mvns	r2, r3
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	400a      	ands	r2, r1
 8002110:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	68d9      	ldr	r1, [r3, #12]
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	689a      	ldr	r2, [r3, #8]
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	b29b      	uxth	r3, r3
 8002122:	4618      	mov	r0, r3
 8002124:	4603      	mov	r3, r0
 8002126:	005b      	lsls	r3, r3, #1
 8002128:	4403      	add	r3, r0
 800212a:	3b1e      	subs	r3, #30
 800212c:	409a      	lsls	r2, r3
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	430a      	orrs	r2, r1
 8002134:	60da      	str	r2, [r3, #12]
 8002136:	e022      	b.n	800217e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	6919      	ldr	r1, [r3, #16]
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	b29b      	uxth	r3, r3
 8002144:	461a      	mov	r2, r3
 8002146:	4613      	mov	r3, r2
 8002148:	005b      	lsls	r3, r3, #1
 800214a:	4413      	add	r3, r2
 800214c:	2207      	movs	r2, #7
 800214e:	fa02 f303 	lsl.w	r3, r2, r3
 8002152:	43da      	mvns	r2, r3
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	400a      	ands	r2, r1
 800215a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	6919      	ldr	r1, [r3, #16]
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	689a      	ldr	r2, [r3, #8]
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	b29b      	uxth	r3, r3
 800216c:	4618      	mov	r0, r3
 800216e:	4603      	mov	r3, r0
 8002170:	005b      	lsls	r3, r3, #1
 8002172:	4403      	add	r3, r0
 8002174:	409a      	lsls	r2, r3
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	430a      	orrs	r2, r1
 800217c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	2b06      	cmp	r3, #6
 8002184:	d824      	bhi.n	80021d0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	685a      	ldr	r2, [r3, #4]
 8002190:	4613      	mov	r3, r2
 8002192:	009b      	lsls	r3, r3, #2
 8002194:	4413      	add	r3, r2
 8002196:	3b05      	subs	r3, #5
 8002198:	221f      	movs	r2, #31
 800219a:	fa02 f303 	lsl.w	r3, r2, r3
 800219e:	43da      	mvns	r2, r3
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	400a      	ands	r2, r1
 80021a6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	b29b      	uxth	r3, r3
 80021b4:	4618      	mov	r0, r3
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	685a      	ldr	r2, [r3, #4]
 80021ba:	4613      	mov	r3, r2
 80021bc:	009b      	lsls	r3, r3, #2
 80021be:	4413      	add	r3, r2
 80021c0:	3b05      	subs	r3, #5
 80021c2:	fa00 f203 	lsl.w	r2, r0, r3
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	430a      	orrs	r2, r1
 80021cc:	635a      	str	r2, [r3, #52]	@ 0x34
 80021ce:	e04c      	b.n	800226a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	2b0c      	cmp	r3, #12
 80021d6:	d824      	bhi.n	8002222 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	685a      	ldr	r2, [r3, #4]
 80021e2:	4613      	mov	r3, r2
 80021e4:	009b      	lsls	r3, r3, #2
 80021e6:	4413      	add	r3, r2
 80021e8:	3b23      	subs	r3, #35	@ 0x23
 80021ea:	221f      	movs	r2, #31
 80021ec:	fa02 f303 	lsl.w	r3, r2, r3
 80021f0:	43da      	mvns	r2, r3
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	400a      	ands	r2, r1
 80021f8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	b29b      	uxth	r3, r3
 8002206:	4618      	mov	r0, r3
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	685a      	ldr	r2, [r3, #4]
 800220c:	4613      	mov	r3, r2
 800220e:	009b      	lsls	r3, r3, #2
 8002210:	4413      	add	r3, r2
 8002212:	3b23      	subs	r3, #35	@ 0x23
 8002214:	fa00 f203 	lsl.w	r2, r0, r3
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	430a      	orrs	r2, r1
 800221e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002220:	e023      	b.n	800226a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	685a      	ldr	r2, [r3, #4]
 800222c:	4613      	mov	r3, r2
 800222e:	009b      	lsls	r3, r3, #2
 8002230:	4413      	add	r3, r2
 8002232:	3b41      	subs	r3, #65	@ 0x41
 8002234:	221f      	movs	r2, #31
 8002236:	fa02 f303 	lsl.w	r3, r2, r3
 800223a:	43da      	mvns	r2, r3
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	400a      	ands	r2, r1
 8002242:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	b29b      	uxth	r3, r3
 8002250:	4618      	mov	r0, r3
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	685a      	ldr	r2, [r3, #4]
 8002256:	4613      	mov	r3, r2
 8002258:	009b      	lsls	r3, r3, #2
 800225a:	4413      	add	r3, r2
 800225c:	3b41      	subs	r3, #65	@ 0x41
 800225e:	fa00 f203 	lsl.w	r2, r0, r3
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	430a      	orrs	r2, r1
 8002268:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800226a:	4b29      	ldr	r3, [pc, #164]	@ (8002310 <HAL_ADC_ConfigChannel+0x250>)
 800226c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4a28      	ldr	r2, [pc, #160]	@ (8002314 <HAL_ADC_ConfigChannel+0x254>)
 8002274:	4293      	cmp	r3, r2
 8002276:	d10f      	bne.n	8002298 <HAL_ADC_ConfigChannel+0x1d8>
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	2b12      	cmp	r3, #18
 800227e:	d10b      	bne.n	8002298 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a1d      	ldr	r2, [pc, #116]	@ (8002314 <HAL_ADC_ConfigChannel+0x254>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d12b      	bne.n	80022fa <HAL_ADC_ConfigChannel+0x23a>
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4a1c      	ldr	r2, [pc, #112]	@ (8002318 <HAL_ADC_ConfigChannel+0x258>)
 80022a8:	4293      	cmp	r3, r2
 80022aa:	d003      	beq.n	80022b4 <HAL_ADC_ConfigChannel+0x1f4>
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	2b11      	cmp	r3, #17
 80022b2:	d122      	bne.n	80022fa <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a11      	ldr	r2, [pc, #68]	@ (8002318 <HAL_ADC_ConfigChannel+0x258>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d111      	bne.n	80022fa <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80022d6:	4b11      	ldr	r3, [pc, #68]	@ (800231c <HAL_ADC_ConfigChannel+0x25c>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4a11      	ldr	r2, [pc, #68]	@ (8002320 <HAL_ADC_ConfigChannel+0x260>)
 80022dc:	fba2 2303 	umull	r2, r3, r2, r3
 80022e0:	0c9a      	lsrs	r2, r3, #18
 80022e2:	4613      	mov	r3, r2
 80022e4:	009b      	lsls	r3, r3, #2
 80022e6:	4413      	add	r3, r2
 80022e8:	005b      	lsls	r3, r3, #1
 80022ea:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80022ec:	e002      	b.n	80022f4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80022ee:	68bb      	ldr	r3, [r7, #8]
 80022f0:	3b01      	subs	r3, #1
 80022f2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80022f4:	68bb      	ldr	r3, [r7, #8]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d1f9      	bne.n	80022ee <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2200      	movs	r2, #0
 80022fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002302:	2300      	movs	r3, #0
}
 8002304:	4618      	mov	r0, r3
 8002306:	3714      	adds	r7, #20
 8002308:	46bd      	mov	sp, r7
 800230a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230e:	4770      	bx	lr
 8002310:	40012300 	.word	0x40012300
 8002314:	40012000 	.word	0x40012000
 8002318:	10000012 	.word	0x10000012
 800231c:	20000020 	.word	0x20000020
 8002320:	431bde83 	.word	0x431bde83

08002324 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002324:	b480      	push	{r7}
 8002326:	b085      	sub	sp, #20
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800232c:	4b79      	ldr	r3, [pc, #484]	@ (8002514 <ADC_Init+0x1f0>)
 800232e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	685a      	ldr	r2, [r3, #4]
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	431a      	orrs	r2, r3
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	685a      	ldr	r2, [r3, #4]
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002358:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	6859      	ldr	r1, [r3, #4]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	691b      	ldr	r3, [r3, #16]
 8002364:	021a      	lsls	r2, r3, #8
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	430a      	orrs	r2, r1
 800236c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	685a      	ldr	r2, [r3, #4]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800237c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	6859      	ldr	r1, [r3, #4]
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	689a      	ldr	r2, [r3, #8]
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	430a      	orrs	r2, r1
 800238e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	689a      	ldr	r2, [r3, #8]
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800239e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	6899      	ldr	r1, [r3, #8]
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	68da      	ldr	r2, [r3, #12]
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	430a      	orrs	r2, r1
 80023b0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023b6:	4a58      	ldr	r2, [pc, #352]	@ (8002518 <ADC_Init+0x1f4>)
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d022      	beq.n	8002402 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	689a      	ldr	r2, [r3, #8]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80023ca:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	6899      	ldr	r1, [r3, #8]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	430a      	orrs	r2, r1
 80023dc:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	689a      	ldr	r2, [r3, #8]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80023ec:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	6899      	ldr	r1, [r3, #8]
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	430a      	orrs	r2, r1
 80023fe:	609a      	str	r2, [r3, #8]
 8002400:	e00f      	b.n	8002422 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	689a      	ldr	r2, [r3, #8]
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002410:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	689a      	ldr	r2, [r3, #8]
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002420:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	689a      	ldr	r2, [r3, #8]
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f022 0202 	bic.w	r2, r2, #2
 8002430:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	6899      	ldr	r1, [r3, #8]
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	7e1b      	ldrb	r3, [r3, #24]
 800243c:	005a      	lsls	r2, r3, #1
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	430a      	orrs	r2, r1
 8002444:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	f893 3020 	ldrb.w	r3, [r3, #32]
 800244c:	2b00      	cmp	r3, #0
 800244e:	d01b      	beq.n	8002488 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	685a      	ldr	r2, [r3, #4]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800245e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	685a      	ldr	r2, [r3, #4]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800246e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	6859      	ldr	r1, [r3, #4]
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800247a:	3b01      	subs	r3, #1
 800247c:	035a      	lsls	r2, r3, #13
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	430a      	orrs	r2, r1
 8002484:	605a      	str	r2, [r3, #4]
 8002486:	e007      	b.n	8002498 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	685a      	ldr	r2, [r3, #4]
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002496:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80024a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	69db      	ldr	r3, [r3, #28]
 80024b2:	3b01      	subs	r3, #1
 80024b4:	051a      	lsls	r2, r3, #20
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	430a      	orrs	r2, r1
 80024bc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	689a      	ldr	r2, [r3, #8]
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80024cc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	6899      	ldr	r1, [r3, #8]
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80024da:	025a      	lsls	r2, r3, #9
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	430a      	orrs	r2, r1
 80024e2:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	689a      	ldr	r2, [r3, #8]
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80024f2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	6899      	ldr	r1, [r3, #8]
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	695b      	ldr	r3, [r3, #20]
 80024fe:	029a      	lsls	r2, r3, #10
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	430a      	orrs	r2, r1
 8002506:	609a      	str	r2, [r3, #8]
}
 8002508:	bf00      	nop
 800250a:	3714      	adds	r7, #20
 800250c:	46bd      	mov	sp, r7
 800250e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002512:	4770      	bx	lr
 8002514:	40012300 	.word	0x40012300
 8002518:	0f000001 	.word	0x0f000001

0800251c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b084      	sub	sp, #16
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002528:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800252e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002532:	2b00      	cmp	r3, #0
 8002534:	d13c      	bne.n	80025b0 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800253a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	689b      	ldr	r3, [r3, #8]
 8002548:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800254c:	2b00      	cmp	r3, #0
 800254e:	d12b      	bne.n	80025a8 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002554:	2b00      	cmp	r3, #0
 8002556:	d127      	bne.n	80025a8 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800255e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002562:	2b00      	cmp	r3, #0
 8002564:	d006      	beq.n	8002574 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	689b      	ldr	r3, [r3, #8]
 800256c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002570:	2b00      	cmp	r3, #0
 8002572:	d119      	bne.n	80025a8 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	685a      	ldr	r2, [r3, #4]
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f022 0220 	bic.w	r2, r2, #32
 8002582:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002588:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002594:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002598:	2b00      	cmp	r3, #0
 800259a:	d105      	bne.n	80025a8 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025a0:	f043 0201 	orr.w	r2, r3, #1
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80025a8:	68f8      	ldr	r0, [r7, #12]
 80025aa:	f7fe fac9 	bl	8000b40 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80025ae:	e00e      	b.n	80025ce <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025b4:	f003 0310 	and.w	r3, r3, #16
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d003      	beq.n	80025c4 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80025bc:	68f8      	ldr	r0, [r7, #12]
 80025be:	f7ff fd75 	bl	80020ac <HAL_ADC_ErrorCallback>
}
 80025c2:	e004      	b.n	80025ce <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025ca:	6878      	ldr	r0, [r7, #4]
 80025cc:	4798      	blx	r3
}
 80025ce:	bf00      	nop
 80025d0:	3710      	adds	r7, #16
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}

080025d6 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80025d6:	b580      	push	{r7, lr}
 80025d8:	b084      	sub	sp, #16
 80025da:	af00      	add	r7, sp, #0
 80025dc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025e2:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80025e4:	68f8      	ldr	r0, [r7, #12]
 80025e6:	f7ff fd57 	bl	8002098 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80025ea:	bf00      	nop
 80025ec:	3710      	adds	r7, #16
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}

080025f2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80025f2:	b580      	push	{r7, lr}
 80025f4:	b084      	sub	sp, #16
 80025f6:	af00      	add	r7, sp, #0
 80025f8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025fe:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	2240      	movs	r2, #64	@ 0x40
 8002604:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800260a:	f043 0204 	orr.w	r2, r3, #4
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002612:	68f8      	ldr	r0, [r7, #12]
 8002614:	f7ff fd4a 	bl	80020ac <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002618:	bf00      	nop
 800261a:	3710      	adds	r7, #16
 800261c:	46bd      	mov	sp, r7
 800261e:	bd80      	pop	{r7, pc}

08002620 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002620:	b480      	push	{r7}
 8002622:	b085      	sub	sp, #20
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	f003 0307 	and.w	r3, r3, #7
 800262e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002630:	4b0c      	ldr	r3, [pc, #48]	@ (8002664 <__NVIC_SetPriorityGrouping+0x44>)
 8002632:	68db      	ldr	r3, [r3, #12]
 8002634:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002636:	68ba      	ldr	r2, [r7, #8]
 8002638:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800263c:	4013      	ands	r3, r2
 800263e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002648:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800264c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002650:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002652:	4a04      	ldr	r2, [pc, #16]	@ (8002664 <__NVIC_SetPriorityGrouping+0x44>)
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	60d3      	str	r3, [r2, #12]
}
 8002658:	bf00      	nop
 800265a:	3714      	adds	r7, #20
 800265c:	46bd      	mov	sp, r7
 800265e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002662:	4770      	bx	lr
 8002664:	e000ed00 	.word	0xe000ed00

08002668 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002668:	b480      	push	{r7}
 800266a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800266c:	4b04      	ldr	r3, [pc, #16]	@ (8002680 <__NVIC_GetPriorityGrouping+0x18>)
 800266e:	68db      	ldr	r3, [r3, #12]
 8002670:	0a1b      	lsrs	r3, r3, #8
 8002672:	f003 0307 	and.w	r3, r3, #7
}
 8002676:	4618      	mov	r0, r3
 8002678:	46bd      	mov	sp, r7
 800267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267e:	4770      	bx	lr
 8002680:	e000ed00 	.word	0xe000ed00

08002684 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002684:	b480      	push	{r7}
 8002686:	b083      	sub	sp, #12
 8002688:	af00      	add	r7, sp, #0
 800268a:	4603      	mov	r3, r0
 800268c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800268e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002692:	2b00      	cmp	r3, #0
 8002694:	db0b      	blt.n	80026ae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002696:	79fb      	ldrb	r3, [r7, #7]
 8002698:	f003 021f 	and.w	r2, r3, #31
 800269c:	4907      	ldr	r1, [pc, #28]	@ (80026bc <__NVIC_EnableIRQ+0x38>)
 800269e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026a2:	095b      	lsrs	r3, r3, #5
 80026a4:	2001      	movs	r0, #1
 80026a6:	fa00 f202 	lsl.w	r2, r0, r2
 80026aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80026ae:	bf00      	nop
 80026b0:	370c      	adds	r7, #12
 80026b2:	46bd      	mov	sp, r7
 80026b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b8:	4770      	bx	lr
 80026ba:	bf00      	nop
 80026bc:	e000e100 	.word	0xe000e100

080026c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b083      	sub	sp, #12
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	4603      	mov	r3, r0
 80026c8:	6039      	str	r1, [r7, #0]
 80026ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	db0a      	blt.n	80026ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	b2da      	uxtb	r2, r3
 80026d8:	490c      	ldr	r1, [pc, #48]	@ (800270c <__NVIC_SetPriority+0x4c>)
 80026da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026de:	0112      	lsls	r2, r2, #4
 80026e0:	b2d2      	uxtb	r2, r2
 80026e2:	440b      	add	r3, r1
 80026e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026e8:	e00a      	b.n	8002700 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	b2da      	uxtb	r2, r3
 80026ee:	4908      	ldr	r1, [pc, #32]	@ (8002710 <__NVIC_SetPriority+0x50>)
 80026f0:	79fb      	ldrb	r3, [r7, #7]
 80026f2:	f003 030f 	and.w	r3, r3, #15
 80026f6:	3b04      	subs	r3, #4
 80026f8:	0112      	lsls	r2, r2, #4
 80026fa:	b2d2      	uxtb	r2, r2
 80026fc:	440b      	add	r3, r1
 80026fe:	761a      	strb	r2, [r3, #24]
}
 8002700:	bf00      	nop
 8002702:	370c      	adds	r7, #12
 8002704:	46bd      	mov	sp, r7
 8002706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270a:	4770      	bx	lr
 800270c:	e000e100 	.word	0xe000e100
 8002710:	e000ed00 	.word	0xe000ed00

08002714 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002714:	b480      	push	{r7}
 8002716:	b089      	sub	sp, #36	@ 0x24
 8002718:	af00      	add	r7, sp, #0
 800271a:	60f8      	str	r0, [r7, #12]
 800271c:	60b9      	str	r1, [r7, #8]
 800271e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	f003 0307 	and.w	r3, r3, #7
 8002726:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002728:	69fb      	ldr	r3, [r7, #28]
 800272a:	f1c3 0307 	rsb	r3, r3, #7
 800272e:	2b04      	cmp	r3, #4
 8002730:	bf28      	it	cs
 8002732:	2304      	movcs	r3, #4
 8002734:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002736:	69fb      	ldr	r3, [r7, #28]
 8002738:	3304      	adds	r3, #4
 800273a:	2b06      	cmp	r3, #6
 800273c:	d902      	bls.n	8002744 <NVIC_EncodePriority+0x30>
 800273e:	69fb      	ldr	r3, [r7, #28]
 8002740:	3b03      	subs	r3, #3
 8002742:	e000      	b.n	8002746 <NVIC_EncodePriority+0x32>
 8002744:	2300      	movs	r3, #0
 8002746:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002748:	f04f 32ff 	mov.w	r2, #4294967295
 800274c:	69bb      	ldr	r3, [r7, #24]
 800274e:	fa02 f303 	lsl.w	r3, r2, r3
 8002752:	43da      	mvns	r2, r3
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	401a      	ands	r2, r3
 8002758:	697b      	ldr	r3, [r7, #20]
 800275a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800275c:	f04f 31ff 	mov.w	r1, #4294967295
 8002760:	697b      	ldr	r3, [r7, #20]
 8002762:	fa01 f303 	lsl.w	r3, r1, r3
 8002766:	43d9      	mvns	r1, r3
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800276c:	4313      	orrs	r3, r2
         );
}
 800276e:	4618      	mov	r0, r3
 8002770:	3724      	adds	r7, #36	@ 0x24
 8002772:	46bd      	mov	sp, r7
 8002774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002778:	4770      	bx	lr

0800277a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800277a:	b580      	push	{r7, lr}
 800277c:	b082      	sub	sp, #8
 800277e:	af00      	add	r7, sp, #0
 8002780:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002782:	6878      	ldr	r0, [r7, #4]
 8002784:	f7ff ff4c 	bl	8002620 <__NVIC_SetPriorityGrouping>
}
 8002788:	bf00      	nop
 800278a:	3708      	adds	r7, #8
 800278c:	46bd      	mov	sp, r7
 800278e:	bd80      	pop	{r7, pc}

08002790 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002790:	b580      	push	{r7, lr}
 8002792:	b086      	sub	sp, #24
 8002794:	af00      	add	r7, sp, #0
 8002796:	4603      	mov	r3, r0
 8002798:	60b9      	str	r1, [r7, #8]
 800279a:	607a      	str	r2, [r7, #4]
 800279c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800279e:	2300      	movs	r3, #0
 80027a0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80027a2:	f7ff ff61 	bl	8002668 <__NVIC_GetPriorityGrouping>
 80027a6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027a8:	687a      	ldr	r2, [r7, #4]
 80027aa:	68b9      	ldr	r1, [r7, #8]
 80027ac:	6978      	ldr	r0, [r7, #20]
 80027ae:	f7ff ffb1 	bl	8002714 <NVIC_EncodePriority>
 80027b2:	4602      	mov	r2, r0
 80027b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027b8:	4611      	mov	r1, r2
 80027ba:	4618      	mov	r0, r3
 80027bc:	f7ff ff80 	bl	80026c0 <__NVIC_SetPriority>
}
 80027c0:	bf00      	nop
 80027c2:	3718      	adds	r7, #24
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bd80      	pop	{r7, pc}

080027c8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b082      	sub	sp, #8
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	4603      	mov	r3, r0
 80027d0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027d6:	4618      	mov	r0, r3
 80027d8:	f7ff ff54 	bl	8002684 <__NVIC_EnableIRQ>
}
 80027dc:	bf00      	nop
 80027de:	3708      	adds	r7, #8
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bd80      	pop	{r7, pc}

080027e4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b086      	sub	sp, #24
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80027ec:	2300      	movs	r3, #0
 80027ee:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80027f0:	f7ff faee 	bl	8001dd0 <HAL_GetTick>
 80027f4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d101      	bne.n	8002800 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80027fc:	2301      	movs	r3, #1
 80027fe:	e099      	b.n	8002934 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2202      	movs	r2, #2
 8002804:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2200      	movs	r2, #0
 800280c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	681a      	ldr	r2, [r3, #0]
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f022 0201 	bic.w	r2, r2, #1
 800281e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002820:	e00f      	b.n	8002842 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002822:	f7ff fad5 	bl	8001dd0 <HAL_GetTick>
 8002826:	4602      	mov	r2, r0
 8002828:	693b      	ldr	r3, [r7, #16]
 800282a:	1ad3      	subs	r3, r2, r3
 800282c:	2b05      	cmp	r3, #5
 800282e:	d908      	bls.n	8002842 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2220      	movs	r2, #32
 8002834:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2203      	movs	r2, #3
 800283a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800283e:	2303      	movs	r3, #3
 8002840:	e078      	b.n	8002934 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f003 0301 	and.w	r3, r3, #1
 800284c:	2b00      	cmp	r3, #0
 800284e:	d1e8      	bne.n	8002822 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002858:	697a      	ldr	r2, [r7, #20]
 800285a:	4b38      	ldr	r3, [pc, #224]	@ (800293c <HAL_DMA_Init+0x158>)
 800285c:	4013      	ands	r3, r2
 800285e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	685a      	ldr	r2, [r3, #4]
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	689b      	ldr	r3, [r3, #8]
 8002868:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800286e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	691b      	ldr	r3, [r3, #16]
 8002874:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800287a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	699b      	ldr	r3, [r3, #24]
 8002880:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002886:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6a1b      	ldr	r3, [r3, #32]
 800288c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800288e:	697a      	ldr	r2, [r7, #20]
 8002890:	4313      	orrs	r3, r2
 8002892:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002898:	2b04      	cmp	r3, #4
 800289a:	d107      	bne.n	80028ac <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028a4:	4313      	orrs	r3, r2
 80028a6:	697a      	ldr	r2, [r7, #20]
 80028a8:	4313      	orrs	r3, r2
 80028aa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	697a      	ldr	r2, [r7, #20]
 80028b2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	695b      	ldr	r3, [r3, #20]
 80028ba:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80028bc:	697b      	ldr	r3, [r7, #20]
 80028be:	f023 0307 	bic.w	r3, r3, #7
 80028c2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028c8:	697a      	ldr	r2, [r7, #20]
 80028ca:	4313      	orrs	r3, r2
 80028cc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028d2:	2b04      	cmp	r3, #4
 80028d4:	d117      	bne.n	8002906 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028da:	697a      	ldr	r2, [r7, #20]
 80028dc:	4313      	orrs	r3, r2
 80028de:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d00e      	beq.n	8002906 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80028e8:	6878      	ldr	r0, [r7, #4]
 80028ea:	f000 fa6f 	bl	8002dcc <DMA_CheckFifoParam>
 80028ee:	4603      	mov	r3, r0
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d008      	beq.n	8002906 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2240      	movs	r2, #64	@ 0x40
 80028f8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2201      	movs	r2, #1
 80028fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002902:	2301      	movs	r3, #1
 8002904:	e016      	b.n	8002934 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	697a      	ldr	r2, [r7, #20]
 800290c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800290e:	6878      	ldr	r0, [r7, #4]
 8002910:	f000 fa26 	bl	8002d60 <DMA_CalcBaseAndBitshift>
 8002914:	4603      	mov	r3, r0
 8002916:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800291c:	223f      	movs	r2, #63	@ 0x3f
 800291e:	409a      	lsls	r2, r3
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2200      	movs	r2, #0
 8002928:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2201      	movs	r2, #1
 800292e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002932:	2300      	movs	r3, #0
}
 8002934:	4618      	mov	r0, r3
 8002936:	3718      	adds	r7, #24
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}
 800293c:	f010803f 	.word	0xf010803f

08002940 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b086      	sub	sp, #24
 8002944:	af00      	add	r7, sp, #0
 8002946:	60f8      	str	r0, [r7, #12]
 8002948:	60b9      	str	r1, [r7, #8]
 800294a:	607a      	str	r2, [r7, #4]
 800294c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800294e:	2300      	movs	r3, #0
 8002950:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002956:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800295e:	2b01      	cmp	r3, #1
 8002960:	d101      	bne.n	8002966 <HAL_DMA_Start_IT+0x26>
 8002962:	2302      	movs	r3, #2
 8002964:	e040      	b.n	80029e8 <HAL_DMA_Start_IT+0xa8>
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	2201      	movs	r2, #1
 800296a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002974:	b2db      	uxtb	r3, r3
 8002976:	2b01      	cmp	r3, #1
 8002978:	d12f      	bne.n	80029da <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	2202      	movs	r2, #2
 800297e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	2200      	movs	r2, #0
 8002986:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	687a      	ldr	r2, [r7, #4]
 800298c:	68b9      	ldr	r1, [r7, #8]
 800298e:	68f8      	ldr	r0, [r7, #12]
 8002990:	f000 f9b8 	bl	8002d04 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002998:	223f      	movs	r2, #63	@ 0x3f
 800299a:	409a      	lsls	r2, r3
 800299c:	693b      	ldr	r3, [r7, #16]
 800299e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	681a      	ldr	r2, [r3, #0]
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f042 0216 	orr.w	r2, r2, #22
 80029ae:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d007      	beq.n	80029c8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	681a      	ldr	r2, [r3, #0]
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f042 0208 	orr.w	r2, r2, #8
 80029c6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	681a      	ldr	r2, [r3, #0]
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f042 0201 	orr.w	r2, r2, #1
 80029d6:	601a      	str	r2, [r3, #0]
 80029d8:	e005      	b.n	80029e6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	2200      	movs	r2, #0
 80029de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80029e2:	2302      	movs	r3, #2
 80029e4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80029e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80029e8:	4618      	mov	r0, r3
 80029ea:	3718      	adds	r7, #24
 80029ec:	46bd      	mov	sp, r7
 80029ee:	bd80      	pop	{r7, pc}

080029f0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b086      	sub	sp, #24
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80029f8:	2300      	movs	r3, #0
 80029fa:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80029fc:	4b8e      	ldr	r3, [pc, #568]	@ (8002c38 <HAL_DMA_IRQHandler+0x248>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4a8e      	ldr	r2, [pc, #568]	@ (8002c3c <HAL_DMA_IRQHandler+0x24c>)
 8002a02:	fba2 2303 	umull	r2, r3, r2, r3
 8002a06:	0a9b      	lsrs	r3, r3, #10
 8002a08:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a0e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002a10:	693b      	ldr	r3, [r7, #16]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a1a:	2208      	movs	r2, #8
 8002a1c:	409a      	lsls	r2, r3
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	4013      	ands	r3, r2
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d01a      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f003 0304 	and.w	r3, r3, #4
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d013      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	681a      	ldr	r2, [r3, #0]
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f022 0204 	bic.w	r2, r2, #4
 8002a42:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a48:	2208      	movs	r2, #8
 8002a4a:	409a      	lsls	r2, r3
 8002a4c:	693b      	ldr	r3, [r7, #16]
 8002a4e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a54:	f043 0201 	orr.w	r2, r3, #1
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a60:	2201      	movs	r2, #1
 8002a62:	409a      	lsls	r2, r3
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	4013      	ands	r3, r2
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d012      	beq.n	8002a92 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	695b      	ldr	r3, [r3, #20]
 8002a72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d00b      	beq.n	8002a92 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a7e:	2201      	movs	r2, #1
 8002a80:	409a      	lsls	r2, r3
 8002a82:	693b      	ldr	r3, [r7, #16]
 8002a84:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a8a:	f043 0202 	orr.w	r2, r3, #2
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a96:	2204      	movs	r2, #4
 8002a98:	409a      	lsls	r2, r3
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d012      	beq.n	8002ac8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f003 0302 	and.w	r3, r3, #2
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d00b      	beq.n	8002ac8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ab4:	2204      	movs	r2, #4
 8002ab6:	409a      	lsls	r2, r3
 8002ab8:	693b      	ldr	r3, [r7, #16]
 8002aba:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ac0:	f043 0204 	orr.w	r2, r3, #4
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002acc:	2210      	movs	r2, #16
 8002ace:	409a      	lsls	r2, r3
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	4013      	ands	r3, r2
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d043      	beq.n	8002b60 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f003 0308 	and.w	r3, r3, #8
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d03c      	beq.n	8002b60 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002aea:	2210      	movs	r2, #16
 8002aec:	409a      	lsls	r2, r3
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d018      	beq.n	8002b32 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d108      	bne.n	8002b20 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d024      	beq.n	8002b60 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b1a:	6878      	ldr	r0, [r7, #4]
 8002b1c:	4798      	blx	r3
 8002b1e:	e01f      	b.n	8002b60 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d01b      	beq.n	8002b60 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b2c:	6878      	ldr	r0, [r7, #4]
 8002b2e:	4798      	blx	r3
 8002b30:	e016      	b.n	8002b60 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d107      	bne.n	8002b50 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f022 0208 	bic.w	r2, r2, #8
 8002b4e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d003      	beq.n	8002b60 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b5c:	6878      	ldr	r0, [r7, #4]
 8002b5e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b64:	2220      	movs	r2, #32
 8002b66:	409a      	lsls	r2, r3
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	4013      	ands	r3, r2
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	f000 808f 	beq.w	8002c90 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f003 0310 	and.w	r3, r3, #16
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	f000 8087 	beq.w	8002c90 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b86:	2220      	movs	r2, #32
 8002b88:	409a      	lsls	r2, r3
 8002b8a:	693b      	ldr	r3, [r7, #16]
 8002b8c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002b94:	b2db      	uxtb	r3, r3
 8002b96:	2b05      	cmp	r3, #5
 8002b98:	d136      	bne.n	8002c08 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	681a      	ldr	r2, [r3, #0]
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f022 0216 	bic.w	r2, r2, #22
 8002ba8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	695a      	ldr	r2, [r3, #20]
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002bb8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d103      	bne.n	8002bca <HAL_DMA_IRQHandler+0x1da>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d007      	beq.n	8002bda <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	681a      	ldr	r2, [r3, #0]
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f022 0208 	bic.w	r2, r2, #8
 8002bd8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bde:	223f      	movs	r2, #63	@ 0x3f
 8002be0:	409a      	lsls	r2, r3
 8002be2:	693b      	ldr	r3, [r7, #16]
 8002be4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2201      	movs	r2, #1
 8002bea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d07e      	beq.n	8002cfc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c02:	6878      	ldr	r0, [r7, #4]
 8002c04:	4798      	blx	r3
        }
        return;
 8002c06:	e079      	b.n	8002cfc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d01d      	beq.n	8002c52 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d10d      	bne.n	8002c40 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d031      	beq.n	8002c90 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c30:	6878      	ldr	r0, [r7, #4]
 8002c32:	4798      	blx	r3
 8002c34:	e02c      	b.n	8002c90 <HAL_DMA_IRQHandler+0x2a0>
 8002c36:	bf00      	nop
 8002c38:	20000020 	.word	0x20000020
 8002c3c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d023      	beq.n	8002c90 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c4c:	6878      	ldr	r0, [r7, #4]
 8002c4e:	4798      	blx	r3
 8002c50:	e01e      	b.n	8002c90 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d10f      	bne.n	8002c80 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	681a      	ldr	r2, [r3, #0]
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f022 0210 	bic.w	r2, r2, #16
 8002c6e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2201      	movs	r2, #1
 8002c74:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d003      	beq.n	8002c90 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c8c:	6878      	ldr	r0, [r7, #4]
 8002c8e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d032      	beq.n	8002cfe <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c9c:	f003 0301 	and.w	r3, r3, #1
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d022      	beq.n	8002cea <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2205      	movs	r2, #5
 8002ca8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	681a      	ldr	r2, [r3, #0]
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f022 0201 	bic.w	r2, r2, #1
 8002cba:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002cbc:	68bb      	ldr	r3, [r7, #8]
 8002cbe:	3301      	adds	r3, #1
 8002cc0:	60bb      	str	r3, [r7, #8]
 8002cc2:	697a      	ldr	r2, [r7, #20]
 8002cc4:	429a      	cmp	r2, r3
 8002cc6:	d307      	bcc.n	8002cd8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f003 0301 	and.w	r3, r3, #1
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d1f2      	bne.n	8002cbc <HAL_DMA_IRQHandler+0x2cc>
 8002cd6:	e000      	b.n	8002cda <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002cd8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2201      	movs	r2, #1
 8002cde:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d005      	beq.n	8002cfe <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cf6:	6878      	ldr	r0, [r7, #4]
 8002cf8:	4798      	blx	r3
 8002cfa:	e000      	b.n	8002cfe <HAL_DMA_IRQHandler+0x30e>
        return;
 8002cfc:	bf00      	nop
    }
  }
}
 8002cfe:	3718      	adds	r7, #24
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bd80      	pop	{r7, pc}

08002d04 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d04:	b480      	push	{r7}
 8002d06:	b085      	sub	sp, #20
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	60f8      	str	r0, [r7, #12]
 8002d0c:	60b9      	str	r1, [r7, #8]
 8002d0e:	607a      	str	r2, [r7, #4]
 8002d10:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	681a      	ldr	r2, [r3, #0]
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002d20:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	683a      	ldr	r2, [r7, #0]
 8002d28:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	689b      	ldr	r3, [r3, #8]
 8002d2e:	2b40      	cmp	r3, #64	@ 0x40
 8002d30:	d108      	bne.n	8002d44 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	687a      	ldr	r2, [r7, #4]
 8002d38:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	68ba      	ldr	r2, [r7, #8]
 8002d40:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002d42:	e007      	b.n	8002d54 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	68ba      	ldr	r2, [r7, #8]
 8002d4a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	687a      	ldr	r2, [r7, #4]
 8002d52:	60da      	str	r2, [r3, #12]
}
 8002d54:	bf00      	nop
 8002d56:	3714      	adds	r7, #20
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5e:	4770      	bx	lr

08002d60 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b085      	sub	sp, #20
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	b2db      	uxtb	r3, r3
 8002d6e:	3b10      	subs	r3, #16
 8002d70:	4a14      	ldr	r2, [pc, #80]	@ (8002dc4 <DMA_CalcBaseAndBitshift+0x64>)
 8002d72:	fba2 2303 	umull	r2, r3, r2, r3
 8002d76:	091b      	lsrs	r3, r3, #4
 8002d78:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002d7a:	4a13      	ldr	r2, [pc, #76]	@ (8002dc8 <DMA_CalcBaseAndBitshift+0x68>)
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	4413      	add	r3, r2
 8002d80:	781b      	ldrb	r3, [r3, #0]
 8002d82:	461a      	mov	r2, r3
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	2b03      	cmp	r3, #3
 8002d8c:	d909      	bls.n	8002da2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002d96:	f023 0303 	bic.w	r3, r3, #3
 8002d9a:	1d1a      	adds	r2, r3, #4
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	659a      	str	r2, [r3, #88]	@ 0x58
 8002da0:	e007      	b.n	8002db2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002daa:	f023 0303 	bic.w	r3, r3, #3
 8002dae:	687a      	ldr	r2, [r7, #4]
 8002db0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002db6:	4618      	mov	r0, r3
 8002db8:	3714      	adds	r7, #20
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc0:	4770      	bx	lr
 8002dc2:	bf00      	nop
 8002dc4:	aaaaaaab 	.word	0xaaaaaaab
 8002dc8:	0800e294 	.word	0x0800e294

08002dcc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b085      	sub	sp, #20
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ddc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	699b      	ldr	r3, [r3, #24]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d11f      	bne.n	8002e26 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002de6:	68bb      	ldr	r3, [r7, #8]
 8002de8:	2b03      	cmp	r3, #3
 8002dea:	d856      	bhi.n	8002e9a <DMA_CheckFifoParam+0xce>
 8002dec:	a201      	add	r2, pc, #4	@ (adr r2, 8002df4 <DMA_CheckFifoParam+0x28>)
 8002dee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002df2:	bf00      	nop
 8002df4:	08002e05 	.word	0x08002e05
 8002df8:	08002e17 	.word	0x08002e17
 8002dfc:	08002e05 	.word	0x08002e05
 8002e00:	08002e9b 	.word	0x08002e9b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e08:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d046      	beq.n	8002e9e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002e10:	2301      	movs	r3, #1
 8002e12:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e14:	e043      	b.n	8002e9e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e1a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002e1e:	d140      	bne.n	8002ea2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002e20:	2301      	movs	r3, #1
 8002e22:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e24:	e03d      	b.n	8002ea2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	699b      	ldr	r3, [r3, #24]
 8002e2a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002e2e:	d121      	bne.n	8002e74 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002e30:	68bb      	ldr	r3, [r7, #8]
 8002e32:	2b03      	cmp	r3, #3
 8002e34:	d837      	bhi.n	8002ea6 <DMA_CheckFifoParam+0xda>
 8002e36:	a201      	add	r2, pc, #4	@ (adr r2, 8002e3c <DMA_CheckFifoParam+0x70>)
 8002e38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e3c:	08002e4d 	.word	0x08002e4d
 8002e40:	08002e53 	.word	0x08002e53
 8002e44:	08002e4d 	.word	0x08002e4d
 8002e48:	08002e65 	.word	0x08002e65
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	73fb      	strb	r3, [r7, #15]
      break;
 8002e50:	e030      	b.n	8002eb4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e56:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d025      	beq.n	8002eaa <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002e5e:	2301      	movs	r3, #1
 8002e60:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e62:	e022      	b.n	8002eaa <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e68:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002e6c:	d11f      	bne.n	8002eae <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002e6e:	2301      	movs	r3, #1
 8002e70:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002e72:	e01c      	b.n	8002eae <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002e74:	68bb      	ldr	r3, [r7, #8]
 8002e76:	2b02      	cmp	r3, #2
 8002e78:	d903      	bls.n	8002e82 <DMA_CheckFifoParam+0xb6>
 8002e7a:	68bb      	ldr	r3, [r7, #8]
 8002e7c:	2b03      	cmp	r3, #3
 8002e7e:	d003      	beq.n	8002e88 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002e80:	e018      	b.n	8002eb4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002e82:	2301      	movs	r3, #1
 8002e84:	73fb      	strb	r3, [r7, #15]
      break;
 8002e86:	e015      	b.n	8002eb4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e8c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d00e      	beq.n	8002eb2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002e94:	2301      	movs	r3, #1
 8002e96:	73fb      	strb	r3, [r7, #15]
      break;
 8002e98:	e00b      	b.n	8002eb2 <DMA_CheckFifoParam+0xe6>
      break;
 8002e9a:	bf00      	nop
 8002e9c:	e00a      	b.n	8002eb4 <DMA_CheckFifoParam+0xe8>
      break;
 8002e9e:	bf00      	nop
 8002ea0:	e008      	b.n	8002eb4 <DMA_CheckFifoParam+0xe8>
      break;
 8002ea2:	bf00      	nop
 8002ea4:	e006      	b.n	8002eb4 <DMA_CheckFifoParam+0xe8>
      break;
 8002ea6:	bf00      	nop
 8002ea8:	e004      	b.n	8002eb4 <DMA_CheckFifoParam+0xe8>
      break;
 8002eaa:	bf00      	nop
 8002eac:	e002      	b.n	8002eb4 <DMA_CheckFifoParam+0xe8>
      break;   
 8002eae:	bf00      	nop
 8002eb0:	e000      	b.n	8002eb4 <DMA_CheckFifoParam+0xe8>
      break;
 8002eb2:	bf00      	nop
    }
  } 
  
  return status; 
 8002eb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	3714      	adds	r7, #20
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec0:	4770      	bx	lr
 8002ec2:	bf00      	nop

08002ec4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	b089      	sub	sp, #36	@ 0x24
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
 8002ecc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002ece:	2300      	movs	r3, #0
 8002ed0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002eda:	2300      	movs	r3, #0
 8002edc:	61fb      	str	r3, [r7, #28]
 8002ede:	e159      	b.n	8003194 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	69fb      	ldr	r3, [r7, #28]
 8002ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	697a      	ldr	r2, [r7, #20]
 8002ef0:	4013      	ands	r3, r2
 8002ef2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002ef4:	693a      	ldr	r2, [r7, #16]
 8002ef6:	697b      	ldr	r3, [r7, #20]
 8002ef8:	429a      	cmp	r2, r3
 8002efa:	f040 8148 	bne.w	800318e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	f003 0303 	and.w	r3, r3, #3
 8002f06:	2b01      	cmp	r3, #1
 8002f08:	d005      	beq.n	8002f16 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	685b      	ldr	r3, [r3, #4]
 8002f0e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f12:	2b02      	cmp	r3, #2
 8002f14:	d130      	bne.n	8002f78 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	689b      	ldr	r3, [r3, #8]
 8002f1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002f1c:	69fb      	ldr	r3, [r7, #28]
 8002f1e:	005b      	lsls	r3, r3, #1
 8002f20:	2203      	movs	r2, #3
 8002f22:	fa02 f303 	lsl.w	r3, r2, r3
 8002f26:	43db      	mvns	r3, r3
 8002f28:	69ba      	ldr	r2, [r7, #24]
 8002f2a:	4013      	ands	r3, r2
 8002f2c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	68da      	ldr	r2, [r3, #12]
 8002f32:	69fb      	ldr	r3, [r7, #28]
 8002f34:	005b      	lsls	r3, r3, #1
 8002f36:	fa02 f303 	lsl.w	r3, r2, r3
 8002f3a:	69ba      	ldr	r2, [r7, #24]
 8002f3c:	4313      	orrs	r3, r2
 8002f3e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	69ba      	ldr	r2, [r7, #24]
 8002f44:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f4c:	2201      	movs	r2, #1
 8002f4e:	69fb      	ldr	r3, [r7, #28]
 8002f50:	fa02 f303 	lsl.w	r3, r2, r3
 8002f54:	43db      	mvns	r3, r3
 8002f56:	69ba      	ldr	r2, [r7, #24]
 8002f58:	4013      	ands	r3, r2
 8002f5a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	091b      	lsrs	r3, r3, #4
 8002f62:	f003 0201 	and.w	r2, r3, #1
 8002f66:	69fb      	ldr	r3, [r7, #28]
 8002f68:	fa02 f303 	lsl.w	r3, r2, r3
 8002f6c:	69ba      	ldr	r2, [r7, #24]
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	69ba      	ldr	r2, [r7, #24]
 8002f76:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	f003 0303 	and.w	r3, r3, #3
 8002f80:	2b03      	cmp	r3, #3
 8002f82:	d017      	beq.n	8002fb4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	68db      	ldr	r3, [r3, #12]
 8002f88:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002f8a:	69fb      	ldr	r3, [r7, #28]
 8002f8c:	005b      	lsls	r3, r3, #1
 8002f8e:	2203      	movs	r2, #3
 8002f90:	fa02 f303 	lsl.w	r3, r2, r3
 8002f94:	43db      	mvns	r3, r3
 8002f96:	69ba      	ldr	r2, [r7, #24]
 8002f98:	4013      	ands	r3, r2
 8002f9a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	689a      	ldr	r2, [r3, #8]
 8002fa0:	69fb      	ldr	r3, [r7, #28]
 8002fa2:	005b      	lsls	r3, r3, #1
 8002fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa8:	69ba      	ldr	r2, [r7, #24]
 8002faa:	4313      	orrs	r3, r2
 8002fac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	69ba      	ldr	r2, [r7, #24]
 8002fb2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	f003 0303 	and.w	r3, r3, #3
 8002fbc:	2b02      	cmp	r3, #2
 8002fbe:	d123      	bne.n	8003008 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002fc0:	69fb      	ldr	r3, [r7, #28]
 8002fc2:	08da      	lsrs	r2, r3, #3
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	3208      	adds	r2, #8
 8002fc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fcc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002fce:	69fb      	ldr	r3, [r7, #28]
 8002fd0:	f003 0307 	and.w	r3, r3, #7
 8002fd4:	009b      	lsls	r3, r3, #2
 8002fd6:	220f      	movs	r2, #15
 8002fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fdc:	43db      	mvns	r3, r3
 8002fde:	69ba      	ldr	r2, [r7, #24]
 8002fe0:	4013      	ands	r3, r2
 8002fe2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	691a      	ldr	r2, [r3, #16]
 8002fe8:	69fb      	ldr	r3, [r7, #28]
 8002fea:	f003 0307 	and.w	r3, r3, #7
 8002fee:	009b      	lsls	r3, r3, #2
 8002ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff4:	69ba      	ldr	r2, [r7, #24]
 8002ff6:	4313      	orrs	r3, r2
 8002ff8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002ffa:	69fb      	ldr	r3, [r7, #28]
 8002ffc:	08da      	lsrs	r2, r3, #3
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	3208      	adds	r2, #8
 8003002:	69b9      	ldr	r1, [r7, #24]
 8003004:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800300e:	69fb      	ldr	r3, [r7, #28]
 8003010:	005b      	lsls	r3, r3, #1
 8003012:	2203      	movs	r2, #3
 8003014:	fa02 f303 	lsl.w	r3, r2, r3
 8003018:	43db      	mvns	r3, r3
 800301a:	69ba      	ldr	r2, [r7, #24]
 800301c:	4013      	ands	r3, r2
 800301e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	f003 0203 	and.w	r2, r3, #3
 8003028:	69fb      	ldr	r3, [r7, #28]
 800302a:	005b      	lsls	r3, r3, #1
 800302c:	fa02 f303 	lsl.w	r3, r2, r3
 8003030:	69ba      	ldr	r2, [r7, #24]
 8003032:	4313      	orrs	r3, r2
 8003034:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	69ba      	ldr	r2, [r7, #24]
 800303a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003044:	2b00      	cmp	r3, #0
 8003046:	f000 80a2 	beq.w	800318e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800304a:	2300      	movs	r3, #0
 800304c:	60fb      	str	r3, [r7, #12]
 800304e:	4b57      	ldr	r3, [pc, #348]	@ (80031ac <HAL_GPIO_Init+0x2e8>)
 8003050:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003052:	4a56      	ldr	r2, [pc, #344]	@ (80031ac <HAL_GPIO_Init+0x2e8>)
 8003054:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003058:	6453      	str	r3, [r2, #68]	@ 0x44
 800305a:	4b54      	ldr	r3, [pc, #336]	@ (80031ac <HAL_GPIO_Init+0x2e8>)
 800305c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800305e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003062:	60fb      	str	r3, [r7, #12]
 8003064:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003066:	4a52      	ldr	r2, [pc, #328]	@ (80031b0 <HAL_GPIO_Init+0x2ec>)
 8003068:	69fb      	ldr	r3, [r7, #28]
 800306a:	089b      	lsrs	r3, r3, #2
 800306c:	3302      	adds	r3, #2
 800306e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003072:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003074:	69fb      	ldr	r3, [r7, #28]
 8003076:	f003 0303 	and.w	r3, r3, #3
 800307a:	009b      	lsls	r3, r3, #2
 800307c:	220f      	movs	r2, #15
 800307e:	fa02 f303 	lsl.w	r3, r2, r3
 8003082:	43db      	mvns	r3, r3
 8003084:	69ba      	ldr	r2, [r7, #24]
 8003086:	4013      	ands	r3, r2
 8003088:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	4a49      	ldr	r2, [pc, #292]	@ (80031b4 <HAL_GPIO_Init+0x2f0>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d019      	beq.n	80030c6 <HAL_GPIO_Init+0x202>
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	4a48      	ldr	r2, [pc, #288]	@ (80031b8 <HAL_GPIO_Init+0x2f4>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d013      	beq.n	80030c2 <HAL_GPIO_Init+0x1fe>
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	4a47      	ldr	r2, [pc, #284]	@ (80031bc <HAL_GPIO_Init+0x2f8>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d00d      	beq.n	80030be <HAL_GPIO_Init+0x1fa>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	4a46      	ldr	r2, [pc, #280]	@ (80031c0 <HAL_GPIO_Init+0x2fc>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d007      	beq.n	80030ba <HAL_GPIO_Init+0x1f6>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	4a45      	ldr	r2, [pc, #276]	@ (80031c4 <HAL_GPIO_Init+0x300>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d101      	bne.n	80030b6 <HAL_GPIO_Init+0x1f2>
 80030b2:	2304      	movs	r3, #4
 80030b4:	e008      	b.n	80030c8 <HAL_GPIO_Init+0x204>
 80030b6:	2307      	movs	r3, #7
 80030b8:	e006      	b.n	80030c8 <HAL_GPIO_Init+0x204>
 80030ba:	2303      	movs	r3, #3
 80030bc:	e004      	b.n	80030c8 <HAL_GPIO_Init+0x204>
 80030be:	2302      	movs	r3, #2
 80030c0:	e002      	b.n	80030c8 <HAL_GPIO_Init+0x204>
 80030c2:	2301      	movs	r3, #1
 80030c4:	e000      	b.n	80030c8 <HAL_GPIO_Init+0x204>
 80030c6:	2300      	movs	r3, #0
 80030c8:	69fa      	ldr	r2, [r7, #28]
 80030ca:	f002 0203 	and.w	r2, r2, #3
 80030ce:	0092      	lsls	r2, r2, #2
 80030d0:	4093      	lsls	r3, r2
 80030d2:	69ba      	ldr	r2, [r7, #24]
 80030d4:	4313      	orrs	r3, r2
 80030d6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80030d8:	4935      	ldr	r1, [pc, #212]	@ (80031b0 <HAL_GPIO_Init+0x2ec>)
 80030da:	69fb      	ldr	r3, [r7, #28]
 80030dc:	089b      	lsrs	r3, r3, #2
 80030de:	3302      	adds	r3, #2
 80030e0:	69ba      	ldr	r2, [r7, #24]
 80030e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80030e6:	4b38      	ldr	r3, [pc, #224]	@ (80031c8 <HAL_GPIO_Init+0x304>)
 80030e8:	689b      	ldr	r3, [r3, #8]
 80030ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030ec:	693b      	ldr	r3, [r7, #16]
 80030ee:	43db      	mvns	r3, r3
 80030f0:	69ba      	ldr	r2, [r7, #24]
 80030f2:	4013      	ands	r3, r2
 80030f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d003      	beq.n	800310a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003102:	69ba      	ldr	r2, [r7, #24]
 8003104:	693b      	ldr	r3, [r7, #16]
 8003106:	4313      	orrs	r3, r2
 8003108:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800310a:	4a2f      	ldr	r2, [pc, #188]	@ (80031c8 <HAL_GPIO_Init+0x304>)
 800310c:	69bb      	ldr	r3, [r7, #24]
 800310e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003110:	4b2d      	ldr	r3, [pc, #180]	@ (80031c8 <HAL_GPIO_Init+0x304>)
 8003112:	68db      	ldr	r3, [r3, #12]
 8003114:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003116:	693b      	ldr	r3, [r7, #16]
 8003118:	43db      	mvns	r3, r3
 800311a:	69ba      	ldr	r2, [r7, #24]
 800311c:	4013      	ands	r3, r2
 800311e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	685b      	ldr	r3, [r3, #4]
 8003124:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003128:	2b00      	cmp	r3, #0
 800312a:	d003      	beq.n	8003134 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800312c:	69ba      	ldr	r2, [r7, #24]
 800312e:	693b      	ldr	r3, [r7, #16]
 8003130:	4313      	orrs	r3, r2
 8003132:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003134:	4a24      	ldr	r2, [pc, #144]	@ (80031c8 <HAL_GPIO_Init+0x304>)
 8003136:	69bb      	ldr	r3, [r7, #24]
 8003138:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800313a:	4b23      	ldr	r3, [pc, #140]	@ (80031c8 <HAL_GPIO_Init+0x304>)
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003140:	693b      	ldr	r3, [r7, #16]
 8003142:	43db      	mvns	r3, r3
 8003144:	69ba      	ldr	r2, [r7, #24]
 8003146:	4013      	ands	r3, r2
 8003148:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003152:	2b00      	cmp	r3, #0
 8003154:	d003      	beq.n	800315e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003156:	69ba      	ldr	r2, [r7, #24]
 8003158:	693b      	ldr	r3, [r7, #16]
 800315a:	4313      	orrs	r3, r2
 800315c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800315e:	4a1a      	ldr	r2, [pc, #104]	@ (80031c8 <HAL_GPIO_Init+0x304>)
 8003160:	69bb      	ldr	r3, [r7, #24]
 8003162:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003164:	4b18      	ldr	r3, [pc, #96]	@ (80031c8 <HAL_GPIO_Init+0x304>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800316a:	693b      	ldr	r3, [r7, #16]
 800316c:	43db      	mvns	r3, r3
 800316e:	69ba      	ldr	r2, [r7, #24]
 8003170:	4013      	ands	r3, r2
 8003172:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800317c:	2b00      	cmp	r3, #0
 800317e:	d003      	beq.n	8003188 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003180:	69ba      	ldr	r2, [r7, #24]
 8003182:	693b      	ldr	r3, [r7, #16]
 8003184:	4313      	orrs	r3, r2
 8003186:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003188:	4a0f      	ldr	r2, [pc, #60]	@ (80031c8 <HAL_GPIO_Init+0x304>)
 800318a:	69bb      	ldr	r3, [r7, #24]
 800318c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800318e:	69fb      	ldr	r3, [r7, #28]
 8003190:	3301      	adds	r3, #1
 8003192:	61fb      	str	r3, [r7, #28]
 8003194:	69fb      	ldr	r3, [r7, #28]
 8003196:	2b0f      	cmp	r3, #15
 8003198:	f67f aea2 	bls.w	8002ee0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800319c:	bf00      	nop
 800319e:	bf00      	nop
 80031a0:	3724      	adds	r7, #36	@ 0x24
 80031a2:	46bd      	mov	sp, r7
 80031a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a8:	4770      	bx	lr
 80031aa:	bf00      	nop
 80031ac:	40023800 	.word	0x40023800
 80031b0:	40013800 	.word	0x40013800
 80031b4:	40020000 	.word	0x40020000
 80031b8:	40020400 	.word	0x40020400
 80031bc:	40020800 	.word	0x40020800
 80031c0:	40020c00 	.word	0x40020c00
 80031c4:	40021000 	.word	0x40021000
 80031c8:	40013c00 	.word	0x40013c00

080031cc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80031cc:	b480      	push	{r7}
 80031ce:	b085      	sub	sp, #20
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
 80031d4:	460b      	mov	r3, r1
 80031d6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	691a      	ldr	r2, [r3, #16]
 80031dc:	887b      	ldrh	r3, [r7, #2]
 80031de:	4013      	ands	r3, r2
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d002      	beq.n	80031ea <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80031e4:	2301      	movs	r3, #1
 80031e6:	73fb      	strb	r3, [r7, #15]
 80031e8:	e001      	b.n	80031ee <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80031ea:	2300      	movs	r3, #0
 80031ec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80031ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80031f0:	4618      	mov	r0, r3
 80031f2:	3714      	adds	r7, #20
 80031f4:	46bd      	mov	sp, r7
 80031f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fa:	4770      	bx	lr

080031fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80031fc:	b480      	push	{r7}
 80031fe:	b083      	sub	sp, #12
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
 8003204:	460b      	mov	r3, r1
 8003206:	807b      	strh	r3, [r7, #2]
 8003208:	4613      	mov	r3, r2
 800320a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800320c:	787b      	ldrb	r3, [r7, #1]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d003      	beq.n	800321a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003212:	887a      	ldrh	r2, [r7, #2]
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003218:	e003      	b.n	8003222 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800321a:	887b      	ldrh	r3, [r7, #2]
 800321c:	041a      	lsls	r2, r3, #16
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	619a      	str	r2, [r3, #24]
}
 8003222:	bf00      	nop
 8003224:	370c      	adds	r7, #12
 8003226:	46bd      	mov	sp, r7
 8003228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322c:	4770      	bx	lr

0800322e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800322e:	b480      	push	{r7}
 8003230:	b085      	sub	sp, #20
 8003232:	af00      	add	r7, sp, #0
 8003234:	6078      	str	r0, [r7, #4]
 8003236:	460b      	mov	r3, r1
 8003238:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	695b      	ldr	r3, [r3, #20]
 800323e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003240:	887a      	ldrh	r2, [r7, #2]
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	4013      	ands	r3, r2
 8003246:	041a      	lsls	r2, r3, #16
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	43d9      	mvns	r1, r3
 800324c:	887b      	ldrh	r3, [r7, #2]
 800324e:	400b      	ands	r3, r1
 8003250:	431a      	orrs	r2, r3
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	619a      	str	r2, [r3, #24]
}
 8003256:	bf00      	nop
 8003258:	3714      	adds	r7, #20
 800325a:	46bd      	mov	sp, r7
 800325c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003260:	4770      	bx	lr
	...

08003264 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b086      	sub	sp, #24
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d101      	bne.n	8003276 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003272:	2301      	movs	r3, #1
 8003274:	e267      	b.n	8003746 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f003 0301 	and.w	r3, r3, #1
 800327e:	2b00      	cmp	r3, #0
 8003280:	d075      	beq.n	800336e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003282:	4b88      	ldr	r3, [pc, #544]	@ (80034a4 <HAL_RCC_OscConfig+0x240>)
 8003284:	689b      	ldr	r3, [r3, #8]
 8003286:	f003 030c 	and.w	r3, r3, #12
 800328a:	2b04      	cmp	r3, #4
 800328c:	d00c      	beq.n	80032a8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800328e:	4b85      	ldr	r3, [pc, #532]	@ (80034a4 <HAL_RCC_OscConfig+0x240>)
 8003290:	689b      	ldr	r3, [r3, #8]
 8003292:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003296:	2b08      	cmp	r3, #8
 8003298:	d112      	bne.n	80032c0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800329a:	4b82      	ldr	r3, [pc, #520]	@ (80034a4 <HAL_RCC_OscConfig+0x240>)
 800329c:	685b      	ldr	r3, [r3, #4]
 800329e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80032a2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80032a6:	d10b      	bne.n	80032c0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032a8:	4b7e      	ldr	r3, [pc, #504]	@ (80034a4 <HAL_RCC_OscConfig+0x240>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d05b      	beq.n	800336c <HAL_RCC_OscConfig+0x108>
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	685b      	ldr	r3, [r3, #4]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d157      	bne.n	800336c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80032bc:	2301      	movs	r3, #1
 80032be:	e242      	b.n	8003746 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032c8:	d106      	bne.n	80032d8 <HAL_RCC_OscConfig+0x74>
 80032ca:	4b76      	ldr	r3, [pc, #472]	@ (80034a4 <HAL_RCC_OscConfig+0x240>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4a75      	ldr	r2, [pc, #468]	@ (80034a4 <HAL_RCC_OscConfig+0x240>)
 80032d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032d4:	6013      	str	r3, [r2, #0]
 80032d6:	e01d      	b.n	8003314 <HAL_RCC_OscConfig+0xb0>
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80032e0:	d10c      	bne.n	80032fc <HAL_RCC_OscConfig+0x98>
 80032e2:	4b70      	ldr	r3, [pc, #448]	@ (80034a4 <HAL_RCC_OscConfig+0x240>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4a6f      	ldr	r2, [pc, #444]	@ (80034a4 <HAL_RCC_OscConfig+0x240>)
 80032e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80032ec:	6013      	str	r3, [r2, #0]
 80032ee:	4b6d      	ldr	r3, [pc, #436]	@ (80034a4 <HAL_RCC_OscConfig+0x240>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a6c      	ldr	r2, [pc, #432]	@ (80034a4 <HAL_RCC_OscConfig+0x240>)
 80032f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032f8:	6013      	str	r3, [r2, #0]
 80032fa:	e00b      	b.n	8003314 <HAL_RCC_OscConfig+0xb0>
 80032fc:	4b69      	ldr	r3, [pc, #420]	@ (80034a4 <HAL_RCC_OscConfig+0x240>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a68      	ldr	r2, [pc, #416]	@ (80034a4 <HAL_RCC_OscConfig+0x240>)
 8003302:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003306:	6013      	str	r3, [r2, #0]
 8003308:	4b66      	ldr	r3, [pc, #408]	@ (80034a4 <HAL_RCC_OscConfig+0x240>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4a65      	ldr	r2, [pc, #404]	@ (80034a4 <HAL_RCC_OscConfig+0x240>)
 800330e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003312:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d013      	beq.n	8003344 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800331c:	f7fe fd58 	bl	8001dd0 <HAL_GetTick>
 8003320:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003322:	e008      	b.n	8003336 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003324:	f7fe fd54 	bl	8001dd0 <HAL_GetTick>
 8003328:	4602      	mov	r2, r0
 800332a:	693b      	ldr	r3, [r7, #16]
 800332c:	1ad3      	subs	r3, r2, r3
 800332e:	2b64      	cmp	r3, #100	@ 0x64
 8003330:	d901      	bls.n	8003336 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003332:	2303      	movs	r3, #3
 8003334:	e207      	b.n	8003746 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003336:	4b5b      	ldr	r3, [pc, #364]	@ (80034a4 <HAL_RCC_OscConfig+0x240>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800333e:	2b00      	cmp	r3, #0
 8003340:	d0f0      	beq.n	8003324 <HAL_RCC_OscConfig+0xc0>
 8003342:	e014      	b.n	800336e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003344:	f7fe fd44 	bl	8001dd0 <HAL_GetTick>
 8003348:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800334a:	e008      	b.n	800335e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800334c:	f7fe fd40 	bl	8001dd0 <HAL_GetTick>
 8003350:	4602      	mov	r2, r0
 8003352:	693b      	ldr	r3, [r7, #16]
 8003354:	1ad3      	subs	r3, r2, r3
 8003356:	2b64      	cmp	r3, #100	@ 0x64
 8003358:	d901      	bls.n	800335e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800335a:	2303      	movs	r3, #3
 800335c:	e1f3      	b.n	8003746 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800335e:	4b51      	ldr	r3, [pc, #324]	@ (80034a4 <HAL_RCC_OscConfig+0x240>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003366:	2b00      	cmp	r3, #0
 8003368:	d1f0      	bne.n	800334c <HAL_RCC_OscConfig+0xe8>
 800336a:	e000      	b.n	800336e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800336c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f003 0302 	and.w	r3, r3, #2
 8003376:	2b00      	cmp	r3, #0
 8003378:	d063      	beq.n	8003442 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800337a:	4b4a      	ldr	r3, [pc, #296]	@ (80034a4 <HAL_RCC_OscConfig+0x240>)
 800337c:	689b      	ldr	r3, [r3, #8]
 800337e:	f003 030c 	and.w	r3, r3, #12
 8003382:	2b00      	cmp	r3, #0
 8003384:	d00b      	beq.n	800339e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003386:	4b47      	ldr	r3, [pc, #284]	@ (80034a4 <HAL_RCC_OscConfig+0x240>)
 8003388:	689b      	ldr	r3, [r3, #8]
 800338a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800338e:	2b08      	cmp	r3, #8
 8003390:	d11c      	bne.n	80033cc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003392:	4b44      	ldr	r3, [pc, #272]	@ (80034a4 <HAL_RCC_OscConfig+0x240>)
 8003394:	685b      	ldr	r3, [r3, #4]
 8003396:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800339a:	2b00      	cmp	r3, #0
 800339c:	d116      	bne.n	80033cc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800339e:	4b41      	ldr	r3, [pc, #260]	@ (80034a4 <HAL_RCC_OscConfig+0x240>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f003 0302 	and.w	r3, r3, #2
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d005      	beq.n	80033b6 <HAL_RCC_OscConfig+0x152>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	68db      	ldr	r3, [r3, #12]
 80033ae:	2b01      	cmp	r3, #1
 80033b0:	d001      	beq.n	80033b6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80033b2:	2301      	movs	r3, #1
 80033b4:	e1c7      	b.n	8003746 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033b6:	4b3b      	ldr	r3, [pc, #236]	@ (80034a4 <HAL_RCC_OscConfig+0x240>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	691b      	ldr	r3, [r3, #16]
 80033c2:	00db      	lsls	r3, r3, #3
 80033c4:	4937      	ldr	r1, [pc, #220]	@ (80034a4 <HAL_RCC_OscConfig+0x240>)
 80033c6:	4313      	orrs	r3, r2
 80033c8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80033ca:	e03a      	b.n	8003442 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	68db      	ldr	r3, [r3, #12]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d020      	beq.n	8003416 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80033d4:	4b34      	ldr	r3, [pc, #208]	@ (80034a8 <HAL_RCC_OscConfig+0x244>)
 80033d6:	2201      	movs	r2, #1
 80033d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033da:	f7fe fcf9 	bl	8001dd0 <HAL_GetTick>
 80033de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033e0:	e008      	b.n	80033f4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80033e2:	f7fe fcf5 	bl	8001dd0 <HAL_GetTick>
 80033e6:	4602      	mov	r2, r0
 80033e8:	693b      	ldr	r3, [r7, #16]
 80033ea:	1ad3      	subs	r3, r2, r3
 80033ec:	2b02      	cmp	r3, #2
 80033ee:	d901      	bls.n	80033f4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80033f0:	2303      	movs	r3, #3
 80033f2:	e1a8      	b.n	8003746 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033f4:	4b2b      	ldr	r3, [pc, #172]	@ (80034a4 <HAL_RCC_OscConfig+0x240>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f003 0302 	and.w	r3, r3, #2
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d0f0      	beq.n	80033e2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003400:	4b28      	ldr	r3, [pc, #160]	@ (80034a4 <HAL_RCC_OscConfig+0x240>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	691b      	ldr	r3, [r3, #16]
 800340c:	00db      	lsls	r3, r3, #3
 800340e:	4925      	ldr	r1, [pc, #148]	@ (80034a4 <HAL_RCC_OscConfig+0x240>)
 8003410:	4313      	orrs	r3, r2
 8003412:	600b      	str	r3, [r1, #0]
 8003414:	e015      	b.n	8003442 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003416:	4b24      	ldr	r3, [pc, #144]	@ (80034a8 <HAL_RCC_OscConfig+0x244>)
 8003418:	2200      	movs	r2, #0
 800341a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800341c:	f7fe fcd8 	bl	8001dd0 <HAL_GetTick>
 8003420:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003422:	e008      	b.n	8003436 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003424:	f7fe fcd4 	bl	8001dd0 <HAL_GetTick>
 8003428:	4602      	mov	r2, r0
 800342a:	693b      	ldr	r3, [r7, #16]
 800342c:	1ad3      	subs	r3, r2, r3
 800342e:	2b02      	cmp	r3, #2
 8003430:	d901      	bls.n	8003436 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003432:	2303      	movs	r3, #3
 8003434:	e187      	b.n	8003746 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003436:	4b1b      	ldr	r3, [pc, #108]	@ (80034a4 <HAL_RCC_OscConfig+0x240>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f003 0302 	and.w	r3, r3, #2
 800343e:	2b00      	cmp	r3, #0
 8003440:	d1f0      	bne.n	8003424 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f003 0308 	and.w	r3, r3, #8
 800344a:	2b00      	cmp	r3, #0
 800344c:	d036      	beq.n	80034bc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	695b      	ldr	r3, [r3, #20]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d016      	beq.n	8003484 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003456:	4b15      	ldr	r3, [pc, #84]	@ (80034ac <HAL_RCC_OscConfig+0x248>)
 8003458:	2201      	movs	r2, #1
 800345a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800345c:	f7fe fcb8 	bl	8001dd0 <HAL_GetTick>
 8003460:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003462:	e008      	b.n	8003476 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003464:	f7fe fcb4 	bl	8001dd0 <HAL_GetTick>
 8003468:	4602      	mov	r2, r0
 800346a:	693b      	ldr	r3, [r7, #16]
 800346c:	1ad3      	subs	r3, r2, r3
 800346e:	2b02      	cmp	r3, #2
 8003470:	d901      	bls.n	8003476 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003472:	2303      	movs	r3, #3
 8003474:	e167      	b.n	8003746 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003476:	4b0b      	ldr	r3, [pc, #44]	@ (80034a4 <HAL_RCC_OscConfig+0x240>)
 8003478:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800347a:	f003 0302 	and.w	r3, r3, #2
 800347e:	2b00      	cmp	r3, #0
 8003480:	d0f0      	beq.n	8003464 <HAL_RCC_OscConfig+0x200>
 8003482:	e01b      	b.n	80034bc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003484:	4b09      	ldr	r3, [pc, #36]	@ (80034ac <HAL_RCC_OscConfig+0x248>)
 8003486:	2200      	movs	r2, #0
 8003488:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800348a:	f7fe fca1 	bl	8001dd0 <HAL_GetTick>
 800348e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003490:	e00e      	b.n	80034b0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003492:	f7fe fc9d 	bl	8001dd0 <HAL_GetTick>
 8003496:	4602      	mov	r2, r0
 8003498:	693b      	ldr	r3, [r7, #16]
 800349a:	1ad3      	subs	r3, r2, r3
 800349c:	2b02      	cmp	r3, #2
 800349e:	d907      	bls.n	80034b0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80034a0:	2303      	movs	r3, #3
 80034a2:	e150      	b.n	8003746 <HAL_RCC_OscConfig+0x4e2>
 80034a4:	40023800 	.word	0x40023800
 80034a8:	42470000 	.word	0x42470000
 80034ac:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80034b0:	4b88      	ldr	r3, [pc, #544]	@ (80036d4 <HAL_RCC_OscConfig+0x470>)
 80034b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80034b4:	f003 0302 	and.w	r3, r3, #2
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d1ea      	bne.n	8003492 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f003 0304 	and.w	r3, r3, #4
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	f000 8097 	beq.w	80035f8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80034ca:	2300      	movs	r3, #0
 80034cc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80034ce:	4b81      	ldr	r3, [pc, #516]	@ (80036d4 <HAL_RCC_OscConfig+0x470>)
 80034d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d10f      	bne.n	80034fa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034da:	2300      	movs	r3, #0
 80034dc:	60bb      	str	r3, [r7, #8]
 80034de:	4b7d      	ldr	r3, [pc, #500]	@ (80036d4 <HAL_RCC_OscConfig+0x470>)
 80034e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034e2:	4a7c      	ldr	r2, [pc, #496]	@ (80036d4 <HAL_RCC_OscConfig+0x470>)
 80034e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80034ea:	4b7a      	ldr	r3, [pc, #488]	@ (80036d4 <HAL_RCC_OscConfig+0x470>)
 80034ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034f2:	60bb      	str	r3, [r7, #8]
 80034f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034f6:	2301      	movs	r3, #1
 80034f8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034fa:	4b77      	ldr	r3, [pc, #476]	@ (80036d8 <HAL_RCC_OscConfig+0x474>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003502:	2b00      	cmp	r3, #0
 8003504:	d118      	bne.n	8003538 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003506:	4b74      	ldr	r3, [pc, #464]	@ (80036d8 <HAL_RCC_OscConfig+0x474>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a73      	ldr	r2, [pc, #460]	@ (80036d8 <HAL_RCC_OscConfig+0x474>)
 800350c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003510:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003512:	f7fe fc5d 	bl	8001dd0 <HAL_GetTick>
 8003516:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003518:	e008      	b.n	800352c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800351a:	f7fe fc59 	bl	8001dd0 <HAL_GetTick>
 800351e:	4602      	mov	r2, r0
 8003520:	693b      	ldr	r3, [r7, #16]
 8003522:	1ad3      	subs	r3, r2, r3
 8003524:	2b02      	cmp	r3, #2
 8003526:	d901      	bls.n	800352c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003528:	2303      	movs	r3, #3
 800352a:	e10c      	b.n	8003746 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800352c:	4b6a      	ldr	r3, [pc, #424]	@ (80036d8 <HAL_RCC_OscConfig+0x474>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003534:	2b00      	cmp	r3, #0
 8003536:	d0f0      	beq.n	800351a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	689b      	ldr	r3, [r3, #8]
 800353c:	2b01      	cmp	r3, #1
 800353e:	d106      	bne.n	800354e <HAL_RCC_OscConfig+0x2ea>
 8003540:	4b64      	ldr	r3, [pc, #400]	@ (80036d4 <HAL_RCC_OscConfig+0x470>)
 8003542:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003544:	4a63      	ldr	r2, [pc, #396]	@ (80036d4 <HAL_RCC_OscConfig+0x470>)
 8003546:	f043 0301 	orr.w	r3, r3, #1
 800354a:	6713      	str	r3, [r2, #112]	@ 0x70
 800354c:	e01c      	b.n	8003588 <HAL_RCC_OscConfig+0x324>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	689b      	ldr	r3, [r3, #8]
 8003552:	2b05      	cmp	r3, #5
 8003554:	d10c      	bne.n	8003570 <HAL_RCC_OscConfig+0x30c>
 8003556:	4b5f      	ldr	r3, [pc, #380]	@ (80036d4 <HAL_RCC_OscConfig+0x470>)
 8003558:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800355a:	4a5e      	ldr	r2, [pc, #376]	@ (80036d4 <HAL_RCC_OscConfig+0x470>)
 800355c:	f043 0304 	orr.w	r3, r3, #4
 8003560:	6713      	str	r3, [r2, #112]	@ 0x70
 8003562:	4b5c      	ldr	r3, [pc, #368]	@ (80036d4 <HAL_RCC_OscConfig+0x470>)
 8003564:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003566:	4a5b      	ldr	r2, [pc, #364]	@ (80036d4 <HAL_RCC_OscConfig+0x470>)
 8003568:	f043 0301 	orr.w	r3, r3, #1
 800356c:	6713      	str	r3, [r2, #112]	@ 0x70
 800356e:	e00b      	b.n	8003588 <HAL_RCC_OscConfig+0x324>
 8003570:	4b58      	ldr	r3, [pc, #352]	@ (80036d4 <HAL_RCC_OscConfig+0x470>)
 8003572:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003574:	4a57      	ldr	r2, [pc, #348]	@ (80036d4 <HAL_RCC_OscConfig+0x470>)
 8003576:	f023 0301 	bic.w	r3, r3, #1
 800357a:	6713      	str	r3, [r2, #112]	@ 0x70
 800357c:	4b55      	ldr	r3, [pc, #340]	@ (80036d4 <HAL_RCC_OscConfig+0x470>)
 800357e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003580:	4a54      	ldr	r2, [pc, #336]	@ (80036d4 <HAL_RCC_OscConfig+0x470>)
 8003582:	f023 0304 	bic.w	r3, r3, #4
 8003586:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	689b      	ldr	r3, [r3, #8]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d015      	beq.n	80035bc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003590:	f7fe fc1e 	bl	8001dd0 <HAL_GetTick>
 8003594:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003596:	e00a      	b.n	80035ae <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003598:	f7fe fc1a 	bl	8001dd0 <HAL_GetTick>
 800359c:	4602      	mov	r2, r0
 800359e:	693b      	ldr	r3, [r7, #16]
 80035a0:	1ad3      	subs	r3, r2, r3
 80035a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d901      	bls.n	80035ae <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80035aa:	2303      	movs	r3, #3
 80035ac:	e0cb      	b.n	8003746 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035ae:	4b49      	ldr	r3, [pc, #292]	@ (80036d4 <HAL_RCC_OscConfig+0x470>)
 80035b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035b2:	f003 0302 	and.w	r3, r3, #2
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d0ee      	beq.n	8003598 <HAL_RCC_OscConfig+0x334>
 80035ba:	e014      	b.n	80035e6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035bc:	f7fe fc08 	bl	8001dd0 <HAL_GetTick>
 80035c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035c2:	e00a      	b.n	80035da <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80035c4:	f7fe fc04 	bl	8001dd0 <HAL_GetTick>
 80035c8:	4602      	mov	r2, r0
 80035ca:	693b      	ldr	r3, [r7, #16]
 80035cc:	1ad3      	subs	r3, r2, r3
 80035ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d901      	bls.n	80035da <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80035d6:	2303      	movs	r3, #3
 80035d8:	e0b5      	b.n	8003746 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035da:	4b3e      	ldr	r3, [pc, #248]	@ (80036d4 <HAL_RCC_OscConfig+0x470>)
 80035dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035de:	f003 0302 	and.w	r3, r3, #2
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d1ee      	bne.n	80035c4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80035e6:	7dfb      	ldrb	r3, [r7, #23]
 80035e8:	2b01      	cmp	r3, #1
 80035ea:	d105      	bne.n	80035f8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035ec:	4b39      	ldr	r3, [pc, #228]	@ (80036d4 <HAL_RCC_OscConfig+0x470>)
 80035ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035f0:	4a38      	ldr	r2, [pc, #224]	@ (80036d4 <HAL_RCC_OscConfig+0x470>)
 80035f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80035f6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	699b      	ldr	r3, [r3, #24]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	f000 80a1 	beq.w	8003744 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003602:	4b34      	ldr	r3, [pc, #208]	@ (80036d4 <HAL_RCC_OscConfig+0x470>)
 8003604:	689b      	ldr	r3, [r3, #8]
 8003606:	f003 030c 	and.w	r3, r3, #12
 800360a:	2b08      	cmp	r3, #8
 800360c:	d05c      	beq.n	80036c8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	699b      	ldr	r3, [r3, #24]
 8003612:	2b02      	cmp	r3, #2
 8003614:	d141      	bne.n	800369a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003616:	4b31      	ldr	r3, [pc, #196]	@ (80036dc <HAL_RCC_OscConfig+0x478>)
 8003618:	2200      	movs	r2, #0
 800361a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800361c:	f7fe fbd8 	bl	8001dd0 <HAL_GetTick>
 8003620:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003622:	e008      	b.n	8003636 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003624:	f7fe fbd4 	bl	8001dd0 <HAL_GetTick>
 8003628:	4602      	mov	r2, r0
 800362a:	693b      	ldr	r3, [r7, #16]
 800362c:	1ad3      	subs	r3, r2, r3
 800362e:	2b02      	cmp	r3, #2
 8003630:	d901      	bls.n	8003636 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003632:	2303      	movs	r3, #3
 8003634:	e087      	b.n	8003746 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003636:	4b27      	ldr	r3, [pc, #156]	@ (80036d4 <HAL_RCC_OscConfig+0x470>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800363e:	2b00      	cmp	r3, #0
 8003640:	d1f0      	bne.n	8003624 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	69da      	ldr	r2, [r3, #28]
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6a1b      	ldr	r3, [r3, #32]
 800364a:	431a      	orrs	r2, r3
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003650:	019b      	lsls	r3, r3, #6
 8003652:	431a      	orrs	r2, r3
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003658:	085b      	lsrs	r3, r3, #1
 800365a:	3b01      	subs	r3, #1
 800365c:	041b      	lsls	r3, r3, #16
 800365e:	431a      	orrs	r2, r3
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003664:	061b      	lsls	r3, r3, #24
 8003666:	491b      	ldr	r1, [pc, #108]	@ (80036d4 <HAL_RCC_OscConfig+0x470>)
 8003668:	4313      	orrs	r3, r2
 800366a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800366c:	4b1b      	ldr	r3, [pc, #108]	@ (80036dc <HAL_RCC_OscConfig+0x478>)
 800366e:	2201      	movs	r2, #1
 8003670:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003672:	f7fe fbad 	bl	8001dd0 <HAL_GetTick>
 8003676:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003678:	e008      	b.n	800368c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800367a:	f7fe fba9 	bl	8001dd0 <HAL_GetTick>
 800367e:	4602      	mov	r2, r0
 8003680:	693b      	ldr	r3, [r7, #16]
 8003682:	1ad3      	subs	r3, r2, r3
 8003684:	2b02      	cmp	r3, #2
 8003686:	d901      	bls.n	800368c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003688:	2303      	movs	r3, #3
 800368a:	e05c      	b.n	8003746 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800368c:	4b11      	ldr	r3, [pc, #68]	@ (80036d4 <HAL_RCC_OscConfig+0x470>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003694:	2b00      	cmp	r3, #0
 8003696:	d0f0      	beq.n	800367a <HAL_RCC_OscConfig+0x416>
 8003698:	e054      	b.n	8003744 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800369a:	4b10      	ldr	r3, [pc, #64]	@ (80036dc <HAL_RCC_OscConfig+0x478>)
 800369c:	2200      	movs	r2, #0
 800369e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036a0:	f7fe fb96 	bl	8001dd0 <HAL_GetTick>
 80036a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036a6:	e008      	b.n	80036ba <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80036a8:	f7fe fb92 	bl	8001dd0 <HAL_GetTick>
 80036ac:	4602      	mov	r2, r0
 80036ae:	693b      	ldr	r3, [r7, #16]
 80036b0:	1ad3      	subs	r3, r2, r3
 80036b2:	2b02      	cmp	r3, #2
 80036b4:	d901      	bls.n	80036ba <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80036b6:	2303      	movs	r3, #3
 80036b8:	e045      	b.n	8003746 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036ba:	4b06      	ldr	r3, [pc, #24]	@ (80036d4 <HAL_RCC_OscConfig+0x470>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d1f0      	bne.n	80036a8 <HAL_RCC_OscConfig+0x444>
 80036c6:	e03d      	b.n	8003744 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	699b      	ldr	r3, [r3, #24]
 80036cc:	2b01      	cmp	r3, #1
 80036ce:	d107      	bne.n	80036e0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80036d0:	2301      	movs	r3, #1
 80036d2:	e038      	b.n	8003746 <HAL_RCC_OscConfig+0x4e2>
 80036d4:	40023800 	.word	0x40023800
 80036d8:	40007000 	.word	0x40007000
 80036dc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80036e0:	4b1b      	ldr	r3, [pc, #108]	@ (8003750 <HAL_RCC_OscConfig+0x4ec>)
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	699b      	ldr	r3, [r3, #24]
 80036ea:	2b01      	cmp	r3, #1
 80036ec:	d028      	beq.n	8003740 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80036f8:	429a      	cmp	r2, r3
 80036fa:	d121      	bne.n	8003740 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003706:	429a      	cmp	r2, r3
 8003708:	d11a      	bne.n	8003740 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800370a:	68fa      	ldr	r2, [r7, #12]
 800370c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003710:	4013      	ands	r3, r2
 8003712:	687a      	ldr	r2, [r7, #4]
 8003714:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003716:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003718:	4293      	cmp	r3, r2
 800371a:	d111      	bne.n	8003740 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003726:	085b      	lsrs	r3, r3, #1
 8003728:	3b01      	subs	r3, #1
 800372a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800372c:	429a      	cmp	r2, r3
 800372e:	d107      	bne.n	8003740 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800373a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800373c:	429a      	cmp	r2, r3
 800373e:	d001      	beq.n	8003744 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003740:	2301      	movs	r3, #1
 8003742:	e000      	b.n	8003746 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003744:	2300      	movs	r3, #0
}
 8003746:	4618      	mov	r0, r3
 8003748:	3718      	adds	r7, #24
 800374a:	46bd      	mov	sp, r7
 800374c:	bd80      	pop	{r7, pc}
 800374e:	bf00      	nop
 8003750:	40023800 	.word	0x40023800

08003754 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b084      	sub	sp, #16
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
 800375c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2b00      	cmp	r3, #0
 8003762:	d101      	bne.n	8003768 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003764:	2301      	movs	r3, #1
 8003766:	e0cc      	b.n	8003902 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003768:	4b68      	ldr	r3, [pc, #416]	@ (800390c <HAL_RCC_ClockConfig+0x1b8>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f003 0307 	and.w	r3, r3, #7
 8003770:	683a      	ldr	r2, [r7, #0]
 8003772:	429a      	cmp	r2, r3
 8003774:	d90c      	bls.n	8003790 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003776:	4b65      	ldr	r3, [pc, #404]	@ (800390c <HAL_RCC_ClockConfig+0x1b8>)
 8003778:	683a      	ldr	r2, [r7, #0]
 800377a:	b2d2      	uxtb	r2, r2
 800377c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800377e:	4b63      	ldr	r3, [pc, #396]	@ (800390c <HAL_RCC_ClockConfig+0x1b8>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f003 0307 	and.w	r3, r3, #7
 8003786:	683a      	ldr	r2, [r7, #0]
 8003788:	429a      	cmp	r2, r3
 800378a:	d001      	beq.n	8003790 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800378c:	2301      	movs	r3, #1
 800378e:	e0b8      	b.n	8003902 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f003 0302 	and.w	r3, r3, #2
 8003798:	2b00      	cmp	r3, #0
 800379a:	d020      	beq.n	80037de <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f003 0304 	and.w	r3, r3, #4
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d005      	beq.n	80037b4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80037a8:	4b59      	ldr	r3, [pc, #356]	@ (8003910 <HAL_RCC_ClockConfig+0x1bc>)
 80037aa:	689b      	ldr	r3, [r3, #8]
 80037ac:	4a58      	ldr	r2, [pc, #352]	@ (8003910 <HAL_RCC_ClockConfig+0x1bc>)
 80037ae:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80037b2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f003 0308 	and.w	r3, r3, #8
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d005      	beq.n	80037cc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80037c0:	4b53      	ldr	r3, [pc, #332]	@ (8003910 <HAL_RCC_ClockConfig+0x1bc>)
 80037c2:	689b      	ldr	r3, [r3, #8]
 80037c4:	4a52      	ldr	r2, [pc, #328]	@ (8003910 <HAL_RCC_ClockConfig+0x1bc>)
 80037c6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80037ca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037cc:	4b50      	ldr	r3, [pc, #320]	@ (8003910 <HAL_RCC_ClockConfig+0x1bc>)
 80037ce:	689b      	ldr	r3, [r3, #8]
 80037d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	689b      	ldr	r3, [r3, #8]
 80037d8:	494d      	ldr	r1, [pc, #308]	@ (8003910 <HAL_RCC_ClockConfig+0x1bc>)
 80037da:	4313      	orrs	r3, r2
 80037dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f003 0301 	and.w	r3, r3, #1
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d044      	beq.n	8003874 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	2b01      	cmp	r3, #1
 80037f0:	d107      	bne.n	8003802 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037f2:	4b47      	ldr	r3, [pc, #284]	@ (8003910 <HAL_RCC_ClockConfig+0x1bc>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d119      	bne.n	8003832 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	e07f      	b.n	8003902 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	685b      	ldr	r3, [r3, #4]
 8003806:	2b02      	cmp	r3, #2
 8003808:	d003      	beq.n	8003812 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800380e:	2b03      	cmp	r3, #3
 8003810:	d107      	bne.n	8003822 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003812:	4b3f      	ldr	r3, [pc, #252]	@ (8003910 <HAL_RCC_ClockConfig+0x1bc>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800381a:	2b00      	cmp	r3, #0
 800381c:	d109      	bne.n	8003832 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800381e:	2301      	movs	r3, #1
 8003820:	e06f      	b.n	8003902 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003822:	4b3b      	ldr	r3, [pc, #236]	@ (8003910 <HAL_RCC_ClockConfig+0x1bc>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f003 0302 	and.w	r3, r3, #2
 800382a:	2b00      	cmp	r3, #0
 800382c:	d101      	bne.n	8003832 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800382e:	2301      	movs	r3, #1
 8003830:	e067      	b.n	8003902 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003832:	4b37      	ldr	r3, [pc, #220]	@ (8003910 <HAL_RCC_ClockConfig+0x1bc>)
 8003834:	689b      	ldr	r3, [r3, #8]
 8003836:	f023 0203 	bic.w	r2, r3, #3
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	685b      	ldr	r3, [r3, #4]
 800383e:	4934      	ldr	r1, [pc, #208]	@ (8003910 <HAL_RCC_ClockConfig+0x1bc>)
 8003840:	4313      	orrs	r3, r2
 8003842:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003844:	f7fe fac4 	bl	8001dd0 <HAL_GetTick>
 8003848:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800384a:	e00a      	b.n	8003862 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800384c:	f7fe fac0 	bl	8001dd0 <HAL_GetTick>
 8003850:	4602      	mov	r2, r0
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	1ad3      	subs	r3, r2, r3
 8003856:	f241 3288 	movw	r2, #5000	@ 0x1388
 800385a:	4293      	cmp	r3, r2
 800385c:	d901      	bls.n	8003862 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800385e:	2303      	movs	r3, #3
 8003860:	e04f      	b.n	8003902 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003862:	4b2b      	ldr	r3, [pc, #172]	@ (8003910 <HAL_RCC_ClockConfig+0x1bc>)
 8003864:	689b      	ldr	r3, [r3, #8]
 8003866:	f003 020c 	and.w	r2, r3, #12
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	009b      	lsls	r3, r3, #2
 8003870:	429a      	cmp	r2, r3
 8003872:	d1eb      	bne.n	800384c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003874:	4b25      	ldr	r3, [pc, #148]	@ (800390c <HAL_RCC_ClockConfig+0x1b8>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f003 0307 	and.w	r3, r3, #7
 800387c:	683a      	ldr	r2, [r7, #0]
 800387e:	429a      	cmp	r2, r3
 8003880:	d20c      	bcs.n	800389c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003882:	4b22      	ldr	r3, [pc, #136]	@ (800390c <HAL_RCC_ClockConfig+0x1b8>)
 8003884:	683a      	ldr	r2, [r7, #0]
 8003886:	b2d2      	uxtb	r2, r2
 8003888:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800388a:	4b20      	ldr	r3, [pc, #128]	@ (800390c <HAL_RCC_ClockConfig+0x1b8>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f003 0307 	and.w	r3, r3, #7
 8003892:	683a      	ldr	r2, [r7, #0]
 8003894:	429a      	cmp	r2, r3
 8003896:	d001      	beq.n	800389c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003898:	2301      	movs	r3, #1
 800389a:	e032      	b.n	8003902 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f003 0304 	and.w	r3, r3, #4
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d008      	beq.n	80038ba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80038a8:	4b19      	ldr	r3, [pc, #100]	@ (8003910 <HAL_RCC_ClockConfig+0x1bc>)
 80038aa:	689b      	ldr	r3, [r3, #8]
 80038ac:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	68db      	ldr	r3, [r3, #12]
 80038b4:	4916      	ldr	r1, [pc, #88]	@ (8003910 <HAL_RCC_ClockConfig+0x1bc>)
 80038b6:	4313      	orrs	r3, r2
 80038b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f003 0308 	and.w	r3, r3, #8
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d009      	beq.n	80038da <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80038c6:	4b12      	ldr	r3, [pc, #72]	@ (8003910 <HAL_RCC_ClockConfig+0x1bc>)
 80038c8:	689b      	ldr	r3, [r3, #8]
 80038ca:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	691b      	ldr	r3, [r3, #16]
 80038d2:	00db      	lsls	r3, r3, #3
 80038d4:	490e      	ldr	r1, [pc, #56]	@ (8003910 <HAL_RCC_ClockConfig+0x1bc>)
 80038d6:	4313      	orrs	r3, r2
 80038d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80038da:	f000 f821 	bl	8003920 <HAL_RCC_GetSysClockFreq>
 80038de:	4602      	mov	r2, r0
 80038e0:	4b0b      	ldr	r3, [pc, #44]	@ (8003910 <HAL_RCC_ClockConfig+0x1bc>)
 80038e2:	689b      	ldr	r3, [r3, #8]
 80038e4:	091b      	lsrs	r3, r3, #4
 80038e6:	f003 030f 	and.w	r3, r3, #15
 80038ea:	490a      	ldr	r1, [pc, #40]	@ (8003914 <HAL_RCC_ClockConfig+0x1c0>)
 80038ec:	5ccb      	ldrb	r3, [r1, r3]
 80038ee:	fa22 f303 	lsr.w	r3, r2, r3
 80038f2:	4a09      	ldr	r2, [pc, #36]	@ (8003918 <HAL_RCC_ClockConfig+0x1c4>)
 80038f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80038f6:	4b09      	ldr	r3, [pc, #36]	@ (800391c <HAL_RCC_ClockConfig+0x1c8>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4618      	mov	r0, r3
 80038fc:	f7fe f914 	bl	8001b28 <HAL_InitTick>

  return HAL_OK;
 8003900:	2300      	movs	r3, #0
}
 8003902:	4618      	mov	r0, r3
 8003904:	3710      	adds	r7, #16
 8003906:	46bd      	mov	sp, r7
 8003908:	bd80      	pop	{r7, pc}
 800390a:	bf00      	nop
 800390c:	40023c00 	.word	0x40023c00
 8003910:	40023800 	.word	0x40023800
 8003914:	0800e27c 	.word	0x0800e27c
 8003918:	20000020 	.word	0x20000020
 800391c:	20000024 	.word	0x20000024

08003920 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003920:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003924:	b090      	sub	sp, #64	@ 0x40
 8003926:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003928:	2300      	movs	r3, #0
 800392a:	637b      	str	r3, [r7, #52]	@ 0x34
 800392c:	2300      	movs	r3, #0
 800392e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003930:	2300      	movs	r3, #0
 8003932:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003934:	2300      	movs	r3, #0
 8003936:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003938:	4b59      	ldr	r3, [pc, #356]	@ (8003aa0 <HAL_RCC_GetSysClockFreq+0x180>)
 800393a:	689b      	ldr	r3, [r3, #8]
 800393c:	f003 030c 	and.w	r3, r3, #12
 8003940:	2b08      	cmp	r3, #8
 8003942:	d00d      	beq.n	8003960 <HAL_RCC_GetSysClockFreq+0x40>
 8003944:	2b08      	cmp	r3, #8
 8003946:	f200 80a1 	bhi.w	8003a8c <HAL_RCC_GetSysClockFreq+0x16c>
 800394a:	2b00      	cmp	r3, #0
 800394c:	d002      	beq.n	8003954 <HAL_RCC_GetSysClockFreq+0x34>
 800394e:	2b04      	cmp	r3, #4
 8003950:	d003      	beq.n	800395a <HAL_RCC_GetSysClockFreq+0x3a>
 8003952:	e09b      	b.n	8003a8c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003954:	4b53      	ldr	r3, [pc, #332]	@ (8003aa4 <HAL_RCC_GetSysClockFreq+0x184>)
 8003956:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8003958:	e09b      	b.n	8003a92 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800395a:	4b53      	ldr	r3, [pc, #332]	@ (8003aa8 <HAL_RCC_GetSysClockFreq+0x188>)
 800395c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800395e:	e098      	b.n	8003a92 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003960:	4b4f      	ldr	r3, [pc, #316]	@ (8003aa0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003968:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800396a:	4b4d      	ldr	r3, [pc, #308]	@ (8003aa0 <HAL_RCC_GetSysClockFreq+0x180>)
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003972:	2b00      	cmp	r3, #0
 8003974:	d028      	beq.n	80039c8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003976:	4b4a      	ldr	r3, [pc, #296]	@ (8003aa0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	099b      	lsrs	r3, r3, #6
 800397c:	2200      	movs	r2, #0
 800397e:	623b      	str	r3, [r7, #32]
 8003980:	627a      	str	r2, [r7, #36]	@ 0x24
 8003982:	6a3b      	ldr	r3, [r7, #32]
 8003984:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003988:	2100      	movs	r1, #0
 800398a:	4b47      	ldr	r3, [pc, #284]	@ (8003aa8 <HAL_RCC_GetSysClockFreq+0x188>)
 800398c:	fb03 f201 	mul.w	r2, r3, r1
 8003990:	2300      	movs	r3, #0
 8003992:	fb00 f303 	mul.w	r3, r0, r3
 8003996:	4413      	add	r3, r2
 8003998:	4a43      	ldr	r2, [pc, #268]	@ (8003aa8 <HAL_RCC_GetSysClockFreq+0x188>)
 800399a:	fba0 1202 	umull	r1, r2, r0, r2
 800399e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80039a0:	460a      	mov	r2, r1
 80039a2:	62ba      	str	r2, [r7, #40]	@ 0x28
 80039a4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80039a6:	4413      	add	r3, r2
 80039a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80039aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039ac:	2200      	movs	r2, #0
 80039ae:	61bb      	str	r3, [r7, #24]
 80039b0:	61fa      	str	r2, [r7, #28]
 80039b2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80039b6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80039ba:	f7fc fc61 	bl	8000280 <__aeabi_uldivmod>
 80039be:	4602      	mov	r2, r0
 80039c0:	460b      	mov	r3, r1
 80039c2:	4613      	mov	r3, r2
 80039c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80039c6:	e053      	b.n	8003a70 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80039c8:	4b35      	ldr	r3, [pc, #212]	@ (8003aa0 <HAL_RCC_GetSysClockFreq+0x180>)
 80039ca:	685b      	ldr	r3, [r3, #4]
 80039cc:	099b      	lsrs	r3, r3, #6
 80039ce:	2200      	movs	r2, #0
 80039d0:	613b      	str	r3, [r7, #16]
 80039d2:	617a      	str	r2, [r7, #20]
 80039d4:	693b      	ldr	r3, [r7, #16]
 80039d6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80039da:	f04f 0b00 	mov.w	fp, #0
 80039de:	4652      	mov	r2, sl
 80039e0:	465b      	mov	r3, fp
 80039e2:	f04f 0000 	mov.w	r0, #0
 80039e6:	f04f 0100 	mov.w	r1, #0
 80039ea:	0159      	lsls	r1, r3, #5
 80039ec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80039f0:	0150      	lsls	r0, r2, #5
 80039f2:	4602      	mov	r2, r0
 80039f4:	460b      	mov	r3, r1
 80039f6:	ebb2 080a 	subs.w	r8, r2, sl
 80039fa:	eb63 090b 	sbc.w	r9, r3, fp
 80039fe:	f04f 0200 	mov.w	r2, #0
 8003a02:	f04f 0300 	mov.w	r3, #0
 8003a06:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003a0a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003a0e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003a12:	ebb2 0408 	subs.w	r4, r2, r8
 8003a16:	eb63 0509 	sbc.w	r5, r3, r9
 8003a1a:	f04f 0200 	mov.w	r2, #0
 8003a1e:	f04f 0300 	mov.w	r3, #0
 8003a22:	00eb      	lsls	r3, r5, #3
 8003a24:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003a28:	00e2      	lsls	r2, r4, #3
 8003a2a:	4614      	mov	r4, r2
 8003a2c:	461d      	mov	r5, r3
 8003a2e:	eb14 030a 	adds.w	r3, r4, sl
 8003a32:	603b      	str	r3, [r7, #0]
 8003a34:	eb45 030b 	adc.w	r3, r5, fp
 8003a38:	607b      	str	r3, [r7, #4]
 8003a3a:	f04f 0200 	mov.w	r2, #0
 8003a3e:	f04f 0300 	mov.w	r3, #0
 8003a42:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003a46:	4629      	mov	r1, r5
 8003a48:	028b      	lsls	r3, r1, #10
 8003a4a:	4621      	mov	r1, r4
 8003a4c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003a50:	4621      	mov	r1, r4
 8003a52:	028a      	lsls	r2, r1, #10
 8003a54:	4610      	mov	r0, r2
 8003a56:	4619      	mov	r1, r3
 8003a58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	60bb      	str	r3, [r7, #8]
 8003a5e:	60fa      	str	r2, [r7, #12]
 8003a60:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003a64:	f7fc fc0c 	bl	8000280 <__aeabi_uldivmod>
 8003a68:	4602      	mov	r2, r0
 8003a6a:	460b      	mov	r3, r1
 8003a6c:	4613      	mov	r3, r2
 8003a6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003a70:	4b0b      	ldr	r3, [pc, #44]	@ (8003aa0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003a72:	685b      	ldr	r3, [r3, #4]
 8003a74:	0c1b      	lsrs	r3, r3, #16
 8003a76:	f003 0303 	and.w	r3, r3, #3
 8003a7a:	3301      	adds	r3, #1
 8003a7c:	005b      	lsls	r3, r3, #1
 8003a7e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8003a80:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003a82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a84:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a88:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003a8a:	e002      	b.n	8003a92 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003a8c:	4b05      	ldr	r3, [pc, #20]	@ (8003aa4 <HAL_RCC_GetSysClockFreq+0x184>)
 8003a8e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003a90:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003a94:	4618      	mov	r0, r3
 8003a96:	3740      	adds	r7, #64	@ 0x40
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a9e:	bf00      	nop
 8003aa0:	40023800 	.word	0x40023800
 8003aa4:	00f42400 	.word	0x00f42400
 8003aa8:	017d7840 	.word	0x017d7840

08003aac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003aac:	b480      	push	{r7}
 8003aae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ab0:	4b03      	ldr	r3, [pc, #12]	@ (8003ac0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
}
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abc:	4770      	bx	lr
 8003abe:	bf00      	nop
 8003ac0:	20000020 	.word	0x20000020

08003ac4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003ac8:	f7ff fff0 	bl	8003aac <HAL_RCC_GetHCLKFreq>
 8003acc:	4602      	mov	r2, r0
 8003ace:	4b05      	ldr	r3, [pc, #20]	@ (8003ae4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003ad0:	689b      	ldr	r3, [r3, #8]
 8003ad2:	0a9b      	lsrs	r3, r3, #10
 8003ad4:	f003 0307 	and.w	r3, r3, #7
 8003ad8:	4903      	ldr	r1, [pc, #12]	@ (8003ae8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ada:	5ccb      	ldrb	r3, [r1, r3]
 8003adc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	bd80      	pop	{r7, pc}
 8003ae4:	40023800 	.word	0x40023800
 8003ae8:	0800e28c 	.word	0x0800e28c

08003aec <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003aec:	b480      	push	{r7}
 8003aee:	b083      	sub	sp, #12
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
 8003af4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	220f      	movs	r2, #15
 8003afa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003afc:	4b12      	ldr	r3, [pc, #72]	@ (8003b48 <HAL_RCC_GetClockConfig+0x5c>)
 8003afe:	689b      	ldr	r3, [r3, #8]
 8003b00:	f003 0203 	and.w	r2, r3, #3
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003b08:	4b0f      	ldr	r3, [pc, #60]	@ (8003b48 <HAL_RCC_GetClockConfig+0x5c>)
 8003b0a:	689b      	ldr	r3, [r3, #8]
 8003b0c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003b14:	4b0c      	ldr	r3, [pc, #48]	@ (8003b48 <HAL_RCC_GetClockConfig+0x5c>)
 8003b16:	689b      	ldr	r3, [r3, #8]
 8003b18:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003b20:	4b09      	ldr	r3, [pc, #36]	@ (8003b48 <HAL_RCC_GetClockConfig+0x5c>)
 8003b22:	689b      	ldr	r3, [r3, #8]
 8003b24:	08db      	lsrs	r3, r3, #3
 8003b26:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003b2e:	4b07      	ldr	r3, [pc, #28]	@ (8003b4c <HAL_RCC_GetClockConfig+0x60>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f003 0207 	and.w	r2, r3, #7
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	601a      	str	r2, [r3, #0]
}
 8003b3a:	bf00      	nop
 8003b3c:	370c      	adds	r7, #12
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b44:	4770      	bx	lr
 8003b46:	bf00      	nop
 8003b48:	40023800 	.word	0x40023800
 8003b4c:	40023c00 	.word	0x40023c00

08003b50 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b082      	sub	sp, #8
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d101      	bne.n	8003b62 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003b5e:	2301      	movs	r3, #1
 8003b60:	e07b      	b.n	8003c5a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d108      	bne.n	8003b7c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003b72:	d009      	beq.n	8003b88 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2200      	movs	r2, #0
 8003b78:	61da      	str	r2, [r3, #28]
 8003b7a:	e005      	b.n	8003b88 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2200      	movs	r2, #0
 8003b80:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2200      	movs	r2, #0
 8003b86:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003b94:	b2db      	uxtb	r3, r3
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d106      	bne.n	8003ba8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003ba2:	6878      	ldr	r0, [r7, #4]
 8003ba4:	f7fd ff78 	bl	8001a98 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2202      	movs	r2, #2
 8003bac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	681a      	ldr	r2, [r3, #0]
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003bbe:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	685b      	ldr	r3, [r3, #4]
 8003bc4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	689b      	ldr	r3, [r3, #8]
 8003bcc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003bd0:	431a      	orrs	r2, r3
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	68db      	ldr	r3, [r3, #12]
 8003bd6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003bda:	431a      	orrs	r2, r3
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	691b      	ldr	r3, [r3, #16]
 8003be0:	f003 0302 	and.w	r3, r3, #2
 8003be4:	431a      	orrs	r2, r3
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	695b      	ldr	r3, [r3, #20]
 8003bea:	f003 0301 	and.w	r3, r3, #1
 8003bee:	431a      	orrs	r2, r3
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	699b      	ldr	r3, [r3, #24]
 8003bf4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003bf8:	431a      	orrs	r2, r3
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	69db      	ldr	r3, [r3, #28]
 8003bfe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003c02:	431a      	orrs	r2, r3
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6a1b      	ldr	r3, [r3, #32]
 8003c08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c0c:	ea42 0103 	orr.w	r1, r2, r3
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c14:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	430a      	orrs	r2, r1
 8003c1e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	699b      	ldr	r3, [r3, #24]
 8003c24:	0c1b      	lsrs	r3, r3, #16
 8003c26:	f003 0104 	and.w	r1, r3, #4
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c2e:	f003 0210 	and.w	r2, r3, #16
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	430a      	orrs	r2, r1
 8003c38:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	69da      	ldr	r2, [r3, #28]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003c48:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2201      	movs	r2, #1
 8003c54:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003c58:	2300      	movs	r3, #0
}
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	3708      	adds	r7, #8
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	bd80      	pop	{r7, pc}

08003c62 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c62:	b580      	push	{r7, lr}
 8003c64:	b088      	sub	sp, #32
 8003c66:	af00      	add	r7, sp, #0
 8003c68:	60f8      	str	r0, [r7, #12]
 8003c6a:	60b9      	str	r1, [r7, #8]
 8003c6c:	603b      	str	r3, [r7, #0]
 8003c6e:	4613      	mov	r3, r2
 8003c70:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003c72:	2300      	movs	r3, #0
 8003c74:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003c7c:	2b01      	cmp	r3, #1
 8003c7e:	d101      	bne.n	8003c84 <HAL_SPI_Transmit+0x22>
 8003c80:	2302      	movs	r3, #2
 8003c82:	e12d      	b.n	8003ee0 <HAL_SPI_Transmit+0x27e>
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	2201      	movs	r2, #1
 8003c88:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003c8c:	f7fe f8a0 	bl	8001dd0 <HAL_GetTick>
 8003c90:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003c92:	88fb      	ldrh	r3, [r7, #6]
 8003c94:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003c9c:	b2db      	uxtb	r3, r3
 8003c9e:	2b01      	cmp	r3, #1
 8003ca0:	d002      	beq.n	8003ca8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003ca2:	2302      	movs	r3, #2
 8003ca4:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003ca6:	e116      	b.n	8003ed6 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8003ca8:	68bb      	ldr	r3, [r7, #8]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d002      	beq.n	8003cb4 <HAL_SPI_Transmit+0x52>
 8003cae:	88fb      	ldrh	r3, [r7, #6]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d102      	bne.n	8003cba <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003cb8:	e10d      	b.n	8003ed6 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	2203      	movs	r2, #3
 8003cbe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	68ba      	ldr	r2, [r7, #8]
 8003ccc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	88fa      	ldrh	r2, [r7, #6]
 8003cd2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	88fa      	ldrh	r2, [r7, #6]
 8003cd8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	2200      	movs	r2, #0
 8003cea:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	2200      	movs	r2, #0
 8003cf0:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	689b      	ldr	r3, [r3, #8]
 8003cfc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d00:	d10f      	bne.n	8003d22 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	681a      	ldr	r2, [r3, #0]
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003d10:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	681a      	ldr	r2, [r3, #0]
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003d20:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d2c:	2b40      	cmp	r3, #64	@ 0x40
 8003d2e:	d007      	beq.n	8003d40 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	681a      	ldr	r2, [r3, #0]
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003d3e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	68db      	ldr	r3, [r3, #12]
 8003d44:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d48:	d14f      	bne.n	8003dea <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	685b      	ldr	r3, [r3, #4]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d002      	beq.n	8003d58 <HAL_SPI_Transmit+0xf6>
 8003d52:	8afb      	ldrh	r3, [r7, #22]
 8003d54:	2b01      	cmp	r3, #1
 8003d56:	d142      	bne.n	8003dde <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d5c:	881a      	ldrh	r2, [r3, #0]
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d68:	1c9a      	adds	r2, r3, #2
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003d72:	b29b      	uxth	r3, r3
 8003d74:	3b01      	subs	r3, #1
 8003d76:	b29a      	uxth	r2, r3
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003d7c:	e02f      	b.n	8003dde <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	689b      	ldr	r3, [r3, #8]
 8003d84:	f003 0302 	and.w	r3, r3, #2
 8003d88:	2b02      	cmp	r3, #2
 8003d8a:	d112      	bne.n	8003db2 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d90:	881a      	ldrh	r2, [r3, #0]
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d9c:	1c9a      	adds	r2, r3, #2
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003da6:	b29b      	uxth	r3, r3
 8003da8:	3b01      	subs	r3, #1
 8003daa:	b29a      	uxth	r2, r3
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003db0:	e015      	b.n	8003dde <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003db2:	f7fe f80d 	bl	8001dd0 <HAL_GetTick>
 8003db6:	4602      	mov	r2, r0
 8003db8:	69bb      	ldr	r3, [r7, #24]
 8003dba:	1ad3      	subs	r3, r2, r3
 8003dbc:	683a      	ldr	r2, [r7, #0]
 8003dbe:	429a      	cmp	r2, r3
 8003dc0:	d803      	bhi.n	8003dca <HAL_SPI_Transmit+0x168>
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dc8:	d102      	bne.n	8003dd0 <HAL_SPI_Transmit+0x16e>
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d106      	bne.n	8003dde <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8003dd0:	2303      	movs	r3, #3
 8003dd2:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	2201      	movs	r2, #1
 8003dd8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8003ddc:	e07b      	b.n	8003ed6 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003de2:	b29b      	uxth	r3, r3
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d1ca      	bne.n	8003d7e <HAL_SPI_Transmit+0x11c>
 8003de8:	e050      	b.n	8003e8c <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	685b      	ldr	r3, [r3, #4]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d002      	beq.n	8003df8 <HAL_SPI_Transmit+0x196>
 8003df2:	8afb      	ldrh	r3, [r7, #22]
 8003df4:	2b01      	cmp	r3, #1
 8003df6:	d144      	bne.n	8003e82 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	330c      	adds	r3, #12
 8003e02:	7812      	ldrb	r2, [r2, #0]
 8003e04:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e0a:	1c5a      	adds	r2, r3, #1
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003e14:	b29b      	uxth	r3, r3
 8003e16:	3b01      	subs	r3, #1
 8003e18:	b29a      	uxth	r2, r3
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003e1e:	e030      	b.n	8003e82 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	689b      	ldr	r3, [r3, #8]
 8003e26:	f003 0302 	and.w	r3, r3, #2
 8003e2a:	2b02      	cmp	r3, #2
 8003e2c:	d113      	bne.n	8003e56 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	330c      	adds	r3, #12
 8003e38:	7812      	ldrb	r2, [r2, #0]
 8003e3a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e40:	1c5a      	adds	r2, r3, #1
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003e4a:	b29b      	uxth	r3, r3
 8003e4c:	3b01      	subs	r3, #1
 8003e4e:	b29a      	uxth	r2, r3
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003e54:	e015      	b.n	8003e82 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003e56:	f7fd ffbb 	bl	8001dd0 <HAL_GetTick>
 8003e5a:	4602      	mov	r2, r0
 8003e5c:	69bb      	ldr	r3, [r7, #24]
 8003e5e:	1ad3      	subs	r3, r2, r3
 8003e60:	683a      	ldr	r2, [r7, #0]
 8003e62:	429a      	cmp	r2, r3
 8003e64:	d803      	bhi.n	8003e6e <HAL_SPI_Transmit+0x20c>
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e6c:	d102      	bne.n	8003e74 <HAL_SPI_Transmit+0x212>
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d106      	bne.n	8003e82 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8003e74:	2303      	movs	r3, #3
 8003e76:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	2201      	movs	r2, #1
 8003e7c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8003e80:	e029      	b.n	8003ed6 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003e86:	b29b      	uxth	r3, r3
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d1c9      	bne.n	8003e20 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003e8c:	69ba      	ldr	r2, [r7, #24]
 8003e8e:	6839      	ldr	r1, [r7, #0]
 8003e90:	68f8      	ldr	r0, [r7, #12]
 8003e92:	f000 f8b1 	bl	8003ff8 <SPI_EndRxTxTransaction>
 8003e96:	4603      	mov	r3, r0
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d002      	beq.n	8003ea2 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	2220      	movs	r2, #32
 8003ea0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	689b      	ldr	r3, [r3, #8]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d10a      	bne.n	8003ec0 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003eaa:	2300      	movs	r3, #0
 8003eac:	613b      	str	r3, [r7, #16]
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	68db      	ldr	r3, [r3, #12]
 8003eb4:	613b      	str	r3, [r7, #16]
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	689b      	ldr	r3, [r3, #8]
 8003ebc:	613b      	str	r3, [r7, #16]
 8003ebe:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d002      	beq.n	8003ece <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8003ec8:	2301      	movs	r3, #1
 8003eca:	77fb      	strb	r3, [r7, #31]
 8003ecc:	e003      	b.n	8003ed6 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	2201      	movs	r2, #1
 8003ed2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8003ede:	7ffb      	ldrb	r3, [r7, #31]
}
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	3720      	adds	r7, #32
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	bd80      	pop	{r7, pc}

08003ee8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b088      	sub	sp, #32
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	60f8      	str	r0, [r7, #12]
 8003ef0:	60b9      	str	r1, [r7, #8]
 8003ef2:	603b      	str	r3, [r7, #0]
 8003ef4:	4613      	mov	r3, r2
 8003ef6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003ef8:	f7fd ff6a 	bl	8001dd0 <HAL_GetTick>
 8003efc:	4602      	mov	r2, r0
 8003efe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f00:	1a9b      	subs	r3, r3, r2
 8003f02:	683a      	ldr	r2, [r7, #0]
 8003f04:	4413      	add	r3, r2
 8003f06:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003f08:	f7fd ff62 	bl	8001dd0 <HAL_GetTick>
 8003f0c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003f0e:	4b39      	ldr	r3, [pc, #228]	@ (8003ff4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	015b      	lsls	r3, r3, #5
 8003f14:	0d1b      	lsrs	r3, r3, #20
 8003f16:	69fa      	ldr	r2, [r7, #28]
 8003f18:	fb02 f303 	mul.w	r3, r2, r3
 8003f1c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003f1e:	e054      	b.n	8003fca <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f26:	d050      	beq.n	8003fca <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003f28:	f7fd ff52 	bl	8001dd0 <HAL_GetTick>
 8003f2c:	4602      	mov	r2, r0
 8003f2e:	69bb      	ldr	r3, [r7, #24]
 8003f30:	1ad3      	subs	r3, r2, r3
 8003f32:	69fa      	ldr	r2, [r7, #28]
 8003f34:	429a      	cmp	r2, r3
 8003f36:	d902      	bls.n	8003f3e <SPI_WaitFlagStateUntilTimeout+0x56>
 8003f38:	69fb      	ldr	r3, [r7, #28]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d13d      	bne.n	8003fba <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	685a      	ldr	r2, [r3, #4]
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003f4c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	685b      	ldr	r3, [r3, #4]
 8003f52:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003f56:	d111      	bne.n	8003f7c <SPI_WaitFlagStateUntilTimeout+0x94>
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	689b      	ldr	r3, [r3, #8]
 8003f5c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f60:	d004      	beq.n	8003f6c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	689b      	ldr	r3, [r3, #8]
 8003f66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f6a:	d107      	bne.n	8003f7c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681a      	ldr	r2, [r3, #0]
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f7a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f80:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f84:	d10f      	bne.n	8003fa6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	681a      	ldr	r2, [r3, #0]
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003f94:	601a      	str	r2, [r3, #0]
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	681a      	ldr	r2, [r3, #0]
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003fa4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	2201      	movs	r2, #1
 8003faa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003fb6:	2303      	movs	r3, #3
 8003fb8:	e017      	b.n	8003fea <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003fba:	697b      	ldr	r3, [r7, #20]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d101      	bne.n	8003fc4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003fc4:	697b      	ldr	r3, [r7, #20]
 8003fc6:	3b01      	subs	r3, #1
 8003fc8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	689a      	ldr	r2, [r3, #8]
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	4013      	ands	r3, r2
 8003fd4:	68ba      	ldr	r2, [r7, #8]
 8003fd6:	429a      	cmp	r2, r3
 8003fd8:	bf0c      	ite	eq
 8003fda:	2301      	moveq	r3, #1
 8003fdc:	2300      	movne	r3, #0
 8003fde:	b2db      	uxtb	r3, r3
 8003fe0:	461a      	mov	r2, r3
 8003fe2:	79fb      	ldrb	r3, [r7, #7]
 8003fe4:	429a      	cmp	r2, r3
 8003fe6:	d19b      	bne.n	8003f20 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003fe8:	2300      	movs	r3, #0
}
 8003fea:	4618      	mov	r0, r3
 8003fec:	3720      	adds	r7, #32
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	bd80      	pop	{r7, pc}
 8003ff2:	bf00      	nop
 8003ff4:	20000020 	.word	0x20000020

08003ff8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b088      	sub	sp, #32
 8003ffc:	af02      	add	r7, sp, #8
 8003ffe:	60f8      	str	r0, [r7, #12]
 8004000:	60b9      	str	r1, [r7, #8]
 8004002:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	9300      	str	r3, [sp, #0]
 8004008:	68bb      	ldr	r3, [r7, #8]
 800400a:	2201      	movs	r2, #1
 800400c:	2102      	movs	r1, #2
 800400e:	68f8      	ldr	r0, [r7, #12]
 8004010:	f7ff ff6a 	bl	8003ee8 <SPI_WaitFlagStateUntilTimeout>
 8004014:	4603      	mov	r3, r0
 8004016:	2b00      	cmp	r3, #0
 8004018:	d007      	beq.n	800402a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800401e:	f043 0220 	orr.w	r2, r3, #32
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004026:	2303      	movs	r3, #3
 8004028:	e032      	b.n	8004090 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in ¬µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800402a:	4b1b      	ldr	r3, [pc, #108]	@ (8004098 <SPI_EndRxTxTransaction+0xa0>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4a1b      	ldr	r2, [pc, #108]	@ (800409c <SPI_EndRxTxTransaction+0xa4>)
 8004030:	fba2 2303 	umull	r2, r3, r2, r3
 8004034:	0d5b      	lsrs	r3, r3, #21
 8004036:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800403a:	fb02 f303 	mul.w	r3, r2, r3
 800403e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	685b      	ldr	r3, [r3, #4]
 8004044:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004048:	d112      	bne.n	8004070 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	9300      	str	r3, [sp, #0]
 800404e:	68bb      	ldr	r3, [r7, #8]
 8004050:	2200      	movs	r2, #0
 8004052:	2180      	movs	r1, #128	@ 0x80
 8004054:	68f8      	ldr	r0, [r7, #12]
 8004056:	f7ff ff47 	bl	8003ee8 <SPI_WaitFlagStateUntilTimeout>
 800405a:	4603      	mov	r3, r0
 800405c:	2b00      	cmp	r3, #0
 800405e:	d016      	beq.n	800408e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004064:	f043 0220 	orr.w	r2, r3, #32
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800406c:	2303      	movs	r3, #3
 800406e:	e00f      	b.n	8004090 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004070:	697b      	ldr	r3, [r7, #20]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d00a      	beq.n	800408c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8004076:	697b      	ldr	r3, [r7, #20]
 8004078:	3b01      	subs	r3, #1
 800407a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	689b      	ldr	r3, [r3, #8]
 8004082:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004086:	2b80      	cmp	r3, #128	@ 0x80
 8004088:	d0f2      	beq.n	8004070 <SPI_EndRxTxTransaction+0x78>
 800408a:	e000      	b.n	800408e <SPI_EndRxTxTransaction+0x96>
        break;
 800408c:	bf00      	nop
  }

  return HAL_OK;
 800408e:	2300      	movs	r3, #0
}
 8004090:	4618      	mov	r0, r3
 8004092:	3718      	adds	r7, #24
 8004094:	46bd      	mov	sp, r7
 8004096:	bd80      	pop	{r7, pc}
 8004098:	20000020 	.word	0x20000020
 800409c:	165e9f81 	.word	0x165e9f81

080040a0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b082      	sub	sp, #8
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d101      	bne.n	80040b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80040ae:	2301      	movs	r3, #1
 80040b0:	e041      	b.n	8004136 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040b8:	b2db      	uxtb	r3, r3
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d106      	bne.n	80040cc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2200      	movs	r2, #0
 80040c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80040c6:	6878      	ldr	r0, [r7, #4]
 80040c8:	f000 f839 	bl	800413e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2202      	movs	r2, #2
 80040d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681a      	ldr	r2, [r3, #0]
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	3304      	adds	r3, #4
 80040dc:	4619      	mov	r1, r3
 80040de:	4610      	mov	r0, r2
 80040e0:	f000 f9b2 	bl	8004448 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2201      	movs	r2, #1
 80040e8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2201      	movs	r2, #1
 80040f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2201      	movs	r2, #1
 80040f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2201      	movs	r2, #1
 8004100:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2201      	movs	r2, #1
 8004108:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2201      	movs	r2, #1
 8004110:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2201      	movs	r2, #1
 8004118:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2201      	movs	r2, #1
 8004120:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2201      	movs	r2, #1
 8004128:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2201      	movs	r2, #1
 8004130:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004134:	2300      	movs	r3, #0
}
 8004136:	4618      	mov	r0, r3
 8004138:	3708      	adds	r7, #8
 800413a:	46bd      	mov	sp, r7
 800413c:	bd80      	pop	{r7, pc}

0800413e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800413e:	b480      	push	{r7}
 8004140:	b083      	sub	sp, #12
 8004142:	af00      	add	r7, sp, #0
 8004144:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004146:	bf00      	nop
 8004148:	370c      	adds	r7, #12
 800414a:	46bd      	mov	sp, r7
 800414c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004150:	4770      	bx	lr
	...

08004154 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004154:	b480      	push	{r7}
 8004156:	b085      	sub	sp, #20
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004162:	b2db      	uxtb	r3, r3
 8004164:	2b01      	cmp	r3, #1
 8004166:	d001      	beq.n	800416c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004168:	2301      	movs	r3, #1
 800416a:	e044      	b.n	80041f6 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2202      	movs	r2, #2
 8004170:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	68da      	ldr	r2, [r3, #12]
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f042 0201 	orr.w	r2, r2, #1
 8004182:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4a1e      	ldr	r2, [pc, #120]	@ (8004204 <HAL_TIM_Base_Start_IT+0xb0>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d018      	beq.n	80041c0 <HAL_TIM_Base_Start_IT+0x6c>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004196:	d013      	beq.n	80041c0 <HAL_TIM_Base_Start_IT+0x6c>
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4a1a      	ldr	r2, [pc, #104]	@ (8004208 <HAL_TIM_Base_Start_IT+0xb4>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d00e      	beq.n	80041c0 <HAL_TIM_Base_Start_IT+0x6c>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a19      	ldr	r2, [pc, #100]	@ (800420c <HAL_TIM_Base_Start_IT+0xb8>)
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d009      	beq.n	80041c0 <HAL_TIM_Base_Start_IT+0x6c>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a17      	ldr	r2, [pc, #92]	@ (8004210 <HAL_TIM_Base_Start_IT+0xbc>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d004      	beq.n	80041c0 <HAL_TIM_Base_Start_IT+0x6c>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	4a16      	ldr	r2, [pc, #88]	@ (8004214 <HAL_TIM_Base_Start_IT+0xc0>)
 80041bc:	4293      	cmp	r3, r2
 80041be:	d111      	bne.n	80041e4 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	689b      	ldr	r3, [r3, #8]
 80041c6:	f003 0307 	and.w	r3, r3, #7
 80041ca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	2b06      	cmp	r3, #6
 80041d0:	d010      	beq.n	80041f4 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	681a      	ldr	r2, [r3, #0]
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f042 0201 	orr.w	r2, r2, #1
 80041e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041e2:	e007      	b.n	80041f4 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	681a      	ldr	r2, [r3, #0]
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f042 0201 	orr.w	r2, r2, #1
 80041f2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80041f4:	2300      	movs	r3, #0
}
 80041f6:	4618      	mov	r0, r3
 80041f8:	3714      	adds	r7, #20
 80041fa:	46bd      	mov	sp, r7
 80041fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004200:	4770      	bx	lr
 8004202:	bf00      	nop
 8004204:	40010000 	.word	0x40010000
 8004208:	40000400 	.word	0x40000400
 800420c:	40000800 	.word	0x40000800
 8004210:	40000c00 	.word	0x40000c00
 8004214:	40014000 	.word	0x40014000

08004218 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	b084      	sub	sp, #16
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	68db      	ldr	r3, [r3, #12]
 8004226:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	691b      	ldr	r3, [r3, #16]
 800422e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004230:	68bb      	ldr	r3, [r7, #8]
 8004232:	f003 0302 	and.w	r3, r3, #2
 8004236:	2b00      	cmp	r3, #0
 8004238:	d020      	beq.n	800427c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	f003 0302 	and.w	r3, r3, #2
 8004240:	2b00      	cmp	r3, #0
 8004242:	d01b      	beq.n	800427c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f06f 0202 	mvn.w	r2, #2
 800424c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2201      	movs	r2, #1
 8004252:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	699b      	ldr	r3, [r3, #24]
 800425a:	f003 0303 	and.w	r3, r3, #3
 800425e:	2b00      	cmp	r3, #0
 8004260:	d003      	beq.n	800426a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004262:	6878      	ldr	r0, [r7, #4]
 8004264:	f000 f8d2 	bl	800440c <HAL_TIM_IC_CaptureCallback>
 8004268:	e005      	b.n	8004276 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800426a:	6878      	ldr	r0, [r7, #4]
 800426c:	f000 f8c4 	bl	80043f8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004270:	6878      	ldr	r0, [r7, #4]
 8004272:	f000 f8d5 	bl	8004420 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2200      	movs	r2, #0
 800427a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800427c:	68bb      	ldr	r3, [r7, #8]
 800427e:	f003 0304 	and.w	r3, r3, #4
 8004282:	2b00      	cmp	r3, #0
 8004284:	d020      	beq.n	80042c8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	f003 0304 	and.w	r3, r3, #4
 800428c:	2b00      	cmp	r3, #0
 800428e:	d01b      	beq.n	80042c8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f06f 0204 	mvn.w	r2, #4
 8004298:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2202      	movs	r2, #2
 800429e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	699b      	ldr	r3, [r3, #24]
 80042a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d003      	beq.n	80042b6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80042ae:	6878      	ldr	r0, [r7, #4]
 80042b0:	f000 f8ac 	bl	800440c <HAL_TIM_IC_CaptureCallback>
 80042b4:	e005      	b.n	80042c2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042b6:	6878      	ldr	r0, [r7, #4]
 80042b8:	f000 f89e 	bl	80043f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042bc:	6878      	ldr	r0, [r7, #4]
 80042be:	f000 f8af 	bl	8004420 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2200      	movs	r2, #0
 80042c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80042c8:	68bb      	ldr	r3, [r7, #8]
 80042ca:	f003 0308 	and.w	r3, r3, #8
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d020      	beq.n	8004314 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	f003 0308 	and.w	r3, r3, #8
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d01b      	beq.n	8004314 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f06f 0208 	mvn.w	r2, #8
 80042e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2204      	movs	r2, #4
 80042ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	69db      	ldr	r3, [r3, #28]
 80042f2:	f003 0303 	and.w	r3, r3, #3
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d003      	beq.n	8004302 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80042fa:	6878      	ldr	r0, [r7, #4]
 80042fc:	f000 f886 	bl	800440c <HAL_TIM_IC_CaptureCallback>
 8004300:	e005      	b.n	800430e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004302:	6878      	ldr	r0, [r7, #4]
 8004304:	f000 f878 	bl	80043f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004308:	6878      	ldr	r0, [r7, #4]
 800430a:	f000 f889 	bl	8004420 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2200      	movs	r2, #0
 8004312:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004314:	68bb      	ldr	r3, [r7, #8]
 8004316:	f003 0310 	and.w	r3, r3, #16
 800431a:	2b00      	cmp	r3, #0
 800431c:	d020      	beq.n	8004360 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	f003 0310 	and.w	r3, r3, #16
 8004324:	2b00      	cmp	r3, #0
 8004326:	d01b      	beq.n	8004360 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f06f 0210 	mvn.w	r2, #16
 8004330:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	2208      	movs	r2, #8
 8004336:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	69db      	ldr	r3, [r3, #28]
 800433e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004342:	2b00      	cmp	r3, #0
 8004344:	d003      	beq.n	800434e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004346:	6878      	ldr	r0, [r7, #4]
 8004348:	f000 f860 	bl	800440c <HAL_TIM_IC_CaptureCallback>
 800434c:	e005      	b.n	800435a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800434e:	6878      	ldr	r0, [r7, #4]
 8004350:	f000 f852 	bl	80043f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004354:	6878      	ldr	r0, [r7, #4]
 8004356:	f000 f863 	bl	8004420 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2200      	movs	r2, #0
 800435e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004360:	68bb      	ldr	r3, [r7, #8]
 8004362:	f003 0301 	and.w	r3, r3, #1
 8004366:	2b00      	cmp	r3, #0
 8004368:	d00c      	beq.n	8004384 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	f003 0301 	and.w	r3, r3, #1
 8004370:	2b00      	cmp	r3, #0
 8004372:	d007      	beq.n	8004384 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f06f 0201 	mvn.w	r2, #1
 800437c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800437e:	6878      	ldr	r0, [r7, #4]
 8004380:	f7fc fffc 	bl	800137c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004384:	68bb      	ldr	r3, [r7, #8]
 8004386:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800438a:	2b00      	cmp	r3, #0
 800438c:	d00c      	beq.n	80043a8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004394:	2b00      	cmp	r3, #0
 8004396:	d007      	beq.n	80043a8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80043a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80043a2:	6878      	ldr	r0, [r7, #4]
 80043a4:	f000 f8e6 	bl	8004574 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80043a8:	68bb      	ldr	r3, [r7, #8]
 80043aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d00c      	beq.n	80043cc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d007      	beq.n	80043cc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80043c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80043c6:	6878      	ldr	r0, [r7, #4]
 80043c8:	f000 f834 	bl	8004434 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80043cc:	68bb      	ldr	r3, [r7, #8]
 80043ce:	f003 0320 	and.w	r3, r3, #32
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d00c      	beq.n	80043f0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	f003 0320 	and.w	r3, r3, #32
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d007      	beq.n	80043f0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f06f 0220 	mvn.w	r2, #32
 80043e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80043ea:	6878      	ldr	r0, [r7, #4]
 80043ec:	f000 f8b8 	bl	8004560 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80043f0:	bf00      	nop
 80043f2:	3710      	adds	r7, #16
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bd80      	pop	{r7, pc}

080043f8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80043f8:	b480      	push	{r7}
 80043fa:	b083      	sub	sp, #12
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004400:	bf00      	nop
 8004402:	370c      	adds	r7, #12
 8004404:	46bd      	mov	sp, r7
 8004406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440a:	4770      	bx	lr

0800440c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800440c:	b480      	push	{r7}
 800440e:	b083      	sub	sp, #12
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004414:	bf00      	nop
 8004416:	370c      	adds	r7, #12
 8004418:	46bd      	mov	sp, r7
 800441a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441e:	4770      	bx	lr

08004420 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004420:	b480      	push	{r7}
 8004422:	b083      	sub	sp, #12
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004428:	bf00      	nop
 800442a:	370c      	adds	r7, #12
 800442c:	46bd      	mov	sp, r7
 800442e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004432:	4770      	bx	lr

08004434 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004434:	b480      	push	{r7}
 8004436:	b083      	sub	sp, #12
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800443c:	bf00      	nop
 800443e:	370c      	adds	r7, #12
 8004440:	46bd      	mov	sp, r7
 8004442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004446:	4770      	bx	lr

08004448 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004448:	b480      	push	{r7}
 800444a:	b085      	sub	sp, #20
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]
 8004450:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	4a3a      	ldr	r2, [pc, #232]	@ (8004544 <TIM_Base_SetConfig+0xfc>)
 800445c:	4293      	cmp	r3, r2
 800445e:	d00f      	beq.n	8004480 <TIM_Base_SetConfig+0x38>
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004466:	d00b      	beq.n	8004480 <TIM_Base_SetConfig+0x38>
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	4a37      	ldr	r2, [pc, #220]	@ (8004548 <TIM_Base_SetConfig+0x100>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d007      	beq.n	8004480 <TIM_Base_SetConfig+0x38>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	4a36      	ldr	r2, [pc, #216]	@ (800454c <TIM_Base_SetConfig+0x104>)
 8004474:	4293      	cmp	r3, r2
 8004476:	d003      	beq.n	8004480 <TIM_Base_SetConfig+0x38>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	4a35      	ldr	r2, [pc, #212]	@ (8004550 <TIM_Base_SetConfig+0x108>)
 800447c:	4293      	cmp	r3, r2
 800447e:	d108      	bne.n	8004492 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004486:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	685b      	ldr	r3, [r3, #4]
 800448c:	68fa      	ldr	r2, [r7, #12]
 800448e:	4313      	orrs	r3, r2
 8004490:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	4a2b      	ldr	r2, [pc, #172]	@ (8004544 <TIM_Base_SetConfig+0xfc>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d01b      	beq.n	80044d2 <TIM_Base_SetConfig+0x8a>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044a0:	d017      	beq.n	80044d2 <TIM_Base_SetConfig+0x8a>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	4a28      	ldr	r2, [pc, #160]	@ (8004548 <TIM_Base_SetConfig+0x100>)
 80044a6:	4293      	cmp	r3, r2
 80044a8:	d013      	beq.n	80044d2 <TIM_Base_SetConfig+0x8a>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	4a27      	ldr	r2, [pc, #156]	@ (800454c <TIM_Base_SetConfig+0x104>)
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d00f      	beq.n	80044d2 <TIM_Base_SetConfig+0x8a>
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	4a26      	ldr	r2, [pc, #152]	@ (8004550 <TIM_Base_SetConfig+0x108>)
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d00b      	beq.n	80044d2 <TIM_Base_SetConfig+0x8a>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	4a25      	ldr	r2, [pc, #148]	@ (8004554 <TIM_Base_SetConfig+0x10c>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d007      	beq.n	80044d2 <TIM_Base_SetConfig+0x8a>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	4a24      	ldr	r2, [pc, #144]	@ (8004558 <TIM_Base_SetConfig+0x110>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d003      	beq.n	80044d2 <TIM_Base_SetConfig+0x8a>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	4a23      	ldr	r2, [pc, #140]	@ (800455c <TIM_Base_SetConfig+0x114>)
 80044ce:	4293      	cmp	r3, r2
 80044d0:	d108      	bne.n	80044e4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80044d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	68db      	ldr	r3, [r3, #12]
 80044de:	68fa      	ldr	r2, [r7, #12]
 80044e0:	4313      	orrs	r3, r2
 80044e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	695b      	ldr	r3, [r3, #20]
 80044ee:	4313      	orrs	r3, r2
 80044f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	68fa      	ldr	r2, [r7, #12]
 80044f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	689a      	ldr	r2, [r3, #8]
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	681a      	ldr	r2, [r3, #0]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	4a0e      	ldr	r2, [pc, #56]	@ (8004544 <TIM_Base_SetConfig+0xfc>)
 800450c:	4293      	cmp	r3, r2
 800450e:	d103      	bne.n	8004518 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	691a      	ldr	r2, [r3, #16]
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2201      	movs	r2, #1
 800451c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	691b      	ldr	r3, [r3, #16]
 8004522:	f003 0301 	and.w	r3, r3, #1
 8004526:	2b01      	cmp	r3, #1
 8004528:	d105      	bne.n	8004536 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	691b      	ldr	r3, [r3, #16]
 800452e:	f023 0201 	bic.w	r2, r3, #1
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	611a      	str	r2, [r3, #16]
  }
}
 8004536:	bf00      	nop
 8004538:	3714      	adds	r7, #20
 800453a:	46bd      	mov	sp, r7
 800453c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004540:	4770      	bx	lr
 8004542:	bf00      	nop
 8004544:	40010000 	.word	0x40010000
 8004548:	40000400 	.word	0x40000400
 800454c:	40000800 	.word	0x40000800
 8004550:	40000c00 	.word	0x40000c00
 8004554:	40014000 	.word	0x40014000
 8004558:	40014400 	.word	0x40014400
 800455c:	40014800 	.word	0x40014800

08004560 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004560:	b480      	push	{r7}
 8004562:	b083      	sub	sp, #12
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004568:	bf00      	nop
 800456a:	370c      	adds	r7, #12
 800456c:	46bd      	mov	sp, r7
 800456e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004572:	4770      	bx	lr

08004574 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004574:	b480      	push	{r7}
 8004576:	b083      	sub	sp, #12
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800457c:	bf00      	nop
 800457e:	370c      	adds	r7, #12
 8004580:	46bd      	mov	sp, r7
 8004582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004586:	4770      	bx	lr

08004588 <__NVIC_SetPriority>:
{
 8004588:	b480      	push	{r7}
 800458a:	b083      	sub	sp, #12
 800458c:	af00      	add	r7, sp, #0
 800458e:	4603      	mov	r3, r0
 8004590:	6039      	str	r1, [r7, #0]
 8004592:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004594:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004598:	2b00      	cmp	r3, #0
 800459a:	db0a      	blt.n	80045b2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	b2da      	uxtb	r2, r3
 80045a0:	490c      	ldr	r1, [pc, #48]	@ (80045d4 <__NVIC_SetPriority+0x4c>)
 80045a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045a6:	0112      	lsls	r2, r2, #4
 80045a8:	b2d2      	uxtb	r2, r2
 80045aa:	440b      	add	r3, r1
 80045ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80045b0:	e00a      	b.n	80045c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	b2da      	uxtb	r2, r3
 80045b6:	4908      	ldr	r1, [pc, #32]	@ (80045d8 <__NVIC_SetPriority+0x50>)
 80045b8:	79fb      	ldrb	r3, [r7, #7]
 80045ba:	f003 030f 	and.w	r3, r3, #15
 80045be:	3b04      	subs	r3, #4
 80045c0:	0112      	lsls	r2, r2, #4
 80045c2:	b2d2      	uxtb	r2, r2
 80045c4:	440b      	add	r3, r1
 80045c6:	761a      	strb	r2, [r3, #24]
}
 80045c8:	bf00      	nop
 80045ca:	370c      	adds	r7, #12
 80045cc:	46bd      	mov	sp, r7
 80045ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d2:	4770      	bx	lr
 80045d4:	e000e100 	.word	0xe000e100
 80045d8:	e000ed00 	.word	0xe000ed00

080045dc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80045dc:	b580      	push	{r7, lr}
 80045de:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80045e0:	4b05      	ldr	r3, [pc, #20]	@ (80045f8 <SysTick_Handler+0x1c>)
 80045e2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80045e4:	f001 fd46 	bl	8006074 <xTaskGetSchedulerState>
 80045e8:	4603      	mov	r3, r0
 80045ea:	2b01      	cmp	r3, #1
 80045ec:	d001      	beq.n	80045f2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80045ee:	f002 fb3b 	bl	8006c68 <xPortSysTickHandler>
  }
}
 80045f2:	bf00      	nop
 80045f4:	bd80      	pop	{r7, pc}
 80045f6:	bf00      	nop
 80045f8:	e000e010 	.word	0xe000e010

080045fc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80045fc:	b580      	push	{r7, lr}
 80045fe:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004600:	2100      	movs	r1, #0
 8004602:	f06f 0004 	mvn.w	r0, #4
 8004606:	f7ff ffbf 	bl	8004588 <__NVIC_SetPriority>
#endif
}
 800460a:	bf00      	nop
 800460c:	bd80      	pop	{r7, pc}
	...

08004610 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004610:	b480      	push	{r7}
 8004612:	b083      	sub	sp, #12
 8004614:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004616:	f3ef 8305 	mrs	r3, IPSR
 800461a:	603b      	str	r3, [r7, #0]
  return(result);
 800461c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800461e:	2b00      	cmp	r3, #0
 8004620:	d003      	beq.n	800462a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004622:	f06f 0305 	mvn.w	r3, #5
 8004626:	607b      	str	r3, [r7, #4]
 8004628:	e00c      	b.n	8004644 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800462a:	4b0a      	ldr	r3, [pc, #40]	@ (8004654 <osKernelInitialize+0x44>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d105      	bne.n	800463e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004632:	4b08      	ldr	r3, [pc, #32]	@ (8004654 <osKernelInitialize+0x44>)
 8004634:	2201      	movs	r2, #1
 8004636:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004638:	2300      	movs	r3, #0
 800463a:	607b      	str	r3, [r7, #4]
 800463c:	e002      	b.n	8004644 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800463e:	f04f 33ff 	mov.w	r3, #4294967295
 8004642:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004644:	687b      	ldr	r3, [r7, #4]
}
 8004646:	4618      	mov	r0, r3
 8004648:	370c      	adds	r7, #12
 800464a:	46bd      	mov	sp, r7
 800464c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004650:	4770      	bx	lr
 8004652:	bf00      	nop
 8004654:	20000288 	.word	0x20000288

08004658 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004658:	b580      	push	{r7, lr}
 800465a:	b082      	sub	sp, #8
 800465c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800465e:	f3ef 8305 	mrs	r3, IPSR
 8004662:	603b      	str	r3, [r7, #0]
  return(result);
 8004664:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004666:	2b00      	cmp	r3, #0
 8004668:	d003      	beq.n	8004672 <osKernelStart+0x1a>
    stat = osErrorISR;
 800466a:	f06f 0305 	mvn.w	r3, #5
 800466e:	607b      	str	r3, [r7, #4]
 8004670:	e010      	b.n	8004694 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004672:	4b0b      	ldr	r3, [pc, #44]	@ (80046a0 <osKernelStart+0x48>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	2b01      	cmp	r3, #1
 8004678:	d109      	bne.n	800468e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800467a:	f7ff ffbf 	bl	80045fc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800467e:	4b08      	ldr	r3, [pc, #32]	@ (80046a0 <osKernelStart+0x48>)
 8004680:	2202      	movs	r2, #2
 8004682:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004684:	f001 f892 	bl	80057ac <vTaskStartScheduler>
      stat = osOK;
 8004688:	2300      	movs	r3, #0
 800468a:	607b      	str	r3, [r7, #4]
 800468c:	e002      	b.n	8004694 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800468e:	f04f 33ff 	mov.w	r3, #4294967295
 8004692:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004694:	687b      	ldr	r3, [r7, #4]
}
 8004696:	4618      	mov	r0, r3
 8004698:	3708      	adds	r7, #8
 800469a:	46bd      	mov	sp, r7
 800469c:	bd80      	pop	{r7, pc}
 800469e:	bf00      	nop
 80046a0:	20000288 	.word	0x20000288

080046a4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b08e      	sub	sp, #56	@ 0x38
 80046a8:	af04      	add	r7, sp, #16
 80046aa:	60f8      	str	r0, [r7, #12]
 80046ac:	60b9      	str	r1, [r7, #8]
 80046ae:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80046b0:	2300      	movs	r3, #0
 80046b2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80046b4:	f3ef 8305 	mrs	r3, IPSR
 80046b8:	617b      	str	r3, [r7, #20]
  return(result);
 80046ba:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d17e      	bne.n	80047be <osThreadNew+0x11a>
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d07b      	beq.n	80047be <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80046c6:	2380      	movs	r3, #128	@ 0x80
 80046c8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80046ca:	2318      	movs	r3, #24
 80046cc:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80046ce:	2300      	movs	r3, #0
 80046d0:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80046d2:	f04f 33ff 	mov.w	r3, #4294967295
 80046d6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d045      	beq.n	800476a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d002      	beq.n	80046ec <osThreadNew+0x48>
        name = attr->name;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	699b      	ldr	r3, [r3, #24]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d002      	beq.n	80046fa <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	699b      	ldr	r3, [r3, #24]
 80046f8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80046fa:	69fb      	ldr	r3, [r7, #28]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d008      	beq.n	8004712 <osThreadNew+0x6e>
 8004700:	69fb      	ldr	r3, [r7, #28]
 8004702:	2b38      	cmp	r3, #56	@ 0x38
 8004704:	d805      	bhi.n	8004712 <osThreadNew+0x6e>
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	f003 0301 	and.w	r3, r3, #1
 800470e:	2b00      	cmp	r3, #0
 8004710:	d001      	beq.n	8004716 <osThreadNew+0x72>
        return (NULL);
 8004712:	2300      	movs	r3, #0
 8004714:	e054      	b.n	80047c0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	695b      	ldr	r3, [r3, #20]
 800471a:	2b00      	cmp	r3, #0
 800471c:	d003      	beq.n	8004726 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	695b      	ldr	r3, [r3, #20]
 8004722:	089b      	lsrs	r3, r3, #2
 8004724:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	689b      	ldr	r3, [r3, #8]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d00e      	beq.n	800474c <osThreadNew+0xa8>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	68db      	ldr	r3, [r3, #12]
 8004732:	2ba7      	cmp	r3, #167	@ 0xa7
 8004734:	d90a      	bls.n	800474c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800473a:	2b00      	cmp	r3, #0
 800473c:	d006      	beq.n	800474c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	695b      	ldr	r3, [r3, #20]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d002      	beq.n	800474c <osThreadNew+0xa8>
        mem = 1;
 8004746:	2301      	movs	r3, #1
 8004748:	61bb      	str	r3, [r7, #24]
 800474a:	e010      	b.n	800476e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	689b      	ldr	r3, [r3, #8]
 8004750:	2b00      	cmp	r3, #0
 8004752:	d10c      	bne.n	800476e <osThreadNew+0xca>
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	68db      	ldr	r3, [r3, #12]
 8004758:	2b00      	cmp	r3, #0
 800475a:	d108      	bne.n	800476e <osThreadNew+0xca>
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	691b      	ldr	r3, [r3, #16]
 8004760:	2b00      	cmp	r3, #0
 8004762:	d104      	bne.n	800476e <osThreadNew+0xca>
          mem = 0;
 8004764:	2300      	movs	r3, #0
 8004766:	61bb      	str	r3, [r7, #24]
 8004768:	e001      	b.n	800476e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800476a:	2300      	movs	r3, #0
 800476c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800476e:	69bb      	ldr	r3, [r7, #24]
 8004770:	2b01      	cmp	r3, #1
 8004772:	d110      	bne.n	8004796 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004778:	687a      	ldr	r2, [r7, #4]
 800477a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800477c:	9202      	str	r2, [sp, #8]
 800477e:	9301      	str	r3, [sp, #4]
 8004780:	69fb      	ldr	r3, [r7, #28]
 8004782:	9300      	str	r3, [sp, #0]
 8004784:	68bb      	ldr	r3, [r7, #8]
 8004786:	6a3a      	ldr	r2, [r7, #32]
 8004788:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800478a:	68f8      	ldr	r0, [r7, #12]
 800478c:	f000 fe1a 	bl	80053c4 <xTaskCreateStatic>
 8004790:	4603      	mov	r3, r0
 8004792:	613b      	str	r3, [r7, #16]
 8004794:	e013      	b.n	80047be <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004796:	69bb      	ldr	r3, [r7, #24]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d110      	bne.n	80047be <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800479c:	6a3b      	ldr	r3, [r7, #32]
 800479e:	b29a      	uxth	r2, r3
 80047a0:	f107 0310 	add.w	r3, r7, #16
 80047a4:	9301      	str	r3, [sp, #4]
 80047a6:	69fb      	ldr	r3, [r7, #28]
 80047a8:	9300      	str	r3, [sp, #0]
 80047aa:	68bb      	ldr	r3, [r7, #8]
 80047ac:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80047ae:	68f8      	ldr	r0, [r7, #12]
 80047b0:	f000 fe68 	bl	8005484 <xTaskCreate>
 80047b4:	4603      	mov	r3, r0
 80047b6:	2b01      	cmp	r3, #1
 80047b8:	d001      	beq.n	80047be <osThreadNew+0x11a>
            hTask = NULL;
 80047ba:	2300      	movs	r3, #0
 80047bc:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80047be:	693b      	ldr	r3, [r7, #16]
}
 80047c0:	4618      	mov	r0, r3
 80047c2:	3728      	adds	r7, #40	@ 0x28
 80047c4:	46bd      	mov	sp, r7
 80047c6:	bd80      	pop	{r7, pc}

080047c8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b084      	sub	sp, #16
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80047d0:	f3ef 8305 	mrs	r3, IPSR
 80047d4:	60bb      	str	r3, [r7, #8]
  return(result);
 80047d6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d003      	beq.n	80047e4 <osDelay+0x1c>
    stat = osErrorISR;
 80047dc:	f06f 0305 	mvn.w	r3, #5
 80047e0:	60fb      	str	r3, [r7, #12]
 80047e2:	e007      	b.n	80047f4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80047e4:	2300      	movs	r3, #0
 80047e6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d002      	beq.n	80047f4 <osDelay+0x2c>
      vTaskDelay(ticks);
 80047ee:	6878      	ldr	r0, [r7, #4]
 80047f0:	f000 ffa6 	bl	8005740 <vTaskDelay>
    }
  }

  return (stat);
 80047f4:	68fb      	ldr	r3, [r7, #12]
}
 80047f6:	4618      	mov	r0, r3
 80047f8:	3710      	adds	r7, #16
 80047fa:	46bd      	mov	sp, r7
 80047fc:	bd80      	pop	{r7, pc}
	...

08004800 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004800:	b480      	push	{r7}
 8004802:	b085      	sub	sp, #20
 8004804:	af00      	add	r7, sp, #0
 8004806:	60f8      	str	r0, [r7, #12]
 8004808:	60b9      	str	r1, [r7, #8]
 800480a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	4a07      	ldr	r2, [pc, #28]	@ (800482c <vApplicationGetIdleTaskMemory+0x2c>)
 8004810:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004812:	68bb      	ldr	r3, [r7, #8]
 8004814:	4a06      	ldr	r2, [pc, #24]	@ (8004830 <vApplicationGetIdleTaskMemory+0x30>)
 8004816:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2280      	movs	r2, #128	@ 0x80
 800481c:	601a      	str	r2, [r3, #0]
}
 800481e:	bf00      	nop
 8004820:	3714      	adds	r7, #20
 8004822:	46bd      	mov	sp, r7
 8004824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004828:	4770      	bx	lr
 800482a:	bf00      	nop
 800482c:	2000028c 	.word	0x2000028c
 8004830:	20000334 	.word	0x20000334

08004834 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004834:	b480      	push	{r7}
 8004836:	b085      	sub	sp, #20
 8004838:	af00      	add	r7, sp, #0
 800483a:	60f8      	str	r0, [r7, #12]
 800483c:	60b9      	str	r1, [r7, #8]
 800483e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	4a07      	ldr	r2, [pc, #28]	@ (8004860 <vApplicationGetTimerTaskMemory+0x2c>)
 8004844:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004846:	68bb      	ldr	r3, [r7, #8]
 8004848:	4a06      	ldr	r2, [pc, #24]	@ (8004864 <vApplicationGetTimerTaskMemory+0x30>)
 800484a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004852:	601a      	str	r2, [r3, #0]
}
 8004854:	bf00      	nop
 8004856:	3714      	adds	r7, #20
 8004858:	46bd      	mov	sp, r7
 800485a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485e:	4770      	bx	lr
 8004860:	20000534 	.word	0x20000534
 8004864:	200005dc 	.word	0x200005dc

08004868 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004868:	b480      	push	{r7}
 800486a:	b083      	sub	sp, #12
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	f103 0208 	add.w	r2, r3, #8
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	f04f 32ff 	mov.w	r2, #4294967295
 8004880:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	f103 0208 	add.w	r2, r3, #8
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	f103 0208 	add.w	r2, r3, #8
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2200      	movs	r2, #0
 800489a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800489c:	bf00      	nop
 800489e:	370c      	adds	r7, #12
 80048a0:	46bd      	mov	sp, r7
 80048a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a6:	4770      	bx	lr

080048a8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80048a8:	b480      	push	{r7}
 80048aa:	b083      	sub	sp, #12
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2200      	movs	r2, #0
 80048b4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80048b6:	bf00      	nop
 80048b8:	370c      	adds	r7, #12
 80048ba:	46bd      	mov	sp, r7
 80048bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c0:	4770      	bx	lr

080048c2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80048c2:	b480      	push	{r7}
 80048c4:	b085      	sub	sp, #20
 80048c6:	af00      	add	r7, sp, #0
 80048c8:	6078      	str	r0, [r7, #4]
 80048ca:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	68fa      	ldr	r2, [r7, #12]
 80048d6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	689a      	ldr	r2, [r3, #8]
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	689b      	ldr	r3, [r3, #8]
 80048e4:	683a      	ldr	r2, [r7, #0]
 80048e6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	683a      	ldr	r2, [r7, #0]
 80048ec:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	687a      	ldr	r2, [r7, #4]
 80048f2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	1c5a      	adds	r2, r3, #1
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	601a      	str	r2, [r3, #0]
}
 80048fe:	bf00      	nop
 8004900:	3714      	adds	r7, #20
 8004902:	46bd      	mov	sp, r7
 8004904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004908:	4770      	bx	lr

0800490a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800490a:	b480      	push	{r7}
 800490c:	b085      	sub	sp, #20
 800490e:	af00      	add	r7, sp, #0
 8004910:	6078      	str	r0, [r7, #4]
 8004912:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004920:	d103      	bne.n	800492a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	691b      	ldr	r3, [r3, #16]
 8004926:	60fb      	str	r3, [r7, #12]
 8004928:	e00c      	b.n	8004944 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	3308      	adds	r3, #8
 800492e:	60fb      	str	r3, [r7, #12]
 8004930:	e002      	b.n	8004938 <vListInsert+0x2e>
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	685b      	ldr	r3, [r3, #4]
 8004936:	60fb      	str	r3, [r7, #12]
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	685b      	ldr	r3, [r3, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	68ba      	ldr	r2, [r7, #8]
 8004940:	429a      	cmp	r2, r3
 8004942:	d2f6      	bcs.n	8004932 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	685a      	ldr	r2, [r3, #4]
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	685b      	ldr	r3, [r3, #4]
 8004950:	683a      	ldr	r2, [r7, #0]
 8004952:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	68fa      	ldr	r2, [r7, #12]
 8004958:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	683a      	ldr	r2, [r7, #0]
 800495e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	687a      	ldr	r2, [r7, #4]
 8004964:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	1c5a      	adds	r2, r3, #1
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	601a      	str	r2, [r3, #0]
}
 8004970:	bf00      	nop
 8004972:	3714      	adds	r7, #20
 8004974:	46bd      	mov	sp, r7
 8004976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497a:	4770      	bx	lr

0800497c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800497c:	b480      	push	{r7}
 800497e:	b085      	sub	sp, #20
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	691b      	ldr	r3, [r3, #16]
 8004988:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	687a      	ldr	r2, [r7, #4]
 8004990:	6892      	ldr	r2, [r2, #8]
 8004992:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	689b      	ldr	r3, [r3, #8]
 8004998:	687a      	ldr	r2, [r7, #4]
 800499a:	6852      	ldr	r2, [r2, #4]
 800499c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	685b      	ldr	r3, [r3, #4]
 80049a2:	687a      	ldr	r2, [r7, #4]
 80049a4:	429a      	cmp	r2, r3
 80049a6:	d103      	bne.n	80049b0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	689a      	ldr	r2, [r3, #8]
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2200      	movs	r2, #0
 80049b4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	1e5a      	subs	r2, r3, #1
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
}
 80049c4:	4618      	mov	r0, r3
 80049c6:	3714      	adds	r7, #20
 80049c8:	46bd      	mov	sp, r7
 80049ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ce:	4770      	bx	lr

080049d0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b084      	sub	sp, #16
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
 80049d8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d10b      	bne.n	80049fc <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80049e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049e8:	f383 8811 	msr	BASEPRI, r3
 80049ec:	f3bf 8f6f 	isb	sy
 80049f0:	f3bf 8f4f 	dsb	sy
 80049f4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80049f6:	bf00      	nop
 80049f8:	bf00      	nop
 80049fa:	e7fd      	b.n	80049f8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80049fc:	f002 f8a4 	bl	8006b48 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681a      	ldr	r2, [r3, #0]
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a08:	68f9      	ldr	r1, [r7, #12]
 8004a0a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004a0c:	fb01 f303 	mul.w	r3, r1, r3
 8004a10:	441a      	add	r2, r3
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	2200      	movs	r2, #0
 8004a1a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681a      	ldr	r2, [r3, #0]
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681a      	ldr	r2, [r3, #0]
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a2c:	3b01      	subs	r3, #1
 8004a2e:	68f9      	ldr	r1, [r7, #12]
 8004a30:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004a32:	fb01 f303 	mul.w	r3, r1, r3
 8004a36:	441a      	add	r2, r3
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	22ff      	movs	r2, #255	@ 0xff
 8004a40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	22ff      	movs	r2, #255	@ 0xff
 8004a48:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d114      	bne.n	8004a7c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	691b      	ldr	r3, [r3, #16]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d01a      	beq.n	8004a90 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	3310      	adds	r3, #16
 8004a5e:	4618      	mov	r0, r3
 8004a60:	f001 f942 	bl	8005ce8 <xTaskRemoveFromEventList>
 8004a64:	4603      	mov	r3, r0
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d012      	beq.n	8004a90 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004a6a:	4b0d      	ldr	r3, [pc, #52]	@ (8004aa0 <xQueueGenericReset+0xd0>)
 8004a6c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004a70:	601a      	str	r2, [r3, #0]
 8004a72:	f3bf 8f4f 	dsb	sy
 8004a76:	f3bf 8f6f 	isb	sy
 8004a7a:	e009      	b.n	8004a90 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	3310      	adds	r3, #16
 8004a80:	4618      	mov	r0, r3
 8004a82:	f7ff fef1 	bl	8004868 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	3324      	adds	r3, #36	@ 0x24
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	f7ff feec 	bl	8004868 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004a90:	f002 f88c 	bl	8006bac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004a94:	2301      	movs	r3, #1
}
 8004a96:	4618      	mov	r0, r3
 8004a98:	3710      	adds	r7, #16
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	bd80      	pop	{r7, pc}
 8004a9e:	bf00      	nop
 8004aa0:	e000ed04 	.word	0xe000ed04

08004aa4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b08e      	sub	sp, #56	@ 0x38
 8004aa8:	af02      	add	r7, sp, #8
 8004aaa:	60f8      	str	r0, [r7, #12]
 8004aac:	60b9      	str	r1, [r7, #8]
 8004aae:	607a      	str	r2, [r7, #4]
 8004ab0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d10b      	bne.n	8004ad0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004ab8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004abc:	f383 8811 	msr	BASEPRI, r3
 8004ac0:	f3bf 8f6f 	isb	sy
 8004ac4:	f3bf 8f4f 	dsb	sy
 8004ac8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004aca:	bf00      	nop
 8004acc:	bf00      	nop
 8004ace:	e7fd      	b.n	8004acc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d10b      	bne.n	8004aee <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004ad6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ada:	f383 8811 	msr	BASEPRI, r3
 8004ade:	f3bf 8f6f 	isb	sy
 8004ae2:	f3bf 8f4f 	dsb	sy
 8004ae6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004ae8:	bf00      	nop
 8004aea:	bf00      	nop
 8004aec:	e7fd      	b.n	8004aea <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d002      	beq.n	8004afa <xQueueGenericCreateStatic+0x56>
 8004af4:	68bb      	ldr	r3, [r7, #8]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d001      	beq.n	8004afe <xQueueGenericCreateStatic+0x5a>
 8004afa:	2301      	movs	r3, #1
 8004afc:	e000      	b.n	8004b00 <xQueueGenericCreateStatic+0x5c>
 8004afe:	2300      	movs	r3, #0
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d10b      	bne.n	8004b1c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004b04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b08:	f383 8811 	msr	BASEPRI, r3
 8004b0c:	f3bf 8f6f 	isb	sy
 8004b10:	f3bf 8f4f 	dsb	sy
 8004b14:	623b      	str	r3, [r7, #32]
}
 8004b16:	bf00      	nop
 8004b18:	bf00      	nop
 8004b1a:	e7fd      	b.n	8004b18 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d102      	bne.n	8004b28 <xQueueGenericCreateStatic+0x84>
 8004b22:	68bb      	ldr	r3, [r7, #8]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d101      	bne.n	8004b2c <xQueueGenericCreateStatic+0x88>
 8004b28:	2301      	movs	r3, #1
 8004b2a:	e000      	b.n	8004b2e <xQueueGenericCreateStatic+0x8a>
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d10b      	bne.n	8004b4a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004b32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b36:	f383 8811 	msr	BASEPRI, r3
 8004b3a:	f3bf 8f6f 	isb	sy
 8004b3e:	f3bf 8f4f 	dsb	sy
 8004b42:	61fb      	str	r3, [r7, #28]
}
 8004b44:	bf00      	nop
 8004b46:	bf00      	nop
 8004b48:	e7fd      	b.n	8004b46 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004b4a:	2350      	movs	r3, #80	@ 0x50
 8004b4c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004b4e:	697b      	ldr	r3, [r7, #20]
 8004b50:	2b50      	cmp	r3, #80	@ 0x50
 8004b52:	d00b      	beq.n	8004b6c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004b54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b58:	f383 8811 	msr	BASEPRI, r3
 8004b5c:	f3bf 8f6f 	isb	sy
 8004b60:	f3bf 8f4f 	dsb	sy
 8004b64:	61bb      	str	r3, [r7, #24]
}
 8004b66:	bf00      	nop
 8004b68:	bf00      	nop
 8004b6a:	e7fd      	b.n	8004b68 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004b6c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004b72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d00d      	beq.n	8004b94 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004b78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b7a:	2201      	movs	r2, #1
 8004b7c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004b80:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004b84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b86:	9300      	str	r3, [sp, #0]
 8004b88:	4613      	mov	r3, r2
 8004b8a:	687a      	ldr	r2, [r7, #4]
 8004b8c:	68b9      	ldr	r1, [r7, #8]
 8004b8e:	68f8      	ldr	r0, [r7, #12]
 8004b90:	f000 f805 	bl	8004b9e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004b94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004b96:	4618      	mov	r0, r3
 8004b98:	3730      	adds	r7, #48	@ 0x30
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	bd80      	pop	{r7, pc}

08004b9e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004b9e:	b580      	push	{r7, lr}
 8004ba0:	b084      	sub	sp, #16
 8004ba2:	af00      	add	r7, sp, #0
 8004ba4:	60f8      	str	r0, [r7, #12]
 8004ba6:	60b9      	str	r1, [r7, #8]
 8004ba8:	607a      	str	r2, [r7, #4]
 8004baa:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004bac:	68bb      	ldr	r3, [r7, #8]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d103      	bne.n	8004bba <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004bb2:	69bb      	ldr	r3, [r7, #24]
 8004bb4:	69ba      	ldr	r2, [r7, #24]
 8004bb6:	601a      	str	r2, [r3, #0]
 8004bb8:	e002      	b.n	8004bc0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004bba:	69bb      	ldr	r3, [r7, #24]
 8004bbc:	687a      	ldr	r2, [r7, #4]
 8004bbe:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004bc0:	69bb      	ldr	r3, [r7, #24]
 8004bc2:	68fa      	ldr	r2, [r7, #12]
 8004bc4:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004bc6:	69bb      	ldr	r3, [r7, #24]
 8004bc8:	68ba      	ldr	r2, [r7, #8]
 8004bca:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004bcc:	2101      	movs	r1, #1
 8004bce:	69b8      	ldr	r0, [r7, #24]
 8004bd0:	f7ff fefe 	bl	80049d0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004bd4:	69bb      	ldr	r3, [r7, #24]
 8004bd6:	78fa      	ldrb	r2, [r7, #3]
 8004bd8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004bdc:	bf00      	nop
 8004bde:	3710      	adds	r7, #16
 8004be0:	46bd      	mov	sp, r7
 8004be2:	bd80      	pop	{r7, pc}

08004be4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b08e      	sub	sp, #56	@ 0x38
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	60f8      	str	r0, [r7, #12]
 8004bec:	60b9      	str	r1, [r7, #8]
 8004bee:	607a      	str	r2, [r7, #4]
 8004bf0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004bfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d10b      	bne.n	8004c18 <xQueueGenericSend+0x34>
	__asm volatile
 8004c00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c04:	f383 8811 	msr	BASEPRI, r3
 8004c08:	f3bf 8f6f 	isb	sy
 8004c0c:	f3bf 8f4f 	dsb	sy
 8004c10:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004c12:	bf00      	nop
 8004c14:	bf00      	nop
 8004c16:	e7fd      	b.n	8004c14 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004c18:	68bb      	ldr	r3, [r7, #8]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d103      	bne.n	8004c26 <xQueueGenericSend+0x42>
 8004c1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d101      	bne.n	8004c2a <xQueueGenericSend+0x46>
 8004c26:	2301      	movs	r3, #1
 8004c28:	e000      	b.n	8004c2c <xQueueGenericSend+0x48>
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d10b      	bne.n	8004c48 <xQueueGenericSend+0x64>
	__asm volatile
 8004c30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c34:	f383 8811 	msr	BASEPRI, r3
 8004c38:	f3bf 8f6f 	isb	sy
 8004c3c:	f3bf 8f4f 	dsb	sy
 8004c40:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004c42:	bf00      	nop
 8004c44:	bf00      	nop
 8004c46:	e7fd      	b.n	8004c44 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	2b02      	cmp	r3, #2
 8004c4c:	d103      	bne.n	8004c56 <xQueueGenericSend+0x72>
 8004c4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c52:	2b01      	cmp	r3, #1
 8004c54:	d101      	bne.n	8004c5a <xQueueGenericSend+0x76>
 8004c56:	2301      	movs	r3, #1
 8004c58:	e000      	b.n	8004c5c <xQueueGenericSend+0x78>
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d10b      	bne.n	8004c78 <xQueueGenericSend+0x94>
	__asm volatile
 8004c60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c64:	f383 8811 	msr	BASEPRI, r3
 8004c68:	f3bf 8f6f 	isb	sy
 8004c6c:	f3bf 8f4f 	dsb	sy
 8004c70:	623b      	str	r3, [r7, #32]
}
 8004c72:	bf00      	nop
 8004c74:	bf00      	nop
 8004c76:	e7fd      	b.n	8004c74 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004c78:	f001 f9fc 	bl	8006074 <xTaskGetSchedulerState>
 8004c7c:	4603      	mov	r3, r0
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d102      	bne.n	8004c88 <xQueueGenericSend+0xa4>
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d101      	bne.n	8004c8c <xQueueGenericSend+0xa8>
 8004c88:	2301      	movs	r3, #1
 8004c8a:	e000      	b.n	8004c8e <xQueueGenericSend+0xaa>
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d10b      	bne.n	8004caa <xQueueGenericSend+0xc6>
	__asm volatile
 8004c92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c96:	f383 8811 	msr	BASEPRI, r3
 8004c9a:	f3bf 8f6f 	isb	sy
 8004c9e:	f3bf 8f4f 	dsb	sy
 8004ca2:	61fb      	str	r3, [r7, #28]
}
 8004ca4:	bf00      	nop
 8004ca6:	bf00      	nop
 8004ca8:	e7fd      	b.n	8004ca6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004caa:	f001 ff4d 	bl	8006b48 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004cae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cb0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004cb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cb6:	429a      	cmp	r2, r3
 8004cb8:	d302      	bcc.n	8004cc0 <xQueueGenericSend+0xdc>
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	2b02      	cmp	r3, #2
 8004cbe:	d129      	bne.n	8004d14 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004cc0:	683a      	ldr	r2, [r7, #0]
 8004cc2:	68b9      	ldr	r1, [r7, #8]
 8004cc4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004cc6:	f000 fa0f 	bl	80050e8 <prvCopyDataToQueue>
 8004cca:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004ccc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d010      	beq.n	8004cf6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004cd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cd6:	3324      	adds	r3, #36	@ 0x24
 8004cd8:	4618      	mov	r0, r3
 8004cda:	f001 f805 	bl	8005ce8 <xTaskRemoveFromEventList>
 8004cde:	4603      	mov	r3, r0
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d013      	beq.n	8004d0c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004ce4:	4b3f      	ldr	r3, [pc, #252]	@ (8004de4 <xQueueGenericSend+0x200>)
 8004ce6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004cea:	601a      	str	r2, [r3, #0]
 8004cec:	f3bf 8f4f 	dsb	sy
 8004cf0:	f3bf 8f6f 	isb	sy
 8004cf4:	e00a      	b.n	8004d0c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004cf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d007      	beq.n	8004d0c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004cfc:	4b39      	ldr	r3, [pc, #228]	@ (8004de4 <xQueueGenericSend+0x200>)
 8004cfe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d02:	601a      	str	r2, [r3, #0]
 8004d04:	f3bf 8f4f 	dsb	sy
 8004d08:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004d0c:	f001 ff4e 	bl	8006bac <vPortExitCritical>
				return pdPASS;
 8004d10:	2301      	movs	r3, #1
 8004d12:	e063      	b.n	8004ddc <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d103      	bne.n	8004d22 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004d1a:	f001 ff47 	bl	8006bac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004d1e:	2300      	movs	r3, #0
 8004d20:	e05c      	b.n	8004ddc <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004d22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d106      	bne.n	8004d36 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004d28:	f107 0314 	add.w	r3, r7, #20
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	f001 f83f 	bl	8005db0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004d32:	2301      	movs	r3, #1
 8004d34:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004d36:	f001 ff39 	bl	8006bac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004d3a:	f000 fda7 	bl	800588c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004d3e:	f001 ff03 	bl	8006b48 <vPortEnterCritical>
 8004d42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d44:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004d48:	b25b      	sxtb	r3, r3
 8004d4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d4e:	d103      	bne.n	8004d58 <xQueueGenericSend+0x174>
 8004d50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d52:	2200      	movs	r2, #0
 8004d54:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004d58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d5a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004d5e:	b25b      	sxtb	r3, r3
 8004d60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d64:	d103      	bne.n	8004d6e <xQueueGenericSend+0x18a>
 8004d66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d68:	2200      	movs	r2, #0
 8004d6a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004d6e:	f001 ff1d 	bl	8006bac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004d72:	1d3a      	adds	r2, r7, #4
 8004d74:	f107 0314 	add.w	r3, r7, #20
 8004d78:	4611      	mov	r1, r2
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	f001 f82e 	bl	8005ddc <xTaskCheckForTimeOut>
 8004d80:	4603      	mov	r3, r0
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d124      	bne.n	8004dd0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004d86:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004d88:	f000 faa6 	bl	80052d8 <prvIsQueueFull>
 8004d8c:	4603      	mov	r3, r0
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d018      	beq.n	8004dc4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004d92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d94:	3310      	adds	r3, #16
 8004d96:	687a      	ldr	r2, [r7, #4]
 8004d98:	4611      	mov	r1, r2
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	f000 ff52 	bl	8005c44 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004da0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004da2:	f000 fa31 	bl	8005208 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004da6:	f000 fd7f 	bl	80058a8 <xTaskResumeAll>
 8004daa:	4603      	mov	r3, r0
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	f47f af7c 	bne.w	8004caa <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004db2:	4b0c      	ldr	r3, [pc, #48]	@ (8004de4 <xQueueGenericSend+0x200>)
 8004db4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004db8:	601a      	str	r2, [r3, #0]
 8004dba:	f3bf 8f4f 	dsb	sy
 8004dbe:	f3bf 8f6f 	isb	sy
 8004dc2:	e772      	b.n	8004caa <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004dc4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004dc6:	f000 fa1f 	bl	8005208 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004dca:	f000 fd6d 	bl	80058a8 <xTaskResumeAll>
 8004dce:	e76c      	b.n	8004caa <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004dd0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004dd2:	f000 fa19 	bl	8005208 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004dd6:	f000 fd67 	bl	80058a8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004dda:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004ddc:	4618      	mov	r0, r3
 8004dde:	3738      	adds	r7, #56	@ 0x38
 8004de0:	46bd      	mov	sp, r7
 8004de2:	bd80      	pop	{r7, pc}
 8004de4:	e000ed04 	.word	0xe000ed04

08004de8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b090      	sub	sp, #64	@ 0x40
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	60f8      	str	r0, [r7, #12]
 8004df0:	60b9      	str	r1, [r7, #8]
 8004df2:	607a      	str	r2, [r7, #4]
 8004df4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8004dfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d10b      	bne.n	8004e18 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004e00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e04:	f383 8811 	msr	BASEPRI, r3
 8004e08:	f3bf 8f6f 	isb	sy
 8004e0c:	f3bf 8f4f 	dsb	sy
 8004e10:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004e12:	bf00      	nop
 8004e14:	bf00      	nop
 8004e16:	e7fd      	b.n	8004e14 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004e18:	68bb      	ldr	r3, [r7, #8]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d103      	bne.n	8004e26 <xQueueGenericSendFromISR+0x3e>
 8004e1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d101      	bne.n	8004e2a <xQueueGenericSendFromISR+0x42>
 8004e26:	2301      	movs	r3, #1
 8004e28:	e000      	b.n	8004e2c <xQueueGenericSendFromISR+0x44>
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d10b      	bne.n	8004e48 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004e30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e34:	f383 8811 	msr	BASEPRI, r3
 8004e38:	f3bf 8f6f 	isb	sy
 8004e3c:	f3bf 8f4f 	dsb	sy
 8004e40:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004e42:	bf00      	nop
 8004e44:	bf00      	nop
 8004e46:	e7fd      	b.n	8004e44 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	2b02      	cmp	r3, #2
 8004e4c:	d103      	bne.n	8004e56 <xQueueGenericSendFromISR+0x6e>
 8004e4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e52:	2b01      	cmp	r3, #1
 8004e54:	d101      	bne.n	8004e5a <xQueueGenericSendFromISR+0x72>
 8004e56:	2301      	movs	r3, #1
 8004e58:	e000      	b.n	8004e5c <xQueueGenericSendFromISR+0x74>
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d10b      	bne.n	8004e78 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004e60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e64:	f383 8811 	msr	BASEPRI, r3
 8004e68:	f3bf 8f6f 	isb	sy
 8004e6c:	f3bf 8f4f 	dsb	sy
 8004e70:	623b      	str	r3, [r7, #32]
}
 8004e72:	bf00      	nop
 8004e74:	bf00      	nop
 8004e76:	e7fd      	b.n	8004e74 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004e78:	f001 ff46 	bl	8006d08 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004e7c:	f3ef 8211 	mrs	r2, BASEPRI
 8004e80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e84:	f383 8811 	msr	BASEPRI, r3
 8004e88:	f3bf 8f6f 	isb	sy
 8004e8c:	f3bf 8f4f 	dsb	sy
 8004e90:	61fa      	str	r2, [r7, #28]
 8004e92:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004e94:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004e96:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004e98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e9a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004e9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ea0:	429a      	cmp	r2, r3
 8004ea2:	d302      	bcc.n	8004eaa <xQueueGenericSendFromISR+0xc2>
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	2b02      	cmp	r3, #2
 8004ea8:	d12f      	bne.n	8004f0a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004eaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004eac:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004eb0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004eb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004eb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004eba:	683a      	ldr	r2, [r7, #0]
 8004ebc:	68b9      	ldr	r1, [r7, #8]
 8004ebe:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004ec0:	f000 f912 	bl	80050e8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004ec4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8004ec8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ecc:	d112      	bne.n	8004ef4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004ece:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ed0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d016      	beq.n	8004f04 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004ed6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ed8:	3324      	adds	r3, #36	@ 0x24
 8004eda:	4618      	mov	r0, r3
 8004edc:	f000 ff04 	bl	8005ce8 <xTaskRemoveFromEventList>
 8004ee0:	4603      	mov	r3, r0
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d00e      	beq.n	8004f04 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d00b      	beq.n	8004f04 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2201      	movs	r2, #1
 8004ef0:	601a      	str	r2, [r3, #0]
 8004ef2:	e007      	b.n	8004f04 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004ef4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004ef8:	3301      	adds	r3, #1
 8004efa:	b2db      	uxtb	r3, r3
 8004efc:	b25a      	sxtb	r2, r3
 8004efe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f00:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004f04:	2301      	movs	r3, #1
 8004f06:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8004f08:	e001      	b.n	8004f0e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004f0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f10:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004f12:	697b      	ldr	r3, [r7, #20]
 8004f14:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004f18:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004f1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	3740      	adds	r7, #64	@ 0x40
 8004f20:	46bd      	mov	sp, r7
 8004f22:	bd80      	pop	{r7, pc}

08004f24 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b08c      	sub	sp, #48	@ 0x30
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	60f8      	str	r0, [r7, #12]
 8004f2c:	60b9      	str	r1, [r7, #8]
 8004f2e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004f30:	2300      	movs	r3, #0
 8004f32:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004f38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d10b      	bne.n	8004f56 <xQueueReceive+0x32>
	__asm volatile
 8004f3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f42:	f383 8811 	msr	BASEPRI, r3
 8004f46:	f3bf 8f6f 	isb	sy
 8004f4a:	f3bf 8f4f 	dsb	sy
 8004f4e:	623b      	str	r3, [r7, #32]
}
 8004f50:	bf00      	nop
 8004f52:	bf00      	nop
 8004f54:	e7fd      	b.n	8004f52 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004f56:	68bb      	ldr	r3, [r7, #8]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d103      	bne.n	8004f64 <xQueueReceive+0x40>
 8004f5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d101      	bne.n	8004f68 <xQueueReceive+0x44>
 8004f64:	2301      	movs	r3, #1
 8004f66:	e000      	b.n	8004f6a <xQueueReceive+0x46>
 8004f68:	2300      	movs	r3, #0
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d10b      	bne.n	8004f86 <xQueueReceive+0x62>
	__asm volatile
 8004f6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f72:	f383 8811 	msr	BASEPRI, r3
 8004f76:	f3bf 8f6f 	isb	sy
 8004f7a:	f3bf 8f4f 	dsb	sy
 8004f7e:	61fb      	str	r3, [r7, #28]
}
 8004f80:	bf00      	nop
 8004f82:	bf00      	nop
 8004f84:	e7fd      	b.n	8004f82 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004f86:	f001 f875 	bl	8006074 <xTaskGetSchedulerState>
 8004f8a:	4603      	mov	r3, r0
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d102      	bne.n	8004f96 <xQueueReceive+0x72>
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d101      	bne.n	8004f9a <xQueueReceive+0x76>
 8004f96:	2301      	movs	r3, #1
 8004f98:	e000      	b.n	8004f9c <xQueueReceive+0x78>
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d10b      	bne.n	8004fb8 <xQueueReceive+0x94>
	__asm volatile
 8004fa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fa4:	f383 8811 	msr	BASEPRI, r3
 8004fa8:	f3bf 8f6f 	isb	sy
 8004fac:	f3bf 8f4f 	dsb	sy
 8004fb0:	61bb      	str	r3, [r7, #24]
}
 8004fb2:	bf00      	nop
 8004fb4:	bf00      	nop
 8004fb6:	e7fd      	b.n	8004fb4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004fb8:	f001 fdc6 	bl	8006b48 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004fbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fc0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d01f      	beq.n	8005008 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004fc8:	68b9      	ldr	r1, [r7, #8]
 8004fca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004fcc:	f000 f8f6 	bl	80051bc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004fd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fd2:	1e5a      	subs	r2, r3, #1
 8004fd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fd6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004fd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fda:	691b      	ldr	r3, [r3, #16]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d00f      	beq.n	8005000 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004fe0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fe2:	3310      	adds	r3, #16
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	f000 fe7f 	bl	8005ce8 <xTaskRemoveFromEventList>
 8004fea:	4603      	mov	r3, r0
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d007      	beq.n	8005000 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004ff0:	4b3c      	ldr	r3, [pc, #240]	@ (80050e4 <xQueueReceive+0x1c0>)
 8004ff2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004ff6:	601a      	str	r2, [r3, #0]
 8004ff8:	f3bf 8f4f 	dsb	sy
 8004ffc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005000:	f001 fdd4 	bl	8006bac <vPortExitCritical>
				return pdPASS;
 8005004:	2301      	movs	r3, #1
 8005006:	e069      	b.n	80050dc <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d103      	bne.n	8005016 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800500e:	f001 fdcd 	bl	8006bac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005012:	2300      	movs	r3, #0
 8005014:	e062      	b.n	80050dc <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005016:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005018:	2b00      	cmp	r3, #0
 800501a:	d106      	bne.n	800502a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800501c:	f107 0310 	add.w	r3, r7, #16
 8005020:	4618      	mov	r0, r3
 8005022:	f000 fec5 	bl	8005db0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005026:	2301      	movs	r3, #1
 8005028:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800502a:	f001 fdbf 	bl	8006bac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800502e:	f000 fc2d 	bl	800588c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005032:	f001 fd89 	bl	8006b48 <vPortEnterCritical>
 8005036:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005038:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800503c:	b25b      	sxtb	r3, r3
 800503e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005042:	d103      	bne.n	800504c <xQueueReceive+0x128>
 8005044:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005046:	2200      	movs	r2, #0
 8005048:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800504c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800504e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005052:	b25b      	sxtb	r3, r3
 8005054:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005058:	d103      	bne.n	8005062 <xQueueReceive+0x13e>
 800505a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800505c:	2200      	movs	r2, #0
 800505e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005062:	f001 fda3 	bl	8006bac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005066:	1d3a      	adds	r2, r7, #4
 8005068:	f107 0310 	add.w	r3, r7, #16
 800506c:	4611      	mov	r1, r2
 800506e:	4618      	mov	r0, r3
 8005070:	f000 feb4 	bl	8005ddc <xTaskCheckForTimeOut>
 8005074:	4603      	mov	r3, r0
 8005076:	2b00      	cmp	r3, #0
 8005078:	d123      	bne.n	80050c2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800507a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800507c:	f000 f916 	bl	80052ac <prvIsQueueEmpty>
 8005080:	4603      	mov	r3, r0
 8005082:	2b00      	cmp	r3, #0
 8005084:	d017      	beq.n	80050b6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005086:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005088:	3324      	adds	r3, #36	@ 0x24
 800508a:	687a      	ldr	r2, [r7, #4]
 800508c:	4611      	mov	r1, r2
 800508e:	4618      	mov	r0, r3
 8005090:	f000 fdd8 	bl	8005c44 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005094:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005096:	f000 f8b7 	bl	8005208 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800509a:	f000 fc05 	bl	80058a8 <xTaskResumeAll>
 800509e:	4603      	mov	r3, r0
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d189      	bne.n	8004fb8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80050a4:	4b0f      	ldr	r3, [pc, #60]	@ (80050e4 <xQueueReceive+0x1c0>)
 80050a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80050aa:	601a      	str	r2, [r3, #0]
 80050ac:	f3bf 8f4f 	dsb	sy
 80050b0:	f3bf 8f6f 	isb	sy
 80050b4:	e780      	b.n	8004fb8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80050b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80050b8:	f000 f8a6 	bl	8005208 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80050bc:	f000 fbf4 	bl	80058a8 <xTaskResumeAll>
 80050c0:	e77a      	b.n	8004fb8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80050c2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80050c4:	f000 f8a0 	bl	8005208 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80050c8:	f000 fbee 	bl	80058a8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80050cc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80050ce:	f000 f8ed 	bl	80052ac <prvIsQueueEmpty>
 80050d2:	4603      	mov	r3, r0
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	f43f af6f 	beq.w	8004fb8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80050da:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80050dc:	4618      	mov	r0, r3
 80050de:	3730      	adds	r7, #48	@ 0x30
 80050e0:	46bd      	mov	sp, r7
 80050e2:	bd80      	pop	{r7, pc}
 80050e4:	e000ed04 	.word	0xe000ed04

080050e8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b086      	sub	sp, #24
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	60f8      	str	r0, [r7, #12]
 80050f0:	60b9      	str	r1, [r7, #8]
 80050f2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80050f4:	2300      	movs	r3, #0
 80050f6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050fc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005102:	2b00      	cmp	r3, #0
 8005104:	d10d      	bne.n	8005122 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	2b00      	cmp	r3, #0
 800510c:	d14d      	bne.n	80051aa <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	689b      	ldr	r3, [r3, #8]
 8005112:	4618      	mov	r0, r3
 8005114:	f000 ffcc 	bl	80060b0 <xTaskPriorityDisinherit>
 8005118:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	2200      	movs	r2, #0
 800511e:	609a      	str	r2, [r3, #8]
 8005120:	e043      	b.n	80051aa <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2b00      	cmp	r3, #0
 8005126:	d119      	bne.n	800515c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	6858      	ldr	r0, [r3, #4]
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005130:	461a      	mov	r2, r3
 8005132:	68b9      	ldr	r1, [r7, #8]
 8005134:	f002 f98a 	bl	800744c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	685a      	ldr	r2, [r3, #4]
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005140:	441a      	add	r2, r3
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	685a      	ldr	r2, [r3, #4]
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	689b      	ldr	r3, [r3, #8]
 800514e:	429a      	cmp	r2, r3
 8005150:	d32b      	bcc.n	80051aa <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681a      	ldr	r2, [r3, #0]
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	605a      	str	r2, [r3, #4]
 800515a:	e026      	b.n	80051aa <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	68d8      	ldr	r0, [r3, #12]
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005164:	461a      	mov	r2, r3
 8005166:	68b9      	ldr	r1, [r7, #8]
 8005168:	f002 f970 	bl	800744c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	68da      	ldr	r2, [r3, #12]
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005174:	425b      	negs	r3, r3
 8005176:	441a      	add	r2, r3
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	68da      	ldr	r2, [r3, #12]
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	429a      	cmp	r2, r3
 8005186:	d207      	bcs.n	8005198 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	689a      	ldr	r2, [r3, #8]
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005190:	425b      	negs	r3, r3
 8005192:	441a      	add	r2, r3
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2b02      	cmp	r3, #2
 800519c:	d105      	bne.n	80051aa <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800519e:	693b      	ldr	r3, [r7, #16]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d002      	beq.n	80051aa <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80051a4:	693b      	ldr	r3, [r7, #16]
 80051a6:	3b01      	subs	r3, #1
 80051a8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80051aa:	693b      	ldr	r3, [r7, #16]
 80051ac:	1c5a      	adds	r2, r3, #1
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80051b2:	697b      	ldr	r3, [r7, #20]
}
 80051b4:	4618      	mov	r0, r3
 80051b6:	3718      	adds	r7, #24
 80051b8:	46bd      	mov	sp, r7
 80051ba:	bd80      	pop	{r7, pc}

080051bc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b082      	sub	sp, #8
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
 80051c4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d018      	beq.n	8005200 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	68da      	ldr	r2, [r3, #12]
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051d6:	441a      	add	r2, r3
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	68da      	ldr	r2, [r3, #12]
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	689b      	ldr	r3, [r3, #8]
 80051e4:	429a      	cmp	r2, r3
 80051e6:	d303      	bcc.n	80051f0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681a      	ldr	r2, [r3, #0]
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	68d9      	ldr	r1, [r3, #12]
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051f8:	461a      	mov	r2, r3
 80051fa:	6838      	ldr	r0, [r7, #0]
 80051fc:	f002 f926 	bl	800744c <memcpy>
	}
}
 8005200:	bf00      	nop
 8005202:	3708      	adds	r7, #8
 8005204:	46bd      	mov	sp, r7
 8005206:	bd80      	pop	{r7, pc}

08005208 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b084      	sub	sp, #16
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005210:	f001 fc9a 	bl	8006b48 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800521a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800521c:	e011      	b.n	8005242 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005222:	2b00      	cmp	r3, #0
 8005224:	d012      	beq.n	800524c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	3324      	adds	r3, #36	@ 0x24
 800522a:	4618      	mov	r0, r3
 800522c:	f000 fd5c 	bl	8005ce8 <xTaskRemoveFromEventList>
 8005230:	4603      	mov	r3, r0
 8005232:	2b00      	cmp	r3, #0
 8005234:	d001      	beq.n	800523a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005236:	f000 fe35 	bl	8005ea4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800523a:	7bfb      	ldrb	r3, [r7, #15]
 800523c:	3b01      	subs	r3, #1
 800523e:	b2db      	uxtb	r3, r3
 8005240:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005242:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005246:	2b00      	cmp	r3, #0
 8005248:	dce9      	bgt.n	800521e <prvUnlockQueue+0x16>
 800524a:	e000      	b.n	800524e <prvUnlockQueue+0x46>
					break;
 800524c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	22ff      	movs	r2, #255	@ 0xff
 8005252:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005256:	f001 fca9 	bl	8006bac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800525a:	f001 fc75 	bl	8006b48 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005264:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005266:	e011      	b.n	800528c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	691b      	ldr	r3, [r3, #16]
 800526c:	2b00      	cmp	r3, #0
 800526e:	d012      	beq.n	8005296 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	3310      	adds	r3, #16
 8005274:	4618      	mov	r0, r3
 8005276:	f000 fd37 	bl	8005ce8 <xTaskRemoveFromEventList>
 800527a:	4603      	mov	r3, r0
 800527c:	2b00      	cmp	r3, #0
 800527e:	d001      	beq.n	8005284 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005280:	f000 fe10 	bl	8005ea4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005284:	7bbb      	ldrb	r3, [r7, #14]
 8005286:	3b01      	subs	r3, #1
 8005288:	b2db      	uxtb	r3, r3
 800528a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800528c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005290:	2b00      	cmp	r3, #0
 8005292:	dce9      	bgt.n	8005268 <prvUnlockQueue+0x60>
 8005294:	e000      	b.n	8005298 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005296:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	22ff      	movs	r2, #255	@ 0xff
 800529c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80052a0:	f001 fc84 	bl	8006bac <vPortExitCritical>
}
 80052a4:	bf00      	nop
 80052a6:	3710      	adds	r7, #16
 80052a8:	46bd      	mov	sp, r7
 80052aa:	bd80      	pop	{r7, pc}

080052ac <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b084      	sub	sp, #16
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80052b4:	f001 fc48 	bl	8006b48 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d102      	bne.n	80052c6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80052c0:	2301      	movs	r3, #1
 80052c2:	60fb      	str	r3, [r7, #12]
 80052c4:	e001      	b.n	80052ca <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80052c6:	2300      	movs	r3, #0
 80052c8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80052ca:	f001 fc6f 	bl	8006bac <vPortExitCritical>

	return xReturn;
 80052ce:	68fb      	ldr	r3, [r7, #12]
}
 80052d0:	4618      	mov	r0, r3
 80052d2:	3710      	adds	r7, #16
 80052d4:	46bd      	mov	sp, r7
 80052d6:	bd80      	pop	{r7, pc}

080052d8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	b084      	sub	sp, #16
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80052e0:	f001 fc32 	bl	8006b48 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052ec:	429a      	cmp	r2, r3
 80052ee:	d102      	bne.n	80052f6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80052f0:	2301      	movs	r3, #1
 80052f2:	60fb      	str	r3, [r7, #12]
 80052f4:	e001      	b.n	80052fa <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80052f6:	2300      	movs	r3, #0
 80052f8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80052fa:	f001 fc57 	bl	8006bac <vPortExitCritical>

	return xReturn;
 80052fe:	68fb      	ldr	r3, [r7, #12]
}
 8005300:	4618      	mov	r0, r3
 8005302:	3710      	adds	r7, #16
 8005304:	46bd      	mov	sp, r7
 8005306:	bd80      	pop	{r7, pc}

08005308 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005308:	b480      	push	{r7}
 800530a:	b085      	sub	sp, #20
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
 8005310:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005312:	2300      	movs	r3, #0
 8005314:	60fb      	str	r3, [r7, #12]
 8005316:	e014      	b.n	8005342 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005318:	4a0f      	ldr	r2, [pc, #60]	@ (8005358 <vQueueAddToRegistry+0x50>)
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005320:	2b00      	cmp	r3, #0
 8005322:	d10b      	bne.n	800533c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005324:	490c      	ldr	r1, [pc, #48]	@ (8005358 <vQueueAddToRegistry+0x50>)
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	683a      	ldr	r2, [r7, #0]
 800532a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800532e:	4a0a      	ldr	r2, [pc, #40]	@ (8005358 <vQueueAddToRegistry+0x50>)
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	00db      	lsls	r3, r3, #3
 8005334:	4413      	add	r3, r2
 8005336:	687a      	ldr	r2, [r7, #4]
 8005338:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800533a:	e006      	b.n	800534a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	3301      	adds	r3, #1
 8005340:	60fb      	str	r3, [r7, #12]
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	2b07      	cmp	r3, #7
 8005346:	d9e7      	bls.n	8005318 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005348:	bf00      	nop
 800534a:	bf00      	nop
 800534c:	3714      	adds	r7, #20
 800534e:	46bd      	mov	sp, r7
 8005350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005354:	4770      	bx	lr
 8005356:	bf00      	nop
 8005358:	200009dc 	.word	0x200009dc

0800535c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800535c:	b580      	push	{r7, lr}
 800535e:	b086      	sub	sp, #24
 8005360:	af00      	add	r7, sp, #0
 8005362:	60f8      	str	r0, [r7, #12]
 8005364:	60b9      	str	r1, [r7, #8]
 8005366:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800536c:	f001 fbec 	bl	8006b48 <vPortEnterCritical>
 8005370:	697b      	ldr	r3, [r7, #20]
 8005372:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005376:	b25b      	sxtb	r3, r3
 8005378:	f1b3 3fff 	cmp.w	r3, #4294967295
 800537c:	d103      	bne.n	8005386 <vQueueWaitForMessageRestricted+0x2a>
 800537e:	697b      	ldr	r3, [r7, #20]
 8005380:	2200      	movs	r2, #0
 8005382:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005386:	697b      	ldr	r3, [r7, #20]
 8005388:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800538c:	b25b      	sxtb	r3, r3
 800538e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005392:	d103      	bne.n	800539c <vQueueWaitForMessageRestricted+0x40>
 8005394:	697b      	ldr	r3, [r7, #20]
 8005396:	2200      	movs	r2, #0
 8005398:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800539c:	f001 fc06 	bl	8006bac <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80053a0:	697b      	ldr	r3, [r7, #20]
 80053a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d106      	bne.n	80053b6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80053a8:	697b      	ldr	r3, [r7, #20]
 80053aa:	3324      	adds	r3, #36	@ 0x24
 80053ac:	687a      	ldr	r2, [r7, #4]
 80053ae:	68b9      	ldr	r1, [r7, #8]
 80053b0:	4618      	mov	r0, r3
 80053b2:	f000 fc6d 	bl	8005c90 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80053b6:	6978      	ldr	r0, [r7, #20]
 80053b8:	f7ff ff26 	bl	8005208 <prvUnlockQueue>
	}
 80053bc:	bf00      	nop
 80053be:	3718      	adds	r7, #24
 80053c0:	46bd      	mov	sp, r7
 80053c2:	bd80      	pop	{r7, pc}

080053c4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	b08e      	sub	sp, #56	@ 0x38
 80053c8:	af04      	add	r7, sp, #16
 80053ca:	60f8      	str	r0, [r7, #12]
 80053cc:	60b9      	str	r1, [r7, #8]
 80053ce:	607a      	str	r2, [r7, #4]
 80053d0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80053d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d10b      	bne.n	80053f0 <xTaskCreateStatic+0x2c>
	__asm volatile
 80053d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053dc:	f383 8811 	msr	BASEPRI, r3
 80053e0:	f3bf 8f6f 	isb	sy
 80053e4:	f3bf 8f4f 	dsb	sy
 80053e8:	623b      	str	r3, [r7, #32]
}
 80053ea:	bf00      	nop
 80053ec:	bf00      	nop
 80053ee:	e7fd      	b.n	80053ec <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80053f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d10b      	bne.n	800540e <xTaskCreateStatic+0x4a>
	__asm volatile
 80053f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053fa:	f383 8811 	msr	BASEPRI, r3
 80053fe:	f3bf 8f6f 	isb	sy
 8005402:	f3bf 8f4f 	dsb	sy
 8005406:	61fb      	str	r3, [r7, #28]
}
 8005408:	bf00      	nop
 800540a:	bf00      	nop
 800540c:	e7fd      	b.n	800540a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800540e:	23a8      	movs	r3, #168	@ 0xa8
 8005410:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005412:	693b      	ldr	r3, [r7, #16]
 8005414:	2ba8      	cmp	r3, #168	@ 0xa8
 8005416:	d00b      	beq.n	8005430 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005418:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800541c:	f383 8811 	msr	BASEPRI, r3
 8005420:	f3bf 8f6f 	isb	sy
 8005424:	f3bf 8f4f 	dsb	sy
 8005428:	61bb      	str	r3, [r7, #24]
}
 800542a:	bf00      	nop
 800542c:	bf00      	nop
 800542e:	e7fd      	b.n	800542c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005430:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005432:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005434:	2b00      	cmp	r3, #0
 8005436:	d01e      	beq.n	8005476 <xTaskCreateStatic+0xb2>
 8005438:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800543a:	2b00      	cmp	r3, #0
 800543c:	d01b      	beq.n	8005476 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800543e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005440:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005444:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005446:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005448:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800544a:	2202      	movs	r2, #2
 800544c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005450:	2300      	movs	r3, #0
 8005452:	9303      	str	r3, [sp, #12]
 8005454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005456:	9302      	str	r3, [sp, #8]
 8005458:	f107 0314 	add.w	r3, r7, #20
 800545c:	9301      	str	r3, [sp, #4]
 800545e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005460:	9300      	str	r3, [sp, #0]
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	687a      	ldr	r2, [r7, #4]
 8005466:	68b9      	ldr	r1, [r7, #8]
 8005468:	68f8      	ldr	r0, [r7, #12]
 800546a:	f000 f851 	bl	8005510 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800546e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005470:	f000 f8f6 	bl	8005660 <prvAddNewTaskToReadyList>
 8005474:	e001      	b.n	800547a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005476:	2300      	movs	r3, #0
 8005478:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800547a:	697b      	ldr	r3, [r7, #20]
	}
 800547c:	4618      	mov	r0, r3
 800547e:	3728      	adds	r7, #40	@ 0x28
 8005480:	46bd      	mov	sp, r7
 8005482:	bd80      	pop	{r7, pc}

08005484 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005484:	b580      	push	{r7, lr}
 8005486:	b08c      	sub	sp, #48	@ 0x30
 8005488:	af04      	add	r7, sp, #16
 800548a:	60f8      	str	r0, [r7, #12]
 800548c:	60b9      	str	r1, [r7, #8]
 800548e:	603b      	str	r3, [r7, #0]
 8005490:	4613      	mov	r3, r2
 8005492:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005494:	88fb      	ldrh	r3, [r7, #6]
 8005496:	009b      	lsls	r3, r3, #2
 8005498:	4618      	mov	r0, r3
 800549a:	f001 fc77 	bl	8006d8c <pvPortMalloc>
 800549e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80054a0:	697b      	ldr	r3, [r7, #20]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d00e      	beq.n	80054c4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80054a6:	20a8      	movs	r0, #168	@ 0xa8
 80054a8:	f001 fc70 	bl	8006d8c <pvPortMalloc>
 80054ac:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80054ae:	69fb      	ldr	r3, [r7, #28]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d003      	beq.n	80054bc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80054b4:	69fb      	ldr	r3, [r7, #28]
 80054b6:	697a      	ldr	r2, [r7, #20]
 80054b8:	631a      	str	r2, [r3, #48]	@ 0x30
 80054ba:	e005      	b.n	80054c8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80054bc:	6978      	ldr	r0, [r7, #20]
 80054be:	f001 fd33 	bl	8006f28 <vPortFree>
 80054c2:	e001      	b.n	80054c8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80054c4:	2300      	movs	r3, #0
 80054c6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80054c8:	69fb      	ldr	r3, [r7, #28]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d017      	beq.n	80054fe <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80054ce:	69fb      	ldr	r3, [r7, #28]
 80054d0:	2200      	movs	r2, #0
 80054d2:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80054d6:	88fa      	ldrh	r2, [r7, #6]
 80054d8:	2300      	movs	r3, #0
 80054da:	9303      	str	r3, [sp, #12]
 80054dc:	69fb      	ldr	r3, [r7, #28]
 80054de:	9302      	str	r3, [sp, #8]
 80054e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054e2:	9301      	str	r3, [sp, #4]
 80054e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054e6:	9300      	str	r3, [sp, #0]
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	68b9      	ldr	r1, [r7, #8]
 80054ec:	68f8      	ldr	r0, [r7, #12]
 80054ee:	f000 f80f 	bl	8005510 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80054f2:	69f8      	ldr	r0, [r7, #28]
 80054f4:	f000 f8b4 	bl	8005660 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80054f8:	2301      	movs	r3, #1
 80054fa:	61bb      	str	r3, [r7, #24]
 80054fc:	e002      	b.n	8005504 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80054fe:	f04f 33ff 	mov.w	r3, #4294967295
 8005502:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005504:	69bb      	ldr	r3, [r7, #24]
	}
 8005506:	4618      	mov	r0, r3
 8005508:	3720      	adds	r7, #32
 800550a:	46bd      	mov	sp, r7
 800550c:	bd80      	pop	{r7, pc}
	...

08005510 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005510:	b580      	push	{r7, lr}
 8005512:	b088      	sub	sp, #32
 8005514:	af00      	add	r7, sp, #0
 8005516:	60f8      	str	r0, [r7, #12]
 8005518:	60b9      	str	r1, [r7, #8]
 800551a:	607a      	str	r2, [r7, #4]
 800551c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800551e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005520:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	009b      	lsls	r3, r3, #2
 8005526:	461a      	mov	r2, r3
 8005528:	21a5      	movs	r1, #165	@ 0xa5
 800552a:	f001 feed 	bl	8007308 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800552e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005530:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005538:	3b01      	subs	r3, #1
 800553a:	009b      	lsls	r3, r3, #2
 800553c:	4413      	add	r3, r2
 800553e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005540:	69bb      	ldr	r3, [r7, #24]
 8005542:	f023 0307 	bic.w	r3, r3, #7
 8005546:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005548:	69bb      	ldr	r3, [r7, #24]
 800554a:	f003 0307 	and.w	r3, r3, #7
 800554e:	2b00      	cmp	r3, #0
 8005550:	d00b      	beq.n	800556a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8005552:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005556:	f383 8811 	msr	BASEPRI, r3
 800555a:	f3bf 8f6f 	isb	sy
 800555e:	f3bf 8f4f 	dsb	sy
 8005562:	617b      	str	r3, [r7, #20]
}
 8005564:	bf00      	nop
 8005566:	bf00      	nop
 8005568:	e7fd      	b.n	8005566 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800556a:	68bb      	ldr	r3, [r7, #8]
 800556c:	2b00      	cmp	r3, #0
 800556e:	d01f      	beq.n	80055b0 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005570:	2300      	movs	r3, #0
 8005572:	61fb      	str	r3, [r7, #28]
 8005574:	e012      	b.n	800559c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005576:	68ba      	ldr	r2, [r7, #8]
 8005578:	69fb      	ldr	r3, [r7, #28]
 800557a:	4413      	add	r3, r2
 800557c:	7819      	ldrb	r1, [r3, #0]
 800557e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005580:	69fb      	ldr	r3, [r7, #28]
 8005582:	4413      	add	r3, r2
 8005584:	3334      	adds	r3, #52	@ 0x34
 8005586:	460a      	mov	r2, r1
 8005588:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800558a:	68ba      	ldr	r2, [r7, #8]
 800558c:	69fb      	ldr	r3, [r7, #28]
 800558e:	4413      	add	r3, r2
 8005590:	781b      	ldrb	r3, [r3, #0]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d006      	beq.n	80055a4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005596:	69fb      	ldr	r3, [r7, #28]
 8005598:	3301      	adds	r3, #1
 800559a:	61fb      	str	r3, [r7, #28]
 800559c:	69fb      	ldr	r3, [r7, #28]
 800559e:	2b0f      	cmp	r3, #15
 80055a0:	d9e9      	bls.n	8005576 <prvInitialiseNewTask+0x66>
 80055a2:	e000      	b.n	80055a6 <prvInitialiseNewTask+0x96>
			{
				break;
 80055a4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80055a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055a8:	2200      	movs	r2, #0
 80055aa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80055ae:	e003      	b.n	80055b8 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80055b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055b2:	2200      	movs	r2, #0
 80055b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80055b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055ba:	2b37      	cmp	r3, #55	@ 0x37
 80055bc:	d901      	bls.n	80055c2 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80055be:	2337      	movs	r3, #55	@ 0x37
 80055c0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80055c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055c4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80055c6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80055c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055ca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80055cc:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80055ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055d0:	2200      	movs	r2, #0
 80055d2:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80055d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055d6:	3304      	adds	r3, #4
 80055d8:	4618      	mov	r0, r3
 80055da:	f7ff f965 	bl	80048a8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80055de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055e0:	3318      	adds	r3, #24
 80055e2:	4618      	mov	r0, r3
 80055e4:	f7ff f960 	bl	80048a8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80055e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80055ec:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80055ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055f0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80055f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055f6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80055f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80055fc:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80055fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005600:	2200      	movs	r2, #0
 8005602:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005606:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005608:	2200      	movs	r2, #0
 800560a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800560e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005610:	3354      	adds	r3, #84	@ 0x54
 8005612:	224c      	movs	r2, #76	@ 0x4c
 8005614:	2100      	movs	r1, #0
 8005616:	4618      	mov	r0, r3
 8005618:	f001 fe76 	bl	8007308 <memset>
 800561c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800561e:	4a0d      	ldr	r2, [pc, #52]	@ (8005654 <prvInitialiseNewTask+0x144>)
 8005620:	659a      	str	r2, [r3, #88]	@ 0x58
 8005622:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005624:	4a0c      	ldr	r2, [pc, #48]	@ (8005658 <prvInitialiseNewTask+0x148>)
 8005626:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005628:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800562a:	4a0c      	ldr	r2, [pc, #48]	@ (800565c <prvInitialiseNewTask+0x14c>)
 800562c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800562e:	683a      	ldr	r2, [r7, #0]
 8005630:	68f9      	ldr	r1, [r7, #12]
 8005632:	69b8      	ldr	r0, [r7, #24]
 8005634:	f001 f95a 	bl	80068ec <pxPortInitialiseStack>
 8005638:	4602      	mov	r2, r0
 800563a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800563c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800563e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005640:	2b00      	cmp	r3, #0
 8005642:	d002      	beq.n	800564a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005644:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005646:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005648:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800564a:	bf00      	nop
 800564c:	3720      	adds	r7, #32
 800564e:	46bd      	mov	sp, r7
 8005650:	bd80      	pop	{r7, pc}
 8005652:	bf00      	nop
 8005654:	20004c78 	.word	0x20004c78
 8005658:	20004ce0 	.word	0x20004ce0
 800565c:	20004d48 	.word	0x20004d48

08005660 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005660:	b580      	push	{r7, lr}
 8005662:	b082      	sub	sp, #8
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005668:	f001 fa6e 	bl	8006b48 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800566c:	4b2d      	ldr	r3, [pc, #180]	@ (8005724 <prvAddNewTaskToReadyList+0xc4>)
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	3301      	adds	r3, #1
 8005672:	4a2c      	ldr	r2, [pc, #176]	@ (8005724 <prvAddNewTaskToReadyList+0xc4>)
 8005674:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005676:	4b2c      	ldr	r3, [pc, #176]	@ (8005728 <prvAddNewTaskToReadyList+0xc8>)
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	2b00      	cmp	r3, #0
 800567c:	d109      	bne.n	8005692 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800567e:	4a2a      	ldr	r2, [pc, #168]	@ (8005728 <prvAddNewTaskToReadyList+0xc8>)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005684:	4b27      	ldr	r3, [pc, #156]	@ (8005724 <prvAddNewTaskToReadyList+0xc4>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	2b01      	cmp	r3, #1
 800568a:	d110      	bne.n	80056ae <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800568c:	f000 fc2e 	bl	8005eec <prvInitialiseTaskLists>
 8005690:	e00d      	b.n	80056ae <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005692:	4b26      	ldr	r3, [pc, #152]	@ (800572c <prvAddNewTaskToReadyList+0xcc>)
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	2b00      	cmp	r3, #0
 8005698:	d109      	bne.n	80056ae <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800569a:	4b23      	ldr	r3, [pc, #140]	@ (8005728 <prvAddNewTaskToReadyList+0xc8>)
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056a4:	429a      	cmp	r2, r3
 80056a6:	d802      	bhi.n	80056ae <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80056a8:	4a1f      	ldr	r2, [pc, #124]	@ (8005728 <prvAddNewTaskToReadyList+0xc8>)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80056ae:	4b20      	ldr	r3, [pc, #128]	@ (8005730 <prvAddNewTaskToReadyList+0xd0>)
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	3301      	adds	r3, #1
 80056b4:	4a1e      	ldr	r2, [pc, #120]	@ (8005730 <prvAddNewTaskToReadyList+0xd0>)
 80056b6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80056b8:	4b1d      	ldr	r3, [pc, #116]	@ (8005730 <prvAddNewTaskToReadyList+0xd0>)
 80056ba:	681a      	ldr	r2, [r3, #0]
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80056c4:	4b1b      	ldr	r3, [pc, #108]	@ (8005734 <prvAddNewTaskToReadyList+0xd4>)
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	429a      	cmp	r2, r3
 80056ca:	d903      	bls.n	80056d4 <prvAddNewTaskToReadyList+0x74>
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056d0:	4a18      	ldr	r2, [pc, #96]	@ (8005734 <prvAddNewTaskToReadyList+0xd4>)
 80056d2:	6013      	str	r3, [r2, #0]
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80056d8:	4613      	mov	r3, r2
 80056da:	009b      	lsls	r3, r3, #2
 80056dc:	4413      	add	r3, r2
 80056de:	009b      	lsls	r3, r3, #2
 80056e0:	4a15      	ldr	r2, [pc, #84]	@ (8005738 <prvAddNewTaskToReadyList+0xd8>)
 80056e2:	441a      	add	r2, r3
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	3304      	adds	r3, #4
 80056e8:	4619      	mov	r1, r3
 80056ea:	4610      	mov	r0, r2
 80056ec:	f7ff f8e9 	bl	80048c2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80056f0:	f001 fa5c 	bl	8006bac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80056f4:	4b0d      	ldr	r3, [pc, #52]	@ (800572c <prvAddNewTaskToReadyList+0xcc>)
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d00e      	beq.n	800571a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80056fc:	4b0a      	ldr	r3, [pc, #40]	@ (8005728 <prvAddNewTaskToReadyList+0xc8>)
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005706:	429a      	cmp	r2, r3
 8005708:	d207      	bcs.n	800571a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800570a:	4b0c      	ldr	r3, [pc, #48]	@ (800573c <prvAddNewTaskToReadyList+0xdc>)
 800570c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005710:	601a      	str	r2, [r3, #0]
 8005712:	f3bf 8f4f 	dsb	sy
 8005716:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800571a:	bf00      	nop
 800571c:	3708      	adds	r7, #8
 800571e:	46bd      	mov	sp, r7
 8005720:	bd80      	pop	{r7, pc}
 8005722:	bf00      	nop
 8005724:	20000ef0 	.word	0x20000ef0
 8005728:	20000a1c 	.word	0x20000a1c
 800572c:	20000efc 	.word	0x20000efc
 8005730:	20000f0c 	.word	0x20000f0c
 8005734:	20000ef8 	.word	0x20000ef8
 8005738:	20000a20 	.word	0x20000a20
 800573c:	e000ed04 	.word	0xe000ed04

08005740 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005740:	b580      	push	{r7, lr}
 8005742:	b084      	sub	sp, #16
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005748:	2300      	movs	r3, #0
 800574a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d018      	beq.n	8005784 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005752:	4b14      	ldr	r3, [pc, #80]	@ (80057a4 <vTaskDelay+0x64>)
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d00b      	beq.n	8005772 <vTaskDelay+0x32>
	__asm volatile
 800575a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800575e:	f383 8811 	msr	BASEPRI, r3
 8005762:	f3bf 8f6f 	isb	sy
 8005766:	f3bf 8f4f 	dsb	sy
 800576a:	60bb      	str	r3, [r7, #8]
}
 800576c:	bf00      	nop
 800576e:	bf00      	nop
 8005770:	e7fd      	b.n	800576e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005772:	f000 f88b 	bl	800588c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005776:	2100      	movs	r1, #0
 8005778:	6878      	ldr	r0, [r7, #4]
 800577a:	f000 fd09 	bl	8006190 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800577e:	f000 f893 	bl	80058a8 <xTaskResumeAll>
 8005782:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	2b00      	cmp	r3, #0
 8005788:	d107      	bne.n	800579a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800578a:	4b07      	ldr	r3, [pc, #28]	@ (80057a8 <vTaskDelay+0x68>)
 800578c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005790:	601a      	str	r2, [r3, #0]
 8005792:	f3bf 8f4f 	dsb	sy
 8005796:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800579a:	bf00      	nop
 800579c:	3710      	adds	r7, #16
 800579e:	46bd      	mov	sp, r7
 80057a0:	bd80      	pop	{r7, pc}
 80057a2:	bf00      	nop
 80057a4:	20000f18 	.word	0x20000f18
 80057a8:	e000ed04 	.word	0xe000ed04

080057ac <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	b08a      	sub	sp, #40	@ 0x28
 80057b0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80057b2:	2300      	movs	r3, #0
 80057b4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80057b6:	2300      	movs	r3, #0
 80057b8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80057ba:	463a      	mov	r2, r7
 80057bc:	1d39      	adds	r1, r7, #4
 80057be:	f107 0308 	add.w	r3, r7, #8
 80057c2:	4618      	mov	r0, r3
 80057c4:	f7ff f81c 	bl	8004800 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80057c8:	6839      	ldr	r1, [r7, #0]
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	68ba      	ldr	r2, [r7, #8]
 80057ce:	9202      	str	r2, [sp, #8]
 80057d0:	9301      	str	r3, [sp, #4]
 80057d2:	2300      	movs	r3, #0
 80057d4:	9300      	str	r3, [sp, #0]
 80057d6:	2300      	movs	r3, #0
 80057d8:	460a      	mov	r2, r1
 80057da:	4924      	ldr	r1, [pc, #144]	@ (800586c <vTaskStartScheduler+0xc0>)
 80057dc:	4824      	ldr	r0, [pc, #144]	@ (8005870 <vTaskStartScheduler+0xc4>)
 80057de:	f7ff fdf1 	bl	80053c4 <xTaskCreateStatic>
 80057e2:	4603      	mov	r3, r0
 80057e4:	4a23      	ldr	r2, [pc, #140]	@ (8005874 <vTaskStartScheduler+0xc8>)
 80057e6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80057e8:	4b22      	ldr	r3, [pc, #136]	@ (8005874 <vTaskStartScheduler+0xc8>)
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d002      	beq.n	80057f6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80057f0:	2301      	movs	r3, #1
 80057f2:	617b      	str	r3, [r7, #20]
 80057f4:	e001      	b.n	80057fa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80057f6:	2300      	movs	r3, #0
 80057f8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80057fa:	697b      	ldr	r3, [r7, #20]
 80057fc:	2b01      	cmp	r3, #1
 80057fe:	d102      	bne.n	8005806 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005800:	f000 fd1a 	bl	8006238 <xTimerCreateTimerTask>
 8005804:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005806:	697b      	ldr	r3, [r7, #20]
 8005808:	2b01      	cmp	r3, #1
 800580a:	d11b      	bne.n	8005844 <vTaskStartScheduler+0x98>
	__asm volatile
 800580c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005810:	f383 8811 	msr	BASEPRI, r3
 8005814:	f3bf 8f6f 	isb	sy
 8005818:	f3bf 8f4f 	dsb	sy
 800581c:	613b      	str	r3, [r7, #16]
}
 800581e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005820:	4b15      	ldr	r3, [pc, #84]	@ (8005878 <vTaskStartScheduler+0xcc>)
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	3354      	adds	r3, #84	@ 0x54
 8005826:	4a15      	ldr	r2, [pc, #84]	@ (800587c <vTaskStartScheduler+0xd0>)
 8005828:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800582a:	4b15      	ldr	r3, [pc, #84]	@ (8005880 <vTaskStartScheduler+0xd4>)
 800582c:	f04f 32ff 	mov.w	r2, #4294967295
 8005830:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005832:	4b14      	ldr	r3, [pc, #80]	@ (8005884 <vTaskStartScheduler+0xd8>)
 8005834:	2201      	movs	r2, #1
 8005836:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005838:	4b13      	ldr	r3, [pc, #76]	@ (8005888 <vTaskStartScheduler+0xdc>)
 800583a:	2200      	movs	r2, #0
 800583c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800583e:	f001 f8df 	bl	8006a00 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005842:	e00f      	b.n	8005864 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005844:	697b      	ldr	r3, [r7, #20]
 8005846:	f1b3 3fff 	cmp.w	r3, #4294967295
 800584a:	d10b      	bne.n	8005864 <vTaskStartScheduler+0xb8>
	__asm volatile
 800584c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005850:	f383 8811 	msr	BASEPRI, r3
 8005854:	f3bf 8f6f 	isb	sy
 8005858:	f3bf 8f4f 	dsb	sy
 800585c:	60fb      	str	r3, [r7, #12]
}
 800585e:	bf00      	nop
 8005860:	bf00      	nop
 8005862:	e7fd      	b.n	8005860 <vTaskStartScheduler+0xb4>
}
 8005864:	bf00      	nop
 8005866:	3718      	adds	r7, #24
 8005868:	46bd      	mov	sp, r7
 800586a:	bd80      	pop	{r7, pc}
 800586c:	08007c14 	.word	0x08007c14
 8005870:	08005ebd 	.word	0x08005ebd
 8005874:	20000f14 	.word	0x20000f14
 8005878:	20000a1c 	.word	0x20000a1c
 800587c:	20000030 	.word	0x20000030
 8005880:	20000f10 	.word	0x20000f10
 8005884:	20000efc 	.word	0x20000efc
 8005888:	20000ef4 	.word	0x20000ef4

0800588c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800588c:	b480      	push	{r7}
 800588e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005890:	4b04      	ldr	r3, [pc, #16]	@ (80058a4 <vTaskSuspendAll+0x18>)
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	3301      	adds	r3, #1
 8005896:	4a03      	ldr	r2, [pc, #12]	@ (80058a4 <vTaskSuspendAll+0x18>)
 8005898:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800589a:	bf00      	nop
 800589c:	46bd      	mov	sp, r7
 800589e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a2:	4770      	bx	lr
 80058a4:	20000f18 	.word	0x20000f18

080058a8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b084      	sub	sp, #16
 80058ac:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80058ae:	2300      	movs	r3, #0
 80058b0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80058b2:	2300      	movs	r3, #0
 80058b4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80058b6:	4b42      	ldr	r3, [pc, #264]	@ (80059c0 <xTaskResumeAll+0x118>)
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d10b      	bne.n	80058d6 <xTaskResumeAll+0x2e>
	__asm volatile
 80058be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058c2:	f383 8811 	msr	BASEPRI, r3
 80058c6:	f3bf 8f6f 	isb	sy
 80058ca:	f3bf 8f4f 	dsb	sy
 80058ce:	603b      	str	r3, [r7, #0]
}
 80058d0:	bf00      	nop
 80058d2:	bf00      	nop
 80058d4:	e7fd      	b.n	80058d2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80058d6:	f001 f937 	bl	8006b48 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80058da:	4b39      	ldr	r3, [pc, #228]	@ (80059c0 <xTaskResumeAll+0x118>)
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	3b01      	subs	r3, #1
 80058e0:	4a37      	ldr	r2, [pc, #220]	@ (80059c0 <xTaskResumeAll+0x118>)
 80058e2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80058e4:	4b36      	ldr	r3, [pc, #216]	@ (80059c0 <xTaskResumeAll+0x118>)
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d162      	bne.n	80059b2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80058ec:	4b35      	ldr	r3, [pc, #212]	@ (80059c4 <xTaskResumeAll+0x11c>)
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d05e      	beq.n	80059b2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80058f4:	e02f      	b.n	8005956 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80058f6:	4b34      	ldr	r3, [pc, #208]	@ (80059c8 <xTaskResumeAll+0x120>)
 80058f8:	68db      	ldr	r3, [r3, #12]
 80058fa:	68db      	ldr	r3, [r3, #12]
 80058fc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	3318      	adds	r3, #24
 8005902:	4618      	mov	r0, r3
 8005904:	f7ff f83a 	bl	800497c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	3304      	adds	r3, #4
 800590c:	4618      	mov	r0, r3
 800590e:	f7ff f835 	bl	800497c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005916:	4b2d      	ldr	r3, [pc, #180]	@ (80059cc <xTaskResumeAll+0x124>)
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	429a      	cmp	r2, r3
 800591c:	d903      	bls.n	8005926 <xTaskResumeAll+0x7e>
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005922:	4a2a      	ldr	r2, [pc, #168]	@ (80059cc <xTaskResumeAll+0x124>)
 8005924:	6013      	str	r3, [r2, #0]
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800592a:	4613      	mov	r3, r2
 800592c:	009b      	lsls	r3, r3, #2
 800592e:	4413      	add	r3, r2
 8005930:	009b      	lsls	r3, r3, #2
 8005932:	4a27      	ldr	r2, [pc, #156]	@ (80059d0 <xTaskResumeAll+0x128>)
 8005934:	441a      	add	r2, r3
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	3304      	adds	r3, #4
 800593a:	4619      	mov	r1, r3
 800593c:	4610      	mov	r0, r2
 800593e:	f7fe ffc0 	bl	80048c2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005946:	4b23      	ldr	r3, [pc, #140]	@ (80059d4 <xTaskResumeAll+0x12c>)
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800594c:	429a      	cmp	r2, r3
 800594e:	d302      	bcc.n	8005956 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005950:	4b21      	ldr	r3, [pc, #132]	@ (80059d8 <xTaskResumeAll+0x130>)
 8005952:	2201      	movs	r2, #1
 8005954:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005956:	4b1c      	ldr	r3, [pc, #112]	@ (80059c8 <xTaskResumeAll+0x120>)
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	2b00      	cmp	r3, #0
 800595c:	d1cb      	bne.n	80058f6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d001      	beq.n	8005968 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005964:	f000 fb66 	bl	8006034 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005968:	4b1c      	ldr	r3, [pc, #112]	@ (80059dc <xTaskResumeAll+0x134>)
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2b00      	cmp	r3, #0
 8005972:	d010      	beq.n	8005996 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005974:	f000 f846 	bl	8005a04 <xTaskIncrementTick>
 8005978:	4603      	mov	r3, r0
 800597a:	2b00      	cmp	r3, #0
 800597c:	d002      	beq.n	8005984 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800597e:	4b16      	ldr	r3, [pc, #88]	@ (80059d8 <xTaskResumeAll+0x130>)
 8005980:	2201      	movs	r2, #1
 8005982:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	3b01      	subs	r3, #1
 8005988:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2b00      	cmp	r3, #0
 800598e:	d1f1      	bne.n	8005974 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8005990:	4b12      	ldr	r3, [pc, #72]	@ (80059dc <xTaskResumeAll+0x134>)
 8005992:	2200      	movs	r2, #0
 8005994:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005996:	4b10      	ldr	r3, [pc, #64]	@ (80059d8 <xTaskResumeAll+0x130>)
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d009      	beq.n	80059b2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800599e:	2301      	movs	r3, #1
 80059a0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80059a2:	4b0f      	ldr	r3, [pc, #60]	@ (80059e0 <xTaskResumeAll+0x138>)
 80059a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80059a8:	601a      	str	r2, [r3, #0]
 80059aa:	f3bf 8f4f 	dsb	sy
 80059ae:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80059b2:	f001 f8fb 	bl	8006bac <vPortExitCritical>

	return xAlreadyYielded;
 80059b6:	68bb      	ldr	r3, [r7, #8]
}
 80059b8:	4618      	mov	r0, r3
 80059ba:	3710      	adds	r7, #16
 80059bc:	46bd      	mov	sp, r7
 80059be:	bd80      	pop	{r7, pc}
 80059c0:	20000f18 	.word	0x20000f18
 80059c4:	20000ef0 	.word	0x20000ef0
 80059c8:	20000eb0 	.word	0x20000eb0
 80059cc:	20000ef8 	.word	0x20000ef8
 80059d0:	20000a20 	.word	0x20000a20
 80059d4:	20000a1c 	.word	0x20000a1c
 80059d8:	20000f04 	.word	0x20000f04
 80059dc:	20000f00 	.word	0x20000f00
 80059e0:	e000ed04 	.word	0xe000ed04

080059e4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80059e4:	b480      	push	{r7}
 80059e6:	b083      	sub	sp, #12
 80059e8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80059ea:	4b05      	ldr	r3, [pc, #20]	@ (8005a00 <xTaskGetTickCount+0x1c>)
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80059f0:	687b      	ldr	r3, [r7, #4]
}
 80059f2:	4618      	mov	r0, r3
 80059f4:	370c      	adds	r7, #12
 80059f6:	46bd      	mov	sp, r7
 80059f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fc:	4770      	bx	lr
 80059fe:	bf00      	nop
 8005a00:	20000ef4 	.word	0x20000ef4

08005a04 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b086      	sub	sp, #24
 8005a08:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005a0e:	4b4f      	ldr	r3, [pc, #316]	@ (8005b4c <xTaskIncrementTick+0x148>)
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	f040 8090 	bne.w	8005b38 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005a18:	4b4d      	ldr	r3, [pc, #308]	@ (8005b50 <xTaskIncrementTick+0x14c>)
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	3301      	adds	r3, #1
 8005a1e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005a20:	4a4b      	ldr	r2, [pc, #300]	@ (8005b50 <xTaskIncrementTick+0x14c>)
 8005a22:	693b      	ldr	r3, [r7, #16]
 8005a24:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005a26:	693b      	ldr	r3, [r7, #16]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d121      	bne.n	8005a70 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005a2c:	4b49      	ldr	r3, [pc, #292]	@ (8005b54 <xTaskIncrementTick+0x150>)
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d00b      	beq.n	8005a4e <xTaskIncrementTick+0x4a>
	__asm volatile
 8005a36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a3a:	f383 8811 	msr	BASEPRI, r3
 8005a3e:	f3bf 8f6f 	isb	sy
 8005a42:	f3bf 8f4f 	dsb	sy
 8005a46:	603b      	str	r3, [r7, #0]
}
 8005a48:	bf00      	nop
 8005a4a:	bf00      	nop
 8005a4c:	e7fd      	b.n	8005a4a <xTaskIncrementTick+0x46>
 8005a4e:	4b41      	ldr	r3, [pc, #260]	@ (8005b54 <xTaskIncrementTick+0x150>)
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	60fb      	str	r3, [r7, #12]
 8005a54:	4b40      	ldr	r3, [pc, #256]	@ (8005b58 <xTaskIncrementTick+0x154>)
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	4a3e      	ldr	r2, [pc, #248]	@ (8005b54 <xTaskIncrementTick+0x150>)
 8005a5a:	6013      	str	r3, [r2, #0]
 8005a5c:	4a3e      	ldr	r2, [pc, #248]	@ (8005b58 <xTaskIncrementTick+0x154>)
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	6013      	str	r3, [r2, #0]
 8005a62:	4b3e      	ldr	r3, [pc, #248]	@ (8005b5c <xTaskIncrementTick+0x158>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	3301      	adds	r3, #1
 8005a68:	4a3c      	ldr	r2, [pc, #240]	@ (8005b5c <xTaskIncrementTick+0x158>)
 8005a6a:	6013      	str	r3, [r2, #0]
 8005a6c:	f000 fae2 	bl	8006034 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005a70:	4b3b      	ldr	r3, [pc, #236]	@ (8005b60 <xTaskIncrementTick+0x15c>)
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	693a      	ldr	r2, [r7, #16]
 8005a76:	429a      	cmp	r2, r3
 8005a78:	d349      	bcc.n	8005b0e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005a7a:	4b36      	ldr	r3, [pc, #216]	@ (8005b54 <xTaskIncrementTick+0x150>)
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d104      	bne.n	8005a8e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005a84:	4b36      	ldr	r3, [pc, #216]	@ (8005b60 <xTaskIncrementTick+0x15c>)
 8005a86:	f04f 32ff 	mov.w	r2, #4294967295
 8005a8a:	601a      	str	r2, [r3, #0]
					break;
 8005a8c:	e03f      	b.n	8005b0e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005a8e:	4b31      	ldr	r3, [pc, #196]	@ (8005b54 <xTaskIncrementTick+0x150>)
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	68db      	ldr	r3, [r3, #12]
 8005a94:	68db      	ldr	r3, [r3, #12]
 8005a96:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005a98:	68bb      	ldr	r3, [r7, #8]
 8005a9a:	685b      	ldr	r3, [r3, #4]
 8005a9c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005a9e:	693a      	ldr	r2, [r7, #16]
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	429a      	cmp	r2, r3
 8005aa4:	d203      	bcs.n	8005aae <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005aa6:	4a2e      	ldr	r2, [pc, #184]	@ (8005b60 <xTaskIncrementTick+0x15c>)
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005aac:	e02f      	b.n	8005b0e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005aae:	68bb      	ldr	r3, [r7, #8]
 8005ab0:	3304      	adds	r3, #4
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	f7fe ff62 	bl	800497c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005ab8:	68bb      	ldr	r3, [r7, #8]
 8005aba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d004      	beq.n	8005aca <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005ac0:	68bb      	ldr	r3, [r7, #8]
 8005ac2:	3318      	adds	r3, #24
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	f7fe ff59 	bl	800497c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005aca:	68bb      	ldr	r3, [r7, #8]
 8005acc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ace:	4b25      	ldr	r3, [pc, #148]	@ (8005b64 <xTaskIncrementTick+0x160>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	429a      	cmp	r2, r3
 8005ad4:	d903      	bls.n	8005ade <xTaskIncrementTick+0xda>
 8005ad6:	68bb      	ldr	r3, [r7, #8]
 8005ad8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ada:	4a22      	ldr	r2, [pc, #136]	@ (8005b64 <xTaskIncrementTick+0x160>)
 8005adc:	6013      	str	r3, [r2, #0]
 8005ade:	68bb      	ldr	r3, [r7, #8]
 8005ae0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ae2:	4613      	mov	r3, r2
 8005ae4:	009b      	lsls	r3, r3, #2
 8005ae6:	4413      	add	r3, r2
 8005ae8:	009b      	lsls	r3, r3, #2
 8005aea:	4a1f      	ldr	r2, [pc, #124]	@ (8005b68 <xTaskIncrementTick+0x164>)
 8005aec:	441a      	add	r2, r3
 8005aee:	68bb      	ldr	r3, [r7, #8]
 8005af0:	3304      	adds	r3, #4
 8005af2:	4619      	mov	r1, r3
 8005af4:	4610      	mov	r0, r2
 8005af6:	f7fe fee4 	bl	80048c2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005afa:	68bb      	ldr	r3, [r7, #8]
 8005afc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005afe:	4b1b      	ldr	r3, [pc, #108]	@ (8005b6c <xTaskIncrementTick+0x168>)
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b04:	429a      	cmp	r2, r3
 8005b06:	d3b8      	bcc.n	8005a7a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005b08:	2301      	movs	r3, #1
 8005b0a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005b0c:	e7b5      	b.n	8005a7a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005b0e:	4b17      	ldr	r3, [pc, #92]	@ (8005b6c <xTaskIncrementTick+0x168>)
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b14:	4914      	ldr	r1, [pc, #80]	@ (8005b68 <xTaskIncrementTick+0x164>)
 8005b16:	4613      	mov	r3, r2
 8005b18:	009b      	lsls	r3, r3, #2
 8005b1a:	4413      	add	r3, r2
 8005b1c:	009b      	lsls	r3, r3, #2
 8005b1e:	440b      	add	r3, r1
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	2b01      	cmp	r3, #1
 8005b24:	d901      	bls.n	8005b2a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8005b26:	2301      	movs	r3, #1
 8005b28:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005b2a:	4b11      	ldr	r3, [pc, #68]	@ (8005b70 <xTaskIncrementTick+0x16c>)
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d007      	beq.n	8005b42 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8005b32:	2301      	movs	r3, #1
 8005b34:	617b      	str	r3, [r7, #20]
 8005b36:	e004      	b.n	8005b42 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005b38:	4b0e      	ldr	r3, [pc, #56]	@ (8005b74 <xTaskIncrementTick+0x170>)
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	3301      	adds	r3, #1
 8005b3e:	4a0d      	ldr	r2, [pc, #52]	@ (8005b74 <xTaskIncrementTick+0x170>)
 8005b40:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005b42:	697b      	ldr	r3, [r7, #20]
}
 8005b44:	4618      	mov	r0, r3
 8005b46:	3718      	adds	r7, #24
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	bd80      	pop	{r7, pc}
 8005b4c:	20000f18 	.word	0x20000f18
 8005b50:	20000ef4 	.word	0x20000ef4
 8005b54:	20000ea8 	.word	0x20000ea8
 8005b58:	20000eac 	.word	0x20000eac
 8005b5c:	20000f08 	.word	0x20000f08
 8005b60:	20000f10 	.word	0x20000f10
 8005b64:	20000ef8 	.word	0x20000ef8
 8005b68:	20000a20 	.word	0x20000a20
 8005b6c:	20000a1c 	.word	0x20000a1c
 8005b70:	20000f04 	.word	0x20000f04
 8005b74:	20000f00 	.word	0x20000f00

08005b78 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b085      	sub	sp, #20
 8005b7c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005b7e:	4b2b      	ldr	r3, [pc, #172]	@ (8005c2c <vTaskSwitchContext+0xb4>)
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d003      	beq.n	8005b8e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005b86:	4b2a      	ldr	r3, [pc, #168]	@ (8005c30 <vTaskSwitchContext+0xb8>)
 8005b88:	2201      	movs	r2, #1
 8005b8a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005b8c:	e047      	b.n	8005c1e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8005b8e:	4b28      	ldr	r3, [pc, #160]	@ (8005c30 <vTaskSwitchContext+0xb8>)
 8005b90:	2200      	movs	r2, #0
 8005b92:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005b94:	4b27      	ldr	r3, [pc, #156]	@ (8005c34 <vTaskSwitchContext+0xbc>)
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	60fb      	str	r3, [r7, #12]
 8005b9a:	e011      	b.n	8005bc0 <vTaskSwitchContext+0x48>
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d10b      	bne.n	8005bba <vTaskSwitchContext+0x42>
	__asm volatile
 8005ba2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ba6:	f383 8811 	msr	BASEPRI, r3
 8005baa:	f3bf 8f6f 	isb	sy
 8005bae:	f3bf 8f4f 	dsb	sy
 8005bb2:	607b      	str	r3, [r7, #4]
}
 8005bb4:	bf00      	nop
 8005bb6:	bf00      	nop
 8005bb8:	e7fd      	b.n	8005bb6 <vTaskSwitchContext+0x3e>
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	3b01      	subs	r3, #1
 8005bbe:	60fb      	str	r3, [r7, #12]
 8005bc0:	491d      	ldr	r1, [pc, #116]	@ (8005c38 <vTaskSwitchContext+0xc0>)
 8005bc2:	68fa      	ldr	r2, [r7, #12]
 8005bc4:	4613      	mov	r3, r2
 8005bc6:	009b      	lsls	r3, r3, #2
 8005bc8:	4413      	add	r3, r2
 8005bca:	009b      	lsls	r3, r3, #2
 8005bcc:	440b      	add	r3, r1
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d0e3      	beq.n	8005b9c <vTaskSwitchContext+0x24>
 8005bd4:	68fa      	ldr	r2, [r7, #12]
 8005bd6:	4613      	mov	r3, r2
 8005bd8:	009b      	lsls	r3, r3, #2
 8005bda:	4413      	add	r3, r2
 8005bdc:	009b      	lsls	r3, r3, #2
 8005bde:	4a16      	ldr	r2, [pc, #88]	@ (8005c38 <vTaskSwitchContext+0xc0>)
 8005be0:	4413      	add	r3, r2
 8005be2:	60bb      	str	r3, [r7, #8]
 8005be4:	68bb      	ldr	r3, [r7, #8]
 8005be6:	685b      	ldr	r3, [r3, #4]
 8005be8:	685a      	ldr	r2, [r3, #4]
 8005bea:	68bb      	ldr	r3, [r7, #8]
 8005bec:	605a      	str	r2, [r3, #4]
 8005bee:	68bb      	ldr	r3, [r7, #8]
 8005bf0:	685a      	ldr	r2, [r3, #4]
 8005bf2:	68bb      	ldr	r3, [r7, #8]
 8005bf4:	3308      	adds	r3, #8
 8005bf6:	429a      	cmp	r2, r3
 8005bf8:	d104      	bne.n	8005c04 <vTaskSwitchContext+0x8c>
 8005bfa:	68bb      	ldr	r3, [r7, #8]
 8005bfc:	685b      	ldr	r3, [r3, #4]
 8005bfe:	685a      	ldr	r2, [r3, #4]
 8005c00:	68bb      	ldr	r3, [r7, #8]
 8005c02:	605a      	str	r2, [r3, #4]
 8005c04:	68bb      	ldr	r3, [r7, #8]
 8005c06:	685b      	ldr	r3, [r3, #4]
 8005c08:	68db      	ldr	r3, [r3, #12]
 8005c0a:	4a0c      	ldr	r2, [pc, #48]	@ (8005c3c <vTaskSwitchContext+0xc4>)
 8005c0c:	6013      	str	r3, [r2, #0]
 8005c0e:	4a09      	ldr	r2, [pc, #36]	@ (8005c34 <vTaskSwitchContext+0xbc>)
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005c14:	4b09      	ldr	r3, [pc, #36]	@ (8005c3c <vTaskSwitchContext+0xc4>)
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	3354      	adds	r3, #84	@ 0x54
 8005c1a:	4a09      	ldr	r2, [pc, #36]	@ (8005c40 <vTaskSwitchContext+0xc8>)
 8005c1c:	6013      	str	r3, [r2, #0]
}
 8005c1e:	bf00      	nop
 8005c20:	3714      	adds	r7, #20
 8005c22:	46bd      	mov	sp, r7
 8005c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c28:	4770      	bx	lr
 8005c2a:	bf00      	nop
 8005c2c:	20000f18 	.word	0x20000f18
 8005c30:	20000f04 	.word	0x20000f04
 8005c34:	20000ef8 	.word	0x20000ef8
 8005c38:	20000a20 	.word	0x20000a20
 8005c3c:	20000a1c 	.word	0x20000a1c
 8005c40:	20000030 	.word	0x20000030

08005c44 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005c44:	b580      	push	{r7, lr}
 8005c46:	b084      	sub	sp, #16
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
 8005c4c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d10b      	bne.n	8005c6c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005c54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c58:	f383 8811 	msr	BASEPRI, r3
 8005c5c:	f3bf 8f6f 	isb	sy
 8005c60:	f3bf 8f4f 	dsb	sy
 8005c64:	60fb      	str	r3, [r7, #12]
}
 8005c66:	bf00      	nop
 8005c68:	bf00      	nop
 8005c6a:	e7fd      	b.n	8005c68 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005c6c:	4b07      	ldr	r3, [pc, #28]	@ (8005c8c <vTaskPlaceOnEventList+0x48>)
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	3318      	adds	r3, #24
 8005c72:	4619      	mov	r1, r3
 8005c74:	6878      	ldr	r0, [r7, #4]
 8005c76:	f7fe fe48 	bl	800490a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005c7a:	2101      	movs	r1, #1
 8005c7c:	6838      	ldr	r0, [r7, #0]
 8005c7e:	f000 fa87 	bl	8006190 <prvAddCurrentTaskToDelayedList>
}
 8005c82:	bf00      	nop
 8005c84:	3710      	adds	r7, #16
 8005c86:	46bd      	mov	sp, r7
 8005c88:	bd80      	pop	{r7, pc}
 8005c8a:	bf00      	nop
 8005c8c:	20000a1c 	.word	0x20000a1c

08005c90 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005c90:	b580      	push	{r7, lr}
 8005c92:	b086      	sub	sp, #24
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	60f8      	str	r0, [r7, #12]
 8005c98:	60b9      	str	r1, [r7, #8]
 8005c9a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d10b      	bne.n	8005cba <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8005ca2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ca6:	f383 8811 	msr	BASEPRI, r3
 8005caa:	f3bf 8f6f 	isb	sy
 8005cae:	f3bf 8f4f 	dsb	sy
 8005cb2:	617b      	str	r3, [r7, #20]
}
 8005cb4:	bf00      	nop
 8005cb6:	bf00      	nop
 8005cb8:	e7fd      	b.n	8005cb6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005cba:	4b0a      	ldr	r3, [pc, #40]	@ (8005ce4 <vTaskPlaceOnEventListRestricted+0x54>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	3318      	adds	r3, #24
 8005cc0:	4619      	mov	r1, r3
 8005cc2:	68f8      	ldr	r0, [r7, #12]
 8005cc4:	f7fe fdfd 	bl	80048c2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d002      	beq.n	8005cd4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8005cce:	f04f 33ff 	mov.w	r3, #4294967295
 8005cd2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005cd4:	6879      	ldr	r1, [r7, #4]
 8005cd6:	68b8      	ldr	r0, [r7, #8]
 8005cd8:	f000 fa5a 	bl	8006190 <prvAddCurrentTaskToDelayedList>
	}
 8005cdc:	bf00      	nop
 8005cde:	3718      	adds	r7, #24
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	bd80      	pop	{r7, pc}
 8005ce4:	20000a1c 	.word	0x20000a1c

08005ce8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b086      	sub	sp, #24
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	68db      	ldr	r3, [r3, #12]
 8005cf4:	68db      	ldr	r3, [r3, #12]
 8005cf6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005cf8:	693b      	ldr	r3, [r7, #16]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d10b      	bne.n	8005d16 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005cfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d02:	f383 8811 	msr	BASEPRI, r3
 8005d06:	f3bf 8f6f 	isb	sy
 8005d0a:	f3bf 8f4f 	dsb	sy
 8005d0e:	60fb      	str	r3, [r7, #12]
}
 8005d10:	bf00      	nop
 8005d12:	bf00      	nop
 8005d14:	e7fd      	b.n	8005d12 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005d16:	693b      	ldr	r3, [r7, #16]
 8005d18:	3318      	adds	r3, #24
 8005d1a:	4618      	mov	r0, r3
 8005d1c:	f7fe fe2e 	bl	800497c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005d20:	4b1d      	ldr	r3, [pc, #116]	@ (8005d98 <xTaskRemoveFromEventList+0xb0>)
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d11d      	bne.n	8005d64 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005d28:	693b      	ldr	r3, [r7, #16]
 8005d2a:	3304      	adds	r3, #4
 8005d2c:	4618      	mov	r0, r3
 8005d2e:	f7fe fe25 	bl	800497c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005d32:	693b      	ldr	r3, [r7, #16]
 8005d34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d36:	4b19      	ldr	r3, [pc, #100]	@ (8005d9c <xTaskRemoveFromEventList+0xb4>)
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	429a      	cmp	r2, r3
 8005d3c:	d903      	bls.n	8005d46 <xTaskRemoveFromEventList+0x5e>
 8005d3e:	693b      	ldr	r3, [r7, #16]
 8005d40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d42:	4a16      	ldr	r2, [pc, #88]	@ (8005d9c <xTaskRemoveFromEventList+0xb4>)
 8005d44:	6013      	str	r3, [r2, #0]
 8005d46:	693b      	ldr	r3, [r7, #16]
 8005d48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d4a:	4613      	mov	r3, r2
 8005d4c:	009b      	lsls	r3, r3, #2
 8005d4e:	4413      	add	r3, r2
 8005d50:	009b      	lsls	r3, r3, #2
 8005d52:	4a13      	ldr	r2, [pc, #76]	@ (8005da0 <xTaskRemoveFromEventList+0xb8>)
 8005d54:	441a      	add	r2, r3
 8005d56:	693b      	ldr	r3, [r7, #16]
 8005d58:	3304      	adds	r3, #4
 8005d5a:	4619      	mov	r1, r3
 8005d5c:	4610      	mov	r0, r2
 8005d5e:	f7fe fdb0 	bl	80048c2 <vListInsertEnd>
 8005d62:	e005      	b.n	8005d70 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005d64:	693b      	ldr	r3, [r7, #16]
 8005d66:	3318      	adds	r3, #24
 8005d68:	4619      	mov	r1, r3
 8005d6a:	480e      	ldr	r0, [pc, #56]	@ (8005da4 <xTaskRemoveFromEventList+0xbc>)
 8005d6c:	f7fe fda9 	bl	80048c2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005d70:	693b      	ldr	r3, [r7, #16]
 8005d72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d74:	4b0c      	ldr	r3, [pc, #48]	@ (8005da8 <xTaskRemoveFromEventList+0xc0>)
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d7a:	429a      	cmp	r2, r3
 8005d7c:	d905      	bls.n	8005d8a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005d7e:	2301      	movs	r3, #1
 8005d80:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005d82:	4b0a      	ldr	r3, [pc, #40]	@ (8005dac <xTaskRemoveFromEventList+0xc4>)
 8005d84:	2201      	movs	r2, #1
 8005d86:	601a      	str	r2, [r3, #0]
 8005d88:	e001      	b.n	8005d8e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8005d8a:	2300      	movs	r3, #0
 8005d8c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005d8e:	697b      	ldr	r3, [r7, #20]
}
 8005d90:	4618      	mov	r0, r3
 8005d92:	3718      	adds	r7, #24
 8005d94:	46bd      	mov	sp, r7
 8005d96:	bd80      	pop	{r7, pc}
 8005d98:	20000f18 	.word	0x20000f18
 8005d9c:	20000ef8 	.word	0x20000ef8
 8005da0:	20000a20 	.word	0x20000a20
 8005da4:	20000eb0 	.word	0x20000eb0
 8005da8:	20000a1c 	.word	0x20000a1c
 8005dac:	20000f04 	.word	0x20000f04

08005db0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005db0:	b480      	push	{r7}
 8005db2:	b083      	sub	sp, #12
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005db8:	4b06      	ldr	r3, [pc, #24]	@ (8005dd4 <vTaskInternalSetTimeOutState+0x24>)
 8005dba:	681a      	ldr	r2, [r3, #0]
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005dc0:	4b05      	ldr	r3, [pc, #20]	@ (8005dd8 <vTaskInternalSetTimeOutState+0x28>)
 8005dc2:	681a      	ldr	r2, [r3, #0]
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	605a      	str	r2, [r3, #4]
}
 8005dc8:	bf00      	nop
 8005dca:	370c      	adds	r7, #12
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd2:	4770      	bx	lr
 8005dd4:	20000f08 	.word	0x20000f08
 8005dd8:	20000ef4 	.word	0x20000ef4

08005ddc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b088      	sub	sp, #32
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
 8005de4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d10b      	bne.n	8005e04 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005dec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005df0:	f383 8811 	msr	BASEPRI, r3
 8005df4:	f3bf 8f6f 	isb	sy
 8005df8:	f3bf 8f4f 	dsb	sy
 8005dfc:	613b      	str	r3, [r7, #16]
}
 8005dfe:	bf00      	nop
 8005e00:	bf00      	nop
 8005e02:	e7fd      	b.n	8005e00 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d10b      	bne.n	8005e22 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8005e0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e0e:	f383 8811 	msr	BASEPRI, r3
 8005e12:	f3bf 8f6f 	isb	sy
 8005e16:	f3bf 8f4f 	dsb	sy
 8005e1a:	60fb      	str	r3, [r7, #12]
}
 8005e1c:	bf00      	nop
 8005e1e:	bf00      	nop
 8005e20:	e7fd      	b.n	8005e1e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8005e22:	f000 fe91 	bl	8006b48 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005e26:	4b1d      	ldr	r3, [pc, #116]	@ (8005e9c <xTaskCheckForTimeOut+0xc0>)
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	685b      	ldr	r3, [r3, #4]
 8005e30:	69ba      	ldr	r2, [r7, #24]
 8005e32:	1ad3      	subs	r3, r2, r3
 8005e34:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005e36:	683b      	ldr	r3, [r7, #0]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e3e:	d102      	bne.n	8005e46 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005e40:	2300      	movs	r3, #0
 8005e42:	61fb      	str	r3, [r7, #28]
 8005e44:	e023      	b.n	8005e8e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681a      	ldr	r2, [r3, #0]
 8005e4a:	4b15      	ldr	r3, [pc, #84]	@ (8005ea0 <xTaskCheckForTimeOut+0xc4>)
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	429a      	cmp	r2, r3
 8005e50:	d007      	beq.n	8005e62 <xTaskCheckForTimeOut+0x86>
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	685b      	ldr	r3, [r3, #4]
 8005e56:	69ba      	ldr	r2, [r7, #24]
 8005e58:	429a      	cmp	r2, r3
 8005e5a:	d302      	bcc.n	8005e62 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	61fb      	str	r3, [r7, #28]
 8005e60:	e015      	b.n	8005e8e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005e62:	683b      	ldr	r3, [r7, #0]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	697a      	ldr	r2, [r7, #20]
 8005e68:	429a      	cmp	r2, r3
 8005e6a:	d20b      	bcs.n	8005e84 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	681a      	ldr	r2, [r3, #0]
 8005e70:	697b      	ldr	r3, [r7, #20]
 8005e72:	1ad2      	subs	r2, r2, r3
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005e78:	6878      	ldr	r0, [r7, #4]
 8005e7a:	f7ff ff99 	bl	8005db0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005e7e:	2300      	movs	r3, #0
 8005e80:	61fb      	str	r3, [r7, #28]
 8005e82:	e004      	b.n	8005e8e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	2200      	movs	r2, #0
 8005e88:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005e8a:	2301      	movs	r3, #1
 8005e8c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005e8e:	f000 fe8d 	bl	8006bac <vPortExitCritical>

	return xReturn;
 8005e92:	69fb      	ldr	r3, [r7, #28]
}
 8005e94:	4618      	mov	r0, r3
 8005e96:	3720      	adds	r7, #32
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	bd80      	pop	{r7, pc}
 8005e9c:	20000ef4 	.word	0x20000ef4
 8005ea0:	20000f08 	.word	0x20000f08

08005ea4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005ea4:	b480      	push	{r7}
 8005ea6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005ea8:	4b03      	ldr	r3, [pc, #12]	@ (8005eb8 <vTaskMissedYield+0x14>)
 8005eaa:	2201      	movs	r2, #1
 8005eac:	601a      	str	r2, [r3, #0]
}
 8005eae:	bf00      	nop
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb6:	4770      	bx	lr
 8005eb8:	20000f04 	.word	0x20000f04

08005ebc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005ebc:	b580      	push	{r7, lr}
 8005ebe:	b082      	sub	sp, #8
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005ec4:	f000 f852 	bl	8005f6c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005ec8:	4b06      	ldr	r3, [pc, #24]	@ (8005ee4 <prvIdleTask+0x28>)
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	2b01      	cmp	r3, #1
 8005ece:	d9f9      	bls.n	8005ec4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005ed0:	4b05      	ldr	r3, [pc, #20]	@ (8005ee8 <prvIdleTask+0x2c>)
 8005ed2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ed6:	601a      	str	r2, [r3, #0]
 8005ed8:	f3bf 8f4f 	dsb	sy
 8005edc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005ee0:	e7f0      	b.n	8005ec4 <prvIdleTask+0x8>
 8005ee2:	bf00      	nop
 8005ee4:	20000a20 	.word	0x20000a20
 8005ee8:	e000ed04 	.word	0xe000ed04

08005eec <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005eec:	b580      	push	{r7, lr}
 8005eee:	b082      	sub	sp, #8
 8005ef0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	607b      	str	r3, [r7, #4]
 8005ef6:	e00c      	b.n	8005f12 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005ef8:	687a      	ldr	r2, [r7, #4]
 8005efa:	4613      	mov	r3, r2
 8005efc:	009b      	lsls	r3, r3, #2
 8005efe:	4413      	add	r3, r2
 8005f00:	009b      	lsls	r3, r3, #2
 8005f02:	4a12      	ldr	r2, [pc, #72]	@ (8005f4c <prvInitialiseTaskLists+0x60>)
 8005f04:	4413      	add	r3, r2
 8005f06:	4618      	mov	r0, r3
 8005f08:	f7fe fcae 	bl	8004868 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	3301      	adds	r3, #1
 8005f10:	607b      	str	r3, [r7, #4]
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2b37      	cmp	r3, #55	@ 0x37
 8005f16:	d9ef      	bls.n	8005ef8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005f18:	480d      	ldr	r0, [pc, #52]	@ (8005f50 <prvInitialiseTaskLists+0x64>)
 8005f1a:	f7fe fca5 	bl	8004868 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005f1e:	480d      	ldr	r0, [pc, #52]	@ (8005f54 <prvInitialiseTaskLists+0x68>)
 8005f20:	f7fe fca2 	bl	8004868 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005f24:	480c      	ldr	r0, [pc, #48]	@ (8005f58 <prvInitialiseTaskLists+0x6c>)
 8005f26:	f7fe fc9f 	bl	8004868 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005f2a:	480c      	ldr	r0, [pc, #48]	@ (8005f5c <prvInitialiseTaskLists+0x70>)
 8005f2c:	f7fe fc9c 	bl	8004868 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005f30:	480b      	ldr	r0, [pc, #44]	@ (8005f60 <prvInitialiseTaskLists+0x74>)
 8005f32:	f7fe fc99 	bl	8004868 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005f36:	4b0b      	ldr	r3, [pc, #44]	@ (8005f64 <prvInitialiseTaskLists+0x78>)
 8005f38:	4a05      	ldr	r2, [pc, #20]	@ (8005f50 <prvInitialiseTaskLists+0x64>)
 8005f3a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005f3c:	4b0a      	ldr	r3, [pc, #40]	@ (8005f68 <prvInitialiseTaskLists+0x7c>)
 8005f3e:	4a05      	ldr	r2, [pc, #20]	@ (8005f54 <prvInitialiseTaskLists+0x68>)
 8005f40:	601a      	str	r2, [r3, #0]
}
 8005f42:	bf00      	nop
 8005f44:	3708      	adds	r7, #8
 8005f46:	46bd      	mov	sp, r7
 8005f48:	bd80      	pop	{r7, pc}
 8005f4a:	bf00      	nop
 8005f4c:	20000a20 	.word	0x20000a20
 8005f50:	20000e80 	.word	0x20000e80
 8005f54:	20000e94 	.word	0x20000e94
 8005f58:	20000eb0 	.word	0x20000eb0
 8005f5c:	20000ec4 	.word	0x20000ec4
 8005f60:	20000edc 	.word	0x20000edc
 8005f64:	20000ea8 	.word	0x20000ea8
 8005f68:	20000eac 	.word	0x20000eac

08005f6c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005f6c:	b580      	push	{r7, lr}
 8005f6e:	b082      	sub	sp, #8
 8005f70:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005f72:	e019      	b.n	8005fa8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005f74:	f000 fde8 	bl	8006b48 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f78:	4b10      	ldr	r3, [pc, #64]	@ (8005fbc <prvCheckTasksWaitingTermination+0x50>)
 8005f7a:	68db      	ldr	r3, [r3, #12]
 8005f7c:	68db      	ldr	r3, [r3, #12]
 8005f7e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	3304      	adds	r3, #4
 8005f84:	4618      	mov	r0, r3
 8005f86:	f7fe fcf9 	bl	800497c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005f8a:	4b0d      	ldr	r3, [pc, #52]	@ (8005fc0 <prvCheckTasksWaitingTermination+0x54>)
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	3b01      	subs	r3, #1
 8005f90:	4a0b      	ldr	r2, [pc, #44]	@ (8005fc0 <prvCheckTasksWaitingTermination+0x54>)
 8005f92:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005f94:	4b0b      	ldr	r3, [pc, #44]	@ (8005fc4 <prvCheckTasksWaitingTermination+0x58>)
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	3b01      	subs	r3, #1
 8005f9a:	4a0a      	ldr	r2, [pc, #40]	@ (8005fc4 <prvCheckTasksWaitingTermination+0x58>)
 8005f9c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005f9e:	f000 fe05 	bl	8006bac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005fa2:	6878      	ldr	r0, [r7, #4]
 8005fa4:	f000 f810 	bl	8005fc8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005fa8:	4b06      	ldr	r3, [pc, #24]	@ (8005fc4 <prvCheckTasksWaitingTermination+0x58>)
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d1e1      	bne.n	8005f74 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005fb0:	bf00      	nop
 8005fb2:	bf00      	nop
 8005fb4:	3708      	adds	r7, #8
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	bd80      	pop	{r7, pc}
 8005fba:	bf00      	nop
 8005fbc:	20000ec4 	.word	0x20000ec4
 8005fc0:	20000ef0 	.word	0x20000ef0
 8005fc4:	20000ed8 	.word	0x20000ed8

08005fc8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	b084      	sub	sp, #16
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	3354      	adds	r3, #84	@ 0x54
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	f001 f99f 	bl	8007318 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d108      	bne.n	8005ff6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fe8:	4618      	mov	r0, r3
 8005fea:	f000 ff9d 	bl	8006f28 <vPortFree>
				vPortFree( pxTCB );
 8005fee:	6878      	ldr	r0, [r7, #4]
 8005ff0:	f000 ff9a 	bl	8006f28 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005ff4:	e019      	b.n	800602a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005ffc:	2b01      	cmp	r3, #1
 8005ffe:	d103      	bne.n	8006008 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006000:	6878      	ldr	r0, [r7, #4]
 8006002:	f000 ff91 	bl	8006f28 <vPortFree>
	}
 8006006:	e010      	b.n	800602a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800600e:	2b02      	cmp	r3, #2
 8006010:	d00b      	beq.n	800602a <prvDeleteTCB+0x62>
	__asm volatile
 8006012:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006016:	f383 8811 	msr	BASEPRI, r3
 800601a:	f3bf 8f6f 	isb	sy
 800601e:	f3bf 8f4f 	dsb	sy
 8006022:	60fb      	str	r3, [r7, #12]
}
 8006024:	bf00      	nop
 8006026:	bf00      	nop
 8006028:	e7fd      	b.n	8006026 <prvDeleteTCB+0x5e>
	}
 800602a:	bf00      	nop
 800602c:	3710      	adds	r7, #16
 800602e:	46bd      	mov	sp, r7
 8006030:	bd80      	pop	{r7, pc}
	...

08006034 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006034:	b480      	push	{r7}
 8006036:	b083      	sub	sp, #12
 8006038:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800603a:	4b0c      	ldr	r3, [pc, #48]	@ (800606c <prvResetNextTaskUnblockTime+0x38>)
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	2b00      	cmp	r3, #0
 8006042:	d104      	bne.n	800604e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006044:	4b0a      	ldr	r3, [pc, #40]	@ (8006070 <prvResetNextTaskUnblockTime+0x3c>)
 8006046:	f04f 32ff 	mov.w	r2, #4294967295
 800604a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800604c:	e008      	b.n	8006060 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800604e:	4b07      	ldr	r3, [pc, #28]	@ (800606c <prvResetNextTaskUnblockTime+0x38>)
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	68db      	ldr	r3, [r3, #12]
 8006054:	68db      	ldr	r3, [r3, #12]
 8006056:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	685b      	ldr	r3, [r3, #4]
 800605c:	4a04      	ldr	r2, [pc, #16]	@ (8006070 <prvResetNextTaskUnblockTime+0x3c>)
 800605e:	6013      	str	r3, [r2, #0]
}
 8006060:	bf00      	nop
 8006062:	370c      	adds	r7, #12
 8006064:	46bd      	mov	sp, r7
 8006066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606a:	4770      	bx	lr
 800606c:	20000ea8 	.word	0x20000ea8
 8006070:	20000f10 	.word	0x20000f10

08006074 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006074:	b480      	push	{r7}
 8006076:	b083      	sub	sp, #12
 8006078:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800607a:	4b0b      	ldr	r3, [pc, #44]	@ (80060a8 <xTaskGetSchedulerState+0x34>)
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	2b00      	cmp	r3, #0
 8006080:	d102      	bne.n	8006088 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006082:	2301      	movs	r3, #1
 8006084:	607b      	str	r3, [r7, #4]
 8006086:	e008      	b.n	800609a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006088:	4b08      	ldr	r3, [pc, #32]	@ (80060ac <xTaskGetSchedulerState+0x38>)
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d102      	bne.n	8006096 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006090:	2302      	movs	r3, #2
 8006092:	607b      	str	r3, [r7, #4]
 8006094:	e001      	b.n	800609a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006096:	2300      	movs	r3, #0
 8006098:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800609a:	687b      	ldr	r3, [r7, #4]
	}
 800609c:	4618      	mov	r0, r3
 800609e:	370c      	adds	r7, #12
 80060a0:	46bd      	mov	sp, r7
 80060a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a6:	4770      	bx	lr
 80060a8:	20000efc 	.word	0x20000efc
 80060ac:	20000f18 	.word	0x20000f18

080060b0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b086      	sub	sp, #24
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80060bc:	2300      	movs	r3, #0
 80060be:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d058      	beq.n	8006178 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80060c6:	4b2f      	ldr	r3, [pc, #188]	@ (8006184 <xTaskPriorityDisinherit+0xd4>)
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	693a      	ldr	r2, [r7, #16]
 80060cc:	429a      	cmp	r2, r3
 80060ce:	d00b      	beq.n	80060e8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80060d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060d4:	f383 8811 	msr	BASEPRI, r3
 80060d8:	f3bf 8f6f 	isb	sy
 80060dc:	f3bf 8f4f 	dsb	sy
 80060e0:	60fb      	str	r3, [r7, #12]
}
 80060e2:	bf00      	nop
 80060e4:	bf00      	nop
 80060e6:	e7fd      	b.n	80060e4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80060e8:	693b      	ldr	r3, [r7, #16]
 80060ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d10b      	bne.n	8006108 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80060f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060f4:	f383 8811 	msr	BASEPRI, r3
 80060f8:	f3bf 8f6f 	isb	sy
 80060fc:	f3bf 8f4f 	dsb	sy
 8006100:	60bb      	str	r3, [r7, #8]
}
 8006102:	bf00      	nop
 8006104:	bf00      	nop
 8006106:	e7fd      	b.n	8006104 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006108:	693b      	ldr	r3, [r7, #16]
 800610a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800610c:	1e5a      	subs	r2, r3, #1
 800610e:	693b      	ldr	r3, [r7, #16]
 8006110:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006112:	693b      	ldr	r3, [r7, #16]
 8006114:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006116:	693b      	ldr	r3, [r7, #16]
 8006118:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800611a:	429a      	cmp	r2, r3
 800611c:	d02c      	beq.n	8006178 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800611e:	693b      	ldr	r3, [r7, #16]
 8006120:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006122:	2b00      	cmp	r3, #0
 8006124:	d128      	bne.n	8006178 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006126:	693b      	ldr	r3, [r7, #16]
 8006128:	3304      	adds	r3, #4
 800612a:	4618      	mov	r0, r3
 800612c:	f7fe fc26 	bl	800497c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006130:	693b      	ldr	r3, [r7, #16]
 8006132:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006134:	693b      	ldr	r3, [r7, #16]
 8006136:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006138:	693b      	ldr	r3, [r7, #16]
 800613a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800613c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006140:	693b      	ldr	r3, [r7, #16]
 8006142:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006144:	693b      	ldr	r3, [r7, #16]
 8006146:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006148:	4b0f      	ldr	r3, [pc, #60]	@ (8006188 <xTaskPriorityDisinherit+0xd8>)
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	429a      	cmp	r2, r3
 800614e:	d903      	bls.n	8006158 <xTaskPriorityDisinherit+0xa8>
 8006150:	693b      	ldr	r3, [r7, #16]
 8006152:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006154:	4a0c      	ldr	r2, [pc, #48]	@ (8006188 <xTaskPriorityDisinherit+0xd8>)
 8006156:	6013      	str	r3, [r2, #0]
 8006158:	693b      	ldr	r3, [r7, #16]
 800615a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800615c:	4613      	mov	r3, r2
 800615e:	009b      	lsls	r3, r3, #2
 8006160:	4413      	add	r3, r2
 8006162:	009b      	lsls	r3, r3, #2
 8006164:	4a09      	ldr	r2, [pc, #36]	@ (800618c <xTaskPriorityDisinherit+0xdc>)
 8006166:	441a      	add	r2, r3
 8006168:	693b      	ldr	r3, [r7, #16]
 800616a:	3304      	adds	r3, #4
 800616c:	4619      	mov	r1, r3
 800616e:	4610      	mov	r0, r2
 8006170:	f7fe fba7 	bl	80048c2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006174:	2301      	movs	r3, #1
 8006176:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006178:	697b      	ldr	r3, [r7, #20]
	}
 800617a:	4618      	mov	r0, r3
 800617c:	3718      	adds	r7, #24
 800617e:	46bd      	mov	sp, r7
 8006180:	bd80      	pop	{r7, pc}
 8006182:	bf00      	nop
 8006184:	20000a1c 	.word	0x20000a1c
 8006188:	20000ef8 	.word	0x20000ef8
 800618c:	20000a20 	.word	0x20000a20

08006190 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006190:	b580      	push	{r7, lr}
 8006192:	b084      	sub	sp, #16
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
 8006198:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800619a:	4b21      	ldr	r3, [pc, #132]	@ (8006220 <prvAddCurrentTaskToDelayedList+0x90>)
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80061a0:	4b20      	ldr	r3, [pc, #128]	@ (8006224 <prvAddCurrentTaskToDelayedList+0x94>)
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	3304      	adds	r3, #4
 80061a6:	4618      	mov	r0, r3
 80061a8:	f7fe fbe8 	bl	800497c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061b2:	d10a      	bne.n	80061ca <prvAddCurrentTaskToDelayedList+0x3a>
 80061b4:	683b      	ldr	r3, [r7, #0]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d007      	beq.n	80061ca <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80061ba:	4b1a      	ldr	r3, [pc, #104]	@ (8006224 <prvAddCurrentTaskToDelayedList+0x94>)
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	3304      	adds	r3, #4
 80061c0:	4619      	mov	r1, r3
 80061c2:	4819      	ldr	r0, [pc, #100]	@ (8006228 <prvAddCurrentTaskToDelayedList+0x98>)
 80061c4:	f7fe fb7d 	bl	80048c2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80061c8:	e026      	b.n	8006218 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80061ca:	68fa      	ldr	r2, [r7, #12]
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	4413      	add	r3, r2
 80061d0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80061d2:	4b14      	ldr	r3, [pc, #80]	@ (8006224 <prvAddCurrentTaskToDelayedList+0x94>)
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	68ba      	ldr	r2, [r7, #8]
 80061d8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80061da:	68ba      	ldr	r2, [r7, #8]
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	429a      	cmp	r2, r3
 80061e0:	d209      	bcs.n	80061f6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80061e2:	4b12      	ldr	r3, [pc, #72]	@ (800622c <prvAddCurrentTaskToDelayedList+0x9c>)
 80061e4:	681a      	ldr	r2, [r3, #0]
 80061e6:	4b0f      	ldr	r3, [pc, #60]	@ (8006224 <prvAddCurrentTaskToDelayedList+0x94>)
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	3304      	adds	r3, #4
 80061ec:	4619      	mov	r1, r3
 80061ee:	4610      	mov	r0, r2
 80061f0:	f7fe fb8b 	bl	800490a <vListInsert>
}
 80061f4:	e010      	b.n	8006218 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80061f6:	4b0e      	ldr	r3, [pc, #56]	@ (8006230 <prvAddCurrentTaskToDelayedList+0xa0>)
 80061f8:	681a      	ldr	r2, [r3, #0]
 80061fa:	4b0a      	ldr	r3, [pc, #40]	@ (8006224 <prvAddCurrentTaskToDelayedList+0x94>)
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	3304      	adds	r3, #4
 8006200:	4619      	mov	r1, r3
 8006202:	4610      	mov	r0, r2
 8006204:	f7fe fb81 	bl	800490a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006208:	4b0a      	ldr	r3, [pc, #40]	@ (8006234 <prvAddCurrentTaskToDelayedList+0xa4>)
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	68ba      	ldr	r2, [r7, #8]
 800620e:	429a      	cmp	r2, r3
 8006210:	d202      	bcs.n	8006218 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006212:	4a08      	ldr	r2, [pc, #32]	@ (8006234 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006214:	68bb      	ldr	r3, [r7, #8]
 8006216:	6013      	str	r3, [r2, #0]
}
 8006218:	bf00      	nop
 800621a:	3710      	adds	r7, #16
 800621c:	46bd      	mov	sp, r7
 800621e:	bd80      	pop	{r7, pc}
 8006220:	20000ef4 	.word	0x20000ef4
 8006224:	20000a1c 	.word	0x20000a1c
 8006228:	20000edc 	.word	0x20000edc
 800622c:	20000eac 	.word	0x20000eac
 8006230:	20000ea8 	.word	0x20000ea8
 8006234:	20000f10 	.word	0x20000f10

08006238 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006238:	b580      	push	{r7, lr}
 800623a:	b08a      	sub	sp, #40	@ 0x28
 800623c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800623e:	2300      	movs	r3, #0
 8006240:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006242:	f000 fb13 	bl	800686c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006246:	4b1d      	ldr	r3, [pc, #116]	@ (80062bc <xTimerCreateTimerTask+0x84>)
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	2b00      	cmp	r3, #0
 800624c:	d021      	beq.n	8006292 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800624e:	2300      	movs	r3, #0
 8006250:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006252:	2300      	movs	r3, #0
 8006254:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006256:	1d3a      	adds	r2, r7, #4
 8006258:	f107 0108 	add.w	r1, r7, #8
 800625c:	f107 030c 	add.w	r3, r7, #12
 8006260:	4618      	mov	r0, r3
 8006262:	f7fe fae7 	bl	8004834 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006266:	6879      	ldr	r1, [r7, #4]
 8006268:	68bb      	ldr	r3, [r7, #8]
 800626a:	68fa      	ldr	r2, [r7, #12]
 800626c:	9202      	str	r2, [sp, #8]
 800626e:	9301      	str	r3, [sp, #4]
 8006270:	2302      	movs	r3, #2
 8006272:	9300      	str	r3, [sp, #0]
 8006274:	2300      	movs	r3, #0
 8006276:	460a      	mov	r2, r1
 8006278:	4911      	ldr	r1, [pc, #68]	@ (80062c0 <xTimerCreateTimerTask+0x88>)
 800627a:	4812      	ldr	r0, [pc, #72]	@ (80062c4 <xTimerCreateTimerTask+0x8c>)
 800627c:	f7ff f8a2 	bl	80053c4 <xTaskCreateStatic>
 8006280:	4603      	mov	r3, r0
 8006282:	4a11      	ldr	r2, [pc, #68]	@ (80062c8 <xTimerCreateTimerTask+0x90>)
 8006284:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006286:	4b10      	ldr	r3, [pc, #64]	@ (80062c8 <xTimerCreateTimerTask+0x90>)
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	2b00      	cmp	r3, #0
 800628c:	d001      	beq.n	8006292 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800628e:	2301      	movs	r3, #1
 8006290:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006292:	697b      	ldr	r3, [r7, #20]
 8006294:	2b00      	cmp	r3, #0
 8006296:	d10b      	bne.n	80062b0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8006298:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800629c:	f383 8811 	msr	BASEPRI, r3
 80062a0:	f3bf 8f6f 	isb	sy
 80062a4:	f3bf 8f4f 	dsb	sy
 80062a8:	613b      	str	r3, [r7, #16]
}
 80062aa:	bf00      	nop
 80062ac:	bf00      	nop
 80062ae:	e7fd      	b.n	80062ac <xTimerCreateTimerTask+0x74>
	return xReturn;
 80062b0:	697b      	ldr	r3, [r7, #20]
}
 80062b2:	4618      	mov	r0, r3
 80062b4:	3718      	adds	r7, #24
 80062b6:	46bd      	mov	sp, r7
 80062b8:	bd80      	pop	{r7, pc}
 80062ba:	bf00      	nop
 80062bc:	20000f4c 	.word	0x20000f4c
 80062c0:	08007c1c 	.word	0x08007c1c
 80062c4:	08006405 	.word	0x08006405
 80062c8:	20000f50 	.word	0x20000f50

080062cc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b08a      	sub	sp, #40	@ 0x28
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	60f8      	str	r0, [r7, #12]
 80062d4:	60b9      	str	r1, [r7, #8]
 80062d6:	607a      	str	r2, [r7, #4]
 80062d8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80062da:	2300      	movs	r3, #0
 80062dc:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d10b      	bne.n	80062fc <xTimerGenericCommand+0x30>
	__asm volatile
 80062e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062e8:	f383 8811 	msr	BASEPRI, r3
 80062ec:	f3bf 8f6f 	isb	sy
 80062f0:	f3bf 8f4f 	dsb	sy
 80062f4:	623b      	str	r3, [r7, #32]
}
 80062f6:	bf00      	nop
 80062f8:	bf00      	nop
 80062fa:	e7fd      	b.n	80062f8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80062fc:	4b19      	ldr	r3, [pc, #100]	@ (8006364 <xTimerGenericCommand+0x98>)
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	2b00      	cmp	r3, #0
 8006302:	d02a      	beq.n	800635a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006304:	68bb      	ldr	r3, [r7, #8]
 8006306:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006310:	68bb      	ldr	r3, [r7, #8]
 8006312:	2b05      	cmp	r3, #5
 8006314:	dc18      	bgt.n	8006348 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006316:	f7ff fead 	bl	8006074 <xTaskGetSchedulerState>
 800631a:	4603      	mov	r3, r0
 800631c:	2b02      	cmp	r3, #2
 800631e:	d109      	bne.n	8006334 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006320:	4b10      	ldr	r3, [pc, #64]	@ (8006364 <xTimerGenericCommand+0x98>)
 8006322:	6818      	ldr	r0, [r3, #0]
 8006324:	f107 0110 	add.w	r1, r7, #16
 8006328:	2300      	movs	r3, #0
 800632a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800632c:	f7fe fc5a 	bl	8004be4 <xQueueGenericSend>
 8006330:	6278      	str	r0, [r7, #36]	@ 0x24
 8006332:	e012      	b.n	800635a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006334:	4b0b      	ldr	r3, [pc, #44]	@ (8006364 <xTimerGenericCommand+0x98>)
 8006336:	6818      	ldr	r0, [r3, #0]
 8006338:	f107 0110 	add.w	r1, r7, #16
 800633c:	2300      	movs	r3, #0
 800633e:	2200      	movs	r2, #0
 8006340:	f7fe fc50 	bl	8004be4 <xQueueGenericSend>
 8006344:	6278      	str	r0, [r7, #36]	@ 0x24
 8006346:	e008      	b.n	800635a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006348:	4b06      	ldr	r3, [pc, #24]	@ (8006364 <xTimerGenericCommand+0x98>)
 800634a:	6818      	ldr	r0, [r3, #0]
 800634c:	f107 0110 	add.w	r1, r7, #16
 8006350:	2300      	movs	r3, #0
 8006352:	683a      	ldr	r2, [r7, #0]
 8006354:	f7fe fd48 	bl	8004de8 <xQueueGenericSendFromISR>
 8006358:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800635a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800635c:	4618      	mov	r0, r3
 800635e:	3728      	adds	r7, #40	@ 0x28
 8006360:	46bd      	mov	sp, r7
 8006362:	bd80      	pop	{r7, pc}
 8006364:	20000f4c 	.word	0x20000f4c

08006368 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b088      	sub	sp, #32
 800636c:	af02      	add	r7, sp, #8
 800636e:	6078      	str	r0, [r7, #4]
 8006370:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006372:	4b23      	ldr	r3, [pc, #140]	@ (8006400 <prvProcessExpiredTimer+0x98>)
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	68db      	ldr	r3, [r3, #12]
 8006378:	68db      	ldr	r3, [r3, #12]
 800637a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800637c:	697b      	ldr	r3, [r7, #20]
 800637e:	3304      	adds	r3, #4
 8006380:	4618      	mov	r0, r3
 8006382:	f7fe fafb 	bl	800497c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006386:	697b      	ldr	r3, [r7, #20]
 8006388:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800638c:	f003 0304 	and.w	r3, r3, #4
 8006390:	2b00      	cmp	r3, #0
 8006392:	d023      	beq.n	80063dc <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006394:	697b      	ldr	r3, [r7, #20]
 8006396:	699a      	ldr	r2, [r3, #24]
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	18d1      	adds	r1, r2, r3
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	683a      	ldr	r2, [r7, #0]
 80063a0:	6978      	ldr	r0, [r7, #20]
 80063a2:	f000 f8d5 	bl	8006550 <prvInsertTimerInActiveList>
 80063a6:	4603      	mov	r3, r0
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d020      	beq.n	80063ee <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80063ac:	2300      	movs	r3, #0
 80063ae:	9300      	str	r3, [sp, #0]
 80063b0:	2300      	movs	r3, #0
 80063b2:	687a      	ldr	r2, [r7, #4]
 80063b4:	2100      	movs	r1, #0
 80063b6:	6978      	ldr	r0, [r7, #20]
 80063b8:	f7ff ff88 	bl	80062cc <xTimerGenericCommand>
 80063bc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80063be:	693b      	ldr	r3, [r7, #16]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d114      	bne.n	80063ee <prvProcessExpiredTimer+0x86>
	__asm volatile
 80063c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063c8:	f383 8811 	msr	BASEPRI, r3
 80063cc:	f3bf 8f6f 	isb	sy
 80063d0:	f3bf 8f4f 	dsb	sy
 80063d4:	60fb      	str	r3, [r7, #12]
}
 80063d6:	bf00      	nop
 80063d8:	bf00      	nop
 80063da:	e7fd      	b.n	80063d8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80063dc:	697b      	ldr	r3, [r7, #20]
 80063de:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80063e2:	f023 0301 	bic.w	r3, r3, #1
 80063e6:	b2da      	uxtb	r2, r3
 80063e8:	697b      	ldr	r3, [r7, #20]
 80063ea:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80063ee:	697b      	ldr	r3, [r7, #20]
 80063f0:	6a1b      	ldr	r3, [r3, #32]
 80063f2:	6978      	ldr	r0, [r7, #20]
 80063f4:	4798      	blx	r3
}
 80063f6:	bf00      	nop
 80063f8:	3718      	adds	r7, #24
 80063fa:	46bd      	mov	sp, r7
 80063fc:	bd80      	pop	{r7, pc}
 80063fe:	bf00      	nop
 8006400:	20000f44 	.word	0x20000f44

08006404 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006404:	b580      	push	{r7, lr}
 8006406:	b084      	sub	sp, #16
 8006408:	af00      	add	r7, sp, #0
 800640a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800640c:	f107 0308 	add.w	r3, r7, #8
 8006410:	4618      	mov	r0, r3
 8006412:	f000 f859 	bl	80064c8 <prvGetNextExpireTime>
 8006416:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006418:	68bb      	ldr	r3, [r7, #8]
 800641a:	4619      	mov	r1, r3
 800641c:	68f8      	ldr	r0, [r7, #12]
 800641e:	f000 f805 	bl	800642c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006422:	f000 f8d7 	bl	80065d4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006426:	bf00      	nop
 8006428:	e7f0      	b.n	800640c <prvTimerTask+0x8>
	...

0800642c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800642c:	b580      	push	{r7, lr}
 800642e:	b084      	sub	sp, #16
 8006430:	af00      	add	r7, sp, #0
 8006432:	6078      	str	r0, [r7, #4]
 8006434:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006436:	f7ff fa29 	bl	800588c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800643a:	f107 0308 	add.w	r3, r7, #8
 800643e:	4618      	mov	r0, r3
 8006440:	f000 f866 	bl	8006510 <prvSampleTimeNow>
 8006444:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006446:	68bb      	ldr	r3, [r7, #8]
 8006448:	2b00      	cmp	r3, #0
 800644a:	d130      	bne.n	80064ae <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800644c:	683b      	ldr	r3, [r7, #0]
 800644e:	2b00      	cmp	r3, #0
 8006450:	d10a      	bne.n	8006468 <prvProcessTimerOrBlockTask+0x3c>
 8006452:	687a      	ldr	r2, [r7, #4]
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	429a      	cmp	r2, r3
 8006458:	d806      	bhi.n	8006468 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800645a:	f7ff fa25 	bl	80058a8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800645e:	68f9      	ldr	r1, [r7, #12]
 8006460:	6878      	ldr	r0, [r7, #4]
 8006462:	f7ff ff81 	bl	8006368 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006466:	e024      	b.n	80064b2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	2b00      	cmp	r3, #0
 800646c:	d008      	beq.n	8006480 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800646e:	4b13      	ldr	r3, [pc, #76]	@ (80064bc <prvProcessTimerOrBlockTask+0x90>)
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d101      	bne.n	800647c <prvProcessTimerOrBlockTask+0x50>
 8006478:	2301      	movs	r3, #1
 800647a:	e000      	b.n	800647e <prvProcessTimerOrBlockTask+0x52>
 800647c:	2300      	movs	r3, #0
 800647e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006480:	4b0f      	ldr	r3, [pc, #60]	@ (80064c0 <prvProcessTimerOrBlockTask+0x94>)
 8006482:	6818      	ldr	r0, [r3, #0]
 8006484:	687a      	ldr	r2, [r7, #4]
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	1ad3      	subs	r3, r2, r3
 800648a:	683a      	ldr	r2, [r7, #0]
 800648c:	4619      	mov	r1, r3
 800648e:	f7fe ff65 	bl	800535c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006492:	f7ff fa09 	bl	80058a8 <xTaskResumeAll>
 8006496:	4603      	mov	r3, r0
 8006498:	2b00      	cmp	r3, #0
 800649a:	d10a      	bne.n	80064b2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800649c:	4b09      	ldr	r3, [pc, #36]	@ (80064c4 <prvProcessTimerOrBlockTask+0x98>)
 800649e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064a2:	601a      	str	r2, [r3, #0]
 80064a4:	f3bf 8f4f 	dsb	sy
 80064a8:	f3bf 8f6f 	isb	sy
}
 80064ac:	e001      	b.n	80064b2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80064ae:	f7ff f9fb 	bl	80058a8 <xTaskResumeAll>
}
 80064b2:	bf00      	nop
 80064b4:	3710      	adds	r7, #16
 80064b6:	46bd      	mov	sp, r7
 80064b8:	bd80      	pop	{r7, pc}
 80064ba:	bf00      	nop
 80064bc:	20000f48 	.word	0x20000f48
 80064c0:	20000f4c 	.word	0x20000f4c
 80064c4:	e000ed04 	.word	0xe000ed04

080064c8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80064c8:	b480      	push	{r7}
 80064ca:	b085      	sub	sp, #20
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80064d0:	4b0e      	ldr	r3, [pc, #56]	@ (800650c <prvGetNextExpireTime+0x44>)
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d101      	bne.n	80064de <prvGetNextExpireTime+0x16>
 80064da:	2201      	movs	r2, #1
 80064dc:	e000      	b.n	80064e0 <prvGetNextExpireTime+0x18>
 80064de:	2200      	movs	r2, #0
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d105      	bne.n	80064f8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80064ec:	4b07      	ldr	r3, [pc, #28]	@ (800650c <prvGetNextExpireTime+0x44>)
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	68db      	ldr	r3, [r3, #12]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	60fb      	str	r3, [r7, #12]
 80064f6:	e001      	b.n	80064fc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80064f8:	2300      	movs	r3, #0
 80064fa:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80064fc:	68fb      	ldr	r3, [r7, #12]
}
 80064fe:	4618      	mov	r0, r3
 8006500:	3714      	adds	r7, #20
 8006502:	46bd      	mov	sp, r7
 8006504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006508:	4770      	bx	lr
 800650a:	bf00      	nop
 800650c:	20000f44 	.word	0x20000f44

08006510 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006510:	b580      	push	{r7, lr}
 8006512:	b084      	sub	sp, #16
 8006514:	af00      	add	r7, sp, #0
 8006516:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006518:	f7ff fa64 	bl	80059e4 <xTaskGetTickCount>
 800651c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800651e:	4b0b      	ldr	r3, [pc, #44]	@ (800654c <prvSampleTimeNow+0x3c>)
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	68fa      	ldr	r2, [r7, #12]
 8006524:	429a      	cmp	r2, r3
 8006526:	d205      	bcs.n	8006534 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006528:	f000 f93a 	bl	80067a0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2201      	movs	r2, #1
 8006530:	601a      	str	r2, [r3, #0]
 8006532:	e002      	b.n	800653a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2200      	movs	r2, #0
 8006538:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800653a:	4a04      	ldr	r2, [pc, #16]	@ (800654c <prvSampleTimeNow+0x3c>)
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006540:	68fb      	ldr	r3, [r7, #12]
}
 8006542:	4618      	mov	r0, r3
 8006544:	3710      	adds	r7, #16
 8006546:	46bd      	mov	sp, r7
 8006548:	bd80      	pop	{r7, pc}
 800654a:	bf00      	nop
 800654c:	20000f54 	.word	0x20000f54

08006550 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006550:	b580      	push	{r7, lr}
 8006552:	b086      	sub	sp, #24
 8006554:	af00      	add	r7, sp, #0
 8006556:	60f8      	str	r0, [r7, #12]
 8006558:	60b9      	str	r1, [r7, #8]
 800655a:	607a      	str	r2, [r7, #4]
 800655c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800655e:	2300      	movs	r3, #0
 8006560:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	68ba      	ldr	r2, [r7, #8]
 8006566:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	68fa      	ldr	r2, [r7, #12]
 800656c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800656e:	68ba      	ldr	r2, [r7, #8]
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	429a      	cmp	r2, r3
 8006574:	d812      	bhi.n	800659c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006576:	687a      	ldr	r2, [r7, #4]
 8006578:	683b      	ldr	r3, [r7, #0]
 800657a:	1ad2      	subs	r2, r2, r3
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	699b      	ldr	r3, [r3, #24]
 8006580:	429a      	cmp	r2, r3
 8006582:	d302      	bcc.n	800658a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006584:	2301      	movs	r3, #1
 8006586:	617b      	str	r3, [r7, #20]
 8006588:	e01b      	b.n	80065c2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800658a:	4b10      	ldr	r3, [pc, #64]	@ (80065cc <prvInsertTimerInActiveList+0x7c>)
 800658c:	681a      	ldr	r2, [r3, #0]
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	3304      	adds	r3, #4
 8006592:	4619      	mov	r1, r3
 8006594:	4610      	mov	r0, r2
 8006596:	f7fe f9b8 	bl	800490a <vListInsert>
 800659a:	e012      	b.n	80065c2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800659c:	687a      	ldr	r2, [r7, #4]
 800659e:	683b      	ldr	r3, [r7, #0]
 80065a0:	429a      	cmp	r2, r3
 80065a2:	d206      	bcs.n	80065b2 <prvInsertTimerInActiveList+0x62>
 80065a4:	68ba      	ldr	r2, [r7, #8]
 80065a6:	683b      	ldr	r3, [r7, #0]
 80065a8:	429a      	cmp	r2, r3
 80065aa:	d302      	bcc.n	80065b2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80065ac:	2301      	movs	r3, #1
 80065ae:	617b      	str	r3, [r7, #20]
 80065b0:	e007      	b.n	80065c2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80065b2:	4b07      	ldr	r3, [pc, #28]	@ (80065d0 <prvInsertTimerInActiveList+0x80>)
 80065b4:	681a      	ldr	r2, [r3, #0]
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	3304      	adds	r3, #4
 80065ba:	4619      	mov	r1, r3
 80065bc:	4610      	mov	r0, r2
 80065be:	f7fe f9a4 	bl	800490a <vListInsert>
		}
	}

	return xProcessTimerNow;
 80065c2:	697b      	ldr	r3, [r7, #20]
}
 80065c4:	4618      	mov	r0, r3
 80065c6:	3718      	adds	r7, #24
 80065c8:	46bd      	mov	sp, r7
 80065ca:	bd80      	pop	{r7, pc}
 80065cc:	20000f48 	.word	0x20000f48
 80065d0:	20000f44 	.word	0x20000f44

080065d4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80065d4:	b580      	push	{r7, lr}
 80065d6:	b08e      	sub	sp, #56	@ 0x38
 80065d8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80065da:	e0ce      	b.n	800677a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	da19      	bge.n	8006616 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80065e2:	1d3b      	adds	r3, r7, #4
 80065e4:	3304      	adds	r3, #4
 80065e6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80065e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d10b      	bne.n	8006606 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80065ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065f2:	f383 8811 	msr	BASEPRI, r3
 80065f6:	f3bf 8f6f 	isb	sy
 80065fa:	f3bf 8f4f 	dsb	sy
 80065fe:	61fb      	str	r3, [r7, #28]
}
 8006600:	bf00      	nop
 8006602:	bf00      	nop
 8006604:	e7fd      	b.n	8006602 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006606:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800660c:	6850      	ldr	r0, [r2, #4]
 800660e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006610:	6892      	ldr	r2, [r2, #8]
 8006612:	4611      	mov	r1, r2
 8006614:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	2b00      	cmp	r3, #0
 800661a:	f2c0 80ae 	blt.w	800677a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006622:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006624:	695b      	ldr	r3, [r3, #20]
 8006626:	2b00      	cmp	r3, #0
 8006628:	d004      	beq.n	8006634 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800662a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800662c:	3304      	adds	r3, #4
 800662e:	4618      	mov	r0, r3
 8006630:	f7fe f9a4 	bl	800497c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006634:	463b      	mov	r3, r7
 8006636:	4618      	mov	r0, r3
 8006638:	f7ff ff6a 	bl	8006510 <prvSampleTimeNow>
 800663c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	2b09      	cmp	r3, #9
 8006642:	f200 8097 	bhi.w	8006774 <prvProcessReceivedCommands+0x1a0>
 8006646:	a201      	add	r2, pc, #4	@ (adr r2, 800664c <prvProcessReceivedCommands+0x78>)
 8006648:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800664c:	08006675 	.word	0x08006675
 8006650:	08006675 	.word	0x08006675
 8006654:	08006675 	.word	0x08006675
 8006658:	080066eb 	.word	0x080066eb
 800665c:	080066ff 	.word	0x080066ff
 8006660:	0800674b 	.word	0x0800674b
 8006664:	08006675 	.word	0x08006675
 8006668:	08006675 	.word	0x08006675
 800666c:	080066eb 	.word	0x080066eb
 8006670:	080066ff 	.word	0x080066ff
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006674:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006676:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800667a:	f043 0301 	orr.w	r3, r3, #1
 800667e:	b2da      	uxtb	r2, r3
 8006680:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006682:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006686:	68ba      	ldr	r2, [r7, #8]
 8006688:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800668a:	699b      	ldr	r3, [r3, #24]
 800668c:	18d1      	adds	r1, r2, r3
 800668e:	68bb      	ldr	r3, [r7, #8]
 8006690:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006692:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006694:	f7ff ff5c 	bl	8006550 <prvInsertTimerInActiveList>
 8006698:	4603      	mov	r3, r0
 800669a:	2b00      	cmp	r3, #0
 800669c:	d06c      	beq.n	8006778 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800669e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066a0:	6a1b      	ldr	r3, [r3, #32]
 80066a2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80066a4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80066a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066a8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80066ac:	f003 0304 	and.w	r3, r3, #4
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d061      	beq.n	8006778 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80066b4:	68ba      	ldr	r2, [r7, #8]
 80066b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066b8:	699b      	ldr	r3, [r3, #24]
 80066ba:	441a      	add	r2, r3
 80066bc:	2300      	movs	r3, #0
 80066be:	9300      	str	r3, [sp, #0]
 80066c0:	2300      	movs	r3, #0
 80066c2:	2100      	movs	r1, #0
 80066c4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80066c6:	f7ff fe01 	bl	80062cc <xTimerGenericCommand>
 80066ca:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80066cc:	6a3b      	ldr	r3, [r7, #32]
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d152      	bne.n	8006778 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80066d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066d6:	f383 8811 	msr	BASEPRI, r3
 80066da:	f3bf 8f6f 	isb	sy
 80066de:	f3bf 8f4f 	dsb	sy
 80066e2:	61bb      	str	r3, [r7, #24]
}
 80066e4:	bf00      	nop
 80066e6:	bf00      	nop
 80066e8:	e7fd      	b.n	80066e6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80066ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066ec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80066f0:	f023 0301 	bic.w	r3, r3, #1
 80066f4:	b2da      	uxtb	r2, r3
 80066f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066f8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80066fc:	e03d      	b.n	800677a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80066fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006700:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006704:	f043 0301 	orr.w	r3, r3, #1
 8006708:	b2da      	uxtb	r2, r3
 800670a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800670c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006710:	68ba      	ldr	r2, [r7, #8]
 8006712:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006714:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006716:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006718:	699b      	ldr	r3, [r3, #24]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d10b      	bne.n	8006736 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800671e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006722:	f383 8811 	msr	BASEPRI, r3
 8006726:	f3bf 8f6f 	isb	sy
 800672a:	f3bf 8f4f 	dsb	sy
 800672e:	617b      	str	r3, [r7, #20]
}
 8006730:	bf00      	nop
 8006732:	bf00      	nop
 8006734:	e7fd      	b.n	8006732 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006736:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006738:	699a      	ldr	r2, [r3, #24]
 800673a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800673c:	18d1      	adds	r1, r2, r3
 800673e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006740:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006742:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006744:	f7ff ff04 	bl	8006550 <prvInsertTimerInActiveList>
					break;
 8006748:	e017      	b.n	800677a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800674a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800674c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006750:	f003 0302 	and.w	r3, r3, #2
 8006754:	2b00      	cmp	r3, #0
 8006756:	d103      	bne.n	8006760 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006758:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800675a:	f000 fbe5 	bl	8006f28 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800675e:	e00c      	b.n	800677a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006760:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006762:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006766:	f023 0301 	bic.w	r3, r3, #1
 800676a:	b2da      	uxtb	r2, r3
 800676c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800676e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006772:	e002      	b.n	800677a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006774:	bf00      	nop
 8006776:	e000      	b.n	800677a <prvProcessReceivedCommands+0x1a6>
					break;
 8006778:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800677a:	4b08      	ldr	r3, [pc, #32]	@ (800679c <prvProcessReceivedCommands+0x1c8>)
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	1d39      	adds	r1, r7, #4
 8006780:	2200      	movs	r2, #0
 8006782:	4618      	mov	r0, r3
 8006784:	f7fe fbce 	bl	8004f24 <xQueueReceive>
 8006788:	4603      	mov	r3, r0
 800678a:	2b00      	cmp	r3, #0
 800678c:	f47f af26 	bne.w	80065dc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006790:	bf00      	nop
 8006792:	bf00      	nop
 8006794:	3730      	adds	r7, #48	@ 0x30
 8006796:	46bd      	mov	sp, r7
 8006798:	bd80      	pop	{r7, pc}
 800679a:	bf00      	nop
 800679c:	20000f4c 	.word	0x20000f4c

080067a0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b088      	sub	sp, #32
 80067a4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80067a6:	e049      	b.n	800683c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80067a8:	4b2e      	ldr	r3, [pc, #184]	@ (8006864 <prvSwitchTimerLists+0xc4>)
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	68db      	ldr	r3, [r3, #12]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80067b2:	4b2c      	ldr	r3, [pc, #176]	@ (8006864 <prvSwitchTimerLists+0xc4>)
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	68db      	ldr	r3, [r3, #12]
 80067b8:	68db      	ldr	r3, [r3, #12]
 80067ba:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	3304      	adds	r3, #4
 80067c0:	4618      	mov	r0, r3
 80067c2:	f7fe f8db 	bl	800497c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	6a1b      	ldr	r3, [r3, #32]
 80067ca:	68f8      	ldr	r0, [r7, #12]
 80067cc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80067d4:	f003 0304 	and.w	r3, r3, #4
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d02f      	beq.n	800683c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	699b      	ldr	r3, [r3, #24]
 80067e0:	693a      	ldr	r2, [r7, #16]
 80067e2:	4413      	add	r3, r2
 80067e4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80067e6:	68ba      	ldr	r2, [r7, #8]
 80067e8:	693b      	ldr	r3, [r7, #16]
 80067ea:	429a      	cmp	r2, r3
 80067ec:	d90e      	bls.n	800680c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	68ba      	ldr	r2, [r7, #8]
 80067f2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	68fa      	ldr	r2, [r7, #12]
 80067f8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80067fa:	4b1a      	ldr	r3, [pc, #104]	@ (8006864 <prvSwitchTimerLists+0xc4>)
 80067fc:	681a      	ldr	r2, [r3, #0]
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	3304      	adds	r3, #4
 8006802:	4619      	mov	r1, r3
 8006804:	4610      	mov	r0, r2
 8006806:	f7fe f880 	bl	800490a <vListInsert>
 800680a:	e017      	b.n	800683c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800680c:	2300      	movs	r3, #0
 800680e:	9300      	str	r3, [sp, #0]
 8006810:	2300      	movs	r3, #0
 8006812:	693a      	ldr	r2, [r7, #16]
 8006814:	2100      	movs	r1, #0
 8006816:	68f8      	ldr	r0, [r7, #12]
 8006818:	f7ff fd58 	bl	80062cc <xTimerGenericCommand>
 800681c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	2b00      	cmp	r3, #0
 8006822:	d10b      	bne.n	800683c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006824:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006828:	f383 8811 	msr	BASEPRI, r3
 800682c:	f3bf 8f6f 	isb	sy
 8006830:	f3bf 8f4f 	dsb	sy
 8006834:	603b      	str	r3, [r7, #0]
}
 8006836:	bf00      	nop
 8006838:	bf00      	nop
 800683a:	e7fd      	b.n	8006838 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800683c:	4b09      	ldr	r3, [pc, #36]	@ (8006864 <prvSwitchTimerLists+0xc4>)
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	2b00      	cmp	r3, #0
 8006844:	d1b0      	bne.n	80067a8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006846:	4b07      	ldr	r3, [pc, #28]	@ (8006864 <prvSwitchTimerLists+0xc4>)
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800684c:	4b06      	ldr	r3, [pc, #24]	@ (8006868 <prvSwitchTimerLists+0xc8>)
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	4a04      	ldr	r2, [pc, #16]	@ (8006864 <prvSwitchTimerLists+0xc4>)
 8006852:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006854:	4a04      	ldr	r2, [pc, #16]	@ (8006868 <prvSwitchTimerLists+0xc8>)
 8006856:	697b      	ldr	r3, [r7, #20]
 8006858:	6013      	str	r3, [r2, #0]
}
 800685a:	bf00      	nop
 800685c:	3718      	adds	r7, #24
 800685e:	46bd      	mov	sp, r7
 8006860:	bd80      	pop	{r7, pc}
 8006862:	bf00      	nop
 8006864:	20000f44 	.word	0x20000f44
 8006868:	20000f48 	.word	0x20000f48

0800686c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800686c:	b580      	push	{r7, lr}
 800686e:	b082      	sub	sp, #8
 8006870:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006872:	f000 f969 	bl	8006b48 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006876:	4b15      	ldr	r3, [pc, #84]	@ (80068cc <prvCheckForValidListAndQueue+0x60>)
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	2b00      	cmp	r3, #0
 800687c:	d120      	bne.n	80068c0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800687e:	4814      	ldr	r0, [pc, #80]	@ (80068d0 <prvCheckForValidListAndQueue+0x64>)
 8006880:	f7fd fff2 	bl	8004868 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006884:	4813      	ldr	r0, [pc, #76]	@ (80068d4 <prvCheckForValidListAndQueue+0x68>)
 8006886:	f7fd ffef 	bl	8004868 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800688a:	4b13      	ldr	r3, [pc, #76]	@ (80068d8 <prvCheckForValidListAndQueue+0x6c>)
 800688c:	4a10      	ldr	r2, [pc, #64]	@ (80068d0 <prvCheckForValidListAndQueue+0x64>)
 800688e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006890:	4b12      	ldr	r3, [pc, #72]	@ (80068dc <prvCheckForValidListAndQueue+0x70>)
 8006892:	4a10      	ldr	r2, [pc, #64]	@ (80068d4 <prvCheckForValidListAndQueue+0x68>)
 8006894:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006896:	2300      	movs	r3, #0
 8006898:	9300      	str	r3, [sp, #0]
 800689a:	4b11      	ldr	r3, [pc, #68]	@ (80068e0 <prvCheckForValidListAndQueue+0x74>)
 800689c:	4a11      	ldr	r2, [pc, #68]	@ (80068e4 <prvCheckForValidListAndQueue+0x78>)
 800689e:	2110      	movs	r1, #16
 80068a0:	200a      	movs	r0, #10
 80068a2:	f7fe f8ff 	bl	8004aa4 <xQueueGenericCreateStatic>
 80068a6:	4603      	mov	r3, r0
 80068a8:	4a08      	ldr	r2, [pc, #32]	@ (80068cc <prvCheckForValidListAndQueue+0x60>)
 80068aa:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80068ac:	4b07      	ldr	r3, [pc, #28]	@ (80068cc <prvCheckForValidListAndQueue+0x60>)
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d005      	beq.n	80068c0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80068b4:	4b05      	ldr	r3, [pc, #20]	@ (80068cc <prvCheckForValidListAndQueue+0x60>)
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	490b      	ldr	r1, [pc, #44]	@ (80068e8 <prvCheckForValidListAndQueue+0x7c>)
 80068ba:	4618      	mov	r0, r3
 80068bc:	f7fe fd24 	bl	8005308 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80068c0:	f000 f974 	bl	8006bac <vPortExitCritical>
}
 80068c4:	bf00      	nop
 80068c6:	46bd      	mov	sp, r7
 80068c8:	bd80      	pop	{r7, pc}
 80068ca:	bf00      	nop
 80068cc:	20000f4c 	.word	0x20000f4c
 80068d0:	20000f1c 	.word	0x20000f1c
 80068d4:	20000f30 	.word	0x20000f30
 80068d8:	20000f44 	.word	0x20000f44
 80068dc:	20000f48 	.word	0x20000f48
 80068e0:	20000ff8 	.word	0x20000ff8
 80068e4:	20000f58 	.word	0x20000f58
 80068e8:	08007c24 	.word	0x08007c24

080068ec <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80068ec:	b480      	push	{r7}
 80068ee:	b085      	sub	sp, #20
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	60f8      	str	r0, [r7, #12]
 80068f4:	60b9      	str	r1, [r7, #8]
 80068f6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	3b04      	subs	r3, #4
 80068fc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006904:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	3b04      	subs	r3, #4
 800690a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800690c:	68bb      	ldr	r3, [r7, #8]
 800690e:	f023 0201 	bic.w	r2, r3, #1
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	3b04      	subs	r3, #4
 800691a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800691c:	4a0c      	ldr	r2, [pc, #48]	@ (8006950 <pxPortInitialiseStack+0x64>)
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	3b14      	subs	r3, #20
 8006926:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006928:	687a      	ldr	r2, [r7, #4]
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	3b04      	subs	r3, #4
 8006932:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	f06f 0202 	mvn.w	r2, #2
 800693a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	3b20      	subs	r3, #32
 8006940:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006942:	68fb      	ldr	r3, [r7, #12]
}
 8006944:	4618      	mov	r0, r3
 8006946:	3714      	adds	r7, #20
 8006948:	46bd      	mov	sp, r7
 800694a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694e:	4770      	bx	lr
 8006950:	08006955 	.word	0x08006955

08006954 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006954:	b480      	push	{r7}
 8006956:	b085      	sub	sp, #20
 8006958:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800695a:	2300      	movs	r3, #0
 800695c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800695e:	4b13      	ldr	r3, [pc, #76]	@ (80069ac <prvTaskExitError+0x58>)
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006966:	d00b      	beq.n	8006980 <prvTaskExitError+0x2c>
	__asm volatile
 8006968:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800696c:	f383 8811 	msr	BASEPRI, r3
 8006970:	f3bf 8f6f 	isb	sy
 8006974:	f3bf 8f4f 	dsb	sy
 8006978:	60fb      	str	r3, [r7, #12]
}
 800697a:	bf00      	nop
 800697c:	bf00      	nop
 800697e:	e7fd      	b.n	800697c <prvTaskExitError+0x28>
	__asm volatile
 8006980:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006984:	f383 8811 	msr	BASEPRI, r3
 8006988:	f3bf 8f6f 	isb	sy
 800698c:	f3bf 8f4f 	dsb	sy
 8006990:	60bb      	str	r3, [r7, #8]
}
 8006992:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006994:	bf00      	nop
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	2b00      	cmp	r3, #0
 800699a:	d0fc      	beq.n	8006996 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800699c:	bf00      	nop
 800699e:	bf00      	nop
 80069a0:	3714      	adds	r7, #20
 80069a2:	46bd      	mov	sp, r7
 80069a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a8:	4770      	bx	lr
 80069aa:	bf00      	nop
 80069ac:	2000002c 	.word	0x2000002c

080069b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80069b0:	4b07      	ldr	r3, [pc, #28]	@ (80069d0 <pxCurrentTCBConst2>)
 80069b2:	6819      	ldr	r1, [r3, #0]
 80069b4:	6808      	ldr	r0, [r1, #0]
 80069b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069ba:	f380 8809 	msr	PSP, r0
 80069be:	f3bf 8f6f 	isb	sy
 80069c2:	f04f 0000 	mov.w	r0, #0
 80069c6:	f380 8811 	msr	BASEPRI, r0
 80069ca:	4770      	bx	lr
 80069cc:	f3af 8000 	nop.w

080069d0 <pxCurrentTCBConst2>:
 80069d0:	20000a1c 	.word	0x20000a1c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80069d4:	bf00      	nop
 80069d6:	bf00      	nop

080069d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80069d8:	4808      	ldr	r0, [pc, #32]	@ (80069fc <prvPortStartFirstTask+0x24>)
 80069da:	6800      	ldr	r0, [r0, #0]
 80069dc:	6800      	ldr	r0, [r0, #0]
 80069de:	f380 8808 	msr	MSP, r0
 80069e2:	f04f 0000 	mov.w	r0, #0
 80069e6:	f380 8814 	msr	CONTROL, r0
 80069ea:	b662      	cpsie	i
 80069ec:	b661      	cpsie	f
 80069ee:	f3bf 8f4f 	dsb	sy
 80069f2:	f3bf 8f6f 	isb	sy
 80069f6:	df00      	svc	0
 80069f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80069fa:	bf00      	nop
 80069fc:	e000ed08 	.word	0xe000ed08

08006a00 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006a00:	b580      	push	{r7, lr}
 8006a02:	b086      	sub	sp, #24
 8006a04:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006a06:	4b47      	ldr	r3, [pc, #284]	@ (8006b24 <xPortStartScheduler+0x124>)
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	4a47      	ldr	r2, [pc, #284]	@ (8006b28 <xPortStartScheduler+0x128>)
 8006a0c:	4293      	cmp	r3, r2
 8006a0e:	d10b      	bne.n	8006a28 <xPortStartScheduler+0x28>
	__asm volatile
 8006a10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a14:	f383 8811 	msr	BASEPRI, r3
 8006a18:	f3bf 8f6f 	isb	sy
 8006a1c:	f3bf 8f4f 	dsb	sy
 8006a20:	60fb      	str	r3, [r7, #12]
}
 8006a22:	bf00      	nop
 8006a24:	bf00      	nop
 8006a26:	e7fd      	b.n	8006a24 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006a28:	4b3e      	ldr	r3, [pc, #248]	@ (8006b24 <xPortStartScheduler+0x124>)
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	4a3f      	ldr	r2, [pc, #252]	@ (8006b2c <xPortStartScheduler+0x12c>)
 8006a2e:	4293      	cmp	r3, r2
 8006a30:	d10b      	bne.n	8006a4a <xPortStartScheduler+0x4a>
	__asm volatile
 8006a32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a36:	f383 8811 	msr	BASEPRI, r3
 8006a3a:	f3bf 8f6f 	isb	sy
 8006a3e:	f3bf 8f4f 	dsb	sy
 8006a42:	613b      	str	r3, [r7, #16]
}
 8006a44:	bf00      	nop
 8006a46:	bf00      	nop
 8006a48:	e7fd      	b.n	8006a46 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006a4a:	4b39      	ldr	r3, [pc, #228]	@ (8006b30 <xPortStartScheduler+0x130>)
 8006a4c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006a4e:	697b      	ldr	r3, [r7, #20]
 8006a50:	781b      	ldrb	r3, [r3, #0]
 8006a52:	b2db      	uxtb	r3, r3
 8006a54:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006a56:	697b      	ldr	r3, [r7, #20]
 8006a58:	22ff      	movs	r2, #255	@ 0xff
 8006a5a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006a5c:	697b      	ldr	r3, [r7, #20]
 8006a5e:	781b      	ldrb	r3, [r3, #0]
 8006a60:	b2db      	uxtb	r3, r3
 8006a62:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006a64:	78fb      	ldrb	r3, [r7, #3]
 8006a66:	b2db      	uxtb	r3, r3
 8006a68:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006a6c:	b2da      	uxtb	r2, r3
 8006a6e:	4b31      	ldr	r3, [pc, #196]	@ (8006b34 <xPortStartScheduler+0x134>)
 8006a70:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006a72:	4b31      	ldr	r3, [pc, #196]	@ (8006b38 <xPortStartScheduler+0x138>)
 8006a74:	2207      	movs	r2, #7
 8006a76:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006a78:	e009      	b.n	8006a8e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8006a7a:	4b2f      	ldr	r3, [pc, #188]	@ (8006b38 <xPortStartScheduler+0x138>)
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	3b01      	subs	r3, #1
 8006a80:	4a2d      	ldr	r2, [pc, #180]	@ (8006b38 <xPortStartScheduler+0x138>)
 8006a82:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006a84:	78fb      	ldrb	r3, [r7, #3]
 8006a86:	b2db      	uxtb	r3, r3
 8006a88:	005b      	lsls	r3, r3, #1
 8006a8a:	b2db      	uxtb	r3, r3
 8006a8c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006a8e:	78fb      	ldrb	r3, [r7, #3]
 8006a90:	b2db      	uxtb	r3, r3
 8006a92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a96:	2b80      	cmp	r3, #128	@ 0x80
 8006a98:	d0ef      	beq.n	8006a7a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006a9a:	4b27      	ldr	r3, [pc, #156]	@ (8006b38 <xPortStartScheduler+0x138>)
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f1c3 0307 	rsb	r3, r3, #7
 8006aa2:	2b04      	cmp	r3, #4
 8006aa4:	d00b      	beq.n	8006abe <xPortStartScheduler+0xbe>
	__asm volatile
 8006aa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006aaa:	f383 8811 	msr	BASEPRI, r3
 8006aae:	f3bf 8f6f 	isb	sy
 8006ab2:	f3bf 8f4f 	dsb	sy
 8006ab6:	60bb      	str	r3, [r7, #8]
}
 8006ab8:	bf00      	nop
 8006aba:	bf00      	nop
 8006abc:	e7fd      	b.n	8006aba <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006abe:	4b1e      	ldr	r3, [pc, #120]	@ (8006b38 <xPortStartScheduler+0x138>)
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	021b      	lsls	r3, r3, #8
 8006ac4:	4a1c      	ldr	r2, [pc, #112]	@ (8006b38 <xPortStartScheduler+0x138>)
 8006ac6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006ac8:	4b1b      	ldr	r3, [pc, #108]	@ (8006b38 <xPortStartScheduler+0x138>)
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006ad0:	4a19      	ldr	r2, [pc, #100]	@ (8006b38 <xPortStartScheduler+0x138>)
 8006ad2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	b2da      	uxtb	r2, r3
 8006ad8:	697b      	ldr	r3, [r7, #20]
 8006ada:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006adc:	4b17      	ldr	r3, [pc, #92]	@ (8006b3c <xPortStartScheduler+0x13c>)
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	4a16      	ldr	r2, [pc, #88]	@ (8006b3c <xPortStartScheduler+0x13c>)
 8006ae2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006ae6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006ae8:	4b14      	ldr	r3, [pc, #80]	@ (8006b3c <xPortStartScheduler+0x13c>)
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	4a13      	ldr	r2, [pc, #76]	@ (8006b3c <xPortStartScheduler+0x13c>)
 8006aee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006af2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006af4:	f000 f8da 	bl	8006cac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006af8:	4b11      	ldr	r3, [pc, #68]	@ (8006b40 <xPortStartScheduler+0x140>)
 8006afa:	2200      	movs	r2, #0
 8006afc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006afe:	f000 f8f9 	bl	8006cf4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006b02:	4b10      	ldr	r3, [pc, #64]	@ (8006b44 <xPortStartScheduler+0x144>)
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	4a0f      	ldr	r2, [pc, #60]	@ (8006b44 <xPortStartScheduler+0x144>)
 8006b08:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8006b0c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006b0e:	f7ff ff63 	bl	80069d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006b12:	f7ff f831 	bl	8005b78 <vTaskSwitchContext>
	prvTaskExitError();
 8006b16:	f7ff ff1d 	bl	8006954 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006b1a:	2300      	movs	r3, #0
}
 8006b1c:	4618      	mov	r0, r3
 8006b1e:	3718      	adds	r7, #24
 8006b20:	46bd      	mov	sp, r7
 8006b22:	bd80      	pop	{r7, pc}
 8006b24:	e000ed00 	.word	0xe000ed00
 8006b28:	410fc271 	.word	0x410fc271
 8006b2c:	410fc270 	.word	0x410fc270
 8006b30:	e000e400 	.word	0xe000e400
 8006b34:	20001048 	.word	0x20001048
 8006b38:	2000104c 	.word	0x2000104c
 8006b3c:	e000ed20 	.word	0xe000ed20
 8006b40:	2000002c 	.word	0x2000002c
 8006b44:	e000ef34 	.word	0xe000ef34

08006b48 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006b48:	b480      	push	{r7}
 8006b4a:	b083      	sub	sp, #12
 8006b4c:	af00      	add	r7, sp, #0
	__asm volatile
 8006b4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b52:	f383 8811 	msr	BASEPRI, r3
 8006b56:	f3bf 8f6f 	isb	sy
 8006b5a:	f3bf 8f4f 	dsb	sy
 8006b5e:	607b      	str	r3, [r7, #4]
}
 8006b60:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006b62:	4b10      	ldr	r3, [pc, #64]	@ (8006ba4 <vPortEnterCritical+0x5c>)
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	3301      	adds	r3, #1
 8006b68:	4a0e      	ldr	r2, [pc, #56]	@ (8006ba4 <vPortEnterCritical+0x5c>)
 8006b6a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006b6c:	4b0d      	ldr	r3, [pc, #52]	@ (8006ba4 <vPortEnterCritical+0x5c>)
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	2b01      	cmp	r3, #1
 8006b72:	d110      	bne.n	8006b96 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006b74:	4b0c      	ldr	r3, [pc, #48]	@ (8006ba8 <vPortEnterCritical+0x60>)
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	b2db      	uxtb	r3, r3
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d00b      	beq.n	8006b96 <vPortEnterCritical+0x4e>
	__asm volatile
 8006b7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b82:	f383 8811 	msr	BASEPRI, r3
 8006b86:	f3bf 8f6f 	isb	sy
 8006b8a:	f3bf 8f4f 	dsb	sy
 8006b8e:	603b      	str	r3, [r7, #0]
}
 8006b90:	bf00      	nop
 8006b92:	bf00      	nop
 8006b94:	e7fd      	b.n	8006b92 <vPortEnterCritical+0x4a>
	}
}
 8006b96:	bf00      	nop
 8006b98:	370c      	adds	r7, #12
 8006b9a:	46bd      	mov	sp, r7
 8006b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba0:	4770      	bx	lr
 8006ba2:	bf00      	nop
 8006ba4:	2000002c 	.word	0x2000002c
 8006ba8:	e000ed04 	.word	0xe000ed04

08006bac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006bac:	b480      	push	{r7}
 8006bae:	b083      	sub	sp, #12
 8006bb0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006bb2:	4b12      	ldr	r3, [pc, #72]	@ (8006bfc <vPortExitCritical+0x50>)
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d10b      	bne.n	8006bd2 <vPortExitCritical+0x26>
	__asm volatile
 8006bba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bbe:	f383 8811 	msr	BASEPRI, r3
 8006bc2:	f3bf 8f6f 	isb	sy
 8006bc6:	f3bf 8f4f 	dsb	sy
 8006bca:	607b      	str	r3, [r7, #4]
}
 8006bcc:	bf00      	nop
 8006bce:	bf00      	nop
 8006bd0:	e7fd      	b.n	8006bce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006bd2:	4b0a      	ldr	r3, [pc, #40]	@ (8006bfc <vPortExitCritical+0x50>)
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	3b01      	subs	r3, #1
 8006bd8:	4a08      	ldr	r2, [pc, #32]	@ (8006bfc <vPortExitCritical+0x50>)
 8006bda:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006bdc:	4b07      	ldr	r3, [pc, #28]	@ (8006bfc <vPortExitCritical+0x50>)
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d105      	bne.n	8006bf0 <vPortExitCritical+0x44>
 8006be4:	2300      	movs	r3, #0
 8006be6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006be8:	683b      	ldr	r3, [r7, #0]
 8006bea:	f383 8811 	msr	BASEPRI, r3
}
 8006bee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006bf0:	bf00      	nop
 8006bf2:	370c      	adds	r7, #12
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfa:	4770      	bx	lr
 8006bfc:	2000002c 	.word	0x2000002c

08006c00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006c00:	f3ef 8009 	mrs	r0, PSP
 8006c04:	f3bf 8f6f 	isb	sy
 8006c08:	4b15      	ldr	r3, [pc, #84]	@ (8006c60 <pxCurrentTCBConst>)
 8006c0a:	681a      	ldr	r2, [r3, #0]
 8006c0c:	f01e 0f10 	tst.w	lr, #16
 8006c10:	bf08      	it	eq
 8006c12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006c16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c1a:	6010      	str	r0, [r2, #0]
 8006c1c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006c20:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006c24:	f380 8811 	msr	BASEPRI, r0
 8006c28:	f3bf 8f4f 	dsb	sy
 8006c2c:	f3bf 8f6f 	isb	sy
 8006c30:	f7fe ffa2 	bl	8005b78 <vTaskSwitchContext>
 8006c34:	f04f 0000 	mov.w	r0, #0
 8006c38:	f380 8811 	msr	BASEPRI, r0
 8006c3c:	bc09      	pop	{r0, r3}
 8006c3e:	6819      	ldr	r1, [r3, #0]
 8006c40:	6808      	ldr	r0, [r1, #0]
 8006c42:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c46:	f01e 0f10 	tst.w	lr, #16
 8006c4a:	bf08      	it	eq
 8006c4c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006c50:	f380 8809 	msr	PSP, r0
 8006c54:	f3bf 8f6f 	isb	sy
 8006c58:	4770      	bx	lr
 8006c5a:	bf00      	nop
 8006c5c:	f3af 8000 	nop.w

08006c60 <pxCurrentTCBConst>:
 8006c60:	20000a1c 	.word	0x20000a1c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006c64:	bf00      	nop
 8006c66:	bf00      	nop

08006c68 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006c68:	b580      	push	{r7, lr}
 8006c6a:	b082      	sub	sp, #8
 8006c6c:	af00      	add	r7, sp, #0
	__asm volatile
 8006c6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c72:	f383 8811 	msr	BASEPRI, r3
 8006c76:	f3bf 8f6f 	isb	sy
 8006c7a:	f3bf 8f4f 	dsb	sy
 8006c7e:	607b      	str	r3, [r7, #4]
}
 8006c80:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006c82:	f7fe febf 	bl	8005a04 <xTaskIncrementTick>
 8006c86:	4603      	mov	r3, r0
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d003      	beq.n	8006c94 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006c8c:	4b06      	ldr	r3, [pc, #24]	@ (8006ca8 <xPortSysTickHandler+0x40>)
 8006c8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c92:	601a      	str	r2, [r3, #0]
 8006c94:	2300      	movs	r3, #0
 8006c96:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006c98:	683b      	ldr	r3, [r7, #0]
 8006c9a:	f383 8811 	msr	BASEPRI, r3
}
 8006c9e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006ca0:	bf00      	nop
 8006ca2:	3708      	adds	r7, #8
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	bd80      	pop	{r7, pc}
 8006ca8:	e000ed04 	.word	0xe000ed04

08006cac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006cac:	b480      	push	{r7}
 8006cae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006cb0:	4b0b      	ldr	r3, [pc, #44]	@ (8006ce0 <vPortSetupTimerInterrupt+0x34>)
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006cb6:	4b0b      	ldr	r3, [pc, #44]	@ (8006ce4 <vPortSetupTimerInterrupt+0x38>)
 8006cb8:	2200      	movs	r2, #0
 8006cba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006cbc:	4b0a      	ldr	r3, [pc, #40]	@ (8006ce8 <vPortSetupTimerInterrupt+0x3c>)
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	4a0a      	ldr	r2, [pc, #40]	@ (8006cec <vPortSetupTimerInterrupt+0x40>)
 8006cc2:	fba2 2303 	umull	r2, r3, r2, r3
 8006cc6:	099b      	lsrs	r3, r3, #6
 8006cc8:	4a09      	ldr	r2, [pc, #36]	@ (8006cf0 <vPortSetupTimerInterrupt+0x44>)
 8006cca:	3b01      	subs	r3, #1
 8006ccc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006cce:	4b04      	ldr	r3, [pc, #16]	@ (8006ce0 <vPortSetupTimerInterrupt+0x34>)
 8006cd0:	2207      	movs	r2, #7
 8006cd2:	601a      	str	r2, [r3, #0]
}
 8006cd4:	bf00      	nop
 8006cd6:	46bd      	mov	sp, r7
 8006cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cdc:	4770      	bx	lr
 8006cde:	bf00      	nop
 8006ce0:	e000e010 	.word	0xe000e010
 8006ce4:	e000e018 	.word	0xe000e018
 8006ce8:	20000020 	.word	0x20000020
 8006cec:	10624dd3 	.word	0x10624dd3
 8006cf0:	e000e014 	.word	0xe000e014

08006cf4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006cf4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006d04 <vPortEnableVFP+0x10>
 8006cf8:	6801      	ldr	r1, [r0, #0]
 8006cfa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8006cfe:	6001      	str	r1, [r0, #0]
 8006d00:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006d02:	bf00      	nop
 8006d04:	e000ed88 	.word	0xe000ed88

08006d08 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006d08:	b480      	push	{r7}
 8006d0a:	b085      	sub	sp, #20
 8006d0c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006d0e:	f3ef 8305 	mrs	r3, IPSR
 8006d12:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	2b0f      	cmp	r3, #15
 8006d18:	d915      	bls.n	8006d46 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006d1a:	4a18      	ldr	r2, [pc, #96]	@ (8006d7c <vPortValidateInterruptPriority+0x74>)
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	4413      	add	r3, r2
 8006d20:	781b      	ldrb	r3, [r3, #0]
 8006d22:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006d24:	4b16      	ldr	r3, [pc, #88]	@ (8006d80 <vPortValidateInterruptPriority+0x78>)
 8006d26:	781b      	ldrb	r3, [r3, #0]
 8006d28:	7afa      	ldrb	r2, [r7, #11]
 8006d2a:	429a      	cmp	r2, r3
 8006d2c:	d20b      	bcs.n	8006d46 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8006d2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d32:	f383 8811 	msr	BASEPRI, r3
 8006d36:	f3bf 8f6f 	isb	sy
 8006d3a:	f3bf 8f4f 	dsb	sy
 8006d3e:	607b      	str	r3, [r7, #4]
}
 8006d40:	bf00      	nop
 8006d42:	bf00      	nop
 8006d44:	e7fd      	b.n	8006d42 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006d46:	4b0f      	ldr	r3, [pc, #60]	@ (8006d84 <vPortValidateInterruptPriority+0x7c>)
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006d4e:	4b0e      	ldr	r3, [pc, #56]	@ (8006d88 <vPortValidateInterruptPriority+0x80>)
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	429a      	cmp	r2, r3
 8006d54:	d90b      	bls.n	8006d6e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006d56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d5a:	f383 8811 	msr	BASEPRI, r3
 8006d5e:	f3bf 8f6f 	isb	sy
 8006d62:	f3bf 8f4f 	dsb	sy
 8006d66:	603b      	str	r3, [r7, #0]
}
 8006d68:	bf00      	nop
 8006d6a:	bf00      	nop
 8006d6c:	e7fd      	b.n	8006d6a <vPortValidateInterruptPriority+0x62>
	}
 8006d6e:	bf00      	nop
 8006d70:	3714      	adds	r7, #20
 8006d72:	46bd      	mov	sp, r7
 8006d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d78:	4770      	bx	lr
 8006d7a:	bf00      	nop
 8006d7c:	e000e3f0 	.word	0xe000e3f0
 8006d80:	20001048 	.word	0x20001048
 8006d84:	e000ed0c 	.word	0xe000ed0c
 8006d88:	2000104c 	.word	0x2000104c

08006d8c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	b08a      	sub	sp, #40	@ 0x28
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006d94:	2300      	movs	r3, #0
 8006d96:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006d98:	f7fe fd78 	bl	800588c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006d9c:	4b5c      	ldr	r3, [pc, #368]	@ (8006f10 <pvPortMalloc+0x184>)
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d101      	bne.n	8006da8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006da4:	f000 f924 	bl	8006ff0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006da8:	4b5a      	ldr	r3, [pc, #360]	@ (8006f14 <pvPortMalloc+0x188>)
 8006daa:	681a      	ldr	r2, [r3, #0]
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	4013      	ands	r3, r2
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	f040 8095 	bne.w	8006ee0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d01e      	beq.n	8006dfa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006dbc:	2208      	movs	r2, #8
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	4413      	add	r3, r2
 8006dc2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	f003 0307 	and.w	r3, r3, #7
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d015      	beq.n	8006dfa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	f023 0307 	bic.w	r3, r3, #7
 8006dd4:	3308      	adds	r3, #8
 8006dd6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	f003 0307 	and.w	r3, r3, #7
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d00b      	beq.n	8006dfa <pvPortMalloc+0x6e>
	__asm volatile
 8006de2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006de6:	f383 8811 	msr	BASEPRI, r3
 8006dea:	f3bf 8f6f 	isb	sy
 8006dee:	f3bf 8f4f 	dsb	sy
 8006df2:	617b      	str	r3, [r7, #20]
}
 8006df4:	bf00      	nop
 8006df6:	bf00      	nop
 8006df8:	e7fd      	b.n	8006df6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d06f      	beq.n	8006ee0 <pvPortMalloc+0x154>
 8006e00:	4b45      	ldr	r3, [pc, #276]	@ (8006f18 <pvPortMalloc+0x18c>)
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	687a      	ldr	r2, [r7, #4]
 8006e06:	429a      	cmp	r2, r3
 8006e08:	d86a      	bhi.n	8006ee0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006e0a:	4b44      	ldr	r3, [pc, #272]	@ (8006f1c <pvPortMalloc+0x190>)
 8006e0c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006e0e:	4b43      	ldr	r3, [pc, #268]	@ (8006f1c <pvPortMalloc+0x190>)
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006e14:	e004      	b.n	8006e20 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006e16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e18:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006e20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e22:	685b      	ldr	r3, [r3, #4]
 8006e24:	687a      	ldr	r2, [r7, #4]
 8006e26:	429a      	cmp	r2, r3
 8006e28:	d903      	bls.n	8006e32 <pvPortMalloc+0xa6>
 8006e2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d1f1      	bne.n	8006e16 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006e32:	4b37      	ldr	r3, [pc, #220]	@ (8006f10 <pvPortMalloc+0x184>)
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e38:	429a      	cmp	r2, r3
 8006e3a:	d051      	beq.n	8006ee0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006e3c:	6a3b      	ldr	r3, [r7, #32]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	2208      	movs	r2, #8
 8006e42:	4413      	add	r3, r2
 8006e44:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e48:	681a      	ldr	r2, [r3, #0]
 8006e4a:	6a3b      	ldr	r3, [r7, #32]
 8006e4c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006e4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e50:	685a      	ldr	r2, [r3, #4]
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	1ad2      	subs	r2, r2, r3
 8006e56:	2308      	movs	r3, #8
 8006e58:	005b      	lsls	r3, r3, #1
 8006e5a:	429a      	cmp	r2, r3
 8006e5c:	d920      	bls.n	8006ea0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006e5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	4413      	add	r3, r2
 8006e64:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006e66:	69bb      	ldr	r3, [r7, #24]
 8006e68:	f003 0307 	and.w	r3, r3, #7
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d00b      	beq.n	8006e88 <pvPortMalloc+0xfc>
	__asm volatile
 8006e70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e74:	f383 8811 	msr	BASEPRI, r3
 8006e78:	f3bf 8f6f 	isb	sy
 8006e7c:	f3bf 8f4f 	dsb	sy
 8006e80:	613b      	str	r3, [r7, #16]
}
 8006e82:	bf00      	nop
 8006e84:	bf00      	nop
 8006e86:	e7fd      	b.n	8006e84 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006e88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e8a:	685a      	ldr	r2, [r3, #4]
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	1ad2      	subs	r2, r2, r3
 8006e90:	69bb      	ldr	r3, [r7, #24]
 8006e92:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006e94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e96:	687a      	ldr	r2, [r7, #4]
 8006e98:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006e9a:	69b8      	ldr	r0, [r7, #24]
 8006e9c:	f000 f90a 	bl	80070b4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006ea0:	4b1d      	ldr	r3, [pc, #116]	@ (8006f18 <pvPortMalloc+0x18c>)
 8006ea2:	681a      	ldr	r2, [r3, #0]
 8006ea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ea6:	685b      	ldr	r3, [r3, #4]
 8006ea8:	1ad3      	subs	r3, r2, r3
 8006eaa:	4a1b      	ldr	r2, [pc, #108]	@ (8006f18 <pvPortMalloc+0x18c>)
 8006eac:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006eae:	4b1a      	ldr	r3, [pc, #104]	@ (8006f18 <pvPortMalloc+0x18c>)
 8006eb0:	681a      	ldr	r2, [r3, #0]
 8006eb2:	4b1b      	ldr	r3, [pc, #108]	@ (8006f20 <pvPortMalloc+0x194>)
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	429a      	cmp	r2, r3
 8006eb8:	d203      	bcs.n	8006ec2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006eba:	4b17      	ldr	r3, [pc, #92]	@ (8006f18 <pvPortMalloc+0x18c>)
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	4a18      	ldr	r2, [pc, #96]	@ (8006f20 <pvPortMalloc+0x194>)
 8006ec0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ec4:	685a      	ldr	r2, [r3, #4]
 8006ec6:	4b13      	ldr	r3, [pc, #76]	@ (8006f14 <pvPortMalloc+0x188>)
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	431a      	orrs	r2, r3
 8006ecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ece:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006ed6:	4b13      	ldr	r3, [pc, #76]	@ (8006f24 <pvPortMalloc+0x198>)
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	3301      	adds	r3, #1
 8006edc:	4a11      	ldr	r2, [pc, #68]	@ (8006f24 <pvPortMalloc+0x198>)
 8006ede:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006ee0:	f7fe fce2 	bl	80058a8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006ee4:	69fb      	ldr	r3, [r7, #28]
 8006ee6:	f003 0307 	and.w	r3, r3, #7
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d00b      	beq.n	8006f06 <pvPortMalloc+0x17a>
	__asm volatile
 8006eee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ef2:	f383 8811 	msr	BASEPRI, r3
 8006ef6:	f3bf 8f6f 	isb	sy
 8006efa:	f3bf 8f4f 	dsb	sy
 8006efe:	60fb      	str	r3, [r7, #12]
}
 8006f00:	bf00      	nop
 8006f02:	bf00      	nop
 8006f04:	e7fd      	b.n	8006f02 <pvPortMalloc+0x176>
	return pvReturn;
 8006f06:	69fb      	ldr	r3, [r7, #28]
}
 8006f08:	4618      	mov	r0, r3
 8006f0a:	3728      	adds	r7, #40	@ 0x28
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	bd80      	pop	{r7, pc}
 8006f10:	20004c58 	.word	0x20004c58
 8006f14:	20004c6c 	.word	0x20004c6c
 8006f18:	20004c5c 	.word	0x20004c5c
 8006f1c:	20004c50 	.word	0x20004c50
 8006f20:	20004c60 	.word	0x20004c60
 8006f24:	20004c64 	.word	0x20004c64

08006f28 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006f28:	b580      	push	{r7, lr}
 8006f2a:	b086      	sub	sp, #24
 8006f2c:	af00      	add	r7, sp, #0
 8006f2e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d04f      	beq.n	8006fda <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006f3a:	2308      	movs	r3, #8
 8006f3c:	425b      	negs	r3, r3
 8006f3e:	697a      	ldr	r2, [r7, #20]
 8006f40:	4413      	add	r3, r2
 8006f42:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006f44:	697b      	ldr	r3, [r7, #20]
 8006f46:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006f48:	693b      	ldr	r3, [r7, #16]
 8006f4a:	685a      	ldr	r2, [r3, #4]
 8006f4c:	4b25      	ldr	r3, [pc, #148]	@ (8006fe4 <vPortFree+0xbc>)
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	4013      	ands	r3, r2
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d10b      	bne.n	8006f6e <vPortFree+0x46>
	__asm volatile
 8006f56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f5a:	f383 8811 	msr	BASEPRI, r3
 8006f5e:	f3bf 8f6f 	isb	sy
 8006f62:	f3bf 8f4f 	dsb	sy
 8006f66:	60fb      	str	r3, [r7, #12]
}
 8006f68:	bf00      	nop
 8006f6a:	bf00      	nop
 8006f6c:	e7fd      	b.n	8006f6a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006f6e:	693b      	ldr	r3, [r7, #16]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d00b      	beq.n	8006f8e <vPortFree+0x66>
	__asm volatile
 8006f76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f7a:	f383 8811 	msr	BASEPRI, r3
 8006f7e:	f3bf 8f6f 	isb	sy
 8006f82:	f3bf 8f4f 	dsb	sy
 8006f86:	60bb      	str	r3, [r7, #8]
}
 8006f88:	bf00      	nop
 8006f8a:	bf00      	nop
 8006f8c:	e7fd      	b.n	8006f8a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006f8e:	693b      	ldr	r3, [r7, #16]
 8006f90:	685a      	ldr	r2, [r3, #4]
 8006f92:	4b14      	ldr	r3, [pc, #80]	@ (8006fe4 <vPortFree+0xbc>)
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	4013      	ands	r3, r2
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d01e      	beq.n	8006fda <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006f9c:	693b      	ldr	r3, [r7, #16]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d11a      	bne.n	8006fda <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006fa4:	693b      	ldr	r3, [r7, #16]
 8006fa6:	685a      	ldr	r2, [r3, #4]
 8006fa8:	4b0e      	ldr	r3, [pc, #56]	@ (8006fe4 <vPortFree+0xbc>)
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	43db      	mvns	r3, r3
 8006fae:	401a      	ands	r2, r3
 8006fb0:	693b      	ldr	r3, [r7, #16]
 8006fb2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006fb4:	f7fe fc6a 	bl	800588c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006fb8:	693b      	ldr	r3, [r7, #16]
 8006fba:	685a      	ldr	r2, [r3, #4]
 8006fbc:	4b0a      	ldr	r3, [pc, #40]	@ (8006fe8 <vPortFree+0xc0>)
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	4413      	add	r3, r2
 8006fc2:	4a09      	ldr	r2, [pc, #36]	@ (8006fe8 <vPortFree+0xc0>)
 8006fc4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006fc6:	6938      	ldr	r0, [r7, #16]
 8006fc8:	f000 f874 	bl	80070b4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006fcc:	4b07      	ldr	r3, [pc, #28]	@ (8006fec <vPortFree+0xc4>)
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	3301      	adds	r3, #1
 8006fd2:	4a06      	ldr	r2, [pc, #24]	@ (8006fec <vPortFree+0xc4>)
 8006fd4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006fd6:	f7fe fc67 	bl	80058a8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006fda:	bf00      	nop
 8006fdc:	3718      	adds	r7, #24
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	bd80      	pop	{r7, pc}
 8006fe2:	bf00      	nop
 8006fe4:	20004c6c 	.word	0x20004c6c
 8006fe8:	20004c5c 	.word	0x20004c5c
 8006fec:	20004c68 	.word	0x20004c68

08006ff0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006ff0:	b480      	push	{r7}
 8006ff2:	b085      	sub	sp, #20
 8006ff4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006ff6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8006ffa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006ffc:	4b27      	ldr	r3, [pc, #156]	@ (800709c <prvHeapInit+0xac>)
 8006ffe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	f003 0307 	and.w	r3, r3, #7
 8007006:	2b00      	cmp	r3, #0
 8007008:	d00c      	beq.n	8007024 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	3307      	adds	r3, #7
 800700e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	f023 0307 	bic.w	r3, r3, #7
 8007016:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007018:	68ba      	ldr	r2, [r7, #8]
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	1ad3      	subs	r3, r2, r3
 800701e:	4a1f      	ldr	r2, [pc, #124]	@ (800709c <prvHeapInit+0xac>)
 8007020:	4413      	add	r3, r2
 8007022:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007028:	4a1d      	ldr	r2, [pc, #116]	@ (80070a0 <prvHeapInit+0xb0>)
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800702e:	4b1c      	ldr	r3, [pc, #112]	@ (80070a0 <prvHeapInit+0xb0>)
 8007030:	2200      	movs	r2, #0
 8007032:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	68ba      	ldr	r2, [r7, #8]
 8007038:	4413      	add	r3, r2
 800703a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800703c:	2208      	movs	r2, #8
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	1a9b      	subs	r3, r3, r2
 8007042:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	f023 0307 	bic.w	r3, r3, #7
 800704a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	4a15      	ldr	r2, [pc, #84]	@ (80070a4 <prvHeapInit+0xb4>)
 8007050:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007052:	4b14      	ldr	r3, [pc, #80]	@ (80070a4 <prvHeapInit+0xb4>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	2200      	movs	r2, #0
 8007058:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800705a:	4b12      	ldr	r3, [pc, #72]	@ (80070a4 <prvHeapInit+0xb4>)
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	2200      	movs	r2, #0
 8007060:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007066:	683b      	ldr	r3, [r7, #0]
 8007068:	68fa      	ldr	r2, [r7, #12]
 800706a:	1ad2      	subs	r2, r2, r3
 800706c:	683b      	ldr	r3, [r7, #0]
 800706e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007070:	4b0c      	ldr	r3, [pc, #48]	@ (80070a4 <prvHeapInit+0xb4>)
 8007072:	681a      	ldr	r2, [r3, #0]
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	685b      	ldr	r3, [r3, #4]
 800707c:	4a0a      	ldr	r2, [pc, #40]	@ (80070a8 <prvHeapInit+0xb8>)
 800707e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007080:	683b      	ldr	r3, [r7, #0]
 8007082:	685b      	ldr	r3, [r3, #4]
 8007084:	4a09      	ldr	r2, [pc, #36]	@ (80070ac <prvHeapInit+0xbc>)
 8007086:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007088:	4b09      	ldr	r3, [pc, #36]	@ (80070b0 <prvHeapInit+0xc0>)
 800708a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800708e:	601a      	str	r2, [r3, #0]
}
 8007090:	bf00      	nop
 8007092:	3714      	adds	r7, #20
 8007094:	46bd      	mov	sp, r7
 8007096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709a:	4770      	bx	lr
 800709c:	20001050 	.word	0x20001050
 80070a0:	20004c50 	.word	0x20004c50
 80070a4:	20004c58 	.word	0x20004c58
 80070a8:	20004c60 	.word	0x20004c60
 80070ac:	20004c5c 	.word	0x20004c5c
 80070b0:	20004c6c 	.word	0x20004c6c

080070b4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80070b4:	b480      	push	{r7}
 80070b6:	b085      	sub	sp, #20
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80070bc:	4b28      	ldr	r3, [pc, #160]	@ (8007160 <prvInsertBlockIntoFreeList+0xac>)
 80070be:	60fb      	str	r3, [r7, #12]
 80070c0:	e002      	b.n	80070c8 <prvInsertBlockIntoFreeList+0x14>
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	60fb      	str	r3, [r7, #12]
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	687a      	ldr	r2, [r7, #4]
 80070ce:	429a      	cmp	r2, r3
 80070d0:	d8f7      	bhi.n	80070c2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	685b      	ldr	r3, [r3, #4]
 80070da:	68ba      	ldr	r2, [r7, #8]
 80070dc:	4413      	add	r3, r2
 80070de:	687a      	ldr	r2, [r7, #4]
 80070e0:	429a      	cmp	r2, r3
 80070e2:	d108      	bne.n	80070f6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	685a      	ldr	r2, [r3, #4]
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	685b      	ldr	r3, [r3, #4]
 80070ec:	441a      	add	r2, r3
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	685b      	ldr	r3, [r3, #4]
 80070fe:	68ba      	ldr	r2, [r7, #8]
 8007100:	441a      	add	r2, r3
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	429a      	cmp	r2, r3
 8007108:	d118      	bne.n	800713c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	681a      	ldr	r2, [r3, #0]
 800710e:	4b15      	ldr	r3, [pc, #84]	@ (8007164 <prvInsertBlockIntoFreeList+0xb0>)
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	429a      	cmp	r2, r3
 8007114:	d00d      	beq.n	8007132 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	685a      	ldr	r2, [r3, #4]
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	685b      	ldr	r3, [r3, #4]
 8007120:	441a      	add	r2, r3
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	681a      	ldr	r2, [r3, #0]
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	601a      	str	r2, [r3, #0]
 8007130:	e008      	b.n	8007144 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007132:	4b0c      	ldr	r3, [pc, #48]	@ (8007164 <prvInsertBlockIntoFreeList+0xb0>)
 8007134:	681a      	ldr	r2, [r3, #0]
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	601a      	str	r2, [r3, #0]
 800713a:	e003      	b.n	8007144 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	681a      	ldr	r2, [r3, #0]
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007144:	68fa      	ldr	r2, [r7, #12]
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	429a      	cmp	r2, r3
 800714a:	d002      	beq.n	8007152 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	687a      	ldr	r2, [r7, #4]
 8007150:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007152:	bf00      	nop
 8007154:	3714      	adds	r7, #20
 8007156:	46bd      	mov	sp, r7
 8007158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800715c:	4770      	bx	lr
 800715e:	bf00      	nop
 8007160:	20004c50 	.word	0x20004c50
 8007164:	20004c58 	.word	0x20004c58

08007168 <sbrk_aligned>:
 8007168:	b570      	push	{r4, r5, r6, lr}
 800716a:	4e0f      	ldr	r6, [pc, #60]	@ (80071a8 <sbrk_aligned+0x40>)
 800716c:	460c      	mov	r4, r1
 800716e:	6831      	ldr	r1, [r6, #0]
 8007170:	4605      	mov	r5, r0
 8007172:	b911      	cbnz	r1, 800717a <sbrk_aligned+0x12>
 8007174:	f000 f92e 	bl	80073d4 <_sbrk_r>
 8007178:	6030      	str	r0, [r6, #0]
 800717a:	4621      	mov	r1, r4
 800717c:	4628      	mov	r0, r5
 800717e:	f000 f929 	bl	80073d4 <_sbrk_r>
 8007182:	1c43      	adds	r3, r0, #1
 8007184:	d103      	bne.n	800718e <sbrk_aligned+0x26>
 8007186:	f04f 34ff 	mov.w	r4, #4294967295
 800718a:	4620      	mov	r0, r4
 800718c:	bd70      	pop	{r4, r5, r6, pc}
 800718e:	1cc4      	adds	r4, r0, #3
 8007190:	f024 0403 	bic.w	r4, r4, #3
 8007194:	42a0      	cmp	r0, r4
 8007196:	d0f8      	beq.n	800718a <sbrk_aligned+0x22>
 8007198:	1a21      	subs	r1, r4, r0
 800719a:	4628      	mov	r0, r5
 800719c:	f000 f91a 	bl	80073d4 <_sbrk_r>
 80071a0:	3001      	adds	r0, #1
 80071a2:	d1f2      	bne.n	800718a <sbrk_aligned+0x22>
 80071a4:	e7ef      	b.n	8007186 <sbrk_aligned+0x1e>
 80071a6:	bf00      	nop
 80071a8:	20004c70 	.word	0x20004c70

080071ac <_malloc_r>:
 80071ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80071b0:	1ccd      	adds	r5, r1, #3
 80071b2:	f025 0503 	bic.w	r5, r5, #3
 80071b6:	3508      	adds	r5, #8
 80071b8:	2d0c      	cmp	r5, #12
 80071ba:	bf38      	it	cc
 80071bc:	250c      	movcc	r5, #12
 80071be:	2d00      	cmp	r5, #0
 80071c0:	4606      	mov	r6, r0
 80071c2:	db01      	blt.n	80071c8 <_malloc_r+0x1c>
 80071c4:	42a9      	cmp	r1, r5
 80071c6:	d904      	bls.n	80071d2 <_malloc_r+0x26>
 80071c8:	230c      	movs	r3, #12
 80071ca:	6033      	str	r3, [r6, #0]
 80071cc:	2000      	movs	r0, #0
 80071ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80071d2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80072a8 <_malloc_r+0xfc>
 80071d6:	f000 f869 	bl	80072ac <__malloc_lock>
 80071da:	f8d8 3000 	ldr.w	r3, [r8]
 80071de:	461c      	mov	r4, r3
 80071e0:	bb44      	cbnz	r4, 8007234 <_malloc_r+0x88>
 80071e2:	4629      	mov	r1, r5
 80071e4:	4630      	mov	r0, r6
 80071e6:	f7ff ffbf 	bl	8007168 <sbrk_aligned>
 80071ea:	1c43      	adds	r3, r0, #1
 80071ec:	4604      	mov	r4, r0
 80071ee:	d158      	bne.n	80072a2 <_malloc_r+0xf6>
 80071f0:	f8d8 4000 	ldr.w	r4, [r8]
 80071f4:	4627      	mov	r7, r4
 80071f6:	2f00      	cmp	r7, #0
 80071f8:	d143      	bne.n	8007282 <_malloc_r+0xd6>
 80071fa:	2c00      	cmp	r4, #0
 80071fc:	d04b      	beq.n	8007296 <_malloc_r+0xea>
 80071fe:	6823      	ldr	r3, [r4, #0]
 8007200:	4639      	mov	r1, r7
 8007202:	4630      	mov	r0, r6
 8007204:	eb04 0903 	add.w	r9, r4, r3
 8007208:	f000 f8e4 	bl	80073d4 <_sbrk_r>
 800720c:	4581      	cmp	r9, r0
 800720e:	d142      	bne.n	8007296 <_malloc_r+0xea>
 8007210:	6821      	ldr	r1, [r4, #0]
 8007212:	1a6d      	subs	r5, r5, r1
 8007214:	4629      	mov	r1, r5
 8007216:	4630      	mov	r0, r6
 8007218:	f7ff ffa6 	bl	8007168 <sbrk_aligned>
 800721c:	3001      	adds	r0, #1
 800721e:	d03a      	beq.n	8007296 <_malloc_r+0xea>
 8007220:	6823      	ldr	r3, [r4, #0]
 8007222:	442b      	add	r3, r5
 8007224:	6023      	str	r3, [r4, #0]
 8007226:	f8d8 3000 	ldr.w	r3, [r8]
 800722a:	685a      	ldr	r2, [r3, #4]
 800722c:	bb62      	cbnz	r2, 8007288 <_malloc_r+0xdc>
 800722e:	f8c8 7000 	str.w	r7, [r8]
 8007232:	e00f      	b.n	8007254 <_malloc_r+0xa8>
 8007234:	6822      	ldr	r2, [r4, #0]
 8007236:	1b52      	subs	r2, r2, r5
 8007238:	d420      	bmi.n	800727c <_malloc_r+0xd0>
 800723a:	2a0b      	cmp	r2, #11
 800723c:	d917      	bls.n	800726e <_malloc_r+0xc2>
 800723e:	1961      	adds	r1, r4, r5
 8007240:	42a3      	cmp	r3, r4
 8007242:	6025      	str	r5, [r4, #0]
 8007244:	bf18      	it	ne
 8007246:	6059      	strne	r1, [r3, #4]
 8007248:	6863      	ldr	r3, [r4, #4]
 800724a:	bf08      	it	eq
 800724c:	f8c8 1000 	streq.w	r1, [r8]
 8007250:	5162      	str	r2, [r4, r5]
 8007252:	604b      	str	r3, [r1, #4]
 8007254:	4630      	mov	r0, r6
 8007256:	f000 f82f 	bl	80072b8 <__malloc_unlock>
 800725a:	f104 000b 	add.w	r0, r4, #11
 800725e:	1d23      	adds	r3, r4, #4
 8007260:	f020 0007 	bic.w	r0, r0, #7
 8007264:	1ac2      	subs	r2, r0, r3
 8007266:	bf1c      	itt	ne
 8007268:	1a1b      	subne	r3, r3, r0
 800726a:	50a3      	strne	r3, [r4, r2]
 800726c:	e7af      	b.n	80071ce <_malloc_r+0x22>
 800726e:	6862      	ldr	r2, [r4, #4]
 8007270:	42a3      	cmp	r3, r4
 8007272:	bf0c      	ite	eq
 8007274:	f8c8 2000 	streq.w	r2, [r8]
 8007278:	605a      	strne	r2, [r3, #4]
 800727a:	e7eb      	b.n	8007254 <_malloc_r+0xa8>
 800727c:	4623      	mov	r3, r4
 800727e:	6864      	ldr	r4, [r4, #4]
 8007280:	e7ae      	b.n	80071e0 <_malloc_r+0x34>
 8007282:	463c      	mov	r4, r7
 8007284:	687f      	ldr	r7, [r7, #4]
 8007286:	e7b6      	b.n	80071f6 <_malloc_r+0x4a>
 8007288:	461a      	mov	r2, r3
 800728a:	685b      	ldr	r3, [r3, #4]
 800728c:	42a3      	cmp	r3, r4
 800728e:	d1fb      	bne.n	8007288 <_malloc_r+0xdc>
 8007290:	2300      	movs	r3, #0
 8007292:	6053      	str	r3, [r2, #4]
 8007294:	e7de      	b.n	8007254 <_malloc_r+0xa8>
 8007296:	230c      	movs	r3, #12
 8007298:	6033      	str	r3, [r6, #0]
 800729a:	4630      	mov	r0, r6
 800729c:	f000 f80c 	bl	80072b8 <__malloc_unlock>
 80072a0:	e794      	b.n	80071cc <_malloc_r+0x20>
 80072a2:	6005      	str	r5, [r0, #0]
 80072a4:	e7d6      	b.n	8007254 <_malloc_r+0xa8>
 80072a6:	bf00      	nop
 80072a8:	20004c74 	.word	0x20004c74

080072ac <__malloc_lock>:
 80072ac:	4801      	ldr	r0, [pc, #4]	@ (80072b4 <__malloc_lock+0x8>)
 80072ae:	f000 b8cb 	b.w	8007448 <__retarget_lock_acquire_recursive>
 80072b2:	bf00      	nop
 80072b4:	20004db4 	.word	0x20004db4

080072b8 <__malloc_unlock>:
 80072b8:	4801      	ldr	r0, [pc, #4]	@ (80072c0 <__malloc_unlock+0x8>)
 80072ba:	f000 b8c6 	b.w	800744a <__retarget_lock_release_recursive>
 80072be:	bf00      	nop
 80072c0:	20004db4 	.word	0x20004db4

080072c4 <siprintf>:
 80072c4:	b40e      	push	{r1, r2, r3}
 80072c6:	b510      	push	{r4, lr}
 80072c8:	b09d      	sub	sp, #116	@ 0x74
 80072ca:	ab1f      	add	r3, sp, #124	@ 0x7c
 80072cc:	9002      	str	r0, [sp, #8]
 80072ce:	9006      	str	r0, [sp, #24]
 80072d0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80072d4:	480a      	ldr	r0, [pc, #40]	@ (8007300 <siprintf+0x3c>)
 80072d6:	9107      	str	r1, [sp, #28]
 80072d8:	9104      	str	r1, [sp, #16]
 80072da:	490a      	ldr	r1, [pc, #40]	@ (8007304 <siprintf+0x40>)
 80072dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80072e0:	9105      	str	r1, [sp, #20]
 80072e2:	2400      	movs	r4, #0
 80072e4:	a902      	add	r1, sp, #8
 80072e6:	6800      	ldr	r0, [r0, #0]
 80072e8:	9301      	str	r3, [sp, #4]
 80072ea:	941b      	str	r4, [sp, #108]	@ 0x6c
 80072ec:	f000 f962 	bl	80075b4 <_svfiprintf_r>
 80072f0:	9b02      	ldr	r3, [sp, #8]
 80072f2:	701c      	strb	r4, [r3, #0]
 80072f4:	b01d      	add	sp, #116	@ 0x74
 80072f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80072fa:	b003      	add	sp, #12
 80072fc:	4770      	bx	lr
 80072fe:	bf00      	nop
 8007300:	20000030 	.word	0x20000030
 8007304:	ffff0208 	.word	0xffff0208

08007308 <memset>:
 8007308:	4402      	add	r2, r0
 800730a:	4603      	mov	r3, r0
 800730c:	4293      	cmp	r3, r2
 800730e:	d100      	bne.n	8007312 <memset+0xa>
 8007310:	4770      	bx	lr
 8007312:	f803 1b01 	strb.w	r1, [r3], #1
 8007316:	e7f9      	b.n	800730c <memset+0x4>

08007318 <_reclaim_reent>:
 8007318:	4b2d      	ldr	r3, [pc, #180]	@ (80073d0 <_reclaim_reent+0xb8>)
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	4283      	cmp	r3, r0
 800731e:	b570      	push	{r4, r5, r6, lr}
 8007320:	4604      	mov	r4, r0
 8007322:	d053      	beq.n	80073cc <_reclaim_reent+0xb4>
 8007324:	69c3      	ldr	r3, [r0, #28]
 8007326:	b31b      	cbz	r3, 8007370 <_reclaim_reent+0x58>
 8007328:	68db      	ldr	r3, [r3, #12]
 800732a:	b163      	cbz	r3, 8007346 <_reclaim_reent+0x2e>
 800732c:	2500      	movs	r5, #0
 800732e:	69e3      	ldr	r3, [r4, #28]
 8007330:	68db      	ldr	r3, [r3, #12]
 8007332:	5959      	ldr	r1, [r3, r5]
 8007334:	b9b1      	cbnz	r1, 8007364 <_reclaim_reent+0x4c>
 8007336:	3504      	adds	r5, #4
 8007338:	2d80      	cmp	r5, #128	@ 0x80
 800733a:	d1f8      	bne.n	800732e <_reclaim_reent+0x16>
 800733c:	69e3      	ldr	r3, [r4, #28]
 800733e:	4620      	mov	r0, r4
 8007340:	68d9      	ldr	r1, [r3, #12]
 8007342:	f000 f891 	bl	8007468 <_free_r>
 8007346:	69e3      	ldr	r3, [r4, #28]
 8007348:	6819      	ldr	r1, [r3, #0]
 800734a:	b111      	cbz	r1, 8007352 <_reclaim_reent+0x3a>
 800734c:	4620      	mov	r0, r4
 800734e:	f000 f88b 	bl	8007468 <_free_r>
 8007352:	69e3      	ldr	r3, [r4, #28]
 8007354:	689d      	ldr	r5, [r3, #8]
 8007356:	b15d      	cbz	r5, 8007370 <_reclaim_reent+0x58>
 8007358:	4629      	mov	r1, r5
 800735a:	4620      	mov	r0, r4
 800735c:	682d      	ldr	r5, [r5, #0]
 800735e:	f000 f883 	bl	8007468 <_free_r>
 8007362:	e7f8      	b.n	8007356 <_reclaim_reent+0x3e>
 8007364:	680e      	ldr	r6, [r1, #0]
 8007366:	4620      	mov	r0, r4
 8007368:	f000 f87e 	bl	8007468 <_free_r>
 800736c:	4631      	mov	r1, r6
 800736e:	e7e1      	b.n	8007334 <_reclaim_reent+0x1c>
 8007370:	6961      	ldr	r1, [r4, #20]
 8007372:	b111      	cbz	r1, 800737a <_reclaim_reent+0x62>
 8007374:	4620      	mov	r0, r4
 8007376:	f000 f877 	bl	8007468 <_free_r>
 800737a:	69e1      	ldr	r1, [r4, #28]
 800737c:	b111      	cbz	r1, 8007384 <_reclaim_reent+0x6c>
 800737e:	4620      	mov	r0, r4
 8007380:	f000 f872 	bl	8007468 <_free_r>
 8007384:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007386:	b111      	cbz	r1, 800738e <_reclaim_reent+0x76>
 8007388:	4620      	mov	r0, r4
 800738a:	f000 f86d 	bl	8007468 <_free_r>
 800738e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007390:	b111      	cbz	r1, 8007398 <_reclaim_reent+0x80>
 8007392:	4620      	mov	r0, r4
 8007394:	f000 f868 	bl	8007468 <_free_r>
 8007398:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800739a:	b111      	cbz	r1, 80073a2 <_reclaim_reent+0x8a>
 800739c:	4620      	mov	r0, r4
 800739e:	f000 f863 	bl	8007468 <_free_r>
 80073a2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80073a4:	b111      	cbz	r1, 80073ac <_reclaim_reent+0x94>
 80073a6:	4620      	mov	r0, r4
 80073a8:	f000 f85e 	bl	8007468 <_free_r>
 80073ac:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80073ae:	b111      	cbz	r1, 80073b6 <_reclaim_reent+0x9e>
 80073b0:	4620      	mov	r0, r4
 80073b2:	f000 f859 	bl	8007468 <_free_r>
 80073b6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80073b8:	b111      	cbz	r1, 80073c0 <_reclaim_reent+0xa8>
 80073ba:	4620      	mov	r0, r4
 80073bc:	f000 f854 	bl	8007468 <_free_r>
 80073c0:	6a23      	ldr	r3, [r4, #32]
 80073c2:	b11b      	cbz	r3, 80073cc <_reclaim_reent+0xb4>
 80073c4:	4620      	mov	r0, r4
 80073c6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80073ca:	4718      	bx	r3
 80073cc:	bd70      	pop	{r4, r5, r6, pc}
 80073ce:	bf00      	nop
 80073d0:	20000030 	.word	0x20000030

080073d4 <_sbrk_r>:
 80073d4:	b538      	push	{r3, r4, r5, lr}
 80073d6:	4d06      	ldr	r5, [pc, #24]	@ (80073f0 <_sbrk_r+0x1c>)
 80073d8:	2300      	movs	r3, #0
 80073da:	4604      	mov	r4, r0
 80073dc:	4608      	mov	r0, r1
 80073de:	602b      	str	r3, [r5, #0]
 80073e0:	f7fa fc4e 	bl	8001c80 <_sbrk>
 80073e4:	1c43      	adds	r3, r0, #1
 80073e6:	d102      	bne.n	80073ee <_sbrk_r+0x1a>
 80073e8:	682b      	ldr	r3, [r5, #0]
 80073ea:	b103      	cbz	r3, 80073ee <_sbrk_r+0x1a>
 80073ec:	6023      	str	r3, [r4, #0]
 80073ee:	bd38      	pop	{r3, r4, r5, pc}
 80073f0:	20004db0 	.word	0x20004db0

080073f4 <__errno>:
 80073f4:	4b01      	ldr	r3, [pc, #4]	@ (80073fc <__errno+0x8>)
 80073f6:	6818      	ldr	r0, [r3, #0]
 80073f8:	4770      	bx	lr
 80073fa:	bf00      	nop
 80073fc:	20000030 	.word	0x20000030

08007400 <__libc_init_array>:
 8007400:	b570      	push	{r4, r5, r6, lr}
 8007402:	4d0d      	ldr	r5, [pc, #52]	@ (8007438 <__libc_init_array+0x38>)
 8007404:	4c0d      	ldr	r4, [pc, #52]	@ (800743c <__libc_init_array+0x3c>)
 8007406:	1b64      	subs	r4, r4, r5
 8007408:	10a4      	asrs	r4, r4, #2
 800740a:	2600      	movs	r6, #0
 800740c:	42a6      	cmp	r6, r4
 800740e:	d109      	bne.n	8007424 <__libc_init_array+0x24>
 8007410:	4d0b      	ldr	r5, [pc, #44]	@ (8007440 <__libc_init_array+0x40>)
 8007412:	4c0c      	ldr	r4, [pc, #48]	@ (8007444 <__libc_init_array+0x44>)
 8007414:	f000 fba6 	bl	8007b64 <_init>
 8007418:	1b64      	subs	r4, r4, r5
 800741a:	10a4      	asrs	r4, r4, #2
 800741c:	2600      	movs	r6, #0
 800741e:	42a6      	cmp	r6, r4
 8007420:	d105      	bne.n	800742e <__libc_init_array+0x2e>
 8007422:	bd70      	pop	{r4, r5, r6, pc}
 8007424:	f855 3b04 	ldr.w	r3, [r5], #4
 8007428:	4798      	blx	r3
 800742a:	3601      	adds	r6, #1
 800742c:	e7ee      	b.n	800740c <__libc_init_array+0xc>
 800742e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007432:	4798      	blx	r3
 8007434:	3601      	adds	r6, #1
 8007436:	e7f2      	b.n	800741e <__libc_init_array+0x1e>
 8007438:	0800e2d8 	.word	0x0800e2d8
 800743c:	0800e2d8 	.word	0x0800e2d8
 8007440:	0800e2d8 	.word	0x0800e2d8
 8007444:	0800e2dc 	.word	0x0800e2dc

08007448 <__retarget_lock_acquire_recursive>:
 8007448:	4770      	bx	lr

0800744a <__retarget_lock_release_recursive>:
 800744a:	4770      	bx	lr

0800744c <memcpy>:
 800744c:	440a      	add	r2, r1
 800744e:	4291      	cmp	r1, r2
 8007450:	f100 33ff 	add.w	r3, r0, #4294967295
 8007454:	d100      	bne.n	8007458 <memcpy+0xc>
 8007456:	4770      	bx	lr
 8007458:	b510      	push	{r4, lr}
 800745a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800745e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007462:	4291      	cmp	r1, r2
 8007464:	d1f9      	bne.n	800745a <memcpy+0xe>
 8007466:	bd10      	pop	{r4, pc}

08007468 <_free_r>:
 8007468:	b538      	push	{r3, r4, r5, lr}
 800746a:	4605      	mov	r5, r0
 800746c:	2900      	cmp	r1, #0
 800746e:	d041      	beq.n	80074f4 <_free_r+0x8c>
 8007470:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007474:	1f0c      	subs	r4, r1, #4
 8007476:	2b00      	cmp	r3, #0
 8007478:	bfb8      	it	lt
 800747a:	18e4      	addlt	r4, r4, r3
 800747c:	f7ff ff16 	bl	80072ac <__malloc_lock>
 8007480:	4a1d      	ldr	r2, [pc, #116]	@ (80074f8 <_free_r+0x90>)
 8007482:	6813      	ldr	r3, [r2, #0]
 8007484:	b933      	cbnz	r3, 8007494 <_free_r+0x2c>
 8007486:	6063      	str	r3, [r4, #4]
 8007488:	6014      	str	r4, [r2, #0]
 800748a:	4628      	mov	r0, r5
 800748c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007490:	f7ff bf12 	b.w	80072b8 <__malloc_unlock>
 8007494:	42a3      	cmp	r3, r4
 8007496:	d908      	bls.n	80074aa <_free_r+0x42>
 8007498:	6820      	ldr	r0, [r4, #0]
 800749a:	1821      	adds	r1, r4, r0
 800749c:	428b      	cmp	r3, r1
 800749e:	bf01      	itttt	eq
 80074a0:	6819      	ldreq	r1, [r3, #0]
 80074a2:	685b      	ldreq	r3, [r3, #4]
 80074a4:	1809      	addeq	r1, r1, r0
 80074a6:	6021      	streq	r1, [r4, #0]
 80074a8:	e7ed      	b.n	8007486 <_free_r+0x1e>
 80074aa:	461a      	mov	r2, r3
 80074ac:	685b      	ldr	r3, [r3, #4]
 80074ae:	b10b      	cbz	r3, 80074b4 <_free_r+0x4c>
 80074b0:	42a3      	cmp	r3, r4
 80074b2:	d9fa      	bls.n	80074aa <_free_r+0x42>
 80074b4:	6811      	ldr	r1, [r2, #0]
 80074b6:	1850      	adds	r0, r2, r1
 80074b8:	42a0      	cmp	r0, r4
 80074ba:	d10b      	bne.n	80074d4 <_free_r+0x6c>
 80074bc:	6820      	ldr	r0, [r4, #0]
 80074be:	4401      	add	r1, r0
 80074c0:	1850      	adds	r0, r2, r1
 80074c2:	4283      	cmp	r3, r0
 80074c4:	6011      	str	r1, [r2, #0]
 80074c6:	d1e0      	bne.n	800748a <_free_r+0x22>
 80074c8:	6818      	ldr	r0, [r3, #0]
 80074ca:	685b      	ldr	r3, [r3, #4]
 80074cc:	6053      	str	r3, [r2, #4]
 80074ce:	4408      	add	r0, r1
 80074d0:	6010      	str	r0, [r2, #0]
 80074d2:	e7da      	b.n	800748a <_free_r+0x22>
 80074d4:	d902      	bls.n	80074dc <_free_r+0x74>
 80074d6:	230c      	movs	r3, #12
 80074d8:	602b      	str	r3, [r5, #0]
 80074da:	e7d6      	b.n	800748a <_free_r+0x22>
 80074dc:	6820      	ldr	r0, [r4, #0]
 80074de:	1821      	adds	r1, r4, r0
 80074e0:	428b      	cmp	r3, r1
 80074e2:	bf04      	itt	eq
 80074e4:	6819      	ldreq	r1, [r3, #0]
 80074e6:	685b      	ldreq	r3, [r3, #4]
 80074e8:	6063      	str	r3, [r4, #4]
 80074ea:	bf04      	itt	eq
 80074ec:	1809      	addeq	r1, r1, r0
 80074ee:	6021      	streq	r1, [r4, #0]
 80074f0:	6054      	str	r4, [r2, #4]
 80074f2:	e7ca      	b.n	800748a <_free_r+0x22>
 80074f4:	bd38      	pop	{r3, r4, r5, pc}
 80074f6:	bf00      	nop
 80074f8:	20004c74 	.word	0x20004c74

080074fc <__ssputs_r>:
 80074fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007500:	688e      	ldr	r6, [r1, #8]
 8007502:	461f      	mov	r7, r3
 8007504:	42be      	cmp	r6, r7
 8007506:	680b      	ldr	r3, [r1, #0]
 8007508:	4682      	mov	sl, r0
 800750a:	460c      	mov	r4, r1
 800750c:	4690      	mov	r8, r2
 800750e:	d82d      	bhi.n	800756c <__ssputs_r+0x70>
 8007510:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007514:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007518:	d026      	beq.n	8007568 <__ssputs_r+0x6c>
 800751a:	6965      	ldr	r5, [r4, #20]
 800751c:	6909      	ldr	r1, [r1, #16]
 800751e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007522:	eba3 0901 	sub.w	r9, r3, r1
 8007526:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800752a:	1c7b      	adds	r3, r7, #1
 800752c:	444b      	add	r3, r9
 800752e:	106d      	asrs	r5, r5, #1
 8007530:	429d      	cmp	r5, r3
 8007532:	bf38      	it	cc
 8007534:	461d      	movcc	r5, r3
 8007536:	0553      	lsls	r3, r2, #21
 8007538:	d527      	bpl.n	800758a <__ssputs_r+0x8e>
 800753a:	4629      	mov	r1, r5
 800753c:	f7ff fe36 	bl	80071ac <_malloc_r>
 8007540:	4606      	mov	r6, r0
 8007542:	b360      	cbz	r0, 800759e <__ssputs_r+0xa2>
 8007544:	6921      	ldr	r1, [r4, #16]
 8007546:	464a      	mov	r2, r9
 8007548:	f7ff ff80 	bl	800744c <memcpy>
 800754c:	89a3      	ldrh	r3, [r4, #12]
 800754e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007552:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007556:	81a3      	strh	r3, [r4, #12]
 8007558:	6126      	str	r6, [r4, #16]
 800755a:	6165      	str	r5, [r4, #20]
 800755c:	444e      	add	r6, r9
 800755e:	eba5 0509 	sub.w	r5, r5, r9
 8007562:	6026      	str	r6, [r4, #0]
 8007564:	60a5      	str	r5, [r4, #8]
 8007566:	463e      	mov	r6, r7
 8007568:	42be      	cmp	r6, r7
 800756a:	d900      	bls.n	800756e <__ssputs_r+0x72>
 800756c:	463e      	mov	r6, r7
 800756e:	6820      	ldr	r0, [r4, #0]
 8007570:	4632      	mov	r2, r6
 8007572:	4641      	mov	r1, r8
 8007574:	f000 faa6 	bl	8007ac4 <memmove>
 8007578:	68a3      	ldr	r3, [r4, #8]
 800757a:	1b9b      	subs	r3, r3, r6
 800757c:	60a3      	str	r3, [r4, #8]
 800757e:	6823      	ldr	r3, [r4, #0]
 8007580:	4433      	add	r3, r6
 8007582:	6023      	str	r3, [r4, #0]
 8007584:	2000      	movs	r0, #0
 8007586:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800758a:	462a      	mov	r2, r5
 800758c:	f000 fab4 	bl	8007af8 <_realloc_r>
 8007590:	4606      	mov	r6, r0
 8007592:	2800      	cmp	r0, #0
 8007594:	d1e0      	bne.n	8007558 <__ssputs_r+0x5c>
 8007596:	6921      	ldr	r1, [r4, #16]
 8007598:	4650      	mov	r0, sl
 800759a:	f7ff ff65 	bl	8007468 <_free_r>
 800759e:	230c      	movs	r3, #12
 80075a0:	f8ca 3000 	str.w	r3, [sl]
 80075a4:	89a3      	ldrh	r3, [r4, #12]
 80075a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80075aa:	81a3      	strh	r3, [r4, #12]
 80075ac:	f04f 30ff 	mov.w	r0, #4294967295
 80075b0:	e7e9      	b.n	8007586 <__ssputs_r+0x8a>
	...

080075b4 <_svfiprintf_r>:
 80075b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075b8:	4698      	mov	r8, r3
 80075ba:	898b      	ldrh	r3, [r1, #12]
 80075bc:	061b      	lsls	r3, r3, #24
 80075be:	b09d      	sub	sp, #116	@ 0x74
 80075c0:	4607      	mov	r7, r0
 80075c2:	460d      	mov	r5, r1
 80075c4:	4614      	mov	r4, r2
 80075c6:	d510      	bpl.n	80075ea <_svfiprintf_r+0x36>
 80075c8:	690b      	ldr	r3, [r1, #16]
 80075ca:	b973      	cbnz	r3, 80075ea <_svfiprintf_r+0x36>
 80075cc:	2140      	movs	r1, #64	@ 0x40
 80075ce:	f7ff fded 	bl	80071ac <_malloc_r>
 80075d2:	6028      	str	r0, [r5, #0]
 80075d4:	6128      	str	r0, [r5, #16]
 80075d6:	b930      	cbnz	r0, 80075e6 <_svfiprintf_r+0x32>
 80075d8:	230c      	movs	r3, #12
 80075da:	603b      	str	r3, [r7, #0]
 80075dc:	f04f 30ff 	mov.w	r0, #4294967295
 80075e0:	b01d      	add	sp, #116	@ 0x74
 80075e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075e6:	2340      	movs	r3, #64	@ 0x40
 80075e8:	616b      	str	r3, [r5, #20]
 80075ea:	2300      	movs	r3, #0
 80075ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80075ee:	2320      	movs	r3, #32
 80075f0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80075f4:	f8cd 800c 	str.w	r8, [sp, #12]
 80075f8:	2330      	movs	r3, #48	@ 0x30
 80075fa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007798 <_svfiprintf_r+0x1e4>
 80075fe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007602:	f04f 0901 	mov.w	r9, #1
 8007606:	4623      	mov	r3, r4
 8007608:	469a      	mov	sl, r3
 800760a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800760e:	b10a      	cbz	r2, 8007614 <_svfiprintf_r+0x60>
 8007610:	2a25      	cmp	r2, #37	@ 0x25
 8007612:	d1f9      	bne.n	8007608 <_svfiprintf_r+0x54>
 8007614:	ebba 0b04 	subs.w	fp, sl, r4
 8007618:	d00b      	beq.n	8007632 <_svfiprintf_r+0x7e>
 800761a:	465b      	mov	r3, fp
 800761c:	4622      	mov	r2, r4
 800761e:	4629      	mov	r1, r5
 8007620:	4638      	mov	r0, r7
 8007622:	f7ff ff6b 	bl	80074fc <__ssputs_r>
 8007626:	3001      	adds	r0, #1
 8007628:	f000 80a7 	beq.w	800777a <_svfiprintf_r+0x1c6>
 800762c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800762e:	445a      	add	r2, fp
 8007630:	9209      	str	r2, [sp, #36]	@ 0x24
 8007632:	f89a 3000 	ldrb.w	r3, [sl]
 8007636:	2b00      	cmp	r3, #0
 8007638:	f000 809f 	beq.w	800777a <_svfiprintf_r+0x1c6>
 800763c:	2300      	movs	r3, #0
 800763e:	f04f 32ff 	mov.w	r2, #4294967295
 8007642:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007646:	f10a 0a01 	add.w	sl, sl, #1
 800764a:	9304      	str	r3, [sp, #16]
 800764c:	9307      	str	r3, [sp, #28]
 800764e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007652:	931a      	str	r3, [sp, #104]	@ 0x68
 8007654:	4654      	mov	r4, sl
 8007656:	2205      	movs	r2, #5
 8007658:	f814 1b01 	ldrb.w	r1, [r4], #1
 800765c:	484e      	ldr	r0, [pc, #312]	@ (8007798 <_svfiprintf_r+0x1e4>)
 800765e:	f7f8 fdbf 	bl	80001e0 <memchr>
 8007662:	9a04      	ldr	r2, [sp, #16]
 8007664:	b9d8      	cbnz	r0, 800769e <_svfiprintf_r+0xea>
 8007666:	06d0      	lsls	r0, r2, #27
 8007668:	bf44      	itt	mi
 800766a:	2320      	movmi	r3, #32
 800766c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007670:	0711      	lsls	r1, r2, #28
 8007672:	bf44      	itt	mi
 8007674:	232b      	movmi	r3, #43	@ 0x2b
 8007676:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800767a:	f89a 3000 	ldrb.w	r3, [sl]
 800767e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007680:	d015      	beq.n	80076ae <_svfiprintf_r+0xfa>
 8007682:	9a07      	ldr	r2, [sp, #28]
 8007684:	4654      	mov	r4, sl
 8007686:	2000      	movs	r0, #0
 8007688:	f04f 0c0a 	mov.w	ip, #10
 800768c:	4621      	mov	r1, r4
 800768e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007692:	3b30      	subs	r3, #48	@ 0x30
 8007694:	2b09      	cmp	r3, #9
 8007696:	d94b      	bls.n	8007730 <_svfiprintf_r+0x17c>
 8007698:	b1b0      	cbz	r0, 80076c8 <_svfiprintf_r+0x114>
 800769a:	9207      	str	r2, [sp, #28]
 800769c:	e014      	b.n	80076c8 <_svfiprintf_r+0x114>
 800769e:	eba0 0308 	sub.w	r3, r0, r8
 80076a2:	fa09 f303 	lsl.w	r3, r9, r3
 80076a6:	4313      	orrs	r3, r2
 80076a8:	9304      	str	r3, [sp, #16]
 80076aa:	46a2      	mov	sl, r4
 80076ac:	e7d2      	b.n	8007654 <_svfiprintf_r+0xa0>
 80076ae:	9b03      	ldr	r3, [sp, #12]
 80076b0:	1d19      	adds	r1, r3, #4
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	9103      	str	r1, [sp, #12]
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	bfbb      	ittet	lt
 80076ba:	425b      	neglt	r3, r3
 80076bc:	f042 0202 	orrlt.w	r2, r2, #2
 80076c0:	9307      	strge	r3, [sp, #28]
 80076c2:	9307      	strlt	r3, [sp, #28]
 80076c4:	bfb8      	it	lt
 80076c6:	9204      	strlt	r2, [sp, #16]
 80076c8:	7823      	ldrb	r3, [r4, #0]
 80076ca:	2b2e      	cmp	r3, #46	@ 0x2e
 80076cc:	d10a      	bne.n	80076e4 <_svfiprintf_r+0x130>
 80076ce:	7863      	ldrb	r3, [r4, #1]
 80076d0:	2b2a      	cmp	r3, #42	@ 0x2a
 80076d2:	d132      	bne.n	800773a <_svfiprintf_r+0x186>
 80076d4:	9b03      	ldr	r3, [sp, #12]
 80076d6:	1d1a      	adds	r2, r3, #4
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	9203      	str	r2, [sp, #12]
 80076dc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80076e0:	3402      	adds	r4, #2
 80076e2:	9305      	str	r3, [sp, #20]
 80076e4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80077a8 <_svfiprintf_r+0x1f4>
 80076e8:	7821      	ldrb	r1, [r4, #0]
 80076ea:	2203      	movs	r2, #3
 80076ec:	4650      	mov	r0, sl
 80076ee:	f7f8 fd77 	bl	80001e0 <memchr>
 80076f2:	b138      	cbz	r0, 8007704 <_svfiprintf_r+0x150>
 80076f4:	9b04      	ldr	r3, [sp, #16]
 80076f6:	eba0 000a 	sub.w	r0, r0, sl
 80076fa:	2240      	movs	r2, #64	@ 0x40
 80076fc:	4082      	lsls	r2, r0
 80076fe:	4313      	orrs	r3, r2
 8007700:	3401      	adds	r4, #1
 8007702:	9304      	str	r3, [sp, #16]
 8007704:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007708:	4824      	ldr	r0, [pc, #144]	@ (800779c <_svfiprintf_r+0x1e8>)
 800770a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800770e:	2206      	movs	r2, #6
 8007710:	f7f8 fd66 	bl	80001e0 <memchr>
 8007714:	2800      	cmp	r0, #0
 8007716:	d036      	beq.n	8007786 <_svfiprintf_r+0x1d2>
 8007718:	4b21      	ldr	r3, [pc, #132]	@ (80077a0 <_svfiprintf_r+0x1ec>)
 800771a:	bb1b      	cbnz	r3, 8007764 <_svfiprintf_r+0x1b0>
 800771c:	9b03      	ldr	r3, [sp, #12]
 800771e:	3307      	adds	r3, #7
 8007720:	f023 0307 	bic.w	r3, r3, #7
 8007724:	3308      	adds	r3, #8
 8007726:	9303      	str	r3, [sp, #12]
 8007728:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800772a:	4433      	add	r3, r6
 800772c:	9309      	str	r3, [sp, #36]	@ 0x24
 800772e:	e76a      	b.n	8007606 <_svfiprintf_r+0x52>
 8007730:	fb0c 3202 	mla	r2, ip, r2, r3
 8007734:	460c      	mov	r4, r1
 8007736:	2001      	movs	r0, #1
 8007738:	e7a8      	b.n	800768c <_svfiprintf_r+0xd8>
 800773a:	2300      	movs	r3, #0
 800773c:	3401      	adds	r4, #1
 800773e:	9305      	str	r3, [sp, #20]
 8007740:	4619      	mov	r1, r3
 8007742:	f04f 0c0a 	mov.w	ip, #10
 8007746:	4620      	mov	r0, r4
 8007748:	f810 2b01 	ldrb.w	r2, [r0], #1
 800774c:	3a30      	subs	r2, #48	@ 0x30
 800774e:	2a09      	cmp	r2, #9
 8007750:	d903      	bls.n	800775a <_svfiprintf_r+0x1a6>
 8007752:	2b00      	cmp	r3, #0
 8007754:	d0c6      	beq.n	80076e4 <_svfiprintf_r+0x130>
 8007756:	9105      	str	r1, [sp, #20]
 8007758:	e7c4      	b.n	80076e4 <_svfiprintf_r+0x130>
 800775a:	fb0c 2101 	mla	r1, ip, r1, r2
 800775e:	4604      	mov	r4, r0
 8007760:	2301      	movs	r3, #1
 8007762:	e7f0      	b.n	8007746 <_svfiprintf_r+0x192>
 8007764:	ab03      	add	r3, sp, #12
 8007766:	9300      	str	r3, [sp, #0]
 8007768:	462a      	mov	r2, r5
 800776a:	4b0e      	ldr	r3, [pc, #56]	@ (80077a4 <_svfiprintf_r+0x1f0>)
 800776c:	a904      	add	r1, sp, #16
 800776e:	4638      	mov	r0, r7
 8007770:	f3af 8000 	nop.w
 8007774:	1c42      	adds	r2, r0, #1
 8007776:	4606      	mov	r6, r0
 8007778:	d1d6      	bne.n	8007728 <_svfiprintf_r+0x174>
 800777a:	89ab      	ldrh	r3, [r5, #12]
 800777c:	065b      	lsls	r3, r3, #25
 800777e:	f53f af2d 	bmi.w	80075dc <_svfiprintf_r+0x28>
 8007782:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007784:	e72c      	b.n	80075e0 <_svfiprintf_r+0x2c>
 8007786:	ab03      	add	r3, sp, #12
 8007788:	9300      	str	r3, [sp, #0]
 800778a:	462a      	mov	r2, r5
 800778c:	4b05      	ldr	r3, [pc, #20]	@ (80077a4 <_svfiprintf_r+0x1f0>)
 800778e:	a904      	add	r1, sp, #16
 8007790:	4638      	mov	r0, r7
 8007792:	f000 f879 	bl	8007888 <_printf_i>
 8007796:	e7ed      	b.n	8007774 <_svfiprintf_r+0x1c0>
 8007798:	0800e29c 	.word	0x0800e29c
 800779c:	0800e2a6 	.word	0x0800e2a6
 80077a0:	00000000 	.word	0x00000000
 80077a4:	080074fd 	.word	0x080074fd
 80077a8:	0800e2a2 	.word	0x0800e2a2

080077ac <_printf_common>:
 80077ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077b0:	4616      	mov	r6, r2
 80077b2:	4698      	mov	r8, r3
 80077b4:	688a      	ldr	r2, [r1, #8]
 80077b6:	690b      	ldr	r3, [r1, #16]
 80077b8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80077bc:	4293      	cmp	r3, r2
 80077be:	bfb8      	it	lt
 80077c0:	4613      	movlt	r3, r2
 80077c2:	6033      	str	r3, [r6, #0]
 80077c4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80077c8:	4607      	mov	r7, r0
 80077ca:	460c      	mov	r4, r1
 80077cc:	b10a      	cbz	r2, 80077d2 <_printf_common+0x26>
 80077ce:	3301      	adds	r3, #1
 80077d0:	6033      	str	r3, [r6, #0]
 80077d2:	6823      	ldr	r3, [r4, #0]
 80077d4:	0699      	lsls	r1, r3, #26
 80077d6:	bf42      	ittt	mi
 80077d8:	6833      	ldrmi	r3, [r6, #0]
 80077da:	3302      	addmi	r3, #2
 80077dc:	6033      	strmi	r3, [r6, #0]
 80077de:	6825      	ldr	r5, [r4, #0]
 80077e0:	f015 0506 	ands.w	r5, r5, #6
 80077e4:	d106      	bne.n	80077f4 <_printf_common+0x48>
 80077e6:	f104 0a19 	add.w	sl, r4, #25
 80077ea:	68e3      	ldr	r3, [r4, #12]
 80077ec:	6832      	ldr	r2, [r6, #0]
 80077ee:	1a9b      	subs	r3, r3, r2
 80077f0:	42ab      	cmp	r3, r5
 80077f2:	dc26      	bgt.n	8007842 <_printf_common+0x96>
 80077f4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80077f8:	6822      	ldr	r2, [r4, #0]
 80077fa:	3b00      	subs	r3, #0
 80077fc:	bf18      	it	ne
 80077fe:	2301      	movne	r3, #1
 8007800:	0692      	lsls	r2, r2, #26
 8007802:	d42b      	bmi.n	800785c <_printf_common+0xb0>
 8007804:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007808:	4641      	mov	r1, r8
 800780a:	4638      	mov	r0, r7
 800780c:	47c8      	blx	r9
 800780e:	3001      	adds	r0, #1
 8007810:	d01e      	beq.n	8007850 <_printf_common+0xa4>
 8007812:	6823      	ldr	r3, [r4, #0]
 8007814:	6922      	ldr	r2, [r4, #16]
 8007816:	f003 0306 	and.w	r3, r3, #6
 800781a:	2b04      	cmp	r3, #4
 800781c:	bf02      	ittt	eq
 800781e:	68e5      	ldreq	r5, [r4, #12]
 8007820:	6833      	ldreq	r3, [r6, #0]
 8007822:	1aed      	subeq	r5, r5, r3
 8007824:	68a3      	ldr	r3, [r4, #8]
 8007826:	bf0c      	ite	eq
 8007828:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800782c:	2500      	movne	r5, #0
 800782e:	4293      	cmp	r3, r2
 8007830:	bfc4      	itt	gt
 8007832:	1a9b      	subgt	r3, r3, r2
 8007834:	18ed      	addgt	r5, r5, r3
 8007836:	2600      	movs	r6, #0
 8007838:	341a      	adds	r4, #26
 800783a:	42b5      	cmp	r5, r6
 800783c:	d11a      	bne.n	8007874 <_printf_common+0xc8>
 800783e:	2000      	movs	r0, #0
 8007840:	e008      	b.n	8007854 <_printf_common+0xa8>
 8007842:	2301      	movs	r3, #1
 8007844:	4652      	mov	r2, sl
 8007846:	4641      	mov	r1, r8
 8007848:	4638      	mov	r0, r7
 800784a:	47c8      	blx	r9
 800784c:	3001      	adds	r0, #1
 800784e:	d103      	bne.n	8007858 <_printf_common+0xac>
 8007850:	f04f 30ff 	mov.w	r0, #4294967295
 8007854:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007858:	3501      	adds	r5, #1
 800785a:	e7c6      	b.n	80077ea <_printf_common+0x3e>
 800785c:	18e1      	adds	r1, r4, r3
 800785e:	1c5a      	adds	r2, r3, #1
 8007860:	2030      	movs	r0, #48	@ 0x30
 8007862:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007866:	4422      	add	r2, r4
 8007868:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800786c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007870:	3302      	adds	r3, #2
 8007872:	e7c7      	b.n	8007804 <_printf_common+0x58>
 8007874:	2301      	movs	r3, #1
 8007876:	4622      	mov	r2, r4
 8007878:	4641      	mov	r1, r8
 800787a:	4638      	mov	r0, r7
 800787c:	47c8      	blx	r9
 800787e:	3001      	adds	r0, #1
 8007880:	d0e6      	beq.n	8007850 <_printf_common+0xa4>
 8007882:	3601      	adds	r6, #1
 8007884:	e7d9      	b.n	800783a <_printf_common+0x8e>
	...

08007888 <_printf_i>:
 8007888:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800788c:	7e0f      	ldrb	r7, [r1, #24]
 800788e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007890:	2f78      	cmp	r7, #120	@ 0x78
 8007892:	4691      	mov	r9, r2
 8007894:	4680      	mov	r8, r0
 8007896:	460c      	mov	r4, r1
 8007898:	469a      	mov	sl, r3
 800789a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800789e:	d807      	bhi.n	80078b0 <_printf_i+0x28>
 80078a0:	2f62      	cmp	r7, #98	@ 0x62
 80078a2:	d80a      	bhi.n	80078ba <_printf_i+0x32>
 80078a4:	2f00      	cmp	r7, #0
 80078a6:	f000 80d1 	beq.w	8007a4c <_printf_i+0x1c4>
 80078aa:	2f58      	cmp	r7, #88	@ 0x58
 80078ac:	f000 80b8 	beq.w	8007a20 <_printf_i+0x198>
 80078b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80078b4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80078b8:	e03a      	b.n	8007930 <_printf_i+0xa8>
 80078ba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80078be:	2b15      	cmp	r3, #21
 80078c0:	d8f6      	bhi.n	80078b0 <_printf_i+0x28>
 80078c2:	a101      	add	r1, pc, #4	@ (adr r1, 80078c8 <_printf_i+0x40>)
 80078c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80078c8:	08007921 	.word	0x08007921
 80078cc:	08007935 	.word	0x08007935
 80078d0:	080078b1 	.word	0x080078b1
 80078d4:	080078b1 	.word	0x080078b1
 80078d8:	080078b1 	.word	0x080078b1
 80078dc:	080078b1 	.word	0x080078b1
 80078e0:	08007935 	.word	0x08007935
 80078e4:	080078b1 	.word	0x080078b1
 80078e8:	080078b1 	.word	0x080078b1
 80078ec:	080078b1 	.word	0x080078b1
 80078f0:	080078b1 	.word	0x080078b1
 80078f4:	08007a33 	.word	0x08007a33
 80078f8:	0800795f 	.word	0x0800795f
 80078fc:	080079ed 	.word	0x080079ed
 8007900:	080078b1 	.word	0x080078b1
 8007904:	080078b1 	.word	0x080078b1
 8007908:	08007a55 	.word	0x08007a55
 800790c:	080078b1 	.word	0x080078b1
 8007910:	0800795f 	.word	0x0800795f
 8007914:	080078b1 	.word	0x080078b1
 8007918:	080078b1 	.word	0x080078b1
 800791c:	080079f5 	.word	0x080079f5
 8007920:	6833      	ldr	r3, [r6, #0]
 8007922:	1d1a      	adds	r2, r3, #4
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	6032      	str	r2, [r6, #0]
 8007928:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800792c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007930:	2301      	movs	r3, #1
 8007932:	e09c      	b.n	8007a6e <_printf_i+0x1e6>
 8007934:	6833      	ldr	r3, [r6, #0]
 8007936:	6820      	ldr	r0, [r4, #0]
 8007938:	1d19      	adds	r1, r3, #4
 800793a:	6031      	str	r1, [r6, #0]
 800793c:	0606      	lsls	r6, r0, #24
 800793e:	d501      	bpl.n	8007944 <_printf_i+0xbc>
 8007940:	681d      	ldr	r5, [r3, #0]
 8007942:	e003      	b.n	800794c <_printf_i+0xc4>
 8007944:	0645      	lsls	r5, r0, #25
 8007946:	d5fb      	bpl.n	8007940 <_printf_i+0xb8>
 8007948:	f9b3 5000 	ldrsh.w	r5, [r3]
 800794c:	2d00      	cmp	r5, #0
 800794e:	da03      	bge.n	8007958 <_printf_i+0xd0>
 8007950:	232d      	movs	r3, #45	@ 0x2d
 8007952:	426d      	negs	r5, r5
 8007954:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007958:	4858      	ldr	r0, [pc, #352]	@ (8007abc <_printf_i+0x234>)
 800795a:	230a      	movs	r3, #10
 800795c:	e011      	b.n	8007982 <_printf_i+0xfa>
 800795e:	6821      	ldr	r1, [r4, #0]
 8007960:	6833      	ldr	r3, [r6, #0]
 8007962:	0608      	lsls	r0, r1, #24
 8007964:	f853 5b04 	ldr.w	r5, [r3], #4
 8007968:	d402      	bmi.n	8007970 <_printf_i+0xe8>
 800796a:	0649      	lsls	r1, r1, #25
 800796c:	bf48      	it	mi
 800796e:	b2ad      	uxthmi	r5, r5
 8007970:	2f6f      	cmp	r7, #111	@ 0x6f
 8007972:	4852      	ldr	r0, [pc, #328]	@ (8007abc <_printf_i+0x234>)
 8007974:	6033      	str	r3, [r6, #0]
 8007976:	bf14      	ite	ne
 8007978:	230a      	movne	r3, #10
 800797a:	2308      	moveq	r3, #8
 800797c:	2100      	movs	r1, #0
 800797e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007982:	6866      	ldr	r6, [r4, #4]
 8007984:	60a6      	str	r6, [r4, #8]
 8007986:	2e00      	cmp	r6, #0
 8007988:	db05      	blt.n	8007996 <_printf_i+0x10e>
 800798a:	6821      	ldr	r1, [r4, #0]
 800798c:	432e      	orrs	r6, r5
 800798e:	f021 0104 	bic.w	r1, r1, #4
 8007992:	6021      	str	r1, [r4, #0]
 8007994:	d04b      	beq.n	8007a2e <_printf_i+0x1a6>
 8007996:	4616      	mov	r6, r2
 8007998:	fbb5 f1f3 	udiv	r1, r5, r3
 800799c:	fb03 5711 	mls	r7, r3, r1, r5
 80079a0:	5dc7      	ldrb	r7, [r0, r7]
 80079a2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80079a6:	462f      	mov	r7, r5
 80079a8:	42bb      	cmp	r3, r7
 80079aa:	460d      	mov	r5, r1
 80079ac:	d9f4      	bls.n	8007998 <_printf_i+0x110>
 80079ae:	2b08      	cmp	r3, #8
 80079b0:	d10b      	bne.n	80079ca <_printf_i+0x142>
 80079b2:	6823      	ldr	r3, [r4, #0]
 80079b4:	07df      	lsls	r7, r3, #31
 80079b6:	d508      	bpl.n	80079ca <_printf_i+0x142>
 80079b8:	6923      	ldr	r3, [r4, #16]
 80079ba:	6861      	ldr	r1, [r4, #4]
 80079bc:	4299      	cmp	r1, r3
 80079be:	bfde      	ittt	le
 80079c0:	2330      	movle	r3, #48	@ 0x30
 80079c2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80079c6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80079ca:	1b92      	subs	r2, r2, r6
 80079cc:	6122      	str	r2, [r4, #16]
 80079ce:	f8cd a000 	str.w	sl, [sp]
 80079d2:	464b      	mov	r3, r9
 80079d4:	aa03      	add	r2, sp, #12
 80079d6:	4621      	mov	r1, r4
 80079d8:	4640      	mov	r0, r8
 80079da:	f7ff fee7 	bl	80077ac <_printf_common>
 80079de:	3001      	adds	r0, #1
 80079e0:	d14a      	bne.n	8007a78 <_printf_i+0x1f0>
 80079e2:	f04f 30ff 	mov.w	r0, #4294967295
 80079e6:	b004      	add	sp, #16
 80079e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079ec:	6823      	ldr	r3, [r4, #0]
 80079ee:	f043 0320 	orr.w	r3, r3, #32
 80079f2:	6023      	str	r3, [r4, #0]
 80079f4:	4832      	ldr	r0, [pc, #200]	@ (8007ac0 <_printf_i+0x238>)
 80079f6:	2778      	movs	r7, #120	@ 0x78
 80079f8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80079fc:	6823      	ldr	r3, [r4, #0]
 80079fe:	6831      	ldr	r1, [r6, #0]
 8007a00:	061f      	lsls	r7, r3, #24
 8007a02:	f851 5b04 	ldr.w	r5, [r1], #4
 8007a06:	d402      	bmi.n	8007a0e <_printf_i+0x186>
 8007a08:	065f      	lsls	r7, r3, #25
 8007a0a:	bf48      	it	mi
 8007a0c:	b2ad      	uxthmi	r5, r5
 8007a0e:	6031      	str	r1, [r6, #0]
 8007a10:	07d9      	lsls	r1, r3, #31
 8007a12:	bf44      	itt	mi
 8007a14:	f043 0320 	orrmi.w	r3, r3, #32
 8007a18:	6023      	strmi	r3, [r4, #0]
 8007a1a:	b11d      	cbz	r5, 8007a24 <_printf_i+0x19c>
 8007a1c:	2310      	movs	r3, #16
 8007a1e:	e7ad      	b.n	800797c <_printf_i+0xf4>
 8007a20:	4826      	ldr	r0, [pc, #152]	@ (8007abc <_printf_i+0x234>)
 8007a22:	e7e9      	b.n	80079f8 <_printf_i+0x170>
 8007a24:	6823      	ldr	r3, [r4, #0]
 8007a26:	f023 0320 	bic.w	r3, r3, #32
 8007a2a:	6023      	str	r3, [r4, #0]
 8007a2c:	e7f6      	b.n	8007a1c <_printf_i+0x194>
 8007a2e:	4616      	mov	r6, r2
 8007a30:	e7bd      	b.n	80079ae <_printf_i+0x126>
 8007a32:	6833      	ldr	r3, [r6, #0]
 8007a34:	6825      	ldr	r5, [r4, #0]
 8007a36:	6961      	ldr	r1, [r4, #20]
 8007a38:	1d18      	adds	r0, r3, #4
 8007a3a:	6030      	str	r0, [r6, #0]
 8007a3c:	062e      	lsls	r6, r5, #24
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	d501      	bpl.n	8007a46 <_printf_i+0x1be>
 8007a42:	6019      	str	r1, [r3, #0]
 8007a44:	e002      	b.n	8007a4c <_printf_i+0x1c4>
 8007a46:	0668      	lsls	r0, r5, #25
 8007a48:	d5fb      	bpl.n	8007a42 <_printf_i+0x1ba>
 8007a4a:	8019      	strh	r1, [r3, #0]
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	6123      	str	r3, [r4, #16]
 8007a50:	4616      	mov	r6, r2
 8007a52:	e7bc      	b.n	80079ce <_printf_i+0x146>
 8007a54:	6833      	ldr	r3, [r6, #0]
 8007a56:	1d1a      	adds	r2, r3, #4
 8007a58:	6032      	str	r2, [r6, #0]
 8007a5a:	681e      	ldr	r6, [r3, #0]
 8007a5c:	6862      	ldr	r2, [r4, #4]
 8007a5e:	2100      	movs	r1, #0
 8007a60:	4630      	mov	r0, r6
 8007a62:	f7f8 fbbd 	bl	80001e0 <memchr>
 8007a66:	b108      	cbz	r0, 8007a6c <_printf_i+0x1e4>
 8007a68:	1b80      	subs	r0, r0, r6
 8007a6a:	6060      	str	r0, [r4, #4]
 8007a6c:	6863      	ldr	r3, [r4, #4]
 8007a6e:	6123      	str	r3, [r4, #16]
 8007a70:	2300      	movs	r3, #0
 8007a72:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007a76:	e7aa      	b.n	80079ce <_printf_i+0x146>
 8007a78:	6923      	ldr	r3, [r4, #16]
 8007a7a:	4632      	mov	r2, r6
 8007a7c:	4649      	mov	r1, r9
 8007a7e:	4640      	mov	r0, r8
 8007a80:	47d0      	blx	sl
 8007a82:	3001      	adds	r0, #1
 8007a84:	d0ad      	beq.n	80079e2 <_printf_i+0x15a>
 8007a86:	6823      	ldr	r3, [r4, #0]
 8007a88:	079b      	lsls	r3, r3, #30
 8007a8a:	d413      	bmi.n	8007ab4 <_printf_i+0x22c>
 8007a8c:	68e0      	ldr	r0, [r4, #12]
 8007a8e:	9b03      	ldr	r3, [sp, #12]
 8007a90:	4298      	cmp	r0, r3
 8007a92:	bfb8      	it	lt
 8007a94:	4618      	movlt	r0, r3
 8007a96:	e7a6      	b.n	80079e6 <_printf_i+0x15e>
 8007a98:	2301      	movs	r3, #1
 8007a9a:	4632      	mov	r2, r6
 8007a9c:	4649      	mov	r1, r9
 8007a9e:	4640      	mov	r0, r8
 8007aa0:	47d0      	blx	sl
 8007aa2:	3001      	adds	r0, #1
 8007aa4:	d09d      	beq.n	80079e2 <_printf_i+0x15a>
 8007aa6:	3501      	adds	r5, #1
 8007aa8:	68e3      	ldr	r3, [r4, #12]
 8007aaa:	9903      	ldr	r1, [sp, #12]
 8007aac:	1a5b      	subs	r3, r3, r1
 8007aae:	42ab      	cmp	r3, r5
 8007ab0:	dcf2      	bgt.n	8007a98 <_printf_i+0x210>
 8007ab2:	e7eb      	b.n	8007a8c <_printf_i+0x204>
 8007ab4:	2500      	movs	r5, #0
 8007ab6:	f104 0619 	add.w	r6, r4, #25
 8007aba:	e7f5      	b.n	8007aa8 <_printf_i+0x220>
 8007abc:	0800e2ad 	.word	0x0800e2ad
 8007ac0:	0800e2be 	.word	0x0800e2be

08007ac4 <memmove>:
 8007ac4:	4288      	cmp	r0, r1
 8007ac6:	b510      	push	{r4, lr}
 8007ac8:	eb01 0402 	add.w	r4, r1, r2
 8007acc:	d902      	bls.n	8007ad4 <memmove+0x10>
 8007ace:	4284      	cmp	r4, r0
 8007ad0:	4623      	mov	r3, r4
 8007ad2:	d807      	bhi.n	8007ae4 <memmove+0x20>
 8007ad4:	1e43      	subs	r3, r0, #1
 8007ad6:	42a1      	cmp	r1, r4
 8007ad8:	d008      	beq.n	8007aec <memmove+0x28>
 8007ada:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007ade:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007ae2:	e7f8      	b.n	8007ad6 <memmove+0x12>
 8007ae4:	4402      	add	r2, r0
 8007ae6:	4601      	mov	r1, r0
 8007ae8:	428a      	cmp	r2, r1
 8007aea:	d100      	bne.n	8007aee <memmove+0x2a>
 8007aec:	bd10      	pop	{r4, pc}
 8007aee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007af2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007af6:	e7f7      	b.n	8007ae8 <memmove+0x24>

08007af8 <_realloc_r>:
 8007af8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007afc:	4607      	mov	r7, r0
 8007afe:	4614      	mov	r4, r2
 8007b00:	460d      	mov	r5, r1
 8007b02:	b921      	cbnz	r1, 8007b0e <_realloc_r+0x16>
 8007b04:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b08:	4611      	mov	r1, r2
 8007b0a:	f7ff bb4f 	b.w	80071ac <_malloc_r>
 8007b0e:	b92a      	cbnz	r2, 8007b1c <_realloc_r+0x24>
 8007b10:	f7ff fcaa 	bl	8007468 <_free_r>
 8007b14:	4625      	mov	r5, r4
 8007b16:	4628      	mov	r0, r5
 8007b18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b1c:	f000 f81a 	bl	8007b54 <_malloc_usable_size_r>
 8007b20:	4284      	cmp	r4, r0
 8007b22:	4606      	mov	r6, r0
 8007b24:	d802      	bhi.n	8007b2c <_realloc_r+0x34>
 8007b26:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007b2a:	d8f4      	bhi.n	8007b16 <_realloc_r+0x1e>
 8007b2c:	4621      	mov	r1, r4
 8007b2e:	4638      	mov	r0, r7
 8007b30:	f7ff fb3c 	bl	80071ac <_malloc_r>
 8007b34:	4680      	mov	r8, r0
 8007b36:	b908      	cbnz	r0, 8007b3c <_realloc_r+0x44>
 8007b38:	4645      	mov	r5, r8
 8007b3a:	e7ec      	b.n	8007b16 <_realloc_r+0x1e>
 8007b3c:	42b4      	cmp	r4, r6
 8007b3e:	4622      	mov	r2, r4
 8007b40:	4629      	mov	r1, r5
 8007b42:	bf28      	it	cs
 8007b44:	4632      	movcs	r2, r6
 8007b46:	f7ff fc81 	bl	800744c <memcpy>
 8007b4a:	4629      	mov	r1, r5
 8007b4c:	4638      	mov	r0, r7
 8007b4e:	f7ff fc8b 	bl	8007468 <_free_r>
 8007b52:	e7f1      	b.n	8007b38 <_realloc_r+0x40>

08007b54 <_malloc_usable_size_r>:
 8007b54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007b58:	1f18      	subs	r0, r3, #4
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	bfbc      	itt	lt
 8007b5e:	580b      	ldrlt	r3, [r1, r0]
 8007b60:	18c0      	addlt	r0, r0, r3
 8007b62:	4770      	bx	lr

08007b64 <_init>:
 8007b64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b66:	bf00      	nop
 8007b68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b6a:	bc08      	pop	{r3}
 8007b6c:	469e      	mov	lr, r3
 8007b6e:	4770      	bx	lr

08007b70 <_fini>:
 8007b70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b72:	bf00      	nop
 8007b74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b76:	bc08      	pop	{r3}
 8007b78:	469e      	mov	lr, r3
 8007b7a:	4770      	bx	lr
