
Cadence Innovus(TM) Implementation System.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
Options:	
Date:		Thu May 18 17:29:13 2023
Host:		cad21 (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (8cores*32cpus*Intel(R) Xeon(R) CPU E5-2650 0 @ 2.00GHz 20480KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	17.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (96 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set init_gnd_net GND
<CMD> set init_lef_file {lef/header6_V55_20ka_cic.lef lef/fsa0m_a_generic_core.lef lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef lef/fsa0m_a_t33_generic_io.lef lef/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef lef/BONDPAD.lef}
<CMD> set init_verilog design/CPU_syn.v
<CMD> set init_mmmc_file mmmc.view
<CMD> set init_io_file design/CPU.ioc
<CMD> set init_top_cell CPU
<CMD> set init_pwr_net VCC
<CMD> init_design
#% Begin Load MMMC data ... (date=05/18 17:30:49, mem=432.7M)
#% End Load MMMC data ... (date=05/18 17:30:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=432.8M, current mem=432.8M)
RC_typ RC_best RC_worst

Loading LEF file lef/header6_V55_20ka_cic.lef ...
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/header6_V55_20ka_cic.lef at line 1290.

Loading LEF file lef/fsa0m_a_generic_core.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file lef/fsa0m_a_generic_core.lef at line 1.
Set DBUPerIGU to M2 pitch 620.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file lef/fsa0m_a_generic_core.lef at line 40071.

Loading LEF file lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef ...
**WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3B2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AN3T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef at line 16493.
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef at line 16493.

Loading LEF file lef/fsa0m_a_t33_generic_io.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file lef/fsa0m_a_t33_generic_io.lef at line 1.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file lef/fsa0m_a_t33_generic_io.lef at line 2034.

Loading LEF file lef/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef ...
**WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef at line 791.
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef at line 791.

Loading LEF file lef/BONDPAD.lef ...
WARNING (LEFPARS-2002): NAMESCASESENSITIVE is a required statement on LEF file with version 5.5 and earlier.
Without NAMESCASESENSITIVE defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/BONDPAD.lef at line 123.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/BONDPAD.lef at line 123.
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/BONDPAD.lef at line 123.
**WARN: (IMPLF-61):	392 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data have been ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-61' for more detail.
**WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'I' in macro 'XMD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'I' in macro 'XMC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Thu May 18 17:30:49 2023
viaInitial ends at Thu May 18 17:30:49 2023
Loading view definition file from mmmc.view
Reading lib_max timing library '/home/raid7_2/userb08/b08034/ICDLab/Final_Project/APR/lib/fsa0m_a_generic_core_ss1p62v125c.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/raid7_2/userb08/b08034/ICDLab/Final_Project/APR/lib/fsa0m_a_generic_core_ss1p62v125c.lib)
Read 382 cells in library 'fsa0m_a_generic_core_ss1p62v125c' 
Reading lib_max timing library '/home/raid7_2/userb08/b08034/ICDLab/Final_Project/APR/lib/fsa0m_a_t33_generic_io_ss1p62v125c.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'O' of cell 'YA2GSC' is not defined in the library. (File /home/raid7_2/userb08/b08034/ICDLab/Final_Project/APR/lib/fsa0m_a_t33_generic_io_ss1p62v125c.lib)
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'O' of cell 'YA2GSD' is not defined in the library. (File /home/raid7_2/userb08/b08034/ICDLab/Final_Project/APR/lib/fsa0m_a_t33_generic_io_ss1p62v125c.lib)
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'IO' of cell 'ZMA2GSC' is not defined in the library. (File /home/raid7_2/userb08/b08034/ICDLab/Final_Project/APR/lib/fsa0m_a_t33_generic_io_ss1p62v125c.lib)
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'IO' of cell 'ZMA2GSD' is not defined in the library. (File /home/raid7_2/userb08/b08034/ICDLab/Final_Project/APR/lib/fsa0m_a_t33_generic_io_ss1p62v125c.lib)
Read 6 cells in library 'fsa0m_a_t33_generic_io_ss1p62v125c' 
Reading lib_min timing library '/home/raid7_2/userb08/b08034/ICDLab/Final_Project/APR/lib/fsa0m_a_generic_core_ff1p98vm40c.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/raid7_2/userb08/b08034/ICDLab/Final_Project/APR/lib/fsa0m_a_generic_core_ff1p98vm40c.lib)
Read 382 cells in library 'fsa0m_a_generic_core_ff1p98vm40c' 
Reading lib_min timing library '/home/raid7_2/userb08/b08034/ICDLab/Final_Project/APR/lib/fsa0m_a_t33_generic_io_ff1p98vm40c.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'O' of cell 'YA2GSC' is not defined in the library. (File /home/raid7_2/userb08/b08034/ICDLab/Final_Project/APR/lib/fsa0m_a_t33_generic_io_ff1p98vm40c.lib)
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'O' of cell 'YA2GSD' is not defined in the library. (File /home/raid7_2/userb08/b08034/ICDLab/Final_Project/APR/lib/fsa0m_a_t33_generic_io_ff1p98vm40c.lib)
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'IO' of cell 'ZMA2GSC' is not defined in the library. (File /home/raid7_2/userb08/b08034/ICDLab/Final_Project/APR/lib/fsa0m_a_t33_generic_io_ff1p98vm40c.lib)
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'IO' of cell 'ZMA2GSD' is not defined in the library. (File /home/raid7_2/userb08/b08034/ICDLab/Final_Project/APR/lib/fsa0m_a_t33_generic_io_ff1p98vm40c.lib)
Read 6 cells in library 'fsa0m_a_t33_generic_io_ff1p98vm40c' 
*** End library_loading (cpu=0.04min, real=0.03min, mem=23.6M, fe_cpu=0.38min, fe_real=1.63min, fe_mem=548.2M) ***
#% Begin Load netlist data ... (date=05/18 17:30:51, mem=529.7M)
*** Begin netlist parsing (mem=548.2M) ***
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4S' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4S' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4P' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4P' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3T' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3S' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3S' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3P' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3P' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HT' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HT' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HS' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HS' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 388 new cells from 4 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'design/CPU_syn.v'

*** Memory Usage v#1 (Current mem = 550.160M, initial mem = 179.633M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=550.2M) ***
#% End Load netlist data ... (date=05/18 17:30:51, total cpu=0:00:00.2, real=0:00:00.0, peak res=529.7M, current mem=473.0M)
Set top cell to CPU.
Hooked 776 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell CPU ...
*** Netlist is unique.
** info: there are 862 modules.
** info: there are 18387 stdCell insts.
** info: there are 30 Pad insts.

*** Memory Usage v#1 (Current mem = 602.082M, initial mem = 179.633M) ***
Reading IO assignment file "design/CPU.ioc" ...
Adjusting Core to Bottom to: 0.4400.
**WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
*Info: initialize multi-corner CTS.
Reading timing constraints file 'design/CPU.sdc' ...
Current (total cpu=0:00:24.0, real=0:01:39, peak res=636.7M, current mem=636.7M)
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File design/CPU.sdc, Line 23).

INFO (CTE): Reading of timing constraints file design/CPU.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 7 of File design/CPU.sdc : Skipped unsupported command: set_fix_hold


Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=658.5M, current mem=658.5M)
Current (total cpu=0:00:24.1, real=0:01:39, peak res=658.5M, current mem=658.5M)
Reading timing constraints file 'design/CPU.sdc' ...
Current (total cpu=0:00:24.1, real=0:01:39, peak res=658.5M, current mem=658.5M)
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File design/CPU.sdc, Line 23).

INFO (CTE): Reading of timing constraints file design/CPU.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 7 of File design/CPU.sdc : Skipped unsupported command: set_fix_hold


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=658.9M, current mem=658.9M)
Current (total cpu=0:00:24.1, real=0:01:39, peak res=658.9M, current mem=658.9M)
Total number of combinational cells: 290
Total number of sequential cells: 79
Total number of tristate cells: 13
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF1 BUF12CK BUF1S BUF1CK BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK
Total number of usable buffers: 14
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV1 INV12 INV12CK INV1CK INV1S INV2 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK
Total number of usable inverters: 15
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DELA DELC DELB
Total number of identified usable delay cells: 3
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Capacitance Table File u18_Faraday.CapTbl ...
Cap table was created using Encounter 13.13-s017_1.
Process name: MIXED_MODE_RFCMOS18_1P6M_MMC_TOP_METAL20_6K.
Reading Capacitance Table File u18_Faraday.CapTbl ...
Cap table was created using Encounter 13.13-s017_1.
Process name: MIXED_MODE_RFCMOS18_1P6M_MMC_TOP_METAL20_6K.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: av_func_mode_max
    RC-Corner Name        : RC_worst
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'u18_Faraday.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: 'FireIce/icecaps.tch'
 
 Analysis View: av_scan_mode_max
    RC-Corner Name        : RC_worst
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'u18_Faraday.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: 'FireIce/icecaps.tch'
 
 Analysis View: av_func_mode_min
    RC-Corner Name        : RC_best
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'u18_Faraday.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: 'FireIce/icecaps.tch'
 
 Analysis View: av_scan_mode_min
    RC-Corner Name        : RC_best
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : 'u18_Faraday.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: 'FireIce/icecaps.tch'

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-58           392  MACRO '%s' has been found in the databas...
WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
WARNING   IMPLF-200            7  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-119           12  LAYER '%s' has been found in the databas...
WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   IMPVL-159          764  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TCLCMD-1014          2  The SDC set_operating_conditions asserti...
WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
WARNING   TECHLIB-436          8  Attribute '%s' on '%s' pin '%s' of cell ...
*** Message Summary: 1197 warning(s), 0 error(s)

<CMD> clearGlobalNets
<CMD> globalNetConnect VCC -type pgpin -pin VCC -inst *
<CMD> globalNetConnect GND -type pgpin -pin GND -inst *
<CMD> saveDesign DBS/init
#% Begin save design ... (date=05/18 17:31:31, mem=794.7M)
% Begin Save netlist data ... (date=05/18 17:31:31, mem=795.5M)
Writing Binary DB to DBS/init.dat/CPU.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/18 17:31:32, total cpu=0:00:00.1, real=0:00:01.0, peak res=797.9M, current mem=797.9M)
% Begin Save AAE data ... (date=05/18 17:31:32, mem=797.9M)
Saving AAE Data ...
% End Save AAE data ... (date=05/18 17:31:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=798.0M, current mem=798.0M)
% Begin Save clock tree data ... (date=05/18 17:31:32, mem=798.9M)
% End Save clock tree data ... (date=05/18 17:31:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=799.0M, current mem=799.0M)
Saving preference file DBS/init.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/18 17:31:32, mem=800.1M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/18 17:31:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=800.4M, current mem=800.4M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/18 17:31:32, mem=800.5M)
** Saving stdCellPlacement_binary (version# 1) ...
% End Save placement data ... (date=05/18 17:31:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=800.7M, current mem=800.7M)
% Begin Save routing data ... (date=05/18 17:31:32, mem=800.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=987.9M) ***
% End Save routing data ... (date=05/18 17:31:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=800.9M, current mem=800.9M)
Saving property file DBS/init.dat/CPU.prop
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:01.0 mem=987.9M) ***
% Begin Save power constraints data ... (date=05/18 17:31:33, mem=801.2M)
% End Save power constraints data ... (date=05/18 17:31:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=801.2M, current mem=801.2M)
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
Generated self-contained design init.dat
#% End save design ... (date=05/18 17:31:33, total cpu=0:00:00.7, real=0:00:02.0, peak res=801.6M, current mem=801.6M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core_5040 -d 1350 1350 80 80 80 80
**WARN: (IMPFP-4026):	Adjusting core to 'Left' to 79.980000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 80.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Right' to 79.980000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Top' to 80.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VCC GND} -type core_rings -follow core -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 2 bottom 2 left 2 right 2} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 15 -use_interleaving_wire_group 1

Ring generation is complete.
vias are now being generated.
addRing created 120 wires.
ViaGen created 1800 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal4 |       60       |       NA       |
|  via4  |      1800      |        0       |
| metal5 |       60       |       NA       |
+--------+----------------+----------------+
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { padPin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { VCC GND } -allowLayerChange 1 -targetViaLayerRange { metal1(1) metal6(6) }
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Thu May 18 17:32:35 2023 ***
SPECIAL ROUTE ran on directory: /home/raid7_2/userb08/b08034/ICDLab/Final_Project/APR
SPECIAL ROUTE ran on machine: cad21 (Linux 3.10.0-1160.el7.x86_64 Xeon 2.48Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VCC GND"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectCorePin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1776.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 104 macros, 104 used
Read in 139 components
  97 core components: 97 unplaced, 0 placed, 0 fixed
  42 pad components: 0 unplaced, 0 placed, 42 fixed
Read in 30 logical pins
Read in 30 nets
Read in 2 special nets, 2 routed
Read in 198 terminals
2 nets selected.

Begin power routing ...
  Number of IO ports routed: 12
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1787.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 12 wires.
ViaGen created 12 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal4 |       12       |       NA       |
|  via4  |       12       |        0       |
+--------+----------------+----------------+
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length 0 -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
addStripe will allow jog to connect padcore ring and block ring.
Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
AddStripe segment minimum length set to 1
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VCC GND} -layer metal4 -direction vertical -width 1 -spacing 0.28 -set_to_set_distance 400 -start_from left -start_offset 250 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }

Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 4 wires.
ViaGen created 120 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal4 |        4       |       NA       |
|  via4  |       120      |        0       |
+--------+----------------+----------------+
<CMD> setSrouteMode -viaConnectToShape { ring stripe }
<CMD> sroute -connect { corePin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { VCC GND } -allowLayerChange 1 -targetViaLayerRange { metal1(1) metal6(6) }
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Thu May 18 17:33:16 2023 ***
SPECIAL ROUTE ran on directory: /home/raid7_2/userb08/b08034/ICDLab/Final_Project/APR
SPECIAL ROUTE ran on machine: cad21 (Linux 3.10.0-1160.el7.x86_64 Xeon 2.48Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VCC GND"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1792.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 784 macros, 106 used
Read in 139 components
  97 core components: 97 unplaced, 0 placed, 0 fixed
  42 pad components: 0 unplaced, 0 placed, 42 fixed
Read in 30 logical pins
Read in 30 nets
Read in 2 special nets, 2 routed
Read in 198 terminals
2 nets selected.

Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of Core ports routed: 362
  Number of Followpin connections: 181
End power routing: cpu: 0:00:01, real: 0:00:01, peak: 1805.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...
sroute created 543 wires.
ViaGen created 17376 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       543      |       NA       |
|   via  |      5792      |        0       |
|  via2  |      5792      |        0       |
|  via3  |      5792      |        0       |
+--------+----------------+----------------+
<CMD> addIoFiller -cell EMPTY16D -prefix IOFILLER
Added 26 of filler cell 'EMPTY16D' on top side.
Added 14 of filler cell 'EMPTY16D' on left side.
Added 44 of filler cell 'EMPTY16D' on bottom side.
Added 88 of filler cell 'EMPTY16D' on right side.
<CMD> addIoFiller -cell EMPTY8D -prefix IOFILLER
Added 0 of filler cell 'EMPTY8D' on top side.
Added 14 of filler cell 'EMPTY8D' on left side.
Added 0 of filler cell 'EMPTY8D' on bottom side.
Added 0 of filler cell 'EMPTY8D' on right side.
<CMD> addIoFiller -cell EMPTY4D -prefix IOFILLER
Added 13 of filler cell 'EMPTY4D' on top side.
Added 14 of filler cell 'EMPTY4D' on left side.
Added 0 of filler cell 'EMPTY4D' on bottom side.
Added 0 of filler cell 'EMPTY4D' on right side.
<CMD> addIoFiller -cell EMPTY2D -prefix IOFILLER
Added 13 of filler cell 'EMPTY2D' on top side.
Added 0 of filler cell 'EMPTY2D' on left side.
Added 0 of filler cell 'EMPTY2D' on bottom side.
Added 4 of filler cell 'EMPTY2D' on right side.
<CMD> addIoFiller -cell EMPTY1D -prefix IOFILLER -fillAnyGap
Added 26 of filler cell 'EMPTY1D' on top side.
Added 28 of filler cell 'EMPTY1D' on left side.
Added 11 of filler cell 'EMPTY1D' on bottom side.
Added 8 of filler cell 'EMPTY1D' on right side.
<CMD> fit
<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1047.6) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 10800
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 217
End Summary

  Verification Complete : 217 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.8  MEM: 9.2M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
<CMD> verifyConnectivity -nets {VCC GND} -type special -noUnroutedNet -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu May 18 17:33:53 2023

Design Name: CPU
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1349.7400, 1350.1600)
Error Limit = 1000; Warning Limit = 50
Check specified nets
*** Checking Net VCC
*** Checking Net GND

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Thu May 18 17:33:53 2023
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.000M)

<CMD> saveDesign DBS/powerroute
#% Begin save design ... (date=05/18 17:34:04, mem=862.5M)
% Begin Save netlist data ... (date=05/18 17:34:04, mem=862.5M)
Writing Binary DB to DBS/powerroute.dat.tmp/CPU.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/18 17:34:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=862.5M, current mem=862.5M)
% Begin Save AAE data ... (date=05/18 17:34:04, mem=862.5M)
Saving AAE Data ...
% End Save AAE data ... (date=05/18 17:34:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=862.5M, current mem=862.5M)
% Begin Save clock tree data ... (date=05/18 17:34:04, mem=862.5M)
% End Save clock tree data ... (date=05/18 17:34:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=862.5M, current mem=862.5M)
Saving preference file DBS/powerroute.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/18 17:34:05, mem=862.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/18 17:34:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=862.6M, current mem=862.6M)
Saving Drc markers ...
... 217 markers are saved ...
... 217 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=05/18 17:34:05, mem=862.6M)
** Saving stdCellPlacement_binary (version# 1) ...
% End Save placement data ... (date=05/18 17:34:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=862.6M, current mem=862.6M)
% Begin Save routing data ... (date=05/18 17:34:05, mem=862.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1056.8M) ***
% End Save routing data ... (date=05/18 17:34:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=862.6M, current mem=862.6M)
Saving property file DBS/powerroute.dat.tmp/CPU.prop
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=1056.8M) ***
% Begin Save power constraints data ... (date=05/18 17:34:05, mem=862.6M)
% End Save power constraints data ... (date=05/18 17:34:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=862.6M, current mem=862.6M)
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
Generated self-contained design powerroute.dat.tmp
#% End save design ... (date=05/18 17:34:06, total cpu=0:00:00.8, real=0:00:02.0, peak res=862.6M, current mem=844.9M)
*** Message Summary: 0 warning(s), 0 error(s)

**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DELC DELB DELA BUF8CK BUF8 BUF6CK BUF6 BUF4CK BUF4 BUF3CK BUF3 BUF2CK BUF2 BUF1S BUF1CK BUF12CK BUF1 INV8CK INV8 INV6CK INV6 INV4CK INV4 INV3CK INV3 INV2CK INV2 INV1S INV1CK INV12CK INV12 INV1} -maxAllowedDelay 1
**WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -maxDensity 0.6 -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
**WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setPlaceMode -fp false
<CMD> placeDesign
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=1106.43 CPU=0:00:00.1 REAL=0:00:00.0) 
AAE_INFO: Cdb files are: 
 	celtic/u18_ss.cdb
	celtic/u18_ff.cdb
 
**WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c, fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
**WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c, fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.

*summary: 431 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:03.3) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.29577 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: CPU
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1378.3)
Total number of fetched objects 19729
End delay calculation. (MEM=1450.75 CPU=0:00:04.8 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1353.38 CPU=0:00:05.8 REAL=0:00:06.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#10 (mem=1339.0M)" ...
total jobs 10678
multi thread init TemplateIndex for each ta. thread num 1
Wait...
*** Build Buffered Sizing Timing Model
(cpu=0:00:05.9 mem=1339.0M) ***
**WARN: (IMPTS-141):	Cell (PDIX) is marked as dont_touch, but is not marked as dont_use.
**WARN: (IMPTS-141):	Cell (PDI) is marked as dont_touch, but is not marked as dont_use.
**WARN: (IMPTS-141):	Cell (PUI) is marked as dont_touch, but is not marked as dont_use.
**WARN: (IMPTS-141):	Cell (BHD1) is marked as dont_touch, but is not marked as dont_use.
*** Build Virtual Sizing Timing Model
(cpu=0:00:06.3 mem=1339.0M) ***
No user setting net weight.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=17976 (0 fixed + 17976 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=345 #net=19157 #term=75047 #term/net=3.92, #fixedIo=345, #floatIo=0, #fixedPin=30, #floatPin=0
stdCell: 17976 single + 0 double + 0 multi
Total standard cell length = 95.5873 (mm), area = 0.4818 (mm^2)
Estimated cell power/ground rail width = 0.866 um
Average module density = 0.973.
Density for the design = 0.973.
       = stdcell_area 154173 sites (481760 um^2) / alloc_area 158436 sites (495081 um^2).
Pin Density = 0.2842.
            = total # of pins 75047 / total area 264060.
Identified 2 spare or floating instances, with no clusters.
=== lastAutoLevel = 9 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 8.683e+04 (3.81e+04 4.87e+04)
              Est.  stn bbox = 1.083e+05 (4.68e+04 6.16e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1404.3M
Iteration  2: Total net bbox = 8.683e+04 (3.81e+04 4.87e+04)
              Est.  stn bbox = 1.083e+05 (4.68e+04 6.16e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1404.3M
Iteration  3: Total net bbox = 6.927e+04 (3.43e+04 3.50e+04)
              Est.  stn bbox = 1.048e+05 (5.15e+04 5.32e+04)
              cpu = 0:00:02.3 real = 0:00:02.0 mem = 1422.4M
Active setup views:
    av_func_mode_max
Iteration  4: Total net bbox = 5.523e+05 (3.55e+05 1.98e+05)
              Est.  stn bbox = 7.163e+05 (4.58e+05 2.59e+05)
              cpu = 0:00:05.2 real = 0:00:05.0 mem = 1425.4M
Active setup views:
    av_func_mode_max
Iteration  5: Total net bbox = 6.907e+05 (3.46e+05 3.45e+05)
              Est.  stn bbox = 9.105e+05 (4.45e+05 4.66e+05)
              cpu = 0:00:04.7 real = 0:00:05.0 mem = 1425.4M
Active setup views:
    av_func_mode_max
Iteration  6: Total net bbox = 7.278e+05 (3.78e+05 3.50e+05)
              Est.  stn bbox = 9.800e+05 (4.90e+05 4.89e+05)
              cpu = 0:00:05.7 real = 0:00:06.0 mem = 1426.5M
Active setup views:
    av_func_mode_max
Iteration  7: Total net bbox = 7.539e+05 (3.99e+05 3.55e+05)
              Est.  stn bbox = 1.018e+06 (5.17e+05 5.01e+05)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1440.7M
Iteration  8: Total net bbox = 7.539e+05 (3.99e+05 3.55e+05)
              Est.  stn bbox = 1.018e+06 (5.17e+05 5.01e+05)
              cpu = 0:00:05.1 real = 0:00:05.0 mem = 1440.7M
Active setup views:
    av_func_mode_max
Active setup views:
    av_func_mode_max
Iteration  9: Total net bbox = 7.996e+05 (4.22e+05 3.77e+05)
              Est.  stn bbox = 1.086e+06 (5.51e+05 5.36e+05)
              cpu = 0:00:09.5 real = 0:00:10.0 mem = 1440.7M
Iteration 10: Total net bbox = 7.996e+05 (4.22e+05 3.77e+05)
              Est.  stn bbox = 1.086e+06 (5.51e+05 5.36e+05)
              cpu = 0:00:05.1 real = 0:00:05.0 mem = 1440.7M
Active setup views:
    av_func_mode_max
Active setup views:
    av_func_mode_max
Iteration 11: Total net bbox = 8.091e+05 (4.28e+05 3.81e+05)
              Est.  stn bbox = 1.097e+06 (5.57e+05 5.40e+05)
              cpu = 0:00:08.1 real = 0:00:08.0 mem = 1446.7M
Iteration 12: Total net bbox = 8.091e+05 (4.28e+05 3.81e+05)
              Est.  stn bbox = 1.097e+06 (5.57e+05 5.40e+05)
              cpu = 0:00:05.1 real = 0:00:05.0 mem = 1446.7M
Active setup views:
    av_func_mode_max
Active setup views:
    av_func_mode_max
Active setup views:
    av_func_mode_max
Iteration 13: Total net bbox = 8.542e+05 (4.47e+05 4.07e+05)
              Est.  stn bbox = 1.136e+06 (5.75e+05 5.61e+05)
              cpu = 0:00:16.4 real = 0:00:16.0 mem = 1446.7M
Iteration 14: Total net bbox = 8.542e+05 (4.47e+05 4.07e+05)
              Est.  stn bbox = 1.136e+06 (5.75e+05 5.61e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1446.7M
*** cost = 8.542e+05 (4.47e+05 4.07e+05) (cpu for global=0:01:10) real=0:01:10***
Info: 0 clock gating cells identified, 0 (on average) moved
Solver runtime cpu: 0:00:48.6 real: 0:00:48.4
Core Placement runtime cpu: 0:00:51.8 real: 0:00:52.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:02:17 mem=1446.7M) ***
Total net bbox length = 8.542e+05 (4.468e+05 4.074e+05) (ext = 1.807e+04)
Density distribution unevenness ratio = 4.320%
Move report: Detail placement moves 17976 insts, mean move: 3.22 um, max move: 48.93 um
	Max move on inst (u_ALU/U12): (1007.98, 823.25) --> (1038.50, 804.84)
	Runtime: CPU: 0:00:05.0 REAL: 0:00:06.0 MEM: 1446.7MB
Summary Report:
Instances move: 17976 (out of 17976 movable)
Instances flipped: 0
Mean displacement: 3.22 um
Max displacement: 48.93 um (Instance: u_ALU/U12) (1007.98, 823.252) -> (1038.5, 804.84)
	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: INV2
Total net bbox length = 8.234e+05 (4.163e+05 4.071e+05) (ext = 1.807e+04)
Runtime: CPU: 0:00:05.1 REAL: 0:00:06.0 MEM: 1446.7MB
*** Finished refinePlace (0:02:22 mem=1446.7M) ***
*** End of Placement (cpu=0:01:27, real=0:01:29, mem=1446.7M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 342 )
Density distribution unevenness ratio = 4.313%
*** Free Virtual Timing Model ...(mem=1446.7M)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=2263 numPGBlocks=32960 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=19157  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 19157 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 19157 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.052105e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      33( 0.07%)       0( 0.00%)   ( 0.07%) 
[NR-eGR] Layer3       8( 0.02%)       0( 0.00%)   ( 0.02%) 
[NR-eGR] Layer4       6( 0.02%)       0( 0.00%)   ( 0.02%) 
[NR-eGR] Layer5       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       47( 0.02%)       0( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 75047
[NR-eGR] Layer2(metal2)(V) length: 3.295440e+05um, number of vias: 105648
[NR-eGR] Layer3(metal3)(H) length: 4.372551e+05um, number of vias: 12172
[NR-eGR] Layer4(metal4)(V) length: 2.058683e+05um, number of vias: 3522
[NR-eGR] Layer5(metal5)(H) length: 1.062896e+05um, number of vias: 398
[NR-eGR] Layer6(metal6)(V) length: 1.362284e+04um, number of vias: 0
[NR-eGR] Total length: 1.092580e+06um, number of vias: 196787
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 3.775160e+04um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.8, real=0:00:01.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 1:42, real = 0: 1:49, mem = 1359.5M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPESI-3086          2  The cell '%s' does not have characterize...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
*** Message Summary: 9 warning(s), 0 error(s)

<CMD> setDrawView fplan
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CPU_preCTS -outDir timingReports
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1362.0M)
Extraction called for design 'CPU' of instances=18321 and nets=20378 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CPU.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1362.047M)
#################################################################################
# Design Stage: PreRoute
# Design Name: CPU
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1400.82)
Total number of fetched objects 19729
End delay calculation. (MEM=1475.32 CPU=0:00:05.6 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1475.32 CPU=0:00:05.9 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:07.1 real=0:00:07.0 totSessionCpu=0:02:35 mem=1475.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -5.373  | -5.373  |  2.049  |
|           TNS (ns):|-415.396 |-415.396 |  0.000  |
|    Violating Paths:|   394   |   394   |    0    |
|          All Paths:|  6506   |  3631   |  2946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    122 (122)     |  -25.890   |    123 (123)     |
|   max_tran     |    119 (5424)    |  -21.003   |    120 (5426)    |
|   max_fanout   |      1 (1)       |   -1857    |      5 (5)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.386%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 10.98 sec
Total Real time: 12.0 sec
Total Memory Usage: 1418.84375 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -preCTS
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSD is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell ZMA2GSC is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSD is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell YA2GSC is dont_touch but not dont_use
			Cell XMD is dont_touch but not dont_use
			Cell XMD is dont_touch but not dont_use
			Cell XMC is dont_touch but not dont_use
			Cell XMC is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PUI is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDIX is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell PDI is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
			Cell BHD1 is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1075.4M, totSessionCpu=0:02:43 **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1424.9M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -5.373  |
|           TNS (ns):|-415.396 |
|    Violating Paths:|   394   |
|          All Paths:|  6506   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    122 (122)     |  -25.890   |    123 (123)     |
|   max_tran     |    119 (5424)    |  -21.003   |    120 (5426)    |
|   max_fanout   |      1 (1)       |   -1857    |      5 (5)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.386%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1076.9M, totSessionCpu=0:02:45 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1418.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1418.8M) ***

Optimization is working on the following views:
  Setup views: av_func_mode_max 
  Hold  views: av_func_mode_min av_scan_mode_min 
Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 30 io nets excluded
Info: 2 ideal nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.

Footprint cell infomation for calculating maxBufDist
*info: There are 14 candidate Buffer cells
*info: There are 14 candidate Inverter cells


Netlist preparation processing... 
Removed 2 instances
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1482.0 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=2263 numPGBlocks=32960 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=19157  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 19157 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 19157 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.065138e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      39( 0.09%)       1( 0.00%)   ( 0.09%) 
[NR-eGR] Layer3       9( 0.02%)       0( 0.00%)   ( 0.02%) 
[NR-eGR] Layer4       5( 0.01%)       0( 0.00%)   ( 0.01%) 
[NR-eGR] Layer5       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       53( 0.02%)       1( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 75047
[NR-eGR] Layer2(metal2)(V) length: 3.317128e+05um, number of vias: 105717
[NR-eGR] Layer3(metal3)(H) length: 4.418255e+05um, number of vias: 12480
[NR-eGR] Layer4(metal4)(V) length: 2.103390e+05um, number of vias: 3712
[NR-eGR] Layer5(metal5)(H) length: 1.087620e+05um, number of vias: 411
[NR-eGR] Layer6(metal6)(V) length: 1.371608e+04um, number of vias: 0
[NR-eGR] Total length: 1.106355e+06um, number of vias: 197367
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 4.001476e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1453.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 1.04 seconds
Extraction called for design 'CPU' of instances=18319 and nets=20376 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CPU.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1450.695M)
#################################################################################
# Design Stage: PreRoute
# Design Name: CPU
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1479.92)
Total number of fetched objects 19727
End delay calculation. (MEM=1540.42 CPU=0:00:04.5 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1540.42 CPU=0:00:04.8 REAL=0:00:04.0)
Begin: GigaOpt high fanout net optimization
Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 30 io nets excluded
Info: 2 ideal nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    58.38%|        -|  -5.579|-413.264|   0:00:00.0| 1617.7M|
|    58.47%|       48| -27.125|-35798.585|   0:00:02.0| 1629.7M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:02.1 real=0:00:02.0 mem=1629.7M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) were new nets created by previous iteration of DRV buffering. More iteration of DRV fixing may or may not fix the violation.

End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 30 io nets excluded
Info: 2 ideal nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  2265| 13163|   -47.23|   200|   200|    -5.02|     3|     3|     0|     0|   -27.12|-35798.58|       0|       0|       0|  58.47|          |         |
|     3|     6|    -1.02|     5|     5|    -0.17|     3|     3|     0|     0|    -0.73|    -2.84|     116|       9|     162|  58.76| 0:00:24.0|  1638.7M|
|     3|     6|    -1.02|     4|     4|    -0.06|     3|     3|     0|     0|    -0.73|    -2.84|       1|       0|       0|  58.76| 0:00:01.0|  1638.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 7 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     7 net(s): Could not be fixed as the net is considered as IPO ignored by the process.


*** Finish DRV Fixing (cpu=0:00:25.0 real=0:00:26.0 mem=1638.7M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:58, real = 0:00:58, mem = 1164.8M, totSessionCpu=0:03:41 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 30 io nets excluded
Info: 2 ideal nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*info: 2 don't touch nets excluded
*info: 30 io nets excluded
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 ideal nets excluded from IPO operation.
*info: 1189 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.735  TNS Slack -2.841 
+--------+--------+----------+------------+--------+----------------+---------+-----------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                   End Point                   |
+--------+--------+----------+------------+--------+----------------+---------+-----------------------------------------------+
|  -0.735|  -2.841|    58.76%|   0:00:00.0| 1652.7M|av_func_mode_max|  default| EX_MEM/ALUResult_o_reg_7_/D                   |
|  -0.628|  -1.447|    58.84%|   0:00:02.0| 1661.2M|av_func_mode_max|  default| EX_MEM/ALUResult_o_reg_31_/D                  |
|  -0.148|  -0.291|    58.88%|   0:00:01.0| 1661.2M|av_func_mode_max|  default| EX_MEM/ALUResult_o_reg_31_/D                  |
|  -0.148|  -0.291|    58.88%|   0:00:00.0| 1661.2M|av_func_mode_max|  default| EX_MEM/ALUResult_o_reg_31_/D                  |
|   0.000|   0.000|    58.88%|   0:00:00.0| 1661.2M|              NA|       NA| NA                                            |
+--------+--------+----------+------------+--------+----------------+---------+-----------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:03.5 real=0:00:03.0 mem=1661.2M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:03.5 real=0:00:03.0 mem=1661.2M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is 0.049
*** Check timing (0:00:00.0)
Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 30 io nets excluded
Info: 2 ideal nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0536
real setup target slack: 0.0536
incrSKP preserve mode is on...
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1507.7 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=2263 numPGBlocks=32960 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=19363  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 19363 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 19363 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.062266e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (4)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      33( 0.07%)       2( 0.00%)   ( 0.08%) 
[NR-eGR] Layer3       9( 0.02%)       0( 0.00%)   ( 0.02%) 
[NR-eGR] Layer4       5( 0.01%)       0( 0.00%)   ( 0.01%) 
[NR-eGR] Layer5       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       47( 0.02%)       2( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1530.5 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.38 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:03:55 mem=1530.5M) ***
Density distribution unevenness ratio = 4.412%
incr SKP is on..., with optDC mode
total jobs 10678
multi thread init TemplateIndex for each ta. thread num 1
(cpu=0:00:01.5 mem=1530.5M) ***
total jobs 0 -> 10200
multi thread init TemplateIndex for each ta. thread num 1
finished multi-thread init
*** Build Virtual Sizing Timing Model
(cpu=0:00:02.0 mem=1530.5M) ***
Density distribution unevenness ratio = 5.096%
Move report: Timing Driven Placement moves 18050 insts, mean move: 17.47 um, max move: 594.04 um
	Max move on inst (Instruction_Memory/FE_OFC21_FE_DBTN1_reset): (451.98, 361.32) --> (1040.98, 356.28)
	Runtime: CPU: 0:03:40 REAL: 0:03:39 MEM: 1659.4MB
Density distribution unevenness ratio = 5.091%
Move report: Detail placement moves 4109 insts, mean move: 5.57 um, max move: 47.74 um
	Max move on inst (FE_OFC25_FE_DBTN1_reset): (284.58, 492.36) --> (236.84, 492.36)
	Runtime: CPU: 0:00:02.9 REAL: 0:00:03.0 MEM: 1659.4MB
Summary Report:
Instances move: 18049 (out of 18180 movable)
Instances flipped: 31
Mean displacement: 17.53 um
Max displacement: 579.16 um (Instance: Instruction_Memory/FE_OFC21_FE_DBTN1_reset) (451.98, 361.32) -> (1026.1, 356.28)
	Length: 5 sites, height: 1 rows, site name: core_5040, cell type: BUF2
Runtime: CPU: 0:03:43 REAL: 0:03:42 MEM: 1659.4MB
*** Finished refinePlace (0:07:38 mem=1659.4M) ***
Density distribution unevenness ratio = 5.080%
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=2263 numPGBlocks=32960 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=19363  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 19363 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 19363 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.082955e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      23( 0.05%)       0( 0.00%)   ( 0.05%) 
[NR-eGR] Layer3       5( 0.01%)       0( 0.00%)   ( 0.01%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       28( 0.01%)       0( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 75459
[NR-eGR] Layer2(metal2)(V) length: 3.359384e+05um, number of vias: 106450
[NR-eGR] Layer3(metal3)(H) length: 4.457413e+05um, number of vias: 12853
[NR-eGR] Layer4(metal4)(V) length: 2.113258e+05um, number of vias: 3795
[NR-eGR] Layer5(metal5)(H) length: 1.170719e+05um, number of vias: 351
[NR-eGR] Layer6(metal6)(V) length: 1.421308e+04um, number of vias: 0
[NR-eGR] Total length: 1.124290e+06um, number of vias: 198908
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 3.719796e+04um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:01.1, real=0:00:01.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1505.7M)
Extraction called for design 'CPU' of instances=18525 and nets=20582 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CPU.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1505.684M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:04:57, real = 0:04:56, mem = 1182.8M, totSessionCpu=0:07:40 **
#################################################################################
# Design Stage: PreRoute
# Design Name: CPU
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1531.84)
Total number of fetched objects 19933
End delay calculation. (MEM=1591.34 CPU=0:00:04.7 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1591.34 CPU=0:00:04.9 REAL=0:00:05.0)
*** Timing NOT met, worst failing slack is -0.114
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 30 io nets excluded
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*info: 2 don't touch nets excluded
*info: 30 io nets excluded
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 1 ideal net excluded from IPO operation.
*info: 1189 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.114 TNS Slack -0.219 Density 58.88
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                   End Point                   |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------------------------+
|  -0.114|   -0.114|  -0.219|   -0.219|    58.88%|   0:00:01.0| 1702.7M|av_func_mode_max|  reg2reg| EX_MEM/ALUResult_o_reg_31_/D                  |
|   0.011|    0.011|   0.000|    0.000|    58.89%|   0:00:00.0| 1707.5M|av_func_mode_max|  reg2reg| EX_MEM/ALUResult_o_reg_30_/D                  |
|   0.059|    0.059|   0.000|    0.000|    58.91%|   0:00:01.0| 1707.5M|av_func_mode_max|  reg2reg| EX_MEM/ALUResult_o_reg_31_/D                  |
|   0.059|    0.059|   0.000|    0.000|    58.91%|   0:00:00.0| 1707.5M|av_func_mode_max|  reg2reg| EX_MEM/ALUResult_o_reg_31_/D                  |
+--------+---------+--------+---------+----------+------------+--------+----------------+---------+-----------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:02.0 mem=1707.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.7 real=0:00:02.0 mem=1707.5M) ***
** GigaOpt Optimizer WNS Slack 0.059 TNS Slack 0.000 Density 58.91
*** Starting refinePlace (0:08:02 mem=1707.5M) ***
Total net bbox length = 8.638e+05 (4.402e+05 4.235e+05) (ext = 1.856e+04)
Density distribution unevenness ratio = 5.093%
Density distribution unevenness ratio = 5.087%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1711.3MB
Summary Report:
Instances move: 0 (out of 18186 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.638e+05 (4.402e+05 4.235e+05) (ext = 1.856e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1711.3MB
*** Finished refinePlace (0:08:03 mem=1711.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1711.3M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1711.3M) ***
** GigaOpt Optimizer WNS Slack 0.059 TNS Slack 0.000 Density 58.91
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:05.3 real=0:00:05.0 mem=1711.3M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is 0.059
*** Check timing (0:00:00.0)
Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 30 io nets excluded
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 58.91
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    58.91%|        -|   0.000|   0.000|   0:00:00.0| 1711.3M|
|    58.91%|        0|   0.000|   0.000|   0:00:00.0| 1711.3M|
|    58.88%|       11|   0.000|   0.000|   0:00:01.0| 1711.3M|
|    58.88%|        0|   0.000|   0.000|   0:00:00.0| 1711.3M|
|    58.73%|      215|   0.000|   0.000|   0:00:09.0| 1711.3M|
|    58.72%|        8|   0.000|   0.000|   0:00:01.0| 1711.3M|
|    58.72%|        0|   0.000|   0.000|   0:00:01.0| 1711.3M|
|    58.72%|        0|   0.000|   0.000|   0:00:00.0| 1711.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 58.72
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:15.1) (real = 0:00:18.0) **
*** Starting refinePlace (0:08:18 mem=1711.3M) ***
Total net bbox length = 8.637e+05 (4.404e+05 4.233e+05) (ext = 1.856e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1711.3MB
Summary Report:
Instances move: 0 (out of 18171 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.637e+05 (4.404e+05 4.233e+05) (ext = 1.856e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1711.3MB
*** Finished refinePlace (0:08:19 mem=1711.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1711.3M) ***

*** Finish Physical Update (cpu=0:00:00.7 real=0:00:00.0 mem=1711.3M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:16, real=0:00:18, mem=1561.74M, totSessionCpu=0:08:19).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=2263 numPGBlocks=32960 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=19348  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 19348 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 19348 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.083202e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      21( 0.05%)       0( 0.00%)   ( 0.05%) 
[NR-eGR] Layer3       7( 0.02%)       0( 0.00%)   ( 0.02%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       28( 0.01%)       0( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 75447
[NR-eGR] Layer2(metal2)(V) length: 3.359244e+05um, number of vias: 106556
[NR-eGR] Layer3(metal3)(H) length: 4.476252e+05um, number of vias: 12887
[NR-eGR] Layer4(metal4)(V) length: 2.117024e+05um, number of vias: 3749
[NR-eGR] Layer5(metal5)(H) length: 1.157306e+05um, number of vias: 331
[NR-eGR] Layer6(metal6)(V) length: 1.361724e+04um, number of vias: 0
[NR-eGR] Total length: 1.124600e+06um, number of vias: 198970
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 3.722712e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1532.0 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 1.04 seconds
Extraction called for design 'CPU' of instances=18516 and nets=20568 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CPU.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1528.910M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: CPU
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1598.3)
Total number of fetched objects 19918
End delay calculation. (MEM=1617.64 CPU=0:00:04.6 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1617.64 CPU=0:00:04.9 REAL=0:00:05.0)
Begin: GigaOpt postEco DRV Optimization
Info: 2 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 30 io nets excluded
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    11|   234|    -1.00|    13|    13|    -0.06|     3|     3|     0|     0|     0.01|     0.00|       0|       0|       0|  58.72|          |         |
|     2|     4|    -1.00|     3|     3|    -0.06|     3|     3|     0|     0|     0.01|     0.00|       0|       0|      11|  58.73| 0:00:01.0|  1715.0M|
|     2|     4|    -1.00|     3|     3|    -0.06|     3|     3|     0|     0|     0.01|     0.00|       0|       0|       0|  58.73| 0:00:01.0|  1715.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 6 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     6 net(s): Could not be fixed as the net is considered as IPO ignored by the process.

SingleBuffering failure reasons
------------------------------------------------
*info:     6 net(s): Could not be fixed as the net is considered as IPO ignored by the process.

Resizing failure reasons
------------------------------------------------
*info:     3 net(s): Could not be fixed because instance couldn't be resized.


*** Finish DRV Fixing (cpu=0:00:02.8 real=0:00:03.0 mem=1715.0M) ***

*** Starting refinePlace (0:08:33 mem=1731.0M) ***
Total net bbox length = 8.637e+05 (4.404e+05 4.233e+05) (ext = 1.856e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1731.0MB
Summary Report:
Instances move: 0 (out of 18171 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.637e+05 (4.404e+05 4.233e+05) (ext = 1.856e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1731.0MB
*** Finished refinePlace (0:08:34 mem=1731.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1731.0M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:00.0 mem=1731.0M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.057%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1696.0M)

Active setup views:
 av_func_mode_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Enable all active views. ***
Extraction called for design 'CPU' of instances=18516 and nets=20568 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CPU.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1531.637M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=2263 numPGBlocks=32960 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=19348  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 19348 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 19348 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.083237e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      19( 0.04%)       0( 0.00%)   ( 0.04%) 
[NR-eGR] Layer3       8( 0.02%)       0( 0.00%)   ( 0.02%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       27( 0.01%)       0( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1564.3 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.40 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: CPU
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1576.43)
Total number of fetched objects 19918
End delay calculation. (MEM=1614.86 CPU=0:00:04.6 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1614.86 CPU=0:00:05.0 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:05.9 real=0:00:06.0 totSessionCpu=0:08:43 mem=1614.9M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:06:00, real = 0:06:01, mem = 1261.3M, totSessionCpu=0:08:43 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.013  |  0.013  |  0.137  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6506   |  3631   |  2946   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |      4 (4)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.732%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:06:01, real = 0:06:03, mem = 1261.7M, totSessionCpu=0:08:44 **
*** Finished optDesign ***
<CMD> setDrawView place
<CMD> setDrawView fplan
<CMD> saveDesign DBS/placement
#% Begin save design ... (date=05/18 17:44:06, mem=1262.9M)
% Begin Save netlist data ... (date=05/18 17:44:06, mem=1263.3M)
Writing Binary DB to DBS/placement.dat.tmp/CPU.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/18 17:44:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=1263.6M, current mem=1263.6M)
% Begin Save AAE data ... (date=05/18 17:44:06, mem=1263.6M)
Saving AAE Data ...
% End Save AAE data ... (date=05/18 17:44:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1263.7M, current mem=1263.7M)
% Begin Save clock tree data ... (date=05/18 17:44:07, mem=1263.9M)
% End Save clock tree data ... (date=05/18 17:44:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1263.9M, current mem=1263.9M)
Saving preference file DBS/placement.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/18 17:44:08, mem=1264.1M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/18 17:44:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=1264.2M, current mem=1264.2M)
Saving Drc markers ...
... 217 markers are saved ...
... 217 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=05/18 17:44:08, mem=1264.2M)
** Saving stdCellPlacement_binary (version# 1) ...
% End Save placement data ... (date=05/18 17:44:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1264.2M, current mem=1264.2M)
% Begin Save routing data ... (date=05/18 17:44:08, mem=1264.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=1557.6M) ***
% End Save routing data ... (date=05/18 17:44:09, total cpu=0:00:00.3, real=0:00:01.0, peak res=1264.9M, current mem=1264.9M)
Saving property file DBS/placement.dat.tmp/CPU.prop
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=1557.6M) ***
% Begin Save power constraints data ... (date=05/18 17:44:09, mem=1264.9M)
% End Save power constraints data ... (date=05/18 17:44:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1264.9M, current mem=1264.9M)
Saving rc congestion map DBS/placement.dat.tmp/CPU.congmap.gz ...
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
RC_typ RC_best RC_worst
Generated self-contained design placement.dat.tmp
#% End save design ... (date=05/18 17:44:10, total cpu=0:00:02.0, real=0:00:04.0, peak res=1264.9M, current mem=1203.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> create_ccopt_clock_tree_spec -file ccopt.spec
Creating clock tree spec for modes (timing configs): func_mode scan_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ccopt.spec
<CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
<CMD> set_ccopt_property sink_type -pin ipad_clk_p_i/I ignore
<CMD> set_ccopt_property sink_type_reasons -pin ipad_clk_p_i/I no_sdc_clock
<CMD> create_ccopt_clock_tree -name clk_i -source clk_i -no_skew_group
Extracting original clock gating for clk_i...
  clock_tree clk_i contains 3319 sinks and 0 clock gates.
  Extraction for clk_i complete.
Extracting original clock gating for clk_i done.
<CMD> set_ccopt_property clock_period -pin clk_i 15
<CMD> create_ccopt_skew_group -name clk_i/func_mode -sources clk_i -auto_sinks
<CMD> set_ccopt_property include_source_latency -skew_group clk_i/func_mode true
<CMD> set_ccopt_property target_insertion_delay -skew_group clk_i/func_mode 1.000
<CMD> set_ccopt_property extracted_from_clock_name -skew_group clk_i/func_mode clk_i
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk_i/func_mode func_mode
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk_i/func_mode {DC_max DC_min}
<CMD> create_ccopt_skew_group -name clk_i/scan_mode -sources clk_i -auto_sinks
<CMD> set_ccopt_property include_source_latency -skew_group clk_i/scan_mode true
<CMD> set_ccopt_property target_insertion_delay -skew_group clk_i/scan_mode 1.000
<CMD> set_ccopt_property extracted_from_clock_name -skew_group clk_i/scan_mode clk_i
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk_i/scan_mode scan_mode
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk_i/scan_mode {DC_max DC_min}
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> get_ccopt_property auto_design_state_for_ilms
<CMD> ccopt_design -cts
#% Begin ccopt_design (date=05/18 17:44:39, mem=1195.4M)
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1486.1M, init mem=1486.1M)
IO instance overlap:62
*info: Placed = 18171         
*info: Unplaced = 0           
Placement Density:58.73%(484616/825135)
Placement Density (including fixed std cells):58.73%(484616/825135)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.1; mem=1486.1M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.2 real=0:00:00.2)
Innovus will update I/O latencies
All good
Check Prerequisites done. (took cpu=0:00:00.2 real=0:00:00.2)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.2 real=0:00:00.2)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
**WARN: (IMPCCOPT-1127):	The skew group default.clk_i/scan_mode has been identified as a duplicate of: clk_i/func_mode
The skew group clk_i/scan_mode has been identified as a duplicate of: clk_i/func_mode, so it will not be cloned.
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1486.1 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=2263 numPGBlocks=32960 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=19348  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 19348 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 19348 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.083237e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      19( 0.04%)       0( 0.00%)   ( 0.04%) 
[NR-eGR] Layer3       8( 0.02%)       0( 0.00%)   ( 0.02%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       27( 0.01%)       0( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 75447
[NR-eGR] Layer2(metal2)(V) length: 3.352916e+05um, number of vias: 106422
[NR-eGR] Layer3(metal3)(H) length: 4.470527e+05um, number of vias: 12926
[NR-eGR] Layer4(metal4)(V) length: 2.127560e+05um, number of vias: 3782
[NR-eGR] Layer5(metal5)(H) length: 1.162906e+05um, number of vias: 332
[NR-eGR] Layer6(metal6)(V) length: 1.318100e+04um, number of vias: 0
[NR-eGR] Total length: 1.124572e+06um, number of vias: 198909
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 3.722348e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1480.1 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.87 seconds
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.9 real=0:00:00.9)
Legalization setup...
Using cell based legalization.
**WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
Legalization setup done. (took cpu=0:00:00.2 real=0:00:00.2)
Validating CTS configuration...
Non-default CCOpt properties:
preferred_extra_space is set for at least one key
route_type is set for at least one key
target_insertion_delay is set for at least one key
useful_skew_ideal_mode_max_allowed_delay: 1 (default: auto)
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_tree clk_i:
Non-default CCOpt properties for clock tree clk_i:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
Library Trimming...
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain auto-default, while balancing clock_tree clk_i. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=2263 numPGBlocks=32960 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[NR-eGR] ========================================
[NR-eGR] 
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Library trimming inverters in power domain auto-default and half-corner DC_max:setup.late removed 0 of 7 cells
  For power domain auto-default:
    Buffers:     
    Inverters:   INV12CK INV8CK INV6CK INV4CK INV3CK INV2CK INV1CK 
    Clock gates: GCKETF GCKETT GCKETP GCKETN 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 902445.831um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
    Unshielded; Mask Constraint: 0; Source: route_type.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
  For timing_corner DC_max:setup, late:
    Slew time target (leaf):    0.222ns
    Slew time target (trunk):   0.222ns
    Slew time target (top):     0.222ns (Note: no nets are considered top nets in this clock tree)
    Buffer unit delay for power domain auto-default:   0.134ns
    Buffer max distance for power domain auto-default: 862.222um
  Fastest wire driving cells and distances for power domain auto-default:
    Inverter  : {lib_cell:INV12CK, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=862.222um, saturatedSlew=0.200ns, speed=6379.741um per ns, cellArea=57.986um^2 per 1000um}
    Clock gate: {lib_cell:GCKETF, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=426.350um, saturatedSlew=0.203ns, speed=1646.139um per ns, cellArea=183.230um^2 per 1000um}
Library Trimming done.
**WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of clk_i, which drives the root of clock_tree clk_i. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.

Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk_i/func_mode:
  Sources:                     pin clk_i
  Total number of sinks:       3319
  Delay constrained sinks:     3318
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner DC_max:setup.late:
  Skew target:                 0.134ns
  Insertion delay target:      1.000ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_i: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_i: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_i: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew group is skew_group clk_i/func_mode with 3319 clock sinks.

Via Selection for Estimated Routes (rule default):

-----------------------------------------------------------------------
Layer    Via Cell               Res.     Cap.     RC       Top of Stack
Range                           (Ohm)    (fF)     (fs)     Only
-----------------------------------------------------------------------
M1-M2    VIA12_VV               6.500    0.038    0.245    false
M2-M3    VIA23_VH               6.500    0.031    0.201    false
M2-M3    VIA23_stack_HAMMER1    6.500    0.049    0.319    true
M3-M4    VIA34_VH               6.500    0.031    0.201    false
M3-M4    VIA34_stack_HAMMER1    6.500    0.049    0.319    true
M4-M5    VIA45_VH               6.500    0.031    0.201    false
M4-M5    VIA45_stack_HAMMER1    6.500    0.049    0.320    true
M5-M6    VIA56_HH               6.500    0.067    0.438    false
M5-M6    VIA56_stack_HAMMER1    6.500    0.083    0.539    true
-----------------------------------------------------------------------

**WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.

Ideal and dont_touch net fanout counts:

-----------------------------------------------------------
Min fanout    Max fanout    Number of ideal/dont_touch nets
-----------------------------------------------------------
      1            10                      0
     11           100                      0
    101          1000                      0
   1001         10000                      1
  10001           +                        0
-----------------------------------------------------------

Top ideal and dont_touch nets by fanout:

---------------------
Net name    Fanout ()
---------------------
clk_i         3319
---------------------


Validating CTS configuration done. (took cpu=0:00:01.6 real=0:00:01.8)
Adding exclusion drivers (these will be instances of the smallest area library cells).
No exclusion drivers are needed.
Adding driver cell for primary IO roots...
**WARN: (IMPCCOPT-1397):	CCOpt will not add a driver cell for clock tree clk_i because the root output net clk_i is marked dont_touch.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.8 real=0:00:02.9)
Synthesizing clock trees...
  Preparing To Balance...
**WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk_i...
    Clustering clock_tree clk_i done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    Bottom-up phase done. (took cpu=0:00:00.3 real=0:00:00.3)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
**WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
    Performing a single pass refine place with FGC disabled for datapath.
*** Starting refinePlace (0:08:59 mem=1546.6M) ***
Total net bbox length = 8.637e+05 (4.404e+05 4.233e+05) (ext = 1.856e+04)
Density distribution unevenness ratio = 5.050%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1546.6MB
Summary Report:
Instances move: 0 (out of 18171 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.637e+05 (4.404e+05 4.233e+05) (ext = 1.856e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1546.6MB
*** Finished refinePlace (0:08:59 mem=1546.6M) ***
    Moved 0 and flipped 0 of 3319 clock instance(s) during refinement.
    The largest move was 0 microns for .
**WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.6)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
**WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:01.0 real=0:00:01.0)
    Clock DAG stats after 'Clustering':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Clustering':
      Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
    Primary reporting skew group after 'Clustering':
      skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Clustering':
      skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Clustering done. (took cpu=0:00:01.5 real=0:00:01.5)
  
  Post-Clustering Statistics Report
  =================================
  
  Fanout Statistics:
  
  ------------------------------------------------------------------------------
  Net Type    Count    Mean        Min.      Max.      Std. Dev.    Fanout
                       Fanout      Fanout    Fanout    Fanout       Distribution
  ------------------------------------------------------------------------------
  Trunk         1         1.000        1         1       0.000      {1 <= 2}
  Leaf          1      3319.000     3319      3319       0.000      {1 <= 3320}
  ------------------------------------------------------------------------------
  
  Clustering Failure Statistics:
  
  --------------------------------
  Net Type    Clusters    Clusters
              Tried       Failed
  --------------------------------
    (empty table)
  --------------------------------
  
  
  Update congestion based capacitance...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 3320 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'CPU' of instances=18516 and nets=20568 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CPU.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1484.859M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock DAG stats After congestion update:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations After congestion update:
    Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
  Clock DAG primary half-corner transition distribution After congestion update:
    Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
  Primary reporting skew group After congestion update:
    skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary After congestion update:
    skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
  Update congestion based capacitance done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::Clustering done. (took cpu=0:00:02.1 real=0:00:02.1)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
      Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations':
      skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.2 real=0:00:00.2)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::DRV Fixing done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing unnecessary root buffering':
      Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
    Primary reporting skew group after 'Removing unnecessary root buffering':
      skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing unconstrained drivers':
      Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
    Primary reporting skew group after 'Removing unconstrained drivers':
      skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing insertion delay 1':
      Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
    Primary reporting skew group after 'Reducing insertion delay 1':
      skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing longest path buffering':
      Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
    Primary reporting skew group after 'Removing longest path buffering':
      skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Removing longest path buffering':
      skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Removing longest path buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing insertion delay 2':
      Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
    Primary reporting skew group after 'Reducing insertion delay 2':
      skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.8 real=0:00:00.8)
  CCOpt::Phase::Construction done. (took cpu=0:00:03.3 real=0:00:03.3)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving clock tree routing':
      Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
    Primary reporting skew group after 'Improving clock tree routing':
      skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving clock tree routing':
      skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 1':
      Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
    Primary reporting skew group after 'Reducing clock tree power 1':
      skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 2':
      Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
    Primary reporting skew group after 'Reducing clock tree power 2':
      skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Reducing Power done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 3 fragments, 3 fraglets and 4 vertices; 24 variables and 52 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off min insertion delay target for skew_group clk_i/func_mode from 0.932ns to 0.000ns.
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.3 real=0:00:00.3)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Running the trial balancer to estimate the amount of delay to be added in Balancing...
      Estimated delay to be added in balancing: 0.000ns
    Running the trial balancer to estimate the amount of delay to be added in Balancing done.
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 2 Succeeded: 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew':
          Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
        Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after 'Approximately balancing fragments bottom up':
          Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
        Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
          Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing fragments step':
      Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.6 real=0:00:00.6)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after Approximately balancing fragments:
    Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
  Primary reporting skew group after Approximately balancing fragments:
    skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary after Approximately balancing fragments:
    skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving fragments clock skew':
      Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
    Primary reporting skew group after 'Improving fragments clock skew':
      skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving fragments clock skew done. (took cpu=0:00:00.2 real=0:00:00.2)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 3 fragments, 3 fraglets and 4 vertices; 24 variables and 52 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
          Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing step':
      Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
    Primary reporting skew group after 'Approximately balancing step':
      skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Approximately balancing step':
      skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing step done. (took cpu=0:00:00.3 real=0:00:00.3)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree overload':
      Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
    Primary reporting skew group after 'Fixing clock tree overload':
      skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Fixing clock tree overload done. (took cpu=0:00:00.2 real=0:00:00.2)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing paths':
      Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
    Primary reporting skew group after 'Approximately balancing paths':
      skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing paths done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Balancing done. (took cpu=0:00:01.6 real=0:00:01.6)
  Stage::Polishing...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 3320 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'CPU' of instances=18516 and nets=20568 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CPU.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1484.859M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock DAG stats After congestion update:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations After congestion update:
    Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
  Clock DAG primary half-corner transition distribution After congestion update:
    Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
  Primary reporting skew group After congestion update:
    skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary After congestion update:
    skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
  Merging balancing drivers for power...
    Tried: 2 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Merging balancing drivers for power':
      Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
    Primary reporting skew group after 'Merging balancing drivers for power':
      skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.2 real=0:00:00.2)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving clock skew':
      Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
    Primary reporting skew group after 'Improving clock skew':
      skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving clock skew':
      skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving clock skew done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=0.000pF fall=0.000pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 3':
      Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
    Primary reporting skew group after 'Reducing clock tree power 3':
      skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving insertion delay':
      Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
    Primary reporting skew group after 'Improving insertion delay':
      skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving insertion delay':
      skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving insertion delay done. (took cpu=0:00:00.2 real=0:00:00.2)
  Total capacitance is (rise=0.000pF fall=0.000pF), of which (rise=0.000pF fall=0.000pF) is wire, and (rise=0.000pF fall=0.000pF) is gate.
  Stage::Polishing done. (took cpu=0:00:01.3 real=0:00:01.3)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
**WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:09:05 mem=1546.1M) ***
Total net bbox length = 8.637e+05 (4.404e+05 4.233e+05) (ext = 1.856e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1546.1MB
Summary Report:
Instances move: 0 (out of 18171 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.637e+05 (4.404e+05 4.233e+05) (ext = 1.856e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1546.1MB
*** Finished refinePlace (0:09:05 mem=1546.1M) ***
  Moved 0 and flipped 0 of 3319 clock instance(s) during refinement.
  The largest move was 0 microns for .
**WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::Updating netlist done. (took cpu=0:00:00.5 real=0:00:00.5)
  CCOpt::Phase::Implementation done. (took cpu=0:00:03.9 real=0:00:03.9)
  CCOpt::Phase::eGRPC...
  Eagl Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
**WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
Net route status summary:
  Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 20567 (unrouted=1220, trialRouted=19347, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1220, (crossesIlmBounday AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(::ccopt::eagl_route_clock_nets): There are 1 for routing of which 0 have one or more a fixed wires.
NR earlyGlobal start to route leaf nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=2263 numPGBlocks=32960 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=19348  numIgnoredNets=19347
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 1 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.561768e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (1)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 75447
[NR-eGR] Layer2(metal2)(V) length: 3.350233e+05um, number of vias: 104964
[NR-eGR] Layer3(metal3)(H) length: 4.470496e+05um, number of vias: 12860
[NR-eGR] Layer4(metal4)(V) length: 2.127470e+05um, number of vias: 3784
[NR-eGR] Layer5(metal5)(H) length: 1.163706e+05um, number of vias: 332
[NR-eGR] Layer6(metal6)(V) length: 1.318100e+04um, number of vias: 0
[NR-eGR] Total length: 1.124371e+06um, number of vias: 197387
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 3.702304e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 3320
[NR-eGR] Layer2(metal2)(V) length: 1.860680e+04um, number of vias: 4911
[NR-eGR] Layer3(metal3)(H) length: 1.824721e+04um, number of vias: 40
[NR-eGR] Layer4(metal4)(V) length: 8.904000e+01um, number of vias: 2
[NR-eGR] Layer5(metal5)(H) length: 7.999100e+01um, number of vias: 0
[NR-eGR] Layer6(metal6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.702304e+04um, number of vias: 8273
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 3.702304e+04um, number of vias: 8273
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1492.2 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.93 seconds
        Early Global Route - eGR only step done. (took cpu=0:00:01.0 real=0:00:01.0)
Set FIXED routing status on 1 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 20567 (unrouted=1220, trialRouted=19347, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1220, (crossesIlmBounday AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

**WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.3 real=0:00:01.3)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'CPU' of instances=18516 and nets=20568 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CPU.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1492.188M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations eGRPC initial state:
          Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
        Primary reporting skew group eGRPC initial state:
          skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        Skew group summary eGRPC initial state:
          skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
        Moving buffers...
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations eGRPC after moving buffers:
          Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
        Primary reporting skew group eGRPC after moving buffers:
          skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        Skew group summary eGRPC after moving buffers:
          skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
        Moving buffers done. (took cpu=0:00:00.2 real=0:00:00.2)
        Recomputing CTS skew targets...
        Resolving skew group constraints...
          Solving LP: 1 skew groups; 3 fragments, 3 fraglets and 4 vertices; 24 variables and 52 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off min insertion delay target for skew_group clk_i/func_mode from 0.932ns to 0.000ns.
        Resolving skew group constraints done.
        Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
        CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations eGRPC after downsizing:
          Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
        Primary reporting skew group eGRPC after downsizing:
          skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        Skew group summary eGRPC after downsizing:
          skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.2 real=0:00:00.2)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ---------------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
        ---------------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                  0
        trunk              0            0           0            0                    0                  0
        leaf               0            0           0            0                    0                  0
        ---------------------------------------------------------------------------------------------------------
        Total       -            -           -            -                           0 (100%)           0 (100%)
        ---------------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations eGRPC after DRV fixing:
          Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
        Primary reporting skew group eGRPC after DRV fixing:
          skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
        Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 0 insts, 0 nets
      eGRPC done.
    Calling post conditioning for eGRPC done.
  Eagl Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the Eagl->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
**WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:09:08 mem=1549.4M) ***
Total net bbox length = 8.637e+05 (4.404e+05 4.233e+05) (ext = 1.856e+04)
Density distribution unevenness ratio = 5.050%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1549.4MB
Summary Report:
Instances move: 0 (out of 18171 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.637e+05 (4.404e+05 4.233e+05) (ext = 1.856e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1549.4MB
*** Finished refinePlace (0:09:09 mem=1549.4M) ***
  Moved 0 and flipped 0 of 3319 clock instance(s) during refinement.
  The largest move was 0 microns for .
**WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.8 real=0:00:00.8)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:03.5 real=0:00:03.5)
  CCOpt::Phase::Routing...
  Update timing and DAG stats before routing clock trees...
  Clock DAG stats before routing clock trees:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations before routing clock trees:
    Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
  Clock DAG primary half-corner transition distribution before routing clock trees:
    Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
  Primary reporting skew group before routing clock trees:
    skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary before routing clock trees:
    skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
  Update timing and DAG stats before routing clock trees done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
**WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 20567 (unrouted=1220, trialRouted=19347, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1220, (crossesIlmBounday AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(::ccopt::eagl_route_clock_nets): There are 1 for routing of which 1 have one or more a fixed wires.
NR earlyGlobal start to route leaf nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=2263 numPGBlocks=32960 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=19348  numIgnoredNets=19347
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 1 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.561768e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (1)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 75447
[NR-eGR] Layer2(metal2)(V) length: 3.350233e+05um, number of vias: 104964
[NR-eGR] Layer3(metal3)(H) length: 4.470496e+05um, number of vias: 12860
[NR-eGR] Layer4(metal4)(V) length: 2.127470e+05um, number of vias: 3784
[NR-eGR] Layer5(metal5)(H) length: 1.163706e+05um, number of vias: 332
[NR-eGR] Layer6(metal6)(V) length: 1.318100e+04um, number of vias: 0
[NR-eGR] Total length: 1.124371e+06um, number of vias: 197387
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 3.702304e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 3320
[NR-eGR] Layer2(metal2)(V) length: 1.860680e+04um, number of vias: 4911
[NR-eGR] Layer3(metal3)(H) length: 1.824721e+04um, number of vias: 40
[NR-eGR] Layer4(metal4)(V) length: 8.904000e+01um, number of vias: 2
[NR-eGR] Layer5(metal5)(H) length: 7.999100e+01um, number of vias: 0
[NR-eGR] Layer6(metal6)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.702304e+04um, number of vias: 8273
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 3.702304e+04um, number of vias: 8273
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1492.2 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.96 seconds
Generated NR early global route guides for clocks to: /tmp/innovus_temp_29577_cad21_b08034_lxvTg4/.rgfF1O7O9
      Early Global Route - eGR->NR step done. (took cpu=0:00:01.0 real=0:00:01.0)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 1 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 1 nets.
  Preferred NanoRoute mode settings: Current
-droutePostRouteSpreadWire auto
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=05/18 17:44:54, mem=1191.8M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Thu May 18 17:44:54 2023
#
#WARNING (NRDB-733) PIN DataOrReg in CELL_VIEW CPU does not have physical port.
#WARNING (NRDB-733) PIN address[0] in CELL_VIEW CPU does not have physical port.
#WARNING (NRDB-733) PIN address[1] in CELL_VIEW CPU does not have physical port.
#WARNING (NRDB-733) PIN address[2] in CELL_VIEW CPU does not have physical port.
#WARNING (NRDB-733) PIN address[3] in CELL_VIEW CPU does not have physical port.
#WARNING (NRDB-733) PIN address[4] in CELL_VIEW CPU does not have physical port.
#WARNING (NRDB-733) PIN clk_i in CELL_VIEW CPU does not have physical port.
#WARNING (NRDB-733) PIN easter_egg[0] in CELL_VIEW CPU does not have physical port.
#WARNING (NRDB-733) PIN easter_egg[1] in CELL_VIEW CPU does not have physical port.
#WARNING (NRDB-733) PIN easter_egg[2] in CELL_VIEW CPU does not have physical port.
#WARNING (NRDB-733) PIN instr_i[0] in CELL_VIEW CPU does not have physical port.
#WARNING (NRDB-733) PIN instr_i[1] in CELL_VIEW CPU does not have physical port.
#WARNING (NRDB-733) PIN instr_i[2] in CELL_VIEW CPU does not have physical port.
#WARNING (NRDB-733) PIN instr_i[3] in CELL_VIEW CPU does not have physical port.
#WARNING (NRDB-733) PIN instr_i[4] in CELL_VIEW CPU does not have physical port.
#WARNING (NRDB-733) PIN instr_i[5] in CELL_VIEW CPU does not have physical port.
#WARNING (NRDB-733) PIN instr_i[6] in CELL_VIEW CPU does not have physical port.
#WARNING (NRDB-733) PIN instr_i[7] in CELL_VIEW CPU does not have physical port.
#WARNING (NRDB-733) PIN is_positive in CELL_VIEW CPU does not have physical port.
#WARNING (NRDB-733) PIN reset in CELL_VIEW CPU does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Start routing data preparation on Thu May 18 17:44:55 2023
#
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.240.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.240.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 1.200.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 1.200.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 1.980] has 20566 nets.
# metal1       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.500
# metal2       V   Track-Pitch = 0.620    Line-2-Via Pitch = 0.560
# metal3       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# metal4       V   Track-Pitch = 0.620    Line-2-Via Pitch = 0.560
# metal5       H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# metal6       V   Track-Pitch = 2.480    Line-2-Via Pitch = 2.200
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.560.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1244.53 (MB), peak = 1365.12 (MB)
#Merging special wires...
#reading routing guides ......
#WARNING (NRGR-8) Clock net clk_i bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net clk_i bottom preferred routing layer as 1.
#
#Finished routing data preparation on Thu May 18 17:44:58 2023
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 17.85 (MB)
#Total memory = 1245.34 (MB)
#Peak memory = 1365.12 (MB)
#
#
#Start global routing on Thu May 18 17:44:58 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Thu May 18 17:44:58 2023
#
#Start routing resource analysis on Thu May 18 17:44:58 2023
#
#Routing resource analysis is done on Thu May 18 17:44:58 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        1598         813       25921    63.54%
#  metal2         V        1513         664       25921    38.72%
#  metal3         H        1603         808       25921    36.79%
#  metal4         V        1493         684       25921    44.13%
#  metal5         H        1603         808       25921    44.14%
#  metal6         V         381         163       25921    37.71%
#  --------------------------------------------------------------
#  Total                   8193      32.08%      155526    44.17%
#
#
#
#
#Global routing data preparation is done on Thu May 18 17:44:58 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1246.97 (MB), peak = 1365.12 (MB)
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1247.76 (MB), peak = 1365.12 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1256.03 (MB), peak = 1365.12 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1270.34 (MB), peak = 1365.12 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1270.46 (MB), peak = 1365.12 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1220 (skipped).
#Total number of selected nets for routing = 1.
#Total number of unselected nets (but routable) for routing = 19347 (skipped).
#Total number of nets in the design = 20568.
#
#19347 skipped nets do not have any wires.
#1 routable net has only global wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default            1               0  
#------------------------------------------
#        Total            1               0  
#------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default            1           19347  
#------------------------------------------
#        Total            1           19347  
#------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  metal1        0(0.00%)   (0.00%)
#  metal2        0(0.00%)   (0.00%)
#  metal3        0(0.00%)   (0.00%)
#  metal4        1(0.01%)   (0.01%)
#  metal5        0(0.00%)   (0.00%)
#  metal6        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total wire length = 41638 um.
#Total half perimeter of net bounding box = 2087 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 0 um.
#Total wire length on LAYER metal3 = 32836 um.
#Total wire length on LAYER metal4 = 8802 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 7674
#Up-Via Summary (total 7674):
#           
#-----------------------
# metal1           3318
# metal2           2968
# metal3           1388
#-----------------------
#                  7674 
#
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.01%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 25.16 (MB)
#Total memory = 1270.50 (MB)
#Peak memory = 1365.12 (MB)
#
#Finished global routing on Thu May 18 17:44:59 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1252.98 (MB), peak = 1365.12 (MB)
#Start Track Assignment.
#Done with 2688 horizontal wires in 2 hboxes and 1010 vertical wires in 2 hboxes.
#Done with 16 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 47462 um.
#Total half perimeter of net bounding box = 2087 um.
#Total wire length on LAYER metal1 = 5546 um.
#Total wire length on LAYER metal2 = 0 um.
#Total wire length on LAYER metal3 = 32659 um.
#Total wire length on LAYER metal4 = 9257 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 7674
#Up-Via Summary (total 7674):
#           
#-----------------------
# metal1           3318
# metal2           2968
# metal3           1388
#-----------------------
#                  7674 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1265.57 (MB), peak = 1365.12 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 38.14 (MB)
#Total memory = 1265.62 (MB)
#Peak memory = 1365.12 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 1.8% of the total area was rechecked for DRC, and 36.9% required routing.
#   number of violations = 3
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        0        0
#	metal3        0        0
#	metal4        3        3
#	Totals        3        3
#cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1280.50 (MB), peak = 1365.12 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        0        0
#	metal3        0        0
#	metal4        1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1281.18 (MB), peak = 1365.12 (MB)
#start 2nd optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        0        0
#	metal3        1        1
#	metal4        1        1
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1281.18 (MB), peak = 1365.12 (MB)
#start 3rd optimization iteration ...
#   number of violations = 5
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        0        0
#	metal2        0        0        0
#	metal3        0        0        0
#	metal4        0        0        0
#	metal5        0        2        2
#	metal6        1        2        3
#	Totals        1        4        5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1281.18 (MB), peak = 1365.12 (MB)
#start 4th optimization iteration ...
#   number of violations = 4
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        0        0
#	metal2        0        0        0
#	metal3        0        0        0
#	metal4        0        1        1
#	metal5        0        1        1
#	metal6        1        1        2
#	Totals        1        3        4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1281.19 (MB), peak = 1365.12 (MB)
#start 5th optimization iteration ...
#   number of violations = 5
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        0        0
#	metal3        1        1
#	metal4        1        1
#	metal5        2        2
#	metal6        1        1
#	Totals        5        5
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1281.19 (MB), peak = 1365.12 (MB)
#start 6th optimization iteration ...
#   number of violations = 12
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        0        0
#	metal2        0        0        0
#	metal3        0        2        2
#	metal4        0        3        3
#	metal5        0        4        4
#	metal6        1        2        3
#	Totals        1       11       12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1281.19 (MB), peak = 1365.12 (MB)
#start 7th optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        0        0
#	metal2        0        0        0
#	metal3        0        0        0
#	metal4        0        0        0
#	metal5        0        2        2
#	metal6        1        3        4
#	Totals        1        5        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1281.05 (MB), peak = 1365.12 (MB)
#start 8th optimization iteration ...
#   number of violations = 10
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        0        0
#	metal3        2        2
#	metal4        3        3
#	metal5        4        4
#	metal6        1        1
#	Totals       10       10
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1272.92 (MB), peak = 1365.12 (MB)
#start 9th optimization iteration ...
#   number of violations = 8
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        0        0
#	metal3        0        0
#	metal4        0        0
#	metal5        5        5
#	metal6        3        3
#	Totals        8        8
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1272.92 (MB), peak = 1365.12 (MB)
#start 10th optimization iteration ...
#   number of violations = 7
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        0        0
#	metal3        0        0
#	metal4        3        3
#	metal5        2        2
#	metal6        2        2
#	Totals        7        7
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1272.92 (MB), peak = 1365.12 (MB)
#start 11th optimization iteration ...
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        0        0
#	metal2        0        0        0
#	metal3        0        0        0
#	metal4        0        0        0
#	metal5        0        0        0
#	metal6        1        2        3
#	Totals        1        2        3
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1285.02 (MB), peak = 1365.12 (MB)
#start 12th optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        0        0
#	metal3        0        0
#	metal4        2        2
#	metal5        3        3
#	metal6        1        1
#	Totals        6        6
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1285.02 (MB), peak = 1365.12 (MB)
#start 13th optimization iteration ...
#   number of violations = 5
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        0        0
#	metal2        0        0        0
#	metal3        0        0        0
#	metal4        0        0        0
#	metal5        0        2        2
#	metal6        1        2        3
#	Totals        1        4        5
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1285.02 (MB), peak = 1365.12 (MB)
#start 14th optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        0        0
#	metal3        0        0
#	metal4        0        0
#	metal5        0        0
#	metal6        2        2
#	Totals        2        2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1285.02 (MB), peak = 1365.12 (MB)
#start 15th optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        0        0
#	metal3        0        0
#	metal4        0        0
#	metal5        0        0
#	metal6        2        2
#	Totals        2        2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1285.02 (MB), peak = 1365.12 (MB)
#start 16th optimization iteration ...
#   number of violations = 4
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        0        0
#	metal2        0        0        0
#	metal3        0        0        0
#	metal4        0        1        1
#	metal5        0        1        1
#	metal6        1        1        2
#	Totals        1        3        4
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1299.69 (MB), peak = 1365.12 (MB)
#start 17th optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        0        0
#	metal3        0        0
#	metal4        2        2
#	Totals        2        2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1299.69 (MB), peak = 1365.12 (MB)
#start 18th optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        0        0
#	metal3        0        0
#	metal4        2        2
#	Totals        2        2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1299.15 (MB), peak = 1365.12 (MB)
#start 19th optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        0        0
#	metal3        0        0
#	metal4        2        2
#	Totals        2        2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1299.29 (MB), peak = 1365.12 (MB)
#start 20th optimization iteration ...
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        0        0
#	metal3        0        0
#	metal4        2        2
#	Totals        2        2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1300.05 (MB), peak = 1365.12 (MB)
#Complete Detail Routing.
#Total wire length = 47905 um.
#Total half perimeter of net bounding box = 2087 um.
#Total wire length on LAYER metal1 = 7 um.
#Total wire length on LAYER metal2 = 459 um.
#Total wire length on LAYER metal3 = 35199 um.
#Total wire length on LAYER metal4 = 12239 um.
#Total wire length on LAYER metal5 = 1 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 9898
#Up-Via Summary (total 9898):
#           
#-----------------------
# metal1           3318
# metal2           3317
# metal3           3261
# metal4              2
#-----------------------
#                  9898 
#
#Total number of DRC violations = 2
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 2
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Cpu time = 00:00:25
#Elapsed time = 00:00:25
#Increased memory = -8.66 (MB)
#Total memory = 1256.96 (MB)
#Peak memory = 1365.12 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:25
#Elapsed time = 00:00:25
#Increased memory = -8.65 (MB)
#Total memory = 1256.97 (MB)
#Peak memory = 1365.12 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:30
#Elapsed time = 00:00:30
#Increased memory = 59.61 (MB)
#Total memory = 1251.38 (MB)
#Peak memory = 1365.12 (MB)
#Number of warnings = 42
#Total number of warnings = 44
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu May 18 17:45:25 2023
#
% End globalDetailRoute (date=05/18 17:45:25, total cpu=0:00:30.5, real=0:00:31.0, peak res=1280.0M, current mem=1251.4M)
        NanoRoute done. (took cpu=0:00:30.5 real=0:00:30.4)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 1 net(s)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 20567 (unrouted=20567, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1220, (crossesIlmBounday AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.


CCOpt: Starting congestion repair using flow wrapper.
    Congestion Repair...
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=2263 numPGBlocks=32960 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 1  numPreroutedWires = 11040
[NR-eGR] Read numTotalNets=19348  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 19347 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 19347 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.048416e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      24( 0.05%)       0( 0.00%)   ( 0.05%) 
[NR-eGR] Layer3       7( 0.02%)       0( 0.00%)   ( 0.02%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total       31( 0.01%)       0( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(metal1)(F) length: 7.440000e+00um, number of vias: 75445
[NR-eGR] Layer2(metal2)(V) length: 3.206795e+05um, number of vias: 103336
[NR-eGR] Layer3(metal3)(H) length: 4.615916e+05um, number of vias: 15845
[NR-eGR] Layer4(metal4)(V) length: 2.191230e+05um, number of vias: 3899
[NR-eGR] Layer5(metal5)(H) length: 1.186543e+05um, number of vias: 349
[NR-eGR] Layer6(metal6)(V) length: 1.456336e+04um, number of vias: 0
[NR-eGR] Total length: 1.134619e+06um, number of vias: 198874
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.9, real=0:00:01.0)
    Congestion Repair done. (took cpu=0:00:00.9 real=0:00:00.9)

CCOpt: Done with congestion repair using flow wrapper.

Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 20567 (unrouted=1220, trialRouted=19347, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1220, (crossesIlmBounday AND tooFewTerms=0)])
**WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:32.8 real=0:00:32.7)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'CPU' of instances=18516 and nets=20568 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CPU.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1576.227M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock DAG stats after routing clock trees:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after routing clock trees:
    Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
  Primary reporting skew group after routing clock trees:
    skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary after routing clock trees:
    skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
  CCOpt::Phase::Routing done. (took cpu=0:00:33.6 real=0:00:33.5)
  CCOpt::Phase::PostConditioning...
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
      Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
    Primary reporting skew group PostConditioning after Upsizing to fix DRVs:
      skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Upsizing to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 3 fragments, 3 fraglets and 4 vertices; 24 variables and 52 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off min insertion delay target for skew_group clk_i/func_mode from 0.932ns to 0.000ns.
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations PostConditioning after DRV fixing:
      Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
    Primary reporting skew group PostConditioning after DRV fixing:
      skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
    Buffering to fix DRVs...
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
    Primary reporting skew group PostConditioning after re-buffering DRV fixing:
      skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Buffering to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing:
      Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
    Primary reporting skew group PostConditioning after skew fixing by cell sizing:
      skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Fixing Skew by cell sizing done. (took cpu=0:00:00.2 real=0:00:00.2)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
    Set dirty flag on 0 insts, 0 nets
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'CPU' of instances=18516 and nets=20568 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CPU.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1569.109M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
  PostConditioning done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock: 20567 (unrouted=1220, trialRouted=19347, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1220, (crossesIlmBounday AND tooFewTerms=0)])
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.1 real=0:00:01.1)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -----------------------------------------------------------
  Cell type                     Count    Area     Capacitance
  -----------------------------------------------------------
  Buffers                         0      0.000       0.000
  Inverters                       0      0.000       0.000
  Integrated Clock Gates          0      0.000       0.000
  Non-Integrated Clock Gates      0      0.000       0.000
  Clock Logic                     0      0.000       0.000
  All                             0      0.000       0.000
  -----------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top         0.000
  Trunk       0.000
  Leaf        0.000
  Total       0.000
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.000    0.000    0.000
  Leaf     0.000    0.000    0.000
  Total    0.000    0.000    0.000
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  3319     0.000     0.000       0.000      0.000    0.000
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  -----------------------------------------------------------------------------
  Type      Units    Count    Average    Std. Dev.    Sum     Top 10 violations
  -----------------------------------------------------------------------------
  Fanout      -        1       3219          0        3219    [3219]
  -----------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution      Over Target
  ------------------------------------------------------------------------------------------------------
  Leaf        0.222       1       0.000       0.000      0.000    0.000    {1 <= 0.044ns}         -
  ------------------------------------------------------------------------------------------------------
  
  
  Primary reporting skew group summary at end of CTS:
  ===================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner          Skew Group         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  DC_max:setup.late    clk_i/func_mode    0.000     0.000     0.000       0.134         0.000           0.000           0.000        0.000     100% {0.000, 0.000}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner          Skew Group         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  DC_max:setup.late    clk_i/func_mode    0.000     0.000     0.000       0.134         0.000           0.000           0.000        0.000     100% {0.000, 0.000}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.3 real=0:00:00.3)
Synthesizing clock trees done.
Tidy Up And Update Timing...
Connecting clock gate test enables...
Connecting clock gate test enables done.
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: CPU
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1660.91)
Total number of fetched objects 19918
Total number of fetched objects 19918
End delay calculation. (MEM=1737.96 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1737.96 CPU=0:00:02.5 REAL=0:00:02.0)
	Clock: clk_i, View: av_func_mode_max, Ideal Latency: 1, Propagated Latency: 0
	 Executing: set_clock_latency -source -early -max -rise 1 [get_pins clk_i]
	Clock: clk_i, View: av_func_mode_max, Ideal Latency: 1, Propagated Latency: 0
	 Executing: set_clock_latency -source -late -max -rise 1 [get_pins clk_i]
	Clock: clk_i, View: av_func_mode_max, Ideal Latency: 1, Propagated Latency: 0
	 Executing: set_clock_latency -source -early -max -fall 1 [get_pins clk_i]
	Clock: clk_i, View: av_func_mode_max, Ideal Latency: 1, Propagated Latency: 0
	 Executing: set_clock_latency -source -late -max -fall 1 [get_pins clk_i]
	Clock: clk_i, View: av_scan_mode_min, Ideal Latency: 1, Propagated Latency: 0
	 Executing: set_clock_latency -source -early -min -rise 1 [get_pins clk_i]
	Clock: clk_i, View: av_scan_mode_min, Ideal Latency: 1, Propagated Latency: 0
	 Executing: set_clock_latency -source -late -min -rise 1 [get_pins clk_i]
	Clock: clk_i, View: av_scan_mode_min, Ideal Latency: 1, Propagated Latency: 0
	 Executing: set_clock_latency -source -early -min -fall 1 [get_pins clk_i]
	Clock: clk_i, View: av_scan_mode_min, Ideal Latency: 1, Propagated Latency: 0
	 Executing: set_clock_latency -source -late -min -fall 1 [get_pins clk_i]
	Clock: clk_i, View: av_scan_mode_max, Ideal Latency: 1, Propagated Latency: 0
	 Executing: set_clock_latency -source -early -max -rise 1 [get_pins clk_i]
	Clock: clk_i, View: av_scan_mode_max, Ideal Latency: 1, Propagated Latency: 0
	 Executing: set_clock_latency -source -late -max -rise 1 [get_pins clk_i]
	Clock: clk_i, View: av_scan_mode_max, Ideal Latency: 1, Propagated Latency: 0
	 Executing: set_clock_latency -source -early -max -fall 1 [get_pins clk_i]
	Clock: clk_i, View: av_scan_mode_max, Ideal Latency: 1, Propagated Latency: 0
	 Executing: set_clock_latency -source -late -max -fall 1 [get_pins clk_i]
	Clock: clk_i, View: av_func_mode_min, Ideal Latency: 1, Propagated Latency: 0
	 Executing: set_clock_latency -source -early -min -rise 1 [get_pins clk_i]
	Clock: clk_i, View: av_func_mode_min, Ideal Latency: 1, Propagated Latency: 0
	 Executing: set_clock_latency -source -late -min -rise 1 [get_pins clk_i]
	Clock: clk_i, View: av_func_mode_min, Ideal Latency: 1, Propagated Latency: 0
	 Executing: set_clock_latency -source -early -min -fall 1 [get_pins clk_i]
	Clock: clk_i, View: av_func_mode_min, Ideal Latency: 1, Propagated Latency: 0
	 Executing: set_clock_latency -source -late -min -fall 1 [get_pins clk_i]
Setting all clocks to propagated mode.
Clock DAG stats after update timingGraph:
  cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
  cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
  sink capacitance : count=3319, total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
  wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
Clock DAG net violations after update timingGraph:
  Fanout : {count=1, worst=[3219]} avg=3219 sd=0 sum=3219
Clock DAG primary half-corner transition distribution after update timingGraph:
  Leaf : target=0.222ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.044ns}
Primary reporting skew group after update timingGraph:
  skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
Skew group summary after update timingGraph:
  skew_group clk_i/func_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.134, 100% {0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
Logging CTS constraint violations...
  Clock tree clk_i has 1 cts_max_fanout violation.
**WARN: (IMPCCOPT-1157):	Did not meet the max_fanout constraint. Node the root driver for clock_tree clk_i at (195.900,1348.660), in power domain auto-default, has 3319 fanout.

Type 'man IMPCCOPT-1157' for more detail.
**WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 1.000ns (+/- 0.067ns) for skew group clk_i/func_mode. Achieved shortest insertion delay of 0.000ns.
Type 'man IMPCCOPT-1026' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:06.4 real=0:00:06.4)
Copying last skew targets (including wire skew targets) from clk_i/func_mode to clk_i/scan_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from clk_i/func_mode to clk_i/scan_mode (the duplicate skew group).
Runtime done. (took cpu=0:00:55.3 real=0:00:55.4)
Runtime Summary
===============
Clock Runtime:  (21%) Core CTS          11.63 (Init 2.30, Construction 2.48, Implementation 3.25, eGRPC 1.52, PostConditioning 0.89, Other 1.20)
Clock Runtime:  (75%) CTS services      41.71 (RefinePlace 1.80, EarlyGlobalClock 2.05, NanoRoute 30.42, ExtractRC 1.09, TimingAnalysis 6.35)
Clock Runtime:   (3%) Other CTS          2.02 (Init 1.09, CongRepair 0.93)
Clock Runtime: (100%) Total             55.36

**WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1026        1  Did not meet the insertion delay target ...
WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
WARNING   IMPCCOPT-1059        3  %s%s from %s to %s.                      
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
WARNING   IMPCCOPT-1397        1  CCOpt will not add a driver cell for clo...
WARNING   IMPCCOPT-1157        1  Did not meet the max_fanout constraint. ...
WARNING   IMPCCOPT-1183        1  The library has no usable balanced %ss f...
WARNING   IMPCCOPT-4313        1  %s cannot determine the drive strength o...
WARNING   IMPTCM-77           17  Option "%s" for command %s is obsolete a...
*** Message Summary: 36 warning(s), 0 error(s)

#% End ccopt_design (date=05/18 17:45:34, total cpu=0:00:55.5, real=0:00:55.0, peak res=1291.5M, current mem=1291.5M)
<CMD> getCTSMode -engine -quiet
<CMD> ctd_win -id ctd_window
<CMD> update_constraint_mode -name func_mode -sdc_files design/CPU_cts.sdc 
Reading timing constraints file 'design/CPU_cts.sdc' ...
Current (total cpu=0:10:29, real=0:23:14, peak res=1365.1M, current mem=1205.7M)
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File design/CPU_cts.sdc, Line 23).

INFO (CTE): Reading of timing constraints file design/CPU_cts.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 7 of File design/CPU_cts.sdc : Skipped unsupported command: set_fix_hold


Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1212.9M, current mem=1212.9M)
Current (total cpu=0:10:29, real=0:23:14, peak res=1365.1M, current mem=1212.9M)
Reading timing constraints file '/tmp/innovus_temp_29577_cad21_b08034_lxvTg4/.mmmcolM9LL/modes/scan_mode/scan_mode.sdc' ...
Current (total cpu=0:10:29, real=0:23:14, peak res=1365.1M, current mem=1212.9M)
CPU
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1213.3M, current mem=1213.3M)
Current (total cpu=0:10:29, real=0:23:14, peak res=1365.1M, current mem=1213.3M)
<CMD> update_constraint_mode -name scan_mode -sdc_files design/CPU_cts.sdc 
Reading timing constraints file '/tmp/innovus_temp_29577_cad21_b08034_lxvTg4/.mmmcrI7jF1/modes/func_mode/func_mode.sdc' ...
Current (total cpu=0:10:31, real=0:23:27, peak res=1365.1M, current mem=1205.4M)
CPU
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1213.6M, current mem=1213.6M)
Current (total cpu=0:10:31, real=0:23:27, peak res=1365.1M, current mem=1213.6M)
Reading timing constraints file 'design/CPU_cts.sdc' ...
Current (total cpu=0:10:31, real=0:23:28, peak res=1365.1M, current mem=1213.6M)
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File design/CPU_cts.sdc, Line 23).

INFO (CTE): Reading of timing constraints file design/CPU_cts.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 7 of File design/CPU_cts.sdc : Skipped unsupported command: set_fix_hold


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1213.9M, current mem=1213.9M)
Current (total cpu=0:10:31, real=0:23:28, peak res=1365.1M, current mem=1213.9M)
<CMD> create_ccopt_clock_tree_spec -file ccopt.spec
Creating clock tree spec for modes (timing configs): func_mode scan_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
**ERROR: (IMPCCOPT-2048):	Clock tree extraction failed. Reason Cannot run automatic clock tree extraction as clock trees are already defined..


*** Memory Usage v#1 (Current mem = 1607.777M, initial mem = 179.633M) ***
*** Message Summary: 1281 warning(s), 1 error(s)

--- Ending "Innovus" (totcpu=0:10:35, real=0:24:12, mem=1607.8M) ---
