#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Oct 24 23:24:48 2024
# Process ID: 25900
# Current directory: E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.runs/synth_1
# Command line: vivado.exe -log ALU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ALU.tcl
# Log file: E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.runs/synth_1/ALU.vds
# Journal file: E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.runs/synth_1\vivado.jou
# Running On: DESKTOP-BNN7EGG, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 4, Host memory: 16844 MB
#-----------------------------------------------------------
source ALU.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 438.098 ; gain = 163.289
Command: read_checkpoint -auto_incremental -incremental E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/utils_1/imports/synth_1/Adder.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/utils_1/imports/synth_1/Adder.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top ALU -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28560
WARNING: [Synth 8-9694] invalid size of integer constant literal [E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sources_1/new/Adder_Subtractor.v:85]
WARNING: [Synth 8-9694] invalid size of integer constant literal [E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sources_1/new/Adder_Subtractor.v:90]
WARNING: [Synth 8-9694] invalid size of integer constant literal [E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sources_1/new/Adder_Subtractor.v:102]
WARNING: [Synth 8-9694] invalid size of integer constant literal [E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sources_1/new/Adder_Subtractor.v:126]
WARNING: [Synth 8-9694] invalid size of integer constant literal [E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sources_1/new/Adder_Subtractor.v:127]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 881.160 ; gain = 410.160
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'Adder_Subtractor' [E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sources_1/new/Adder_Subtractor.v:23]
INFO: [Synth 8-6157] synthesizing module 'Adder' [E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sources_1/new/Adder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (0#1) [E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sources_1/new/Adder.v:22]
INFO: [Synth 8-6157] synthesizing module 'Subtractor' [E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sources_1/new/Subtractor.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Subtractor' (0#1) [E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sources_1/new/Subtractor.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Adder_Subtractor' (0#1) [E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sources_1/new/Adder_Subtractor.v:23]
INFO: [Synth 8-6157] synthesizing module 'Multiplication' [E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sources_1/new/Multiplication.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Multiplication' (0#1) [E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sources_1/new/Multiplication.v:23]
INFO: [Synth 8-6157] synthesizing module 'Divider' [E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sources_1/new/Divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Divider' (0#1) [E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sources_1/new/Divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'mantissa_C_add_reg' and it is trimmed from '25' to '23' bits. [E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sources_1/new/Adder.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'mantissa_C_sub_reg' and it is trimmed from '24' to '23' bits. [E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sources_1/new/Subtractor.v:64]
WARNING: [Synth 8-7129] Port B_sub[31] in module Subtractor is either unconnected or has no load
WARNING: [Synth 8-7129] Port B_add[31] in module Adder is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 979.512 ; gain = 508.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 979.512 ; gain = 508.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 979.512 ; gain = 508.512
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
WARNING: [Synth 8-327] inferring latch for variable 'A_addsub_reg_reg' [E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sources_1/new/Adder_Subtractor.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'B_addsub_reg_reg' [E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.srcs/sources_1/new/Adder_Subtractor.v:39]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 979.512 ; gain = 508.512
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   25 Bit       Adders := 1     
	   3 Input   24 Bit       Adders := 1     
	   3 Input    9 Bit       Adders := 2     
	   3 Input    8 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 26    
	  25 Input    8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 15    
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   25 Bit        Muxes := 3     
	   2 Input   24 Bit        Muxes := 28    
	   2 Input   23 Bit        Muxes := 27    
	   2 Input    8 Bit        Muxes := 29    
	   2 Input    2 Bit        Muxes := 24    
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul/mult_EXPO_Sum1, operation Mode is: A*B.
DSP Report: operator mul/mult_EXPO_Sum1 is absorbed into DSP mul/mult_EXPO_Sum1.
DSP Report: operator mul/mult_EXPO_Sum1 is absorbed into DSP mul/mult_EXPO_Sum1.
DSP Report: Generating DSP mul/mult_EXPO_Sum1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul/mult_EXPO_Sum1 is absorbed into DSP mul/mult_EXPO_Sum1.
DSP Report: operator mul/mult_EXPO_Sum1 is absorbed into DSP mul/mult_EXPO_Sum1.
WARNING: [Synth 8-7129] Port B_sub[31] in module Subtractor is either unconnected or has no load
WARNING: [Synth 8-7129] Port B_add[31] in module Adder is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (B_addsub_reg_reg[31]) is unused and will be removed from module Adder_Subtractor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:52 . Memory (MB): peak = 1356.547 ; gain = 885.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Multiplication | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Multiplication | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:52 . Memory (MB): peak = 1365.445 ; gain = 894.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:53 . Memory (MB): peak = 1365.445 ; gain = 894.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:01:00 . Memory (MB): peak = 1365.445 ; gain = 894.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:01:00 . Memory (MB): peak = 1365.445 ; gain = 894.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:01:00 . Memory (MB): peak = 1365.445 ; gain = 894.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:01:00 . Memory (MB): peak = 1365.445 ; gain = 894.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:01:00 . Memory (MB): peak = 1365.445 ; gain = 894.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:01:00 . Memory (MB): peak = 1365.445 ; gain = 894.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Multiplication | A*B          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Multiplication | PCIN>>17+A*B | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   370|
|2     |DSP48E1 |     2|
|3     |LUT1    |    52|
|4     |LUT2    |   276|
|5     |LUT3    |  1186|
|6     |LUT4    |   177|
|7     |LUT5    |   366|
|8     |LUT6    |   528|
|9     |LD      |    63|
|10    |IBUF    |    66|
|11    |OBUF    |    32|
+------+--------+------+

Report Instance Areas: 
+------+------------+-----------------+------+
|      |Instance    |Module           |Cells |
+------+------------+-----------------+------+
|1     |top         |                 |  3118|
|2     |  adder_sub |Adder_Subtractor |  1039|
|3     |    u1      |Adder            |   216|
|4     |    u2      |Subtractor       |   617|
|5     |  div       |Divider          |  1913|
|6     |  mul       |Multiplication   |    68|
+------+------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:01:00 . Memory (MB): peak = 1365.445 ; gain = 894.445
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:01:00 . Memory (MB): peak = 1365.445 ; gain = 894.445
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:01:00 . Memory (MB): peak = 1365.445 ; gain = 894.445
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1377.508 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 435 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 63 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1381.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 63 instances were transformed.
  LD => LDCE (inverted pins: G): 63 instances

Synth Design complete | Checksum: e3035f81
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:01:03 . Memory (MB): peak = 1381.152 ; gain = 918.180
INFO: [Common 17-1381] The checkpoint 'E:/ENTC/5th_sem/DigitalSystemDesign/ALU/ALU.runs/synth_1/ALU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ALU_utilization_synth.rpt -pb ALU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 24 23:26:11 2024...
