{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510268002021 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510268002021 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 09 17:53:21 2017 " "Processing started: Thu Nov 09 17:53:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510268002021 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1510268002021 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alarm_clock -c alarm_clock --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off alarm_clock -c alarm_clock --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1510268002021 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1510268002391 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1510268002391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alarm_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarm_clock-alarm_clock_arch " "Found design unit 1: alarm_clock-alarm_clock_arch" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510268012167 ""} { "Info" "ISGN_ENTITY_NAME" "1 alarm_clock " "Found entity 1: alarm_clock" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510268012167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510268012167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_clock_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file alarm_clock_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarm_clock_package " "Found design unit 1: alarm_clock_package" {  } { { "alarm_clock_package.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510268012174 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alarm_clock_package-body " "Found design unit 2: alarm_clock_package-body" {  } { { "alarm_clock_package.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock_package.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510268012174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510268012174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-debounce_arch " "Found design unit 1: debounce-debounce_arch" {  } { { "debounce.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/debounce.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510268012182 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/debounce.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510268012182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1510268012182 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alarm_clock " "Elaborating entity \"alarm_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1510268012283 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "alarm alarm_clock.vhd(12) " "VHDL Signal Declaration warning at alarm_clock.vhd(12): used implicit default value for signal \"alarm\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1510268012284 "|alarm_clock"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "am_pm alarm_clock.vhd(13) " "VHDL Signal Declaration warning at alarm_clock.vhd(13): used implicit default value for signal \"am_pm\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1510268012284 "|alarm_clock"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hours7 alarm_clock.vhd(14) " "VHDL Signal Declaration warning at alarm_clock.vhd(14): used implicit default value for signal \"hours7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1510268012284 "|alarm_clock"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hours6 alarm_clock.vhd(14) " "VHDL Signal Declaration warning at alarm_clock.vhd(14): used implicit default value for signal \"hours6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1510268012284 "|alarm_clock"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "minutes5 alarm_clock.vhd(15) " "VHDL Signal Declaration warning at alarm_clock.vhd(15): used implicit default value for signal \"minutes5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1510268012285 "|alarm_clock"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "minutes4 alarm_clock.vhd(15) " "VHDL Signal Declaration warning at alarm_clock.vhd(15): used implicit default value for signal \"minutes4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1510268012285 "|alarm_clock"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "seconds3 alarm_clock.vhd(16) " "VHDL Signal Declaration warning at alarm_clock.vhd(16): used implicit default value for signal \"seconds3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1510268012285 "|alarm_clock"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "seconds2 alarm_clock.vhd(16) " "VHDL Signal Declaration warning at alarm_clock.vhd(16): used implicit default value for signal \"seconds2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1510268012285 "|alarm_clock"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "db_alarm_set alarm_clock.vhd(28) " "Verilog HDL or VHDL warning at alarm_clock.vhd(28): object \"db_alarm_set\" assigned a value but never read" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1510268012285 "|alarm_clock"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "db_clock_set alarm_clock.vhd(28) " "Verilog HDL or VHDL warning at alarm_clock.vhd(28): object \"db_clock_set\" assigned a value but never read" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1510268012286 "|alarm_clock"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "db_hour_set alarm_clock.vhd(28) " "Verilog HDL or VHDL warning at alarm_clock.vhd(28): object \"db_hour_set\" assigned a value but never read" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1510268012289 "|alarm_clock"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "db_minute_set alarm_clock.vhd(28) " "Verilog HDL or VHDL warning at alarm_clock.vhd(28): object \"db_minute_set\" assigned a value but never read" {  } { { "alarm_clock.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1510268012289 "|alarm_clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:alarm_btn " "Elaborating entity \"debounce\" for hierarchy \"debounce:alarm_btn\"" {  } { { "alarm_clock.vhd" "alarm_btn" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1510268012359 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "old_btn debounce.vhd(16) " "VHDL Process Statement warning at debounce.vhd(16): inferring latch(es) for signal or variable \"old_btn\", which holds its previous value in one or more paths through the process" {  } { { "debounce.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/debounce.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1510268012360 "|alarm_clock|debounce:alarm_btn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "old_btn debounce.vhd(23) " "Inferred latch for \"old_btn\" at debounce.vhd(23)" {  } { { "debounce.vhd" "" { Text "F:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/debounce.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1510268012360 "|alarm_clock|debounce:alarm_btn"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "665 " "Peak virtual memory: 665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510268013271 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 09 17:53:33 2017 " "Processing ended: Thu Nov 09 17:53:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510268013271 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510268013271 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510268013271 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1510268013271 ""}
