<component id="root" name="root">
	<component id="system" name="system">
		
		<param name="number_of_cores" value="4" />
		<param name="number_of_L1Directories" value="1" />
		<param name="number_of_L2Directories" value="1" />
		<param name="number_of_L2s" value="2" /> 
		<param name="Private_L2" value="0" />
		<param name="number_of_L3s" value="1" /> 
		<param name="number_of_NoCs" value="1" />
		<param name="homogeneous_cores" value="0" />
		<param name="homogeneous_L2s" value="0" />
		<param name="homogeneous_L1Directories" value="0" />
		<param name="homogeneous_L2Directories" value="0" />
		<param name="homogeneous_L3s" value="0" />
		<param name="homogeneous_ccs" value="1" />
		<param name="homogeneous_NoCs" value="1" />
		<param name="core_tech_node" value="32" />
		<param name="target_core_clockrate" value="1000" />
		<param name="temperature" value="380" /> 
		<param name="number_cache_levels" value="3" />
		<param name="interconnect_projection_type" value="0" />
		<param name="device_type" value="1" />
		<param name="longer_channel_device" value="1" />
		<param name="machine_bits" value="64" />
		<param name="virtual_address_width" value="64" />
		<param name="physical_address_width" value="52" />
		<param name="virtual_memory_page_size" value="4096" />
		 
		<stat name="total_cycles" value="2097152" />
		<stat name="idle_cycles" value="0" />
		<stat name="busy_cycles" value="2097152" />
			
		
		<component id="system.core0" name="core0">
			
			<param name="clock_rate" value="1000" />
			<param name="instruction_length" value="32" />
			<param name="opcode_width" value="9" />
			<param name="machine_type" value="1" />
			
			<param name="number_hardware_threads" value="1" />
			 
			<param name="fetch_width" value="1" />
			
			<param name="number_instruction_fetch_ports" value="1" />
			<param name="decode_width" value="1" />
			
			<param name="issue_width" value="1" />
			
			<param name="commit_width" value="1" />
			
			<param name="fp_issue_width" value="1" />
			<param name="prediction_width" value="0" /> 
			
			 
			<param name="pipelines_per_core" value="1,1" />
			
			<param name="pipeline_depth" value="6,6" />
			
			
			<param name="ALU_per_core" value="1" />
			
			<param name="MUL_per_core" value="1" />
			
			<param name="FPU_per_core" value="0.125" />		
			
			<param name="instruction_buffer_size" value="16" />
			
			<param name="decoded_stream_buffer_size" value="16" />
			<param name="instruction_window_scheme" value="0" />
			
			<param name="instruction_window_size" value="16" />
			<param name="fp_instruction_window_size" value="16" />
			
			<param name="ROB_size" value="80" />
			
			
			<param name="archi_Regs_IRF_size" value="32" />		
			<param name="archi_Regs_FRF_size" value="32" />
			
			<param name="phy_Regs_IRF_size" value="80" />
			<param name="phy_Regs_FRF_size" value="80" />
			
			<param name="rename_scheme" value="0" />
			
			<param name="register_windows_size" value="8" />
			
			
			<param name="LSU_order" value="inorder" />
			<param name="store_buffer_size" value="32" />
			
			<param name="load_buffer_size" value="32" />	
			 
			<param name="memory_ports" value="1" />	
				
			
			<param name="RAS_size" value="32" />						
			
			
			<stat name="total_instructions" value="1967469" />
			<stat name="int_instructions" value="1042791" />
			<stat name="fp_instructions" value="2" />
			<stat name="branch_instructions" value="197600" />
			<stat name="branch_mispredictions" value="14321" />
			<stat name="load_instructions" value="305607" />
			<stat name="store_instructions" value="309553" />
			<stat name="committed_instructions" value="1644187" />
			<stat name="committed_int_instructions" value="880265" />
			<stat name="committed_fp_instructions" value="2" />
			<stat name="pipeline_duty_cycle" value="0.196" />
			
			<stat name="total_cycles" value="2097152" />
		    <stat name="idle_cycles" value="0" />
		    <stat name="busy_cycles" value="2097152" />
			
			
			<stat name="ROB_reads" value="1644187" />
			<stat name="ROB_writes" value="1967469" />
			
			<stat name="rename_reads" value="2467271" /> 
			<stat name="rename_writes" value="1362870" />
			<stat name="fp_rename_reads" value="200000" />
			<stat name="fp_rename_writes" value="100000" />
			
			
			<stat name="inst_window_reads" value="1168488" />
			<stat name="inst_window_writes" value="1352309" />
			<stat name="inst_window_wakeup_accesses" value="1664891" />
			<stat name="fp_inst_window_reads" value="200000" />
			<stat name="fp_inst_window_writes" value="200000" />
			<stat name="fp_inst_window_wakeup_accesses" value="400000" />
			
			<stat name="int_regfile_reads" value="2023642" />
			<stat name="float_regfile_reads" value="100000" />
			<stat name="int_regfile_writes" value="1253996" />
			<stat name="float_regfile_writes" value="50000" />
			
			<stat name="function_calls" value="21482" />
			<stat name="context_switches" value="42786" />
			
			
			<stat name="ialu_accesses" value="902188" />			
			<stat name="fpu_accesses" value="2" />
			<stat name="mul_accesses" value="200000" />
			<stat name="cdb_alu_accesses" value="300000" />
			<stat name="cdb_mul_accesses" value="200000" />
			<stat name="cdb_fpu_accesses" value="100000" />
			
			
			
			<stat name="IFU_duty_cycle" value="0.25" />			
			<stat name="LSU_duty_cycle" value="0.25" />
			<stat name="MemManU_I_duty_cycle" value="0.25" />
			<stat name="MemManU_D_duty_cycle" value="0.25" />
			<stat name="ALU_duty_cycle" value="1" />
			<stat name="MUL_duty_cycle" value="0.3" />
			<stat name="FPU_duty_cycle" value="0.3" />
			<stat name="ALU_cdb_duty_cycle" value="1" />
			<stat name="MUL_cdb_duty_cycle" value="0.3" />
			<stat name="FPU_cdb_duty_cycle" value="0.3" />
			<component id="system.core0.predictor" name="PBT">
				
				<param name="local_predictor_size" value="10,3" />
				<param name="local_predictor_entries" value="1024" />
				<param name="global_predictor_entries" value="4096" />
				<param name="global_predictor_bits" value="2" />
				<param name="chooser_predictor_entries" value="4096" />
				<param name="chooser_predictor_bits" value="2" />
				
			</component>
			<component id="system.core0.itlb" name="itlb">
				<param name="number_entries" value="64" />
				<stat name="total_accesses" value="200000" />
				<stat name="total_misses" value="4" />
				<stat name="conflicts" value="0" />	
				
			</component>
			<component id="system.core0.icache" name="icache">
				
				<param name="icache_config" value="32768, 64, 8, 1, 8, 5, 32, 0" />
				
				
				<param name="buffer_sizes" value="16, 16, 16,0" />
				 
				<stat name="read_accesses" value="115376" />
				<stat name="read_misses" value="2771" />
				<stat name="conflicts" value="0" />				
			</component>
			<component id="system.core0.dtlb" name="dtlb">
				<param name="number_entries" value="64" />
				<stat name="total_accesses" value="400000" />
				<stat name="total_misses" value="4" />
				<stat name="conflicts" value="0" />	
			</component>
			<component id="system.core0.dcache" name="dcache">
			        
				<param name="dcache_config" value="32768, 64, 8, 1, 3, 5, 16, 1" />
				<param name="buffer_sizes" value="16, 16, 16, 16" />
					
				<stat name="read_accesses" value="252222" />
				<stat name="write_accesses" value="254019" />
				<stat name="read_misses" value="108995" />
				<stat name="write_misses" value="141532" />
				<stat name="conflicts" value="0" />	
			</component>
			<component id="system.core0.BTB" name="BTB">
			        
				<param name="BTB_config" value="8192,4,2,1, 1,3" />				
				
			</component>
	</component>
		<component id="system.core1" name="core1">
			
			<param name="clock_rate" value="1000" />
			<param name="instruction_length" value="32" />
			<param name="opcode_width" value="9" />
			<param name="machine_type" value="1" />
			
			<param name="number_hardware_threads" value="1" />
			 
			<param name="fetch_width" value="1" />
			
			<param name="number_instruction_fetch_ports" value="1" />
			<param name="decode_width" value="1" />
			
			<param name="issue_width" value="1" />
			
			<param name="commit_width" value="1" />
			
			<param name="fp_issue_width" value="1" />
			<param name="prediction_width" value="0" /> 
			
			 
			<param name="pipelines_per_core" value="1,1" />
			
			<param name="pipeline_depth" value="6,6" />
			
			
			<param name="ALU_per_core" value="1" />
			
			<param name="MUL_per_core" value="1" />
			
			<param name="FPU_per_core" value="0.125" />		
			
			<param name="instruction_buffer_size" value="16" />
			
			<param name="decoded_stream_buffer_size" value="16" />
			<param name="instruction_window_scheme" value="0" />
			
			<param name="instruction_window_size" value="16" />
			<param name="fp_instruction_window_size" value="16" />
			
			<param name="ROB_size" value="80" />
			
			
			<param name="archi_Regs_IRF_size" value="32" />		
			<param name="archi_Regs_FRF_size" value="32" />
			
			<param name="phy_Regs_IRF_size" value="80" />
			<param name="phy_Regs_FRF_size" value="80" />
			
			<param name="rename_scheme" value="0" />
			
			<param name="register_windows_size" value="8" />
			
			
			<param name="LSU_order" value="inorder" />
			<param name="store_buffer_size" value="32" />
			
			<param name="load_buffer_size" value="32" />	
			 
			<param name="memory_ports" value="1" />	
				
			
			<param name="RAS_size" value="32" />						
			
			
			<stat name="total_instructions" value="0" />
			<stat name="int_instructions" value="0" />
			<stat name="fp_instructions" value="0" />
			<stat name="branch_instructions" value="0" />
			<stat name="branch_mispredictions" value="0" />
			<stat name="load_instructions" value="0" />
			<stat name="store_instructions" value="0" />
			<stat name="committed_instructions" value="0" />
			<stat name="committed_int_instructions" value="0" />
			<stat name="committed_fp_instructions" value="0" />
			<stat name="pipeline_duty_cycle" value="0" />
			
			<stat name="total_cycles" value="2097152" />
		    <stat name="idle_cycles" value="0" />
		    <stat name="busy_cycles" value="2097152" />
			
			
			<stat name="ROB_reads" value="1644187" />
			<stat name="ROB_writes" value="1967469" />
			
			<stat name="rename_reads" value="2467271" /> 
			<stat name="rename_writes" value="1362870" />
			<stat name="fp_rename_reads" value="200000" />
			<stat name="fp_rename_writes" value="100000" />
			
			
			<stat name="inst_window_reads" value="1168488" />
			<stat name="inst_window_writes" value="1352309" />
			<stat name="inst_window_wakeup_accesses" value="1664891" />
			<stat name="fp_inst_window_reads" value="200000" />
			<stat name="fp_inst_window_writes" value="200000" />
			<stat name="fp_inst_window_wakeup_accesses" value="400000" />
			
			<stat name="int_regfile_reads" value="2023642" />
			<stat name="float_regfile_reads" value="100000" />
			<stat name="int_regfile_writes" value="1253996" />
			<stat name="float_regfile_writes" value="50000" />
			
			<stat name="function_calls" value="0" />
			<stat name="context_switches" value="0" />
			
			
			<stat name="ialu_accesses" value="0" />			
			<stat name="fpu_accesses" value="0" />
			<stat name="mul_accesses" value="200000" />
			<stat name="cdb_alu_accesses" value="300000" />
			<stat name="cdb_mul_accesses" value="200000" />
			<stat name="cdb_fpu_accesses" value="100000" />
			
			
			
			<stat name="IFU_duty_cycle" value="0.25" />			
			<stat name="LSU_duty_cycle" value="0.25" />
			<stat name="MemManU_I_duty_cycle" value="0.25" />
			<stat name="MemManU_D_duty_cycle" value="0.25" />
			<stat name="ALU_duty_cycle" value="1" />
			<stat name="MUL_duty_cycle" value="0.3" />
			<stat name="FPU_duty_cycle" value="0.3" />
			<stat name="ALU_cdb_duty_cycle" value="1" />
			<stat name="MUL_cdb_duty_cycle" value="0.3" />
			<stat name="FPU_cdb_duty_cycle" value="0.3" />
			<component id="system.core1.predictor" name="PBT">
				
				<param name="local_predictor_size" value="10,3" />
				<param name="local_predictor_entries" value="1024" />
				<param name="global_predictor_entries" value="4096" />
				<param name="global_predictor_bits" value="2" />
				<param name="chooser_predictor_entries" value="4096" />
				<param name="chooser_predictor_bits" value="2" />
				
			</component>
			<component id="system.core1.itlb" name="itlb">
				<param name="number_entries" value="64" />
				<stat name="total_accesses" value="200000" />
				<stat name="total_misses" value="4" />
				<stat name="conflicts" value="0" />	
				
			</component>
			<component id="system.core1.icache" name="icache">
				
				<param name="icache_config" value="32768, 64, 8, 1, 8, 5, 32, 0" />
				
				
				<param name="buffer_sizes" value="16, 16, 16,0" />
				 
				<stat name="read_accesses" value="0" />
				<stat name="read_misses" value="0" />
				<stat name="conflicts" value="0" />				
			</component>
			<component id="system.core1.dtlb" name="dtlb">
				<param name="number_entries" value="64" />
				<stat name="total_accesses" value="400000" />
				<stat name="total_misses" value="4" />
				<stat name="conflicts" value="0" />	
			</component>
			<component id="system.core1.dcache" name="dcache">
			        
				<param name="dcache_config" value="32768, 64, 8, 1, 3, 5, 16, 1" />
				<param name="buffer_sizes" value="16, 16, 16, 16" />
					
				<stat name="read_accesses" value="0" />
				<stat name="write_accesses" value="0" />
				<stat name="read_misses" value="0" />
				<stat name="write_misses" value="0" />
				<stat name="conflicts" value="0" />	
			</component>
			<component id="system.core1.BTB" name="BTB">
			        
				<param name="BTB_config" value="8192,4,2,1, 1,3" />				
				
			</component>
	</component><component id="system.core2" name="core2">
			
			<param name="clock_rate" value="1000" />
			<param name="instruction_length" value="32" />
			<param name="opcode_width" value="9" />
			<param name="machine_type" value="1" />
			
			<param name="number_hardware_threads" value="1" />
			 
			<param name="fetch_width" value="1" />
			
			<param name="number_instruction_fetch_ports" value="1" />
			<param name="decode_width" value="1" />
			
			<param name="issue_width" value="1" />
			
			<param name="commit_width" value="1" />
			
			<param name="fp_issue_width" value="1" />
			<param name="prediction_width" value="0" /> 
			
			 
			<param name="pipelines_per_core" value="1,1" />
			
			<param name="pipeline_depth" value="6,6" />
			
			
			<param name="ALU_per_core" value="1" />
			
			<param name="MUL_per_core" value="1" />
			
			<param name="FPU_per_core" value="0.125" />		
			
			<param name="instruction_buffer_size" value="16" />
			
			<param name="decoded_stream_buffer_size" value="16" />
			<param name="instruction_window_scheme" value="0" />
			
			<param name="instruction_window_size" value="16" />
			<param name="fp_instruction_window_size" value="16" />
			
			<param name="ROB_size" value="80" />
			
			
			<param name="archi_Regs_IRF_size" value="32" />		
			<param name="archi_Regs_FRF_size" value="32" />
			
			<param name="phy_Regs_IRF_size" value="80" />
			<param name="phy_Regs_FRF_size" value="80" />
			
			<param name="rename_scheme" value="0" />
			
			<param name="register_windows_size" value="8" />
			
			
			<param name="LSU_order" value="inorder" />
			<param name="store_buffer_size" value="32" />
			
			<param name="load_buffer_size" value="32" />	
			 
			<param name="memory_ports" value="1" />	
				
			
			<param name="RAS_size" value="32" />						
			
			
			<stat name="total_instructions" value="0" />
			<stat name="int_instructions" value="0" />
			<stat name="fp_instructions" value="0" />
			<stat name="branch_instructions" value="0" />
			<stat name="branch_mispredictions" value="0" />
			<stat name="load_instructions" value="0" />
			<stat name="store_instructions" value="0" />
			<stat name="committed_instructions" value="0" />
			<stat name="committed_int_instructions" value="0" />
			<stat name="committed_fp_instructions" value="0" />
			<stat name="pipeline_duty_cycle" value="0" />
			
			<stat name="total_cycles" value="2097152" />
		    <stat name="idle_cycles" value="0" />
		    <stat name="busy_cycles" value="2097152" />
			
			
			<stat name="ROB_reads" value="1644187" />
			<stat name="ROB_writes" value="1967469" />
			
			<stat name="rename_reads" value="2467271" /> 
			<stat name="rename_writes" value="1362870" />
			<stat name="fp_rename_reads" value="200000" />
			<stat name="fp_rename_writes" value="100000" />
			
			
			<stat name="inst_window_reads" value="1168488" />
			<stat name="inst_window_writes" value="1352309" />
			<stat name="inst_window_wakeup_accesses" value="1664891" />
			<stat name="fp_inst_window_reads" value="200000" />
			<stat name="fp_inst_window_writes" value="200000" />
			<stat name="fp_inst_window_wakeup_accesses" value="400000" />
			
			<stat name="int_regfile_reads" value="2023642" />
			<stat name="float_regfile_reads" value="100000" />
			<stat name="int_regfile_writes" value="1253996" />
			<stat name="float_regfile_writes" value="50000" />
			
			<stat name="function_calls" value="0" />
			<stat name="context_switches" value="0" />
			
			
			<stat name="ialu_accesses" value="0" />			
			<stat name="fpu_accesses" value="0" />
			<stat name="mul_accesses" value="200000" />
			<stat name="cdb_alu_accesses" value="300000" />
			<stat name="cdb_mul_accesses" value="200000" />
			<stat name="cdb_fpu_accesses" value="100000" />
			
			
			
			<stat name="IFU_duty_cycle" value="0.25" />			
			<stat name="LSU_duty_cycle" value="0.25" />
			<stat name="MemManU_I_duty_cycle" value="0.25" />
			<stat name="MemManU_D_duty_cycle" value="0.25" />
			<stat name="ALU_duty_cycle" value="1" />
			<stat name="MUL_duty_cycle" value="0.3" />
			<stat name="FPU_duty_cycle" value="0.3" />
			<stat name="ALU_cdb_duty_cycle" value="1" />
			<stat name="MUL_cdb_duty_cycle" value="0.3" />
			<stat name="FPU_cdb_duty_cycle" value="0.3" />
			<component id="system.core2.predictor" name="PBT">
				
				<param name="local_predictor_size" value="10,3" />
				<param name="local_predictor_entries" value="1024" />
				<param name="global_predictor_entries" value="4096" />
				<param name="global_predictor_bits" value="2" />
				<param name="chooser_predictor_entries" value="4096" />
				<param name="chooser_predictor_bits" value="2" />
				
			</component>
			<component id="system.core2.itlb" name="itlb">
				<param name="number_entries" value="64" />
				<stat name="total_accesses" value="200000" />
				<stat name="total_misses" value="4" />
				<stat name="conflicts" value="0" />	
				
			</component>
			<component id="system.core2.icache" name="icache">
				
				<param name="icache_config" value="1,1,1,1, 0,0, 0,0" />
				
				
				<param name="buffer_sizes" value="0, 0, 0, 0" />
				 
				<stat name="read_accesses" value="0" />
				<stat name="read_misses" value="0" />
				<stat name="conflicts" value="0" />				
			</component>
			<component id="system.core2.dtlb" name="dtlb">
				<param name="number_entries" value="64" />
				<stat name="total_accesses" value="400000" />
				<stat name="total_misses" value="4" />
				<stat name="conflicts" value="0" />	
			</component>
			<component id="system.core2.dcache" name="dcache">
			        
				<param name="dcache_config" value="32768, 64, 8, 1, 3, 5, 16, 1" />
				<param name="buffer_sizes" value="16, 16, 16, 16" />
					
				<stat name="read_accesses" value="0" />
				<stat name="write_accesses" value="0" />
				<stat name="read_misses" value="0" />
				<stat name="write_misses" value="0" />
				<stat name="conflicts" value="0" />	
			</component>
			<component id="system.core2.BTB" name="BTB">
			        
				<param name="BTB_config" value="8192,4,2,1, 1,3" />				
				
			</component>
	</component><component id="system.core3" name="core3">
			
			<param name="clock_rate" value="1000" />
			<param name="instruction_length" value="32" />
			<param name="opcode_width" value="9" />
			<param name="machine_type" value="1" />
			
			<param name="number_hardware_threads" value="1" />
			 
			<param name="fetch_width" value="1" />
			
			<param name="number_instruction_fetch_ports" value="1" />
			<param name="decode_width" value="1" />
			
			<param name="issue_width" value="1" />
			
			<param name="commit_width" value="1" />
			
			<param name="fp_issue_width" value="1" />
			<param name="prediction_width" value="0" /> 
			
			 
			<param name="pipelines_per_core" value="1,1" />
			
			<param name="pipeline_depth" value="6,6" />
			
			
			<param name="ALU_per_core" value="1" />
			
			<param name="MUL_per_core" value="1" />
			
			<param name="FPU_per_core" value="0.125" />		
			
			<param name="instruction_buffer_size" value="16" />
			
			<param name="decoded_stream_buffer_size" value="16" />
			<param name="instruction_window_scheme" value="0" />
			
			<param name="instruction_window_size" value="16" />
			<param name="fp_instruction_window_size" value="16" />
			
			<param name="ROB_size" value="80" />
			
			
			<param name="archi_Regs_IRF_size" value="32" />		
			<param name="archi_Regs_FRF_size" value="32" />
			
			<param name="phy_Regs_IRF_size" value="80" />
			<param name="phy_Regs_FRF_size" value="80" />
			
			<param name="rename_scheme" value="0" />
			
			<param name="register_windows_size" value="8" />
			
			
			<param name="LSU_order" value="inorder" />
			<param name="store_buffer_size" value="32" />
			
			<param name="load_buffer_size" value="32" />	
			 
			<param name="memory_ports" value="1" />	
				
			
			<param name="RAS_size" value="32" />						
			
			
			<stat name="total_instructions" value="0" />
			<stat name="int_instructions" value="0" />
			<stat name="fp_instructions" value="0" />
			<stat name="branch_instructions" value="0" />
			<stat name="branch_mispredictions" value="0" />
			<stat name="load_instructions" value="0" />
			<stat name="store_instructions" value="0" />
			<stat name="committed_instructions" value="0" />
			<stat name="committed_int_instructions" value="0" />
			<stat name="committed_fp_instructions" value="0" />
			<stat name="pipeline_duty_cycle" value="0" />
			
			<stat name="total_cycles" value="2097152" />
		    <stat name="idle_cycles" value="0" />
		    <stat name="busy_cycles" value="2097152" />
			
			
			<stat name="ROB_reads" value="1644187" />
			<stat name="ROB_writes" value="1967469" />
			
			<stat name="rename_reads" value="2467271" /> 
			<stat name="rename_writes" value="1362870" />
			<stat name="fp_rename_reads" value="200000" />
			<stat name="fp_rename_writes" value="100000" />
			
			
			<stat name="inst_window_reads" value="1168488" />
			<stat name="inst_window_writes" value="1352309" />
			<stat name="inst_window_wakeup_accesses" value="1664891" />
			<stat name="fp_inst_window_reads" value="200000" />
			<stat name="fp_inst_window_writes" value="200000" />
			<stat name="fp_inst_window_wakeup_accesses" value="400000" />
			
			<stat name="int_regfile_reads" value="2023642" />
			<stat name="float_regfile_reads" value="100000" />
			<stat name="int_regfile_writes" value="1253996" />
			<stat name="float_regfile_writes" value="50000" />
			
			<stat name="function_calls" value="0" />
			<stat name="context_switches" value="0" />
			
			
			<stat name="ialu_accesses" value="0" />			
			<stat name="fpu_accesses" value="0" />
			<stat name="mul_accesses" value="200000" />
			<stat name="cdb_alu_accesses" value="300000" />
			<stat name="cdb_mul_accesses" value="200000" />
			<stat name="cdb_fpu_accesses" value="100000" />
			
			
			
			<stat name="IFU_duty_cycle" value="0.25" />			
			<stat name="LSU_duty_cycle" value="0.25" />
			<stat name="MemManU_I_duty_cycle" value="0.25" />
			<stat name="MemManU_D_duty_cycle" value="0.25" />
			<stat name="ALU_duty_cycle" value="1" />
			<stat name="MUL_duty_cycle" value="0.3" />
			<stat name="FPU_duty_cycle" value="0.3" />
			<stat name="ALU_cdb_duty_cycle" value="1" />
			<stat name="MUL_cdb_duty_cycle" value="0.3" />
			<stat name="FPU_cdb_duty_cycle" value="0.3" />
			<component id="system.core3.predictor" name="PBT">
				
				<param name="local_predictor_size" value="10,3" />
				<param name="local_predictor_entries" value="1024" />
				<param name="global_predictor_entries" value="4096" />
				<param name="global_predictor_bits" value="2" />
				<param name="chooser_predictor_entries" value="4096" />
				<param name="chooser_predictor_bits" value="2" />
				
			</component>
			<component id="system.core3.itlb" name="itlb">
				<param name="number_entries" value="64" />
				<stat name="total_accesses" value="200000" />
				<stat name="total_misses" value="4" />
				<stat name="conflicts" value="0" />	
				
			</component>
			<component id="system.core3.icache" name="icache">
				
				<param name="icache_config" value="1,1,1,1, 0,0, 0,0" />
				
				
				<param name="buffer_sizes" value="0, 0, 0, 0" />
				 
				<stat name="read_accesses" value="0" />
				<stat name="read_misses" value="0" />
				<stat name="conflicts" value="0" />				
			</component>
			<component id="system.core3.dtlb" name="dtlb">
				<param name="number_entries" value="64" />
				<stat name="total_accesses" value="400000" />
				<stat name="total_misses" value="4" />
				<stat name="conflicts" value="0" />	
			</component>
			<component id="system.core3.dcache" name="dcache">
			        
				<param name="dcache_config" value="32768, 64, 8, 1, 3, 5, 16, 1" />
				<param name="buffer_sizes" value="16, 16, 16, 16" />
					
				<stat name="read_accesses" value="0" />
				<stat name="write_accesses" value="0" />
				<stat name="read_misses" value="0" />
				<stat name="write_misses" value="0" />
				<stat name="conflicts" value="0" />	
			</component>
			<component id="system.core3.BTB" name="BTB">
			        
				<param name="BTB_config" value="8192,4,2,1, 1,3" />				
				
			</component>
	</component><component id="system.L1Directory0" name="L1Directory0">
				<param name="Directory_type" value="0" />
			    	
				<param name="Dir_config" value="2048,1,0,1, 4, 4,8" />
				
			    <param name="buffer_sizes" value="8, 8, 8, 8" />	
				
			    <param name="clockrate" value="1000" />
			    	<param name="ports" value="1,1,1" />
				
				<param name="device_type" value="0" />
				
				<stat name="read_accesses" value="800000" />
				<stat name="write_accesses" value="27276" />
				<stat name="read_misses" value="1632" />
				<stat name="write_misses" value="183" />
				<stat name="conflicts" value="20" />	
				<stat name="duty_cycle" value="0.45" />	
		</component>
		<component id="system.L2Directory0" name="L2Directory0">
				<param name="Directory_type" value="1" />
			    	
				<param name="Dir_config" value="1048576,16,16,1,2, 100" />
				
			    <param name="buffer_sizes" value="8, 8, 8, 8" />	
				
			    <param name="clockrate" value="1000" />
			    	<param name="ports" value="1,1,1" />
				
				<param name="device_type" value="0" />
				
				<stat name="read_accesses" value="58824" />
				<stat name="write_accesses" value="27276" />
				<stat name="read_misses" value="1632" />
				<stat name="write_misses" value="183" />
				<stat name="conflicts" value="100" />	
				<stat name="duty_cycle" value="0.45" />
		</component>
		<component id="system.L20" name="L20">
			
				<param name="L2_config" value="262144, 64, 8, 8, 8, 12, 32, 1" /> 
				
				<param name="buffer_sizes" value="16, 16, 16, 16" />
					
				<param name="clockrate" value="1000" />
				<param name="ports" value="1,1,1" />
				
				<param name="device_type" value="0" />
				<stat name="read_accesses" value="192" />
				<stat name="write_accesses" value="6443" />
				<stat name="read_misses" value="189" />
				<stat name="write_misses" value="3275" />
				<stat name="conflicts" value="0" />	
			    <stat name="duty_cycle" value="0.5" />	
		</component>
		

<component id="system.L21" name="L21">
			
				<param name="L2_config" value="262144, 64, 8, 8, 8, 12, 32, 1" /> 
				
				<param name="buffer_sizes" value="16, 16, 16, 16" />
					
				<param name="clockrate" value="1000" />
				<param name="ports" value="1,1,1" />
				
				<param name="device_type" value="0" />
				<stat name="read_accesses" value="0" />
				<stat name="write_accesses" value="0" />
				<stat name="read_misses" value="0" />
				<stat name="write_misses" value="0" />
				<stat name="conflicts" value="0" />	
			    <stat name="duty_cycle" value="0.5" />	
		</component><component id="system.L30" name="L30">
				<param name="L3_config" value="8388608, 64, 16, 16, 16, 36, 100, 1" />
				
				<param name="clockrate" value="1000" />
				<param name="ports" value="1,1,1" />
				
				<param name="device_type" value="0" />
				<param name="buffer_sizes" value="16, 16, 16, 16" />
					
				<stat name="read_accesses" value="1405" />
				<stat name="write_accesses" value="4858" />
				<stat name="read_misses" value="1317" />
				<stat name="write_misses" value="3275" />
				<stat name="conflicts" value="0" />
				<stat name="duty_cycle" value="0.35" />
		</component>

		<component id="system.NoC0" name="noc0">
			<param name="clockrate" value="1000" />
			<param name="type" value="0" />
			
			<param name="horizontal_nodes" value="1" />
			<param name="vertical_nodes" value="1" />
			<param name="has_global_link" value="0" />
			
			<param name="link_throughput" value="1" />
			<param name="link_latency" value="1" />
			
			
			<param name="input_ports" value="1" />
			<param name="output_ports" value="1" />
			
			<param name="flit_bits" value="256" />
			<param name="chip_coverage" value="1" />
			
			<param name="link_routing_over_percentage" value="0.5" />
			
			<stat name="total_accesses" value="23738" />
			
			<stat name="duty_cycle" value="1" />
		</component>		

		<component id="system.mc" name="mc">
			
			
			<param name="type" value="0" /> 
			<param name="mc_clock" value="200" /> 
			<param name="peak_transfer_rate" value="3200" />
			<param name="block_size" value="64" />
			<param name="number_mcs" value="0" />
			
			<param name="memory_channels_per_mc" value="1" />
			<param name="number_ranks" value="2" />
			<param name="withPHY" value="0" />
			
			<param name="req_window_size_per_channel" value="32" />
			<param name="IO_buffer_size_per_channel" value="32" />
			<param name="databus_width" value="128" />
			<param name="addressbus_width" value="51" />
			
			<stat name="memory_accesses" value="33333" />
			<stat name="memory_reads" value="16667" />
			<stat name="memory_writes" value="16667" />
			  			
		</component>

		<component id="system.niu" name="niu">
			
			
			<param name="type" value="0" /> 
			<param name="clockrate" value="350" />
			<param name="number_units" value="0" /> 
			<stat name="duty_cycle" value="1.0" /> 
			<stat name="total_load_perc" value="0.7" /> 
			  			
		</component>

		<component id="system.pcie" name="pcie">
			
			
			<param name="type" value="0" /> 
			<param name="withPHY" value="1" />
			<param name="clockrate" value="350" />
			<param name="number_units" value="0" />
			<param name="num_channels" value="8" /> 
			<stat name="duty_cycle" value="1.0" /> 
			<stat name="total_load_perc" value="0.7" /> 
			  			
		</component>

		<component id="system.flashc" name="flashc">
		    <param name="number_flashcs" value="0" />
			<param name="type" value="1" /> 
            <param name="withPHY" value="1" />
			<param name="peak_transfer_rate" value="200" />
			<stat name="duty_cycle" value="1.0" /> 
			<stat name="total_load_perc" value="0.7" /> 
			  			
		</component>


		</component>
</component>