Section,Register name,ID,Hex Address,Width,Access Type,Reset Value,Bit Fields,Input/output to/from digital,Description/Function,,Notes,,,,,,,,
CREF,ENREGAFE,,0x00,1,R/W,0,,Output,enable AFE Voltage Regulator,,,,,,,,,,
,ENREGADC,,0x00,1,R/W,0,,Output,enable ADC Voltage Regulator ,,,,,,,,,,
,PDREGDIG,,0x00,1,R/W,0,,Output,"power down DIG Voltage Regulator (turn ON by default). Ie. When = 0, chip will be ON, when = 1 chip will be OFF. Upon RST, everything incl. digital reg will be set to zero which will switch digital back on.",,DVDD and DVSS are digital supply and ground ,,,,,,,,
,RTGB<3:0>,,0x01,4,R/W,0,,Output,Resistor Trim in Bandgap,,,,,,,,,,
,RTREGAFE<3:0>,,0x01,4,R/W,0,,Output,Resistor Trim in AFE Voltage Regulator,,Total number of reg:,,,,,,,,
,RTREGADC<3:0>,,0x02,4,R/W,0,,Output,Resistor Trim in ADC Voltage Regulator,,36,,,,,,,,
,RETREGDIG<3:0>,,0x02,4,R/W,0,,Output,Resistor Trim in Dig Voltage Regulator,,Total number of register bits:,,,,,,,,
,SPARECREF,,0x03,8,R/W,0,,,Spare 8-bit register for CREF,,259,,,,,,,,
BIAS,ENBIAS,,0x04,1,R/W,0?,,Output,enable bias section (CR2V) to generate PTAT current,,,,,,,,,,
,ENTSENSE,,0x04,1,R/W,0,,Output,enable temperature sensor,,8 bit wide registers,,,,,,,,
,ENITEST,,0x04,1,R/W,0?,,Output,enable bias current to go to ATM (TESTNAN1) for resistor calibration,,MUX?,,,,,,,,
,RTBGBIAS<3:0>,,0x05,4,R/W,0,,Output,Resistor Trim in Bias (+-20%),,,,,,,,,,
,ITAFELNACH0<3:0>,,0x05,4,R/W,0,,Output,IT setting for CH0 AFELNA,,Register names in bold indicate that there are spare unusued bits in the address at these locations,,,,,,,,
,ITAFELNACH1<3:0>,,0x06,4,R/W,0,,Output,IT setting for CH1 AFELNA,,,,,,,,,,
,ITAFELNACH2<3:0>,,0x06,4,R/W,0,,Output,IT setting for CH2 AFELNA,,,,,,,,,,
,ITAFELNACH3<3:0>,,0x07,4,R/W,0,,Output,IT setting for CH3 AFELNA,,,,,,,,,,
,ITAFELNACH4<3:0>,,0x07,4,R/W,0,,Output,IT setting for CH4 AFELNA,,,,,,,,,,
,ITAFELNACH5<3:0>,,0x08,4,R/W,0,,Output,IT setting for CH5 AFELNA,,,,,,,,,,
,ITAFELNACH6<3:0>,,0x08,4,R/W,0,,Output,IT setting for CH6 AFELNA,,,,,,,,,,
,ITAFELNACH7<3:0>,,0x09,4,R/W,0,,Output,IT setting for CH7 AFELNA,,,,,,,,,,
,ITAFELPFCH0<3:0>,,0x09,4,R/W,0,,Output,IT setting for CH0 AFELPF,,,,,,,,,,
,ITAFELPFCH1<3:0>,,0x0A,4,R/W,0,,Output,IT setting for CH1 AFELPF,,,,,,,,,,
,ITAFELPFCH2<3:0>,,0x0A,4,R/W,0,,Output,IT setting for CH2 AFELPF,,,,,,,,,,
,ITAFELPFCH3<3:0>,,0x0B,4,R/W,0,,Output,IT setting for CH3 AFELPF,,,,,,,,,,
,ITAFELPFCH4<3:0>,,0x0B,4,R/W,0,,Output,IT setting for CH4 AFELPF,,,,,,,,,,
,ITAFELPFCH5<3:0>,,0x0C,4,R/W,0,,Output,IT setting for CH5 AFELPF,,,,,,,,,,
,ITAFELPFCH6<3:0>,,0x0C,4,R/W,0,,Output,IT setting for CH6 AFELPF,,,,,,,,,,
,ITAFELPFCH7<3:0>,,0x0D,4,R/W,0,,Output,IT setting for CH7 AFELPF,,,,,,,,,,
,ITAFEBUF<3:0>,,0x0D,4,R/W,0,,Output,IT setting for AFEBUF,,,,,,,,,,
,ITADC<3:0>,,0x0E,4,R/W,0,,Output,IT setting for ADC,,,,,,,,,,
,SPAREBIAS1,,0x0F,8,R/W,0,,Output,Spare 8-bit register for BIAS ,,,,,,,,,,
,SPAREBIAS2,,0x10,8,R/W,0,,Output,Spare 8-bit register for BIAS ,,,,,,,,,,
AFE,ENAFELNA,,0x11,1,R/W,0,,Output,enable AFELNA,,,,,,,,,,
,ENAFELPF,,0x11,1,R/W,0,,Output,enable AFELPF,,,,,,,,,,
,ENAFEBUF,,0x11,1,R/W,0,,Output,enable AFEBUF,,,,,,,,,,
,SENSEMODE,,0x11,1,R/W,0,,Output,"set sensing mode (0 = mono polar, 1 - bi polar). Set once. ",,,,,,,,,,
,ENREFBUF,,0x11,1,R/W,0,,Output,enable external REF buffer ( 0 = bypass mode),,,,,,,,,,
,REFMODE,,0x11,1,R/W,0,,Output,"set electrode reference (0 = external, 1 = internal). If buffer is not needed, disable and bypass, else keep this enabled.",,,,,,,,,,
,AFELPFBYP,,0x11,1,R/W,0,,Output,Bypass the LPF (sending AFELNA outputs direct to AFEBUF) ,,,,,,,,,,
,AFERSTCH<7:0>,,0x12,8,R/W,0,,Output,Reset (active high) at selected channel,,,,,,,,,,
,AFEBUFRST,,0x13,1,R/W,0,,Output,Reset AFEBUF,,,,,,,,,,
,AFEBUFGT<1:0>,,0x13,2,R/W,0,,Output,set AFEBUF gain ,,,,,,,,,,
,ENMONTSENSE,,0x13,1,R/W,0,,Output,enable monitoring temperature sensor (sending to either ADC or TESTANA1),,,,,,,,,,
,ENLNAOUT,,0x13,1,R/W,0,,Output,"Enable the LNA outputs to go directly to the ATM (bypassing the AFEBUF, for testing the LNA on its own)",,,,,,,,,,
,ENLPFOUT,,0x13,1,R/W,0,,Output,"Enable the LPF outputs to go directly to the ATM (bypassing the AFEBUF, for testing the LPF on its own)",,,,,,,,,,
,ENMONAFE,,0x13,1,R/W,0,,Output,"(This is to replace the  ATMCHSEL<7:0>) Enable the monitoring of the AFE section. When disable the other signals, i.e. Tsense, can be sent through the AFEBUF to the ADC. ",,,,,,,,,,
,AFELPFBW<7:0>,,0x14,8,R/W,0,,Output,AFELPF cut off frequency tuning.,,,,,,,,,,
,ENLOWPWR,,0x15,1,R/W,0,,Output,Enables the switching on and off of channels in a sequence ,,,,,,,,,,
,CHEN<7:0>,,0x16,8,R/W,0,,Output,enable sensing channel. This will select all the channels to be sampled.,,,,,,,,,,
,SPAREAFE,,0x17,8,R/W,0,,Output,Spae 8-bit register for AFE,,,,,,,,,,
ATM,ENATMIN,,0x18,1,R/W,0,,Output,enable ATM input (TESTANA3/4 external inputs),,,,,,,,,,
,ENATMOUT,,0x18,1,R/W,0,,Output,enable ATM output (TESTANA1/2 external outputs),,,,,,,,,,
,ENATMLNA,,0x18,1,R/W,0,,Output,enable sending AFELNA out through ATM,,,,,,,,,,
,ENATMLPF,,0x18,1,R/W,0,,Output,enable sending AFELPF out through ATM,,,,,,,,,,
,ENATMBUF,,0x18,1,R/W,0,,Output,enable sending AFELNA out through ATM,,,,,,,,,,
,ENTESTADC,,0x18,1,R/W,0,,Output,,,,,,,,,,,
,ATMBUFBYP,,0x18,1,R/W,0?,,Output,Bypass the ATM buffer (for sending current outputs or sending the AFEBUF outputs to external ADC) through TESTANA1/2,,,,,,,,,,
,ATMMODE<2:0>,,0x19,3,R/W,0?,,Output,Select operation mode of the ATM (detail configuration TBD),,,,,,,,,,
,SPAREATM,,0x1A,8,R/W,0,,Output,Spare 8-bit register for ATM,,,,,,,,,,
ADC,ENADCANALOG,,0x1B,1,R/W,0,,Output,This will enable the analog part of the ADC to switch ON. Switching this OFF will disable only the analog part of the ADC.,,,,,,,,,,
,ENMES,,0x1B,1,R/W,0,,Output,Mismatch Error Shaping Enable Flag,,,,,,,,,,
,ENCHP,,0x1B,1,R/W,0,,Output,Chopper Enable Control,,,,,,,,,,
,ENDWA,,0x1B,1,R/W,0,,Output,Dynamic Weighted Average Enable Flag,,,,,,,,,,
,ADCOSR<3:0>,,0x1B,4,R/W,0,,Output,Over Sampling Ratio,,,,,,,,,,
,ADCGAIN<3:0>,,0x1C,4,R/W,0,,Output,Digital Gain Setting,,,,,,,,,,
,ENEXTCLK,,0x1C,1,R/W,0,,Output,External Clock Enable Control,,,,,,,,,,
,DONEOVERRIDE,,0x1C,1,R/W,0,,Output,Done Override Control,,,,,,,,,,
,DONEOVERRIDEVAL,,0x1C,1,R/W,0,,Output,Done Override Value,,,,,,,,,,
,ANARSTOVERRIDE,,0x1C,1,R/W,0,,Output,Analog Loop Filter Reset Enable,,,,,,,,,,
,ANARSTOVERRIDEVAL,,0x1D,1,R/W,0,,Output,Analog Loop Filter Reset Value,,,,,,,,,,
,DIGDEBUG,,0x1B,1,R/W,0,,Input,Digital Debug Output. GPIO connection as well as read through SPI? ,,,,,,,,,,
,DIGDEBUGSEL<2:0>,,0x1D,3,R/W,0,,Output,Digital Test Signal Selection Control,,,,,,,,,,
,ANATESTSEL<2:0>,,0x1D,3,R/W,0,,Output,Analog Test Signal Selection Control,,,,,,,,,,
,SPAREADC1,,0x1E,8,R/W,0,,Output,Spare 8-bit register for ADC,,,,,,,,,,
,SPAREADC2,,0x1F,8,R/W,0,,Output,Spare 8-bit register for ADC,,,,,,,,,,
DIGITAL,PHASE1DIV1,,0x20,8,R/W,0,,Output,,,,,,,,,,,
,PHASE1DIV2,,0x21,4,R/W,0,,Output,,,,,,,,,,,
,PHASE1COUNT,,0x21,4,R/W,0,,Output,,,,,,,,,,,
,PHASE2COUNT1,,0x22,8,R/W,0,,Output,,,,,,,,,,,
,PHASE2COUNT2,,0x23,2,R/W,0,,Output,,,,,,,,,,,
,FIFOWATERMARK,,0x23,4,R/W,0,,Output,How many frames of data before DATAREADY goes high,,,,,,,,,,
,FORCEWREN,,0x23,1,R/W,0,,Output,Enable writing registers whilst sampling is running - not recommended,,,,,,,,,,
,ENSAMP,,0x23,1,R/W,0,,Output,,,,,,,,,,,
Digital Signals,,,,,,,,,,,,,,,,,,,
,,,,,,,,,,,,,,,,,,,
I/O,MISO,,,,,,,Output,,,,,,,,,,,
,MOSI,,,,,,,Input,,,,,,,,,,,
,SCK,,,,,,,Input,,,,,,,,,,,
,CS,,,,,,,Input,,,,,,,,,,,
,HF_CLK,,,,,,,Input,HF_CLK will be updated in schematics to match the names,,,,,,,,,,
,RSTN,,,,,,,Input,"Active low, since noise could couple onto pin and cause accidental reset upon testing.",,,,,,,,,,
,DATAREADY,,,,,,,Output,,,,,,,,,,,
,SCANMODE,,,,,,,Input,,,,,,,,,,,
,SCANEN,,,,,,,Output,,,,,,,,,,,
,DIGDEBUG,,,,,,,Output,Will this be replaced with DIGDEBUG? this is planed as discussed with Liuwe to send the DIGDEBUG directly out to the GPIO. (need sorting out connection),,,,,,,,,,
,CHIP_PD,,,1,,0,,,"Turn OFF sense chip (at the moment also a chip pin). Issue: if this is 1.8V provided externally, cannot use the level shifter to boost to 5V since min req: 2V - digital cannot resolve this",,,,,,,,,,
,INT,,,,,0,,Output,Interrupt pin to flag errors and status bit results from FIFO and sampling,,,,,,,,,,
,,,,,,,,,,,,,,,,,,,
Internal Control Signals,SAMPLE_CLK,,,,,,,Output,,,,,,,,,,,
,ENADCDIG,,,,,,,Output,Control signal to enable the digital part of the ADC to be switched ON. Switching the OFF will disable the digital part of the ADC. Formally nARST,,,,,,,,,,
,SATDETECT<7:0>,,,8,,,,Input,sending Channel Saturation to the Digital Section ,,,,,,,,,,
,ADCOVERFLOW,,,1,,,,Input,,,,,,,,,,,
,ATMCHSEL<9:0>,,,10,,,,Input,"Similar to CHSEL, except this selects channel in ATM and/or temp sense",,,,,,,,,,
,ADCOUTDONE,,,1,R/W,0,,Input,,,,,,,,,,,
,EXTCLK,,,,,,,Output,Buffered HF_CLK that will take HF_CLK and pass through a digital buffer. This will be used for debug for the ADC if used. May be passthrough of clock divider. Do we need this?,,,,,,,,,,
,,,,,,,,,,,,,,,,,,,
FIFO,ADCOUT1<15:8>,,,8,,,,Input,Contains MSB byte of ADCOUT,,,,,,,,,,
,ADCOUT2<7:0>,,,8,,,,Input,Contains LSB byte of ADCOUT,,,,,,,,,,
,,,,,,,,,,,,,,,,,,,
,,,,,,,,,,,,,,,,,,,
,,,,,,,,,,,,,,,,,,,
,,,,,,,,,,,,,,,,,,,
,TEMP_VAL1,,0x2c-0x2d,,,,,,,,,,,,,,,,
,TEMP_VAL2,,0x2E-0x2f,,,,,,,,,,,,,,,,
,,,,,,,,,,,,,,,,,,,
,,,,,,,,,,,,,,,,,,,
,,,,,,,,,,,,,,,,,,,
,,,,,,,,,,,,,,,,,,,
,,,,,,,,,,,,,,,,,,,
,,,,,,,,,,,,,,,,,,,
,,,,,,,,,,,,,,,,,,,
