var g_data = {"10":{"st":"inst","pa":0,"n":"/APB_Wrapper/RegisterFile_inst","l":"Verilog","sn":2,"ln":42,"du":{"n":"work.RegisterFile","s":3,"b":1},"bc":[{"n":"APB_Wrapper","s":9,"b":1},{"n":"RegisterFile_inst","s":10,"z":1}],"loc":{"cp":95.86,"data":{"s":[38,38,1],"b":[40,38,1],"t":[1296,1200,1]}}},"11":{"st":"inst","pa":0,"n":"/APB_Wrapper/APB_Slave_inst","l":"Verilog","sn":2,"ln":57,"du":{"n":"work.APB_Slave","s":5,"b":1},"bc":[{"n":"APB_Wrapper","s":9,"b":1},{"n":"APB_Slave_inst","s":11,"z":1}],"loc":{"cp":85.25,"data":{"s":[17,17,1],"b":[12,11,1],"fc":[4,2,1],"fs":[2,2,1],"ft":[2,2,1],"t":[292,204,1]}}},"12":{"st":"inst","pa":0,"n":"/APB_Wrapper/dummy_dpi_initializer_inst","l":"Verilog","sn":2,"ln":74,"du":{"n":"work.dummy_dpi_initializer","s":7,"b":1},"bc":[{"n":"APB_Wrapper","s":9,"b":1},{"n":"dummy_dpi_initializer_inst","s":12,"z":1}],"loc":{"cp":100.00,"data":{"s":[7,7,1]}}},"13":{"st":"inst","pa":0,"n":"/APB_Wrapper/APB_SVA_inst","l":"Verilog","sn":1,"ln":7,"du":{"n":"work.APB_SVA","s":8,"b":1},"bc":[{"n":"APB_Wrapper","s":9,"b":1},{"n":"APB_SVA_inst","s":13,"z":1}],"loc":{"cp":62.26,"data":{"t":[212,184,1],"d":[4,2,1],"a":[4,2,1]}}},"9":{"st":"inst","pa":0,"n":"/APB_Wrapper","l":"Verilog","sn":2,"ln":0,"du":{"n":"work.APB_Wrapper","s":2,"b":1},"bc":[{"n":"APB_Wrapper","s":9,"z":1}],"children":[{"n":"APB_SVA_inst","id":13,"zf":1,"tc":62.26,"t":86.79,"d":50.00,"a":50.00},{"n":"dummy_dpi_initializer_inst","id":12,"zf":1,"tc":100.00,"s":100.00},{"n":"APB_Slave_inst","id":11,"zf":1,"tc":85.25,"s":100.00,"b":91.66,"fc":50.00,"fs":100.00,"ft":100.00,"t":69.86},{"n":"RegisterFile_inst","id":10,"zf":1,"tc":95.86,"s":100.00,"b":95.00,"t":92.59}],"rec":{"cp":79.18,"data":{"s":[62,62],"b":[52,49],"fc":[4,2],"fs":[2,2],"ft":[2,2],"t":[1714,1530],"d":[4,2],"a":[4,2]}},"loc":{"cp":78.84,"data":{"t":[416,328,1]}}},"16":{"st":"inst","pa":0,"n":"/APB_seq_item_pkg","l":"SystemVerilog","sn":6,"ln":0,"du":{"n":"work.APB_seq_item_pkg","s":6,"b":1},"bc":[{"n":"APB_seq_item_pkg","s":16,"z":1}],"loc":{"cp":88.16,"data":{"s":[20,19,1],"gb":[58,54,1],"cvpc":[5,1],"g":[1,81.33,1]}}},"8":{"st":"du","pa":0,"n":"work.APB_SVA","l":"Verilog","sn":9,"ln":7,"one_inst":13,"loc":{"cp":62.26,"data":{"t":[212,184,1],"d":[4,2,1],"a":[4,2,1]}}},"5":{"st":"du","pa":0,"n":"work.APB_Slave","l":"Verilog","sn":5,"ln":8,"one_inst":11,"loc":{"cp":85.25,"data":{"s":[17,17,1],"b":[12,11,1],"fc":[4,2,1],"fs":[2,2,1],"ft":[2,2,1],"t":[292,204,1]}}},"2":{"st":"du","pa":0,"n":"work.APB_Wrapper","l":"Verilog","sn":2,"ln":8,"one_inst":9,"loc":{"cp":78.84,"data":{"t":[416,328,1]}}},"6":{"st":"du","pa":0,"n":"work.APB_seq_item_pkg","l":"SystemVerilog","sn":6,"ln":1,"one_inst":16,"loc":{"cp":88.16,"data":{"s":[20,19,1],"gb":[58,54,1],"cvpc":[5,1],"g":[1,81.33,1]}}},"3":{"st":"du","pa":0,"n":"work.RegisterFile","l":"Verilog","sn":3,"ln":8,"one_inst":10,"loc":{"cp":95.86,"data":{"s":[38,38,1],"b":[40,38,1],"t":[1296,1200,1]}}},"7":{"st":"du","pa":0,"n":"work.dummy_dpi_initializer","l":"Verilog","sn":8,"ln":7,"one_inst":12,"loc":{"cp":100.00,"data":{"s":[7,7,1]}}}};
processSummaryData(g_data);