
firmware1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003c98  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08003d58  08003d58  00004d58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003d74  08003d74  0000500c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003d74  08003d74  0000500c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003d74  08003d74  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003d74  08003d74  00004d74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003d78  08003d78  00004d78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003d7c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000128  2000000c  08003d88  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000134  08003d88  00005134  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c4d3  00000000  00000000  00005034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020cc  00000000  00000000  00011507  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d10  00000000  00000000  000135d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a0d  00000000  00000000  000142e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014782  00000000  00000000  00014cf5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001014f  00000000  00000000  00029477  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008224f  00000000  00000000  000395c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bb815  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e78  00000000  00000000  000bb858  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000be6d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003d40 	.word	0x08003d40

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08003d40 	.word	0x08003d40

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000224:	f000 fb96 	bl	8000954 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000228:	f000 f812 	bl	8000250 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  ms5837_hal_handle_init(&ref);
 800022c:	4b07      	ldr	r3, [pc, #28]	@ (800024c <main+0x2c>)
 800022e:	0018      	movs	r0, r3
 8000230:	f000 fa10 	bl	8000654 <ms5837_hal_handle_init>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000234:	f000 f98a 	bl	800054c <MX_GPIO_Init>
  MX_DAC_Init();
 8000238:	f000 f87c 	bl	8000334 <MX_DAC_Init>
  MX_I2C1_Init();
 800023c:	f000 f8b2 	bl	80003a4 <MX_I2C1_Init>
  MX_I2C2_Init();
 8000240:	f000 f8f0 	bl	8000424 <MX_I2C2_Init>
  MX_TIM2_Init();
 8000244:	f000 f92e 	bl	80004a4 <MX_TIM2_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000248:	46c0      	nop			@ (mov r8, r8)
 800024a:	e7fd      	b.n	8000248 <main+0x28>
 800024c:	20000124 	.word	0x20000124

08000250 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000250:	b590      	push	{r4, r7, lr}
 8000252:	b09d      	sub	sp, #116	@ 0x74
 8000254:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000256:	2438      	movs	r4, #56	@ 0x38
 8000258:	193b      	adds	r3, r7, r4
 800025a:	0018      	movs	r0, r3
 800025c:	2338      	movs	r3, #56	@ 0x38
 800025e:	001a      	movs	r2, r3
 8000260:	2100      	movs	r1, #0
 8000262:	f003 fd41 	bl	8003ce8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000266:	2324      	movs	r3, #36	@ 0x24
 8000268:	18fb      	adds	r3, r7, r3
 800026a:	0018      	movs	r0, r3
 800026c:	2314      	movs	r3, #20
 800026e:	001a      	movs	r2, r3
 8000270:	2100      	movs	r1, #0
 8000272:	f003 fd39 	bl	8003ce8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000276:	003b      	movs	r3, r7
 8000278:	0018      	movs	r0, r3
 800027a:	2324      	movs	r3, #36	@ 0x24
 800027c:	001a      	movs	r2, r3
 800027e:	2100      	movs	r1, #0
 8000280:	f003 fd32 	bl	8003ce8 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000284:	4b29      	ldr	r3, [pc, #164]	@ (800032c <SystemClock_Config+0xdc>)
 8000286:	681b      	ldr	r3, [r3, #0]
 8000288:	4a29      	ldr	r2, [pc, #164]	@ (8000330 <SystemClock_Config+0xe0>)
 800028a:	401a      	ands	r2, r3
 800028c:	4b27      	ldr	r3, [pc, #156]	@ (800032c <SystemClock_Config+0xdc>)
 800028e:	2180      	movs	r1, #128	@ 0x80
 8000290:	0109      	lsls	r1, r1, #4
 8000292:	430a      	orrs	r2, r1
 8000294:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_MSI;
 8000296:	0021      	movs	r1, r4
 8000298:	187b      	adds	r3, r7, r1
 800029a:	2212      	movs	r2, #18
 800029c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800029e:	187b      	adds	r3, r7, r1
 80002a0:	2201      	movs	r2, #1
 80002a2:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002a4:	187b      	adds	r3, r7, r1
 80002a6:	2210      	movs	r2, #16
 80002a8:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80002aa:	187b      	adds	r3, r7, r1
 80002ac:	2201      	movs	r2, #1
 80002ae:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80002b0:	187b      	adds	r3, r7, r1
 80002b2:	2200      	movs	r2, #0
 80002b4:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 80002b6:	187b      	adds	r3, r7, r1
 80002b8:	22a0      	movs	r2, #160	@ 0xa0
 80002ba:	0212      	lsls	r2, r2, #8
 80002bc:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002be:	187b      	adds	r3, r7, r1
 80002c0:	2200      	movs	r2, #0
 80002c2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002c4:	187b      	adds	r3, r7, r1
 80002c6:	0018      	movs	r0, r3
 80002c8:	f002 fba6 	bl	8002a18 <HAL_RCC_OscConfig>
 80002cc:	1e03      	subs	r3, r0, #0
 80002ce:	d001      	beq.n	80002d4 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80002d0:	f000 f96a 	bl	80005a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002d4:	2124      	movs	r1, #36	@ 0x24
 80002d6:	187b      	adds	r3, r7, r1
 80002d8:	220f      	movs	r2, #15
 80002da:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80002dc:	187b      	adds	r3, r7, r1
 80002de:	2200      	movs	r2, #0
 80002e0:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002e2:	187b      	adds	r3, r7, r1
 80002e4:	2200      	movs	r2, #0
 80002e6:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002e8:	187b      	adds	r3, r7, r1
 80002ea:	2200      	movs	r2, #0
 80002ec:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002ee:	187b      	adds	r3, r7, r1
 80002f0:	2200      	movs	r2, #0
 80002f2:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002f4:	187b      	adds	r3, r7, r1
 80002f6:	2100      	movs	r1, #0
 80002f8:	0018      	movs	r0, r3
 80002fa:	f002 ff61 	bl	80031c0 <HAL_RCC_ClockConfig>
 80002fe:	1e03      	subs	r3, r0, #0
 8000300:	d001      	beq.n	8000306 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8000302:	f000 f951 	bl	80005a8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000306:	003b      	movs	r3, r7
 8000308:	2208      	movs	r2, #8
 800030a:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800030c:	003b      	movs	r3, r7
 800030e:	2280      	movs	r2, #128	@ 0x80
 8000310:	0192      	lsls	r2, r2, #6
 8000312:	615a      	str	r2, [r3, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000314:	003b      	movs	r3, r7
 8000316:	0018      	movs	r0, r3
 8000318:	f003 f91a 	bl	8003550 <HAL_RCCEx_PeriphCLKConfig>
 800031c:	1e03      	subs	r3, r0, #0
 800031e:	d001      	beq.n	8000324 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000320:	f000 f942 	bl	80005a8 <Error_Handler>
  }
}
 8000324:	46c0      	nop			@ (mov r8, r8)
 8000326:	46bd      	mov	sp, r7
 8000328:	b01d      	add	sp, #116	@ 0x74
 800032a:	bd90      	pop	{r4, r7, pc}
 800032c:	40007000 	.word	0x40007000
 8000330:	ffffe7ff 	.word	0xffffe7ff

08000334 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8000334:	b580      	push	{r7, lr}
 8000336:	b082      	sub	sp, #8
 8000338:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800033a:	003b      	movs	r3, r7
 800033c:	0018      	movs	r0, r3
 800033e:	2308      	movs	r3, #8
 8000340:	001a      	movs	r2, r3
 8000342:	2100      	movs	r1, #0
 8000344:	f003 fcd0 	bl	8003ce8 <memset>

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8000348:	4b14      	ldr	r3, [pc, #80]	@ (800039c <MX_DAC_Init+0x68>)
 800034a:	4a15      	ldr	r2, [pc, #84]	@ (80003a0 <MX_DAC_Init+0x6c>)
 800034c:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 800034e:	4b13      	ldr	r3, [pc, #76]	@ (800039c <MX_DAC_Init+0x68>)
 8000350:	0018      	movs	r0, r3
 8000352:	f000 fc71 	bl	8000c38 <HAL_DAC_Init>
 8000356:	1e03      	subs	r3, r0, #0
 8000358:	d001      	beq.n	800035e <MX_DAC_Init+0x2a>
  {
    Error_Handler();
 800035a:	f000 f925 	bl	80005a8 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800035e:	003b      	movs	r3, r7
 8000360:	2200      	movs	r2, #0
 8000362:	601a      	str	r2, [r3, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000364:	003b      	movs	r3, r7
 8000366:	2200      	movs	r2, #0
 8000368:	605a      	str	r2, [r3, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800036a:	0039      	movs	r1, r7
 800036c:	4b0b      	ldr	r3, [pc, #44]	@ (800039c <MX_DAC_Init+0x68>)
 800036e:	2200      	movs	r2, #0
 8000370:	0018      	movs	r0, r3
 8000372:	f000 fc85 	bl	8000c80 <HAL_DAC_ConfigChannel>
 8000376:	1e03      	subs	r3, r0, #0
 8000378:	d001      	beq.n	800037e <MX_DAC_Init+0x4a>
  {
    Error_Handler();
 800037a:	f000 f915 	bl	80005a8 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800037e:	0039      	movs	r1, r7
 8000380:	4b06      	ldr	r3, [pc, #24]	@ (800039c <MX_DAC_Init+0x68>)
 8000382:	2210      	movs	r2, #16
 8000384:	0018      	movs	r0, r3
 8000386:	f000 fc7b 	bl	8000c80 <HAL_DAC_ConfigChannel>
 800038a:	1e03      	subs	r3, r0, #0
 800038c:	d001      	beq.n	8000392 <MX_DAC_Init+0x5e>
  {
    Error_Handler();
 800038e:	f000 f90b 	bl	80005a8 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8000392:	46c0      	nop			@ (mov r8, r8)
 8000394:	46bd      	mov	sp, r7
 8000396:	b002      	add	sp, #8
 8000398:	bd80      	pop	{r7, pc}
 800039a:	46c0      	nop			@ (mov r8, r8)
 800039c:	20000028 	.word	0x20000028
 80003a0:	40007400 	.word	0x40007400

080003a4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80003a4:	b580      	push	{r7, lr}
 80003a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80003a8:	4b1b      	ldr	r3, [pc, #108]	@ (8000418 <MX_I2C1_Init+0x74>)
 80003aa:	4a1c      	ldr	r2, [pc, #112]	@ (800041c <MX_I2C1_Init+0x78>)
 80003ac:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300617;
 80003ae:	4b1a      	ldr	r3, [pc, #104]	@ (8000418 <MX_I2C1_Init+0x74>)
 80003b0:	4a1b      	ldr	r2, [pc, #108]	@ (8000420 <MX_I2C1_Init+0x7c>)
 80003b2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80003b4:	4b18      	ldr	r3, [pc, #96]	@ (8000418 <MX_I2C1_Init+0x74>)
 80003b6:	2200      	movs	r2, #0
 80003b8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80003ba:	4b17      	ldr	r3, [pc, #92]	@ (8000418 <MX_I2C1_Init+0x74>)
 80003bc:	2201      	movs	r2, #1
 80003be:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80003c0:	4b15      	ldr	r3, [pc, #84]	@ (8000418 <MX_I2C1_Init+0x74>)
 80003c2:	2200      	movs	r2, #0
 80003c4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80003c6:	4b14      	ldr	r3, [pc, #80]	@ (8000418 <MX_I2C1_Init+0x74>)
 80003c8:	2200      	movs	r2, #0
 80003ca:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80003cc:	4b12      	ldr	r3, [pc, #72]	@ (8000418 <MX_I2C1_Init+0x74>)
 80003ce:	2200      	movs	r2, #0
 80003d0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80003d2:	4b11      	ldr	r3, [pc, #68]	@ (8000418 <MX_I2C1_Init+0x74>)
 80003d4:	2200      	movs	r2, #0
 80003d6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80003d8:	4b0f      	ldr	r3, [pc, #60]	@ (8000418 <MX_I2C1_Init+0x74>)
 80003da:	2200      	movs	r2, #0
 80003dc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80003de:	4b0e      	ldr	r3, [pc, #56]	@ (8000418 <MX_I2C1_Init+0x74>)
 80003e0:	0018      	movs	r0, r3
 80003e2:	f000 fe6b 	bl	80010bc <HAL_I2C_Init>
 80003e6:	1e03      	subs	r3, r0, #0
 80003e8:	d001      	beq.n	80003ee <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80003ea:	f000 f8dd 	bl	80005a8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80003ee:	4b0a      	ldr	r3, [pc, #40]	@ (8000418 <MX_I2C1_Init+0x74>)
 80003f0:	2100      	movs	r1, #0
 80003f2:	0018      	movs	r0, r3
 80003f4:	f002 fa78 	bl	80028e8 <HAL_I2CEx_ConfigAnalogFilter>
 80003f8:	1e03      	subs	r3, r0, #0
 80003fa:	d001      	beq.n	8000400 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80003fc:	f000 f8d4 	bl	80005a8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000400:	4b05      	ldr	r3, [pc, #20]	@ (8000418 <MX_I2C1_Init+0x74>)
 8000402:	2100      	movs	r1, #0
 8000404:	0018      	movs	r0, r3
 8000406:	f002 fabb 	bl	8002980 <HAL_I2CEx_ConfigDigitalFilter>
 800040a:	1e03      	subs	r3, r0, #0
 800040c:	d001      	beq.n	8000412 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800040e:	f000 f8cb 	bl	80005a8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000412:	46c0      	nop			@ (mov r8, r8)
 8000414:	46bd      	mov	sp, r7
 8000416:	bd80      	pop	{r7, pc}
 8000418:	2000003c 	.word	0x2000003c
 800041c:	40005400 	.word	0x40005400
 8000420:	00300617 	.word	0x00300617

08000424 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000424:	b580      	push	{r7, lr}
 8000426:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000428:	4b1c      	ldr	r3, [pc, #112]	@ (800049c <MX_I2C2_Init+0x78>)
 800042a:	4a1d      	ldr	r2, [pc, #116]	@ (80004a0 <MX_I2C2_Init+0x7c>)
 800042c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00000608;
 800042e:	4b1b      	ldr	r3, [pc, #108]	@ (800049c <MX_I2C2_Init+0x78>)
 8000430:	22c1      	movs	r2, #193	@ 0xc1
 8000432:	00d2      	lsls	r2, r2, #3
 8000434:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 132;
 8000436:	4b19      	ldr	r3, [pc, #100]	@ (800049c <MX_I2C2_Init+0x78>)
 8000438:	2284      	movs	r2, #132	@ 0x84
 800043a:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800043c:	4b17      	ldr	r3, [pc, #92]	@ (800049c <MX_I2C2_Init+0x78>)
 800043e:	2201      	movs	r2, #1
 8000440:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000442:	4b16      	ldr	r3, [pc, #88]	@ (800049c <MX_I2C2_Init+0x78>)
 8000444:	2200      	movs	r2, #0
 8000446:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000448:	4b14      	ldr	r3, [pc, #80]	@ (800049c <MX_I2C2_Init+0x78>)
 800044a:	2200      	movs	r2, #0
 800044c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800044e:	4b13      	ldr	r3, [pc, #76]	@ (800049c <MX_I2C2_Init+0x78>)
 8000450:	2200      	movs	r2, #0
 8000452:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000454:	4b11      	ldr	r3, [pc, #68]	@ (800049c <MX_I2C2_Init+0x78>)
 8000456:	2200      	movs	r2, #0
 8000458:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800045a:	4b10      	ldr	r3, [pc, #64]	@ (800049c <MX_I2C2_Init+0x78>)
 800045c:	2200      	movs	r2, #0
 800045e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000460:	4b0e      	ldr	r3, [pc, #56]	@ (800049c <MX_I2C2_Init+0x78>)
 8000462:	0018      	movs	r0, r3
 8000464:	f000 fe2a 	bl	80010bc <HAL_I2C_Init>
 8000468:	1e03      	subs	r3, r0, #0
 800046a:	d001      	beq.n	8000470 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800046c:	f000 f89c 	bl	80005a8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000470:	4b0a      	ldr	r3, [pc, #40]	@ (800049c <MX_I2C2_Init+0x78>)
 8000472:	2100      	movs	r1, #0
 8000474:	0018      	movs	r0, r3
 8000476:	f002 fa37 	bl	80028e8 <HAL_I2CEx_ConfigAnalogFilter>
 800047a:	1e03      	subs	r3, r0, #0
 800047c:	d001      	beq.n	8000482 <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 800047e:	f000 f893 	bl	80005a8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000482:	4b06      	ldr	r3, [pc, #24]	@ (800049c <MX_I2C2_Init+0x78>)
 8000484:	2100      	movs	r1, #0
 8000486:	0018      	movs	r0, r3
 8000488:	f002 fa7a 	bl	8002980 <HAL_I2CEx_ConfigDigitalFilter>
 800048c:	1e03      	subs	r3, r0, #0
 800048e:	d001      	beq.n	8000494 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8000490:	f000 f88a 	bl	80005a8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000494:	46c0      	nop			@ (mov r8, r8)
 8000496:	46bd      	mov	sp, r7
 8000498:	bd80      	pop	{r7, pc}
 800049a:	46c0      	nop			@ (mov r8, r8)
 800049c:	20000090 	.word	0x20000090
 80004a0:	40005800 	.word	0x40005800

080004a4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80004a4:	b580      	push	{r7, lr}
 80004a6:	b086      	sub	sp, #24
 80004a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80004aa:	2308      	movs	r3, #8
 80004ac:	18fb      	adds	r3, r7, r3
 80004ae:	0018      	movs	r0, r3
 80004b0:	2310      	movs	r3, #16
 80004b2:	001a      	movs	r2, r3
 80004b4:	2100      	movs	r1, #0
 80004b6:	f003 fc17 	bl	8003ce8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80004ba:	003b      	movs	r3, r7
 80004bc:	0018      	movs	r0, r3
 80004be:	2308      	movs	r3, #8
 80004c0:	001a      	movs	r2, r3
 80004c2:	2100      	movs	r1, #0
 80004c4:	f003 fc10 	bl	8003ce8 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80004c8:	4b1e      	ldr	r3, [pc, #120]	@ (8000544 <MX_TIM2_Init+0xa0>)
 80004ca:	2280      	movs	r2, #128	@ 0x80
 80004cc:	05d2      	lsls	r2, r2, #23
 80004ce:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 15;
 80004d0:	4b1c      	ldr	r3, [pc, #112]	@ (8000544 <MX_TIM2_Init+0xa0>)
 80004d2:	220f      	movs	r2, #15
 80004d4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80004d6:	4b1b      	ldr	r3, [pc, #108]	@ (8000544 <MX_TIM2_Init+0xa0>)
 80004d8:	2200      	movs	r2, #0
 80004da:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1999;
 80004dc:	4b19      	ldr	r3, [pc, #100]	@ (8000544 <MX_TIM2_Init+0xa0>)
 80004de:	4a1a      	ldr	r2, [pc, #104]	@ (8000548 <MX_TIM2_Init+0xa4>)
 80004e0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80004e2:	4b18      	ldr	r3, [pc, #96]	@ (8000544 <MX_TIM2_Init+0xa0>)
 80004e4:	2200      	movs	r2, #0
 80004e6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80004e8:	4b16      	ldr	r3, [pc, #88]	@ (8000544 <MX_TIM2_Init+0xa0>)
 80004ea:	2280      	movs	r2, #128	@ 0x80
 80004ec:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80004ee:	4b15      	ldr	r3, [pc, #84]	@ (8000544 <MX_TIM2_Init+0xa0>)
 80004f0:	0018      	movs	r0, r3
 80004f2:	f003 f989 	bl	8003808 <HAL_TIM_Base_Init>
 80004f6:	1e03      	subs	r3, r0, #0
 80004f8:	d001      	beq.n	80004fe <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 80004fa:	f000 f855 	bl	80005a8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80004fe:	2108      	movs	r1, #8
 8000500:	187b      	adds	r3, r7, r1
 8000502:	2280      	movs	r2, #128	@ 0x80
 8000504:	0152      	lsls	r2, r2, #5
 8000506:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000508:	187a      	adds	r2, r7, r1
 800050a:	4b0e      	ldr	r3, [pc, #56]	@ (8000544 <MX_TIM2_Init+0xa0>)
 800050c:	0011      	movs	r1, r2
 800050e:	0018      	movs	r0, r3
 8000510:	f003 f9ba 	bl	8003888 <HAL_TIM_ConfigClockSource>
 8000514:	1e03      	subs	r3, r0, #0
 8000516:	d001      	beq.n	800051c <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8000518:	f000 f846 	bl	80005a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800051c:	003b      	movs	r3, r7
 800051e:	2200      	movs	r2, #0
 8000520:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000522:	003b      	movs	r3, r7
 8000524:	2200      	movs	r2, #0
 8000526:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000528:	003a      	movs	r2, r7
 800052a:	4b06      	ldr	r3, [pc, #24]	@ (8000544 <MX_TIM2_Init+0xa0>)
 800052c:	0011      	movs	r1, r2
 800052e:	0018      	movs	r0, r3
 8000530:	f003 fb7c 	bl	8003c2c <HAL_TIMEx_MasterConfigSynchronization>
 8000534:	1e03      	subs	r3, r0, #0
 8000536:	d001      	beq.n	800053c <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8000538:	f000 f836 	bl	80005a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800053c:	46c0      	nop			@ (mov r8, r8)
 800053e:	46bd      	mov	sp, r7
 8000540:	b006      	add	sp, #24
 8000542:	bd80      	pop	{r7, pc}
 8000544:	200000e4 	.word	0x200000e4
 8000548:	000007cf 	.word	0x000007cf

0800054c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800054c:	b580      	push	{r7, lr}
 800054e:	b084      	sub	sp, #16
 8000550:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000552:	4b14      	ldr	r3, [pc, #80]	@ (80005a4 <MX_GPIO_Init+0x58>)
 8000554:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000556:	4b13      	ldr	r3, [pc, #76]	@ (80005a4 <MX_GPIO_Init+0x58>)
 8000558:	2180      	movs	r1, #128	@ 0x80
 800055a:	430a      	orrs	r2, r1
 800055c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800055e:	4b11      	ldr	r3, [pc, #68]	@ (80005a4 <MX_GPIO_Init+0x58>)
 8000560:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000562:	2280      	movs	r2, #128	@ 0x80
 8000564:	4013      	ands	r3, r2
 8000566:	60fb      	str	r3, [r7, #12]
 8000568:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800056a:	4b0e      	ldr	r3, [pc, #56]	@ (80005a4 <MX_GPIO_Init+0x58>)
 800056c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800056e:	4b0d      	ldr	r3, [pc, #52]	@ (80005a4 <MX_GPIO_Init+0x58>)
 8000570:	2101      	movs	r1, #1
 8000572:	430a      	orrs	r2, r1
 8000574:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000576:	4b0b      	ldr	r3, [pc, #44]	@ (80005a4 <MX_GPIO_Init+0x58>)
 8000578:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800057a:	2201      	movs	r2, #1
 800057c:	4013      	ands	r3, r2
 800057e:	60bb      	str	r3, [r7, #8]
 8000580:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000582:	4b08      	ldr	r3, [pc, #32]	@ (80005a4 <MX_GPIO_Init+0x58>)
 8000584:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000586:	4b07      	ldr	r3, [pc, #28]	@ (80005a4 <MX_GPIO_Init+0x58>)
 8000588:	2102      	movs	r1, #2
 800058a:	430a      	orrs	r2, r1
 800058c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800058e:	4b05      	ldr	r3, [pc, #20]	@ (80005a4 <MX_GPIO_Init+0x58>)
 8000590:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000592:	2202      	movs	r2, #2
 8000594:	4013      	ands	r3, r2
 8000596:	607b      	str	r3, [r7, #4]
 8000598:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800059a:	46c0      	nop			@ (mov r8, r8)
 800059c:	46bd      	mov	sp, r7
 800059e:	b004      	add	sp, #16
 80005a0:	bd80      	pop	{r7, pc}
 80005a2:	46c0      	nop			@ (mov r8, r8)
 80005a4:	40021000 	.word	0x40021000

080005a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005ac:	b672      	cpsid	i
}
 80005ae:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005b0:	46c0      	nop			@ (mov r8, r8)
 80005b2:	e7fd      	b.n	80005b0 <Error_Handler+0x8>

080005b4 <hal_write_cmd>:
#include <stdio.h>

#define MS5837_8BIT_ADDR (MS5837_ADDR << 1) // HAL expects addr<<1 for TX/RX
extern I2C_HandleTypeDef hi2c1;

static ms583730ba01_err_t hal_write_cmd(uint8_t cmd) {
 80005b4:	b5b0      	push	{r4, r5, r7, lr}
 80005b6:	b086      	sub	sp, #24
 80005b8:	af02      	add	r7, sp, #8
 80005ba:	0002      	movs	r2, r0
 80005bc:	1dfb      	adds	r3, r7, #7
 80005be:	701a      	strb	r2, [r3, #0]
    HAL_StatusTypeDef st = HAL_I2C_Master_Transmit(&hi2c1, MS5837_8BIT_ADDR, &cmd, 1, 50);
 80005c0:	250f      	movs	r5, #15
 80005c2:	197c      	adds	r4, r7, r5
 80005c4:	1dfa      	adds	r2, r7, #7
 80005c6:	480a      	ldr	r0, [pc, #40]	@ (80005f0 <hal_write_cmd+0x3c>)
 80005c8:	2332      	movs	r3, #50	@ 0x32
 80005ca:	9300      	str	r3, [sp, #0]
 80005cc:	2301      	movs	r3, #1
 80005ce:	21ec      	movs	r1, #236	@ 0xec
 80005d0:	f000 fe1a 	bl	8001208 <HAL_I2C_Master_Transmit>
 80005d4:	0003      	movs	r3, r0
 80005d6:	7023      	strb	r3, [r4, #0]
    return (st == HAL_OK) ? E_MS58370BA01_SUCCESS : E_MS58370BA01_COM_ERR;
 80005d8:	197b      	adds	r3, r7, r5
 80005da:	781b      	ldrb	r3, [r3, #0]
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d101      	bne.n	80005e4 <hal_write_cmd+0x30>
 80005e0:	2300      	movs	r3, #0
 80005e2:	e000      	b.n	80005e6 <hal_write_cmd+0x32>
 80005e4:	2302      	movs	r3, #2
}
 80005e6:	0018      	movs	r0, r3
 80005e8:	46bd      	mov	sp, r7
 80005ea:	b004      	add	sp, #16
 80005ec:	bdb0      	pop	{r4, r5, r7, pc}
 80005ee:	46c0      	nop			@ (mov r8, r8)
 80005f0:	2000003c 	.word	0x2000003c

080005f4 <hal_read_data>:

static ms583730ba01_err_t hal_read_data(uint8_t *buf, uint32_t n) {
 80005f4:	b5b0      	push	{r4, r5, r7, lr}
 80005f6:	b086      	sub	sp, #24
 80005f8:	af02      	add	r7, sp, #8
 80005fa:	6078      	str	r0, [r7, #4]
 80005fc:	6039      	str	r1, [r7, #0]
    HAL_StatusTypeDef st = HAL_I2C_Master_Receive(&hi2c1, MS5837_8BIT_ADDR, buf, n, 100);
 80005fe:	683b      	ldr	r3, [r7, #0]
 8000600:	b29b      	uxth	r3, r3
 8000602:	250f      	movs	r5, #15
 8000604:	197c      	adds	r4, r7, r5
 8000606:	687a      	ldr	r2, [r7, #4]
 8000608:	4809      	ldr	r0, [pc, #36]	@ (8000630 <hal_read_data+0x3c>)
 800060a:	2164      	movs	r1, #100	@ 0x64
 800060c:	9100      	str	r1, [sp, #0]
 800060e:	21ec      	movs	r1, #236	@ 0xec
 8000610:	f000 ff24 	bl	800145c <HAL_I2C_Master_Receive>
 8000614:	0003      	movs	r3, r0
 8000616:	7023      	strb	r3, [r4, #0]
    return (st == HAL_OK) ? E_MS58370BA01_SUCCESS : E_MS58370BA01_COM_ERR;
 8000618:	197b      	adds	r3, r7, r5
 800061a:	781b      	ldrb	r3, [r3, #0]
 800061c:	2b00      	cmp	r3, #0
 800061e:	d101      	bne.n	8000624 <hal_read_data+0x30>
 8000620:	2300      	movs	r3, #0
 8000622:	e000      	b.n	8000626 <hal_read_data+0x32>
 8000624:	2302      	movs	r3, #2
}
 8000626:	0018      	movs	r0, r3
 8000628:	46bd      	mov	sp, r7
 800062a:	b004      	add	sp, #16
 800062c:	bdb0      	pop	{r4, r5, r7, pc}
 800062e:	46c0      	nop			@ (mov r8, r8)
 8000630:	2000003c 	.word	0x2000003c

08000634 <hal_delay>:

static void hal_delay(uint16_t ms) {
 8000634:	b580      	push	{r7, lr}
 8000636:	b082      	sub	sp, #8
 8000638:	af00      	add	r7, sp, #0
 800063a:	0002      	movs	r2, r0
 800063c:	1dbb      	adds	r3, r7, #6
 800063e:	801a      	strh	r2, [r3, #0]
    HAL_Delay(ms);
 8000640:	1dbb      	adds	r3, r7, #6
 8000642:	881b      	ldrh	r3, [r3, #0]
 8000644:	0018      	movs	r0, r3
 8000646:	f000 f9f5 	bl	8000a34 <HAL_Delay>
}
 800064a:	46c0      	nop			@ (mov r8, r8)
 800064c:	46bd      	mov	sp, r7
 800064e:	b002      	add	sp, #8
 8000650:	bd80      	pop	{r7, pc}
	...

08000654 <ms5837_hal_handle_init>:

/* This function builds the handle struct you pass to ms5837 functions */
void ms5837_hal_handle_init(ms583730ba01_h *h) {
 8000654:	b580      	push	{r7, lr}
 8000656:	b082      	sub	sp, #8
 8000658:	af00      	add	r7, sp, #0
 800065a:	6078      	str	r0, [r7, #4]
    h->write_cmd = hal_write_cmd;
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	4a06      	ldr	r2, [pc, #24]	@ (8000678 <ms5837_hal_handle_init+0x24>)
 8000660:	601a      	str	r2, [r3, #0]
    h->read_data = hal_read_data;
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	4a05      	ldr	r2, [pc, #20]	@ (800067c <ms5837_hal_handle_init+0x28>)
 8000666:	605a      	str	r2, [r3, #4]
    h->delay = hal_delay;
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	4a05      	ldr	r2, [pc, #20]	@ (8000680 <ms5837_hal_handle_init+0x2c>)
 800066c:	609a      	str	r2, [r3, #8]
}
 800066e:	46c0      	nop			@ (mov r8, r8)
 8000670:	46bd      	mov	sp, r7
 8000672:	b002      	add	sp, #8
 8000674:	bd80      	pop	{r7, pc}
 8000676:	46c0      	nop			@ (mov r8, r8)
 8000678:	080005b5 	.word	0x080005b5
 800067c:	080005f5 	.word	0x080005f5
 8000680:	08000635 	.word	0x08000635

08000684 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000688:	4b07      	ldr	r3, [pc, #28]	@ (80006a8 <HAL_MspInit+0x24>)
 800068a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800068c:	4b06      	ldr	r3, [pc, #24]	@ (80006a8 <HAL_MspInit+0x24>)
 800068e:	2101      	movs	r1, #1
 8000690:	430a      	orrs	r2, r1
 8000692:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000694:	4b04      	ldr	r3, [pc, #16]	@ (80006a8 <HAL_MspInit+0x24>)
 8000696:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000698:	4b03      	ldr	r3, [pc, #12]	@ (80006a8 <HAL_MspInit+0x24>)
 800069a:	2180      	movs	r1, #128	@ 0x80
 800069c:	0549      	lsls	r1, r1, #21
 800069e:	430a      	orrs	r2, r1
 80006a0:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006a2:	46c0      	nop			@ (mov r8, r8)
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}
 80006a8:	40021000 	.word	0x40021000

080006ac <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80006ac:	b590      	push	{r4, r7, lr}
 80006ae:	b089      	sub	sp, #36	@ 0x24
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006b4:	240c      	movs	r4, #12
 80006b6:	193b      	adds	r3, r7, r4
 80006b8:	0018      	movs	r0, r3
 80006ba:	2314      	movs	r3, #20
 80006bc:	001a      	movs	r2, r3
 80006be:	2100      	movs	r1, #0
 80006c0:	f003 fb12 	bl	8003ce8 <memset>
  if(hdac->Instance==DAC)
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	4a14      	ldr	r2, [pc, #80]	@ (800071c <HAL_DAC_MspInit+0x70>)
 80006ca:	4293      	cmp	r3, r2
 80006cc:	d122      	bne.n	8000714 <HAL_DAC_MspInit+0x68>
  {
    /* USER CODE BEGIN DAC_MspInit 0 */

    /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 80006ce:	4b14      	ldr	r3, [pc, #80]	@ (8000720 <HAL_DAC_MspInit+0x74>)
 80006d0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80006d2:	4b13      	ldr	r3, [pc, #76]	@ (8000720 <HAL_DAC_MspInit+0x74>)
 80006d4:	2180      	movs	r1, #128	@ 0x80
 80006d6:	0589      	lsls	r1, r1, #22
 80006d8:	430a      	orrs	r2, r1
 80006da:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006dc:	4b10      	ldr	r3, [pc, #64]	@ (8000720 <HAL_DAC_MspInit+0x74>)
 80006de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80006e0:	4b0f      	ldr	r3, [pc, #60]	@ (8000720 <HAL_DAC_MspInit+0x74>)
 80006e2:	2101      	movs	r1, #1
 80006e4:	430a      	orrs	r2, r1
 80006e6:	62da      	str	r2, [r3, #44]	@ 0x2c
 80006e8:	4b0d      	ldr	r3, [pc, #52]	@ (8000720 <HAL_DAC_MspInit+0x74>)
 80006ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80006ec:	2201      	movs	r2, #1
 80006ee:	4013      	ands	r3, r2
 80006f0:	60bb      	str	r3, [r7, #8]
 80006f2:	68bb      	ldr	r3, [r7, #8]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = DAC1_Pin|DAC2_Pin;
 80006f4:	193b      	adds	r3, r7, r4
 80006f6:	2230      	movs	r2, #48	@ 0x30
 80006f8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006fa:	193b      	adds	r3, r7, r4
 80006fc:	2203      	movs	r2, #3
 80006fe:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000700:	193b      	adds	r3, r7, r4
 8000702:	2200      	movs	r2, #0
 8000704:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000706:	193a      	adds	r2, r7, r4
 8000708:	23a0      	movs	r3, #160	@ 0xa0
 800070a:	05db      	lsls	r3, r3, #23
 800070c:	0011      	movs	r1, r2
 800070e:	0018      	movs	r0, r3
 8000710:	f000 fb56 	bl	8000dc0 <HAL_GPIO_Init>

    /* USER CODE END DAC_MspInit 1 */

  }

}
 8000714:	46c0      	nop			@ (mov r8, r8)
 8000716:	46bd      	mov	sp, r7
 8000718:	b009      	add	sp, #36	@ 0x24
 800071a:	bd90      	pop	{r4, r7, pc}
 800071c:	40007400 	.word	0x40007400
 8000720:	40021000 	.word	0x40021000

08000724 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000724:	b590      	push	{r4, r7, lr}
 8000726:	b08b      	sub	sp, #44	@ 0x2c
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800072c:	2414      	movs	r4, #20
 800072e:	193b      	adds	r3, r7, r4
 8000730:	0018      	movs	r0, r3
 8000732:	2314      	movs	r3, #20
 8000734:	001a      	movs	r2, r3
 8000736:	2100      	movs	r1, #0
 8000738:	f003 fad6 	bl	8003ce8 <memset>
  if(hi2c->Instance==I2C1)
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	4a38      	ldr	r2, [pc, #224]	@ (8000824 <HAL_I2C_MspInit+0x100>)
 8000742:	4293      	cmp	r3, r2
 8000744:	d133      	bne.n	80007ae <HAL_I2C_MspInit+0x8a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000746:	4b38      	ldr	r3, [pc, #224]	@ (8000828 <HAL_I2C_MspInit+0x104>)
 8000748:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800074a:	4b37      	ldr	r3, [pc, #220]	@ (8000828 <HAL_I2C_MspInit+0x104>)
 800074c:	2101      	movs	r1, #1
 800074e:	430a      	orrs	r2, r1
 8000750:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000752:	4b35      	ldr	r3, [pc, #212]	@ (8000828 <HAL_I2C_MspInit+0x104>)
 8000754:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000756:	2201      	movs	r2, #1
 8000758:	4013      	ands	r3, r2
 800075a:	613b      	str	r3, [r7, #16]
 800075c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = TWI0_SCL_Pin|TWI0_SDA_Pin;
 800075e:	193b      	adds	r3, r7, r4
 8000760:	22c0      	movs	r2, #192	@ 0xc0
 8000762:	00d2      	lsls	r2, r2, #3
 8000764:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000766:	0021      	movs	r1, r4
 8000768:	187b      	adds	r3, r7, r1
 800076a:	2212      	movs	r2, #18
 800076c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800076e:	187b      	adds	r3, r7, r1
 8000770:	2200      	movs	r2, #0
 8000772:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000774:	187b      	adds	r3, r7, r1
 8000776:	2203      	movs	r2, #3
 8000778:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 800077a:	187b      	adds	r3, r7, r1
 800077c:	2206      	movs	r2, #6
 800077e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000780:	187a      	adds	r2, r7, r1
 8000782:	23a0      	movs	r3, #160	@ 0xa0
 8000784:	05db      	lsls	r3, r3, #23
 8000786:	0011      	movs	r1, r2
 8000788:	0018      	movs	r0, r3
 800078a:	f000 fb19 	bl	8000dc0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800078e:	4b26      	ldr	r3, [pc, #152]	@ (8000828 <HAL_I2C_MspInit+0x104>)
 8000790:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000792:	4b25      	ldr	r3, [pc, #148]	@ (8000828 <HAL_I2C_MspInit+0x104>)
 8000794:	2180      	movs	r1, #128	@ 0x80
 8000796:	0389      	lsls	r1, r1, #14
 8000798:	430a      	orrs	r2, r1
 800079a:	639a      	str	r2, [r3, #56]	@ 0x38
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 800079c:	2200      	movs	r2, #0
 800079e:	2100      	movs	r1, #0
 80007a0:	2017      	movs	r0, #23
 80007a2:	f000 fa17 	bl	8000bd4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 80007a6:	2017      	movs	r0, #23
 80007a8:	f000 fa29 	bl	8000bfe <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 80007ac:	e036      	b.n	800081c <HAL_I2C_MspInit+0xf8>
  else if(hi2c->Instance==I2C2)
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	4a1e      	ldr	r2, [pc, #120]	@ (800082c <HAL_I2C_MspInit+0x108>)
 80007b4:	4293      	cmp	r3, r2
 80007b6:	d131      	bne.n	800081c <HAL_I2C_MspInit+0xf8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007b8:	4b1b      	ldr	r3, [pc, #108]	@ (8000828 <HAL_I2C_MspInit+0x104>)
 80007ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80007bc:	4b1a      	ldr	r3, [pc, #104]	@ (8000828 <HAL_I2C_MspInit+0x104>)
 80007be:	2102      	movs	r1, #2
 80007c0:	430a      	orrs	r2, r1
 80007c2:	62da      	str	r2, [r3, #44]	@ 0x2c
 80007c4:	4b18      	ldr	r3, [pc, #96]	@ (8000828 <HAL_I2C_MspInit+0x104>)
 80007c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80007c8:	2202      	movs	r2, #2
 80007ca:	4013      	ands	r3, r2
 80007cc:	60fb      	str	r3, [r7, #12]
 80007ce:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TWI1_SCL_Pin|TWI1_SDA_Pin;
 80007d0:	2114      	movs	r1, #20
 80007d2:	187b      	adds	r3, r7, r1
 80007d4:	22c0      	movs	r2, #192	@ 0xc0
 80007d6:	0112      	lsls	r2, r2, #4
 80007d8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80007da:	187b      	adds	r3, r7, r1
 80007dc:	2212      	movs	r2, #18
 80007de:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e0:	187b      	adds	r3, r7, r1
 80007e2:	2200      	movs	r2, #0
 80007e4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007e6:	187b      	adds	r3, r7, r1
 80007e8:	2203      	movs	r2, #3
 80007ea:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C2;
 80007ec:	187b      	adds	r3, r7, r1
 80007ee:	2206      	movs	r2, #6
 80007f0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007f2:	187b      	adds	r3, r7, r1
 80007f4:	4a0e      	ldr	r2, [pc, #56]	@ (8000830 <HAL_I2C_MspInit+0x10c>)
 80007f6:	0019      	movs	r1, r3
 80007f8:	0010      	movs	r0, r2
 80007fa:	f000 fae1 	bl	8000dc0 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80007fe:	4b0a      	ldr	r3, [pc, #40]	@ (8000828 <HAL_I2C_MspInit+0x104>)
 8000800:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000802:	4b09      	ldr	r3, [pc, #36]	@ (8000828 <HAL_I2C_MspInit+0x104>)
 8000804:	2180      	movs	r1, #128	@ 0x80
 8000806:	03c9      	lsls	r1, r1, #15
 8000808:	430a      	orrs	r2, r1
 800080a:	639a      	str	r2, [r3, #56]	@ 0x38
    HAL_NVIC_SetPriority(I2C2_IRQn, 0, 0);
 800080c:	2200      	movs	r2, #0
 800080e:	2100      	movs	r1, #0
 8000810:	2018      	movs	r0, #24
 8000812:	f000 f9df 	bl	8000bd4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_IRQn);
 8000816:	2018      	movs	r0, #24
 8000818:	f000 f9f1 	bl	8000bfe <HAL_NVIC_EnableIRQ>
}
 800081c:	46c0      	nop			@ (mov r8, r8)
 800081e:	46bd      	mov	sp, r7
 8000820:	b00b      	add	sp, #44	@ 0x2c
 8000822:	bd90      	pop	{r4, r7, pc}
 8000824:	40005400 	.word	0x40005400
 8000828:	40021000 	.word	0x40021000
 800082c:	40005800 	.word	0x40005800
 8000830:	50000400 	.word	0x50000400

08000834 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b082      	sub	sp, #8
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	681a      	ldr	r2, [r3, #0]
 8000840:	2380      	movs	r3, #128	@ 0x80
 8000842:	05db      	lsls	r3, r3, #23
 8000844:	429a      	cmp	r2, r3
 8000846:	d105      	bne.n	8000854 <HAL_TIM_Base_MspInit+0x20>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000848:	4b04      	ldr	r3, [pc, #16]	@ (800085c <HAL_TIM_Base_MspInit+0x28>)
 800084a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800084c:	4b03      	ldr	r3, [pc, #12]	@ (800085c <HAL_TIM_Base_MspInit+0x28>)
 800084e:	2101      	movs	r1, #1
 8000850:	430a      	orrs	r2, r1
 8000852:	639a      	str	r2, [r3, #56]	@ 0x38

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000854:	46c0      	nop			@ (mov r8, r8)
 8000856:	46bd      	mov	sp, r7
 8000858:	b002      	add	sp, #8
 800085a:	bd80      	pop	{r7, pc}
 800085c:	40021000 	.word	0x40021000

08000860 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000864:	46c0      	nop			@ (mov r8, r8)
 8000866:	e7fd      	b.n	8000864 <NMI_Handler+0x4>

08000868 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800086c:	46c0      	nop			@ (mov r8, r8)
 800086e:	e7fd      	b.n	800086c <HardFault_Handler+0x4>

08000870 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000874:	46c0      	nop			@ (mov r8, r8)
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}

0800087a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800087a:	b580      	push	{r7, lr}
 800087c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800087e:	46c0      	nop			@ (mov r8, r8)
 8000880:	46bd      	mov	sp, r7
 8000882:	bd80      	pop	{r7, pc}

08000884 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000888:	f000 f8b8 	bl	80009fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800088c:	46c0      	nop			@ (mov r8, r8)
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}
	...

08000894 <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_IRQHandler(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR))
 8000898:	4b09      	ldr	r3, [pc, #36]	@ (80008c0 <I2C1_IRQHandler+0x2c>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	699a      	ldr	r2, [r3, #24]
 800089e:	23e0      	movs	r3, #224	@ 0xe0
 80008a0:	00db      	lsls	r3, r3, #3
 80008a2:	4013      	ands	r3, r2
 80008a4:	d004      	beq.n	80008b0 <I2C1_IRQHandler+0x1c>
  {
    HAL_I2C_ER_IRQHandler(&hi2c1);
 80008a6:	4b06      	ldr	r3, [pc, #24]	@ (80008c0 <I2C1_IRQHandler+0x2c>)
 80008a8:	0018      	movs	r0, r3
 80008aa:	f000 fef9 	bl	80016a0 <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 80008ae:	e003      	b.n	80008b8 <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 80008b0:	4b03      	ldr	r3, [pc, #12]	@ (80008c0 <I2C1_IRQHandler+0x2c>)
 80008b2:	0018      	movs	r0, r3
 80008b4:	f000 feda 	bl	800166c <HAL_I2C_EV_IRQHandler>
}
 80008b8:	46c0      	nop			@ (mov r8, r8)
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	46c0      	nop			@ (mov r8, r8)
 80008c0:	2000003c 	.word	0x2000003c

080008c4 <I2C2_IRQHandler>:

/**
  * @brief This function handles I2C2 global interrupt.
  */
void I2C2_IRQHandler(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_IRQn 0 */

  /* USER CODE END I2C2_IRQn 0 */
  if (hi2c2.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR))
 80008c8:	4b09      	ldr	r3, [pc, #36]	@ (80008f0 <I2C2_IRQHandler+0x2c>)
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	699a      	ldr	r2, [r3, #24]
 80008ce:	23e0      	movs	r3, #224	@ 0xe0
 80008d0:	00db      	lsls	r3, r3, #3
 80008d2:	4013      	ands	r3, r2
 80008d4:	d004      	beq.n	80008e0 <I2C2_IRQHandler+0x1c>
  {
    HAL_I2C_ER_IRQHandler(&hi2c2);
 80008d6:	4b06      	ldr	r3, [pc, #24]	@ (80008f0 <I2C2_IRQHandler+0x2c>)
 80008d8:	0018      	movs	r0, r3
 80008da:	f000 fee1 	bl	80016a0 <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c2);
  }
  /* USER CODE BEGIN I2C2_IRQn 1 */

  /* USER CODE END I2C2_IRQn 1 */
}
 80008de:	e003      	b.n	80008e8 <I2C2_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c2);
 80008e0:	4b03      	ldr	r3, [pc, #12]	@ (80008f0 <I2C2_IRQHandler+0x2c>)
 80008e2:	0018      	movs	r0, r3
 80008e4:	f000 fec2 	bl	800166c <HAL_I2C_EV_IRQHandler>
}
 80008e8:	46c0      	nop			@ (mov r8, r8)
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	46c0      	nop			@ (mov r8, r8)
 80008f0:	20000090 	.word	0x20000090

080008f4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008f8:	46c0      	nop			@ (mov r8, r8)
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
	...

08000900 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000900:	480d      	ldr	r0, [pc, #52]	@ (8000938 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000902:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000904:	f7ff fff6 	bl	80008f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000908:	480c      	ldr	r0, [pc, #48]	@ (800093c <LoopForever+0x6>)
  ldr r1, =_edata
 800090a:	490d      	ldr	r1, [pc, #52]	@ (8000940 <LoopForever+0xa>)
  ldr r2, =_sidata
 800090c:	4a0d      	ldr	r2, [pc, #52]	@ (8000944 <LoopForever+0xe>)
  movs r3, #0
 800090e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000910:	e002      	b.n	8000918 <LoopCopyDataInit>

08000912 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000912:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000914:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000916:	3304      	adds	r3, #4

08000918 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000918:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800091a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800091c:	d3f9      	bcc.n	8000912 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800091e:	4a0a      	ldr	r2, [pc, #40]	@ (8000948 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000920:	4c0a      	ldr	r4, [pc, #40]	@ (800094c <LoopForever+0x16>)
  movs r3, #0
 8000922:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000924:	e001      	b.n	800092a <LoopFillZerobss>

08000926 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000926:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000928:	3204      	adds	r2, #4

0800092a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800092a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800092c:	d3fb      	bcc.n	8000926 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800092e:	f003 f9e3 	bl	8003cf8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000932:	f7ff fc75 	bl	8000220 <main>

08000936 <LoopForever>:

LoopForever:
    b LoopForever
 8000936:	e7fe      	b.n	8000936 <LoopForever>
   ldr   r0, =_estack
 8000938:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 800093c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000940:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000944:	08003d7c 	.word	0x08003d7c
  ldr r2, =_sbss
 8000948:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800094c:	20000134 	.word	0x20000134

08000950 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000950:	e7fe      	b.n	8000950 <ADC1_COMP_IRQHandler>
	...

08000954 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b082      	sub	sp, #8
 8000958:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800095a:	1dfb      	adds	r3, r7, #7
 800095c:	2200      	movs	r2, #0
 800095e:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000960:	4b0b      	ldr	r3, [pc, #44]	@ (8000990 <HAL_Init+0x3c>)
 8000962:	681a      	ldr	r2, [r3, #0]
 8000964:	4b0a      	ldr	r3, [pc, #40]	@ (8000990 <HAL_Init+0x3c>)
 8000966:	2140      	movs	r1, #64	@ 0x40
 8000968:	430a      	orrs	r2, r1
 800096a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800096c:	2003      	movs	r0, #3
 800096e:	f000 f811 	bl	8000994 <HAL_InitTick>
 8000972:	1e03      	subs	r3, r0, #0
 8000974:	d003      	beq.n	800097e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000976:	1dfb      	adds	r3, r7, #7
 8000978:	2201      	movs	r2, #1
 800097a:	701a      	strb	r2, [r3, #0]
 800097c:	e001      	b.n	8000982 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800097e:	f7ff fe81 	bl	8000684 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000982:	1dfb      	adds	r3, r7, #7
 8000984:	781b      	ldrb	r3, [r3, #0]
}
 8000986:	0018      	movs	r0, r3
 8000988:	46bd      	mov	sp, r7
 800098a:	b002      	add	sp, #8
 800098c:	bd80      	pop	{r7, pc}
 800098e:	46c0      	nop			@ (mov r8, r8)
 8000990:	40022000 	.word	0x40022000

08000994 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000994:	b590      	push	{r4, r7, lr}
 8000996:	b083      	sub	sp, #12
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800099c:	4b14      	ldr	r3, [pc, #80]	@ (80009f0 <HAL_InitTick+0x5c>)
 800099e:	681c      	ldr	r4, [r3, #0]
 80009a0:	4b14      	ldr	r3, [pc, #80]	@ (80009f4 <HAL_InitTick+0x60>)
 80009a2:	781b      	ldrb	r3, [r3, #0]
 80009a4:	0019      	movs	r1, r3
 80009a6:	23fa      	movs	r3, #250	@ 0xfa
 80009a8:	0098      	lsls	r0, r3, #2
 80009aa:	f7ff fbad 	bl	8000108 <__udivsi3>
 80009ae:	0003      	movs	r3, r0
 80009b0:	0019      	movs	r1, r3
 80009b2:	0020      	movs	r0, r4
 80009b4:	f7ff fba8 	bl	8000108 <__udivsi3>
 80009b8:	0003      	movs	r3, r0
 80009ba:	0018      	movs	r0, r3
 80009bc:	f000 f92f 	bl	8000c1e <HAL_SYSTICK_Config>
 80009c0:	1e03      	subs	r3, r0, #0
 80009c2:	d001      	beq.n	80009c8 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80009c4:	2301      	movs	r3, #1
 80009c6:	e00f      	b.n	80009e8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	2b03      	cmp	r3, #3
 80009cc:	d80b      	bhi.n	80009e6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009ce:	6879      	ldr	r1, [r7, #4]
 80009d0:	2301      	movs	r3, #1
 80009d2:	425b      	negs	r3, r3
 80009d4:	2200      	movs	r2, #0
 80009d6:	0018      	movs	r0, r3
 80009d8:	f000 f8fc 	bl	8000bd4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009dc:	4b06      	ldr	r3, [pc, #24]	@ (80009f8 <HAL_InitTick+0x64>)
 80009de:	687a      	ldr	r2, [r7, #4]
 80009e0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80009e2:	2300      	movs	r3, #0
 80009e4:	e000      	b.n	80009e8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80009e6:	2301      	movs	r3, #1
}
 80009e8:	0018      	movs	r0, r3
 80009ea:	46bd      	mov	sp, r7
 80009ec:	b003      	add	sp, #12
 80009ee:	bd90      	pop	{r4, r7, pc}
 80009f0:	20000000 	.word	0x20000000
 80009f4:	20000008 	.word	0x20000008
 80009f8:	20000004 	.word	0x20000004

080009fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a00:	4b05      	ldr	r3, [pc, #20]	@ (8000a18 <HAL_IncTick+0x1c>)
 8000a02:	781b      	ldrb	r3, [r3, #0]
 8000a04:	001a      	movs	r2, r3
 8000a06:	4b05      	ldr	r3, [pc, #20]	@ (8000a1c <HAL_IncTick+0x20>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	18d2      	adds	r2, r2, r3
 8000a0c:	4b03      	ldr	r3, [pc, #12]	@ (8000a1c <HAL_IncTick+0x20>)
 8000a0e:	601a      	str	r2, [r3, #0]
}
 8000a10:	46c0      	nop			@ (mov r8, r8)
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	46c0      	nop			@ (mov r8, r8)
 8000a18:	20000008 	.word	0x20000008
 8000a1c:	20000130 	.word	0x20000130

08000a20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	af00      	add	r7, sp, #0
  return uwTick;
 8000a24:	4b02      	ldr	r3, [pc, #8]	@ (8000a30 <HAL_GetTick+0x10>)
 8000a26:	681b      	ldr	r3, [r3, #0]
}
 8000a28:	0018      	movs	r0, r3
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}
 8000a2e:	46c0      	nop			@ (mov r8, r8)
 8000a30:	20000130 	.word	0x20000130

08000a34 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b084      	sub	sp, #16
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000a3c:	f7ff fff0 	bl	8000a20 <HAL_GetTick>
 8000a40:	0003      	movs	r3, r0
 8000a42:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a48:	68fb      	ldr	r3, [r7, #12]
 8000a4a:	3301      	adds	r3, #1
 8000a4c:	d005      	beq.n	8000a5a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a4e:	4b0a      	ldr	r3, [pc, #40]	@ (8000a78 <HAL_Delay+0x44>)
 8000a50:	781b      	ldrb	r3, [r3, #0]
 8000a52:	001a      	movs	r2, r3
 8000a54:	68fb      	ldr	r3, [r7, #12]
 8000a56:	189b      	adds	r3, r3, r2
 8000a58:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000a5a:	46c0      	nop			@ (mov r8, r8)
 8000a5c:	f7ff ffe0 	bl	8000a20 <HAL_GetTick>
 8000a60:	0002      	movs	r2, r0
 8000a62:	68bb      	ldr	r3, [r7, #8]
 8000a64:	1ad3      	subs	r3, r2, r3
 8000a66:	68fa      	ldr	r2, [r7, #12]
 8000a68:	429a      	cmp	r2, r3
 8000a6a:	d8f7      	bhi.n	8000a5c <HAL_Delay+0x28>
  {
  }
}
 8000a6c:	46c0      	nop			@ (mov r8, r8)
 8000a6e:	46c0      	nop			@ (mov r8, r8)
 8000a70:	46bd      	mov	sp, r7
 8000a72:	b004      	add	sp, #16
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	46c0      	nop			@ (mov r8, r8)
 8000a78:	20000008 	.word	0x20000008

08000a7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b082      	sub	sp, #8
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	0002      	movs	r2, r0
 8000a84:	1dfb      	adds	r3, r7, #7
 8000a86:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000a88:	1dfb      	adds	r3, r7, #7
 8000a8a:	781b      	ldrb	r3, [r3, #0]
 8000a8c:	2b7f      	cmp	r3, #127	@ 0x7f
 8000a8e:	d809      	bhi.n	8000aa4 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a90:	1dfb      	adds	r3, r7, #7
 8000a92:	781b      	ldrb	r3, [r3, #0]
 8000a94:	001a      	movs	r2, r3
 8000a96:	231f      	movs	r3, #31
 8000a98:	401a      	ands	r2, r3
 8000a9a:	4b04      	ldr	r3, [pc, #16]	@ (8000aac <__NVIC_EnableIRQ+0x30>)
 8000a9c:	2101      	movs	r1, #1
 8000a9e:	4091      	lsls	r1, r2
 8000aa0:	000a      	movs	r2, r1
 8000aa2:	601a      	str	r2, [r3, #0]
  }
}
 8000aa4:	46c0      	nop			@ (mov r8, r8)
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	b002      	add	sp, #8
 8000aaa:	bd80      	pop	{r7, pc}
 8000aac:	e000e100 	.word	0xe000e100

08000ab0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ab0:	b590      	push	{r4, r7, lr}
 8000ab2:	b083      	sub	sp, #12
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	0002      	movs	r2, r0
 8000ab8:	6039      	str	r1, [r7, #0]
 8000aba:	1dfb      	adds	r3, r7, #7
 8000abc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000abe:	1dfb      	adds	r3, r7, #7
 8000ac0:	781b      	ldrb	r3, [r3, #0]
 8000ac2:	2b7f      	cmp	r3, #127	@ 0x7f
 8000ac4:	d828      	bhi.n	8000b18 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ac6:	4a2f      	ldr	r2, [pc, #188]	@ (8000b84 <__NVIC_SetPriority+0xd4>)
 8000ac8:	1dfb      	adds	r3, r7, #7
 8000aca:	781b      	ldrb	r3, [r3, #0]
 8000acc:	b25b      	sxtb	r3, r3
 8000ace:	089b      	lsrs	r3, r3, #2
 8000ad0:	33c0      	adds	r3, #192	@ 0xc0
 8000ad2:	009b      	lsls	r3, r3, #2
 8000ad4:	589b      	ldr	r3, [r3, r2]
 8000ad6:	1dfa      	adds	r2, r7, #7
 8000ad8:	7812      	ldrb	r2, [r2, #0]
 8000ada:	0011      	movs	r1, r2
 8000adc:	2203      	movs	r2, #3
 8000ade:	400a      	ands	r2, r1
 8000ae0:	00d2      	lsls	r2, r2, #3
 8000ae2:	21ff      	movs	r1, #255	@ 0xff
 8000ae4:	4091      	lsls	r1, r2
 8000ae6:	000a      	movs	r2, r1
 8000ae8:	43d2      	mvns	r2, r2
 8000aea:	401a      	ands	r2, r3
 8000aec:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000aee:	683b      	ldr	r3, [r7, #0]
 8000af0:	019b      	lsls	r3, r3, #6
 8000af2:	22ff      	movs	r2, #255	@ 0xff
 8000af4:	401a      	ands	r2, r3
 8000af6:	1dfb      	adds	r3, r7, #7
 8000af8:	781b      	ldrb	r3, [r3, #0]
 8000afa:	0018      	movs	r0, r3
 8000afc:	2303      	movs	r3, #3
 8000afe:	4003      	ands	r3, r0
 8000b00:	00db      	lsls	r3, r3, #3
 8000b02:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b04:	481f      	ldr	r0, [pc, #124]	@ (8000b84 <__NVIC_SetPriority+0xd4>)
 8000b06:	1dfb      	adds	r3, r7, #7
 8000b08:	781b      	ldrb	r3, [r3, #0]
 8000b0a:	b25b      	sxtb	r3, r3
 8000b0c:	089b      	lsrs	r3, r3, #2
 8000b0e:	430a      	orrs	r2, r1
 8000b10:	33c0      	adds	r3, #192	@ 0xc0
 8000b12:	009b      	lsls	r3, r3, #2
 8000b14:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000b16:	e031      	b.n	8000b7c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b18:	4a1b      	ldr	r2, [pc, #108]	@ (8000b88 <__NVIC_SetPriority+0xd8>)
 8000b1a:	1dfb      	adds	r3, r7, #7
 8000b1c:	781b      	ldrb	r3, [r3, #0]
 8000b1e:	0019      	movs	r1, r3
 8000b20:	230f      	movs	r3, #15
 8000b22:	400b      	ands	r3, r1
 8000b24:	3b08      	subs	r3, #8
 8000b26:	089b      	lsrs	r3, r3, #2
 8000b28:	3306      	adds	r3, #6
 8000b2a:	009b      	lsls	r3, r3, #2
 8000b2c:	18d3      	adds	r3, r2, r3
 8000b2e:	3304      	adds	r3, #4
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	1dfa      	adds	r2, r7, #7
 8000b34:	7812      	ldrb	r2, [r2, #0]
 8000b36:	0011      	movs	r1, r2
 8000b38:	2203      	movs	r2, #3
 8000b3a:	400a      	ands	r2, r1
 8000b3c:	00d2      	lsls	r2, r2, #3
 8000b3e:	21ff      	movs	r1, #255	@ 0xff
 8000b40:	4091      	lsls	r1, r2
 8000b42:	000a      	movs	r2, r1
 8000b44:	43d2      	mvns	r2, r2
 8000b46:	401a      	ands	r2, r3
 8000b48:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b4a:	683b      	ldr	r3, [r7, #0]
 8000b4c:	019b      	lsls	r3, r3, #6
 8000b4e:	22ff      	movs	r2, #255	@ 0xff
 8000b50:	401a      	ands	r2, r3
 8000b52:	1dfb      	adds	r3, r7, #7
 8000b54:	781b      	ldrb	r3, [r3, #0]
 8000b56:	0018      	movs	r0, r3
 8000b58:	2303      	movs	r3, #3
 8000b5a:	4003      	ands	r3, r0
 8000b5c:	00db      	lsls	r3, r3, #3
 8000b5e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b60:	4809      	ldr	r0, [pc, #36]	@ (8000b88 <__NVIC_SetPriority+0xd8>)
 8000b62:	1dfb      	adds	r3, r7, #7
 8000b64:	781b      	ldrb	r3, [r3, #0]
 8000b66:	001c      	movs	r4, r3
 8000b68:	230f      	movs	r3, #15
 8000b6a:	4023      	ands	r3, r4
 8000b6c:	3b08      	subs	r3, #8
 8000b6e:	089b      	lsrs	r3, r3, #2
 8000b70:	430a      	orrs	r2, r1
 8000b72:	3306      	adds	r3, #6
 8000b74:	009b      	lsls	r3, r3, #2
 8000b76:	18c3      	adds	r3, r0, r3
 8000b78:	3304      	adds	r3, #4
 8000b7a:	601a      	str	r2, [r3, #0]
}
 8000b7c:	46c0      	nop			@ (mov r8, r8)
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	b003      	add	sp, #12
 8000b82:	bd90      	pop	{r4, r7, pc}
 8000b84:	e000e100 	.word	0xe000e100
 8000b88:	e000ed00 	.word	0xe000ed00

08000b8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b082      	sub	sp, #8
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	1e5a      	subs	r2, r3, #1
 8000b98:	2380      	movs	r3, #128	@ 0x80
 8000b9a:	045b      	lsls	r3, r3, #17
 8000b9c:	429a      	cmp	r2, r3
 8000b9e:	d301      	bcc.n	8000ba4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ba0:	2301      	movs	r3, #1
 8000ba2:	e010      	b.n	8000bc6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ba4:	4b0a      	ldr	r3, [pc, #40]	@ (8000bd0 <SysTick_Config+0x44>)
 8000ba6:	687a      	ldr	r2, [r7, #4]
 8000ba8:	3a01      	subs	r2, #1
 8000baa:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000bac:	2301      	movs	r3, #1
 8000bae:	425b      	negs	r3, r3
 8000bb0:	2103      	movs	r1, #3
 8000bb2:	0018      	movs	r0, r3
 8000bb4:	f7ff ff7c 	bl	8000ab0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000bb8:	4b05      	ldr	r3, [pc, #20]	@ (8000bd0 <SysTick_Config+0x44>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000bbe:	4b04      	ldr	r3, [pc, #16]	@ (8000bd0 <SysTick_Config+0x44>)
 8000bc0:	2207      	movs	r2, #7
 8000bc2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000bc4:	2300      	movs	r3, #0
}
 8000bc6:	0018      	movs	r0, r3
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	b002      	add	sp, #8
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	46c0      	nop			@ (mov r8, r8)
 8000bd0:	e000e010 	.word	0xe000e010

08000bd4 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b084      	sub	sp, #16
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	60b9      	str	r1, [r7, #8]
 8000bdc:	607a      	str	r2, [r7, #4]
 8000bde:	210f      	movs	r1, #15
 8000be0:	187b      	adds	r3, r7, r1
 8000be2:	1c02      	adds	r2, r0, #0
 8000be4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000be6:	68ba      	ldr	r2, [r7, #8]
 8000be8:	187b      	adds	r3, r7, r1
 8000bea:	781b      	ldrb	r3, [r3, #0]
 8000bec:	b25b      	sxtb	r3, r3
 8000bee:	0011      	movs	r1, r2
 8000bf0:	0018      	movs	r0, r3
 8000bf2:	f7ff ff5d 	bl	8000ab0 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 8000bf6:	46c0      	nop			@ (mov r8, r8)
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	b004      	add	sp, #16
 8000bfc:	bd80      	pop	{r7, pc}

08000bfe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bfe:	b580      	push	{r7, lr}
 8000c00:	b082      	sub	sp, #8
 8000c02:	af00      	add	r7, sp, #0
 8000c04:	0002      	movs	r2, r0
 8000c06:	1dfb      	adds	r3, r7, #7
 8000c08:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c0a:	1dfb      	adds	r3, r7, #7
 8000c0c:	781b      	ldrb	r3, [r3, #0]
 8000c0e:	b25b      	sxtb	r3, r3
 8000c10:	0018      	movs	r0, r3
 8000c12:	f7ff ff33 	bl	8000a7c <__NVIC_EnableIRQ>
}
 8000c16:	46c0      	nop			@ (mov r8, r8)
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	b002      	add	sp, #8
 8000c1c:	bd80      	pop	{r7, pc}

08000c1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c1e:	b580      	push	{r7, lr}
 8000c20:	b082      	sub	sp, #8
 8000c22:	af00      	add	r7, sp, #0
 8000c24:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	0018      	movs	r0, r3
 8000c2a:	f7ff ffaf 	bl	8000b8c <SysTick_Config>
 8000c2e:	0003      	movs	r3, r0
}
 8000c30:	0018      	movs	r0, r3
 8000c32:	46bd      	mov	sp, r7
 8000c34:	b002      	add	sp, #8
 8000c36:	bd80      	pop	{r7, pc}

08000c38 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b082      	sub	sp, #8
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d101      	bne.n	8000c4a <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8000c46:	2301      	movs	r3, #1
 8000c48:	e015      	b.n	8000c76 <HAL_DAC_Init+0x3e>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if(hdac->State == HAL_DAC_STATE_RESET)
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	791b      	ldrb	r3, [r3, #4]
 8000c4e:	b2db      	uxtb	r3, r3
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d106      	bne.n	8000c62 <HAL_DAC_Init+0x2a>
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	2200      	movs	r2, #0
 8000c58:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	0018      	movs	r0, r3
 8000c5e:	f7ff fd25 	bl	80006ac <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	2202      	movs	r2, #2
 8000c66:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	2201      	movs	r2, #1
 8000c72:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8000c74:	2300      	movs	r3, #0
}
 8000c76:	0018      	movs	r0, r3
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	b002      	add	sp, #8
 8000c7c:	bd80      	pop	{r7, pc}
	...

08000c80 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (STM32L07x/STM32L08x only)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b086      	sub	sp, #24
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	60f8      	str	r0, [r7, #12]
 8000c88:	60b9      	str	r1, [r7, #8]
 8000c8a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	617b      	str	r3, [r7, #20]
 8000c90:	2300      	movs	r3, #0
 8000c92:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8000c94:	68fb      	ldr	r3, [r7, #12]
 8000c96:	795b      	ldrb	r3, [r3, #5]
 8000c98:	2b01      	cmp	r3, #1
 8000c9a:	d101      	bne.n	8000ca0 <HAL_DAC_ConfigChannel+0x20>
 8000c9c:	2302      	movs	r3, #2
 8000c9e:	e035      	b.n	8000d0c <HAL_DAC_ConfigChannel+0x8c>
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8000ca6:	68fb      	ldr	r3, [r7, #12]
 8000ca8:	2202      	movs	r2, #2
 8000caa:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8000cb4:	4a17      	ldr	r2, [pc, #92]	@ (8000d14 <HAL_DAC_ConfigChannel+0x94>)
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	409a      	lsls	r2, r3
 8000cba:	0013      	movs	r3, r2
 8000cbc:	43da      	mvns	r2, r3
 8000cbe:	697b      	ldr	r3, [r7, #20]
 8000cc0:	4013      	ands	r3, r2
 8000cc2:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8000cc4:	68bb      	ldr	r3, [r7, #8]
 8000cc6:	681a      	ldr	r2, [r3, #0]
 8000cc8:	68bb      	ldr	r3, [r7, #8]
 8000cca:	685b      	ldr	r3, [r3, #4]
 8000ccc:	4313      	orrs	r3, r2
 8000cce:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8000cd0:	693a      	ldr	r2, [r7, #16]
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	409a      	lsls	r2, r3
 8000cd6:	0013      	movs	r3, r2
 8000cd8:	697a      	ldr	r2, [r7, #20]
 8000cda:	4313      	orrs	r3, r2
 8000cdc:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	697a      	ldr	r2, [r7, #20]
 8000ce4:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << Channel));
 8000ce6:	68fb      	ldr	r3, [r7, #12]
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	681a      	ldr	r2, [r3, #0]
 8000cec:	21c0      	movs	r1, #192	@ 0xc0
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	4099      	lsls	r1, r3
 8000cf2:	000b      	movs	r3, r1
 8000cf4:	43d9      	mvns	r1, r3
 8000cf6:	68fb      	ldr	r3, [r7, #12]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	400a      	ands	r2, r1
 8000cfc:	601a      	str	r2, [r3, #0]
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	2201      	movs	r2, #1
 8000d02:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	2200      	movs	r2, #0
 8000d08:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8000d0a:	2300      	movs	r3, #0
}
 8000d0c:	0018      	movs	r0, r3
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	b006      	add	sp, #24
 8000d12:	bd80      	pop	{r7, pc}
 8000d14:	00000ffe 	.word	0x00000ffe

08000d18 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b084      	sub	sp, #16
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000d20:	210f      	movs	r1, #15
 8000d22:	187b      	adds	r3, r7, r1
 8000d24:	2200      	movs	r2, #0
 8000d26:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	2225      	movs	r2, #37	@ 0x25
 8000d2c:	5c9b      	ldrb	r3, [r3, r2]
 8000d2e:	b2db      	uxtb	r3, r3
 8000d30:	2b02      	cmp	r3, #2
 8000d32:	d006      	beq.n	8000d42 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	2204      	movs	r2, #4
 8000d38:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8000d3a:	187b      	adds	r3, r7, r1
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	701a      	strb	r2, [r3, #0]
 8000d40:	e02a      	b.n	8000d98 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	681a      	ldr	r2, [r3, #0]
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	210e      	movs	r1, #14
 8000d4e:	438a      	bics	r2, r1
 8000d50:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	681a      	ldr	r2, [r3, #0]
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	2101      	movs	r1, #1
 8000d5e:	438a      	bics	r2, r1
 8000d60:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d66:	221c      	movs	r2, #28
 8000d68:	401a      	ands	r2, r3
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d6e:	2101      	movs	r1, #1
 8000d70:	4091      	lsls	r1, r2
 8000d72:	000a      	movs	r2, r1
 8000d74:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	2225      	movs	r2, #37	@ 0x25
 8000d7a:	2101      	movs	r1, #1
 8000d7c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	2224      	movs	r2, #36	@ 0x24
 8000d82:	2100      	movs	r1, #0
 8000d84:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d004      	beq.n	8000d98 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000d92:	687a      	ldr	r2, [r7, #4]
 8000d94:	0010      	movs	r0, r2
 8000d96:	4798      	blx	r3
    }
  }
  return status;
 8000d98:	230f      	movs	r3, #15
 8000d9a:	18fb      	adds	r3, r7, r3
 8000d9c:	781b      	ldrb	r3, [r3, #0]
}
 8000d9e:	0018      	movs	r0, r3
 8000da0:	46bd      	mov	sp, r7
 8000da2:	b004      	add	sp, #16
 8000da4:	bd80      	pop	{r7, pc}

08000da6 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8000da6:	b580      	push	{r7, lr}
 8000da8:	b082      	sub	sp, #8
 8000daa:	af00      	add	r7, sp, #0
 8000dac:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	2225      	movs	r2, #37	@ 0x25
 8000db2:	5c9b      	ldrb	r3, [r3, r2]
 8000db4:	b2db      	uxtb	r3, r3
}
 8000db6:	0018      	movs	r0, r3
 8000db8:	46bd      	mov	sp, r7
 8000dba:	b002      	add	sp, #8
 8000dbc:	bd80      	pop	{r7, pc}
	...

08000dc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b086      	sub	sp, #24
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
 8000dc8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000dd6:	e155      	b.n	8001084 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	2101      	movs	r1, #1
 8000dde:	697a      	ldr	r2, [r7, #20]
 8000de0:	4091      	lsls	r1, r2
 8000de2:	000a      	movs	r2, r1
 8000de4:	4013      	ands	r3, r2
 8000de6:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d100      	bne.n	8000df0 <HAL_GPIO_Init+0x30>
 8000dee:	e146      	b.n	800107e <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000df0:	683b      	ldr	r3, [r7, #0]
 8000df2:	685b      	ldr	r3, [r3, #4]
 8000df4:	2203      	movs	r2, #3
 8000df6:	4013      	ands	r3, r2
 8000df8:	2b01      	cmp	r3, #1
 8000dfa:	d005      	beq.n	8000e08 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	685b      	ldr	r3, [r3, #4]
 8000e00:	2203      	movs	r2, #3
 8000e02:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000e04:	2b02      	cmp	r3, #2
 8000e06:	d130      	bne.n	8000e6a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	689b      	ldr	r3, [r3, #8]
 8000e0c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000e0e:	697b      	ldr	r3, [r7, #20]
 8000e10:	005b      	lsls	r3, r3, #1
 8000e12:	2203      	movs	r2, #3
 8000e14:	409a      	lsls	r2, r3
 8000e16:	0013      	movs	r3, r2
 8000e18:	43da      	mvns	r2, r3
 8000e1a:	693b      	ldr	r3, [r7, #16]
 8000e1c:	4013      	ands	r3, r2
 8000e1e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e20:	683b      	ldr	r3, [r7, #0]
 8000e22:	68da      	ldr	r2, [r3, #12]
 8000e24:	697b      	ldr	r3, [r7, #20]
 8000e26:	005b      	lsls	r3, r3, #1
 8000e28:	409a      	lsls	r2, r3
 8000e2a:	0013      	movs	r3, r2
 8000e2c:	693a      	ldr	r2, [r7, #16]
 8000e2e:	4313      	orrs	r3, r2
 8000e30:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	693a      	ldr	r2, [r7, #16]
 8000e36:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	685b      	ldr	r3, [r3, #4]
 8000e3c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e3e:	2201      	movs	r2, #1
 8000e40:	697b      	ldr	r3, [r7, #20]
 8000e42:	409a      	lsls	r2, r3
 8000e44:	0013      	movs	r3, r2
 8000e46:	43da      	mvns	r2, r3
 8000e48:	693b      	ldr	r3, [r7, #16]
 8000e4a:	4013      	ands	r3, r2
 8000e4c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e4e:	683b      	ldr	r3, [r7, #0]
 8000e50:	685b      	ldr	r3, [r3, #4]
 8000e52:	091b      	lsrs	r3, r3, #4
 8000e54:	2201      	movs	r2, #1
 8000e56:	401a      	ands	r2, r3
 8000e58:	697b      	ldr	r3, [r7, #20]
 8000e5a:	409a      	lsls	r2, r3
 8000e5c:	0013      	movs	r3, r2
 8000e5e:	693a      	ldr	r2, [r7, #16]
 8000e60:	4313      	orrs	r3, r2
 8000e62:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	693a      	ldr	r2, [r7, #16]
 8000e68:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e6a:	683b      	ldr	r3, [r7, #0]
 8000e6c:	685b      	ldr	r3, [r3, #4]
 8000e6e:	2203      	movs	r2, #3
 8000e70:	4013      	ands	r3, r2
 8000e72:	2b03      	cmp	r3, #3
 8000e74:	d017      	beq.n	8000ea6 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	68db      	ldr	r3, [r3, #12]
 8000e7a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000e7c:	697b      	ldr	r3, [r7, #20]
 8000e7e:	005b      	lsls	r3, r3, #1
 8000e80:	2203      	movs	r2, #3
 8000e82:	409a      	lsls	r2, r3
 8000e84:	0013      	movs	r3, r2
 8000e86:	43da      	mvns	r2, r3
 8000e88:	693b      	ldr	r3, [r7, #16]
 8000e8a:	4013      	ands	r3, r2
 8000e8c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e8e:	683b      	ldr	r3, [r7, #0]
 8000e90:	689a      	ldr	r2, [r3, #8]
 8000e92:	697b      	ldr	r3, [r7, #20]
 8000e94:	005b      	lsls	r3, r3, #1
 8000e96:	409a      	lsls	r2, r3
 8000e98:	0013      	movs	r3, r2
 8000e9a:	693a      	ldr	r2, [r7, #16]
 8000e9c:	4313      	orrs	r3, r2
 8000e9e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	693a      	ldr	r2, [r7, #16]
 8000ea4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ea6:	683b      	ldr	r3, [r7, #0]
 8000ea8:	685b      	ldr	r3, [r3, #4]
 8000eaa:	2203      	movs	r2, #3
 8000eac:	4013      	ands	r3, r2
 8000eae:	2b02      	cmp	r3, #2
 8000eb0:	d123      	bne.n	8000efa <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000eb2:	697b      	ldr	r3, [r7, #20]
 8000eb4:	08da      	lsrs	r2, r3, #3
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	3208      	adds	r2, #8
 8000eba:	0092      	lsls	r2, r2, #2
 8000ebc:	58d3      	ldr	r3, [r2, r3]
 8000ebe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8000ec0:	697b      	ldr	r3, [r7, #20]
 8000ec2:	2207      	movs	r2, #7
 8000ec4:	4013      	ands	r3, r2
 8000ec6:	009b      	lsls	r3, r3, #2
 8000ec8:	220f      	movs	r2, #15
 8000eca:	409a      	lsls	r2, r3
 8000ecc:	0013      	movs	r3, r2
 8000ece:	43da      	mvns	r2, r3
 8000ed0:	693b      	ldr	r3, [r7, #16]
 8000ed2:	4013      	ands	r3, r2
 8000ed4:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	691a      	ldr	r2, [r3, #16]
 8000eda:	697b      	ldr	r3, [r7, #20]
 8000edc:	2107      	movs	r1, #7
 8000ede:	400b      	ands	r3, r1
 8000ee0:	009b      	lsls	r3, r3, #2
 8000ee2:	409a      	lsls	r2, r3
 8000ee4:	0013      	movs	r3, r2
 8000ee6:	693a      	ldr	r2, [r7, #16]
 8000ee8:	4313      	orrs	r3, r2
 8000eea:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000eec:	697b      	ldr	r3, [r7, #20]
 8000eee:	08da      	lsrs	r2, r3, #3
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	3208      	adds	r2, #8
 8000ef4:	0092      	lsls	r2, r2, #2
 8000ef6:	6939      	ldr	r1, [r7, #16]
 8000ef8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000f00:	697b      	ldr	r3, [r7, #20]
 8000f02:	005b      	lsls	r3, r3, #1
 8000f04:	2203      	movs	r2, #3
 8000f06:	409a      	lsls	r2, r3
 8000f08:	0013      	movs	r3, r2
 8000f0a:	43da      	mvns	r2, r3
 8000f0c:	693b      	ldr	r3, [r7, #16]
 8000f0e:	4013      	ands	r3, r2
 8000f10:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	685b      	ldr	r3, [r3, #4]
 8000f16:	2203      	movs	r2, #3
 8000f18:	401a      	ands	r2, r3
 8000f1a:	697b      	ldr	r3, [r7, #20]
 8000f1c:	005b      	lsls	r3, r3, #1
 8000f1e:	409a      	lsls	r2, r3
 8000f20:	0013      	movs	r3, r2
 8000f22:	693a      	ldr	r2, [r7, #16]
 8000f24:	4313      	orrs	r3, r2
 8000f26:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	693a      	ldr	r2, [r7, #16]
 8000f2c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	685a      	ldr	r2, [r3, #4]
 8000f32:	23c0      	movs	r3, #192	@ 0xc0
 8000f34:	029b      	lsls	r3, r3, #10
 8000f36:	4013      	ands	r3, r2
 8000f38:	d100      	bne.n	8000f3c <HAL_GPIO_Init+0x17c>
 8000f3a:	e0a0      	b.n	800107e <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f3c:	4b57      	ldr	r3, [pc, #348]	@ (800109c <HAL_GPIO_Init+0x2dc>)
 8000f3e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000f40:	4b56      	ldr	r3, [pc, #344]	@ (800109c <HAL_GPIO_Init+0x2dc>)
 8000f42:	2101      	movs	r1, #1
 8000f44:	430a      	orrs	r2, r1
 8000f46:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f48:	4a55      	ldr	r2, [pc, #340]	@ (80010a0 <HAL_GPIO_Init+0x2e0>)
 8000f4a:	697b      	ldr	r3, [r7, #20]
 8000f4c:	089b      	lsrs	r3, r3, #2
 8000f4e:	3302      	adds	r3, #2
 8000f50:	009b      	lsls	r3, r3, #2
 8000f52:	589b      	ldr	r3, [r3, r2]
 8000f54:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8000f56:	697b      	ldr	r3, [r7, #20]
 8000f58:	2203      	movs	r2, #3
 8000f5a:	4013      	ands	r3, r2
 8000f5c:	009b      	lsls	r3, r3, #2
 8000f5e:	220f      	movs	r2, #15
 8000f60:	409a      	lsls	r2, r3
 8000f62:	0013      	movs	r3, r2
 8000f64:	43da      	mvns	r2, r3
 8000f66:	693b      	ldr	r3, [r7, #16]
 8000f68:	4013      	ands	r3, r2
 8000f6a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000f6c:	687a      	ldr	r2, [r7, #4]
 8000f6e:	23a0      	movs	r3, #160	@ 0xa0
 8000f70:	05db      	lsls	r3, r3, #23
 8000f72:	429a      	cmp	r2, r3
 8000f74:	d01f      	beq.n	8000fb6 <HAL_GPIO_Init+0x1f6>
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	4a4a      	ldr	r2, [pc, #296]	@ (80010a4 <HAL_GPIO_Init+0x2e4>)
 8000f7a:	4293      	cmp	r3, r2
 8000f7c:	d019      	beq.n	8000fb2 <HAL_GPIO_Init+0x1f2>
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	4a49      	ldr	r2, [pc, #292]	@ (80010a8 <HAL_GPIO_Init+0x2e8>)
 8000f82:	4293      	cmp	r3, r2
 8000f84:	d013      	beq.n	8000fae <HAL_GPIO_Init+0x1ee>
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	4a48      	ldr	r2, [pc, #288]	@ (80010ac <HAL_GPIO_Init+0x2ec>)
 8000f8a:	4293      	cmp	r3, r2
 8000f8c:	d00d      	beq.n	8000faa <HAL_GPIO_Init+0x1ea>
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	4a47      	ldr	r2, [pc, #284]	@ (80010b0 <HAL_GPIO_Init+0x2f0>)
 8000f92:	4293      	cmp	r3, r2
 8000f94:	d007      	beq.n	8000fa6 <HAL_GPIO_Init+0x1e6>
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	4a46      	ldr	r2, [pc, #280]	@ (80010b4 <HAL_GPIO_Init+0x2f4>)
 8000f9a:	4293      	cmp	r3, r2
 8000f9c:	d101      	bne.n	8000fa2 <HAL_GPIO_Init+0x1e2>
 8000f9e:	2305      	movs	r3, #5
 8000fa0:	e00a      	b.n	8000fb8 <HAL_GPIO_Init+0x1f8>
 8000fa2:	2306      	movs	r3, #6
 8000fa4:	e008      	b.n	8000fb8 <HAL_GPIO_Init+0x1f8>
 8000fa6:	2304      	movs	r3, #4
 8000fa8:	e006      	b.n	8000fb8 <HAL_GPIO_Init+0x1f8>
 8000faa:	2303      	movs	r3, #3
 8000fac:	e004      	b.n	8000fb8 <HAL_GPIO_Init+0x1f8>
 8000fae:	2302      	movs	r3, #2
 8000fb0:	e002      	b.n	8000fb8 <HAL_GPIO_Init+0x1f8>
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	e000      	b.n	8000fb8 <HAL_GPIO_Init+0x1f8>
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	697a      	ldr	r2, [r7, #20]
 8000fba:	2103      	movs	r1, #3
 8000fbc:	400a      	ands	r2, r1
 8000fbe:	0092      	lsls	r2, r2, #2
 8000fc0:	4093      	lsls	r3, r2
 8000fc2:	693a      	ldr	r2, [r7, #16]
 8000fc4:	4313      	orrs	r3, r2
 8000fc6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000fc8:	4935      	ldr	r1, [pc, #212]	@ (80010a0 <HAL_GPIO_Init+0x2e0>)
 8000fca:	697b      	ldr	r3, [r7, #20]
 8000fcc:	089b      	lsrs	r3, r3, #2
 8000fce:	3302      	adds	r3, #2
 8000fd0:	009b      	lsls	r3, r3, #2
 8000fd2:	693a      	ldr	r2, [r7, #16]
 8000fd4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000fd6:	4b38      	ldr	r3, [pc, #224]	@ (80010b8 <HAL_GPIO_Init+0x2f8>)
 8000fd8:	689b      	ldr	r3, [r3, #8]
 8000fda:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	43da      	mvns	r2, r3
 8000fe0:	693b      	ldr	r3, [r7, #16]
 8000fe2:	4013      	ands	r3, r2
 8000fe4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000fe6:	683b      	ldr	r3, [r7, #0]
 8000fe8:	685a      	ldr	r2, [r3, #4]
 8000fea:	2380      	movs	r3, #128	@ 0x80
 8000fec:	035b      	lsls	r3, r3, #13
 8000fee:	4013      	ands	r3, r2
 8000ff0:	d003      	beq.n	8000ffa <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8000ff2:	693a      	ldr	r2, [r7, #16]
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	4313      	orrs	r3, r2
 8000ff8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000ffa:	4b2f      	ldr	r3, [pc, #188]	@ (80010b8 <HAL_GPIO_Init+0x2f8>)
 8000ffc:	693a      	ldr	r2, [r7, #16]
 8000ffe:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001000:	4b2d      	ldr	r3, [pc, #180]	@ (80010b8 <HAL_GPIO_Init+0x2f8>)
 8001002:	68db      	ldr	r3, [r3, #12]
 8001004:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	43da      	mvns	r2, r3
 800100a:	693b      	ldr	r3, [r7, #16]
 800100c:	4013      	ands	r3, r2
 800100e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	685a      	ldr	r2, [r3, #4]
 8001014:	2380      	movs	r3, #128	@ 0x80
 8001016:	039b      	lsls	r3, r3, #14
 8001018:	4013      	ands	r3, r2
 800101a:	d003      	beq.n	8001024 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 800101c:	693a      	ldr	r2, [r7, #16]
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	4313      	orrs	r3, r2
 8001022:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001024:	4b24      	ldr	r3, [pc, #144]	@ (80010b8 <HAL_GPIO_Init+0x2f8>)
 8001026:	693a      	ldr	r2, [r7, #16]
 8001028:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 800102a:	4b23      	ldr	r3, [pc, #140]	@ (80010b8 <HAL_GPIO_Init+0x2f8>)
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	43da      	mvns	r2, r3
 8001034:	693b      	ldr	r3, [r7, #16]
 8001036:	4013      	ands	r3, r2
 8001038:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	685a      	ldr	r2, [r3, #4]
 800103e:	2380      	movs	r3, #128	@ 0x80
 8001040:	029b      	lsls	r3, r3, #10
 8001042:	4013      	ands	r3, r2
 8001044:	d003      	beq.n	800104e <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8001046:	693a      	ldr	r2, [r7, #16]
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	4313      	orrs	r3, r2
 800104c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800104e:	4b1a      	ldr	r3, [pc, #104]	@ (80010b8 <HAL_GPIO_Init+0x2f8>)
 8001050:	693a      	ldr	r2, [r7, #16]
 8001052:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001054:	4b18      	ldr	r3, [pc, #96]	@ (80010b8 <HAL_GPIO_Init+0x2f8>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	43da      	mvns	r2, r3
 800105e:	693b      	ldr	r3, [r7, #16]
 8001060:	4013      	ands	r3, r2
 8001062:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	685a      	ldr	r2, [r3, #4]
 8001068:	2380      	movs	r3, #128	@ 0x80
 800106a:	025b      	lsls	r3, r3, #9
 800106c:	4013      	ands	r3, r2
 800106e:	d003      	beq.n	8001078 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8001070:	693a      	ldr	r2, [r7, #16]
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	4313      	orrs	r3, r2
 8001076:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001078:	4b0f      	ldr	r3, [pc, #60]	@ (80010b8 <HAL_GPIO_Init+0x2f8>)
 800107a:	693a      	ldr	r2, [r7, #16]
 800107c:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 800107e:	697b      	ldr	r3, [r7, #20]
 8001080:	3301      	adds	r3, #1
 8001082:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	681a      	ldr	r2, [r3, #0]
 8001088:	697b      	ldr	r3, [r7, #20]
 800108a:	40da      	lsrs	r2, r3
 800108c:	1e13      	subs	r3, r2, #0
 800108e:	d000      	beq.n	8001092 <HAL_GPIO_Init+0x2d2>
 8001090:	e6a2      	b.n	8000dd8 <HAL_GPIO_Init+0x18>
  }
}
 8001092:	46c0      	nop			@ (mov r8, r8)
 8001094:	46c0      	nop			@ (mov r8, r8)
 8001096:	46bd      	mov	sp, r7
 8001098:	b006      	add	sp, #24
 800109a:	bd80      	pop	{r7, pc}
 800109c:	40021000 	.word	0x40021000
 80010a0:	40010000 	.word	0x40010000
 80010a4:	50000400 	.word	0x50000400
 80010a8:	50000800 	.word	0x50000800
 80010ac:	50000c00 	.word	0x50000c00
 80010b0:	50001000 	.word	0x50001000
 80010b4:	50001c00 	.word	0x50001c00
 80010b8:	40010400 	.word	0x40010400

080010bc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d101      	bne.n	80010ce <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80010ca:	2301      	movs	r3, #1
 80010cc:	e08f      	b.n	80011ee <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	2241      	movs	r2, #65	@ 0x41
 80010d2:	5c9b      	ldrb	r3, [r3, r2]
 80010d4:	b2db      	uxtb	r3, r3
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d107      	bne.n	80010ea <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	2240      	movs	r2, #64	@ 0x40
 80010de:	2100      	movs	r1, #0
 80010e0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	0018      	movs	r0, r3
 80010e6:	f7ff fb1d 	bl	8000724 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	2241      	movs	r2, #65	@ 0x41
 80010ee:	2124      	movs	r1, #36	@ 0x24
 80010f0:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	681a      	ldr	r2, [r3, #0]
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	2101      	movs	r1, #1
 80010fe:	438a      	bics	r2, r1
 8001100:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	685a      	ldr	r2, [r3, #4]
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	493b      	ldr	r1, [pc, #236]	@ (80011f8 <HAL_I2C_Init+0x13c>)
 800110c:	400a      	ands	r2, r1
 800110e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	689a      	ldr	r2, [r3, #8]
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	4938      	ldr	r1, [pc, #224]	@ (80011fc <HAL_I2C_Init+0x140>)
 800111c:	400a      	ands	r2, r1
 800111e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	68db      	ldr	r3, [r3, #12]
 8001124:	2b01      	cmp	r3, #1
 8001126:	d108      	bne.n	800113a <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	689a      	ldr	r2, [r3, #8]
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	2180      	movs	r1, #128	@ 0x80
 8001132:	0209      	lsls	r1, r1, #8
 8001134:	430a      	orrs	r2, r1
 8001136:	609a      	str	r2, [r3, #8]
 8001138:	e007      	b.n	800114a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	689a      	ldr	r2, [r3, #8]
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	2184      	movs	r1, #132	@ 0x84
 8001144:	0209      	lsls	r1, r1, #8
 8001146:	430a      	orrs	r2, r1
 8001148:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	68db      	ldr	r3, [r3, #12]
 800114e:	2b02      	cmp	r3, #2
 8001150:	d109      	bne.n	8001166 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	685a      	ldr	r2, [r3, #4]
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	2180      	movs	r1, #128	@ 0x80
 800115e:	0109      	lsls	r1, r1, #4
 8001160:	430a      	orrs	r2, r1
 8001162:	605a      	str	r2, [r3, #4]
 8001164:	e007      	b.n	8001176 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	685a      	ldr	r2, [r3, #4]
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	4923      	ldr	r1, [pc, #140]	@ (8001200 <HAL_I2C_Init+0x144>)
 8001172:	400a      	ands	r2, r1
 8001174:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	685a      	ldr	r2, [r3, #4]
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4920      	ldr	r1, [pc, #128]	@ (8001204 <HAL_I2C_Init+0x148>)
 8001182:	430a      	orrs	r2, r1
 8001184:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	68da      	ldr	r2, [r3, #12]
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	491a      	ldr	r1, [pc, #104]	@ (80011fc <HAL_I2C_Init+0x140>)
 8001192:	400a      	ands	r2, r1
 8001194:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	691a      	ldr	r2, [r3, #16]
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	695b      	ldr	r3, [r3, #20]
 800119e:	431a      	orrs	r2, r3
 80011a0:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	699b      	ldr	r3, [r3, #24]
 80011a6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	430a      	orrs	r2, r1
 80011ae:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	69d9      	ldr	r1, [r3, #28]
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	6a1a      	ldr	r2, [r3, #32]
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	430a      	orrs	r2, r1
 80011be:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	681a      	ldr	r2, [r3, #0]
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	2101      	movs	r1, #1
 80011cc:	430a      	orrs	r2, r1
 80011ce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	2200      	movs	r2, #0
 80011d4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	2241      	movs	r2, #65	@ 0x41
 80011da:	2120      	movs	r1, #32
 80011dc:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	2200      	movs	r2, #0
 80011e2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	2242      	movs	r2, #66	@ 0x42
 80011e8:	2100      	movs	r1, #0
 80011ea:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80011ec:	2300      	movs	r3, #0
}
 80011ee:	0018      	movs	r0, r3
 80011f0:	46bd      	mov	sp, r7
 80011f2:	b002      	add	sp, #8
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	46c0      	nop			@ (mov r8, r8)
 80011f8:	f0ffffff 	.word	0xf0ffffff
 80011fc:	ffff7fff 	.word	0xffff7fff
 8001200:	fffff7ff 	.word	0xfffff7ff
 8001204:	02008000 	.word	0x02008000

08001208 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001208:	b590      	push	{r4, r7, lr}
 800120a:	b089      	sub	sp, #36	@ 0x24
 800120c:	af02      	add	r7, sp, #8
 800120e:	60f8      	str	r0, [r7, #12]
 8001210:	0008      	movs	r0, r1
 8001212:	607a      	str	r2, [r7, #4]
 8001214:	0019      	movs	r1, r3
 8001216:	230a      	movs	r3, #10
 8001218:	18fb      	adds	r3, r7, r3
 800121a:	1c02      	adds	r2, r0, #0
 800121c:	801a      	strh	r2, [r3, #0]
 800121e:	2308      	movs	r3, #8
 8001220:	18fb      	adds	r3, r7, r3
 8001222:	1c0a      	adds	r2, r1, #0
 8001224:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	2241      	movs	r2, #65	@ 0x41
 800122a:	5c9b      	ldrb	r3, [r3, r2]
 800122c:	b2db      	uxtb	r3, r3
 800122e:	2b20      	cmp	r3, #32
 8001230:	d000      	beq.n	8001234 <HAL_I2C_Master_Transmit+0x2c>
 8001232:	e10a      	b.n	800144a <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	2240      	movs	r2, #64	@ 0x40
 8001238:	5c9b      	ldrb	r3, [r3, r2]
 800123a:	2b01      	cmp	r3, #1
 800123c:	d101      	bne.n	8001242 <HAL_I2C_Master_Transmit+0x3a>
 800123e:	2302      	movs	r3, #2
 8001240:	e104      	b.n	800144c <HAL_I2C_Master_Transmit+0x244>
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	2240      	movs	r2, #64	@ 0x40
 8001246:	2101      	movs	r1, #1
 8001248:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800124a:	f7ff fbe9 	bl	8000a20 <HAL_GetTick>
 800124e:	0003      	movs	r3, r0
 8001250:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001252:	2380      	movs	r3, #128	@ 0x80
 8001254:	0219      	lsls	r1, r3, #8
 8001256:	68f8      	ldr	r0, [r7, #12]
 8001258:	693b      	ldr	r3, [r7, #16]
 800125a:	9300      	str	r3, [sp, #0]
 800125c:	2319      	movs	r3, #25
 800125e:	2201      	movs	r2, #1
 8001260:	f001 f82c 	bl	80022bc <I2C_WaitOnFlagUntilTimeout>
 8001264:	1e03      	subs	r3, r0, #0
 8001266:	d001      	beq.n	800126c <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8001268:	2301      	movs	r3, #1
 800126a:	e0ef      	b.n	800144c <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	2241      	movs	r2, #65	@ 0x41
 8001270:	2121      	movs	r1, #33	@ 0x21
 8001272:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	2242      	movs	r2, #66	@ 0x42
 8001278:	2110      	movs	r1, #16
 800127a:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	2200      	movs	r2, #0
 8001280:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	687a      	ldr	r2, [r7, #4]
 8001286:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	2208      	movs	r2, #8
 800128c:	18ba      	adds	r2, r7, r2
 800128e:	8812      	ldrh	r2, [r2, #0]
 8001290:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	2200      	movs	r2, #0
 8001296:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800129c:	b29b      	uxth	r3, r3
 800129e:	2bff      	cmp	r3, #255	@ 0xff
 80012a0:	d906      	bls.n	80012b0 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	22ff      	movs	r2, #255	@ 0xff
 80012a6:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80012a8:	2380      	movs	r3, #128	@ 0x80
 80012aa:	045b      	lsls	r3, r3, #17
 80012ac:	617b      	str	r3, [r7, #20]
 80012ae:	e007      	b.n	80012c0 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80012b4:	b29a      	uxth	r2, r3
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80012ba:	2380      	movs	r3, #128	@ 0x80
 80012bc:	049b      	lsls	r3, r3, #18
 80012be:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d027      	beq.n	8001318 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012cc:	781a      	ldrb	r2, [r3, #0]
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012d8:	1c5a      	adds	r2, r3, #1
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80012e2:	b29b      	uxth	r3, r3
 80012e4:	3b01      	subs	r3, #1
 80012e6:	b29a      	uxth	r2, r3
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80012f0:	3b01      	subs	r3, #1
 80012f2:	b29a      	uxth	r2, r3
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80012fc:	b2db      	uxtb	r3, r3
 80012fe:	3301      	adds	r3, #1
 8001300:	b2da      	uxtb	r2, r3
 8001302:	697c      	ldr	r4, [r7, #20]
 8001304:	230a      	movs	r3, #10
 8001306:	18fb      	adds	r3, r7, r3
 8001308:	8819      	ldrh	r1, [r3, #0]
 800130a:	68f8      	ldr	r0, [r7, #12]
 800130c:	4b51      	ldr	r3, [pc, #324]	@ (8001454 <HAL_I2C_Master_Transmit+0x24c>)
 800130e:	9300      	str	r3, [sp, #0]
 8001310:	0023      	movs	r3, r4
 8001312:	f001 fa4b 	bl	80027ac <I2C_TransferConfig>
 8001316:	e06f      	b.n	80013f8 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800131c:	b2da      	uxtb	r2, r3
 800131e:	697c      	ldr	r4, [r7, #20]
 8001320:	230a      	movs	r3, #10
 8001322:	18fb      	adds	r3, r7, r3
 8001324:	8819      	ldrh	r1, [r3, #0]
 8001326:	68f8      	ldr	r0, [r7, #12]
 8001328:	4b4a      	ldr	r3, [pc, #296]	@ (8001454 <HAL_I2C_Master_Transmit+0x24c>)
 800132a:	9300      	str	r3, [sp, #0]
 800132c:	0023      	movs	r3, r4
 800132e:	f001 fa3d 	bl	80027ac <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001332:	e061      	b.n	80013f8 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001334:	693a      	ldr	r2, [r7, #16]
 8001336:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	0018      	movs	r0, r3
 800133c:	f001 f816 	bl	800236c <I2C_WaitOnTXISFlagUntilTimeout>
 8001340:	1e03      	subs	r3, r0, #0
 8001342:	d001      	beq.n	8001348 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 8001344:	2301      	movs	r3, #1
 8001346:	e081      	b.n	800144c <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800134c:	781a      	ldrb	r2, [r3, #0]
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001358:	1c5a      	adds	r2, r3, #1
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001362:	b29b      	uxth	r3, r3
 8001364:	3b01      	subs	r3, #1
 8001366:	b29a      	uxth	r2, r3
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001370:	3b01      	subs	r3, #1
 8001372:	b29a      	uxth	r2, r3
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800137c:	b29b      	uxth	r3, r3
 800137e:	2b00      	cmp	r3, #0
 8001380:	d03a      	beq.n	80013f8 <HAL_I2C_Master_Transmit+0x1f0>
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001386:	2b00      	cmp	r3, #0
 8001388:	d136      	bne.n	80013f8 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800138a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800138c:	68f8      	ldr	r0, [r7, #12]
 800138e:	693b      	ldr	r3, [r7, #16]
 8001390:	9300      	str	r3, [sp, #0]
 8001392:	0013      	movs	r3, r2
 8001394:	2200      	movs	r2, #0
 8001396:	2180      	movs	r1, #128	@ 0x80
 8001398:	f000 ff90 	bl	80022bc <I2C_WaitOnFlagUntilTimeout>
 800139c:	1e03      	subs	r3, r0, #0
 800139e:	d001      	beq.n	80013a4 <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 80013a0:	2301      	movs	r3, #1
 80013a2:	e053      	b.n	800144c <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80013a8:	b29b      	uxth	r3, r3
 80013aa:	2bff      	cmp	r3, #255	@ 0xff
 80013ac:	d911      	bls.n	80013d2 <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	22ff      	movs	r2, #255	@ 0xff
 80013b2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80013b8:	b2da      	uxtb	r2, r3
 80013ba:	2380      	movs	r3, #128	@ 0x80
 80013bc:	045c      	lsls	r4, r3, #17
 80013be:	230a      	movs	r3, #10
 80013c0:	18fb      	adds	r3, r7, r3
 80013c2:	8819      	ldrh	r1, [r3, #0]
 80013c4:	68f8      	ldr	r0, [r7, #12]
 80013c6:	2300      	movs	r3, #0
 80013c8:	9300      	str	r3, [sp, #0]
 80013ca:	0023      	movs	r3, r4
 80013cc:	f001 f9ee 	bl	80027ac <I2C_TransferConfig>
 80013d0:	e012      	b.n	80013f8 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80013d6:	b29a      	uxth	r2, r3
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80013e0:	b2da      	uxtb	r2, r3
 80013e2:	2380      	movs	r3, #128	@ 0x80
 80013e4:	049c      	lsls	r4, r3, #18
 80013e6:	230a      	movs	r3, #10
 80013e8:	18fb      	adds	r3, r7, r3
 80013ea:	8819      	ldrh	r1, [r3, #0]
 80013ec:	68f8      	ldr	r0, [r7, #12]
 80013ee:	2300      	movs	r3, #0
 80013f0:	9300      	str	r3, [sp, #0]
 80013f2:	0023      	movs	r3, r4
 80013f4:	f001 f9da 	bl	80027ac <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80013fc:	b29b      	uxth	r3, r3
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d198      	bne.n	8001334 <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001402:	693a      	ldr	r2, [r7, #16]
 8001404:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	0018      	movs	r0, r3
 800140a:	f000 fff5 	bl	80023f8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800140e:	1e03      	subs	r3, r0, #0
 8001410:	d001      	beq.n	8001416 <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 8001412:	2301      	movs	r3, #1
 8001414:	e01a      	b.n	800144c <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	2220      	movs	r2, #32
 800141c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	685a      	ldr	r2, [r3, #4]
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	490b      	ldr	r1, [pc, #44]	@ (8001458 <HAL_I2C_Master_Transmit+0x250>)
 800142a:	400a      	ands	r2, r1
 800142c:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	2241      	movs	r2, #65	@ 0x41
 8001432:	2120      	movs	r1, #32
 8001434:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	2242      	movs	r2, #66	@ 0x42
 800143a:	2100      	movs	r1, #0
 800143c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	2240      	movs	r2, #64	@ 0x40
 8001442:	2100      	movs	r1, #0
 8001444:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001446:	2300      	movs	r3, #0
 8001448:	e000      	b.n	800144c <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 800144a:	2302      	movs	r3, #2
  }
}
 800144c:	0018      	movs	r0, r3
 800144e:	46bd      	mov	sp, r7
 8001450:	b007      	add	sp, #28
 8001452:	bd90      	pop	{r4, r7, pc}
 8001454:	80002000 	.word	0x80002000
 8001458:	fe00e800 	.word	0xfe00e800

0800145c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800145c:	b590      	push	{r4, r7, lr}
 800145e:	b089      	sub	sp, #36	@ 0x24
 8001460:	af02      	add	r7, sp, #8
 8001462:	60f8      	str	r0, [r7, #12]
 8001464:	0008      	movs	r0, r1
 8001466:	607a      	str	r2, [r7, #4]
 8001468:	0019      	movs	r1, r3
 800146a:	230a      	movs	r3, #10
 800146c:	18fb      	adds	r3, r7, r3
 800146e:	1c02      	adds	r2, r0, #0
 8001470:	801a      	strh	r2, [r3, #0]
 8001472:	2308      	movs	r3, #8
 8001474:	18fb      	adds	r3, r7, r3
 8001476:	1c0a      	adds	r2, r1, #0
 8001478:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	2241      	movs	r2, #65	@ 0x41
 800147e:	5c9b      	ldrb	r3, [r3, r2]
 8001480:	b2db      	uxtb	r3, r3
 8001482:	2b20      	cmp	r3, #32
 8001484:	d000      	beq.n	8001488 <HAL_I2C_Master_Receive+0x2c>
 8001486:	e0e8      	b.n	800165a <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	2240      	movs	r2, #64	@ 0x40
 800148c:	5c9b      	ldrb	r3, [r3, r2]
 800148e:	2b01      	cmp	r3, #1
 8001490:	d101      	bne.n	8001496 <HAL_I2C_Master_Receive+0x3a>
 8001492:	2302      	movs	r3, #2
 8001494:	e0e2      	b.n	800165c <HAL_I2C_Master_Receive+0x200>
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	2240      	movs	r2, #64	@ 0x40
 800149a:	2101      	movs	r1, #1
 800149c:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800149e:	f7ff fabf 	bl	8000a20 <HAL_GetTick>
 80014a2:	0003      	movs	r3, r0
 80014a4:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80014a6:	2380      	movs	r3, #128	@ 0x80
 80014a8:	0219      	lsls	r1, r3, #8
 80014aa:	68f8      	ldr	r0, [r7, #12]
 80014ac:	697b      	ldr	r3, [r7, #20]
 80014ae:	9300      	str	r3, [sp, #0]
 80014b0:	2319      	movs	r3, #25
 80014b2:	2201      	movs	r2, #1
 80014b4:	f000 ff02 	bl	80022bc <I2C_WaitOnFlagUntilTimeout>
 80014b8:	1e03      	subs	r3, r0, #0
 80014ba:	d001      	beq.n	80014c0 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 80014bc:	2301      	movs	r3, #1
 80014be:	e0cd      	b.n	800165c <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	2241      	movs	r2, #65	@ 0x41
 80014c4:	2122      	movs	r1, #34	@ 0x22
 80014c6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	2242      	movs	r2, #66	@ 0x42
 80014cc:	2110      	movs	r1, #16
 80014ce:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	2200      	movs	r2, #0
 80014d4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	687a      	ldr	r2, [r7, #4]
 80014da:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	2208      	movs	r2, #8
 80014e0:	18ba      	adds	r2, r7, r2
 80014e2:	8812      	ldrh	r2, [r2, #0]
 80014e4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	2200      	movs	r2, #0
 80014ea:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80014f0:	b29b      	uxth	r3, r3
 80014f2:	2bff      	cmp	r3, #255	@ 0xff
 80014f4:	d911      	bls.n	800151a <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = 1U;
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	2201      	movs	r2, #1
 80014fa:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001500:	b2da      	uxtb	r2, r3
 8001502:	2380      	movs	r3, #128	@ 0x80
 8001504:	045c      	lsls	r4, r3, #17
 8001506:	230a      	movs	r3, #10
 8001508:	18fb      	adds	r3, r7, r3
 800150a:	8819      	ldrh	r1, [r3, #0]
 800150c:	68f8      	ldr	r0, [r7, #12]
 800150e:	4b55      	ldr	r3, [pc, #340]	@ (8001664 <HAL_I2C_Master_Receive+0x208>)
 8001510:	9300      	str	r3, [sp, #0]
 8001512:	0023      	movs	r3, r4
 8001514:	f001 f94a 	bl	80027ac <I2C_TransferConfig>
 8001518:	e076      	b.n	8001608 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800151e:	b29a      	uxth	r2, r3
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001528:	b2da      	uxtb	r2, r3
 800152a:	2380      	movs	r3, #128	@ 0x80
 800152c:	049c      	lsls	r4, r3, #18
 800152e:	230a      	movs	r3, #10
 8001530:	18fb      	adds	r3, r7, r3
 8001532:	8819      	ldrh	r1, [r3, #0]
 8001534:	68f8      	ldr	r0, [r7, #12]
 8001536:	4b4b      	ldr	r3, [pc, #300]	@ (8001664 <HAL_I2C_Master_Receive+0x208>)
 8001538:	9300      	str	r3, [sp, #0]
 800153a:	0023      	movs	r3, r4
 800153c:	f001 f936 	bl	80027ac <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8001540:	e062      	b.n	8001608 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001542:	697a      	ldr	r2, [r7, #20]
 8001544:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	0018      	movs	r0, r3
 800154a:	f000 ff99 	bl	8002480 <I2C_WaitOnRXNEFlagUntilTimeout>
 800154e:	1e03      	subs	r3, r0, #0
 8001550:	d001      	beq.n	8001556 <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8001552:	2301      	movs	r3, #1
 8001554:	e082      	b.n	800165c <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001560:	b2d2      	uxtb	r2, r2
 8001562:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001568:	1c5a      	adds	r2, r3, #1
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001572:	3b01      	subs	r3, #1
 8001574:	b29a      	uxth	r2, r3
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800157e:	b29b      	uxth	r3, r3
 8001580:	3b01      	subs	r3, #1
 8001582:	b29a      	uxth	r2, r3
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800158c:	b29b      	uxth	r3, r3
 800158e:	2b00      	cmp	r3, #0
 8001590:	d03a      	beq.n	8001608 <HAL_I2C_Master_Receive+0x1ac>
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001596:	2b00      	cmp	r3, #0
 8001598:	d136      	bne.n	8001608 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800159a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800159c:	68f8      	ldr	r0, [r7, #12]
 800159e:	697b      	ldr	r3, [r7, #20]
 80015a0:	9300      	str	r3, [sp, #0]
 80015a2:	0013      	movs	r3, r2
 80015a4:	2200      	movs	r2, #0
 80015a6:	2180      	movs	r1, #128	@ 0x80
 80015a8:	f000 fe88 	bl	80022bc <I2C_WaitOnFlagUntilTimeout>
 80015ac:	1e03      	subs	r3, r0, #0
 80015ae:	d001      	beq.n	80015b4 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 80015b0:	2301      	movs	r3, #1
 80015b2:	e053      	b.n	800165c <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80015b8:	b29b      	uxth	r3, r3
 80015ba:	2bff      	cmp	r3, #255	@ 0xff
 80015bc:	d911      	bls.n	80015e2 <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	22ff      	movs	r2, #255	@ 0xff
 80015c2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80015c8:	b2da      	uxtb	r2, r3
 80015ca:	2380      	movs	r3, #128	@ 0x80
 80015cc:	045c      	lsls	r4, r3, #17
 80015ce:	230a      	movs	r3, #10
 80015d0:	18fb      	adds	r3, r7, r3
 80015d2:	8819      	ldrh	r1, [r3, #0]
 80015d4:	68f8      	ldr	r0, [r7, #12]
 80015d6:	2300      	movs	r3, #0
 80015d8:	9300      	str	r3, [sp, #0]
 80015da:	0023      	movs	r3, r4
 80015dc:	f001 f8e6 	bl	80027ac <I2C_TransferConfig>
 80015e0:	e012      	b.n	8001608 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80015e6:	b29a      	uxth	r2, r3
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80015f0:	b2da      	uxtb	r2, r3
 80015f2:	2380      	movs	r3, #128	@ 0x80
 80015f4:	049c      	lsls	r4, r3, #18
 80015f6:	230a      	movs	r3, #10
 80015f8:	18fb      	adds	r3, r7, r3
 80015fa:	8819      	ldrh	r1, [r3, #0]
 80015fc:	68f8      	ldr	r0, [r7, #12]
 80015fe:	2300      	movs	r3, #0
 8001600:	9300      	str	r3, [sp, #0]
 8001602:	0023      	movs	r3, r4
 8001604:	f001 f8d2 	bl	80027ac <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800160c:	b29b      	uxth	r3, r3
 800160e:	2b00      	cmp	r3, #0
 8001610:	d197      	bne.n	8001542 <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001612:	697a      	ldr	r2, [r7, #20]
 8001614:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	0018      	movs	r0, r3
 800161a:	f000 feed 	bl	80023f8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800161e:	1e03      	subs	r3, r0, #0
 8001620:	d001      	beq.n	8001626 <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8001622:	2301      	movs	r3, #1
 8001624:	e01a      	b.n	800165c <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	2220      	movs	r2, #32
 800162c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	685a      	ldr	r2, [r3, #4]
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	490b      	ldr	r1, [pc, #44]	@ (8001668 <HAL_I2C_Master_Receive+0x20c>)
 800163a:	400a      	ands	r2, r1
 800163c:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	2241      	movs	r2, #65	@ 0x41
 8001642:	2120      	movs	r1, #32
 8001644:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	2242      	movs	r2, #66	@ 0x42
 800164a:	2100      	movs	r1, #0
 800164c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	2240      	movs	r2, #64	@ 0x40
 8001652:	2100      	movs	r1, #0
 8001654:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001656:	2300      	movs	r3, #0
 8001658:	e000      	b.n	800165c <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 800165a:	2302      	movs	r3, #2
  }
}
 800165c:	0018      	movs	r0, r3
 800165e:	46bd      	mov	sp, r7
 8001660:	b007      	add	sp, #28
 8001662:	bd90      	pop	{r4, r7, pc}
 8001664:	80002400 	.word	0x80002400
 8001668:	fe00e800 	.word	0xfe00e800

0800166c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b084      	sub	sp, #16
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	699b      	ldr	r3, [r3, #24]
 800167a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001688:	2b00      	cmp	r3, #0
 800168a:	d005      	beq.n	8001698 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001690:	68ba      	ldr	r2, [r7, #8]
 8001692:	68f9      	ldr	r1, [r7, #12]
 8001694:	6878      	ldr	r0, [r7, #4]
 8001696:	4798      	blx	r3
  }
}
 8001698:	46c0      	nop			@ (mov r8, r8)
 800169a:	46bd      	mov	sp, r7
 800169c:	b004      	add	sp, #16
 800169e:	bd80      	pop	{r7, pc}

080016a0 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b086      	sub	sp, #24
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	699b      	ldr	r3, [r3, #24]
 80016ae:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80016b8:	697b      	ldr	r3, [r7, #20]
 80016ba:	0a1b      	lsrs	r3, r3, #8
 80016bc:	001a      	movs	r2, r3
 80016be:	2301      	movs	r3, #1
 80016c0:	4013      	ands	r3, r2
 80016c2:	d010      	beq.n	80016e6 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80016c4:	693b      	ldr	r3, [r7, #16]
 80016c6:	09db      	lsrs	r3, r3, #7
 80016c8:	001a      	movs	r2, r3
 80016ca:	2301      	movs	r3, #1
 80016cc:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80016ce:	d00a      	beq.n	80016e6 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016d4:	2201      	movs	r2, #1
 80016d6:	431a      	orrs	r2, r3
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	2280      	movs	r2, #128	@ 0x80
 80016e2:	0052      	lsls	r2, r2, #1
 80016e4:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80016e6:	697b      	ldr	r3, [r7, #20]
 80016e8:	0a9b      	lsrs	r3, r3, #10
 80016ea:	001a      	movs	r2, r3
 80016ec:	2301      	movs	r3, #1
 80016ee:	4013      	ands	r3, r2
 80016f0:	d010      	beq.n	8001714 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80016f2:	693b      	ldr	r3, [r7, #16]
 80016f4:	09db      	lsrs	r3, r3, #7
 80016f6:	001a      	movs	r2, r3
 80016f8:	2301      	movs	r3, #1
 80016fa:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80016fc:	d00a      	beq.n	8001714 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001702:	2208      	movs	r2, #8
 8001704:	431a      	orrs	r2, r3
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	2280      	movs	r2, #128	@ 0x80
 8001710:	00d2      	lsls	r2, r2, #3
 8001712:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8001714:	697b      	ldr	r3, [r7, #20]
 8001716:	0a5b      	lsrs	r3, r3, #9
 8001718:	001a      	movs	r2, r3
 800171a:	2301      	movs	r3, #1
 800171c:	4013      	ands	r3, r2
 800171e:	d010      	beq.n	8001742 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8001720:	693b      	ldr	r3, [r7, #16]
 8001722:	09db      	lsrs	r3, r3, #7
 8001724:	001a      	movs	r2, r3
 8001726:	2301      	movs	r3, #1
 8001728:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800172a:	d00a      	beq.n	8001742 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001730:	2202      	movs	r2, #2
 8001732:	431a      	orrs	r2, r3
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	2280      	movs	r2, #128	@ 0x80
 800173e:	0092      	lsls	r2, r2, #2
 8001740:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001746:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	220b      	movs	r2, #11
 800174c:	4013      	ands	r3, r2
 800174e:	d005      	beq.n	800175c <HAL_I2C_ER_IRQHandler+0xbc>
  {
    I2C_ITError(hi2c, tmperror);
 8001750:	68fa      	ldr	r2, [r7, #12]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	0011      	movs	r1, r2
 8001756:	0018      	movs	r0, r3
 8001758:	f000 fc44 	bl	8001fe4 <I2C_ITError>
  }
}
 800175c:	46c0      	nop			@ (mov r8, r8)
 800175e:	46bd      	mov	sp, r7
 8001760:	b006      	add	sp, #24
 8001762:	bd80      	pop	{r7, pc}

08001764 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b082      	sub	sp, #8
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800176c:	46c0      	nop			@ (mov r8, r8)
 800176e:	46bd      	mov	sp, r7
 8001770:	b002      	add	sp, #8
 8001772:	bd80      	pop	{r7, pc}

08001774 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b082      	sub	sp, #8
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800177c:	46c0      	nop			@ (mov r8, r8)
 800177e:	46bd      	mov	sp, r7
 8001780:	b002      	add	sp, #8
 8001782:	bd80      	pop	{r7, pc}

08001784 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
 800178c:	0008      	movs	r0, r1
 800178e:	0011      	movs	r1, r2
 8001790:	1cfb      	adds	r3, r7, #3
 8001792:	1c02      	adds	r2, r0, #0
 8001794:	701a      	strb	r2, [r3, #0]
 8001796:	003b      	movs	r3, r7
 8001798:	1c0a      	adds	r2, r1, #0
 800179a:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800179c:	46c0      	nop			@ (mov r8, r8)
 800179e:	46bd      	mov	sp, r7
 80017a0:	b002      	add	sp, #8
 80017a2:	bd80      	pop	{r7, pc}

080017a4 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b082      	sub	sp, #8
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80017ac:	46c0      	nop			@ (mov r8, r8)
 80017ae:	46bd      	mov	sp, r7
 80017b0:	b002      	add	sp, #8
 80017b2:	bd80      	pop	{r7, pc}

080017b4 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b082      	sub	sp, #8
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80017bc:	46c0      	nop			@ (mov r8, r8)
 80017be:	46bd      	mov	sp, r7
 80017c0:	b002      	add	sp, #8
 80017c2:	bd80      	pop	{r7, pc}

080017c4 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b082      	sub	sp, #8
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80017cc:	46c0      	nop			@ (mov r8, r8)
 80017ce:	46bd      	mov	sp, r7
 80017d0:	b002      	add	sp, #8
 80017d2:	bd80      	pop	{r7, pc}

080017d4 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b086      	sub	sp, #24
 80017d8:	af00      	add	r7, sp, #0
 80017da:	60f8      	str	r0, [r7, #12]
 80017dc:	60b9      	str	r1, [r7, #8]
 80017de:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017e4:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80017e6:	68bb      	ldr	r3, [r7, #8]
 80017e8:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	2240      	movs	r2, #64	@ 0x40
 80017ee:	5c9b      	ldrb	r3, [r3, r2]
 80017f0:	2b01      	cmp	r3, #1
 80017f2:	d101      	bne.n	80017f8 <I2C_Slave_ISR_IT+0x24>
 80017f4:	2302      	movs	r3, #2
 80017f6:	e0fb      	b.n	80019f0 <I2C_Slave_ISR_IT+0x21c>
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	2240      	movs	r2, #64	@ 0x40
 80017fc:	2101      	movs	r1, #1
 80017fe:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8001800:	693b      	ldr	r3, [r7, #16]
 8001802:	095b      	lsrs	r3, r3, #5
 8001804:	001a      	movs	r2, r3
 8001806:	2301      	movs	r3, #1
 8001808:	4013      	ands	r3, r2
 800180a:	d00c      	beq.n	8001826 <I2C_Slave_ISR_IT+0x52>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	095b      	lsrs	r3, r3, #5
 8001810:	001a      	movs	r2, r3
 8001812:	2301      	movs	r3, #1
 8001814:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8001816:	d006      	beq.n	8001826 <I2C_Slave_ISR_IT+0x52>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8001818:	693a      	ldr	r2, [r7, #16]
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	0011      	movs	r1, r2
 800181e:	0018      	movs	r0, r3
 8001820:	f000 f9f6 	bl	8001c10 <I2C_ITSlaveCplt>
 8001824:	e0df      	b.n	80019e6 <I2C_Slave_ISR_IT+0x212>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8001826:	693b      	ldr	r3, [r7, #16]
 8001828:	091b      	lsrs	r3, r3, #4
 800182a:	001a      	movs	r2, r3
 800182c:	2301      	movs	r3, #1
 800182e:	4013      	ands	r3, r2
 8001830:	d054      	beq.n	80018dc <I2C_Slave_ISR_IT+0x108>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	091b      	lsrs	r3, r3, #4
 8001836:	001a      	movs	r2, r3
 8001838:	2301      	movs	r3, #1
 800183a:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800183c:	d04e      	beq.n	80018dc <I2C_Slave_ISR_IT+0x108>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001842:	b29b      	uxth	r3, r3
 8001844:	2b00      	cmp	r3, #0
 8001846:	d12d      	bne.n	80018a4 <I2C_Slave_ISR_IT+0xd0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	2241      	movs	r2, #65	@ 0x41
 800184c:	5c9b      	ldrb	r3, [r3, r2]
 800184e:	b2db      	uxtb	r3, r3
 8001850:	2b28      	cmp	r3, #40	@ 0x28
 8001852:	d10b      	bne.n	800186c <I2C_Slave_ISR_IT+0x98>
 8001854:	697a      	ldr	r2, [r7, #20]
 8001856:	2380      	movs	r3, #128	@ 0x80
 8001858:	049b      	lsls	r3, r3, #18
 800185a:	429a      	cmp	r2, r3
 800185c:	d106      	bne.n	800186c <I2C_Slave_ISR_IT+0x98>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800185e:	693a      	ldr	r2, [r7, #16]
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	0011      	movs	r1, r2
 8001864:	0018      	movs	r0, r3
 8001866:	f000 fb63 	bl	8001f30 <I2C_ITListenCplt>
 800186a:	e036      	b.n	80018da <I2C_Slave_ISR_IT+0x106>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	2241      	movs	r2, #65	@ 0x41
 8001870:	5c9b      	ldrb	r3, [r3, r2]
 8001872:	b2db      	uxtb	r3, r3
 8001874:	2b29      	cmp	r3, #41	@ 0x29
 8001876:	d110      	bne.n	800189a <I2C_Slave_ISR_IT+0xc6>
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	4a5f      	ldr	r2, [pc, #380]	@ (80019f8 <I2C_Slave_ISR_IT+0x224>)
 800187c:	4293      	cmp	r3, r2
 800187e:	d00c      	beq.n	800189a <I2C_Slave_ISR_IT+0xc6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	2210      	movs	r2, #16
 8001886:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	0018      	movs	r0, r3
 800188c:	f000 fcd5 	bl	800223a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	0018      	movs	r0, r3
 8001894:	f000 f956 	bl	8001b44 <I2C_ITSlaveSeqCplt>
 8001898:	e01f      	b.n	80018da <I2C_Slave_ISR_IT+0x106>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	2210      	movs	r2, #16
 80018a0:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80018a2:	e09d      	b.n	80019e0 <I2C_Slave_ISR_IT+0x20c>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	2210      	movs	r2, #16
 80018aa:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018b0:	2204      	movs	r2, #4
 80018b2:	431a      	orrs	r2, r3
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80018b8:	697b      	ldr	r3, [r7, #20]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d005      	beq.n	80018ca <I2C_Slave_ISR_IT+0xf6>
 80018be:	697a      	ldr	r2, [r7, #20]
 80018c0:	2380      	movs	r3, #128	@ 0x80
 80018c2:	045b      	lsls	r3, r3, #17
 80018c4:	429a      	cmp	r2, r3
 80018c6:	d000      	beq.n	80018ca <I2C_Slave_ISR_IT+0xf6>
 80018c8:	e08a      	b.n	80019e0 <I2C_Slave_ISR_IT+0x20c>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	0011      	movs	r1, r2
 80018d2:	0018      	movs	r0, r3
 80018d4:	f000 fb86 	bl	8001fe4 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80018d8:	e082      	b.n	80019e0 <I2C_Slave_ISR_IT+0x20c>
 80018da:	e081      	b.n	80019e0 <I2C_Slave_ISR_IT+0x20c>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80018dc:	693b      	ldr	r3, [r7, #16]
 80018de:	089b      	lsrs	r3, r3, #2
 80018e0:	001a      	movs	r2, r3
 80018e2:	2301      	movs	r3, #1
 80018e4:	4013      	ands	r3, r2
 80018e6:	d031      	beq.n	800194c <I2C_Slave_ISR_IT+0x178>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	089b      	lsrs	r3, r3, #2
 80018ec:	001a      	movs	r2, r3
 80018ee:	2301      	movs	r3, #1
 80018f0:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80018f2:	d02b      	beq.n	800194c <I2C_Slave_ISR_IT+0x178>
  {
    if (hi2c->XferCount > 0U)
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80018f8:	b29b      	uxth	r3, r3
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d018      	beq.n	8001930 <I2C_Slave_ISR_IT+0x15c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001908:	b2d2      	uxtb	r2, r2
 800190a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001910:	1c5a      	adds	r2, r3, #1
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800191a:	3b01      	subs	r3, #1
 800191c:	b29a      	uxth	r2, r3
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001926:	b29b      	uxth	r3, r3
 8001928:	3b01      	subs	r3, #1
 800192a:	b29a      	uxth	r2, r3
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001934:	b29b      	uxth	r3, r3
 8001936:	2b00      	cmp	r3, #0
 8001938:	d154      	bne.n	80019e4 <I2C_Slave_ISR_IT+0x210>
 800193a:	697b      	ldr	r3, [r7, #20]
 800193c:	4a2e      	ldr	r2, [pc, #184]	@ (80019f8 <I2C_Slave_ISR_IT+0x224>)
 800193e:	4293      	cmp	r3, r2
 8001940:	d050      	beq.n	80019e4 <I2C_Slave_ISR_IT+0x210>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	0018      	movs	r0, r3
 8001946:	f000 f8fd 	bl	8001b44 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800194a:	e04b      	b.n	80019e4 <I2C_Slave_ISR_IT+0x210>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800194c:	693b      	ldr	r3, [r7, #16]
 800194e:	08db      	lsrs	r3, r3, #3
 8001950:	001a      	movs	r2, r3
 8001952:	2301      	movs	r3, #1
 8001954:	4013      	ands	r3, r2
 8001956:	d00c      	beq.n	8001972 <I2C_Slave_ISR_IT+0x19e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	08db      	lsrs	r3, r3, #3
 800195c:	001a      	movs	r2, r3
 800195e:	2301      	movs	r3, #1
 8001960:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8001962:	d006      	beq.n	8001972 <I2C_Slave_ISR_IT+0x19e>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8001964:	693a      	ldr	r2, [r7, #16]
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	0011      	movs	r1, r2
 800196a:	0018      	movs	r0, r3
 800196c:	f000 f846 	bl	80019fc <I2C_ITAddrCplt>
 8001970:	e039      	b.n	80019e6 <I2C_Slave_ISR_IT+0x212>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8001972:	693b      	ldr	r3, [r7, #16]
 8001974:	085b      	lsrs	r3, r3, #1
 8001976:	001a      	movs	r2, r3
 8001978:	2301      	movs	r3, #1
 800197a:	4013      	ands	r3, r2
 800197c:	d033      	beq.n	80019e6 <I2C_Slave_ISR_IT+0x212>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	085b      	lsrs	r3, r3, #1
 8001982:	001a      	movs	r2, r3
 8001984:	2301      	movs	r3, #1
 8001986:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8001988:	d02d      	beq.n	80019e6 <I2C_Slave_ISR_IT+0x212>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800198e:	b29b      	uxth	r3, r3
 8001990:	2b00      	cmp	r3, #0
 8001992:	d018      	beq.n	80019c6 <I2C_Slave_ISR_IT+0x1f2>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001998:	781a      	ldrb	r2, [r3, #0]
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019a4:	1c5a      	adds	r2, r3, #1
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80019ae:	b29b      	uxth	r3, r3
 80019b0:	3b01      	subs	r3, #1
 80019b2:	b29a      	uxth	r2, r3
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80019bc:	3b01      	subs	r3, #1
 80019be:	b29a      	uxth	r2, r3
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	851a      	strh	r2, [r3, #40]	@ 0x28
 80019c4:	e00f      	b.n	80019e6 <I2C_Slave_ISR_IT+0x212>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80019c6:	697a      	ldr	r2, [r7, #20]
 80019c8:	2380      	movs	r3, #128	@ 0x80
 80019ca:	045b      	lsls	r3, r3, #17
 80019cc:	429a      	cmp	r2, r3
 80019ce:	d002      	beq.n	80019d6 <I2C_Slave_ISR_IT+0x202>
 80019d0:	697b      	ldr	r3, [r7, #20]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d107      	bne.n	80019e6 <I2C_Slave_ISR_IT+0x212>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	0018      	movs	r0, r3
 80019da:	f000 f8b3 	bl	8001b44 <I2C_ITSlaveSeqCplt>
 80019de:	e002      	b.n	80019e6 <I2C_Slave_ISR_IT+0x212>
    if (hi2c->XferCount == 0U)
 80019e0:	46c0      	nop			@ (mov r8, r8)
 80019e2:	e000      	b.n	80019e6 <I2C_Slave_ISR_IT+0x212>
    if ((hi2c->XferCount == 0U) && \
 80019e4:	46c0      	nop			@ (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	2240      	movs	r2, #64	@ 0x40
 80019ea:	2100      	movs	r1, #0
 80019ec:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80019ee:	2300      	movs	r3, #0
}
 80019f0:	0018      	movs	r0, r3
 80019f2:	46bd      	mov	sp, r7
 80019f4:	b006      	add	sp, #24
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	ffff0000 	.word	0xffff0000

080019fc <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80019fc:	b5b0      	push	{r4, r5, r7, lr}
 80019fe:	b084      	sub	sp, #16
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
 8001a04:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	2241      	movs	r2, #65	@ 0x41
 8001a0a:	5c9b      	ldrb	r3, [r3, r2]
 8001a0c:	b2db      	uxtb	r3, r3
 8001a0e:	001a      	movs	r2, r3
 8001a10:	2328      	movs	r3, #40	@ 0x28
 8001a12:	4013      	ands	r3, r2
 8001a14:	2b28      	cmp	r3, #40	@ 0x28
 8001a16:	d000      	beq.n	8001a1a <I2C_ITAddrCplt+0x1e>
 8001a18:	e088      	b.n	8001b2c <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	699b      	ldr	r3, [r3, #24]
 8001a20:	0c1b      	lsrs	r3, r3, #16
 8001a22:	b2da      	uxtb	r2, r3
 8001a24:	250f      	movs	r5, #15
 8001a26:	197b      	adds	r3, r7, r5
 8001a28:	2101      	movs	r1, #1
 8001a2a:	400a      	ands	r2, r1
 8001a2c:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	699b      	ldr	r3, [r3, #24]
 8001a34:	0c1b      	lsrs	r3, r3, #16
 8001a36:	b29a      	uxth	r2, r3
 8001a38:	200c      	movs	r0, #12
 8001a3a:	183b      	adds	r3, r7, r0
 8001a3c:	21fe      	movs	r1, #254	@ 0xfe
 8001a3e:	400a      	ands	r2, r1
 8001a40:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	689b      	ldr	r3, [r3, #8]
 8001a48:	b29a      	uxth	r2, r3
 8001a4a:	240a      	movs	r4, #10
 8001a4c:	193b      	adds	r3, r7, r4
 8001a4e:	0592      	lsls	r2, r2, #22
 8001a50:	0d92      	lsrs	r2, r2, #22
 8001a52:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	68db      	ldr	r3, [r3, #12]
 8001a5a:	b29a      	uxth	r2, r3
 8001a5c:	2308      	movs	r3, #8
 8001a5e:	18fb      	adds	r3, r7, r3
 8001a60:	21fe      	movs	r1, #254	@ 0xfe
 8001a62:	400a      	ands	r2, r1
 8001a64:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	68db      	ldr	r3, [r3, #12]
 8001a6a:	2b02      	cmp	r3, #2
 8001a6c:	d148      	bne.n	8001b00 <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8001a6e:	0021      	movs	r1, r4
 8001a70:	187b      	adds	r3, r7, r1
 8001a72:	881b      	ldrh	r3, [r3, #0]
 8001a74:	09db      	lsrs	r3, r3, #7
 8001a76:	b29a      	uxth	r2, r3
 8001a78:	183b      	adds	r3, r7, r0
 8001a7a:	881b      	ldrh	r3, [r3, #0]
 8001a7c:	4053      	eors	r3, r2
 8001a7e:	b29b      	uxth	r3, r3
 8001a80:	001a      	movs	r2, r3
 8001a82:	2306      	movs	r3, #6
 8001a84:	4013      	ands	r3, r2
 8001a86:	d120      	bne.n	8001aca <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 8001a88:	183b      	adds	r3, r7, r0
 8001a8a:	187a      	adds	r2, r7, r1
 8001a8c:	8812      	ldrh	r2, [r2, #0]
 8001a8e:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a94:	1c5a      	adds	r2, r3, #1
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a9e:	2b02      	cmp	r3, #2
 8001aa0:	d14c      	bne.n	8001b3c <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	2208      	movs	r2, #8
 8001aae:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	2240      	movs	r2, #64	@ 0x40
 8001ab4:	2100      	movs	r1, #0
 8001ab6:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8001ab8:	183b      	adds	r3, r7, r0
 8001aba:	881a      	ldrh	r2, [r3, #0]
 8001abc:	197b      	adds	r3, r7, r5
 8001abe:	7819      	ldrb	r1, [r3, #0]
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	0018      	movs	r0, r3
 8001ac4:	f7ff fe5e 	bl	8001784 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8001ac8:	e038      	b.n	8001b3c <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 8001aca:	240c      	movs	r4, #12
 8001acc:	193b      	adds	r3, r7, r4
 8001ace:	2208      	movs	r2, #8
 8001ad0:	18ba      	adds	r2, r7, r2
 8001ad2:	8812      	ldrh	r2, [r2, #0]
 8001ad4:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8001ad6:	2380      	movs	r3, #128	@ 0x80
 8001ad8:	021a      	lsls	r2, r3, #8
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	0011      	movs	r1, r2
 8001ade:	0018      	movs	r0, r3
 8001ae0:	f000 fe9e 	bl	8002820 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	2240      	movs	r2, #64	@ 0x40
 8001ae8:	2100      	movs	r1, #0
 8001aea:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8001aec:	193b      	adds	r3, r7, r4
 8001aee:	881a      	ldrh	r2, [r3, #0]
 8001af0:	230f      	movs	r3, #15
 8001af2:	18fb      	adds	r3, r7, r3
 8001af4:	7819      	ldrb	r1, [r3, #0]
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	0018      	movs	r0, r3
 8001afa:	f7ff fe43 	bl	8001784 <HAL_I2C_AddrCallback>
}
 8001afe:	e01d      	b.n	8001b3c <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8001b00:	2380      	movs	r3, #128	@ 0x80
 8001b02:	021a      	lsls	r2, r3, #8
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	0011      	movs	r1, r2
 8001b08:	0018      	movs	r0, r3
 8001b0a:	f000 fe89 	bl	8002820 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	2240      	movs	r2, #64	@ 0x40
 8001b12:	2100      	movs	r1, #0
 8001b14:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8001b16:	230c      	movs	r3, #12
 8001b18:	18fb      	adds	r3, r7, r3
 8001b1a:	881a      	ldrh	r2, [r3, #0]
 8001b1c:	230f      	movs	r3, #15
 8001b1e:	18fb      	adds	r3, r7, r3
 8001b20:	7819      	ldrb	r1, [r3, #0]
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	0018      	movs	r0, r3
 8001b26:	f7ff fe2d 	bl	8001784 <HAL_I2C_AddrCallback>
}
 8001b2a:	e007      	b.n	8001b3c <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	2208      	movs	r2, #8
 8001b32:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2240      	movs	r2, #64	@ 0x40
 8001b38:	2100      	movs	r1, #0
 8001b3a:	5499      	strb	r1, [r3, r2]
}
 8001b3c:	46c0      	nop			@ (mov r8, r8)
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	b004      	add	sp, #16
 8001b42:	bdb0      	pop	{r4, r5, r7, pc}

08001b44 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b084      	sub	sp, #16
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2242      	movs	r2, #66	@ 0x42
 8001b58:	2100      	movs	r1, #0
 8001b5a:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	0b9b      	lsrs	r3, r3, #14
 8001b60:	001a      	movs	r2, r3
 8001b62:	2301      	movs	r3, #1
 8001b64:	4013      	ands	r3, r2
 8001b66:	d008      	beq.n	8001b7a <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	681a      	ldr	r2, [r3, #0]
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	4925      	ldr	r1, [pc, #148]	@ (8001c08 <I2C_ITSlaveSeqCplt+0xc4>)
 8001b74:	400a      	ands	r2, r1
 8001b76:	601a      	str	r2, [r3, #0]
 8001b78:	e00d      	b.n	8001b96 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	0bdb      	lsrs	r3, r3, #15
 8001b7e:	001a      	movs	r2, r3
 8001b80:	2301      	movs	r3, #1
 8001b82:	4013      	ands	r3, r2
 8001b84:	d007      	beq.n	8001b96 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	681a      	ldr	r2, [r3, #0]
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	491e      	ldr	r1, [pc, #120]	@ (8001c0c <I2C_ITSlaveSeqCplt+0xc8>)
 8001b92:	400a      	ands	r2, r1
 8001b94:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	2241      	movs	r2, #65	@ 0x41
 8001b9a:	5c9b      	ldrb	r3, [r3, r2]
 8001b9c:	b2db      	uxtb	r3, r3
 8001b9e:	2b29      	cmp	r3, #41	@ 0x29
 8001ba0:	d114      	bne.n	8001bcc <I2C_ITSlaveSeqCplt+0x88>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	2241      	movs	r2, #65	@ 0x41
 8001ba6:	2128      	movs	r1, #40	@ 0x28
 8001ba8:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	2221      	movs	r2, #33	@ 0x21
 8001bae:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	2101      	movs	r1, #1
 8001bb4:	0018      	movs	r0, r3
 8001bb6:	f000 fe33 	bl	8002820 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	2240      	movs	r2, #64	@ 0x40
 8001bbe:	2100      	movs	r1, #0
 8001bc0:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	0018      	movs	r0, r3
 8001bc6:	f7ff fdcd 	bl	8001764 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8001bca:	e019      	b.n	8001c00 <I2C_ITSlaveSeqCplt+0xbc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	2241      	movs	r2, #65	@ 0x41
 8001bd0:	5c9b      	ldrb	r3, [r3, r2]
 8001bd2:	b2db      	uxtb	r3, r3
 8001bd4:	2b2a      	cmp	r3, #42	@ 0x2a
 8001bd6:	d113      	bne.n	8001c00 <I2C_ITSlaveSeqCplt+0xbc>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2241      	movs	r2, #65	@ 0x41
 8001bdc:	2128      	movs	r1, #40	@ 0x28
 8001bde:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2222      	movs	r2, #34	@ 0x22
 8001be4:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2102      	movs	r1, #2
 8001bea:	0018      	movs	r0, r3
 8001bec:	f000 fe18 	bl	8002820 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2240      	movs	r2, #64	@ 0x40
 8001bf4:	2100      	movs	r1, #0
 8001bf6:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	0018      	movs	r0, r3
 8001bfc:	f7ff fdba 	bl	8001774 <HAL_I2C_SlaveRxCpltCallback>
}
 8001c00:	46c0      	nop			@ (mov r8, r8)
 8001c02:	46bd      	mov	sp, r7
 8001c04:	b004      	add	sp, #16
 8001c06:	bd80      	pop	{r7, pc}
 8001c08:	ffffbfff 	.word	0xffffbfff
 8001c0c:	ffff7fff 	.word	0xffff7fff

08001c10 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b086      	sub	sp, #24
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
 8001c18:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c2a:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8001c2c:	200b      	movs	r0, #11
 8001c2e:	183b      	adds	r3, r7, r0
 8001c30:	687a      	ldr	r2, [r7, #4]
 8001c32:	2141      	movs	r1, #65	@ 0x41
 8001c34:	5c52      	ldrb	r2, [r2, r1]
 8001c36:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	2220      	movs	r2, #32
 8001c3e:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8001c40:	183b      	adds	r3, r7, r0
 8001c42:	781b      	ldrb	r3, [r3, #0]
 8001c44:	2b21      	cmp	r3, #33	@ 0x21
 8001c46:	d003      	beq.n	8001c50 <I2C_ITSlaveCplt+0x40>
 8001c48:	183b      	adds	r3, r7, r0
 8001c4a:	781b      	ldrb	r3, [r3, #0]
 8001c4c:	2b29      	cmp	r3, #41	@ 0x29
 8001c4e:	d109      	bne.n	8001c64 <I2C_ITSlaveCplt+0x54>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8001c50:	4ab0      	ldr	r2, [pc, #704]	@ (8001f14 <I2C_ITSlaveCplt+0x304>)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	0011      	movs	r1, r2
 8001c56:	0018      	movs	r0, r3
 8001c58:	f000 fde2 	bl	8002820 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2221      	movs	r2, #33	@ 0x21
 8001c60:	631a      	str	r2, [r3, #48]	@ 0x30
 8001c62:	e020      	b.n	8001ca6 <I2C_ITSlaveCplt+0x96>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8001c64:	220b      	movs	r2, #11
 8001c66:	18bb      	adds	r3, r7, r2
 8001c68:	781b      	ldrb	r3, [r3, #0]
 8001c6a:	2b22      	cmp	r3, #34	@ 0x22
 8001c6c:	d003      	beq.n	8001c76 <I2C_ITSlaveCplt+0x66>
 8001c6e:	18bb      	adds	r3, r7, r2
 8001c70:	781b      	ldrb	r3, [r3, #0]
 8001c72:	2b2a      	cmp	r3, #42	@ 0x2a
 8001c74:	d109      	bne.n	8001c8a <I2C_ITSlaveCplt+0x7a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8001c76:	4aa8      	ldr	r2, [pc, #672]	@ (8001f18 <I2C_ITSlaveCplt+0x308>)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	0011      	movs	r1, r2
 8001c7c:	0018      	movs	r0, r3
 8001c7e:	f000 fdcf 	bl	8002820 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	2222      	movs	r2, #34	@ 0x22
 8001c86:	631a      	str	r2, [r3, #48]	@ 0x30
 8001c88:	e00d      	b.n	8001ca6 <I2C_ITSlaveCplt+0x96>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8001c8a:	230b      	movs	r3, #11
 8001c8c:	18fb      	adds	r3, r7, r3
 8001c8e:	781b      	ldrb	r3, [r3, #0]
 8001c90:	2b28      	cmp	r3, #40	@ 0x28
 8001c92:	d108      	bne.n	8001ca6 <I2C_ITSlaveCplt+0x96>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8001c94:	4aa1      	ldr	r2, [pc, #644]	@ (8001f1c <I2C_ITSlaveCplt+0x30c>)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	0011      	movs	r1, r2
 8001c9a:	0018      	movs	r0, r3
 8001c9c:	f000 fdc0 	bl	8002820 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	685a      	ldr	r2, [r3, #4]
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	2180      	movs	r1, #128	@ 0x80
 8001cb2:	0209      	lsls	r1, r1, #8
 8001cb4:	430a      	orrs	r2, r1
 8001cb6:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	685a      	ldr	r2, [r3, #4]
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4997      	ldr	r1, [pc, #604]	@ (8001f20 <I2C_ITSlaveCplt+0x310>)
 8001cc4:	400a      	ands	r2, r1
 8001cc6:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	0018      	movs	r0, r3
 8001ccc:	f000 fab5 	bl	800223a <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8001cd0:	693b      	ldr	r3, [r7, #16]
 8001cd2:	0b9b      	lsrs	r3, r3, #14
 8001cd4:	001a      	movs	r2, r3
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	4013      	ands	r3, r2
 8001cda:	d013      	beq.n	8001d04 <I2C_ITSlaveCplt+0xf4>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	681a      	ldr	r2, [r3, #0]
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	498f      	ldr	r1, [pc, #572]	@ (8001f24 <I2C_ITSlaveCplt+0x314>)
 8001ce8:	400a      	ands	r2, r1
 8001cea:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d020      	beq.n	8001d36 <I2C_ITSlaveCplt+0x126>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	b29a      	uxth	r2, r3
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001d02:	e018      	b.n	8001d36 <I2C_ITSlaveCplt+0x126>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8001d04:	693b      	ldr	r3, [r7, #16]
 8001d06:	0bdb      	lsrs	r3, r3, #15
 8001d08:	001a      	movs	r2, r3
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	4013      	ands	r3, r2
 8001d0e:	d012      	beq.n	8001d36 <I2C_ITSlaveCplt+0x126>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	681a      	ldr	r2, [r3, #0]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	4983      	ldr	r1, [pc, #524]	@ (8001f28 <I2C_ITSlaveCplt+0x318>)
 8001d1c:	400a      	ands	r2, r1
 8001d1e:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d006      	beq.n	8001d36 <I2C_ITSlaveCplt+0x126>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	685b      	ldr	r3, [r3, #4]
 8001d30:	b29a      	uxth	r2, r3
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8001d36:	697b      	ldr	r3, [r7, #20]
 8001d38:	089b      	lsrs	r3, r3, #2
 8001d3a:	001a      	movs	r2, r3
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	4013      	ands	r3, r2
 8001d40:	d020      	beq.n	8001d84 <I2C_ITSlaveCplt+0x174>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8001d42:	697b      	ldr	r3, [r7, #20]
 8001d44:	2204      	movs	r2, #4
 8001d46:	4393      	bics	r3, r2
 8001d48:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d54:	b2d2      	uxtb	r2, r2
 8001d56:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d5c:	1c5a      	adds	r2, r3, #1
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d00c      	beq.n	8001d84 <I2C_ITSlaveCplt+0x174>
    {
      hi2c->XferSize--;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d6e:	3b01      	subs	r3, #1
 8001d70:	b29a      	uxth	r2, r3
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d7a:	b29b      	uxth	r3, r3
 8001d7c:	3b01      	subs	r3, #1
 8001d7e:	b29a      	uxth	r2, r3
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d88:	b29b      	uxth	r3, r3
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d005      	beq.n	8001d9a <I2C_ITSlaveCplt+0x18a>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d92:	2204      	movs	r2, #4
 8001d94:	431a      	orrs	r2, r3
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8001d9a:	697b      	ldr	r3, [r7, #20]
 8001d9c:	091b      	lsrs	r3, r3, #4
 8001d9e:	001a      	movs	r2, r3
 8001da0:	2301      	movs	r3, #1
 8001da2:	4013      	ands	r3, r2
 8001da4:	d051      	beq.n	8001e4a <I2C_ITSlaveCplt+0x23a>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8001da6:	693b      	ldr	r3, [r7, #16]
 8001da8:	091b      	lsrs	r3, r3, #4
 8001daa:	001a      	movs	r2, r3
 8001dac:	2301      	movs	r3, #1
 8001dae:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8001db0:	d04b      	beq.n	8001e4a <I2C_ITSlaveCplt+0x23a>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001db6:	b29b      	uxth	r3, r3
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d12d      	bne.n	8001e18 <I2C_ITSlaveCplt+0x208>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	2241      	movs	r2, #65	@ 0x41
 8001dc0:	5c9b      	ldrb	r3, [r3, r2]
 8001dc2:	b2db      	uxtb	r3, r3
 8001dc4:	2b28      	cmp	r3, #40	@ 0x28
 8001dc6:	d10b      	bne.n	8001de0 <I2C_ITSlaveCplt+0x1d0>
 8001dc8:	68fa      	ldr	r2, [r7, #12]
 8001dca:	2380      	movs	r3, #128	@ 0x80
 8001dcc:	049b      	lsls	r3, r3, #18
 8001dce:	429a      	cmp	r2, r3
 8001dd0:	d106      	bne.n	8001de0 <I2C_ITSlaveCplt+0x1d0>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8001dd2:	697a      	ldr	r2, [r7, #20]
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	0011      	movs	r1, r2
 8001dd8:	0018      	movs	r0, r3
 8001dda:	f000 f8a9 	bl	8001f30 <I2C_ITListenCplt>
 8001dde:	e034      	b.n	8001e4a <I2C_ITSlaveCplt+0x23a>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2241      	movs	r2, #65	@ 0x41
 8001de4:	5c9b      	ldrb	r3, [r3, r2]
 8001de6:	b2db      	uxtb	r3, r3
 8001de8:	2b29      	cmp	r3, #41	@ 0x29
 8001dea:	d110      	bne.n	8001e0e <I2C_ITSlaveCplt+0x1fe>
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	4a4f      	ldr	r2, [pc, #316]	@ (8001f2c <I2C_ITSlaveCplt+0x31c>)
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d00c      	beq.n	8001e0e <I2C_ITSlaveCplt+0x1fe>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	2210      	movs	r2, #16
 8001dfa:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	0018      	movs	r0, r3
 8001e00:	f000 fa1b 	bl	800223a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	0018      	movs	r0, r3
 8001e08:	f7ff fe9c 	bl	8001b44 <I2C_ITSlaveSeqCplt>
 8001e0c:	e01d      	b.n	8001e4a <I2C_ITSlaveCplt+0x23a>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	2210      	movs	r2, #16
 8001e14:	61da      	str	r2, [r3, #28]
 8001e16:	e018      	b.n	8001e4a <I2C_ITSlaveCplt+0x23a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	2210      	movs	r2, #16
 8001e1e:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e24:	2204      	movs	r2, #4
 8001e26:	431a      	orrs	r2, r3
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d004      	beq.n	8001e3c <I2C_ITSlaveCplt+0x22c>
 8001e32:	68fa      	ldr	r2, [r7, #12]
 8001e34:	2380      	movs	r3, #128	@ 0x80
 8001e36:	045b      	lsls	r3, r3, #17
 8001e38:	429a      	cmp	r2, r3
 8001e3a:	d106      	bne.n	8001e4a <I2C_ITSlaveCplt+0x23a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	0011      	movs	r1, r2
 8001e44:	0018      	movs	r0, r3
 8001e46:	f000 f8cd 	bl	8001fe4 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	2242      	movs	r2, #66	@ 0x42
 8001e4e:	2100      	movs	r1, #0
 8001e50:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2200      	movs	r2, #0
 8001e56:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d013      	beq.n	8001e88 <I2C_ITSlaveCplt+0x278>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	0011      	movs	r1, r2
 8001e68:	0018      	movs	r0, r3
 8001e6a:	f000 f8bb 	bl	8001fe4 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2241      	movs	r2, #65	@ 0x41
 8001e72:	5c9b      	ldrb	r3, [r3, r2]
 8001e74:	b2db      	uxtb	r3, r3
 8001e76:	2b28      	cmp	r3, #40	@ 0x28
 8001e78:	d147      	bne.n	8001f0a <I2C_ITSlaveCplt+0x2fa>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8001e7a:	697a      	ldr	r2, [r7, #20]
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	0011      	movs	r1, r2
 8001e80:	0018      	movs	r0, r3
 8001e82:	f000 f855 	bl	8001f30 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8001e86:	e040      	b.n	8001f0a <I2C_ITSlaveCplt+0x2fa>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e8c:	4a27      	ldr	r2, [pc, #156]	@ (8001f2c <I2C_ITSlaveCplt+0x31c>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d016      	beq.n	8001ec0 <I2C_ITSlaveCplt+0x2b0>
    I2C_ITSlaveSeqCplt(hi2c);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	0018      	movs	r0, r3
 8001e96:	f7ff fe55 	bl	8001b44 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	4a23      	ldr	r2, [pc, #140]	@ (8001f2c <I2C_ITSlaveCplt+0x31c>)
 8001e9e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2241      	movs	r2, #65	@ 0x41
 8001ea4:	2120      	movs	r1, #32
 8001ea6:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2200      	movs	r2, #0
 8001eac:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	2240      	movs	r2, #64	@ 0x40
 8001eb2:	2100      	movs	r1, #0
 8001eb4:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	0018      	movs	r0, r3
 8001eba:	f7ff fc73 	bl	80017a4 <HAL_I2C_ListenCpltCallback>
}
 8001ebe:	e024      	b.n	8001f0a <I2C_ITSlaveCplt+0x2fa>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	2241      	movs	r2, #65	@ 0x41
 8001ec4:	5c9b      	ldrb	r3, [r3, r2]
 8001ec6:	b2db      	uxtb	r3, r3
 8001ec8:	2b22      	cmp	r3, #34	@ 0x22
 8001eca:	d10f      	bne.n	8001eec <I2C_ITSlaveCplt+0x2dc>
    hi2c->State = HAL_I2C_STATE_READY;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2241      	movs	r2, #65	@ 0x41
 8001ed0:	2120      	movs	r1, #32
 8001ed2:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2240      	movs	r2, #64	@ 0x40
 8001ede:	2100      	movs	r1, #0
 8001ee0:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	0018      	movs	r0, r3
 8001ee6:	f7ff fc45 	bl	8001774 <HAL_I2C_SlaveRxCpltCallback>
}
 8001eea:	e00e      	b.n	8001f0a <I2C_ITSlaveCplt+0x2fa>
    hi2c->State = HAL_I2C_STATE_READY;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2241      	movs	r2, #65	@ 0x41
 8001ef0:	2120      	movs	r1, #32
 8001ef2:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2240      	movs	r2, #64	@ 0x40
 8001efe:	2100      	movs	r1, #0
 8001f00:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	0018      	movs	r0, r3
 8001f06:	f7ff fc2d 	bl	8001764 <HAL_I2C_SlaveTxCpltCallback>
}
 8001f0a:	46c0      	nop			@ (mov r8, r8)
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	b006      	add	sp, #24
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	46c0      	nop			@ (mov r8, r8)
 8001f14:	00008001 	.word	0x00008001
 8001f18:	00008002 	.word	0x00008002
 8001f1c:	00008003 	.word	0x00008003
 8001f20:	fe00e800 	.word	0xfe00e800
 8001f24:	ffffbfff 	.word	0xffffbfff
 8001f28:	ffff7fff 	.word	0xffff7fff
 8001f2c:	ffff0000 	.word	0xffff0000

08001f30 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b082      	sub	sp, #8
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
 8001f38:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	4a27      	ldr	r2, [pc, #156]	@ (8001fdc <I2C_ITListenCplt+0xac>)
 8001f3e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2200      	movs	r2, #0
 8001f44:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2241      	movs	r2, #65	@ 0x41
 8001f4a:	2120      	movs	r1, #32
 8001f4c:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2242      	movs	r2, #66	@ 0x42
 8001f52:	2100      	movs	r1, #0
 8001f54:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2200      	movs	r2, #0
 8001f5a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	089b      	lsrs	r3, r3, #2
 8001f60:	001a      	movs	r2, r3
 8001f62:	2301      	movs	r3, #1
 8001f64:	4013      	ands	r3, r2
 8001f66:	d022      	beq.n	8001fae <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f72:	b2d2      	uxtb	r2, r2
 8001f74:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f7a:	1c5a      	adds	r2, r3, #1
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d012      	beq.n	8001fae <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f8c:	3b01      	subs	r3, #1
 8001f8e:	b29a      	uxth	r2, r3
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f98:	b29b      	uxth	r3, r3
 8001f9a:	3b01      	subs	r3, #1
 8001f9c:	b29a      	uxth	r2, r3
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fa6:	2204      	movs	r2, #4
 8001fa8:	431a      	orrs	r2, r3
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8001fae:	4a0c      	ldr	r2, [pc, #48]	@ (8001fe0 <I2C_ITListenCplt+0xb0>)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	0011      	movs	r1, r2
 8001fb4:	0018      	movs	r0, r3
 8001fb6:	f000 fc33 	bl	8002820 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	2210      	movs	r2, #16
 8001fc0:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2240      	movs	r2, #64	@ 0x40
 8001fc6:	2100      	movs	r1, #0
 8001fc8:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	0018      	movs	r0, r3
 8001fce:	f7ff fbe9 	bl	80017a4 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8001fd2:	46c0      	nop			@ (mov r8, r8)
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	b002      	add	sp, #8
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	46c0      	nop			@ (mov r8, r8)
 8001fdc:	ffff0000 	.word	0xffff0000
 8001fe0:	00008003 	.word	0x00008003

08001fe4 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b084      	sub	sp, #16
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
 8001fec:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8001fee:	200f      	movs	r0, #15
 8001ff0:	183b      	adds	r3, r7, r0
 8001ff2:	687a      	ldr	r2, [r7, #4]
 8001ff4:	2141      	movs	r1, #65	@ 0x41
 8001ff6:	5c52      	ldrb	r2, [r2, r1]
 8001ff8:	701a      	strb	r2, [r3, #0]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2242      	movs	r2, #66	@ 0x42
 8001ffe:	2100      	movs	r1, #0
 8002000:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	4a72      	ldr	r2, [pc, #456]	@ (80021d0 <I2C_ITError+0x1ec>)
 8002006:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2200      	movs	r2, #0
 800200c:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	431a      	orrs	r2, r3
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800201a:	183b      	adds	r3, r7, r0
 800201c:	781b      	ldrb	r3, [r3, #0]
 800201e:	2b28      	cmp	r3, #40	@ 0x28
 8002020:	d007      	beq.n	8002032 <I2C_ITError+0x4e>
 8002022:	183b      	adds	r3, r7, r0
 8002024:	781b      	ldrb	r3, [r3, #0]
 8002026:	2b29      	cmp	r3, #41	@ 0x29
 8002028:	d003      	beq.n	8002032 <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800202a:	183b      	adds	r3, r7, r0
 800202c:	781b      	ldrb	r3, [r3, #0]
 800202e:	2b2a      	cmp	r3, #42	@ 0x2a
 8002030:	d10c      	bne.n	800204c <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2103      	movs	r1, #3
 8002036:	0018      	movs	r0, r3
 8002038:	f000 fbf2 	bl	8002820 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2241      	movs	r2, #65	@ 0x41
 8002040:	2128      	movs	r1, #40	@ 0x28
 8002042:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	4a63      	ldr	r2, [pc, #396]	@ (80021d4 <I2C_ITError+0x1f0>)
 8002048:	635a      	str	r2, [r3, #52]	@ 0x34
 800204a:	e032      	b.n	80020b2 <I2C_ITError+0xce>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800204c:	4a62      	ldr	r2, [pc, #392]	@ (80021d8 <I2C_ITError+0x1f4>)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	0011      	movs	r1, r2
 8002052:	0018      	movs	r0, r3
 8002054:	f000 fbe4 	bl	8002820 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	0018      	movs	r0, r3
 800205c:	f000 f8ed 	bl	800223a <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2241      	movs	r2, #65	@ 0x41
 8002064:	5c9b      	ldrb	r3, [r3, r2]
 8002066:	b2db      	uxtb	r3, r3
 8002068:	2b60      	cmp	r3, #96	@ 0x60
 800206a:	d01f      	beq.n	80020ac <I2C_ITError+0xc8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2241      	movs	r2, #65	@ 0x41
 8002070:	2120      	movs	r1, #32
 8002072:	5499      	strb	r1, [r3, r2]

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	699b      	ldr	r3, [r3, #24]
 800207a:	2220      	movs	r2, #32
 800207c:	4013      	ands	r3, r2
 800207e:	2b20      	cmp	r3, #32
 8002080:	d114      	bne.n	80020ac <I2C_ITError+0xc8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	699b      	ldr	r3, [r3, #24]
 8002088:	2210      	movs	r2, #16
 800208a:	4013      	ands	r3, r2
 800208c:	2b10      	cmp	r3, #16
 800208e:	d109      	bne.n	80020a4 <I2C_ITError+0xc0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	2210      	movs	r2, #16
 8002096:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800209c:	2204      	movs	r2, #4
 800209e:	431a      	orrs	r2, r3
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	2220      	movs	r2, #32
 80020aa:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2200      	movs	r2, #0
 80020b0:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020b6:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d03b      	beq.n	8002138 <I2C_ITError+0x154>
 80020c0:	68bb      	ldr	r3, [r7, #8]
 80020c2:	2b11      	cmp	r3, #17
 80020c4:	d002      	beq.n	80020cc <I2C_ITError+0xe8>
 80020c6:	68bb      	ldr	r3, [r7, #8]
 80020c8:	2b21      	cmp	r3, #33	@ 0x21
 80020ca:	d135      	bne.n	8002138 <I2C_ITError+0x154>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	681a      	ldr	r2, [r3, #0]
 80020d2:	2380      	movs	r3, #128	@ 0x80
 80020d4:	01db      	lsls	r3, r3, #7
 80020d6:	401a      	ands	r2, r3
 80020d8:	2380      	movs	r3, #128	@ 0x80
 80020da:	01db      	lsls	r3, r3, #7
 80020dc:	429a      	cmp	r2, r3
 80020de:	d107      	bne.n	80020f0 <I2C_ITError+0x10c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	681a      	ldr	r2, [r3, #0]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	493c      	ldr	r1, [pc, #240]	@ (80021dc <I2C_ITError+0x1f8>)
 80020ec:	400a      	ands	r2, r1
 80020ee:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020f4:	0018      	movs	r0, r3
 80020f6:	f7fe fe56 	bl	8000da6 <HAL_DMA_GetState>
 80020fa:	0003      	movs	r3, r0
 80020fc:	2b01      	cmp	r3, #1
 80020fe:	d016      	beq.n	800212e <I2C_ITError+0x14a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002104:	4a36      	ldr	r2, [pc, #216]	@ (80021e0 <I2C_ITError+0x1fc>)
 8002106:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2240      	movs	r2, #64	@ 0x40
 800210c:	2100      	movs	r1, #0
 800210e:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002114:	0018      	movs	r0, r3
 8002116:	f7fe fdff 	bl	8000d18 <HAL_DMA_Abort_IT>
 800211a:	1e03      	subs	r3, r0, #0
 800211c:	d051      	beq.n	80021c2 <I2C_ITError+0x1de>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002122:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002128:	0018      	movs	r0, r3
 800212a:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800212c:	e049      	b.n	80021c2 <I2C_ITError+0x1de>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	0018      	movs	r0, r3
 8002132:	f000 f859 	bl	80021e8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002136:	e044      	b.n	80021c2 <I2C_ITError+0x1de>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800213c:	2b00      	cmp	r3, #0
 800213e:	d03b      	beq.n	80021b8 <I2C_ITError+0x1d4>
 8002140:	68bb      	ldr	r3, [r7, #8]
 8002142:	2b12      	cmp	r3, #18
 8002144:	d002      	beq.n	800214c <I2C_ITError+0x168>
 8002146:	68bb      	ldr	r3, [r7, #8]
 8002148:	2b22      	cmp	r3, #34	@ 0x22
 800214a:	d135      	bne.n	80021b8 <I2C_ITError+0x1d4>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	2380      	movs	r3, #128	@ 0x80
 8002154:	021b      	lsls	r3, r3, #8
 8002156:	401a      	ands	r2, r3
 8002158:	2380      	movs	r3, #128	@ 0x80
 800215a:	021b      	lsls	r3, r3, #8
 800215c:	429a      	cmp	r2, r3
 800215e:	d107      	bne.n	8002170 <I2C_ITError+0x18c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	681a      	ldr	r2, [r3, #0]
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	491e      	ldr	r1, [pc, #120]	@ (80021e4 <I2C_ITError+0x200>)
 800216c:	400a      	ands	r2, r1
 800216e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002174:	0018      	movs	r0, r3
 8002176:	f7fe fe16 	bl	8000da6 <HAL_DMA_GetState>
 800217a:	0003      	movs	r3, r0
 800217c:	2b01      	cmp	r3, #1
 800217e:	d016      	beq.n	80021ae <I2C_ITError+0x1ca>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002184:	4a16      	ldr	r2, [pc, #88]	@ (80021e0 <I2C_ITError+0x1fc>)
 8002186:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2240      	movs	r2, #64	@ 0x40
 800218c:	2100      	movs	r1, #0
 800218e:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002194:	0018      	movs	r0, r3
 8002196:	f7fe fdbf 	bl	8000d18 <HAL_DMA_Abort_IT>
 800219a:	1e03      	subs	r3, r0, #0
 800219c:	d013      	beq.n	80021c6 <I2C_ITError+0x1e2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021a2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021a8:	0018      	movs	r0, r3
 80021aa:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80021ac:	e00b      	b.n	80021c6 <I2C_ITError+0x1e2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	0018      	movs	r0, r3
 80021b2:	f000 f819 	bl	80021e8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80021b6:	e006      	b.n	80021c6 <I2C_ITError+0x1e2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	0018      	movs	r0, r3
 80021bc:	f000 f814 	bl	80021e8 <I2C_TreatErrorCallback>
  }
}
 80021c0:	e002      	b.n	80021c8 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80021c2:	46c0      	nop			@ (mov r8, r8)
 80021c4:	e000      	b.n	80021c8 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80021c6:	46c0      	nop			@ (mov r8, r8)
}
 80021c8:	46c0      	nop			@ (mov r8, r8)
 80021ca:	46bd      	mov	sp, r7
 80021cc:	b004      	add	sp, #16
 80021ce:	bd80      	pop	{r7, pc}
 80021d0:	ffff0000 	.word	0xffff0000
 80021d4:	080017d5 	.word	0x080017d5
 80021d8:	00008003 	.word	0x00008003
 80021dc:	ffffbfff 	.word	0xffffbfff
 80021e0:	0800227f 	.word	0x0800227f
 80021e4:	ffff7fff 	.word	0xffff7fff

080021e8 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b082      	sub	sp, #8
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2241      	movs	r2, #65	@ 0x41
 80021f4:	5c9b      	ldrb	r3, [r3, r2]
 80021f6:	b2db      	uxtb	r3, r3
 80021f8:	2b60      	cmp	r3, #96	@ 0x60
 80021fa:	d10f      	bne.n	800221c <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2241      	movs	r2, #65	@ 0x41
 8002200:	2120      	movs	r1, #32
 8002202:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2200      	movs	r2, #0
 8002208:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	2240      	movs	r2, #64	@ 0x40
 800220e:	2100      	movs	r1, #0
 8002210:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	0018      	movs	r0, r3
 8002216:	f7ff fad5 	bl	80017c4 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800221a:	e00a      	b.n	8002232 <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2200      	movs	r2, #0
 8002220:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2240      	movs	r2, #64	@ 0x40
 8002226:	2100      	movs	r1, #0
 8002228:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	0018      	movs	r0, r3
 800222e:	f7ff fac1 	bl	80017b4 <HAL_I2C_ErrorCallback>
}
 8002232:	46c0      	nop			@ (mov r8, r8)
 8002234:	46bd      	mov	sp, r7
 8002236:	b002      	add	sp, #8
 8002238:	bd80      	pop	{r7, pc}

0800223a <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800223a:	b580      	push	{r7, lr}
 800223c:	b082      	sub	sp, #8
 800223e:	af00      	add	r7, sp, #0
 8002240:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	699b      	ldr	r3, [r3, #24]
 8002248:	2202      	movs	r2, #2
 800224a:	4013      	ands	r3, r2
 800224c:	2b02      	cmp	r3, #2
 800224e:	d103      	bne.n	8002258 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	2200      	movs	r2, #0
 8002256:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	699b      	ldr	r3, [r3, #24]
 800225e:	2201      	movs	r2, #1
 8002260:	4013      	ands	r3, r2
 8002262:	2b01      	cmp	r3, #1
 8002264:	d007      	beq.n	8002276 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	699a      	ldr	r2, [r3, #24]
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	2101      	movs	r1, #1
 8002272:	430a      	orrs	r2, r1
 8002274:	619a      	str	r2, [r3, #24]
  }
}
 8002276:	46c0      	nop			@ (mov r8, r8)
 8002278:	46bd      	mov	sp, r7
 800227a:	b002      	add	sp, #8
 800227c:	bd80      	pop	{r7, pc}

0800227e <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800227e:	b580      	push	{r7, lr}
 8002280:	b084      	sub	sp, #16
 8002282:	af00      	add	r7, sp, #0
 8002284:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800228a:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002290:	2b00      	cmp	r3, #0
 8002292:	d003      	beq.n	800229c <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002298:	2200      	movs	r2, #0
 800229a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d003      	beq.n	80022ac <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022a8:	2200      	movs	r2, #0
 80022aa:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	0018      	movs	r0, r3
 80022b0:	f7ff ff9a 	bl	80021e8 <I2C_TreatErrorCallback>
}
 80022b4:	46c0      	nop			@ (mov r8, r8)
 80022b6:	46bd      	mov	sp, r7
 80022b8:	b004      	add	sp, #16
 80022ba:	bd80      	pop	{r7, pc}

080022bc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b084      	sub	sp, #16
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	60f8      	str	r0, [r7, #12]
 80022c4:	60b9      	str	r1, [r7, #8]
 80022c6:	603b      	str	r3, [r7, #0]
 80022c8:	1dfb      	adds	r3, r7, #7
 80022ca:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80022cc:	e03a      	b.n	8002344 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80022ce:	69ba      	ldr	r2, [r7, #24]
 80022d0:	6839      	ldr	r1, [r7, #0]
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	0018      	movs	r0, r3
 80022d6:	f000 f971 	bl	80025bc <I2C_IsErrorOccurred>
 80022da:	1e03      	subs	r3, r0, #0
 80022dc:	d001      	beq.n	80022e2 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80022de:	2301      	movs	r3, #1
 80022e0:	e040      	b.n	8002364 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	3301      	adds	r3, #1
 80022e6:	d02d      	beq.n	8002344 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022e8:	f7fe fb9a 	bl	8000a20 <HAL_GetTick>
 80022ec:	0002      	movs	r2, r0
 80022ee:	69bb      	ldr	r3, [r7, #24]
 80022f0:	1ad3      	subs	r3, r2, r3
 80022f2:	683a      	ldr	r2, [r7, #0]
 80022f4:	429a      	cmp	r2, r3
 80022f6:	d302      	bcc.n	80022fe <I2C_WaitOnFlagUntilTimeout+0x42>
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d122      	bne.n	8002344 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	699b      	ldr	r3, [r3, #24]
 8002304:	68ba      	ldr	r2, [r7, #8]
 8002306:	4013      	ands	r3, r2
 8002308:	68ba      	ldr	r2, [r7, #8]
 800230a:	1ad3      	subs	r3, r2, r3
 800230c:	425a      	negs	r2, r3
 800230e:	4153      	adcs	r3, r2
 8002310:	b2db      	uxtb	r3, r3
 8002312:	001a      	movs	r2, r3
 8002314:	1dfb      	adds	r3, r7, #7
 8002316:	781b      	ldrb	r3, [r3, #0]
 8002318:	429a      	cmp	r2, r3
 800231a:	d113      	bne.n	8002344 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002320:	2220      	movs	r2, #32
 8002322:	431a      	orrs	r2, r3
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	2241      	movs	r2, #65	@ 0x41
 800232c:	2120      	movs	r1, #32
 800232e:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	2242      	movs	r2, #66	@ 0x42
 8002334:	2100      	movs	r1, #0
 8002336:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	2240      	movs	r2, #64	@ 0x40
 800233c:	2100      	movs	r1, #0
 800233e:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8002340:	2301      	movs	r3, #1
 8002342:	e00f      	b.n	8002364 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	699b      	ldr	r3, [r3, #24]
 800234a:	68ba      	ldr	r2, [r7, #8]
 800234c:	4013      	ands	r3, r2
 800234e:	68ba      	ldr	r2, [r7, #8]
 8002350:	1ad3      	subs	r3, r2, r3
 8002352:	425a      	negs	r2, r3
 8002354:	4153      	adcs	r3, r2
 8002356:	b2db      	uxtb	r3, r3
 8002358:	001a      	movs	r2, r3
 800235a:	1dfb      	adds	r3, r7, #7
 800235c:	781b      	ldrb	r3, [r3, #0]
 800235e:	429a      	cmp	r2, r3
 8002360:	d0b5      	beq.n	80022ce <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002362:	2300      	movs	r3, #0
}
 8002364:	0018      	movs	r0, r3
 8002366:	46bd      	mov	sp, r7
 8002368:	b004      	add	sp, #16
 800236a:	bd80      	pop	{r7, pc}

0800236c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b084      	sub	sp, #16
 8002370:	af00      	add	r7, sp, #0
 8002372:	60f8      	str	r0, [r7, #12]
 8002374:	60b9      	str	r1, [r7, #8]
 8002376:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002378:	e032      	b.n	80023e0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800237a:	687a      	ldr	r2, [r7, #4]
 800237c:	68b9      	ldr	r1, [r7, #8]
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	0018      	movs	r0, r3
 8002382:	f000 f91b 	bl	80025bc <I2C_IsErrorOccurred>
 8002386:	1e03      	subs	r3, r0, #0
 8002388:	d001      	beq.n	800238e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800238a:	2301      	movs	r3, #1
 800238c:	e030      	b.n	80023f0 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800238e:	68bb      	ldr	r3, [r7, #8]
 8002390:	3301      	adds	r3, #1
 8002392:	d025      	beq.n	80023e0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002394:	f7fe fb44 	bl	8000a20 <HAL_GetTick>
 8002398:	0002      	movs	r2, r0
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	1ad3      	subs	r3, r2, r3
 800239e:	68ba      	ldr	r2, [r7, #8]
 80023a0:	429a      	cmp	r2, r3
 80023a2:	d302      	bcc.n	80023aa <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80023a4:	68bb      	ldr	r3, [r7, #8]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d11a      	bne.n	80023e0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	699b      	ldr	r3, [r3, #24]
 80023b0:	2202      	movs	r2, #2
 80023b2:	4013      	ands	r3, r2
 80023b4:	2b02      	cmp	r3, #2
 80023b6:	d013      	beq.n	80023e0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023bc:	2220      	movs	r2, #32
 80023be:	431a      	orrs	r2, r3
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	2241      	movs	r2, #65	@ 0x41
 80023c8:	2120      	movs	r1, #32
 80023ca:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	2242      	movs	r2, #66	@ 0x42
 80023d0:	2100      	movs	r1, #0
 80023d2:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	2240      	movs	r2, #64	@ 0x40
 80023d8:	2100      	movs	r1, #0
 80023da:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80023dc:	2301      	movs	r3, #1
 80023de:	e007      	b.n	80023f0 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	699b      	ldr	r3, [r3, #24]
 80023e6:	2202      	movs	r2, #2
 80023e8:	4013      	ands	r3, r2
 80023ea:	2b02      	cmp	r3, #2
 80023ec:	d1c5      	bne.n	800237a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80023ee:	2300      	movs	r3, #0
}
 80023f0:	0018      	movs	r0, r3
 80023f2:	46bd      	mov	sp, r7
 80023f4:	b004      	add	sp, #16
 80023f6:	bd80      	pop	{r7, pc}

080023f8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b084      	sub	sp, #16
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	60f8      	str	r0, [r7, #12]
 8002400:	60b9      	str	r1, [r7, #8]
 8002402:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002404:	e02f      	b.n	8002466 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002406:	687a      	ldr	r2, [r7, #4]
 8002408:	68b9      	ldr	r1, [r7, #8]
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	0018      	movs	r0, r3
 800240e:	f000 f8d5 	bl	80025bc <I2C_IsErrorOccurred>
 8002412:	1e03      	subs	r3, r0, #0
 8002414:	d001      	beq.n	800241a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002416:	2301      	movs	r3, #1
 8002418:	e02d      	b.n	8002476 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800241a:	f7fe fb01 	bl	8000a20 <HAL_GetTick>
 800241e:	0002      	movs	r2, r0
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	1ad3      	subs	r3, r2, r3
 8002424:	68ba      	ldr	r2, [r7, #8]
 8002426:	429a      	cmp	r2, r3
 8002428:	d302      	bcc.n	8002430 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800242a:	68bb      	ldr	r3, [r7, #8]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d11a      	bne.n	8002466 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	699b      	ldr	r3, [r3, #24]
 8002436:	2220      	movs	r2, #32
 8002438:	4013      	ands	r3, r2
 800243a:	2b20      	cmp	r3, #32
 800243c:	d013      	beq.n	8002466 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002442:	2220      	movs	r2, #32
 8002444:	431a      	orrs	r2, r3
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	2241      	movs	r2, #65	@ 0x41
 800244e:	2120      	movs	r1, #32
 8002450:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	2242      	movs	r2, #66	@ 0x42
 8002456:	2100      	movs	r1, #0
 8002458:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	2240      	movs	r2, #64	@ 0x40
 800245e:	2100      	movs	r1, #0
 8002460:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8002462:	2301      	movs	r3, #1
 8002464:	e007      	b.n	8002476 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	699b      	ldr	r3, [r3, #24]
 800246c:	2220      	movs	r2, #32
 800246e:	4013      	ands	r3, r2
 8002470:	2b20      	cmp	r3, #32
 8002472:	d1c8      	bne.n	8002406 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002474:	2300      	movs	r3, #0
}
 8002476:	0018      	movs	r0, r3
 8002478:	46bd      	mov	sp, r7
 800247a:	b004      	add	sp, #16
 800247c:	bd80      	pop	{r7, pc}
	...

08002480 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b086      	sub	sp, #24
 8002484:	af00      	add	r7, sp, #0
 8002486:	60f8      	str	r0, [r7, #12]
 8002488:	60b9      	str	r1, [r7, #8]
 800248a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800248c:	2317      	movs	r3, #23
 800248e:	18fb      	adds	r3, r7, r3
 8002490:	2200      	movs	r2, #0
 8002492:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8002494:	e07b      	b.n	800258e <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002496:	687a      	ldr	r2, [r7, #4]
 8002498:	68b9      	ldr	r1, [r7, #8]
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	0018      	movs	r0, r3
 800249e:	f000 f88d 	bl	80025bc <I2C_IsErrorOccurred>
 80024a2:	1e03      	subs	r3, r0, #0
 80024a4:	d003      	beq.n	80024ae <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 80024a6:	2317      	movs	r3, #23
 80024a8:	18fb      	adds	r3, r7, r3
 80024aa:	2201      	movs	r2, #1
 80024ac:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	699b      	ldr	r3, [r3, #24]
 80024b4:	2220      	movs	r2, #32
 80024b6:	4013      	ands	r3, r2
 80024b8:	2b20      	cmp	r3, #32
 80024ba:	d140      	bne.n	800253e <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 80024bc:	2117      	movs	r1, #23
 80024be:	187b      	adds	r3, r7, r1
 80024c0:	781b      	ldrb	r3, [r3, #0]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d13b      	bne.n	800253e <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	699b      	ldr	r3, [r3, #24]
 80024cc:	2204      	movs	r2, #4
 80024ce:	4013      	ands	r3, r2
 80024d0:	2b04      	cmp	r3, #4
 80024d2:	d106      	bne.n	80024e2 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d002      	beq.n	80024e2 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 80024dc:	187b      	adds	r3, r7, r1
 80024de:	2200      	movs	r2, #0
 80024e0:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	699b      	ldr	r3, [r3, #24]
 80024e8:	2210      	movs	r2, #16
 80024ea:	4013      	ands	r3, r2
 80024ec:	2b10      	cmp	r3, #16
 80024ee:	d123      	bne.n	8002538 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	2210      	movs	r2, #16
 80024f6:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	2204      	movs	r2, #4
 80024fc:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	2220      	movs	r2, #32
 8002504:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	685a      	ldr	r2, [r3, #4]
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4929      	ldr	r1, [pc, #164]	@ (80025b8 <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 8002512:	400a      	ands	r2, r1
 8002514:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	2241      	movs	r2, #65	@ 0x41
 800251a:	2120      	movs	r1, #32
 800251c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	2242      	movs	r2, #66	@ 0x42
 8002522:	2100      	movs	r1, #0
 8002524:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	2240      	movs	r2, #64	@ 0x40
 800252a:	2100      	movs	r1, #0
 800252c:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 800252e:	2317      	movs	r3, #23
 8002530:	18fb      	adds	r3, r7, r3
 8002532:	2201      	movs	r2, #1
 8002534:	701a      	strb	r2, [r3, #0]
 8002536:	e002      	b.n	800253e <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	2200      	movs	r2, #0
 800253c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800253e:	f7fe fa6f 	bl	8000a20 <HAL_GetTick>
 8002542:	0002      	movs	r2, r0
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	1ad3      	subs	r3, r2, r3
 8002548:	68ba      	ldr	r2, [r7, #8]
 800254a:	429a      	cmp	r2, r3
 800254c:	d302      	bcc.n	8002554 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 800254e:	68bb      	ldr	r3, [r7, #8]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d11c      	bne.n	800258e <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 8002554:	2017      	movs	r0, #23
 8002556:	183b      	adds	r3, r7, r0
 8002558:	781b      	ldrb	r3, [r3, #0]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d117      	bne.n	800258e <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	699b      	ldr	r3, [r3, #24]
 8002564:	2204      	movs	r2, #4
 8002566:	4013      	ands	r3, r2
 8002568:	2b04      	cmp	r3, #4
 800256a:	d010      	beq.n	800258e <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002570:	2220      	movs	r2, #32
 8002572:	431a      	orrs	r2, r3
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	2241      	movs	r2, #65	@ 0x41
 800257c:	2120      	movs	r1, #32
 800257e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	2240      	movs	r2, #64	@ 0x40
 8002584:	2100      	movs	r1, #0
 8002586:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8002588:	183b      	adds	r3, r7, r0
 800258a:	2201      	movs	r2, #1
 800258c:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	699b      	ldr	r3, [r3, #24]
 8002594:	2204      	movs	r2, #4
 8002596:	4013      	ands	r3, r2
 8002598:	2b04      	cmp	r3, #4
 800259a:	d005      	beq.n	80025a8 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 800259c:	2317      	movs	r3, #23
 800259e:	18fb      	adds	r3, r7, r3
 80025a0:	781b      	ldrb	r3, [r3, #0]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d100      	bne.n	80025a8 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 80025a6:	e776      	b.n	8002496 <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 80025a8:	2317      	movs	r3, #23
 80025aa:	18fb      	adds	r3, r7, r3
 80025ac:	781b      	ldrb	r3, [r3, #0]
}
 80025ae:	0018      	movs	r0, r3
 80025b0:	46bd      	mov	sp, r7
 80025b2:	b006      	add	sp, #24
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	46c0      	nop			@ (mov r8, r8)
 80025b8:	fe00e800 	.word	0xfe00e800

080025bc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b08a      	sub	sp, #40	@ 0x28
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	60f8      	str	r0, [r7, #12]
 80025c4:	60b9      	str	r1, [r7, #8]
 80025c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80025c8:	2327      	movs	r3, #39	@ 0x27
 80025ca:	18fb      	adds	r3, r7, r3
 80025cc:	2200      	movs	r2, #0
 80025ce:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	699b      	ldr	r3, [r3, #24]
 80025d6:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80025d8:	2300      	movs	r3, #0
 80025da:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80025e0:	69bb      	ldr	r3, [r7, #24]
 80025e2:	2210      	movs	r2, #16
 80025e4:	4013      	ands	r3, r2
 80025e6:	d100      	bne.n	80025ea <I2C_IsErrorOccurred+0x2e>
 80025e8:	e079      	b.n	80026de <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	2210      	movs	r2, #16
 80025f0:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80025f2:	e057      	b.n	80026a4 <I2C_IsErrorOccurred+0xe8>
 80025f4:	2227      	movs	r2, #39	@ 0x27
 80025f6:	18bb      	adds	r3, r7, r2
 80025f8:	18ba      	adds	r2, r7, r2
 80025fa:	7812      	ldrb	r2, [r2, #0]
 80025fc:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80025fe:	68bb      	ldr	r3, [r7, #8]
 8002600:	3301      	adds	r3, #1
 8002602:	d04f      	beq.n	80026a4 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002604:	f7fe fa0c 	bl	8000a20 <HAL_GetTick>
 8002608:	0002      	movs	r2, r0
 800260a:	69fb      	ldr	r3, [r7, #28]
 800260c:	1ad3      	subs	r3, r2, r3
 800260e:	68ba      	ldr	r2, [r7, #8]
 8002610:	429a      	cmp	r2, r3
 8002612:	d302      	bcc.n	800261a <I2C_IsErrorOccurred+0x5e>
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d144      	bne.n	80026a4 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	685a      	ldr	r2, [r3, #4]
 8002620:	2380      	movs	r3, #128	@ 0x80
 8002622:	01db      	lsls	r3, r3, #7
 8002624:	4013      	ands	r3, r2
 8002626:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002628:	2013      	movs	r0, #19
 800262a:	183b      	adds	r3, r7, r0
 800262c:	68fa      	ldr	r2, [r7, #12]
 800262e:	2142      	movs	r1, #66	@ 0x42
 8002630:	5c52      	ldrb	r2, [r2, r1]
 8002632:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	699a      	ldr	r2, [r3, #24]
 800263a:	2380      	movs	r3, #128	@ 0x80
 800263c:	021b      	lsls	r3, r3, #8
 800263e:	401a      	ands	r2, r3
 8002640:	2380      	movs	r3, #128	@ 0x80
 8002642:	021b      	lsls	r3, r3, #8
 8002644:	429a      	cmp	r2, r3
 8002646:	d126      	bne.n	8002696 <I2C_IsErrorOccurred+0xda>
 8002648:	697a      	ldr	r2, [r7, #20]
 800264a:	2380      	movs	r3, #128	@ 0x80
 800264c:	01db      	lsls	r3, r3, #7
 800264e:	429a      	cmp	r2, r3
 8002650:	d021      	beq.n	8002696 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8002652:	183b      	adds	r3, r7, r0
 8002654:	781b      	ldrb	r3, [r3, #0]
 8002656:	2b20      	cmp	r3, #32
 8002658:	d01d      	beq.n	8002696 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	685a      	ldr	r2, [r3, #4]
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	2180      	movs	r1, #128	@ 0x80
 8002666:	01c9      	lsls	r1, r1, #7
 8002668:	430a      	orrs	r2, r1
 800266a:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800266c:	f7fe f9d8 	bl	8000a20 <HAL_GetTick>
 8002670:	0003      	movs	r3, r0
 8002672:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002674:	e00f      	b.n	8002696 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002676:	f7fe f9d3 	bl	8000a20 <HAL_GetTick>
 800267a:	0002      	movs	r2, r0
 800267c:	69fb      	ldr	r3, [r7, #28]
 800267e:	1ad3      	subs	r3, r2, r3
 8002680:	2b19      	cmp	r3, #25
 8002682:	d908      	bls.n	8002696 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002684:	6a3b      	ldr	r3, [r7, #32]
 8002686:	2220      	movs	r2, #32
 8002688:	4313      	orrs	r3, r2
 800268a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800268c:	2327      	movs	r3, #39	@ 0x27
 800268e:	18fb      	adds	r3, r7, r3
 8002690:	2201      	movs	r2, #1
 8002692:	701a      	strb	r2, [r3, #0]

              break;
 8002694:	e006      	b.n	80026a4 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	699b      	ldr	r3, [r3, #24]
 800269c:	2220      	movs	r2, #32
 800269e:	4013      	ands	r3, r2
 80026a0:	2b20      	cmp	r3, #32
 80026a2:	d1e8      	bne.n	8002676 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	699b      	ldr	r3, [r3, #24]
 80026aa:	2220      	movs	r2, #32
 80026ac:	4013      	ands	r3, r2
 80026ae:	2b20      	cmp	r3, #32
 80026b0:	d004      	beq.n	80026bc <I2C_IsErrorOccurred+0x100>
 80026b2:	2327      	movs	r3, #39	@ 0x27
 80026b4:	18fb      	adds	r3, r7, r3
 80026b6:	781b      	ldrb	r3, [r3, #0]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d09b      	beq.n	80025f4 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80026bc:	2327      	movs	r3, #39	@ 0x27
 80026be:	18fb      	adds	r3, r7, r3
 80026c0:	781b      	ldrb	r3, [r3, #0]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d103      	bne.n	80026ce <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	2220      	movs	r2, #32
 80026cc:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80026ce:	6a3b      	ldr	r3, [r7, #32]
 80026d0:	2204      	movs	r2, #4
 80026d2:	4313      	orrs	r3, r2
 80026d4:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80026d6:	2327      	movs	r3, #39	@ 0x27
 80026d8:	18fb      	adds	r3, r7, r3
 80026da:	2201      	movs	r2, #1
 80026dc:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	699b      	ldr	r3, [r3, #24]
 80026e4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80026e6:	69ba      	ldr	r2, [r7, #24]
 80026e8:	2380      	movs	r3, #128	@ 0x80
 80026ea:	005b      	lsls	r3, r3, #1
 80026ec:	4013      	ands	r3, r2
 80026ee:	d00c      	beq.n	800270a <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80026f0:	6a3b      	ldr	r3, [r7, #32]
 80026f2:	2201      	movs	r2, #1
 80026f4:	4313      	orrs	r3, r2
 80026f6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	2280      	movs	r2, #128	@ 0x80
 80026fe:	0052      	lsls	r2, r2, #1
 8002700:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002702:	2327      	movs	r3, #39	@ 0x27
 8002704:	18fb      	adds	r3, r7, r3
 8002706:	2201      	movs	r2, #1
 8002708:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800270a:	69ba      	ldr	r2, [r7, #24]
 800270c:	2380      	movs	r3, #128	@ 0x80
 800270e:	00db      	lsls	r3, r3, #3
 8002710:	4013      	ands	r3, r2
 8002712:	d00c      	beq.n	800272e <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002714:	6a3b      	ldr	r3, [r7, #32]
 8002716:	2208      	movs	r2, #8
 8002718:	4313      	orrs	r3, r2
 800271a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	2280      	movs	r2, #128	@ 0x80
 8002722:	00d2      	lsls	r2, r2, #3
 8002724:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002726:	2327      	movs	r3, #39	@ 0x27
 8002728:	18fb      	adds	r3, r7, r3
 800272a:	2201      	movs	r2, #1
 800272c:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800272e:	69ba      	ldr	r2, [r7, #24]
 8002730:	2380      	movs	r3, #128	@ 0x80
 8002732:	009b      	lsls	r3, r3, #2
 8002734:	4013      	ands	r3, r2
 8002736:	d00c      	beq.n	8002752 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002738:	6a3b      	ldr	r3, [r7, #32]
 800273a:	2202      	movs	r2, #2
 800273c:	4313      	orrs	r3, r2
 800273e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	2280      	movs	r2, #128	@ 0x80
 8002746:	0092      	lsls	r2, r2, #2
 8002748:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800274a:	2327      	movs	r3, #39	@ 0x27
 800274c:	18fb      	adds	r3, r7, r3
 800274e:	2201      	movs	r2, #1
 8002750:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8002752:	2327      	movs	r3, #39	@ 0x27
 8002754:	18fb      	adds	r3, r7, r3
 8002756:	781b      	ldrb	r3, [r3, #0]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d01d      	beq.n	8002798 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	0018      	movs	r0, r3
 8002760:	f7ff fd6b 	bl	800223a <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	685a      	ldr	r2, [r3, #4]
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	490e      	ldr	r1, [pc, #56]	@ (80027a8 <I2C_IsErrorOccurred+0x1ec>)
 8002770:	400a      	ands	r2, r1
 8002772:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002778:	6a3b      	ldr	r3, [r7, #32]
 800277a:	431a      	orrs	r2, r3
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	2241      	movs	r2, #65	@ 0x41
 8002784:	2120      	movs	r1, #32
 8002786:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	2242      	movs	r2, #66	@ 0x42
 800278c:	2100      	movs	r1, #0
 800278e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	2240      	movs	r2, #64	@ 0x40
 8002794:	2100      	movs	r1, #0
 8002796:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8002798:	2327      	movs	r3, #39	@ 0x27
 800279a:	18fb      	adds	r3, r7, r3
 800279c:	781b      	ldrb	r3, [r3, #0]
}
 800279e:	0018      	movs	r0, r3
 80027a0:	46bd      	mov	sp, r7
 80027a2:	b00a      	add	sp, #40	@ 0x28
 80027a4:	bd80      	pop	{r7, pc}
 80027a6:	46c0      	nop			@ (mov r8, r8)
 80027a8:	fe00e800 	.word	0xfe00e800

080027ac <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80027ac:	b590      	push	{r4, r7, lr}
 80027ae:	b087      	sub	sp, #28
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	60f8      	str	r0, [r7, #12]
 80027b4:	0008      	movs	r0, r1
 80027b6:	0011      	movs	r1, r2
 80027b8:	607b      	str	r3, [r7, #4]
 80027ba:	240a      	movs	r4, #10
 80027bc:	193b      	adds	r3, r7, r4
 80027be:	1c02      	adds	r2, r0, #0
 80027c0:	801a      	strh	r2, [r3, #0]
 80027c2:	2009      	movs	r0, #9
 80027c4:	183b      	adds	r3, r7, r0
 80027c6:	1c0a      	adds	r2, r1, #0
 80027c8:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80027ca:	193b      	adds	r3, r7, r4
 80027cc:	881b      	ldrh	r3, [r3, #0]
 80027ce:	059b      	lsls	r3, r3, #22
 80027d0:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80027d2:	183b      	adds	r3, r7, r0
 80027d4:	781b      	ldrb	r3, [r3, #0]
 80027d6:	0419      	lsls	r1, r3, #16
 80027d8:	23ff      	movs	r3, #255	@ 0xff
 80027da:	041b      	lsls	r3, r3, #16
 80027dc:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80027de:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80027e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027e6:	4313      	orrs	r3, r2
 80027e8:	005b      	lsls	r3, r3, #1
 80027ea:	085b      	lsrs	r3, r3, #1
 80027ec:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	685b      	ldr	r3, [r3, #4]
 80027f4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80027f6:	0d51      	lsrs	r1, r2, #21
 80027f8:	2280      	movs	r2, #128	@ 0x80
 80027fa:	00d2      	lsls	r2, r2, #3
 80027fc:	400a      	ands	r2, r1
 80027fe:	4907      	ldr	r1, [pc, #28]	@ (800281c <I2C_TransferConfig+0x70>)
 8002800:	430a      	orrs	r2, r1
 8002802:	43d2      	mvns	r2, r2
 8002804:	401a      	ands	r2, r3
 8002806:	0011      	movs	r1, r2
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	697a      	ldr	r2, [r7, #20]
 800280e:	430a      	orrs	r2, r1
 8002810:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002812:	46c0      	nop			@ (mov r8, r8)
 8002814:	46bd      	mov	sp, r7
 8002816:	b007      	add	sp, #28
 8002818:	bd90      	pop	{r4, r7, pc}
 800281a:	46c0      	nop			@ (mov r8, r8)
 800281c:	03ff63ff 	.word	0x03ff63ff

08002820 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b084      	sub	sp, #16
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
 8002828:	000a      	movs	r2, r1
 800282a:	1cbb      	adds	r3, r7, #2
 800282c:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 800282e:	2300      	movs	r3, #0
 8002830:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8002832:	1cbb      	adds	r3, r7, #2
 8002834:	881b      	ldrh	r3, [r3, #0]
 8002836:	2201      	movs	r2, #1
 8002838:	4013      	ands	r3, r2
 800283a:	d010      	beq.n	800285e <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	2242      	movs	r2, #66	@ 0x42
 8002840:	4313      	orrs	r3, r2
 8002842:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2241      	movs	r2, #65	@ 0x41
 8002848:	5c9b      	ldrb	r3, [r3, r2]
 800284a:	b2db      	uxtb	r3, r3
 800284c:	001a      	movs	r2, r3
 800284e:	2328      	movs	r3, #40	@ 0x28
 8002850:	4013      	ands	r3, r2
 8002852:	2b28      	cmp	r3, #40	@ 0x28
 8002854:	d003      	beq.n	800285e <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	22b0      	movs	r2, #176	@ 0xb0
 800285a:	4313      	orrs	r3, r2
 800285c:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800285e:	1cbb      	adds	r3, r7, #2
 8002860:	881b      	ldrh	r3, [r3, #0]
 8002862:	2202      	movs	r2, #2
 8002864:	4013      	ands	r3, r2
 8002866:	d010      	beq.n	800288a <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	2244      	movs	r2, #68	@ 0x44
 800286c:	4313      	orrs	r3, r2
 800286e:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2241      	movs	r2, #65	@ 0x41
 8002874:	5c9b      	ldrb	r3, [r3, r2]
 8002876:	b2db      	uxtb	r3, r3
 8002878:	001a      	movs	r2, r3
 800287a:	2328      	movs	r3, #40	@ 0x28
 800287c:	4013      	ands	r3, r2
 800287e:	2b28      	cmp	r3, #40	@ 0x28
 8002880:	d003      	beq.n	800288a <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	22b0      	movs	r2, #176	@ 0xb0
 8002886:	4313      	orrs	r3, r2
 8002888:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800288a:	1cbb      	adds	r3, r7, #2
 800288c:	2200      	movs	r2, #0
 800288e:	5e9b      	ldrsh	r3, [r3, r2]
 8002890:	2b00      	cmp	r3, #0
 8002892:	da03      	bge.n	800289c <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	22b8      	movs	r2, #184	@ 0xb8
 8002898:	4313      	orrs	r3, r2
 800289a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800289c:	1cbb      	adds	r3, r7, #2
 800289e:	881b      	ldrh	r3, [r3, #0]
 80028a0:	2b10      	cmp	r3, #16
 80028a2:	d103      	bne.n	80028ac <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	2290      	movs	r2, #144	@ 0x90
 80028a8:	4313      	orrs	r3, r2
 80028aa:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 80028ac:	1cbb      	adds	r3, r7, #2
 80028ae:	881b      	ldrh	r3, [r3, #0]
 80028b0:	2b20      	cmp	r3, #32
 80028b2:	d103      	bne.n	80028bc <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	2220      	movs	r2, #32
 80028b8:	4313      	orrs	r3, r2
 80028ba:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80028bc:	1cbb      	adds	r3, r7, #2
 80028be:	881b      	ldrh	r3, [r3, #0]
 80028c0:	2b40      	cmp	r3, #64	@ 0x40
 80028c2:	d103      	bne.n	80028cc <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	2240      	movs	r2, #64	@ 0x40
 80028c8:	4313      	orrs	r3, r2
 80028ca:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	681a      	ldr	r2, [r3, #0]
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	43d9      	mvns	r1, r3
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	400a      	ands	r2, r1
 80028dc:	601a      	str	r2, [r3, #0]
}
 80028de:	46c0      	nop			@ (mov r8, r8)
 80028e0:	46bd      	mov	sp, r7
 80028e2:	b004      	add	sp, #16
 80028e4:	bd80      	pop	{r7, pc}
	...

080028e8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b082      	sub	sp, #8
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
 80028f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2241      	movs	r2, #65	@ 0x41
 80028f6:	5c9b      	ldrb	r3, [r3, r2]
 80028f8:	b2db      	uxtb	r3, r3
 80028fa:	2b20      	cmp	r3, #32
 80028fc:	d138      	bne.n	8002970 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2240      	movs	r2, #64	@ 0x40
 8002902:	5c9b      	ldrb	r3, [r3, r2]
 8002904:	2b01      	cmp	r3, #1
 8002906:	d101      	bne.n	800290c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002908:	2302      	movs	r3, #2
 800290a:	e032      	b.n	8002972 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2240      	movs	r2, #64	@ 0x40
 8002910:	2101      	movs	r1, #1
 8002912:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2241      	movs	r2, #65	@ 0x41
 8002918:	2124      	movs	r1, #36	@ 0x24
 800291a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	2101      	movs	r1, #1
 8002928:	438a      	bics	r2, r1
 800292a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	681a      	ldr	r2, [r3, #0]
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4911      	ldr	r1, [pc, #68]	@ (800297c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8002938:	400a      	ands	r2, r1
 800293a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	6819      	ldr	r1, [r3, #0]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	683a      	ldr	r2, [r7, #0]
 8002948:	430a      	orrs	r2, r1
 800294a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	681a      	ldr	r2, [r3, #0]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	2101      	movs	r1, #1
 8002958:	430a      	orrs	r2, r1
 800295a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2241      	movs	r2, #65	@ 0x41
 8002960:	2120      	movs	r1, #32
 8002962:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2240      	movs	r2, #64	@ 0x40
 8002968:	2100      	movs	r1, #0
 800296a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800296c:	2300      	movs	r3, #0
 800296e:	e000      	b.n	8002972 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002970:	2302      	movs	r3, #2
  }
}
 8002972:	0018      	movs	r0, r3
 8002974:	46bd      	mov	sp, r7
 8002976:	b002      	add	sp, #8
 8002978:	bd80      	pop	{r7, pc}
 800297a:	46c0      	nop			@ (mov r8, r8)
 800297c:	ffffefff 	.word	0xffffefff

08002980 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b084      	sub	sp, #16
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
 8002988:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2241      	movs	r2, #65	@ 0x41
 800298e:	5c9b      	ldrb	r3, [r3, r2]
 8002990:	b2db      	uxtb	r3, r3
 8002992:	2b20      	cmp	r3, #32
 8002994:	d139      	bne.n	8002a0a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2240      	movs	r2, #64	@ 0x40
 800299a:	5c9b      	ldrb	r3, [r3, r2]
 800299c:	2b01      	cmp	r3, #1
 800299e:	d101      	bne.n	80029a4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80029a0:	2302      	movs	r3, #2
 80029a2:	e033      	b.n	8002a0c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2240      	movs	r2, #64	@ 0x40
 80029a8:	2101      	movs	r1, #1
 80029aa:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2241      	movs	r2, #65	@ 0x41
 80029b0:	2124      	movs	r1, #36	@ 0x24
 80029b2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	681a      	ldr	r2, [r3, #0]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	2101      	movs	r1, #1
 80029c0:	438a      	bics	r2, r1
 80029c2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	4a11      	ldr	r2, [pc, #68]	@ (8002a14 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80029d0:	4013      	ands	r3, r2
 80029d2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	021b      	lsls	r3, r3, #8
 80029d8:	68fa      	ldr	r2, [r7, #12]
 80029da:	4313      	orrs	r3, r2
 80029dc:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	68fa      	ldr	r2, [r7, #12]
 80029e4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	681a      	ldr	r2, [r3, #0]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	2101      	movs	r1, #1
 80029f2:	430a      	orrs	r2, r1
 80029f4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2241      	movs	r2, #65	@ 0x41
 80029fa:	2120      	movs	r1, #32
 80029fc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2240      	movs	r2, #64	@ 0x40
 8002a02:	2100      	movs	r1, #0
 8002a04:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002a06:	2300      	movs	r3, #0
 8002a08:	e000      	b.n	8002a0c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002a0a:	2302      	movs	r3, #2
  }
}
 8002a0c:	0018      	movs	r0, r3
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	b004      	add	sp, #16
 8002a12:	bd80      	pop	{r7, pc}
 8002a14:	fffff0ff 	.word	0xfffff0ff

08002a18 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a18:	b5b0      	push	{r4, r5, r7, lr}
 8002a1a:	b08a      	sub	sp, #40	@ 0x28
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d102      	bne.n	8002a2c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002a26:	2301      	movs	r3, #1
 8002a28:	f000 fbbf 	bl	80031aa <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a2c:	4bc9      	ldr	r3, [pc, #804]	@ (8002d54 <HAL_RCC_OscConfig+0x33c>)
 8002a2e:	68db      	ldr	r3, [r3, #12]
 8002a30:	220c      	movs	r2, #12
 8002a32:	4013      	ands	r3, r2
 8002a34:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a36:	4bc7      	ldr	r3, [pc, #796]	@ (8002d54 <HAL_RCC_OscConfig+0x33c>)
 8002a38:	68da      	ldr	r2, [r3, #12]
 8002a3a:	2380      	movs	r3, #128	@ 0x80
 8002a3c:	025b      	lsls	r3, r3, #9
 8002a3e:	4013      	ands	r3, r2
 8002a40:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	2201      	movs	r2, #1
 8002a48:	4013      	ands	r3, r2
 8002a4a:	d100      	bne.n	8002a4e <HAL_RCC_OscConfig+0x36>
 8002a4c:	e07e      	b.n	8002b4c <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002a4e:	69fb      	ldr	r3, [r7, #28]
 8002a50:	2b08      	cmp	r3, #8
 8002a52:	d007      	beq.n	8002a64 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002a54:	69fb      	ldr	r3, [r7, #28]
 8002a56:	2b0c      	cmp	r3, #12
 8002a58:	d112      	bne.n	8002a80 <HAL_RCC_OscConfig+0x68>
 8002a5a:	69ba      	ldr	r2, [r7, #24]
 8002a5c:	2380      	movs	r3, #128	@ 0x80
 8002a5e:	025b      	lsls	r3, r3, #9
 8002a60:	429a      	cmp	r2, r3
 8002a62:	d10d      	bne.n	8002a80 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a64:	4bbb      	ldr	r3, [pc, #748]	@ (8002d54 <HAL_RCC_OscConfig+0x33c>)
 8002a66:	681a      	ldr	r2, [r3, #0]
 8002a68:	2380      	movs	r3, #128	@ 0x80
 8002a6a:	029b      	lsls	r3, r3, #10
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	d100      	bne.n	8002a72 <HAL_RCC_OscConfig+0x5a>
 8002a70:	e06b      	b.n	8002b4a <HAL_RCC_OscConfig+0x132>
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d167      	bne.n	8002b4a <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	f000 fb95 	bl	80031aa <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	685a      	ldr	r2, [r3, #4]
 8002a84:	2380      	movs	r3, #128	@ 0x80
 8002a86:	025b      	lsls	r3, r3, #9
 8002a88:	429a      	cmp	r2, r3
 8002a8a:	d107      	bne.n	8002a9c <HAL_RCC_OscConfig+0x84>
 8002a8c:	4bb1      	ldr	r3, [pc, #708]	@ (8002d54 <HAL_RCC_OscConfig+0x33c>)
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	4bb0      	ldr	r3, [pc, #704]	@ (8002d54 <HAL_RCC_OscConfig+0x33c>)
 8002a92:	2180      	movs	r1, #128	@ 0x80
 8002a94:	0249      	lsls	r1, r1, #9
 8002a96:	430a      	orrs	r2, r1
 8002a98:	601a      	str	r2, [r3, #0]
 8002a9a:	e027      	b.n	8002aec <HAL_RCC_OscConfig+0xd4>
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	685a      	ldr	r2, [r3, #4]
 8002aa0:	23a0      	movs	r3, #160	@ 0xa0
 8002aa2:	02db      	lsls	r3, r3, #11
 8002aa4:	429a      	cmp	r2, r3
 8002aa6:	d10e      	bne.n	8002ac6 <HAL_RCC_OscConfig+0xae>
 8002aa8:	4baa      	ldr	r3, [pc, #680]	@ (8002d54 <HAL_RCC_OscConfig+0x33c>)
 8002aaa:	681a      	ldr	r2, [r3, #0]
 8002aac:	4ba9      	ldr	r3, [pc, #676]	@ (8002d54 <HAL_RCC_OscConfig+0x33c>)
 8002aae:	2180      	movs	r1, #128	@ 0x80
 8002ab0:	02c9      	lsls	r1, r1, #11
 8002ab2:	430a      	orrs	r2, r1
 8002ab4:	601a      	str	r2, [r3, #0]
 8002ab6:	4ba7      	ldr	r3, [pc, #668]	@ (8002d54 <HAL_RCC_OscConfig+0x33c>)
 8002ab8:	681a      	ldr	r2, [r3, #0]
 8002aba:	4ba6      	ldr	r3, [pc, #664]	@ (8002d54 <HAL_RCC_OscConfig+0x33c>)
 8002abc:	2180      	movs	r1, #128	@ 0x80
 8002abe:	0249      	lsls	r1, r1, #9
 8002ac0:	430a      	orrs	r2, r1
 8002ac2:	601a      	str	r2, [r3, #0]
 8002ac4:	e012      	b.n	8002aec <HAL_RCC_OscConfig+0xd4>
 8002ac6:	4ba3      	ldr	r3, [pc, #652]	@ (8002d54 <HAL_RCC_OscConfig+0x33c>)
 8002ac8:	681a      	ldr	r2, [r3, #0]
 8002aca:	4ba2      	ldr	r3, [pc, #648]	@ (8002d54 <HAL_RCC_OscConfig+0x33c>)
 8002acc:	49a2      	ldr	r1, [pc, #648]	@ (8002d58 <HAL_RCC_OscConfig+0x340>)
 8002ace:	400a      	ands	r2, r1
 8002ad0:	601a      	str	r2, [r3, #0]
 8002ad2:	4ba0      	ldr	r3, [pc, #640]	@ (8002d54 <HAL_RCC_OscConfig+0x33c>)
 8002ad4:	681a      	ldr	r2, [r3, #0]
 8002ad6:	2380      	movs	r3, #128	@ 0x80
 8002ad8:	025b      	lsls	r3, r3, #9
 8002ada:	4013      	ands	r3, r2
 8002adc:	60fb      	str	r3, [r7, #12]
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	4b9c      	ldr	r3, [pc, #624]	@ (8002d54 <HAL_RCC_OscConfig+0x33c>)
 8002ae2:	681a      	ldr	r2, [r3, #0]
 8002ae4:	4b9b      	ldr	r3, [pc, #620]	@ (8002d54 <HAL_RCC_OscConfig+0x33c>)
 8002ae6:	499d      	ldr	r1, [pc, #628]	@ (8002d5c <HAL_RCC_OscConfig+0x344>)
 8002ae8:	400a      	ands	r2, r1
 8002aea:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d015      	beq.n	8002b20 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002af4:	f7fd ff94 	bl	8000a20 <HAL_GetTick>
 8002af8:	0003      	movs	r3, r0
 8002afa:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002afc:	e009      	b.n	8002b12 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002afe:	f7fd ff8f 	bl	8000a20 <HAL_GetTick>
 8002b02:	0002      	movs	r2, r0
 8002b04:	697b      	ldr	r3, [r7, #20]
 8002b06:	1ad3      	subs	r3, r2, r3
 8002b08:	2b64      	cmp	r3, #100	@ 0x64
 8002b0a:	d902      	bls.n	8002b12 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002b0c:	2303      	movs	r3, #3
 8002b0e:	f000 fb4c 	bl	80031aa <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002b12:	4b90      	ldr	r3, [pc, #576]	@ (8002d54 <HAL_RCC_OscConfig+0x33c>)
 8002b14:	681a      	ldr	r2, [r3, #0]
 8002b16:	2380      	movs	r3, #128	@ 0x80
 8002b18:	029b      	lsls	r3, r3, #10
 8002b1a:	4013      	ands	r3, r2
 8002b1c:	d0ef      	beq.n	8002afe <HAL_RCC_OscConfig+0xe6>
 8002b1e:	e015      	b.n	8002b4c <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b20:	f7fd ff7e 	bl	8000a20 <HAL_GetTick>
 8002b24:	0003      	movs	r3, r0
 8002b26:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002b28:	e008      	b.n	8002b3c <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b2a:	f7fd ff79 	bl	8000a20 <HAL_GetTick>
 8002b2e:	0002      	movs	r2, r0
 8002b30:	697b      	ldr	r3, [r7, #20]
 8002b32:	1ad3      	subs	r3, r2, r3
 8002b34:	2b64      	cmp	r3, #100	@ 0x64
 8002b36:	d901      	bls.n	8002b3c <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8002b38:	2303      	movs	r3, #3
 8002b3a:	e336      	b.n	80031aa <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002b3c:	4b85      	ldr	r3, [pc, #532]	@ (8002d54 <HAL_RCC_OscConfig+0x33c>)
 8002b3e:	681a      	ldr	r2, [r3, #0]
 8002b40:	2380      	movs	r3, #128	@ 0x80
 8002b42:	029b      	lsls	r3, r3, #10
 8002b44:	4013      	ands	r3, r2
 8002b46:	d1f0      	bne.n	8002b2a <HAL_RCC_OscConfig+0x112>
 8002b48:	e000      	b.n	8002b4c <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b4a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	2202      	movs	r2, #2
 8002b52:	4013      	ands	r3, r2
 8002b54:	d100      	bne.n	8002b58 <HAL_RCC_OscConfig+0x140>
 8002b56:	e099      	b.n	8002c8c <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	68db      	ldr	r3, [r3, #12]
 8002b5c:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8002b5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b60:	2220      	movs	r2, #32
 8002b62:	4013      	ands	r3, r2
 8002b64:	d009      	beq.n	8002b7a <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8002b66:	4b7b      	ldr	r3, [pc, #492]	@ (8002d54 <HAL_RCC_OscConfig+0x33c>)
 8002b68:	681a      	ldr	r2, [r3, #0]
 8002b6a:	4b7a      	ldr	r3, [pc, #488]	@ (8002d54 <HAL_RCC_OscConfig+0x33c>)
 8002b6c:	2120      	movs	r1, #32
 8002b6e:	430a      	orrs	r2, r1
 8002b70:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8002b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b74:	2220      	movs	r2, #32
 8002b76:	4393      	bics	r3, r2
 8002b78:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002b7a:	69fb      	ldr	r3, [r7, #28]
 8002b7c:	2b04      	cmp	r3, #4
 8002b7e:	d005      	beq.n	8002b8c <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002b80:	69fb      	ldr	r3, [r7, #28]
 8002b82:	2b0c      	cmp	r3, #12
 8002b84:	d13e      	bne.n	8002c04 <HAL_RCC_OscConfig+0x1ec>
 8002b86:	69bb      	ldr	r3, [r7, #24]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d13b      	bne.n	8002c04 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8002b8c:	4b71      	ldr	r3, [pc, #452]	@ (8002d54 <HAL_RCC_OscConfig+0x33c>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	2204      	movs	r2, #4
 8002b92:	4013      	ands	r3, r2
 8002b94:	d004      	beq.n	8002ba0 <HAL_RCC_OscConfig+0x188>
 8002b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d101      	bne.n	8002ba0 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	e304      	b.n	80031aa <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ba0:	4b6c      	ldr	r3, [pc, #432]	@ (8002d54 <HAL_RCC_OscConfig+0x33c>)
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	4a6e      	ldr	r2, [pc, #440]	@ (8002d60 <HAL_RCC_OscConfig+0x348>)
 8002ba6:	4013      	ands	r3, r2
 8002ba8:	0019      	movs	r1, r3
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	691b      	ldr	r3, [r3, #16]
 8002bae:	021a      	lsls	r2, r3, #8
 8002bb0:	4b68      	ldr	r3, [pc, #416]	@ (8002d54 <HAL_RCC_OscConfig+0x33c>)
 8002bb2:	430a      	orrs	r2, r1
 8002bb4:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002bb6:	4b67      	ldr	r3, [pc, #412]	@ (8002d54 <HAL_RCC_OscConfig+0x33c>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	2209      	movs	r2, #9
 8002bbc:	4393      	bics	r3, r2
 8002bbe:	0019      	movs	r1, r3
 8002bc0:	4b64      	ldr	r3, [pc, #400]	@ (8002d54 <HAL_RCC_OscConfig+0x33c>)
 8002bc2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002bc4:	430a      	orrs	r2, r1
 8002bc6:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002bc8:	f000 fc42 	bl	8003450 <HAL_RCC_GetSysClockFreq>
 8002bcc:	0001      	movs	r1, r0
 8002bce:	4b61      	ldr	r3, [pc, #388]	@ (8002d54 <HAL_RCC_OscConfig+0x33c>)
 8002bd0:	68db      	ldr	r3, [r3, #12]
 8002bd2:	091b      	lsrs	r3, r3, #4
 8002bd4:	220f      	movs	r2, #15
 8002bd6:	4013      	ands	r3, r2
 8002bd8:	4a62      	ldr	r2, [pc, #392]	@ (8002d64 <HAL_RCC_OscConfig+0x34c>)
 8002bda:	5cd3      	ldrb	r3, [r2, r3]
 8002bdc:	000a      	movs	r2, r1
 8002bde:	40da      	lsrs	r2, r3
 8002be0:	4b61      	ldr	r3, [pc, #388]	@ (8002d68 <HAL_RCC_OscConfig+0x350>)
 8002be2:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8002be4:	4b61      	ldr	r3, [pc, #388]	@ (8002d6c <HAL_RCC_OscConfig+0x354>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	2513      	movs	r5, #19
 8002bea:	197c      	adds	r4, r7, r5
 8002bec:	0018      	movs	r0, r3
 8002bee:	f7fd fed1 	bl	8000994 <HAL_InitTick>
 8002bf2:	0003      	movs	r3, r0
 8002bf4:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8002bf6:	197b      	adds	r3, r7, r5
 8002bf8:	781b      	ldrb	r3, [r3, #0]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d046      	beq.n	8002c8c <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8002bfe:	197b      	adds	r3, r7, r5
 8002c00:	781b      	ldrb	r3, [r3, #0]
 8002c02:	e2d2      	b.n	80031aa <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8002c04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d027      	beq.n	8002c5a <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002c0a:	4b52      	ldr	r3, [pc, #328]	@ (8002d54 <HAL_RCC_OscConfig+0x33c>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	2209      	movs	r2, #9
 8002c10:	4393      	bics	r3, r2
 8002c12:	0019      	movs	r1, r3
 8002c14:	4b4f      	ldr	r3, [pc, #316]	@ (8002d54 <HAL_RCC_OscConfig+0x33c>)
 8002c16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c18:	430a      	orrs	r2, r1
 8002c1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c1c:	f7fd ff00 	bl	8000a20 <HAL_GetTick>
 8002c20:	0003      	movs	r3, r0
 8002c22:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002c24:	e008      	b.n	8002c38 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c26:	f7fd fefb 	bl	8000a20 <HAL_GetTick>
 8002c2a:	0002      	movs	r2, r0
 8002c2c:	697b      	ldr	r3, [r7, #20]
 8002c2e:	1ad3      	subs	r3, r2, r3
 8002c30:	2b02      	cmp	r3, #2
 8002c32:	d901      	bls.n	8002c38 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8002c34:	2303      	movs	r3, #3
 8002c36:	e2b8      	b.n	80031aa <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002c38:	4b46      	ldr	r3, [pc, #280]	@ (8002d54 <HAL_RCC_OscConfig+0x33c>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	2204      	movs	r2, #4
 8002c3e:	4013      	ands	r3, r2
 8002c40:	d0f1      	beq.n	8002c26 <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c42:	4b44      	ldr	r3, [pc, #272]	@ (8002d54 <HAL_RCC_OscConfig+0x33c>)
 8002c44:	685b      	ldr	r3, [r3, #4]
 8002c46:	4a46      	ldr	r2, [pc, #280]	@ (8002d60 <HAL_RCC_OscConfig+0x348>)
 8002c48:	4013      	ands	r3, r2
 8002c4a:	0019      	movs	r1, r3
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	691b      	ldr	r3, [r3, #16]
 8002c50:	021a      	lsls	r2, r3, #8
 8002c52:	4b40      	ldr	r3, [pc, #256]	@ (8002d54 <HAL_RCC_OscConfig+0x33c>)
 8002c54:	430a      	orrs	r2, r1
 8002c56:	605a      	str	r2, [r3, #4]
 8002c58:	e018      	b.n	8002c8c <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c5a:	4b3e      	ldr	r3, [pc, #248]	@ (8002d54 <HAL_RCC_OscConfig+0x33c>)
 8002c5c:	681a      	ldr	r2, [r3, #0]
 8002c5e:	4b3d      	ldr	r3, [pc, #244]	@ (8002d54 <HAL_RCC_OscConfig+0x33c>)
 8002c60:	2101      	movs	r1, #1
 8002c62:	438a      	bics	r2, r1
 8002c64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c66:	f7fd fedb 	bl	8000a20 <HAL_GetTick>
 8002c6a:	0003      	movs	r3, r0
 8002c6c:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002c6e:	e008      	b.n	8002c82 <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c70:	f7fd fed6 	bl	8000a20 <HAL_GetTick>
 8002c74:	0002      	movs	r2, r0
 8002c76:	697b      	ldr	r3, [r7, #20]
 8002c78:	1ad3      	subs	r3, r2, r3
 8002c7a:	2b02      	cmp	r3, #2
 8002c7c:	d901      	bls.n	8002c82 <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 8002c7e:	2303      	movs	r3, #3
 8002c80:	e293      	b.n	80031aa <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002c82:	4b34      	ldr	r3, [pc, #208]	@ (8002d54 <HAL_RCC_OscConfig+0x33c>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	2204      	movs	r2, #4
 8002c88:	4013      	ands	r3, r2
 8002c8a:	d1f1      	bne.n	8002c70 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	2210      	movs	r2, #16
 8002c92:	4013      	ands	r3, r2
 8002c94:	d100      	bne.n	8002c98 <HAL_RCC_OscConfig+0x280>
 8002c96:	e0a2      	b.n	8002dde <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002c98:	69fb      	ldr	r3, [r7, #28]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d140      	bne.n	8002d20 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002c9e:	4b2d      	ldr	r3, [pc, #180]	@ (8002d54 <HAL_RCC_OscConfig+0x33c>)
 8002ca0:	681a      	ldr	r2, [r3, #0]
 8002ca2:	2380      	movs	r3, #128	@ 0x80
 8002ca4:	009b      	lsls	r3, r3, #2
 8002ca6:	4013      	ands	r3, r2
 8002ca8:	d005      	beq.n	8002cb6 <HAL_RCC_OscConfig+0x29e>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	69db      	ldr	r3, [r3, #28]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d101      	bne.n	8002cb6 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	e279      	b.n	80031aa <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002cb6:	4b27      	ldr	r3, [pc, #156]	@ (8002d54 <HAL_RCC_OscConfig+0x33c>)
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	4a2d      	ldr	r2, [pc, #180]	@ (8002d70 <HAL_RCC_OscConfig+0x358>)
 8002cbc:	4013      	ands	r3, r2
 8002cbe:	0019      	movs	r1, r3
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002cc4:	4b23      	ldr	r3, [pc, #140]	@ (8002d54 <HAL_RCC_OscConfig+0x33c>)
 8002cc6:	430a      	orrs	r2, r1
 8002cc8:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002cca:	4b22      	ldr	r3, [pc, #136]	@ (8002d54 <HAL_RCC_OscConfig+0x33c>)
 8002ccc:	685b      	ldr	r3, [r3, #4]
 8002cce:	021b      	lsls	r3, r3, #8
 8002cd0:	0a19      	lsrs	r1, r3, #8
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6a1b      	ldr	r3, [r3, #32]
 8002cd6:	061a      	lsls	r2, r3, #24
 8002cd8:	4b1e      	ldr	r3, [pc, #120]	@ (8002d54 <HAL_RCC_OscConfig+0x33c>)
 8002cda:	430a      	orrs	r2, r1
 8002cdc:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ce2:	0b5b      	lsrs	r3, r3, #13
 8002ce4:	3301      	adds	r3, #1
 8002ce6:	2280      	movs	r2, #128	@ 0x80
 8002ce8:	0212      	lsls	r2, r2, #8
 8002cea:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8002cec:	4b19      	ldr	r3, [pc, #100]	@ (8002d54 <HAL_RCC_OscConfig+0x33c>)
 8002cee:	68db      	ldr	r3, [r3, #12]
 8002cf0:	091b      	lsrs	r3, r3, #4
 8002cf2:	210f      	movs	r1, #15
 8002cf4:	400b      	ands	r3, r1
 8002cf6:	491b      	ldr	r1, [pc, #108]	@ (8002d64 <HAL_RCC_OscConfig+0x34c>)
 8002cf8:	5ccb      	ldrb	r3, [r1, r3]
 8002cfa:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002cfc:	4b1a      	ldr	r3, [pc, #104]	@ (8002d68 <HAL_RCC_OscConfig+0x350>)
 8002cfe:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8002d00:	4b1a      	ldr	r3, [pc, #104]	@ (8002d6c <HAL_RCC_OscConfig+0x354>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	2513      	movs	r5, #19
 8002d06:	197c      	adds	r4, r7, r5
 8002d08:	0018      	movs	r0, r3
 8002d0a:	f7fd fe43 	bl	8000994 <HAL_InitTick>
 8002d0e:	0003      	movs	r3, r0
 8002d10:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8002d12:	197b      	adds	r3, r7, r5
 8002d14:	781b      	ldrb	r3, [r3, #0]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d061      	beq.n	8002dde <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 8002d1a:	197b      	adds	r3, r7, r5
 8002d1c:	781b      	ldrb	r3, [r3, #0]
 8002d1e:	e244      	b.n	80031aa <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	69db      	ldr	r3, [r3, #28]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d040      	beq.n	8002daa <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002d28:	4b0a      	ldr	r3, [pc, #40]	@ (8002d54 <HAL_RCC_OscConfig+0x33c>)
 8002d2a:	681a      	ldr	r2, [r3, #0]
 8002d2c:	4b09      	ldr	r3, [pc, #36]	@ (8002d54 <HAL_RCC_OscConfig+0x33c>)
 8002d2e:	2180      	movs	r1, #128	@ 0x80
 8002d30:	0049      	lsls	r1, r1, #1
 8002d32:	430a      	orrs	r2, r1
 8002d34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d36:	f7fd fe73 	bl	8000a20 <HAL_GetTick>
 8002d3a:	0003      	movs	r3, r0
 8002d3c:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002d3e:	e019      	b.n	8002d74 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002d40:	f7fd fe6e 	bl	8000a20 <HAL_GetTick>
 8002d44:	0002      	movs	r2, r0
 8002d46:	697b      	ldr	r3, [r7, #20]
 8002d48:	1ad3      	subs	r3, r2, r3
 8002d4a:	2b02      	cmp	r3, #2
 8002d4c:	d912      	bls.n	8002d74 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 8002d4e:	2303      	movs	r3, #3
 8002d50:	e22b      	b.n	80031aa <HAL_RCC_OscConfig+0x792>
 8002d52:	46c0      	nop			@ (mov r8, r8)
 8002d54:	40021000 	.word	0x40021000
 8002d58:	fffeffff 	.word	0xfffeffff
 8002d5c:	fffbffff 	.word	0xfffbffff
 8002d60:	ffffe0ff 	.word	0xffffe0ff
 8002d64:	08003d58 	.word	0x08003d58
 8002d68:	20000000 	.word	0x20000000
 8002d6c:	20000004 	.word	0x20000004
 8002d70:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002d74:	4bca      	ldr	r3, [pc, #808]	@ (80030a0 <HAL_RCC_OscConfig+0x688>)
 8002d76:	681a      	ldr	r2, [r3, #0]
 8002d78:	2380      	movs	r3, #128	@ 0x80
 8002d7a:	009b      	lsls	r3, r3, #2
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	d0df      	beq.n	8002d40 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d80:	4bc7      	ldr	r3, [pc, #796]	@ (80030a0 <HAL_RCC_OscConfig+0x688>)
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	4ac7      	ldr	r2, [pc, #796]	@ (80030a4 <HAL_RCC_OscConfig+0x68c>)
 8002d86:	4013      	ands	r3, r2
 8002d88:	0019      	movs	r1, r3
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002d8e:	4bc4      	ldr	r3, [pc, #784]	@ (80030a0 <HAL_RCC_OscConfig+0x688>)
 8002d90:	430a      	orrs	r2, r1
 8002d92:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d94:	4bc2      	ldr	r3, [pc, #776]	@ (80030a0 <HAL_RCC_OscConfig+0x688>)
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	021b      	lsls	r3, r3, #8
 8002d9a:	0a19      	lsrs	r1, r3, #8
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6a1b      	ldr	r3, [r3, #32]
 8002da0:	061a      	lsls	r2, r3, #24
 8002da2:	4bbf      	ldr	r3, [pc, #764]	@ (80030a0 <HAL_RCC_OscConfig+0x688>)
 8002da4:	430a      	orrs	r2, r1
 8002da6:	605a      	str	r2, [r3, #4]
 8002da8:	e019      	b.n	8002dde <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002daa:	4bbd      	ldr	r3, [pc, #756]	@ (80030a0 <HAL_RCC_OscConfig+0x688>)
 8002dac:	681a      	ldr	r2, [r3, #0]
 8002dae:	4bbc      	ldr	r3, [pc, #752]	@ (80030a0 <HAL_RCC_OscConfig+0x688>)
 8002db0:	49bd      	ldr	r1, [pc, #756]	@ (80030a8 <HAL_RCC_OscConfig+0x690>)
 8002db2:	400a      	ands	r2, r1
 8002db4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002db6:	f7fd fe33 	bl	8000a20 <HAL_GetTick>
 8002dba:	0003      	movs	r3, r0
 8002dbc:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002dbe:	e008      	b.n	8002dd2 <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002dc0:	f7fd fe2e 	bl	8000a20 <HAL_GetTick>
 8002dc4:	0002      	movs	r2, r0
 8002dc6:	697b      	ldr	r3, [r7, #20]
 8002dc8:	1ad3      	subs	r3, r2, r3
 8002dca:	2b02      	cmp	r3, #2
 8002dcc:	d901      	bls.n	8002dd2 <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8002dce:	2303      	movs	r3, #3
 8002dd0:	e1eb      	b.n	80031aa <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002dd2:	4bb3      	ldr	r3, [pc, #716]	@ (80030a0 <HAL_RCC_OscConfig+0x688>)
 8002dd4:	681a      	ldr	r2, [r3, #0]
 8002dd6:	2380      	movs	r3, #128	@ 0x80
 8002dd8:	009b      	lsls	r3, r3, #2
 8002dda:	4013      	ands	r3, r2
 8002ddc:	d1f0      	bne.n	8002dc0 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	2208      	movs	r2, #8
 8002de4:	4013      	ands	r3, r2
 8002de6:	d036      	beq.n	8002e56 <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	695b      	ldr	r3, [r3, #20]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d019      	beq.n	8002e24 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002df0:	4bab      	ldr	r3, [pc, #684]	@ (80030a0 <HAL_RCC_OscConfig+0x688>)
 8002df2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002df4:	4baa      	ldr	r3, [pc, #680]	@ (80030a0 <HAL_RCC_OscConfig+0x688>)
 8002df6:	2101      	movs	r1, #1
 8002df8:	430a      	orrs	r2, r1
 8002dfa:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002dfc:	f7fd fe10 	bl	8000a20 <HAL_GetTick>
 8002e00:	0003      	movs	r3, r0
 8002e02:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002e04:	e008      	b.n	8002e18 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e06:	f7fd fe0b 	bl	8000a20 <HAL_GetTick>
 8002e0a:	0002      	movs	r2, r0
 8002e0c:	697b      	ldr	r3, [r7, #20]
 8002e0e:	1ad3      	subs	r3, r2, r3
 8002e10:	2b02      	cmp	r3, #2
 8002e12:	d901      	bls.n	8002e18 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8002e14:	2303      	movs	r3, #3
 8002e16:	e1c8      	b.n	80031aa <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002e18:	4ba1      	ldr	r3, [pc, #644]	@ (80030a0 <HAL_RCC_OscConfig+0x688>)
 8002e1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e1c:	2202      	movs	r2, #2
 8002e1e:	4013      	ands	r3, r2
 8002e20:	d0f1      	beq.n	8002e06 <HAL_RCC_OscConfig+0x3ee>
 8002e22:	e018      	b.n	8002e56 <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e24:	4b9e      	ldr	r3, [pc, #632]	@ (80030a0 <HAL_RCC_OscConfig+0x688>)
 8002e26:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002e28:	4b9d      	ldr	r3, [pc, #628]	@ (80030a0 <HAL_RCC_OscConfig+0x688>)
 8002e2a:	2101      	movs	r1, #1
 8002e2c:	438a      	bics	r2, r1
 8002e2e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e30:	f7fd fdf6 	bl	8000a20 <HAL_GetTick>
 8002e34:	0003      	movs	r3, r0
 8002e36:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002e38:	e008      	b.n	8002e4c <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e3a:	f7fd fdf1 	bl	8000a20 <HAL_GetTick>
 8002e3e:	0002      	movs	r2, r0
 8002e40:	697b      	ldr	r3, [r7, #20]
 8002e42:	1ad3      	subs	r3, r2, r3
 8002e44:	2b02      	cmp	r3, #2
 8002e46:	d901      	bls.n	8002e4c <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8002e48:	2303      	movs	r3, #3
 8002e4a:	e1ae      	b.n	80031aa <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002e4c:	4b94      	ldr	r3, [pc, #592]	@ (80030a0 <HAL_RCC_OscConfig+0x688>)
 8002e4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e50:	2202      	movs	r2, #2
 8002e52:	4013      	ands	r3, r2
 8002e54:	d1f1      	bne.n	8002e3a <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	2204      	movs	r2, #4
 8002e5c:	4013      	ands	r3, r2
 8002e5e:	d100      	bne.n	8002e62 <HAL_RCC_OscConfig+0x44a>
 8002e60:	e0ae      	b.n	8002fc0 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e62:	2023      	movs	r0, #35	@ 0x23
 8002e64:	183b      	adds	r3, r7, r0
 8002e66:	2200      	movs	r2, #0
 8002e68:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e6a:	4b8d      	ldr	r3, [pc, #564]	@ (80030a0 <HAL_RCC_OscConfig+0x688>)
 8002e6c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002e6e:	2380      	movs	r3, #128	@ 0x80
 8002e70:	055b      	lsls	r3, r3, #21
 8002e72:	4013      	ands	r3, r2
 8002e74:	d109      	bne.n	8002e8a <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e76:	4b8a      	ldr	r3, [pc, #552]	@ (80030a0 <HAL_RCC_OscConfig+0x688>)
 8002e78:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002e7a:	4b89      	ldr	r3, [pc, #548]	@ (80030a0 <HAL_RCC_OscConfig+0x688>)
 8002e7c:	2180      	movs	r1, #128	@ 0x80
 8002e7e:	0549      	lsls	r1, r1, #21
 8002e80:	430a      	orrs	r2, r1
 8002e82:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8002e84:	183b      	adds	r3, r7, r0
 8002e86:	2201      	movs	r2, #1
 8002e88:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e8a:	4b88      	ldr	r3, [pc, #544]	@ (80030ac <HAL_RCC_OscConfig+0x694>)
 8002e8c:	681a      	ldr	r2, [r3, #0]
 8002e8e:	2380      	movs	r3, #128	@ 0x80
 8002e90:	005b      	lsls	r3, r3, #1
 8002e92:	4013      	ands	r3, r2
 8002e94:	d11a      	bne.n	8002ecc <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e96:	4b85      	ldr	r3, [pc, #532]	@ (80030ac <HAL_RCC_OscConfig+0x694>)
 8002e98:	681a      	ldr	r2, [r3, #0]
 8002e9a:	4b84      	ldr	r3, [pc, #528]	@ (80030ac <HAL_RCC_OscConfig+0x694>)
 8002e9c:	2180      	movs	r1, #128	@ 0x80
 8002e9e:	0049      	lsls	r1, r1, #1
 8002ea0:	430a      	orrs	r2, r1
 8002ea2:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ea4:	f7fd fdbc 	bl	8000a20 <HAL_GetTick>
 8002ea8:	0003      	movs	r3, r0
 8002eaa:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002eac:	e008      	b.n	8002ec0 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002eae:	f7fd fdb7 	bl	8000a20 <HAL_GetTick>
 8002eb2:	0002      	movs	r2, r0
 8002eb4:	697b      	ldr	r3, [r7, #20]
 8002eb6:	1ad3      	subs	r3, r2, r3
 8002eb8:	2b64      	cmp	r3, #100	@ 0x64
 8002eba:	d901      	bls.n	8002ec0 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8002ebc:	2303      	movs	r3, #3
 8002ebe:	e174      	b.n	80031aa <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ec0:	4b7a      	ldr	r3, [pc, #488]	@ (80030ac <HAL_RCC_OscConfig+0x694>)
 8002ec2:	681a      	ldr	r2, [r3, #0]
 8002ec4:	2380      	movs	r3, #128	@ 0x80
 8002ec6:	005b      	lsls	r3, r3, #1
 8002ec8:	4013      	ands	r3, r2
 8002eca:	d0f0      	beq.n	8002eae <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	689a      	ldr	r2, [r3, #8]
 8002ed0:	2380      	movs	r3, #128	@ 0x80
 8002ed2:	005b      	lsls	r3, r3, #1
 8002ed4:	429a      	cmp	r2, r3
 8002ed6:	d107      	bne.n	8002ee8 <HAL_RCC_OscConfig+0x4d0>
 8002ed8:	4b71      	ldr	r3, [pc, #452]	@ (80030a0 <HAL_RCC_OscConfig+0x688>)
 8002eda:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002edc:	4b70      	ldr	r3, [pc, #448]	@ (80030a0 <HAL_RCC_OscConfig+0x688>)
 8002ede:	2180      	movs	r1, #128	@ 0x80
 8002ee0:	0049      	lsls	r1, r1, #1
 8002ee2:	430a      	orrs	r2, r1
 8002ee4:	651a      	str	r2, [r3, #80]	@ 0x50
 8002ee6:	e031      	b.n	8002f4c <HAL_RCC_OscConfig+0x534>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	689b      	ldr	r3, [r3, #8]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d10c      	bne.n	8002f0a <HAL_RCC_OscConfig+0x4f2>
 8002ef0:	4b6b      	ldr	r3, [pc, #428]	@ (80030a0 <HAL_RCC_OscConfig+0x688>)
 8002ef2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002ef4:	4b6a      	ldr	r3, [pc, #424]	@ (80030a0 <HAL_RCC_OscConfig+0x688>)
 8002ef6:	496c      	ldr	r1, [pc, #432]	@ (80030a8 <HAL_RCC_OscConfig+0x690>)
 8002ef8:	400a      	ands	r2, r1
 8002efa:	651a      	str	r2, [r3, #80]	@ 0x50
 8002efc:	4b68      	ldr	r3, [pc, #416]	@ (80030a0 <HAL_RCC_OscConfig+0x688>)
 8002efe:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002f00:	4b67      	ldr	r3, [pc, #412]	@ (80030a0 <HAL_RCC_OscConfig+0x688>)
 8002f02:	496b      	ldr	r1, [pc, #428]	@ (80030b0 <HAL_RCC_OscConfig+0x698>)
 8002f04:	400a      	ands	r2, r1
 8002f06:	651a      	str	r2, [r3, #80]	@ 0x50
 8002f08:	e020      	b.n	8002f4c <HAL_RCC_OscConfig+0x534>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	689a      	ldr	r2, [r3, #8]
 8002f0e:	23a0      	movs	r3, #160	@ 0xa0
 8002f10:	00db      	lsls	r3, r3, #3
 8002f12:	429a      	cmp	r2, r3
 8002f14:	d10e      	bne.n	8002f34 <HAL_RCC_OscConfig+0x51c>
 8002f16:	4b62      	ldr	r3, [pc, #392]	@ (80030a0 <HAL_RCC_OscConfig+0x688>)
 8002f18:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002f1a:	4b61      	ldr	r3, [pc, #388]	@ (80030a0 <HAL_RCC_OscConfig+0x688>)
 8002f1c:	2180      	movs	r1, #128	@ 0x80
 8002f1e:	00c9      	lsls	r1, r1, #3
 8002f20:	430a      	orrs	r2, r1
 8002f22:	651a      	str	r2, [r3, #80]	@ 0x50
 8002f24:	4b5e      	ldr	r3, [pc, #376]	@ (80030a0 <HAL_RCC_OscConfig+0x688>)
 8002f26:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002f28:	4b5d      	ldr	r3, [pc, #372]	@ (80030a0 <HAL_RCC_OscConfig+0x688>)
 8002f2a:	2180      	movs	r1, #128	@ 0x80
 8002f2c:	0049      	lsls	r1, r1, #1
 8002f2e:	430a      	orrs	r2, r1
 8002f30:	651a      	str	r2, [r3, #80]	@ 0x50
 8002f32:	e00b      	b.n	8002f4c <HAL_RCC_OscConfig+0x534>
 8002f34:	4b5a      	ldr	r3, [pc, #360]	@ (80030a0 <HAL_RCC_OscConfig+0x688>)
 8002f36:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002f38:	4b59      	ldr	r3, [pc, #356]	@ (80030a0 <HAL_RCC_OscConfig+0x688>)
 8002f3a:	495b      	ldr	r1, [pc, #364]	@ (80030a8 <HAL_RCC_OscConfig+0x690>)
 8002f3c:	400a      	ands	r2, r1
 8002f3e:	651a      	str	r2, [r3, #80]	@ 0x50
 8002f40:	4b57      	ldr	r3, [pc, #348]	@ (80030a0 <HAL_RCC_OscConfig+0x688>)
 8002f42:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002f44:	4b56      	ldr	r3, [pc, #344]	@ (80030a0 <HAL_RCC_OscConfig+0x688>)
 8002f46:	495a      	ldr	r1, [pc, #360]	@ (80030b0 <HAL_RCC_OscConfig+0x698>)
 8002f48:	400a      	ands	r2, r1
 8002f4a:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	689b      	ldr	r3, [r3, #8]
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d015      	beq.n	8002f80 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f54:	f7fd fd64 	bl	8000a20 <HAL_GetTick>
 8002f58:	0003      	movs	r3, r0
 8002f5a:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002f5c:	e009      	b.n	8002f72 <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002f5e:	f7fd fd5f 	bl	8000a20 <HAL_GetTick>
 8002f62:	0002      	movs	r2, r0
 8002f64:	697b      	ldr	r3, [r7, #20]
 8002f66:	1ad3      	subs	r3, r2, r3
 8002f68:	4a52      	ldr	r2, [pc, #328]	@ (80030b4 <HAL_RCC_OscConfig+0x69c>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d901      	bls.n	8002f72 <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 8002f6e:	2303      	movs	r3, #3
 8002f70:	e11b      	b.n	80031aa <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002f72:	4b4b      	ldr	r3, [pc, #300]	@ (80030a0 <HAL_RCC_OscConfig+0x688>)
 8002f74:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002f76:	2380      	movs	r3, #128	@ 0x80
 8002f78:	009b      	lsls	r3, r3, #2
 8002f7a:	4013      	ands	r3, r2
 8002f7c:	d0ef      	beq.n	8002f5e <HAL_RCC_OscConfig+0x546>
 8002f7e:	e014      	b.n	8002faa <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f80:	f7fd fd4e 	bl	8000a20 <HAL_GetTick>
 8002f84:	0003      	movs	r3, r0
 8002f86:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002f88:	e009      	b.n	8002f9e <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002f8a:	f7fd fd49 	bl	8000a20 <HAL_GetTick>
 8002f8e:	0002      	movs	r2, r0
 8002f90:	697b      	ldr	r3, [r7, #20]
 8002f92:	1ad3      	subs	r3, r2, r3
 8002f94:	4a47      	ldr	r2, [pc, #284]	@ (80030b4 <HAL_RCC_OscConfig+0x69c>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d901      	bls.n	8002f9e <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 8002f9a:	2303      	movs	r3, #3
 8002f9c:	e105      	b.n	80031aa <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002f9e:	4b40      	ldr	r3, [pc, #256]	@ (80030a0 <HAL_RCC_OscConfig+0x688>)
 8002fa0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002fa2:	2380      	movs	r3, #128	@ 0x80
 8002fa4:	009b      	lsls	r3, r3, #2
 8002fa6:	4013      	ands	r3, r2
 8002fa8:	d1ef      	bne.n	8002f8a <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002faa:	2323      	movs	r3, #35	@ 0x23
 8002fac:	18fb      	adds	r3, r7, r3
 8002fae:	781b      	ldrb	r3, [r3, #0]
 8002fb0:	2b01      	cmp	r3, #1
 8002fb2:	d105      	bne.n	8002fc0 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fb4:	4b3a      	ldr	r3, [pc, #232]	@ (80030a0 <HAL_RCC_OscConfig+0x688>)
 8002fb6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002fb8:	4b39      	ldr	r3, [pc, #228]	@ (80030a0 <HAL_RCC_OscConfig+0x688>)
 8002fba:	493f      	ldr	r1, [pc, #252]	@ (80030b8 <HAL_RCC_OscConfig+0x6a0>)
 8002fbc:	400a      	ands	r2, r1
 8002fbe:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	2220      	movs	r2, #32
 8002fc6:	4013      	ands	r3, r2
 8002fc8:	d049      	beq.n	800305e <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	699b      	ldr	r3, [r3, #24]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d026      	beq.n	8003020 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8002fd2:	4b33      	ldr	r3, [pc, #204]	@ (80030a0 <HAL_RCC_OscConfig+0x688>)
 8002fd4:	689a      	ldr	r2, [r3, #8]
 8002fd6:	4b32      	ldr	r3, [pc, #200]	@ (80030a0 <HAL_RCC_OscConfig+0x688>)
 8002fd8:	2101      	movs	r1, #1
 8002fda:	430a      	orrs	r2, r1
 8002fdc:	609a      	str	r2, [r3, #8]
 8002fde:	4b30      	ldr	r3, [pc, #192]	@ (80030a0 <HAL_RCC_OscConfig+0x688>)
 8002fe0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002fe2:	4b2f      	ldr	r3, [pc, #188]	@ (80030a0 <HAL_RCC_OscConfig+0x688>)
 8002fe4:	2101      	movs	r1, #1
 8002fe6:	430a      	orrs	r2, r1
 8002fe8:	635a      	str	r2, [r3, #52]	@ 0x34
 8002fea:	4b34      	ldr	r3, [pc, #208]	@ (80030bc <HAL_RCC_OscConfig+0x6a4>)
 8002fec:	6a1a      	ldr	r2, [r3, #32]
 8002fee:	4b33      	ldr	r3, [pc, #204]	@ (80030bc <HAL_RCC_OscConfig+0x6a4>)
 8002ff0:	2180      	movs	r1, #128	@ 0x80
 8002ff2:	0189      	lsls	r1, r1, #6
 8002ff4:	430a      	orrs	r2, r1
 8002ff6:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ff8:	f7fd fd12 	bl	8000a20 <HAL_GetTick>
 8002ffc:	0003      	movs	r3, r0
 8002ffe:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003000:	e008      	b.n	8003014 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003002:	f7fd fd0d 	bl	8000a20 <HAL_GetTick>
 8003006:	0002      	movs	r2, r0
 8003008:	697b      	ldr	r3, [r7, #20]
 800300a:	1ad3      	subs	r3, r2, r3
 800300c:	2b02      	cmp	r3, #2
 800300e:	d901      	bls.n	8003014 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8003010:	2303      	movs	r3, #3
 8003012:	e0ca      	b.n	80031aa <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003014:	4b22      	ldr	r3, [pc, #136]	@ (80030a0 <HAL_RCC_OscConfig+0x688>)
 8003016:	689b      	ldr	r3, [r3, #8]
 8003018:	2202      	movs	r2, #2
 800301a:	4013      	ands	r3, r2
 800301c:	d0f1      	beq.n	8003002 <HAL_RCC_OscConfig+0x5ea>
 800301e:	e01e      	b.n	800305e <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8003020:	4b1f      	ldr	r3, [pc, #124]	@ (80030a0 <HAL_RCC_OscConfig+0x688>)
 8003022:	689a      	ldr	r2, [r3, #8]
 8003024:	4b1e      	ldr	r3, [pc, #120]	@ (80030a0 <HAL_RCC_OscConfig+0x688>)
 8003026:	2101      	movs	r1, #1
 8003028:	438a      	bics	r2, r1
 800302a:	609a      	str	r2, [r3, #8]
 800302c:	4b23      	ldr	r3, [pc, #140]	@ (80030bc <HAL_RCC_OscConfig+0x6a4>)
 800302e:	6a1a      	ldr	r2, [r3, #32]
 8003030:	4b22      	ldr	r3, [pc, #136]	@ (80030bc <HAL_RCC_OscConfig+0x6a4>)
 8003032:	4923      	ldr	r1, [pc, #140]	@ (80030c0 <HAL_RCC_OscConfig+0x6a8>)
 8003034:	400a      	ands	r2, r1
 8003036:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003038:	f7fd fcf2 	bl	8000a20 <HAL_GetTick>
 800303c:	0003      	movs	r3, r0
 800303e:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003040:	e008      	b.n	8003054 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003042:	f7fd fced 	bl	8000a20 <HAL_GetTick>
 8003046:	0002      	movs	r2, r0
 8003048:	697b      	ldr	r3, [r7, #20]
 800304a:	1ad3      	subs	r3, r2, r3
 800304c:	2b02      	cmp	r3, #2
 800304e:	d901      	bls.n	8003054 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8003050:	2303      	movs	r3, #3
 8003052:	e0aa      	b.n	80031aa <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003054:	4b12      	ldr	r3, [pc, #72]	@ (80030a0 <HAL_RCC_OscConfig+0x688>)
 8003056:	689b      	ldr	r3, [r3, #8]
 8003058:	2202      	movs	r2, #2
 800305a:	4013      	ands	r3, r2
 800305c:	d1f1      	bne.n	8003042 <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003062:	2b00      	cmp	r3, #0
 8003064:	d100      	bne.n	8003068 <HAL_RCC_OscConfig+0x650>
 8003066:	e09f      	b.n	80031a8 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003068:	69fb      	ldr	r3, [r7, #28]
 800306a:	2b0c      	cmp	r3, #12
 800306c:	d100      	bne.n	8003070 <HAL_RCC_OscConfig+0x658>
 800306e:	e078      	b.n	8003162 <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003074:	2b02      	cmp	r3, #2
 8003076:	d159      	bne.n	800312c <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003078:	4b09      	ldr	r3, [pc, #36]	@ (80030a0 <HAL_RCC_OscConfig+0x688>)
 800307a:	681a      	ldr	r2, [r3, #0]
 800307c:	4b08      	ldr	r3, [pc, #32]	@ (80030a0 <HAL_RCC_OscConfig+0x688>)
 800307e:	4911      	ldr	r1, [pc, #68]	@ (80030c4 <HAL_RCC_OscConfig+0x6ac>)
 8003080:	400a      	ands	r2, r1
 8003082:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003084:	f7fd fccc 	bl	8000a20 <HAL_GetTick>
 8003088:	0003      	movs	r3, r0
 800308a:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800308c:	e01c      	b.n	80030c8 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800308e:	f7fd fcc7 	bl	8000a20 <HAL_GetTick>
 8003092:	0002      	movs	r2, r0
 8003094:	697b      	ldr	r3, [r7, #20]
 8003096:	1ad3      	subs	r3, r2, r3
 8003098:	2b02      	cmp	r3, #2
 800309a:	d915      	bls.n	80030c8 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 800309c:	2303      	movs	r3, #3
 800309e:	e084      	b.n	80031aa <HAL_RCC_OscConfig+0x792>
 80030a0:	40021000 	.word	0x40021000
 80030a4:	ffff1fff 	.word	0xffff1fff
 80030a8:	fffffeff 	.word	0xfffffeff
 80030ac:	40007000 	.word	0x40007000
 80030b0:	fffffbff 	.word	0xfffffbff
 80030b4:	00001388 	.word	0x00001388
 80030b8:	efffffff 	.word	0xefffffff
 80030bc:	40010000 	.word	0x40010000
 80030c0:	ffffdfff 	.word	0xffffdfff
 80030c4:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80030c8:	4b3a      	ldr	r3, [pc, #232]	@ (80031b4 <HAL_RCC_OscConfig+0x79c>)
 80030ca:	681a      	ldr	r2, [r3, #0]
 80030cc:	2380      	movs	r3, #128	@ 0x80
 80030ce:	049b      	lsls	r3, r3, #18
 80030d0:	4013      	ands	r3, r2
 80030d2:	d1dc      	bne.n	800308e <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80030d4:	4b37      	ldr	r3, [pc, #220]	@ (80031b4 <HAL_RCC_OscConfig+0x79c>)
 80030d6:	68db      	ldr	r3, [r3, #12]
 80030d8:	4a37      	ldr	r2, [pc, #220]	@ (80031b8 <HAL_RCC_OscConfig+0x7a0>)
 80030da:	4013      	ands	r3, r2
 80030dc:	0019      	movs	r1, r3
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030e6:	431a      	orrs	r2, r3
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030ec:	431a      	orrs	r2, r3
 80030ee:	4b31      	ldr	r3, [pc, #196]	@ (80031b4 <HAL_RCC_OscConfig+0x79c>)
 80030f0:	430a      	orrs	r2, r1
 80030f2:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80030f4:	4b2f      	ldr	r3, [pc, #188]	@ (80031b4 <HAL_RCC_OscConfig+0x79c>)
 80030f6:	681a      	ldr	r2, [r3, #0]
 80030f8:	4b2e      	ldr	r3, [pc, #184]	@ (80031b4 <HAL_RCC_OscConfig+0x79c>)
 80030fa:	2180      	movs	r1, #128	@ 0x80
 80030fc:	0449      	lsls	r1, r1, #17
 80030fe:	430a      	orrs	r2, r1
 8003100:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003102:	f7fd fc8d 	bl	8000a20 <HAL_GetTick>
 8003106:	0003      	movs	r3, r0
 8003108:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800310a:	e008      	b.n	800311e <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800310c:	f7fd fc88 	bl	8000a20 <HAL_GetTick>
 8003110:	0002      	movs	r2, r0
 8003112:	697b      	ldr	r3, [r7, #20]
 8003114:	1ad3      	subs	r3, r2, r3
 8003116:	2b02      	cmp	r3, #2
 8003118:	d901      	bls.n	800311e <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 800311a:	2303      	movs	r3, #3
 800311c:	e045      	b.n	80031aa <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800311e:	4b25      	ldr	r3, [pc, #148]	@ (80031b4 <HAL_RCC_OscConfig+0x79c>)
 8003120:	681a      	ldr	r2, [r3, #0]
 8003122:	2380      	movs	r3, #128	@ 0x80
 8003124:	049b      	lsls	r3, r3, #18
 8003126:	4013      	ands	r3, r2
 8003128:	d0f0      	beq.n	800310c <HAL_RCC_OscConfig+0x6f4>
 800312a:	e03d      	b.n	80031a8 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800312c:	4b21      	ldr	r3, [pc, #132]	@ (80031b4 <HAL_RCC_OscConfig+0x79c>)
 800312e:	681a      	ldr	r2, [r3, #0]
 8003130:	4b20      	ldr	r3, [pc, #128]	@ (80031b4 <HAL_RCC_OscConfig+0x79c>)
 8003132:	4922      	ldr	r1, [pc, #136]	@ (80031bc <HAL_RCC_OscConfig+0x7a4>)
 8003134:	400a      	ands	r2, r1
 8003136:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003138:	f7fd fc72 	bl	8000a20 <HAL_GetTick>
 800313c:	0003      	movs	r3, r0
 800313e:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003140:	e008      	b.n	8003154 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003142:	f7fd fc6d 	bl	8000a20 <HAL_GetTick>
 8003146:	0002      	movs	r2, r0
 8003148:	697b      	ldr	r3, [r7, #20]
 800314a:	1ad3      	subs	r3, r2, r3
 800314c:	2b02      	cmp	r3, #2
 800314e:	d901      	bls.n	8003154 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8003150:	2303      	movs	r3, #3
 8003152:	e02a      	b.n	80031aa <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003154:	4b17      	ldr	r3, [pc, #92]	@ (80031b4 <HAL_RCC_OscConfig+0x79c>)
 8003156:	681a      	ldr	r2, [r3, #0]
 8003158:	2380      	movs	r3, #128	@ 0x80
 800315a:	049b      	lsls	r3, r3, #18
 800315c:	4013      	ands	r3, r2
 800315e:	d1f0      	bne.n	8003142 <HAL_RCC_OscConfig+0x72a>
 8003160:	e022      	b.n	80031a8 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003166:	2b01      	cmp	r3, #1
 8003168:	d101      	bne.n	800316e <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 800316a:	2301      	movs	r3, #1
 800316c:	e01d      	b.n	80031aa <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800316e:	4b11      	ldr	r3, [pc, #68]	@ (80031b4 <HAL_RCC_OscConfig+0x79c>)
 8003170:	68db      	ldr	r3, [r3, #12]
 8003172:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003174:	69ba      	ldr	r2, [r7, #24]
 8003176:	2380      	movs	r3, #128	@ 0x80
 8003178:	025b      	lsls	r3, r3, #9
 800317a:	401a      	ands	r2, r3
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003180:	429a      	cmp	r2, r3
 8003182:	d10f      	bne.n	80031a4 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003184:	69ba      	ldr	r2, [r7, #24]
 8003186:	23f0      	movs	r3, #240	@ 0xf0
 8003188:	039b      	lsls	r3, r3, #14
 800318a:	401a      	ands	r2, r3
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003190:	429a      	cmp	r2, r3
 8003192:	d107      	bne.n	80031a4 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8003194:	69ba      	ldr	r2, [r7, #24]
 8003196:	23c0      	movs	r3, #192	@ 0xc0
 8003198:	041b      	lsls	r3, r3, #16
 800319a:	401a      	ands	r2, r3
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80031a0:	429a      	cmp	r2, r3
 80031a2:	d001      	beq.n	80031a8 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 80031a4:	2301      	movs	r3, #1
 80031a6:	e000      	b.n	80031aa <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 80031a8:	2300      	movs	r3, #0
}
 80031aa:	0018      	movs	r0, r3
 80031ac:	46bd      	mov	sp, r7
 80031ae:	b00a      	add	sp, #40	@ 0x28
 80031b0:	bdb0      	pop	{r4, r5, r7, pc}
 80031b2:	46c0      	nop			@ (mov r8, r8)
 80031b4:	40021000 	.word	0x40021000
 80031b8:	ff02ffff 	.word	0xff02ffff
 80031bc:	feffffff 	.word	0xfeffffff

080031c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80031c0:	b5b0      	push	{r4, r5, r7, lr}
 80031c2:	b084      	sub	sp, #16
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
 80031c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d101      	bne.n	80031d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80031d0:	2301      	movs	r3, #1
 80031d2:	e128      	b.n	8003426 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80031d4:	4b96      	ldr	r3, [pc, #600]	@ (8003430 <HAL_RCC_ClockConfig+0x270>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	2201      	movs	r2, #1
 80031da:	4013      	ands	r3, r2
 80031dc:	683a      	ldr	r2, [r7, #0]
 80031de:	429a      	cmp	r2, r3
 80031e0:	d91e      	bls.n	8003220 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031e2:	4b93      	ldr	r3, [pc, #588]	@ (8003430 <HAL_RCC_ClockConfig+0x270>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	2201      	movs	r2, #1
 80031e8:	4393      	bics	r3, r2
 80031ea:	0019      	movs	r1, r3
 80031ec:	4b90      	ldr	r3, [pc, #576]	@ (8003430 <HAL_RCC_ClockConfig+0x270>)
 80031ee:	683a      	ldr	r2, [r7, #0]
 80031f0:	430a      	orrs	r2, r1
 80031f2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80031f4:	f7fd fc14 	bl	8000a20 <HAL_GetTick>
 80031f8:	0003      	movs	r3, r0
 80031fa:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031fc:	e009      	b.n	8003212 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031fe:	f7fd fc0f 	bl	8000a20 <HAL_GetTick>
 8003202:	0002      	movs	r2, r0
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	1ad3      	subs	r3, r2, r3
 8003208:	4a8a      	ldr	r2, [pc, #552]	@ (8003434 <HAL_RCC_ClockConfig+0x274>)
 800320a:	4293      	cmp	r3, r2
 800320c:	d901      	bls.n	8003212 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800320e:	2303      	movs	r3, #3
 8003210:	e109      	b.n	8003426 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003212:	4b87      	ldr	r3, [pc, #540]	@ (8003430 <HAL_RCC_ClockConfig+0x270>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	2201      	movs	r2, #1
 8003218:	4013      	ands	r3, r2
 800321a:	683a      	ldr	r2, [r7, #0]
 800321c:	429a      	cmp	r2, r3
 800321e:	d1ee      	bne.n	80031fe <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	2202      	movs	r2, #2
 8003226:	4013      	ands	r3, r2
 8003228:	d009      	beq.n	800323e <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800322a:	4b83      	ldr	r3, [pc, #524]	@ (8003438 <HAL_RCC_ClockConfig+0x278>)
 800322c:	68db      	ldr	r3, [r3, #12]
 800322e:	22f0      	movs	r2, #240	@ 0xf0
 8003230:	4393      	bics	r3, r2
 8003232:	0019      	movs	r1, r3
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	689a      	ldr	r2, [r3, #8]
 8003238:	4b7f      	ldr	r3, [pc, #508]	@ (8003438 <HAL_RCC_ClockConfig+0x278>)
 800323a:	430a      	orrs	r2, r1
 800323c:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	2201      	movs	r2, #1
 8003244:	4013      	ands	r3, r2
 8003246:	d100      	bne.n	800324a <HAL_RCC_ClockConfig+0x8a>
 8003248:	e089      	b.n	800335e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	685b      	ldr	r3, [r3, #4]
 800324e:	2b02      	cmp	r3, #2
 8003250:	d107      	bne.n	8003262 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003252:	4b79      	ldr	r3, [pc, #484]	@ (8003438 <HAL_RCC_ClockConfig+0x278>)
 8003254:	681a      	ldr	r2, [r3, #0]
 8003256:	2380      	movs	r3, #128	@ 0x80
 8003258:	029b      	lsls	r3, r3, #10
 800325a:	4013      	ands	r3, r2
 800325c:	d120      	bne.n	80032a0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800325e:	2301      	movs	r3, #1
 8003260:	e0e1      	b.n	8003426 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	2b03      	cmp	r3, #3
 8003268:	d107      	bne.n	800327a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800326a:	4b73      	ldr	r3, [pc, #460]	@ (8003438 <HAL_RCC_ClockConfig+0x278>)
 800326c:	681a      	ldr	r2, [r3, #0]
 800326e:	2380      	movs	r3, #128	@ 0x80
 8003270:	049b      	lsls	r3, r3, #18
 8003272:	4013      	ands	r3, r2
 8003274:	d114      	bne.n	80032a0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003276:	2301      	movs	r3, #1
 8003278:	e0d5      	b.n	8003426 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	2b01      	cmp	r3, #1
 8003280:	d106      	bne.n	8003290 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003282:	4b6d      	ldr	r3, [pc, #436]	@ (8003438 <HAL_RCC_ClockConfig+0x278>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	2204      	movs	r2, #4
 8003288:	4013      	ands	r3, r2
 800328a:	d109      	bne.n	80032a0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800328c:	2301      	movs	r3, #1
 800328e:	e0ca      	b.n	8003426 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003290:	4b69      	ldr	r3, [pc, #420]	@ (8003438 <HAL_RCC_ClockConfig+0x278>)
 8003292:	681a      	ldr	r2, [r3, #0]
 8003294:	2380      	movs	r3, #128	@ 0x80
 8003296:	009b      	lsls	r3, r3, #2
 8003298:	4013      	ands	r3, r2
 800329a:	d101      	bne.n	80032a0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800329c:	2301      	movs	r3, #1
 800329e:	e0c2      	b.n	8003426 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80032a0:	4b65      	ldr	r3, [pc, #404]	@ (8003438 <HAL_RCC_ClockConfig+0x278>)
 80032a2:	68db      	ldr	r3, [r3, #12]
 80032a4:	2203      	movs	r2, #3
 80032a6:	4393      	bics	r3, r2
 80032a8:	0019      	movs	r1, r3
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	685a      	ldr	r2, [r3, #4]
 80032ae:	4b62      	ldr	r3, [pc, #392]	@ (8003438 <HAL_RCC_ClockConfig+0x278>)
 80032b0:	430a      	orrs	r2, r1
 80032b2:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80032b4:	f7fd fbb4 	bl	8000a20 <HAL_GetTick>
 80032b8:	0003      	movs	r3, r0
 80032ba:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	685b      	ldr	r3, [r3, #4]
 80032c0:	2b02      	cmp	r3, #2
 80032c2:	d111      	bne.n	80032e8 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80032c4:	e009      	b.n	80032da <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032c6:	f7fd fbab 	bl	8000a20 <HAL_GetTick>
 80032ca:	0002      	movs	r2, r0
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	1ad3      	subs	r3, r2, r3
 80032d0:	4a58      	ldr	r2, [pc, #352]	@ (8003434 <HAL_RCC_ClockConfig+0x274>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d901      	bls.n	80032da <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80032d6:	2303      	movs	r3, #3
 80032d8:	e0a5      	b.n	8003426 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80032da:	4b57      	ldr	r3, [pc, #348]	@ (8003438 <HAL_RCC_ClockConfig+0x278>)
 80032dc:	68db      	ldr	r3, [r3, #12]
 80032de:	220c      	movs	r2, #12
 80032e0:	4013      	ands	r3, r2
 80032e2:	2b08      	cmp	r3, #8
 80032e4:	d1ef      	bne.n	80032c6 <HAL_RCC_ClockConfig+0x106>
 80032e6:	e03a      	b.n	800335e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	2b03      	cmp	r3, #3
 80032ee:	d111      	bne.n	8003314 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032f0:	e009      	b.n	8003306 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032f2:	f7fd fb95 	bl	8000a20 <HAL_GetTick>
 80032f6:	0002      	movs	r2, r0
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	1ad3      	subs	r3, r2, r3
 80032fc:	4a4d      	ldr	r2, [pc, #308]	@ (8003434 <HAL_RCC_ClockConfig+0x274>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d901      	bls.n	8003306 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8003302:	2303      	movs	r3, #3
 8003304:	e08f      	b.n	8003426 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003306:	4b4c      	ldr	r3, [pc, #304]	@ (8003438 <HAL_RCC_ClockConfig+0x278>)
 8003308:	68db      	ldr	r3, [r3, #12]
 800330a:	220c      	movs	r2, #12
 800330c:	4013      	ands	r3, r2
 800330e:	2b0c      	cmp	r3, #12
 8003310:	d1ef      	bne.n	80032f2 <HAL_RCC_ClockConfig+0x132>
 8003312:	e024      	b.n	800335e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	2b01      	cmp	r3, #1
 800331a:	d11b      	bne.n	8003354 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800331c:	e009      	b.n	8003332 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800331e:	f7fd fb7f 	bl	8000a20 <HAL_GetTick>
 8003322:	0002      	movs	r2, r0
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	1ad3      	subs	r3, r2, r3
 8003328:	4a42      	ldr	r2, [pc, #264]	@ (8003434 <HAL_RCC_ClockConfig+0x274>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d901      	bls.n	8003332 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 800332e:	2303      	movs	r3, #3
 8003330:	e079      	b.n	8003426 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003332:	4b41      	ldr	r3, [pc, #260]	@ (8003438 <HAL_RCC_ClockConfig+0x278>)
 8003334:	68db      	ldr	r3, [r3, #12]
 8003336:	220c      	movs	r2, #12
 8003338:	4013      	ands	r3, r2
 800333a:	2b04      	cmp	r3, #4
 800333c:	d1ef      	bne.n	800331e <HAL_RCC_ClockConfig+0x15e>
 800333e:	e00e      	b.n	800335e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003340:	f7fd fb6e 	bl	8000a20 <HAL_GetTick>
 8003344:	0002      	movs	r2, r0
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	1ad3      	subs	r3, r2, r3
 800334a:	4a3a      	ldr	r2, [pc, #232]	@ (8003434 <HAL_RCC_ClockConfig+0x274>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d901      	bls.n	8003354 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8003350:	2303      	movs	r3, #3
 8003352:	e068      	b.n	8003426 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003354:	4b38      	ldr	r3, [pc, #224]	@ (8003438 <HAL_RCC_ClockConfig+0x278>)
 8003356:	68db      	ldr	r3, [r3, #12]
 8003358:	220c      	movs	r2, #12
 800335a:	4013      	ands	r3, r2
 800335c:	d1f0      	bne.n	8003340 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800335e:	4b34      	ldr	r3, [pc, #208]	@ (8003430 <HAL_RCC_ClockConfig+0x270>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	2201      	movs	r2, #1
 8003364:	4013      	ands	r3, r2
 8003366:	683a      	ldr	r2, [r7, #0]
 8003368:	429a      	cmp	r2, r3
 800336a:	d21e      	bcs.n	80033aa <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800336c:	4b30      	ldr	r3, [pc, #192]	@ (8003430 <HAL_RCC_ClockConfig+0x270>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	2201      	movs	r2, #1
 8003372:	4393      	bics	r3, r2
 8003374:	0019      	movs	r1, r3
 8003376:	4b2e      	ldr	r3, [pc, #184]	@ (8003430 <HAL_RCC_ClockConfig+0x270>)
 8003378:	683a      	ldr	r2, [r7, #0]
 800337a:	430a      	orrs	r2, r1
 800337c:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800337e:	f7fd fb4f 	bl	8000a20 <HAL_GetTick>
 8003382:	0003      	movs	r3, r0
 8003384:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003386:	e009      	b.n	800339c <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003388:	f7fd fb4a 	bl	8000a20 <HAL_GetTick>
 800338c:	0002      	movs	r2, r0
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	1ad3      	subs	r3, r2, r3
 8003392:	4a28      	ldr	r2, [pc, #160]	@ (8003434 <HAL_RCC_ClockConfig+0x274>)
 8003394:	4293      	cmp	r3, r2
 8003396:	d901      	bls.n	800339c <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8003398:	2303      	movs	r3, #3
 800339a:	e044      	b.n	8003426 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800339c:	4b24      	ldr	r3, [pc, #144]	@ (8003430 <HAL_RCC_ClockConfig+0x270>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	2201      	movs	r2, #1
 80033a2:	4013      	ands	r3, r2
 80033a4:	683a      	ldr	r2, [r7, #0]
 80033a6:	429a      	cmp	r2, r3
 80033a8:	d1ee      	bne.n	8003388 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	2204      	movs	r2, #4
 80033b0:	4013      	ands	r3, r2
 80033b2:	d009      	beq.n	80033c8 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80033b4:	4b20      	ldr	r3, [pc, #128]	@ (8003438 <HAL_RCC_ClockConfig+0x278>)
 80033b6:	68db      	ldr	r3, [r3, #12]
 80033b8:	4a20      	ldr	r2, [pc, #128]	@ (800343c <HAL_RCC_ClockConfig+0x27c>)
 80033ba:	4013      	ands	r3, r2
 80033bc:	0019      	movs	r1, r3
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	68da      	ldr	r2, [r3, #12]
 80033c2:	4b1d      	ldr	r3, [pc, #116]	@ (8003438 <HAL_RCC_ClockConfig+0x278>)
 80033c4:	430a      	orrs	r2, r1
 80033c6:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	2208      	movs	r2, #8
 80033ce:	4013      	ands	r3, r2
 80033d0:	d00a      	beq.n	80033e8 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80033d2:	4b19      	ldr	r3, [pc, #100]	@ (8003438 <HAL_RCC_ClockConfig+0x278>)
 80033d4:	68db      	ldr	r3, [r3, #12]
 80033d6:	4a1a      	ldr	r2, [pc, #104]	@ (8003440 <HAL_RCC_ClockConfig+0x280>)
 80033d8:	4013      	ands	r3, r2
 80033da:	0019      	movs	r1, r3
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	691b      	ldr	r3, [r3, #16]
 80033e0:	00da      	lsls	r2, r3, #3
 80033e2:	4b15      	ldr	r3, [pc, #84]	@ (8003438 <HAL_RCC_ClockConfig+0x278>)
 80033e4:	430a      	orrs	r2, r1
 80033e6:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80033e8:	f000 f832 	bl	8003450 <HAL_RCC_GetSysClockFreq>
 80033ec:	0001      	movs	r1, r0
 80033ee:	4b12      	ldr	r3, [pc, #72]	@ (8003438 <HAL_RCC_ClockConfig+0x278>)
 80033f0:	68db      	ldr	r3, [r3, #12]
 80033f2:	091b      	lsrs	r3, r3, #4
 80033f4:	220f      	movs	r2, #15
 80033f6:	4013      	ands	r3, r2
 80033f8:	4a12      	ldr	r2, [pc, #72]	@ (8003444 <HAL_RCC_ClockConfig+0x284>)
 80033fa:	5cd3      	ldrb	r3, [r2, r3]
 80033fc:	000a      	movs	r2, r1
 80033fe:	40da      	lsrs	r2, r3
 8003400:	4b11      	ldr	r3, [pc, #68]	@ (8003448 <HAL_RCC_ClockConfig+0x288>)
 8003402:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003404:	4b11      	ldr	r3, [pc, #68]	@ (800344c <HAL_RCC_ClockConfig+0x28c>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	250b      	movs	r5, #11
 800340a:	197c      	adds	r4, r7, r5
 800340c:	0018      	movs	r0, r3
 800340e:	f7fd fac1 	bl	8000994 <HAL_InitTick>
 8003412:	0003      	movs	r3, r0
 8003414:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8003416:	197b      	adds	r3, r7, r5
 8003418:	781b      	ldrb	r3, [r3, #0]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d002      	beq.n	8003424 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 800341e:	197b      	adds	r3, r7, r5
 8003420:	781b      	ldrb	r3, [r3, #0]
 8003422:	e000      	b.n	8003426 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8003424:	2300      	movs	r3, #0
}
 8003426:	0018      	movs	r0, r3
 8003428:	46bd      	mov	sp, r7
 800342a:	b004      	add	sp, #16
 800342c:	bdb0      	pop	{r4, r5, r7, pc}
 800342e:	46c0      	nop			@ (mov r8, r8)
 8003430:	40022000 	.word	0x40022000
 8003434:	00001388 	.word	0x00001388
 8003438:	40021000 	.word	0x40021000
 800343c:	fffff8ff 	.word	0xfffff8ff
 8003440:	ffffc7ff 	.word	0xffffc7ff
 8003444:	08003d58 	.word	0x08003d58
 8003448:	20000000 	.word	0x20000000
 800344c:	20000004 	.word	0x20000004

08003450 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	b086      	sub	sp, #24
 8003454:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8003456:	4b39      	ldr	r3, [pc, #228]	@ (800353c <HAL_RCC_GetSysClockFreq+0xec>)
 8003458:	68db      	ldr	r3, [r3, #12]
 800345a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	220c      	movs	r2, #12
 8003460:	4013      	ands	r3, r2
 8003462:	2b0c      	cmp	r3, #12
 8003464:	d013      	beq.n	800348e <HAL_RCC_GetSysClockFreq+0x3e>
 8003466:	d856      	bhi.n	8003516 <HAL_RCC_GetSysClockFreq+0xc6>
 8003468:	2b04      	cmp	r3, #4
 800346a:	d002      	beq.n	8003472 <HAL_RCC_GetSysClockFreq+0x22>
 800346c:	2b08      	cmp	r3, #8
 800346e:	d00b      	beq.n	8003488 <HAL_RCC_GetSysClockFreq+0x38>
 8003470:	e051      	b.n	8003516 <HAL_RCC_GetSysClockFreq+0xc6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003472:	4b32      	ldr	r3, [pc, #200]	@ (800353c <HAL_RCC_GetSysClockFreq+0xec>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	2210      	movs	r2, #16
 8003478:	4013      	ands	r3, r2
 800347a:	d002      	beq.n	8003482 <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 800347c:	4b30      	ldr	r3, [pc, #192]	@ (8003540 <HAL_RCC_GetSysClockFreq+0xf0>)
 800347e:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8003480:	e057      	b.n	8003532 <HAL_RCC_GetSysClockFreq+0xe2>
        sysclockfreq =  HSI_VALUE;
 8003482:	4b30      	ldr	r3, [pc, #192]	@ (8003544 <HAL_RCC_GetSysClockFreq+0xf4>)
 8003484:	613b      	str	r3, [r7, #16]
      break;
 8003486:	e054      	b.n	8003532 <HAL_RCC_GetSysClockFreq+0xe2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003488:	4b2f      	ldr	r3, [pc, #188]	@ (8003548 <HAL_RCC_GetSysClockFreq+0xf8>)
 800348a:	613b      	str	r3, [r7, #16]
      break;
 800348c:	e051      	b.n	8003532 <HAL_RCC_GetSysClockFreq+0xe2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	0c9b      	lsrs	r3, r3, #18
 8003492:	220f      	movs	r2, #15
 8003494:	4013      	ands	r3, r2
 8003496:	4a2d      	ldr	r2, [pc, #180]	@ (800354c <HAL_RCC_GetSysClockFreq+0xfc>)
 8003498:	5cd3      	ldrb	r3, [r2, r3]
 800349a:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	0d9b      	lsrs	r3, r3, #22
 80034a0:	2203      	movs	r2, #3
 80034a2:	4013      	ands	r3, r2
 80034a4:	3301      	adds	r3, #1
 80034a6:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80034a8:	4b24      	ldr	r3, [pc, #144]	@ (800353c <HAL_RCC_GetSysClockFreq+0xec>)
 80034aa:	68da      	ldr	r2, [r3, #12]
 80034ac:	2380      	movs	r3, #128	@ 0x80
 80034ae:	025b      	lsls	r3, r3, #9
 80034b0:	4013      	ands	r3, r2
 80034b2:	d009      	beq.n	80034c8 <HAL_RCC_GetSysClockFreq+0x78>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 80034b4:	68bb      	ldr	r3, [r7, #8]
 80034b6:	4a24      	ldr	r2, [pc, #144]	@ (8003548 <HAL_RCC_GetSysClockFreq+0xf8>)
 80034b8:	4353      	muls	r3, r2
 80034ba:	6879      	ldr	r1, [r7, #4]
 80034bc:	0018      	movs	r0, r3
 80034be:	f7fc fe23 	bl	8000108 <__udivsi3>
 80034c2:	0003      	movs	r3, r0
 80034c4:	617b      	str	r3, [r7, #20]
 80034c6:	e023      	b.n	8003510 <HAL_RCC_GetSysClockFreq+0xc0>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80034c8:	4b1c      	ldr	r3, [pc, #112]	@ (800353c <HAL_RCC_GetSysClockFreq+0xec>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	2210      	movs	r2, #16
 80034ce:	4013      	ands	r3, r2
 80034d0:	d00f      	beq.n	80034f2 <HAL_RCC_GetSysClockFreq+0xa2>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 80034d2:	68b9      	ldr	r1, [r7, #8]
 80034d4:	000a      	movs	r2, r1
 80034d6:	0152      	lsls	r2, r2, #5
 80034d8:	1a52      	subs	r2, r2, r1
 80034da:	0193      	lsls	r3, r2, #6
 80034dc:	1a9b      	subs	r3, r3, r2
 80034de:	00db      	lsls	r3, r3, #3
 80034e0:	185b      	adds	r3, r3, r1
 80034e2:	021b      	lsls	r3, r3, #8
 80034e4:	6879      	ldr	r1, [r7, #4]
 80034e6:	0018      	movs	r0, r3
 80034e8:	f7fc fe0e 	bl	8000108 <__udivsi3>
 80034ec:	0003      	movs	r3, r0
 80034ee:	617b      	str	r3, [r7, #20]
 80034f0:	e00e      	b.n	8003510 <HAL_RCC_GetSysClockFreq+0xc0>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 80034f2:	68b9      	ldr	r1, [r7, #8]
 80034f4:	000a      	movs	r2, r1
 80034f6:	0152      	lsls	r2, r2, #5
 80034f8:	1a52      	subs	r2, r2, r1
 80034fa:	0193      	lsls	r3, r2, #6
 80034fc:	1a9b      	subs	r3, r3, r2
 80034fe:	00db      	lsls	r3, r3, #3
 8003500:	185b      	adds	r3, r3, r1
 8003502:	029b      	lsls	r3, r3, #10
 8003504:	6879      	ldr	r1, [r7, #4]
 8003506:	0018      	movs	r0, r3
 8003508:	f7fc fdfe 	bl	8000108 <__udivsi3>
 800350c:	0003      	movs	r3, r0
 800350e:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8003510:	697b      	ldr	r3, [r7, #20]
 8003512:	613b      	str	r3, [r7, #16]
      break;
 8003514:	e00d      	b.n	8003532 <HAL_RCC_GetSysClockFreq+0xe2>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003516:	4b09      	ldr	r3, [pc, #36]	@ (800353c <HAL_RCC_GetSysClockFreq+0xec>)
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	0b5b      	lsrs	r3, r3, #13
 800351c:	2207      	movs	r2, #7
 800351e:	4013      	ands	r3, r2
 8003520:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	3301      	adds	r3, #1
 8003526:	2280      	movs	r2, #128	@ 0x80
 8003528:	0212      	lsls	r2, r2, #8
 800352a:	409a      	lsls	r2, r3
 800352c:	0013      	movs	r3, r2
 800352e:	613b      	str	r3, [r7, #16]
      break;
 8003530:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8003532:	693b      	ldr	r3, [r7, #16]
}
 8003534:	0018      	movs	r0, r3
 8003536:	46bd      	mov	sp, r7
 8003538:	b006      	add	sp, #24
 800353a:	bd80      	pop	{r7, pc}
 800353c:	40021000 	.word	0x40021000
 8003540:	003d0900 	.word	0x003d0900
 8003544:	00f42400 	.word	0x00f42400
 8003548:	00989680 	.word	0x00989680
 800354c:	08003d68 	.word	0x08003d68

08003550 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b086      	sub	sp, #24
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8003558:	2017      	movs	r0, #23
 800355a:	183b      	adds	r3, r7, r0
 800355c:	2200      	movs	r2, #0
 800355e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	2220      	movs	r2, #32
 8003566:	4013      	ands	r3, r2
 8003568:	d100      	bne.n	800356c <HAL_RCCEx_PeriphCLKConfig+0x1c>
 800356a:	e0c7      	b.n	80036fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800356c:	4b9b      	ldr	r3, [pc, #620]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800356e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003570:	2380      	movs	r3, #128	@ 0x80
 8003572:	055b      	lsls	r3, r3, #21
 8003574:	4013      	ands	r3, r2
 8003576:	d109      	bne.n	800358c <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003578:	4b98      	ldr	r3, [pc, #608]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800357a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800357c:	4b97      	ldr	r3, [pc, #604]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800357e:	2180      	movs	r1, #128	@ 0x80
 8003580:	0549      	lsls	r1, r1, #21
 8003582:	430a      	orrs	r2, r1
 8003584:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8003586:	183b      	adds	r3, r7, r0
 8003588:	2201      	movs	r2, #1
 800358a:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800358c:	4b94      	ldr	r3, [pc, #592]	@ (80037e0 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800358e:	681a      	ldr	r2, [r3, #0]
 8003590:	2380      	movs	r3, #128	@ 0x80
 8003592:	005b      	lsls	r3, r3, #1
 8003594:	4013      	ands	r3, r2
 8003596:	d11a      	bne.n	80035ce <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003598:	4b91      	ldr	r3, [pc, #580]	@ (80037e0 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800359a:	681a      	ldr	r2, [r3, #0]
 800359c:	4b90      	ldr	r3, [pc, #576]	@ (80037e0 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800359e:	2180      	movs	r1, #128	@ 0x80
 80035a0:	0049      	lsls	r1, r1, #1
 80035a2:	430a      	orrs	r2, r1
 80035a4:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80035a6:	f7fd fa3b 	bl	8000a20 <HAL_GetTick>
 80035aa:	0003      	movs	r3, r0
 80035ac:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035ae:	e008      	b.n	80035c2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035b0:	f7fd fa36 	bl	8000a20 <HAL_GetTick>
 80035b4:	0002      	movs	r2, r0
 80035b6:	693b      	ldr	r3, [r7, #16]
 80035b8:	1ad3      	subs	r3, r2, r3
 80035ba:	2b64      	cmp	r3, #100	@ 0x64
 80035bc:	d901      	bls.n	80035c2 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 80035be:	2303      	movs	r3, #3
 80035c0:	e107      	b.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0x282>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035c2:	4b87      	ldr	r3, [pc, #540]	@ (80037e0 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80035c4:	681a      	ldr	r2, [r3, #0]
 80035c6:	2380      	movs	r3, #128	@ 0x80
 80035c8:	005b      	lsls	r3, r3, #1
 80035ca:	4013      	ands	r3, r2
 80035cc:	d0f0      	beq.n	80035b0 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80035ce:	4b83      	ldr	r3, [pc, #524]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80035d0:	681a      	ldr	r2, [r3, #0]
 80035d2:	23c0      	movs	r3, #192	@ 0xc0
 80035d4:	039b      	lsls	r3, r3, #14
 80035d6:	4013      	ands	r3, r2
 80035d8:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	685a      	ldr	r2, [r3, #4]
 80035de:	23c0      	movs	r3, #192	@ 0xc0
 80035e0:	039b      	lsls	r3, r3, #14
 80035e2:	4013      	ands	r3, r2
 80035e4:	68fa      	ldr	r2, [r7, #12]
 80035e6:	429a      	cmp	r2, r3
 80035e8:	d013      	beq.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	685a      	ldr	r2, [r3, #4]
 80035ee:	23c0      	movs	r3, #192	@ 0xc0
 80035f0:	029b      	lsls	r3, r3, #10
 80035f2:	401a      	ands	r2, r3
 80035f4:	23c0      	movs	r3, #192	@ 0xc0
 80035f6:	029b      	lsls	r3, r3, #10
 80035f8:	429a      	cmp	r2, r3
 80035fa:	d10a      	bne.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80035fc:	4b77      	ldr	r3, [pc, #476]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80035fe:	681a      	ldr	r2, [r3, #0]
 8003600:	2380      	movs	r3, #128	@ 0x80
 8003602:	029b      	lsls	r3, r3, #10
 8003604:	401a      	ands	r2, r3
 8003606:	2380      	movs	r3, #128	@ 0x80
 8003608:	029b      	lsls	r3, r3, #10
 800360a:	429a      	cmp	r2, r3
 800360c:	d101      	bne.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 800360e:	2301      	movs	r3, #1
 8003610:	e0df      	b.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0x282>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8003612:	4b72      	ldr	r3, [pc, #456]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003614:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003616:	23c0      	movs	r3, #192	@ 0xc0
 8003618:	029b      	lsls	r3, r3, #10
 800361a:	4013      	ands	r3, r2
 800361c:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d03b      	beq.n	800369c <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	685a      	ldr	r2, [r3, #4]
 8003628:	23c0      	movs	r3, #192	@ 0xc0
 800362a:	029b      	lsls	r3, r3, #10
 800362c:	4013      	ands	r3, r2
 800362e:	68fa      	ldr	r2, [r7, #12]
 8003630:	429a      	cmp	r2, r3
 8003632:	d033      	beq.n	800369c <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	2220      	movs	r2, #32
 800363a:	4013      	ands	r3, r2
 800363c:	d02e      	beq.n	800369c <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800363e:	4b67      	ldr	r3, [pc, #412]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003640:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003642:	4a68      	ldr	r2, [pc, #416]	@ (80037e4 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8003644:	4013      	ands	r3, r2
 8003646:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003648:	4b64      	ldr	r3, [pc, #400]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800364a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800364c:	4b63      	ldr	r3, [pc, #396]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800364e:	2180      	movs	r1, #128	@ 0x80
 8003650:	0309      	lsls	r1, r1, #12
 8003652:	430a      	orrs	r2, r1
 8003654:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003656:	4b61      	ldr	r3, [pc, #388]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003658:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800365a:	4b60      	ldr	r3, [pc, #384]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800365c:	4962      	ldr	r1, [pc, #392]	@ (80037e8 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 800365e:	400a      	ands	r2, r1
 8003660:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8003662:	4b5e      	ldr	r3, [pc, #376]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003664:	68fa      	ldr	r2, [r7, #12]
 8003666:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8003668:	68fa      	ldr	r2, [r7, #12]
 800366a:	2380      	movs	r3, #128	@ 0x80
 800366c:	005b      	lsls	r3, r3, #1
 800366e:	4013      	ands	r3, r2
 8003670:	d014      	beq.n	800369c <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003672:	f7fd f9d5 	bl	8000a20 <HAL_GetTick>
 8003676:	0003      	movs	r3, r0
 8003678:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800367a:	e009      	b.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800367c:	f7fd f9d0 	bl	8000a20 <HAL_GetTick>
 8003680:	0002      	movs	r2, r0
 8003682:	693b      	ldr	r3, [r7, #16]
 8003684:	1ad3      	subs	r3, r2, r3
 8003686:	4a59      	ldr	r2, [pc, #356]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8003688:	4293      	cmp	r3, r2
 800368a:	d901      	bls.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 800368c:	2303      	movs	r3, #3
 800368e:	e0a0      	b.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0x282>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003690:	4b52      	ldr	r3, [pc, #328]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003692:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003694:	2380      	movs	r3, #128	@ 0x80
 8003696:	009b      	lsls	r3, r3, #2
 8003698:	4013      	ands	r3, r2
 800369a:	d0ef      	beq.n	800367c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	2220      	movs	r2, #32
 80036a2:	4013      	ands	r3, r2
 80036a4:	d01f      	beq.n	80036e6 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	685a      	ldr	r2, [r3, #4]
 80036aa:	23c0      	movs	r3, #192	@ 0xc0
 80036ac:	029b      	lsls	r3, r3, #10
 80036ae:	401a      	ands	r2, r3
 80036b0:	23c0      	movs	r3, #192	@ 0xc0
 80036b2:	029b      	lsls	r3, r3, #10
 80036b4:	429a      	cmp	r2, r3
 80036b6:	d10c      	bne.n	80036d2 <HAL_RCCEx_PeriphCLKConfig+0x182>
 80036b8:	4b48      	ldr	r3, [pc, #288]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4a4c      	ldr	r2, [pc, #304]	@ (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 80036be:	4013      	ands	r3, r2
 80036c0:	0019      	movs	r1, r3
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	685a      	ldr	r2, [r3, #4]
 80036c6:	23c0      	movs	r3, #192	@ 0xc0
 80036c8:	039b      	lsls	r3, r3, #14
 80036ca:	401a      	ands	r2, r3
 80036cc:	4b43      	ldr	r3, [pc, #268]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80036ce:	430a      	orrs	r2, r1
 80036d0:	601a      	str	r2, [r3, #0]
 80036d2:	4b42      	ldr	r3, [pc, #264]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80036d4:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	685a      	ldr	r2, [r3, #4]
 80036da:	23c0      	movs	r3, #192	@ 0xc0
 80036dc:	029b      	lsls	r3, r3, #10
 80036de:	401a      	ands	r2, r3
 80036e0:	4b3e      	ldr	r3, [pc, #248]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80036e2:	430a      	orrs	r2, r1
 80036e4:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80036e6:	2317      	movs	r3, #23
 80036e8:	18fb      	adds	r3, r7, r3
 80036ea:	781b      	ldrb	r3, [r3, #0]
 80036ec:	2b01      	cmp	r3, #1
 80036ee:	d105      	bne.n	80036fc <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80036f0:	4b3a      	ldr	r3, [pc, #232]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80036f2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80036f4:	4b39      	ldr	r3, [pc, #228]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80036f6:	493f      	ldr	r1, [pc, #252]	@ (80037f4 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 80036f8:	400a      	ands	r2, r1
 80036fa:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	2201      	movs	r2, #1
 8003702:	4013      	ands	r3, r2
 8003704:	d009      	beq.n	800371a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003706:	4b35      	ldr	r3, [pc, #212]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003708:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800370a:	2203      	movs	r2, #3
 800370c:	4393      	bics	r3, r2
 800370e:	0019      	movs	r1, r3
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	689a      	ldr	r2, [r3, #8]
 8003714:	4b31      	ldr	r3, [pc, #196]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003716:	430a      	orrs	r2, r1
 8003718:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	2202      	movs	r2, #2
 8003720:	4013      	ands	r3, r2
 8003722:	d009      	beq.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003724:	4b2d      	ldr	r3, [pc, #180]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003726:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003728:	220c      	movs	r2, #12
 800372a:	4393      	bics	r3, r2
 800372c:	0019      	movs	r1, r3
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	68da      	ldr	r2, [r3, #12]
 8003732:	4b2a      	ldr	r3, [pc, #168]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003734:	430a      	orrs	r2, r1
 8003736:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	2204      	movs	r2, #4
 800373e:	4013      	ands	r3, r2
 8003740:	d009      	beq.n	8003756 <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003742:	4b26      	ldr	r3, [pc, #152]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003744:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003746:	4a2c      	ldr	r2, [pc, #176]	@ (80037f8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8003748:	4013      	ands	r3, r2
 800374a:	0019      	movs	r1, r3
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	691a      	ldr	r2, [r3, #16]
 8003750:	4b22      	ldr	r3, [pc, #136]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003752:	430a      	orrs	r2, r1
 8003754:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	2208      	movs	r2, #8
 800375c:	4013      	ands	r3, r2
 800375e:	d009      	beq.n	8003774 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003760:	4b1e      	ldr	r3, [pc, #120]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003762:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003764:	4a25      	ldr	r2, [pc, #148]	@ (80037fc <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8003766:	4013      	ands	r3, r2
 8003768:	0019      	movs	r1, r3
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	695a      	ldr	r2, [r3, #20]
 800376e:	4b1b      	ldr	r3, [pc, #108]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003770:	430a      	orrs	r2, r1
 8003772:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681a      	ldr	r2, [r3, #0]
 8003778:	2380      	movs	r3, #128	@ 0x80
 800377a:	005b      	lsls	r3, r3, #1
 800377c:	4013      	ands	r3, r2
 800377e:	d009      	beq.n	8003794 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003780:	4b16      	ldr	r3, [pc, #88]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003782:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003784:	4a17      	ldr	r2, [pc, #92]	@ (80037e4 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8003786:	4013      	ands	r3, r2
 8003788:	0019      	movs	r1, r3
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	699a      	ldr	r2, [r3, #24]
 800378e:	4b13      	ldr	r3, [pc, #76]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8003790:	430a      	orrs	r2, r1
 8003792:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	2240      	movs	r2, #64	@ 0x40
 800379a:	4013      	ands	r3, r2
 800379c:	d009      	beq.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800379e:	4b0f      	ldr	r3, [pc, #60]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80037a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037a2:	4a17      	ldr	r2, [pc, #92]	@ (8003800 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 80037a4:	4013      	ands	r3, r2
 80037a6:	0019      	movs	r1, r3
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6a1a      	ldr	r2, [r3, #32]
 80037ac:	4b0b      	ldr	r3, [pc, #44]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80037ae:	430a      	orrs	r2, r1
 80037b0:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	2280      	movs	r2, #128	@ 0x80
 80037b8:	4013      	ands	r3, r2
 80037ba:	d009      	beq.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80037bc:	4b07      	ldr	r3, [pc, #28]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80037be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037c0:	4a10      	ldr	r2, [pc, #64]	@ (8003804 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 80037c2:	4013      	ands	r3, r2
 80037c4:	0019      	movs	r1, r3
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	69da      	ldr	r2, [r3, #28]
 80037ca:	4b04      	ldr	r3, [pc, #16]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80037cc:	430a      	orrs	r2, r1
 80037ce:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80037d0:	2300      	movs	r3, #0
}
 80037d2:	0018      	movs	r0, r3
 80037d4:	46bd      	mov	sp, r7
 80037d6:	b006      	add	sp, #24
 80037d8:	bd80      	pop	{r7, pc}
 80037da:	46c0      	nop			@ (mov r8, r8)
 80037dc:	40021000 	.word	0x40021000
 80037e0:	40007000 	.word	0x40007000
 80037e4:	fffcffff 	.word	0xfffcffff
 80037e8:	fff7ffff 	.word	0xfff7ffff
 80037ec:	00001388 	.word	0x00001388
 80037f0:	ffcfffff 	.word	0xffcfffff
 80037f4:	efffffff 	.word	0xefffffff
 80037f8:	fffff3ff 	.word	0xfffff3ff
 80037fc:	ffffcfff 	.word	0xffffcfff
 8003800:	fbffffff 	.word	0xfbffffff
 8003804:	fff3ffff 	.word	0xfff3ffff

08003808 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b082      	sub	sp, #8
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d101      	bne.n	800381a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	e032      	b.n	8003880 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2239      	movs	r2, #57	@ 0x39
 800381e:	5c9b      	ldrb	r3, [r3, r2]
 8003820:	b2db      	uxtb	r3, r3
 8003822:	2b00      	cmp	r3, #0
 8003824:	d107      	bne.n	8003836 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	2238      	movs	r2, #56	@ 0x38
 800382a:	2100      	movs	r1, #0
 800382c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	0018      	movs	r0, r3
 8003832:	f7fc ffff 	bl	8000834 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2239      	movs	r2, #57	@ 0x39
 800383a:	2102      	movs	r1, #2
 800383c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681a      	ldr	r2, [r3, #0]
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	3304      	adds	r3, #4
 8003846:	0019      	movs	r1, r3
 8003848:	0010      	movs	r0, r2
 800384a:	f000 f8f1 	bl	8003a30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	223e      	movs	r2, #62	@ 0x3e
 8003852:	2101      	movs	r1, #1
 8003854:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	223a      	movs	r2, #58	@ 0x3a
 800385a:	2101      	movs	r1, #1
 800385c:	5499      	strb	r1, [r3, r2]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	223b      	movs	r2, #59	@ 0x3b
 8003862:	2101      	movs	r1, #1
 8003864:	5499      	strb	r1, [r3, r2]
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	223c      	movs	r2, #60	@ 0x3c
 800386a:	2101      	movs	r1, #1
 800386c:	5499      	strb	r1, [r3, r2]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	223d      	movs	r2, #61	@ 0x3d
 8003872:	2101      	movs	r1, #1
 8003874:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2239      	movs	r2, #57	@ 0x39
 800387a:	2101      	movs	r1, #1
 800387c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800387e:	2300      	movs	r3, #0
}
 8003880:	0018      	movs	r0, r3
 8003882:	46bd      	mov	sp, r7
 8003884:	b002      	add	sp, #8
 8003886:	bd80      	pop	{r7, pc}

08003888 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	b084      	sub	sp, #16
 800388c:	af00      	add	r7, sp, #0
 800388e:	6078      	str	r0, [r7, #4]
 8003890:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003892:	230f      	movs	r3, #15
 8003894:	18fb      	adds	r3, r7, r3
 8003896:	2200      	movs	r2, #0
 8003898:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2238      	movs	r2, #56	@ 0x38
 800389e:	5c9b      	ldrb	r3, [r3, r2]
 80038a0:	2b01      	cmp	r3, #1
 80038a2:	d101      	bne.n	80038a8 <HAL_TIM_ConfigClockSource+0x20>
 80038a4:	2302      	movs	r3, #2
 80038a6:	e0bc      	b.n	8003a22 <HAL_TIM_ConfigClockSource+0x19a>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2238      	movs	r2, #56	@ 0x38
 80038ac:	2101      	movs	r1, #1
 80038ae:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2239      	movs	r2, #57	@ 0x39
 80038b4:	2102      	movs	r1, #2
 80038b6:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	689b      	ldr	r3, [r3, #8]
 80038be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80038c0:	68bb      	ldr	r3, [r7, #8]
 80038c2:	2277      	movs	r2, #119	@ 0x77
 80038c4:	4393      	bics	r3, r2
 80038c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80038c8:	68bb      	ldr	r3, [r7, #8]
 80038ca:	4a58      	ldr	r2, [pc, #352]	@ (8003a2c <HAL_TIM_ConfigClockSource+0x1a4>)
 80038cc:	4013      	ands	r3, r2
 80038ce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	68ba      	ldr	r2, [r7, #8]
 80038d6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	2280      	movs	r2, #128	@ 0x80
 80038de:	0192      	lsls	r2, r2, #6
 80038e0:	4293      	cmp	r3, r2
 80038e2:	d040      	beq.n	8003966 <HAL_TIM_ConfigClockSource+0xde>
 80038e4:	2280      	movs	r2, #128	@ 0x80
 80038e6:	0192      	lsls	r2, r2, #6
 80038e8:	4293      	cmp	r3, r2
 80038ea:	d900      	bls.n	80038ee <HAL_TIM_ConfigClockSource+0x66>
 80038ec:	e088      	b.n	8003a00 <HAL_TIM_ConfigClockSource+0x178>
 80038ee:	2280      	movs	r2, #128	@ 0x80
 80038f0:	0152      	lsls	r2, r2, #5
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d100      	bne.n	80038f8 <HAL_TIM_ConfigClockSource+0x70>
 80038f6:	e088      	b.n	8003a0a <HAL_TIM_ConfigClockSource+0x182>
 80038f8:	2280      	movs	r2, #128	@ 0x80
 80038fa:	0152      	lsls	r2, r2, #5
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d900      	bls.n	8003902 <HAL_TIM_ConfigClockSource+0x7a>
 8003900:	e07e      	b.n	8003a00 <HAL_TIM_ConfigClockSource+0x178>
 8003902:	2b70      	cmp	r3, #112	@ 0x70
 8003904:	d018      	beq.n	8003938 <HAL_TIM_ConfigClockSource+0xb0>
 8003906:	d900      	bls.n	800390a <HAL_TIM_ConfigClockSource+0x82>
 8003908:	e07a      	b.n	8003a00 <HAL_TIM_ConfigClockSource+0x178>
 800390a:	2b60      	cmp	r3, #96	@ 0x60
 800390c:	d04f      	beq.n	80039ae <HAL_TIM_ConfigClockSource+0x126>
 800390e:	d900      	bls.n	8003912 <HAL_TIM_ConfigClockSource+0x8a>
 8003910:	e076      	b.n	8003a00 <HAL_TIM_ConfigClockSource+0x178>
 8003912:	2b50      	cmp	r3, #80	@ 0x50
 8003914:	d03b      	beq.n	800398e <HAL_TIM_ConfigClockSource+0x106>
 8003916:	d900      	bls.n	800391a <HAL_TIM_ConfigClockSource+0x92>
 8003918:	e072      	b.n	8003a00 <HAL_TIM_ConfigClockSource+0x178>
 800391a:	2b40      	cmp	r3, #64	@ 0x40
 800391c:	d057      	beq.n	80039ce <HAL_TIM_ConfigClockSource+0x146>
 800391e:	d900      	bls.n	8003922 <HAL_TIM_ConfigClockSource+0x9a>
 8003920:	e06e      	b.n	8003a00 <HAL_TIM_ConfigClockSource+0x178>
 8003922:	2b30      	cmp	r3, #48	@ 0x30
 8003924:	d063      	beq.n	80039ee <HAL_TIM_ConfigClockSource+0x166>
 8003926:	d86b      	bhi.n	8003a00 <HAL_TIM_ConfigClockSource+0x178>
 8003928:	2b20      	cmp	r3, #32
 800392a:	d060      	beq.n	80039ee <HAL_TIM_ConfigClockSource+0x166>
 800392c:	d868      	bhi.n	8003a00 <HAL_TIM_ConfigClockSource+0x178>
 800392e:	2b00      	cmp	r3, #0
 8003930:	d05d      	beq.n	80039ee <HAL_TIM_ConfigClockSource+0x166>
 8003932:	2b10      	cmp	r3, #16
 8003934:	d05b      	beq.n	80039ee <HAL_TIM_ConfigClockSource+0x166>
 8003936:	e063      	b.n	8003a00 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003948:	f000 f950 	bl	8003bec <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	689b      	ldr	r3, [r3, #8]
 8003952:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003954:	68bb      	ldr	r3, [r7, #8]
 8003956:	2277      	movs	r2, #119	@ 0x77
 8003958:	4313      	orrs	r3, r2
 800395a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	68ba      	ldr	r2, [r7, #8]
 8003962:	609a      	str	r2, [r3, #8]
      break;
 8003964:	e052      	b.n	8003a0c <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003976:	f000 f939 	bl	8003bec <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	689a      	ldr	r2, [r3, #8]
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	2180      	movs	r1, #128	@ 0x80
 8003986:	01c9      	lsls	r1, r1, #7
 8003988:	430a      	orrs	r2, r1
 800398a:	609a      	str	r2, [r3, #8]
      break;
 800398c:	e03e      	b.n	8003a0c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800399a:	001a      	movs	r2, r3
 800399c:	f000 f8ac 	bl	8003af8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	2150      	movs	r1, #80	@ 0x50
 80039a6:	0018      	movs	r0, r3
 80039a8:	f000 f906 	bl	8003bb8 <TIM_ITRx_SetConfig>
      break;
 80039ac:	e02e      	b.n	8003a0c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80039ba:	001a      	movs	r2, r3
 80039bc:	f000 f8ca 	bl	8003b54 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	2160      	movs	r1, #96	@ 0x60
 80039c6:	0018      	movs	r0, r3
 80039c8:	f000 f8f6 	bl	8003bb8 <TIM_ITRx_SetConfig>
      break;
 80039cc:	e01e      	b.n	8003a0c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80039da:	001a      	movs	r2, r3
 80039dc:	f000 f88c 	bl	8003af8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	2140      	movs	r1, #64	@ 0x40
 80039e6:	0018      	movs	r0, r3
 80039e8:	f000 f8e6 	bl	8003bb8 <TIM_ITRx_SetConfig>
      break;
 80039ec:	e00e      	b.n	8003a0c <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681a      	ldr	r2, [r3, #0]
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	0019      	movs	r1, r3
 80039f8:	0010      	movs	r0, r2
 80039fa:	f000 f8dd 	bl	8003bb8 <TIM_ITRx_SetConfig>
      break;
 80039fe:	e005      	b.n	8003a0c <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8003a00:	230f      	movs	r3, #15
 8003a02:	18fb      	adds	r3, r7, r3
 8003a04:	2201      	movs	r2, #1
 8003a06:	701a      	strb	r2, [r3, #0]
      break;
 8003a08:	e000      	b.n	8003a0c <HAL_TIM_ConfigClockSource+0x184>
      break;
 8003a0a:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2239      	movs	r2, #57	@ 0x39
 8003a10:	2101      	movs	r1, #1
 8003a12:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2238      	movs	r2, #56	@ 0x38
 8003a18:	2100      	movs	r1, #0
 8003a1a:	5499      	strb	r1, [r3, r2]

  return status;
 8003a1c:	230f      	movs	r3, #15
 8003a1e:	18fb      	adds	r3, r7, r3
 8003a20:	781b      	ldrb	r3, [r3, #0]
}
 8003a22:	0018      	movs	r0, r3
 8003a24:	46bd      	mov	sp, r7
 8003a26:	b004      	add	sp, #16
 8003a28:	bd80      	pop	{r7, pc}
 8003a2a:	46c0      	nop			@ (mov r8, r8)
 8003a2c:	ffff00ff 	.word	0xffff00ff

08003a30 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b084      	sub	sp, #16
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
 8003a38:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a40:	687a      	ldr	r2, [r7, #4]
 8003a42:	2380      	movs	r3, #128	@ 0x80
 8003a44:	05db      	lsls	r3, r3, #23
 8003a46:	429a      	cmp	r2, r3
 8003a48:	d00b      	beq.n	8003a62 <TIM_Base_SetConfig+0x32>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	4a26      	ldr	r2, [pc, #152]	@ (8003ae8 <TIM_Base_SetConfig+0xb8>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d007      	beq.n	8003a62 <TIM_Base_SetConfig+0x32>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	4a25      	ldr	r2, [pc, #148]	@ (8003aec <TIM_Base_SetConfig+0xbc>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d003      	beq.n	8003a62 <TIM_Base_SetConfig+0x32>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	4a24      	ldr	r2, [pc, #144]	@ (8003af0 <TIM_Base_SetConfig+0xc0>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d108      	bne.n	8003a74 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	2270      	movs	r2, #112	@ 0x70
 8003a66:	4393      	bics	r3, r2
 8003a68:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	68fa      	ldr	r2, [r7, #12]
 8003a70:	4313      	orrs	r3, r2
 8003a72:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003a74:	687a      	ldr	r2, [r7, #4]
 8003a76:	2380      	movs	r3, #128	@ 0x80
 8003a78:	05db      	lsls	r3, r3, #23
 8003a7a:	429a      	cmp	r2, r3
 8003a7c:	d00b      	beq.n	8003a96 <TIM_Base_SetConfig+0x66>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	4a19      	ldr	r2, [pc, #100]	@ (8003ae8 <TIM_Base_SetConfig+0xb8>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d007      	beq.n	8003a96 <TIM_Base_SetConfig+0x66>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	4a18      	ldr	r2, [pc, #96]	@ (8003aec <TIM_Base_SetConfig+0xbc>)
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d003      	beq.n	8003a96 <TIM_Base_SetConfig+0x66>
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	4a17      	ldr	r2, [pc, #92]	@ (8003af0 <TIM_Base_SetConfig+0xc0>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d108      	bne.n	8003aa8 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	4a16      	ldr	r2, [pc, #88]	@ (8003af4 <TIM_Base_SetConfig+0xc4>)
 8003a9a:	4013      	ands	r3, r2
 8003a9c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	68db      	ldr	r3, [r3, #12]
 8003aa2:	68fa      	ldr	r2, [r7, #12]
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	2280      	movs	r2, #128	@ 0x80
 8003aac:	4393      	bics	r3, r2
 8003aae:	001a      	movs	r2, r3
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	691b      	ldr	r3, [r3, #16]
 8003ab4:	4313      	orrs	r3, r2
 8003ab6:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	689a      	ldr	r2, [r3, #8]
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	681a      	ldr	r2, [r3, #0]
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	2204      	movs	r2, #4
 8003ace:	431a      	orrs	r2, r3
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2201      	movs	r2, #1
 8003ad8:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	68fa      	ldr	r2, [r7, #12]
 8003ade:	601a      	str	r2, [r3, #0]
}
 8003ae0:	46c0      	nop			@ (mov r8, r8)
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	b004      	add	sp, #16
 8003ae6:	bd80      	pop	{r7, pc}
 8003ae8:	40000400 	.word	0x40000400
 8003aec:	40010800 	.word	0x40010800
 8003af0:	40011400 	.word	0x40011400
 8003af4:	fffffcff 	.word	0xfffffcff

08003af8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b086      	sub	sp, #24
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	60f8      	str	r0, [r7, #12]
 8003b00:	60b9      	str	r1, [r7, #8]
 8003b02:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	6a1b      	ldr	r3, [r3, #32]
 8003b08:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	6a1b      	ldr	r3, [r3, #32]
 8003b0e:	2201      	movs	r2, #1
 8003b10:	4393      	bics	r3, r2
 8003b12:	001a      	movs	r2, r3
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	699b      	ldr	r3, [r3, #24]
 8003b1c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	22f0      	movs	r2, #240	@ 0xf0
 8003b22:	4393      	bics	r3, r2
 8003b24:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	011b      	lsls	r3, r3, #4
 8003b2a:	693a      	ldr	r2, [r7, #16]
 8003b2c:	4313      	orrs	r3, r2
 8003b2e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003b30:	697b      	ldr	r3, [r7, #20]
 8003b32:	220a      	movs	r2, #10
 8003b34:	4393      	bics	r3, r2
 8003b36:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003b38:	697a      	ldr	r2, [r7, #20]
 8003b3a:	68bb      	ldr	r3, [r7, #8]
 8003b3c:	4313      	orrs	r3, r2
 8003b3e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	693a      	ldr	r2, [r7, #16]
 8003b44:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	697a      	ldr	r2, [r7, #20]
 8003b4a:	621a      	str	r2, [r3, #32]
}
 8003b4c:	46c0      	nop			@ (mov r8, r8)
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	b006      	add	sp, #24
 8003b52:	bd80      	pop	{r7, pc}

08003b54 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b086      	sub	sp, #24
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	60f8      	str	r0, [r7, #12]
 8003b5c:	60b9      	str	r1, [r7, #8]
 8003b5e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	6a1b      	ldr	r3, [r3, #32]
 8003b64:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	6a1b      	ldr	r3, [r3, #32]
 8003b6a:	2210      	movs	r2, #16
 8003b6c:	4393      	bics	r3, r2
 8003b6e:	001a      	movs	r2, r3
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	699b      	ldr	r3, [r3, #24]
 8003b78:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003b7a:	693b      	ldr	r3, [r7, #16]
 8003b7c:	4a0d      	ldr	r2, [pc, #52]	@ (8003bb4 <TIM_TI2_ConfigInputStage+0x60>)
 8003b7e:	4013      	ands	r3, r2
 8003b80:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	031b      	lsls	r3, r3, #12
 8003b86:	693a      	ldr	r2, [r7, #16]
 8003b88:	4313      	orrs	r3, r2
 8003b8a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003b8c:	697b      	ldr	r3, [r7, #20]
 8003b8e:	22a0      	movs	r2, #160	@ 0xa0
 8003b90:	4393      	bics	r3, r2
 8003b92:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003b94:	68bb      	ldr	r3, [r7, #8]
 8003b96:	011b      	lsls	r3, r3, #4
 8003b98:	697a      	ldr	r2, [r7, #20]
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	693a      	ldr	r2, [r7, #16]
 8003ba2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	697a      	ldr	r2, [r7, #20]
 8003ba8:	621a      	str	r2, [r3, #32]
}
 8003baa:	46c0      	nop			@ (mov r8, r8)
 8003bac:	46bd      	mov	sp, r7
 8003bae:	b006      	add	sp, #24
 8003bb0:	bd80      	pop	{r7, pc}
 8003bb2:	46c0      	nop			@ (mov r8, r8)
 8003bb4:	ffff0fff 	.word	0xffff0fff

08003bb8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b084      	sub	sp, #16
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
 8003bc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	689b      	ldr	r3, [r3, #8]
 8003bc6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	2270      	movs	r2, #112	@ 0x70
 8003bcc:	4393      	bics	r3, r2
 8003bce:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003bd0:	683a      	ldr	r2, [r7, #0]
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	2207      	movs	r2, #7
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	68fa      	ldr	r2, [r7, #12]
 8003be0:	609a      	str	r2, [r3, #8]
}
 8003be2:	46c0      	nop			@ (mov r8, r8)
 8003be4:	46bd      	mov	sp, r7
 8003be6:	b004      	add	sp, #16
 8003be8:	bd80      	pop	{r7, pc}
	...

08003bec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b086      	sub	sp, #24
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	60f8      	str	r0, [r7, #12]
 8003bf4:	60b9      	str	r1, [r7, #8]
 8003bf6:	607a      	str	r2, [r7, #4]
 8003bf8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	689b      	ldr	r3, [r3, #8]
 8003bfe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c00:	697b      	ldr	r3, [r7, #20]
 8003c02:	4a09      	ldr	r2, [pc, #36]	@ (8003c28 <TIM_ETR_SetConfig+0x3c>)
 8003c04:	4013      	ands	r3, r2
 8003c06:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	021a      	lsls	r2, r3, #8
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	431a      	orrs	r2, r3
 8003c10:	68bb      	ldr	r3, [r7, #8]
 8003c12:	4313      	orrs	r3, r2
 8003c14:	697a      	ldr	r2, [r7, #20]
 8003c16:	4313      	orrs	r3, r2
 8003c18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	697a      	ldr	r2, [r7, #20]
 8003c1e:	609a      	str	r2, [r3, #8]
}
 8003c20:	46c0      	nop			@ (mov r8, r8)
 8003c22:	46bd      	mov	sp, r7
 8003c24:	b006      	add	sp, #24
 8003c26:	bd80      	pop	{r7, pc}
 8003c28:	ffff00ff 	.word	0xffff00ff

08003c2c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b084      	sub	sp, #16
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
 8003c34:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2238      	movs	r2, #56	@ 0x38
 8003c3a:	5c9b      	ldrb	r3, [r3, r2]
 8003c3c:	2b01      	cmp	r3, #1
 8003c3e:	d101      	bne.n	8003c44 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003c40:	2302      	movs	r3, #2
 8003c42:	e047      	b.n	8003cd4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2238      	movs	r2, #56	@ 0x38
 8003c48:	2101      	movs	r1, #1
 8003c4a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2239      	movs	r2, #57	@ 0x39
 8003c50:	2102      	movs	r1, #2
 8003c52:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	685b      	ldr	r3, [r3, #4]
 8003c5a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	689b      	ldr	r3, [r3, #8]
 8003c62:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	2270      	movs	r2, #112	@ 0x70
 8003c68:	4393      	bics	r3, r2
 8003c6a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	68fa      	ldr	r2, [r7, #12]
 8003c72:	4313      	orrs	r3, r2
 8003c74:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	68fa      	ldr	r2, [r7, #12]
 8003c7c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681a      	ldr	r2, [r3, #0]
 8003c82:	2380      	movs	r3, #128	@ 0x80
 8003c84:	05db      	lsls	r3, r3, #23
 8003c86:	429a      	cmp	r2, r3
 8003c88:	d00e      	beq.n	8003ca8 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	4a13      	ldr	r2, [pc, #76]	@ (8003cdc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d009      	beq.n	8003ca8 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	4a11      	ldr	r2, [pc, #68]	@ (8003ce0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d004      	beq.n	8003ca8 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	4a10      	ldr	r2, [pc, #64]	@ (8003ce4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d10c      	bne.n	8003cc2 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003ca8:	68bb      	ldr	r3, [r7, #8]
 8003caa:	2280      	movs	r2, #128	@ 0x80
 8003cac:	4393      	bics	r3, r2
 8003cae:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	68ba      	ldr	r2, [r7, #8]
 8003cb6:	4313      	orrs	r3, r2
 8003cb8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	68ba      	ldr	r2, [r7, #8]
 8003cc0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2239      	movs	r2, #57	@ 0x39
 8003cc6:	2101      	movs	r1, #1
 8003cc8:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	2238      	movs	r2, #56	@ 0x38
 8003cce:	2100      	movs	r1, #0
 8003cd0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003cd2:	2300      	movs	r3, #0
}
 8003cd4:	0018      	movs	r0, r3
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	b004      	add	sp, #16
 8003cda:	bd80      	pop	{r7, pc}
 8003cdc:	40000400 	.word	0x40000400
 8003ce0:	40010800 	.word	0x40010800
 8003ce4:	40011400 	.word	0x40011400

08003ce8 <memset>:
 8003ce8:	0003      	movs	r3, r0
 8003cea:	1882      	adds	r2, r0, r2
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d100      	bne.n	8003cf2 <memset+0xa>
 8003cf0:	4770      	bx	lr
 8003cf2:	7019      	strb	r1, [r3, #0]
 8003cf4:	3301      	adds	r3, #1
 8003cf6:	e7f9      	b.n	8003cec <memset+0x4>

08003cf8 <__libc_init_array>:
 8003cf8:	b570      	push	{r4, r5, r6, lr}
 8003cfa:	2600      	movs	r6, #0
 8003cfc:	4c0c      	ldr	r4, [pc, #48]	@ (8003d30 <__libc_init_array+0x38>)
 8003cfe:	4d0d      	ldr	r5, [pc, #52]	@ (8003d34 <__libc_init_array+0x3c>)
 8003d00:	1b64      	subs	r4, r4, r5
 8003d02:	10a4      	asrs	r4, r4, #2
 8003d04:	42a6      	cmp	r6, r4
 8003d06:	d109      	bne.n	8003d1c <__libc_init_array+0x24>
 8003d08:	2600      	movs	r6, #0
 8003d0a:	f000 f819 	bl	8003d40 <_init>
 8003d0e:	4c0a      	ldr	r4, [pc, #40]	@ (8003d38 <__libc_init_array+0x40>)
 8003d10:	4d0a      	ldr	r5, [pc, #40]	@ (8003d3c <__libc_init_array+0x44>)
 8003d12:	1b64      	subs	r4, r4, r5
 8003d14:	10a4      	asrs	r4, r4, #2
 8003d16:	42a6      	cmp	r6, r4
 8003d18:	d105      	bne.n	8003d26 <__libc_init_array+0x2e>
 8003d1a:	bd70      	pop	{r4, r5, r6, pc}
 8003d1c:	00b3      	lsls	r3, r6, #2
 8003d1e:	58eb      	ldr	r3, [r5, r3]
 8003d20:	4798      	blx	r3
 8003d22:	3601      	adds	r6, #1
 8003d24:	e7ee      	b.n	8003d04 <__libc_init_array+0xc>
 8003d26:	00b3      	lsls	r3, r6, #2
 8003d28:	58eb      	ldr	r3, [r5, r3]
 8003d2a:	4798      	blx	r3
 8003d2c:	3601      	adds	r6, #1
 8003d2e:	e7f2      	b.n	8003d16 <__libc_init_array+0x1e>
 8003d30:	08003d74 	.word	0x08003d74
 8003d34:	08003d74 	.word	0x08003d74
 8003d38:	08003d78 	.word	0x08003d78
 8003d3c:	08003d74 	.word	0x08003d74

08003d40 <_init>:
 8003d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d42:	46c0      	nop			@ (mov r8, r8)
 8003d44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d46:	bc08      	pop	{r3}
 8003d48:	469e      	mov	lr, r3
 8003d4a:	4770      	bx	lr

08003d4c <_fini>:
 8003d4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d4e:	46c0      	nop			@ (mov r8, r8)
 8003d50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d52:	bc08      	pop	{r3}
 8003d54:	469e      	mov	lr, r3
 8003d56:	4770      	bx	lr
