// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
// Date        : Thu May 15 11:24:51 2025
// Host        : 5CD322B2FW running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_Pooling_0_0_sim_netlist.v
// Design      : design_1_Pooling_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_M_AXI_GMEM1_ADDR_WIDTH = "64" *) (* C_M_AXI_GMEM1_ARUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_AWUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM1_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_CACHE_VALUE = "3" *) (* C_M_AXI_GMEM1_DATA_WIDTH = "128" *) 
(* C_M_AXI_GMEM1_ID_WIDTH = "1" *) (* C_M_AXI_GMEM1_PROT_VALUE = "0" *) (* C_M_AXI_GMEM1_RUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM1_USER_VALUE = "0" *) (* C_M_AXI_GMEM1_WUSER_WIDTH = "1" *) (* C_M_AXI_GMEM2_ADDR_WIDTH = "64" *) 
(* C_M_AXI_GMEM2_ARUSER_WIDTH = "1" *) (* C_M_AXI_GMEM2_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM2_BUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM2_CACHE_VALUE = "3" *) (* C_M_AXI_GMEM2_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM2_ID_WIDTH = "1" *) 
(* C_M_AXI_GMEM2_PROT_VALUE = "0" *) (* C_M_AXI_GMEM2_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM2_USER_VALUE = "0" *) 
(* C_M_AXI_GMEM2_WUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_CACHE_VALUE = "3" *) 
(* C_M_AXI_GMEM_DATA_WIDTH = "128" *) (* C_M_AXI_GMEM_ID_WIDTH = "1" *) (* C_M_AXI_GMEM_PROT_VALUE = "0" *) 
(* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_USER_VALUE = "0" *) (* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) 
(* C_S_AXI_CTRL_ADDR_WIDTH = "6" *) (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling
   (ap_clk,
    ap_rst_n,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWID,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWUSER,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WID,
    m_axi_gmem_WUSER,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARID,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARUSER,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RLAST,
    m_axi_gmem_RID,
    m_axi_gmem_RUSER,
    m_axi_gmem_RRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BID,
    m_axi_gmem_BUSER,
    m_axi_gmem1_AWVALID,
    m_axi_gmem1_AWREADY,
    m_axi_gmem1_AWADDR,
    m_axi_gmem1_AWID,
    m_axi_gmem1_AWLEN,
    m_axi_gmem1_AWSIZE,
    m_axi_gmem1_AWBURST,
    m_axi_gmem1_AWLOCK,
    m_axi_gmem1_AWCACHE,
    m_axi_gmem1_AWPROT,
    m_axi_gmem1_AWQOS,
    m_axi_gmem1_AWREGION,
    m_axi_gmem1_AWUSER,
    m_axi_gmem1_WVALID,
    m_axi_gmem1_WREADY,
    m_axi_gmem1_WDATA,
    m_axi_gmem1_WSTRB,
    m_axi_gmem1_WLAST,
    m_axi_gmem1_WID,
    m_axi_gmem1_WUSER,
    m_axi_gmem1_ARVALID,
    m_axi_gmem1_ARREADY,
    m_axi_gmem1_ARADDR,
    m_axi_gmem1_ARID,
    m_axi_gmem1_ARLEN,
    m_axi_gmem1_ARSIZE,
    m_axi_gmem1_ARBURST,
    m_axi_gmem1_ARLOCK,
    m_axi_gmem1_ARCACHE,
    m_axi_gmem1_ARPROT,
    m_axi_gmem1_ARQOS,
    m_axi_gmem1_ARREGION,
    m_axi_gmem1_ARUSER,
    m_axi_gmem1_RVALID,
    m_axi_gmem1_RREADY,
    m_axi_gmem1_RDATA,
    m_axi_gmem1_RLAST,
    m_axi_gmem1_RID,
    m_axi_gmem1_RUSER,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_BVALID,
    m_axi_gmem1_BREADY,
    m_axi_gmem1_BRESP,
    m_axi_gmem1_BID,
    m_axi_gmem1_BUSER,
    m_axi_gmem2_AWVALID,
    m_axi_gmem2_AWREADY,
    m_axi_gmem2_AWADDR,
    m_axi_gmem2_AWID,
    m_axi_gmem2_AWLEN,
    m_axi_gmem2_AWSIZE,
    m_axi_gmem2_AWBURST,
    m_axi_gmem2_AWLOCK,
    m_axi_gmem2_AWCACHE,
    m_axi_gmem2_AWPROT,
    m_axi_gmem2_AWQOS,
    m_axi_gmem2_AWREGION,
    m_axi_gmem2_AWUSER,
    m_axi_gmem2_WVALID,
    m_axi_gmem2_WREADY,
    m_axi_gmem2_WDATA,
    m_axi_gmem2_WSTRB,
    m_axi_gmem2_WLAST,
    m_axi_gmem2_WID,
    m_axi_gmem2_WUSER,
    m_axi_gmem2_ARVALID,
    m_axi_gmem2_ARREADY,
    m_axi_gmem2_ARADDR,
    m_axi_gmem2_ARID,
    m_axi_gmem2_ARLEN,
    m_axi_gmem2_ARSIZE,
    m_axi_gmem2_ARBURST,
    m_axi_gmem2_ARLOCK,
    m_axi_gmem2_ARCACHE,
    m_axi_gmem2_ARPROT,
    m_axi_gmem2_ARQOS,
    m_axi_gmem2_ARREGION,
    m_axi_gmem2_ARUSER,
    m_axi_gmem2_RVALID,
    m_axi_gmem2_RREADY,
    m_axi_gmem2_RDATA,
    m_axi_gmem2_RLAST,
    m_axi_gmem2_RID,
    m_axi_gmem2_RUSER,
    m_axi_gmem2_RRESP,
    m_axi_gmem2_BVALID,
    m_axi_gmem2_BREADY,
    m_axi_gmem2_BRESP,
    m_axi_gmem2_BID,
    m_axi_gmem2_BUSER,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_AWADDR,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  output m_axi_gmem_AWVALID;
  input m_axi_gmem_AWREADY;
  output [63:0]m_axi_gmem_AWADDR;
  output [0:0]m_axi_gmem_AWID;
  output [7:0]m_axi_gmem_AWLEN;
  output [2:0]m_axi_gmem_AWSIZE;
  output [1:0]m_axi_gmem_AWBURST;
  output [1:0]m_axi_gmem_AWLOCK;
  output [3:0]m_axi_gmem_AWCACHE;
  output [2:0]m_axi_gmem_AWPROT;
  output [3:0]m_axi_gmem_AWQOS;
  output [3:0]m_axi_gmem_AWREGION;
  output [0:0]m_axi_gmem_AWUSER;
  output m_axi_gmem_WVALID;
  input m_axi_gmem_WREADY;
  output [127:0]m_axi_gmem_WDATA;
  output [15:0]m_axi_gmem_WSTRB;
  output m_axi_gmem_WLAST;
  output [0:0]m_axi_gmem_WID;
  output [0:0]m_axi_gmem_WUSER;
  output m_axi_gmem_ARVALID;
  input m_axi_gmem_ARREADY;
  output [63:0]m_axi_gmem_ARADDR;
  output [0:0]m_axi_gmem_ARID;
  output [7:0]m_axi_gmem_ARLEN;
  output [2:0]m_axi_gmem_ARSIZE;
  output [1:0]m_axi_gmem_ARBURST;
  output [1:0]m_axi_gmem_ARLOCK;
  output [3:0]m_axi_gmem_ARCACHE;
  output [2:0]m_axi_gmem_ARPROT;
  output [3:0]m_axi_gmem_ARQOS;
  output [3:0]m_axi_gmem_ARREGION;
  output [0:0]m_axi_gmem_ARUSER;
  input m_axi_gmem_RVALID;
  output m_axi_gmem_RREADY;
  input [127:0]m_axi_gmem_RDATA;
  input m_axi_gmem_RLAST;
  input [0:0]m_axi_gmem_RID;
  input [0:0]m_axi_gmem_RUSER;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_BVALID;
  output m_axi_gmem_BREADY;
  input [1:0]m_axi_gmem_BRESP;
  input [0:0]m_axi_gmem_BID;
  input [0:0]m_axi_gmem_BUSER;
  output m_axi_gmem1_AWVALID;
  input m_axi_gmem1_AWREADY;
  output [63:0]m_axi_gmem1_AWADDR;
  output [0:0]m_axi_gmem1_AWID;
  output [7:0]m_axi_gmem1_AWLEN;
  output [2:0]m_axi_gmem1_AWSIZE;
  output [1:0]m_axi_gmem1_AWBURST;
  output [1:0]m_axi_gmem1_AWLOCK;
  output [3:0]m_axi_gmem1_AWCACHE;
  output [2:0]m_axi_gmem1_AWPROT;
  output [3:0]m_axi_gmem1_AWQOS;
  output [3:0]m_axi_gmem1_AWREGION;
  output [0:0]m_axi_gmem1_AWUSER;
  output m_axi_gmem1_WVALID;
  input m_axi_gmem1_WREADY;
  output [127:0]m_axi_gmem1_WDATA;
  output [15:0]m_axi_gmem1_WSTRB;
  output m_axi_gmem1_WLAST;
  output [0:0]m_axi_gmem1_WID;
  output [0:0]m_axi_gmem1_WUSER;
  output m_axi_gmem1_ARVALID;
  input m_axi_gmem1_ARREADY;
  output [63:0]m_axi_gmem1_ARADDR;
  output [0:0]m_axi_gmem1_ARID;
  output [7:0]m_axi_gmem1_ARLEN;
  output [2:0]m_axi_gmem1_ARSIZE;
  output [1:0]m_axi_gmem1_ARBURST;
  output [1:0]m_axi_gmem1_ARLOCK;
  output [3:0]m_axi_gmem1_ARCACHE;
  output [2:0]m_axi_gmem1_ARPROT;
  output [3:0]m_axi_gmem1_ARQOS;
  output [3:0]m_axi_gmem1_ARREGION;
  output [0:0]m_axi_gmem1_ARUSER;
  input m_axi_gmem1_RVALID;
  output m_axi_gmem1_RREADY;
  input [127:0]m_axi_gmem1_RDATA;
  input m_axi_gmem1_RLAST;
  input [0:0]m_axi_gmem1_RID;
  input [0:0]m_axi_gmem1_RUSER;
  input [1:0]m_axi_gmem1_RRESP;
  input m_axi_gmem1_BVALID;
  output m_axi_gmem1_BREADY;
  input [1:0]m_axi_gmem1_BRESP;
  input [0:0]m_axi_gmem1_BID;
  input [0:0]m_axi_gmem1_BUSER;
  output m_axi_gmem2_AWVALID;
  input m_axi_gmem2_AWREADY;
  output [63:0]m_axi_gmem2_AWADDR;
  output [0:0]m_axi_gmem2_AWID;
  output [7:0]m_axi_gmem2_AWLEN;
  output [2:0]m_axi_gmem2_AWSIZE;
  output [1:0]m_axi_gmem2_AWBURST;
  output [1:0]m_axi_gmem2_AWLOCK;
  output [3:0]m_axi_gmem2_AWCACHE;
  output [2:0]m_axi_gmem2_AWPROT;
  output [3:0]m_axi_gmem2_AWQOS;
  output [3:0]m_axi_gmem2_AWREGION;
  output [0:0]m_axi_gmem2_AWUSER;
  output m_axi_gmem2_WVALID;
  input m_axi_gmem2_WREADY;
  output [31:0]m_axi_gmem2_WDATA;
  output [3:0]m_axi_gmem2_WSTRB;
  output m_axi_gmem2_WLAST;
  output [0:0]m_axi_gmem2_WID;
  output [0:0]m_axi_gmem2_WUSER;
  output m_axi_gmem2_ARVALID;
  input m_axi_gmem2_ARREADY;
  output [63:0]m_axi_gmem2_ARADDR;
  output [0:0]m_axi_gmem2_ARID;
  output [7:0]m_axi_gmem2_ARLEN;
  output [2:0]m_axi_gmem2_ARSIZE;
  output [1:0]m_axi_gmem2_ARBURST;
  output [1:0]m_axi_gmem2_ARLOCK;
  output [3:0]m_axi_gmem2_ARCACHE;
  output [2:0]m_axi_gmem2_ARPROT;
  output [3:0]m_axi_gmem2_ARQOS;
  output [3:0]m_axi_gmem2_ARREGION;
  output [0:0]m_axi_gmem2_ARUSER;
  input m_axi_gmem2_RVALID;
  output m_axi_gmem2_RREADY;
  input [31:0]m_axi_gmem2_RDATA;
  input m_axi_gmem2_RLAST;
  input [0:0]m_axi_gmem2_RID;
  input [0:0]m_axi_gmem2_RUSER;
  input [1:0]m_axi_gmem2_RRESP;
  input m_axi_gmem2_BVALID;
  output m_axi_gmem2_BREADY;
  input [1:0]m_axi_gmem2_BRESP;
  input [0:0]m_axi_gmem2_BID;
  input [0:0]m_axi_gmem2_BUSER;
  input s_axi_CTRL_AWVALID;
  output s_axi_CTRL_AWREADY;
  input [5:0]s_axi_CTRL_AWADDR;
  input s_axi_CTRL_WVALID;
  output s_axi_CTRL_WREADY;
  input [31:0]s_axi_CTRL_WDATA;
  input [3:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_ARVALID;
  output s_axi_CTRL_ARREADY;
  input [5:0]s_axi_CTRL_ARADDR;
  output s_axi_CTRL_RVALID;
  input s_axi_CTRL_RREADY;
  output [31:0]s_axi_CTRL_RDATA;
  output [1:0]s_axi_CTRL_RRESP;
  output s_axi_CTRL_BVALID;
  input s_axi_CTRL_BREADY;
  output [1:0]s_axi_CTRL_BRESP;
  output interrupt;

  wire [63:0]I_CH0_ARADDR;
  wire [62:0]I_CH0_AWADDR;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire \ap_CS_fsm_reg_n_0_[7] ;
  wire \ap_CS_fsm_reg_n_0_[8] ;
  wire \ap_CS_fsm_reg_n_0_[9] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire [10:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_rst;
  wire ap_rst_n;
  wire ap_start;
  wire [3:0]\bus_read/fifo_burst/fifo_srl_gen.raddr_reg ;
  wire \bus_read/fifo_burst/we ;
  wire \bus_read/ost_ctrl_info ;
  wire \fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ;
  wire gmem1_BVALID;
  wire gmem1_WREADY;
  wire gmem1_m_axi_U_n_3;
  wire gmem1_m_axi_U_n_7;
  wire gmem2_AWREADY;
  wire gmem2_BVALID;
  wire gmem2_WREADY;
  wire gmem2_m_axi_U_n_4;
  wire gmem_ARADDR1;
  wire gmem_ARREADY;
  wire [7:0]gmem_RDATA;
  wire gmem_RVALID;
  wire [5:0]gmem_addr_reg_447;
  wire gmem_m_axi_U_n_4;
  wire grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_ap_start_reg_reg_n_0;
  wire [7:0]grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem1_WDATA;
  wire [63:6]grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR;
  wire grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_RREADY;
  wire grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_n_0;
  wire grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_n_3;
  wire grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_n_4;
  wire grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_n_7;
  wire grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_ap_start_reg_reg_n_0;
  wire [7:0]grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_m_axi_gmem2_WDATA;
  wire grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_m_axi_gmem_RREADY;
  wire grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_n_2;
  wire grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_n_5;
  wire grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_n_74;
  wire [63:0]in_image;
  wire \in_image_read_reg_166_reg_n_0_[0] ;
  wire \in_image_read_reg_166_reg_n_0_[10] ;
  wire \in_image_read_reg_166_reg_n_0_[11] ;
  wire \in_image_read_reg_166_reg_n_0_[12] ;
  wire \in_image_read_reg_166_reg_n_0_[13] ;
  wire \in_image_read_reg_166_reg_n_0_[14] ;
  wire \in_image_read_reg_166_reg_n_0_[15] ;
  wire \in_image_read_reg_166_reg_n_0_[16] ;
  wire \in_image_read_reg_166_reg_n_0_[17] ;
  wire \in_image_read_reg_166_reg_n_0_[18] ;
  wire \in_image_read_reg_166_reg_n_0_[19] ;
  wire \in_image_read_reg_166_reg_n_0_[1] ;
  wire \in_image_read_reg_166_reg_n_0_[20] ;
  wire \in_image_read_reg_166_reg_n_0_[21] ;
  wire \in_image_read_reg_166_reg_n_0_[22] ;
  wire \in_image_read_reg_166_reg_n_0_[23] ;
  wire \in_image_read_reg_166_reg_n_0_[24] ;
  wire \in_image_read_reg_166_reg_n_0_[25] ;
  wire \in_image_read_reg_166_reg_n_0_[26] ;
  wire \in_image_read_reg_166_reg_n_0_[27] ;
  wire \in_image_read_reg_166_reg_n_0_[28] ;
  wire \in_image_read_reg_166_reg_n_0_[29] ;
  wire \in_image_read_reg_166_reg_n_0_[2] ;
  wire \in_image_read_reg_166_reg_n_0_[30] ;
  wire \in_image_read_reg_166_reg_n_0_[31] ;
  wire \in_image_read_reg_166_reg_n_0_[32] ;
  wire \in_image_read_reg_166_reg_n_0_[33] ;
  wire \in_image_read_reg_166_reg_n_0_[34] ;
  wire \in_image_read_reg_166_reg_n_0_[35] ;
  wire \in_image_read_reg_166_reg_n_0_[36] ;
  wire \in_image_read_reg_166_reg_n_0_[37] ;
  wire \in_image_read_reg_166_reg_n_0_[38] ;
  wire \in_image_read_reg_166_reg_n_0_[39] ;
  wire \in_image_read_reg_166_reg_n_0_[3] ;
  wire \in_image_read_reg_166_reg_n_0_[40] ;
  wire \in_image_read_reg_166_reg_n_0_[41] ;
  wire \in_image_read_reg_166_reg_n_0_[42] ;
  wire \in_image_read_reg_166_reg_n_0_[43] ;
  wire \in_image_read_reg_166_reg_n_0_[44] ;
  wire \in_image_read_reg_166_reg_n_0_[45] ;
  wire \in_image_read_reg_166_reg_n_0_[46] ;
  wire \in_image_read_reg_166_reg_n_0_[47] ;
  wire \in_image_read_reg_166_reg_n_0_[48] ;
  wire \in_image_read_reg_166_reg_n_0_[49] ;
  wire \in_image_read_reg_166_reg_n_0_[4] ;
  wire \in_image_read_reg_166_reg_n_0_[50] ;
  wire \in_image_read_reg_166_reg_n_0_[51] ;
  wire \in_image_read_reg_166_reg_n_0_[52] ;
  wire \in_image_read_reg_166_reg_n_0_[53] ;
  wire \in_image_read_reg_166_reg_n_0_[54] ;
  wire \in_image_read_reg_166_reg_n_0_[55] ;
  wire \in_image_read_reg_166_reg_n_0_[56] ;
  wire \in_image_read_reg_166_reg_n_0_[57] ;
  wire \in_image_read_reg_166_reg_n_0_[58] ;
  wire \in_image_read_reg_166_reg_n_0_[59] ;
  wire \in_image_read_reg_166_reg_n_0_[5] ;
  wire \in_image_read_reg_166_reg_n_0_[60] ;
  wire \in_image_read_reg_166_reg_n_0_[61] ;
  wire \in_image_read_reg_166_reg_n_0_[62] ;
  wire \in_image_read_reg_166_reg_n_0_[63] ;
  wire \in_image_read_reg_166_reg_n_0_[6] ;
  wire \in_image_read_reg_166_reg_n_0_[7] ;
  wire \in_image_read_reg_166_reg_n_0_[8] ;
  wire \in_image_read_reg_166_reg_n_0_[9] ;
  wire interrupt;
  wire \load_unit/fifo_rreq/we ;
  wire [63:0]m_axi_gmem1_AWADDR;
  wire [7:0]m_axi_gmem1_AWLEN;
  wire m_axi_gmem1_AWREADY;
  wire m_axi_gmem1_AWVALID;
  wire m_axi_gmem1_BREADY;
  wire m_axi_gmem1_BVALID;
  wire m_axi_gmem1_RREADY;
  wire m_axi_gmem1_RVALID;
  wire [127:0]m_axi_gmem1_WDATA;
  wire m_axi_gmem1_WLAST;
  wire m_axi_gmem1_WREADY;
  wire [15:0]m_axi_gmem1_WSTRB;
  wire m_axi_gmem1_WVALID;
  wire [63:0]m_axi_gmem2_AWADDR;
  wire [7:0]m_axi_gmem2_AWLEN;
  wire m_axi_gmem2_AWREADY;
  wire m_axi_gmem2_AWVALID;
  wire m_axi_gmem2_BREADY;
  wire m_axi_gmem2_BVALID;
  wire m_axi_gmem2_RREADY;
  wire m_axi_gmem2_RVALID;
  wire [31:0]m_axi_gmem2_WDATA;
  wire m_axi_gmem2_WLAST;
  wire m_axi_gmem2_WREADY;
  wire [3:0]m_axi_gmem2_WSTRB;
  wire m_axi_gmem2_WVALID;
  wire [63:0]m_axi_gmem_ARADDR;
  wire [7:0]m_axi_gmem_ARLEN;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [127:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [63:1]max_pool_image;
  wire [63:1]min_pool_image;
  wire [5:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [5:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire \store_unit/buff_wdata/mOutPtr13_out ;
  wire \store_unit/buff_wdata/re ;
  wire \store_unit/buff_wdata/we ;
  wire \store_unit/buff_wdata/we_0 ;
  wire [62:0]trunc_ln1_reg_178;
  wire [62:0]trunc_ln_reg_172;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_CTRL_s_axi CTRL_s_axi_U
       (.D(ap_NS_fsm[1]),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_CTRL_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_CTRL_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_CTRL_WREADY),
        .Q({ap_CS_fsm_state11,\ap_CS_fsm_reg_n_0_[9] ,\ap_CS_fsm_reg_n_0_[8] ,\ap_CS_fsm_reg_n_0_[7] ,\ap_CS_fsm_reg_n_0_[6] ,ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state1}),
        .\ap_CS_fsm_reg[1] (gmem1_m_axi_U_n_3),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_start(ap_start),
        .gmem1_BVALID(gmem1_BVALID),
        .gmem2_BVALID(gmem2_BVALID),
        .in_image(in_image),
        .\int_isr_reg[0]_0 (gmem1_m_axi_U_n_7),
        .interrupt(interrupt),
        .max_pool_image(max_pool_image),
        .min_pool_image(min_pool_image),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR[5:2]),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(s_axi_CTRL_RDATA),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[6] ),
        .Q(\ap_CS_fsm_reg_n_0_[7] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[7] ),
        .Q(\ap_CS_fsm_reg_n_0_[8] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[8] ),
        .Q(\ap_CS_fsm_reg_n_0_[9] ),
        .R(ap_rst));
  (* srl_bus_name = "U0/\\fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 
       (.A0(\bus_read/fifo_burst/fifo_srl_gen.raddr_reg [0]),
        .A1(\bus_read/fifo_burst/fifo_srl_gen.raddr_reg [1]),
        .A2(\bus_read/fifo_burst/fifo_srl_gen.raddr_reg [2]),
        .A3(\bus_read/fifo_burst/fifo_srl_gen.raddr_reg [3]),
        .CE(\bus_read/fifo_burst/we ),
        .CLK(ap_clk),
        .D(\bus_read/ost_ctrl_info ),
        .Q(\fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi gmem1_m_axi_U
       (.D({ap_NS_fsm[10],ap_NS_fsm[2],ap_NS_fsm[0]}),
        .I_CH0_AWADDR(I_CH0_AWADDR),
        .I_CH0_AWREADY(gmem2_AWREADY),
        .Q({ap_CS_fsm_state11,\ap_CS_fsm_reg_n_0_[9] ,ap_CS_fsm_state2,ap_CS_fsm_state1}),
        .\ap_CS_fsm_reg[10] (gmem1_m_axi_U_n_7),
        .\ap_CS_fsm_reg[1] (gmem1_m_axi_U_n_3),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .\fifo_depth_gt1_gen.dout_reg[62] (trunc_ln_reg_172),
        .\fifo_depth_gt1_gen.dout_reg[62]_0 (trunc_ln1_reg_178),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0] (grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_n_3),
        .gmem1_BVALID(gmem1_BVALID),
        .gmem1_WREADY(gmem1_WREADY),
        .gmem2_BVALID(gmem2_BVALID),
        .m_axi_gmem1_AWADDR(m_axi_gmem1_AWADDR[63:4]),
        .m_axi_gmem1_AWLEN(m_axi_gmem1_AWLEN[3:0]),
        .m_axi_gmem1_AWREADY(m_axi_gmem1_AWREADY),
        .m_axi_gmem1_AWVALID(m_axi_gmem1_AWVALID),
        .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID),
        .m_axi_gmem1_RREADY(m_axi_gmem1_RREADY),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .m_axi_gmem1_WDATA(m_axi_gmem1_WDATA),
        .m_axi_gmem1_WLAST(m_axi_gmem1_WLAST),
        .m_axi_gmem1_WREADY(m_axi_gmem1_WREADY),
        .m_axi_gmem1_WSTRB(m_axi_gmem1_WSTRB),
        .m_axi_gmem1_WVALID(m_axi_gmem1_WVALID),
        .mem_reg(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem1_WDATA),
        .s_ready_t_reg(m_axi_gmem1_BREADY),
        .we(\store_unit/buff_wdata/we ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi gmem2_m_axi_U
       (.I_CH0_AWREADY(gmem2_AWREADY),
        .Q(grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_n_2),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .\data_p1_reg[67] ({m_axi_gmem2_AWLEN[3:0],m_axi_gmem2_AWADDR[63:2]}),
        .dout_vld_reg({ap_CS_fsm_state11,ap_CS_fsm_state6,ap_CS_fsm_state5}),
        .\fifo_depth_gt1_gen.dout_reg[36] ({m_axi_gmem2_WLAST,m_axi_gmem2_WSTRB,m_axi_gmem2_WDATA}),
        .\fifo_depth_gt1_gen.dout_reg[76] (gmem1_m_axi_U_n_3),
        .\fifo_depth_gt1_gen.full_n_reg (gmem2_m_axi_U_n_4),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0] (gmem_m_axi_U_n_4),
        .gmem1_BVALID(gmem1_BVALID),
        .gmem2_BVALID(gmem2_BVALID),
        .gmem2_WREADY(gmem2_WREADY),
        .gmem_ARADDR1(gmem_ARADDR1),
        .in(I_CH0_AWADDR),
        .mOutPtr13_out(\store_unit/buff_wdata/mOutPtr13_out ),
        .m_axi_gmem2_AWREADY(m_axi_gmem2_AWREADY),
        .m_axi_gmem2_AWVALID(m_axi_gmem2_AWVALID),
        .m_axi_gmem2_BVALID(m_axi_gmem2_BVALID),
        .m_axi_gmem2_RREADY(m_axi_gmem2_RREADY),
        .m_axi_gmem2_RVALID(m_axi_gmem2_RVALID),
        .m_axi_gmem2_WREADY(m_axi_gmem2_WREADY),
        .m_axi_gmem2_WVALID(m_axi_gmem2_WVALID),
        .mem_reg(grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_m_axi_gmem2_WDATA),
        .re(\store_unit/buff_wdata/re ),
        .s_ready_t_reg(m_axi_gmem2_BREADY),
        .we(\store_unit/buff_wdata/we_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi gmem_m_axi_U
       (.D({m_axi_gmem_RLAST,m_axi_gmem_RDATA}),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.data_buf_reg[7] (gmem_RDATA),
        .\bus_wide_gen.data_valid_reg (gmem_m_axi_U_n_4),
        .\bus_wide_gen.data_valid_reg_0 (grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_n_0),
        .\could_multi_bursts.burst_valid_reg (m_axi_gmem_ARVALID),
        .\fifo_depth_gt1_gen.dout_reg[0] (\fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ),
        .\fifo_depth_gt1_gen.full_n_reg (grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_n_5),
        .gmem_ARADDR1(gmem_ARADDR1),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_RVALID(gmem_RVALID),
        .grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_RREADY(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_RREADY),
        .grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_m_axi_gmem_RREADY(grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_m_axi_gmem_RREADY),
        .in(I_CH0_ARADDR),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR[63:4]),
        .m_axi_gmem_ARLEN(m_axi_gmem_ARLEN[3:0]),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .ost_ctrl_info(\bus_read/ost_ctrl_info ),
        .out(\bus_read/fifo_burst/fifo_srl_gen.raddr_reg ),
        .s_ready_t_reg(m_axi_gmem_RREADY),
        .we(\bus_read/fifo_burst/we ),
        .we_0(\load_unit/fifo_rreq/we ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2 grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106
       (.D(ap_NS_fsm[4:3]),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .\add_ln25_2_reg_441_reg[63]_0 ({\in_image_read_reg_166_reg_n_0_[63] ,\in_image_read_reg_166_reg_n_0_[62] ,\in_image_read_reg_166_reg_n_0_[61] ,\in_image_read_reg_166_reg_n_0_[60] ,\in_image_read_reg_166_reg_n_0_[59] ,\in_image_read_reg_166_reg_n_0_[58] ,\in_image_read_reg_166_reg_n_0_[57] ,\in_image_read_reg_166_reg_n_0_[56] ,\in_image_read_reg_166_reg_n_0_[55] ,\in_image_read_reg_166_reg_n_0_[54] ,\in_image_read_reg_166_reg_n_0_[53] ,\in_image_read_reg_166_reg_n_0_[52] ,\in_image_read_reg_166_reg_n_0_[51] ,\in_image_read_reg_166_reg_n_0_[50] ,\in_image_read_reg_166_reg_n_0_[49] ,\in_image_read_reg_166_reg_n_0_[48] ,\in_image_read_reg_166_reg_n_0_[47] ,\in_image_read_reg_166_reg_n_0_[46] ,\in_image_read_reg_166_reg_n_0_[45] ,\in_image_read_reg_166_reg_n_0_[44] ,\in_image_read_reg_166_reg_n_0_[43] ,\in_image_read_reg_166_reg_n_0_[42] ,\in_image_read_reg_166_reg_n_0_[41] ,\in_image_read_reg_166_reg_n_0_[40] ,\in_image_read_reg_166_reg_n_0_[39] ,\in_image_read_reg_166_reg_n_0_[38] ,\in_image_read_reg_166_reg_n_0_[37] ,\in_image_read_reg_166_reg_n_0_[36] ,\in_image_read_reg_166_reg_n_0_[35] ,\in_image_read_reg_166_reg_n_0_[34] ,\in_image_read_reg_166_reg_n_0_[33] ,\in_image_read_reg_166_reg_n_0_[32] ,\in_image_read_reg_166_reg_n_0_[31] ,\in_image_read_reg_166_reg_n_0_[30] ,\in_image_read_reg_166_reg_n_0_[29] ,\in_image_read_reg_166_reg_n_0_[28] ,\in_image_read_reg_166_reg_n_0_[27] ,\in_image_read_reg_166_reg_n_0_[26] ,\in_image_read_reg_166_reg_n_0_[25] ,\in_image_read_reg_166_reg_n_0_[24] ,\in_image_read_reg_166_reg_n_0_[23] ,\in_image_read_reg_166_reg_n_0_[22] ,\in_image_read_reg_166_reg_n_0_[21] ,\in_image_read_reg_166_reg_n_0_[20] ,\in_image_read_reg_166_reg_n_0_[19] ,\in_image_read_reg_166_reg_n_0_[18] ,\in_image_read_reg_166_reg_n_0_[17] ,\in_image_read_reg_166_reg_n_0_[16] ,\in_image_read_reg_166_reg_n_0_[15] ,\in_image_read_reg_166_reg_n_0_[14] ,\in_image_read_reg_166_reg_n_0_[13] ,\in_image_read_reg_166_reg_n_0_[12] ,\in_image_read_reg_166_reg_n_0_[11] ,\in_image_read_reg_166_reg_n_0_[10] ,\in_image_read_reg_166_reg_n_0_[9] ,\in_image_read_reg_166_reg_n_0_[8] ,\in_image_read_reg_166_reg_n_0_[7] ,\in_image_read_reg_166_reg_n_0_[6] ,\in_image_read_reg_166_reg_n_0_[5] ,\in_image_read_reg_166_reg_n_0_[4] ,\in_image_read_reg_166_reg_n_0_[3] ,\in_image_read_reg_166_reg_n_0_[2] ,\in_image_read_reg_166_reg_n_0_[1] ,\in_image_read_reg_166_reg_n_0_[0] }),
        .\ap_CS_fsm_reg[0]_0 (grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_n_3),
        .\ap_CS_fsm_reg[2]_0 (grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_n_4),
        .\ap_CS_fsm_reg[2]_1 (grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_n_7),
        .\ap_CS_fsm_reg[3]_0 (grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_n_0),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .gmem1_WREADY(gmem1_WREADY),
        .gmem_ARADDR1(gmem_ARADDR1),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_RVALID(gmem_RVALID),
        .\gmem_addr_read_1_reg_465_reg[7]_0 (gmem_RDATA),
        .\gmem_addr_reg_447_reg[5]_0 (gmem_addr_reg_447),
        .grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR),
        .grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_RREADY(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_RREADY),
        .grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_m_axi_gmem_RREADY(grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_m_axi_gmem_RREADY),
        .\indvar_flatten_fu_96_reg[0]_0 (grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_ap_start_reg_reg_n_0),
        .m_axi_gmem1_WDATA(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem1_WDATA),
        .we(\store_unit/buff_wdata/we ));
  FDRE #(
    .INIT(1'b0)) 
    grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_n_7),
        .Q(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_ap_start_reg_reg_n_0),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4 grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116
       (.D(ap_NS_fsm[6:5]),
        .Q(grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_n_2),
        .\add_ln40_2_reg_441_reg[63]_0 ({\in_image_read_reg_166_reg_n_0_[63] ,\in_image_read_reg_166_reg_n_0_[62] ,\in_image_read_reg_166_reg_n_0_[61] ,\in_image_read_reg_166_reg_n_0_[60] ,\in_image_read_reg_166_reg_n_0_[59] ,\in_image_read_reg_166_reg_n_0_[58] ,\in_image_read_reg_166_reg_n_0_[57] ,\in_image_read_reg_166_reg_n_0_[56] ,\in_image_read_reg_166_reg_n_0_[55] ,\in_image_read_reg_166_reg_n_0_[54] ,\in_image_read_reg_166_reg_n_0_[53] ,\in_image_read_reg_166_reg_n_0_[52] ,\in_image_read_reg_166_reg_n_0_[51] ,\in_image_read_reg_166_reg_n_0_[50] ,\in_image_read_reg_166_reg_n_0_[49] ,\in_image_read_reg_166_reg_n_0_[48] ,\in_image_read_reg_166_reg_n_0_[47] ,\in_image_read_reg_166_reg_n_0_[46] ,\in_image_read_reg_166_reg_n_0_[45] ,\in_image_read_reg_166_reg_n_0_[44] ,\in_image_read_reg_166_reg_n_0_[43] ,\in_image_read_reg_166_reg_n_0_[42] ,\in_image_read_reg_166_reg_n_0_[41] ,\in_image_read_reg_166_reg_n_0_[40] ,\in_image_read_reg_166_reg_n_0_[39] ,\in_image_read_reg_166_reg_n_0_[38] ,\in_image_read_reg_166_reg_n_0_[37] ,\in_image_read_reg_166_reg_n_0_[36] ,\in_image_read_reg_166_reg_n_0_[35] ,\in_image_read_reg_166_reg_n_0_[34] ,\in_image_read_reg_166_reg_n_0_[33] ,\in_image_read_reg_166_reg_n_0_[32] ,\in_image_read_reg_166_reg_n_0_[31] ,\in_image_read_reg_166_reg_n_0_[30] ,\in_image_read_reg_166_reg_n_0_[29] ,\in_image_read_reg_166_reg_n_0_[28] ,\in_image_read_reg_166_reg_n_0_[27] ,\in_image_read_reg_166_reg_n_0_[26] ,\in_image_read_reg_166_reg_n_0_[25] ,\in_image_read_reg_166_reg_n_0_[24] ,\in_image_read_reg_166_reg_n_0_[23] ,\in_image_read_reg_166_reg_n_0_[22] ,\in_image_read_reg_166_reg_n_0_[21] ,\in_image_read_reg_166_reg_n_0_[20] ,\in_image_read_reg_166_reg_n_0_[19] ,\in_image_read_reg_166_reg_n_0_[18] ,\in_image_read_reg_166_reg_n_0_[17] ,\in_image_read_reg_166_reg_n_0_[16] ,\in_image_read_reg_166_reg_n_0_[15] ,\in_image_read_reg_166_reg_n_0_[14] ,\in_image_read_reg_166_reg_n_0_[13] ,\in_image_read_reg_166_reg_n_0_[12] ,\in_image_read_reg_166_reg_n_0_[11] ,\in_image_read_reg_166_reg_n_0_[10] ,\in_image_read_reg_166_reg_n_0_[9] ,\in_image_read_reg_166_reg_n_0_[8] ,\in_image_read_reg_166_reg_n_0_[7] ,\in_image_read_reg_166_reg_n_0_[6] ,\in_image_read_reg_166_reg_n_0_[5] ,\in_image_read_reg_166_reg_n_0_[4] ,\in_image_read_reg_166_reg_n_0_[3] ,\in_image_read_reg_166_reg_n_0_[2] ,\in_image_read_reg_166_reg_n_0_[1] ,\in_image_read_reg_166_reg_n_0_[0] }),
        .\ap_CS_fsm_reg[4] (grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_n_74),
        .\ap_CS_fsm_reg[5] ({ap_CS_fsm_state6,ap_CS_fsm_state5}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .\fifo_depth_gt1_gen.dout_reg[5] (gmem_addr_reg_447),
        .\fifo_depth_gt1_gen.full_n_reg (grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_n_4),
        .gmem2_WREADY(gmem2_WREADY),
        .gmem_ARADDR1(gmem_ARADDR1),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_RVALID(gmem_RVALID),
        .\gmem_addr_read_1_reg_465_reg[7]_0 (gmem_RDATA),
        .grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR),
        .grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_m_axi_gmem_RREADY(grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_m_axi_gmem_RREADY),
        .\icmp_ln38_reg_425_reg[0]_0 (grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_n_5),
        .in(I_CH0_ARADDR),
        .\indvar_flatten8_fu_96_reg[0]_0 (gmem_m_axi_U_n_4),
        .\indvar_flatten8_fu_96_reg[0]_1 (grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_ap_start_reg_reg_n_0),
        .\indvar_flatten8_fu_96_reg[0]_2 (gmem2_m_axi_U_n_4),
        .mOutPtr13_out(\store_unit/buff_wdata/mOutPtr13_out ),
        .\min_val_reg_483_reg[7]_0 (grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_m_axi_gmem2_WDATA),
        .re(\store_unit/buff_wdata/re ),
        .we(\store_unit/buff_wdata/we_0 ),
        .we_0(\load_unit/fifo_rreq/we ));
  FDRE #(
    .INIT(1'b0)) 
    grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_n_74),
        .Q(grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_ap_start_reg_reg_n_0),
        .R(ap_rst));
  FDRE \in_image_read_reg_166_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[0]),
        .Q(\in_image_read_reg_166_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[10]),
        .Q(\in_image_read_reg_166_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[11]),
        .Q(\in_image_read_reg_166_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[12]),
        .Q(\in_image_read_reg_166_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[13]),
        .Q(\in_image_read_reg_166_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[14]),
        .Q(\in_image_read_reg_166_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[15]),
        .Q(\in_image_read_reg_166_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[16]),
        .Q(\in_image_read_reg_166_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[17]),
        .Q(\in_image_read_reg_166_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[18]),
        .Q(\in_image_read_reg_166_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[19]),
        .Q(\in_image_read_reg_166_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[1]),
        .Q(\in_image_read_reg_166_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[20]),
        .Q(\in_image_read_reg_166_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[21]),
        .Q(\in_image_read_reg_166_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[22]),
        .Q(\in_image_read_reg_166_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[23]),
        .Q(\in_image_read_reg_166_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[24]),
        .Q(\in_image_read_reg_166_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[25]),
        .Q(\in_image_read_reg_166_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[26]),
        .Q(\in_image_read_reg_166_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[27]),
        .Q(\in_image_read_reg_166_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[28]),
        .Q(\in_image_read_reg_166_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[29]),
        .Q(\in_image_read_reg_166_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[2]),
        .Q(\in_image_read_reg_166_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[30]),
        .Q(\in_image_read_reg_166_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[31]),
        .Q(\in_image_read_reg_166_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[32]),
        .Q(\in_image_read_reg_166_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[33]),
        .Q(\in_image_read_reg_166_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[34]),
        .Q(\in_image_read_reg_166_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[35]),
        .Q(\in_image_read_reg_166_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[36]),
        .Q(\in_image_read_reg_166_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[37]),
        .Q(\in_image_read_reg_166_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[38]),
        .Q(\in_image_read_reg_166_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[39]),
        .Q(\in_image_read_reg_166_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[3]),
        .Q(\in_image_read_reg_166_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[40]),
        .Q(\in_image_read_reg_166_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[41]),
        .Q(\in_image_read_reg_166_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[42]),
        .Q(\in_image_read_reg_166_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[43]),
        .Q(\in_image_read_reg_166_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[44]),
        .Q(\in_image_read_reg_166_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[45]),
        .Q(\in_image_read_reg_166_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[46]),
        .Q(\in_image_read_reg_166_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[47]),
        .Q(\in_image_read_reg_166_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[48]),
        .Q(\in_image_read_reg_166_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[49]),
        .Q(\in_image_read_reg_166_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[4]),
        .Q(\in_image_read_reg_166_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[50]),
        .Q(\in_image_read_reg_166_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[51]),
        .Q(\in_image_read_reg_166_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[52]),
        .Q(\in_image_read_reg_166_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[53]),
        .Q(\in_image_read_reg_166_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[54]),
        .Q(\in_image_read_reg_166_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[55]),
        .Q(\in_image_read_reg_166_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[56]),
        .Q(\in_image_read_reg_166_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[57]),
        .Q(\in_image_read_reg_166_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[58]),
        .Q(\in_image_read_reg_166_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[59]),
        .Q(\in_image_read_reg_166_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[5]),
        .Q(\in_image_read_reg_166_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[60]),
        .Q(\in_image_read_reg_166_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[61]),
        .Q(\in_image_read_reg_166_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[62]),
        .Q(\in_image_read_reg_166_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[63]),
        .Q(\in_image_read_reg_166_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[6]),
        .Q(\in_image_read_reg_166_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[7]),
        .Q(\in_image_read_reg_166_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[8]),
        .Q(\in_image_read_reg_166_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \in_image_read_reg_166_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(in_image[9]),
        .Q(\in_image_read_reg_166_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[1]),
        .Q(trunc_ln1_reg_178[0]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[11]),
        .Q(trunc_ln1_reg_178[10]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[12]),
        .Q(trunc_ln1_reg_178[11]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[13]),
        .Q(trunc_ln1_reg_178[12]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[14]),
        .Q(trunc_ln1_reg_178[13]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[15]),
        .Q(trunc_ln1_reg_178[14]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[16]),
        .Q(trunc_ln1_reg_178[15]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[17]),
        .Q(trunc_ln1_reg_178[16]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[18]),
        .Q(trunc_ln1_reg_178[17]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[19]),
        .Q(trunc_ln1_reg_178[18]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[20]),
        .Q(trunc_ln1_reg_178[19]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[2]),
        .Q(trunc_ln1_reg_178[1]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[21]),
        .Q(trunc_ln1_reg_178[20]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[22]),
        .Q(trunc_ln1_reg_178[21]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[23]),
        .Q(trunc_ln1_reg_178[22]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[24]),
        .Q(trunc_ln1_reg_178[23]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[25]),
        .Q(trunc_ln1_reg_178[24]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[26]),
        .Q(trunc_ln1_reg_178[25]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[27]),
        .Q(trunc_ln1_reg_178[26]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[28]),
        .Q(trunc_ln1_reg_178[27]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[29]),
        .Q(trunc_ln1_reg_178[28]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[30]),
        .Q(trunc_ln1_reg_178[29]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[3]),
        .Q(trunc_ln1_reg_178[2]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[31]),
        .Q(trunc_ln1_reg_178[30]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[32]),
        .Q(trunc_ln1_reg_178[31]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[33]),
        .Q(trunc_ln1_reg_178[32]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[34]),
        .Q(trunc_ln1_reg_178[33]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[35]),
        .Q(trunc_ln1_reg_178[34]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[36]),
        .Q(trunc_ln1_reg_178[35]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[37]),
        .Q(trunc_ln1_reg_178[36]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[38]),
        .Q(trunc_ln1_reg_178[37]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[39]),
        .Q(trunc_ln1_reg_178[38]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[40]),
        .Q(trunc_ln1_reg_178[39]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[4]),
        .Q(trunc_ln1_reg_178[3]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[41]),
        .Q(trunc_ln1_reg_178[40]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[42]),
        .Q(trunc_ln1_reg_178[41]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[43]),
        .Q(trunc_ln1_reg_178[42]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[44]),
        .Q(trunc_ln1_reg_178[43]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[45]),
        .Q(trunc_ln1_reg_178[44]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[46]),
        .Q(trunc_ln1_reg_178[45]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[47]),
        .Q(trunc_ln1_reg_178[46]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[48]),
        .Q(trunc_ln1_reg_178[47]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[49]),
        .Q(trunc_ln1_reg_178[48]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[50]),
        .Q(trunc_ln1_reg_178[49]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[5]),
        .Q(trunc_ln1_reg_178[4]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[51]),
        .Q(trunc_ln1_reg_178[50]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[52]),
        .Q(trunc_ln1_reg_178[51]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[53]),
        .Q(trunc_ln1_reg_178[52]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[54]),
        .Q(trunc_ln1_reg_178[53]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[55]),
        .Q(trunc_ln1_reg_178[54]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[56]),
        .Q(trunc_ln1_reg_178[55]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[57]),
        .Q(trunc_ln1_reg_178[56]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[58]),
        .Q(trunc_ln1_reg_178[57]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[59]),
        .Q(trunc_ln1_reg_178[58]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[60]),
        .Q(trunc_ln1_reg_178[59]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[6]),
        .Q(trunc_ln1_reg_178[5]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[61]),
        .Q(trunc_ln1_reg_178[60]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[62]),
        .Q(trunc_ln1_reg_178[61]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[63]),
        .Q(trunc_ln1_reg_178[62]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[7]),
        .Q(trunc_ln1_reg_178[6]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[8]),
        .Q(trunc_ln1_reg_178[7]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[9]),
        .Q(trunc_ln1_reg_178[8]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_178_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(min_pool_image[10]),
        .Q(trunc_ln1_reg_178[9]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[1]),
        .Q(trunc_ln_reg_172[0]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[11]),
        .Q(trunc_ln_reg_172[10]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[12]),
        .Q(trunc_ln_reg_172[11]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[13]),
        .Q(trunc_ln_reg_172[12]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[14]),
        .Q(trunc_ln_reg_172[13]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[15]),
        .Q(trunc_ln_reg_172[14]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[16]),
        .Q(trunc_ln_reg_172[15]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[17]),
        .Q(trunc_ln_reg_172[16]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[18]),
        .Q(trunc_ln_reg_172[17]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[19]),
        .Q(trunc_ln_reg_172[18]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[20]),
        .Q(trunc_ln_reg_172[19]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[2]),
        .Q(trunc_ln_reg_172[1]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[21]),
        .Q(trunc_ln_reg_172[20]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[22]),
        .Q(trunc_ln_reg_172[21]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[23]),
        .Q(trunc_ln_reg_172[22]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[24]),
        .Q(trunc_ln_reg_172[23]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[25]),
        .Q(trunc_ln_reg_172[24]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[26]),
        .Q(trunc_ln_reg_172[25]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[27]),
        .Q(trunc_ln_reg_172[26]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[28]),
        .Q(trunc_ln_reg_172[27]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[29]),
        .Q(trunc_ln_reg_172[28]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[30]),
        .Q(trunc_ln_reg_172[29]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[3]),
        .Q(trunc_ln_reg_172[2]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[31]),
        .Q(trunc_ln_reg_172[30]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[32]),
        .Q(trunc_ln_reg_172[31]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[33]),
        .Q(trunc_ln_reg_172[32]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[34]),
        .Q(trunc_ln_reg_172[33]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[35]),
        .Q(trunc_ln_reg_172[34]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[36]),
        .Q(trunc_ln_reg_172[35]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[37]),
        .Q(trunc_ln_reg_172[36]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[38]),
        .Q(trunc_ln_reg_172[37]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[39]),
        .Q(trunc_ln_reg_172[38]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[40]),
        .Q(trunc_ln_reg_172[39]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[4]),
        .Q(trunc_ln_reg_172[3]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[41]),
        .Q(trunc_ln_reg_172[40]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[42]),
        .Q(trunc_ln_reg_172[41]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[43]),
        .Q(trunc_ln_reg_172[42]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[44]),
        .Q(trunc_ln_reg_172[43]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[45]),
        .Q(trunc_ln_reg_172[44]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[46]),
        .Q(trunc_ln_reg_172[45]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[47]),
        .Q(trunc_ln_reg_172[46]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[48]),
        .Q(trunc_ln_reg_172[47]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[49]),
        .Q(trunc_ln_reg_172[48]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[50]),
        .Q(trunc_ln_reg_172[49]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[5]),
        .Q(trunc_ln_reg_172[4]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[51]),
        .Q(trunc_ln_reg_172[50]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[52]),
        .Q(trunc_ln_reg_172[51]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[53]),
        .Q(trunc_ln_reg_172[52]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[54]),
        .Q(trunc_ln_reg_172[53]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[55]),
        .Q(trunc_ln_reg_172[54]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[56]),
        .Q(trunc_ln_reg_172[55]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[57]),
        .Q(trunc_ln_reg_172[56]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[58]),
        .Q(trunc_ln_reg_172[57]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[59]),
        .Q(trunc_ln_reg_172[58]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[60]),
        .Q(trunc_ln_reg_172[59]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[6]),
        .Q(trunc_ln_reg_172[5]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[61]),
        .Q(trunc_ln_reg_172[60]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[62]),
        .Q(trunc_ln_reg_172[61]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[63]),
        .Q(trunc_ln_reg_172[62]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[7]),
        .Q(trunc_ln_reg_172[6]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[8]),
        .Q(trunc_ln_reg_172[7]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[9]),
        .Q(trunc_ln_reg_172[8]),
        .R(1'b0));
  FDRE \trunc_ln_reg_172_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(max_pool_image[10]),
        .Q(trunc_ln_reg_172[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_CTRL_s_axi
   (D,
    ap_start,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_CTRL_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_CTRL_RVALID,
    in_image,
    max_pool_image,
    min_pool_image,
    s_axi_CTRL_RDATA,
    interrupt,
    Q,
    \ap_CS_fsm_reg[1] ,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARADDR,
    ap_rst,
    ap_clk,
    s_axi_CTRL_AWADDR,
    gmem2_BVALID,
    gmem1_BVALID,
    s_axi_CTRL_WDATA,
    \int_isr_reg[0]_0 ,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_RREADY);
  output [0:0]D;
  output ap_start;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_CTRL_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_CTRL_RVALID;
  output [63:0]in_image;
  output [62:0]max_pool_image;
  output [62:0]min_pool_image;
  output [31:0]s_axi_CTRL_RDATA;
  output interrupt;
  input [9:0]Q;
  input \ap_CS_fsm_reg[1] ;
  input s_axi_CTRL_ARVALID;
  input [5:0]s_axi_CTRL_ARADDR;
  input ap_rst;
  input ap_clk;
  input [3:0]s_axi_CTRL_AWADDR;
  input gmem2_BVALID;
  input gmem1_BVALID;
  input [31:0]s_axi_CTRL_WDATA;
  input \int_isr_reg[0]_0 ;
  input s_axi_CTRL_AWVALID;
  input [3:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_WVALID;
  input s_axi_CTRL_BREADY;
  input s_axi_CTRL_RREADY;

  wire [0:0]D;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [9:0]Q;
  wire \ap_CS_fsm[1]_i_2__1_n_0 ;
  wire \ap_CS_fsm[1]_i_3__1_n_0 ;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_0;
  wire auto_restart_status_reg_n_0;
  wire gmem1_BVALID;
  wire gmem2_BVALID;
  wire [63:0]in_image;
  wire int_ap_ready;
  wire int_ap_ready_i_1_n_0;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_0;
  wire int_auto_restart_i_1_n_0;
  wire int_gie_i_1_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire int_in_image;
  wire int_in_image15_out;
  wire int_interrupt0;
  wire int_isr8_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg[0]_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire int_max_pool_image;
  wire int_max_pool_image19_out;
  wire \int_max_pool_image_reg_n_0_[0] ;
  wire int_min_pool_image;
  wire int_min_pool_image23_out;
  wire \int_min_pool_image_reg_n_0_[0] ;
  wire int_task_ap_done;
  wire int_task_ap_done0;
  wire int_task_ap_done_i_1_n_0;
  wire int_task_ap_done_i_3_n_0;
  wire int_task_ap_done_i_4_n_0;
  wire interrupt;
  wire [62:0]max_pool_image;
  wire [62:0]min_pool_image;
  wire [31:0]\or ;
  wire [31:0]or0_out;
  wire [31:0]or1_out;
  wire [31:0]or2_out;
  wire [31:0]or3_out;
  wire [31:0]or4_out;
  wire p_1_in;
  wire p_26_in;
  wire [1:0]p_6_in;
  wire [0:0]p_7_in;
  wire [7:2]p_8_in;
  wire [31:0]rdata_data;
  wire \rdata_data[0]_i_2_n_0 ;
  wire \rdata_data[0]_i_3_n_0 ;
  wire \rdata_data[0]_i_4_n_0 ;
  wire \rdata_data[0]_i_5_n_0 ;
  wire \rdata_data[10]_i_2_n_0 ;
  wire \rdata_data[10]_i_3_n_0 ;
  wire \rdata_data[11]_i_2_n_0 ;
  wire \rdata_data[11]_i_3_n_0 ;
  wire \rdata_data[12]_i_2_n_0 ;
  wire \rdata_data[12]_i_3_n_0 ;
  wire \rdata_data[13]_i_2_n_0 ;
  wire \rdata_data[13]_i_3_n_0 ;
  wire \rdata_data[14]_i_2_n_0 ;
  wire \rdata_data[14]_i_3_n_0 ;
  wire \rdata_data[15]_i_2_n_0 ;
  wire \rdata_data[15]_i_3_n_0 ;
  wire \rdata_data[16]_i_2_n_0 ;
  wire \rdata_data[16]_i_3_n_0 ;
  wire \rdata_data[17]_i_2_n_0 ;
  wire \rdata_data[17]_i_3_n_0 ;
  wire \rdata_data[18]_i_2_n_0 ;
  wire \rdata_data[18]_i_3_n_0 ;
  wire \rdata_data[19]_i_2_n_0 ;
  wire \rdata_data[19]_i_3_n_0 ;
  wire \rdata_data[1]_i_1_n_0 ;
  wire \rdata_data[1]_i_2_n_0 ;
  wire \rdata_data[1]_i_3_n_0 ;
  wire \rdata_data[1]_i_4_n_0 ;
  wire \rdata_data[1]_i_5_n_0 ;
  wire \rdata_data[20]_i_2_n_0 ;
  wire \rdata_data[20]_i_3_n_0 ;
  wire \rdata_data[21]_i_2_n_0 ;
  wire \rdata_data[21]_i_3_n_0 ;
  wire \rdata_data[22]_i_2_n_0 ;
  wire \rdata_data[22]_i_3_n_0 ;
  wire \rdata_data[23]_i_2_n_0 ;
  wire \rdata_data[23]_i_3_n_0 ;
  wire \rdata_data[24]_i_2_n_0 ;
  wire \rdata_data[24]_i_3_n_0 ;
  wire \rdata_data[25]_i_2_n_0 ;
  wire \rdata_data[25]_i_3_n_0 ;
  wire \rdata_data[26]_i_2_n_0 ;
  wire \rdata_data[26]_i_3_n_0 ;
  wire \rdata_data[27]_i_2_n_0 ;
  wire \rdata_data[27]_i_3_n_0 ;
  wire \rdata_data[28]_i_2_n_0 ;
  wire \rdata_data[28]_i_3_n_0 ;
  wire \rdata_data[29]_i_2_n_0 ;
  wire \rdata_data[29]_i_3_n_0 ;
  wire \rdata_data[2]_i_1_n_0 ;
  wire \rdata_data[2]_i_2_n_0 ;
  wire \rdata_data[2]_i_3_n_0 ;
  wire \rdata_data[30]_i_2_n_0 ;
  wire \rdata_data[30]_i_3_n_0 ;
  wire \rdata_data[31]_i_3_n_0 ;
  wire \rdata_data[31]_i_4_n_0 ;
  wire \rdata_data[3]_i_1_n_0 ;
  wire \rdata_data[3]_i_2_n_0 ;
  wire \rdata_data[3]_i_3_n_0 ;
  wire \rdata_data[4]_i_2_n_0 ;
  wire \rdata_data[4]_i_3_n_0 ;
  wire \rdata_data[5]_i_2_n_0 ;
  wire \rdata_data[5]_i_3_n_0 ;
  wire \rdata_data[6]_i_2_n_0 ;
  wire \rdata_data[6]_i_3_n_0 ;
  wire \rdata_data[7]_i_1_n_0 ;
  wire \rdata_data[7]_i_2_n_0 ;
  wire \rdata_data[7]_i_3_n_0 ;
  wire \rdata_data[8]_i_2_n_0 ;
  wire \rdata_data[8]_i_3_n_0 ;
  wire \rdata_data[9]_i_1_n_0 ;
  wire \rdata_data[9]_i_2_n_0 ;
  wire \rdata_data[9]_i_3_n_0 ;
  wire \rdata_data[9]_i_4_n_0 ;
  wire \rdata_data[9]_i_5_n_0 ;
  wire [2:1]rnext;
  wire [5:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARVALID;
  wire [3:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire task_ap_done;
  wire waddr;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;

  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hF727)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_CTRL_ARVALID),
        .I2(s_axi_CTRL_RVALID),
        .I3(s_axi_CTRL_RREADY),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_CTRL_RREADY),
        .I1(s_axi_CTRL_RVALID),
        .I2(s_axi_CTRL_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(rnext[2]));
  (* FSM_ENCODED_STATES = "rddata:100,rdidle:010,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst));
  (* FSM_ENCODED_STATES = "rddata:100,rdidle:010,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(s_axi_CTRL_RVALID),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'hFF0C1D1D)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_CTRL_AWVALID),
        .I3(s_axi_CTRL_BREADY),
        .I4(s_axi_CTRL_BVALID),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_CTRL_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_CTRL_AWVALID),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_CTRL_BREADY),
        .I1(s_axi_CTRL_BVALID),
        .I2(s_axi_CTRL_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "wrdata:0100,wrresp:1000,wridle:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst));
  (* FSM_ENCODED_STATES = "wrdata:0100,wrresp:1000,wridle:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst));
  (* FSM_ENCODED_STATES = "wrdata:0100,wrresp:1000,wridle:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_CTRL_BVALID),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h8888F888)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(\ap_CS_fsm[1]_i_2__1_n_0 ),
        .I3(\ap_CS_fsm[1]_i_3__1_n_0 ),
        .I4(\ap_CS_fsm_reg[1] ),
        .O(D));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\ap_CS_fsm[1]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[1]_i_3__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[5]),
        .I3(Q[2]),
        .O(\ap_CS_fsm[1]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'hEFAA)) 
    auto_restart_status_i_1
       (.I0(p_8_in[7]),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(auto_restart_status_reg_n_0),
        .O(auto_restart_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_0),
        .Q(auto_restart_status_reg_n_0),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_8_in[2]),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    int_ap_ready_i_1
       (.I0(p_8_in[7]),
        .I1(Q[9]),
        .I2(gmem1_BVALID),
        .I3(gmem2_BVALID),
        .I4(int_task_ap_done0),
        .I5(int_ap_ready),
        .O(int_ap_ready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    int_ap_ready_i_2
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_CTRL_ARVALID),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(int_task_ap_done_i_3_n_0),
        .O(int_task_ap_done0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_0),
        .Q(int_ap_ready),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hFFFFBFFFFFFF8000)) 
    int_ap_start_i_1
       (.I0(p_8_in[7]),
        .I1(gmem2_BVALID),
        .I2(gmem1_BVALID),
        .I3(Q[9]),
        .I4(int_ap_start5_out),
        .I5(ap_start),
        .O(int_ap_start_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    int_ap_start_i_2
       (.I0(\int_ier[1]_i_2_n_0 ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_CTRL_WVALID),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(s_axi_CTRL_WDATA[0]),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    int_auto_restart_i_1
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(p_26_in),
        .I4(\int_ier[1]_i_2_n_0 ),
        .I5(p_8_in[7]),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(p_8_in[7]),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    int_gie_i_1
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(p_26_in),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .I5(p_7_in),
        .O(int_gie_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(p_7_in),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(p_26_in),
        .I5(p_6_in[0]),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(p_26_in),
        .I5(p_6_in[1]),
        .O(\int_ier[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \int_ier[1]_i_2 
       (.I0(s_axi_CTRL_WSTRB[0]),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\int_ier[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \int_ier[1]_i_3 
       (.I0(s_axi_CTRL_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .O(p_26_in));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(p_6_in[0]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_6_in[1]),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[0]_i_1 
       (.I0(in_image[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(or4_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[10]_i_1 
       (.I0(in_image[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(or4_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[11]_i_1 
       (.I0(in_image[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(or4_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[12]_i_1 
       (.I0(in_image[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(or4_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[13]_i_1 
       (.I0(in_image[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(or4_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[14]_i_1 
       (.I0(in_image[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(or4_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[15]_i_1 
       (.I0(in_image[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(or4_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[16]_i_1 
       (.I0(in_image[16]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[16]),
        .O(or4_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[17]_i_1 
       (.I0(in_image[17]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[17]),
        .O(or4_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[18]_i_1 
       (.I0(in_image[18]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[18]),
        .O(or4_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[19]_i_1 
       (.I0(in_image[19]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[19]),
        .O(or4_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[1]_i_1 
       (.I0(in_image[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(or4_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[20]_i_1 
       (.I0(in_image[20]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[20]),
        .O(or4_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[21]_i_1 
       (.I0(in_image[21]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[21]),
        .O(or4_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[22]_i_1 
       (.I0(in_image[22]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[22]),
        .O(or4_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[23]_i_1 
       (.I0(in_image[23]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[23]),
        .O(or4_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[24]_i_1 
       (.I0(in_image[24]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[24]),
        .O(or4_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[25]_i_1 
       (.I0(in_image[25]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[25]),
        .O(or4_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[26]_i_1 
       (.I0(in_image[26]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[26]),
        .O(or4_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[27]_i_1 
       (.I0(in_image[27]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[27]),
        .O(or4_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[28]_i_1 
       (.I0(in_image[28]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[28]),
        .O(or4_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[29]_i_1 
       (.I0(in_image[29]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[29]),
        .O(or4_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[2]_i_1 
       (.I0(in_image[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(or4_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[30]_i_1 
       (.I0(in_image[30]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[30]),
        .O(or4_out[30]));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \int_in_image[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .I5(s_axi_CTRL_WVALID),
        .O(int_in_image15_out));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[31]_i_2 
       (.I0(in_image[31]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[31]),
        .O(or4_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[32]_i_1 
       (.I0(in_image[32]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(or3_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[33]_i_1 
       (.I0(in_image[33]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(or3_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[34]_i_1 
       (.I0(in_image[34]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(or3_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[35]_i_1 
       (.I0(in_image[35]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(or3_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[36]_i_1 
       (.I0(in_image[36]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(or3_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[37]_i_1 
       (.I0(in_image[37]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(or3_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[38]_i_1 
       (.I0(in_image[38]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(or3_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[39]_i_1 
       (.I0(in_image[39]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(or3_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[3]_i_1 
       (.I0(in_image[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(or4_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[40]_i_1 
       (.I0(in_image[40]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(or3_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[41]_i_1 
       (.I0(in_image[41]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(or3_out[9]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[42]_i_1 
       (.I0(in_image[42]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(or3_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[43]_i_1 
       (.I0(in_image[43]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(or3_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[44]_i_1 
       (.I0(in_image[44]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(or3_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[45]_i_1 
       (.I0(in_image[45]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(or3_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[46]_i_1 
       (.I0(in_image[46]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(or3_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[47]_i_1 
       (.I0(in_image[47]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(or3_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[48]_i_1 
       (.I0(in_image[48]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[16]),
        .O(or3_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[49]_i_1 
       (.I0(in_image[49]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[17]),
        .O(or3_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[4]_i_1 
       (.I0(in_image[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(or4_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[50]_i_1 
       (.I0(in_image[50]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[18]),
        .O(or3_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[51]_i_1 
       (.I0(in_image[51]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[19]),
        .O(or3_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[52]_i_1 
       (.I0(in_image[52]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[20]),
        .O(or3_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[53]_i_1 
       (.I0(in_image[53]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[21]),
        .O(or3_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[54]_i_1 
       (.I0(in_image[54]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[22]),
        .O(or3_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[55]_i_1 
       (.I0(in_image[55]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[23]),
        .O(or3_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[56]_i_1 
       (.I0(in_image[56]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[24]),
        .O(or3_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[57]_i_1 
       (.I0(in_image[57]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[25]),
        .O(or3_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[58]_i_1 
       (.I0(in_image[58]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[26]),
        .O(or3_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[59]_i_1 
       (.I0(in_image[59]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[27]),
        .O(or3_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[5]_i_1 
       (.I0(in_image[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(or4_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[60]_i_1 
       (.I0(in_image[60]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[28]),
        .O(or3_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[61]_i_1 
       (.I0(in_image[61]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[29]),
        .O(or3_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[62]_i_1 
       (.I0(in_image[62]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[30]),
        .O(or3_out[30]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \int_in_image[63]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .I5(s_axi_CTRL_WVALID),
        .O(int_in_image));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[63]_i_2 
       (.I0(in_image[63]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[31]),
        .O(or3_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[6]_i_1 
       (.I0(in_image[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(or4_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[7]_i_1 
       (.I0(in_image[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(or4_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[8]_i_1 
       (.I0(in_image[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(or4_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in_image[9]_i_1 
       (.I0(in_image[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(or4_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[0] 
       (.C(ap_clk),
        .CE(int_in_image15_out),
        .D(or4_out[0]),
        .Q(in_image[0]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[10] 
       (.C(ap_clk),
        .CE(int_in_image15_out),
        .D(or4_out[10]),
        .Q(in_image[10]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[11] 
       (.C(ap_clk),
        .CE(int_in_image15_out),
        .D(or4_out[11]),
        .Q(in_image[11]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[12] 
       (.C(ap_clk),
        .CE(int_in_image15_out),
        .D(or4_out[12]),
        .Q(in_image[12]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[13] 
       (.C(ap_clk),
        .CE(int_in_image15_out),
        .D(or4_out[13]),
        .Q(in_image[13]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[14] 
       (.C(ap_clk),
        .CE(int_in_image15_out),
        .D(or4_out[14]),
        .Q(in_image[14]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[15] 
       (.C(ap_clk),
        .CE(int_in_image15_out),
        .D(or4_out[15]),
        .Q(in_image[15]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[16] 
       (.C(ap_clk),
        .CE(int_in_image15_out),
        .D(or4_out[16]),
        .Q(in_image[16]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[17] 
       (.C(ap_clk),
        .CE(int_in_image15_out),
        .D(or4_out[17]),
        .Q(in_image[17]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[18] 
       (.C(ap_clk),
        .CE(int_in_image15_out),
        .D(or4_out[18]),
        .Q(in_image[18]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[19] 
       (.C(ap_clk),
        .CE(int_in_image15_out),
        .D(or4_out[19]),
        .Q(in_image[19]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[1] 
       (.C(ap_clk),
        .CE(int_in_image15_out),
        .D(or4_out[1]),
        .Q(in_image[1]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[20] 
       (.C(ap_clk),
        .CE(int_in_image15_out),
        .D(or4_out[20]),
        .Q(in_image[20]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[21] 
       (.C(ap_clk),
        .CE(int_in_image15_out),
        .D(or4_out[21]),
        .Q(in_image[21]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[22] 
       (.C(ap_clk),
        .CE(int_in_image15_out),
        .D(or4_out[22]),
        .Q(in_image[22]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[23] 
       (.C(ap_clk),
        .CE(int_in_image15_out),
        .D(or4_out[23]),
        .Q(in_image[23]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[24] 
       (.C(ap_clk),
        .CE(int_in_image15_out),
        .D(or4_out[24]),
        .Q(in_image[24]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[25] 
       (.C(ap_clk),
        .CE(int_in_image15_out),
        .D(or4_out[25]),
        .Q(in_image[25]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[26] 
       (.C(ap_clk),
        .CE(int_in_image15_out),
        .D(or4_out[26]),
        .Q(in_image[26]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[27] 
       (.C(ap_clk),
        .CE(int_in_image15_out),
        .D(or4_out[27]),
        .Q(in_image[27]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[28] 
       (.C(ap_clk),
        .CE(int_in_image15_out),
        .D(or4_out[28]),
        .Q(in_image[28]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[29] 
       (.C(ap_clk),
        .CE(int_in_image15_out),
        .D(or4_out[29]),
        .Q(in_image[29]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[2] 
       (.C(ap_clk),
        .CE(int_in_image15_out),
        .D(or4_out[2]),
        .Q(in_image[2]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[30] 
       (.C(ap_clk),
        .CE(int_in_image15_out),
        .D(or4_out[30]),
        .Q(in_image[30]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[31] 
       (.C(ap_clk),
        .CE(int_in_image15_out),
        .D(or4_out[31]),
        .Q(in_image[31]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[32] 
       (.C(ap_clk),
        .CE(int_in_image),
        .D(or3_out[0]),
        .Q(in_image[32]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[33] 
       (.C(ap_clk),
        .CE(int_in_image),
        .D(or3_out[1]),
        .Q(in_image[33]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[34] 
       (.C(ap_clk),
        .CE(int_in_image),
        .D(or3_out[2]),
        .Q(in_image[34]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[35] 
       (.C(ap_clk),
        .CE(int_in_image),
        .D(or3_out[3]),
        .Q(in_image[35]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[36] 
       (.C(ap_clk),
        .CE(int_in_image),
        .D(or3_out[4]),
        .Q(in_image[36]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[37] 
       (.C(ap_clk),
        .CE(int_in_image),
        .D(or3_out[5]),
        .Q(in_image[37]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[38] 
       (.C(ap_clk),
        .CE(int_in_image),
        .D(or3_out[6]),
        .Q(in_image[38]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[39] 
       (.C(ap_clk),
        .CE(int_in_image),
        .D(or3_out[7]),
        .Q(in_image[39]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[3] 
       (.C(ap_clk),
        .CE(int_in_image15_out),
        .D(or4_out[3]),
        .Q(in_image[3]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[40] 
       (.C(ap_clk),
        .CE(int_in_image),
        .D(or3_out[8]),
        .Q(in_image[40]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[41] 
       (.C(ap_clk),
        .CE(int_in_image),
        .D(or3_out[9]),
        .Q(in_image[41]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[42] 
       (.C(ap_clk),
        .CE(int_in_image),
        .D(or3_out[10]),
        .Q(in_image[42]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[43] 
       (.C(ap_clk),
        .CE(int_in_image),
        .D(or3_out[11]),
        .Q(in_image[43]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[44] 
       (.C(ap_clk),
        .CE(int_in_image),
        .D(or3_out[12]),
        .Q(in_image[44]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[45] 
       (.C(ap_clk),
        .CE(int_in_image),
        .D(or3_out[13]),
        .Q(in_image[45]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[46] 
       (.C(ap_clk),
        .CE(int_in_image),
        .D(or3_out[14]),
        .Q(in_image[46]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[47] 
       (.C(ap_clk),
        .CE(int_in_image),
        .D(or3_out[15]),
        .Q(in_image[47]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[48] 
       (.C(ap_clk),
        .CE(int_in_image),
        .D(or3_out[16]),
        .Q(in_image[48]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[49] 
       (.C(ap_clk),
        .CE(int_in_image),
        .D(or3_out[17]),
        .Q(in_image[49]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[4] 
       (.C(ap_clk),
        .CE(int_in_image15_out),
        .D(or4_out[4]),
        .Q(in_image[4]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[50] 
       (.C(ap_clk),
        .CE(int_in_image),
        .D(or3_out[18]),
        .Q(in_image[50]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[51] 
       (.C(ap_clk),
        .CE(int_in_image),
        .D(or3_out[19]),
        .Q(in_image[51]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[52] 
       (.C(ap_clk),
        .CE(int_in_image),
        .D(or3_out[20]),
        .Q(in_image[52]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[53] 
       (.C(ap_clk),
        .CE(int_in_image),
        .D(or3_out[21]),
        .Q(in_image[53]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[54] 
       (.C(ap_clk),
        .CE(int_in_image),
        .D(or3_out[22]),
        .Q(in_image[54]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[55] 
       (.C(ap_clk),
        .CE(int_in_image),
        .D(or3_out[23]),
        .Q(in_image[55]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[56] 
       (.C(ap_clk),
        .CE(int_in_image),
        .D(or3_out[24]),
        .Q(in_image[56]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[57] 
       (.C(ap_clk),
        .CE(int_in_image),
        .D(or3_out[25]),
        .Q(in_image[57]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[58] 
       (.C(ap_clk),
        .CE(int_in_image),
        .D(or3_out[26]),
        .Q(in_image[58]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[59] 
       (.C(ap_clk),
        .CE(int_in_image),
        .D(or3_out[27]),
        .Q(in_image[59]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[5] 
       (.C(ap_clk),
        .CE(int_in_image15_out),
        .D(or4_out[5]),
        .Q(in_image[5]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[60] 
       (.C(ap_clk),
        .CE(int_in_image),
        .D(or3_out[28]),
        .Q(in_image[60]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[61] 
       (.C(ap_clk),
        .CE(int_in_image),
        .D(or3_out[29]),
        .Q(in_image[61]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[62] 
       (.C(ap_clk),
        .CE(int_in_image),
        .D(or3_out[30]),
        .Q(in_image[62]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[63] 
       (.C(ap_clk),
        .CE(int_in_image),
        .D(or3_out[31]),
        .Q(in_image[63]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[6] 
       (.C(ap_clk),
        .CE(int_in_image15_out),
        .D(or4_out[6]),
        .Q(in_image[6]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[7] 
       (.C(ap_clk),
        .CE(int_in_image15_out),
        .D(or4_out[7]),
        .Q(in_image[7]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[8] 
       (.C(ap_clk),
        .CE(int_in_image15_out),
        .D(or4_out[8]),
        .Q(in_image[8]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_in_image_reg[9] 
       (.C(ap_clk),
        .CE(int_in_image15_out),
        .D(or4_out[9]),
        .Q(in_image[9]),
        .R(ap_rst));
  LUT3 #(
    .INIT(8'hE0)) 
    int_interrupt_i_1
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(p_1_in),
        .I2(p_7_in),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(int_isr8_out),
        .I2(\int_isr_reg[0]_0 ),
        .I3(p_6_in[0]),
        .I4(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(p_26_in),
        .O(int_isr8_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(int_isr8_out),
        .I2(p_6_in[1]),
        .I3(\int_isr_reg[0]_0 ),
        .I4(p_1_in),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(p_1_in),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[0]_i_1 
       (.I0(\int_max_pool_image_reg_n_0_[0] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(or2_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[10]_i_1 
       (.I0(max_pool_image[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(or2_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[11]_i_1 
       (.I0(max_pool_image[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(or2_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[12]_i_1 
       (.I0(max_pool_image[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(or2_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[13]_i_1 
       (.I0(max_pool_image[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(or2_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[14]_i_1 
       (.I0(max_pool_image[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(or2_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[15]_i_1 
       (.I0(max_pool_image[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(or2_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[16]_i_1 
       (.I0(max_pool_image[15]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[16]),
        .O(or2_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[17]_i_1 
       (.I0(max_pool_image[16]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[17]),
        .O(or2_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[18]_i_1 
       (.I0(max_pool_image[17]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[18]),
        .O(or2_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[19]_i_1 
       (.I0(max_pool_image[18]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[19]),
        .O(or2_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[1]_i_1 
       (.I0(max_pool_image[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(or2_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[20]_i_1 
       (.I0(max_pool_image[19]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[20]),
        .O(or2_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[21]_i_1 
       (.I0(max_pool_image[20]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[21]),
        .O(or2_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[22]_i_1 
       (.I0(max_pool_image[21]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[22]),
        .O(or2_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[23]_i_1 
       (.I0(max_pool_image[22]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[23]),
        .O(or2_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[24]_i_1 
       (.I0(max_pool_image[23]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[24]),
        .O(or2_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[25]_i_1 
       (.I0(max_pool_image[24]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[25]),
        .O(or2_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[26]_i_1 
       (.I0(max_pool_image[25]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[26]),
        .O(or2_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[27]_i_1 
       (.I0(max_pool_image[26]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[27]),
        .O(or2_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[28]_i_1 
       (.I0(max_pool_image[27]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[28]),
        .O(or2_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[29]_i_1 
       (.I0(max_pool_image[28]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[29]),
        .O(or2_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[2]_i_1 
       (.I0(max_pool_image[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(or2_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[30]_i_1 
       (.I0(max_pool_image[29]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[30]),
        .O(or2_out[30]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \int_max_pool_image[31]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(s_axi_CTRL_WVALID),
        .I5(\FSM_onehot_wstate_reg[2]_0 ),
        .O(int_max_pool_image19_out));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[31]_i_2 
       (.I0(max_pool_image[30]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[31]),
        .O(or2_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[32]_i_1 
       (.I0(max_pool_image[31]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(or1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[33]_i_1 
       (.I0(max_pool_image[32]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(or1_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[34]_i_1 
       (.I0(max_pool_image[33]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(or1_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[35]_i_1 
       (.I0(max_pool_image[34]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(or1_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[36]_i_1 
       (.I0(max_pool_image[35]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(or1_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[37]_i_1 
       (.I0(max_pool_image[36]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(or1_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[38]_i_1 
       (.I0(max_pool_image[37]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(or1_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[39]_i_1 
       (.I0(max_pool_image[38]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(or1_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[3]_i_1 
       (.I0(max_pool_image[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(or2_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[40]_i_1 
       (.I0(max_pool_image[39]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(or1_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[41]_i_1 
       (.I0(max_pool_image[40]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(or1_out[9]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[42]_i_1 
       (.I0(max_pool_image[41]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(or1_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[43]_i_1 
       (.I0(max_pool_image[42]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(or1_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[44]_i_1 
       (.I0(max_pool_image[43]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(or1_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[45]_i_1 
       (.I0(max_pool_image[44]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(or1_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[46]_i_1 
       (.I0(max_pool_image[45]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(or1_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[47]_i_1 
       (.I0(max_pool_image[46]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(or1_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[48]_i_1 
       (.I0(max_pool_image[47]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[16]),
        .O(or1_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[49]_i_1 
       (.I0(max_pool_image[48]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[17]),
        .O(or1_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[4]_i_1 
       (.I0(max_pool_image[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(or2_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[50]_i_1 
       (.I0(max_pool_image[49]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[18]),
        .O(or1_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[51]_i_1 
       (.I0(max_pool_image[50]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[19]),
        .O(or1_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[52]_i_1 
       (.I0(max_pool_image[51]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[20]),
        .O(or1_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[53]_i_1 
       (.I0(max_pool_image[52]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[21]),
        .O(or1_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[54]_i_1 
       (.I0(max_pool_image[53]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[22]),
        .O(or1_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[55]_i_1 
       (.I0(max_pool_image[54]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[23]),
        .O(or1_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[56]_i_1 
       (.I0(max_pool_image[55]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[24]),
        .O(or1_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[57]_i_1 
       (.I0(max_pool_image[56]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[25]),
        .O(or1_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[58]_i_1 
       (.I0(max_pool_image[57]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[26]),
        .O(or1_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[59]_i_1 
       (.I0(max_pool_image[58]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[27]),
        .O(or1_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[5]_i_1 
       (.I0(max_pool_image[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(or2_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[60]_i_1 
       (.I0(max_pool_image[59]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[28]),
        .O(or1_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[61]_i_1 
       (.I0(max_pool_image[60]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[29]),
        .O(or1_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[62]_i_1 
       (.I0(max_pool_image[61]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[30]),
        .O(or1_out[30]));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \int_max_pool_image[63]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .I5(s_axi_CTRL_WVALID),
        .O(int_max_pool_image));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[63]_i_2 
       (.I0(max_pool_image[62]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[31]),
        .O(or1_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[6]_i_1 
       (.I0(max_pool_image[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(or2_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[7]_i_1 
       (.I0(max_pool_image[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(or2_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[8]_i_1 
       (.I0(max_pool_image[7]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(or2_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_max_pool_image[9]_i_1 
       (.I0(max_pool_image[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(or2_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[0] 
       (.C(ap_clk),
        .CE(int_max_pool_image19_out),
        .D(or2_out[0]),
        .Q(\int_max_pool_image_reg_n_0_[0] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[10] 
       (.C(ap_clk),
        .CE(int_max_pool_image19_out),
        .D(or2_out[10]),
        .Q(max_pool_image[9]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[11] 
       (.C(ap_clk),
        .CE(int_max_pool_image19_out),
        .D(or2_out[11]),
        .Q(max_pool_image[10]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[12] 
       (.C(ap_clk),
        .CE(int_max_pool_image19_out),
        .D(or2_out[12]),
        .Q(max_pool_image[11]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[13] 
       (.C(ap_clk),
        .CE(int_max_pool_image19_out),
        .D(or2_out[13]),
        .Q(max_pool_image[12]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[14] 
       (.C(ap_clk),
        .CE(int_max_pool_image19_out),
        .D(or2_out[14]),
        .Q(max_pool_image[13]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[15] 
       (.C(ap_clk),
        .CE(int_max_pool_image19_out),
        .D(or2_out[15]),
        .Q(max_pool_image[14]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[16] 
       (.C(ap_clk),
        .CE(int_max_pool_image19_out),
        .D(or2_out[16]),
        .Q(max_pool_image[15]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[17] 
       (.C(ap_clk),
        .CE(int_max_pool_image19_out),
        .D(or2_out[17]),
        .Q(max_pool_image[16]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[18] 
       (.C(ap_clk),
        .CE(int_max_pool_image19_out),
        .D(or2_out[18]),
        .Q(max_pool_image[17]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[19] 
       (.C(ap_clk),
        .CE(int_max_pool_image19_out),
        .D(or2_out[19]),
        .Q(max_pool_image[18]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[1] 
       (.C(ap_clk),
        .CE(int_max_pool_image19_out),
        .D(or2_out[1]),
        .Q(max_pool_image[0]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[20] 
       (.C(ap_clk),
        .CE(int_max_pool_image19_out),
        .D(or2_out[20]),
        .Q(max_pool_image[19]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[21] 
       (.C(ap_clk),
        .CE(int_max_pool_image19_out),
        .D(or2_out[21]),
        .Q(max_pool_image[20]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[22] 
       (.C(ap_clk),
        .CE(int_max_pool_image19_out),
        .D(or2_out[22]),
        .Q(max_pool_image[21]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[23] 
       (.C(ap_clk),
        .CE(int_max_pool_image19_out),
        .D(or2_out[23]),
        .Q(max_pool_image[22]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[24] 
       (.C(ap_clk),
        .CE(int_max_pool_image19_out),
        .D(or2_out[24]),
        .Q(max_pool_image[23]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[25] 
       (.C(ap_clk),
        .CE(int_max_pool_image19_out),
        .D(or2_out[25]),
        .Q(max_pool_image[24]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[26] 
       (.C(ap_clk),
        .CE(int_max_pool_image19_out),
        .D(or2_out[26]),
        .Q(max_pool_image[25]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[27] 
       (.C(ap_clk),
        .CE(int_max_pool_image19_out),
        .D(or2_out[27]),
        .Q(max_pool_image[26]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[28] 
       (.C(ap_clk),
        .CE(int_max_pool_image19_out),
        .D(or2_out[28]),
        .Q(max_pool_image[27]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[29] 
       (.C(ap_clk),
        .CE(int_max_pool_image19_out),
        .D(or2_out[29]),
        .Q(max_pool_image[28]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[2] 
       (.C(ap_clk),
        .CE(int_max_pool_image19_out),
        .D(or2_out[2]),
        .Q(max_pool_image[1]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[30] 
       (.C(ap_clk),
        .CE(int_max_pool_image19_out),
        .D(or2_out[30]),
        .Q(max_pool_image[29]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[31] 
       (.C(ap_clk),
        .CE(int_max_pool_image19_out),
        .D(or2_out[31]),
        .Q(max_pool_image[30]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[32] 
       (.C(ap_clk),
        .CE(int_max_pool_image),
        .D(or1_out[0]),
        .Q(max_pool_image[31]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[33] 
       (.C(ap_clk),
        .CE(int_max_pool_image),
        .D(or1_out[1]),
        .Q(max_pool_image[32]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[34] 
       (.C(ap_clk),
        .CE(int_max_pool_image),
        .D(or1_out[2]),
        .Q(max_pool_image[33]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[35] 
       (.C(ap_clk),
        .CE(int_max_pool_image),
        .D(or1_out[3]),
        .Q(max_pool_image[34]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[36] 
       (.C(ap_clk),
        .CE(int_max_pool_image),
        .D(or1_out[4]),
        .Q(max_pool_image[35]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[37] 
       (.C(ap_clk),
        .CE(int_max_pool_image),
        .D(or1_out[5]),
        .Q(max_pool_image[36]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[38] 
       (.C(ap_clk),
        .CE(int_max_pool_image),
        .D(or1_out[6]),
        .Q(max_pool_image[37]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[39] 
       (.C(ap_clk),
        .CE(int_max_pool_image),
        .D(or1_out[7]),
        .Q(max_pool_image[38]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[3] 
       (.C(ap_clk),
        .CE(int_max_pool_image19_out),
        .D(or2_out[3]),
        .Q(max_pool_image[2]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[40] 
       (.C(ap_clk),
        .CE(int_max_pool_image),
        .D(or1_out[8]),
        .Q(max_pool_image[39]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[41] 
       (.C(ap_clk),
        .CE(int_max_pool_image),
        .D(or1_out[9]),
        .Q(max_pool_image[40]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[42] 
       (.C(ap_clk),
        .CE(int_max_pool_image),
        .D(or1_out[10]),
        .Q(max_pool_image[41]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[43] 
       (.C(ap_clk),
        .CE(int_max_pool_image),
        .D(or1_out[11]),
        .Q(max_pool_image[42]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[44] 
       (.C(ap_clk),
        .CE(int_max_pool_image),
        .D(or1_out[12]),
        .Q(max_pool_image[43]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[45] 
       (.C(ap_clk),
        .CE(int_max_pool_image),
        .D(or1_out[13]),
        .Q(max_pool_image[44]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[46] 
       (.C(ap_clk),
        .CE(int_max_pool_image),
        .D(or1_out[14]),
        .Q(max_pool_image[45]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[47] 
       (.C(ap_clk),
        .CE(int_max_pool_image),
        .D(or1_out[15]),
        .Q(max_pool_image[46]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[48] 
       (.C(ap_clk),
        .CE(int_max_pool_image),
        .D(or1_out[16]),
        .Q(max_pool_image[47]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[49] 
       (.C(ap_clk),
        .CE(int_max_pool_image),
        .D(or1_out[17]),
        .Q(max_pool_image[48]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[4] 
       (.C(ap_clk),
        .CE(int_max_pool_image19_out),
        .D(or2_out[4]),
        .Q(max_pool_image[3]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[50] 
       (.C(ap_clk),
        .CE(int_max_pool_image),
        .D(or1_out[18]),
        .Q(max_pool_image[49]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[51] 
       (.C(ap_clk),
        .CE(int_max_pool_image),
        .D(or1_out[19]),
        .Q(max_pool_image[50]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[52] 
       (.C(ap_clk),
        .CE(int_max_pool_image),
        .D(or1_out[20]),
        .Q(max_pool_image[51]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[53] 
       (.C(ap_clk),
        .CE(int_max_pool_image),
        .D(or1_out[21]),
        .Q(max_pool_image[52]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[54] 
       (.C(ap_clk),
        .CE(int_max_pool_image),
        .D(or1_out[22]),
        .Q(max_pool_image[53]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[55] 
       (.C(ap_clk),
        .CE(int_max_pool_image),
        .D(or1_out[23]),
        .Q(max_pool_image[54]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[56] 
       (.C(ap_clk),
        .CE(int_max_pool_image),
        .D(or1_out[24]),
        .Q(max_pool_image[55]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[57] 
       (.C(ap_clk),
        .CE(int_max_pool_image),
        .D(or1_out[25]),
        .Q(max_pool_image[56]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[58] 
       (.C(ap_clk),
        .CE(int_max_pool_image),
        .D(or1_out[26]),
        .Q(max_pool_image[57]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[59] 
       (.C(ap_clk),
        .CE(int_max_pool_image),
        .D(or1_out[27]),
        .Q(max_pool_image[58]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[5] 
       (.C(ap_clk),
        .CE(int_max_pool_image19_out),
        .D(or2_out[5]),
        .Q(max_pool_image[4]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[60] 
       (.C(ap_clk),
        .CE(int_max_pool_image),
        .D(or1_out[28]),
        .Q(max_pool_image[59]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[61] 
       (.C(ap_clk),
        .CE(int_max_pool_image),
        .D(or1_out[29]),
        .Q(max_pool_image[60]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[62] 
       (.C(ap_clk),
        .CE(int_max_pool_image),
        .D(or1_out[30]),
        .Q(max_pool_image[61]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[63] 
       (.C(ap_clk),
        .CE(int_max_pool_image),
        .D(or1_out[31]),
        .Q(max_pool_image[62]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[6] 
       (.C(ap_clk),
        .CE(int_max_pool_image19_out),
        .D(or2_out[6]),
        .Q(max_pool_image[5]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[7] 
       (.C(ap_clk),
        .CE(int_max_pool_image19_out),
        .D(or2_out[7]),
        .Q(max_pool_image[6]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[8] 
       (.C(ap_clk),
        .CE(int_max_pool_image19_out),
        .D(or2_out[8]),
        .Q(max_pool_image[7]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_pool_image_reg[9] 
       (.C(ap_clk),
        .CE(int_max_pool_image19_out),
        .D(or2_out[9]),
        .Q(max_pool_image[8]),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[0]_i_1 
       (.I0(\int_min_pool_image_reg_n_0_[0] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(or0_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[10]_i_1 
       (.I0(min_pool_image[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(or0_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[11]_i_1 
       (.I0(min_pool_image[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(or0_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[12]_i_1 
       (.I0(min_pool_image[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(or0_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[13]_i_1 
       (.I0(min_pool_image[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(or0_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[14]_i_1 
       (.I0(min_pool_image[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(or0_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[15]_i_1 
       (.I0(min_pool_image[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(or0_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[16]_i_1 
       (.I0(min_pool_image[15]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[16]),
        .O(or0_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[17]_i_1 
       (.I0(min_pool_image[16]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[17]),
        .O(or0_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[18]_i_1 
       (.I0(min_pool_image[17]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[18]),
        .O(or0_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[19]_i_1 
       (.I0(min_pool_image[18]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[19]),
        .O(or0_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[1]_i_1 
       (.I0(min_pool_image[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(or0_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[20]_i_1 
       (.I0(min_pool_image[19]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[20]),
        .O(or0_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[21]_i_1 
       (.I0(min_pool_image[20]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[21]),
        .O(or0_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[22]_i_1 
       (.I0(min_pool_image[21]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[22]),
        .O(or0_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[23]_i_1 
       (.I0(min_pool_image[22]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[23]),
        .O(or0_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[24]_i_1 
       (.I0(min_pool_image[23]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[24]),
        .O(or0_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[25]_i_1 
       (.I0(min_pool_image[24]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[25]),
        .O(or0_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[26]_i_1 
       (.I0(min_pool_image[25]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[26]),
        .O(or0_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[27]_i_1 
       (.I0(min_pool_image[26]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[27]),
        .O(or0_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[28]_i_1 
       (.I0(min_pool_image[27]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[28]),
        .O(or0_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[29]_i_1 
       (.I0(min_pool_image[28]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[29]),
        .O(or0_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[2]_i_1 
       (.I0(min_pool_image[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(or0_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[30]_i_1 
       (.I0(min_pool_image[29]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[30]),
        .O(or0_out[30]));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \int_min_pool_image[31]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(s_axi_CTRL_WVALID),
        .I5(\FSM_onehot_wstate_reg[2]_0 ),
        .O(int_min_pool_image23_out));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[31]_i_2 
       (.I0(min_pool_image[30]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[31]),
        .O(or0_out[31]));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[32]_i_1 
       (.I0(min_pool_image[31]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(\or [0]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[33]_i_1 
       (.I0(min_pool_image[32]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(\or [1]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[34]_i_1 
       (.I0(min_pool_image[33]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(\or [2]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[35]_i_1 
       (.I0(min_pool_image[34]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(\or [3]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[36]_i_1 
       (.I0(min_pool_image[35]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(\or [4]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[37]_i_1 
       (.I0(min_pool_image[36]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(\or [5]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[38]_i_1 
       (.I0(min_pool_image[37]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(\or [6]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[39]_i_1 
       (.I0(min_pool_image[38]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(\or [7]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[3]_i_1 
       (.I0(min_pool_image[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(or0_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[40]_i_1 
       (.I0(min_pool_image[39]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(\or [8]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[41]_i_1 
       (.I0(min_pool_image[40]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(\or [9]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[42]_i_1 
       (.I0(min_pool_image[41]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(\or [10]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[43]_i_1 
       (.I0(min_pool_image[42]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(\or [11]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[44]_i_1 
       (.I0(min_pool_image[43]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(\or [12]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[45]_i_1 
       (.I0(min_pool_image[44]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(\or [13]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[46]_i_1 
       (.I0(min_pool_image[45]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(\or [14]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[47]_i_1 
       (.I0(min_pool_image[46]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(\or [15]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[48]_i_1 
       (.I0(min_pool_image[47]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[16]),
        .O(\or [16]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[49]_i_1 
       (.I0(min_pool_image[48]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[17]),
        .O(\or [17]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[4]_i_1 
       (.I0(min_pool_image[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(or0_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[50]_i_1 
       (.I0(min_pool_image[49]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[18]),
        .O(\or [18]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[51]_i_1 
       (.I0(min_pool_image[50]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[19]),
        .O(\or [19]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[52]_i_1 
       (.I0(min_pool_image[51]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[20]),
        .O(\or [20]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[53]_i_1 
       (.I0(min_pool_image[52]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[21]),
        .O(\or [21]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[54]_i_1 
       (.I0(min_pool_image[53]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[22]),
        .O(\or [22]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[55]_i_1 
       (.I0(min_pool_image[54]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(s_axi_CTRL_WDATA[23]),
        .O(\or [23]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[56]_i_1 
       (.I0(min_pool_image[55]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[24]),
        .O(\or [24]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[57]_i_1 
       (.I0(min_pool_image[56]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[25]),
        .O(\or [25]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[58]_i_1 
       (.I0(min_pool_image[57]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[26]),
        .O(\or [26]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[59]_i_1 
       (.I0(min_pool_image[58]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[27]),
        .O(\or [27]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[5]_i_1 
       (.I0(min_pool_image[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(or0_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[60]_i_1 
       (.I0(min_pool_image[59]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[28]),
        .O(\or [28]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[61]_i_1 
       (.I0(min_pool_image[60]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[29]),
        .O(\or [29]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[62]_i_1 
       (.I0(min_pool_image[61]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[30]),
        .O(\or [30]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \int_min_pool_image[63]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(s_axi_CTRL_WVALID),
        .I5(\FSM_onehot_wstate_reg[2]_0 ),
        .O(int_min_pool_image));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[63]_i_2 
       (.I0(min_pool_image[62]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(s_axi_CTRL_WDATA[31]),
        .O(\or [31]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[6]_i_1 
       (.I0(min_pool_image[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(or0_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[7]_i_1 
       (.I0(min_pool_image[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(or0_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[8]_i_1 
       (.I0(min_pool_image[7]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(or0_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_min_pool_image[9]_i_1 
       (.I0(min_pool_image[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(or0_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[0] 
       (.C(ap_clk),
        .CE(int_min_pool_image23_out),
        .D(or0_out[0]),
        .Q(\int_min_pool_image_reg_n_0_[0] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[10] 
       (.C(ap_clk),
        .CE(int_min_pool_image23_out),
        .D(or0_out[10]),
        .Q(min_pool_image[9]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[11] 
       (.C(ap_clk),
        .CE(int_min_pool_image23_out),
        .D(or0_out[11]),
        .Q(min_pool_image[10]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[12] 
       (.C(ap_clk),
        .CE(int_min_pool_image23_out),
        .D(or0_out[12]),
        .Q(min_pool_image[11]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[13] 
       (.C(ap_clk),
        .CE(int_min_pool_image23_out),
        .D(or0_out[13]),
        .Q(min_pool_image[12]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[14] 
       (.C(ap_clk),
        .CE(int_min_pool_image23_out),
        .D(or0_out[14]),
        .Q(min_pool_image[13]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[15] 
       (.C(ap_clk),
        .CE(int_min_pool_image23_out),
        .D(or0_out[15]),
        .Q(min_pool_image[14]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[16] 
       (.C(ap_clk),
        .CE(int_min_pool_image23_out),
        .D(or0_out[16]),
        .Q(min_pool_image[15]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[17] 
       (.C(ap_clk),
        .CE(int_min_pool_image23_out),
        .D(or0_out[17]),
        .Q(min_pool_image[16]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[18] 
       (.C(ap_clk),
        .CE(int_min_pool_image23_out),
        .D(or0_out[18]),
        .Q(min_pool_image[17]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[19] 
       (.C(ap_clk),
        .CE(int_min_pool_image23_out),
        .D(or0_out[19]),
        .Q(min_pool_image[18]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[1] 
       (.C(ap_clk),
        .CE(int_min_pool_image23_out),
        .D(or0_out[1]),
        .Q(min_pool_image[0]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[20] 
       (.C(ap_clk),
        .CE(int_min_pool_image23_out),
        .D(or0_out[20]),
        .Q(min_pool_image[19]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[21] 
       (.C(ap_clk),
        .CE(int_min_pool_image23_out),
        .D(or0_out[21]),
        .Q(min_pool_image[20]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[22] 
       (.C(ap_clk),
        .CE(int_min_pool_image23_out),
        .D(or0_out[22]),
        .Q(min_pool_image[21]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[23] 
       (.C(ap_clk),
        .CE(int_min_pool_image23_out),
        .D(or0_out[23]),
        .Q(min_pool_image[22]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[24] 
       (.C(ap_clk),
        .CE(int_min_pool_image23_out),
        .D(or0_out[24]),
        .Q(min_pool_image[23]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[25] 
       (.C(ap_clk),
        .CE(int_min_pool_image23_out),
        .D(or0_out[25]),
        .Q(min_pool_image[24]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[26] 
       (.C(ap_clk),
        .CE(int_min_pool_image23_out),
        .D(or0_out[26]),
        .Q(min_pool_image[25]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[27] 
       (.C(ap_clk),
        .CE(int_min_pool_image23_out),
        .D(or0_out[27]),
        .Q(min_pool_image[26]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[28] 
       (.C(ap_clk),
        .CE(int_min_pool_image23_out),
        .D(or0_out[28]),
        .Q(min_pool_image[27]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[29] 
       (.C(ap_clk),
        .CE(int_min_pool_image23_out),
        .D(or0_out[29]),
        .Q(min_pool_image[28]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[2] 
       (.C(ap_clk),
        .CE(int_min_pool_image23_out),
        .D(or0_out[2]),
        .Q(min_pool_image[1]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[30] 
       (.C(ap_clk),
        .CE(int_min_pool_image23_out),
        .D(or0_out[30]),
        .Q(min_pool_image[29]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[31] 
       (.C(ap_clk),
        .CE(int_min_pool_image23_out),
        .D(or0_out[31]),
        .Q(min_pool_image[30]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[32] 
       (.C(ap_clk),
        .CE(int_min_pool_image),
        .D(\or [0]),
        .Q(min_pool_image[31]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[33] 
       (.C(ap_clk),
        .CE(int_min_pool_image),
        .D(\or [1]),
        .Q(min_pool_image[32]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[34] 
       (.C(ap_clk),
        .CE(int_min_pool_image),
        .D(\or [2]),
        .Q(min_pool_image[33]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[35] 
       (.C(ap_clk),
        .CE(int_min_pool_image),
        .D(\or [3]),
        .Q(min_pool_image[34]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[36] 
       (.C(ap_clk),
        .CE(int_min_pool_image),
        .D(\or [4]),
        .Q(min_pool_image[35]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[37] 
       (.C(ap_clk),
        .CE(int_min_pool_image),
        .D(\or [5]),
        .Q(min_pool_image[36]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[38] 
       (.C(ap_clk),
        .CE(int_min_pool_image),
        .D(\or [6]),
        .Q(min_pool_image[37]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[39] 
       (.C(ap_clk),
        .CE(int_min_pool_image),
        .D(\or [7]),
        .Q(min_pool_image[38]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[3] 
       (.C(ap_clk),
        .CE(int_min_pool_image23_out),
        .D(or0_out[3]),
        .Q(min_pool_image[2]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[40] 
       (.C(ap_clk),
        .CE(int_min_pool_image),
        .D(\or [8]),
        .Q(min_pool_image[39]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[41] 
       (.C(ap_clk),
        .CE(int_min_pool_image),
        .D(\or [9]),
        .Q(min_pool_image[40]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[42] 
       (.C(ap_clk),
        .CE(int_min_pool_image),
        .D(\or [10]),
        .Q(min_pool_image[41]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[43] 
       (.C(ap_clk),
        .CE(int_min_pool_image),
        .D(\or [11]),
        .Q(min_pool_image[42]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[44] 
       (.C(ap_clk),
        .CE(int_min_pool_image),
        .D(\or [12]),
        .Q(min_pool_image[43]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[45] 
       (.C(ap_clk),
        .CE(int_min_pool_image),
        .D(\or [13]),
        .Q(min_pool_image[44]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[46] 
       (.C(ap_clk),
        .CE(int_min_pool_image),
        .D(\or [14]),
        .Q(min_pool_image[45]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[47] 
       (.C(ap_clk),
        .CE(int_min_pool_image),
        .D(\or [15]),
        .Q(min_pool_image[46]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[48] 
       (.C(ap_clk),
        .CE(int_min_pool_image),
        .D(\or [16]),
        .Q(min_pool_image[47]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[49] 
       (.C(ap_clk),
        .CE(int_min_pool_image),
        .D(\or [17]),
        .Q(min_pool_image[48]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[4] 
       (.C(ap_clk),
        .CE(int_min_pool_image23_out),
        .D(or0_out[4]),
        .Q(min_pool_image[3]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[50] 
       (.C(ap_clk),
        .CE(int_min_pool_image),
        .D(\or [18]),
        .Q(min_pool_image[49]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[51] 
       (.C(ap_clk),
        .CE(int_min_pool_image),
        .D(\or [19]),
        .Q(min_pool_image[50]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[52] 
       (.C(ap_clk),
        .CE(int_min_pool_image),
        .D(\or [20]),
        .Q(min_pool_image[51]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[53] 
       (.C(ap_clk),
        .CE(int_min_pool_image),
        .D(\or [21]),
        .Q(min_pool_image[52]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[54] 
       (.C(ap_clk),
        .CE(int_min_pool_image),
        .D(\or [22]),
        .Q(min_pool_image[53]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[55] 
       (.C(ap_clk),
        .CE(int_min_pool_image),
        .D(\or [23]),
        .Q(min_pool_image[54]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[56] 
       (.C(ap_clk),
        .CE(int_min_pool_image),
        .D(\or [24]),
        .Q(min_pool_image[55]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[57] 
       (.C(ap_clk),
        .CE(int_min_pool_image),
        .D(\or [25]),
        .Q(min_pool_image[56]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[58] 
       (.C(ap_clk),
        .CE(int_min_pool_image),
        .D(\or [26]),
        .Q(min_pool_image[57]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[59] 
       (.C(ap_clk),
        .CE(int_min_pool_image),
        .D(\or [27]),
        .Q(min_pool_image[58]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[5] 
       (.C(ap_clk),
        .CE(int_min_pool_image23_out),
        .D(or0_out[5]),
        .Q(min_pool_image[4]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[60] 
       (.C(ap_clk),
        .CE(int_min_pool_image),
        .D(\or [28]),
        .Q(min_pool_image[59]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[61] 
       (.C(ap_clk),
        .CE(int_min_pool_image),
        .D(\or [29]),
        .Q(min_pool_image[60]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[62] 
       (.C(ap_clk),
        .CE(int_min_pool_image),
        .D(\or [30]),
        .Q(min_pool_image[61]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[63] 
       (.C(ap_clk),
        .CE(int_min_pool_image),
        .D(\or [31]),
        .Q(min_pool_image[62]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[6] 
       (.C(ap_clk),
        .CE(int_min_pool_image23_out),
        .D(or0_out[6]),
        .Q(min_pool_image[5]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[7] 
       (.C(ap_clk),
        .CE(int_min_pool_image23_out),
        .D(or0_out[7]),
        .Q(min_pool_image[6]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[8] 
       (.C(ap_clk),
        .CE(int_min_pool_image23_out),
        .D(or0_out[8]),
        .Q(min_pool_image[7]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_pool_image_reg[9] 
       (.C(ap_clk),
        .CE(int_min_pool_image23_out),
        .D(or0_out[9]),
        .Q(min_pool_image[8]),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hFBFFFFFFAAAAAAAA)) 
    int_task_ap_done_i_1
       (.I0(task_ap_done),
        .I1(int_task_ap_done_i_3_n_0),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(ar_hs),
        .I4(int_task_ap_done_i_4_n_0),
        .I5(int_task_ap_done),
        .O(int_task_ap_done_i_1_n_0));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    int_task_ap_done_i_2
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(p_8_in[2]),
        .I3(auto_restart_status_reg_n_0),
        .I4(\int_isr_reg[0]_0 ),
        .O(task_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h01)) 
    int_task_ap_done_i_3
       (.I0(s_axi_CTRL_ARADDR[0]),
        .I1(s_axi_CTRL_ARADDR[1]),
        .I2(s_axi_CTRL_ARADDR[2]),
        .O(int_task_ap_done_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_task_ap_done_i_4
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .O(int_task_ap_done_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_0),
        .Q(int_task_ap_done),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[0]_i_1 
       (.I0(\rdata_data[0]_i_2_n_0 ),
        .I1(\rdata_data[0]_i_3_n_0 ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .O(rdata_data[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF05040004)) 
    \rdata_data[0]_i_2 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(p_7_in),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(in_image[32]),
        .I5(\rdata_data[0]_i_4_n_0 ),
        .O(\rdata_data[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAEEAAAAAAAA)) 
    \rdata_data[0]_i_3 
       (.I0(\rdata_data[0]_i_5_n_0 ),
        .I1(p_6_in[0]),
        .I2(\int_min_pool_image_reg_n_0_[0] ),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7351624000000000)) 
    \rdata_data[0]_i_4 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(min_pool_image[31]),
        .I3(\int_max_pool_image_reg_n_0_[0] ),
        .I4(\int_isr_reg_n_0_[0] ),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000073516240)) 
    \rdata_data[0]_i_5 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(max_pool_image[31]),
        .I3(in_image[0]),
        .I4(ap_start),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[10]_i_1 
       (.I0(\rdata_data[10]_i_2_n_0 ),
        .I1(\rdata_data[10]_i_3_n_0 ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .O(rdata_data[10]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[10]_i_2 
       (.I0(in_image[42]),
        .I1(max_pool_image[9]),
        .I2(min_pool_image[41]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[10]_i_3 
       (.I0(in_image[10]),
        .I1(max_pool_image[41]),
        .I2(min_pool_image[9]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[11]_i_1 
       (.I0(\rdata_data[11]_i_2_n_0 ),
        .I1(\rdata_data[11]_i_3_n_0 ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .O(rdata_data[11]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[11]_i_2 
       (.I0(in_image[43]),
        .I1(max_pool_image[10]),
        .I2(min_pool_image[42]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[11]_i_3 
       (.I0(in_image[11]),
        .I1(max_pool_image[42]),
        .I2(min_pool_image[10]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[12]_i_1 
       (.I0(\rdata_data[12]_i_2_n_0 ),
        .I1(\rdata_data[12]_i_3_n_0 ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .O(rdata_data[12]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[12]_i_2 
       (.I0(in_image[44]),
        .I1(max_pool_image[11]),
        .I2(min_pool_image[43]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[12]_i_3 
       (.I0(in_image[12]),
        .I1(max_pool_image[43]),
        .I2(min_pool_image[11]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[13]_i_1 
       (.I0(\rdata_data[13]_i_2_n_0 ),
        .I1(\rdata_data[13]_i_3_n_0 ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .O(rdata_data[13]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[13]_i_2 
       (.I0(in_image[45]),
        .I1(max_pool_image[12]),
        .I2(min_pool_image[44]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[13]_i_3 
       (.I0(in_image[13]),
        .I1(max_pool_image[44]),
        .I2(min_pool_image[12]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[14]_i_1 
       (.I0(\rdata_data[14]_i_2_n_0 ),
        .I1(\rdata_data[14]_i_3_n_0 ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .O(rdata_data[14]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[14]_i_2 
       (.I0(in_image[46]),
        .I1(max_pool_image[13]),
        .I2(min_pool_image[45]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[14]_i_3 
       (.I0(in_image[14]),
        .I1(max_pool_image[45]),
        .I2(min_pool_image[13]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[15]_i_1 
       (.I0(\rdata_data[15]_i_2_n_0 ),
        .I1(\rdata_data[15]_i_3_n_0 ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .O(rdata_data[15]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[15]_i_2 
       (.I0(in_image[47]),
        .I1(max_pool_image[14]),
        .I2(min_pool_image[46]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[15]_i_3 
       (.I0(in_image[15]),
        .I1(max_pool_image[46]),
        .I2(min_pool_image[14]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[16]_i_1 
       (.I0(\rdata_data[16]_i_2_n_0 ),
        .I1(\rdata_data[16]_i_3_n_0 ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .O(rdata_data[16]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[16]_i_2 
       (.I0(in_image[48]),
        .I1(max_pool_image[15]),
        .I2(min_pool_image[47]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[16]_i_3 
       (.I0(in_image[16]),
        .I1(max_pool_image[47]),
        .I2(min_pool_image[15]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[17]_i_1 
       (.I0(\rdata_data[17]_i_2_n_0 ),
        .I1(\rdata_data[17]_i_3_n_0 ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .O(rdata_data[17]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[17]_i_2 
       (.I0(in_image[49]),
        .I1(max_pool_image[16]),
        .I2(min_pool_image[48]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[17]_i_3 
       (.I0(in_image[17]),
        .I1(max_pool_image[48]),
        .I2(min_pool_image[16]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[18]_i_1 
       (.I0(\rdata_data[18]_i_2_n_0 ),
        .I1(\rdata_data[18]_i_3_n_0 ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .O(rdata_data[18]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[18]_i_2 
       (.I0(in_image[50]),
        .I1(max_pool_image[17]),
        .I2(min_pool_image[49]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[18]_i_3 
       (.I0(in_image[18]),
        .I1(max_pool_image[49]),
        .I2(min_pool_image[17]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[19]_i_1 
       (.I0(\rdata_data[19]_i_2_n_0 ),
        .I1(\rdata_data[19]_i_3_n_0 ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .O(rdata_data[19]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[19]_i_2 
       (.I0(in_image[51]),
        .I1(max_pool_image[18]),
        .I2(min_pool_image[50]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[19]_i_3 
       (.I0(in_image[19]),
        .I1(max_pool_image[50]),
        .I2(min_pool_image[18]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0AAAAC0C0AAAA)) 
    \rdata_data[1]_i_1 
       (.I0(\rdata_data[1]_i_2_n_0 ),
        .I1(in_image[33]),
        .I2(\rdata_data[1]_i_3_n_0 ),
        .I3(\rdata_data[1]_i_4_n_0 ),
        .I4(s_axi_CTRL_ARADDR[2]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAEEAAAAAAAA)) 
    \rdata_data[1]_i_2 
       (.I0(\rdata_data[1]_i_5_n_0 ),
        .I1(p_6_in[1]),
        .I2(min_pool_image[0]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \rdata_data[1]_i_3 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata_data[1]_i_4 
       (.I0(p_1_in),
        .I1(max_pool_image[0]),
        .I2(min_pool_image[32]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .O(\rdata_data[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000073516240)) 
    \rdata_data[1]_i_5 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(max_pool_image[32]),
        .I3(in_image[1]),
        .I4(int_task_ap_done),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[20]_i_1 
       (.I0(\rdata_data[20]_i_2_n_0 ),
        .I1(\rdata_data[20]_i_3_n_0 ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .O(rdata_data[20]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[20]_i_2 
       (.I0(in_image[52]),
        .I1(max_pool_image[19]),
        .I2(min_pool_image[51]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[20]_i_3 
       (.I0(in_image[20]),
        .I1(max_pool_image[51]),
        .I2(min_pool_image[19]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[21]_i_1 
       (.I0(\rdata_data[21]_i_2_n_0 ),
        .I1(\rdata_data[21]_i_3_n_0 ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .O(rdata_data[21]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[21]_i_2 
       (.I0(in_image[53]),
        .I1(max_pool_image[20]),
        .I2(min_pool_image[52]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[21]_i_3 
       (.I0(in_image[21]),
        .I1(max_pool_image[52]),
        .I2(min_pool_image[20]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[21]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[22]_i_1 
       (.I0(\rdata_data[22]_i_2_n_0 ),
        .I1(\rdata_data[22]_i_3_n_0 ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .O(rdata_data[22]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[22]_i_2 
       (.I0(in_image[54]),
        .I1(max_pool_image[21]),
        .I2(min_pool_image[53]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[22]_i_3 
       (.I0(in_image[22]),
        .I1(max_pool_image[53]),
        .I2(min_pool_image[21]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[22]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[23]_i_1 
       (.I0(\rdata_data[23]_i_2_n_0 ),
        .I1(\rdata_data[23]_i_3_n_0 ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .O(rdata_data[23]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[23]_i_2 
       (.I0(in_image[55]),
        .I1(max_pool_image[22]),
        .I2(min_pool_image[54]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[23]_i_3 
       (.I0(in_image[23]),
        .I1(max_pool_image[54]),
        .I2(min_pool_image[22]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[24]_i_1 
       (.I0(\rdata_data[24]_i_2_n_0 ),
        .I1(\rdata_data[24]_i_3_n_0 ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .O(rdata_data[24]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[24]_i_2 
       (.I0(in_image[56]),
        .I1(max_pool_image[23]),
        .I2(min_pool_image[55]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[24]_i_3 
       (.I0(in_image[24]),
        .I1(max_pool_image[55]),
        .I2(min_pool_image[23]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[25]_i_1 
       (.I0(\rdata_data[25]_i_2_n_0 ),
        .I1(\rdata_data[25]_i_3_n_0 ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .O(rdata_data[25]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[25]_i_2 
       (.I0(in_image[57]),
        .I1(max_pool_image[24]),
        .I2(min_pool_image[56]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[25]_i_3 
       (.I0(in_image[25]),
        .I1(max_pool_image[56]),
        .I2(min_pool_image[24]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[25]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[26]_i_1 
       (.I0(\rdata_data[26]_i_2_n_0 ),
        .I1(\rdata_data[26]_i_3_n_0 ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .O(rdata_data[26]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[26]_i_2 
       (.I0(in_image[58]),
        .I1(max_pool_image[25]),
        .I2(min_pool_image[57]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[26]_i_3 
       (.I0(in_image[26]),
        .I1(max_pool_image[57]),
        .I2(min_pool_image[25]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[26]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[27]_i_1 
       (.I0(\rdata_data[27]_i_2_n_0 ),
        .I1(\rdata_data[27]_i_3_n_0 ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .O(rdata_data[27]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[27]_i_2 
       (.I0(in_image[59]),
        .I1(max_pool_image[26]),
        .I2(min_pool_image[58]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[27]_i_3 
       (.I0(in_image[27]),
        .I1(max_pool_image[58]),
        .I2(min_pool_image[26]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[28]_i_1 
       (.I0(\rdata_data[28]_i_2_n_0 ),
        .I1(\rdata_data[28]_i_3_n_0 ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .O(rdata_data[28]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[28]_i_2 
       (.I0(in_image[60]),
        .I1(max_pool_image[27]),
        .I2(min_pool_image[59]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[28]_i_3 
       (.I0(in_image[28]),
        .I1(max_pool_image[59]),
        .I2(min_pool_image[27]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[29]_i_1 
       (.I0(\rdata_data[29]_i_2_n_0 ),
        .I1(\rdata_data[29]_i_3_n_0 ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .O(rdata_data[29]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[29]_i_2 
       (.I0(in_image[61]),
        .I1(max_pool_image[28]),
        .I2(min_pool_image[60]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[29]_i_3 
       (.I0(in_image[29]),
        .I1(max_pool_image[60]),
        .I2(min_pool_image[28]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4440000F444)) 
    \rdata_data[2]_i_1 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(\rdata_data[2]_i_2_n_0 ),
        .I2(\rdata_data[9]_i_4_n_0 ),
        .I3(min_pool_image[1]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .I5(\rdata_data[2]_i_3_n_0 ),
        .O(\rdata_data[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata_data[2]_i_2 
       (.I0(p_8_in[2]),
        .I1(in_image[2]),
        .I2(max_pool_image[33]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .O(\rdata_data[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[2]_i_3 
       (.I0(in_image[34]),
        .I1(max_pool_image[1]),
        .I2(min_pool_image[33]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[30]_i_1 
       (.I0(\rdata_data[30]_i_2_n_0 ),
        .I1(\rdata_data[30]_i_3_n_0 ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .O(rdata_data[30]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[30]_i_2 
       (.I0(in_image[62]),
        .I1(max_pool_image[29]),
        .I2(min_pool_image[61]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[30]_i_3 
       (.I0(in_image[30]),
        .I1(max_pool_image[61]),
        .I2(min_pool_image[29]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata_data[31]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[31]_i_2 
       (.I0(\rdata_data[31]_i_3_n_0 ),
        .I1(\rdata_data[31]_i_4_n_0 ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .O(rdata_data[31]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[31]_i_3 
       (.I0(in_image[63]),
        .I1(max_pool_image[30]),
        .I2(min_pool_image[62]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[31]_i_4 
       (.I0(in_image[31]),
        .I1(max_pool_image[62]),
        .I2(min_pool_image[30]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4440000F444)) 
    \rdata_data[3]_i_1 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(\rdata_data[3]_i_2_n_0 ),
        .I2(\rdata_data[9]_i_4_n_0 ),
        .I3(min_pool_image[2]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .I5(\rdata_data[3]_i_3_n_0 ),
        .O(\rdata_data[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata_data[3]_i_2 
       (.I0(int_ap_ready),
        .I1(in_image[3]),
        .I2(max_pool_image[34]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .O(\rdata_data[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[3]_i_3 
       (.I0(in_image[35]),
        .I1(max_pool_image[2]),
        .I2(min_pool_image[34]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[4]_i_1 
       (.I0(\rdata_data[4]_i_2_n_0 ),
        .I1(\rdata_data[4]_i_3_n_0 ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .O(rdata_data[4]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[4]_i_2 
       (.I0(in_image[36]),
        .I1(max_pool_image[3]),
        .I2(min_pool_image[35]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[4]_i_3 
       (.I0(in_image[4]),
        .I1(max_pool_image[35]),
        .I2(min_pool_image[3]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[5]_i_1 
       (.I0(\rdata_data[5]_i_2_n_0 ),
        .I1(\rdata_data[5]_i_3_n_0 ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .O(rdata_data[5]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[5]_i_2 
       (.I0(in_image[37]),
        .I1(max_pool_image[4]),
        .I2(min_pool_image[36]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[5]_i_3 
       (.I0(in_image[5]),
        .I1(max_pool_image[36]),
        .I2(min_pool_image[4]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[6]_i_1 
       (.I0(\rdata_data[6]_i_2_n_0 ),
        .I1(\rdata_data[6]_i_3_n_0 ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .O(rdata_data[6]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[6]_i_2 
       (.I0(in_image[38]),
        .I1(max_pool_image[5]),
        .I2(min_pool_image[37]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[6]_i_3 
       (.I0(in_image[6]),
        .I1(max_pool_image[37]),
        .I2(min_pool_image[5]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4440000F444)) 
    \rdata_data[7]_i_1 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(\rdata_data[7]_i_2_n_0 ),
        .I2(\rdata_data[9]_i_4_n_0 ),
        .I3(min_pool_image[6]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .I5(\rdata_data[7]_i_3_n_0 ),
        .O(\rdata_data[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata_data[7]_i_2 
       (.I0(p_8_in[7]),
        .I1(in_image[7]),
        .I2(max_pool_image[38]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .O(\rdata_data[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[7]_i_3 
       (.I0(in_image[39]),
        .I1(max_pool_image[6]),
        .I2(min_pool_image[38]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata_data[8]_i_1 
       (.I0(\rdata_data[8]_i_2_n_0 ),
        .I1(\rdata_data[8]_i_3_n_0 ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .O(rdata_data[8]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[8]_i_2 
       (.I0(in_image[40]),
        .I1(max_pool_image[7]),
        .I2(min_pool_image[39]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata_data[8]_i_3 
       (.I0(in_image[8]),
        .I1(max_pool_image[39]),
        .I2(min_pool_image[7]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8880)) 
    \rdata_data[9]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_CTRL_ARVALID),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .O(\rdata_data[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4440000F444)) 
    \rdata_data[9]_i_2 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(\rdata_data[9]_i_3_n_0 ),
        .I2(\rdata_data[9]_i_4_n_0 ),
        .I3(min_pool_image[8]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .I5(\rdata_data[9]_i_5_n_0 ),
        .O(\rdata_data[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata_data[9]_i_3 
       (.I0(interrupt),
        .I1(in_image[9]),
        .I2(max_pool_image[40]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .O(\rdata_data[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \rdata_data[9]_i_4 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata_data[9]_i_5 
       (.I0(in_image[41]),
        .I1(max_pool_image[8]),
        .I2(min_pool_image[40]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata_data[9]_i_5_n_0 ));
  FDRE \rdata_data_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[0]),
        .Q(s_axi_CTRL_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_data_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[10]),
        .Q(s_axi_CTRL_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_data_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[11]),
        .Q(s_axi_CTRL_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_data_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[12]),
        .Q(s_axi_CTRL_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_data_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[13]),
        .Q(s_axi_CTRL_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_data_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[14]),
        .Q(s_axi_CTRL_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_data_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[15]),
        .Q(s_axi_CTRL_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_data_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[16]),
        .Q(s_axi_CTRL_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_data_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[17]),
        .Q(s_axi_CTRL_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_data_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[18]),
        .Q(s_axi_CTRL_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_data_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[19]),
        .Q(s_axi_CTRL_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_data_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_data[1]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[1]),
        .R(\rdata_data[9]_i_1_n_0 ));
  FDRE \rdata_data_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[20]),
        .Q(s_axi_CTRL_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_data_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[21]),
        .Q(s_axi_CTRL_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_data_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[22]),
        .Q(s_axi_CTRL_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_data_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[23]),
        .Q(s_axi_CTRL_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_data_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[24]),
        .Q(s_axi_CTRL_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_data_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[25]),
        .Q(s_axi_CTRL_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_data_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[26]),
        .Q(s_axi_CTRL_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_data_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[27]),
        .Q(s_axi_CTRL_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_data_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[28]),
        .Q(s_axi_CTRL_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_data_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[29]),
        .Q(s_axi_CTRL_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_data_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_data[2]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[2]),
        .R(\rdata_data[9]_i_1_n_0 ));
  FDRE \rdata_data_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[30]),
        .Q(s_axi_CTRL_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_data_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[31]),
        .Q(s_axi_CTRL_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_data_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_data[3]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[3]),
        .R(\rdata_data[9]_i_1_n_0 ));
  FDRE \rdata_data_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[4]),
        .Q(s_axi_CTRL_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_data_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[5]),
        .Q(s_axi_CTRL_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_data_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[6]),
        .Q(s_axi_CTRL_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_data_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_data[7]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[7]),
        .R(\rdata_data[9]_i_1_n_0 ));
  FDRE \rdata_data_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[8]),
        .Q(s_axi_CTRL_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_data_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata_data[9]_i_2_n_0 ),
        .Q(s_axi_CTRL_RDATA[9]),
        .R(\rdata_data[9]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(s_axi_CTRL_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[0]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[1]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[2]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[3]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2
   (\ap_CS_fsm_reg[3]_0 ,
    grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_RREADY,
    we,
    \ap_CS_fsm_reg[0]_0 ,
    \ap_CS_fsm_reg[2]_0 ,
    D,
    \ap_CS_fsm_reg[2]_1 ,
    \gmem_addr_reg_447_reg[5]_0 ,
    m_axi_gmem1_WDATA,
    grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR,
    Q,
    gmem_ARADDR1,
    grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_m_axi_gmem_RREADY,
    gmem_RVALID,
    gmem1_WREADY,
    gmem_ARREADY,
    \indvar_flatten_fu_96_reg[0]_0 ,
    ap_rst,
    ap_clk,
    \add_ln25_2_reg_441_reg[63]_0 ,
    \gmem_addr_read_1_reg_465_reg[7]_0 ,
    ap_rst_n);
  output \ap_CS_fsm_reg[3]_0 ;
  output grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_RREADY;
  output we;
  output \ap_CS_fsm_reg[0]_0 ;
  output \ap_CS_fsm_reg[2]_0 ;
  output [1:0]D;
  output \ap_CS_fsm_reg[2]_1 ;
  output [5:0]\gmem_addr_reg_447_reg[5]_0 ;
  output [7:0]m_axi_gmem1_WDATA;
  output [57:0]grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR;
  input [1:0]Q;
  input gmem_ARADDR1;
  input grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_m_axi_gmem_RREADY;
  input gmem_RVALID;
  input gmem1_WREADY;
  input gmem_ARREADY;
  input \indvar_flatten_fu_96_reg[0]_0 ;
  input ap_rst;
  input ap_clk;
  input [63:0]\add_ln25_2_reg_441_reg[63]_0 ;
  input [7:0]\gmem_addr_read_1_reg_465_reg[7]_0 ;
  input ap_rst_n;

  wire [1:0]D;
  wire [1:0]Q;
  wire \add_ln231_fu_88[3]_i_2_n_0 ;
  wire \add_ln231_fu_88[4]_i_2_n_0 ;
  wire \add_ln231_fu_88[4]_i_3_n_0 ;
  wire \add_ln231_fu_88[5]_i_2_n_0 ;
  wire \add_ln231_fu_88[6]_i_2_n_0 ;
  wire \add_ln231_fu_88[6]_i_3_n_0 ;
  wire [6:1]add_ln231_fu_88_reg;
  wire [12:0]add_ln23_1_fu_181_p2;
  wire [6:1]add_ln23_fu_316_p2;
  wire [6:1]add_ln24_1_fu_304_p2;
  wire [7:1]add_ln24_fu_220_p2;
  wire [63:7]add_ln25_1_fu_287_p2;
  wire [63:1]add_ln25_2_fu_215_p2;
  wire [63:0]add_ln25_2_reg_441;
  wire add_ln25_2_reg_4410;
  wire \add_ln25_2_reg_441[4]_i_2_n_0 ;
  wire \add_ln25_2_reg_441[4]_i_3_n_0 ;
  wire \add_ln25_2_reg_441[4]_i_4_n_0 ;
  wire \add_ln25_2_reg_441[4]_i_5_n_0 ;
  wire \add_ln25_2_reg_441[8]_i_2_n_0 ;
  wire \add_ln25_2_reg_441[8]_i_3_n_0 ;
  wire \add_ln25_2_reg_441[8]_i_4_n_0 ;
  wire \add_ln25_2_reg_441_reg[12]_i_1_n_0 ;
  wire \add_ln25_2_reg_441_reg[12]_i_1_n_1 ;
  wire \add_ln25_2_reg_441_reg[12]_i_1_n_2 ;
  wire \add_ln25_2_reg_441_reg[12]_i_1_n_3 ;
  wire \add_ln25_2_reg_441_reg[16]_i_1_n_0 ;
  wire \add_ln25_2_reg_441_reg[16]_i_1_n_1 ;
  wire \add_ln25_2_reg_441_reg[16]_i_1_n_2 ;
  wire \add_ln25_2_reg_441_reg[16]_i_1_n_3 ;
  wire \add_ln25_2_reg_441_reg[20]_i_1_n_0 ;
  wire \add_ln25_2_reg_441_reg[20]_i_1_n_1 ;
  wire \add_ln25_2_reg_441_reg[20]_i_1_n_2 ;
  wire \add_ln25_2_reg_441_reg[20]_i_1_n_3 ;
  wire \add_ln25_2_reg_441_reg[24]_i_1_n_0 ;
  wire \add_ln25_2_reg_441_reg[24]_i_1_n_1 ;
  wire \add_ln25_2_reg_441_reg[24]_i_1_n_2 ;
  wire \add_ln25_2_reg_441_reg[24]_i_1_n_3 ;
  wire \add_ln25_2_reg_441_reg[28]_i_1_n_0 ;
  wire \add_ln25_2_reg_441_reg[28]_i_1_n_1 ;
  wire \add_ln25_2_reg_441_reg[28]_i_1_n_2 ;
  wire \add_ln25_2_reg_441_reg[28]_i_1_n_3 ;
  wire \add_ln25_2_reg_441_reg[32]_i_1_n_0 ;
  wire \add_ln25_2_reg_441_reg[32]_i_1_n_1 ;
  wire \add_ln25_2_reg_441_reg[32]_i_1_n_2 ;
  wire \add_ln25_2_reg_441_reg[32]_i_1_n_3 ;
  wire \add_ln25_2_reg_441_reg[36]_i_1_n_0 ;
  wire \add_ln25_2_reg_441_reg[36]_i_1_n_1 ;
  wire \add_ln25_2_reg_441_reg[36]_i_1_n_2 ;
  wire \add_ln25_2_reg_441_reg[36]_i_1_n_3 ;
  wire \add_ln25_2_reg_441_reg[40]_i_1_n_0 ;
  wire \add_ln25_2_reg_441_reg[40]_i_1_n_1 ;
  wire \add_ln25_2_reg_441_reg[40]_i_1_n_2 ;
  wire \add_ln25_2_reg_441_reg[40]_i_1_n_3 ;
  wire \add_ln25_2_reg_441_reg[44]_i_1_n_0 ;
  wire \add_ln25_2_reg_441_reg[44]_i_1_n_1 ;
  wire \add_ln25_2_reg_441_reg[44]_i_1_n_2 ;
  wire \add_ln25_2_reg_441_reg[44]_i_1_n_3 ;
  wire \add_ln25_2_reg_441_reg[48]_i_1_n_0 ;
  wire \add_ln25_2_reg_441_reg[48]_i_1_n_1 ;
  wire \add_ln25_2_reg_441_reg[48]_i_1_n_2 ;
  wire \add_ln25_2_reg_441_reg[48]_i_1_n_3 ;
  wire \add_ln25_2_reg_441_reg[4]_i_1_n_0 ;
  wire \add_ln25_2_reg_441_reg[4]_i_1_n_1 ;
  wire \add_ln25_2_reg_441_reg[4]_i_1_n_2 ;
  wire \add_ln25_2_reg_441_reg[4]_i_1_n_3 ;
  wire \add_ln25_2_reg_441_reg[52]_i_1_n_0 ;
  wire \add_ln25_2_reg_441_reg[52]_i_1_n_1 ;
  wire \add_ln25_2_reg_441_reg[52]_i_1_n_2 ;
  wire \add_ln25_2_reg_441_reg[52]_i_1_n_3 ;
  wire \add_ln25_2_reg_441_reg[56]_i_1_n_0 ;
  wire \add_ln25_2_reg_441_reg[56]_i_1_n_1 ;
  wire \add_ln25_2_reg_441_reg[56]_i_1_n_2 ;
  wire \add_ln25_2_reg_441_reg[56]_i_1_n_3 ;
  wire \add_ln25_2_reg_441_reg[60]_i_1_n_0 ;
  wire \add_ln25_2_reg_441_reg[60]_i_1_n_1 ;
  wire \add_ln25_2_reg_441_reg[60]_i_1_n_2 ;
  wire \add_ln25_2_reg_441_reg[60]_i_1_n_3 ;
  wire [63:0]\add_ln25_2_reg_441_reg[63]_0 ;
  wire \add_ln25_2_reg_441_reg[63]_i_2_n_2 ;
  wire \add_ln25_2_reg_441_reg[63]_i_2_n_3 ;
  wire \add_ln25_2_reg_441_reg[8]_i_1_n_0 ;
  wire \add_ln25_2_reg_441_reg[8]_i_1_n_1 ;
  wire \add_ln25_2_reg_441_reg[8]_i_1_n_2 ;
  wire \add_ln25_2_reg_441_reg[8]_i_1_n_3 ;
  wire [63:6]add_ln25_fu_282_p2;
  wire \ap_CS_fsm[0]_i_2_n_0 ;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire \ap_CS_fsm[1]_i_3_n_0 ;
  wire \ap_CS_fsm[1]_i_4_n_0 ;
  wire \ap_CS_fsm[3]_i_2_n_0 ;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm110_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_0;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter4_i_1_n_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_ready;
  wire ap_rst;
  wire ap_rst_n;
  wire [7:1]col_fu_80;
  wire col_fu_800;
  wire col_fu_8005_out;
  wire \col_fu_80[6]_i_2_n_0 ;
  wire \col_fu_80[7]_i_5_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_3;
  wire flow_control_loop_pipe_sequential_init_U_n_4;
  wire gmem1_WREADY;
  wire gmem_ARADDR1;
  wire gmem_ARREADY;
  wire gmem_RVALID;
  wire [63:6]gmem_addr_1_reg_453;
  wire gmem_addr_1_reg_4530;
  wire \gmem_addr_1_reg_453[13]_i_2_n_0 ;
  wire \gmem_addr_1_reg_453[13]_i_3_n_0 ;
  wire \gmem_addr_1_reg_453[13]_i_4_n_0 ;
  wire \gmem_addr_1_reg_453[13]_i_5_n_0 ;
  wire \gmem_addr_1_reg_453[9]_i_2_n_0 ;
  wire \gmem_addr_1_reg_453[9]_i_3_n_0 ;
  wire \gmem_addr_1_reg_453[9]_i_4_n_0 ;
  wire \gmem_addr_1_reg_453_reg[13]_i_1_n_0 ;
  wire \gmem_addr_1_reg_453_reg[13]_i_1_n_1 ;
  wire \gmem_addr_1_reg_453_reg[13]_i_1_n_2 ;
  wire \gmem_addr_1_reg_453_reg[13]_i_1_n_3 ;
  wire \gmem_addr_1_reg_453_reg[17]_i_1_n_0 ;
  wire \gmem_addr_1_reg_453_reg[17]_i_1_n_1 ;
  wire \gmem_addr_1_reg_453_reg[17]_i_1_n_2 ;
  wire \gmem_addr_1_reg_453_reg[17]_i_1_n_3 ;
  wire \gmem_addr_1_reg_453_reg[21]_i_1_n_0 ;
  wire \gmem_addr_1_reg_453_reg[21]_i_1_n_1 ;
  wire \gmem_addr_1_reg_453_reg[21]_i_1_n_2 ;
  wire \gmem_addr_1_reg_453_reg[21]_i_1_n_3 ;
  wire \gmem_addr_1_reg_453_reg[25]_i_1_n_0 ;
  wire \gmem_addr_1_reg_453_reg[25]_i_1_n_1 ;
  wire \gmem_addr_1_reg_453_reg[25]_i_1_n_2 ;
  wire \gmem_addr_1_reg_453_reg[25]_i_1_n_3 ;
  wire \gmem_addr_1_reg_453_reg[29]_i_1_n_0 ;
  wire \gmem_addr_1_reg_453_reg[29]_i_1_n_1 ;
  wire \gmem_addr_1_reg_453_reg[29]_i_1_n_2 ;
  wire \gmem_addr_1_reg_453_reg[29]_i_1_n_3 ;
  wire \gmem_addr_1_reg_453_reg[33]_i_1_n_0 ;
  wire \gmem_addr_1_reg_453_reg[33]_i_1_n_1 ;
  wire \gmem_addr_1_reg_453_reg[33]_i_1_n_2 ;
  wire \gmem_addr_1_reg_453_reg[33]_i_1_n_3 ;
  wire \gmem_addr_1_reg_453_reg[37]_i_1_n_0 ;
  wire \gmem_addr_1_reg_453_reg[37]_i_1_n_1 ;
  wire \gmem_addr_1_reg_453_reg[37]_i_1_n_2 ;
  wire \gmem_addr_1_reg_453_reg[37]_i_1_n_3 ;
  wire \gmem_addr_1_reg_453_reg[41]_i_1_n_0 ;
  wire \gmem_addr_1_reg_453_reg[41]_i_1_n_1 ;
  wire \gmem_addr_1_reg_453_reg[41]_i_1_n_2 ;
  wire \gmem_addr_1_reg_453_reg[41]_i_1_n_3 ;
  wire \gmem_addr_1_reg_453_reg[45]_i_1_n_0 ;
  wire \gmem_addr_1_reg_453_reg[45]_i_1_n_1 ;
  wire \gmem_addr_1_reg_453_reg[45]_i_1_n_2 ;
  wire \gmem_addr_1_reg_453_reg[45]_i_1_n_3 ;
  wire \gmem_addr_1_reg_453_reg[49]_i_1_n_0 ;
  wire \gmem_addr_1_reg_453_reg[49]_i_1_n_1 ;
  wire \gmem_addr_1_reg_453_reg[49]_i_1_n_2 ;
  wire \gmem_addr_1_reg_453_reg[49]_i_1_n_3 ;
  wire \gmem_addr_1_reg_453_reg[53]_i_1_n_0 ;
  wire \gmem_addr_1_reg_453_reg[53]_i_1_n_1 ;
  wire \gmem_addr_1_reg_453_reg[53]_i_1_n_2 ;
  wire \gmem_addr_1_reg_453_reg[53]_i_1_n_3 ;
  wire \gmem_addr_1_reg_453_reg[57]_i_1_n_0 ;
  wire \gmem_addr_1_reg_453_reg[57]_i_1_n_1 ;
  wire \gmem_addr_1_reg_453_reg[57]_i_1_n_2 ;
  wire \gmem_addr_1_reg_453_reg[57]_i_1_n_3 ;
  wire \gmem_addr_1_reg_453_reg[61]_i_1_n_0 ;
  wire \gmem_addr_1_reg_453_reg[61]_i_1_n_1 ;
  wire \gmem_addr_1_reg_453_reg[61]_i_1_n_2 ;
  wire \gmem_addr_1_reg_453_reg[61]_i_1_n_3 ;
  wire \gmem_addr_1_reg_453_reg[63]_i_1_n_3 ;
  wire \gmem_addr_1_reg_453_reg[9]_i_1_n_0 ;
  wire \gmem_addr_1_reg_453_reg[9]_i_1_n_1 ;
  wire \gmem_addr_1_reg_453_reg[9]_i_1_n_2 ;
  wire \gmem_addr_1_reg_453_reg[9]_i_1_n_3 ;
  wire [7:0]gmem_addr_read_1_reg_465;
  wire gmem_addr_read_1_reg_4650;
  wire [7:0]\gmem_addr_read_1_reg_465_reg[7]_0 ;
  wire [7:0]gmem_addr_read_reg_459;
  wire gmem_addr_read_reg_4590;
  wire [63:6]gmem_addr_reg_447;
  wire \gmem_addr_reg_447[13]_i_2_n_0 ;
  wire \gmem_addr_reg_447[13]_i_3_n_0 ;
  wire \gmem_addr_reg_447[13]_i_4_n_0 ;
  wire \gmem_addr_reg_447[13]_i_5_n_0 ;
  wire \gmem_addr_reg_447[9]_i_2_n_0 ;
  wire \gmem_addr_reg_447[9]_i_3_n_0 ;
  wire \gmem_addr_reg_447_reg[13]_i_1_n_0 ;
  wire \gmem_addr_reg_447_reg[13]_i_1_n_1 ;
  wire \gmem_addr_reg_447_reg[13]_i_1_n_2 ;
  wire \gmem_addr_reg_447_reg[13]_i_1_n_3 ;
  wire \gmem_addr_reg_447_reg[17]_i_1_n_0 ;
  wire \gmem_addr_reg_447_reg[17]_i_1_n_1 ;
  wire \gmem_addr_reg_447_reg[17]_i_1_n_2 ;
  wire \gmem_addr_reg_447_reg[17]_i_1_n_3 ;
  wire \gmem_addr_reg_447_reg[21]_i_1_n_0 ;
  wire \gmem_addr_reg_447_reg[21]_i_1_n_1 ;
  wire \gmem_addr_reg_447_reg[21]_i_1_n_2 ;
  wire \gmem_addr_reg_447_reg[21]_i_1_n_3 ;
  wire \gmem_addr_reg_447_reg[25]_i_1_n_0 ;
  wire \gmem_addr_reg_447_reg[25]_i_1_n_1 ;
  wire \gmem_addr_reg_447_reg[25]_i_1_n_2 ;
  wire \gmem_addr_reg_447_reg[25]_i_1_n_3 ;
  wire \gmem_addr_reg_447_reg[29]_i_1_n_0 ;
  wire \gmem_addr_reg_447_reg[29]_i_1_n_1 ;
  wire \gmem_addr_reg_447_reg[29]_i_1_n_2 ;
  wire \gmem_addr_reg_447_reg[29]_i_1_n_3 ;
  wire \gmem_addr_reg_447_reg[33]_i_1_n_0 ;
  wire \gmem_addr_reg_447_reg[33]_i_1_n_1 ;
  wire \gmem_addr_reg_447_reg[33]_i_1_n_2 ;
  wire \gmem_addr_reg_447_reg[33]_i_1_n_3 ;
  wire \gmem_addr_reg_447_reg[37]_i_1_n_0 ;
  wire \gmem_addr_reg_447_reg[37]_i_1_n_1 ;
  wire \gmem_addr_reg_447_reg[37]_i_1_n_2 ;
  wire \gmem_addr_reg_447_reg[37]_i_1_n_3 ;
  wire \gmem_addr_reg_447_reg[41]_i_1_n_0 ;
  wire \gmem_addr_reg_447_reg[41]_i_1_n_1 ;
  wire \gmem_addr_reg_447_reg[41]_i_1_n_2 ;
  wire \gmem_addr_reg_447_reg[41]_i_1_n_3 ;
  wire \gmem_addr_reg_447_reg[45]_i_1_n_0 ;
  wire \gmem_addr_reg_447_reg[45]_i_1_n_1 ;
  wire \gmem_addr_reg_447_reg[45]_i_1_n_2 ;
  wire \gmem_addr_reg_447_reg[45]_i_1_n_3 ;
  wire \gmem_addr_reg_447_reg[49]_i_1_n_0 ;
  wire \gmem_addr_reg_447_reg[49]_i_1_n_1 ;
  wire \gmem_addr_reg_447_reg[49]_i_1_n_2 ;
  wire \gmem_addr_reg_447_reg[49]_i_1_n_3 ;
  wire \gmem_addr_reg_447_reg[53]_i_1_n_0 ;
  wire \gmem_addr_reg_447_reg[53]_i_1_n_1 ;
  wire \gmem_addr_reg_447_reg[53]_i_1_n_2 ;
  wire \gmem_addr_reg_447_reg[53]_i_1_n_3 ;
  wire \gmem_addr_reg_447_reg[57]_i_1_n_0 ;
  wire \gmem_addr_reg_447_reg[57]_i_1_n_1 ;
  wire \gmem_addr_reg_447_reg[57]_i_1_n_2 ;
  wire \gmem_addr_reg_447_reg[57]_i_1_n_3 ;
  wire [5:0]\gmem_addr_reg_447_reg[5]_0 ;
  wire \gmem_addr_reg_447_reg[61]_i_1_n_0 ;
  wire \gmem_addr_reg_447_reg[61]_i_1_n_1 ;
  wire \gmem_addr_reg_447_reg[61]_i_1_n_2 ;
  wire \gmem_addr_reg_447_reg[61]_i_1_n_3 ;
  wire \gmem_addr_reg_447_reg[63]_i_2_n_3 ;
  wire \gmem_addr_reg_447_reg[9]_i_1_n_0 ;
  wire \gmem_addr_reg_447_reg[9]_i_1_n_1 ;
  wire \gmem_addr_reg_447_reg[9]_i_1_n_2 ;
  wire \gmem_addr_reg_447_reg[9]_i_1_n_3 ;
  wire grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem1_WVALID;
  wire [57:0]grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR;
  wire grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_RREADY;
  wire grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_m_axi_gmem_RREADY;
  wire icmp_ln23_reg_425_pp0_iter1_reg;
  wire \icmp_ln23_reg_425_pp0_iter1_reg[0]_i_1_n_0 ;
  wire icmp_ln23_reg_425_pp0_iter2_reg;
  wire \icmp_ln23_reg_425_pp0_iter2_reg[0]_i_1_n_0 ;
  wire \icmp_ln23_reg_425_reg_n_0_[0] ;
  wire \icmp_ln24_reg_434_reg_n_0_[0] ;
  wire [1:1]indvar13_fu_84;
  wire indvar13_fu_840;
  wire \indvar13_fu_84[6]_i_4_n_0 ;
  wire \indvar13_fu_84_reg_n_0_[0] ;
  wire \indvar13_fu_84_reg_n_0_[1] ;
  wire \indvar13_fu_84_reg_n_0_[2] ;
  wire \indvar13_fu_84_reg_n_0_[3] ;
  wire \indvar13_fu_84_reg_n_0_[4] ;
  wire \indvar13_fu_84_reg_n_0_[5] ;
  wire \indvar13_fu_84_reg_n_0_[6] ;
  wire [6:0]indvar13_load_reg_429;
  wire indvar_flatten_fu_96;
  wire indvar_flatten_fu_9611_out;
  wire \indvar_flatten_fu_96[12]_i_8_n_0 ;
  wire \indvar_flatten_fu_96[12]_i_9_n_0 ;
  wire \indvar_flatten_fu_96_reg[0]_0 ;
  wire \indvar_flatten_fu_96_reg_n_0_[0] ;
  wire \indvar_flatten_fu_96_reg_n_0_[10] ;
  wire \indvar_flatten_fu_96_reg_n_0_[11] ;
  wire \indvar_flatten_fu_96_reg_n_0_[12] ;
  wire \indvar_flatten_fu_96_reg_n_0_[1] ;
  wire \indvar_flatten_fu_96_reg_n_0_[2] ;
  wire \indvar_flatten_fu_96_reg_n_0_[3] ;
  wire \indvar_flatten_fu_96_reg_n_0_[4] ;
  wire \indvar_flatten_fu_96_reg_n_0_[5] ;
  wire \indvar_flatten_fu_96_reg_n_0_[6] ;
  wire \indvar_flatten_fu_96_reg_n_0_[7] ;
  wire \indvar_flatten_fu_96_reg_n_0_[8] ;
  wire \indvar_flatten_fu_96_reg_n_0_[9] ;
  wire [7:0]m_axi_gmem1_WDATA;
  wire [7:0]max_val_fu_364_p3;
  wire \max_val_reg_483[7]_i_10_n_0 ;
  wire \max_val_reg_483[7]_i_11_n_0 ;
  wire \max_val_reg_483[7]_i_4_n_0 ;
  wire \max_val_reg_483[7]_i_5_n_0 ;
  wire \max_val_reg_483[7]_i_6_n_0 ;
  wire \max_val_reg_483[7]_i_7_n_0 ;
  wire \max_val_reg_483[7]_i_8_n_0 ;
  wire \max_val_reg_483[7]_i_9_n_0 ;
  wire \max_val_reg_483_reg[7]_i_3_n_0 ;
  wire \max_val_reg_483_reg[7]_i_3_n_1 ;
  wire \max_val_reg_483_reg[7]_i_3_n_2 ;
  wire \max_val_reg_483_reg[7]_i_3_n_3 ;
  wire p_0_in;
  wire [7:0]reg_144;
  wire [6:1]row_fu_92;
  wire [7:0]select_ln28_fu_341_p3;
  wire [7:0]select_ln28_reg_471;
  wire \select_ln28_reg_471[7]_i_10_n_0 ;
  wire \select_ln28_reg_471[7]_i_3_n_0 ;
  wire \select_ln28_reg_471[7]_i_4_n_0 ;
  wire \select_ln28_reg_471[7]_i_5_n_0 ;
  wire \select_ln28_reg_471[7]_i_6_n_0 ;
  wire \select_ln28_reg_471[7]_i_7_n_0 ;
  wire \select_ln28_reg_471[7]_i_8_n_0 ;
  wire \select_ln28_reg_471[7]_i_9_n_0 ;
  wire \select_ln28_reg_471_reg[7]_i_2_n_0 ;
  wire \select_ln28_reg_471_reg[7]_i_2_n_1 ;
  wire \select_ln28_reg_471_reg[7]_i_2_n_2 ;
  wire \select_ln28_reg_471_reg[7]_i_2_n_3 ;
  wire [7:0]select_ln29_fu_352_p3;
  wire [7:0]select_ln29_reg_477;
  wire \select_ln29_reg_477[7]_i_10_n_0 ;
  wire \select_ln29_reg_477[7]_i_3_n_0 ;
  wire \select_ln29_reg_477[7]_i_4_n_0 ;
  wire \select_ln29_reg_477[7]_i_5_n_0 ;
  wire \select_ln29_reg_477[7]_i_6_n_0 ;
  wire \select_ln29_reg_477[7]_i_7_n_0 ;
  wire \select_ln29_reg_477[7]_i_8_n_0 ;
  wire \select_ln29_reg_477[7]_i_9_n_0 ;
  wire \select_ln29_reg_477_reg[7]_i_2_n_0 ;
  wire \select_ln29_reg_477_reg[7]_i_2_n_1 ;
  wire \select_ln29_reg_477_reg[7]_i_2_n_2 ;
  wire \select_ln29_reg_477_reg[7]_i_2_n_3 ;
  wire [13:8]tmp_1_fu_248_p3;
  wire we;
  wire [3:2]\NLW_add_ln25_2_reg_441_reg[63]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln25_2_reg_441_reg[63]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_gmem_addr_1_reg_453_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_1_reg_453_reg[63]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_1_reg_453_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_gmem_addr_reg_447_reg[63]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_reg_447_reg[63]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_max_val_reg_483_reg[7]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln28_reg_471_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln29_reg_477_reg[7]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'h27)) 
    \add_ln231_fu_88[1]_i_1 
       (.I0(\icmp_ln24_reg_434_reg_n_0_[0] ),
        .I1(add_ln231_fu_88_reg[1]),
        .I2(row_fu_92[1]),
        .O(add_ln23_fu_316_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT5 #(
    .INIT(32'h606F6F60)) 
    \add_ln231_fu_88[2]_i_1 
       (.I0(add_ln231_fu_88_reg[2]),
        .I1(add_ln231_fu_88_reg[1]),
        .I2(\icmp_ln24_reg_434_reg_n_0_[0] ),
        .I3(row_fu_92[2]),
        .I4(row_fu_92[1]),
        .O(add_ln23_fu_316_p2[2]));
  LUT6 #(
    .INIT(64'h6A006AFF6AFF6A00)) 
    \add_ln231_fu_88[3]_i_1 
       (.I0(add_ln231_fu_88_reg[3]),
        .I1(add_ln231_fu_88_reg[1]),
        .I2(add_ln231_fu_88_reg[2]),
        .I3(\icmp_ln24_reg_434_reg_n_0_[0] ),
        .I4(row_fu_92[3]),
        .I5(\add_ln231_fu_88[3]_i_2_n_0 ),
        .O(add_ln23_fu_316_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln231_fu_88[3]_i_2 
       (.I0(row_fu_92[2]),
        .I1(row_fu_92[1]),
        .O(\add_ln231_fu_88[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h606F6F60)) 
    \add_ln231_fu_88[4]_i_1 
       (.I0(add_ln231_fu_88_reg[4]),
        .I1(\add_ln231_fu_88[4]_i_2_n_0 ),
        .I2(\icmp_ln24_reg_434_reg_n_0_[0] ),
        .I3(row_fu_92[4]),
        .I4(\add_ln231_fu_88[4]_i_3_n_0 ),
        .O(add_ln23_fu_316_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \add_ln231_fu_88[4]_i_2 
       (.I0(add_ln231_fu_88_reg[3]),
        .I1(add_ln231_fu_88_reg[1]),
        .I2(add_ln231_fu_88_reg[2]),
        .O(\add_ln231_fu_88[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \add_ln231_fu_88[4]_i_3 
       (.I0(row_fu_92[3]),
        .I1(row_fu_92[1]),
        .I2(row_fu_92[2]),
        .O(\add_ln231_fu_88[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h606F6F60)) 
    \add_ln231_fu_88[5]_i_1 
       (.I0(add_ln231_fu_88_reg[5]),
        .I1(\add_ln231_fu_88[5]_i_2_n_0 ),
        .I2(\icmp_ln24_reg_434_reg_n_0_[0] ),
        .I3(row_fu_92[5]),
        .I4(\add_ln231_fu_88[6]_i_2_n_0 ),
        .O(add_ln23_fu_316_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln231_fu_88[5]_i_2 
       (.I0(add_ln231_fu_88_reg[4]),
        .I1(add_ln231_fu_88_reg[2]),
        .I2(add_ln231_fu_88_reg[1]),
        .I3(add_ln231_fu_88_reg[3]),
        .O(\add_ln231_fu_88[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF006A6A00FF6A6A)) 
    \add_ln231_fu_88[6]_i_1 
       (.I0(row_fu_92[6]),
        .I1(\add_ln231_fu_88[6]_i_2_n_0 ),
        .I2(row_fu_92[5]),
        .I3(add_ln231_fu_88_reg[6]),
        .I4(\icmp_ln24_reg_434_reg_n_0_[0] ),
        .I5(\add_ln231_fu_88[6]_i_3_n_0 ),
        .O(add_ln23_fu_316_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \add_ln231_fu_88[6]_i_2 
       (.I0(row_fu_92[4]),
        .I1(row_fu_92[2]),
        .I2(row_fu_92[1]),
        .I3(row_fu_92[3]),
        .O(\add_ln231_fu_88[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \add_ln231_fu_88[6]_i_3 
       (.I0(add_ln231_fu_88_reg[5]),
        .I1(add_ln231_fu_88_reg[3]),
        .I2(add_ln231_fu_88_reg[1]),
        .I3(add_ln231_fu_88_reg[2]),
        .I4(add_ln231_fu_88_reg[4]),
        .O(\add_ln231_fu_88[6]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \add_ln231_fu_88_reg[1] 
       (.C(ap_clk),
        .CE(indvar13_fu_840),
        .D(add_ln23_fu_316_p2[1]),
        .Q(add_ln231_fu_88_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_ln231_fu_88_reg[2] 
       (.C(ap_clk),
        .CE(indvar13_fu_840),
        .D(add_ln23_fu_316_p2[2]),
        .Q(add_ln231_fu_88_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_ln231_fu_88_reg[3] 
       (.C(ap_clk),
        .CE(indvar13_fu_840),
        .D(add_ln23_fu_316_p2[3]),
        .Q(add_ln231_fu_88_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_ln231_fu_88_reg[4] 
       (.C(ap_clk),
        .CE(indvar13_fu_840),
        .D(add_ln23_fu_316_p2[4]),
        .Q(add_ln231_fu_88_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_ln231_fu_88_reg[5] 
       (.C(ap_clk),
        .CE(indvar13_fu_840),
        .D(add_ln23_fu_316_p2[5]),
        .Q(add_ln231_fu_88_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_ln231_fu_88_reg[6] 
       (.C(ap_clk),
        .CE(indvar13_fu_840),
        .D(add_ln23_fu_316_p2[6]),
        .Q(add_ln231_fu_88_reg[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB4)) 
    \add_ln25_2_reg_441[4]_i_2 
       (.I0(\icmp_ln24_reg_434_reg_n_0_[0] ),
        .I1(col_fu_80[4]),
        .I2(\add_ln25_2_reg_441_reg[63]_0 [4]),
        .O(\add_ln25_2_reg_441[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \add_ln25_2_reg_441[4]_i_3 
       (.I0(\icmp_ln24_reg_434_reg_n_0_[0] ),
        .I1(col_fu_80[3]),
        .I2(\add_ln25_2_reg_441_reg[63]_0 [3]),
        .O(\add_ln25_2_reg_441[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \add_ln25_2_reg_441[4]_i_4 
       (.I0(\icmp_ln24_reg_434_reg_n_0_[0] ),
        .I1(col_fu_80[2]),
        .I2(\add_ln25_2_reg_441_reg[63]_0 [2]),
        .O(\add_ln25_2_reg_441[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \add_ln25_2_reg_441[4]_i_5 
       (.I0(\icmp_ln24_reg_434_reg_n_0_[0] ),
        .I1(col_fu_80[1]),
        .I2(\add_ln25_2_reg_441_reg[63]_0 [1]),
        .O(\add_ln25_2_reg_441[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hD000D0D0)) 
    \add_ln25_2_reg_441[63]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(gmem_ARREADY),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(gmem_RVALID),
        .I4(ap_enable_reg_pp0_iter3),
        .O(add_ln25_2_reg_4410));
  LUT3 #(
    .INIT(8'hB4)) 
    \add_ln25_2_reg_441[8]_i_2 
       (.I0(\icmp_ln24_reg_434_reg_n_0_[0] ),
        .I1(col_fu_80[7]),
        .I2(\add_ln25_2_reg_441_reg[63]_0 [7]),
        .O(\add_ln25_2_reg_441[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \add_ln25_2_reg_441[8]_i_3 
       (.I0(\icmp_ln24_reg_434_reg_n_0_[0] ),
        .I1(col_fu_80[6]),
        .I2(\add_ln25_2_reg_441_reg[63]_0 [6]),
        .O(\add_ln25_2_reg_441[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \add_ln25_2_reg_441[8]_i_4 
       (.I0(\icmp_ln24_reg_434_reg_n_0_[0] ),
        .I1(col_fu_80[5]),
        .I2(\add_ln25_2_reg_441_reg[63]_0 [5]),
        .O(\add_ln25_2_reg_441[8]_i_4_n_0 ));
  FDRE \add_ln25_2_reg_441_reg[0] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(\add_ln25_2_reg_441_reg[63]_0 [0]),
        .Q(add_ln25_2_reg_441[0]),
        .R(1'b0));
  FDRE \add_ln25_2_reg_441_reg[10] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[10]),
        .Q(add_ln25_2_reg_441[10]),
        .R(1'b0));
  FDRE \add_ln25_2_reg_441_reg[11] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[11]),
        .Q(add_ln25_2_reg_441[11]),
        .R(1'b0));
  FDRE \add_ln25_2_reg_441_reg[12] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[12]),
        .Q(add_ln25_2_reg_441[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln25_2_reg_441_reg[12]_i_1 
       (.CI(\add_ln25_2_reg_441_reg[8]_i_1_n_0 ),
        .CO({\add_ln25_2_reg_441_reg[12]_i_1_n_0 ,\add_ln25_2_reg_441_reg[12]_i_1_n_1 ,\add_ln25_2_reg_441_reg[12]_i_1_n_2 ,\add_ln25_2_reg_441_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln25_2_fu_215_p2[12:9]),
        .S(\add_ln25_2_reg_441_reg[63]_0 [12:9]));
  FDRE \add_ln25_2_reg_441_reg[13] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[13]),
        .Q(add_ln25_2_reg_441[13]),
        .R(1'b0));
  FDRE \add_ln25_2_reg_441_reg[14] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[14]),
        .Q(add_ln25_2_reg_441[14]),
        .R(1'b0));
  FDRE \add_ln25_2_reg_441_reg[15] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[15]),
        .Q(add_ln25_2_reg_441[15]),
        .R(1'b0));
  FDRE \add_ln25_2_reg_441_reg[16] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[16]),
        .Q(add_ln25_2_reg_441[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln25_2_reg_441_reg[16]_i_1 
       (.CI(\add_ln25_2_reg_441_reg[12]_i_1_n_0 ),
        .CO({\add_ln25_2_reg_441_reg[16]_i_1_n_0 ,\add_ln25_2_reg_441_reg[16]_i_1_n_1 ,\add_ln25_2_reg_441_reg[16]_i_1_n_2 ,\add_ln25_2_reg_441_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln25_2_fu_215_p2[16:13]),
        .S(\add_ln25_2_reg_441_reg[63]_0 [16:13]));
  FDRE \add_ln25_2_reg_441_reg[17] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[17]),
        .Q(add_ln25_2_reg_441[17]),
        .R(1'b0));
  FDRE \add_ln25_2_reg_441_reg[18] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[18]),
        .Q(add_ln25_2_reg_441[18]),
        .R(1'b0));
  FDRE \add_ln25_2_reg_441_reg[19] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[19]),
        .Q(add_ln25_2_reg_441[19]),
        .R(1'b0));
  FDRE \add_ln25_2_reg_441_reg[1] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[1]),
        .Q(add_ln25_2_reg_441[1]),
        .R(1'b0));
  FDRE \add_ln25_2_reg_441_reg[20] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[20]),
        .Q(add_ln25_2_reg_441[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln25_2_reg_441_reg[20]_i_1 
       (.CI(\add_ln25_2_reg_441_reg[16]_i_1_n_0 ),
        .CO({\add_ln25_2_reg_441_reg[20]_i_1_n_0 ,\add_ln25_2_reg_441_reg[20]_i_1_n_1 ,\add_ln25_2_reg_441_reg[20]_i_1_n_2 ,\add_ln25_2_reg_441_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln25_2_fu_215_p2[20:17]),
        .S(\add_ln25_2_reg_441_reg[63]_0 [20:17]));
  FDRE \add_ln25_2_reg_441_reg[21] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[21]),
        .Q(add_ln25_2_reg_441[21]),
        .R(1'b0));
  FDRE \add_ln25_2_reg_441_reg[22] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[22]),
        .Q(add_ln25_2_reg_441[22]),
        .R(1'b0));
  FDRE \add_ln25_2_reg_441_reg[23] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[23]),
        .Q(add_ln25_2_reg_441[23]),
        .R(1'b0));
  FDRE \add_ln25_2_reg_441_reg[24] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[24]),
        .Q(add_ln25_2_reg_441[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln25_2_reg_441_reg[24]_i_1 
       (.CI(\add_ln25_2_reg_441_reg[20]_i_1_n_0 ),
        .CO({\add_ln25_2_reg_441_reg[24]_i_1_n_0 ,\add_ln25_2_reg_441_reg[24]_i_1_n_1 ,\add_ln25_2_reg_441_reg[24]_i_1_n_2 ,\add_ln25_2_reg_441_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln25_2_fu_215_p2[24:21]),
        .S(\add_ln25_2_reg_441_reg[63]_0 [24:21]));
  FDRE \add_ln25_2_reg_441_reg[25] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[25]),
        .Q(add_ln25_2_reg_441[25]),
        .R(1'b0));
  FDRE \add_ln25_2_reg_441_reg[26] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[26]),
        .Q(add_ln25_2_reg_441[26]),
        .R(1'b0));
  FDRE \add_ln25_2_reg_441_reg[27] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[27]),
        .Q(add_ln25_2_reg_441[27]),
        .R(1'b0));
  FDRE \add_ln25_2_reg_441_reg[28] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[28]),
        .Q(add_ln25_2_reg_441[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln25_2_reg_441_reg[28]_i_1 
       (.CI(\add_ln25_2_reg_441_reg[24]_i_1_n_0 ),
        .CO({\add_ln25_2_reg_441_reg[28]_i_1_n_0 ,\add_ln25_2_reg_441_reg[28]_i_1_n_1 ,\add_ln25_2_reg_441_reg[28]_i_1_n_2 ,\add_ln25_2_reg_441_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln25_2_fu_215_p2[28:25]),
        .S(\add_ln25_2_reg_441_reg[63]_0 [28:25]));
  FDRE \add_ln25_2_reg_441_reg[29] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[29]),
        .Q(add_ln25_2_reg_441[29]),
        .R(1'b0));
  FDRE \add_ln25_2_reg_441_reg[2] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[2]),
        .Q(add_ln25_2_reg_441[2]),
        .R(1'b0));
  FDRE \add_ln25_2_reg_441_reg[30] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[30]),
        .Q(add_ln25_2_reg_441[30]),
        .R(1'b0));
  FDRE \add_ln25_2_reg_441_reg[31] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[31]),
        .Q(add_ln25_2_reg_441[31]),
        .R(1'b0));
  FDRE \add_ln25_2_reg_441_reg[32] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[32]),
        .Q(add_ln25_2_reg_441[32]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln25_2_reg_441_reg[32]_i_1 
       (.CI(\add_ln25_2_reg_441_reg[28]_i_1_n_0 ),
        .CO({\add_ln25_2_reg_441_reg[32]_i_1_n_0 ,\add_ln25_2_reg_441_reg[32]_i_1_n_1 ,\add_ln25_2_reg_441_reg[32]_i_1_n_2 ,\add_ln25_2_reg_441_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln25_2_fu_215_p2[32:29]),
        .S(\add_ln25_2_reg_441_reg[63]_0 [32:29]));
  FDRE \add_ln25_2_reg_441_reg[33] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[33]),
        .Q(add_ln25_2_reg_441[33]),
        .R(1'b0));
  FDRE \add_ln25_2_reg_441_reg[34] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[34]),
        .Q(add_ln25_2_reg_441[34]),
        .R(1'b0));
  FDRE \add_ln25_2_reg_441_reg[35] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[35]),
        .Q(add_ln25_2_reg_441[35]),
        .R(1'b0));
  FDRE \add_ln25_2_reg_441_reg[36] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[36]),
        .Q(add_ln25_2_reg_441[36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln25_2_reg_441_reg[36]_i_1 
       (.CI(\add_ln25_2_reg_441_reg[32]_i_1_n_0 ),
        .CO({\add_ln25_2_reg_441_reg[36]_i_1_n_0 ,\add_ln25_2_reg_441_reg[36]_i_1_n_1 ,\add_ln25_2_reg_441_reg[36]_i_1_n_2 ,\add_ln25_2_reg_441_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln25_2_fu_215_p2[36:33]),
        .S(\add_ln25_2_reg_441_reg[63]_0 [36:33]));
  FDRE \add_ln25_2_reg_441_reg[37] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[37]),
        .Q(add_ln25_2_reg_441[37]),
        .R(1'b0));
  FDRE \add_ln25_2_reg_441_reg[38] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[38]),
        .Q(add_ln25_2_reg_441[38]),
        .R(1'b0));
  FDRE \add_ln25_2_reg_441_reg[39] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[39]),
        .Q(add_ln25_2_reg_441[39]),
        .R(1'b0));
  FDRE \add_ln25_2_reg_441_reg[3] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[3]),
        .Q(add_ln25_2_reg_441[3]),
        .R(1'b0));
  FDRE \add_ln25_2_reg_441_reg[40] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[40]),
        .Q(add_ln25_2_reg_441[40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln25_2_reg_441_reg[40]_i_1 
       (.CI(\add_ln25_2_reg_441_reg[36]_i_1_n_0 ),
        .CO({\add_ln25_2_reg_441_reg[40]_i_1_n_0 ,\add_ln25_2_reg_441_reg[40]_i_1_n_1 ,\add_ln25_2_reg_441_reg[40]_i_1_n_2 ,\add_ln25_2_reg_441_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln25_2_fu_215_p2[40:37]),
        .S(\add_ln25_2_reg_441_reg[63]_0 [40:37]));
  FDRE \add_ln25_2_reg_441_reg[41] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[41]),
        .Q(add_ln25_2_reg_441[41]),
        .R(1'b0));
  FDRE \add_ln25_2_reg_441_reg[42] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[42]),
        .Q(add_ln25_2_reg_441[42]),
        .R(1'b0));
  FDRE \add_ln25_2_reg_441_reg[43] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[43]),
        .Q(add_ln25_2_reg_441[43]),
        .R(1'b0));
  FDRE \add_ln25_2_reg_441_reg[44] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[44]),
        .Q(add_ln25_2_reg_441[44]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln25_2_reg_441_reg[44]_i_1 
       (.CI(\add_ln25_2_reg_441_reg[40]_i_1_n_0 ),
        .CO({\add_ln25_2_reg_441_reg[44]_i_1_n_0 ,\add_ln25_2_reg_441_reg[44]_i_1_n_1 ,\add_ln25_2_reg_441_reg[44]_i_1_n_2 ,\add_ln25_2_reg_441_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln25_2_fu_215_p2[44:41]),
        .S(\add_ln25_2_reg_441_reg[63]_0 [44:41]));
  FDRE \add_ln25_2_reg_441_reg[45] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[45]),
        .Q(add_ln25_2_reg_441[45]),
        .R(1'b0));
  FDRE \add_ln25_2_reg_441_reg[46] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[46]),
        .Q(add_ln25_2_reg_441[46]),
        .R(1'b0));
  FDRE \add_ln25_2_reg_441_reg[47] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[47]),
        .Q(add_ln25_2_reg_441[47]),
        .R(1'b0));
  FDRE \add_ln25_2_reg_441_reg[48] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[48]),
        .Q(add_ln25_2_reg_441[48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln25_2_reg_441_reg[48]_i_1 
       (.CI(\add_ln25_2_reg_441_reg[44]_i_1_n_0 ),
        .CO({\add_ln25_2_reg_441_reg[48]_i_1_n_0 ,\add_ln25_2_reg_441_reg[48]_i_1_n_1 ,\add_ln25_2_reg_441_reg[48]_i_1_n_2 ,\add_ln25_2_reg_441_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln25_2_fu_215_p2[48:45]),
        .S(\add_ln25_2_reg_441_reg[63]_0 [48:45]));
  FDRE \add_ln25_2_reg_441_reg[49] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[49]),
        .Q(add_ln25_2_reg_441[49]),
        .R(1'b0));
  FDRE \add_ln25_2_reg_441_reg[4] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[4]),
        .Q(add_ln25_2_reg_441[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln25_2_reg_441_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln25_2_reg_441_reg[4]_i_1_n_0 ,\add_ln25_2_reg_441_reg[4]_i_1_n_1 ,\add_ln25_2_reg_441_reg[4]_i_1_n_2 ,\add_ln25_2_reg_441_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\add_ln25_2_reg_441_reg[63]_0 [4:1]),
        .O(add_ln25_2_fu_215_p2[4:1]),
        .S({\add_ln25_2_reg_441[4]_i_2_n_0 ,\add_ln25_2_reg_441[4]_i_3_n_0 ,\add_ln25_2_reg_441[4]_i_4_n_0 ,\add_ln25_2_reg_441[4]_i_5_n_0 }));
  FDRE \add_ln25_2_reg_441_reg[50] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[50]),
        .Q(add_ln25_2_reg_441[50]),
        .R(1'b0));
  FDRE \add_ln25_2_reg_441_reg[51] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[51]),
        .Q(add_ln25_2_reg_441[51]),
        .R(1'b0));
  FDRE \add_ln25_2_reg_441_reg[52] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[52]),
        .Q(add_ln25_2_reg_441[52]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln25_2_reg_441_reg[52]_i_1 
       (.CI(\add_ln25_2_reg_441_reg[48]_i_1_n_0 ),
        .CO({\add_ln25_2_reg_441_reg[52]_i_1_n_0 ,\add_ln25_2_reg_441_reg[52]_i_1_n_1 ,\add_ln25_2_reg_441_reg[52]_i_1_n_2 ,\add_ln25_2_reg_441_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln25_2_fu_215_p2[52:49]),
        .S(\add_ln25_2_reg_441_reg[63]_0 [52:49]));
  FDRE \add_ln25_2_reg_441_reg[53] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[53]),
        .Q(add_ln25_2_reg_441[53]),
        .R(1'b0));
  FDRE \add_ln25_2_reg_441_reg[54] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[54]),
        .Q(add_ln25_2_reg_441[54]),
        .R(1'b0));
  FDRE \add_ln25_2_reg_441_reg[55] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[55]),
        .Q(add_ln25_2_reg_441[55]),
        .R(1'b0));
  FDRE \add_ln25_2_reg_441_reg[56] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[56]),
        .Q(add_ln25_2_reg_441[56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln25_2_reg_441_reg[56]_i_1 
       (.CI(\add_ln25_2_reg_441_reg[52]_i_1_n_0 ),
        .CO({\add_ln25_2_reg_441_reg[56]_i_1_n_0 ,\add_ln25_2_reg_441_reg[56]_i_1_n_1 ,\add_ln25_2_reg_441_reg[56]_i_1_n_2 ,\add_ln25_2_reg_441_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln25_2_fu_215_p2[56:53]),
        .S(\add_ln25_2_reg_441_reg[63]_0 [56:53]));
  FDRE \add_ln25_2_reg_441_reg[57] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[57]),
        .Q(add_ln25_2_reg_441[57]),
        .R(1'b0));
  FDRE \add_ln25_2_reg_441_reg[58] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[58]),
        .Q(add_ln25_2_reg_441[58]),
        .R(1'b0));
  FDRE \add_ln25_2_reg_441_reg[59] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[59]),
        .Q(add_ln25_2_reg_441[59]),
        .R(1'b0));
  FDRE \add_ln25_2_reg_441_reg[5] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[5]),
        .Q(add_ln25_2_reg_441[5]),
        .R(1'b0));
  FDRE \add_ln25_2_reg_441_reg[60] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[60]),
        .Q(add_ln25_2_reg_441[60]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln25_2_reg_441_reg[60]_i_1 
       (.CI(\add_ln25_2_reg_441_reg[56]_i_1_n_0 ),
        .CO({\add_ln25_2_reg_441_reg[60]_i_1_n_0 ,\add_ln25_2_reg_441_reg[60]_i_1_n_1 ,\add_ln25_2_reg_441_reg[60]_i_1_n_2 ,\add_ln25_2_reg_441_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln25_2_fu_215_p2[60:57]),
        .S(\add_ln25_2_reg_441_reg[63]_0 [60:57]));
  FDRE \add_ln25_2_reg_441_reg[61] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[61]),
        .Q(add_ln25_2_reg_441[61]),
        .R(1'b0));
  FDRE \add_ln25_2_reg_441_reg[62] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[62]),
        .Q(add_ln25_2_reg_441[62]),
        .R(1'b0));
  FDRE \add_ln25_2_reg_441_reg[63] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[63]),
        .Q(add_ln25_2_reg_441[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln25_2_reg_441_reg[63]_i_2 
       (.CI(\add_ln25_2_reg_441_reg[60]_i_1_n_0 ),
        .CO({\NLW_add_ln25_2_reg_441_reg[63]_i_2_CO_UNCONNECTED [3:2],\add_ln25_2_reg_441_reg[63]_i_2_n_2 ,\add_ln25_2_reg_441_reg[63]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln25_2_reg_441_reg[63]_i_2_O_UNCONNECTED [3],add_ln25_2_fu_215_p2[63:61]}),
        .S({1'b0,\add_ln25_2_reg_441_reg[63]_0 [63:61]}));
  FDRE \add_ln25_2_reg_441_reg[6] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[6]),
        .Q(add_ln25_2_reg_441[6]),
        .R(1'b0));
  FDRE \add_ln25_2_reg_441_reg[7] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[7]),
        .Q(add_ln25_2_reg_441[7]),
        .R(1'b0));
  FDRE \add_ln25_2_reg_441_reg[8] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[8]),
        .Q(add_ln25_2_reg_441[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln25_2_reg_441_reg[8]_i_1 
       (.CI(\add_ln25_2_reg_441_reg[4]_i_1_n_0 ),
        .CO({\add_ln25_2_reg_441_reg[8]_i_1_n_0 ,\add_ln25_2_reg_441_reg[8]_i_1_n_1 ,\add_ln25_2_reg_441_reg[8]_i_1_n_2 ,\add_ln25_2_reg_441_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln25_2_reg_441_reg[63]_0 [7:5]}),
        .O(add_ln25_2_fu_215_p2[8:5]),
        .S({\add_ln25_2_reg_441_reg[63]_0 [8],\add_ln25_2_reg_441[8]_i_2_n_0 ,\add_ln25_2_reg_441[8]_i_3_n_0 ,\add_ln25_2_reg_441[8]_i_4_n_0 }));
  FDRE \add_ln25_2_reg_441_reg[9] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(add_ln25_2_fu_215_p2[9]),
        .Q(add_ln25_2_reg_441[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFAEAAAAAAAA)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter10),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(gmem1_WREADY),
        .I3(\ap_CS_fsm[1]_i_3_n_0 ),
        .I4(\ap_CS_fsm[0]_i_2_n_0 ),
        .I5(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0100000001010001)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(\indvar_flatten_fu_96_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln23_reg_425_pp0_iter2_reg),
        .I5(ap_enable_reg_pp0_iter4),
        .O(\ap_CS_fsm[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF2AAF20000AAF0)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(gmem_ARREADY),
        .I2(\ap_CS_fsm[1]_i_2_n_0 ),
        .I3(\ap_CS_fsm[1]_i_3_n_0 ),
        .I4(\ap_CS_fsm[1]_i_4_n_0 ),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(gmem1_WREADY),
        .I2(ap_enable_reg_pp0_iter4),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(gmem_RVALID),
        .O(\ap_CS_fsm[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0200000002030003)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(gmem_RVALID),
        .I1(\indvar_flatten_fu_96_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln23_reg_425_pp0_iter2_reg),
        .I5(ap_enable_reg_pp0_iter4),
        .O(\ap_CS_fsm[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFB080808FB08FB08)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(gmem_RVALID),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(gmem_ARREADY),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'hBFBBAAAA)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(gmem_addr_1_reg_4530),
        .I1(\ap_CS_fsm[3]_i_2_n_0 ),
        .I2(gmem_RVALID),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_CS_fsm_pp0_stage3),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT5 #(
    .INIT(32'hFFFFBABF)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(gmem_ARREADY),
        .I1(\indvar_flatten_fu_96_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\icmp_ln23_reg_425_reg_n_0_[0] ),
        .O(\ap_CS_fsm[3]_i_2_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter0_reg_i_1
       (.I0(\indvar_flatten_fu_96_reg[0]_0 ),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'h00008A80)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter10),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_ready),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'h00008A80)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter10),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem1_WVALID),
        .O(ap_enable_reg_pp0_iter4_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT5 #(
    .INIT(32'hA2000000)) 
    ap_enable_reg_pp0_iter4_i_2
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(gmem_RVALID),
        .I3(gmem1_WREADY),
        .I4(ap_enable_reg_pp0_iter4),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem1_WVALID));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter4),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00020000)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(gmem_addr_read_1_reg_4650),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(\indvar_flatten_fu_96_reg[0]_0 ),
        .I4(icmp_ln23_reg_425_pp0_iter2_reg),
        .O(ap_NS_fsm110_out));
  LUT5 #(
    .INIT(32'h80880000)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_2
       (.I0(\icmp_ln23_reg_425_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(gmem_RVALID),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_enable_reg_pp0_iter0),
        .O(ap_ready));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(ap_NS_fsm110_out));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_loop_exit_ready_pp0_iter1_reg),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(ap_NS_fsm110_out));
  FDRE ap_loop_exit_ready_pp0_iter3_reg_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_loop_exit_ready_pp0_iter2_reg),
        .Q(ap_loop_exit_ready_pp0_iter3_reg),
        .R(ap_NS_fsm110_out));
  LUT6 #(
    .INIT(64'hFFA800A8FFFFFFFF)) 
    \bus_wide_gen.data_valid_i_2 
       (.I0(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_RREADY),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(gmem_ARADDR1),
        .I4(grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_m_axi_gmem_RREADY),
        .I5(gmem_RVALID),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8000)) 
    \bus_wide_gen.split_cnt_buf[3]_i_7 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(gmem_RVALID),
        .I3(\ap_CS_fsm[3]_i_2_n_0 ),
        .I4(p_0_in),
        .I5(gmem_addr_read_1_reg_4650),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_RREADY));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \col_fu_80[1]_i_1 
       (.I0(\icmp_ln24_reg_434_reg_n_0_[0] ),
        .I1(col_fu_80[1]),
        .O(add_ln24_fu_220_p2[1]));
  LUT3 #(
    .INIT(8'h12)) 
    \col_fu_80[2]_i_1 
       (.I0(col_fu_80[1]),
        .I1(\icmp_ln24_reg_434_reg_n_0_[0] ),
        .I2(col_fu_80[2]),
        .O(add_ln24_fu_220_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \col_fu_80[3]_i_1 
       (.I0(col_fu_80[2]),
        .I1(col_fu_80[1]),
        .I2(\icmp_ln24_reg_434_reg_n_0_[0] ),
        .I3(col_fu_80[3]),
        .O(add_ln24_fu_220_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \col_fu_80[4]_i_1 
       (.I0(col_fu_80[1]),
        .I1(col_fu_80[2]),
        .I2(col_fu_80[3]),
        .I3(\icmp_ln24_reg_434_reg_n_0_[0] ),
        .I4(col_fu_80[4]),
        .O(add_ln24_fu_220_p2[4]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \col_fu_80[5]_i_1 
       (.I0(col_fu_80[3]),
        .I1(col_fu_80[2]),
        .I2(col_fu_80[1]),
        .I3(col_fu_80[4]),
        .I4(\icmp_ln24_reg_434_reg_n_0_[0] ),
        .I5(col_fu_80[5]),
        .O(add_ln24_fu_220_p2[5]));
  LUT6 #(
    .INIT(64'h0000DFFF00002000)) 
    \col_fu_80[6]_i_1 
       (.I0(col_fu_80[4]),
        .I1(\col_fu_80[6]_i_2_n_0 ),
        .I2(col_fu_80[3]),
        .I3(col_fu_80[5]),
        .I4(\icmp_ln24_reg_434_reg_n_0_[0] ),
        .I5(col_fu_80[6]),
        .O(add_ln24_fu_220_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \col_fu_80[6]_i_2 
       (.I0(col_fu_80[2]),
        .I1(col_fu_80[1]),
        .O(\col_fu_80[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \col_fu_80[7]_i_2 
       (.I0(add_ln25_2_reg_4410),
        .I1(\indvar_flatten_fu_96_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\icmp_ln23_reg_425_reg_n_0_[0] ),
        .O(col_fu_8005_out));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT4 #(
    .INIT(16'h0B04)) 
    \col_fu_80[7]_i_3 
       (.I0(\col_fu_80[7]_i_5_n_0 ),
        .I1(col_fu_80[6]),
        .I2(\icmp_ln24_reg_434_reg_n_0_[0] ),
        .I3(col_fu_80[7]),
        .O(add_ln24_fu_220_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \col_fu_80[7]_i_5 
       (.I0(col_fu_80[4]),
        .I1(col_fu_80[1]),
        .I2(col_fu_80[2]),
        .I3(col_fu_80[3]),
        .I4(col_fu_80[5]),
        .O(\col_fu_80[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \col_fu_80_reg[1] 
       (.C(ap_clk),
        .CE(col_fu_8005_out),
        .D(add_ln24_fu_220_p2[1]),
        .Q(col_fu_80[1]),
        .R(col_fu_800));
  FDRE #(
    .INIT(1'b0)) 
    \col_fu_80_reg[2] 
       (.C(ap_clk),
        .CE(col_fu_8005_out),
        .D(add_ln24_fu_220_p2[2]),
        .Q(col_fu_80[2]),
        .R(col_fu_800));
  FDRE #(
    .INIT(1'b0)) 
    \col_fu_80_reg[3] 
       (.C(ap_clk),
        .CE(col_fu_8005_out),
        .D(add_ln24_fu_220_p2[3]),
        .Q(col_fu_80[3]),
        .R(col_fu_800));
  FDRE #(
    .INIT(1'b0)) 
    \col_fu_80_reg[4] 
       (.C(ap_clk),
        .CE(col_fu_8005_out),
        .D(add_ln24_fu_220_p2[4]),
        .Q(col_fu_80[4]),
        .R(col_fu_800));
  FDRE #(
    .INIT(1'b0)) 
    \col_fu_80_reg[5] 
       (.C(ap_clk),
        .CE(col_fu_8005_out),
        .D(add_ln24_fu_220_p2[5]),
        .Q(col_fu_80[5]),
        .R(col_fu_800));
  FDRE #(
    .INIT(1'b0)) 
    \col_fu_80_reg[6] 
       (.C(ap_clk),
        .CE(col_fu_8005_out),
        .D(add_ln24_fu_220_p2[6]),
        .Q(col_fu_80[6]),
        .R(col_fu_800));
  FDRE #(
    .INIT(1'b0)) 
    \col_fu_80_reg[7] 
       (.C(ap_clk),
        .CE(col_fu_8005_out),
        .D(add_ln24_fu_220_p2[7]),
        .Q(col_fu_80[7]),
        .R(col_fu_800));
  LUT6 #(
    .INIT(64'hDFFFDFFFDFFFFFFF)) 
    \fifo_depth_gt1_gen.mOutPtr[7]_i_2 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(\ap_CS_fsm[1]_i_3_n_0 ),
        .I2(gmem1_WREADY),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEE00000E00)) 
    \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\icmp_ln23_reg_425_reg_n_0_[0] ),
        .I3(gmem_ARREADY),
        .I4(flow_control_loop_pipe_sequential_init_U_n_21),
        .I5(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .O(\ap_CS_fsm_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][10]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[10]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[10]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[4]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][11]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[11]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[11]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[5]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][12]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[12]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[12]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[6]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][13]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[13]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[13]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[7]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][14]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[14]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[14]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[8]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][15]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[15]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[15]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[9]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][16]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[16]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[16]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[10]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][17]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[17]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[17]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[11]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][18]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[18]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[18]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[12]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][19]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[19]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[19]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[13]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][20]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[20]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[20]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[14]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][21]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[21]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[21]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[15]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][22]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[22]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[22]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[16]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][23]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[23]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[23]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[17]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][24]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[24]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[24]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[18]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][25]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[25]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[25]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[19]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][26]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[26]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[26]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[20]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[27]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[27]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[21]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][28]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[28]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[28]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[22]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][29]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[29]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[29]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[23]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][30]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[30]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[30]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[24]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][31]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[31]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[31]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[25]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][32]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[32]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[32]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[26]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][33]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[33]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[33]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[27]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][34]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[34]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[34]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[28]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][35]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[35]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[35]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[29]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][36]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[36]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[36]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[30]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][37]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[37]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[37]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[31]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][38]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[38]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[38]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[32]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][39]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[39]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[39]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[33]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][40]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[40]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[40]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[34]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][41]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[41]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[41]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[35]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][42]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[42]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[42]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[36]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][43]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[43]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[43]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[37]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][44]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[44]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[44]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[38]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][45]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[45]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[45]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[39]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][46]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[46]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[46]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[40]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][47]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[47]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[47]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[41]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][48]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[48]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[48]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[42]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][49]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[49]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[49]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[43]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][50]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[50]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[50]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[44]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][51]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[51]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[51]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[45]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][52]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[52]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[52]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[46]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][53]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[53]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[53]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[47]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][54]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[54]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[54]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[48]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][55]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[55]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[55]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[49]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][56]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[56]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[56]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[50]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][57]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[57]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[57]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[51]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][58]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[58]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[58]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[52]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][59]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[59]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[59]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[53]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][60]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[60]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[60]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[54]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][61]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[61]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[61]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[55]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][62]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[62]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[62]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[56]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][63]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[63]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[63]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[57]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_3 
       (.I0(gmem_addr_1_reg_453[6]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[6]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[0]));
  LUT5 #(
    .INIT(32'hD0000000)) 
    \fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(gmem_RVALID),
        .I2(gmem_ARREADY),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage1),
        .O(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][7]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[7]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[7]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[1]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][8]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[8]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[8]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[2]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fifo_depth_gt1_gen.mem_reg[5][9]_srl6_i_2 
       (.I0(gmem_addr_1_reg_453[9]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_4_n_0 ),
        .I2(gmem_addr_reg_447[9]),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_flow_control_loop_pipe_sequential_init_0 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(indvar13_fu_840),
        .Q(Q),
        .SR(col_fu_800),
        .add_ln23_1_fu_181_p2(add_ln23_1_fu_181_p2),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_reg(flow_control_loop_pipe_sequential_init_U_n_21),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_loop_exit_ready_pp0_iter3_reg(ap_loop_exit_ready_pp0_iter3_reg),
        .ap_loop_init_int_reg_0({ap_CS_fsm_pp0_stage3,\ap_CS_fsm_reg_n_0_[0] }),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .gmem1_WREADY(gmem1_WREADY),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_RVALID(gmem_RVALID),
        .grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_3),
        .\icmp_ln23_reg_425_reg[0] (flow_control_loop_pipe_sequential_init_U_n_23),
        .\icmp_ln23_reg_425_reg[0]_0 (\icmp_ln23_reg_425_reg_n_0_[0] ),
        .\icmp_ln24_reg_434_reg[0] (flow_control_loop_pipe_sequential_init_U_n_20),
        .\icmp_ln24_reg_434_reg[0]_0 (\indvar13_fu_84_reg_n_0_[4] ),
        .\icmp_ln24_reg_434_reg[0]_1 (\indvar13_fu_84_reg_n_0_[3] ),
        .\icmp_ln24_reg_434_reg[0]_2 (\indvar13_fu_84_reg_n_0_[6] ),
        .\icmp_ln24_reg_434_reg[0]_3 (\indvar13_fu_84_reg_n_0_[5] ),
        .\icmp_ln24_reg_434_reg[0]_4 (\indvar13_fu_84_reg_n_0_[2] ),
        .\icmp_ln24_reg_434_reg[0]_5 (\indvar13_fu_84_reg_n_0_[1] ),
        .indvar13_fu_84(indvar13_fu_84),
        .\indvar13_fu_84_reg[0] (flow_control_loop_pipe_sequential_init_U_n_4),
        .\indvar13_fu_84_reg[0]_0 (\indvar13_fu_84_reg_n_0_[0] ),
        .\indvar13_fu_84_reg[0]_1 (\icmp_ln24_reg_434_reg_n_0_[0] ),
        .indvar13_load_reg_429(indvar13_load_reg_429[0]),
        .indvar_flatten_fu_96(indvar_flatten_fu_96),
        .indvar_flatten_fu_9611_out(indvar_flatten_fu_9611_out),
        .\indvar_flatten_fu_96_reg[0] (\indvar_flatten_fu_96_reg[0]_0 ),
        .\indvar_flatten_fu_96_reg[0]_0 (\indvar_flatten_fu_96[12]_i_8_n_0 ),
        .\indvar_flatten_fu_96_reg[0]_1 (\indvar_flatten_fu_96_reg_n_0_[1] ),
        .\indvar_flatten_fu_96_reg[0]_2 (\indvar_flatten_fu_96_reg_n_0_[11] ),
        .\indvar_flatten_fu_96_reg[0]_3 (\indvar_flatten_fu_96_reg_n_0_[4] ),
        .\indvar_flatten_fu_96_reg[0]_4 (\indvar_flatten_fu_96[12]_i_9_n_0 ),
        .\indvar_flatten_fu_96_reg[0]_5 (\indvar_flatten_fu_96_reg_n_0_[0] ),
        .\indvar_flatten_fu_96_reg[12] (\indvar_flatten_fu_96_reg_n_0_[9] ),
        .\indvar_flatten_fu_96_reg[12]_0 (\indvar_flatten_fu_96_reg_n_0_[10] ),
        .\indvar_flatten_fu_96_reg[12]_1 (\indvar_flatten_fu_96_reg_n_0_[12] ),
        .\indvar_flatten_fu_96_reg[4] (\indvar_flatten_fu_96_reg_n_0_[2] ),
        .\indvar_flatten_fu_96_reg[4]_0 (\indvar_flatten_fu_96_reg_n_0_[3] ),
        .\indvar_flatten_fu_96_reg[8] (\indvar_flatten_fu_96_reg_n_0_[5] ),
        .\indvar_flatten_fu_96_reg[8]_0 (\indvar_flatten_fu_96_reg_n_0_[6] ),
        .\indvar_flatten_fu_96_reg[8]_1 (\indvar_flatten_fu_96_reg_n_0_[7] ),
        .\indvar_flatten_fu_96_reg[8]_2 (\indvar_flatten_fu_96_reg_n_0_[8] ));
  LUT4 #(
    .INIT(16'h596A)) 
    \gmem_addr_1_reg_453[13]_i_2 
       (.I0(add_ln25_2_reg_441[13]),
        .I1(\icmp_ln24_reg_434_reg_n_0_[0] ),
        .I2(add_ln231_fu_88_reg[6]),
        .I3(row_fu_92[6]),
        .O(\gmem_addr_1_reg_453[13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \gmem_addr_1_reg_453[13]_i_3 
       (.I0(add_ln25_2_reg_441[12]),
        .I1(row_fu_92[5]),
        .I2(\icmp_ln24_reg_434_reg_n_0_[0] ),
        .I3(add_ln231_fu_88_reg[5]),
        .O(\gmem_addr_1_reg_453[13]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \gmem_addr_1_reg_453[13]_i_4 
       (.I0(add_ln25_2_reg_441[11]),
        .I1(row_fu_92[4]),
        .I2(\icmp_ln24_reg_434_reg_n_0_[0] ),
        .I3(add_ln231_fu_88_reg[4]),
        .O(\gmem_addr_1_reg_453[13]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \gmem_addr_1_reg_453[13]_i_5 
       (.I0(add_ln25_2_reg_441[10]),
        .I1(row_fu_92[3]),
        .I2(\icmp_ln24_reg_434_reg_n_0_[0] ),
        .I3(add_ln231_fu_88_reg[3]),
        .O(\gmem_addr_1_reg_453[13]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \gmem_addr_1_reg_453[9]_i_2 
       (.I0(add_ln25_2_reg_441[9]),
        .I1(row_fu_92[2]),
        .I2(\icmp_ln24_reg_434_reg_n_0_[0] ),
        .I3(add_ln231_fu_88_reg[2]),
        .O(\gmem_addr_1_reg_453[9]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h596A)) 
    \gmem_addr_1_reg_453[9]_i_3 
       (.I0(add_ln25_2_reg_441[8]),
        .I1(\icmp_ln24_reg_434_reg_n_0_[0] ),
        .I2(add_ln231_fu_88_reg[1]),
        .I3(row_fu_92[1]),
        .O(\gmem_addr_1_reg_453[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_1_reg_453[9]_i_4 
       (.I0(add_ln25_2_reg_441[7]),
        .O(\gmem_addr_1_reg_453[9]_i_4_n_0 ));
  FDRE \gmem_addr_1_reg_453_reg[10] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[10]),
        .Q(gmem_addr_1_reg_453[10]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[11] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[11]),
        .Q(gmem_addr_1_reg_453[11]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[12] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[12]),
        .Q(gmem_addr_1_reg_453[12]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[13] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[13]),
        .Q(gmem_addr_1_reg_453[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_453_reg[13]_i_1 
       (.CI(\gmem_addr_1_reg_453_reg[9]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_453_reg[13]_i_1_n_0 ,\gmem_addr_1_reg_453_reg[13]_i_1_n_1 ,\gmem_addr_1_reg_453_reg[13]_i_1_n_2 ,\gmem_addr_1_reg_453_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln25_2_reg_441[13:10]),
        .O(add_ln25_fu_282_p2[13:10]),
        .S({\gmem_addr_1_reg_453[13]_i_2_n_0 ,\gmem_addr_1_reg_453[13]_i_3_n_0 ,\gmem_addr_1_reg_453[13]_i_4_n_0 ,\gmem_addr_1_reg_453[13]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_453_reg[14] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[14]),
        .Q(gmem_addr_1_reg_453[14]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[15] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[15]),
        .Q(gmem_addr_1_reg_453[15]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[16] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[16]),
        .Q(gmem_addr_1_reg_453[16]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[17] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[17]),
        .Q(gmem_addr_1_reg_453[17]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_453_reg[17]_i_1 
       (.CI(\gmem_addr_1_reg_453_reg[13]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_453_reg[17]_i_1_n_0 ,\gmem_addr_1_reg_453_reg[17]_i_1_n_1 ,\gmem_addr_1_reg_453_reg[17]_i_1_n_2 ,\gmem_addr_1_reg_453_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln25_fu_282_p2[17:14]),
        .S(add_ln25_2_reg_441[17:14]));
  FDRE \gmem_addr_1_reg_453_reg[18] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[18]),
        .Q(gmem_addr_1_reg_453[18]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[19] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[19]),
        .Q(gmem_addr_1_reg_453[19]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[20] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[20]),
        .Q(gmem_addr_1_reg_453[20]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[21] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[21]),
        .Q(gmem_addr_1_reg_453[21]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_453_reg[21]_i_1 
       (.CI(\gmem_addr_1_reg_453_reg[17]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_453_reg[21]_i_1_n_0 ,\gmem_addr_1_reg_453_reg[21]_i_1_n_1 ,\gmem_addr_1_reg_453_reg[21]_i_1_n_2 ,\gmem_addr_1_reg_453_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln25_fu_282_p2[21:18]),
        .S(add_ln25_2_reg_441[21:18]));
  FDRE \gmem_addr_1_reg_453_reg[22] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[22]),
        .Q(gmem_addr_1_reg_453[22]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[23] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[23]),
        .Q(gmem_addr_1_reg_453[23]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[24] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[24]),
        .Q(gmem_addr_1_reg_453[24]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[25] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[25]),
        .Q(gmem_addr_1_reg_453[25]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_453_reg[25]_i_1 
       (.CI(\gmem_addr_1_reg_453_reg[21]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_453_reg[25]_i_1_n_0 ,\gmem_addr_1_reg_453_reg[25]_i_1_n_1 ,\gmem_addr_1_reg_453_reg[25]_i_1_n_2 ,\gmem_addr_1_reg_453_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln25_fu_282_p2[25:22]),
        .S(add_ln25_2_reg_441[25:22]));
  FDRE \gmem_addr_1_reg_453_reg[26] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[26]),
        .Q(gmem_addr_1_reg_453[26]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[27] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[27]),
        .Q(gmem_addr_1_reg_453[27]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[28] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[28]),
        .Q(gmem_addr_1_reg_453[28]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[29] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[29]),
        .Q(gmem_addr_1_reg_453[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_453_reg[29]_i_1 
       (.CI(\gmem_addr_1_reg_453_reg[25]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_453_reg[29]_i_1_n_0 ,\gmem_addr_1_reg_453_reg[29]_i_1_n_1 ,\gmem_addr_1_reg_453_reg[29]_i_1_n_2 ,\gmem_addr_1_reg_453_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln25_fu_282_p2[29:26]),
        .S(add_ln25_2_reg_441[29:26]));
  FDRE \gmem_addr_1_reg_453_reg[30] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[30]),
        .Q(gmem_addr_1_reg_453[30]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[31] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[31]),
        .Q(gmem_addr_1_reg_453[31]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[32] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[32]),
        .Q(gmem_addr_1_reg_453[32]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[33] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[33]),
        .Q(gmem_addr_1_reg_453[33]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_453_reg[33]_i_1 
       (.CI(\gmem_addr_1_reg_453_reg[29]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_453_reg[33]_i_1_n_0 ,\gmem_addr_1_reg_453_reg[33]_i_1_n_1 ,\gmem_addr_1_reg_453_reg[33]_i_1_n_2 ,\gmem_addr_1_reg_453_reg[33]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln25_fu_282_p2[33:30]),
        .S(add_ln25_2_reg_441[33:30]));
  FDRE \gmem_addr_1_reg_453_reg[34] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[34]),
        .Q(gmem_addr_1_reg_453[34]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[35] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[35]),
        .Q(gmem_addr_1_reg_453[35]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[36] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[36]),
        .Q(gmem_addr_1_reg_453[36]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[37] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[37]),
        .Q(gmem_addr_1_reg_453[37]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_453_reg[37]_i_1 
       (.CI(\gmem_addr_1_reg_453_reg[33]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_453_reg[37]_i_1_n_0 ,\gmem_addr_1_reg_453_reg[37]_i_1_n_1 ,\gmem_addr_1_reg_453_reg[37]_i_1_n_2 ,\gmem_addr_1_reg_453_reg[37]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln25_fu_282_p2[37:34]),
        .S(add_ln25_2_reg_441[37:34]));
  FDRE \gmem_addr_1_reg_453_reg[38] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[38]),
        .Q(gmem_addr_1_reg_453[38]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[39] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[39]),
        .Q(gmem_addr_1_reg_453[39]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[40] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[40]),
        .Q(gmem_addr_1_reg_453[40]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[41] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[41]),
        .Q(gmem_addr_1_reg_453[41]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_453_reg[41]_i_1 
       (.CI(\gmem_addr_1_reg_453_reg[37]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_453_reg[41]_i_1_n_0 ,\gmem_addr_1_reg_453_reg[41]_i_1_n_1 ,\gmem_addr_1_reg_453_reg[41]_i_1_n_2 ,\gmem_addr_1_reg_453_reg[41]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln25_fu_282_p2[41:38]),
        .S(add_ln25_2_reg_441[41:38]));
  FDRE \gmem_addr_1_reg_453_reg[42] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[42]),
        .Q(gmem_addr_1_reg_453[42]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[43] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[43]),
        .Q(gmem_addr_1_reg_453[43]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[44] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[44]),
        .Q(gmem_addr_1_reg_453[44]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[45] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[45]),
        .Q(gmem_addr_1_reg_453[45]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_453_reg[45]_i_1 
       (.CI(\gmem_addr_1_reg_453_reg[41]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_453_reg[45]_i_1_n_0 ,\gmem_addr_1_reg_453_reg[45]_i_1_n_1 ,\gmem_addr_1_reg_453_reg[45]_i_1_n_2 ,\gmem_addr_1_reg_453_reg[45]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln25_fu_282_p2[45:42]),
        .S(add_ln25_2_reg_441[45:42]));
  FDRE \gmem_addr_1_reg_453_reg[46] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[46]),
        .Q(gmem_addr_1_reg_453[46]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[47] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[47]),
        .Q(gmem_addr_1_reg_453[47]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[48] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[48]),
        .Q(gmem_addr_1_reg_453[48]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[49] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[49]),
        .Q(gmem_addr_1_reg_453[49]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_453_reg[49]_i_1 
       (.CI(\gmem_addr_1_reg_453_reg[45]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_453_reg[49]_i_1_n_0 ,\gmem_addr_1_reg_453_reg[49]_i_1_n_1 ,\gmem_addr_1_reg_453_reg[49]_i_1_n_2 ,\gmem_addr_1_reg_453_reg[49]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln25_fu_282_p2[49:46]),
        .S(add_ln25_2_reg_441[49:46]));
  FDRE \gmem_addr_1_reg_453_reg[50] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[50]),
        .Q(gmem_addr_1_reg_453[50]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[51] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[51]),
        .Q(gmem_addr_1_reg_453[51]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[52] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[52]),
        .Q(gmem_addr_1_reg_453[52]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[53] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[53]),
        .Q(gmem_addr_1_reg_453[53]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_453_reg[53]_i_1 
       (.CI(\gmem_addr_1_reg_453_reg[49]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_453_reg[53]_i_1_n_0 ,\gmem_addr_1_reg_453_reg[53]_i_1_n_1 ,\gmem_addr_1_reg_453_reg[53]_i_1_n_2 ,\gmem_addr_1_reg_453_reg[53]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln25_fu_282_p2[53:50]),
        .S(add_ln25_2_reg_441[53:50]));
  FDRE \gmem_addr_1_reg_453_reg[54] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[54]),
        .Q(gmem_addr_1_reg_453[54]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[55] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[55]),
        .Q(gmem_addr_1_reg_453[55]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[56] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[56]),
        .Q(gmem_addr_1_reg_453[56]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[57] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[57]),
        .Q(gmem_addr_1_reg_453[57]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_453_reg[57]_i_1 
       (.CI(\gmem_addr_1_reg_453_reg[53]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_453_reg[57]_i_1_n_0 ,\gmem_addr_1_reg_453_reg[57]_i_1_n_1 ,\gmem_addr_1_reg_453_reg[57]_i_1_n_2 ,\gmem_addr_1_reg_453_reg[57]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln25_fu_282_p2[57:54]),
        .S(add_ln25_2_reg_441[57:54]));
  FDRE \gmem_addr_1_reg_453_reg[58] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[58]),
        .Q(gmem_addr_1_reg_453[58]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[59] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[59]),
        .Q(gmem_addr_1_reg_453[59]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[60] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[60]),
        .Q(gmem_addr_1_reg_453[60]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[61] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[61]),
        .Q(gmem_addr_1_reg_453[61]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_453_reg[61]_i_1 
       (.CI(\gmem_addr_1_reg_453_reg[57]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_453_reg[61]_i_1_n_0 ,\gmem_addr_1_reg_453_reg[61]_i_1_n_1 ,\gmem_addr_1_reg_453_reg[61]_i_1_n_2 ,\gmem_addr_1_reg_453_reg[61]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln25_fu_282_p2[61:58]),
        .S(add_ln25_2_reg_441[61:58]));
  FDRE \gmem_addr_1_reg_453_reg[62] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[62]),
        .Q(gmem_addr_1_reg_453[62]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[63] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[63]),
        .Q(gmem_addr_1_reg_453[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_453_reg[63]_i_1 
       (.CI(\gmem_addr_1_reg_453_reg[61]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_1_reg_453_reg[63]_i_1_CO_UNCONNECTED [3:1],\gmem_addr_1_reg_453_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem_addr_1_reg_453_reg[63]_i_1_O_UNCONNECTED [3:2],add_ln25_fu_282_p2[63:62]}),
        .S({1'b0,1'b0,add_ln25_2_reg_441[63:62]}));
  FDRE \gmem_addr_1_reg_453_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[6]),
        .Q(gmem_addr_1_reg_453[6]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[7]),
        .Q(gmem_addr_1_reg_453[7]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[8] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[8]),
        .Q(gmem_addr_1_reg_453[8]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[9] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_fu_282_p2[9]),
        .Q(gmem_addr_1_reg_453[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_453_reg[9]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_1_reg_453_reg[9]_i_1_n_0 ,\gmem_addr_1_reg_453_reg[9]_i_1_n_1 ,\gmem_addr_1_reg_453_reg[9]_i_1_n_2 ,\gmem_addr_1_reg_453_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({add_ln25_2_reg_441[9:7],1'b0}),
        .O({add_ln25_fu_282_p2[9:7],\NLW_gmem_addr_1_reg_453_reg[9]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_1_reg_453[9]_i_2_n_0 ,\gmem_addr_1_reg_453[9]_i_3_n_0 ,\gmem_addr_1_reg_453[9]_i_4_n_0 ,add_ln25_2_reg_441[6]}));
  LUT5 #(
    .INIT(32'hD0000000)) 
    \gmem_addr_read_1_reg_465[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(gmem1_WREADY),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(gmem_RVALID),
        .I4(ap_enable_reg_pp0_iter3),
        .O(gmem_addr_read_1_reg_4650));
  FDRE \gmem_addr_read_1_reg_465_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_read_1_reg_4650),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [0]),
        .Q(gmem_addr_read_1_reg_465[0]),
        .R(1'b0));
  FDRE \gmem_addr_read_1_reg_465_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_read_1_reg_4650),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [1]),
        .Q(gmem_addr_read_1_reg_465[1]),
        .R(1'b0));
  FDRE \gmem_addr_read_1_reg_465_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_read_1_reg_4650),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [2]),
        .Q(gmem_addr_read_1_reg_465[2]),
        .R(1'b0));
  FDRE \gmem_addr_read_1_reg_465_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_read_1_reg_4650),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [3]),
        .Q(gmem_addr_read_1_reg_465[3]),
        .R(1'b0));
  FDRE \gmem_addr_read_1_reg_465_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_read_1_reg_4650),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [4]),
        .Q(gmem_addr_read_1_reg_465[4]),
        .R(1'b0));
  FDRE \gmem_addr_read_1_reg_465_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_read_1_reg_4650),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [5]),
        .Q(gmem_addr_read_1_reg_465[5]),
        .R(1'b0));
  FDRE \gmem_addr_read_1_reg_465_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_read_1_reg_4650),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [6]),
        .Q(gmem_addr_read_1_reg_465[6]),
        .R(1'b0));
  FDRE \gmem_addr_read_1_reg_465_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_read_1_reg_4650),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [7]),
        .Q(gmem_addr_read_1_reg_465[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFB00000000000000)) 
    \gmem_addr_read_reg_459[7]_i_1 
       (.I0(\icmp_ln23_reg_425_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(gmem_ARREADY),
        .I3(gmem_RVALID),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(gmem_addr_read_reg_4590));
  FDRE \gmem_addr_read_reg_459_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_4590),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [0]),
        .Q(gmem_addr_read_reg_459[0]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_459_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_4590),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [1]),
        .Q(gmem_addr_read_reg_459[1]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_459_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_4590),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [2]),
        .Q(gmem_addr_read_reg_459[2]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_459_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_4590),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [3]),
        .Q(gmem_addr_read_reg_459[3]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_459_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_4590),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [4]),
        .Q(gmem_addr_read_reg_459[4]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_459_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_4590),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [5]),
        .Q(gmem_addr_read_reg_459[5]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_459_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_4590),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [6]),
        .Q(gmem_addr_read_reg_459[6]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_459_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_4590),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [7]),
        .Q(gmem_addr_read_reg_459[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h596A)) 
    \gmem_addr_reg_447[13]_i_2 
       (.I0(add_ln25_2_reg_441[13]),
        .I1(\icmp_ln24_reg_434_reg_n_0_[0] ),
        .I2(add_ln231_fu_88_reg[6]),
        .I3(row_fu_92[6]),
        .O(\gmem_addr_reg_447[13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \gmem_addr_reg_447[13]_i_3 
       (.I0(add_ln25_2_reg_441[12]),
        .I1(row_fu_92[5]),
        .I2(\icmp_ln24_reg_434_reg_n_0_[0] ),
        .I3(add_ln231_fu_88_reg[5]),
        .O(\gmem_addr_reg_447[13]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \gmem_addr_reg_447[13]_i_4 
       (.I0(add_ln25_2_reg_441[11]),
        .I1(row_fu_92[4]),
        .I2(\icmp_ln24_reg_434_reg_n_0_[0] ),
        .I3(add_ln231_fu_88_reg[4]),
        .O(\gmem_addr_reg_447[13]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \gmem_addr_reg_447[13]_i_5 
       (.I0(add_ln25_2_reg_441[10]),
        .I1(row_fu_92[3]),
        .I2(\icmp_ln24_reg_434_reg_n_0_[0] ),
        .I3(add_ln231_fu_88_reg[3]),
        .O(\gmem_addr_reg_447[13]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \gmem_addr_reg_447[63]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(gmem_RVALID),
        .I2(ap_enable_reg_pp0_iter3),
        .O(gmem_addr_1_reg_4530));
  LUT4 #(
    .INIT(16'h56A6)) 
    \gmem_addr_reg_447[9]_i_2 
       (.I0(add_ln25_2_reg_441[9]),
        .I1(row_fu_92[2]),
        .I2(\icmp_ln24_reg_434_reg_n_0_[0] ),
        .I3(add_ln231_fu_88_reg[2]),
        .O(\gmem_addr_reg_447[9]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h596A)) 
    \gmem_addr_reg_447[9]_i_3 
       (.I0(add_ln25_2_reg_441[8]),
        .I1(\icmp_ln24_reg_434_reg_n_0_[0] ),
        .I2(add_ln231_fu_88_reg[1]),
        .I3(row_fu_92[1]),
        .O(\gmem_addr_reg_447[9]_i_3_n_0 ));
  FDRE \gmem_addr_reg_447_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_2_reg_441[0]),
        .Q(\gmem_addr_reg_447_reg[5]_0 [0]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[10] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[10]),
        .Q(gmem_addr_reg_447[10]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[11] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[11]),
        .Q(gmem_addr_reg_447[11]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[12] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[12]),
        .Q(gmem_addr_reg_447[12]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[13] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[13]),
        .Q(gmem_addr_reg_447[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_447_reg[13]_i_1 
       (.CI(\gmem_addr_reg_447_reg[9]_i_1_n_0 ),
        .CO({\gmem_addr_reg_447_reg[13]_i_1_n_0 ,\gmem_addr_reg_447_reg[13]_i_1_n_1 ,\gmem_addr_reg_447_reg[13]_i_1_n_2 ,\gmem_addr_reg_447_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln25_2_reg_441[13:10]),
        .O(add_ln25_1_fu_287_p2[13:10]),
        .S({\gmem_addr_reg_447[13]_i_2_n_0 ,\gmem_addr_reg_447[13]_i_3_n_0 ,\gmem_addr_reg_447[13]_i_4_n_0 ,\gmem_addr_reg_447[13]_i_5_n_0 }));
  FDRE \gmem_addr_reg_447_reg[14] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[14]),
        .Q(gmem_addr_reg_447[14]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[15] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[15]),
        .Q(gmem_addr_reg_447[15]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[16] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[16]),
        .Q(gmem_addr_reg_447[16]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[17] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[17]),
        .Q(gmem_addr_reg_447[17]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_447_reg[17]_i_1 
       (.CI(\gmem_addr_reg_447_reg[13]_i_1_n_0 ),
        .CO({\gmem_addr_reg_447_reg[17]_i_1_n_0 ,\gmem_addr_reg_447_reg[17]_i_1_n_1 ,\gmem_addr_reg_447_reg[17]_i_1_n_2 ,\gmem_addr_reg_447_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln25_1_fu_287_p2[17:14]),
        .S(add_ln25_2_reg_441[17:14]));
  FDRE \gmem_addr_reg_447_reg[18] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[18]),
        .Q(gmem_addr_reg_447[18]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[19] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[19]),
        .Q(gmem_addr_reg_447[19]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_2_reg_441[1]),
        .Q(\gmem_addr_reg_447_reg[5]_0 [1]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[20] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[20]),
        .Q(gmem_addr_reg_447[20]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[21] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[21]),
        .Q(gmem_addr_reg_447[21]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_447_reg[21]_i_1 
       (.CI(\gmem_addr_reg_447_reg[17]_i_1_n_0 ),
        .CO({\gmem_addr_reg_447_reg[21]_i_1_n_0 ,\gmem_addr_reg_447_reg[21]_i_1_n_1 ,\gmem_addr_reg_447_reg[21]_i_1_n_2 ,\gmem_addr_reg_447_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln25_1_fu_287_p2[21:18]),
        .S(add_ln25_2_reg_441[21:18]));
  FDRE \gmem_addr_reg_447_reg[22] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[22]),
        .Q(gmem_addr_reg_447[22]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[23] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[23]),
        .Q(gmem_addr_reg_447[23]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[24] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[24]),
        .Q(gmem_addr_reg_447[24]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[25] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[25]),
        .Q(gmem_addr_reg_447[25]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_447_reg[25]_i_1 
       (.CI(\gmem_addr_reg_447_reg[21]_i_1_n_0 ),
        .CO({\gmem_addr_reg_447_reg[25]_i_1_n_0 ,\gmem_addr_reg_447_reg[25]_i_1_n_1 ,\gmem_addr_reg_447_reg[25]_i_1_n_2 ,\gmem_addr_reg_447_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln25_1_fu_287_p2[25:22]),
        .S(add_ln25_2_reg_441[25:22]));
  FDRE \gmem_addr_reg_447_reg[26] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[26]),
        .Q(gmem_addr_reg_447[26]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[27] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[27]),
        .Q(gmem_addr_reg_447[27]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[28] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[28]),
        .Q(gmem_addr_reg_447[28]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[29] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[29]),
        .Q(gmem_addr_reg_447[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_447_reg[29]_i_1 
       (.CI(\gmem_addr_reg_447_reg[25]_i_1_n_0 ),
        .CO({\gmem_addr_reg_447_reg[29]_i_1_n_0 ,\gmem_addr_reg_447_reg[29]_i_1_n_1 ,\gmem_addr_reg_447_reg[29]_i_1_n_2 ,\gmem_addr_reg_447_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln25_1_fu_287_p2[29:26]),
        .S(add_ln25_2_reg_441[29:26]));
  FDRE \gmem_addr_reg_447_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_2_reg_441[2]),
        .Q(\gmem_addr_reg_447_reg[5]_0 [2]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[30] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[30]),
        .Q(gmem_addr_reg_447[30]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[31] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[31]),
        .Q(gmem_addr_reg_447[31]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[32] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[32]),
        .Q(gmem_addr_reg_447[32]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[33] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[33]),
        .Q(gmem_addr_reg_447[33]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_447_reg[33]_i_1 
       (.CI(\gmem_addr_reg_447_reg[29]_i_1_n_0 ),
        .CO({\gmem_addr_reg_447_reg[33]_i_1_n_0 ,\gmem_addr_reg_447_reg[33]_i_1_n_1 ,\gmem_addr_reg_447_reg[33]_i_1_n_2 ,\gmem_addr_reg_447_reg[33]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln25_1_fu_287_p2[33:30]),
        .S(add_ln25_2_reg_441[33:30]));
  FDRE \gmem_addr_reg_447_reg[34] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[34]),
        .Q(gmem_addr_reg_447[34]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[35] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[35]),
        .Q(gmem_addr_reg_447[35]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[36] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[36]),
        .Q(gmem_addr_reg_447[36]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[37] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[37]),
        .Q(gmem_addr_reg_447[37]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_447_reg[37]_i_1 
       (.CI(\gmem_addr_reg_447_reg[33]_i_1_n_0 ),
        .CO({\gmem_addr_reg_447_reg[37]_i_1_n_0 ,\gmem_addr_reg_447_reg[37]_i_1_n_1 ,\gmem_addr_reg_447_reg[37]_i_1_n_2 ,\gmem_addr_reg_447_reg[37]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln25_1_fu_287_p2[37:34]),
        .S(add_ln25_2_reg_441[37:34]));
  FDRE \gmem_addr_reg_447_reg[38] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[38]),
        .Q(gmem_addr_reg_447[38]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[39] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[39]),
        .Q(gmem_addr_reg_447[39]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_2_reg_441[3]),
        .Q(\gmem_addr_reg_447_reg[5]_0 [3]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[40] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[40]),
        .Q(gmem_addr_reg_447[40]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[41] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[41]),
        .Q(gmem_addr_reg_447[41]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_447_reg[41]_i_1 
       (.CI(\gmem_addr_reg_447_reg[37]_i_1_n_0 ),
        .CO({\gmem_addr_reg_447_reg[41]_i_1_n_0 ,\gmem_addr_reg_447_reg[41]_i_1_n_1 ,\gmem_addr_reg_447_reg[41]_i_1_n_2 ,\gmem_addr_reg_447_reg[41]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln25_1_fu_287_p2[41:38]),
        .S(add_ln25_2_reg_441[41:38]));
  FDRE \gmem_addr_reg_447_reg[42] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[42]),
        .Q(gmem_addr_reg_447[42]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[43] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[43]),
        .Q(gmem_addr_reg_447[43]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[44] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[44]),
        .Q(gmem_addr_reg_447[44]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[45] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[45]),
        .Q(gmem_addr_reg_447[45]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_447_reg[45]_i_1 
       (.CI(\gmem_addr_reg_447_reg[41]_i_1_n_0 ),
        .CO({\gmem_addr_reg_447_reg[45]_i_1_n_0 ,\gmem_addr_reg_447_reg[45]_i_1_n_1 ,\gmem_addr_reg_447_reg[45]_i_1_n_2 ,\gmem_addr_reg_447_reg[45]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln25_1_fu_287_p2[45:42]),
        .S(add_ln25_2_reg_441[45:42]));
  FDRE \gmem_addr_reg_447_reg[46] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[46]),
        .Q(gmem_addr_reg_447[46]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[47] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[47]),
        .Q(gmem_addr_reg_447[47]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[48] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[48]),
        .Q(gmem_addr_reg_447[48]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[49] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[49]),
        .Q(gmem_addr_reg_447[49]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_447_reg[49]_i_1 
       (.CI(\gmem_addr_reg_447_reg[45]_i_1_n_0 ),
        .CO({\gmem_addr_reg_447_reg[49]_i_1_n_0 ,\gmem_addr_reg_447_reg[49]_i_1_n_1 ,\gmem_addr_reg_447_reg[49]_i_1_n_2 ,\gmem_addr_reg_447_reg[49]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln25_1_fu_287_p2[49:46]),
        .S(add_ln25_2_reg_441[49:46]));
  FDRE \gmem_addr_reg_447_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_2_reg_441[4]),
        .Q(\gmem_addr_reg_447_reg[5]_0 [4]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[50] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[50]),
        .Q(gmem_addr_reg_447[50]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[51] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[51]),
        .Q(gmem_addr_reg_447[51]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[52] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[52]),
        .Q(gmem_addr_reg_447[52]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[53] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[53]),
        .Q(gmem_addr_reg_447[53]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_447_reg[53]_i_1 
       (.CI(\gmem_addr_reg_447_reg[49]_i_1_n_0 ),
        .CO({\gmem_addr_reg_447_reg[53]_i_1_n_0 ,\gmem_addr_reg_447_reg[53]_i_1_n_1 ,\gmem_addr_reg_447_reg[53]_i_1_n_2 ,\gmem_addr_reg_447_reg[53]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln25_1_fu_287_p2[53:50]),
        .S(add_ln25_2_reg_441[53:50]));
  FDRE \gmem_addr_reg_447_reg[54] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[54]),
        .Q(gmem_addr_reg_447[54]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[55] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[55]),
        .Q(gmem_addr_reg_447[55]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[56] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[56]),
        .Q(gmem_addr_reg_447[56]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[57] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[57]),
        .Q(gmem_addr_reg_447[57]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_447_reg[57]_i_1 
       (.CI(\gmem_addr_reg_447_reg[53]_i_1_n_0 ),
        .CO({\gmem_addr_reg_447_reg[57]_i_1_n_0 ,\gmem_addr_reg_447_reg[57]_i_1_n_1 ,\gmem_addr_reg_447_reg[57]_i_1_n_2 ,\gmem_addr_reg_447_reg[57]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln25_1_fu_287_p2[57:54]),
        .S(add_ln25_2_reg_441[57:54]));
  FDRE \gmem_addr_reg_447_reg[58] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[58]),
        .Q(gmem_addr_reg_447[58]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[59] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[59]),
        .Q(gmem_addr_reg_447[59]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_2_reg_441[5]),
        .Q(\gmem_addr_reg_447_reg[5]_0 [5]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[60] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[60]),
        .Q(gmem_addr_reg_447[60]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[61] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[61]),
        .Q(gmem_addr_reg_447[61]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_447_reg[61]_i_1 
       (.CI(\gmem_addr_reg_447_reg[57]_i_1_n_0 ),
        .CO({\gmem_addr_reg_447_reg[61]_i_1_n_0 ,\gmem_addr_reg_447_reg[61]_i_1_n_1 ,\gmem_addr_reg_447_reg[61]_i_1_n_2 ,\gmem_addr_reg_447_reg[61]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln25_1_fu_287_p2[61:58]),
        .S(add_ln25_2_reg_441[61:58]));
  FDRE \gmem_addr_reg_447_reg[62] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[62]),
        .Q(gmem_addr_reg_447[62]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[63] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[63]),
        .Q(gmem_addr_reg_447[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_447_reg[63]_i_2 
       (.CI(\gmem_addr_reg_447_reg[61]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_reg_447_reg[63]_i_2_CO_UNCONNECTED [3:1],\gmem_addr_reg_447_reg[63]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem_addr_reg_447_reg[63]_i_2_O_UNCONNECTED [3:2],add_ln25_1_fu_287_p2[63:62]}),
        .S({1'b0,1'b0,add_ln25_2_reg_441[63:62]}));
  FDRE \gmem_addr_reg_447_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_2_reg_441[6]),
        .Q(gmem_addr_reg_447[6]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[7]),
        .Q(gmem_addr_reg_447[7]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[8] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[8]),
        .Q(gmem_addr_reg_447[8]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[9] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln25_1_fu_287_p2[9]),
        .Q(gmem_addr_reg_447[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_447_reg[9]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_reg_447_reg[9]_i_1_n_0 ,\gmem_addr_reg_447_reg[9]_i_1_n_1 ,\gmem_addr_reg_447_reg[9]_i_1_n_2 ,\gmem_addr_reg_447_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({add_ln25_2_reg_441[9:7],1'b0}),
        .O({add_ln25_1_fu_287_p2[9:7],add_ln25_fu_282_p2[6]}),
        .S({\gmem_addr_reg_447[9]_i_2_n_0 ,\gmem_addr_reg_447[9]_i_3_n_0 ,add_ln25_2_reg_441[7:6]}));
  LUT3 #(
    .INIT(8'hBA)) 
    grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(ap_ready),
        .I2(\indvar_flatten_fu_96_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln23_reg_425_pp0_iter1_reg[0]_i_1 
       (.I0(\icmp_ln23_reg_425_reg_n_0_[0] ),
        .I1(indvar_flatten_fu_9611_out),
        .I2(icmp_ln23_reg_425_pp0_iter1_reg),
        .O(\icmp_ln23_reg_425_pp0_iter1_reg[0]_i_1_n_0 ));
  FDRE \icmp_ln23_reg_425_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln23_reg_425_pp0_iter1_reg[0]_i_1_n_0 ),
        .Q(icmp_ln23_reg_425_pp0_iter1_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln23_reg_425_pp0_iter2_reg[0]_i_1 
       (.I0(icmp_ln23_reg_425_pp0_iter1_reg),
        .I1(indvar_flatten_fu_9611_out),
        .I2(icmp_ln23_reg_425_pp0_iter2_reg),
        .O(\icmp_ln23_reg_425_pp0_iter2_reg[0]_i_1_n_0 ));
  FDRE \icmp_ln23_reg_425_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln23_reg_425_pp0_iter2_reg[0]_i_1_n_0 ),
        .Q(icmp_ln23_reg_425_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln23_reg_425_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(\icmp_ln23_reg_425_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \icmp_ln24_reg_434_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(\icmp_ln24_reg_434_reg_n_0_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \indvar13_fu_84[1]_i_1 
       (.I0(indvar13_load_reg_429[0]),
        .I1(indvar13_load_reg_429[1]),
        .O(add_ln24_1_fu_304_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar13_fu_84[2]_i_1 
       (.I0(indvar13_load_reg_429[0]),
        .I1(indvar13_load_reg_429[1]),
        .I2(indvar13_load_reg_429[2]),
        .O(add_ln24_1_fu_304_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \indvar13_fu_84[3]_i_1 
       (.I0(indvar13_load_reg_429[1]),
        .I1(indvar13_load_reg_429[0]),
        .I2(indvar13_load_reg_429[2]),
        .I3(indvar13_load_reg_429[3]),
        .O(add_ln24_1_fu_304_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \indvar13_fu_84[4]_i_1 
       (.I0(indvar13_load_reg_429[2]),
        .I1(indvar13_load_reg_429[0]),
        .I2(indvar13_load_reg_429[1]),
        .I3(indvar13_load_reg_429[3]),
        .I4(indvar13_load_reg_429[4]),
        .O(add_ln24_1_fu_304_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \indvar13_fu_84[5]_i_1 
       (.I0(indvar13_load_reg_429[3]),
        .I1(indvar13_load_reg_429[1]),
        .I2(indvar13_load_reg_429[0]),
        .I3(indvar13_load_reg_429[2]),
        .I4(indvar13_load_reg_429[4]),
        .I5(indvar13_load_reg_429[5]),
        .O(add_ln24_1_fu_304_p2[5]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \indvar13_fu_84[6]_i_2 
       (.I0(gmem_addr_1_reg_4530),
        .I1(\indvar_flatten_fu_96_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\icmp_ln23_reg_425_reg_n_0_[0] ),
        .O(indvar13_fu_840));
  LUT3 #(
    .INIT(8'h78)) 
    \indvar13_fu_84[6]_i_3 
       (.I0(\indvar13_fu_84[6]_i_4_n_0 ),
        .I1(indvar13_load_reg_429[5]),
        .I2(indvar13_load_reg_429[6]),
        .O(add_ln24_1_fu_304_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \indvar13_fu_84[6]_i_4 
       (.I0(indvar13_load_reg_429[4]),
        .I1(indvar13_load_reg_429[2]),
        .I2(indvar13_load_reg_429[0]),
        .I3(indvar13_load_reg_429[1]),
        .I4(indvar13_load_reg_429[3]),
        .O(\indvar13_fu_84[6]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar13_fu_84_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_4),
        .Q(\indvar13_fu_84_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar13_fu_84_reg[1] 
       (.C(ap_clk),
        .CE(indvar13_fu_840),
        .D(add_ln24_1_fu_304_p2[1]),
        .Q(\indvar13_fu_84_reg_n_0_[1] ),
        .R(indvar13_fu_84));
  FDRE #(
    .INIT(1'b0)) 
    \indvar13_fu_84_reg[2] 
       (.C(ap_clk),
        .CE(indvar13_fu_840),
        .D(add_ln24_1_fu_304_p2[2]),
        .Q(\indvar13_fu_84_reg_n_0_[2] ),
        .R(indvar13_fu_84));
  FDRE #(
    .INIT(1'b0)) 
    \indvar13_fu_84_reg[3] 
       (.C(ap_clk),
        .CE(indvar13_fu_840),
        .D(add_ln24_1_fu_304_p2[3]),
        .Q(\indvar13_fu_84_reg_n_0_[3] ),
        .R(indvar13_fu_84));
  FDRE #(
    .INIT(1'b0)) 
    \indvar13_fu_84_reg[4] 
       (.C(ap_clk),
        .CE(indvar13_fu_840),
        .D(add_ln24_1_fu_304_p2[4]),
        .Q(\indvar13_fu_84_reg_n_0_[4] ),
        .R(indvar13_fu_84));
  FDRE #(
    .INIT(1'b0)) 
    \indvar13_fu_84_reg[5] 
       (.C(ap_clk),
        .CE(indvar13_fu_840),
        .D(add_ln24_1_fu_304_p2[5]),
        .Q(\indvar13_fu_84_reg_n_0_[5] ),
        .R(indvar13_fu_84));
  FDRE #(
    .INIT(1'b0)) 
    \indvar13_fu_84_reg[6] 
       (.C(ap_clk),
        .CE(indvar13_fu_840),
        .D(add_ln24_1_fu_304_p2[6]),
        .Q(\indvar13_fu_84_reg_n_0_[6] ),
        .R(indvar13_fu_84));
  FDRE \indvar13_load_reg_429_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_9611_out),
        .D(\indvar13_fu_84_reg_n_0_[0] ),
        .Q(indvar13_load_reg_429[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \indvar13_load_reg_429_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_9611_out),
        .D(\indvar13_fu_84_reg_n_0_[1] ),
        .Q(indvar13_load_reg_429[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \indvar13_load_reg_429_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_9611_out),
        .D(\indvar13_fu_84_reg_n_0_[2] ),
        .Q(indvar13_load_reg_429[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \indvar13_load_reg_429_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_9611_out),
        .D(\indvar13_fu_84_reg_n_0_[3] ),
        .Q(indvar13_load_reg_429[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \indvar13_load_reg_429_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_9611_out),
        .D(\indvar13_fu_84_reg_n_0_[4] ),
        .Q(indvar13_load_reg_429[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \indvar13_load_reg_429_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_9611_out),
        .D(\indvar13_fu_84_reg_n_0_[5] ),
        .Q(indvar13_load_reg_429[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \indvar13_load_reg_429_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_9611_out),
        .D(\indvar13_fu_84_reg_n_0_[6] ),
        .Q(indvar13_load_reg_429[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \indvar_flatten_fu_96[12]_i_8 
       (.I0(\indvar_flatten_fu_96_reg_n_0_[3] ),
        .I1(\indvar_flatten_fu_96_reg_n_0_[2] ),
        .I2(\indvar_flatten_fu_96_reg_n_0_[10] ),
        .I3(\indvar_flatten_fu_96_reg_n_0_[5] ),
        .I4(\indvar_flatten_fu_96_reg_n_0_[6] ),
        .I5(\indvar_flatten_fu_96_reg_n_0_[12] ),
        .O(\indvar_flatten_fu_96[12]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \indvar_flatten_fu_96[12]_i_9 
       (.I0(\indvar_flatten_fu_96_reg_n_0_[9] ),
        .I1(\indvar_flatten_fu_96_reg_n_0_[0] ),
        .I2(\indvar_flatten_fu_96_reg_n_0_[7] ),
        .I3(\indvar_flatten_fu_96_reg_n_0_[8] ),
        .O(\indvar_flatten_fu_96[12]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_96),
        .D(add_ln23_1_fu_181_p2[0]),
        .Q(\indvar_flatten_fu_96_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_96_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_96),
        .D(add_ln23_1_fu_181_p2[10]),
        .Q(\indvar_flatten_fu_96_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_96_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_96),
        .D(add_ln23_1_fu_181_p2[11]),
        .Q(\indvar_flatten_fu_96_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_96_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_96),
        .D(add_ln23_1_fu_181_p2[12]),
        .Q(\indvar_flatten_fu_96_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_96),
        .D(add_ln23_1_fu_181_p2[1]),
        .Q(\indvar_flatten_fu_96_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_96_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_96),
        .D(add_ln23_1_fu_181_p2[2]),
        .Q(\indvar_flatten_fu_96_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_96_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_96),
        .D(add_ln23_1_fu_181_p2[3]),
        .Q(\indvar_flatten_fu_96_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_96_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_96),
        .D(add_ln23_1_fu_181_p2[4]),
        .Q(\indvar_flatten_fu_96_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_96_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_96),
        .D(add_ln23_1_fu_181_p2[5]),
        .Q(\indvar_flatten_fu_96_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_96_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_96),
        .D(add_ln23_1_fu_181_p2[6]),
        .Q(\indvar_flatten_fu_96_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_96_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_96),
        .D(add_ln23_1_fu_181_p2[7]),
        .Q(\indvar_flatten_fu_96_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_96_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_96),
        .D(add_ln23_1_fu_181_p2[8]),
        .Q(\indvar_flatten_fu_96_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_96_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_fu_96),
        .D(add_ln23_1_fu_181_p2[9]),
        .Q(\indvar_flatten_fu_96_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \max_val_reg_483[0]_i_1 
       (.I0(reg_144[0]),
        .I1(select_ln29_reg_477[0]),
        .I2(\max_val_reg_483_reg[7]_i_3_n_0 ),
        .O(max_val_fu_364_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \max_val_reg_483[1]_i_1 
       (.I0(reg_144[1]),
        .I1(select_ln29_reg_477[1]),
        .I2(\max_val_reg_483_reg[7]_i_3_n_0 ),
        .O(max_val_fu_364_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \max_val_reg_483[2]_i_1 
       (.I0(reg_144[2]),
        .I1(select_ln29_reg_477[2]),
        .I2(\max_val_reg_483_reg[7]_i_3_n_0 ),
        .O(max_val_fu_364_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \max_val_reg_483[3]_i_1 
       (.I0(reg_144[3]),
        .I1(select_ln29_reg_477[3]),
        .I2(\max_val_reg_483_reg[7]_i_3_n_0 ),
        .O(max_val_fu_364_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \max_val_reg_483[4]_i_1 
       (.I0(reg_144[4]),
        .I1(select_ln29_reg_477[4]),
        .I2(\max_val_reg_483_reg[7]_i_3_n_0 ),
        .O(max_val_fu_364_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \max_val_reg_483[5]_i_1 
       (.I0(reg_144[5]),
        .I1(select_ln29_reg_477[5]),
        .I2(\max_val_reg_483_reg[7]_i_3_n_0 ),
        .O(max_val_fu_364_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \max_val_reg_483[6]_i_1 
       (.I0(reg_144[6]),
        .I1(select_ln29_reg_477[6]),
        .I2(\max_val_reg_483_reg[7]_i_3_n_0 ),
        .O(max_val_fu_364_p3[6]));
  LUT6 #(
    .INIT(64'hD0D0D0D0D000D0D0)) 
    \max_val_reg_483[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(gmem_RVALID),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(\icmp_ln23_reg_425_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(gmem_ARREADY),
        .O(ap_enable_reg_pp0_iter10));
  LUT4 #(
    .INIT(16'h9009)) 
    \max_val_reg_483[7]_i_10 
       (.I0(reg_144[2]),
        .I1(select_ln29_reg_477[2]),
        .I2(reg_144[3]),
        .I3(select_ln29_reg_477[3]),
        .O(\max_val_reg_483[7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \max_val_reg_483[7]_i_11 
       (.I0(reg_144[0]),
        .I1(select_ln29_reg_477[0]),
        .I2(reg_144[1]),
        .I3(select_ln29_reg_477[1]),
        .O(\max_val_reg_483[7]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \max_val_reg_483[7]_i_2 
       (.I0(reg_144[7]),
        .I1(select_ln29_reg_477[7]),
        .I2(\max_val_reg_483_reg[7]_i_3_n_0 ),
        .O(max_val_fu_364_p3[7]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \max_val_reg_483[7]_i_4 
       (.I0(reg_144[6]),
        .I1(select_ln29_reg_477[6]),
        .I2(select_ln29_reg_477[7]),
        .I3(reg_144[7]),
        .O(\max_val_reg_483[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \max_val_reg_483[7]_i_5 
       (.I0(reg_144[4]),
        .I1(select_ln29_reg_477[4]),
        .I2(select_ln29_reg_477[5]),
        .I3(reg_144[5]),
        .O(\max_val_reg_483[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \max_val_reg_483[7]_i_6 
       (.I0(reg_144[2]),
        .I1(select_ln29_reg_477[2]),
        .I2(select_ln29_reg_477[3]),
        .I3(reg_144[3]),
        .O(\max_val_reg_483[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \max_val_reg_483[7]_i_7 
       (.I0(reg_144[0]),
        .I1(select_ln29_reg_477[0]),
        .I2(select_ln29_reg_477[1]),
        .I3(reg_144[1]),
        .O(\max_val_reg_483[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \max_val_reg_483[7]_i_8 
       (.I0(reg_144[6]),
        .I1(select_ln29_reg_477[6]),
        .I2(reg_144[7]),
        .I3(select_ln29_reg_477[7]),
        .O(\max_val_reg_483[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \max_val_reg_483[7]_i_9 
       (.I0(reg_144[4]),
        .I1(select_ln29_reg_477[4]),
        .I2(reg_144[5]),
        .I3(select_ln29_reg_477[5]),
        .O(\max_val_reg_483[7]_i_9_n_0 ));
  FDRE \max_val_reg_483_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(max_val_fu_364_p3[0]),
        .Q(m_axi_gmem1_WDATA[0]),
        .R(1'b0));
  FDRE \max_val_reg_483_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(max_val_fu_364_p3[1]),
        .Q(m_axi_gmem1_WDATA[1]),
        .R(1'b0));
  FDRE \max_val_reg_483_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(max_val_fu_364_p3[2]),
        .Q(m_axi_gmem1_WDATA[2]),
        .R(1'b0));
  FDRE \max_val_reg_483_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(max_val_fu_364_p3[3]),
        .Q(m_axi_gmem1_WDATA[3]),
        .R(1'b0));
  FDRE \max_val_reg_483_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(max_val_fu_364_p3[4]),
        .Q(m_axi_gmem1_WDATA[4]),
        .R(1'b0));
  FDRE \max_val_reg_483_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(max_val_fu_364_p3[5]),
        .Q(m_axi_gmem1_WDATA[5]),
        .R(1'b0));
  FDRE \max_val_reg_483_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(max_val_fu_364_p3[6]),
        .Q(m_axi_gmem1_WDATA[6]),
        .R(1'b0));
  FDRE \max_val_reg_483_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(max_val_fu_364_p3[7]),
        .Q(m_axi_gmem1_WDATA[7]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \max_val_reg_483_reg[7]_i_3 
       (.CI(1'b0),
        .CO({\max_val_reg_483_reg[7]_i_3_n_0 ,\max_val_reg_483_reg[7]_i_3_n_1 ,\max_val_reg_483_reg[7]_i_3_n_2 ,\max_val_reg_483_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\max_val_reg_483[7]_i_4_n_0 ,\max_val_reg_483[7]_i_5_n_0 ,\max_val_reg_483[7]_i_6_n_0 ,\max_val_reg_483[7]_i_7_n_0 }),
        .O(\NLW_max_val_reg_483_reg[7]_i_3_O_UNCONNECTED [3:0]),
        .S({\max_val_reg_483[7]_i_8_n_0 ,\max_val_reg_483[7]_i_9_n_0 ,\max_val_reg_483[7]_i_10_n_0 ,\max_val_reg_483[7]_i_11_n_0 }));
  LUT6 #(
    .INIT(64'h0000E00000000000)) 
    mem_reg_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(gmem1_WREADY),
        .I4(\ap_CS_fsm[1]_i_3_n_0 ),
        .I5(\ap_CS_fsm_reg_n_0_[0] ),
        .O(we));
  LUT6 #(
    .INIT(64'h8888888880008080)) 
    \reg_144[7]_i_1 
       (.I0(gmem_RVALID),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(gmem_ARREADY),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_CS_fsm_pp0_stage2),
        .O(p_0_in));
  FDRE \reg_144_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [0]),
        .Q(reg_144[0]),
        .R(1'b0));
  FDRE \reg_144_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [1]),
        .Q(reg_144[1]),
        .R(1'b0));
  FDRE \reg_144_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [2]),
        .Q(reg_144[2]),
        .R(1'b0));
  FDRE \reg_144_reg[3] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [3]),
        .Q(reg_144[3]),
        .R(1'b0));
  FDRE \reg_144_reg[4] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [4]),
        .Q(reg_144[4]),
        .R(1'b0));
  FDRE \reg_144_reg[5] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [5]),
        .Q(reg_144[5]),
        .R(1'b0));
  FDRE \reg_144_reg[6] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [6]),
        .Q(reg_144[6]),
        .R(1'b0));
  FDRE \reg_144_reg[7] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [7]),
        .Q(reg_144[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \row_fu_92[1]_i_1 
       (.I0(row_fu_92[1]),
        .I1(add_ln231_fu_88_reg[1]),
        .I2(\icmp_ln24_reg_434_reg_n_0_[0] ),
        .O(tmp_1_fu_248_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_fu_92[2]_i_1 
       (.I0(add_ln231_fu_88_reg[2]),
        .I1(\icmp_ln24_reg_434_reg_n_0_[0] ),
        .I2(row_fu_92[2]),
        .O(tmp_1_fu_248_p3[9]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_fu_92[3]_i_1 
       (.I0(add_ln231_fu_88_reg[3]),
        .I1(\icmp_ln24_reg_434_reg_n_0_[0] ),
        .I2(row_fu_92[3]),
        .O(tmp_1_fu_248_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_fu_92[4]_i_1 
       (.I0(add_ln231_fu_88_reg[4]),
        .I1(\icmp_ln24_reg_434_reg_n_0_[0] ),
        .I2(row_fu_92[4]),
        .O(tmp_1_fu_248_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_fu_92[5]_i_1 
       (.I0(add_ln231_fu_88_reg[5]),
        .I1(\icmp_ln24_reg_434_reg_n_0_[0] ),
        .I2(row_fu_92[5]),
        .O(tmp_1_fu_248_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \row_fu_92[6]_i_1 
       (.I0(row_fu_92[6]),
        .I1(add_ln231_fu_88_reg[6]),
        .I2(\icmp_ln24_reg_434_reg_n_0_[0] ),
        .O(tmp_1_fu_248_p3[13]));
  FDRE #(
    .INIT(1'b0)) 
    \row_fu_92_reg[1] 
       (.C(ap_clk),
        .CE(indvar13_fu_840),
        .D(tmp_1_fu_248_p3[8]),
        .Q(row_fu_92[1]),
        .R(col_fu_800));
  FDRE #(
    .INIT(1'b0)) 
    \row_fu_92_reg[2] 
       (.C(ap_clk),
        .CE(indvar13_fu_840),
        .D(tmp_1_fu_248_p3[9]),
        .Q(row_fu_92[2]),
        .R(col_fu_800));
  FDRE #(
    .INIT(1'b0)) 
    \row_fu_92_reg[3] 
       (.C(ap_clk),
        .CE(indvar13_fu_840),
        .D(tmp_1_fu_248_p3[10]),
        .Q(row_fu_92[3]),
        .R(col_fu_800));
  FDRE #(
    .INIT(1'b0)) 
    \row_fu_92_reg[4] 
       (.C(ap_clk),
        .CE(indvar13_fu_840),
        .D(tmp_1_fu_248_p3[11]),
        .Q(row_fu_92[4]),
        .R(col_fu_800));
  FDRE #(
    .INIT(1'b0)) 
    \row_fu_92_reg[5] 
       (.C(ap_clk),
        .CE(indvar13_fu_840),
        .D(tmp_1_fu_248_p3[12]),
        .Q(row_fu_92[5]),
        .R(col_fu_800));
  FDRE #(
    .INIT(1'b0)) 
    \row_fu_92_reg[6] 
       (.C(ap_clk),
        .CE(indvar13_fu_840),
        .D(tmp_1_fu_248_p3[13]),
        .Q(row_fu_92[6]),
        .R(col_fu_800));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln28_reg_471[0]_i_1 
       (.I0(gmem_addr_read_1_reg_465[0]),
        .I1(gmem_addr_read_reg_459[0]),
        .I2(\select_ln28_reg_471_reg[7]_i_2_n_0 ),
        .O(select_ln28_fu_341_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln28_reg_471[1]_i_1 
       (.I0(gmem_addr_read_1_reg_465[1]),
        .I1(gmem_addr_read_reg_459[1]),
        .I2(\select_ln28_reg_471_reg[7]_i_2_n_0 ),
        .O(select_ln28_fu_341_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln28_reg_471[2]_i_1 
       (.I0(gmem_addr_read_1_reg_465[2]),
        .I1(gmem_addr_read_reg_459[2]),
        .I2(\select_ln28_reg_471_reg[7]_i_2_n_0 ),
        .O(select_ln28_fu_341_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln28_reg_471[3]_i_1 
       (.I0(gmem_addr_read_1_reg_465[3]),
        .I1(gmem_addr_read_reg_459[3]),
        .I2(\select_ln28_reg_471_reg[7]_i_2_n_0 ),
        .O(select_ln28_fu_341_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln28_reg_471[4]_i_1 
       (.I0(gmem_addr_read_1_reg_465[4]),
        .I1(gmem_addr_read_reg_459[4]),
        .I2(\select_ln28_reg_471_reg[7]_i_2_n_0 ),
        .O(select_ln28_fu_341_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln28_reg_471[5]_i_1 
       (.I0(gmem_addr_read_1_reg_465[5]),
        .I1(gmem_addr_read_reg_459[5]),
        .I2(\select_ln28_reg_471_reg[7]_i_2_n_0 ),
        .O(select_ln28_fu_341_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln28_reg_471[6]_i_1 
       (.I0(gmem_addr_read_1_reg_465[6]),
        .I1(gmem_addr_read_reg_459[6]),
        .I2(\select_ln28_reg_471_reg[7]_i_2_n_0 ),
        .O(select_ln28_fu_341_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln28_reg_471[7]_i_1 
       (.I0(gmem_addr_read_1_reg_465[7]),
        .I1(gmem_addr_read_reg_459[7]),
        .I2(\select_ln28_reg_471_reg[7]_i_2_n_0 ),
        .O(select_ln28_fu_341_p3[7]));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln28_reg_471[7]_i_10 
       (.I0(gmem_addr_read_1_reg_465[0]),
        .I1(gmem_addr_read_reg_459[0]),
        .I2(gmem_addr_read_1_reg_465[1]),
        .I3(gmem_addr_read_reg_459[1]),
        .O(\select_ln28_reg_471[7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln28_reg_471[7]_i_3 
       (.I0(gmem_addr_read_1_reg_465[6]),
        .I1(gmem_addr_read_reg_459[6]),
        .I2(gmem_addr_read_reg_459[7]),
        .I3(gmem_addr_read_1_reg_465[7]),
        .O(\select_ln28_reg_471[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln28_reg_471[7]_i_4 
       (.I0(gmem_addr_read_1_reg_465[4]),
        .I1(gmem_addr_read_reg_459[4]),
        .I2(gmem_addr_read_reg_459[5]),
        .I3(gmem_addr_read_1_reg_465[5]),
        .O(\select_ln28_reg_471[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln28_reg_471[7]_i_5 
       (.I0(gmem_addr_read_1_reg_465[2]),
        .I1(gmem_addr_read_reg_459[2]),
        .I2(gmem_addr_read_reg_459[3]),
        .I3(gmem_addr_read_1_reg_465[3]),
        .O(\select_ln28_reg_471[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln28_reg_471[7]_i_6 
       (.I0(gmem_addr_read_1_reg_465[0]),
        .I1(gmem_addr_read_reg_459[0]),
        .I2(gmem_addr_read_reg_459[1]),
        .I3(gmem_addr_read_1_reg_465[1]),
        .O(\select_ln28_reg_471[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln28_reg_471[7]_i_7 
       (.I0(gmem_addr_read_1_reg_465[6]),
        .I1(gmem_addr_read_reg_459[6]),
        .I2(gmem_addr_read_1_reg_465[7]),
        .I3(gmem_addr_read_reg_459[7]),
        .O(\select_ln28_reg_471[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln28_reg_471[7]_i_8 
       (.I0(gmem_addr_read_1_reg_465[4]),
        .I1(gmem_addr_read_reg_459[4]),
        .I2(gmem_addr_read_1_reg_465[5]),
        .I3(gmem_addr_read_reg_459[5]),
        .O(\select_ln28_reg_471[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln28_reg_471[7]_i_9 
       (.I0(gmem_addr_read_1_reg_465[2]),
        .I1(gmem_addr_read_reg_459[2]),
        .I2(gmem_addr_read_1_reg_465[3]),
        .I3(gmem_addr_read_reg_459[3]),
        .O(\select_ln28_reg_471[7]_i_9_n_0 ));
  FDRE \select_ln28_reg_471_reg[0] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(select_ln28_fu_341_p3[0]),
        .Q(select_ln28_reg_471[0]),
        .R(1'b0));
  FDRE \select_ln28_reg_471_reg[1] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(select_ln28_fu_341_p3[1]),
        .Q(select_ln28_reg_471[1]),
        .R(1'b0));
  FDRE \select_ln28_reg_471_reg[2] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(select_ln28_fu_341_p3[2]),
        .Q(select_ln28_reg_471[2]),
        .R(1'b0));
  FDRE \select_ln28_reg_471_reg[3] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(select_ln28_fu_341_p3[3]),
        .Q(select_ln28_reg_471[3]),
        .R(1'b0));
  FDRE \select_ln28_reg_471_reg[4] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(select_ln28_fu_341_p3[4]),
        .Q(select_ln28_reg_471[4]),
        .R(1'b0));
  FDRE \select_ln28_reg_471_reg[5] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(select_ln28_fu_341_p3[5]),
        .Q(select_ln28_reg_471[5]),
        .R(1'b0));
  FDRE \select_ln28_reg_471_reg[6] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(select_ln28_fu_341_p3[6]),
        .Q(select_ln28_reg_471[6]),
        .R(1'b0));
  FDRE \select_ln28_reg_471_reg[7] 
       (.C(ap_clk),
        .CE(add_ln25_2_reg_4410),
        .D(select_ln28_fu_341_p3[7]),
        .Q(select_ln28_reg_471[7]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \select_ln28_reg_471_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\select_ln28_reg_471_reg[7]_i_2_n_0 ,\select_ln28_reg_471_reg[7]_i_2_n_1 ,\select_ln28_reg_471_reg[7]_i_2_n_2 ,\select_ln28_reg_471_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\select_ln28_reg_471[7]_i_3_n_0 ,\select_ln28_reg_471[7]_i_4_n_0 ,\select_ln28_reg_471[7]_i_5_n_0 ,\select_ln28_reg_471[7]_i_6_n_0 }),
        .O(\NLW_select_ln28_reg_471_reg[7]_i_2_O_UNCONNECTED [3:0]),
        .S({\select_ln28_reg_471[7]_i_7_n_0 ,\select_ln28_reg_471[7]_i_8_n_0 ,\select_ln28_reg_471[7]_i_9_n_0 ,\select_ln28_reg_471[7]_i_10_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_reg_477[0]_i_1 
       (.I0(reg_144[0]),
        .I1(select_ln28_reg_471[0]),
        .I2(\select_ln29_reg_477_reg[7]_i_2_n_0 ),
        .O(select_ln29_fu_352_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_reg_477[1]_i_1 
       (.I0(reg_144[1]),
        .I1(select_ln28_reg_471[1]),
        .I2(\select_ln29_reg_477_reg[7]_i_2_n_0 ),
        .O(select_ln29_fu_352_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_reg_477[2]_i_1 
       (.I0(reg_144[2]),
        .I1(select_ln28_reg_471[2]),
        .I2(\select_ln29_reg_477_reg[7]_i_2_n_0 ),
        .O(select_ln29_fu_352_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_reg_477[3]_i_1 
       (.I0(reg_144[3]),
        .I1(select_ln28_reg_471[3]),
        .I2(\select_ln29_reg_477_reg[7]_i_2_n_0 ),
        .O(select_ln29_fu_352_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_reg_477[4]_i_1 
       (.I0(reg_144[4]),
        .I1(select_ln28_reg_471[4]),
        .I2(\select_ln29_reg_477_reg[7]_i_2_n_0 ),
        .O(select_ln29_fu_352_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_reg_477[5]_i_1 
       (.I0(reg_144[5]),
        .I1(select_ln28_reg_471[5]),
        .I2(\select_ln29_reg_477_reg[7]_i_2_n_0 ),
        .O(select_ln29_fu_352_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_reg_477[6]_i_1 
       (.I0(reg_144[6]),
        .I1(select_ln28_reg_471[6]),
        .I2(\select_ln29_reg_477_reg[7]_i_2_n_0 ),
        .O(select_ln29_fu_352_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln29_reg_477[7]_i_1 
       (.I0(reg_144[7]),
        .I1(select_ln28_reg_471[7]),
        .I2(\select_ln29_reg_477_reg[7]_i_2_n_0 ),
        .O(select_ln29_fu_352_p3[7]));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_reg_477[7]_i_10 
       (.I0(reg_144[0]),
        .I1(select_ln28_reg_471[0]),
        .I2(reg_144[1]),
        .I3(select_ln28_reg_471[1]),
        .O(\select_ln29_reg_477[7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln29_reg_477[7]_i_3 
       (.I0(reg_144[6]),
        .I1(select_ln28_reg_471[6]),
        .I2(select_ln28_reg_471[7]),
        .I3(reg_144[7]),
        .O(\select_ln29_reg_477[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln29_reg_477[7]_i_4 
       (.I0(reg_144[4]),
        .I1(select_ln28_reg_471[4]),
        .I2(select_ln28_reg_471[5]),
        .I3(reg_144[5]),
        .O(\select_ln29_reg_477[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln29_reg_477[7]_i_5 
       (.I0(reg_144[2]),
        .I1(select_ln28_reg_471[2]),
        .I2(select_ln28_reg_471[3]),
        .I3(reg_144[3]),
        .O(\select_ln29_reg_477[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln29_reg_477[7]_i_6 
       (.I0(reg_144[0]),
        .I1(select_ln28_reg_471[0]),
        .I2(select_ln28_reg_471[1]),
        .I3(reg_144[1]),
        .O(\select_ln29_reg_477[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_reg_477[7]_i_7 
       (.I0(reg_144[6]),
        .I1(select_ln28_reg_471[6]),
        .I2(reg_144[7]),
        .I3(select_ln28_reg_471[7]),
        .O(\select_ln29_reg_477[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_reg_477[7]_i_8 
       (.I0(reg_144[4]),
        .I1(select_ln28_reg_471[4]),
        .I2(reg_144[5]),
        .I3(select_ln28_reg_471[5]),
        .O(\select_ln29_reg_477[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln29_reg_477[7]_i_9 
       (.I0(reg_144[2]),
        .I1(select_ln28_reg_471[2]),
        .I2(reg_144[3]),
        .I3(select_ln28_reg_471[3]),
        .O(\select_ln29_reg_477[7]_i_9_n_0 ));
  FDRE \select_ln29_reg_477_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(select_ln29_fu_352_p3[0]),
        .Q(select_ln29_reg_477[0]),
        .R(1'b0));
  FDRE \select_ln29_reg_477_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(select_ln29_fu_352_p3[1]),
        .Q(select_ln29_reg_477[1]),
        .R(1'b0));
  FDRE \select_ln29_reg_477_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(select_ln29_fu_352_p3[2]),
        .Q(select_ln29_reg_477[2]),
        .R(1'b0));
  FDRE \select_ln29_reg_477_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(select_ln29_fu_352_p3[3]),
        .Q(select_ln29_reg_477[3]),
        .R(1'b0));
  FDRE \select_ln29_reg_477_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(select_ln29_fu_352_p3[4]),
        .Q(select_ln29_reg_477[4]),
        .R(1'b0));
  FDRE \select_ln29_reg_477_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(select_ln29_fu_352_p3[5]),
        .Q(select_ln29_reg_477[5]),
        .R(1'b0));
  FDRE \select_ln29_reg_477_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(select_ln29_fu_352_p3[6]),
        .Q(select_ln29_reg_477[6]),
        .R(1'b0));
  FDRE \select_ln29_reg_477_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(select_ln29_fu_352_p3[7]),
        .Q(select_ln29_reg_477[7]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \select_ln29_reg_477_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\select_ln29_reg_477_reg[7]_i_2_n_0 ,\select_ln29_reg_477_reg[7]_i_2_n_1 ,\select_ln29_reg_477_reg[7]_i_2_n_2 ,\select_ln29_reg_477_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\select_ln29_reg_477[7]_i_3_n_0 ,\select_ln29_reg_477[7]_i_4_n_0 ,\select_ln29_reg_477[7]_i_5_n_0 ,\select_ln29_reg_477[7]_i_6_n_0 }),
        .O(\NLW_select_ln29_reg_477_reg[7]_i_2_O_UNCONNECTED [3:0]),
        .S({\select_ln29_reg_477[7]_i_7_n_0 ,\select_ln29_reg_477[7]_i_8_n_0 ,\select_ln29_reg_477[7]_i_9_n_0 ,\select_ln29_reg_477[7]_i_10_n_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4
   (ap_enable_reg_pp0_iter3,
    ap_enable_reg_pp0_iter4,
    Q,
    grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_m_axi_gmem_RREADY,
    we_0,
    \icmp_ln38_reg_425_reg[0]_0 ,
    mOutPtr13_out,
    we,
    in,
    D,
    \ap_CS_fsm_reg[4] ,
    \min_val_reg_483_reg[7]_0 ,
    ap_rst,
    ap_clk,
    ap_rst_n,
    gmem2_WREADY,
    \indvar_flatten8_fu_96_reg[0]_0 ,
    gmem_RVALID,
    \indvar_flatten8_fu_96_reg[0]_1 ,
    \indvar_flatten8_fu_96_reg[0]_2 ,
    gmem_ARREADY,
    \add_ln40_2_reg_441_reg[63]_0 ,
    \fifo_depth_gt1_gen.full_n_reg ,
    gmem_ARADDR1,
    re,
    \ap_CS_fsm_reg[5] ,
    grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR,
    \fifo_depth_gt1_gen.dout_reg[5] ,
    \gmem_addr_read_1_reg_465_reg[7]_0 );
  output ap_enable_reg_pp0_iter3;
  output ap_enable_reg_pp0_iter4;
  output [0:0]Q;
  output grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_m_axi_gmem_RREADY;
  output we_0;
  output \icmp_ln38_reg_425_reg[0]_0 ;
  output mOutPtr13_out;
  output we;
  output [63:0]in;
  output [1:0]D;
  output \ap_CS_fsm_reg[4] ;
  output [7:0]\min_val_reg_483_reg[7]_0 ;
  input ap_rst;
  input ap_clk;
  input ap_rst_n;
  input gmem2_WREADY;
  input \indvar_flatten8_fu_96_reg[0]_0 ;
  input gmem_RVALID;
  input \indvar_flatten8_fu_96_reg[0]_1 ;
  input \indvar_flatten8_fu_96_reg[0]_2 ;
  input gmem_ARREADY;
  input [63:0]\add_ln40_2_reg_441_reg[63]_0 ;
  input \fifo_depth_gt1_gen.full_n_reg ;
  input gmem_ARADDR1;
  input re;
  input [1:0]\ap_CS_fsm_reg[5] ;
  input [57:0]grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR;
  input [5:0]\fifo_depth_gt1_gen.dout_reg[5] ;
  input [7:0]\gmem_addr_read_1_reg_465_reg[7]_0 ;

  wire [1:0]D;
  wire [0:0]Q;
  wire \add_ln382_fu_88[3]_i_2_n_0 ;
  wire \add_ln382_fu_88[4]_i_2_n_0 ;
  wire \add_ln382_fu_88[4]_i_3_n_0 ;
  wire \add_ln382_fu_88[5]_i_2_n_0 ;
  wire \add_ln382_fu_88[6]_i_2_n_0 ;
  wire \add_ln382_fu_88[6]_i_3_n_0 ;
  wire [6:1]add_ln382_fu_88_reg;
  wire [12:0]add_ln38_1_fu_181_p2;
  wire [6:1]add_ln38_fu_316_p2;
  wire [6:1]add_ln39_1_fu_304_p2;
  wire [7:1]add_ln39_fu_220_p2;
  wire [63:7]add_ln40_1_fu_287_p2;
  wire [63:1]add_ln40_2_fu_215_p2;
  wire [63:0]add_ln40_2_reg_441;
  wire add_ln40_2_reg_4410;
  wire \add_ln40_2_reg_441[4]_i_2_n_0 ;
  wire \add_ln40_2_reg_441[4]_i_3_n_0 ;
  wire \add_ln40_2_reg_441[4]_i_4_n_0 ;
  wire \add_ln40_2_reg_441[4]_i_5_n_0 ;
  wire \add_ln40_2_reg_441[8]_i_2_n_0 ;
  wire \add_ln40_2_reg_441[8]_i_3_n_0 ;
  wire \add_ln40_2_reg_441[8]_i_4_n_0 ;
  wire \add_ln40_2_reg_441_reg[12]_i_1_n_0 ;
  wire \add_ln40_2_reg_441_reg[12]_i_1_n_1 ;
  wire \add_ln40_2_reg_441_reg[12]_i_1_n_2 ;
  wire \add_ln40_2_reg_441_reg[12]_i_1_n_3 ;
  wire \add_ln40_2_reg_441_reg[16]_i_1_n_0 ;
  wire \add_ln40_2_reg_441_reg[16]_i_1_n_1 ;
  wire \add_ln40_2_reg_441_reg[16]_i_1_n_2 ;
  wire \add_ln40_2_reg_441_reg[16]_i_1_n_3 ;
  wire \add_ln40_2_reg_441_reg[20]_i_1_n_0 ;
  wire \add_ln40_2_reg_441_reg[20]_i_1_n_1 ;
  wire \add_ln40_2_reg_441_reg[20]_i_1_n_2 ;
  wire \add_ln40_2_reg_441_reg[20]_i_1_n_3 ;
  wire \add_ln40_2_reg_441_reg[24]_i_1_n_0 ;
  wire \add_ln40_2_reg_441_reg[24]_i_1_n_1 ;
  wire \add_ln40_2_reg_441_reg[24]_i_1_n_2 ;
  wire \add_ln40_2_reg_441_reg[24]_i_1_n_3 ;
  wire \add_ln40_2_reg_441_reg[28]_i_1_n_0 ;
  wire \add_ln40_2_reg_441_reg[28]_i_1_n_1 ;
  wire \add_ln40_2_reg_441_reg[28]_i_1_n_2 ;
  wire \add_ln40_2_reg_441_reg[28]_i_1_n_3 ;
  wire \add_ln40_2_reg_441_reg[32]_i_1_n_0 ;
  wire \add_ln40_2_reg_441_reg[32]_i_1_n_1 ;
  wire \add_ln40_2_reg_441_reg[32]_i_1_n_2 ;
  wire \add_ln40_2_reg_441_reg[32]_i_1_n_3 ;
  wire \add_ln40_2_reg_441_reg[36]_i_1_n_0 ;
  wire \add_ln40_2_reg_441_reg[36]_i_1_n_1 ;
  wire \add_ln40_2_reg_441_reg[36]_i_1_n_2 ;
  wire \add_ln40_2_reg_441_reg[36]_i_1_n_3 ;
  wire \add_ln40_2_reg_441_reg[40]_i_1_n_0 ;
  wire \add_ln40_2_reg_441_reg[40]_i_1_n_1 ;
  wire \add_ln40_2_reg_441_reg[40]_i_1_n_2 ;
  wire \add_ln40_2_reg_441_reg[40]_i_1_n_3 ;
  wire \add_ln40_2_reg_441_reg[44]_i_1_n_0 ;
  wire \add_ln40_2_reg_441_reg[44]_i_1_n_1 ;
  wire \add_ln40_2_reg_441_reg[44]_i_1_n_2 ;
  wire \add_ln40_2_reg_441_reg[44]_i_1_n_3 ;
  wire \add_ln40_2_reg_441_reg[48]_i_1_n_0 ;
  wire \add_ln40_2_reg_441_reg[48]_i_1_n_1 ;
  wire \add_ln40_2_reg_441_reg[48]_i_1_n_2 ;
  wire \add_ln40_2_reg_441_reg[48]_i_1_n_3 ;
  wire \add_ln40_2_reg_441_reg[4]_i_1_n_0 ;
  wire \add_ln40_2_reg_441_reg[4]_i_1_n_1 ;
  wire \add_ln40_2_reg_441_reg[4]_i_1_n_2 ;
  wire \add_ln40_2_reg_441_reg[4]_i_1_n_3 ;
  wire \add_ln40_2_reg_441_reg[52]_i_1_n_0 ;
  wire \add_ln40_2_reg_441_reg[52]_i_1_n_1 ;
  wire \add_ln40_2_reg_441_reg[52]_i_1_n_2 ;
  wire \add_ln40_2_reg_441_reg[52]_i_1_n_3 ;
  wire \add_ln40_2_reg_441_reg[56]_i_1_n_0 ;
  wire \add_ln40_2_reg_441_reg[56]_i_1_n_1 ;
  wire \add_ln40_2_reg_441_reg[56]_i_1_n_2 ;
  wire \add_ln40_2_reg_441_reg[56]_i_1_n_3 ;
  wire \add_ln40_2_reg_441_reg[60]_i_1_n_0 ;
  wire \add_ln40_2_reg_441_reg[60]_i_1_n_1 ;
  wire \add_ln40_2_reg_441_reg[60]_i_1_n_2 ;
  wire \add_ln40_2_reg_441_reg[60]_i_1_n_3 ;
  wire [63:0]\add_ln40_2_reg_441_reg[63]_0 ;
  wire \add_ln40_2_reg_441_reg[63]_i_2_n_2 ;
  wire \add_ln40_2_reg_441_reg[63]_i_2_n_3 ;
  wire \add_ln40_2_reg_441_reg[8]_i_1_n_0 ;
  wire \add_ln40_2_reg_441_reg[8]_i_1_n_1 ;
  wire \add_ln40_2_reg_441_reg[8]_i_1_n_2 ;
  wire \add_ln40_2_reg_441_reg[8]_i_1_n_3 ;
  wire [63:6]add_ln40_fu_282_p2;
  wire \ap_CS_fsm[0]_i_2__0_n_0 ;
  wire \ap_CS_fsm[0]_i_4_n_0 ;
  wire \ap_CS_fsm[1]_i_2__0_n_0 ;
  wire \ap_CS_fsm[1]_i_4__0_n_0 ;
  wire \ap_CS_fsm[1]_i_5_n_0 ;
  wire \ap_CS_fsm[1]_i_6_n_0 ;
  wire \ap_CS_fsm[1]_i_7_n_0 ;
  wire \ap_CS_fsm[3]_i_2__0_n_0 ;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire \ap_CS_fsm_reg[4] ;
  wire [1:0]\ap_CS_fsm_reg[5] ;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm110_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter4_i_1__0_n_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_i_3_n_0;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_rst;
  wire ap_rst_n;
  wire [7:1]col2_fu_80;
  wire col2_fu_800;
  wire col2_fu_8005_out;
  wire \col2_fu_80[7]_i_4_n_0 ;
  wire [5:0]\fifo_depth_gt1_gen.dout_reg[5] ;
  wire \fifo_depth_gt1_gen.full_n_reg ;
  wire \fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ;
  wire flow_control_loop_pipe_sequential_init_U_n_0;
  wire flow_control_loop_pipe_sequential_init_U_n_1;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire gmem2_WREADY;
  wire gmem_ARADDR1;
  wire gmem_ARREADY;
  wire gmem_RVALID;
  wire [63:6]gmem_addr_1_reg_453;
  wire gmem_addr_1_reg_4530;
  wire \gmem_addr_1_reg_453[13]_i_2__0_n_0 ;
  wire \gmem_addr_1_reg_453[13]_i_3__0_n_0 ;
  wire \gmem_addr_1_reg_453[13]_i_4__0_n_0 ;
  wire \gmem_addr_1_reg_453[13]_i_5__0_n_0 ;
  wire \gmem_addr_1_reg_453[9]_i_2__0_n_0 ;
  wire \gmem_addr_1_reg_453[9]_i_3__0_n_0 ;
  wire \gmem_addr_1_reg_453[9]_i_4__0_n_0 ;
  wire \gmem_addr_1_reg_453_reg[13]_i_1__0_n_0 ;
  wire \gmem_addr_1_reg_453_reg[13]_i_1__0_n_1 ;
  wire \gmem_addr_1_reg_453_reg[13]_i_1__0_n_2 ;
  wire \gmem_addr_1_reg_453_reg[13]_i_1__0_n_3 ;
  wire \gmem_addr_1_reg_453_reg[17]_i_1__0_n_0 ;
  wire \gmem_addr_1_reg_453_reg[17]_i_1__0_n_1 ;
  wire \gmem_addr_1_reg_453_reg[17]_i_1__0_n_2 ;
  wire \gmem_addr_1_reg_453_reg[17]_i_1__0_n_3 ;
  wire \gmem_addr_1_reg_453_reg[21]_i_1__0_n_0 ;
  wire \gmem_addr_1_reg_453_reg[21]_i_1__0_n_1 ;
  wire \gmem_addr_1_reg_453_reg[21]_i_1__0_n_2 ;
  wire \gmem_addr_1_reg_453_reg[21]_i_1__0_n_3 ;
  wire \gmem_addr_1_reg_453_reg[25]_i_1__0_n_0 ;
  wire \gmem_addr_1_reg_453_reg[25]_i_1__0_n_1 ;
  wire \gmem_addr_1_reg_453_reg[25]_i_1__0_n_2 ;
  wire \gmem_addr_1_reg_453_reg[25]_i_1__0_n_3 ;
  wire \gmem_addr_1_reg_453_reg[29]_i_1__0_n_0 ;
  wire \gmem_addr_1_reg_453_reg[29]_i_1__0_n_1 ;
  wire \gmem_addr_1_reg_453_reg[29]_i_1__0_n_2 ;
  wire \gmem_addr_1_reg_453_reg[29]_i_1__0_n_3 ;
  wire \gmem_addr_1_reg_453_reg[33]_i_1__0_n_0 ;
  wire \gmem_addr_1_reg_453_reg[33]_i_1__0_n_1 ;
  wire \gmem_addr_1_reg_453_reg[33]_i_1__0_n_2 ;
  wire \gmem_addr_1_reg_453_reg[33]_i_1__0_n_3 ;
  wire \gmem_addr_1_reg_453_reg[37]_i_1__0_n_0 ;
  wire \gmem_addr_1_reg_453_reg[37]_i_1__0_n_1 ;
  wire \gmem_addr_1_reg_453_reg[37]_i_1__0_n_2 ;
  wire \gmem_addr_1_reg_453_reg[37]_i_1__0_n_3 ;
  wire \gmem_addr_1_reg_453_reg[41]_i_1__0_n_0 ;
  wire \gmem_addr_1_reg_453_reg[41]_i_1__0_n_1 ;
  wire \gmem_addr_1_reg_453_reg[41]_i_1__0_n_2 ;
  wire \gmem_addr_1_reg_453_reg[41]_i_1__0_n_3 ;
  wire \gmem_addr_1_reg_453_reg[45]_i_1__0_n_0 ;
  wire \gmem_addr_1_reg_453_reg[45]_i_1__0_n_1 ;
  wire \gmem_addr_1_reg_453_reg[45]_i_1__0_n_2 ;
  wire \gmem_addr_1_reg_453_reg[45]_i_1__0_n_3 ;
  wire \gmem_addr_1_reg_453_reg[49]_i_1__0_n_0 ;
  wire \gmem_addr_1_reg_453_reg[49]_i_1__0_n_1 ;
  wire \gmem_addr_1_reg_453_reg[49]_i_1__0_n_2 ;
  wire \gmem_addr_1_reg_453_reg[49]_i_1__0_n_3 ;
  wire \gmem_addr_1_reg_453_reg[53]_i_1__0_n_0 ;
  wire \gmem_addr_1_reg_453_reg[53]_i_1__0_n_1 ;
  wire \gmem_addr_1_reg_453_reg[53]_i_1__0_n_2 ;
  wire \gmem_addr_1_reg_453_reg[53]_i_1__0_n_3 ;
  wire \gmem_addr_1_reg_453_reg[57]_i_1__0_n_0 ;
  wire \gmem_addr_1_reg_453_reg[57]_i_1__0_n_1 ;
  wire \gmem_addr_1_reg_453_reg[57]_i_1__0_n_2 ;
  wire \gmem_addr_1_reg_453_reg[57]_i_1__0_n_3 ;
  wire \gmem_addr_1_reg_453_reg[61]_i_1__0_n_0 ;
  wire \gmem_addr_1_reg_453_reg[61]_i_1__0_n_1 ;
  wire \gmem_addr_1_reg_453_reg[61]_i_1__0_n_2 ;
  wire \gmem_addr_1_reg_453_reg[61]_i_1__0_n_3 ;
  wire \gmem_addr_1_reg_453_reg[63]_i_1__0_n_3 ;
  wire \gmem_addr_1_reg_453_reg[9]_i_1__0_n_0 ;
  wire \gmem_addr_1_reg_453_reg[9]_i_1__0_n_1 ;
  wire \gmem_addr_1_reg_453_reg[9]_i_1__0_n_2 ;
  wire \gmem_addr_1_reg_453_reg[9]_i_1__0_n_3 ;
  wire [7:0]gmem_addr_read_1_reg_465;
  wire gmem_addr_read_1_reg_4650;
  wire [7:0]\gmem_addr_read_1_reg_465_reg[7]_0 ;
  wire [7:0]gmem_addr_read_reg_459;
  wire gmem_addr_read_reg_4590;
  wire [63:0]gmem_addr_reg_447;
  wire \gmem_addr_reg_447[13]_i_2__0_n_0 ;
  wire \gmem_addr_reg_447[13]_i_3__0_n_0 ;
  wire \gmem_addr_reg_447[13]_i_4__0_n_0 ;
  wire \gmem_addr_reg_447[13]_i_5__0_n_0 ;
  wire \gmem_addr_reg_447[9]_i_2__0_n_0 ;
  wire \gmem_addr_reg_447[9]_i_3__0_n_0 ;
  wire \gmem_addr_reg_447_reg[13]_i_1__0_n_0 ;
  wire \gmem_addr_reg_447_reg[13]_i_1__0_n_1 ;
  wire \gmem_addr_reg_447_reg[13]_i_1__0_n_2 ;
  wire \gmem_addr_reg_447_reg[13]_i_1__0_n_3 ;
  wire \gmem_addr_reg_447_reg[17]_i_1__0_n_0 ;
  wire \gmem_addr_reg_447_reg[17]_i_1__0_n_1 ;
  wire \gmem_addr_reg_447_reg[17]_i_1__0_n_2 ;
  wire \gmem_addr_reg_447_reg[17]_i_1__0_n_3 ;
  wire \gmem_addr_reg_447_reg[21]_i_1__0_n_0 ;
  wire \gmem_addr_reg_447_reg[21]_i_1__0_n_1 ;
  wire \gmem_addr_reg_447_reg[21]_i_1__0_n_2 ;
  wire \gmem_addr_reg_447_reg[21]_i_1__0_n_3 ;
  wire \gmem_addr_reg_447_reg[25]_i_1__0_n_0 ;
  wire \gmem_addr_reg_447_reg[25]_i_1__0_n_1 ;
  wire \gmem_addr_reg_447_reg[25]_i_1__0_n_2 ;
  wire \gmem_addr_reg_447_reg[25]_i_1__0_n_3 ;
  wire \gmem_addr_reg_447_reg[29]_i_1__0_n_0 ;
  wire \gmem_addr_reg_447_reg[29]_i_1__0_n_1 ;
  wire \gmem_addr_reg_447_reg[29]_i_1__0_n_2 ;
  wire \gmem_addr_reg_447_reg[29]_i_1__0_n_3 ;
  wire \gmem_addr_reg_447_reg[33]_i_1__0_n_0 ;
  wire \gmem_addr_reg_447_reg[33]_i_1__0_n_1 ;
  wire \gmem_addr_reg_447_reg[33]_i_1__0_n_2 ;
  wire \gmem_addr_reg_447_reg[33]_i_1__0_n_3 ;
  wire \gmem_addr_reg_447_reg[37]_i_1__0_n_0 ;
  wire \gmem_addr_reg_447_reg[37]_i_1__0_n_1 ;
  wire \gmem_addr_reg_447_reg[37]_i_1__0_n_2 ;
  wire \gmem_addr_reg_447_reg[37]_i_1__0_n_3 ;
  wire \gmem_addr_reg_447_reg[41]_i_1__0_n_0 ;
  wire \gmem_addr_reg_447_reg[41]_i_1__0_n_1 ;
  wire \gmem_addr_reg_447_reg[41]_i_1__0_n_2 ;
  wire \gmem_addr_reg_447_reg[41]_i_1__0_n_3 ;
  wire \gmem_addr_reg_447_reg[45]_i_1__0_n_0 ;
  wire \gmem_addr_reg_447_reg[45]_i_1__0_n_1 ;
  wire \gmem_addr_reg_447_reg[45]_i_1__0_n_2 ;
  wire \gmem_addr_reg_447_reg[45]_i_1__0_n_3 ;
  wire \gmem_addr_reg_447_reg[49]_i_1__0_n_0 ;
  wire \gmem_addr_reg_447_reg[49]_i_1__0_n_1 ;
  wire \gmem_addr_reg_447_reg[49]_i_1__0_n_2 ;
  wire \gmem_addr_reg_447_reg[49]_i_1__0_n_3 ;
  wire \gmem_addr_reg_447_reg[53]_i_1__0_n_0 ;
  wire \gmem_addr_reg_447_reg[53]_i_1__0_n_1 ;
  wire \gmem_addr_reg_447_reg[53]_i_1__0_n_2 ;
  wire \gmem_addr_reg_447_reg[53]_i_1__0_n_3 ;
  wire \gmem_addr_reg_447_reg[57]_i_1__0_n_0 ;
  wire \gmem_addr_reg_447_reg[57]_i_1__0_n_1 ;
  wire \gmem_addr_reg_447_reg[57]_i_1__0_n_2 ;
  wire \gmem_addr_reg_447_reg[57]_i_1__0_n_3 ;
  wire \gmem_addr_reg_447_reg[61]_i_1__0_n_0 ;
  wire \gmem_addr_reg_447_reg[61]_i_1__0_n_1 ;
  wire \gmem_addr_reg_447_reg[61]_i_1__0_n_2 ;
  wire \gmem_addr_reg_447_reg[61]_i_1__0_n_3 ;
  wire \gmem_addr_reg_447_reg[63]_i_2__0_n_3 ;
  wire \gmem_addr_reg_447_reg[9]_i_1__0_n_0 ;
  wire \gmem_addr_reg_447_reg[9]_i_1__0_n_1 ;
  wire \gmem_addr_reg_447_reg[9]_i_1__0_n_2 ;
  wire \gmem_addr_reg_447_reg[9]_i_1__0_n_3 ;
  wire [57:0]grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR;
  wire grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_ap_ready;
  wire grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_m_axi_gmem_RREADY;
  wire \icmp_ln38_reg_425[0]_i_1_n_0 ;
  wire icmp_ln38_reg_425_pp0_iter1_reg;
  wire \icmp_ln38_reg_425_pp0_iter1_reg[0]_i_1_n_0 ;
  wire icmp_ln38_reg_425_pp0_iter2_reg;
  wire \icmp_ln38_reg_425_pp0_iter2_reg[0]_i_1_n_0 ;
  wire \icmp_ln38_reg_425_reg[0]_0 ;
  wire \icmp_ln38_reg_425_reg_n_0_[0] ;
  wire \icmp_ln39_reg_434[0]_i_2_n_0 ;
  wire \icmp_ln39_reg_434_reg_n_0_[0] ;
  wire [63:0]in;
  wire [1:1]indvar20_fu_84;
  wire indvar20_fu_840;
  wire \indvar20_fu_84[0]_i_2_n_0 ;
  wire \indvar20_fu_84[6]_i_4_n_0 ;
  wire \indvar20_fu_84_reg_n_0_[0] ;
  wire \indvar20_fu_84_reg_n_0_[1] ;
  wire \indvar20_fu_84_reg_n_0_[2] ;
  wire \indvar20_fu_84_reg_n_0_[3] ;
  wire \indvar20_fu_84_reg_n_0_[4] ;
  wire \indvar20_fu_84_reg_n_0_[5] ;
  wire \indvar20_fu_84_reg_n_0_[6] ;
  wire [6:0]indvar20_load_reg_429;
  wire indvar_flatten8_fu_96;
  wire indvar_flatten8_fu_9611_out;
  wire \indvar_flatten8_fu_96[12]_i_10_n_0 ;
  wire \indvar_flatten8_fu_96[12]_i_3_n_0 ;
  wire \indvar_flatten8_fu_96[12]_i_9_n_0 ;
  wire \indvar_flatten8_fu_96_reg[0]_0 ;
  wire \indvar_flatten8_fu_96_reg[0]_1 ;
  wire \indvar_flatten8_fu_96_reg[0]_2 ;
  wire \indvar_flatten8_fu_96_reg_n_0_[0] ;
  wire \indvar_flatten8_fu_96_reg_n_0_[10] ;
  wire \indvar_flatten8_fu_96_reg_n_0_[11] ;
  wire \indvar_flatten8_fu_96_reg_n_0_[12] ;
  wire \indvar_flatten8_fu_96_reg_n_0_[1] ;
  wire \indvar_flatten8_fu_96_reg_n_0_[2] ;
  wire \indvar_flatten8_fu_96_reg_n_0_[3] ;
  wire \indvar_flatten8_fu_96_reg_n_0_[4] ;
  wire \indvar_flatten8_fu_96_reg_n_0_[5] ;
  wire \indvar_flatten8_fu_96_reg_n_0_[6] ;
  wire \indvar_flatten8_fu_96_reg_n_0_[7] ;
  wire \indvar_flatten8_fu_96_reg_n_0_[8] ;
  wire \indvar_flatten8_fu_96_reg_n_0_[9] ;
  wire mOutPtr13_out;
  wire [7:0]min_val_fu_364_p3;
  wire \min_val_reg_483[7]_i_10_n_0 ;
  wire \min_val_reg_483[7]_i_11_n_0 ;
  wire \min_val_reg_483[7]_i_4_n_0 ;
  wire \min_val_reg_483[7]_i_5_n_0 ;
  wire \min_val_reg_483[7]_i_6_n_0 ;
  wire \min_val_reg_483[7]_i_7_n_0 ;
  wire \min_val_reg_483[7]_i_8_n_0 ;
  wire \min_val_reg_483[7]_i_9_n_0 ;
  wire [7:0]\min_val_reg_483_reg[7]_0 ;
  wire \min_val_reg_483_reg[7]_i_3_n_0 ;
  wire \min_val_reg_483_reg[7]_i_3_n_1 ;
  wire \min_val_reg_483_reg[7]_i_3_n_2 ;
  wire \min_val_reg_483_reg[7]_i_3_n_3 ;
  wire p_0_in;
  wire re;
  wire [7:0]reg_144;
  wire [6:1]row2_fu_92;
  wire [7:0]select_ln43_fu_341_p3;
  wire [7:0]select_ln43_reg_471;
  wire \select_ln43_reg_471[7]_i_10_n_0 ;
  wire \select_ln43_reg_471[7]_i_3_n_0 ;
  wire \select_ln43_reg_471[7]_i_4_n_0 ;
  wire \select_ln43_reg_471[7]_i_5_n_0 ;
  wire \select_ln43_reg_471[7]_i_6_n_0 ;
  wire \select_ln43_reg_471[7]_i_7_n_0 ;
  wire \select_ln43_reg_471[7]_i_8_n_0 ;
  wire \select_ln43_reg_471[7]_i_9_n_0 ;
  wire \select_ln43_reg_471_reg[7]_i_2_n_0 ;
  wire \select_ln43_reg_471_reg[7]_i_2_n_1 ;
  wire \select_ln43_reg_471_reg[7]_i_2_n_2 ;
  wire \select_ln43_reg_471_reg[7]_i_2_n_3 ;
  wire [7:0]select_ln44_fu_352_p3;
  wire [7:0]select_ln44_reg_477;
  wire \select_ln44_reg_477[7]_i_10_n_0 ;
  wire \select_ln44_reg_477[7]_i_3_n_0 ;
  wire \select_ln44_reg_477[7]_i_4_n_0 ;
  wire \select_ln44_reg_477[7]_i_5_n_0 ;
  wire \select_ln44_reg_477[7]_i_6_n_0 ;
  wire \select_ln44_reg_477[7]_i_7_n_0 ;
  wire \select_ln44_reg_477[7]_i_8_n_0 ;
  wire \select_ln44_reg_477[7]_i_9_n_0 ;
  wire \select_ln44_reg_477_reg[7]_i_2_n_0 ;
  wire \select_ln44_reg_477_reg[7]_i_2_n_1 ;
  wire \select_ln44_reg_477_reg[7]_i_2_n_2 ;
  wire \select_ln44_reg_477_reg[7]_i_2_n_3 ;
  wire [13:8]tmp_5_fu_248_p3;
  wire we;
  wire we_0;
  wire [3:2]\NLW_add_ln40_2_reg_441_reg[63]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln40_2_reg_441_reg[63]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_gmem_addr_1_reg_453_reg[63]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_1_reg_453_reg[63]_i_1__0_O_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_1_reg_453_reg[9]_i_1__0_O_UNCONNECTED ;
  wire [3:1]\NLW_gmem_addr_reg_447_reg[63]_i_2__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_reg_447_reg[63]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_min_val_reg_483_reg[7]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln43_reg_471_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln44_reg_477_reg[7]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \add_ln382_fu_88[1]_i_1 
       (.I0(add_ln382_fu_88_reg[1]),
        .I1(\icmp_ln39_reg_434_reg_n_0_[0] ),
        .I2(row2_fu_92[1]),
        .O(add_ln38_fu_316_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT5 #(
    .INIT(32'h66660FF0)) 
    \add_ln382_fu_88[2]_i_1 
       (.I0(add_ln382_fu_88_reg[2]),
        .I1(add_ln382_fu_88_reg[1]),
        .I2(row2_fu_92[2]),
        .I3(row2_fu_92[1]),
        .I4(\icmp_ln39_reg_434_reg_n_0_[0] ),
        .O(add_ln38_fu_316_p2[2]));
  LUT6 #(
    .INIT(64'h6A6AFF006A6A00FF)) 
    \add_ln382_fu_88[3]_i_1 
       (.I0(add_ln382_fu_88_reg[3]),
        .I1(add_ln382_fu_88_reg[2]),
        .I2(add_ln382_fu_88_reg[1]),
        .I3(row2_fu_92[3]),
        .I4(\icmp_ln39_reg_434_reg_n_0_[0] ),
        .I5(\add_ln382_fu_88[3]_i_2_n_0 ),
        .O(add_ln38_fu_316_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln382_fu_88[3]_i_2 
       (.I0(row2_fu_92[1]),
        .I1(row2_fu_92[2]),
        .O(\add_ln382_fu_88[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h99F0990F)) 
    \add_ln382_fu_88[4]_i_1 
       (.I0(add_ln382_fu_88_reg[4]),
        .I1(\add_ln382_fu_88[4]_i_2_n_0 ),
        .I2(row2_fu_92[4]),
        .I3(\icmp_ln39_reg_434_reg_n_0_[0] ),
        .I4(\add_ln382_fu_88[4]_i_3_n_0 ),
        .O(add_ln38_fu_316_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \add_ln382_fu_88[4]_i_2 
       (.I0(add_ln382_fu_88_reg[2]),
        .I1(add_ln382_fu_88_reg[1]),
        .I2(add_ln382_fu_88_reg[3]),
        .O(\add_ln382_fu_88[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \add_ln382_fu_88[4]_i_3 
       (.I0(row2_fu_92[2]),
        .I1(row2_fu_92[1]),
        .I2(row2_fu_92[3]),
        .O(\add_ln382_fu_88[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h99F0990F)) 
    \add_ln382_fu_88[5]_i_1 
       (.I0(add_ln382_fu_88_reg[5]),
        .I1(\add_ln382_fu_88[6]_i_2_n_0 ),
        .I2(row2_fu_92[5]),
        .I3(\icmp_ln39_reg_434_reg_n_0_[0] ),
        .I4(\add_ln382_fu_88[5]_i_2_n_0 ),
        .O(add_ln38_fu_316_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \add_ln382_fu_88[5]_i_2 
       (.I0(row2_fu_92[3]),
        .I1(row2_fu_92[1]),
        .I2(row2_fu_92[2]),
        .I3(row2_fu_92[4]),
        .O(\add_ln382_fu_88[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA6A6FF00A6A600FF)) 
    \add_ln382_fu_88[6]_i_1 
       (.I0(add_ln382_fu_88_reg[6]),
        .I1(add_ln382_fu_88_reg[5]),
        .I2(\add_ln382_fu_88[6]_i_2_n_0 ),
        .I3(row2_fu_92[6]),
        .I4(\icmp_ln39_reg_434_reg_n_0_[0] ),
        .I5(\add_ln382_fu_88[6]_i_3_n_0 ),
        .O(add_ln38_fu_316_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \add_ln382_fu_88[6]_i_2 
       (.I0(add_ln382_fu_88_reg[3]),
        .I1(add_ln382_fu_88_reg[1]),
        .I2(add_ln382_fu_88_reg[2]),
        .I3(add_ln382_fu_88_reg[4]),
        .O(\add_ln382_fu_88[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \add_ln382_fu_88[6]_i_3 
       (.I0(row2_fu_92[4]),
        .I1(row2_fu_92[2]),
        .I2(row2_fu_92[1]),
        .I3(row2_fu_92[3]),
        .I4(row2_fu_92[5]),
        .O(\add_ln382_fu_88[6]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \add_ln382_fu_88_reg[1] 
       (.C(ap_clk),
        .CE(indvar20_fu_840),
        .D(add_ln38_fu_316_p2[1]),
        .Q(add_ln382_fu_88_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_ln382_fu_88_reg[2] 
       (.C(ap_clk),
        .CE(indvar20_fu_840),
        .D(add_ln38_fu_316_p2[2]),
        .Q(add_ln382_fu_88_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_ln382_fu_88_reg[3] 
       (.C(ap_clk),
        .CE(indvar20_fu_840),
        .D(add_ln38_fu_316_p2[3]),
        .Q(add_ln382_fu_88_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_ln382_fu_88_reg[4] 
       (.C(ap_clk),
        .CE(indvar20_fu_840),
        .D(add_ln38_fu_316_p2[4]),
        .Q(add_ln382_fu_88_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_ln382_fu_88_reg[5] 
       (.C(ap_clk),
        .CE(indvar20_fu_840),
        .D(add_ln38_fu_316_p2[5]),
        .Q(add_ln382_fu_88_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \add_ln382_fu_88_reg[6] 
       (.C(ap_clk),
        .CE(indvar20_fu_840),
        .D(add_ln38_fu_316_p2[6]),
        .Q(add_ln382_fu_88_reg[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB4)) 
    \add_ln40_2_reg_441[4]_i_2 
       (.I0(\icmp_ln39_reg_434_reg_n_0_[0] ),
        .I1(col2_fu_80[4]),
        .I2(\add_ln40_2_reg_441_reg[63]_0 [4]),
        .O(\add_ln40_2_reg_441[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \add_ln40_2_reg_441[4]_i_3 
       (.I0(\icmp_ln39_reg_434_reg_n_0_[0] ),
        .I1(col2_fu_80[3]),
        .I2(\add_ln40_2_reg_441_reg[63]_0 [3]),
        .O(\add_ln40_2_reg_441[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \add_ln40_2_reg_441[4]_i_4 
       (.I0(\icmp_ln39_reg_434_reg_n_0_[0] ),
        .I1(col2_fu_80[2]),
        .I2(\add_ln40_2_reg_441_reg[63]_0 [2]),
        .O(\add_ln40_2_reg_441[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \add_ln40_2_reg_441[4]_i_5 
       (.I0(col2_fu_80[1]),
        .I1(\icmp_ln39_reg_434_reg_n_0_[0] ),
        .I2(\add_ln40_2_reg_441_reg[63]_0 [1]),
        .O(\add_ln40_2_reg_441[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hDD0D0000)) 
    \add_ln40_2_reg_441[63]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(gmem_ARREADY),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(gmem_RVALID),
        .I4(ap_CS_fsm_pp0_stage1),
        .O(add_ln40_2_reg_4410));
  LUT3 #(
    .INIT(8'hB4)) 
    \add_ln40_2_reg_441[8]_i_2 
       (.I0(\icmp_ln39_reg_434_reg_n_0_[0] ),
        .I1(col2_fu_80[7]),
        .I2(\add_ln40_2_reg_441_reg[63]_0 [7]),
        .O(\add_ln40_2_reg_441[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \add_ln40_2_reg_441[8]_i_3 
       (.I0(\icmp_ln39_reg_434_reg_n_0_[0] ),
        .I1(col2_fu_80[6]),
        .I2(\add_ln40_2_reg_441_reg[63]_0 [6]),
        .O(\add_ln40_2_reg_441[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \add_ln40_2_reg_441[8]_i_4 
       (.I0(\icmp_ln39_reg_434_reg_n_0_[0] ),
        .I1(col2_fu_80[5]),
        .I2(\add_ln40_2_reg_441_reg[63]_0 [5]),
        .O(\add_ln40_2_reg_441[8]_i_4_n_0 ));
  FDRE \add_ln40_2_reg_441_reg[0] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(\add_ln40_2_reg_441_reg[63]_0 [0]),
        .Q(add_ln40_2_reg_441[0]),
        .R(1'b0));
  FDRE \add_ln40_2_reg_441_reg[10] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[10]),
        .Q(add_ln40_2_reg_441[10]),
        .R(1'b0));
  FDRE \add_ln40_2_reg_441_reg[11] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[11]),
        .Q(add_ln40_2_reg_441[11]),
        .R(1'b0));
  FDRE \add_ln40_2_reg_441_reg[12] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[12]),
        .Q(add_ln40_2_reg_441[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln40_2_reg_441_reg[12]_i_1 
       (.CI(\add_ln40_2_reg_441_reg[8]_i_1_n_0 ),
        .CO({\add_ln40_2_reg_441_reg[12]_i_1_n_0 ,\add_ln40_2_reg_441_reg[12]_i_1_n_1 ,\add_ln40_2_reg_441_reg[12]_i_1_n_2 ,\add_ln40_2_reg_441_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_2_fu_215_p2[12:9]),
        .S(\add_ln40_2_reg_441_reg[63]_0 [12:9]));
  FDRE \add_ln40_2_reg_441_reg[13] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[13]),
        .Q(add_ln40_2_reg_441[13]),
        .R(1'b0));
  FDRE \add_ln40_2_reg_441_reg[14] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[14]),
        .Q(add_ln40_2_reg_441[14]),
        .R(1'b0));
  FDRE \add_ln40_2_reg_441_reg[15] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[15]),
        .Q(add_ln40_2_reg_441[15]),
        .R(1'b0));
  FDRE \add_ln40_2_reg_441_reg[16] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[16]),
        .Q(add_ln40_2_reg_441[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln40_2_reg_441_reg[16]_i_1 
       (.CI(\add_ln40_2_reg_441_reg[12]_i_1_n_0 ),
        .CO({\add_ln40_2_reg_441_reg[16]_i_1_n_0 ,\add_ln40_2_reg_441_reg[16]_i_1_n_1 ,\add_ln40_2_reg_441_reg[16]_i_1_n_2 ,\add_ln40_2_reg_441_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_2_fu_215_p2[16:13]),
        .S(\add_ln40_2_reg_441_reg[63]_0 [16:13]));
  FDRE \add_ln40_2_reg_441_reg[17] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[17]),
        .Q(add_ln40_2_reg_441[17]),
        .R(1'b0));
  FDRE \add_ln40_2_reg_441_reg[18] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[18]),
        .Q(add_ln40_2_reg_441[18]),
        .R(1'b0));
  FDRE \add_ln40_2_reg_441_reg[19] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[19]),
        .Q(add_ln40_2_reg_441[19]),
        .R(1'b0));
  FDRE \add_ln40_2_reg_441_reg[1] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[1]),
        .Q(add_ln40_2_reg_441[1]),
        .R(1'b0));
  FDRE \add_ln40_2_reg_441_reg[20] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[20]),
        .Q(add_ln40_2_reg_441[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln40_2_reg_441_reg[20]_i_1 
       (.CI(\add_ln40_2_reg_441_reg[16]_i_1_n_0 ),
        .CO({\add_ln40_2_reg_441_reg[20]_i_1_n_0 ,\add_ln40_2_reg_441_reg[20]_i_1_n_1 ,\add_ln40_2_reg_441_reg[20]_i_1_n_2 ,\add_ln40_2_reg_441_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_2_fu_215_p2[20:17]),
        .S(\add_ln40_2_reg_441_reg[63]_0 [20:17]));
  FDRE \add_ln40_2_reg_441_reg[21] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[21]),
        .Q(add_ln40_2_reg_441[21]),
        .R(1'b0));
  FDRE \add_ln40_2_reg_441_reg[22] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[22]),
        .Q(add_ln40_2_reg_441[22]),
        .R(1'b0));
  FDRE \add_ln40_2_reg_441_reg[23] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[23]),
        .Q(add_ln40_2_reg_441[23]),
        .R(1'b0));
  FDRE \add_ln40_2_reg_441_reg[24] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[24]),
        .Q(add_ln40_2_reg_441[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln40_2_reg_441_reg[24]_i_1 
       (.CI(\add_ln40_2_reg_441_reg[20]_i_1_n_0 ),
        .CO({\add_ln40_2_reg_441_reg[24]_i_1_n_0 ,\add_ln40_2_reg_441_reg[24]_i_1_n_1 ,\add_ln40_2_reg_441_reg[24]_i_1_n_2 ,\add_ln40_2_reg_441_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_2_fu_215_p2[24:21]),
        .S(\add_ln40_2_reg_441_reg[63]_0 [24:21]));
  FDRE \add_ln40_2_reg_441_reg[25] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[25]),
        .Q(add_ln40_2_reg_441[25]),
        .R(1'b0));
  FDRE \add_ln40_2_reg_441_reg[26] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[26]),
        .Q(add_ln40_2_reg_441[26]),
        .R(1'b0));
  FDRE \add_ln40_2_reg_441_reg[27] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[27]),
        .Q(add_ln40_2_reg_441[27]),
        .R(1'b0));
  FDRE \add_ln40_2_reg_441_reg[28] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[28]),
        .Q(add_ln40_2_reg_441[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln40_2_reg_441_reg[28]_i_1 
       (.CI(\add_ln40_2_reg_441_reg[24]_i_1_n_0 ),
        .CO({\add_ln40_2_reg_441_reg[28]_i_1_n_0 ,\add_ln40_2_reg_441_reg[28]_i_1_n_1 ,\add_ln40_2_reg_441_reg[28]_i_1_n_2 ,\add_ln40_2_reg_441_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_2_fu_215_p2[28:25]),
        .S(\add_ln40_2_reg_441_reg[63]_0 [28:25]));
  FDRE \add_ln40_2_reg_441_reg[29] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[29]),
        .Q(add_ln40_2_reg_441[29]),
        .R(1'b0));
  FDRE \add_ln40_2_reg_441_reg[2] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[2]),
        .Q(add_ln40_2_reg_441[2]),
        .R(1'b0));
  FDRE \add_ln40_2_reg_441_reg[30] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[30]),
        .Q(add_ln40_2_reg_441[30]),
        .R(1'b0));
  FDRE \add_ln40_2_reg_441_reg[31] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[31]),
        .Q(add_ln40_2_reg_441[31]),
        .R(1'b0));
  FDRE \add_ln40_2_reg_441_reg[32] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[32]),
        .Q(add_ln40_2_reg_441[32]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln40_2_reg_441_reg[32]_i_1 
       (.CI(\add_ln40_2_reg_441_reg[28]_i_1_n_0 ),
        .CO({\add_ln40_2_reg_441_reg[32]_i_1_n_0 ,\add_ln40_2_reg_441_reg[32]_i_1_n_1 ,\add_ln40_2_reg_441_reg[32]_i_1_n_2 ,\add_ln40_2_reg_441_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_2_fu_215_p2[32:29]),
        .S(\add_ln40_2_reg_441_reg[63]_0 [32:29]));
  FDRE \add_ln40_2_reg_441_reg[33] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[33]),
        .Q(add_ln40_2_reg_441[33]),
        .R(1'b0));
  FDRE \add_ln40_2_reg_441_reg[34] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[34]),
        .Q(add_ln40_2_reg_441[34]),
        .R(1'b0));
  FDRE \add_ln40_2_reg_441_reg[35] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[35]),
        .Q(add_ln40_2_reg_441[35]),
        .R(1'b0));
  FDRE \add_ln40_2_reg_441_reg[36] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[36]),
        .Q(add_ln40_2_reg_441[36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln40_2_reg_441_reg[36]_i_1 
       (.CI(\add_ln40_2_reg_441_reg[32]_i_1_n_0 ),
        .CO({\add_ln40_2_reg_441_reg[36]_i_1_n_0 ,\add_ln40_2_reg_441_reg[36]_i_1_n_1 ,\add_ln40_2_reg_441_reg[36]_i_1_n_2 ,\add_ln40_2_reg_441_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_2_fu_215_p2[36:33]),
        .S(\add_ln40_2_reg_441_reg[63]_0 [36:33]));
  FDRE \add_ln40_2_reg_441_reg[37] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[37]),
        .Q(add_ln40_2_reg_441[37]),
        .R(1'b0));
  FDRE \add_ln40_2_reg_441_reg[38] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[38]),
        .Q(add_ln40_2_reg_441[38]),
        .R(1'b0));
  FDRE \add_ln40_2_reg_441_reg[39] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[39]),
        .Q(add_ln40_2_reg_441[39]),
        .R(1'b0));
  FDRE \add_ln40_2_reg_441_reg[3] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[3]),
        .Q(add_ln40_2_reg_441[3]),
        .R(1'b0));
  FDRE \add_ln40_2_reg_441_reg[40] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[40]),
        .Q(add_ln40_2_reg_441[40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln40_2_reg_441_reg[40]_i_1 
       (.CI(\add_ln40_2_reg_441_reg[36]_i_1_n_0 ),
        .CO({\add_ln40_2_reg_441_reg[40]_i_1_n_0 ,\add_ln40_2_reg_441_reg[40]_i_1_n_1 ,\add_ln40_2_reg_441_reg[40]_i_1_n_2 ,\add_ln40_2_reg_441_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_2_fu_215_p2[40:37]),
        .S(\add_ln40_2_reg_441_reg[63]_0 [40:37]));
  FDRE \add_ln40_2_reg_441_reg[41] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[41]),
        .Q(add_ln40_2_reg_441[41]),
        .R(1'b0));
  FDRE \add_ln40_2_reg_441_reg[42] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[42]),
        .Q(add_ln40_2_reg_441[42]),
        .R(1'b0));
  FDRE \add_ln40_2_reg_441_reg[43] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[43]),
        .Q(add_ln40_2_reg_441[43]),
        .R(1'b0));
  FDRE \add_ln40_2_reg_441_reg[44] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[44]),
        .Q(add_ln40_2_reg_441[44]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln40_2_reg_441_reg[44]_i_1 
       (.CI(\add_ln40_2_reg_441_reg[40]_i_1_n_0 ),
        .CO({\add_ln40_2_reg_441_reg[44]_i_1_n_0 ,\add_ln40_2_reg_441_reg[44]_i_1_n_1 ,\add_ln40_2_reg_441_reg[44]_i_1_n_2 ,\add_ln40_2_reg_441_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_2_fu_215_p2[44:41]),
        .S(\add_ln40_2_reg_441_reg[63]_0 [44:41]));
  FDRE \add_ln40_2_reg_441_reg[45] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[45]),
        .Q(add_ln40_2_reg_441[45]),
        .R(1'b0));
  FDRE \add_ln40_2_reg_441_reg[46] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[46]),
        .Q(add_ln40_2_reg_441[46]),
        .R(1'b0));
  FDRE \add_ln40_2_reg_441_reg[47] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[47]),
        .Q(add_ln40_2_reg_441[47]),
        .R(1'b0));
  FDRE \add_ln40_2_reg_441_reg[48] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[48]),
        .Q(add_ln40_2_reg_441[48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln40_2_reg_441_reg[48]_i_1 
       (.CI(\add_ln40_2_reg_441_reg[44]_i_1_n_0 ),
        .CO({\add_ln40_2_reg_441_reg[48]_i_1_n_0 ,\add_ln40_2_reg_441_reg[48]_i_1_n_1 ,\add_ln40_2_reg_441_reg[48]_i_1_n_2 ,\add_ln40_2_reg_441_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_2_fu_215_p2[48:45]),
        .S(\add_ln40_2_reg_441_reg[63]_0 [48:45]));
  FDRE \add_ln40_2_reg_441_reg[49] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[49]),
        .Q(add_ln40_2_reg_441[49]),
        .R(1'b0));
  FDRE \add_ln40_2_reg_441_reg[4] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[4]),
        .Q(add_ln40_2_reg_441[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln40_2_reg_441_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln40_2_reg_441_reg[4]_i_1_n_0 ,\add_ln40_2_reg_441_reg[4]_i_1_n_1 ,\add_ln40_2_reg_441_reg[4]_i_1_n_2 ,\add_ln40_2_reg_441_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\add_ln40_2_reg_441_reg[63]_0 [4:1]),
        .O(add_ln40_2_fu_215_p2[4:1]),
        .S({\add_ln40_2_reg_441[4]_i_2_n_0 ,\add_ln40_2_reg_441[4]_i_3_n_0 ,\add_ln40_2_reg_441[4]_i_4_n_0 ,\add_ln40_2_reg_441[4]_i_5_n_0 }));
  FDRE \add_ln40_2_reg_441_reg[50] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[50]),
        .Q(add_ln40_2_reg_441[50]),
        .R(1'b0));
  FDRE \add_ln40_2_reg_441_reg[51] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[51]),
        .Q(add_ln40_2_reg_441[51]),
        .R(1'b0));
  FDRE \add_ln40_2_reg_441_reg[52] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[52]),
        .Q(add_ln40_2_reg_441[52]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln40_2_reg_441_reg[52]_i_1 
       (.CI(\add_ln40_2_reg_441_reg[48]_i_1_n_0 ),
        .CO({\add_ln40_2_reg_441_reg[52]_i_1_n_0 ,\add_ln40_2_reg_441_reg[52]_i_1_n_1 ,\add_ln40_2_reg_441_reg[52]_i_1_n_2 ,\add_ln40_2_reg_441_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_2_fu_215_p2[52:49]),
        .S(\add_ln40_2_reg_441_reg[63]_0 [52:49]));
  FDRE \add_ln40_2_reg_441_reg[53] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[53]),
        .Q(add_ln40_2_reg_441[53]),
        .R(1'b0));
  FDRE \add_ln40_2_reg_441_reg[54] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[54]),
        .Q(add_ln40_2_reg_441[54]),
        .R(1'b0));
  FDRE \add_ln40_2_reg_441_reg[55] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[55]),
        .Q(add_ln40_2_reg_441[55]),
        .R(1'b0));
  FDRE \add_ln40_2_reg_441_reg[56] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[56]),
        .Q(add_ln40_2_reg_441[56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln40_2_reg_441_reg[56]_i_1 
       (.CI(\add_ln40_2_reg_441_reg[52]_i_1_n_0 ),
        .CO({\add_ln40_2_reg_441_reg[56]_i_1_n_0 ,\add_ln40_2_reg_441_reg[56]_i_1_n_1 ,\add_ln40_2_reg_441_reg[56]_i_1_n_2 ,\add_ln40_2_reg_441_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_2_fu_215_p2[56:53]),
        .S(\add_ln40_2_reg_441_reg[63]_0 [56:53]));
  FDRE \add_ln40_2_reg_441_reg[57] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[57]),
        .Q(add_ln40_2_reg_441[57]),
        .R(1'b0));
  FDRE \add_ln40_2_reg_441_reg[58] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[58]),
        .Q(add_ln40_2_reg_441[58]),
        .R(1'b0));
  FDRE \add_ln40_2_reg_441_reg[59] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[59]),
        .Q(add_ln40_2_reg_441[59]),
        .R(1'b0));
  FDRE \add_ln40_2_reg_441_reg[5] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[5]),
        .Q(add_ln40_2_reg_441[5]),
        .R(1'b0));
  FDRE \add_ln40_2_reg_441_reg[60] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[60]),
        .Q(add_ln40_2_reg_441[60]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln40_2_reg_441_reg[60]_i_1 
       (.CI(\add_ln40_2_reg_441_reg[56]_i_1_n_0 ),
        .CO({\add_ln40_2_reg_441_reg[60]_i_1_n_0 ,\add_ln40_2_reg_441_reg[60]_i_1_n_1 ,\add_ln40_2_reg_441_reg[60]_i_1_n_2 ,\add_ln40_2_reg_441_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_2_fu_215_p2[60:57]),
        .S(\add_ln40_2_reg_441_reg[63]_0 [60:57]));
  FDRE \add_ln40_2_reg_441_reg[61] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[61]),
        .Q(add_ln40_2_reg_441[61]),
        .R(1'b0));
  FDRE \add_ln40_2_reg_441_reg[62] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[62]),
        .Q(add_ln40_2_reg_441[62]),
        .R(1'b0));
  FDRE \add_ln40_2_reg_441_reg[63] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[63]),
        .Q(add_ln40_2_reg_441[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln40_2_reg_441_reg[63]_i_2 
       (.CI(\add_ln40_2_reg_441_reg[60]_i_1_n_0 ),
        .CO({\NLW_add_ln40_2_reg_441_reg[63]_i_2_CO_UNCONNECTED [3:2],\add_ln40_2_reg_441_reg[63]_i_2_n_2 ,\add_ln40_2_reg_441_reg[63]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln40_2_reg_441_reg[63]_i_2_O_UNCONNECTED [3],add_ln40_2_fu_215_p2[63:61]}),
        .S({1'b0,\add_ln40_2_reg_441_reg[63]_0 [63:61]}));
  FDRE \add_ln40_2_reg_441_reg[6] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[6]),
        .Q(add_ln40_2_reg_441[6]),
        .R(1'b0));
  FDRE \add_ln40_2_reg_441_reg[7] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[7]),
        .Q(add_ln40_2_reg_441[7]),
        .R(1'b0));
  FDRE \add_ln40_2_reg_441_reg[8] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[8]),
        .Q(add_ln40_2_reg_441[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln40_2_reg_441_reg[8]_i_1 
       (.CI(\add_ln40_2_reg_441_reg[4]_i_1_n_0 ),
        .CO({\add_ln40_2_reg_441_reg[8]_i_1_n_0 ,\add_ln40_2_reg_441_reg[8]_i_1_n_1 ,\add_ln40_2_reg_441_reg[8]_i_1_n_2 ,\add_ln40_2_reg_441_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln40_2_reg_441_reg[63]_0 [7:5]}),
        .O(add_ln40_2_fu_215_p2[8:5]),
        .S({\add_ln40_2_reg_441_reg[63]_0 [8],\add_ln40_2_reg_441[8]_i_2_n_0 ,\add_ln40_2_reg_441[8]_i_3_n_0 ,\add_ln40_2_reg_441[8]_i_4_n_0 }));
  FDRE \add_ln40_2_reg_441_reg[9] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(add_ln40_2_fu_215_p2[9]),
        .Q(add_ln40_2_reg_441[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEEFEFFFFEEEEEEEE)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter10),
        .I1(\ap_CS_fsm[0]_i_2__0_n_0 ),
        .I2(ap_enable_reg_pp0_iter4),
        .I3(gmem2_WREADY),
        .I4(\indvar_flatten8_fu_96_reg[0]_0 ),
        .I5(Q),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0404000400000004)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(\ap_CS_fsm[0]_i_4_n_0 ),
        .I1(Q),
        .I2(\indvar_flatten8_fu_96_reg[0]_1 ),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(icmp_ln38_reg_425_pp0_iter2_reg),
        .O(\ap_CS_fsm[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[0]_i_4 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter1),
        .O(\ap_CS_fsm[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAABBBA)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(\ap_CS_fsm[1]_i_2__0_n_0 ),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(flow_control_loop_pipe_sequential_init_U_n_5),
        .I5(\ap_CS_fsm[1]_i_4__0_n_0 ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0808AA08)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(gmem_RVALID),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(gmem_ARREADY),
        .I5(\ap_CS_fsm[1]_i_5_n_0 ),
        .O(\ap_CS_fsm[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0080008080800080)) 
    \ap_CS_fsm[1]_i_4__0 
       (.I0(gmem2_WREADY),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(Q),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(gmem_RVALID),
        .I5(icmp_ln38_reg_425_pp0_iter2_reg),
        .O(\ap_CS_fsm[1]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0F2F0FFF0F2F0F2)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(\indvar_flatten8_fu_96_reg[0]_0 ),
        .I1(\ap_CS_fsm[1]_i_6_n_0 ),
        .I2(\ap_CS_fsm[1]_i_7_n_0 ),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(icmp_ln38_reg_425_pp0_iter2_reg),
        .I5(ap_loop_exit_ready_pp0_iter1_reg_i_3_n_0),
        .O(\ap_CS_fsm[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(Q),
        .I1(\indvar_flatten8_fu_96_reg[0]_1 ),
        .O(\ap_CS_fsm[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8080808080808000)) 
    \ap_CS_fsm[1]_i_7 
       (.I0(gmem_RVALID),
        .I1(gmem2_WREADY),
        .I2(Q),
        .I3(\indvar_flatten8_fu_96_reg[0]_1 ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_enable_reg_pp0_iter2),
        .O(\ap_CS_fsm[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCACC0A00CACCCACC)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(gmem_RVALID),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(gmem_ARREADY),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'hAEFFAAAA)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(gmem_addr_1_reg_4530),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(gmem_RVALID),
        .I3(\ap_CS_fsm[3]_i_2__0_n_0 ),
        .I4(ap_CS_fsm_pp0_stage3),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT5 #(
    .INIT(32'hEEEFFFEF)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(\icmp_ln38_reg_425_reg_n_0_[0] ),
        .I1(gmem_ARREADY),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(Q),
        .I4(\indvar_flatten8_fu_96_reg[0]_1 ),
        .O(\ap_CS_fsm[3]_i_2__0_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter0_reg_i_1__0
       (.I0(\indvar_flatten8_fu_96_reg[0]_1 ),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'h8A808A8000008A80)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter10),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln38_reg_425_reg_n_0_[0] ),
        .I5(flow_control_loop_pipe_sequential_init_U_n_0),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter3_i_1__0
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'h8A008A8A80808080)) 
    ap_enable_reg_pp0_iter4_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter10),
        .I3(flow_control_loop_pipe_sequential_init_U_n_5),
        .I4(gmem2_WREADY),
        .I5(ap_enable_reg_pp0_iter4),
        .O(ap_enable_reg_pp0_iter4_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter4),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__0
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\indvar_flatten8_fu_96_reg[0]_1 ),
        .I3(icmp_ln38_reg_425_pp0_iter2_reg),
        .I4(\indvar_flatten8_fu_96_reg[0]_2 ),
        .I5(ap_loop_exit_ready_pp0_iter1_reg_i_3_n_0),
        .O(ap_NS_fsm110_out));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT4 #(
    .INIT(16'h8A00)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_2__0
       (.I0(\icmp_ln38_reg_425_reg_n_0_[0] ),
        .I1(gmem_RVALID),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_enable_reg_pp0_iter0),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_3
       (.I0(gmem_RVALID),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(Q),
        .O(ap_loop_exit_ready_pp0_iter1_reg_i_3_n_0));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(ap_NS_fsm110_out));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_loop_exit_ready_pp0_iter1_reg),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(ap_NS_fsm110_out));
  FDRE ap_loop_exit_ready_pp0_iter3_reg_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_loop_exit_ready_pp0_iter2_reg),
        .Q(ap_loop_exit_ready_pp0_iter3_reg),
        .R(ap_NS_fsm110_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAAAAAAA)) 
    \bus_wide_gen.split_cnt_buf[3]_i_4 
       (.I0(p_0_in),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(gmem_RVALID),
        .I4(\ap_CS_fsm[3]_i_2__0_n_0 ),
        .I5(gmem_addr_read_1_reg_4650),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_m_axi_gmem_RREADY));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \col2_fu_80[1]_i_1 
       (.I0(\icmp_ln39_reg_434_reg_n_0_[0] ),
        .I1(col2_fu_80[1]),
        .O(add_ln39_fu_220_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \col2_fu_80[2]_i_1 
       (.I0(col2_fu_80[2]),
        .I1(\icmp_ln39_reg_434_reg_n_0_[0] ),
        .I2(col2_fu_80[1]),
        .O(add_ln39_fu_220_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \col2_fu_80[3]_i_1 
       (.I0(col2_fu_80[1]),
        .I1(col2_fu_80[2]),
        .I2(col2_fu_80[3]),
        .I3(\icmp_ln39_reg_434_reg_n_0_[0] ),
        .O(add_ln39_fu_220_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \col2_fu_80[4]_i_1 
       (.I0(col2_fu_80[2]),
        .I1(col2_fu_80[1]),
        .I2(col2_fu_80[3]),
        .I3(col2_fu_80[4]),
        .I4(\icmp_ln39_reg_434_reg_n_0_[0] ),
        .O(add_ln39_fu_220_p2[4]));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \col2_fu_80[5]_i_1 
       (.I0(col2_fu_80[3]),
        .I1(col2_fu_80[1]),
        .I2(col2_fu_80[2]),
        .I3(col2_fu_80[4]),
        .I4(col2_fu_80[5]),
        .I5(\icmp_ln39_reg_434_reg_n_0_[0] ),
        .O(add_ln39_fu_220_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'h09)) 
    \col2_fu_80[6]_i_1 
       (.I0(\col2_fu_80[7]_i_4_n_0 ),
        .I1(col2_fu_80[6]),
        .I2(\icmp_ln39_reg_434_reg_n_0_[0] ),
        .O(add_ln39_fu_220_p2[6]));
  LUT5 #(
    .INIT(32'h45400000)) 
    \col2_fu_80[7]_i_2 
       (.I0(\icmp_ln38_reg_425_reg_n_0_[0] ),
        .I1(\indvar_flatten8_fu_96_reg[0]_1 ),
        .I2(Q),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(add_ln40_2_reg_4410),
        .O(col2_fu_8005_out));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT4 #(
    .INIT(16'h00B4)) 
    \col2_fu_80[7]_i_3 
       (.I0(\col2_fu_80[7]_i_4_n_0 ),
        .I1(col2_fu_80[6]),
        .I2(col2_fu_80[7]),
        .I3(\icmp_ln39_reg_434_reg_n_0_[0] ),
        .O(add_ln39_fu_220_p2[7]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \col2_fu_80[7]_i_4 
       (.I0(col2_fu_80[4]),
        .I1(col2_fu_80[2]),
        .I2(col2_fu_80[1]),
        .I3(col2_fu_80[3]),
        .I4(col2_fu_80[5]),
        .O(\col2_fu_80[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \col2_fu_80_reg[1] 
       (.C(ap_clk),
        .CE(col2_fu_8005_out),
        .D(add_ln39_fu_220_p2[1]),
        .Q(col2_fu_80[1]),
        .R(col2_fu_800));
  FDRE #(
    .INIT(1'b0)) 
    \col2_fu_80_reg[2] 
       (.C(ap_clk),
        .CE(col2_fu_8005_out),
        .D(add_ln39_fu_220_p2[2]),
        .Q(col2_fu_80[2]),
        .R(col2_fu_800));
  FDRE #(
    .INIT(1'b0)) 
    \col2_fu_80_reg[3] 
       (.C(ap_clk),
        .CE(col2_fu_8005_out),
        .D(add_ln39_fu_220_p2[3]),
        .Q(col2_fu_80[3]),
        .R(col2_fu_800));
  FDRE #(
    .INIT(1'b0)) 
    \col2_fu_80_reg[4] 
       (.C(ap_clk),
        .CE(col2_fu_8005_out),
        .D(add_ln39_fu_220_p2[4]),
        .Q(col2_fu_80[4]),
        .R(col2_fu_800));
  FDRE #(
    .INIT(1'b0)) 
    \col2_fu_80_reg[5] 
       (.C(ap_clk),
        .CE(col2_fu_8005_out),
        .D(add_ln39_fu_220_p2[5]),
        .Q(col2_fu_80[5]),
        .R(col2_fu_800));
  FDRE #(
    .INIT(1'b0)) 
    \col2_fu_80_reg[6] 
       (.C(ap_clk),
        .CE(col2_fu_8005_out),
        .D(add_ln39_fu_220_p2[6]),
        .Q(col2_fu_80[6]),
        .R(col2_fu_800));
  FDRE #(
    .INIT(1'b0)) 
    \col2_fu_80_reg[7] 
       (.C(ap_clk),
        .CE(col2_fu_8005_out),
        .D(add_ln39_fu_220_p2[7]),
        .Q(col2_fu_80[7]),
        .R(col2_fu_800));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \fifo_depth_gt1_gen.mOutPtr[5]_i_4 
       (.I0(gmem_ARADDR1),
        .I1(\indvar_flatten8_fu_96_reg[0]_0 ),
        .I2(Q),
        .I3(gmem2_WREADY),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(re),
        .O(mOutPtr13_out));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_1 
       (.I0(\icmp_ln38_reg_425_reg[0]_0 ),
        .O(we_0));
  LUT4 #(
    .INIT(16'hABA8)) 
    \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_2 
       (.I0(gmem_addr_reg_447[0]),
        .I1(\ap_CS_fsm_reg[5] [1]),
        .I2(\ap_CS_fsm_reg[5] [0]),
        .I3(\fifo_depth_gt1_gen.dout_reg[5] [0]),
        .O(in[0]));
  LUT6 #(
    .INIT(64'hD1D1FFFFD111FFFF)) 
    \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_3 
       (.I0(\fifo_depth_gt1_gen.full_n_reg ),
        .I1(gmem_ARADDR1),
        .I2(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I3(\icmp_ln38_reg_425_reg_n_0_[0] ),
        .I4(gmem_ARREADY),
        .I5(flow_control_loop_pipe_sequential_init_U_n_0),
        .O(\icmp_ln38_reg_425_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][10]_srl6_i_1 
       (.I0(gmem_addr_reg_447[10]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[10]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[4]),
        .O(in[10]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][11]_srl6_i_1 
       (.I0(gmem_addr_reg_447[11]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[11]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[5]),
        .O(in[11]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][12]_srl6_i_1 
       (.I0(gmem_addr_reg_447[12]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[12]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[6]),
        .O(in[12]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][13]_srl6_i_1 
       (.I0(gmem_addr_reg_447[13]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[13]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[7]),
        .O(in[13]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][14]_srl6_i_1 
       (.I0(gmem_addr_reg_447[14]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[14]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[8]),
        .O(in[14]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][15]_srl6_i_1 
       (.I0(gmem_addr_reg_447[15]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[15]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[9]),
        .O(in[15]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][16]_srl6_i_1 
       (.I0(gmem_addr_reg_447[16]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[16]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[10]),
        .O(in[16]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][17]_srl6_i_1 
       (.I0(gmem_addr_reg_447[17]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[17]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[11]),
        .O(in[17]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][18]_srl6_i_1 
       (.I0(gmem_addr_reg_447[18]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[18]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[12]),
        .O(in[18]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][19]_srl6_i_1 
       (.I0(gmem_addr_reg_447[19]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[19]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[13]),
        .O(in[19]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \fifo_depth_gt1_gen.mem_reg[5][1]_srl6_i_1 
       (.I0(gmem_addr_reg_447[1]),
        .I1(\ap_CS_fsm_reg[5] [1]),
        .I2(\ap_CS_fsm_reg[5] [0]),
        .I3(\fifo_depth_gt1_gen.dout_reg[5] [1]),
        .O(in[1]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][20]_srl6_i_1 
       (.I0(gmem_addr_reg_447[20]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[20]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[14]),
        .O(in[20]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][21]_srl6_i_1 
       (.I0(gmem_addr_reg_447[21]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[21]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[15]),
        .O(in[21]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][22]_srl6_i_1 
       (.I0(gmem_addr_reg_447[22]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[22]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[16]),
        .O(in[22]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][23]_srl6_i_1 
       (.I0(gmem_addr_reg_447[23]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[23]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[17]),
        .O(in[23]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][24]_srl6_i_1 
       (.I0(gmem_addr_reg_447[24]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[24]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[18]),
        .O(in[24]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][25]_srl6_i_1 
       (.I0(gmem_addr_reg_447[25]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[25]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[19]),
        .O(in[25]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][26]_srl6_i_1 
       (.I0(gmem_addr_reg_447[26]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[26]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[20]),
        .O(in[26]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_1 
       (.I0(gmem_addr_reg_447[27]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[27]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[21]),
        .O(in[27]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][28]_srl6_i_1 
       (.I0(gmem_addr_reg_447[28]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[28]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[22]),
        .O(in[28]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][29]_srl6_i_1 
       (.I0(gmem_addr_reg_447[29]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[29]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[23]),
        .O(in[29]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \fifo_depth_gt1_gen.mem_reg[5][2]_srl6_i_1 
       (.I0(gmem_addr_reg_447[2]),
        .I1(\ap_CS_fsm_reg[5] [1]),
        .I2(\ap_CS_fsm_reg[5] [0]),
        .I3(\fifo_depth_gt1_gen.dout_reg[5] [2]),
        .O(in[2]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][30]_srl6_i_1 
       (.I0(gmem_addr_reg_447[30]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[30]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[24]),
        .O(in[30]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][31]_srl6_i_1 
       (.I0(gmem_addr_reg_447[31]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[31]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[25]),
        .O(in[31]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][32]_srl6_i_1 
       (.I0(gmem_addr_reg_447[32]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[32]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[26]),
        .O(in[32]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][33]_srl6_i_1 
       (.I0(gmem_addr_reg_447[33]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[33]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[27]),
        .O(in[33]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][34]_srl6_i_1 
       (.I0(gmem_addr_reg_447[34]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[34]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[28]),
        .O(in[34]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][35]_srl6_i_1 
       (.I0(gmem_addr_reg_447[35]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[35]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[29]),
        .O(in[35]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][36]_srl6_i_1 
       (.I0(gmem_addr_reg_447[36]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[36]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[30]),
        .O(in[36]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][37]_srl6_i_1 
       (.I0(gmem_addr_reg_447[37]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[37]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[31]),
        .O(in[37]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][38]_srl6_i_1 
       (.I0(gmem_addr_reg_447[38]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[38]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[32]),
        .O(in[38]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][39]_srl6_i_1 
       (.I0(gmem_addr_reg_447[39]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[39]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[33]),
        .O(in[39]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \fifo_depth_gt1_gen.mem_reg[5][3]_srl6_i_1 
       (.I0(gmem_addr_reg_447[3]),
        .I1(\ap_CS_fsm_reg[5] [1]),
        .I2(\ap_CS_fsm_reg[5] [0]),
        .I3(\fifo_depth_gt1_gen.dout_reg[5] [3]),
        .O(in[3]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][40]_srl6_i_1 
       (.I0(gmem_addr_reg_447[40]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[40]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[34]),
        .O(in[40]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][41]_srl6_i_1 
       (.I0(gmem_addr_reg_447[41]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[41]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[35]),
        .O(in[41]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][42]_srl6_i_1 
       (.I0(gmem_addr_reg_447[42]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[42]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[36]),
        .O(in[42]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][43]_srl6_i_1 
       (.I0(gmem_addr_reg_447[43]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[43]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[37]),
        .O(in[43]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][44]_srl6_i_1 
       (.I0(gmem_addr_reg_447[44]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[44]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[38]),
        .O(in[44]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][45]_srl6_i_1 
       (.I0(gmem_addr_reg_447[45]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[45]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[39]),
        .O(in[45]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][46]_srl6_i_1 
       (.I0(gmem_addr_reg_447[46]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[46]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[40]),
        .O(in[46]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][47]_srl6_i_1 
       (.I0(gmem_addr_reg_447[47]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[47]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[41]),
        .O(in[47]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][48]_srl6_i_1 
       (.I0(gmem_addr_reg_447[48]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[48]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[42]),
        .O(in[48]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][49]_srl6_i_1 
       (.I0(gmem_addr_reg_447[49]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[49]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[43]),
        .O(in[49]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \fifo_depth_gt1_gen.mem_reg[5][4]_srl6_i_1 
       (.I0(gmem_addr_reg_447[4]),
        .I1(\ap_CS_fsm_reg[5] [1]),
        .I2(\ap_CS_fsm_reg[5] [0]),
        .I3(\fifo_depth_gt1_gen.dout_reg[5] [4]),
        .O(in[4]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][50]_srl6_i_1 
       (.I0(gmem_addr_reg_447[50]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[50]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[44]),
        .O(in[50]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][51]_srl6_i_1 
       (.I0(gmem_addr_reg_447[51]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[51]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[45]),
        .O(in[51]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][52]_srl6_i_1 
       (.I0(gmem_addr_reg_447[52]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[52]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[46]),
        .O(in[52]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][53]_srl6_i_1 
       (.I0(gmem_addr_reg_447[53]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[53]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[47]),
        .O(in[53]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][54]_srl6_i_1 
       (.I0(gmem_addr_reg_447[54]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[54]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[48]),
        .O(in[54]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][55]_srl6_i_1 
       (.I0(gmem_addr_reg_447[55]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[55]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[49]),
        .O(in[55]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][56]_srl6_i_1 
       (.I0(gmem_addr_reg_447[56]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[56]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[50]),
        .O(in[56]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][57]_srl6_i_1 
       (.I0(gmem_addr_reg_447[57]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[57]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[51]),
        .O(in[57]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][58]_srl6_i_1 
       (.I0(gmem_addr_reg_447[58]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[58]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[52]),
        .O(in[58]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][59]_srl6_i_1 
       (.I0(gmem_addr_reg_447[59]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[59]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[53]),
        .O(in[59]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \fifo_depth_gt1_gen.mem_reg[5][5]_srl6_i_1 
       (.I0(gmem_addr_reg_447[5]),
        .I1(\ap_CS_fsm_reg[5] [1]),
        .I2(\ap_CS_fsm_reg[5] [0]),
        .I3(\fifo_depth_gt1_gen.dout_reg[5] [5]),
        .O(in[5]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][60]_srl6_i_1 
       (.I0(gmem_addr_reg_447[60]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[60]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[54]),
        .O(in[60]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][61]_srl6_i_1 
       (.I0(gmem_addr_reg_447[61]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[61]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[55]),
        .O(in[61]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][62]_srl6_i_1 
       (.I0(gmem_addr_reg_447[62]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[62]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[56]),
        .O(in[62]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][63]_srl6_i_1 
       (.I0(gmem_addr_reg_447[63]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[63]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[57]),
        .O(in[63]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_1 
       (.I0(gmem_addr_reg_447[6]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[6]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[0]),
        .O(in[6]));
  LUT5 #(
    .INIT(32'h5DFFFFFF)) 
    \fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2 
       (.I0(gmem_ARREADY),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(gmem_RVALID),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][7]_srl6_i_1 
       (.I0(gmem_addr_reg_447[7]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[7]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[1]),
        .O(in[7]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][8]_srl6_i_1 
       (.I0(gmem_addr_reg_447[8]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[8]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[2]),
        .O(in[8]));
  LUT6 #(
    .INIT(64'hB8B8B8FFB8B8B800)) 
    \fifo_depth_gt1_gen.mem_reg[5][9]_srl6_i_1 
       (.I0(gmem_addr_reg_447[9]),
        .I1(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2_n_0 ),
        .I2(gmem_addr_1_reg_453[9]),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .I5(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_ARADDR[3]),
        .O(in[9]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(indvar20_fu_840),
        .Q({ap_CS_fsm_pp0_stage3,Q}),
        .SR(col2_fu_800),
        .add_ln38_1_fu_181_p2(add_ln38_1_fu_181_p2),
        .\ap_CS_fsm_reg[0] (flow_control_loop_pipe_sequential_init_U_n_1),
        .\ap_CS_fsm_reg[3] (flow_control_loop_pipe_sequential_init_U_n_0),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter3_reg(flow_control_loop_pipe_sequential_init_U_n_5),
        .ap_enable_reg_pp0_iter3_reg_0(flow_control_loop_pipe_sequential_init_U_n_21),
        .ap_loop_exit_ready_pp0_iter3_reg(ap_loop_exit_ready_pp0_iter3_reg),
        .ap_loop_init_int_reg_0(\icmp_ln38_reg_425_reg_n_0_[0] ),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .gmem2_WREADY(gmem2_WREADY),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_RVALID(gmem_RVALID),
        .gmem_addr_1_reg_4530(gmem_addr_1_reg_4530),
        .\icmp_ln38_reg_425_reg[0] (ap_enable_reg_pp0_iter3),
        .\icmp_ln38_reg_425_reg[0]_0 (ap_enable_reg_pp0_iter4),
        .\icmp_ln39_reg_434_reg[0] (\icmp_ln39_reg_434[0]_i_2_n_0 ),
        .\icmp_ln39_reg_434_reg[0]_0 (\icmp_ln39_reg_434_reg_n_0_[0] ),
        .indvar20_fu_84(indvar20_fu_84),
        .\indvar20_fu_84_reg[0] (flow_control_loop_pipe_sequential_init_U_n_22),
        .\indvar20_fu_84_reg[0]_0 (\indvar20_fu_84_reg_n_0_[0] ),
        .\indvar20_fu_84_reg[0]_1 (\indvar20_fu_84[0]_i_2_n_0 ),
        .indvar20_load_reg_429(indvar20_load_reg_429[0]),
        .indvar_flatten8_fu_96(indvar_flatten8_fu_96),
        .indvar_flatten8_fu_9611_out(indvar_flatten8_fu_9611_out),
        .\indvar_flatten8_fu_96_reg[0] (\indvar_flatten8_fu_96_reg[0]_0 ),
        .\indvar_flatten8_fu_96_reg[0]_0 (\indvar_flatten8_fu_96_reg[0]_1 ),
        .\indvar_flatten8_fu_96_reg[0]_1 (\indvar_flatten8_fu_96[12]_i_3_n_0 ),
        .\indvar_flatten8_fu_96_reg[0]_2 (\indvar_flatten8_fu_96_reg[0]_2 ),
        .\indvar_flatten8_fu_96_reg[0]_3 (\indvar_flatten8_fu_96_reg_n_0_[0] ),
        .\indvar_flatten8_fu_96_reg[12] (\indvar_flatten8_fu_96_reg_n_0_[9] ),
        .\indvar_flatten8_fu_96_reg[12]_0 (\indvar_flatten8_fu_96_reg_n_0_[10] ),
        .\indvar_flatten8_fu_96_reg[12]_1 (\indvar_flatten8_fu_96_reg_n_0_[11] ),
        .\indvar_flatten8_fu_96_reg[12]_2 (\indvar_flatten8_fu_96_reg_n_0_[12] ),
        .\indvar_flatten8_fu_96_reg[4] (\indvar_flatten8_fu_96_reg_n_0_[1] ),
        .\indvar_flatten8_fu_96_reg[4]_0 (\indvar_flatten8_fu_96_reg_n_0_[2] ),
        .\indvar_flatten8_fu_96_reg[4]_1 (\indvar_flatten8_fu_96_reg_n_0_[3] ),
        .\indvar_flatten8_fu_96_reg[4]_2 (\indvar_flatten8_fu_96_reg_n_0_[4] ),
        .\indvar_flatten8_fu_96_reg[8] (\indvar_flatten8_fu_96_reg_n_0_[5] ),
        .\indvar_flatten8_fu_96_reg[8]_0 (\indvar_flatten8_fu_96_reg_n_0_[6] ),
        .\indvar_flatten8_fu_96_reg[8]_1 (\indvar_flatten8_fu_96_reg_n_0_[7] ),
        .\indvar_flatten8_fu_96_reg[8]_2 (\indvar_flatten8_fu_96_reg_n_0_[8] ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \gmem_addr_1_reg_453[13]_i_2__0 
       (.I0(add_ln40_2_reg_441[13]),
        .I1(row2_fu_92[6]),
        .I2(\icmp_ln39_reg_434_reg_n_0_[0] ),
        .I3(add_ln382_fu_88_reg[6]),
        .O(\gmem_addr_1_reg_453[13]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \gmem_addr_1_reg_453[13]_i_3__0 
       (.I0(add_ln40_2_reg_441[12]),
        .I1(row2_fu_92[5]),
        .I2(\icmp_ln39_reg_434_reg_n_0_[0] ),
        .I3(add_ln382_fu_88_reg[5]),
        .O(\gmem_addr_1_reg_453[13]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \gmem_addr_1_reg_453[13]_i_4__0 
       (.I0(add_ln40_2_reg_441[11]),
        .I1(row2_fu_92[4]),
        .I2(\icmp_ln39_reg_434_reg_n_0_[0] ),
        .I3(add_ln382_fu_88_reg[4]),
        .O(\gmem_addr_1_reg_453[13]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \gmem_addr_1_reg_453[13]_i_5__0 
       (.I0(add_ln40_2_reg_441[10]),
        .I1(row2_fu_92[3]),
        .I2(\icmp_ln39_reg_434_reg_n_0_[0] ),
        .I3(add_ln382_fu_88_reg[3]),
        .O(\gmem_addr_1_reg_453[13]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \gmem_addr_1_reg_453[9]_i_2__0 
       (.I0(add_ln40_2_reg_441[9]),
        .I1(row2_fu_92[2]),
        .I2(\icmp_ln39_reg_434_reg_n_0_[0] ),
        .I3(add_ln382_fu_88_reg[2]),
        .O(\gmem_addr_1_reg_453[9]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \gmem_addr_1_reg_453[9]_i_3__0 
       (.I0(add_ln40_2_reg_441[8]),
        .I1(row2_fu_92[1]),
        .I2(\icmp_ln39_reg_434_reg_n_0_[0] ),
        .I3(add_ln382_fu_88_reg[1]),
        .O(\gmem_addr_1_reg_453[9]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_1_reg_453[9]_i_4__0 
       (.I0(add_ln40_2_reg_441[7]),
        .O(\gmem_addr_1_reg_453[9]_i_4__0_n_0 ));
  FDRE \gmem_addr_1_reg_453_reg[10] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[10]),
        .Q(gmem_addr_1_reg_453[10]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[11] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[11]),
        .Q(gmem_addr_1_reg_453[11]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[12] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[12]),
        .Q(gmem_addr_1_reg_453[12]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[13] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[13]),
        .Q(gmem_addr_1_reg_453[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_453_reg[13]_i_1__0 
       (.CI(\gmem_addr_1_reg_453_reg[9]_i_1__0_n_0 ),
        .CO({\gmem_addr_1_reg_453_reg[13]_i_1__0_n_0 ,\gmem_addr_1_reg_453_reg[13]_i_1__0_n_1 ,\gmem_addr_1_reg_453_reg[13]_i_1__0_n_2 ,\gmem_addr_1_reg_453_reg[13]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln40_2_reg_441[13:10]),
        .O(add_ln40_fu_282_p2[13:10]),
        .S({\gmem_addr_1_reg_453[13]_i_2__0_n_0 ,\gmem_addr_1_reg_453[13]_i_3__0_n_0 ,\gmem_addr_1_reg_453[13]_i_4__0_n_0 ,\gmem_addr_1_reg_453[13]_i_5__0_n_0 }));
  FDRE \gmem_addr_1_reg_453_reg[14] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[14]),
        .Q(gmem_addr_1_reg_453[14]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[15] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[15]),
        .Q(gmem_addr_1_reg_453[15]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[16] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[16]),
        .Q(gmem_addr_1_reg_453[16]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[17] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[17]),
        .Q(gmem_addr_1_reg_453[17]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_453_reg[17]_i_1__0 
       (.CI(\gmem_addr_1_reg_453_reg[13]_i_1__0_n_0 ),
        .CO({\gmem_addr_1_reg_453_reg[17]_i_1__0_n_0 ,\gmem_addr_1_reg_453_reg[17]_i_1__0_n_1 ,\gmem_addr_1_reg_453_reg[17]_i_1__0_n_2 ,\gmem_addr_1_reg_453_reg[17]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_fu_282_p2[17:14]),
        .S(add_ln40_2_reg_441[17:14]));
  FDRE \gmem_addr_1_reg_453_reg[18] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[18]),
        .Q(gmem_addr_1_reg_453[18]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[19] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[19]),
        .Q(gmem_addr_1_reg_453[19]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[20] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[20]),
        .Q(gmem_addr_1_reg_453[20]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[21] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[21]),
        .Q(gmem_addr_1_reg_453[21]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_453_reg[21]_i_1__0 
       (.CI(\gmem_addr_1_reg_453_reg[17]_i_1__0_n_0 ),
        .CO({\gmem_addr_1_reg_453_reg[21]_i_1__0_n_0 ,\gmem_addr_1_reg_453_reg[21]_i_1__0_n_1 ,\gmem_addr_1_reg_453_reg[21]_i_1__0_n_2 ,\gmem_addr_1_reg_453_reg[21]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_fu_282_p2[21:18]),
        .S(add_ln40_2_reg_441[21:18]));
  FDRE \gmem_addr_1_reg_453_reg[22] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[22]),
        .Q(gmem_addr_1_reg_453[22]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[23] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[23]),
        .Q(gmem_addr_1_reg_453[23]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[24] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[24]),
        .Q(gmem_addr_1_reg_453[24]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[25] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[25]),
        .Q(gmem_addr_1_reg_453[25]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_453_reg[25]_i_1__0 
       (.CI(\gmem_addr_1_reg_453_reg[21]_i_1__0_n_0 ),
        .CO({\gmem_addr_1_reg_453_reg[25]_i_1__0_n_0 ,\gmem_addr_1_reg_453_reg[25]_i_1__0_n_1 ,\gmem_addr_1_reg_453_reg[25]_i_1__0_n_2 ,\gmem_addr_1_reg_453_reg[25]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_fu_282_p2[25:22]),
        .S(add_ln40_2_reg_441[25:22]));
  FDRE \gmem_addr_1_reg_453_reg[26] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[26]),
        .Q(gmem_addr_1_reg_453[26]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[27] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[27]),
        .Q(gmem_addr_1_reg_453[27]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[28] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[28]),
        .Q(gmem_addr_1_reg_453[28]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[29] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[29]),
        .Q(gmem_addr_1_reg_453[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_453_reg[29]_i_1__0 
       (.CI(\gmem_addr_1_reg_453_reg[25]_i_1__0_n_0 ),
        .CO({\gmem_addr_1_reg_453_reg[29]_i_1__0_n_0 ,\gmem_addr_1_reg_453_reg[29]_i_1__0_n_1 ,\gmem_addr_1_reg_453_reg[29]_i_1__0_n_2 ,\gmem_addr_1_reg_453_reg[29]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_fu_282_p2[29:26]),
        .S(add_ln40_2_reg_441[29:26]));
  FDRE \gmem_addr_1_reg_453_reg[30] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[30]),
        .Q(gmem_addr_1_reg_453[30]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[31] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[31]),
        .Q(gmem_addr_1_reg_453[31]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[32] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[32]),
        .Q(gmem_addr_1_reg_453[32]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[33] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[33]),
        .Q(gmem_addr_1_reg_453[33]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_453_reg[33]_i_1__0 
       (.CI(\gmem_addr_1_reg_453_reg[29]_i_1__0_n_0 ),
        .CO({\gmem_addr_1_reg_453_reg[33]_i_1__0_n_0 ,\gmem_addr_1_reg_453_reg[33]_i_1__0_n_1 ,\gmem_addr_1_reg_453_reg[33]_i_1__0_n_2 ,\gmem_addr_1_reg_453_reg[33]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_fu_282_p2[33:30]),
        .S(add_ln40_2_reg_441[33:30]));
  FDRE \gmem_addr_1_reg_453_reg[34] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[34]),
        .Q(gmem_addr_1_reg_453[34]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[35] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[35]),
        .Q(gmem_addr_1_reg_453[35]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[36] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[36]),
        .Q(gmem_addr_1_reg_453[36]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[37] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[37]),
        .Q(gmem_addr_1_reg_453[37]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_453_reg[37]_i_1__0 
       (.CI(\gmem_addr_1_reg_453_reg[33]_i_1__0_n_0 ),
        .CO({\gmem_addr_1_reg_453_reg[37]_i_1__0_n_0 ,\gmem_addr_1_reg_453_reg[37]_i_1__0_n_1 ,\gmem_addr_1_reg_453_reg[37]_i_1__0_n_2 ,\gmem_addr_1_reg_453_reg[37]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_fu_282_p2[37:34]),
        .S(add_ln40_2_reg_441[37:34]));
  FDRE \gmem_addr_1_reg_453_reg[38] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[38]),
        .Q(gmem_addr_1_reg_453[38]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[39] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[39]),
        .Q(gmem_addr_1_reg_453[39]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[40] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[40]),
        .Q(gmem_addr_1_reg_453[40]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[41] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[41]),
        .Q(gmem_addr_1_reg_453[41]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_453_reg[41]_i_1__0 
       (.CI(\gmem_addr_1_reg_453_reg[37]_i_1__0_n_0 ),
        .CO({\gmem_addr_1_reg_453_reg[41]_i_1__0_n_0 ,\gmem_addr_1_reg_453_reg[41]_i_1__0_n_1 ,\gmem_addr_1_reg_453_reg[41]_i_1__0_n_2 ,\gmem_addr_1_reg_453_reg[41]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_fu_282_p2[41:38]),
        .S(add_ln40_2_reg_441[41:38]));
  FDRE \gmem_addr_1_reg_453_reg[42] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[42]),
        .Q(gmem_addr_1_reg_453[42]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[43] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[43]),
        .Q(gmem_addr_1_reg_453[43]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[44] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[44]),
        .Q(gmem_addr_1_reg_453[44]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[45] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[45]),
        .Q(gmem_addr_1_reg_453[45]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_453_reg[45]_i_1__0 
       (.CI(\gmem_addr_1_reg_453_reg[41]_i_1__0_n_0 ),
        .CO({\gmem_addr_1_reg_453_reg[45]_i_1__0_n_0 ,\gmem_addr_1_reg_453_reg[45]_i_1__0_n_1 ,\gmem_addr_1_reg_453_reg[45]_i_1__0_n_2 ,\gmem_addr_1_reg_453_reg[45]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_fu_282_p2[45:42]),
        .S(add_ln40_2_reg_441[45:42]));
  FDRE \gmem_addr_1_reg_453_reg[46] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[46]),
        .Q(gmem_addr_1_reg_453[46]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[47] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[47]),
        .Q(gmem_addr_1_reg_453[47]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[48] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[48]),
        .Q(gmem_addr_1_reg_453[48]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[49] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[49]),
        .Q(gmem_addr_1_reg_453[49]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_453_reg[49]_i_1__0 
       (.CI(\gmem_addr_1_reg_453_reg[45]_i_1__0_n_0 ),
        .CO({\gmem_addr_1_reg_453_reg[49]_i_1__0_n_0 ,\gmem_addr_1_reg_453_reg[49]_i_1__0_n_1 ,\gmem_addr_1_reg_453_reg[49]_i_1__0_n_2 ,\gmem_addr_1_reg_453_reg[49]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_fu_282_p2[49:46]),
        .S(add_ln40_2_reg_441[49:46]));
  FDRE \gmem_addr_1_reg_453_reg[50] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[50]),
        .Q(gmem_addr_1_reg_453[50]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[51] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[51]),
        .Q(gmem_addr_1_reg_453[51]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[52] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[52]),
        .Q(gmem_addr_1_reg_453[52]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[53] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[53]),
        .Q(gmem_addr_1_reg_453[53]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_453_reg[53]_i_1__0 
       (.CI(\gmem_addr_1_reg_453_reg[49]_i_1__0_n_0 ),
        .CO({\gmem_addr_1_reg_453_reg[53]_i_1__0_n_0 ,\gmem_addr_1_reg_453_reg[53]_i_1__0_n_1 ,\gmem_addr_1_reg_453_reg[53]_i_1__0_n_2 ,\gmem_addr_1_reg_453_reg[53]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_fu_282_p2[53:50]),
        .S(add_ln40_2_reg_441[53:50]));
  FDRE \gmem_addr_1_reg_453_reg[54] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[54]),
        .Q(gmem_addr_1_reg_453[54]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[55] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[55]),
        .Q(gmem_addr_1_reg_453[55]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[56] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[56]),
        .Q(gmem_addr_1_reg_453[56]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[57] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[57]),
        .Q(gmem_addr_1_reg_453[57]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_453_reg[57]_i_1__0 
       (.CI(\gmem_addr_1_reg_453_reg[53]_i_1__0_n_0 ),
        .CO({\gmem_addr_1_reg_453_reg[57]_i_1__0_n_0 ,\gmem_addr_1_reg_453_reg[57]_i_1__0_n_1 ,\gmem_addr_1_reg_453_reg[57]_i_1__0_n_2 ,\gmem_addr_1_reg_453_reg[57]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_fu_282_p2[57:54]),
        .S(add_ln40_2_reg_441[57:54]));
  FDRE \gmem_addr_1_reg_453_reg[58] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[58]),
        .Q(gmem_addr_1_reg_453[58]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[59] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[59]),
        .Q(gmem_addr_1_reg_453[59]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[60] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[60]),
        .Q(gmem_addr_1_reg_453[60]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[61] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[61]),
        .Q(gmem_addr_1_reg_453[61]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_453_reg[61]_i_1__0 
       (.CI(\gmem_addr_1_reg_453_reg[57]_i_1__0_n_0 ),
        .CO({\gmem_addr_1_reg_453_reg[61]_i_1__0_n_0 ,\gmem_addr_1_reg_453_reg[61]_i_1__0_n_1 ,\gmem_addr_1_reg_453_reg[61]_i_1__0_n_2 ,\gmem_addr_1_reg_453_reg[61]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_fu_282_p2[61:58]),
        .S(add_ln40_2_reg_441[61:58]));
  FDRE \gmem_addr_1_reg_453_reg[62] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[62]),
        .Q(gmem_addr_1_reg_453[62]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[63] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[63]),
        .Q(gmem_addr_1_reg_453[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_453_reg[63]_i_1__0 
       (.CI(\gmem_addr_1_reg_453_reg[61]_i_1__0_n_0 ),
        .CO({\NLW_gmem_addr_1_reg_453_reg[63]_i_1__0_CO_UNCONNECTED [3:1],\gmem_addr_1_reg_453_reg[63]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem_addr_1_reg_453_reg[63]_i_1__0_O_UNCONNECTED [3:2],add_ln40_fu_282_p2[63:62]}),
        .S({1'b0,1'b0,add_ln40_2_reg_441[63:62]}));
  FDRE \gmem_addr_1_reg_453_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[6]),
        .Q(gmem_addr_1_reg_453[6]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[7]),
        .Q(gmem_addr_1_reg_453[7]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[8] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[8]),
        .Q(gmem_addr_1_reg_453[8]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_453_reg[9] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_fu_282_p2[9]),
        .Q(gmem_addr_1_reg_453[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_453_reg[9]_i_1__0 
       (.CI(1'b0),
        .CO({\gmem_addr_1_reg_453_reg[9]_i_1__0_n_0 ,\gmem_addr_1_reg_453_reg[9]_i_1__0_n_1 ,\gmem_addr_1_reg_453_reg[9]_i_1__0_n_2 ,\gmem_addr_1_reg_453_reg[9]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({add_ln40_2_reg_441[9:7],1'b0}),
        .O({add_ln40_fu_282_p2[9:7],\NLW_gmem_addr_1_reg_453_reg[9]_i_1__0_O_UNCONNECTED [0]}),
        .S({\gmem_addr_1_reg_453[9]_i_2__0_n_0 ,\gmem_addr_1_reg_453[9]_i_3__0_n_0 ,\gmem_addr_1_reg_453[9]_i_4__0_n_0 ,add_ln40_2_reg_441[6]}));
  LUT5 #(
    .INIT(32'h80800080)) 
    \gmem_addr_read_1_reg_465[7]_i_1__0 
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(gmem_RVALID),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(gmem2_WREADY),
        .O(gmem_addr_read_1_reg_4650));
  FDRE \gmem_addr_read_1_reg_465_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_read_1_reg_4650),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [0]),
        .Q(gmem_addr_read_1_reg_465[0]),
        .R(1'b0));
  FDRE \gmem_addr_read_1_reg_465_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_read_1_reg_4650),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [1]),
        .Q(gmem_addr_read_1_reg_465[1]),
        .R(1'b0));
  FDRE \gmem_addr_read_1_reg_465_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_read_1_reg_4650),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [2]),
        .Q(gmem_addr_read_1_reg_465[2]),
        .R(1'b0));
  FDRE \gmem_addr_read_1_reg_465_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_read_1_reg_4650),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [3]),
        .Q(gmem_addr_read_1_reg_465[3]),
        .R(1'b0));
  FDRE \gmem_addr_read_1_reg_465_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_read_1_reg_4650),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [4]),
        .Q(gmem_addr_read_1_reg_465[4]),
        .R(1'b0));
  FDRE \gmem_addr_read_1_reg_465_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_read_1_reg_4650),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [5]),
        .Q(gmem_addr_read_1_reg_465[5]),
        .R(1'b0));
  FDRE \gmem_addr_read_1_reg_465_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_read_1_reg_4650),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [6]),
        .Q(gmem_addr_read_1_reg_465[6]),
        .R(1'b0));
  FDRE \gmem_addr_read_1_reg_465_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_read_1_reg_4650),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [7]),
        .Q(gmem_addr_read_1_reg_465[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8080808080800080)) 
    \gmem_addr_read_reg_459[7]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(gmem_RVALID),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(gmem_ARREADY),
        .I5(\icmp_ln38_reg_425_reg_n_0_[0] ),
        .O(gmem_addr_read_reg_4590));
  FDRE \gmem_addr_read_reg_459_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_4590),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [0]),
        .Q(gmem_addr_read_reg_459[0]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_459_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_4590),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [1]),
        .Q(gmem_addr_read_reg_459[1]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_459_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_4590),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [2]),
        .Q(gmem_addr_read_reg_459[2]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_459_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_4590),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [3]),
        .Q(gmem_addr_read_reg_459[3]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_459_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_4590),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [4]),
        .Q(gmem_addr_read_reg_459[4]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_459_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_4590),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [5]),
        .Q(gmem_addr_read_reg_459[5]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_459_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_4590),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [6]),
        .Q(gmem_addr_read_reg_459[6]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_459_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_read_reg_4590),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [7]),
        .Q(gmem_addr_read_reg_459[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h56A6)) 
    \gmem_addr_reg_447[13]_i_2__0 
       (.I0(add_ln40_2_reg_441[13]),
        .I1(row2_fu_92[6]),
        .I2(\icmp_ln39_reg_434_reg_n_0_[0] ),
        .I3(add_ln382_fu_88_reg[6]),
        .O(\gmem_addr_reg_447[13]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \gmem_addr_reg_447[13]_i_3__0 
       (.I0(add_ln40_2_reg_441[12]),
        .I1(row2_fu_92[5]),
        .I2(\icmp_ln39_reg_434_reg_n_0_[0] ),
        .I3(add_ln382_fu_88_reg[5]),
        .O(\gmem_addr_reg_447[13]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \gmem_addr_reg_447[13]_i_4__0 
       (.I0(add_ln40_2_reg_441[11]),
        .I1(row2_fu_92[4]),
        .I2(\icmp_ln39_reg_434_reg_n_0_[0] ),
        .I3(add_ln382_fu_88_reg[4]),
        .O(\gmem_addr_reg_447[13]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \gmem_addr_reg_447[13]_i_5__0 
       (.I0(add_ln40_2_reg_441[10]),
        .I1(row2_fu_92[3]),
        .I2(\icmp_ln39_reg_434_reg_n_0_[0] ),
        .I3(add_ln382_fu_88_reg[3]),
        .O(\gmem_addr_reg_447[13]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \gmem_addr_reg_447[63]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(gmem_RVALID),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(gmem_addr_1_reg_4530));
  LUT4 #(
    .INIT(16'h56A6)) 
    \gmem_addr_reg_447[9]_i_2__0 
       (.I0(add_ln40_2_reg_441[9]),
        .I1(row2_fu_92[2]),
        .I2(\icmp_ln39_reg_434_reg_n_0_[0] ),
        .I3(add_ln382_fu_88_reg[2]),
        .O(\gmem_addr_reg_447[9]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \gmem_addr_reg_447[9]_i_3__0 
       (.I0(add_ln40_2_reg_441[8]),
        .I1(row2_fu_92[1]),
        .I2(\icmp_ln39_reg_434_reg_n_0_[0] ),
        .I3(add_ln382_fu_88_reg[1]),
        .O(\gmem_addr_reg_447[9]_i_3__0_n_0 ));
  FDRE \gmem_addr_reg_447_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_2_reg_441[0]),
        .Q(gmem_addr_reg_447[0]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[10] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[10]),
        .Q(gmem_addr_reg_447[10]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[11] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[11]),
        .Q(gmem_addr_reg_447[11]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[12] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[12]),
        .Q(gmem_addr_reg_447[12]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[13] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[13]),
        .Q(gmem_addr_reg_447[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_447_reg[13]_i_1__0 
       (.CI(\gmem_addr_reg_447_reg[9]_i_1__0_n_0 ),
        .CO({\gmem_addr_reg_447_reg[13]_i_1__0_n_0 ,\gmem_addr_reg_447_reg[13]_i_1__0_n_1 ,\gmem_addr_reg_447_reg[13]_i_1__0_n_2 ,\gmem_addr_reg_447_reg[13]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln40_2_reg_441[13:10]),
        .O(add_ln40_1_fu_287_p2[13:10]),
        .S({\gmem_addr_reg_447[13]_i_2__0_n_0 ,\gmem_addr_reg_447[13]_i_3__0_n_0 ,\gmem_addr_reg_447[13]_i_4__0_n_0 ,\gmem_addr_reg_447[13]_i_5__0_n_0 }));
  FDRE \gmem_addr_reg_447_reg[14] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[14]),
        .Q(gmem_addr_reg_447[14]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[15] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[15]),
        .Q(gmem_addr_reg_447[15]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[16] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[16]),
        .Q(gmem_addr_reg_447[16]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[17] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[17]),
        .Q(gmem_addr_reg_447[17]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_447_reg[17]_i_1__0 
       (.CI(\gmem_addr_reg_447_reg[13]_i_1__0_n_0 ),
        .CO({\gmem_addr_reg_447_reg[17]_i_1__0_n_0 ,\gmem_addr_reg_447_reg[17]_i_1__0_n_1 ,\gmem_addr_reg_447_reg[17]_i_1__0_n_2 ,\gmem_addr_reg_447_reg[17]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_1_fu_287_p2[17:14]),
        .S(add_ln40_2_reg_441[17:14]));
  FDRE \gmem_addr_reg_447_reg[18] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[18]),
        .Q(gmem_addr_reg_447[18]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[19] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[19]),
        .Q(gmem_addr_reg_447[19]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_2_reg_441[1]),
        .Q(gmem_addr_reg_447[1]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[20] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[20]),
        .Q(gmem_addr_reg_447[20]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[21] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[21]),
        .Q(gmem_addr_reg_447[21]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_447_reg[21]_i_1__0 
       (.CI(\gmem_addr_reg_447_reg[17]_i_1__0_n_0 ),
        .CO({\gmem_addr_reg_447_reg[21]_i_1__0_n_0 ,\gmem_addr_reg_447_reg[21]_i_1__0_n_1 ,\gmem_addr_reg_447_reg[21]_i_1__0_n_2 ,\gmem_addr_reg_447_reg[21]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_1_fu_287_p2[21:18]),
        .S(add_ln40_2_reg_441[21:18]));
  FDRE \gmem_addr_reg_447_reg[22] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[22]),
        .Q(gmem_addr_reg_447[22]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[23] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[23]),
        .Q(gmem_addr_reg_447[23]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[24] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[24]),
        .Q(gmem_addr_reg_447[24]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[25] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[25]),
        .Q(gmem_addr_reg_447[25]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_447_reg[25]_i_1__0 
       (.CI(\gmem_addr_reg_447_reg[21]_i_1__0_n_0 ),
        .CO({\gmem_addr_reg_447_reg[25]_i_1__0_n_0 ,\gmem_addr_reg_447_reg[25]_i_1__0_n_1 ,\gmem_addr_reg_447_reg[25]_i_1__0_n_2 ,\gmem_addr_reg_447_reg[25]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_1_fu_287_p2[25:22]),
        .S(add_ln40_2_reg_441[25:22]));
  FDRE \gmem_addr_reg_447_reg[26] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[26]),
        .Q(gmem_addr_reg_447[26]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[27] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[27]),
        .Q(gmem_addr_reg_447[27]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[28] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[28]),
        .Q(gmem_addr_reg_447[28]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[29] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[29]),
        .Q(gmem_addr_reg_447[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_447_reg[29]_i_1__0 
       (.CI(\gmem_addr_reg_447_reg[25]_i_1__0_n_0 ),
        .CO({\gmem_addr_reg_447_reg[29]_i_1__0_n_0 ,\gmem_addr_reg_447_reg[29]_i_1__0_n_1 ,\gmem_addr_reg_447_reg[29]_i_1__0_n_2 ,\gmem_addr_reg_447_reg[29]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_1_fu_287_p2[29:26]),
        .S(add_ln40_2_reg_441[29:26]));
  FDRE \gmem_addr_reg_447_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_2_reg_441[2]),
        .Q(gmem_addr_reg_447[2]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[30] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[30]),
        .Q(gmem_addr_reg_447[30]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[31] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[31]),
        .Q(gmem_addr_reg_447[31]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[32] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[32]),
        .Q(gmem_addr_reg_447[32]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[33] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[33]),
        .Q(gmem_addr_reg_447[33]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_447_reg[33]_i_1__0 
       (.CI(\gmem_addr_reg_447_reg[29]_i_1__0_n_0 ),
        .CO({\gmem_addr_reg_447_reg[33]_i_1__0_n_0 ,\gmem_addr_reg_447_reg[33]_i_1__0_n_1 ,\gmem_addr_reg_447_reg[33]_i_1__0_n_2 ,\gmem_addr_reg_447_reg[33]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_1_fu_287_p2[33:30]),
        .S(add_ln40_2_reg_441[33:30]));
  FDRE \gmem_addr_reg_447_reg[34] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[34]),
        .Q(gmem_addr_reg_447[34]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[35] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[35]),
        .Q(gmem_addr_reg_447[35]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[36] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[36]),
        .Q(gmem_addr_reg_447[36]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[37] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[37]),
        .Q(gmem_addr_reg_447[37]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_447_reg[37]_i_1__0 
       (.CI(\gmem_addr_reg_447_reg[33]_i_1__0_n_0 ),
        .CO({\gmem_addr_reg_447_reg[37]_i_1__0_n_0 ,\gmem_addr_reg_447_reg[37]_i_1__0_n_1 ,\gmem_addr_reg_447_reg[37]_i_1__0_n_2 ,\gmem_addr_reg_447_reg[37]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_1_fu_287_p2[37:34]),
        .S(add_ln40_2_reg_441[37:34]));
  FDRE \gmem_addr_reg_447_reg[38] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[38]),
        .Q(gmem_addr_reg_447[38]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[39] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[39]),
        .Q(gmem_addr_reg_447[39]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_2_reg_441[3]),
        .Q(gmem_addr_reg_447[3]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[40] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[40]),
        .Q(gmem_addr_reg_447[40]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[41] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[41]),
        .Q(gmem_addr_reg_447[41]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_447_reg[41]_i_1__0 
       (.CI(\gmem_addr_reg_447_reg[37]_i_1__0_n_0 ),
        .CO({\gmem_addr_reg_447_reg[41]_i_1__0_n_0 ,\gmem_addr_reg_447_reg[41]_i_1__0_n_1 ,\gmem_addr_reg_447_reg[41]_i_1__0_n_2 ,\gmem_addr_reg_447_reg[41]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_1_fu_287_p2[41:38]),
        .S(add_ln40_2_reg_441[41:38]));
  FDRE \gmem_addr_reg_447_reg[42] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[42]),
        .Q(gmem_addr_reg_447[42]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[43] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[43]),
        .Q(gmem_addr_reg_447[43]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[44] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[44]),
        .Q(gmem_addr_reg_447[44]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[45] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[45]),
        .Q(gmem_addr_reg_447[45]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_447_reg[45]_i_1__0 
       (.CI(\gmem_addr_reg_447_reg[41]_i_1__0_n_0 ),
        .CO({\gmem_addr_reg_447_reg[45]_i_1__0_n_0 ,\gmem_addr_reg_447_reg[45]_i_1__0_n_1 ,\gmem_addr_reg_447_reg[45]_i_1__0_n_2 ,\gmem_addr_reg_447_reg[45]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_1_fu_287_p2[45:42]),
        .S(add_ln40_2_reg_441[45:42]));
  FDRE \gmem_addr_reg_447_reg[46] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[46]),
        .Q(gmem_addr_reg_447[46]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[47] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[47]),
        .Q(gmem_addr_reg_447[47]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[48] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[48]),
        .Q(gmem_addr_reg_447[48]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[49] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[49]),
        .Q(gmem_addr_reg_447[49]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_447_reg[49]_i_1__0 
       (.CI(\gmem_addr_reg_447_reg[45]_i_1__0_n_0 ),
        .CO({\gmem_addr_reg_447_reg[49]_i_1__0_n_0 ,\gmem_addr_reg_447_reg[49]_i_1__0_n_1 ,\gmem_addr_reg_447_reg[49]_i_1__0_n_2 ,\gmem_addr_reg_447_reg[49]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_1_fu_287_p2[49:46]),
        .S(add_ln40_2_reg_441[49:46]));
  FDRE \gmem_addr_reg_447_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_2_reg_441[4]),
        .Q(gmem_addr_reg_447[4]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[50] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[50]),
        .Q(gmem_addr_reg_447[50]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[51] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[51]),
        .Q(gmem_addr_reg_447[51]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[52] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[52]),
        .Q(gmem_addr_reg_447[52]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[53] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[53]),
        .Q(gmem_addr_reg_447[53]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_447_reg[53]_i_1__0 
       (.CI(\gmem_addr_reg_447_reg[49]_i_1__0_n_0 ),
        .CO({\gmem_addr_reg_447_reg[53]_i_1__0_n_0 ,\gmem_addr_reg_447_reg[53]_i_1__0_n_1 ,\gmem_addr_reg_447_reg[53]_i_1__0_n_2 ,\gmem_addr_reg_447_reg[53]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_1_fu_287_p2[53:50]),
        .S(add_ln40_2_reg_441[53:50]));
  FDRE \gmem_addr_reg_447_reg[54] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[54]),
        .Q(gmem_addr_reg_447[54]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[55] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[55]),
        .Q(gmem_addr_reg_447[55]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[56] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[56]),
        .Q(gmem_addr_reg_447[56]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[57] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[57]),
        .Q(gmem_addr_reg_447[57]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_447_reg[57]_i_1__0 
       (.CI(\gmem_addr_reg_447_reg[53]_i_1__0_n_0 ),
        .CO({\gmem_addr_reg_447_reg[57]_i_1__0_n_0 ,\gmem_addr_reg_447_reg[57]_i_1__0_n_1 ,\gmem_addr_reg_447_reg[57]_i_1__0_n_2 ,\gmem_addr_reg_447_reg[57]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_1_fu_287_p2[57:54]),
        .S(add_ln40_2_reg_441[57:54]));
  FDRE \gmem_addr_reg_447_reg[58] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[58]),
        .Q(gmem_addr_reg_447[58]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[59] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[59]),
        .Q(gmem_addr_reg_447[59]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_2_reg_441[5]),
        .Q(gmem_addr_reg_447[5]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[60] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[60]),
        .Q(gmem_addr_reg_447[60]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[61] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[61]),
        .Q(gmem_addr_reg_447[61]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_447_reg[61]_i_1__0 
       (.CI(\gmem_addr_reg_447_reg[57]_i_1__0_n_0 ),
        .CO({\gmem_addr_reg_447_reg[61]_i_1__0_n_0 ,\gmem_addr_reg_447_reg[61]_i_1__0_n_1 ,\gmem_addr_reg_447_reg[61]_i_1__0_n_2 ,\gmem_addr_reg_447_reg[61]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_1_fu_287_p2[61:58]),
        .S(add_ln40_2_reg_441[61:58]));
  FDRE \gmem_addr_reg_447_reg[62] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[62]),
        .Q(gmem_addr_reg_447[62]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[63] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[63]),
        .Q(gmem_addr_reg_447[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_447_reg[63]_i_2__0 
       (.CI(\gmem_addr_reg_447_reg[61]_i_1__0_n_0 ),
        .CO({\NLW_gmem_addr_reg_447_reg[63]_i_2__0_CO_UNCONNECTED [3:1],\gmem_addr_reg_447_reg[63]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem_addr_reg_447_reg[63]_i_2__0_O_UNCONNECTED [3:2],add_ln40_1_fu_287_p2[63:62]}),
        .S({1'b0,1'b0,add_ln40_2_reg_441[63:62]}));
  FDRE \gmem_addr_reg_447_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_2_reg_441[6]),
        .Q(gmem_addr_reg_447[6]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[7]),
        .Q(gmem_addr_reg_447[7]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[8] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[8]),
        .Q(gmem_addr_reg_447[8]),
        .R(1'b0));
  FDRE \gmem_addr_reg_447_reg[9] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(add_ln40_1_fu_287_p2[9]),
        .Q(gmem_addr_reg_447[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_447_reg[9]_i_1__0 
       (.CI(1'b0),
        .CO({\gmem_addr_reg_447_reg[9]_i_1__0_n_0 ,\gmem_addr_reg_447_reg[9]_i_1__0_n_1 ,\gmem_addr_reg_447_reg[9]_i_1__0_n_2 ,\gmem_addr_reg_447_reg[9]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({add_ln40_2_reg_441[9:7],1'b0}),
        .O({add_ln40_1_fu_287_p2[9:7],add_ln40_fu_282_p2[6]}),
        .S({\gmem_addr_reg_447[9]_i_2__0_n_0 ,\gmem_addr_reg_447[9]_i_3__0_n_0 ,add_ln40_2_reg_441[7:6]}));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[5] [0]),
        .I1(\icmp_ln38_reg_425_reg_n_0_[0] ),
        .I2(flow_control_loop_pipe_sequential_init_U_n_0),
        .I3(\indvar_flatten8_fu_96_reg[0]_1 ),
        .O(\ap_CS_fsm_reg[4] ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln38_reg_425[0]_i_1 
       (.I0(\indvar_flatten8_fu_96[12]_i_3_n_0 ),
        .O(\icmp_ln38_reg_425[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln38_reg_425_pp0_iter1_reg[0]_i_1 
       (.I0(\icmp_ln38_reg_425_reg_n_0_[0] ),
        .I1(indvar_flatten8_fu_9611_out),
        .I2(icmp_ln38_reg_425_pp0_iter1_reg),
        .O(\icmp_ln38_reg_425_pp0_iter1_reg[0]_i_1_n_0 ));
  FDRE \icmp_ln38_reg_425_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln38_reg_425_pp0_iter1_reg[0]_i_1_n_0 ),
        .Q(icmp_ln38_reg_425_pp0_iter1_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln38_reg_425_pp0_iter2_reg[0]_i_1 
       (.I0(icmp_ln38_reg_425_pp0_iter1_reg),
        .I1(indvar_flatten8_fu_9611_out),
        .I2(icmp_ln38_reg_425_pp0_iter2_reg),
        .O(\icmp_ln38_reg_425_pp0_iter2_reg[0]_i_1_n_0 ));
  FDRE \icmp_ln38_reg_425_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln38_reg_425_pp0_iter2_reg[0]_i_1_n_0 ),
        .Q(icmp_ln38_reg_425_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln38_reg_425_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten8_fu_9611_out),
        .D(\icmp_ln38_reg_425[0]_i_1_n_0 ),
        .Q(\icmp_ln38_reg_425_reg_n_0_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_21));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \icmp_ln39_reg_434[0]_i_2 
       (.I0(\indvar20_fu_84_reg_n_0_[3] ),
        .I1(\indvar20_fu_84_reg_n_0_[4] ),
        .I2(\indvar20_fu_84_reg_n_0_[1] ),
        .I3(\indvar20_fu_84_reg_n_0_[2] ),
        .I4(\indvar20_fu_84_reg_n_0_[5] ),
        .I5(\indvar20_fu_84_reg_n_0_[6] ),
        .O(\icmp_ln39_reg_434[0]_i_2_n_0 ));
  FDRE \icmp_ln39_reg_434_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_1),
        .Q(\icmp_ln39_reg_434_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000B80000000000)) 
    \indvar20_fu_84[0]_i_2 
       (.I0(\indvar_flatten8_fu_96_reg[0]_1 ),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\icmp_ln39_reg_434_reg_n_0_[0] ),
        .I4(\icmp_ln38_reg_425_reg_n_0_[0] ),
        .I5(gmem_addr_1_reg_4530),
        .O(\indvar20_fu_84[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \indvar20_fu_84[1]_i_1 
       (.I0(indvar20_load_reg_429[0]),
        .I1(indvar20_load_reg_429[1]),
        .O(add_ln39_1_fu_304_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar20_fu_84[2]_i_1 
       (.I0(indvar20_load_reg_429[0]),
        .I1(indvar20_load_reg_429[1]),
        .I2(indvar20_load_reg_429[2]),
        .O(add_ln39_1_fu_304_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \indvar20_fu_84[3]_i_1 
       (.I0(indvar20_load_reg_429[1]),
        .I1(indvar20_load_reg_429[0]),
        .I2(indvar20_load_reg_429[2]),
        .I3(indvar20_load_reg_429[3]),
        .O(add_ln39_1_fu_304_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \indvar20_fu_84[4]_i_1 
       (.I0(indvar20_load_reg_429[2]),
        .I1(indvar20_load_reg_429[0]),
        .I2(indvar20_load_reg_429[1]),
        .I3(indvar20_load_reg_429[3]),
        .I4(indvar20_load_reg_429[4]),
        .O(add_ln39_1_fu_304_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \indvar20_fu_84[5]_i_1 
       (.I0(indvar20_load_reg_429[3]),
        .I1(indvar20_load_reg_429[1]),
        .I2(indvar20_load_reg_429[0]),
        .I3(indvar20_load_reg_429[2]),
        .I4(indvar20_load_reg_429[4]),
        .I5(indvar20_load_reg_429[5]),
        .O(add_ln39_1_fu_304_p2[5]));
  LUT5 #(
    .INIT(32'h45400000)) 
    \indvar20_fu_84[6]_i_2 
       (.I0(\icmp_ln38_reg_425_reg_n_0_[0] ),
        .I1(\indvar_flatten8_fu_96_reg[0]_1 ),
        .I2(Q),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(gmem_addr_1_reg_4530),
        .O(indvar20_fu_840));
  LUT3 #(
    .INIT(8'h78)) 
    \indvar20_fu_84[6]_i_3 
       (.I0(\indvar20_fu_84[6]_i_4_n_0 ),
        .I1(indvar20_load_reg_429[5]),
        .I2(indvar20_load_reg_429[6]),
        .O(add_ln39_1_fu_304_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \indvar20_fu_84[6]_i_4 
       (.I0(indvar20_load_reg_429[4]),
        .I1(indvar20_load_reg_429[2]),
        .I2(indvar20_load_reg_429[0]),
        .I3(indvar20_load_reg_429[1]),
        .I4(indvar20_load_reg_429[3]),
        .O(\indvar20_fu_84[6]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar20_fu_84_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(\indvar20_fu_84_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar20_fu_84_reg[1] 
       (.C(ap_clk),
        .CE(indvar20_fu_840),
        .D(add_ln39_1_fu_304_p2[1]),
        .Q(\indvar20_fu_84_reg_n_0_[1] ),
        .R(indvar20_fu_84));
  FDRE #(
    .INIT(1'b0)) 
    \indvar20_fu_84_reg[2] 
       (.C(ap_clk),
        .CE(indvar20_fu_840),
        .D(add_ln39_1_fu_304_p2[2]),
        .Q(\indvar20_fu_84_reg_n_0_[2] ),
        .R(indvar20_fu_84));
  FDRE #(
    .INIT(1'b0)) 
    \indvar20_fu_84_reg[3] 
       (.C(ap_clk),
        .CE(indvar20_fu_840),
        .D(add_ln39_1_fu_304_p2[3]),
        .Q(\indvar20_fu_84_reg_n_0_[3] ),
        .R(indvar20_fu_84));
  FDRE #(
    .INIT(1'b0)) 
    \indvar20_fu_84_reg[4] 
       (.C(ap_clk),
        .CE(indvar20_fu_840),
        .D(add_ln39_1_fu_304_p2[4]),
        .Q(\indvar20_fu_84_reg_n_0_[4] ),
        .R(indvar20_fu_84));
  FDRE #(
    .INIT(1'b0)) 
    \indvar20_fu_84_reg[5] 
       (.C(ap_clk),
        .CE(indvar20_fu_840),
        .D(add_ln39_1_fu_304_p2[5]),
        .Q(\indvar20_fu_84_reg_n_0_[5] ),
        .R(indvar20_fu_84));
  FDRE #(
    .INIT(1'b0)) 
    \indvar20_fu_84_reg[6] 
       (.C(ap_clk),
        .CE(indvar20_fu_840),
        .D(add_ln39_1_fu_304_p2[6]),
        .Q(\indvar20_fu_84_reg_n_0_[6] ),
        .R(indvar20_fu_84));
  LUT5 #(
    .INIT(32'hD000D0D0)) 
    \indvar20_load_reg_429[6]_i_2 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(gmem2_WREADY),
        .I2(Q),
        .I3(gmem_RVALID),
        .I4(ap_enable_reg_pp0_iter3),
        .O(indvar_flatten8_fu_9611_out));
  FDRE \indvar20_load_reg_429_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten8_fu_9611_out),
        .D(\indvar20_fu_84_reg_n_0_[0] ),
        .Q(indvar20_load_reg_429[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_21));
  FDRE \indvar20_load_reg_429_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten8_fu_9611_out),
        .D(\indvar20_fu_84_reg_n_0_[1] ),
        .Q(indvar20_load_reg_429[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_21));
  FDRE \indvar20_load_reg_429_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten8_fu_9611_out),
        .D(\indvar20_fu_84_reg_n_0_[2] ),
        .Q(indvar20_load_reg_429[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_21));
  FDRE \indvar20_load_reg_429_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten8_fu_9611_out),
        .D(\indvar20_fu_84_reg_n_0_[3] ),
        .Q(indvar20_load_reg_429[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_21));
  FDRE \indvar20_load_reg_429_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten8_fu_9611_out),
        .D(\indvar20_fu_84_reg_n_0_[4] ),
        .Q(indvar20_load_reg_429[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_21));
  FDRE \indvar20_load_reg_429_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten8_fu_9611_out),
        .D(\indvar20_fu_84_reg_n_0_[5] ),
        .Q(indvar20_load_reg_429[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_21));
  FDRE \indvar20_load_reg_429_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten8_fu_9611_out),
        .D(\indvar20_fu_84_reg_n_0_[6] ),
        .Q(indvar20_load_reg_429[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_21));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \indvar_flatten8_fu_96[12]_i_10 
       (.I0(\indvar_flatten8_fu_96_reg_n_0_[0] ),
        .I1(\indvar_flatten8_fu_96_reg_n_0_[11] ),
        .I2(\indvar_flatten8_fu_96_reg_n_0_[12] ),
        .I3(\indvar_flatten8_fu_96_reg_n_0_[2] ),
        .I4(\indvar_flatten8_fu_96_reg_n_0_[1] ),
        .O(\indvar_flatten8_fu_96[12]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \indvar_flatten8_fu_96[12]_i_3 
       (.I0(\indvar_flatten8_fu_96[12]_i_9_n_0 ),
        .I1(\indvar_flatten8_fu_96_reg_n_0_[4] ),
        .I2(\indvar_flatten8_fu_96_reg_n_0_[3] ),
        .I3(\indvar_flatten8_fu_96_reg_n_0_[6] ),
        .I4(\indvar_flatten8_fu_96_reg_n_0_[5] ),
        .I5(\indvar_flatten8_fu_96[12]_i_10_n_0 ),
        .O(\indvar_flatten8_fu_96[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \indvar_flatten8_fu_96[12]_i_9 
       (.I0(\indvar_flatten8_fu_96_reg_n_0_[8] ),
        .I1(\indvar_flatten8_fu_96_reg_n_0_[7] ),
        .I2(\indvar_flatten8_fu_96_reg_n_0_[10] ),
        .I3(\indvar_flatten8_fu_96_reg_n_0_[9] ),
        .O(\indvar_flatten8_fu_96[12]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten8_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten8_fu_96),
        .D(add_ln38_1_fu_181_p2[0]),
        .Q(\indvar_flatten8_fu_96_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten8_fu_96_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten8_fu_96),
        .D(add_ln38_1_fu_181_p2[10]),
        .Q(\indvar_flatten8_fu_96_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten8_fu_96_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten8_fu_96),
        .D(add_ln38_1_fu_181_p2[11]),
        .Q(\indvar_flatten8_fu_96_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten8_fu_96_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten8_fu_96),
        .D(add_ln38_1_fu_181_p2[12]),
        .Q(\indvar_flatten8_fu_96_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten8_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten8_fu_96),
        .D(add_ln38_1_fu_181_p2[1]),
        .Q(\indvar_flatten8_fu_96_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten8_fu_96_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten8_fu_96),
        .D(add_ln38_1_fu_181_p2[2]),
        .Q(\indvar_flatten8_fu_96_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten8_fu_96_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten8_fu_96),
        .D(add_ln38_1_fu_181_p2[3]),
        .Q(\indvar_flatten8_fu_96_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten8_fu_96_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten8_fu_96),
        .D(add_ln38_1_fu_181_p2[4]),
        .Q(\indvar_flatten8_fu_96_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten8_fu_96_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten8_fu_96),
        .D(add_ln38_1_fu_181_p2[5]),
        .Q(\indvar_flatten8_fu_96_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten8_fu_96_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten8_fu_96),
        .D(add_ln38_1_fu_181_p2[6]),
        .Q(\indvar_flatten8_fu_96_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten8_fu_96_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten8_fu_96),
        .D(add_ln38_1_fu_181_p2[7]),
        .Q(\indvar_flatten8_fu_96_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten8_fu_96_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten8_fu_96),
        .D(add_ln38_1_fu_181_p2[8]),
        .Q(\indvar_flatten8_fu_96_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten8_fu_96_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten8_fu_96),
        .D(add_ln38_1_fu_181_p2[9]),
        .Q(\indvar_flatten8_fu_96_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000808000000000)) 
    mem_reg_i_1__0
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(gmem2_WREADY),
        .I2(Q),
        .I3(gmem_RVALID),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(gmem_ARADDR1),
        .O(we));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \min_val_reg_483[0]_i_1 
       (.I0(reg_144[0]),
        .I1(select_ln44_reg_477[0]),
        .I2(\min_val_reg_483_reg[7]_i_3_n_0 ),
        .O(min_val_fu_364_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \min_val_reg_483[1]_i_1 
       (.I0(reg_144[1]),
        .I1(select_ln44_reg_477[1]),
        .I2(\min_val_reg_483_reg[7]_i_3_n_0 ),
        .O(min_val_fu_364_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \min_val_reg_483[2]_i_1 
       (.I0(reg_144[2]),
        .I1(select_ln44_reg_477[2]),
        .I2(\min_val_reg_483_reg[7]_i_3_n_0 ),
        .O(min_val_fu_364_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \min_val_reg_483[3]_i_1 
       (.I0(reg_144[3]),
        .I1(select_ln44_reg_477[3]),
        .I2(\min_val_reg_483_reg[7]_i_3_n_0 ),
        .O(min_val_fu_364_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \min_val_reg_483[4]_i_1 
       (.I0(reg_144[4]),
        .I1(select_ln44_reg_477[4]),
        .I2(\min_val_reg_483_reg[7]_i_3_n_0 ),
        .O(min_val_fu_364_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \min_val_reg_483[5]_i_1 
       (.I0(reg_144[5]),
        .I1(select_ln44_reg_477[5]),
        .I2(\min_val_reg_483_reg[7]_i_3_n_0 ),
        .O(min_val_fu_364_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \min_val_reg_483[6]_i_1 
       (.I0(reg_144[6]),
        .I1(select_ln44_reg_477[6]),
        .I2(\min_val_reg_483_reg[7]_i_3_n_0 ),
        .O(min_val_fu_364_p3[6]));
  LUT6 #(
    .INIT(64'hFD000000FD00FD00)) 
    \min_val_reg_483[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(gmem_ARREADY),
        .I2(\icmp_ln38_reg_425_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(gmem_RVALID),
        .I5(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter10));
  LUT4 #(
    .INIT(16'h9009)) 
    \min_val_reg_483[7]_i_10 
       (.I0(select_ln44_reg_477[2]),
        .I1(reg_144[2]),
        .I2(select_ln44_reg_477[3]),
        .I3(reg_144[3]),
        .O(\min_val_reg_483[7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \min_val_reg_483[7]_i_11 
       (.I0(select_ln44_reg_477[0]),
        .I1(reg_144[0]),
        .I2(select_ln44_reg_477[1]),
        .I3(reg_144[1]),
        .O(\min_val_reg_483[7]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \min_val_reg_483[7]_i_2 
       (.I0(reg_144[7]),
        .I1(select_ln44_reg_477[7]),
        .I2(\min_val_reg_483_reg[7]_i_3_n_0 ),
        .O(min_val_fu_364_p3[7]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \min_val_reg_483[7]_i_4 
       (.I0(select_ln44_reg_477[6]),
        .I1(reg_144[6]),
        .I2(reg_144[7]),
        .I3(select_ln44_reg_477[7]),
        .O(\min_val_reg_483[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \min_val_reg_483[7]_i_5 
       (.I0(select_ln44_reg_477[4]),
        .I1(reg_144[4]),
        .I2(reg_144[5]),
        .I3(select_ln44_reg_477[5]),
        .O(\min_val_reg_483[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \min_val_reg_483[7]_i_6 
       (.I0(select_ln44_reg_477[2]),
        .I1(reg_144[2]),
        .I2(reg_144[3]),
        .I3(select_ln44_reg_477[3]),
        .O(\min_val_reg_483[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \min_val_reg_483[7]_i_7 
       (.I0(select_ln44_reg_477[0]),
        .I1(reg_144[0]),
        .I2(reg_144[1]),
        .I3(select_ln44_reg_477[1]),
        .O(\min_val_reg_483[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \min_val_reg_483[7]_i_8 
       (.I0(select_ln44_reg_477[6]),
        .I1(reg_144[6]),
        .I2(select_ln44_reg_477[7]),
        .I3(reg_144[7]),
        .O(\min_val_reg_483[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \min_val_reg_483[7]_i_9 
       (.I0(select_ln44_reg_477[4]),
        .I1(reg_144[4]),
        .I2(select_ln44_reg_477[5]),
        .I3(reg_144[5]),
        .O(\min_val_reg_483[7]_i_9_n_0 ));
  FDRE \min_val_reg_483_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(min_val_fu_364_p3[0]),
        .Q(\min_val_reg_483_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \min_val_reg_483_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(min_val_fu_364_p3[1]),
        .Q(\min_val_reg_483_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \min_val_reg_483_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(min_val_fu_364_p3[2]),
        .Q(\min_val_reg_483_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \min_val_reg_483_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(min_val_fu_364_p3[3]),
        .Q(\min_val_reg_483_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \min_val_reg_483_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(min_val_fu_364_p3[4]),
        .Q(\min_val_reg_483_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \min_val_reg_483_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(min_val_fu_364_p3[5]),
        .Q(\min_val_reg_483_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \min_val_reg_483_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(min_val_fu_364_p3[6]),
        .Q(\min_val_reg_483_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \min_val_reg_483_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(min_val_fu_364_p3[7]),
        .Q(\min_val_reg_483_reg[7]_0 [7]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \min_val_reg_483_reg[7]_i_3 
       (.CI(1'b0),
        .CO({\min_val_reg_483_reg[7]_i_3_n_0 ,\min_val_reg_483_reg[7]_i_3_n_1 ,\min_val_reg_483_reg[7]_i_3_n_2 ,\min_val_reg_483_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\min_val_reg_483[7]_i_4_n_0 ,\min_val_reg_483[7]_i_5_n_0 ,\min_val_reg_483[7]_i_6_n_0 ,\min_val_reg_483[7]_i_7_n_0 }),
        .O(\NLW_min_val_reg_483_reg[7]_i_3_O_UNCONNECTED [3:0]),
        .S({\min_val_reg_483[7]_i_8_n_0 ,\min_val_reg_483[7]_i_9_n_0 ,\min_val_reg_483[7]_i_10_n_0 ,\min_val_reg_483[7]_i_11_n_0 }));
  LUT6 #(
    .INIT(64'hFBAA000000000000)) 
    \reg_144[7]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(gmem_ARREADY),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(gmem_RVALID),
        .I5(ap_enable_reg_pp0_iter3),
        .O(p_0_in));
  FDRE \reg_144_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [0]),
        .Q(reg_144[0]),
        .R(1'b0));
  FDRE \reg_144_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [1]),
        .Q(reg_144[1]),
        .R(1'b0));
  FDRE \reg_144_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [2]),
        .Q(reg_144[2]),
        .R(1'b0));
  FDRE \reg_144_reg[3] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [3]),
        .Q(reg_144[3]),
        .R(1'b0));
  FDRE \reg_144_reg[4] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [4]),
        .Q(reg_144[4]),
        .R(1'b0));
  FDRE \reg_144_reg[5] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [5]),
        .Q(reg_144[5]),
        .R(1'b0));
  FDRE \reg_144_reg[6] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [6]),
        .Q(reg_144[6]),
        .R(1'b0));
  FDRE \reg_144_reg[7] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(\gmem_addr_read_1_reg_465_reg[7]_0 [7]),
        .Q(reg_144[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \row2_fu_92[1]_i_1 
       (.I0(row2_fu_92[1]),
        .I1(\icmp_ln39_reg_434_reg_n_0_[0] ),
        .I2(add_ln382_fu_88_reg[1]),
        .O(tmp_5_fu_248_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row2_fu_92[2]_i_1 
       (.I0(add_ln382_fu_88_reg[2]),
        .I1(\icmp_ln39_reg_434_reg_n_0_[0] ),
        .I2(row2_fu_92[2]),
        .O(tmp_5_fu_248_p3[9]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row2_fu_92[3]_i_1 
       (.I0(add_ln382_fu_88_reg[3]),
        .I1(\icmp_ln39_reg_434_reg_n_0_[0] ),
        .I2(row2_fu_92[3]),
        .O(tmp_5_fu_248_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row2_fu_92[4]_i_1 
       (.I0(add_ln382_fu_88_reg[4]),
        .I1(\icmp_ln39_reg_434_reg_n_0_[0] ),
        .I2(row2_fu_92[4]),
        .O(tmp_5_fu_248_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row2_fu_92[5]_i_1 
       (.I0(add_ln382_fu_88_reg[5]),
        .I1(\icmp_ln39_reg_434_reg_n_0_[0] ),
        .I2(row2_fu_92[5]),
        .O(tmp_5_fu_248_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row2_fu_92[6]_i_1 
       (.I0(add_ln382_fu_88_reg[6]),
        .I1(\icmp_ln39_reg_434_reg_n_0_[0] ),
        .I2(row2_fu_92[6]),
        .O(tmp_5_fu_248_p3[13]));
  FDRE #(
    .INIT(1'b0)) 
    \row2_fu_92_reg[1] 
       (.C(ap_clk),
        .CE(indvar20_fu_840),
        .D(tmp_5_fu_248_p3[8]),
        .Q(row2_fu_92[1]),
        .R(col2_fu_800));
  FDRE #(
    .INIT(1'b0)) 
    \row2_fu_92_reg[2] 
       (.C(ap_clk),
        .CE(indvar20_fu_840),
        .D(tmp_5_fu_248_p3[9]),
        .Q(row2_fu_92[2]),
        .R(col2_fu_800));
  FDRE #(
    .INIT(1'b0)) 
    \row2_fu_92_reg[3] 
       (.C(ap_clk),
        .CE(indvar20_fu_840),
        .D(tmp_5_fu_248_p3[10]),
        .Q(row2_fu_92[3]),
        .R(col2_fu_800));
  FDRE #(
    .INIT(1'b0)) 
    \row2_fu_92_reg[4] 
       (.C(ap_clk),
        .CE(indvar20_fu_840),
        .D(tmp_5_fu_248_p3[11]),
        .Q(row2_fu_92[4]),
        .R(col2_fu_800));
  FDRE #(
    .INIT(1'b0)) 
    \row2_fu_92_reg[5] 
       (.C(ap_clk),
        .CE(indvar20_fu_840),
        .D(tmp_5_fu_248_p3[12]),
        .Q(row2_fu_92[5]),
        .R(col2_fu_800));
  FDRE #(
    .INIT(1'b0)) 
    \row2_fu_92_reg[6] 
       (.C(ap_clk),
        .CE(indvar20_fu_840),
        .D(tmp_5_fu_248_p3[13]),
        .Q(row2_fu_92[6]),
        .R(col2_fu_800));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln43_reg_471[0]_i_1 
       (.I0(gmem_addr_read_1_reg_465[0]),
        .I1(gmem_addr_read_reg_459[0]),
        .I2(\select_ln43_reg_471_reg[7]_i_2_n_0 ),
        .O(select_ln43_fu_341_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln43_reg_471[1]_i_1 
       (.I0(gmem_addr_read_1_reg_465[1]),
        .I1(gmem_addr_read_reg_459[1]),
        .I2(\select_ln43_reg_471_reg[7]_i_2_n_0 ),
        .O(select_ln43_fu_341_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln43_reg_471[2]_i_1 
       (.I0(gmem_addr_read_1_reg_465[2]),
        .I1(gmem_addr_read_reg_459[2]),
        .I2(\select_ln43_reg_471_reg[7]_i_2_n_0 ),
        .O(select_ln43_fu_341_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln43_reg_471[3]_i_1 
       (.I0(gmem_addr_read_1_reg_465[3]),
        .I1(gmem_addr_read_reg_459[3]),
        .I2(\select_ln43_reg_471_reg[7]_i_2_n_0 ),
        .O(select_ln43_fu_341_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln43_reg_471[4]_i_1 
       (.I0(gmem_addr_read_1_reg_465[4]),
        .I1(gmem_addr_read_reg_459[4]),
        .I2(\select_ln43_reg_471_reg[7]_i_2_n_0 ),
        .O(select_ln43_fu_341_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln43_reg_471[5]_i_1 
       (.I0(gmem_addr_read_1_reg_465[5]),
        .I1(gmem_addr_read_reg_459[5]),
        .I2(\select_ln43_reg_471_reg[7]_i_2_n_0 ),
        .O(select_ln43_fu_341_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln43_reg_471[6]_i_1 
       (.I0(gmem_addr_read_1_reg_465[6]),
        .I1(gmem_addr_read_reg_459[6]),
        .I2(\select_ln43_reg_471_reg[7]_i_2_n_0 ),
        .O(select_ln43_fu_341_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln43_reg_471[7]_i_1 
       (.I0(gmem_addr_read_1_reg_465[7]),
        .I1(gmem_addr_read_reg_459[7]),
        .I2(\select_ln43_reg_471_reg[7]_i_2_n_0 ),
        .O(select_ln43_fu_341_p3[7]));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln43_reg_471[7]_i_10 
       (.I0(gmem_addr_read_reg_459[0]),
        .I1(gmem_addr_read_1_reg_465[0]),
        .I2(gmem_addr_read_reg_459[1]),
        .I3(gmem_addr_read_1_reg_465[1]),
        .O(\select_ln43_reg_471[7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln43_reg_471[7]_i_3 
       (.I0(gmem_addr_read_reg_459[6]),
        .I1(gmem_addr_read_1_reg_465[6]),
        .I2(gmem_addr_read_1_reg_465[7]),
        .I3(gmem_addr_read_reg_459[7]),
        .O(\select_ln43_reg_471[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln43_reg_471[7]_i_4 
       (.I0(gmem_addr_read_reg_459[4]),
        .I1(gmem_addr_read_1_reg_465[4]),
        .I2(gmem_addr_read_1_reg_465[5]),
        .I3(gmem_addr_read_reg_459[5]),
        .O(\select_ln43_reg_471[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln43_reg_471[7]_i_5 
       (.I0(gmem_addr_read_reg_459[2]),
        .I1(gmem_addr_read_1_reg_465[2]),
        .I2(gmem_addr_read_1_reg_465[3]),
        .I3(gmem_addr_read_reg_459[3]),
        .O(\select_ln43_reg_471[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln43_reg_471[7]_i_6 
       (.I0(gmem_addr_read_reg_459[0]),
        .I1(gmem_addr_read_1_reg_465[0]),
        .I2(gmem_addr_read_1_reg_465[1]),
        .I3(gmem_addr_read_reg_459[1]),
        .O(\select_ln43_reg_471[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln43_reg_471[7]_i_7 
       (.I0(gmem_addr_read_reg_459[6]),
        .I1(gmem_addr_read_1_reg_465[6]),
        .I2(gmem_addr_read_reg_459[7]),
        .I3(gmem_addr_read_1_reg_465[7]),
        .O(\select_ln43_reg_471[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln43_reg_471[7]_i_8 
       (.I0(gmem_addr_read_reg_459[4]),
        .I1(gmem_addr_read_1_reg_465[4]),
        .I2(gmem_addr_read_reg_459[5]),
        .I3(gmem_addr_read_1_reg_465[5]),
        .O(\select_ln43_reg_471[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln43_reg_471[7]_i_9 
       (.I0(gmem_addr_read_reg_459[2]),
        .I1(gmem_addr_read_1_reg_465[2]),
        .I2(gmem_addr_read_reg_459[3]),
        .I3(gmem_addr_read_1_reg_465[3]),
        .O(\select_ln43_reg_471[7]_i_9_n_0 ));
  FDRE \select_ln43_reg_471_reg[0] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(select_ln43_fu_341_p3[0]),
        .Q(select_ln43_reg_471[0]),
        .R(1'b0));
  FDRE \select_ln43_reg_471_reg[1] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(select_ln43_fu_341_p3[1]),
        .Q(select_ln43_reg_471[1]),
        .R(1'b0));
  FDRE \select_ln43_reg_471_reg[2] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(select_ln43_fu_341_p3[2]),
        .Q(select_ln43_reg_471[2]),
        .R(1'b0));
  FDRE \select_ln43_reg_471_reg[3] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(select_ln43_fu_341_p3[3]),
        .Q(select_ln43_reg_471[3]),
        .R(1'b0));
  FDRE \select_ln43_reg_471_reg[4] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(select_ln43_fu_341_p3[4]),
        .Q(select_ln43_reg_471[4]),
        .R(1'b0));
  FDRE \select_ln43_reg_471_reg[5] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(select_ln43_fu_341_p3[5]),
        .Q(select_ln43_reg_471[5]),
        .R(1'b0));
  FDRE \select_ln43_reg_471_reg[6] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(select_ln43_fu_341_p3[6]),
        .Q(select_ln43_reg_471[6]),
        .R(1'b0));
  FDRE \select_ln43_reg_471_reg[7] 
       (.C(ap_clk),
        .CE(add_ln40_2_reg_4410),
        .D(select_ln43_fu_341_p3[7]),
        .Q(select_ln43_reg_471[7]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \select_ln43_reg_471_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\select_ln43_reg_471_reg[7]_i_2_n_0 ,\select_ln43_reg_471_reg[7]_i_2_n_1 ,\select_ln43_reg_471_reg[7]_i_2_n_2 ,\select_ln43_reg_471_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\select_ln43_reg_471[7]_i_3_n_0 ,\select_ln43_reg_471[7]_i_4_n_0 ,\select_ln43_reg_471[7]_i_5_n_0 ,\select_ln43_reg_471[7]_i_6_n_0 }),
        .O(\NLW_select_ln43_reg_471_reg[7]_i_2_O_UNCONNECTED [3:0]),
        .S({\select_ln43_reg_471[7]_i_7_n_0 ,\select_ln43_reg_471[7]_i_8_n_0 ,\select_ln43_reg_471[7]_i_9_n_0 ,\select_ln43_reg_471[7]_i_10_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln44_reg_477[0]_i_1 
       (.I0(reg_144[0]),
        .I1(select_ln43_reg_471[0]),
        .I2(\select_ln44_reg_477_reg[7]_i_2_n_0 ),
        .O(select_ln44_fu_352_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln44_reg_477[1]_i_1 
       (.I0(reg_144[1]),
        .I1(select_ln43_reg_471[1]),
        .I2(\select_ln44_reg_477_reg[7]_i_2_n_0 ),
        .O(select_ln44_fu_352_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln44_reg_477[2]_i_1 
       (.I0(reg_144[2]),
        .I1(select_ln43_reg_471[2]),
        .I2(\select_ln44_reg_477_reg[7]_i_2_n_0 ),
        .O(select_ln44_fu_352_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln44_reg_477[3]_i_1 
       (.I0(reg_144[3]),
        .I1(select_ln43_reg_471[3]),
        .I2(\select_ln44_reg_477_reg[7]_i_2_n_0 ),
        .O(select_ln44_fu_352_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln44_reg_477[4]_i_1 
       (.I0(reg_144[4]),
        .I1(select_ln43_reg_471[4]),
        .I2(\select_ln44_reg_477_reg[7]_i_2_n_0 ),
        .O(select_ln44_fu_352_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln44_reg_477[5]_i_1 
       (.I0(reg_144[5]),
        .I1(select_ln43_reg_471[5]),
        .I2(\select_ln44_reg_477_reg[7]_i_2_n_0 ),
        .O(select_ln44_fu_352_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln44_reg_477[6]_i_1 
       (.I0(reg_144[6]),
        .I1(select_ln43_reg_471[6]),
        .I2(\select_ln44_reg_477_reg[7]_i_2_n_0 ),
        .O(select_ln44_fu_352_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln44_reg_477[7]_i_1 
       (.I0(reg_144[7]),
        .I1(select_ln43_reg_471[7]),
        .I2(\select_ln44_reg_477_reg[7]_i_2_n_0 ),
        .O(select_ln44_fu_352_p3[7]));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln44_reg_477[7]_i_10 
       (.I0(select_ln43_reg_471[0]),
        .I1(reg_144[0]),
        .I2(select_ln43_reg_471[1]),
        .I3(reg_144[1]),
        .O(\select_ln44_reg_477[7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln44_reg_477[7]_i_3 
       (.I0(select_ln43_reg_471[6]),
        .I1(reg_144[6]),
        .I2(reg_144[7]),
        .I3(select_ln43_reg_471[7]),
        .O(\select_ln44_reg_477[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln44_reg_477[7]_i_4 
       (.I0(select_ln43_reg_471[4]),
        .I1(reg_144[4]),
        .I2(reg_144[5]),
        .I3(select_ln43_reg_471[5]),
        .O(\select_ln44_reg_477[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln44_reg_477[7]_i_5 
       (.I0(select_ln43_reg_471[2]),
        .I1(reg_144[2]),
        .I2(reg_144[3]),
        .I3(select_ln43_reg_471[3]),
        .O(\select_ln44_reg_477[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln44_reg_477[7]_i_6 
       (.I0(select_ln43_reg_471[0]),
        .I1(reg_144[0]),
        .I2(reg_144[1]),
        .I3(select_ln43_reg_471[1]),
        .O(\select_ln44_reg_477[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln44_reg_477[7]_i_7 
       (.I0(select_ln43_reg_471[6]),
        .I1(reg_144[6]),
        .I2(select_ln43_reg_471[7]),
        .I3(reg_144[7]),
        .O(\select_ln44_reg_477[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln44_reg_477[7]_i_8 
       (.I0(select_ln43_reg_471[4]),
        .I1(reg_144[4]),
        .I2(select_ln43_reg_471[5]),
        .I3(reg_144[5]),
        .O(\select_ln44_reg_477[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln44_reg_477[7]_i_9 
       (.I0(select_ln43_reg_471[2]),
        .I1(reg_144[2]),
        .I2(select_ln43_reg_471[3]),
        .I3(reg_144[3]),
        .O(\select_ln44_reg_477[7]_i_9_n_0 ));
  FDRE \select_ln44_reg_477_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(select_ln44_fu_352_p3[0]),
        .Q(select_ln44_reg_477[0]),
        .R(1'b0));
  FDRE \select_ln44_reg_477_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(select_ln44_fu_352_p3[1]),
        .Q(select_ln44_reg_477[1]),
        .R(1'b0));
  FDRE \select_ln44_reg_477_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(select_ln44_fu_352_p3[2]),
        .Q(select_ln44_reg_477[2]),
        .R(1'b0));
  FDRE \select_ln44_reg_477_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(select_ln44_fu_352_p3[3]),
        .Q(select_ln44_reg_477[3]),
        .R(1'b0));
  FDRE \select_ln44_reg_477_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(select_ln44_fu_352_p3[4]),
        .Q(select_ln44_reg_477[4]),
        .R(1'b0));
  FDRE \select_ln44_reg_477_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(select_ln44_fu_352_p3[5]),
        .Q(select_ln44_reg_477[5]),
        .R(1'b0));
  FDRE \select_ln44_reg_477_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(select_ln44_fu_352_p3[6]),
        .Q(select_ln44_reg_477[6]),
        .R(1'b0));
  FDRE \select_ln44_reg_477_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_1_reg_4530),
        .D(select_ln44_fu_352_p3[7]),
        .Q(select_ln44_reg_477[7]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \select_ln44_reg_477_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\select_ln44_reg_477_reg[7]_i_2_n_0 ,\select_ln44_reg_477_reg[7]_i_2_n_1 ,\select_ln44_reg_477_reg[7]_i_2_n_2 ,\select_ln44_reg_477_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\select_ln44_reg_477[7]_i_3_n_0 ,\select_ln44_reg_477[7]_i_4_n_0 ,\select_ln44_reg_477[7]_i_5_n_0 ,\select_ln44_reg_477[7]_i_6_n_0 }),
        .O(\NLW_select_ln44_reg_477_reg[7]_i_2_O_UNCONNECTED [3:0]),
        .S({\select_ln44_reg_477[7]_i_7_n_0 ,\select_ln44_reg_477[7]_i_8_n_0 ,\select_ln44_reg_477[7]_i_9_n_0 ,\select_ln44_reg_477[7]_i_10_n_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_flow_control_loop_pipe_sequential_init
   (\ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[0] ,
    indvar20_fu_84,
    SR,
    indvar_flatten8_fu_96,
    ap_enable_reg_pp0_iter3_reg,
    add_ln38_1_fu_181_p2,
    D,
    ap_enable_reg_pp0_iter3_reg_0,
    \indvar20_fu_84_reg[0] ,
    ap_rst,
    ap_clk,
    ap_rst_n,
    gmem_ARREADY,
    ap_loop_init_int_reg_0,
    \icmp_ln38_reg_425_reg[0] ,
    gmem_RVALID,
    Q,
    ap_loop_exit_ready_pp0_iter3_reg,
    \icmp_ln38_reg_425_reg[0]_0 ,
    gmem2_WREADY,
    \icmp_ln39_reg_434_reg[0] ,
    \indvar_flatten8_fu_96_reg[0] ,
    indvar_flatten8_fu_9611_out,
    \icmp_ln39_reg_434_reg[0]_0 ,
    \indvar20_fu_84_reg[0]_0 ,
    \indvar_flatten8_fu_96_reg[0]_0 ,
    gmem_addr_1_reg_4530,
    ap_enable_reg_pp0_iter0,
    \indvar_flatten8_fu_96_reg[0]_1 ,
    \indvar_flatten8_fu_96_reg[0]_2 ,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter0_reg,
    \indvar_flatten8_fu_96_reg[0]_3 ,
    \indvar_flatten8_fu_96_reg[4] ,
    \indvar_flatten8_fu_96_reg[4]_0 ,
    \indvar_flatten8_fu_96_reg[4]_1 ,
    \indvar_flatten8_fu_96_reg[4]_2 ,
    \indvar_flatten8_fu_96_reg[8] ,
    \indvar_flatten8_fu_96_reg[8]_0 ,
    \indvar_flatten8_fu_96_reg[8]_1 ,
    \indvar_flatten8_fu_96_reg[8]_2 ,
    \indvar_flatten8_fu_96_reg[12] ,
    \indvar_flatten8_fu_96_reg[12]_0 ,
    \indvar_flatten8_fu_96_reg[12]_1 ,
    \indvar_flatten8_fu_96_reg[12]_2 ,
    \ap_CS_fsm_reg[5] ,
    \indvar20_fu_84_reg[0]_1 ,
    E,
    indvar20_load_reg_429);
  output \ap_CS_fsm_reg[3] ;
  output \ap_CS_fsm_reg[0] ;
  output [0:0]indvar20_fu_84;
  output [0:0]SR;
  output indvar_flatten8_fu_96;
  output ap_enable_reg_pp0_iter3_reg;
  output [12:0]add_ln38_1_fu_181_p2;
  output [1:0]D;
  output ap_enable_reg_pp0_iter3_reg_0;
  output \indvar20_fu_84_reg[0] ;
  input ap_rst;
  input ap_clk;
  input ap_rst_n;
  input gmem_ARREADY;
  input ap_loop_init_int_reg_0;
  input \icmp_ln38_reg_425_reg[0] ;
  input gmem_RVALID;
  input [1:0]Q;
  input ap_loop_exit_ready_pp0_iter3_reg;
  input \icmp_ln38_reg_425_reg[0]_0 ;
  input gmem2_WREADY;
  input \icmp_ln39_reg_434_reg[0] ;
  input \indvar_flatten8_fu_96_reg[0] ;
  input indvar_flatten8_fu_9611_out;
  input \icmp_ln39_reg_434_reg[0]_0 ;
  input \indvar20_fu_84_reg[0]_0 ;
  input \indvar_flatten8_fu_96_reg[0]_0 ;
  input gmem_addr_1_reg_4530;
  input ap_enable_reg_pp0_iter0;
  input \indvar_flatten8_fu_96_reg[0]_1 ;
  input \indvar_flatten8_fu_96_reg[0]_2 ;
  input ap_enable_reg_pp0_iter2;
  input ap_enable_reg_pp0_iter0_reg;
  input \indvar_flatten8_fu_96_reg[0]_3 ;
  input \indvar_flatten8_fu_96_reg[4] ;
  input \indvar_flatten8_fu_96_reg[4]_0 ;
  input \indvar_flatten8_fu_96_reg[4]_1 ;
  input \indvar_flatten8_fu_96_reg[4]_2 ;
  input \indvar_flatten8_fu_96_reg[8] ;
  input \indvar_flatten8_fu_96_reg[8]_0 ;
  input \indvar_flatten8_fu_96_reg[8]_1 ;
  input \indvar_flatten8_fu_96_reg[8]_2 ;
  input \indvar_flatten8_fu_96_reg[12] ;
  input \indvar_flatten8_fu_96_reg[12]_0 ;
  input \indvar_flatten8_fu_96_reg[12]_1 ;
  input \indvar_flatten8_fu_96_reg[12]_2 ;
  input [1:0]\ap_CS_fsm_reg[5] ;
  input \indvar20_fu_84_reg[0]_1 ;
  input [0:0]E;
  input [0:0]indvar20_load_reg_429;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [12:0]add_ln38_1_fu_181_p2;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[3] ;
  wire [1:0]\ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_0;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3_reg;
  wire ap_enable_reg_pp0_iter3_reg_0;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_0;
  wire ap_loop_init_int_reg_0;
  wire ap_rst;
  wire ap_rst_n;
  wire [12:0]ap_sig_allocacmp_indvar_flatten8_load;
  wire gmem2_WREADY;
  wire gmem_ARREADY;
  wire gmem_RVALID;
  wire gmem_addr_1_reg_4530;
  wire \icmp_ln38_reg_425_reg[0] ;
  wire \icmp_ln38_reg_425_reg[0]_0 ;
  wire \icmp_ln39_reg_434[0]_i_3_n_0 ;
  wire \icmp_ln39_reg_434_reg[0] ;
  wire \icmp_ln39_reg_434_reg[0]_0 ;
  wire [0:0]indvar20_fu_84;
  wire \indvar20_fu_84_reg[0] ;
  wire \indvar20_fu_84_reg[0]_0 ;
  wire \indvar20_fu_84_reg[0]_1 ;
  wire [0:0]indvar20_load_reg_429;
  wire \indvar20_load_reg_429[6]_i_3_n_0 ;
  wire indvar_flatten8_fu_96;
  wire indvar_flatten8_fu_9611_out;
  wire \indvar_flatten8_fu_96_reg[0] ;
  wire \indvar_flatten8_fu_96_reg[0]_0 ;
  wire \indvar_flatten8_fu_96_reg[0]_1 ;
  wire \indvar_flatten8_fu_96_reg[0]_2 ;
  wire \indvar_flatten8_fu_96_reg[0]_3 ;
  wire \indvar_flatten8_fu_96_reg[12] ;
  wire \indvar_flatten8_fu_96_reg[12]_0 ;
  wire \indvar_flatten8_fu_96_reg[12]_1 ;
  wire \indvar_flatten8_fu_96_reg[12]_2 ;
  wire \indvar_flatten8_fu_96_reg[12]_i_2_n_1 ;
  wire \indvar_flatten8_fu_96_reg[12]_i_2_n_2 ;
  wire \indvar_flatten8_fu_96_reg[12]_i_2_n_3 ;
  wire \indvar_flatten8_fu_96_reg[4] ;
  wire \indvar_flatten8_fu_96_reg[4]_0 ;
  wire \indvar_flatten8_fu_96_reg[4]_1 ;
  wire \indvar_flatten8_fu_96_reg[4]_2 ;
  wire \indvar_flatten8_fu_96_reg[4]_i_1_n_0 ;
  wire \indvar_flatten8_fu_96_reg[4]_i_1_n_1 ;
  wire \indvar_flatten8_fu_96_reg[4]_i_1_n_2 ;
  wire \indvar_flatten8_fu_96_reg[4]_i_1_n_3 ;
  wire \indvar_flatten8_fu_96_reg[8] ;
  wire \indvar_flatten8_fu_96_reg[8]_0 ;
  wire \indvar_flatten8_fu_96_reg[8]_1 ;
  wire \indvar_flatten8_fu_96_reg[8]_2 ;
  wire \indvar_flatten8_fu_96_reg[8]_i_1_n_0 ;
  wire \indvar_flatten8_fu_96_reg[8]_i_1_n_1 ;
  wire \indvar_flatten8_fu_96_reg[8]_i_1_n_2 ;
  wire \indvar_flatten8_fu_96_reg[8]_i_1_n_3 ;
  wire [3:3]\NLW_indvar_flatten8_fu_96_reg[12]_i_2_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    \ap_CS_fsm[1]_i_3__0 
       (.I0(\icmp_ln38_reg_425_reg[0] ),
        .I1(gmem_RVALID),
        .I2(Q[0]),
        .O(ap_enable_reg_pp0_iter3_reg));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT5 #(
    .INIT(32'hFFFF4500)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_done_reg1),
        .I1(\indvar_flatten8_fu_96_reg[0]_0 ),
        .I2(ap_done_cache),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .I4(\ap_CS_fsm_reg[5] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_done_cache),
        .I1(\indvar_flatten8_fu_96_reg[0]_0 ),
        .I2(ap_done_reg1),
        .I3(\ap_CS_fsm_reg[5] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h00B0FFFF00B000B0)) 
    ap_done_cache_i_1__0
       (.I0(gmem2_WREADY),
        .I1(\icmp_ln38_reg_425_reg[0]_0 ),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(\indvar_flatten8_fu_96_reg[0]_0 ),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_0),
        .Q(ap_done_cache),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hFFFFFFFFD5D5D5DD)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(gmem_ARREADY),
        .I4(ap_loop_init_int_reg_0),
        .I5(ap_done_reg1),
        .O(ap_loop_init_int_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h757575FFFFFF75FF)) 
    ap_loop_init_int_i_2__0
       (.I0(Q[1]),
        .I1(gmem_RVALID),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(Q[0]),
        .I5(\indvar_flatten8_fu_96_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[3] ));
  LUT6 #(
    .INIT(64'hD000D0000000D000)) 
    ap_loop_init_int_i_3__0
       (.I0(\icmp_ln38_reg_425_reg[0] ),
        .I1(gmem_RVALID),
        .I2(Q[0]),
        .I3(ap_loop_exit_ready_pp0_iter3_reg),
        .I4(\icmp_ln38_reg_425_reg[0]_0 ),
        .I5(gmem2_WREADY),
        .O(ap_done_reg1));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000B0BB)) 
    \col2_fu_80[7]_i_1 
       (.I0(gmem2_WREADY),
        .I1(\icmp_ln38_reg_425_reg[0]_0 ),
        .I2(gmem_RVALID),
        .I3(\icmp_ln38_reg_425_reg[0] ),
        .I4(\indvar20_load_reg_429[6]_i_3_n_0 ),
        .O(SR));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    \icmp_ln39_reg_434[0]_i_1 
       (.I0(\icmp_ln39_reg_434_reg[0] ),
        .I1(\icmp_ln39_reg_434[0]_i_3_n_0 ),
        .I2(Q[0]),
        .I3(\indvar_flatten8_fu_96_reg[0] ),
        .I4(indvar_flatten8_fu_9611_out),
        .I5(\icmp_ln39_reg_434_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[0] ));
  LUT5 #(
    .INIT(32'h00454545)) 
    \icmp_ln39_reg_434[0]_i_3 
       (.I0(\indvar20_fu_84_reg[0]_0 ),
        .I1(gmem2_WREADY),
        .I2(\icmp_ln38_reg_425_reg[0]_0 ),
        .I3(\indvar_flatten8_fu_96_reg[0]_0 ),
        .I4(ap_loop_init_int),
        .O(\icmp_ln39_reg_434[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000CEFE)) 
    \indvar20_fu_84[0]_i_1 
       (.I0(\indvar20_fu_84_reg[0]_0 ),
        .I1(\indvar20_fu_84_reg[0]_1 ),
        .I2(E),
        .I3(indvar20_load_reg_429),
        .I4(SR),
        .O(\indvar20_fu_84_reg[0] ));
  LUT5 #(
    .INIT(32'hAEAAAAAA)) 
    \indvar20_fu_84[6]_i_1 
       (.I0(SR),
        .I1(gmem_addr_1_reg_4530),
        .I2(ap_loop_init_int_reg_0),
        .I3(\icmp_ln39_reg_434_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .O(indvar20_fu_84));
  LUT6 #(
    .INIT(64'h00000000D000D0D0)) 
    \indvar20_load_reg_429[6]_i_1 
       (.I0(\icmp_ln38_reg_425_reg[0] ),
        .I1(gmem_RVALID),
        .I2(Q[0]),
        .I3(gmem2_WREADY),
        .I4(\icmp_ln38_reg_425_reg[0]_0 ),
        .I5(\indvar20_load_reg_429[6]_i_3_n_0 ),
        .O(ap_enable_reg_pp0_iter3_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \indvar20_load_reg_429[6]_i_3 
       (.I0(\indvar_flatten8_fu_96_reg[0]_0 ),
        .I1(Q[0]),
        .I2(ap_loop_init_int),
        .O(\indvar20_load_reg_429[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \indvar_flatten8_fu_96[0]_i_1 
       (.I0(\indvar_flatten8_fu_96_reg[0]_3 ),
        .I1(ap_loop_init_int),
        .O(add_ln38_1_fu_181_p2[0]));
  LUT6 #(
    .INIT(64'hC080000000000000)) 
    \indvar_flatten8_fu_96[12]_i_1 
       (.I0(\indvar_flatten8_fu_96_reg[0]_1 ),
        .I1(\indvar_flatten8_fu_96_reg[0]_0 ),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .I4(\indvar_flatten8_fu_96_reg[0]_2 ),
        .I5(\indvar_flatten8_fu_96_reg[0] ),
        .O(indvar_flatten8_fu_96));
  LUT4 #(
    .INIT(16'h7F00)) 
    \indvar_flatten8_fu_96[12]_i_5 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(\indvar_flatten8_fu_96_reg[0]_0 ),
        .I3(\indvar_flatten8_fu_96_reg[12]_2 ),
        .O(ap_sig_allocacmp_indvar_flatten8_load[12]));
  LUT4 #(
    .INIT(16'h7F00)) 
    \indvar_flatten8_fu_96[12]_i_6 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(\indvar_flatten8_fu_96_reg[0]_0 ),
        .I3(\indvar_flatten8_fu_96_reg[12]_1 ),
        .O(ap_sig_allocacmp_indvar_flatten8_load[11]));
  LUT4 #(
    .INIT(16'h7F00)) 
    \indvar_flatten8_fu_96[12]_i_7 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(\indvar_flatten8_fu_96_reg[0]_0 ),
        .I3(\indvar_flatten8_fu_96_reg[12]_0 ),
        .O(ap_sig_allocacmp_indvar_flatten8_load[10]));
  LUT4 #(
    .INIT(16'h7F00)) 
    \indvar_flatten8_fu_96[12]_i_8 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(\indvar_flatten8_fu_96_reg[0]_0 ),
        .I3(\indvar_flatten8_fu_96_reg[12] ),
        .O(ap_sig_allocacmp_indvar_flatten8_load[9]));
  LUT4 #(
    .INIT(16'h7F00)) 
    \indvar_flatten8_fu_96[4]_i_2 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(\indvar_flatten8_fu_96_reg[0]_0 ),
        .I3(\indvar_flatten8_fu_96_reg[0]_3 ),
        .O(ap_sig_allocacmp_indvar_flatten8_load[0]));
  LUT4 #(
    .INIT(16'h7F00)) 
    \indvar_flatten8_fu_96[4]_i_3 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(\indvar_flatten8_fu_96_reg[0]_0 ),
        .I3(\indvar_flatten8_fu_96_reg[4]_2 ),
        .O(ap_sig_allocacmp_indvar_flatten8_load[4]));
  LUT4 #(
    .INIT(16'h7F00)) 
    \indvar_flatten8_fu_96[4]_i_4 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(\indvar_flatten8_fu_96_reg[0]_0 ),
        .I3(\indvar_flatten8_fu_96_reg[4]_1 ),
        .O(ap_sig_allocacmp_indvar_flatten8_load[3]));
  LUT4 #(
    .INIT(16'h7F00)) 
    \indvar_flatten8_fu_96[4]_i_5 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(\indvar_flatten8_fu_96_reg[0]_0 ),
        .I3(\indvar_flatten8_fu_96_reg[4]_0 ),
        .O(ap_sig_allocacmp_indvar_flatten8_load[2]));
  LUT4 #(
    .INIT(16'h7F00)) 
    \indvar_flatten8_fu_96[4]_i_6 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(\indvar_flatten8_fu_96_reg[0]_0 ),
        .I3(\indvar_flatten8_fu_96_reg[4] ),
        .O(ap_sig_allocacmp_indvar_flatten8_load[1]));
  LUT4 #(
    .INIT(16'h7F00)) 
    \indvar_flatten8_fu_96[8]_i_2 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(\indvar_flatten8_fu_96_reg[0]_0 ),
        .I3(\indvar_flatten8_fu_96_reg[8]_2 ),
        .O(ap_sig_allocacmp_indvar_flatten8_load[8]));
  LUT4 #(
    .INIT(16'h7F00)) 
    \indvar_flatten8_fu_96[8]_i_3 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(\indvar_flatten8_fu_96_reg[0]_0 ),
        .I3(\indvar_flatten8_fu_96_reg[8]_1 ),
        .O(ap_sig_allocacmp_indvar_flatten8_load[7]));
  LUT4 #(
    .INIT(16'h7F00)) 
    \indvar_flatten8_fu_96[8]_i_4 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(\indvar_flatten8_fu_96_reg[0]_0 ),
        .I3(\indvar_flatten8_fu_96_reg[8]_0 ),
        .O(ap_sig_allocacmp_indvar_flatten8_load[6]));
  LUT4 #(
    .INIT(16'h7F00)) 
    \indvar_flatten8_fu_96[8]_i_5 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(\indvar_flatten8_fu_96_reg[0]_0 ),
        .I3(\indvar_flatten8_fu_96_reg[8] ),
        .O(ap_sig_allocacmp_indvar_flatten8_load[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten8_fu_96_reg[12]_i_2 
       (.CI(\indvar_flatten8_fu_96_reg[8]_i_1_n_0 ),
        .CO({\NLW_indvar_flatten8_fu_96_reg[12]_i_2_CO_UNCONNECTED [3],\indvar_flatten8_fu_96_reg[12]_i_2_n_1 ,\indvar_flatten8_fu_96_reg[12]_i_2_n_2 ,\indvar_flatten8_fu_96_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln38_1_fu_181_p2[12:9]),
        .S(ap_sig_allocacmp_indvar_flatten8_load[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten8_fu_96_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten8_fu_96_reg[4]_i_1_n_0 ,\indvar_flatten8_fu_96_reg[4]_i_1_n_1 ,\indvar_flatten8_fu_96_reg[4]_i_1_n_2 ,\indvar_flatten8_fu_96_reg[4]_i_1_n_3 }),
        .CYINIT(ap_sig_allocacmp_indvar_flatten8_load[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln38_1_fu_181_p2[4:1]),
        .S(ap_sig_allocacmp_indvar_flatten8_load[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten8_fu_96_reg[8]_i_1 
       (.CI(\indvar_flatten8_fu_96_reg[4]_i_1_n_0 ),
        .CO({\indvar_flatten8_fu_96_reg[8]_i_1_n_0 ,\indvar_flatten8_fu_96_reg[8]_i_1_n_1 ,\indvar_flatten8_fu_96_reg[8]_i_1_n_2 ,\indvar_flatten8_fu_96_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln38_1_fu_181_p2[8:5]),
        .S(ap_sig_allocacmp_indvar_flatten8_load[8:5]));
endmodule

(* ORIG_REF_NAME = "Pooling_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_flow_control_loop_pipe_sequential_init_0
   (D,
    indvar_flatten_fu_9611_out,
    grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_ap_start_reg_reg,
    \indvar13_fu_84_reg[0] ,
    SR,
    add_ln23_1_fu_181_p2,
    indvar13_fu_84,
    \icmp_ln24_reg_434_reg[0] ,
    ap_enable_reg_pp0_iter0_reg_reg,
    indvar_flatten_fu_96,
    \icmp_ln23_reg_425_reg[0] ,
    ap_rst,
    ap_clk,
    \indvar_flatten_fu_96_reg[0] ,
    ap_loop_exit_ready_pp0_iter3_reg,
    Q,
    ap_loop_init_int_reg_0,
    \indvar13_fu_84_reg[0]_0 ,
    E,
    \indvar13_fu_84_reg[0]_1 ,
    indvar13_load_reg_429,
    ap_enable_reg_pp0_iter4,
    gmem1_WREADY,
    ap_enable_reg_pp0_iter3,
    gmem_RVALID,
    \icmp_ln24_reg_434_reg[0]_0 ,
    \icmp_ln24_reg_434_reg[0]_1 ,
    \icmp_ln24_reg_434_reg[0]_2 ,
    ap_rst_n,
    gmem_ARREADY,
    \icmp_ln23_reg_425_reg[0]_0 ,
    ap_enable_reg_pp0_iter0_reg,
    ap_enable_reg_pp0_iter2,
    \indvar_flatten_fu_96_reg[0]_0 ,
    \indvar_flatten_fu_96_reg[0]_1 ,
    \indvar_flatten_fu_96_reg[0]_2 ,
    \indvar_flatten_fu_96_reg[0]_3 ,
    \indvar_flatten_fu_96_reg[0]_4 ,
    \icmp_ln24_reg_434_reg[0]_3 ,
    \icmp_ln24_reg_434_reg[0]_4 ,
    \icmp_ln24_reg_434_reg[0]_5 ,
    \indvar_flatten_fu_96_reg[0]_5 ,
    \indvar_flatten_fu_96_reg[4] ,
    \indvar_flatten_fu_96_reg[4]_0 ,
    \indvar_flatten_fu_96_reg[8] ,
    \indvar_flatten_fu_96_reg[8]_0 ,
    \indvar_flatten_fu_96_reg[8]_1 ,
    \indvar_flatten_fu_96_reg[8]_2 ,
    \indvar_flatten_fu_96_reg[12] ,
    \indvar_flatten_fu_96_reg[12]_0 ,
    \indvar_flatten_fu_96_reg[12]_1 );
  output [1:0]D;
  output indvar_flatten_fu_9611_out;
  output grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_ap_start_reg_reg;
  output \indvar13_fu_84_reg[0] ;
  output [0:0]SR;
  output [12:0]add_ln23_1_fu_181_p2;
  output [0:0]indvar13_fu_84;
  output \icmp_ln24_reg_434_reg[0] ;
  output ap_enable_reg_pp0_iter0_reg_reg;
  output indvar_flatten_fu_96;
  output \icmp_ln23_reg_425_reg[0] ;
  input ap_rst;
  input ap_clk;
  input \indvar_flatten_fu_96_reg[0] ;
  input ap_loop_exit_ready_pp0_iter3_reg;
  input [1:0]Q;
  input [1:0]ap_loop_init_int_reg_0;
  input \indvar13_fu_84_reg[0]_0 ;
  input [0:0]E;
  input \indvar13_fu_84_reg[0]_1 ;
  input [0:0]indvar13_load_reg_429;
  input ap_enable_reg_pp0_iter4;
  input gmem1_WREADY;
  input ap_enable_reg_pp0_iter3;
  input gmem_RVALID;
  input \icmp_ln24_reg_434_reg[0]_0 ;
  input \icmp_ln24_reg_434_reg[0]_1 ;
  input \icmp_ln24_reg_434_reg[0]_2 ;
  input ap_rst_n;
  input gmem_ARREADY;
  input \icmp_ln23_reg_425_reg[0]_0 ;
  input ap_enable_reg_pp0_iter0_reg;
  input ap_enable_reg_pp0_iter2;
  input \indvar_flatten_fu_96_reg[0]_0 ;
  input \indvar_flatten_fu_96_reg[0]_1 ;
  input \indvar_flatten_fu_96_reg[0]_2 ;
  input \indvar_flatten_fu_96_reg[0]_3 ;
  input \indvar_flatten_fu_96_reg[0]_4 ;
  input \icmp_ln24_reg_434_reg[0]_3 ;
  input \icmp_ln24_reg_434_reg[0]_4 ;
  input \icmp_ln24_reg_434_reg[0]_5 ;
  input \indvar_flatten_fu_96_reg[0]_5 ;
  input \indvar_flatten_fu_96_reg[4] ;
  input \indvar_flatten_fu_96_reg[4]_0 ;
  input \indvar_flatten_fu_96_reg[8] ;
  input \indvar_flatten_fu_96_reg[8]_0 ;
  input \indvar_flatten_fu_96_reg[8]_1 ;
  input \indvar_flatten_fu_96_reg[8]_2 ;
  input \indvar_flatten_fu_96_reg[12] ;
  input \indvar_flatten_fu_96_reg[12]_0 ;
  input \indvar_flatten_fu_96_reg[12]_1 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [12:0]add_ln23_1_fu_181_p2;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_0;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_reg;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_0;
  wire [1:0]ap_loop_init_int_reg_0;
  wire ap_rst;
  wire ap_rst_n;
  wire [12:0]ap_sig_allocacmp_indvar_flatten_load;
  wire \col_fu_80[7]_i_4_n_0 ;
  wire gmem1_WREADY;
  wire gmem_ARREADY;
  wire gmem_RVALID;
  wire grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_ap_start_reg_reg;
  wire icmp_ln23_fu_175_p2;
  wire \icmp_ln23_reg_425_reg[0] ;
  wire \icmp_ln23_reg_425_reg[0]_0 ;
  wire \icmp_ln24_reg_434[0]_i_2_n_0 ;
  wire \icmp_ln24_reg_434_reg[0] ;
  wire \icmp_ln24_reg_434_reg[0]_0 ;
  wire \icmp_ln24_reg_434_reg[0]_1 ;
  wire \icmp_ln24_reg_434_reg[0]_2 ;
  wire \icmp_ln24_reg_434_reg[0]_3 ;
  wire \icmp_ln24_reg_434_reg[0]_4 ;
  wire \icmp_ln24_reg_434_reg[0]_5 ;
  wire [0:0]indvar13_fu_84;
  wire \indvar13_fu_84_reg[0] ;
  wire \indvar13_fu_84_reg[0]_0 ;
  wire \indvar13_fu_84_reg[0]_1 ;
  wire [0:0]indvar13_load_reg_429;
  wire indvar_flatten_fu_96;
  wire indvar_flatten_fu_9611_out;
  wire \indvar_flatten_fu_96_reg[0] ;
  wire \indvar_flatten_fu_96_reg[0]_0 ;
  wire \indvar_flatten_fu_96_reg[0]_1 ;
  wire \indvar_flatten_fu_96_reg[0]_2 ;
  wire \indvar_flatten_fu_96_reg[0]_3 ;
  wire \indvar_flatten_fu_96_reg[0]_4 ;
  wire \indvar_flatten_fu_96_reg[0]_5 ;
  wire \indvar_flatten_fu_96_reg[12] ;
  wire \indvar_flatten_fu_96_reg[12]_0 ;
  wire \indvar_flatten_fu_96_reg[12]_1 ;
  wire \indvar_flatten_fu_96_reg[12]_i_2_n_1 ;
  wire \indvar_flatten_fu_96_reg[12]_i_2_n_2 ;
  wire \indvar_flatten_fu_96_reg[12]_i_2_n_3 ;
  wire \indvar_flatten_fu_96_reg[4] ;
  wire \indvar_flatten_fu_96_reg[4]_0 ;
  wire \indvar_flatten_fu_96_reg[4]_i_1_n_0 ;
  wire \indvar_flatten_fu_96_reg[4]_i_1_n_1 ;
  wire \indvar_flatten_fu_96_reg[4]_i_1_n_2 ;
  wire \indvar_flatten_fu_96_reg[4]_i_1_n_3 ;
  wire \indvar_flatten_fu_96_reg[8] ;
  wire \indvar_flatten_fu_96_reg[8]_0 ;
  wire \indvar_flatten_fu_96_reg[8]_1 ;
  wire \indvar_flatten_fu_96_reg[8]_2 ;
  wire \indvar_flatten_fu_96_reg[8]_i_1_n_0 ;
  wire \indvar_flatten_fu_96_reg[8]_i_1_n_1 ;
  wire \indvar_flatten_fu_96_reg[8]_i_1_n_2 ;
  wire \indvar_flatten_fu_96_reg[8]_i_1_n_3 ;
  wire [3:3]\NLW_indvar_flatten_fu_96_reg[12]_i_2_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFF70770000)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(indvar_flatten_fu_9611_out),
        .I1(ap_loop_exit_ready_pp0_iter3_reg),
        .I2(\indvar_flatten_fu_96_reg[0] ),
        .I3(ap_done_cache),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT5 #(
    .INIT(32'hF2220000)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_done_cache),
        .I1(\indvar_flatten_fu_96_reg[0] ),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(indvar_flatten_fu_9611_out),
        .I4(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'hD5C0)) 
    ap_done_cache_i_1
       (.I0(\indvar_flatten_fu_96_reg[0] ),
        .I1(indvar_flatten_fu_9611_out),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_0),
        .Q(ap_done_cache),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hFBBBFBBBFBBBFBFB)) 
    ap_loop_init_int_i_1
       (.I0(ap_done_reg1),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(ap_enable_reg_pp0_iter0_reg_reg),
        .I4(gmem_ARREADY),
        .I5(\icmp_ln23_reg_425_reg[0]_0 ),
        .O(ap_loop_init_int_i_1_n_0));
  LUT6 #(
    .INIT(64'hA2000000A200A200)) 
    ap_loop_init_int_i_2
       (.I0(ap_loop_exit_ready_pp0_iter3_reg),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(gmem_RVALID),
        .I3(ap_loop_init_int_reg_0[0]),
        .I4(gmem1_WREADY),
        .I5(ap_enable_reg_pp0_iter4),
        .O(ap_done_reg1));
  LUT6 #(
    .INIT(64'h1D1DFF1DFFFFFFFF)) 
    ap_loop_init_int_i_3
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_loop_init_int_reg_0[0]),
        .I2(\indvar_flatten_fu_96_reg[0] ),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(gmem_RVALID),
        .I5(ap_loop_init_int_reg_0[1]),
        .O(ap_enable_reg_pp0_iter0_reg_reg));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA2A200A2)) 
    \col_fu_80[7]_i_1 
       (.I0(\col_fu_80[7]_i_4_n_0 ),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(gmem1_WREADY),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(gmem_RVALID),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \col_fu_80[7]_i_4 
       (.I0(ap_loop_init_int_reg_0[0]),
        .I1(ap_loop_init_int),
        .I2(\indvar_flatten_fu_96_reg[0] ),
        .O(\col_fu_80[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln23_reg_425[0]_i_1 
       (.I0(icmp_ln23_fu_175_p2),
        .I1(indvar_flatten_fu_9611_out),
        .I2(\icmp_ln23_reg_425_reg[0]_0 ),
        .O(\icmp_ln23_reg_425_reg[0] ));
  LUT6 #(
    .INIT(64'h00000300AAAAAAAA)) 
    \icmp_ln24_reg_434[0]_i_1 
       (.I0(\indvar13_fu_84_reg[0]_1 ),
        .I1(\icmp_ln24_reg_434_reg[0]_0 ),
        .I2(\icmp_ln24_reg_434_reg[0]_1 ),
        .I3(\icmp_ln24_reg_434_reg[0]_2 ),
        .I4(\icmp_ln24_reg_434[0]_i_2_n_0 ),
        .I5(indvar_flatten_fu_9611_out),
        .O(\icmp_ln24_reg_434_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \icmp_ln24_reg_434[0]_i_2 
       (.I0(ap_loop_init_int),
        .I1(\indvar_flatten_fu_96_reg[0] ),
        .I2(\icmp_ln24_reg_434_reg[0]_3 ),
        .I3(\icmp_ln24_reg_434_reg[0]_4 ),
        .I4(\icmp_ln24_reg_434_reg[0]_5 ),
        .I5(\indvar13_fu_84_reg[0]_0 ),
        .O(\icmp_ln24_reg_434[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT5 #(
    .INIT(32'h0000E2EE)) 
    \indvar13_fu_84[0]_i_1 
       (.I0(\indvar13_fu_84_reg[0]_0 ),
        .I1(E),
        .I2(\indvar13_fu_84_reg[0]_1 ),
        .I3(indvar13_load_reg_429),
        .I4(SR),
        .O(\indvar13_fu_84_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \indvar13_fu_84[6]_i_1 
       (.I0(SR),
        .I1(\indvar13_fu_84_reg[0]_1 ),
        .I2(E),
        .O(indvar13_fu_84));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \indvar13_load_reg_429[6]_i_1 
       (.I0(\indvar_flatten_fu_96_reg[0] ),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(indvar_flatten_fu_9611_out),
        .O(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_ap_start_reg_reg));
  LUT5 #(
    .INIT(32'hD000D0D0)) 
    \indvar13_load_reg_429[6]_i_2 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(gmem1_WREADY),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(gmem_RVALID),
        .I4(ap_enable_reg_pp0_iter3),
        .O(indvar_flatten_fu_9611_out));
  LUT3 #(
    .INIT(8'h8F)) 
    \indvar_flatten_fu_96[0]_i_1 
       (.I0(ap_loop_init_int_reg_0[0]),
        .I1(ap_loop_init_int),
        .I2(\indvar_flatten_fu_96_reg[0]_5 ),
        .O(add_ln23_1_fu_181_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \indvar_flatten_fu_96[12]_i_1 
       (.I0(indvar_flatten_fu_9611_out),
        .I1(\indvar_flatten_fu_96_reg[0] ),
        .I2(icmp_ln23_fu_175_p2),
        .O(indvar_flatten_fu_96));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \indvar_flatten_fu_96[12]_i_3 
       (.I0(\indvar_flatten_fu_96_reg[0]_0 ),
        .I1(\indvar_flatten_fu_96_reg[0]_1 ),
        .I2(\indvar_flatten_fu_96_reg[0]_2 ),
        .I3(\indvar_flatten_fu_96_reg[0]_3 ),
        .I4(\indvar_flatten_fu_96_reg[0]_4 ),
        .I5(\col_fu_80[7]_i_4_n_0 ),
        .O(icmp_ln23_fu_175_p2));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \indvar_flatten_fu_96[12]_i_4 
       (.I0(\indvar_flatten_fu_96_reg[12]_1 ),
        .I1(\indvar_flatten_fu_96_reg[0] ),
        .I2(ap_loop_init_int),
        .I3(ap_loop_init_int_reg_0[0]),
        .O(ap_sig_allocacmp_indvar_flatten_load[12]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \indvar_flatten_fu_96[12]_i_5 
       (.I0(\indvar_flatten_fu_96_reg[0]_2 ),
        .I1(\indvar_flatten_fu_96_reg[0] ),
        .I2(ap_loop_init_int),
        .I3(ap_loop_init_int_reg_0[0]),
        .O(ap_sig_allocacmp_indvar_flatten_load[11]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \indvar_flatten_fu_96[12]_i_6 
       (.I0(\indvar_flatten_fu_96_reg[12]_0 ),
        .I1(\indvar_flatten_fu_96_reg[0] ),
        .I2(ap_loop_init_int),
        .I3(ap_loop_init_int_reg_0[0]),
        .O(ap_sig_allocacmp_indvar_flatten_load[10]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \indvar_flatten_fu_96[12]_i_7 
       (.I0(\indvar_flatten_fu_96_reg[12] ),
        .I1(\indvar_flatten_fu_96_reg[0] ),
        .I2(ap_loop_init_int),
        .I3(ap_loop_init_int_reg_0[0]),
        .O(ap_sig_allocacmp_indvar_flatten_load[9]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \indvar_flatten_fu_96[4]_i_2 
       (.I0(\indvar_flatten_fu_96_reg[0]_5 ),
        .I1(\indvar_flatten_fu_96_reg[0] ),
        .I2(ap_loop_init_int),
        .I3(ap_loop_init_int_reg_0[0]),
        .O(ap_sig_allocacmp_indvar_flatten_load[0]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \indvar_flatten_fu_96[4]_i_3 
       (.I0(\indvar_flatten_fu_96_reg[0]_3 ),
        .I1(\indvar_flatten_fu_96_reg[0] ),
        .I2(ap_loop_init_int),
        .I3(ap_loop_init_int_reg_0[0]),
        .O(ap_sig_allocacmp_indvar_flatten_load[4]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \indvar_flatten_fu_96[4]_i_4 
       (.I0(\indvar_flatten_fu_96_reg[4]_0 ),
        .I1(\indvar_flatten_fu_96_reg[0] ),
        .I2(ap_loop_init_int),
        .I3(ap_loop_init_int_reg_0[0]),
        .O(ap_sig_allocacmp_indvar_flatten_load[3]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \indvar_flatten_fu_96[4]_i_5 
       (.I0(\indvar_flatten_fu_96_reg[4] ),
        .I1(\indvar_flatten_fu_96_reg[0] ),
        .I2(ap_loop_init_int),
        .I3(ap_loop_init_int_reg_0[0]),
        .O(ap_sig_allocacmp_indvar_flatten_load[2]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \indvar_flatten_fu_96[4]_i_6 
       (.I0(\indvar_flatten_fu_96_reg[0]_1 ),
        .I1(\indvar_flatten_fu_96_reg[0] ),
        .I2(ap_loop_init_int),
        .I3(ap_loop_init_int_reg_0[0]),
        .O(ap_sig_allocacmp_indvar_flatten_load[1]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \indvar_flatten_fu_96[8]_i_2 
       (.I0(\indvar_flatten_fu_96_reg[8]_2 ),
        .I1(\indvar_flatten_fu_96_reg[0] ),
        .I2(ap_loop_init_int),
        .I3(ap_loop_init_int_reg_0[0]),
        .O(ap_sig_allocacmp_indvar_flatten_load[8]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \indvar_flatten_fu_96[8]_i_3 
       (.I0(\indvar_flatten_fu_96_reg[8]_1 ),
        .I1(\indvar_flatten_fu_96_reg[0] ),
        .I2(ap_loop_init_int),
        .I3(ap_loop_init_int_reg_0[0]),
        .O(ap_sig_allocacmp_indvar_flatten_load[7]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \indvar_flatten_fu_96[8]_i_4 
       (.I0(\indvar_flatten_fu_96_reg[8]_0 ),
        .I1(\indvar_flatten_fu_96_reg[0] ),
        .I2(ap_loop_init_int),
        .I3(ap_loop_init_int_reg_0[0]),
        .O(ap_sig_allocacmp_indvar_flatten_load[6]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \indvar_flatten_fu_96[8]_i_5 
       (.I0(\indvar_flatten_fu_96_reg[8] ),
        .I1(\indvar_flatten_fu_96_reg[0] ),
        .I2(ap_loop_init_int),
        .I3(ap_loop_init_int_reg_0[0]),
        .O(ap_sig_allocacmp_indvar_flatten_load[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_96_reg[12]_i_2 
       (.CI(\indvar_flatten_fu_96_reg[8]_i_1_n_0 ),
        .CO({\NLW_indvar_flatten_fu_96_reg[12]_i_2_CO_UNCONNECTED [3],\indvar_flatten_fu_96_reg[12]_i_2_n_1 ,\indvar_flatten_fu_96_reg[12]_i_2_n_2 ,\indvar_flatten_fu_96_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln23_1_fu_181_p2[12:9]),
        .S(ap_sig_allocacmp_indvar_flatten_load[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_96_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten_fu_96_reg[4]_i_1_n_0 ,\indvar_flatten_fu_96_reg[4]_i_1_n_1 ,\indvar_flatten_fu_96_reg[4]_i_1_n_2 ,\indvar_flatten_fu_96_reg[4]_i_1_n_3 }),
        .CYINIT(ap_sig_allocacmp_indvar_flatten_load[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln23_1_fu_181_p2[4:1]),
        .S(ap_sig_allocacmp_indvar_flatten_load[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_96_reg[8]_i_1 
       (.CI(\indvar_flatten_fu_96_reg[4]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_96_reg[8]_i_1_n_0 ,\indvar_flatten_fu_96_reg[8]_i_1_n_1 ,\indvar_flatten_fu_96_reg[8]_i_1_n_2 ,\indvar_flatten_fu_96_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln23_1_fu_181_p2[8:5]),
        .S(ap_sig_allocacmp_indvar_flatten_load[8:5]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi
   (ap_rst,
    gmem1_WREADY,
    gmem1_BVALID,
    \ap_CS_fsm_reg[1] ,
    D,
    \ap_CS_fsm_reg[10] ,
    I_CH0_AWADDR,
    m_axi_gmem1_RREADY,
    m_axi_gmem1_AWVALID,
    m_axi_gmem1_AWLEN,
    m_axi_gmem1_AWADDR,
    m_axi_gmem1_WLAST,
    m_axi_gmem1_WSTRB,
    m_axi_gmem1_WDATA,
    s_ready_t_reg,
    m_axi_gmem1_WVALID,
    ap_clk,
    \fifo_depth_gt1_gen.mOutPtr_reg[0] ,
    ap_rst_n,
    gmem2_BVALID,
    Q,
    ap_start,
    \fifo_depth_gt1_gen.dout_reg[62] ,
    \fifo_depth_gt1_gen.dout_reg[62]_0 ,
    I_CH0_AWREADY,
    m_axi_gmem1_RVALID,
    m_axi_gmem1_AWREADY,
    we,
    mem_reg,
    m_axi_gmem1_BVALID,
    m_axi_gmem1_WREADY);
  output ap_rst;
  output gmem1_WREADY;
  output gmem1_BVALID;
  output \ap_CS_fsm_reg[1] ;
  output [2:0]D;
  output \ap_CS_fsm_reg[10] ;
  output [62:0]I_CH0_AWADDR;
  output m_axi_gmem1_RREADY;
  output m_axi_gmem1_AWVALID;
  output [3:0]m_axi_gmem1_AWLEN;
  output [59:0]m_axi_gmem1_AWADDR;
  output m_axi_gmem1_WLAST;
  output [15:0]m_axi_gmem1_WSTRB;
  output [127:0]m_axi_gmem1_WDATA;
  output s_ready_t_reg;
  output m_axi_gmem1_WVALID;
  input ap_clk;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0] ;
  input ap_rst_n;
  input gmem2_BVALID;
  input [3:0]Q;
  input ap_start;
  input [62:0]\fifo_depth_gt1_gen.dout_reg[62] ;
  input [62:0]\fifo_depth_gt1_gen.dout_reg[62]_0 ;
  input I_CH0_AWREADY;
  input m_axi_gmem1_RVALID;
  input m_axi_gmem1_AWREADY;
  input we;
  input [7:0]mem_reg;
  input m_axi_gmem1_BVALID;
  input m_axi_gmem1_WREADY;

  wire [63:1]AWADDR_Dummy;
  wire [17:12]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire [2:0]D;
  wire [62:0]I_CH0_AWADDR;
  wire I_CH0_AWREADY;
  wire [3:0]Q;
  wire [127:0]WDATA_Dummy;
  wire [15:0]WSTRB_Dummy;
  wire WVALID_Dummy;
  wire \ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire ap_start;
  wire \bus_wide_gen.data_buf11_out ;
  wire \bus_wide_gen.data_buf1_out ;
  wire \bus_wide_gen.data_buf3_out ;
  wire \bus_wide_gen.data_buf5_out ;
  wire \bus_wide_gen.data_buf7_out ;
  wire \bus_wide_gen.data_buf9_out ;
  wire \bus_wide_gen.first_pad ;
  wire \bus_wide_gen.last_pad ;
  wire \bus_wide_gen.ready_for_data ;
  wire bus_write_n_17;
  wire bus_write_n_7;
  wire bus_write_n_8;
  wire [62:0]\fifo_depth_gt1_gen.dout_reg[62] ;
  wire [62:0]\fifo_depth_gt1_gen.dout_reg[62]_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0] ;
  wire gmem1_BVALID;
  wire gmem1_WREADY;
  wire gmem2_BVALID;
  wire if_empty_n;
  wire if_full_n;
  wire last_resp;
  wire [59:0]m_axi_gmem1_AWADDR;
  wire [3:0]m_axi_gmem1_AWLEN;
  wire m_axi_gmem1_AWREADY;
  wire m_axi_gmem1_AWVALID;
  wire m_axi_gmem1_BVALID;
  wire m_axi_gmem1_RREADY;
  wire m_axi_gmem1_RVALID;
  wire [127:0]m_axi_gmem1_WDATA;
  wire m_axi_gmem1_WLAST;
  wire m_axi_gmem1_WREADY;
  wire [15:0]m_axi_gmem1_WSTRB;
  wire m_axi_gmem1_WVALID;
  wire [7:0]mem_reg;
  wire need_wrsp;
  wire out_TOP_WREADY;
  wire p_0_in0_in;
  wire p_0_in10_in;
  wire p_0_in2_in;
  wire p_0_in4_in;
  wire p_0_in6_in;
  wire p_0_in8_in;
  wire p_0_in__0;
  wire p_2_in;
  wire p_80_in;
  wire resp_valid;
  wire s_ready_t_reg;
  wire store_unit_n_6;
  wire ursp_ready;
  wire we;
  wire \wreq_burst_conv/rs_req/load_p2 ;
  wire wrsp_type;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_read bus_read
       (.SR(ap_rst),
        .ap_clk(ap_clk),
        .m_axi_gmem1_RREADY(m_axi_gmem1_RREADY),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_write bus_write
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D({p_0_in0_in,p_0_in2_in,p_0_in4_in,p_0_in6_in,p_0_in8_in,p_0_in10_in}),
        .E(bus_write_n_8),
        .Q(resp_valid),
        .SR(ap_rst),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg_0(bus_write_n_7),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.data_buf1_out ),
        .\bus_wide_gen.data_valid_reg_0 (\bus_wide_gen.data_buf3_out ),
        .\bus_wide_gen.data_valid_reg_1 (\bus_wide_gen.data_buf5_out ),
        .\bus_wide_gen.data_valid_reg_2 (\bus_wide_gen.data_buf7_out ),
        .\bus_wide_gen.data_valid_reg_3 (\bus_wide_gen.data_buf9_out ),
        .\bus_wide_gen.data_valid_reg_4 (\bus_wide_gen.data_buf11_out ),
        .\bus_wide_gen.first_pad (\bus_wide_gen.first_pad ),
        .\bus_wide_gen.last_pad (\bus_wide_gen.last_pad ),
        .\bus_wide_gen.ready_for_data (\bus_wide_gen.ready_for_data ),
        .\data_buf_reg[127]_0 (WDATA_Dummy),
        .\data_p1_reg[67] ({m_axi_gmem1_AWLEN,m_axi_gmem1_AWADDR}),
        .\data_p2_reg[63] (AWADDR_Dummy),
        .\data_p2_reg[81] ({AWLEN_Dummy[17],AWLEN_Dummy[12]}),
        .\data_p2_reg[81]_0 (\wreq_burst_conv/rs_req/load_p2 ),
        .\fifo_depth_gt1_gen.dout_reg[144] ({m_axi_gmem1_WLAST,m_axi_gmem1_WSTRB,m_axi_gmem1_WDATA}),
        .\fifo_depth_gt1_gen.full_n_reg (bus_write_n_17),
        .if_empty_n(if_empty_n),
        .if_full_n(if_full_n),
        .last_resp(last_resp),
        .m_axi_gmem1_AWREADY(m_axi_gmem1_AWREADY),
        .m_axi_gmem1_AWVALID(m_axi_gmem1_AWVALID),
        .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID),
        .m_axi_gmem1_WREADY(m_axi_gmem1_WREADY),
        .m_axi_gmem1_WVALID(m_axi_gmem1_WVALID),
        .need_wrsp(need_wrsp),
        .out_TOP_WREADY(out_TOP_WREADY),
        .p_0_in__0(p_0_in__0),
        .p_2_in(p_2_in),
        .p_80_in(p_80_in),
        .s_ready_t_reg(s_ready_t_reg),
        .s_ready_t_reg_0(store_unit_n_6),
        .\strb_buf_reg[15]_0 (WSTRB_Dummy),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_store store_unit
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D({p_0_in0_in,p_0_in2_in,p_0_in4_in,p_0_in6_in,p_0_in8_in,p_0_in10_in}),
        .E(\bus_wide_gen.data_buf11_out ),
        .I_CH0_AWADDR(I_CH0_AWADDR),
        .I_CH0_AWREADY(I_CH0_AWREADY),
        .Q(resp_valid),
        .SR(ap_rst),
        .WVALID_Dummy(WVALID_Dummy),
        .\ap_CS_fsm_reg[10] (D),
        .\ap_CS_fsm_reg[10]_0 (\ap_CS_fsm_reg[10] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .\bus_wide_gen.data_gen[2].data_buf_reg[47]_0 (\bus_wide_gen.data_buf9_out ),
        .\bus_wide_gen.data_gen[3].data_buf_reg[63]_0 (\bus_wide_gen.data_buf7_out ),
        .\bus_wide_gen.data_gen[4].data_buf_reg[79]_0 (\bus_wide_gen.data_buf5_out ),
        .\bus_wide_gen.data_gen[5].data_buf_reg[95]_0 (\bus_wide_gen.data_buf3_out ),
        .\bus_wide_gen.data_gen[6].data_buf_reg[111]_0 (\bus_wide_gen.data_buf1_out ),
        .\bus_wide_gen.data_gen[7].data_buf_reg[112]_0 (bus_write_n_8),
        .\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 (WDATA_Dummy),
        .\bus_wide_gen.data_gen[7].strb_buf_reg[15]_0 (WSTRB_Dummy),
        .\bus_wide_gen.data_valid_reg_0 (bus_write_n_17),
        .\bus_wide_gen.first_pad (\bus_wide_gen.first_pad ),
        .\bus_wide_gen.first_pad_reg_0 (bus_write_n_7),
        .\bus_wide_gen.last_pad (\bus_wide_gen.last_pad ),
        .\bus_wide_gen.ready_for_data (\bus_wide_gen.ready_for_data ),
        .dout_vld_reg(gmem1_BVALID),
        .dout_vld_reg_0(Q),
        .\fifo_depth_gt1_gen.dout_reg[62] (\fifo_depth_gt1_gen.dout_reg[62] ),
        .\fifo_depth_gt1_gen.dout_reg[62]_0 (\fifo_depth_gt1_gen.dout_reg[62]_0 ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0] (\fifo_depth_gt1_gen.mOutPtr_reg[0] ),
        .gmem1_WREADY(gmem1_WREADY),
        .gmem2_BVALID(gmem2_BVALID),
        .if_empty_n(if_empty_n),
        .if_full_n(if_full_n),
        .in(\ap_CS_fsm_reg[1] ),
        .last_resp(last_resp),
        .mem_reg(mem_reg),
        .need_wrsp(need_wrsp),
        .out_TOP_WREADY(out_TOP_WREADY),
        .p_0_in__0(p_0_in__0),
        .p_2_in(p_2_in),
        .p_80_in(p_80_in),
        .\tmp_addr_reg[63]_0 (AWADDR_Dummy),
        .\tmp_len_reg[17]_0 ({AWLEN_Dummy[17],AWLEN_Dummy[12]}),
        .tmp_valid_reg_0(store_unit_n_6),
        .tmp_valid_reg_1(\wreq_burst_conv/rs_req/load_p2 ),
        .ursp_ready(ursp_ready),
        .we(we),
        .wrsp_type(wrsp_type));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_burst_converter
   (SR,
    in,
    ost_ctrl_valid,
    s_ready_t_reg,
    AWVALID_Dummy,
    \could_multi_bursts.sect_handling_reg_0 ,
    pop__1,
    sel,
    ost_ctrl_info,
    \sect_len_buf_reg[3]_0 ,
    ap_clk,
    ap_rst_n,
    if_full_n,
    s_ready_t_reg_0,
    AWREADY_Dummy_1,
    if_full_n_0,
    ost_resp_ready,
    re,
    D,
    \data_p2_reg[81] );
  output [0:0]SR;
  output [63:0]in;
  output ost_ctrl_valid;
  output s_ready_t_reg;
  output AWVALID_Dummy;
  output \could_multi_bursts.sect_handling_reg_0 ;
  output pop__1;
  output sel;
  output ost_ctrl_info;
  output [3:0]\sect_len_buf_reg[3]_0 ;
  input ap_clk;
  input ap_rst_n;
  input if_full_n;
  input s_ready_t_reg_0;
  input AWREADY_Dummy_1;
  input if_full_n_0;
  input ost_resp_ready;
  input re;
  input [64:0]D;
  input [0:0]\data_p2_reg[81] ;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy;
  wire [64:0]D;
  wire [19:0]SHIFT_RIGHT;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [7:0]beat_len;
  wire \could_multi_bursts.addr_buf[12]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[12]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[12]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[12]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[16]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[16]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[16]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[16]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[20]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[20]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[20]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[20]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[24]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[24]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[24]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[24]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[28]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[28]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[28]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[28]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[32]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[32]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[32]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[32]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[36]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[36]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[36]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[36]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[40]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[40]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[40]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[40]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[44]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[44]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[44]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[44]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[48]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[48]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[48]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[48]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[4]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[4]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[4]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[4]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[4]_i_6_n_0 ;
  wire \could_multi_bursts.addr_buf[4]_i_7_n_0 ;
  wire \could_multi_bursts.addr_buf[4]_i_8_n_0 ;
  wire \could_multi_bursts.addr_buf[4]_i_9_n_0 ;
  wire \could_multi_bursts.addr_buf[52]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[52]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[52]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[52]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[56]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[56]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[56]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[56]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[60]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[60]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[60]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[60]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[8]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[8]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[8]_i_6_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[12]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[12]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[12]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[12]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[12]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[12]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[12]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[12]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[16]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[16]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[16]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[16]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[16]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[16]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[16]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[16]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[20]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[20]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[20]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[20]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[20]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[20]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[20]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[20]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[24]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[24]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[24]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[24]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[24]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[24]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[24]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[24]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[28]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[28]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[28]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[28]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[28]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[28]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[28]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[28]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[32]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[32]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[32]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[32]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[32]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[32]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[32]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[32]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[36]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[36]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[36]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[36]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[36]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[36]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[36]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[36]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[40]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[40]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[40]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[40]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[40]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[40]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[40]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[40]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[44]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[44]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[44]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[44]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[44]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[44]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[44]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[44]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[48]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[48]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[48]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[48]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[48]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[48]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[48]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[48]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[4]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[4]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[4]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[4]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[4]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[4]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[4]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[4]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[52]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[52]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[52]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[52]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[52]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[52]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[52]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[52]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[56]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[56]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[56]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[56]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[56]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[56]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[56]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[56]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[60]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[60]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[60]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[60]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[60]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[60]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[60]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[8]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[8]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[8]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[8]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[8]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[8]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[8]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[8]_i_1_n_7 ;
  wire [8:4]\could_multi_bursts.addr_step ;
  wire \could_multi_bursts.addr_step[4]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_step[5]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_step[6]_i_1_n_0 ;
  wire \could_multi_bursts.addr_step[7]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_step[8]_i_2_n_0 ;
  wire \could_multi_bursts.burst_valid_i_1_n_0 ;
  wire \could_multi_bursts.first_loop ;
  wire \could_multi_bursts.last_loop ;
  wire \could_multi_bursts.last_loop_i_1__0_n_0 ;
  wire \could_multi_bursts.last_loop_i_2__0_n_0 ;
  wire \could_multi_bursts.last_loop_reg_n_0 ;
  wire \could_multi_bursts.loop_cnt[0]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[1]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[2]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[3]_i_2__0_n_0 ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[0] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[1] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[2] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[3] ;
  wire \could_multi_bursts.sect_handling_i_1__0_n_0 ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire [0:0]\data_p2_reg[81] ;
  wire [7:0]end_from_4k;
  wire first_sect;
  wire first_sect_reg_n_0;
  wire if_full_n;
  wire if_full_n_0;
  wire [63:0]in;
  wire last_sect_buf;
  wire last_sect_i_10__0_n_0;
  wire last_sect_i_11__0_n_0;
  wire last_sect_i_12__0_n_0;
  wire last_sect_i_13_n_0;
  wire last_sect_i_2__0_n_0;
  wire last_sect_i_3__0_n_0;
  wire last_sect_i_4__0_n_0;
  wire last_sect_i_5__0_n_0;
  wire last_sect_i_6__0_n_0;
  wire last_sect_i_7__0_n_0;
  wire last_sect_i_8__0_n_0;
  wire last_sect_i_9__0_n_0;
  wire last_sect_reg_n_0;
  wire last_sect_tmp;
  wire next_req;
  wire ost_ctrl_info;
  wire ost_ctrl_valid;
  wire ost_resp_ready;
  wire [3:0]p_0_in;
  wire p_16_in;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__0_n_4;
  wire plusOp_carry__0_n_5;
  wire plusOp_carry__0_n_6;
  wire plusOp_carry__0_n_7;
  wire plusOp_carry__10_n_0;
  wire plusOp_carry__10_n_1;
  wire plusOp_carry__10_n_2;
  wire plusOp_carry__10_n_3;
  wire plusOp_carry__10_n_4;
  wire plusOp_carry__10_n_5;
  wire plusOp_carry__10_n_6;
  wire plusOp_carry__10_n_7;
  wire plusOp_carry__11_n_2;
  wire plusOp_carry__11_n_3;
  wire plusOp_carry__11_n_5;
  wire plusOp_carry__11_n_6;
  wire plusOp_carry__11_n_7;
  wire plusOp_carry__1_n_0;
  wire plusOp_carry__1_n_1;
  wire plusOp_carry__1_n_2;
  wire plusOp_carry__1_n_3;
  wire plusOp_carry__1_n_4;
  wire plusOp_carry__1_n_5;
  wire plusOp_carry__1_n_6;
  wire plusOp_carry__1_n_7;
  wire plusOp_carry__2_n_0;
  wire plusOp_carry__2_n_1;
  wire plusOp_carry__2_n_2;
  wire plusOp_carry__2_n_3;
  wire plusOp_carry__2_n_4;
  wire plusOp_carry__2_n_5;
  wire plusOp_carry__2_n_6;
  wire plusOp_carry__2_n_7;
  wire plusOp_carry__3_n_0;
  wire plusOp_carry__3_n_1;
  wire plusOp_carry__3_n_2;
  wire plusOp_carry__3_n_3;
  wire plusOp_carry__3_n_4;
  wire plusOp_carry__3_n_5;
  wire plusOp_carry__3_n_6;
  wire plusOp_carry__3_n_7;
  wire plusOp_carry__4_n_0;
  wire plusOp_carry__4_n_1;
  wire plusOp_carry__4_n_2;
  wire plusOp_carry__4_n_3;
  wire plusOp_carry__4_n_4;
  wire plusOp_carry__4_n_5;
  wire plusOp_carry__4_n_6;
  wire plusOp_carry__4_n_7;
  wire plusOp_carry__5_n_0;
  wire plusOp_carry__5_n_1;
  wire plusOp_carry__5_n_2;
  wire plusOp_carry__5_n_3;
  wire plusOp_carry__5_n_4;
  wire plusOp_carry__5_n_5;
  wire plusOp_carry__5_n_6;
  wire plusOp_carry__5_n_7;
  wire plusOp_carry__6_n_0;
  wire plusOp_carry__6_n_1;
  wire plusOp_carry__6_n_2;
  wire plusOp_carry__6_n_3;
  wire plusOp_carry__6_n_4;
  wire plusOp_carry__6_n_5;
  wire plusOp_carry__6_n_6;
  wire plusOp_carry__6_n_7;
  wire plusOp_carry__7_n_0;
  wire plusOp_carry__7_n_1;
  wire plusOp_carry__7_n_2;
  wire plusOp_carry__7_n_3;
  wire plusOp_carry__7_n_4;
  wire plusOp_carry__7_n_5;
  wire plusOp_carry__7_n_6;
  wire plusOp_carry__7_n_7;
  wire plusOp_carry__8_n_0;
  wire plusOp_carry__8_n_1;
  wire plusOp_carry__8_n_2;
  wire plusOp_carry__8_n_3;
  wire plusOp_carry__8_n_4;
  wire plusOp_carry__8_n_5;
  wire plusOp_carry__8_n_6;
  wire plusOp_carry__8_n_7;
  wire plusOp_carry__9_n_0;
  wire plusOp_carry__9_n_1;
  wire plusOp_carry__9_n_2;
  wire plusOp_carry__9_n_3;
  wire plusOp_carry__9_n_4;
  wire plusOp_carry__9_n_5;
  wire plusOp_carry__9_n_6;
  wire plusOp_carry__9_n_7;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire plusOp_carry_n_4;
  wire plusOp_carry_n_5;
  wire plusOp_carry_n_6;
  wire plusOp_carry_n_7;
  wire pop__1;
  wire re;
  wire req_handling_reg_n_0;
  wire rs_req_n_10;
  wire rs_req_n_100;
  wire rs_req_n_101;
  wire rs_req_n_102;
  wire rs_req_n_103;
  wire rs_req_n_104;
  wire rs_req_n_105;
  wire rs_req_n_106;
  wire rs_req_n_107;
  wire rs_req_n_108;
  wire rs_req_n_109;
  wire rs_req_n_11;
  wire rs_req_n_110;
  wire rs_req_n_111;
  wire rs_req_n_112;
  wire rs_req_n_113;
  wire rs_req_n_116;
  wire rs_req_n_118;
  wire rs_req_n_12;
  wire rs_req_n_13;
  wire rs_req_n_14;
  wire rs_req_n_141;
  wire rs_req_n_142;
  wire rs_req_n_143;
  wire rs_req_n_144;
  wire rs_req_n_145;
  wire rs_req_n_146;
  wire rs_req_n_147;
  wire rs_req_n_148;
  wire rs_req_n_149;
  wire rs_req_n_15;
  wire rs_req_n_150;
  wire rs_req_n_151;
  wire rs_req_n_152;
  wire rs_req_n_153;
  wire rs_req_n_154;
  wire rs_req_n_155;
  wire rs_req_n_156;
  wire rs_req_n_16;
  wire rs_req_n_17;
  wire rs_req_n_18;
  wire rs_req_n_19;
  wire rs_req_n_2;
  wire rs_req_n_20;
  wire rs_req_n_21;
  wire rs_req_n_22;
  wire rs_req_n_23;
  wire rs_req_n_24;
  wire rs_req_n_25;
  wire rs_req_n_26;
  wire rs_req_n_27;
  wire rs_req_n_28;
  wire rs_req_n_29;
  wire rs_req_n_3;
  wire rs_req_n_30;
  wire rs_req_n_31;
  wire rs_req_n_32;
  wire rs_req_n_33;
  wire rs_req_n_34;
  wire rs_req_n_35;
  wire rs_req_n_36;
  wire rs_req_n_37;
  wire rs_req_n_38;
  wire rs_req_n_39;
  wire rs_req_n_4;
  wire rs_req_n_40;
  wire rs_req_n_41;
  wire rs_req_n_42;
  wire rs_req_n_43;
  wire rs_req_n_44;
  wire rs_req_n_45;
  wire rs_req_n_46;
  wire rs_req_n_47;
  wire rs_req_n_48;
  wire rs_req_n_49;
  wire rs_req_n_5;
  wire rs_req_n_50;
  wire rs_req_n_51;
  wire rs_req_n_52;
  wire rs_req_n_53;
  wire rs_req_n_54;
  wire rs_req_n_55;
  wire rs_req_n_56;
  wire rs_req_n_57;
  wire rs_req_n_58;
  wire rs_req_n_59;
  wire rs_req_n_6;
  wire rs_req_n_60;
  wire rs_req_n_61;
  wire rs_req_n_62;
  wire rs_req_n_63;
  wire rs_req_n_64;
  wire rs_req_n_65;
  wire rs_req_n_66;
  wire rs_req_n_67;
  wire rs_req_n_68;
  wire rs_req_n_69;
  wire rs_req_n_7;
  wire rs_req_n_70;
  wire rs_req_n_71;
  wire rs_req_n_72;
  wire rs_req_n_73;
  wire rs_req_n_74;
  wire rs_req_n_75;
  wire rs_req_n_76;
  wire rs_req_n_77;
  wire rs_req_n_78;
  wire rs_req_n_79;
  wire rs_req_n_8;
  wire rs_req_n_80;
  wire rs_req_n_81;
  wire rs_req_n_82;
  wire rs_req_n_83;
  wire rs_req_n_84;
  wire rs_req_n_85;
  wire rs_req_n_86;
  wire rs_req_n_87;
  wire rs_req_n_88;
  wire rs_req_n_89;
  wire rs_req_n_9;
  wire rs_req_n_90;
  wire rs_req_n_91;
  wire rs_req_n_92;
  wire rs_req_n_93;
  wire rs_req_n_94;
  wire rs_req_n_95;
  wire rs_req_n_96;
  wire rs_req_n_97;
  wire rs_req_n_98;
  wire rs_req_n_99;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire [63:4]sect_addr;
  wire [63:4]sect_addr_buf;
  wire \sect_addr_buf[11]_i_1__0_n_0 ;
  wire [51:0]sect_cnt;
  wire \sect_len_buf[0]_i_1__0_n_0 ;
  wire \sect_len_buf[1]_i_1__0_n_0 ;
  wire \sect_len_buf[2]_i_1__0_n_0 ;
  wire \sect_len_buf[3]_i_2__0_n_0 ;
  wire [3:0]\sect_len_buf_reg[3]_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire [19:0]sect_total;
  wire \sect_total_buf[0]_i_2__0_n_0 ;
  wire \sect_total_buf[0]_i_3__0_n_0 ;
  wire \sect_total_buf[0]_i_4__0_n_0 ;
  wire \sect_total_buf[0]_i_5__0_n_0 ;
  wire \sect_total_buf[12]_i_2__0_n_0 ;
  wire \sect_total_buf[12]_i_3__0_n_0 ;
  wire \sect_total_buf[12]_i_4__0_n_0 ;
  wire \sect_total_buf[12]_i_5__0_n_0 ;
  wire \sect_total_buf[16]_i_2__0_n_0 ;
  wire \sect_total_buf[16]_i_3__0_n_0 ;
  wire \sect_total_buf[16]_i_4__0_n_0 ;
  wire \sect_total_buf[16]_i_5__0_n_0 ;
  wire \sect_total_buf[4]_i_2__0_n_0 ;
  wire \sect_total_buf[4]_i_3__0_n_0 ;
  wire \sect_total_buf[4]_i_4__0_n_0 ;
  wire \sect_total_buf[4]_i_5__0_n_0 ;
  wire \sect_total_buf[8]_i_2__0_n_0 ;
  wire \sect_total_buf[8]_i_3__0_n_0 ;
  wire \sect_total_buf[8]_i_4__0_n_0 ;
  wire \sect_total_buf[8]_i_5__0_n_0 ;
  wire [19:0]sect_total_buf_reg;
  wire \sect_total_buf_reg[0]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_7 ;
  wire sel;
  wire single_sect__18;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[32] ;
  wire \start_addr_reg_n_0_[33] ;
  wire \start_addr_reg_n_0_[34] ;
  wire \start_addr_reg_n_0_[35] ;
  wire \start_addr_reg_n_0_[36] ;
  wire \start_addr_reg_n_0_[37] ;
  wire \start_addr_reg_n_0_[38] ;
  wire \start_addr_reg_n_0_[39] ;
  wire \start_addr_reg_n_0_[40] ;
  wire \start_addr_reg_n_0_[41] ;
  wire \start_addr_reg_n_0_[42] ;
  wire \start_addr_reg_n_0_[43] ;
  wire \start_addr_reg_n_0_[44] ;
  wire \start_addr_reg_n_0_[45] ;
  wire \start_addr_reg_n_0_[46] ;
  wire \start_addr_reg_n_0_[47] ;
  wire \start_addr_reg_n_0_[48] ;
  wire \start_addr_reg_n_0_[49] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[50] ;
  wire \start_addr_reg_n_0_[51] ;
  wire \start_addr_reg_n_0_[52] ;
  wire \start_addr_reg_n_0_[53] ;
  wire \start_addr_reg_n_0_[54] ;
  wire \start_addr_reg_n_0_[55] ;
  wire \start_addr_reg_n_0_[56] ;
  wire \start_addr_reg_n_0_[57] ;
  wire \start_addr_reg_n_0_[58] ;
  wire \start_addr_reg_n_0_[59] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[60] ;
  wire \start_addr_reg_n_0_[61] ;
  wire \start_addr_reg_n_0_[62] ;
  wire \start_addr_reg_n_0_[63] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [7:0]start_to_4k;
  wire [7:0]start_to_4k0;
  wire [3:3]\NLW_could_multi_bursts.addr_buf_reg[60]_i_1_CO_UNCONNECTED ;
  wire [3:2]NLW_plusOp_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_plusOp_carry__11_O_UNCONNECTED;
  wire [3:3]\NLW_sect_total_buf_reg[16]_i_1__0_CO_UNCONNECTED ;

  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_156),
        .Q(beat_len[0]),
        .R(SR));
  FDRE \beat_len_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_155),
        .Q(beat_len[1]),
        .R(SR));
  FDRE \beat_len_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_154),
        .Q(beat_len[2]),
        .R(SR));
  FDRE \beat_len_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_153),
        .Q(beat_len[3]),
        .R(SR));
  FDRE \beat_len_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_152),
        .Q(beat_len[4]),
        .R(SR));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_151),
        .Q(beat_len[5]),
        .R(SR));
  FDRE \beat_len_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_150),
        .Q(beat_len[6]),
        .R(SR));
  FDRE \beat_len_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_149),
        .Q(beat_len[7]),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[12]_i_2 
       (.I0(sect_addr_buf[15]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[11]),
        .O(\could_multi_bursts.addr_buf[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[12]_i_3 
       (.I0(sect_addr_buf[14]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[10]),
        .O(\could_multi_bursts.addr_buf[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[12]_i_4 
       (.I0(sect_addr_buf[13]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[9]),
        .O(\could_multi_bursts.addr_buf[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[12]_i_5 
       (.I0(sect_addr_buf[12]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[8]),
        .O(\could_multi_bursts.addr_buf[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[16]_i_2 
       (.I0(sect_addr_buf[19]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[15]),
        .O(\could_multi_bursts.addr_buf[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[16]_i_3 
       (.I0(sect_addr_buf[18]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[14]),
        .O(\could_multi_bursts.addr_buf[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[16]_i_4 
       (.I0(sect_addr_buf[17]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[13]),
        .O(\could_multi_bursts.addr_buf[16]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[16]_i_5 
       (.I0(sect_addr_buf[16]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[12]),
        .O(\could_multi_bursts.addr_buf[16]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[20]_i_2 
       (.I0(sect_addr_buf[23]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[19]),
        .O(\could_multi_bursts.addr_buf[20]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[20]_i_3 
       (.I0(sect_addr_buf[22]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[18]),
        .O(\could_multi_bursts.addr_buf[20]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[20]_i_4 
       (.I0(sect_addr_buf[21]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[17]),
        .O(\could_multi_bursts.addr_buf[20]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[20]_i_5 
       (.I0(sect_addr_buf[20]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[16]),
        .O(\could_multi_bursts.addr_buf[20]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[24]_i_2 
       (.I0(sect_addr_buf[27]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[23]),
        .O(\could_multi_bursts.addr_buf[24]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[24]_i_3 
       (.I0(sect_addr_buf[26]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[22]),
        .O(\could_multi_bursts.addr_buf[24]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[24]_i_4 
       (.I0(sect_addr_buf[25]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[21]),
        .O(\could_multi_bursts.addr_buf[24]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[24]_i_5 
       (.I0(sect_addr_buf[24]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[20]),
        .O(\could_multi_bursts.addr_buf[24]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[28]_i_2 
       (.I0(sect_addr_buf[31]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[27]),
        .O(\could_multi_bursts.addr_buf[28]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[28]_i_3 
       (.I0(sect_addr_buf[30]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[26]),
        .O(\could_multi_bursts.addr_buf[28]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[28]_i_4 
       (.I0(sect_addr_buf[29]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[25]),
        .O(\could_multi_bursts.addr_buf[28]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[28]_i_5 
       (.I0(sect_addr_buf[28]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[24]),
        .O(\could_multi_bursts.addr_buf[28]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[32]_i_2 
       (.I0(sect_addr_buf[35]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[31]),
        .O(\could_multi_bursts.addr_buf[32]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[32]_i_3 
       (.I0(sect_addr_buf[34]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[30]),
        .O(\could_multi_bursts.addr_buf[32]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[32]_i_4 
       (.I0(sect_addr_buf[33]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[29]),
        .O(\could_multi_bursts.addr_buf[32]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[32]_i_5 
       (.I0(sect_addr_buf[32]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[28]),
        .O(\could_multi_bursts.addr_buf[32]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[36]_i_2 
       (.I0(sect_addr_buf[39]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[35]),
        .O(\could_multi_bursts.addr_buf[36]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[36]_i_3 
       (.I0(sect_addr_buf[38]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[34]),
        .O(\could_multi_bursts.addr_buf[36]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[36]_i_4 
       (.I0(sect_addr_buf[37]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[33]),
        .O(\could_multi_bursts.addr_buf[36]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[36]_i_5 
       (.I0(sect_addr_buf[36]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[32]),
        .O(\could_multi_bursts.addr_buf[36]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[40]_i_2 
       (.I0(sect_addr_buf[43]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[39]),
        .O(\could_multi_bursts.addr_buf[40]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[40]_i_3 
       (.I0(sect_addr_buf[42]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[38]),
        .O(\could_multi_bursts.addr_buf[40]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[40]_i_4 
       (.I0(sect_addr_buf[41]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[37]),
        .O(\could_multi_bursts.addr_buf[40]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[40]_i_5 
       (.I0(sect_addr_buf[40]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[36]),
        .O(\could_multi_bursts.addr_buf[40]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[44]_i_2 
       (.I0(sect_addr_buf[47]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[43]),
        .O(\could_multi_bursts.addr_buf[44]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[44]_i_3 
       (.I0(sect_addr_buf[46]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[42]),
        .O(\could_multi_bursts.addr_buf[44]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[44]_i_4 
       (.I0(sect_addr_buf[45]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[41]),
        .O(\could_multi_bursts.addr_buf[44]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[44]_i_5 
       (.I0(sect_addr_buf[44]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[40]),
        .O(\could_multi_bursts.addr_buf[44]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[48]_i_2 
       (.I0(sect_addr_buf[51]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[47]),
        .O(\could_multi_bursts.addr_buf[48]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[48]_i_3 
       (.I0(sect_addr_buf[50]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[46]),
        .O(\could_multi_bursts.addr_buf[48]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[48]_i_4 
       (.I0(sect_addr_buf[49]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[45]),
        .O(\could_multi_bursts.addr_buf[48]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[48]_i_5 
       (.I0(sect_addr_buf[48]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[44]),
        .O(\could_multi_bursts.addr_buf[48]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[4]_i_2 
       (.I0(\could_multi_bursts.addr_step [7]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[4]_i_3 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[4]_i_4 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[4]_i_5 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[4]_i_6 
       (.I0(\could_multi_bursts.addr_step [7]),
        .I1(in[3]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[7]),
        .O(\could_multi_bursts.addr_buf[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[4]_i_7 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(in[2]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[6]),
        .O(\could_multi_bursts.addr_buf[4]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[4]_i_8 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(in[1]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[5]),
        .O(\could_multi_bursts.addr_buf[4]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[4]_i_9 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(in[0]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[4]),
        .O(\could_multi_bursts.addr_buf[4]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[52]_i_2 
       (.I0(sect_addr_buf[55]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[51]),
        .O(\could_multi_bursts.addr_buf[52]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[52]_i_3 
       (.I0(sect_addr_buf[54]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[50]),
        .O(\could_multi_bursts.addr_buf[52]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[52]_i_4 
       (.I0(sect_addr_buf[53]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[49]),
        .O(\could_multi_bursts.addr_buf[52]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[52]_i_5 
       (.I0(sect_addr_buf[52]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[48]),
        .O(\could_multi_bursts.addr_buf[52]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[56]_i_2 
       (.I0(sect_addr_buf[59]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[55]),
        .O(\could_multi_bursts.addr_buf[56]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[56]_i_3 
       (.I0(sect_addr_buf[58]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[54]),
        .O(\could_multi_bursts.addr_buf[56]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[56]_i_4 
       (.I0(sect_addr_buf[57]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[53]),
        .O(\could_multi_bursts.addr_buf[56]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[56]_i_5 
       (.I0(sect_addr_buf[56]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[52]),
        .O(\could_multi_bursts.addr_buf[56]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[60]_i_2 
       (.I0(sect_addr_buf[63]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[59]),
        .O(\could_multi_bursts.addr_buf[60]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[60]_i_3 
       (.I0(sect_addr_buf[62]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[58]),
        .O(\could_multi_bursts.addr_buf[60]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[60]_i_4 
       (.I0(sect_addr_buf[61]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[57]),
        .O(\could_multi_bursts.addr_buf[60]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[60]_i_5 
       (.I0(sect_addr_buf[60]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[56]),
        .O(\could_multi_bursts.addr_buf[60]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[8]_i_2 
       (.I0(\could_multi_bursts.addr_step [8]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[8]_i_3 
       (.I0(sect_addr_buf[11]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[7]),
        .O(\could_multi_bursts.addr_buf[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[8]_i_4 
       (.I0(sect_addr_buf[10]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[6]),
        .O(\could_multi_bursts.addr_buf[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[8]_i_5 
       (.I0(sect_addr_buf[9]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[5]),
        .O(\could_multi_bursts.addr_buf[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[8]_i_6 
       (.I0(\could_multi_bursts.addr_step [8]),
        .I1(in[4]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[8]),
        .O(\could_multi_bursts.addr_buf[8]_i_6_n_0 ));
  FDRE \could_multi_bursts.addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[8]_i_1_n_5 ),
        .Q(in[6]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[8]_i_1_n_4 ),
        .Q(in[7]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[12]_i_1_n_7 ),
        .Q(in[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[12]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[8]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[12]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[12]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[12]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[12]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[12]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[12]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[12]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[12]_i_2_n_0 ,\could_multi_bursts.addr_buf[12]_i_3_n_0 ,\could_multi_bursts.addr_buf[12]_i_4_n_0 ,\could_multi_bursts.addr_buf[12]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[12]_i_1_n_6 ),
        .Q(in[9]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[12]_i_1_n_5 ),
        .Q(in[10]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[12]_i_1_n_4 ),
        .Q(in[11]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[16]_i_1_n_7 ),
        .Q(in[12]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[16]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[12]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[16]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[16]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[16]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[16]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[16]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[16]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[16]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[16]_i_2_n_0 ,\could_multi_bursts.addr_buf[16]_i_3_n_0 ,\could_multi_bursts.addr_buf[16]_i_4_n_0 ,\could_multi_bursts.addr_buf[16]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[16]_i_1_n_6 ),
        .Q(in[13]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[16]_i_1_n_5 ),
        .Q(in[14]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[16]_i_1_n_4 ),
        .Q(in[15]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[20]_i_1_n_7 ),
        .Q(in[16]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[20]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[16]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[20]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[20]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[20]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[20]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[20]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[20]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[20]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[20]_i_2_n_0 ,\could_multi_bursts.addr_buf[20]_i_3_n_0 ,\could_multi_bursts.addr_buf[20]_i_4_n_0 ,\could_multi_bursts.addr_buf[20]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[20]_i_1_n_6 ),
        .Q(in[17]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[20]_i_1_n_5 ),
        .Q(in[18]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[20]_i_1_n_4 ),
        .Q(in[19]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[24]_i_1_n_7 ),
        .Q(in[20]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[24]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[20]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[24]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[24]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[24]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[24]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[24]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[24]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[24]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[24]_i_2_n_0 ,\could_multi_bursts.addr_buf[24]_i_3_n_0 ,\could_multi_bursts.addr_buf[24]_i_4_n_0 ,\could_multi_bursts.addr_buf[24]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[24]_i_1_n_6 ),
        .Q(in[21]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[24]_i_1_n_5 ),
        .Q(in[22]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[24]_i_1_n_4 ),
        .Q(in[23]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[28]_i_1_n_7 ),
        .Q(in[24]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[28]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[24]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[28]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[28]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[28]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[28]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[28]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[28]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[28]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[28]_i_2_n_0 ,\could_multi_bursts.addr_buf[28]_i_3_n_0 ,\could_multi_bursts.addr_buf[28]_i_4_n_0 ,\could_multi_bursts.addr_buf[28]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[28]_i_1_n_6 ),
        .Q(in[25]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[28]_i_1_n_5 ),
        .Q(in[26]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[28]_i_1_n_4 ),
        .Q(in[27]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[32]_i_1_n_7 ),
        .Q(in[28]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[32]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[28]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[32]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[32]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[32]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[32]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[32]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[32]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[32]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[32]_i_2_n_0 ,\could_multi_bursts.addr_buf[32]_i_3_n_0 ,\could_multi_bursts.addr_buf[32]_i_4_n_0 ,\could_multi_bursts.addr_buf[32]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[32]_i_1_n_6 ),
        .Q(in[29]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[32]_i_1_n_5 ),
        .Q(in[30]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[32]_i_1_n_4 ),
        .Q(in[31]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[36]_i_1_n_7 ),
        .Q(in[32]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[36]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[32]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[36]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[36]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[36]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[36]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[36]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[36]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[36]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[36]_i_2_n_0 ,\could_multi_bursts.addr_buf[36]_i_3_n_0 ,\could_multi_bursts.addr_buf[36]_i_4_n_0 ,\could_multi_bursts.addr_buf[36]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[36]_i_1_n_6 ),
        .Q(in[33]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[36]_i_1_n_5 ),
        .Q(in[34]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[36]_i_1_n_4 ),
        .Q(in[35]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[40]_i_1_n_7 ),
        .Q(in[36]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[40]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[36]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[40]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[40]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[40]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[40]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[40]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[40]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[40]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[40]_i_2_n_0 ,\could_multi_bursts.addr_buf[40]_i_3_n_0 ,\could_multi_bursts.addr_buf[40]_i_4_n_0 ,\could_multi_bursts.addr_buf[40]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[40]_i_1_n_6 ),
        .Q(in[37]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[40]_i_1_n_5 ),
        .Q(in[38]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[40]_i_1_n_4 ),
        .Q(in[39]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[44]_i_1_n_7 ),
        .Q(in[40]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[44]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[40]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[44]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[44]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[44]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[44]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[44]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[44]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[44]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[44]_i_2_n_0 ,\could_multi_bursts.addr_buf[44]_i_3_n_0 ,\could_multi_bursts.addr_buf[44]_i_4_n_0 ,\could_multi_bursts.addr_buf[44]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[44]_i_1_n_6 ),
        .Q(in[41]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[44]_i_1_n_5 ),
        .Q(in[42]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[44]_i_1_n_4 ),
        .Q(in[43]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[48]_i_1_n_7 ),
        .Q(in[44]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[48]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[44]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[48]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[48]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[48]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[48]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[48]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[48]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[48]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[48]_i_2_n_0 ,\could_multi_bursts.addr_buf[48]_i_3_n_0 ,\could_multi_bursts.addr_buf[48]_i_4_n_0 ,\could_multi_bursts.addr_buf[48]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[48]_i_1_n_6 ),
        .Q(in[45]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[4]_i_1_n_7 ),
        .Q(in[0]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[4]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[4]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[4]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\could_multi_bursts.addr_buf[4]_i_2_n_0 ,\could_multi_bursts.addr_buf[4]_i_3_n_0 ,\could_multi_bursts.addr_buf[4]_i_4_n_0 ,\could_multi_bursts.addr_buf[4]_i_5_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[4]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[4]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[4]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[4]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[4]_i_6_n_0 ,\could_multi_bursts.addr_buf[4]_i_7_n_0 ,\could_multi_bursts.addr_buf[4]_i_8_n_0 ,\could_multi_bursts.addr_buf[4]_i_9_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[48]_i_1_n_5 ),
        .Q(in[46]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[48]_i_1_n_4 ),
        .Q(in[47]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[52]_i_1_n_7 ),
        .Q(in[48]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[52]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[48]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[52]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[52]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[52]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[52]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[52]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[52]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[52]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[52]_i_2_n_0 ,\could_multi_bursts.addr_buf[52]_i_3_n_0 ,\could_multi_bursts.addr_buf[52]_i_4_n_0 ,\could_multi_bursts.addr_buf[52]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[52]_i_1_n_6 ),
        .Q(in[49]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[52]_i_1_n_5 ),
        .Q(in[50]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[52]_i_1_n_4 ),
        .Q(in[51]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[56]_i_1_n_7 ),
        .Q(in[52]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[56]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[52]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[56]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[56]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[56]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[56]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[56]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[56]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[56]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[56]_i_2_n_0 ,\could_multi_bursts.addr_buf[56]_i_3_n_0 ,\could_multi_bursts.addr_buf[56]_i_4_n_0 ,\could_multi_bursts.addr_buf[56]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[56]_i_1_n_6 ),
        .Q(in[53]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[56]_i_1_n_5 ),
        .Q(in[54]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[56]_i_1_n_4 ),
        .Q(in[55]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[4]_i_1_n_6 ),
        .Q(in[1]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[60]_i_1_n_7 ),
        .Q(in[56]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[60]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[56]_i_1_n_0 ),
        .CO({\NLW_could_multi_bursts.addr_buf_reg[60]_i_1_CO_UNCONNECTED [3],\could_multi_bursts.addr_buf_reg[60]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[60]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[60]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[60]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[60]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[60]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[60]_i_2_n_0 ,\could_multi_bursts.addr_buf[60]_i_3_n_0 ,\could_multi_bursts.addr_buf[60]_i_4_n_0 ,\could_multi_bursts.addr_buf[60]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[60]_i_1_n_6 ),
        .Q(in[57]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[60]_i_1_n_5 ),
        .Q(in[58]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[60]_i_1_n_4 ),
        .Q(in[59]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[4]_i_1_n_5 ),
        .Q(in[2]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[4]_i_1_n_4 ),
        .Q(in[3]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[8]_i_1_n_7 ),
        .Q(in[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[8]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[4]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[8]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[8]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[8]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\could_multi_bursts.addr_buf[8]_i_2_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[8]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[8]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[8]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[8]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[8]_i_3_n_0 ,\could_multi_bursts.addr_buf[8]_i_4_n_0 ,\could_multi_bursts.addr_buf[8]_i_5_n_0 ,\could_multi_bursts.addr_buf[8]_i_6_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[8]_i_1_n_6 ),
        .Q(in[5]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_step[4]_i_1__0 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .O(\could_multi_bursts.addr_step[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \could_multi_bursts.addr_step[5]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\sect_len_buf_reg_n_0_[1] ),
        .O(\could_multi_bursts.addr_step[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h7080)) 
    \could_multi_bursts.addr_step[6]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .I3(\sect_len_buf_reg_n_0_[2] ),
        .O(\could_multi_bursts.addr_step[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \could_multi_bursts.addr_step[7]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .I2(\sect_len_buf_reg_n_0_[2] ),
        .I3(\could_multi_bursts.last_loop_reg_n_0 ),
        .I4(\sect_len_buf_reg_n_0_[3] ),
        .O(\could_multi_bursts.addr_step[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h8F0F0F0F)) 
    \could_multi_bursts.addr_step[8]_i_2 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .I3(\sect_len_buf_reg_n_0_[0] ),
        .I4(\sect_len_buf_reg_n_0_[2] ),
        .O(\could_multi_bursts.addr_step[8]_i_2_n_0 ));
  FDRE \could_multi_bursts.addr_step_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step[4]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.addr_step [4]),
        .R(SR));
  FDRE \could_multi_bursts.addr_step_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step[5]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.addr_step [5]),
        .R(SR));
  FDRE \could_multi_bursts.addr_step_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step[6]_i_1_n_0 ),
        .Q(\could_multi_bursts.addr_step [6]),
        .R(SR));
  FDRE \could_multi_bursts.addr_step_reg[7] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step[7]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.addr_step [7]),
        .R(SR));
  FDRE \could_multi_bursts.addr_step_reg[8] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step[8]_i_2_n_0 ),
        .Q(\could_multi_bursts.addr_step [8]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'hC000EAAA)) 
    \could_multi_bursts.burst_valid_i_1 
       (.I0(AWVALID_Dummy),
        .I1(if_full_n_0),
        .I2(ost_resp_ready),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(AWREADY_Dummy_1),
        .O(\could_multi_bursts.burst_valid_i_1_n_0 ));
  FDRE \could_multi_bursts.burst_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.burst_valid_i_1_n_0 ),
        .Q(AWVALID_Dummy),
        .R(SR));
  FDRE \could_multi_bursts.first_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(p_16_in),
        .Q(\could_multi_bursts.first_loop ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0001FFFF00010000)) 
    \could_multi_bursts.last_loop_i_1__0 
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(p_0_in[2]),
        .I3(p_0_in[3]),
        .I4(p_16_in),
        .I5(\could_multi_bursts.last_loop_i_2__0_n_0 ),
        .O(\could_multi_bursts.last_loop_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \could_multi_bursts.last_loop_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .O(\could_multi_bursts.last_loop_i_2__0_n_0 ));
  FDRE \could_multi_bursts.last_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.last_loop_i_1__0_n_0 ),
        .Q(\could_multi_bursts.last_loop_reg_n_0 ),
        .R(SR));
  FDRE \could_multi_bursts.len_buf_reg[0] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\sect_len_buf_reg[3]_0 [0]),
        .Q(in[60]),
        .R(SR));
  FDRE \could_multi_bursts.len_buf_reg[1] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\sect_len_buf_reg[3]_0 [1]),
        .Q(in[61]),
        .R(SR));
  FDRE \could_multi_bursts.len_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\sect_len_buf_reg[3]_0 [2]),
        .Q(in[62]),
        .R(SR));
  FDRE \could_multi_bursts.len_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\sect_len_buf_reg[3]_0 [3]),
        .Q(in[63]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(p_0_in[0]),
        .I1(p_16_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .O(\could_multi_bursts.loop_cnt[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \could_multi_bursts.loop_cnt[0]_i_2__0 
       (.I0(beat_len[4]),
        .I1(single_sect__18),
        .I2(end_from_4k[4]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[4]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(p_16_in),
        .I3(p_0_in[1]),
        .O(\could_multi_bursts.loop_cnt[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \could_multi_bursts.loop_cnt[1]_i_2__0 
       (.I0(beat_len[5]),
        .I1(single_sect__18),
        .I2(end_from_4k[5]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[5]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'hFFA900A9)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(p_16_in),
        .I4(p_0_in[2]),
        .O(\could_multi_bursts.loop_cnt[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \could_multi_bursts.loop_cnt[2]_i_2__0 
       (.I0(beat_len[6]),
        .I1(single_sect__18),
        .I2(end_from_4k[6]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[6]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFBAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(p_16_in),
        .I1(AWVALID_Dummy),
        .I2(AWREADY_Dummy_1),
        .I3(if_full_n_0),
        .I4(ost_resp_ready),
        .I5(\could_multi_bursts.sect_handling_reg_0 ),
        .O(\could_multi_bursts.last_loop ));
  LUT6 #(
    .INIT(64'hFFFFAAA90000AAA9)) 
    \could_multi_bursts.loop_cnt[3]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(p_16_in),
        .I5(p_0_in[3]),
        .O(\could_multi_bursts.loop_cnt[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \could_multi_bursts.loop_cnt[3]_i_3__0 
       (.I0(beat_len[7]),
        .I1(single_sect__18),
        .I2(end_from_4k[7]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[7]),
        .O(p_0_in[3]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[0]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[1]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[2]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[3]_i_2__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hFF2A)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(ost_ctrl_valid),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .I3(req_handling_reg_n_0),
        .O(\could_multi_bursts.sect_handling_i_1__0_n_0 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_i_1__0_n_0 ),
        .Q(\could_multi_bursts.sect_handling_reg_0 ),
        .R(SR));
  FDRE \end_from_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_148),
        .Q(end_from_4k[0]),
        .R(SR));
  FDRE \end_from_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_147),
        .Q(end_from_4k[1]),
        .R(SR));
  FDRE \end_from_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_146),
        .Q(end_from_4k[2]),
        .R(SR));
  FDRE \end_from_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_145),
        .Q(end_from_4k[3]),
        .R(SR));
  FDRE \end_from_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_144),
        .Q(end_from_4k[4]),
        .R(SR));
  FDRE \end_from_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_143),
        .Q(end_from_4k[5]),
        .R(SR));
  FDRE \end_from_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_142),
        .Q(end_from_4k[6]),
        .R(SR));
  FDRE \end_from_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_141),
        .Q(end_from_4k[7]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000080008080)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_3__1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(ost_resp_ready),
        .I2(if_full_n_0),
        .I3(AWREADY_Dummy_1),
        .I4(AWVALID_Dummy),
        .I5(re),
        .O(pop__1));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'hD0000000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__3 
       (.I0(AWVALID_Dummy),
        .I1(AWREADY_Dummy_1),
        .I2(if_full_n_0),
        .I3(ost_resp_ready),
        .I4(\could_multi_bursts.sect_handling_reg_0 ),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__4 
       (.I0(last_sect_buf),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(ost_ctrl_info));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\sect_len_buf_reg[3]_0 [0]));
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\sect_len_buf_reg[3]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1 
       (.I0(\sect_len_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\sect_len_buf_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_i_1 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\sect_len_buf_reg[3]_0 [3]));
  FDRE first_sect_reg
       (.C(ap_clk),
        .CE(first_sect),
        .D(next_req),
        .Q(first_sect_reg_n_0),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    last_sect_buf_i_1__0
       (.I0(single_sect__18),
        .I1(last_sect_reg_n_0),
        .O(last_sect_tmp));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_16_in),
        .D(last_sect_tmp),
        .Q(last_sect_buf),
        .R(SR));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    last_sect_i_10__0
       (.I0(sect_total[10]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[10]),
        .I3(sect_total[11]),
        .I4(sect_total_buf_reg[11]),
        .I5(last_sect_i_13_n_0),
        .O(last_sect_i_10__0_n_0));
  LUT5 #(
    .INIT(32'h00053305)) 
    last_sect_i_11__0
       (.I0(sect_total_buf_reg[4]),
        .I1(sect_total[4]),
        .I2(sect_total_buf_reg[3]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[3]),
        .O(last_sect_i_11__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h47)) 
    last_sect_i_12__0
       (.I0(sect_total[15]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[15]),
        .O(last_sect_i_12__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h47)) 
    last_sect_i_13
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[13]),
        .O(last_sect_i_13_n_0));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    last_sect_i_2__0
       (.I0(last_sect_i_3__0_n_0),
        .I1(last_sect_i_4__0_n_0),
        .I2(last_sect_i_5__0_n_0),
        .I3(last_sect_i_6__0_n_0),
        .I4(p_16_in),
        .I5(last_sect_reg_n_0),
        .O(last_sect_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    last_sect_i_3__0
       (.I0(sect_total_buf_reg[6]),
        .I1(sect_total_buf_reg[7]),
        .I2(sect_total_buf_reg[2]),
        .I3(sect_total_buf_reg[1]),
        .I4(first_sect_reg_n_0),
        .I5(last_sect_i_7__0_n_0),
        .O(last_sect_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h00002020000A202A)) 
    last_sect_i_4__0
       (.I0(last_sect_i_8__0_n_0),
        .I1(sect_total[8]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[8]),
        .I4(sect_total[9]),
        .I5(sect_total_buf_reg[9]),
        .O(last_sect_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h02000200020002AA)) 
    last_sect_i_5__0
       (.I0(last_sect_i_9__0_n_0),
        .I1(sect_total[17]),
        .I2(sect_total[16]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total_buf_reg[17]),
        .I5(sect_total_buf_reg[16]),
        .O(last_sect_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h02000200020002AA)) 
    last_sect_i_6__0
       (.I0(last_sect_i_10__0_n_0),
        .I1(sect_total[14]),
        .I2(sect_total[12]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total_buf_reg[14]),
        .I5(sect_total_buf_reg[12]),
        .O(last_sect_i_6__0_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    last_sect_i_7__0
       (.I0(first_sect_reg_n_0),
        .I1(sect_total[1]),
        .I2(sect_total[2]),
        .I3(sect_total[7]),
        .I4(sect_total[6]),
        .O(last_sect_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h008830B800000000)) 
    last_sect_i_8__0
       (.I0(sect_total[0]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[0]),
        .I3(sect_total[5]),
        .I4(sect_total_buf_reg[5]),
        .I5(last_sect_i_11__0_n_0),
        .O(last_sect_i_8__0_n_0));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    last_sect_i_9__0
       (.I0(sect_total[19]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[19]),
        .I3(sect_total[18]),
        .I4(sect_total_buf_reg[18]),
        .I5(last_sect_i_12__0_n_0),
        .O(last_sect_i_9__0_n_0));
  FDRE last_sect_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_118),
        .Q(last_sect_reg_n_0),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(sect_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry_n_4,plusOp_carry_n_5,plusOp_carry_n_6,plusOp_carry_n_7}),
        .S(sect_cnt[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .S(sect_cnt[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO({plusOp_carry__1_n_0,plusOp_carry__1_n_1,plusOp_carry__1_n_2,plusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__1_n_4,plusOp_carry__1_n_5,plusOp_carry__1_n_6,plusOp_carry__1_n_7}),
        .S(sect_cnt[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__10
       (.CI(plusOp_carry__9_n_0),
        .CO({plusOp_carry__10_n_0,plusOp_carry__10_n_1,plusOp_carry__10_n_2,plusOp_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__10_n_4,plusOp_carry__10_n_5,plusOp_carry__10_n_6,plusOp_carry__10_n_7}),
        .S(sect_cnt[48:45]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__11
       (.CI(plusOp_carry__10_n_0),
        .CO({NLW_plusOp_carry__11_CO_UNCONNECTED[3:2],plusOp_carry__11_n_2,plusOp_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__11_O_UNCONNECTED[3],plusOp_carry__11_n_5,plusOp_carry__11_n_6,plusOp_carry__11_n_7}),
        .S({1'b0,sect_cnt[51:49]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__2
       (.CI(plusOp_carry__1_n_0),
        .CO({plusOp_carry__2_n_0,plusOp_carry__2_n_1,plusOp_carry__2_n_2,plusOp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__2_n_4,plusOp_carry__2_n_5,plusOp_carry__2_n_6,plusOp_carry__2_n_7}),
        .S(sect_cnt[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__3
       (.CI(plusOp_carry__2_n_0),
        .CO({plusOp_carry__3_n_0,plusOp_carry__3_n_1,plusOp_carry__3_n_2,plusOp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__3_n_4,plusOp_carry__3_n_5,plusOp_carry__3_n_6,plusOp_carry__3_n_7}),
        .S(sect_cnt[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__4
       (.CI(plusOp_carry__3_n_0),
        .CO({plusOp_carry__4_n_0,plusOp_carry__4_n_1,plusOp_carry__4_n_2,plusOp_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__4_n_4,plusOp_carry__4_n_5,plusOp_carry__4_n_6,plusOp_carry__4_n_7}),
        .S(sect_cnt[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__5
       (.CI(plusOp_carry__4_n_0),
        .CO({plusOp_carry__5_n_0,plusOp_carry__5_n_1,plusOp_carry__5_n_2,plusOp_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__5_n_4,plusOp_carry__5_n_5,plusOp_carry__5_n_6,plusOp_carry__5_n_7}),
        .S(sect_cnt[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__6
       (.CI(plusOp_carry__5_n_0),
        .CO({plusOp_carry__6_n_0,plusOp_carry__6_n_1,plusOp_carry__6_n_2,plusOp_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__6_n_4,plusOp_carry__6_n_5,plusOp_carry__6_n_6,plusOp_carry__6_n_7}),
        .S(sect_cnt[32:29]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__7
       (.CI(plusOp_carry__6_n_0),
        .CO({plusOp_carry__7_n_0,plusOp_carry__7_n_1,plusOp_carry__7_n_2,plusOp_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__7_n_4,plusOp_carry__7_n_5,plusOp_carry__7_n_6,plusOp_carry__7_n_7}),
        .S(sect_cnt[36:33]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__8
       (.CI(plusOp_carry__7_n_0),
        .CO({plusOp_carry__8_n_0,plusOp_carry__8_n_1,plusOp_carry__8_n_2,plusOp_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__8_n_4,plusOp_carry__8_n_5,plusOp_carry__8_n_6,plusOp_carry__8_n_7}),
        .S(sect_cnt[40:37]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__9
       (.CI(plusOp_carry__8_n_0),
        .CO({plusOp_carry__9_n_0,plusOp_carry__9_n_1,plusOp_carry__9_n_2,plusOp_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__9_n_4,plusOp_carry__9_n_5,plusOp_carry__9_n_6,plusOp_carry__9_n_7}),
        .S(sect_cnt[44:41]));
  FDRE req_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_116),
        .Q(req_handling_reg_n_0),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_reg_slice__parameterized1 rs_req
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .D({rs_req_n_2,rs_req_n_3,rs_req_n_4,rs_req_n_5,rs_req_n_6,rs_req_n_7,rs_req_n_8,rs_req_n_9,rs_req_n_10,rs_req_n_11,rs_req_n_12,rs_req_n_13,rs_req_n_14,rs_req_n_15,rs_req_n_16,rs_req_n_17,rs_req_n_18,rs_req_n_19,rs_req_n_20,rs_req_n_21,rs_req_n_22,rs_req_n_23,rs_req_n_24,rs_req_n_25,rs_req_n_26,rs_req_n_27,rs_req_n_28,rs_req_n_29,rs_req_n_30,rs_req_n_31,rs_req_n_32,rs_req_n_33,rs_req_n_34,rs_req_n_35,rs_req_n_36,rs_req_n_37,rs_req_n_38,rs_req_n_39,rs_req_n_40,rs_req_n_41,rs_req_n_42,rs_req_n_43,rs_req_n_44,rs_req_n_45,rs_req_n_46,rs_req_n_47,rs_req_n_48,rs_req_n_49,rs_req_n_50,rs_req_n_51,rs_req_n_52,rs_req_n_53}),
        .E(first_sect),
        .O({plusOp_carry_n_4,plusOp_carry_n_5,plusOp_carry_n_6,plusOp_carry_n_7}),
        .Q({rs_req_n_54,rs_req_n_55,rs_req_n_56,rs_req_n_57,rs_req_n_58,rs_req_n_59,rs_req_n_60,rs_req_n_61,rs_req_n_62,rs_req_n_63,rs_req_n_64,rs_req_n_65,rs_req_n_66,rs_req_n_67,rs_req_n_68,rs_req_n_69,rs_req_n_70,rs_req_n_71,rs_req_n_72,rs_req_n_73,rs_req_n_74,rs_req_n_75,rs_req_n_76,rs_req_n_77,rs_req_n_78,rs_req_n_79,rs_req_n_80,rs_req_n_81,rs_req_n_82,rs_req_n_83,rs_req_n_84,rs_req_n_85,rs_req_n_86,rs_req_n_87,rs_req_n_88,rs_req_n_89,rs_req_n_90,rs_req_n_91,rs_req_n_92,rs_req_n_93,rs_req_n_94,rs_req_n_95,rs_req_n_96,rs_req_n_97,rs_req_n_98,rs_req_n_99,rs_req_n_100,rs_req_n_101,rs_req_n_102,rs_req_n_103,rs_req_n_104,rs_req_n_105,rs_req_n_106,rs_req_n_107,rs_req_n_108,rs_req_n_109,rs_req_n_110,rs_req_n_111,rs_req_n_112,rs_req_n_113}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.len_buf_reg[0] (\could_multi_bursts.sect_handling_reg_0 ),
        .\could_multi_bursts.len_buf_reg[0]_0 (AWVALID_Dummy),
        .\could_multi_bursts.sect_handling_reg (ost_ctrl_valid),
        .\data_p1_reg[76]_0 ({rs_req_n_141,rs_req_n_142,rs_req_n_143,rs_req_n_144,rs_req_n_145,rs_req_n_146,rs_req_n_147,rs_req_n_148}),
        .\data_p1_reg[76]_1 ({rs_req_n_149,rs_req_n_150,rs_req_n_151,rs_req_n_152,rs_req_n_153,rs_req_n_154,rs_req_n_155,rs_req_n_156}),
        .\data_p1_reg[81]_0 (SHIFT_RIGHT),
        .\data_p2_reg[81]_0 (D),
        .\data_p2_reg[81]_1 (\data_p2_reg[81] ),
        .if_full_n(if_full_n),
        .if_full_n_0(if_full_n_0),
        .last_sect_reg(last_sect_i_2__0_n_0),
        .ost_resp_ready(ost_resp_ready),
        .p_16_in(p_16_in),
        .req_handling_reg(last_sect_reg_n_0),
        .s_ready_t_reg_0(s_ready_t_reg),
        .s_ready_t_reg_1(s_ready_t_reg_0),
        .\sect_cnt_reg[0] (sect_cnt[0]),
        .\sect_cnt_reg[12] ({plusOp_carry__1_n_4,plusOp_carry__1_n_5,plusOp_carry__1_n_6,plusOp_carry__1_n_7}),
        .\sect_cnt_reg[16] ({plusOp_carry__2_n_4,plusOp_carry__2_n_5,plusOp_carry__2_n_6,plusOp_carry__2_n_7}),
        .\sect_cnt_reg[20] ({plusOp_carry__3_n_4,plusOp_carry__3_n_5,plusOp_carry__3_n_6,plusOp_carry__3_n_7}),
        .\sect_cnt_reg[24] ({plusOp_carry__4_n_4,plusOp_carry__4_n_5,plusOp_carry__4_n_6,plusOp_carry__4_n_7}),
        .\sect_cnt_reg[28] ({plusOp_carry__5_n_4,plusOp_carry__5_n_5,plusOp_carry__5_n_6,plusOp_carry__5_n_7}),
        .\sect_cnt_reg[32] ({plusOp_carry__6_n_4,plusOp_carry__6_n_5,plusOp_carry__6_n_6,plusOp_carry__6_n_7}),
        .\sect_cnt_reg[36] ({plusOp_carry__7_n_4,plusOp_carry__7_n_5,plusOp_carry__7_n_6,plusOp_carry__7_n_7}),
        .\sect_cnt_reg[40] ({plusOp_carry__8_n_4,plusOp_carry__8_n_5,plusOp_carry__8_n_6,plusOp_carry__8_n_7}),
        .\sect_cnt_reg[44] ({plusOp_carry__9_n_4,plusOp_carry__9_n_5,plusOp_carry__9_n_6,plusOp_carry__9_n_7}),
        .\sect_cnt_reg[48] ({plusOp_carry__10_n_4,plusOp_carry__10_n_5,plusOp_carry__10_n_6,plusOp_carry__10_n_7}),
        .\sect_cnt_reg[51] ({plusOp_carry__11_n_5,plusOp_carry__11_n_6,plusOp_carry__11_n_7}),
        .\sect_cnt_reg[8] ({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .\sect_len_buf[3]_i_5__0_0 (sect_total),
        .\sect_total_buf_reg[0] (req_handling_reg_n_0),
        .\sect_total_buf_reg[0]_0 (\could_multi_bursts.last_loop_reg_n_0 ),
        .single_sect__18(single_sect__18),
        .\state_reg[0]_0 (rs_req_n_116),
        .\state_reg[0]_1 (rs_req_n_118),
        .\state_reg[0]_2 (next_req));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(p_16_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1__0 
       (.I0(\start_addr_reg_n_0_[32] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[20]),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1__0 
       (.I0(\start_addr_reg_n_0_[33] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[21]),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1__0 
       (.I0(\start_addr_reg_n_0_[34] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[22]),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1__0 
       (.I0(\start_addr_reg_n_0_[35] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[23]),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1__0 
       (.I0(\start_addr_reg_n_0_[36] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[24]),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1__0 
       (.I0(\start_addr_reg_n_0_[37] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[25]),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1__0 
       (.I0(\start_addr_reg_n_0_[38] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[26]),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1__0 
       (.I0(\start_addr_reg_n_0_[39] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[27]),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1__0 
       (.I0(\start_addr_reg_n_0_[40] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[28]),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1__0 
       (.I0(\start_addr_reg_n_0_[41] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[29]),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1__0 
       (.I0(\start_addr_reg_n_0_[42] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[30]),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1__0 
       (.I0(\start_addr_reg_n_0_[43] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[31]),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1__0 
       (.I0(\start_addr_reg_n_0_[44] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[32]),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1__0 
       (.I0(\start_addr_reg_n_0_[45] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[33]),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1__0 
       (.I0(\start_addr_reg_n_0_[46] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[34]),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1__0 
       (.I0(\start_addr_reg_n_0_[47] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[35]),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1__0 
       (.I0(\start_addr_reg_n_0_[48] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[36]),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1__0 
       (.I0(\start_addr_reg_n_0_[49] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[37]),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1__0 
       (.I0(\start_addr_reg_n_0_[50] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[38]),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1__0 
       (.I0(\start_addr_reg_n_0_[51] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[39]),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1__0 
       (.I0(\start_addr_reg_n_0_[52] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[40]),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1__0 
       (.I0(\start_addr_reg_n_0_[53] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[41]),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1__0 
       (.I0(\start_addr_reg_n_0_[54] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[42]),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1__0 
       (.I0(\start_addr_reg_n_0_[55] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[43]),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1__0 
       (.I0(\start_addr_reg_n_0_[56] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[44]),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1__0 
       (.I0(\start_addr_reg_n_0_[57] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[45]),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1__0 
       (.I0(\start_addr_reg_n_0_[58] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[46]),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1__0 
       (.I0(\start_addr_reg_n_0_[59] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[47]),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1__0 
       (.I0(\start_addr_reg_n_0_[60] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[48]),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1__0 
       (.I0(\start_addr_reg_n_0_[61] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[49]),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1__0 
       (.I0(\start_addr_reg_n_0_[62] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[50]),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1__0 
       (.I0(\start_addr_reg_n_0_[63] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[51]),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[10]),
        .Q(sect_addr_buf[10]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[11]),
        .Q(sect_addr_buf[11]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[12]),
        .Q(sect_addr_buf[12]),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[13]),
        .Q(sect_addr_buf[13]),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[14]),
        .Q(sect_addr_buf[14]),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[15]),
        .Q(sect_addr_buf[15]),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[16]),
        .Q(sect_addr_buf[16]),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[17]),
        .Q(sect_addr_buf[17]),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[18]),
        .Q(sect_addr_buf[18]),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[19]),
        .Q(sect_addr_buf[19]),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[20]),
        .Q(sect_addr_buf[20]),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[21]),
        .Q(sect_addr_buf[21]),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[22]),
        .Q(sect_addr_buf[22]),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[23]),
        .Q(sect_addr_buf[23]),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[24]),
        .Q(sect_addr_buf[24]),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[25]),
        .Q(sect_addr_buf[25]),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[26]),
        .Q(sect_addr_buf[26]),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[27]),
        .Q(sect_addr_buf[27]),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[28]),
        .Q(sect_addr_buf[28]),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[29]),
        .Q(sect_addr_buf[29]),
        .R(SR));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[30]),
        .Q(sect_addr_buf[30]),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[31]),
        .Q(sect_addr_buf[31]),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[32]),
        .Q(sect_addr_buf[32]),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[33]),
        .Q(sect_addr_buf[33]),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[34]),
        .Q(sect_addr_buf[34]),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[35]),
        .Q(sect_addr_buf[35]),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[36]),
        .Q(sect_addr_buf[36]),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[37]),
        .Q(sect_addr_buf[37]),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[38]),
        .Q(sect_addr_buf[38]),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[39]),
        .Q(sect_addr_buf[39]),
        .R(SR));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[40]),
        .Q(sect_addr_buf[40]),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[41]),
        .Q(sect_addr_buf[41]),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[42]),
        .Q(sect_addr_buf[42]),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[43]),
        .Q(sect_addr_buf[43]),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[44]),
        .Q(sect_addr_buf[44]),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[45]),
        .Q(sect_addr_buf[45]),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[46]),
        .Q(sect_addr_buf[46]),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[47]),
        .Q(sect_addr_buf[47]),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[48]),
        .Q(sect_addr_buf[48]),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[49]),
        .Q(sect_addr_buf[49]),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[4]),
        .Q(sect_addr_buf[4]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[50]),
        .Q(sect_addr_buf[50]),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[51]),
        .Q(sect_addr_buf[51]),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[52]),
        .Q(sect_addr_buf[52]),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[53]),
        .Q(sect_addr_buf[53]),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[54]),
        .Q(sect_addr_buf[54]),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[55]),
        .Q(sect_addr_buf[55]),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[56]),
        .Q(sect_addr_buf[56]),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[57]),
        .Q(sect_addr_buf[57]),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[58]),
        .Q(sect_addr_buf[58]),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[59]),
        .Q(sect_addr_buf[59]),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[5]),
        .Q(sect_addr_buf[5]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[60]),
        .Q(sect_addr_buf[60]),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[61]),
        .Q(sect_addr_buf[61]),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[62]),
        .Q(sect_addr_buf[62]),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[63]),
        .Q(sect_addr_buf[63]),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[6]),
        .Q(sect_addr_buf[6]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[7]),
        .Q(sect_addr_buf[7]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[8]),
        .Q(sect_addr_buf[8]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[9]),
        .Q(sect_addr_buf[9]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_53),
        .Q(sect_cnt[0]),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_43),
        .Q(sect_cnt[10]),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_42),
        .Q(sect_cnt[11]),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_41),
        .Q(sect_cnt[12]),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_40),
        .Q(sect_cnt[13]),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_39),
        .Q(sect_cnt[14]),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_38),
        .Q(sect_cnt[15]),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_37),
        .Q(sect_cnt[16]),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_36),
        .Q(sect_cnt[17]),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_35),
        .Q(sect_cnt[18]),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_34),
        .Q(sect_cnt[19]),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_52),
        .Q(sect_cnt[1]),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_33),
        .Q(sect_cnt[20]),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_32),
        .Q(sect_cnt[21]),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_31),
        .Q(sect_cnt[22]),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_30),
        .Q(sect_cnt[23]),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_29),
        .Q(sect_cnt[24]),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_28),
        .Q(sect_cnt[25]),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_27),
        .Q(sect_cnt[26]),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_26),
        .Q(sect_cnt[27]),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_25),
        .Q(sect_cnt[28]),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_24),
        .Q(sect_cnt[29]),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_51),
        .Q(sect_cnt[2]),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_23),
        .Q(sect_cnt[30]),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_22),
        .Q(sect_cnt[31]),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_21),
        .Q(sect_cnt[32]),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_20),
        .Q(sect_cnt[33]),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_19),
        .Q(sect_cnt[34]),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_18),
        .Q(sect_cnt[35]),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_17),
        .Q(sect_cnt[36]),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_16),
        .Q(sect_cnt[37]),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_15),
        .Q(sect_cnt[38]),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_14),
        .Q(sect_cnt[39]),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_50),
        .Q(sect_cnt[3]),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_13),
        .Q(sect_cnt[40]),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_12),
        .Q(sect_cnt[41]),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_11),
        .Q(sect_cnt[42]),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_10),
        .Q(sect_cnt[43]),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_9),
        .Q(sect_cnt[44]),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_8),
        .Q(sect_cnt[45]),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_7),
        .Q(sect_cnt[46]),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_6),
        .Q(sect_cnt[47]),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_5),
        .Q(sect_cnt[48]),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_4),
        .Q(sect_cnt[49]),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_49),
        .Q(sect_cnt[4]),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_3),
        .Q(sect_cnt[50]),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_2),
        .Q(sect_cnt[51]),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_48),
        .Q(sect_cnt[5]),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_47),
        .Q(sect_cnt[6]),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_46),
        .Q(sect_cnt[7]),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_45),
        .Q(sect_cnt[8]),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_44),
        .Q(sect_cnt[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \sect_len_buf[0]_i_1__0 
       (.I0(beat_len[0]),
        .I1(single_sect__18),
        .I2(end_from_4k[0]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[0]),
        .O(\sect_len_buf[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \sect_len_buf[1]_i_1__0 
       (.I0(beat_len[1]),
        .I1(single_sect__18),
        .I2(end_from_4k[1]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[1]),
        .O(\sect_len_buf[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(beat_len[2]),
        .I1(single_sect__18),
        .I2(end_from_4k[2]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[2]),
        .O(\sect_len_buf[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \sect_len_buf[3]_i_2__0 
       (.I0(beat_len[3]),
        .I1(single_sect__18),
        .I2(end_from_4k[3]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[3]),
        .O(\sect_len_buf[3]_i_2__0_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_len_buf[0]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_len_buf[1]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_len_buf[2]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_len_buf[3]_i_2__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_2__0 
       (.I0(sect_total[3]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[3]),
        .O(\sect_total_buf[0]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_3__0 
       (.I0(sect_total[2]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[2]),
        .O(\sect_total_buf[0]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_4__0 
       (.I0(sect_total[1]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[1]),
        .O(\sect_total_buf[0]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_5__0 
       (.I0(sect_total[0]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[0]),
        .O(\sect_total_buf[0]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_2__0 
       (.I0(sect_total[15]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[15]),
        .O(\sect_total_buf[12]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_3__0 
       (.I0(sect_total[14]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[14]),
        .O(\sect_total_buf[12]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_4__0 
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[13]),
        .O(\sect_total_buf[12]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_5__0 
       (.I0(sect_total[12]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[12]),
        .O(\sect_total_buf[12]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_2__0 
       (.I0(sect_total[19]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[19]),
        .O(\sect_total_buf[16]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_3__0 
       (.I0(sect_total[18]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[18]),
        .O(\sect_total_buf[16]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_4__0 
       (.I0(sect_total[17]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[17]),
        .O(\sect_total_buf[16]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_5__0 
       (.I0(sect_total[16]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[16]),
        .O(\sect_total_buf[16]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_2__0 
       (.I0(sect_total[7]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[7]),
        .O(\sect_total_buf[4]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_3__0 
       (.I0(sect_total[6]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[6]),
        .O(\sect_total_buf[4]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_4__0 
       (.I0(sect_total[5]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[5]),
        .O(\sect_total_buf[4]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_5__0 
       (.I0(sect_total[4]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[4]),
        .O(\sect_total_buf[4]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_2__0 
       (.I0(sect_total[11]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[11]),
        .O(\sect_total_buf[8]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_3__0 
       (.I0(sect_total[10]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[10]),
        .O(\sect_total_buf[8]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_4__0 
       (.I0(sect_total[9]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[9]),
        .O(\sect_total_buf[8]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_5__0 
       (.I0(sect_total[8]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[8]),
        .O(\sect_total_buf[8]_i_5__0_n_0 ));
  FDRE \sect_total_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[0]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\sect_total_buf_reg[0]_i_1__0_n_0 ,\sect_total_buf_reg[0]_i_1__0_n_1 ,\sect_total_buf_reg[0]_i_1__0_n_2 ,\sect_total_buf_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[0]_i_1__0_n_4 ,\sect_total_buf_reg[0]_i_1__0_n_5 ,\sect_total_buf_reg[0]_i_1__0_n_6 ,\sect_total_buf_reg[0]_i_1__0_n_7 }),
        .S({\sect_total_buf[0]_i_2__0_n_0 ,\sect_total_buf[0]_i_3__0_n_0 ,\sect_total_buf[0]_i_4__0_n_0 ,\sect_total_buf[0]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[10]),
        .R(SR));
  FDRE \sect_total_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[11]),
        .R(SR));
  FDRE \sect_total_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[12]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[12]_i_1__0 
       (.CI(\sect_total_buf_reg[8]_i_1__0_n_0 ),
        .CO({\sect_total_buf_reg[12]_i_1__0_n_0 ,\sect_total_buf_reg[12]_i_1__0_n_1 ,\sect_total_buf_reg[12]_i_1__0_n_2 ,\sect_total_buf_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[12]_i_1__0_n_4 ,\sect_total_buf_reg[12]_i_1__0_n_5 ,\sect_total_buf_reg[12]_i_1__0_n_6 ,\sect_total_buf_reg[12]_i_1__0_n_7 }),
        .S({\sect_total_buf[12]_i_2__0_n_0 ,\sect_total_buf[12]_i_3__0_n_0 ,\sect_total_buf[12]_i_4__0_n_0 ,\sect_total_buf[12]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[13]),
        .R(SR));
  FDRE \sect_total_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[14]),
        .R(SR));
  FDRE \sect_total_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[15]),
        .R(SR));
  FDRE \sect_total_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[16]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[16]_i_1__0 
       (.CI(\sect_total_buf_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_sect_total_buf_reg[16]_i_1__0_CO_UNCONNECTED [3],\sect_total_buf_reg[16]_i_1__0_n_1 ,\sect_total_buf_reg[16]_i_1__0_n_2 ,\sect_total_buf_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[16]_i_1__0_n_4 ,\sect_total_buf_reg[16]_i_1__0_n_5 ,\sect_total_buf_reg[16]_i_1__0_n_6 ,\sect_total_buf_reg[16]_i_1__0_n_7 }),
        .S({\sect_total_buf[16]_i_2__0_n_0 ,\sect_total_buf[16]_i_3__0_n_0 ,\sect_total_buf[16]_i_4__0_n_0 ,\sect_total_buf[16]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[17]),
        .R(SR));
  FDRE \sect_total_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[18]),
        .R(SR));
  FDRE \sect_total_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[19]),
        .R(SR));
  FDRE \sect_total_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[1]),
        .R(SR));
  FDRE \sect_total_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[2]),
        .R(SR));
  FDRE \sect_total_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[3]),
        .R(SR));
  FDRE \sect_total_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[4]_i_1__0 
       (.CI(\sect_total_buf_reg[0]_i_1__0_n_0 ),
        .CO({\sect_total_buf_reg[4]_i_1__0_n_0 ,\sect_total_buf_reg[4]_i_1__0_n_1 ,\sect_total_buf_reg[4]_i_1__0_n_2 ,\sect_total_buf_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[4]_i_1__0_n_4 ,\sect_total_buf_reg[4]_i_1__0_n_5 ,\sect_total_buf_reg[4]_i_1__0_n_6 ,\sect_total_buf_reg[4]_i_1__0_n_7 }),
        .S({\sect_total_buf[4]_i_2__0_n_0 ,\sect_total_buf[4]_i_3__0_n_0 ,\sect_total_buf[4]_i_4__0_n_0 ,\sect_total_buf[4]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[5]),
        .R(SR));
  FDRE \sect_total_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[6]),
        .R(SR));
  FDRE \sect_total_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[7]),
        .R(SR));
  FDRE \sect_total_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[8]_i_1__0 
       (.CI(\sect_total_buf_reg[4]_i_1__0_n_0 ),
        .CO({\sect_total_buf_reg[8]_i_1__0_n_0 ,\sect_total_buf_reg[8]_i_1__0_n_1 ,\sect_total_buf_reg[8]_i_1__0_n_2 ,\sect_total_buf_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[8]_i_1__0_n_4 ,\sect_total_buf_reg[8]_i_1__0_n_5 ,\sect_total_buf_reg[8]_i_1__0_n_6 ,\sect_total_buf_reg[8]_i_1__0_n_7 }),
        .S({\sect_total_buf[8]_i_2__0_n_0 ,\sect_total_buf[8]_i_3__0_n_0 ,\sect_total_buf[8]_i_4__0_n_0 ,\sect_total_buf[8]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[9]),
        .R(SR));
  FDRE \sect_total_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[0]),
        .Q(sect_total[0]),
        .R(SR));
  FDRE \sect_total_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[10]),
        .Q(sect_total[10]),
        .R(SR));
  FDRE \sect_total_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[11]),
        .Q(sect_total[11]),
        .R(SR));
  FDRE \sect_total_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[12]),
        .Q(sect_total[12]),
        .R(SR));
  FDRE \sect_total_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[13]),
        .Q(sect_total[13]),
        .R(SR));
  FDRE \sect_total_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[14]),
        .Q(sect_total[14]),
        .R(SR));
  FDRE \sect_total_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[15]),
        .Q(sect_total[15]),
        .R(SR));
  FDRE \sect_total_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[16]),
        .Q(sect_total[16]),
        .R(SR));
  FDRE \sect_total_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[17]),
        .Q(sect_total[17]),
        .R(SR));
  FDRE \sect_total_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[18]),
        .Q(sect_total[18]),
        .R(SR));
  FDRE \sect_total_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[19]),
        .Q(sect_total[19]),
        .R(SR));
  FDRE \sect_total_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[1]),
        .Q(sect_total[1]),
        .R(SR));
  FDRE \sect_total_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[2]),
        .Q(sect_total[2]),
        .R(SR));
  FDRE \sect_total_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[3]),
        .Q(sect_total[3]),
        .R(SR));
  FDRE \sect_total_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[4]),
        .Q(sect_total[4]),
        .R(SR));
  FDRE \sect_total_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[5]),
        .Q(sect_total[5]),
        .R(SR));
  FDRE \sect_total_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[6]),
        .Q(sect_total[6]),
        .R(SR));
  FDRE \sect_total_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[7]),
        .Q(sect_total[7]),
        .R(SR));
  FDRE \sect_total_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[8]),
        .Q(sect_total[8]),
        .R(SR));
  FDRE \sect_total_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[9]),
        .Q(sect_total[9]),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_107),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_106),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_105),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_104),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_103),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_102),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_101),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_100),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_99),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_98),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_97),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_96),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_95),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_94),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_93),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_92),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_91),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_90),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_89),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_88),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_87),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_86),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_85),
        .Q(\start_addr_reg_n_0_[32] ),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_84),
        .Q(\start_addr_reg_n_0_[33] ),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_83),
        .Q(\start_addr_reg_n_0_[34] ),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_82),
        .Q(\start_addr_reg_n_0_[35] ),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_81),
        .Q(\start_addr_reg_n_0_[36] ),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_80),
        .Q(\start_addr_reg_n_0_[37] ),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_79),
        .Q(\start_addr_reg_n_0_[38] ),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_78),
        .Q(\start_addr_reg_n_0_[39] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_77),
        .Q(\start_addr_reg_n_0_[40] ),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_76),
        .Q(\start_addr_reg_n_0_[41] ),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_75),
        .Q(\start_addr_reg_n_0_[42] ),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_74),
        .Q(\start_addr_reg_n_0_[43] ),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_73),
        .Q(\start_addr_reg_n_0_[44] ),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_72),
        .Q(\start_addr_reg_n_0_[45] ),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_71),
        .Q(\start_addr_reg_n_0_[46] ),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_70),
        .Q(\start_addr_reg_n_0_[47] ),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_69),
        .Q(\start_addr_reg_n_0_[48] ),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_68),
        .Q(\start_addr_reg_n_0_[49] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_113),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_67),
        .Q(\start_addr_reg_n_0_[50] ),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_66),
        .Q(\start_addr_reg_n_0_[51] ),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_65),
        .Q(\start_addr_reg_n_0_[52] ),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_64),
        .Q(\start_addr_reg_n_0_[53] ),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_63),
        .Q(\start_addr_reg_n_0_[54] ),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_62),
        .Q(\start_addr_reg_n_0_[55] ),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_61),
        .Q(\start_addr_reg_n_0_[56] ),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_60),
        .Q(\start_addr_reg_n_0_[57] ),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_59),
        .Q(\start_addr_reg_n_0_[58] ),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_58),
        .Q(\start_addr_reg_n_0_[59] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_112),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_57),
        .Q(\start_addr_reg_n_0_[60] ),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_56),
        .Q(\start_addr_reg_n_0_[61] ),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_55),
        .Q(\start_addr_reg_n_0_[62] ),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_54),
        .Q(\start_addr_reg_n_0_[63] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_111),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_110),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_109),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_108),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[0]_i_1 
       (.I0(rs_req_n_113),
        .O(start_to_4k0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[1]_i_1 
       (.I0(rs_req_n_112),
        .O(start_to_4k0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[2]_i_1 
       (.I0(rs_req_n_111),
        .O(start_to_4k0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[3]_i_1 
       (.I0(rs_req_n_110),
        .O(start_to_4k0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[4]_i_1 
       (.I0(rs_req_n_109),
        .O(start_to_4k0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[5]_i_1 
       (.I0(rs_req_n_108),
        .O(start_to_4k0[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[6]_i_1 
       (.I0(rs_req_n_107),
        .O(start_to_4k0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[7]_i_1 
       (.I0(rs_req_n_106),
        .O(start_to_4k0[7]));
  FDRE \start_to_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[0]),
        .Q(start_to_4k[0]),
        .R(SR));
  FDRE \start_to_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[1]),
        .Q(start_to_4k[1]),
        .R(SR));
  FDRE \start_to_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[2]),
        .Q(start_to_4k[2]),
        .R(SR));
  FDRE \start_to_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[3]),
        .Q(start_to_4k[3]),
        .R(SR));
  FDRE \start_to_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[4]),
        .Q(start_to_4k[4]),
        .R(SR));
  FDRE \start_to_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[5]),
        .Q(start_to_4k[5]),
        .R(SR));
  FDRE \start_to_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[6]),
        .Q(start_to_4k[6]),
        .R(SR));
  FDRE \start_to_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[7]),
        .Q(start_to_4k[7]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo
   (if_empty_n_0,
    \ap_CS_fsm_reg[1] ,
    D,
    Q,
    \fifo_depth_gt1_gen.full_n_reg_0 ,
    \ap_CS_fsm_reg[1]_0 ,
    I_CH0_AWADDR,
    SR,
    ap_clk,
    wrsp_ready,
    tmp_valid_reg,
    tmp_valid_reg_0,
    AWREADY_Dummy,
    \ap_CS_fsm_reg[2] ,
    \fifo_depth_gt1_gen.dout_reg[62] ,
    \fifo_depth_gt1_gen.dout_reg[62]_0 ,
    I_CH0_AWREADY);
  output if_empty_n_0;
  output \ap_CS_fsm_reg[1] ;
  output [0:0]D;
  output [63:0]Q;
  output \fifo_depth_gt1_gen.full_n_reg_0 ;
  output [0:0]\ap_CS_fsm_reg[1]_0 ;
  output [62:0]I_CH0_AWADDR;
  input [0:0]SR;
  input ap_clk;
  input wrsp_ready;
  input tmp_valid_reg;
  input tmp_valid_reg_0;
  input AWREADY_Dummy;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input [62:0]\fifo_depth_gt1_gen.dout_reg[62] ;
  input [62:0]\fifo_depth_gt1_gen.dout_reg[62]_0 ;
  input I_CH0_AWREADY;

  wire AWREADY_Dummy;
  wire [0:0]D;
  wire [62:0]I_CH0_AWADDR;
  wire I_CH0_AWREADY;
  wire [63:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire dout_vld_i_1__4_n_0;
  wire empty_n;
  wire empty_n_0;
  wire [62:0]\fifo_depth_gt1_gen.dout_reg[62] ;
  wire [62:0]\fifo_depth_gt1_gen.dout_reg[62]_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__7_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[1]_i_1__4_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[2]_i_2_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ;
  wire \fifo_srl_gen.raddr[0]_i_1_n_0 ;
  wire \fifo_srl_gen.raddr[1]_i_1_n_0 ;
  wire full_n0_in;
  wire gmem1_AWREADY;
  wire if_empty_n_0;
  wire [1:0]raddr;
  wire re;
  wire tmp_valid_reg;
  wire tmp_valid_reg_0;
  wire wrsp_ready;

  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(\ap_CS_fsm_reg[1] ),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hBFAAAAAAFFFFAAAA)) 
    dout_vld_i_1__4
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(AWREADY_Dummy),
        .I2(tmp_valid_reg_0),
        .I3(tmp_valid_reg),
        .I4(if_empty_n_0),
        .I5(wrsp_ready),
        .O(dout_vld_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__4_n_0),
        .Q(if_empty_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF08FFFF)) 
    \fifo_depth_gt1_gen.empty_n_i_1__4 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(gmem1_AWREADY),
        .I2(re),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .O(empty_n));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(empty_n),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0FFF0FFFF000B000)) 
    \fifo_depth_gt1_gen.full_n_i_1__4 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(gmem1_AWREADY),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I5(re),
        .O(full_n0_in));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(full_n0_in),
        .Q(gmem1_AWREADY),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__7 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'hF70808F7)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__4 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(gmem1_AWREADY),
        .I2(re),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__2 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(gmem1_AWREADY),
        .I2(re),
        .O(empty_n_0));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_2 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(gmem1_AWREADY),
        .I2(re),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__7_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__4_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(\fifo_depth_gt1_gen.mOutPtr[2]_i_2_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl \fifo_srl_gen.U_ffo_srl 
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(D),
        .I_CH0_AWADDR(I_CH0_AWADDR),
        .I_CH0_AWREADY(I_CH0_AWREADY),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (if_empty_n_0),
        .\fifo_depth_gt1_gen.dout_reg[0]_1 (\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .\fifo_depth_gt1_gen.dout_reg[62]_0 (\fifo_depth_gt1_gen.dout_reg[62] ),
        .\fifo_depth_gt1_gen.dout_reg[62]_1 (\fifo_depth_gt1_gen.dout_reg[62]_0 ),
        .\fifo_depth_gt1_gen.dout_reg[76]_0 (\ap_CS_fsm_reg[2] ),
        .\fifo_depth_gt1_gen.full_n_reg (\fifo_depth_gt1_gen.full_n_reg_0 ),
        .gmem1_AWREADY(gmem1_AWREADY),
        .in(\ap_CS_fsm_reg[1] ),
        .raddr(raddr),
        .re(re),
        .tmp_valid_reg(tmp_valid_reg),
        .tmp_valid_reg_0(tmp_valid_reg_0),
        .wrsp_ready(wrsp_ready));
  LUT6 #(
    .INIT(64'h95D595D56A2A4000)) 
    \fifo_srl_gen.raddr[0]_i_1 
       (.I0(re),
        .I1(gmem1_AWREADY),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I4(raddr[1]),
        .I5(raddr[0]),
        .O(\fifo_srl_gen.raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA8888886AAAAAAA)) 
    \fifo_srl_gen.raddr[1]_i_1 
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(gmem1_AWREADY),
        .I5(re),
        .O(\fifo_srl_gen.raddr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.raddr[0]_i_1_n_0 ),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.raddr[1]_i_1_n_0 ),
        .Q(raddr[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "Pooling_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized10
   (\fifo_depth_gt1_gen.dout_reg[0] ,
    wrsp_ready,
    E,
    dout_vld_reg_0,
    we,
    Q,
    ap_clk,
    SR,
    AWREADY_Dummy,
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ,
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_1 ,
    if_empty_n_0,
    dout_vld_reg_1,
    last_resp,
    dout_vld_reg_2);
  output \fifo_depth_gt1_gen.dout_reg[0] ;
  output wrsp_ready;
  output [0:0]E;
  output dout_vld_reg_0;
  input we;
  input [0:0]Q;
  input ap_clk;
  input [0:0]SR;
  input AWREADY_Dummy;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0]_1 ;
  input if_empty_n_0;
  input [0:0]dout_vld_reg_1;
  input last_resp;
  input dout_vld_reg_2;

  wire AWREADY_Dummy;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire empty_n;
  wire \fifo_depth_gt1_gen.dout_reg[0] ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_3_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__5_n_0 ;
  wire [4:0]\fifo_depth_gt1_gen.mOutPtr_reg ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0]_1 ;
  wire \fifo_srl_gen.U_ffo_srl_n_1 ;
  wire \fifo_srl_gen.U_ffo_srl_n_11 ;
  wire \fifo_srl_gen.U_ffo_srl_n_13 ;
  wire \fifo_srl_gen.U_ffo_srl_n_2 ;
  wire \fifo_srl_gen.U_ffo_srl_n_4 ;
  wire \fifo_srl_gen.U_ffo_srl_n_5 ;
  wire \fifo_srl_gen.U_ffo_srl_n_6 ;
  wire \fifo_srl_gen.raddr[0]_i_1__2_n_0 ;
  wire [3:0]\fifo_srl_gen.raddr_reg ;
  wire if_empty_n_0;
  wire last_resp;
  wire [4:1]p_0_in;
  wire we;
  wire wrsp_ready;
  wire wrsp_valid;

  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.U_ffo_srl_n_13 ),
        .Q(wrsp_valid),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_srl_gen.U_ffo_srl_n_11 ),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h7)) 
    \fifo_depth_gt1_gen.full_n_i_3 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .O(\fifo_depth_gt1_gen.full_n_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_srl_gen.U_ffo_srl_n_1 ),
        .Q(wrsp_ready),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__5 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__5_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in[1]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in[2]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in[3]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in[4]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl__parameterized5 \fifo_srl_gen.U_ffo_srl 
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D({\fifo_srl_gen.U_ffo_srl_n_4 ,\fifo_srl_gen.U_ffo_srl_n_5 ,\fifo_srl_gen.U_ffo_srl_n_6 }),
        .E(\fifo_srl_gen.U_ffo_srl_n_2 ),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .dout_vld_reg(dout_vld_reg_0),
        .dout_vld_reg_0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .dout_vld_reg_1(dout_vld_reg_1),
        .dout_vld_reg_2(dout_vld_reg_2),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (\fifo_depth_gt1_gen.dout_reg[0] ),
        .\fifo_depth_gt1_gen.dout_reg[0]_1 (\fifo_srl_gen.raddr_reg ),
        .\fifo_depth_gt1_gen.empty_n_reg (\fifo_srl_gen.U_ffo_srl_n_13 ),
        .\fifo_depth_gt1_gen.full_n_reg (\fifo_depth_gt1_gen.mOutPtr_reg ),
        .\fifo_depth_gt1_gen.full_n_reg_0 (\fifo_depth_gt1_gen.full_n_i_3_n_0 ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0] (\fifo_srl_gen.U_ffo_srl_n_11 ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 (\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0]_1 (\fifo_depth_gt1_gen.mOutPtr_reg[0]_1 ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0]_2 (wrsp_ready),
        .\fifo_depth_gt1_gen.mOutPtr_reg[4] (\fifo_srl_gen.U_ffo_srl_n_1 ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[4]_0 (p_0_in),
        .if_empty_n_0(if_empty_n_0),
        .last_resp(last_resp),
        .s_ready_t_reg(empty_n),
        .we(we),
        .wrsp_valid(wrsp_valid));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_srl_gen.raddr[0]_i_1__2 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_2 ),
        .D(\fifo_srl_gen.raddr[0]_i_1__2_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_2 ),
        .D(\fifo_srl_gen.U_ffo_srl_n_6 ),
        .Q(\fifo_srl_gen.raddr_reg [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_2 ),
        .D(\fifo_srl_gen.U_ffo_srl_n_5 ),
        .Q(\fifo_srl_gen.raddr_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_2 ),
        .D(\fifo_srl_gen.U_ffo_srl_n_4 ),
        .Q(\fifo_srl_gen.raddr_reg [3]),
        .R(SR));
  LUT5 #(
    .INIT(32'h88080808)) 
    \tmp_addr[63]_i_1__0 
       (.I0(wrsp_ready),
        .I1(if_empty_n_0),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg[0]_1 ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .I4(AWREADY_Dummy),
        .O(E));
endmodule

(* ORIG_REF_NAME = "Pooling_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized10_5
   (last_resp,
    ost_resp_ready,
    dout_vld_reg_0,
    sel,
    ost_ctrl_info,
    ap_clk,
    SR,
    Q,
    p_2_in,
    ost_ctrl_valid,
    ursp_ready,
    wrsp_type);
  output last_resp;
  output ost_resp_ready;
  output dout_vld_reg_0;
  input sel;
  input ost_ctrl_info;
  input ap_clk;
  input [0:0]SR;
  input [0:0]Q;
  input p_2_in;
  input ost_ctrl_valid;
  input ursp_ready;
  input wrsp_type;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire dout_vld_reg_0;
  wire empty_n;
  wire \fifo_depth_gt1_gen.empty_n_i_2__5_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__7_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__9_n_0 ;
  wire [4:0]\fifo_depth_gt1_gen.mOutPtr_reg ;
  wire \fifo_srl_gen.U_ffo_srl_n_1 ;
  wire \fifo_srl_gen.U_ffo_srl_n_2 ;
  wire \fifo_srl_gen.U_ffo_srl_n_3 ;
  wire \fifo_srl_gen.raddr1__2 ;
  wire \fifo_srl_gen.raddr[0]_i_1__6_n_0 ;
  wire \fifo_srl_gen.raddr[1]_i_1__3_n_0 ;
  wire \fifo_srl_gen.raddr[2]_i_1__3_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_2__3_n_0 ;
  wire [3:0]\fifo_srl_gen.raddr_reg ;
  wire last_resp;
  wire ost_ctrl_info;
  wire ost_ctrl_valid;
  wire ost_resp_ready;
  wire [4:1]p_0_in;
  wire p_2_in;
  wire pop__1;
  wire sel;
  wire ursp_ready;
  wire wrsp_type;

  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.U_ffo_srl_n_3 ),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h5DDDA222A222A222)) 
    \fifo_depth_gt1_gen.empty_n_i_1__8 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(dout_vld_reg_0),
        .I2(Q),
        .I3(p_2_in),
        .I4(ost_ctrl_valid),
        .I5(ost_resp_ready),
        .O(empty_n));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \fifo_depth_gt1_gen.empty_n_i_2__5 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .O(\fifo_depth_gt1_gen.empty_n_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \fifo_depth_gt1_gen.empty_n_i_3__4 
       (.I0(ost_ctrl_valid),
        .I1(ost_resp_ready),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(dout_vld_reg_0),
        .I4(Q),
        .I5(p_2_in),
        .O(pop__1));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.empty_n_i_2__5_n_0 ),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \fifo_depth_gt1_gen.full_n_i_2__7 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I1(pop__1),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(\fifo_depth_gt1_gen.full_n_i_2__7_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_srl_gen.U_ffo_srl_n_1 ),
        .Q(ost_resp_ready),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__9 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__8 
       (.I0(pop__1),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__6 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I2(pop__1),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__5 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I3(pop__1),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__5 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .O(p_0_in[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__9_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in[1]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in[2]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in[3]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in[4]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl__parameterized5_6 \fifo_srl_gen.U_ffo_srl 
       (.E(\fifo_srl_gen.U_ffo_srl_n_2 ),
        .Q(\fifo_srl_gen.raddr_reg ),
        .SR(SR),
        .ap_clk(ap_clk),
        .dout_vld_reg(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .dout_vld_reg_0(Q),
        .dout_vld_reg_1(dout_vld_reg_0),
        .\fifo_depth_gt1_gen.empty_n_reg (\fifo_srl_gen.U_ffo_srl_n_3 ),
        .\fifo_depth_gt1_gen.full_n_reg (\fifo_srl_gen.U_ffo_srl_n_1 ),
        .\fifo_depth_gt1_gen.full_n_reg_0 (\fifo_depth_gt1_gen.full_n_i_2__7_n_0 ),
        .\fifo_srl_gen.raddr1__2 (\fifo_srl_gen.raddr1__2 ),
        .\fifo_srl_gen.raddr_reg[0] (ost_resp_ready),
        .last_resp(last_resp),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_valid(ost_ctrl_valid),
        .sel(sel),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_srl_gen.raddr[0]_i_1__6 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \fifo_srl_gen.raddr[1]_i_1__3 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(pop__1),
        .I3(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \fifo_srl_gen.raddr[2]_i_1__3 
       (.I0(pop__1),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(\fifo_srl_gen.raddr_reg [0]),
        .I3(\fifo_srl_gen.raddr_reg [2]),
        .I4(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \fifo_srl_gen.raddr[3]_i_2__3 
       (.I0(\fifo_srl_gen.raddr_reg [1]),
        .I1(pop__1),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(\fifo_srl_gen.raddr_reg [0]),
        .I4(\fifo_srl_gen.raddr_reg [3]),
        .I5(\fifo_srl_gen.raddr_reg [2]),
        .O(\fifo_srl_gen.raddr[3]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_srl_gen.raddr[3]_i_3__6 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .I1(\fifo_srl_gen.raddr_reg [1]),
        .I2(\fifo_srl_gen.raddr_reg [3]),
        .I3(\fifo_srl_gen.raddr_reg [2]),
        .O(\fifo_srl_gen.raddr1__2 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_2 ),
        .D(\fifo_srl_gen.raddr[0]_i_1__6_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_2 ),
        .D(\fifo_srl_gen.raddr[1]_i_1__3_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_2 ),
        .D(\fifo_srl_gen.raddr[2]_i_1__3_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_2 ),
        .D(\fifo_srl_gen.raddr[3]_i_2__3_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "Pooling_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized12
   (ursp_ready,
    dout_vld_reg_0,
    \ap_CS_fsm_reg[10] ,
    \ap_CS_fsm_reg[10]_0 ,
    p_2_in,
    SR,
    ap_clk,
    \fifo_depth_gt1_gen.full_n_reg_0 ,
    gmem2_BVALID,
    dout_vld_reg_1,
    ap_start,
    wrsp_type,
    last_resp,
    need_wrsp);
  output ursp_ready;
  output dout_vld_reg_0;
  output [1:0]\ap_CS_fsm_reg[10] ;
  output \ap_CS_fsm_reg[10]_0 ;
  output p_2_in;
  input [0:0]SR;
  input ap_clk;
  input \fifo_depth_gt1_gen.full_n_reg_0 ;
  input gmem2_BVALID;
  input [2:0]dout_vld_reg_1;
  input ap_start;
  input wrsp_type;
  input last_resp;
  input need_wrsp;

  wire [0:0]SR;
  wire [1:0]\ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[10]_0 ;
  wire ap_clk;
  wire ap_start;
  wire dout_vld_i_1__8_n_0;
  wire dout_vld_reg_0;
  wire [2:0]dout_vld_reg_1;
  wire empty_n;
  wire \fifo_depth_gt1_gen.empty_n_i_1__7_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_1__7_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__8_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[1]_i_1__7_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[2]_i_2__0_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ;
  wire gmem2_BVALID;
  wire last_resp;
  wire need_wrsp;
  wire p_2_in;
  wire pop__1;
  wire re;
  wire ursp_ready;
  wire wrsp_type;

  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(dout_vld_reg_1[2]),
        .I1(dout_vld_reg_0),
        .I2(gmem2_BVALID),
        .I3(ap_start),
        .I4(dout_vld_reg_1[0]),
        .O(\ap_CS_fsm_reg[10] [0]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'hFF2A)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(dout_vld_reg_1[2]),
        .I1(dout_vld_reg_0),
        .I2(gmem2_BVALID),
        .I3(dout_vld_reg_1[1]),
        .O(\ap_CS_fsm_reg[10] [1]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'hBAFA)) 
    dout_vld_i_1__8
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(gmem2_BVALID),
        .I2(dout_vld_reg_0),
        .I3(dout_vld_reg_1[2]),
        .O(dout_vld_i_1__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__8_n_0),
        .Q(dout_vld_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \fifo_depth_gt1_gen.empty_n_i_1__7 
       (.I0(pop__1),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .O(\fifo_depth_gt1_gen.empty_n_i_1__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.empty_n_i_1__7_n_0 ),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(SR));
  LUT5 #(
    .INIT(32'hCCCC3323)) 
    \fifo_depth_gt1_gen.full_n_i_1__7 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(re),
        .O(\fifo_depth_gt1_gen.full_n_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'hB300)) 
    \fifo_depth_gt1_gen.full_n_i_2__4 
       (.I0(dout_vld_reg_1[2]),
        .I1(dout_vld_reg_0),
        .I2(gmem2_BVALID),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .O(re));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.full_n_i_1__7_n_0 ),
        .Q(ursp_ready),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__8 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__7 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I1(pop__1),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__7_n_0 ));
  LUT5 #(
    .INIT(32'h95995599)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__5 
       (.I0(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(gmem2_BVALID),
        .I3(dout_vld_reg_0),
        .I4(dout_vld_reg_1[2]),
        .O(empty_n));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_2__0 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I1(pop__1),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[2]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'h15115511)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_4 
       (.I0(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(gmem2_BVALID),
        .I3(dout_vld_reg_0),
        .I4(dout_vld_reg_1[2]),
        .O(pop__1));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__8_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__7_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[2]_i_2__0_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \int_isr[0]_i_3 
       (.I0(dout_vld_reg_1[2]),
        .I1(dout_vld_reg_0),
        .I2(gmem2_BVALID),
        .O(\ap_CS_fsm_reg[10]_0 ));
  LUT4 #(
    .INIT(16'h8F00)) 
    s_ready_t_i_2
       (.I0(ursp_ready),
        .I1(wrsp_type),
        .I2(last_resp),
        .I3(need_wrsp),
        .O(p_2_in));
endmodule

(* ORIG_REF_NAME = "Pooling_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized16
   (if_full_n_0,
    dout_vld_reg_0,
    E,
    \bus_wide_gen.data_valid_reg ,
    \bus_wide_gen.data_valid_reg_0 ,
    \bus_wide_gen.data_valid_reg_1 ,
    \bus_wide_gen.data_valid_reg_2 ,
    \bus_wide_gen.data_valid_reg_3 ,
    \bus_wide_gen.data_valid_reg_4 ,
    ap_rst_n_0,
    re,
    \bus_wide_gen.data_valid_reg_5 ,
    WVALID_Dummy_reg,
    WVALID_Dummy_reg_0,
    SR,
    ap_clk,
    WVALID_Dummy,
    WLAST_Dummy_reg,
    WLAST_Dummy_reg_0,
    p_0_in__0,
    D,
    ap_rst_n,
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ,
    ost_resp_ready,
    AWREADY_Dummy_1,
    AWVALID_Dummy,
    ost_ctrl_valid,
    pop__1,
    Q,
    WLAST_Dummy_reg_1,
    sel,
    in);
  output if_full_n_0;
  output dout_vld_reg_0;
  output [0:0]E;
  output [0:0]\bus_wide_gen.data_valid_reg ;
  output [0:0]\bus_wide_gen.data_valid_reg_0 ;
  output [0:0]\bus_wide_gen.data_valid_reg_1 ;
  output [0:0]\bus_wide_gen.data_valid_reg_2 ;
  output [0:0]\bus_wide_gen.data_valid_reg_3 ;
  output [0:0]\bus_wide_gen.data_valid_reg_4 ;
  output [0:0]ap_rst_n_0;
  output re;
  output [0:0]\bus_wide_gen.data_valid_reg_5 ;
  output WVALID_Dummy_reg;
  output WVALID_Dummy_reg_0;
  input [0:0]SR;
  input ap_clk;
  input WVALID_Dummy;
  input WLAST_Dummy_reg;
  input WLAST_Dummy_reg_0;
  input p_0_in__0;
  input [5:0]D;
  input ap_rst_n;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  input ost_resp_ready;
  input AWREADY_Dummy_1;
  input AWVALID_Dummy;
  input ost_ctrl_valid;
  input pop__1;
  input [7:0]Q;
  input WLAST_Dummy_reg_1;
  input sel;
  input [3:0]in;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy;
  wire [5:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WLAST_Dummy_reg_1;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire WVALID_Dummy_reg_0;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]\bus_wide_gen.data_valid_reg ;
  wire [0:0]\bus_wide_gen.data_valid_reg_0 ;
  wire [0:0]\bus_wide_gen.data_valid_reg_1 ;
  wire [0:0]\bus_wide_gen.data_valid_reg_2 ;
  wire [0:0]\bus_wide_gen.data_valid_reg_3 ;
  wire [0:0]\bus_wide_gen.data_valid_reg_4 ;
  wire [0:0]\bus_wide_gen.data_valid_reg_5 ;
  wire dout_vld_reg_0;
  wire empty_n;
  wire empty_n_0;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__8_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__12_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[1]_i_1__9_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[2]_i_1__7_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[3]_i_1__6_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[4]_i_2__1_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ;
  wire \fifo_srl_gen.U_ffo_srl_n_4 ;
  wire \fifo_srl_gen.U_ffo_srl_n_6 ;
  wire \fifo_srl_gen.raddr1 ;
  wire \fifo_srl_gen.raddr[0]_i_1__3_n_0 ;
  wire \fifo_srl_gen.raddr[1]_i_1__4_n_0 ;
  wire \fifo_srl_gen.raddr[2]_i_1__4_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_2__4_n_0 ;
  wire [3:0]\fifo_srl_gen.raddr_reg ;
  wire full_n0;
  wire if_full_n_0;
  wire [3:0]in;
  wire ost_ctrl_valid;
  wire ost_resp_ready;
  wire p_0_in__0;
  wire pop__1;
  wire re;
  wire sel;

  LUT3 #(
    .INIT(8'hAE)) 
    WVALID_Dummy_i_1
       (.I0(\bus_wide_gen.data_valid_reg_5 ),
        .I1(WLAST_Dummy_reg),
        .I2(WLAST_Dummy_reg_0),
        .O(WVALID_Dummy_reg));
  LUT5 #(
    .INIT(32'hDD5D0000)) 
    \bus_wide_gen.data_gen[1].data_buf[31]_i_2 
       (.I0(WVALID_Dummy),
        .I1(dout_vld_reg_0),
        .I2(WLAST_Dummy_reg),
        .I3(WLAST_Dummy_reg_0),
        .I4(D[0]),
        .O(\bus_wide_gen.data_valid_reg_4 ));
  LUT5 #(
    .INIT(32'hDD5D0000)) 
    \bus_wide_gen.data_gen[2].data_buf[47]_i_2 
       (.I0(WVALID_Dummy),
        .I1(dout_vld_reg_0),
        .I2(WLAST_Dummy_reg),
        .I3(WLAST_Dummy_reg_0),
        .I4(D[1]),
        .O(\bus_wide_gen.data_valid_reg_3 ));
  LUT5 #(
    .INIT(32'hDD5D0000)) 
    \bus_wide_gen.data_gen[3].data_buf[63]_i_2 
       (.I0(WVALID_Dummy),
        .I1(dout_vld_reg_0),
        .I2(WLAST_Dummy_reg),
        .I3(WLAST_Dummy_reg_0),
        .I4(D[2]),
        .O(\bus_wide_gen.data_valid_reg_2 ));
  LUT5 #(
    .INIT(32'hDD5D0000)) 
    \bus_wide_gen.data_gen[4].data_buf[79]_i_2 
       (.I0(WVALID_Dummy),
        .I1(dout_vld_reg_0),
        .I2(WLAST_Dummy_reg),
        .I3(WLAST_Dummy_reg_0),
        .I4(D[3]),
        .O(\bus_wide_gen.data_valid_reg_1 ));
  LUT5 #(
    .INIT(32'hDD5D0000)) 
    \bus_wide_gen.data_gen[5].data_buf[95]_i_2 
       (.I0(WVALID_Dummy),
        .I1(dout_vld_reg_0),
        .I2(WLAST_Dummy_reg),
        .I3(WLAST_Dummy_reg_0),
        .I4(D[4]),
        .O(\bus_wide_gen.data_valid_reg_0 ));
  LUT5 #(
    .INIT(32'hDD5D0000)) 
    \bus_wide_gen.data_gen[6].data_buf[111]_i_2 
       (.I0(WVALID_Dummy),
        .I1(dout_vld_reg_0),
        .I2(WLAST_Dummy_reg),
        .I3(WLAST_Dummy_reg_0),
        .I4(D[5]),
        .O(\bus_wide_gen.data_valid_reg ));
  LUT5 #(
    .INIT(32'hDD5D0000)) 
    \bus_wide_gen.data_gen[7].data_buf[127]_i_2 
       (.I0(WVALID_Dummy),
        .I1(dout_vld_reg_0),
        .I2(WLAST_Dummy_reg),
        .I3(WLAST_Dummy_reg_0),
        .I4(p_0_in__0),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.U_ffo_srl_n_6 ),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \fifo_depth_gt1_gen.empty_n_i_1__9 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(empty_n));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(empty_n),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \fifo_depth_gt1_gen.full_n_i_2__8 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I1(pop__1),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.full_n_i_2__8_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(full_n0),
        .Q(if_full_n_0),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__12 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__9 
       (.I0(pop__1),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__7 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(pop__1),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__6 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I3(pop__1),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_2__1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[4]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__12_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__9_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__7_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__6_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(\fifo_depth_gt1_gen.mOutPtr[4]_i_2__1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl__parameterized11 \fifo_srl_gen.U_ffo_srl 
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy(AWVALID_Dummy),
        .E(empty_n_0),
        .Q(Q),
        .SR(SR),
        .WLAST_Dummy_reg(WLAST_Dummy_reg),
        .WLAST_Dummy_reg_0(WLAST_Dummy_reg_0),
        .WLAST_Dummy_reg_1(WLAST_Dummy_reg_1),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(WVALID_Dummy_reg_0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.data_valid_reg_5 ),
        .dout_vld_reg(re),
        .dout_vld_reg_0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .dout_vld_reg_1(dout_vld_reg_0),
        .\fifo_depth_gt1_gen.dout_reg[3]_0 (\fifo_srl_gen.raddr_reg ),
        .\fifo_depth_gt1_gen.empty_n_reg (\fifo_srl_gen.U_ffo_srl_n_4 ),
        .\fifo_depth_gt1_gen.empty_n_reg_0 (\fifo_srl_gen.U_ffo_srl_n_6 ),
        .\fifo_depth_gt1_gen.full_n_reg (\fifo_depth_gt1_gen.full_n_i_2__8_n_0 ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0] (\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .\fifo_srl_gen.raddr1 (\fifo_srl_gen.raddr1 ),
        .\fifo_srl_gen.raddr_reg[0] (if_full_n_0),
        .full_n0(full_n0),
        .in(in),
        .ost_ctrl_valid(ost_ctrl_valid),
        .ost_resp_ready(ost_resp_ready),
        .sel(sel));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_srl_gen.raddr[0]_i_1__3 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \fifo_srl_gen.raddr[1]_i_1__4 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(pop__1),
        .I3(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \fifo_srl_gen.raddr[2]_i_1__4 
       (.I0(pop__1),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(\fifo_srl_gen.raddr_reg [0]),
        .I3(\fifo_srl_gen.raddr_reg [2]),
        .I4(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \fifo_srl_gen.raddr[3]_i_2__4 
       (.I0(\fifo_srl_gen.raddr_reg [1]),
        .I1(pop__1),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(\fifo_srl_gen.raddr_reg [0]),
        .I4(\fifo_srl_gen.raddr_reg [3]),
        .I5(\fifo_srl_gen.raddr_reg [2]),
        .O(\fifo_srl_gen.raddr[3]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_srl_gen.raddr[3]_i_3__3 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .I1(\fifo_srl_gen.raddr_reg [1]),
        .I2(\fifo_srl_gen.raddr_reg [3]),
        .I3(\fifo_srl_gen.raddr_reg [2]),
        .O(\fifo_srl_gen.raddr1 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_4 ),
        .D(\fifo_srl_gen.raddr[0]_i_1__3_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_4 ),
        .D(\fifo_srl_gen.raddr[1]_i_1__4_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_4 ),
        .D(\fifo_srl_gen.raddr[2]_i_1__4_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_4 ),
        .D(\fifo_srl_gen.raddr[3]_i_2__4_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "Pooling_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized18
   (\fifo_depth_gt1_gen.full_n_reg_0 ,
    if_empty_n_0,
    Q,
    SR,
    ap_clk,
    AWVALID_Dummy,
    \aggressive_gen.req_en ,
    \aggressive_gen.rs_req_ready ,
    in);
  output \fifo_depth_gt1_gen.full_n_reg_0 ;
  output if_empty_n_0;
  output [63:0]Q;
  input [0:0]SR;
  input ap_clk;
  input AWVALID_Dummy;
  input \aggressive_gen.req_en ;
  input \aggressive_gen.rs_req_ready ;
  input [63:0]in;

  wire AWVALID_Dummy;
  wire [63:0]Q;
  wire [0:0]SR;
  wire \aggressive_gen.req_en ;
  wire \aggressive_gen.rs_req_ready ;
  wire ap_clk;
  wire dout_vld_i_1__11_n_0;
  wire empty_n;
  wire \fifo_depth_gt1_gen.empty_n_i_1__10_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_1__11_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__10_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__11_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[1]_i_1__10_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[2]_i_1__8_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[3]_i_1__7_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[4]_i_2__2_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ;
  wire \fifo_srl_gen.raddr[0]_i_1__4_n_0 ;
  wire \fifo_srl_gen.raddr[1]_i_1__5_n_0 ;
  wire \fifo_srl_gen.raddr[2]_i_1__5_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_1__5_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_2__5_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_3__4_n_0 ;
  wire [3:0]\fifo_srl_gen.raddr_reg ;
  wire if_empty_n_0;
  wire [63:0]in;
  wire pop__1;
  wire re;
  wire we;

  LUT4 #(
    .INIT(16'hAEEE)) 
    dout_vld_i_1__11
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(if_empty_n_0),
        .I2(\aggressive_gen.rs_req_ready ),
        .I3(\aggressive_gen.req_en ),
        .O(dout_vld_i_1__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__11_n_0),
        .Q(if_empty_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \fifo_depth_gt1_gen.empty_n_i_1__10 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.empty_n_i_1__10_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.empty_n_i_1__10_n_0 ),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'h6666666646666666)) 
    \fifo_depth_gt1_gen.full_n_i_1__11 
       (.I0(we),
        .I1(re),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I5(\fifo_depth_gt1_gen.full_n_i_2__10_n_0 ),
        .O(\fifo_depth_gt1_gen.full_n_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \fifo_depth_gt1_gen.full_n_i_2__10 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.full_n_i_2__10_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.full_n_i_1__11_n_0 ),
        .Q(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__11 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__10 
       (.I0(re),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(AWVALID_Dummy),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__8 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(re),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I4(AWVALID_Dummy),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__7 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I3(re),
        .I4(we),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__7_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__7 
       (.I0(re),
        .I1(AWVALID_Dummy),
        .I2(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .O(empty_n));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_2__2 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[4]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_3__2 
       (.I0(AWVALID_Dummy),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(re),
        .O(pop__1));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__11_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__10_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__8_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__7_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[4]_i_2__2_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl__parameterized13 \fifo_srl_gen.U_ffo_srl 
       (.AWVALID_Dummy(AWVALID_Dummy),
        .Q(\fifo_srl_gen.raddr_reg ),
        .SR(SR),
        .\aggressive_gen.req_en (\aggressive_gen.req_en ),
        .\aggressive_gen.rs_req_ready (\aggressive_gen.rs_req_ready ),
        .ap_clk(ap_clk),
        .\fifo_depth_gt1_gen.dout_reg[4]_0 (\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .\fifo_depth_gt1_gen.dout_reg[67]_0 (Q),
        .\fifo_depth_gt1_gen.dout_reg[67]_1 (\fifo_depth_gt1_gen.full_n_reg_0 ),
        .if_empty_n_0(if_empty_n_0),
        .in(in),
        .re(re),
        .we(we));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_srl_gen.raddr[0]_i_1__4 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \fifo_srl_gen.raddr[1]_i_1__5 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(AWVALID_Dummy),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I4(re),
        .I5(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[1]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \fifo_srl_gen.raddr[2]_i_1__5 
       (.I0(re),
        .I1(we),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(\fifo_srl_gen.raddr_reg [0]),
        .I4(\fifo_srl_gen.raddr_reg [2]),
        .I5(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[2]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAC000)) 
    \fifo_srl_gen.raddr[3]_i_1__5 
       (.I0(\fifo_srl_gen.raddr[3]_i_3__4_n_0 ),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(AWVALID_Dummy),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I4(re),
        .O(\fifo_srl_gen.raddr[3]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \fifo_srl_gen.raddr[3]_i_2__5 
       (.I0(\fifo_srl_gen.raddr_reg [1]),
        .I1(pop__1),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(\fifo_srl_gen.raddr_reg [0]),
        .I4(\fifo_srl_gen.raddr_reg [3]),
        .I5(\fifo_srl_gen.raddr_reg [2]),
        .O(\fifo_srl_gen.raddr[3]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFEFFFEFFFE)) 
    \fifo_srl_gen.raddr[3]_i_3__4 
       (.I0(\fifo_srl_gen.raddr_reg [2]),
        .I1(\fifo_srl_gen.raddr_reg [3]),
        .I2(\fifo_srl_gen.raddr_reg [1]),
        .I3(\fifo_srl_gen.raddr_reg [0]),
        .I4(AWVALID_Dummy),
        .I5(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .O(\fifo_srl_gen.raddr[3]_i_3__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__5_n_0 ),
        .D(\fifo_srl_gen.raddr[0]_i_1__4_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__5_n_0 ),
        .D(\fifo_srl_gen.raddr[1]_i_1__5_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__5_n_0 ),
        .D(\fifo_srl_gen.raddr[2]_i_1__5_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__5_n_0 ),
        .D(\fifo_srl_gen.raddr[3]_i_2__5_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "Pooling_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized20
   (\fifo_depth_gt1_gen.full_n_reg_0 ,
    \bus_wide_gen.ready_for_data ,
    \bus_wide_gen.first_pad ,
    \fifo_depth_gt1_gen.full_n_reg_1 ,
    E,
    \aggressive_gen.req_en ,
    dout_vld_reg_0,
    D,
    m_axi_gmem1_WVALID,
    WLAST_Dummy_reg,
    \fifo_depth_gt1_gen.dout_reg[144] ,
    SR,
    ap_clk,
    \bus_wide_gen.data_valid_reg ,
    if_empty_n,
    WVALID_Dummy,
    \bus_wide_gen.last_pad ,
    p_80_in,
    if_empty_n_0,
    \aggressive_gen.rs_req_ready ,
    \aggressive_gen.flying_req_reg ,
    Q,
    \aggressive_gen.flying_req_reg_0 ,
    m_axi_gmem1_WREADY,
    in);
  output \fifo_depth_gt1_gen.full_n_reg_0 ;
  output \bus_wide_gen.ready_for_data ;
  output \bus_wide_gen.first_pad ;
  output \fifo_depth_gt1_gen.full_n_reg_1 ;
  output [0:0]E;
  output \aggressive_gen.req_en ;
  output dout_vld_reg_0;
  output [3:0]D;
  output m_axi_gmem1_WVALID;
  output [0:0]WLAST_Dummy_reg;
  output [144:0]\fifo_depth_gt1_gen.dout_reg[144] ;
  input [0:0]SR;
  input ap_clk;
  input \bus_wide_gen.data_valid_reg ;
  input if_empty_n;
  input WVALID_Dummy;
  input \bus_wide_gen.last_pad ;
  input p_80_in;
  input if_empty_n_0;
  input \aggressive_gen.rs_req_ready ;
  input \aggressive_gen.flying_req_reg ;
  input [4:0]Q;
  input \aggressive_gen.flying_req_reg_0 ;
  input m_axi_gmem1_WREADY;
  input [144:0]in;

  wire [3:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [0:0]WLAST_Dummy_reg;
  wire WVALID_Dummy;
  wire \aggressive_gen.data_en ;
  wire \aggressive_gen.fifo_valid ;
  wire \aggressive_gen.flying_req_reg ;
  wire \aggressive_gen.flying_req_reg_0 ;
  wire \aggressive_gen.req_en ;
  wire \aggressive_gen.rs_req_ready ;
  wire ap_clk;
  wire \bus_wide_gen.data_valid_reg ;
  wire \bus_wide_gen.first_pad ;
  wire \bus_wide_gen.last_pad ;
  wire \bus_wide_gen.ready_for_data ;
  wire dout_vld_i_1__12_n_0;
  wire dout_vld_reg_0;
  wire empty_n;
  wire [144:0]\fifo_depth_gt1_gen.dout_reg[144] ;
  wire \fifo_depth_gt1_gen.empty_n_i_1__11_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_1__12_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__9_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_1 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__10_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[1]_i_1__11_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[2]_i_1__9_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[3]_i_1__8_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[4]_i_2__3_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ;
  wire \fifo_srl_gen.raddr1__1 ;
  wire \fifo_srl_gen.raddr[0]_i_1__5_n_0 ;
  wire \fifo_srl_gen.raddr[1]_i_1__6_n_0 ;
  wire \fifo_srl_gen.raddr[2]_i_1__6_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_1__6_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_2__6_n_0 ;
  wire [3:0]\fifo_srl_gen.raddr_reg ;
  wire if_empty_n;
  wire if_empty_n_0;
  wire [144:0]in;
  wire m_axi_gmem1_WREADY;
  wire m_axi_gmem1_WVALID;
  wire p_80_in;
  wire pop__1;
  wire re;
  wire we;

  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'hBAFFAAAA)) 
    \bus_wide_gen.data_valid_i_1__0 
       (.I0(p_80_in),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(\bus_wide_gen.data_valid_reg ),
        .I3(if_empty_n),
        .I4(WVALID_Dummy),
        .O(\fifo_depth_gt1_gen.full_n_reg_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \bus_wide_gen.first_pad_i_1 
       (.I0(\bus_wide_gen.ready_for_data ),
        .I1(\bus_wide_gen.last_pad ),
        .O(\bus_wide_gen.first_pad ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    dout_vld_i_1__12
       (.I0(re),
        .I1(\aggressive_gen.data_en ),
        .I2(\aggressive_gen.flying_req_reg ),
        .I3(m_axi_gmem1_WREADY),
        .I4(\aggressive_gen.fifo_valid ),
        .O(dout_vld_i_1__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__12_n_0),
        .Q(\aggressive_gen.fifo_valid ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \fifo_depth_gt1_gen.empty_n_i_1__11 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.empty_n_i_1__11_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.empty_n_i_1__11_n_0 ),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(SR));
  LUT3 #(
    .INIT(8'h60)) 
    \fifo_depth_gt1_gen.full_n_i_1__12 
       (.I0(we),
        .I1(re),
        .I2(\fifo_depth_gt1_gen.full_n_i_2__9_n_0 ),
        .O(\fifo_depth_gt1_gen.full_n_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \fifo_depth_gt1_gen.full_n_i_2__9 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I1(pop__1),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.full_n_i_2__9_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.full_n_i_1__12_n_0 ),
        .Q(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__10 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__11 
       (.I0(re),
        .I1(we),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'hE7EE1811)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__9 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(re),
        .I3(we),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__8 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I3(re),
        .I4(we),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__8 
       (.I0(re),
        .I1(we),
        .O(empty_n));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_2__3 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[4]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_3__3 
       (.I0(we),
        .I1(re),
        .O(pop__1));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__10_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__11_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__9_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__8_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[4]_i_2__3_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl__parameterized15 \fifo_srl_gen.U_ffo_srl 
       (.D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .WLAST_Dummy_reg(WLAST_Dummy_reg),
        .\aggressive_gen.data_en (\aggressive_gen.data_en ),
        .\aggressive_gen.fifo_valid (\aggressive_gen.fifo_valid ),
        .\aggressive_gen.flying_req_reg (\aggressive_gen.flying_req_reg ),
        .\aggressive_gen.flying_req_reg_0 (\aggressive_gen.flying_req_reg_0 ),
        .\aggressive_gen.req_en (\aggressive_gen.req_en ),
        .\aggressive_gen.rs_req_ready (\aggressive_gen.rs_req_ready ),
        .ap_clk(ap_clk),
        .dout_vld_reg(dout_vld_reg_0),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .\fifo_depth_gt1_gen.dout_reg[144]_0 (\fifo_depth_gt1_gen.dout_reg[144] ),
        .\fifo_depth_gt1_gen.dout_reg[144]_1 (\fifo_depth_gt1_gen.full_n_reg_0 ),
        .\fifo_depth_gt1_gen.dout_reg[144]_2 (\bus_wide_gen.data_valid_reg ),
        .\fifo_depth_gt1_gen.dout_reg[144]_3 (\fifo_srl_gen.raddr_reg ),
        .if_empty_n_0(if_empty_n_0),
        .in(in),
        .m_axi_gmem1_WREADY(m_axi_gmem1_WREADY),
        .re(re),
        .we(we));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_srl_gen.raddr[0]_i_1__5 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'hAA6A5595)) 
    \fifo_srl_gen.raddr[1]_i_1__6 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(we),
        .I3(re),
        .I4(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[1]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \fifo_srl_gen.raddr[2]_i_1__6 
       (.I0(re),
        .I1(we),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(\fifo_srl_gen.raddr_reg [0]),
        .I4(\fifo_srl_gen.raddr_reg [2]),
        .I5(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[2]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \fifo_srl_gen.raddr[3]_i_1__6 
       (.I0(\fifo_srl_gen.raddr1__1 ),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(we),
        .I3(re),
        .O(\fifo_srl_gen.raddr[3]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \fifo_srl_gen.raddr[3]_i_2__6 
       (.I0(\fifo_srl_gen.raddr_reg [1]),
        .I1(pop__1),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(\fifo_srl_gen.raddr_reg [0]),
        .I4(\fifo_srl_gen.raddr_reg [3]),
        .I5(\fifo_srl_gen.raddr_reg [2]),
        .O(\fifo_srl_gen.raddr[3]_i_2__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_srl_gen.raddr[3]_i_3__5 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .I1(\fifo_srl_gen.raddr_reg [1]),
        .I2(\fifo_srl_gen.raddr_reg [3]),
        .I3(\fifo_srl_gen.raddr_reg [2]),
        .O(\fifo_srl_gen.raddr1__1 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__6_n_0 ),
        .D(\fifo_srl_gen.raddr[0]_i_1__5_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__6_n_0 ),
        .D(\fifo_srl_gen.raddr[1]_i_1__6_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__6_n_0 ),
        .D(\fifo_srl_gen.raddr[2]_i_1__6_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__6_n_0 ),
        .D(\fifo_srl_gen.raddr[3]_i_2__6_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h80)) 
    m_axi_gmem1_WVALID_INST_0
       (.I0(\aggressive_gen.flying_req_reg ),
        .I1(\aggressive_gen.fifo_valid ),
        .I2(\aggressive_gen.data_en ),
        .O(m_axi_gmem1_WVALID));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hB0FF)) 
    mem_reg_i_3
       (.I0(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I1(\bus_wide_gen.data_valid_reg ),
        .I2(if_empty_n),
        .I3(WVALID_Dummy),
        .O(\bus_wide_gen.ready_for_data ));
endmodule

(* ORIG_REF_NAME = "Pooling_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized6
   (gmem1_WREADY,
    E,
    \bus_wide_gen.offset_pack_reg_reg[29] ,
    dout_vld_reg_0,
    \bus_wide_gen.last_beat_set_reg ,
    \bus_wide_gen.offset_valid_reg ,
    \bus_wide_gen.offset_valid_reg_0 ,
    p_0_in__0,
    D,
    \bus_wide_gen.single_beat_reg ,
    \bus_wide_gen.last_beat_set_reg_0 ,
    \bus_wide_gen.first_beat_set_reg ,
    dout,
    SR,
    ap_clk,
    \bus_wide_gen.ready_for_data ,
    \raddr_reg_reg[0] ,
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ,
    p_85_in,
    \bus_wide_gen.data_gen[0].strb_buf_reg[0] ,
    Q,
    \bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ,
    \bus_wide_gen.offset_valid_reg_1 ,
    \bus_wide_gen.offset_valid_reg_2 ,
    \bus_wide_gen.offset_empty_n ,
    out_TOP_WREADY,
    \bus_wide_gen.first_pad_reg ,
    if_empty_n,
    WVALID_Dummy,
    p_81_in,
    \bus_wide_gen.data_gen[7].data_buf_reg[112] ,
    \bus_wide_gen.first_beat_set_reg_0 ,
    \bus_wide_gen.last_beat_set ,
    ap_rst_n,
    we,
    mem_reg);
  output gmem1_WREADY;
  output [0:0]E;
  output \bus_wide_gen.offset_pack_reg_reg[29] ;
  output [0:0]dout_vld_reg_0;
  output \bus_wide_gen.last_beat_set_reg ;
  output \bus_wide_gen.offset_valid_reg ;
  output [0:0]\bus_wide_gen.offset_valid_reg_0 ;
  output p_0_in__0;
  output [6:0]D;
  output \bus_wide_gen.single_beat_reg ;
  output \bus_wide_gen.last_beat_set_reg_0 ;
  output \bus_wide_gen.first_beat_set_reg ;
  output [17:0]dout;
  input [0:0]SR;
  input ap_clk;
  input \bus_wide_gen.ready_for_data ;
  input \raddr_reg_reg[0] ;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  input p_85_in;
  input \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  input [5:0]Q;
  input \bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ;
  input \bus_wide_gen.offset_valid_reg_1 ;
  input \bus_wide_gen.offset_valid_reg_2 ;
  input \bus_wide_gen.offset_empty_n ;
  input out_TOP_WREADY;
  input \bus_wide_gen.first_pad_reg ;
  input if_empty_n;
  input WVALID_Dummy;
  input p_81_in;
  input [6:0]\bus_wide_gen.data_gen[7].data_buf_reg[112] ;
  input \bus_wide_gen.first_beat_set_reg_0 ;
  input \bus_wide_gen.last_beat_set ;
  input ap_rst_n;
  input we;
  input [7:0]mem_reg;

  wire [6:0]D;
  wire [0:0]E;
  wire [5:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  wire \bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ;
  wire [6:0]\bus_wide_gen.data_gen[7].data_buf_reg[112] ;
  wire \bus_wide_gen.first_beat_set_i_2_n_0 ;
  wire \bus_wide_gen.first_beat_set_reg ;
  wire \bus_wide_gen.first_beat_set_reg_0 ;
  wire \bus_wide_gen.first_pad_reg ;
  wire \bus_wide_gen.last_beat_set ;
  wire \bus_wide_gen.last_beat_set_reg ;
  wire \bus_wide_gen.last_beat_set_reg_0 ;
  wire \bus_wide_gen.offset_empty_n ;
  wire \bus_wide_gen.offset_pack_reg_reg[29] ;
  wire \bus_wide_gen.offset_valid_reg ;
  wire [0:0]\bus_wide_gen.offset_valid_reg_0 ;
  wire \bus_wide_gen.offset_valid_reg_1 ;
  wire \bus_wide_gen.offset_valid_reg_2 ;
  wire \bus_wide_gen.pad_oh_reg[4]_i_2_n_0 ;
  wire \bus_wide_gen.pad_oh_reg[7]_i_3_n_0 ;
  wire \bus_wide_gen.ready_for_data ;
  wire \bus_wide_gen.single_beat_reg ;
  wire [17:0]dout;
  wire dout_vld_i_1__5_n_0;
  wire [0:0]dout_vld_reg_0;
  wire empty_n;
  wire empty_n0;
  wire \fifo_depth_gt1_gen.dout[33]_i_4_n_0 ;
  wire \fifo_depth_gt1_gen.dout[33]_i_5_n_0 ;
  wire \fifo_depth_gt1_gen.dout[33]_i_6_n_0 ;
  wire \fifo_depth_gt1_gen.dout[33]_i_7_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_i_2__4_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_i_3__2_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__6_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__4_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[7] ;
  wire [6:0]\fifo_mem_gen.raddr ;
  wire \fifo_mem_gen.waddr[2]_i_2_n_0 ;
  wire \fifo_mem_gen.waddr[6]_i_2_n_0 ;
  wire [6:0]\fifo_mem_gen.wnext ;
  wire full_n0;
  wire gmem1_WREADY;
  wire if_empty_n;
  wire [7:0]mem_reg;
  wire out_TOP_WREADY;
  wire p_0_in__0;
  wire p_81_in;
  wire p_85_in;
  wire plusOp_carry__0_i_1_n_0;
  wire plusOp_carry__0_i_2_n_0;
  wire plusOp_carry__0_i_3_n_0;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__0_n_5;
  wire plusOp_carry__0_n_6;
  wire plusOp_carry__0_n_7;
  wire plusOp_carry_i_1_n_0;
  wire plusOp_carry_i_2_n_0;
  wire plusOp_carry_i_3_n_0;
  wire plusOp_carry_i_4_n_0;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire plusOp_carry_n_4;
  wire plusOp_carry_n_5;
  wire plusOp_carry_n_6;
  wire plusOp_carry_n_7;
  wire [6:0]raddr;
  wire \raddr_reg_reg[0] ;
  wire [6:0]waddr;
  wire wdata_valid;
  wire we;
  wire [3:2]NLW_plusOp_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_plusOp_carry__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h200020002000A000)) 
    \bus_wide_gen.data_gen[0].data_buf[15]_i_2 
       (.I0(\bus_wide_gen.ready_for_data ),
        .I1(p_85_in),
        .I2(wdata_valid),
        .I3(\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .I4(Q[5]),
        .I5(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'hF2222222F0000000)) 
    \bus_wide_gen.data_gen[7].data_buf[127]_i_3 
       (.I0(wdata_valid),
        .I1(\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .I2(\bus_wide_gen.pad_oh_reg[7]_i_3_n_0 ),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(\bus_wide_gen.data_gen[7].data_buf_reg[112] [6]),
        .O(p_0_in__0));
  LUT4 #(
    .INIT(16'hFF2F)) 
    \bus_wide_gen.first_beat_set_i_1 
       (.I0(\bus_wide_gen.first_beat_set_reg_0 ),
        .I1(\bus_wide_gen.offset_valid_reg ),
        .I2(ap_rst_n),
        .I3(\bus_wide_gen.first_beat_set_i_2_n_0 ),
        .O(\bus_wide_gen.first_beat_set_reg ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'hA8000000)) 
    \bus_wide_gen.first_beat_set_i_2 
       (.I0(\raddr_reg_reg[0] ),
        .I1(\bus_wide_gen.offset_valid_reg_1 ),
        .I2(\bus_wide_gen.offset_valid_reg_2 ),
        .I3(\bus_wide_gen.ready_for_data ),
        .I4(\bus_wide_gen.offset_pack_reg_reg[29] ),
        .O(\bus_wide_gen.first_beat_set_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \bus_wide_gen.last_beat_set_i_1 
       (.I0(\bus_wide_gen.offset_valid_reg_1 ),
        .I1(\bus_wide_gen.offset_valid_reg ),
        .I2(\bus_wide_gen.last_beat_set ),
        .I3(ap_rst_n),
        .I4(\bus_wide_gen.first_beat_set_i_2_n_0 ),
        .O(\bus_wide_gen.last_beat_set_reg_0 ));
  LUT6 #(
    .INIT(64'h8A00AAAA00000000)) 
    \bus_wide_gen.len_cnt_buf[0]_i_1 
       (.I0(\raddr_reg_reg[0] ),
        .I1(out_TOP_WREADY),
        .I2(\bus_wide_gen.first_pad_reg ),
        .I3(if_empty_n),
        .I4(WVALID_Dummy),
        .I5(\bus_wide_gen.offset_pack_reg_reg[29] ),
        .O(\bus_wide_gen.offset_valid_reg ));
  LUT2 #(
    .INIT(4'h8)) 
    \bus_wide_gen.offset_pack_reg[33]_i_1 
       (.I0(\bus_wide_gen.last_beat_set_reg ),
        .I1(\bus_wide_gen.offset_empty_n ),
        .O(dout_vld_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'hA800FFFF)) 
    \bus_wide_gen.offset_pack_reg[33]_i_2 
       (.I0(\bus_wide_gen.offset_pack_reg_reg[29] ),
        .I1(\bus_wide_gen.offset_valid_reg_1 ),
        .I2(\bus_wide_gen.offset_valid_reg_2 ),
        .I3(\bus_wide_gen.ready_for_data ),
        .I4(\raddr_reg_reg[0] ),
        .O(\bus_wide_gen.last_beat_set_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFF777F0000)) 
    \bus_wide_gen.offset_valid_i_1 
       (.I0(\bus_wide_gen.offset_pack_reg_reg[29] ),
        .I1(\bus_wide_gen.ready_for_data ),
        .I2(\bus_wide_gen.offset_valid_reg_2 ),
        .I3(\bus_wide_gen.offset_valid_reg_1 ),
        .I4(\raddr_reg_reg[0] ),
        .I5(\bus_wide_gen.offset_empty_n ),
        .O(\bus_wide_gen.single_beat_reg ));
  LUT6 #(
    .INIT(64'h01000000FF000000)) 
    \bus_wide_gen.pad_oh_reg[1]_i_1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .I4(wdata_valid),
        .I5(p_85_in),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h2222F2220000F000)) 
    \bus_wide_gen.pad_oh_reg[2]_i_1 
       (.I0(wdata_valid),
        .I1(\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .I2(\bus_wide_gen.pad_oh_reg[4]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(\bus_wide_gen.data_gen[7].data_buf_reg[112] [0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h2222F2220000F000)) 
    \bus_wide_gen.pad_oh_reg[3]_i_1 
       (.I0(wdata_valid),
        .I1(\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .I2(\bus_wide_gen.pad_oh_reg[4]_i_2_n_0 ),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(\bus_wide_gen.data_gen[7].data_buf_reg[112] [1]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hF2222222F0000000)) 
    \bus_wide_gen.pad_oh_reg[4]_i_1 
       (.I0(wdata_valid),
        .I1(\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .I2(\bus_wide_gen.pad_oh_reg[4]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(\bus_wide_gen.data_gen[7].data_buf_reg[112] [2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \bus_wide_gen.pad_oh_reg[4]_i_2 
       (.I0(wdata_valid),
        .I1(\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .I2(\bus_wide_gen.first_beat_set_reg_0 ),
        .I3(\raddr_reg_reg[0] ),
        .I4(Q[5]),
        .O(\bus_wide_gen.pad_oh_reg[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44000000F0F00000)) 
    \bus_wide_gen.pad_oh_reg[5]_i_1 
       (.I0(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ),
        .I1(Q[5]),
        .I2(\bus_wide_gen.data_gen[7].data_buf_reg[112] [3]),
        .I3(p_85_in),
        .I4(wdata_valid),
        .I5(\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h2222F2220000F000)) 
    \bus_wide_gen.pad_oh_reg[6]_i_1 
       (.I0(wdata_valid),
        .I1(\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .I2(\bus_wide_gen.pad_oh_reg[7]_i_3_n_0 ),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(\bus_wide_gen.data_gen[7].data_buf_reg[112] [4]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h8A00AAAA00000000)) 
    \bus_wide_gen.pad_oh_reg[7]_i_1 
       (.I0(\raddr_reg_reg[0] ),
        .I1(out_TOP_WREADY),
        .I2(\bus_wide_gen.first_pad_reg ),
        .I3(if_empty_n),
        .I4(WVALID_Dummy),
        .I5(wdata_valid),
        .O(\bus_wide_gen.offset_valid_reg_0 ));
  LUT6 #(
    .INIT(64'h2222F2220000F000)) 
    \bus_wide_gen.pad_oh_reg[7]_i_2 
       (.I0(wdata_valid),
        .I1(\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .I2(\bus_wide_gen.pad_oh_reg[7]_i_3_n_0 ),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(\bus_wide_gen.data_gen[7].data_buf_reg[112] [5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \bus_wide_gen.pad_oh_reg[7]_i_3 
       (.I0(wdata_valid),
        .I1(\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .I2(\bus_wide_gen.first_beat_set_reg_0 ),
        .I3(\raddr_reg_reg[0] ),
        .I4(Q[5]),
        .O(\bus_wide_gen.pad_oh_reg[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'hAEEE)) 
    dout_vld_i_1__5
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(wdata_valid),
        .I2(\raddr_reg_reg[0] ),
        .I3(\bus_wide_gen.ready_for_data ),
        .O(dout_vld_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__5_n_0),
        .Q(wdata_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF80)) 
    \fifo_depth_gt1_gen.dout[33]_i_2 
       (.I0(Q[1]),
        .I1(p_81_in),
        .I2(\fifo_depth_gt1_gen.dout[33]_i_4_n_0 ),
        .I3(\fifo_depth_gt1_gen.dout[33]_i_5_n_0 ),
        .I4(\fifo_depth_gt1_gen.dout[33]_i_6_n_0 ),
        .I5(\fifo_depth_gt1_gen.dout[33]_i_7_n_0 ),
        .O(\bus_wide_gen.offset_pack_reg_reg[29] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \fifo_depth_gt1_gen.dout[33]_i_4 
       (.I0(D[0]),
        .I1(D[1]),
        .I2(Q[2]),
        .I3(D[4]),
        .I4(Q[0]),
        .I5(D[5]),
        .O(\fifo_depth_gt1_gen.dout[33]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h01FF0000)) 
    \fifo_depth_gt1_gen.dout[33]_i_5 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(p_81_in),
        .I4(p_0_in__0),
        .O(\fifo_depth_gt1_gen.dout[33]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00080000)) 
    \fifo_depth_gt1_gen.dout[33]_i_6 
       (.I0(p_81_in),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(D[3]),
        .O(\fifo_depth_gt1_gen.dout[33]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0808080000000800)) 
    \fifo_depth_gt1_gen.dout[33]_i_7 
       (.I0(p_81_in),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(D[6]),
        .I4(Q[2]),
        .I5(D[2]),
        .O(\fifo_depth_gt1_gen.dout[33]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFB)) 
    \fifo_depth_gt1_gen.empty_n_i_1__3 
       (.I0(\fifo_depth_gt1_gen.empty_n_i_2__4_n_0 ),
        .I1(\fifo_depth_gt1_gen.empty_n_i_3__2_n_0 ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[7] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6] ),
        .O(empty_n0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \fifo_depth_gt1_gen.empty_n_i_2__4 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .O(\fifo_depth_gt1_gen.empty_n_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hEEAEAEAE)) 
    \fifo_depth_gt1_gen.empty_n_i_3__2 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(wdata_valid),
        .I3(\raddr_reg_reg[0] ),
        .I4(\bus_wide_gen.ready_for_data ),
        .O(\fifo_depth_gt1_gen.empty_n_i_3__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(empty_n0),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    \fifo_depth_gt1_gen.full_n_i_1__8 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I3(\fifo_depth_gt1_gen.empty_n_i_3__2_n_0 ),
        .I4(\fifo_depth_gt1_gen.full_n_i_2__6_n_0 ),
        .O(full_n0));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \fifo_depth_gt1_gen.full_n_i_2__6 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[7] ),
        .O(\fifo_depth_gt1_gen.full_n_i_2__6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(full_n0),
        .Q(gmem1_WREADY),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__4 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'h8F0070FF)) 
    \fifo_depth_gt1_gen.mOutPtr[7]_i_1__0 
       (.I0(\bus_wide_gen.ready_for_data ),
        .I1(\raddr_reg_reg[0] ),
        .I2(wdata_valid),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .O(empty_n));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__4_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(plusOp_carry_n_7),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(plusOp_carry_n_6),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(plusOp_carry_n_5),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(plusOp_carry_n_4),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(plusOp_carry__0_n_7),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(plusOp_carry__0_n_6),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(plusOp_carry__0_n_5),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[7] ),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_mem \fifo_mem_gen.U_ffo_mem 
       (.Q(waddr),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.ready_for_data (\bus_wide_gen.ready_for_data ),
        .dout(dout),
        .\fifo_mem_gen.raddr (\fifo_mem_gen.raddr ),
        .mem_reg_0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .mem_reg_1(mem_reg),
        .raddr(raddr),
        .\raddr_reg_reg[0]_0 (\raddr_reg_reg[0] ),
        .wdata_valid(wdata_valid),
        .we(we));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[0]),
        .Q(\fifo_mem_gen.raddr [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[1]),
        .Q(\fifo_mem_gen.raddr [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[2]),
        .Q(\fifo_mem_gen.raddr [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[3]),
        .Q(\fifo_mem_gen.raddr [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[4]),
        .Q(\fifo_mem_gen.raddr [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[5]),
        .Q(\fifo_mem_gen.raddr [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[6]),
        .Q(\fifo_mem_gen.raddr [6]),
        .R(SR));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \fifo_mem_gen.waddr[0]_i_1__0 
       (.I0(\fifo_mem_gen.waddr[6]_i_2_n_0 ),
        .I1(waddr[0]),
        .I2(waddr[4]),
        .I3(waddr[3]),
        .I4(waddr[6]),
        .I5(waddr[5]),
        .O(\fifo_mem_gen.wnext [0]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h0FB0)) 
    \fifo_mem_gen.waddr[1]_i_1__0 
       (.I0(\fifo_mem_gen.waddr[2]_i_2_n_0 ),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .O(\fifo_mem_gen.wnext [1]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h4FA0)) 
    \fifo_mem_gen.waddr[2]_i_1__0 
       (.I0(waddr[0]),
        .I1(\fifo_mem_gen.waddr[2]_i_2_n_0 ),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\fifo_mem_gen.wnext [2]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \fifo_mem_gen.waddr[2]_i_2 
       (.I0(waddr[4]),
        .I1(waddr[3]),
        .I2(waddr[6]),
        .I3(waddr[5]),
        .O(\fifo_mem_gen.waddr[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \fifo_mem_gen.waddr[3]_i_1__0 
       (.I0(waddr[6]),
        .I1(waddr[5]),
        .I2(waddr[4]),
        .I3(\fifo_mem_gen.waddr[6]_i_2_n_0 ),
        .I4(waddr[0]),
        .I5(waddr[3]),
        .O(\fifo_mem_gen.wnext [3]));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \fifo_mem_gen.waddr[4]_i_1__0 
       (.I0(\fifo_mem_gen.waddr[6]_i_2_n_0 ),
        .I1(waddr[6]),
        .I2(waddr[5]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[4]),
        .O(\fifo_mem_gen.wnext [4]));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \fifo_mem_gen.waddr[5]_i_1__0 
       (.I0(waddr[6]),
        .I1(waddr[0]),
        .I2(waddr[5]),
        .I3(\fifo_mem_gen.waddr[6]_i_2_n_0 ),
        .I4(waddr[4]),
        .I5(waddr[3]),
        .O(\fifo_mem_gen.wnext [5]));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \fifo_mem_gen.waddr[6]_i_1__0 
       (.I0(waddr[3]),
        .I1(waddr[4]),
        .I2(\fifo_mem_gen.waddr[6]_i_2_n_0 ),
        .I3(waddr[5]),
        .I4(waddr[0]),
        .I5(waddr[6]),
        .O(\fifo_mem_gen.wnext [6]));
  LUT2 #(
    .INIT(4'h7)) 
    \fifo_mem_gen.waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .O(\fifo_mem_gen.waddr[6]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[0] 
       (.C(ap_clk),
        .CE(we),
        .D(\fifo_mem_gen.wnext [0]),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[1] 
       (.C(ap_clk),
        .CE(we),
        .D(\fifo_mem_gen.wnext [1]),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[2] 
       (.C(ap_clk),
        .CE(we),
        .D(\fifo_mem_gen.wnext [2]),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[3] 
       (.C(ap_clk),
        .CE(we),
        .D(\fifo_mem_gen.wnext [3]),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[4] 
       (.C(ap_clk),
        .CE(we),
        .D(\fifo_mem_gen.wnext [4]),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[5] 
       (.C(ap_clk),
        .CE(we),
        .D(\fifo_mem_gen.wnext [5]),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[6] 
       (.C(ap_clk),
        .CE(we),
        .D(\fifo_mem_gen.wnext [6]),
        .Q(waddr[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .DI({\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ,\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ,\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ,\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] }),
        .O({plusOp_carry_n_4,plusOp_carry_n_5,plusOp_carry_n_6,plusOp_carry_n_7}),
        .S({plusOp_carry_i_1_n_0,plusOp_carry_i_2_n_0,plusOp_carry_i_3_n_0,plusOp_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({NLW_plusOp_carry__0_CO_UNCONNECTED[3:2],plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6] ,\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5] }),
        .O({NLW_plusOp_carry__0_O_UNCONNECTED[3],plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .S({1'b0,plusOp_carry__0_i_1_n_0,plusOp_carry__0_i_2_n_0,plusOp_carry__0_i_3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    plusOp_carry__0_i_1
       (.I0(\fifo_depth_gt1_gen.empty_n_i_3__2_n_0 ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[7] ),
        .O(plusOp_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    plusOp_carry__0_i_2
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6] ),
        .I1(\fifo_depth_gt1_gen.empty_n_i_3__2_n_0 ),
        .O(plusOp_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    plusOp_carry__0_i_3
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5] ),
        .I1(\fifo_depth_gt1_gen.empty_n_i_3__2_n_0 ),
        .O(plusOp_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    plusOp_carry_i_1
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I1(\fifo_depth_gt1_gen.empty_n_i_3__2_n_0 ),
        .O(plusOp_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    plusOp_carry_i_2
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.empty_n_i_3__2_n_0 ),
        .O(plusOp_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    plusOp_carry_i_3
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I1(\fifo_depth_gt1_gen.empty_n_i_3__2_n_0 ),
        .O(plusOp_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    plusOp_carry_i_4
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I1(\fifo_depth_gt1_gen.empty_n_i_3__2_n_0 ),
        .O(plusOp_carry_i_4_n_0));
endmodule

(* ORIG_REF_NAME = "Pooling_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized8
   (\fifo_depth_gt1_gen.full_n_reg_0 ,
    \bus_wide_gen.offset_empty_n ,
    we,
    p_81_in,
    p_85_in,
    \bus_wide_gen.offset_pack_reg_reg[32] ,
    tmp_valid_reg,
    \fifo_depth_gt1_gen.dout_reg[33] ,
    SR,
    ap_clk,
    AWREADY_Dummy,
    \data_p2_reg[81] ,
    if_empty_n_0,
    wrsp_ready,
    \fifo_depth_gt1_gen.dout_reg[0] ,
    \fifo_depth_gt1_gen.dout_reg[0]_0 ,
    \bus_wide_gen.ready_for_data ,
    \fifo_depth_gt1_gen.dout_reg[0]_1 ,
    \fifo_depth_gt1_gen.dout_reg[0]_2 ,
    \bus_wide_gen.data_gen[0].strb_buf_reg[0] ,
    Q,
    dout_vld_reg_0,
    \fifo_depth_gt1_gen.dout_reg[33]_0 ,
    \fifo_depth_gt1_gen.dout_reg[27] );
  output \fifo_depth_gt1_gen.full_n_reg_0 ;
  output \bus_wide_gen.offset_empty_n ;
  output we;
  output p_81_in;
  output p_85_in;
  output \bus_wide_gen.offset_pack_reg_reg[32] ;
  output [0:0]tmp_valid_reg;
  output [33:0]\fifo_depth_gt1_gen.dout_reg[33] ;
  input [0:0]SR;
  input ap_clk;
  input AWREADY_Dummy;
  input \data_p2_reg[81] ;
  input if_empty_n_0;
  input wrsp_ready;
  input \fifo_depth_gt1_gen.dout_reg[0] ;
  input \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  input \bus_wide_gen.ready_for_data ;
  input \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_2 ;
  input \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  input [1:0]Q;
  input dout_vld_reg_0;
  input [2:0]\fifo_depth_gt1_gen.dout_reg[33]_0 ;
  input [1:0]\fifo_depth_gt1_gen.dout_reg[27] ;

  wire AWREADY_Dummy;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  wire \bus_wide_gen.offset_empty_n ;
  wire \bus_wide_gen.offset_pack_reg_reg[32] ;
  wire \bus_wide_gen.ready_for_data ;
  wire \data_p2_reg[81] ;
  wire dout_vld_i_1__6_n_0;
  wire dout_vld_reg_0;
  wire empty_n;
  wire \fifo_depth_gt1_gen.dout_reg[0] ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_2 ;
  wire [1:0]\fifo_depth_gt1_gen.dout_reg[27] ;
  wire [33:0]\fifo_depth_gt1_gen.dout_reg[33] ;
  wire [2:0]\fifo_depth_gt1_gen.dout_reg[33]_0 ;
  wire \fifo_depth_gt1_gen.empty_n_i_1__6_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_1__6_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__5_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__6_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[1]_i_1__6_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[2]_i_1__4_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[3]_i_1__4_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[4]_i_2__0_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[4]_i_3__0_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[4]_i_4__0_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ;
  wire \fifo_srl_gen.raddr[0]_i_1__1_n_0 ;
  wire \fifo_srl_gen.raddr[1]_i_1__2_n_0 ;
  wire \fifo_srl_gen.raddr[2]_i_1__2_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_1__2_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_2__2_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_3__2_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_4__0_n_0 ;
  wire [3:0]\fifo_srl_gen.raddr_reg ;
  wire if_empty_n_0;
  wire p_81_in;
  wire p_85_in;
  wire re;
  wire [0:0]tmp_valid_reg;
  wire we;
  wire we_0;
  wire wrsp_ready;

  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[81]_i_1__0 
       (.I0(\data_p2_reg[81] ),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(AWREADY_Dummy),
        .O(tmp_valid_reg));
  LUT3 #(
    .INIT(8'hDC)) 
    dout_vld_i_1__6
       (.I0(dout_vld_reg_0),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(\bus_wide_gen.offset_empty_n ),
        .O(dout_vld_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__6_n_0),
        .Q(\bus_wide_gen.offset_empty_n ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \fifo_depth_gt1_gen.empty_n_i_1__6 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr[4]_i_3__0_n_0 ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .O(\fifo_depth_gt1_gen.empty_n_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.empty_n_i_1__6_n_0 ),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'h6666666466666666)) 
    \fifo_depth_gt1_gen.full_n_i_1__6 
       (.I0(we_0),
        .I1(re),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I4(\fifo_depth_gt1_gen.full_n_i_2__5_n_0 ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .O(\fifo_depth_gt1_gen.full_n_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \fifo_depth_gt1_gen.full_n_i_2__5 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .O(\fifo_depth_gt1_gen.full_n_i_2__5_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.full_n_i_1__6_n_0 ),
        .Q(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__6 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F00800080FF7F)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__6 
       (.I0(AWREADY_Dummy),
        .I1(\data_p2_reg[81] ),
        .I2(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I3(re),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'hDF20F20D)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__4 
       (.I0(we_0),
        .I1(re),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hDFFF2000FFF2000D)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__4 
       (.I0(we_0),
        .I1(re),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__4 
       (.I0(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I1(\data_p2_reg[81] ),
        .I2(AWREADY_Dummy),
        .I3(re),
        .O(empty_n));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_2__0 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr[4]_i_3__0_n_0 ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0888AAAA0000AAAA)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_3__0 
       (.I0(we_0),
        .I1(\fifo_depth_gt1_gen.dout_reg[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr[4]_i_4__0_n_0 ),
        .I3(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I4(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I5(\bus_wide_gen.offset_empty_n ),
        .O(\fifo_depth_gt1_gen.mOutPtr[4]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hA800)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_4__0 
       (.I0(\fifo_depth_gt1_gen.dout_reg[0] ),
        .I1(\fifo_depth_gt1_gen.dout_reg[0]_1 ),
        .I2(\fifo_depth_gt1_gen.dout_reg[0]_2 ),
        .I3(\bus_wide_gen.ready_for_data ),
        .O(\fifo_depth_gt1_gen.mOutPtr[4]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__6_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__6_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__4_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__4_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[4]_i_2__0_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl__parameterized3 \fifo_srl_gen.U_ffo_srl 
       (.AWREADY_Dummy(AWREADY_Dummy),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .\bus_wide_gen.data_gen[0].strb_buf_reg[0] (\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .\bus_wide_gen.offset_pack_reg_reg[32] (\bus_wide_gen.offset_pack_reg_reg[32] ),
        .\bus_wide_gen.ready_for_data (\bus_wide_gen.ready_for_data ),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (\fifo_depth_gt1_gen.full_n_reg_0 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_1 (\data_p2_reg[81] ),
        .\fifo_depth_gt1_gen.dout_reg[0]_2 (\bus_wide_gen.offset_empty_n ),
        .\fifo_depth_gt1_gen.dout_reg[0]_3 (\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_4 (\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_5 (\fifo_depth_gt1_gen.dout_reg[0] ),
        .\fifo_depth_gt1_gen.dout_reg[0]_6 (\fifo_depth_gt1_gen.dout_reg[0]_2 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_7 (\fifo_depth_gt1_gen.dout_reg[0]_1 ),
        .\fifo_depth_gt1_gen.dout_reg[27]_0 (\fifo_depth_gt1_gen.dout_reg[27] ),
        .\fifo_depth_gt1_gen.dout_reg[33]_0 (\fifo_depth_gt1_gen.dout_reg[33] ),
        .\fifo_depth_gt1_gen.dout_reg[33]_1 (\fifo_depth_gt1_gen.dout_reg[33]_0 ),
        .\fifo_depth_gt1_gen.dout_reg[33]_2 (\fifo_srl_gen.raddr_reg ),
        .if_empty_n_0(if_empty_n_0),
        .p_81_in(p_81_in),
        .p_85_in(p_85_in),
        .re(re),
        .we(we),
        .we_0(we_0),
        .wrsp_ready(wrsp_ready));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_srl_gen.raddr[0]_i_1__1 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h99996999)) 
    \fifo_srl_gen.raddr[1]_i_1__2 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .I1(\fifo_srl_gen.raddr_reg [1]),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(we_0),
        .I4(re),
        .O(\fifo_srl_gen.raddr[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAA5595)) 
    \fifo_srl_gen.raddr[2]_i_1__2 
       (.I0(\fifo_srl_gen.raddr_reg [2]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(we_0),
        .I3(re),
        .I4(\fifo_srl_gen.raddr_reg [1]),
        .I5(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFF0FFF0FFF0FEF0F)) 
    \fifo_srl_gen.raddr[3]_i_1__2 
       (.I0(\fifo_srl_gen.raddr_reg [1]),
        .I1(\fifo_srl_gen.raddr_reg [3]),
        .I2(\fifo_srl_gen.raddr[3]_i_3__2_n_0 ),
        .I3(\fifo_srl_gen.raddr[3]_i_4__0_n_0 ),
        .I4(\fifo_srl_gen.raddr_reg [2]),
        .I5(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAA95)) 
    \fifo_srl_gen.raddr[3]_i_2__2 
       (.I0(\fifo_srl_gen.raddr_reg [3]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(\fifo_depth_gt1_gen.mOutPtr[4]_i_3__0_n_0 ),
        .I3(\fifo_srl_gen.raddr_reg [1]),
        .I4(\fifo_srl_gen.raddr_reg [0]),
        .I5(\fifo_srl_gen.raddr_reg [2]),
        .O(\fifo_srl_gen.raddr[3]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hD5FFFFFFFFFFFFFF)) 
    \fifo_srl_gen.raddr[3]_i_3__2 
       (.I0(\bus_wide_gen.offset_empty_n ),
        .I1(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I2(\fifo_depth_gt1_gen.mOutPtr[4]_i_4__0_n_0 ),
        .I3(\fifo_depth_gt1_gen.dout_reg[0] ),
        .I4(we_0),
        .I5(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .O(\fifo_srl_gen.raddr[3]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000D500FF00)) 
    \fifo_srl_gen.raddr[3]_i_4__0 
       (.I0(\fifo_depth_gt1_gen.dout_reg[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr[4]_i_4__0_n_0 ),
        .I2(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I4(\bus_wide_gen.offset_empty_n ),
        .I5(we_0),
        .O(\fifo_srl_gen.raddr[3]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__2_n_0 ),
        .D(\fifo_srl_gen.raddr[0]_i_1__1_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__2_n_0 ),
        .D(\fifo_srl_gen.raddr[1]_i_1__2_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__2_n_0 ),
        .D(\fifo_srl_gen.raddr[2]_i_1__2_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__2_n_0 ),
        .D(\fifo_srl_gen.raddr[3]_i_2__2_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [3]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_mem
   (raddr,
    dout,
    \fifo_mem_gen.raddr ,
    \bus_wide_gen.ready_for_data ,
    \raddr_reg_reg[0]_0 ,
    wdata_valid,
    mem_reg_0,
    ap_rst_n,
    ap_clk,
    we,
    SR,
    Q,
    mem_reg_1);
  output [6:0]raddr;
  output [17:0]dout;
  input [6:0]\fifo_mem_gen.raddr ;
  input \bus_wide_gen.ready_for_data ;
  input \raddr_reg_reg[0]_0 ;
  input wdata_valid;
  input mem_reg_0;
  input ap_rst_n;
  input ap_clk;
  input we;
  input [0:0]SR;
  input [6:0]Q;
  input [7:0]mem_reg_1;

  wire [6:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire \bus_wide_gen.ready_for_data ;
  wire [17:0]dout;
  wire [6:0]\fifo_mem_gen.raddr ;
  wire mem_reg_0;
  wire [7:0]mem_reg_1;
  wire mem_reg_i_2_n_0;
  wire [6:0]raddr;
  wire [6:0]raddr_reg;
  wire \raddr_reg[6]_i_2_n_0 ;
  wire \raddr_reg[6]_i_3_n_0 ;
  wire \raddr_reg[6]_i_5_n_0 ;
  wire \raddr_reg_reg[0]_0 ;
  wire re;
  wire wdata_valid;
  wire we;
  wire [15:0]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2286" *) 
  (* RTL_RAM_NAME = "U0/gmem1_m_axi_U/store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "896" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_reg_1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(NLW_mem_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(dout[15:0]),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(dout[17:16]),
        .ENARDEN(we),
        .ENBWREN(mem_reg_i_2_n_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(SR),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hA222FFFF)) 
    mem_reg_i_2
       (.I0(mem_reg_0),
        .I1(wdata_valid),
        .I2(\raddr_reg_reg[0]_0 ),
        .I3(\bus_wide_gen.ready_for_data ),
        .I4(ap_rst_n),
        .O(mem_reg_i_2_n_0));
  LUT6 #(
    .INIT(64'h3F00FFFF80AA0000)) 
    \raddr_reg[0]_i_1 
       (.I0(\raddr_reg[6]_i_2_n_0 ),
        .I1(\bus_wide_gen.ready_for_data ),
        .I2(\raddr_reg_reg[0]_0 ),
        .I3(wdata_valid),
        .I4(mem_reg_0),
        .I5(\fifo_mem_gen.raddr [0]),
        .O(raddr[0]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h2F80)) 
    \raddr_reg[1]_i_1__0 
       (.I0(\raddr_reg[6]_i_2_n_0 ),
        .I1(\fifo_mem_gen.raddr [0]),
        .I2(re),
        .I3(\fifo_mem_gen.raddr [1]),
        .O(raddr[1]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'h2AFF8000)) 
    \raddr_reg[2]_i_1__0 
       (.I0(\raddr_reg[6]_i_2_n_0 ),
        .I1(\fifo_mem_gen.raddr [1]),
        .I2(\fifo_mem_gen.raddr [0]),
        .I3(re),
        .I4(\fifo_mem_gen.raddr [2]),
        .O(raddr[2]));
  LUT6 #(
    .INIT(64'h2AAAFFFF80000000)) 
    \raddr_reg[3]_i_1__0 
       (.I0(\raddr_reg[6]_i_2_n_0 ),
        .I1(\fifo_mem_gen.raddr [1]),
        .I2(\fifo_mem_gen.raddr [2]),
        .I3(\fifo_mem_gen.raddr [0]),
        .I4(re),
        .I5(\fifo_mem_gen.raddr [3]),
        .O(raddr[3]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h2F80)) 
    \raddr_reg[4]_i_1__0 
       (.I0(\raddr_reg[6]_i_2_n_0 ),
        .I1(\raddr_reg[6]_i_3_n_0 ),
        .I2(re),
        .I3(\fifo_mem_gen.raddr [4]),
        .O(raddr[4]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h2AFF8000)) 
    \raddr_reg[5]_i_1__0 
       (.I0(\raddr_reg[6]_i_2_n_0 ),
        .I1(\fifo_mem_gen.raddr [4]),
        .I2(\raddr_reg[6]_i_3_n_0 ),
        .I3(re),
        .I4(\fifo_mem_gen.raddr [5]),
        .O(raddr[5]));
  LUT6 #(
    .INIT(64'h2AAAFFFF80000000)) 
    \raddr_reg[6]_i_1__0 
       (.I0(\raddr_reg[6]_i_2_n_0 ),
        .I1(\fifo_mem_gen.raddr [4]),
        .I2(\fifo_mem_gen.raddr [5]),
        .I3(\raddr_reg[6]_i_3_n_0 ),
        .I4(re),
        .I5(\fifo_mem_gen.raddr [6]),
        .O(raddr[6]));
  LUT6 #(
    .INIT(64'hBFAAFFFFFFFFFFFF)) 
    \raddr_reg[6]_i_2 
       (.I0(\raddr_reg[6]_i_5_n_0 ),
        .I1(\fifo_mem_gen.raddr [4]),
        .I2(\fifo_mem_gen.raddr [3]),
        .I3(\fifo_mem_gen.raddr [5]),
        .I4(\fifo_mem_gen.raddr [2]),
        .I5(\fifo_mem_gen.raddr [1]),
        .O(\raddr_reg[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \raddr_reg[6]_i_3 
       (.I0(\fifo_mem_gen.raddr [3]),
        .I1(\fifo_mem_gen.raddr [0]),
        .I2(\fifo_mem_gen.raddr [2]),
        .I3(\fifo_mem_gen.raddr [1]),
        .O(\raddr_reg[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8F00)) 
    \raddr_reg[6]_i_4 
       (.I0(\bus_wide_gen.ready_for_data ),
        .I1(\raddr_reg_reg[0]_0 ),
        .I2(wdata_valid),
        .I3(mem_reg_0),
        .O(re));
  LUT6 #(
    .INIT(64'hD5FFFFFFFFFFFFFF)) 
    \raddr_reg[6]_i_5 
       (.I0(\fifo_mem_gen.raddr [6]),
        .I1(\fifo_mem_gen.raddr [0]),
        .I2(\fifo_mem_gen.raddr [1]),
        .I3(\fifo_mem_gen.raddr [2]),
        .I4(\fifo_mem_gen.raddr [4]),
        .I5(\fifo_mem_gen.raddr [5]),
        .O(\raddr_reg[6]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[6]),
        .Q(raddr_reg[6]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_read
   (m_axi_gmem1_RREADY,
    m_axi_gmem1_RVALID,
    SR,
    ap_clk);
  output m_axi_gmem1_RREADY;
  input m_axi_gmem1_RVALID;
  input [0:0]SR;
  input ap_clk;

  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_gmem1_RREADY;
  wire m_axi_gmem1_RVALID;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_reg_slice rs_rdata
       (.SR(SR),
        .ap_clk(ap_clk),
        .m_axi_gmem1_RREADY(m_axi_gmem1_RREADY),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_reg_slice
   (m_axi_gmem1_RREADY,
    m_axi_gmem1_RVALID,
    SR,
    ap_clk);
  output m_axi_gmem1_RREADY;
  input m_axi_gmem1_RVALID;
  input [0:0]SR;
  input ap_clk;

  wire \FSM_sequential_state[1]_i_1__5_n_0 ;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_gmem1_RREADY;
  wire m_axi_gmem1_RVALID;
  wire [0:0]next_st__0;
  wire s_ready_t_i_1__2_n_0;
  wire [1:0]state__0;

  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h0038)) 
    \FSM_sequential_state[1]_i_1__5 
       (.I0(m_axi_gmem1_RREADY),
        .I1(m_axi_gmem1_RVALID),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(\FSM_sequential_state[1]_i_1__5_n_0 ));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__5_n_0 ),
        .Q(state__0[1]),
        .R(SR));
  LUT3 #(
    .INIT(8'h62)) 
    \__3/i_ 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(m_axi_gmem1_RVALID),
        .O(next_st__0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hCC4F)) 
    s_ready_t_i_1__2
       (.I0(m_axi_gmem1_RVALID),
        .I1(m_axi_gmem1_RREADY),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(s_ready_t_i_1__2_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__2_n_0),
        .Q(m_axi_gmem1_RREADY),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "Pooling_gmem1_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_reg_slice__parameterized1
   (s_ready_t_reg_0,
    SR,
    D,
    Q,
    E,
    p_16_in,
    \state_reg[0]_0 ,
    single_sect__18,
    \state_reg[0]_1 ,
    \state_reg[0]_2 ,
    \could_multi_bursts.sect_handling_reg ,
    \data_p1_reg[81]_0 ,
    \data_p1_reg[76]_0 ,
    \data_p1_reg[76]_1 ,
    ap_clk,
    ap_rst_n,
    \sect_cnt_reg[0] ,
    O,
    \sect_cnt_reg[8] ,
    \sect_cnt_reg[12] ,
    \sect_cnt_reg[16] ,
    \sect_cnt_reg[20] ,
    \sect_cnt_reg[24] ,
    \sect_cnt_reg[28] ,
    \sect_cnt_reg[32] ,
    \sect_cnt_reg[36] ,
    \sect_cnt_reg[40] ,
    \sect_cnt_reg[44] ,
    \sect_cnt_reg[48] ,
    \sect_cnt_reg[51] ,
    req_handling_reg,
    \sect_total_buf_reg[0] ,
    last_sect_reg,
    if_full_n,
    s_ready_t_reg_1,
    \sect_total_buf_reg[0]_0 ,
    \could_multi_bursts.len_buf_reg[0] ,
    ost_resp_ready,
    if_full_n_0,
    AWREADY_Dummy_1,
    \could_multi_bursts.len_buf_reg[0]_0 ,
    \sect_len_buf[3]_i_5__0_0 ,
    \data_p2_reg[81]_0 ,
    \data_p2_reg[81]_1 );
  output s_ready_t_reg_0;
  output [0:0]SR;
  output [51:0]D;
  output [59:0]Q;
  output [0:0]E;
  output p_16_in;
  output \state_reg[0]_0 ;
  output single_sect__18;
  output \state_reg[0]_1 ;
  output [0:0]\state_reg[0]_2 ;
  output [0:0]\could_multi_bursts.sect_handling_reg ;
  output [19:0]\data_p1_reg[81]_0 ;
  output [7:0]\data_p1_reg[76]_0 ;
  output [7:0]\data_p1_reg[76]_1 ;
  input ap_clk;
  input ap_rst_n;
  input [0:0]\sect_cnt_reg[0] ;
  input [3:0]O;
  input [3:0]\sect_cnt_reg[8] ;
  input [3:0]\sect_cnt_reg[12] ;
  input [3:0]\sect_cnt_reg[16] ;
  input [3:0]\sect_cnt_reg[20] ;
  input [3:0]\sect_cnt_reg[24] ;
  input [3:0]\sect_cnt_reg[28] ;
  input [3:0]\sect_cnt_reg[32] ;
  input [3:0]\sect_cnt_reg[36] ;
  input [3:0]\sect_cnt_reg[40] ;
  input [3:0]\sect_cnt_reg[44] ;
  input [3:0]\sect_cnt_reg[48] ;
  input [2:0]\sect_cnt_reg[51] ;
  input req_handling_reg;
  input \sect_total_buf_reg[0] ;
  input last_sect_reg;
  input if_full_n;
  input s_ready_t_reg_1;
  input \sect_total_buf_reg[0]_0 ;
  input \could_multi_bursts.len_buf_reg[0] ;
  input ost_resp_ready;
  input if_full_n_0;
  input AWREADY_Dummy_1;
  input \could_multi_bursts.len_buf_reg[0]_0 ;
  input [19:0]\sect_len_buf[3]_i_5__0_0 ;
  input [64:0]\data_p2_reg[81]_0 ;
  input [0:0]\data_p2_reg[81]_1 ;

  wire AWREADY_Dummy_1;
  wire [51:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [59:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire \beat_len[0]_i_2_n_0 ;
  wire \beat_len[0]_i_3_n_0 ;
  wire \beat_len[0]_i_4_n_0 ;
  wire \beat_len_reg[0]_i_1_n_0 ;
  wire \beat_len_reg[0]_i_1_n_1 ;
  wire \beat_len_reg[0]_i_1_n_2 ;
  wire \beat_len_reg[0]_i_1_n_3 ;
  wire \beat_len_reg[4]_i_1_n_0 ;
  wire \beat_len_reg[4]_i_1_n_1 ;
  wire \beat_len_reg[4]_i_1_n_2 ;
  wire \beat_len_reg[4]_i_1_n_3 ;
  wire \beat_len_reg[7]_i_1__0_n_2 ;
  wire \beat_len_reg[7]_i_1__0_n_3 ;
  wire \could_multi_bursts.len_buf_reg[0] ;
  wire \could_multi_bursts.len_buf_reg[0]_0 ;
  wire [0:0]\could_multi_bursts.sect_handling_reg ;
  wire \data_p1[10]_i_1__0_n_0 ;
  wire \data_p1[11]_i_1__0_n_0 ;
  wire \data_p1[12]_i_1__0_n_0 ;
  wire \data_p1[13]_i_1__0_n_0 ;
  wire \data_p1[14]_i_1__0_n_0 ;
  wire \data_p1[15]_i_1__0_n_0 ;
  wire \data_p1[16]_i_1__0_n_0 ;
  wire \data_p1[17]_i_1__0_n_0 ;
  wire \data_p1[18]_i_1__0_n_0 ;
  wire \data_p1[19]_i_1__0_n_0 ;
  wire \data_p1[1]_i_1__0_n_0 ;
  wire \data_p1[20]_i_1__0_n_0 ;
  wire \data_p1[21]_i_1__0_n_0 ;
  wire \data_p1[22]_i_1__0_n_0 ;
  wire \data_p1[23]_i_1__0_n_0 ;
  wire \data_p1[24]_i_1__0_n_0 ;
  wire \data_p1[25]_i_1__0_n_0 ;
  wire \data_p1[26]_i_1__0_n_0 ;
  wire \data_p1[27]_i_1__0_n_0 ;
  wire \data_p1[28]_i_1__0_n_0 ;
  wire \data_p1[29]_i_1__0_n_0 ;
  wire \data_p1[2]_i_1__0_n_0 ;
  wire \data_p1[30]_i_1__0_n_0 ;
  wire \data_p1[31]_i_1__0_n_0 ;
  wire \data_p1[32]_i_1__0_n_0 ;
  wire \data_p1[33]_i_1__0_n_0 ;
  wire \data_p1[34]_i_1__0_n_0 ;
  wire \data_p1[35]_i_1__0_n_0 ;
  wire \data_p1[36]_i_1__0_n_0 ;
  wire \data_p1[37]_i_1__0_n_0 ;
  wire \data_p1[38]_i_1__0_n_0 ;
  wire \data_p1[39]_i_1__0_n_0 ;
  wire \data_p1[3]_i_1__0_n_0 ;
  wire \data_p1[40]_i_1__0_n_0 ;
  wire \data_p1[41]_i_1__0_n_0 ;
  wire \data_p1[42]_i_1__0_n_0 ;
  wire \data_p1[43]_i_1__0_n_0 ;
  wire \data_p1[44]_i_1__0_n_0 ;
  wire \data_p1[45]_i_1__0_n_0 ;
  wire \data_p1[46]_i_1__0_n_0 ;
  wire \data_p1[47]_i_1__0_n_0 ;
  wire \data_p1[48]_i_1__0_n_0 ;
  wire \data_p1[49]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1__0_n_0 ;
  wire \data_p1[50]_i_1__0_n_0 ;
  wire \data_p1[51]_i_1__0_n_0 ;
  wire \data_p1[52]_i_1__0_n_0 ;
  wire \data_p1[53]_i_1__0_n_0 ;
  wire \data_p1[54]_i_1__0_n_0 ;
  wire \data_p1[55]_i_1__0_n_0 ;
  wire \data_p1[56]_i_1__0_n_0 ;
  wire \data_p1[57]_i_1__0_n_0 ;
  wire \data_p1[58]_i_1__0_n_0 ;
  wire \data_p1[59]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1__0_n_0 ;
  wire \data_p1[60]_i_1__0_n_0 ;
  wire \data_p1[61]_i_1__0_n_0 ;
  wire \data_p1[62]_i_1__0_n_0 ;
  wire \data_p1[63]_i_1__0_n_0 ;
  wire \data_p1[6]_i_1__0_n_0 ;
  wire \data_p1[76]_i_1_n_0 ;
  wire \data_p1[7]_i_1__0_n_0 ;
  wire \data_p1[81]_i_2__0_n_0 ;
  wire \data_p1[8]_i_1__0_n_0 ;
  wire \data_p1[9]_i_1__0_n_0 ;
  wire [7:0]\data_p1_reg[76]_0 ;
  wire [7:0]\data_p1_reg[76]_1 ;
  wire [19:0]\data_p1_reg[81]_0 ;
  wire \data_p1_reg_n_0_[1] ;
  wire \data_p1_reg_n_0_[2] ;
  wire \data_p1_reg_n_0_[3] ;
  wire [64:0]\data_p2_reg[81]_0 ;
  wire [0:0]\data_p2_reg[81]_1 ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[33] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[35] ;
  wire \data_p2_reg_n_0_[36] ;
  wire \data_p2_reg_n_0_[37] ;
  wire \data_p2_reg_n_0_[38] ;
  wire \data_p2_reg_n_0_[39] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[40] ;
  wire \data_p2_reg_n_0_[41] ;
  wire \data_p2_reg_n_0_[42] ;
  wire \data_p2_reg_n_0_[43] ;
  wire \data_p2_reg_n_0_[44] ;
  wire \data_p2_reg_n_0_[45] ;
  wire \data_p2_reg_n_0_[46] ;
  wire \data_p2_reg_n_0_[47] ;
  wire \data_p2_reg_n_0_[48] ;
  wire \data_p2_reg_n_0_[49] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[50] ;
  wire \data_p2_reg_n_0_[51] ;
  wire \data_p2_reg_n_0_[52] ;
  wire \data_p2_reg_n_0_[53] ;
  wire \data_p2_reg_n_0_[54] ;
  wire \data_p2_reg_n_0_[55] ;
  wire \data_p2_reg_n_0_[56] ;
  wire \data_p2_reg_n_0_[57] ;
  wire \data_p2_reg_n_0_[58] ;
  wire \data_p2_reg_n_0_[59] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[60] ;
  wire \data_p2_reg_n_0_[61] ;
  wire \data_p2_reg_n_0_[62] ;
  wire \data_p2_reg_n_0_[63] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[76] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[81] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire \end_from_4k[0]_i_2_n_0 ;
  wire \end_from_4k[0]_i_3_n_0 ;
  wire \end_from_4k[0]_i_4_n_0 ;
  wire \end_from_4k[0]_i_5_n_0 ;
  wire \end_from_4k[4]_i_2_n_0 ;
  wire \end_from_4k[4]_i_3_n_0 ;
  wire \end_from_4k[4]_i_4_n_0 ;
  wire \end_from_4k[4]_i_5_n_0 ;
  wire \end_from_4k[7]_i_2__0_n_0 ;
  wire \end_from_4k[7]_i_3__0_n_0 ;
  wire \end_from_4k[7]_i_4__0_n_0 ;
  wire \end_from_4k_reg[0]_i_1_n_0 ;
  wire \end_from_4k_reg[0]_i_1_n_1 ;
  wire \end_from_4k_reg[0]_i_1_n_2 ;
  wire \end_from_4k_reg[0]_i_1_n_3 ;
  wire \end_from_4k_reg[4]_i_1_n_0 ;
  wire \end_from_4k_reg[4]_i_1_n_1 ;
  wire \end_from_4k_reg[4]_i_1_n_2 ;
  wire \end_from_4k_reg[4]_i_1_n_3 ;
  wire \end_from_4k_reg[7]_i_1__0_n_2 ;
  wire \end_from_4k_reg[7]_i_1__0_n_3 ;
  wire if_full_n;
  wire if_full_n_0;
  wire last_sect_reg;
  wire load_p1;
  wire m_ready;
  wire [1:0]next_st__0;
  wire ost_resp_ready;
  wire p_16_in;
  wire [17:12]p_1_in;
  wire req_handling_reg;
  wire req_valid;
  wire s_ready_t_i_1__3_n_0;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [3:0]\sect_cnt_reg[12] ;
  wire [3:0]\sect_cnt_reg[16] ;
  wire [3:0]\sect_cnt_reg[20] ;
  wire [3:0]\sect_cnt_reg[24] ;
  wire [3:0]\sect_cnt_reg[28] ;
  wire [3:0]\sect_cnt_reg[32] ;
  wire [3:0]\sect_cnt_reg[36] ;
  wire [3:0]\sect_cnt_reg[40] ;
  wire [3:0]\sect_cnt_reg[44] ;
  wire [3:0]\sect_cnt_reg[48] ;
  wire [2:0]\sect_cnt_reg[51] ;
  wire [3:0]\sect_cnt_reg[8] ;
  wire \sect_len_buf[3]_i_4__0_n_0 ;
  wire [19:0]\sect_len_buf[3]_i_5__0_0 ;
  wire \sect_len_buf[3]_i_5__0_n_0 ;
  wire \sect_len_buf[3]_i_6__0_n_0 ;
  wire \sect_total[0]_i_10_n_0 ;
  wire \sect_total[0]_i_11_n_0 ;
  wire \sect_total[0]_i_12_n_0 ;
  wire \sect_total[0]_i_13_n_0 ;
  wire \sect_total[0]_i_14_n_0 ;
  wire \sect_total[0]_i_3_n_0 ;
  wire \sect_total[0]_i_4_n_0 ;
  wire \sect_total[0]_i_5_n_0 ;
  wire \sect_total[0]_i_7_n_0 ;
  wire \sect_total[0]_i_8_n_0 ;
  wire \sect_total[0]_i_9_n_0 ;
  wire \sect_total_buf_reg[0] ;
  wire \sect_total_buf_reg[0]_0 ;
  wire \sect_total_reg[0]_i_1_n_0 ;
  wire \sect_total_reg[0]_i_1_n_1 ;
  wire \sect_total_reg[0]_i_1_n_2 ;
  wire \sect_total_reg[0]_i_1_n_3 ;
  wire \sect_total_reg[0]_i_2_n_0 ;
  wire \sect_total_reg[0]_i_2_n_1 ;
  wire \sect_total_reg[0]_i_2_n_2 ;
  wire \sect_total_reg[0]_i_2_n_3 ;
  wire \sect_total_reg[0]_i_6_n_0 ;
  wire \sect_total_reg[0]_i_6_n_1 ;
  wire \sect_total_reg[0]_i_6_n_2 ;
  wire \sect_total_reg[0]_i_6_n_3 ;
  wire \sect_total_reg[12]_i_1_n_0 ;
  wire \sect_total_reg[12]_i_1_n_1 ;
  wire \sect_total_reg[12]_i_1_n_2 ;
  wire \sect_total_reg[12]_i_1_n_3 ;
  wire \sect_total_reg[16]_i_1_n_0 ;
  wire \sect_total_reg[16]_i_1_n_1 ;
  wire \sect_total_reg[16]_i_1_n_2 ;
  wire \sect_total_reg[16]_i_1_n_3 ;
  wire \sect_total_reg[19]_i_2__0_n_2 ;
  wire \sect_total_reg[19]_i_2__0_n_3 ;
  wire \sect_total_reg[4]_i_1_n_0 ;
  wire \sect_total_reg[4]_i_1_n_1 ;
  wire \sect_total_reg[4]_i_1_n_2 ;
  wire \sect_total_reg[4]_i_1_n_3 ;
  wire \sect_total_reg[8]_i_1_n_0 ;
  wire \sect_total_reg[8]_i_1_n_1 ;
  wire \sect_total_reg[8]_i_1_n_2 ;
  wire \sect_total_reg[8]_i_1_n_3 ;
  wire single_sect__18;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1__1_n_0 ;
  wire [1:0]state__0;
  wire \state_reg[0]_0 ;
  wire \state_reg[0]_1 ;
  wire [0:0]\state_reg[0]_2 ;
  wire [2:0]\NLW_beat_len_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_beat_len_reg[7]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_reg[7]_i_1__0_O_UNCONNECTED ;
  wire [2:0]\NLW_end_from_4k_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_end_from_4k_reg[7]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_end_from_4k_reg[7]_i_1__0_O_UNCONNECTED ;
  wire [2:0]\NLW_sect_total_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:2]\NLW_sect_total_reg[19]_i_2__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_sect_total_reg[19]_i_2__0_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h000000A200FF0000)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(s_ready_t_reg_1),
        .I1(s_ready_t_reg_0),
        .I2(if_full_n),
        .I3(m_ready),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(next_st__0[0]));
  LUT6 #(
    .INIT(64'h0000D02FFF008080)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(if_full_n),
        .I2(s_ready_t_reg_1),
        .I3(m_ready),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(next_st__0[1]));
  LUT4 #(
    .INIT(16'hA8FF)) 
    \FSM_sequential_state[1]_i_2__1 
       (.I0(p_16_in),
        .I1(single_sect__18),
        .I2(req_handling_reg),
        .I3(\sect_total_buf_reg[0] ),
        .O(m_ready));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len[0]_i_2 
       (.I0(p_1_in[12]),
        .I1(\data_p1_reg_n_0_[3] ),
        .O(\beat_len[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len[0]_i_3 
       (.I0(p_1_in[12]),
        .I1(\data_p1_reg_n_0_[2] ),
        .O(\beat_len[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len[0]_i_4 
       (.I0(p_1_in[12]),
        .I1(\data_p1_reg_n_0_[1] ),
        .O(\beat_len[0]_i_4_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\beat_len_reg[0]_i_1_n_0 ,\beat_len_reg[0]_i_1_n_1 ,\beat_len_reg[0]_i_1_n_2 ,\beat_len_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_1_in[12],p_1_in[12],p_1_in[12]}),
        .O({\data_p1_reg[76]_1 [0],\NLW_beat_len_reg[0]_i_1_O_UNCONNECTED [2:0]}),
        .S({p_1_in[12],\beat_len[0]_i_2_n_0 ,\beat_len[0]_i_3_n_0 ,\beat_len[0]_i_4_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[4]_i_1 
       (.CI(\beat_len_reg[0]_i_1_n_0 ),
        .CO({\beat_len_reg[4]_i_1_n_0 ,\beat_len_reg[4]_i_1_n_1 ,\beat_len_reg[4]_i_1_n_2 ,\beat_len_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[76]_1 [4:1]),
        .S({p_1_in[12],p_1_in[12],p_1_in[12],p_1_in[12]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[7]_i_1__0 
       (.CI(\beat_len_reg[4]_i_1_n_0 ),
        .CO({\NLW_beat_len_reg[7]_i_1__0_CO_UNCONNECTED [3:2],\beat_len_reg[7]_i_1__0_n_2 ,\beat_len_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_beat_len_reg[7]_i_1__0_O_UNCONNECTED [3],\data_p1_reg[76]_1 [7:5]}),
        .S({1'b0,p_1_in[12],p_1_in[12],p_1_in[12]}));
  LUT5 #(
    .INIT(32'h80008080)) 
    \could_multi_bursts.addr_step[8]_i_1__0 
       (.I0(\could_multi_bursts.len_buf_reg[0] ),
        .I1(ost_resp_ready),
        .I2(if_full_n_0),
        .I3(AWREADY_Dummy_1),
        .I4(\could_multi_bursts.len_buf_reg[0]_0 ),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.burst_valid_i_1__1 
       (.I0(ap_rst_n),
        .O(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__0 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [9]),
        .O(\data_p1[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__0 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [10]),
        .O(\data_p1[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__0 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [11]),
        .O(\data_p1[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__0 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [12]),
        .O(\data_p1[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__0 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [13]),
        .O(\data_p1[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__0 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [14]),
        .O(\data_p1[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__0 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [15]),
        .O(\data_p1[16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__0 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [16]),
        .O(\data_p1[17]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__0 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [17]),
        .O(\data_p1[18]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__0 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [18]),
        .O(\data_p1[19]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__0 
       (.I0(\data_p2_reg_n_0_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [0]),
        .O(\data_p1[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__0 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [19]),
        .O(\data_p1[20]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__0 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [20]),
        .O(\data_p1[21]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__0 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [21]),
        .O(\data_p1[22]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__0 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [22]),
        .O(\data_p1[23]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__0 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [23]),
        .O(\data_p1[24]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__0 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [24]),
        .O(\data_p1[25]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__0 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [25]),
        .O(\data_p1[26]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__0 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [26]),
        .O(\data_p1[27]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__0 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [27]),
        .O(\data_p1[28]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__0 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [28]),
        .O(\data_p1[29]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [1]),
        .O(\data_p1[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__0 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [29]),
        .O(\data_p1[30]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__0 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [30]),
        .O(\data_p1[31]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__0 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [31]),
        .O(\data_p1[32]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__0 
       (.I0(\data_p2_reg_n_0_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [32]),
        .O(\data_p1[33]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__0 
       (.I0(\data_p2_reg_n_0_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [33]),
        .O(\data_p1[34]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__0 
       (.I0(\data_p2_reg_n_0_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [34]),
        .O(\data_p1[35]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__0 
       (.I0(\data_p2_reg_n_0_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [35]),
        .O(\data_p1[36]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__0 
       (.I0(\data_p2_reg_n_0_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [36]),
        .O(\data_p1[37]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__0 
       (.I0(\data_p2_reg_n_0_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [37]),
        .O(\data_p1[38]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__0 
       (.I0(\data_p2_reg_n_0_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [38]),
        .O(\data_p1[39]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [2]),
        .O(\data_p1[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__0 
       (.I0(\data_p2_reg_n_0_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [39]),
        .O(\data_p1[40]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__0 
       (.I0(\data_p2_reg_n_0_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [40]),
        .O(\data_p1[41]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__0 
       (.I0(\data_p2_reg_n_0_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [41]),
        .O(\data_p1[42]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__0 
       (.I0(\data_p2_reg_n_0_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [42]),
        .O(\data_p1[43]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__0 
       (.I0(\data_p2_reg_n_0_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [43]),
        .O(\data_p1[44]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__0 
       (.I0(\data_p2_reg_n_0_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [44]),
        .O(\data_p1[45]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__0 
       (.I0(\data_p2_reg_n_0_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [45]),
        .O(\data_p1[46]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__0 
       (.I0(\data_p2_reg_n_0_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [46]),
        .O(\data_p1[47]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__0 
       (.I0(\data_p2_reg_n_0_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [47]),
        .O(\data_p1[48]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__0 
       (.I0(\data_p2_reg_n_0_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [48]),
        .O(\data_p1[49]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [3]),
        .O(\data_p1[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__0 
       (.I0(\data_p2_reg_n_0_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [49]),
        .O(\data_p1[50]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__0 
       (.I0(\data_p2_reg_n_0_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [50]),
        .O(\data_p1[51]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__0 
       (.I0(\data_p2_reg_n_0_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [51]),
        .O(\data_p1[52]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__0 
       (.I0(\data_p2_reg_n_0_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [52]),
        .O(\data_p1[53]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__0 
       (.I0(\data_p2_reg_n_0_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [53]),
        .O(\data_p1[54]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__0 
       (.I0(\data_p2_reg_n_0_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [54]),
        .O(\data_p1[55]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__0 
       (.I0(\data_p2_reg_n_0_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [55]),
        .O(\data_p1[56]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__0 
       (.I0(\data_p2_reg_n_0_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [56]),
        .O(\data_p1[57]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__0 
       (.I0(\data_p2_reg_n_0_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [57]),
        .O(\data_p1[58]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__0 
       (.I0(\data_p2_reg_n_0_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [58]),
        .O(\data_p1[59]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [4]),
        .O(\data_p1[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__0 
       (.I0(\data_p2_reg_n_0_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [59]),
        .O(\data_p1[60]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__0 
       (.I0(\data_p2_reg_n_0_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [60]),
        .O(\data_p1[61]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__0 
       (.I0(\data_p2_reg_n_0_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [61]),
        .O(\data_p1[62]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1__0 
       (.I0(\data_p2_reg_n_0_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [62]),
        .O(\data_p1[63]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [5]),
        .O(\data_p1[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[76]_i_1 
       (.I0(\data_p2_reg_n_0_[76] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [63]),
        .O(\data_p1[76]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__0 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [6]),
        .O(\data_p1[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h2B082B0808082B08)) 
    \data_p1[81]_i_1__0 
       (.I0(m_ready),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_ready_t_reg_1),
        .I4(s_ready_t_reg_0),
        .I5(if_full_n),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[81]_i_2__0 
       (.I0(\data_p2_reg_n_0_[81] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [64]),
        .O(\data_p1[81]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__0 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [7]),
        .O(\data_p1[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__0 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [8]),
        .O(\data_p1[9]_i_1__0_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_0 ),
        .Q(\data_p1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_0 ),
        .Q(\data_p1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__0_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__0_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__0_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__0_n_0 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__0_n_0 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__0_n_0 ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__0_n_0 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_0 ),
        .Q(\data_p1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__0_n_0 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__0_n_0 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__0_n_0 ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__0_n_0 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__0_n_0 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__0_n_0 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__0_n_0 ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__0_n_0 ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__0_n_0 ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__0_n_0 ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__0_n_0 ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__0_n_0 ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__0_n_0 ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__0_n_0 ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__0_n_0 ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__0_n_0 ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__0_n_0 ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__0_n_0 ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__0_n_0 ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__0_n_0 ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__0_n_0 ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__0_n_0 ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__0_n_0 ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1__0_n_0 ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[76] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[76]_i_1_n_0 ),
        .Q(p_1_in[12]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[81] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[81]_i_2__0_n_0 ),
        .Q(p_1_in[17]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [9]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [10]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [11]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [12]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [13]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [14]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [15]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [16]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [17]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [18]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [0]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [19]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [20]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [21]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [22]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [23]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [24]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [25]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [26]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [27]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [28]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [1]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [29]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [30]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [31]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [32]),
        .Q(\data_p2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [33]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [34]),
        .Q(\data_p2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [35]),
        .Q(\data_p2_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [36]),
        .Q(\data_p2_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [37]),
        .Q(\data_p2_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [38]),
        .Q(\data_p2_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [2]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [39]),
        .Q(\data_p2_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [40]),
        .Q(\data_p2_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [41]),
        .Q(\data_p2_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [42]),
        .Q(\data_p2_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [43]),
        .Q(\data_p2_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [44]),
        .Q(\data_p2_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [45]),
        .Q(\data_p2_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [46]),
        .Q(\data_p2_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [47]),
        .Q(\data_p2_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [48]),
        .Q(\data_p2_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [3]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [49]),
        .Q(\data_p2_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [50]),
        .Q(\data_p2_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [51]),
        .Q(\data_p2_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [52]),
        .Q(\data_p2_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [53]),
        .Q(\data_p2_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [54]),
        .Q(\data_p2_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [55]),
        .Q(\data_p2_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [56]),
        .Q(\data_p2_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [57]),
        .Q(\data_p2_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [58]),
        .Q(\data_p2_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [4]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [59]),
        .Q(\data_p2_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [60]),
        .Q(\data_p2_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [61]),
        .Q(\data_p2_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [62]),
        .Q(\data_p2_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [5]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[76] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [63]),
        .Q(\data_p2_reg_n_0_[76] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [6]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[81] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [64]),
        .Q(\data_p2_reg_n_0_[81] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [7]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [8]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[0]_i_2 
       (.I0(p_1_in[12]),
        .I1(Q[0]),
        .O(\end_from_4k[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[0]_i_3 
       (.I0(p_1_in[12]),
        .I1(\data_p1_reg_n_0_[3] ),
        .O(\end_from_4k[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[0]_i_4 
       (.I0(p_1_in[12]),
        .I1(\data_p1_reg_n_0_[2] ),
        .O(\end_from_4k[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[0]_i_5 
       (.I0(p_1_in[12]),
        .I1(\data_p1_reg_n_0_[1] ),
        .O(\end_from_4k[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[4]_i_2 
       (.I0(p_1_in[12]),
        .I1(Q[4]),
        .O(\end_from_4k[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[4]_i_3 
       (.I0(p_1_in[12]),
        .I1(Q[3]),
        .O(\end_from_4k[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[4]_i_4 
       (.I0(p_1_in[12]),
        .I1(Q[2]),
        .O(\end_from_4k[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[4]_i_5 
       (.I0(p_1_in[12]),
        .I1(Q[1]),
        .O(\end_from_4k[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[7]_i_2__0 
       (.I0(p_1_in[12]),
        .I1(Q[7]),
        .O(\end_from_4k[7]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[7]_i_3__0 
       (.I0(p_1_in[12]),
        .I1(Q[6]),
        .O(\end_from_4k[7]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[7]_i_4__0 
       (.I0(p_1_in[12]),
        .I1(Q[5]),
        .O(\end_from_4k[7]_i_4__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_from_4k_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\end_from_4k_reg[0]_i_1_n_0 ,\end_from_4k_reg[0]_i_1_n_1 ,\end_from_4k_reg[0]_i_1_n_2 ,\end_from_4k_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_1_in[12],p_1_in[12],p_1_in[12],p_1_in[12]}),
        .O({\data_p1_reg[76]_0 [0],\NLW_end_from_4k_reg[0]_i_1_O_UNCONNECTED [2:0]}),
        .S({\end_from_4k[0]_i_2_n_0 ,\end_from_4k[0]_i_3_n_0 ,\end_from_4k[0]_i_4_n_0 ,\end_from_4k[0]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_from_4k_reg[4]_i_1 
       (.CI(\end_from_4k_reg[0]_i_1_n_0 ),
        .CO({\end_from_4k_reg[4]_i_1_n_0 ,\end_from_4k_reg[4]_i_1_n_1 ,\end_from_4k_reg[4]_i_1_n_2 ,\end_from_4k_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_1_in[12],p_1_in[12],p_1_in[12],p_1_in[12]}),
        .O(\data_p1_reg[76]_0 [4:1]),
        .S({\end_from_4k[4]_i_2_n_0 ,\end_from_4k[4]_i_3_n_0 ,\end_from_4k[4]_i_4_n_0 ,\end_from_4k[4]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_from_4k_reg[7]_i_1__0 
       (.CI(\end_from_4k_reg[4]_i_1_n_0 ),
        .CO({\NLW_end_from_4k_reg[7]_i_1__0_CO_UNCONNECTED [3:2],\end_from_4k_reg[7]_i_1__0_n_2 ,\end_from_4k_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_1_in[12],p_1_in[12]}),
        .O({\NLW_end_from_4k_reg[7]_i_1__0_O_UNCONNECTED [3],\data_p1_reg[76]_0 [7:5]}),
        .S({1'b0,\end_from_4k[7]_i_2__0_n_0 ,\end_from_4k[7]_i_3__0_n_0 ,\end_from_4k[7]_i_4__0_n_0 }));
  LUT4 #(
    .INIT(16'h7000)) 
    last_sect_i_1__0
       (.I0(m_ready),
        .I1(req_valid),
        .I2(ap_rst_n),
        .I3(last_sect_reg),
        .O(\state_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hCFCFCFFF88888888)) 
    req_handling_i_1__0
       (.I0(m_ready),
        .I1(req_valid),
        .I2(p_16_in),
        .I3(req_handling_reg),
        .I4(single_sect__18),
        .I5(\sect_total_buf_reg[0] ),
        .O(\state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hCCCCFFCCCC4CFFFF)) 
    s_ready_t_i_1__3
       (.I0(s_ready_t_reg_1),
        .I1(s_ready_t_reg_0),
        .I2(if_full_n),
        .I3(m_ready),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(s_ready_t_i_1__3_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__3_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT4 #(
    .INIT(16'h80F7)) 
    \sect_cnt[0]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[8]),
        .I3(\sect_cnt_reg[0] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[10]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[18]),
        .I3(\sect_cnt_reg[12] [1]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[11]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[19]),
        .I3(\sect_cnt_reg[12] [2]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[12]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[20]),
        .I3(\sect_cnt_reg[12] [3]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[13]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[21]),
        .I3(\sect_cnt_reg[16] [0]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[14]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[22]),
        .I3(\sect_cnt_reg[16] [1]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[15]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[23]),
        .I3(\sect_cnt_reg[16] [2]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[16]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[24]),
        .I3(\sect_cnt_reg[16] [3]),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[17]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[25]),
        .I3(\sect_cnt_reg[20] [0]),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[18]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[26]),
        .I3(\sect_cnt_reg[20] [1]),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[19]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[27]),
        .I3(\sect_cnt_reg[20] [2]),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[1]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[9]),
        .I3(O[0]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[20]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[28]),
        .I3(\sect_cnt_reg[20] [3]),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[21]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[29]),
        .I3(\sect_cnt_reg[24] [0]),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[22]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[30]),
        .I3(\sect_cnt_reg[24] [1]),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[23]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[31]),
        .I3(\sect_cnt_reg[24] [2]),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[24]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[32]),
        .I3(\sect_cnt_reg[24] [3]),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[25]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[33]),
        .I3(\sect_cnt_reg[28] [0]),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[26]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[34]),
        .I3(\sect_cnt_reg[28] [1]),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[27]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[35]),
        .I3(\sect_cnt_reg[28] [2]),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[28]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[36]),
        .I3(\sect_cnt_reg[28] [3]),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[29]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[37]),
        .I3(\sect_cnt_reg[32] [0]),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[2]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[10]),
        .I3(O[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[30]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[38]),
        .I3(\sect_cnt_reg[32] [1]),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[31]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[39]),
        .I3(\sect_cnt_reg[32] [2]),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[32]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[40]),
        .I3(\sect_cnt_reg[32] [3]),
        .O(D[32]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[33]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[41]),
        .I3(\sect_cnt_reg[36] [0]),
        .O(D[33]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[34]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[42]),
        .I3(\sect_cnt_reg[36] [1]),
        .O(D[34]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[35]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[43]),
        .I3(\sect_cnt_reg[36] [2]),
        .O(D[35]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[36]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[44]),
        .I3(\sect_cnt_reg[36] [3]),
        .O(D[36]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[37]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[45]),
        .I3(\sect_cnt_reg[40] [0]),
        .O(D[37]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[38]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[46]),
        .I3(\sect_cnt_reg[40] [1]),
        .O(D[38]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[39]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[47]),
        .I3(\sect_cnt_reg[40] [2]),
        .O(D[39]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[3]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[11]),
        .I3(O[2]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[40]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[48]),
        .I3(\sect_cnt_reg[40] [3]),
        .O(D[40]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[41]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[49]),
        .I3(\sect_cnt_reg[44] [0]),
        .O(D[41]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[42]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[50]),
        .I3(\sect_cnt_reg[44] [1]),
        .O(D[42]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[43]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[51]),
        .I3(\sect_cnt_reg[44] [2]),
        .O(D[43]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[44]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[52]),
        .I3(\sect_cnt_reg[44] [3]),
        .O(D[44]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[45]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[53]),
        .I3(\sect_cnt_reg[48] [0]),
        .O(D[45]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[46]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[54]),
        .I3(\sect_cnt_reg[48] [1]),
        .O(D[46]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[47]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[55]),
        .I3(\sect_cnt_reg[48] [2]),
        .O(D[47]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[48]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[56]),
        .I3(\sect_cnt_reg[48] [3]),
        .O(D[48]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[49]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[57]),
        .I3(\sect_cnt_reg[51] [0]),
        .O(D[49]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[4]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[12]),
        .I3(O[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[50]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[58]),
        .I3(\sect_cnt_reg[51] [1]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \sect_cnt[51]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(p_16_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[51]_i_2__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[59]),
        .I3(\sect_cnt_reg[51] [2]),
        .O(D[51]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[5]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[13]),
        .I3(\sect_cnt_reg[8] [0]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[6]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[14]),
        .I3(\sect_cnt_reg[8] [1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[7]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[15]),
        .I3(\sect_cnt_reg[8] [2]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[8]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[16]),
        .I3(\sect_cnt_reg[8] [3]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[9]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(Q[17]),
        .I3(\sect_cnt_reg[12] [0]),
        .O(D[9]));
  LUT4 #(
    .INIT(16'h8F00)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_total_buf_reg[0]_0 ),
        .I2(\could_multi_bursts.len_buf_reg[0] ),
        .I3(\sect_total_buf_reg[0] ),
        .O(p_16_in));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \sect_len_buf[3]_i_3__0 
       (.I0(\sect_len_buf[3]_i_5__0_0 [1]),
        .I1(\sect_len_buf[3]_i_5__0_0 [0]),
        .I2(\sect_len_buf[3]_i_5__0_0 [3]),
        .I3(\sect_len_buf[3]_i_5__0_0 [2]),
        .I4(\sect_len_buf[3]_i_4__0_n_0 ),
        .I5(\sect_len_buf[3]_i_5__0_n_0 ),
        .O(single_sect__18));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_len_buf[3]_i_4__0 
       (.I0(\sect_len_buf[3]_i_5__0_0 [4]),
        .I1(\sect_len_buf[3]_i_5__0_0 [5]),
        .I2(\sect_len_buf[3]_i_5__0_0 [6]),
        .I3(\sect_len_buf[3]_i_5__0_0 [7]),
        .I4(\sect_len_buf[3]_i_5__0_0 [9]),
        .I5(\sect_len_buf[3]_i_5__0_0 [8]),
        .O(\sect_len_buf[3]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \sect_len_buf[3]_i_5__0 
       (.I0(\sect_len_buf[3]_i_6__0_n_0 ),
        .I1(\sect_len_buf[3]_i_5__0_0 [12]),
        .I2(\sect_len_buf[3]_i_5__0_0 [13]),
        .I3(\sect_len_buf[3]_i_5__0_0 [10]),
        .I4(\sect_len_buf[3]_i_5__0_0 [11]),
        .O(\sect_len_buf[3]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_len_buf[3]_i_6__0 
       (.I0(\sect_len_buf[3]_i_5__0_0 [14]),
        .I1(\sect_len_buf[3]_i_5__0_0 [15]),
        .I2(\sect_len_buf[3]_i_5__0_0 [16]),
        .I3(\sect_len_buf[3]_i_5__0_0 [17]),
        .I4(\sect_len_buf[3]_i_5__0_0 [19]),
        .I5(\sect_len_buf[3]_i_5__0_0 [18]),
        .O(\sect_len_buf[3]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[0]_i_10 
       (.I0(p_1_in[12]),
        .I1(Q[1]),
        .O(\sect_total[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[0]_i_11 
       (.I0(p_1_in[12]),
        .I1(Q[0]),
        .O(\sect_total[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[0]_i_12 
       (.I0(p_1_in[12]),
        .I1(\data_p1_reg_n_0_[3] ),
        .O(\sect_total[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[0]_i_13 
       (.I0(p_1_in[12]),
        .I1(\data_p1_reg_n_0_[2] ),
        .O(\sect_total[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[0]_i_14 
       (.I0(p_1_in[12]),
        .I1(\data_p1_reg_n_0_[1] ),
        .O(\sect_total[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[0]_i_3 
       (.I0(p_1_in[12]),
        .I1(Q[7]),
        .O(\sect_total[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[0]_i_4 
       (.I0(p_1_in[12]),
        .I1(Q[6]),
        .O(\sect_total[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[0]_i_5 
       (.I0(p_1_in[12]),
        .I1(Q[5]),
        .O(\sect_total[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[0]_i_7 
       (.I0(p_1_in[12]),
        .I1(Q[4]),
        .O(\sect_total[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[0]_i_8 
       (.I0(p_1_in[12]),
        .I1(Q[3]),
        .O(\sect_total[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[0]_i_9 
       (.I0(p_1_in[12]),
        .I1(Q[2]),
        .O(\sect_total[0]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_total[19]_i_1__0 
       (.I0(m_ready),
        .I1(req_valid),
        .O(\state_reg[0]_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[0]_i_1 
       (.CI(\sect_total_reg[0]_i_2_n_0 ),
        .CO({\sect_total_reg[0]_i_1_n_0 ,\sect_total_reg[0]_i_1_n_1 ,\sect_total_reg[0]_i_1_n_2 ,\sect_total_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_1_in[12],p_1_in[12],p_1_in[12]}),
        .O({\data_p1_reg[81]_0 [0],\NLW_sect_total_reg[0]_i_1_O_UNCONNECTED [2:0]}),
        .S({p_1_in[12],\sect_total[0]_i_3_n_0 ,\sect_total[0]_i_4_n_0 ,\sect_total[0]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[0]_i_2 
       (.CI(\sect_total_reg[0]_i_6_n_0 ),
        .CO({\sect_total_reg[0]_i_2_n_0 ,\sect_total_reg[0]_i_2_n_1 ,\sect_total_reg[0]_i_2_n_2 ,\sect_total_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({p_1_in[12],p_1_in[12],p_1_in[12],p_1_in[12]}),
        .O(\NLW_sect_total_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\sect_total[0]_i_7_n_0 ,\sect_total[0]_i_8_n_0 ,\sect_total[0]_i_9_n_0 ,\sect_total[0]_i_10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\sect_total_reg[0]_i_6_n_0 ,\sect_total_reg[0]_i_6_n_1 ,\sect_total_reg[0]_i_6_n_2 ,\sect_total_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({p_1_in[12],p_1_in[12],p_1_in[12],p_1_in[12]}),
        .O(\NLW_sect_total_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\sect_total[0]_i_11_n_0 ,\sect_total[0]_i_12_n_0 ,\sect_total[0]_i_13_n_0 ,\sect_total[0]_i_14_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[12]_i_1 
       (.CI(\sect_total_reg[8]_i_1_n_0 ),
        .CO({\sect_total_reg[12]_i_1_n_0 ,\sect_total_reg[12]_i_1_n_1 ,\sect_total_reg[12]_i_1_n_2 ,\sect_total_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [12:9]),
        .S({p_1_in[17],p_1_in[17],p_1_in[17],p_1_in[17]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[16]_i_1 
       (.CI(\sect_total_reg[12]_i_1_n_0 ),
        .CO({\sect_total_reg[16]_i_1_n_0 ,\sect_total_reg[16]_i_1_n_1 ,\sect_total_reg[16]_i_1_n_2 ,\sect_total_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [16:13]),
        .S({p_1_in[17],p_1_in[17],p_1_in[17],p_1_in[17]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[19]_i_2__0 
       (.CI(\sect_total_reg[16]_i_1_n_0 ),
        .CO({\NLW_sect_total_reg[19]_i_2__0_CO_UNCONNECTED [3:2],\sect_total_reg[19]_i_2__0_n_2 ,\sect_total_reg[19]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sect_total_reg[19]_i_2__0_O_UNCONNECTED [3],\data_p1_reg[81]_0 [19:17]}),
        .S({1'b0,p_1_in[17],p_1_in[17],p_1_in[17]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[4]_i_1 
       (.CI(\sect_total_reg[0]_i_1_n_0 ),
        .CO({\sect_total_reg[4]_i_1_n_0 ,\sect_total_reg[4]_i_1_n_1 ,\sect_total_reg[4]_i_1_n_2 ,\sect_total_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [4:1]),
        .S({p_1_in[17],p_1_in[17],p_1_in[17],p_1_in[17]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[8]_i_1 
       (.CI(\sect_total_reg[4]_i_1_n_0 ),
        .CO({\sect_total_reg[8]_i_1_n_0 ,\sect_total_reg[8]_i_1_n_1 ,\sect_total_reg[8]_i_1_n_2 ,\sect_total_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [8:5]),
        .S({p_1_in[17],p_1_in[17],p_1_in[17],p_1_in[17]}));
  LUT6 #(
    .INIT(64'hF7F777F7A0000000)) 
    \state[0]_i_1__0 
       (.I0(state),
        .I1(m_ready),
        .I2(s_ready_t_reg_1),
        .I3(s_ready_t_reg_0),
        .I4(if_full_n),
        .I5(req_valid),
        .O(\state[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF77F75555)) 
    \state[1]_i_1__1 
       (.I0(req_valid),
        .I1(s_ready_t_reg_1),
        .I2(s_ready_t_reg_0),
        .I3(if_full_n),
        .I4(state),
        .I5(m_ready),
        .O(\state[1]_i_1__1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(req_valid),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "Pooling_gmem1_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_reg_slice__parameterized4
   (\aggressive_gen.rs_req_ready ,
    m_axi_gmem1_AWVALID,
    \aggressive_gen.last_cnt_reg[4] ,
    \data_p1_reg[67]_0 ,
    SR,
    ap_clk,
    \aggressive_gen.req_en ,
    if_empty_n_0,
    m_axi_gmem1_AWREADY,
    Q,
    D,
    E);
  output \aggressive_gen.rs_req_ready ;
  output m_axi_gmem1_AWVALID;
  output \aggressive_gen.last_cnt_reg[4] ;
  output [63:0]\data_p1_reg[67]_0 ;
  input [0:0]SR;
  input ap_clk;
  input \aggressive_gen.req_en ;
  input if_empty_n_0;
  input m_axi_gmem1_AWREADY;
  input [1:0]Q;
  input [63:0]D;
  input [0:0]E;

  wire [63:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \aggressive_gen.last_cnt_reg[4] ;
  wire \aggressive_gen.req_en ;
  wire \aggressive_gen.rs_req_ready ;
  wire ap_clk;
  wire \data_p1[10]_i_1__1_n_0 ;
  wire \data_p1[11]_i_1__1_n_0 ;
  wire \data_p1[12]_i_1__1_n_0 ;
  wire \data_p1[13]_i_1__1_n_0 ;
  wire \data_p1[14]_i_1__1_n_0 ;
  wire \data_p1[15]_i_1__1_n_0 ;
  wire \data_p1[16]_i_1__1_n_0 ;
  wire \data_p1[17]_i_1__1_n_0 ;
  wire \data_p1[18]_i_1__1_n_0 ;
  wire \data_p1[19]_i_1__1_n_0 ;
  wire \data_p1[20]_i_1__1_n_0 ;
  wire \data_p1[21]_i_1__1_n_0 ;
  wire \data_p1[22]_i_1__1_n_0 ;
  wire \data_p1[23]_i_1__1_n_0 ;
  wire \data_p1[24]_i_1__1_n_0 ;
  wire \data_p1[25]_i_1__1_n_0 ;
  wire \data_p1[26]_i_1__1_n_0 ;
  wire \data_p1[27]_i_1__1_n_0 ;
  wire \data_p1[28]_i_1__1_n_0 ;
  wire \data_p1[29]_i_1__1_n_0 ;
  wire \data_p1[30]_i_1__1_n_0 ;
  wire \data_p1[31]_i_1__1_n_0 ;
  wire \data_p1[32]_i_1__1_n_0 ;
  wire \data_p1[33]_i_1__1_n_0 ;
  wire \data_p1[34]_i_1__1_n_0 ;
  wire \data_p1[35]_i_1__1_n_0 ;
  wire \data_p1[36]_i_1__1_n_0 ;
  wire \data_p1[37]_i_1__1_n_0 ;
  wire \data_p1[38]_i_1__1_n_0 ;
  wire \data_p1[39]_i_1__1_n_0 ;
  wire \data_p1[40]_i_1__1_n_0 ;
  wire \data_p1[41]_i_1__1_n_0 ;
  wire \data_p1[42]_i_1__1_n_0 ;
  wire \data_p1[43]_i_1__1_n_0 ;
  wire \data_p1[44]_i_1__1_n_0 ;
  wire \data_p1[45]_i_1__1_n_0 ;
  wire \data_p1[46]_i_1__1_n_0 ;
  wire \data_p1[47]_i_1__1_n_0 ;
  wire \data_p1[48]_i_1__1_n_0 ;
  wire \data_p1[49]_i_1__1_n_0 ;
  wire \data_p1[4]_i_1__1_n_0 ;
  wire \data_p1[50]_i_1__1_n_0 ;
  wire \data_p1[51]_i_1__1_n_0 ;
  wire \data_p1[52]_i_1__1_n_0 ;
  wire \data_p1[53]_i_1__1_n_0 ;
  wire \data_p1[54]_i_1__1_n_0 ;
  wire \data_p1[55]_i_1__1_n_0 ;
  wire \data_p1[56]_i_1__1_n_0 ;
  wire \data_p1[57]_i_1__1_n_0 ;
  wire \data_p1[58]_i_1__1_n_0 ;
  wire \data_p1[59]_i_1__1_n_0 ;
  wire \data_p1[5]_i_1__1_n_0 ;
  wire \data_p1[60]_i_1__1_n_0 ;
  wire \data_p1[61]_i_1__1_n_0 ;
  wire \data_p1[62]_i_1__1_n_0 ;
  wire \data_p1[63]_i_2_n_0 ;
  wire \data_p1[64]_i_1__0_n_0 ;
  wire \data_p1[65]_i_1_n_0 ;
  wire \data_p1[66]_i_1_n_0 ;
  wire \data_p1[67]_i_1_n_0 ;
  wire \data_p1[6]_i_1__1_n_0 ;
  wire \data_p1[7]_i_1__1_n_0 ;
  wire \data_p1[8]_i_1__1_n_0 ;
  wire \data_p1[9]_i_1__1_n_0 ;
  wire [63:0]\data_p1_reg[67]_0 ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[33] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[35] ;
  wire \data_p2_reg_n_0_[36] ;
  wire \data_p2_reg_n_0_[37] ;
  wire \data_p2_reg_n_0_[38] ;
  wire \data_p2_reg_n_0_[39] ;
  wire \data_p2_reg_n_0_[40] ;
  wire \data_p2_reg_n_0_[41] ;
  wire \data_p2_reg_n_0_[42] ;
  wire \data_p2_reg_n_0_[43] ;
  wire \data_p2_reg_n_0_[44] ;
  wire \data_p2_reg_n_0_[45] ;
  wire \data_p2_reg_n_0_[46] ;
  wire \data_p2_reg_n_0_[47] ;
  wire \data_p2_reg_n_0_[48] ;
  wire \data_p2_reg_n_0_[49] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[50] ;
  wire \data_p2_reg_n_0_[51] ;
  wire \data_p2_reg_n_0_[52] ;
  wire \data_p2_reg_n_0_[53] ;
  wire \data_p2_reg_n_0_[54] ;
  wire \data_p2_reg_n_0_[55] ;
  wire \data_p2_reg_n_0_[56] ;
  wire \data_p2_reg_n_0_[57] ;
  wire \data_p2_reg_n_0_[58] ;
  wire \data_p2_reg_n_0_[59] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[60] ;
  wire \data_p2_reg_n_0_[61] ;
  wire \data_p2_reg_n_0_[62] ;
  wire \data_p2_reg_n_0_[63] ;
  wire \data_p2_reg_n_0_[64] ;
  wire \data_p2_reg_n_0_[65] ;
  wire \data_p2_reg_n_0_[66] ;
  wire \data_p2_reg_n_0_[67] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire if_empty_n_0;
  wire load_p1;
  wire m_axi_gmem1_AWREADY;
  wire m_axi_gmem1_AWVALID;
  wire [1:0]next_st__0;
  wire s_ready_t_i_1__8_n_0;
  wire [1:1]state;
  wire \state[0]_i_1__6_n_0 ;
  wire \state[1]_i_1__6_n_0 ;
  wire [1:0]state__0;

  LUT5 #(
    .INIT(32'h00080F00)) 
    \FSM_sequential_state[0]_i_1__6 
       (.I0(\aggressive_gen.req_en ),
        .I1(if_empty_n_0),
        .I2(m_axi_gmem1_AWREADY),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next_st__0[0]));
  LUT6 #(
    .INIT(64'h00008877FF008080)) 
    \FSM_sequential_state[1]_i_1__9 
       (.I0(\aggressive_gen.req_en ),
        .I1(if_empty_n_0),
        .I2(\aggressive_gen.rs_req_ready ),
        .I3(m_axi_gmem1_AWREADY),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(next_st__0[1]));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__1 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[6]),
        .O(\data_p1[10]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__1 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[7]),
        .O(\data_p1[11]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__1 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[8]),
        .O(\data_p1[12]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__1 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[9]),
        .O(\data_p1[13]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__1 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[10]),
        .O(\data_p1[14]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__1 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[11]),
        .O(\data_p1[15]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__1 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[12]),
        .O(\data_p1[16]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__1 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[13]),
        .O(\data_p1[17]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__1 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[14]),
        .O(\data_p1[18]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__1 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[15]),
        .O(\data_p1[19]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__1 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[16]),
        .O(\data_p1[20]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__1 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[17]),
        .O(\data_p1[21]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__1 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[18]),
        .O(\data_p1[22]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__1 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[19]),
        .O(\data_p1[23]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__1 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[20]),
        .O(\data_p1[24]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__1 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[21]),
        .O(\data_p1[25]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__1 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[22]),
        .O(\data_p1[26]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__1 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[23]),
        .O(\data_p1[27]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__1 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[24]),
        .O(\data_p1[28]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__1 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[25]),
        .O(\data_p1[29]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__1 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[26]),
        .O(\data_p1[30]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__1 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[27]),
        .O(\data_p1[31]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__1 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[28]),
        .O(\data_p1[32]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__1 
       (.I0(\data_p2_reg_n_0_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[29]),
        .O(\data_p1[33]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__1 
       (.I0(\data_p2_reg_n_0_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[30]),
        .O(\data_p1[34]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__1 
       (.I0(\data_p2_reg_n_0_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[31]),
        .O(\data_p1[35]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__1 
       (.I0(\data_p2_reg_n_0_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[32]),
        .O(\data_p1[36]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__1 
       (.I0(\data_p2_reg_n_0_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[33]),
        .O(\data_p1[37]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__1 
       (.I0(\data_p2_reg_n_0_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[34]),
        .O(\data_p1[38]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__1 
       (.I0(\data_p2_reg_n_0_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[35]),
        .O(\data_p1[39]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__1 
       (.I0(\data_p2_reg_n_0_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[36]),
        .O(\data_p1[40]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__1 
       (.I0(\data_p2_reg_n_0_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[37]),
        .O(\data_p1[41]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__1 
       (.I0(\data_p2_reg_n_0_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[38]),
        .O(\data_p1[42]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__1 
       (.I0(\data_p2_reg_n_0_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[39]),
        .O(\data_p1[43]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__1 
       (.I0(\data_p2_reg_n_0_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[40]),
        .O(\data_p1[44]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__1 
       (.I0(\data_p2_reg_n_0_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[41]),
        .O(\data_p1[45]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__1 
       (.I0(\data_p2_reg_n_0_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[42]),
        .O(\data_p1[46]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__1 
       (.I0(\data_p2_reg_n_0_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[43]),
        .O(\data_p1[47]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__1 
       (.I0(\data_p2_reg_n_0_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[44]),
        .O(\data_p1[48]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__1 
       (.I0(\data_p2_reg_n_0_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[45]),
        .O(\data_p1[49]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__1 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[0]),
        .O(\data_p1[4]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__1 
       (.I0(\data_p2_reg_n_0_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[46]),
        .O(\data_p1[50]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__1 
       (.I0(\data_p2_reg_n_0_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[47]),
        .O(\data_p1[51]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__1 
       (.I0(\data_p2_reg_n_0_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[48]),
        .O(\data_p1[52]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__1 
       (.I0(\data_p2_reg_n_0_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[49]),
        .O(\data_p1[53]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__1 
       (.I0(\data_p2_reg_n_0_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[50]),
        .O(\data_p1[54]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__1 
       (.I0(\data_p2_reg_n_0_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[51]),
        .O(\data_p1[55]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__1 
       (.I0(\data_p2_reg_n_0_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[52]),
        .O(\data_p1[56]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__1 
       (.I0(\data_p2_reg_n_0_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[53]),
        .O(\data_p1[57]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__1 
       (.I0(\data_p2_reg_n_0_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[54]),
        .O(\data_p1[58]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__1 
       (.I0(\data_p2_reg_n_0_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[55]),
        .O(\data_p1[59]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__1 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[1]),
        .O(\data_p1[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__1 
       (.I0(\data_p2_reg_n_0_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[56]),
        .O(\data_p1[60]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__1 
       (.I0(\data_p2_reg_n_0_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[57]),
        .O(\data_p1[61]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__1 
       (.I0(\data_p2_reg_n_0_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[58]),
        .O(\data_p1[62]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h08F80008)) 
    \data_p1[63]_i_1__4 
       (.I0(\aggressive_gen.req_en ),
        .I1(if_empty_n_0),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(m_axi_gmem1_AWREADY),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_2 
       (.I0(\data_p2_reg_n_0_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[59]),
        .O(\data_p1[63]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[64]_i_1__0 
       (.I0(\data_p2_reg_n_0_[64] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[60]),
        .O(\data_p1[64]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[65]_i_1 
       (.I0(\data_p2_reg_n_0_[65] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[61]),
        .O(\data_p1[65]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1 
       (.I0(\data_p2_reg_n_0_[66] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[62]),
        .O(\data_p1[66]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1 
       (.I0(\data_p2_reg_n_0_[67] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[63]),
        .O(\data_p1[67]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__1 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[2]),
        .O(\data_p1[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__1 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[3]),
        .O(\data_p1[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__1 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[4]),
        .O(\data_p1[8]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__1 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[5]),
        .O(\data_p1[9]_i_1__1_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_2_n_0 ),
        .Q(\data_p1_reg[67]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[65]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [5]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(\data_p2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(\data_p2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(D[32]),
        .Q(\data_p2_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(D[33]),
        .Q(\data_p2_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(D[34]),
        .Q(\data_p2_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(D[35]),
        .Q(\data_p2_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(D[36]),
        .Q(\data_p2_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(D[37]),
        .Q(\data_p2_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(D[38]),
        .Q(\data_p2_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(D[39]),
        .Q(\data_p2_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(D[40]),
        .Q(\data_p2_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(D[41]),
        .Q(\data_p2_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(D[42]),
        .Q(\data_p2_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(D[43]),
        .Q(\data_p2_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(D[44]),
        .Q(\data_p2_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(D[45]),
        .Q(\data_p2_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(D[46]),
        .Q(\data_p2_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(D[47]),
        .Q(\data_p2_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(D[48]),
        .Q(\data_p2_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(D[49]),
        .Q(\data_p2_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(D[50]),
        .Q(\data_p2_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(D[51]),
        .Q(\data_p2_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(D[52]),
        .Q(\data_p2_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(D[53]),
        .Q(\data_p2_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(D[54]),
        .Q(\data_p2_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(D[55]),
        .Q(\data_p2_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(D[56]),
        .Q(\data_p2_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(D[57]),
        .Q(\data_p2_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(D[58]),
        .Q(\data_p2_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(D[59]),
        .Q(\data_p2_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(D[60]),
        .Q(\data_p2_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(E),
        .D(D[61]),
        .Q(\data_p2_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(D[62]),
        .Q(\data_p2_reg_n_0_[66] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(D[63]),
        .Q(\data_p2_reg_n_0_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF00FFF0F700FFFF)) 
    s_ready_t_i_1__8
       (.I0(\aggressive_gen.req_en ),
        .I1(if_empty_n_0),
        .I2(m_axi_gmem1_AWREADY),
        .I3(\aggressive_gen.rs_req_ready ),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(s_ready_t_i_1__8_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__8_n_0),
        .Q(\aggressive_gen.rs_req_ready ),
        .R(SR));
  LUT6 #(
    .INIT(64'h8F8FFFFF80008000)) 
    \state[0]_i_1__6 
       (.I0(\aggressive_gen.req_en ),
        .I1(if_empty_n_0),
        .I2(state),
        .I3(\aggressive_gen.rs_req_ready ),
        .I4(m_axi_gmem1_AWREADY),
        .I5(m_axi_gmem1_AWVALID),
        .O(\state[0]_i_1__6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \state[0]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\aggressive_gen.last_cnt_reg[4] ));
  LUT5 #(
    .INIT(32'hFFFF7F0F)) 
    \state[1]_i_1__6 
       (.I0(\aggressive_gen.req_en ),
        .I1(if_empty_n_0),
        .I2(m_axi_gmem1_AWVALID),
        .I3(state),
        .I4(m_axi_gmem1_AWREADY),
        .O(\state[1]_i_1__6_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__6_n_0 ),
        .Q(m_axi_gmem1_AWVALID),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__6_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "Pooling_gmem1_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_reg_slice__parameterized6
   (s_ready_t_reg_0,
    Q,
    SR,
    ap_clk,
    p_2_in,
    m_axi_gmem1_BVALID);
  output s_ready_t_reg_0;
  output [0:0]Q;
  input [0:0]SR;
  input ap_clk;
  input p_2_in;
  input m_axi_gmem1_BVALID;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_gmem1_BVALID;
  wire [1:0]next_st__0;
  wire p_2_in;
  wire s_ready_t_i_1__4_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_0 ;
  wire \state[1]_i_1__2_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(m_axi_gmem1_BVALID),
        .I1(p_2_in),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next_st__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h00C3CCA0)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(p_2_in),
        .I2(m_axi_gmem1_BVALID),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next_st__0[1]));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__4
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_gmem1_BVALID),
        .I2(p_2_in),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__4_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__4_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__1 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(p_2_in),
        .I3(m_axi_gmem1_BVALID),
        .I4(Q),
        .O(\state[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__2 
       (.I0(Q),
        .I1(state),
        .I2(p_2_in),
        .I3(m_axi_gmem1_BVALID),
        .O(\state[1]_i_1__2_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_0 ),
        .Q(state),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl
   (re,
    in,
    D,
    Q,
    \fifo_depth_gt1_gen.full_n_reg ,
    I_CH0_AWADDR,
    wrsp_ready,
    \fifo_depth_gt1_gen.dout_reg[0]_0 ,
    tmp_valid_reg,
    tmp_valid_reg_0,
    AWREADY_Dummy,
    \fifo_depth_gt1_gen.dout_reg[0]_1 ,
    gmem1_AWREADY,
    \fifo_depth_gt1_gen.dout_reg[62]_0 ,
    \fifo_depth_gt1_gen.dout_reg[62]_1 ,
    \fifo_depth_gt1_gen.dout_reg[76]_0 ,
    I_CH0_AWREADY,
    raddr,
    ap_clk,
    SR);
  output re;
  output [0:0]in;
  output [0:0]D;
  output [63:0]Q;
  output \fifo_depth_gt1_gen.full_n_reg ;
  output [62:0]I_CH0_AWADDR;
  input wrsp_ready;
  input \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  input tmp_valid_reg;
  input tmp_valid_reg_0;
  input AWREADY_Dummy;
  input \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  input gmem1_AWREADY;
  input [62:0]\fifo_depth_gt1_gen.dout_reg[62]_0 ;
  input [62:0]\fifo_depth_gt1_gen.dout_reg[62]_1 ;
  input [0:0]\fifo_depth_gt1_gen.dout_reg[76]_0 ;
  input I_CH0_AWREADY;
  input [1:0]raddr;
  input ap_clk;
  input [0:0]SR;

  wire AWREADY_Dummy;
  wire [0:0]D;
  wire [62:0]I_CH0_AWADDR;
  wire I_CH0_AWREADY;
  wire [63:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  wire [62:0]\fifo_depth_gt1_gen.dout_reg[62]_0 ;
  wire [62:0]\fifo_depth_gt1_gen.dout_reg[62]_1 ;
  wire [0:0]\fifo_depth_gt1_gen.dout_reg[76]_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg ;
  wire \fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_2_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][0]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][10]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][10]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][11]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][11]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][12]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][12]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][13]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][13]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][14]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][14]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][15]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][15]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][16]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][16]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][17]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][17]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][18]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][18]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][19]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][19]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][1]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][1]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][20]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][20]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][21]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][21]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][22]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][22]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][23]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][23]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][24]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][24]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][25]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][25]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][26]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][26]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][27]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][27]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][28]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][28]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][29]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][29]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][2]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][2]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][30]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][30]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][31]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][31]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][32]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][32]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][33]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][33]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][34]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][34]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][35]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][35]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][36]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][36]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][37]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][37]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][38]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][38]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][39]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][39]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][3]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][3]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][40]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][40]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][41]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][41]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][42]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][42]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][43]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][43]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][44]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][44]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][45]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][45]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][46]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][46]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][47]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][47]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][48]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][48]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][49]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][49]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][4]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][4]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][50]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][50]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][51]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][51]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][52]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][52]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][53]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][53]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][54]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][54]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][55]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][55]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][56]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][56]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][57]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][57]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][58]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][58]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][59]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][59]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][5]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][5]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][60]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][60]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][61]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][61]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][62]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][62]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][6]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][6]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][76]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][7]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][7]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][8]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][8]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][9]_srl3_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][9]_srl3_n_0 ;
  wire gmem1_AWREADY;
  wire [0:0]in;
  wire [1:0]raddr;
  wire re;
  wire tmp_valid_reg;
  wire tmp_valid_reg_0;
  wire we;
  wire wrsp_ready;

  LUT6 #(
    .INIT(64'hBB3B3B3B00000000)) 
    \fifo_depth_gt1_gen.dout[76]_i_1 
       (.I0(wrsp_ready),
        .I1(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I2(tmp_valid_reg),
        .I3(tmp_valid_reg_0),
        .I4(AWREADY_Dummy),
        .I5(\fifo_depth_gt1_gen.dout_reg[0]_1 ),
        .O(re));
  FDRE \fifo_depth_gt1_gen.dout_reg[0] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][0]_srl3_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[10] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][10]_srl3_n_0 ),
        .Q(Q[10]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[11] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][11]_srl3_n_0 ),
        .Q(Q[11]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[12] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][12]_srl3_n_0 ),
        .Q(Q[12]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[13] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][13]_srl3_n_0 ),
        .Q(Q[13]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[14] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][14]_srl3_n_0 ),
        .Q(Q[14]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[15] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][15]_srl3_n_0 ),
        .Q(Q[15]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[16] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][16]_srl3_n_0 ),
        .Q(Q[16]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[17] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][17]_srl3_n_0 ),
        .Q(Q[17]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[18] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][18]_srl3_n_0 ),
        .Q(Q[18]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[19] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][19]_srl3_n_0 ),
        .Q(Q[19]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[1] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][1]_srl3_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[20] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][20]_srl3_n_0 ),
        .Q(Q[20]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[21] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][21]_srl3_n_0 ),
        .Q(Q[21]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[22] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][22]_srl3_n_0 ),
        .Q(Q[22]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[23] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][23]_srl3_n_0 ),
        .Q(Q[23]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[24] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][24]_srl3_n_0 ),
        .Q(Q[24]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[25] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][25]_srl3_n_0 ),
        .Q(Q[25]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[26] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][26]_srl3_n_0 ),
        .Q(Q[26]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[27] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][27]_srl3_n_0 ),
        .Q(Q[27]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[28] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][28]_srl3_n_0 ),
        .Q(Q[28]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[29] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][29]_srl3_n_0 ),
        .Q(Q[29]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[2] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][2]_srl3_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[30] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][30]_srl3_n_0 ),
        .Q(Q[30]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[31] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][31]_srl3_n_0 ),
        .Q(Q[31]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[32] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][32]_srl3_n_0 ),
        .Q(Q[32]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[33] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][33]_srl3_n_0 ),
        .Q(Q[33]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[34] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][34]_srl3_n_0 ),
        .Q(Q[34]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[35] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][35]_srl3_n_0 ),
        .Q(Q[35]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[36] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][36]_srl3_n_0 ),
        .Q(Q[36]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[37] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][37]_srl3_n_0 ),
        .Q(Q[37]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[38] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][38]_srl3_n_0 ),
        .Q(Q[38]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[39] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][39]_srl3_n_0 ),
        .Q(Q[39]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[3] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][3]_srl3_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[40] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][40]_srl3_n_0 ),
        .Q(Q[40]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[41] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][41]_srl3_n_0 ),
        .Q(Q[41]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[42] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][42]_srl3_n_0 ),
        .Q(Q[42]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[43] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][43]_srl3_n_0 ),
        .Q(Q[43]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[44] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][44]_srl3_n_0 ),
        .Q(Q[44]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[45] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][45]_srl3_n_0 ),
        .Q(Q[45]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[46] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][46]_srl3_n_0 ),
        .Q(Q[46]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[47] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][47]_srl3_n_0 ),
        .Q(Q[47]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[48] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][48]_srl3_n_0 ),
        .Q(Q[48]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[49] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][49]_srl3_n_0 ),
        .Q(Q[49]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[4] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][4]_srl3_n_0 ),
        .Q(Q[4]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[50] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][50]_srl3_n_0 ),
        .Q(Q[50]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[51] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][51]_srl3_n_0 ),
        .Q(Q[51]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[52] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][52]_srl3_n_0 ),
        .Q(Q[52]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[53] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][53]_srl3_n_0 ),
        .Q(Q[53]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[54] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][54]_srl3_n_0 ),
        .Q(Q[54]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[55] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][55]_srl3_n_0 ),
        .Q(Q[55]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[56] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][56]_srl3_n_0 ),
        .Q(Q[56]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[57] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][57]_srl3_n_0 ),
        .Q(Q[57]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[58] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][58]_srl3_n_0 ),
        .Q(Q[58]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[59] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][59]_srl3_n_0 ),
        .Q(Q[59]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[5] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][5]_srl3_n_0 ),
        .Q(Q[5]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[60] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][60]_srl3_n_0 ),
        .Q(Q[60]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[61] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][61]_srl3_n_0 ),
        .Q(Q[61]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[62] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][62]_srl3_n_0 ),
        .Q(Q[62]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[6] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][6]_srl3_n_0 ),
        .Q(Q[6]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[76] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][76]_srl3_n_0 ),
        .Q(Q[63]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[7] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][7]_srl3_n_0 ),
        .Q(Q[7]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[8] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][8]_srl3_n_0 ),
        .Q(Q[8]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[9] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][9]_srl3_n_0 ),
        .Q(Q[9]),
        .R(SR));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][0]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_2_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][0]_srl3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_1 
       (.I0(in),
        .I1(gmem1_AWREADY),
        .O(we));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_2 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [0]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_2__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [0]),
        .O(I_CH0_AWADDR[0]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][10]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][10]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][10]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][10]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [10]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][10]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][10]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [10]),
        .O(I_CH0_AWADDR[10]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][11]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][11]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][11]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][11]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [11]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][11]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][11]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [11]),
        .O(I_CH0_AWADDR[11]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][12]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][12]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][12]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][12]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [12]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][12]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][12]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [12]),
        .O(I_CH0_AWADDR[12]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][13]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][13]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][13]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][13]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [13]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][13]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][13]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [13]),
        .O(I_CH0_AWADDR[13]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][14]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][14]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][14]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][14]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [14]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][14]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][14]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [14]),
        .O(I_CH0_AWADDR[14]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][15]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][15]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][15]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][15]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [15]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][15]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][15]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [15]),
        .O(I_CH0_AWADDR[15]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][16]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][16]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][16]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][16]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [16]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][16]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][16]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [16]),
        .O(I_CH0_AWADDR[16]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][17]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][17]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][17]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][17]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [17]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][17]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][17]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [17]),
        .O(I_CH0_AWADDR[17]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][18]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][18]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][18]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][18]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [18]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][18]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][18]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [18]),
        .O(I_CH0_AWADDR[18]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][19]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][19]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][19]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][19]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [19]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][19]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][19]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [19]),
        .O(I_CH0_AWADDR[19]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][1]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][1]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][1]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][1]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [1]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][1]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][1]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [1]),
        .O(I_CH0_AWADDR[1]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][20]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][20]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][20]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][20]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [20]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][20]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][20]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [20]),
        .O(I_CH0_AWADDR[20]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][21]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][21]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][21]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][21]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [21]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][21]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][21]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [21]),
        .O(I_CH0_AWADDR[21]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][22]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][22]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][22]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][22]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [22]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][22]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][22]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [22]),
        .O(I_CH0_AWADDR[22]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][23]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][23]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][23]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][23]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [23]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][23]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][23]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [23]),
        .O(I_CH0_AWADDR[23]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][24]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][24]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][24]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][24]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [24]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][24]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][24]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [24]),
        .O(I_CH0_AWADDR[24]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][25]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][25]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][25]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][25]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [25]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][25]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][25]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [25]),
        .O(I_CH0_AWADDR[25]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][26]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][26]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][26]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][26]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [26]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][26]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][26]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [26]),
        .O(I_CH0_AWADDR[26]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][27]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][27]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][27]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][27]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [27]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][27]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][27]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [27]),
        .O(I_CH0_AWADDR[27]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][28]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][28]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][28]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][28]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [28]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][28]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][28]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [28]),
        .O(I_CH0_AWADDR[28]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][29]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][29]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][29]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][29]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [29]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][29]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][29]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [29]),
        .O(I_CH0_AWADDR[29]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][2]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][2]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][2]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][2]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [2]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][2]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][2]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [2]),
        .O(I_CH0_AWADDR[2]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][30]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][30]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][30]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][30]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][30]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [30]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][30]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][30]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [30]),
        .O(I_CH0_AWADDR[30]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][31]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][31]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][31]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][31]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][31]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [31]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][31]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][31]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [31]),
        .O(I_CH0_AWADDR[31]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][32]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][32]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][32]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][32]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][32]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [32]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][32]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][32]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [32]),
        .O(I_CH0_AWADDR[32]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][33]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][33]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][33]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][33]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][33]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [33]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][33]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][33]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [33]),
        .O(I_CH0_AWADDR[33]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][34]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][34]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][34]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][34]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][34]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [34]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][34]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][34]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [34]),
        .O(I_CH0_AWADDR[34]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][35]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][35]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][35]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][35]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][35]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [35]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][35]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][35]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [35]),
        .O(I_CH0_AWADDR[35]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][36]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][36]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][36]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][36]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][36]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [36]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][36]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][36]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [36]),
        .O(I_CH0_AWADDR[36]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][37]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][37]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][37]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][37]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][37]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [37]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][37]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][37]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [37]),
        .O(I_CH0_AWADDR[37]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][38]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][38]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][38]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][38]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][38]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [38]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][38]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][38]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [38]),
        .O(I_CH0_AWADDR[38]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][39]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][39]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][39]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][39]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][39]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [39]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][39]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][39]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [39]),
        .O(I_CH0_AWADDR[39]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][3]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][3]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][3]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][3]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [3]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][3]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][3]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [3]),
        .O(I_CH0_AWADDR[3]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][40]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][40]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][40]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][40]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][40]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [40]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][40]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][40]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [40]),
        .O(I_CH0_AWADDR[40]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][41]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][41]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][41]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][41]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][41]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [41]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][41]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][41]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [41]),
        .O(I_CH0_AWADDR[41]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][42]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][42]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][42]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][42]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][42]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [42]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][42]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][42]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [42]),
        .O(I_CH0_AWADDR[42]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][43]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][43]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][43]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][43]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][43]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [43]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][43]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][43]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [43]),
        .O(I_CH0_AWADDR[43]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][44]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][44]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][44]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][44]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][44]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [44]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][44]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][44]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [44]),
        .O(I_CH0_AWADDR[44]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][45]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][45]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][45]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][45]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][45]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [45]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][45]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][45]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [45]),
        .O(I_CH0_AWADDR[45]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][46]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][46]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][46]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][46]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][46]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [46]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][46]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][46]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [46]),
        .O(I_CH0_AWADDR[46]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][47]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][47]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][47]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][47]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][47]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [47]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][47]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][47]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [47]),
        .O(I_CH0_AWADDR[47]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][48]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][48]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][48]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][48]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][48]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [48]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][48]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][48]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [48]),
        .O(I_CH0_AWADDR[48]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][49]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][49]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][49]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][49]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][49]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [49]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][49]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][49]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [49]),
        .O(I_CH0_AWADDR[49]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][4]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][4]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][4]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][4]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [4]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][4]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][4]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [4]),
        .O(I_CH0_AWADDR[4]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][50]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][50]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][50]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][50]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][50]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [50]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][50]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][50]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [50]),
        .O(I_CH0_AWADDR[50]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][51]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][51]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][51]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][51]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][51]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [51]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][51]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][51]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [51]),
        .O(I_CH0_AWADDR[51]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][52]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][52]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][52]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][52]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][52]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [52]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][52]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][52]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [52]),
        .O(I_CH0_AWADDR[52]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][53]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][53]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][53]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][53]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][53]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [53]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][53]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][53]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [53]),
        .O(I_CH0_AWADDR[53]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][54]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][54]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][54]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][54]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][54]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [54]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][54]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][54]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [54]),
        .O(I_CH0_AWADDR[54]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][55]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][55]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][55]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][55]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][55]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [55]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][55]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][55]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [55]),
        .O(I_CH0_AWADDR[55]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][56]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][56]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][56]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][56]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][56]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [56]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][56]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][56]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [56]),
        .O(I_CH0_AWADDR[56]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][57]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][57]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][57]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][57]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][57]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [57]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][57]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][57]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [57]),
        .O(I_CH0_AWADDR[57]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][58]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][58]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][58]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][58]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][58]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [58]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][58]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][58]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [58]),
        .O(I_CH0_AWADDR[58]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][59]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][59]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][59]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][59]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][59]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [59]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][59]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][59]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [59]),
        .O(I_CH0_AWADDR[59]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][5]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][5]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][5]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][5]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [5]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][5]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][5]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [5]),
        .O(I_CH0_AWADDR[5]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][60]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][60]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][60]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][60]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][60]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [60]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][60]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][60]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [60]),
        .O(I_CH0_AWADDR[60]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][61]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][61]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][61]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][61]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][61]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [61]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][61]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][61]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [61]),
        .O(I_CH0_AWADDR[61]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][62]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][62]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][62]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][62]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][62]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [62]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][62]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][62]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [62]),
        .O(I_CH0_AWADDR[62]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][6]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][6]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][6]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][6]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [6]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][6]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][6]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [6]),
        .O(I_CH0_AWADDR[6]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][76]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][76]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][76]_srl3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \fifo_depth_gt1_gen.mem_reg[2][76]_srl3_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[76]_0 ),
        .I1(gmem1_AWREADY),
        .I2(I_CH0_AWREADY),
        .O(in));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][7]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][7]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][7]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][7]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [7]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][7]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][7]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [7]),
        .O(I_CH0_AWADDR[7]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][8]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][8]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][8]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][8]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [8]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][8]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][8]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [8]),
        .O(I_CH0_AWADDR[8]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][9]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[2][9]_srl3_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][9]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][9]_srl3_i_1 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_0 [9]),
        .O(\fifo_depth_gt1_gen.mem_reg[2][9]_srl3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][9]_srl3_i_1__0 
       (.I0(in),
        .I1(\fifo_depth_gt1_gen.dout_reg[62]_1 [9]),
        .O(I_CH0_AWADDR[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[17]_i_1__0 
       (.I0(Q[63]),
        .O(D));
  LUT6 #(
    .INIT(64'h88F8F8F800F0F0F0)) 
    tmp_valid_i_1__0
       (.I0(wrsp_ready),
        .I1(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I2(tmp_valid_reg),
        .I3(tmp_valid_reg_0),
        .I4(AWREADY_Dummy),
        .I5(Q[63]),
        .O(\fifo_depth_gt1_gen.full_n_reg ));
endmodule

(* ORIG_REF_NAME = "Pooling_gmem1_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl__parameterized11
   (ap_rst_n_0,
    E,
    dout_vld_reg,
    full_n0,
    \fifo_depth_gt1_gen.empty_n_reg ,
    \bus_wide_gen.data_valid_reg ,
    \fifo_depth_gt1_gen.empty_n_reg_0 ,
    WVALID_Dummy_reg,
    ap_rst_n,
    \fifo_depth_gt1_gen.mOutPtr_reg[0] ,
    ost_resp_ready,
    \fifo_srl_gen.raddr_reg[0] ,
    AWREADY_Dummy_1,
    AWVALID_Dummy,
    ost_ctrl_valid,
    \fifo_depth_gt1_gen.full_n_reg ,
    \fifo_srl_gen.raddr1 ,
    dout_vld_reg_0,
    dout_vld_reg_1,
    Q,
    WVALID_Dummy,
    WLAST_Dummy_reg,
    WLAST_Dummy_reg_0,
    WLAST_Dummy_reg_1,
    sel,
    in,
    \fifo_depth_gt1_gen.dout_reg[3]_0 ,
    ap_clk,
    SR);
  output [0:0]ap_rst_n_0;
  output [0:0]E;
  output [0:0]dout_vld_reg;
  output full_n0;
  output [0:0]\fifo_depth_gt1_gen.empty_n_reg ;
  output [0:0]\bus_wide_gen.data_valid_reg ;
  output \fifo_depth_gt1_gen.empty_n_reg_0 ;
  output WVALID_Dummy_reg;
  input ap_rst_n;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0] ;
  input ost_resp_ready;
  input \fifo_srl_gen.raddr_reg[0] ;
  input AWREADY_Dummy_1;
  input AWVALID_Dummy;
  input ost_ctrl_valid;
  input \fifo_depth_gt1_gen.full_n_reg ;
  input \fifo_srl_gen.raddr1 ;
  input dout_vld_reg_0;
  input dout_vld_reg_1;
  input [7:0]Q;
  input WVALID_Dummy;
  input WLAST_Dummy_reg;
  input WLAST_Dummy_reg_0;
  input WLAST_Dummy_reg_1;
  input sel;
  input [3:0]in;
  input [3:0]\fifo_depth_gt1_gen.dout_reg[3]_0 ;
  input ap_clk;
  input [0:0]SR;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WLAST_Dummy_reg_1;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]\bus_wide_gen.data_valid_reg ;
  wire [0:0]dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire \fifo_depth_gt1_gen.dout[3]_i_3_n_0 ;
  wire \fifo_depth_gt1_gen.dout[3]_i_4_n_0 ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[3]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.dout_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.dout_reg_n_0_[2] ;
  wire \fifo_depth_gt1_gen.dout_reg_n_0_[3] ;
  wire [0:0]\fifo_depth_gt1_gen.empty_n_reg ;
  wire \fifo_depth_gt1_gen.empty_n_reg_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0] ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ;
  wire \fifo_srl_gen.raddr1 ;
  wire \fifo_srl_gen.raddr_reg[0] ;
  wire full_n0;
  wire if_read6_out;
  wire [3:0]in;
  wire ost_ctrl_valid;
  wire ost_resp_ready;
  wire sel;

  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    WLAST_Dummy_i_1
       (.I0(if_read6_out),
        .I1(WLAST_Dummy_reg),
        .I2(WLAST_Dummy_reg_0),
        .I3(WLAST_Dummy_reg_1),
        .O(WVALID_Dummy_reg));
  LUT4 #(
    .INIT(16'h8808)) 
    \data_buf[127]_i_1 
       (.I0(WVALID_Dummy),
        .I1(dout_vld_reg_1),
        .I2(WLAST_Dummy_reg),
        .I3(WLAST_Dummy_reg_0),
        .O(\bus_wide_gen.data_valid_reg ));
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__10
       (.I0(dout_vld_reg_0),
        .I1(dout_vld_reg_1),
        .I2(if_read6_out),
        .O(\fifo_depth_gt1_gen.empty_n_reg_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \fifo_depth_gt1_gen.dout[3]_i_1 
       (.I0(dout_vld_reg_1),
        .I1(if_read6_out),
        .I2(dout_vld_reg_0),
        .O(dout_vld_reg));
  LUT5 #(
    .INIT(32'h00000002)) 
    \fifo_depth_gt1_gen.dout[3]_i_2 
       (.I0(\bus_wide_gen.data_valid_reg ),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\fifo_depth_gt1_gen.dout[3]_i_3_n_0 ),
        .I4(\fifo_depth_gt1_gen.dout[3]_i_4_n_0 ),
        .O(if_read6_out));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \fifo_depth_gt1_gen.dout[3]_i_3 
       (.I0(Q[2]),
        .I1(\fifo_depth_gt1_gen.dout_reg_n_0_[2] ),
        .I2(Q[1]),
        .I3(\fifo_depth_gt1_gen.dout_reg_n_0_[1] ),
        .O(\fifo_depth_gt1_gen.dout[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \fifo_depth_gt1_gen.dout[3]_i_4 
       (.I0(\fifo_depth_gt1_gen.dout_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(\fifo_depth_gt1_gen.dout_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\fifo_depth_gt1_gen.dout[3]_i_4_n_0 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[0] 
       (.C(ap_clk),
        .CE(dout_vld_reg),
        .D(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg_n_0_[0] ),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[1] 
       (.C(ap_clk),
        .CE(dout_vld_reg),
        .D(\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg_n_0_[1] ),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[2] 
       (.C(ap_clk),
        .CE(dout_vld_reg),
        .D(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg_n_0_[2] ),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[3] 
       (.C(ap_clk),
        .CE(dout_vld_reg),
        .D(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg_n_0_[3] ),
        .R(SR));
  LUT4 #(
    .INIT(16'h7800)) 
    \fifo_depth_gt1_gen.full_n_i_1__10 
       (.I0(ost_ctrl_valid),
        .I1(\fifo_srl_gen.raddr_reg[0] ),
        .I2(dout_vld_reg),
        .I3(\fifo_depth_gt1_gen.full_n_reg ),
        .O(full_n0));
  LUT6 #(
    .INIT(64'h6AAAAAAA6AAA6AAA)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__6 
       (.I0(dout_vld_reg),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg[0] ),
        .I2(ost_resp_ready),
        .I3(\fifo_srl_gen.raddr_reg[0] ),
        .I4(AWREADY_Dummy_1),
        .I5(AWVALID_Dummy),
        .O(E));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[3]_0 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[3]_0 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[3]_0 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[3]_0 [3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][1]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[3]_0 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[3]_0 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[3]_0 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[3]_0 [3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][2]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[3]_0 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[3]_0 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[3]_0 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[3]_0 [3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][3]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[3]_0 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[3]_0 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[3]_0 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[3]_0 [3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ));
  LUT5 #(
    .INIT(32'h0AAAC000)) 
    \fifo_srl_gen.raddr[3]_i_1__4 
       (.I0(\fifo_srl_gen.raddr1 ),
        .I1(dout_vld_reg_0),
        .I2(ost_ctrl_valid),
        .I3(\fifo_srl_gen.raddr_reg[0] ),
        .I4(dout_vld_reg),
        .O(\fifo_depth_gt1_gen.empty_n_reg ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \len_cnt[7]_i_1 
       (.I0(if_read6_out),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
endmodule

(* ORIG_REF_NAME = "Pooling_gmem1_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl__parameterized13
   (re,
    we,
    \fifo_depth_gt1_gen.dout_reg[67]_0 ,
    \aggressive_gen.req_en ,
    \aggressive_gen.rs_req_ready ,
    if_empty_n_0,
    \fifo_depth_gt1_gen.dout_reg[4]_0 ,
    \fifo_depth_gt1_gen.dout_reg[67]_1 ,
    AWVALID_Dummy,
    in,
    Q,
    ap_clk,
    SR);
  output re;
  output we;
  output [63:0]\fifo_depth_gt1_gen.dout_reg[67]_0 ;
  input \aggressive_gen.req_en ;
  input \aggressive_gen.rs_req_ready ;
  input if_empty_n_0;
  input \fifo_depth_gt1_gen.dout_reg[4]_0 ;
  input \fifo_depth_gt1_gen.dout_reg[67]_1 ;
  input AWVALID_Dummy;
  input [63:0]in;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;

  wire AWVALID_Dummy;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \aggressive_gen.req_en ;
  wire \aggressive_gen.rs_req_ready ;
  wire ap_clk;
  wire \fifo_depth_gt1_gen.dout_reg[4]_0 ;
  wire [63:0]\fifo_depth_gt1_gen.dout_reg[67]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[67]_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][37]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][38]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][39]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][40]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][41]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][42]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][43]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][44]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][45]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][46]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][47]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][48]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][49]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][50]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][51]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][52]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][53]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][54]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][55]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][56]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][57]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][58]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][59]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][60]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][61]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][62]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][63]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][64]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][65]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][66]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][67]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ;
  wire if_empty_n_0;
  wire [63:0]in;
  wire re;
  wire we;

  LUT4 #(
    .INIT(16'h8F00)) 
    \fifo_depth_gt1_gen.dout[67]_i_1 
       (.I0(\aggressive_gen.req_en ),
        .I1(\aggressive_gen.rs_req_ready ),
        .I2(if_empty_n_0),
        .I3(\fifo_depth_gt1_gen.dout_reg[4]_0 ),
        .O(re));
  FDRE \fifo_depth_gt1_gen.dout_reg[10] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [6]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[11] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [7]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[12] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [8]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[13] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [9]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[14] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [10]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[15] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [11]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[16] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [12]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[17] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [13]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[18] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [14]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[19] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [15]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[20] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [16]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[21] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [17]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[22] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [18]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[23] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [19]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[24] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [20]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[25] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [21]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[26] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [22]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[27] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [23]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[28] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [24]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[29] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [25]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[30] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [26]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[31] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [27]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[32] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [28]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[33] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [29]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[34] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [30]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[35] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [31]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[36] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [32]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[37] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][37]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [33]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[38] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][38]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [34]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[39] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][39]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [35]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[40] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][40]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [36]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[41] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][41]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [37]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[42] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][42]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [38]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[43] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][43]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [39]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[44] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][44]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [40]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[45] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][45]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [41]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[46] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][46]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [42]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[47] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][47]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [43]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[48] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][48]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [44]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[49] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][49]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [45]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[4] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [0]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[50] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][50]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [46]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[51] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][51]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [47]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[52] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][52]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [48]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[53] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][53]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [49]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[54] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][54]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [50]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[55] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][55]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [51]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[56] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][56]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [52]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[57] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][57]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [53]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[58] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][58]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [54]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[59] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][59]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [55]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[5] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [1]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[60] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][60]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [56]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[61] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][61]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [57]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[62] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][62]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [58]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[63] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][63]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [59]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[64] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][64]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [60]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[65] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][65]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [61]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[66] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][66]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [62]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[67] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][67]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [63]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[6] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [2]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[7] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [3]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[8] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [4]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[9] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [5]),
        .R(SR));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][10]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][11]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][12]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][13]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][14]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][15]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][16]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][17]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][18]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][19]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][20]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][21]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][22]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][23]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][24]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][25]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][26]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][27]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][28]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][29]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][30]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][31]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][32]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][33]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][34]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][35]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][36]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][37]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][37]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][37]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][38]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][38]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][38]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][39]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][39]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][39]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][40]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][40]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][40]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][41]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][41]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][41]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][42]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][42]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][42]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][43]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][43]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][43]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][44]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][44]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][44]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][45]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][45]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][45]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][46]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][46]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][46]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][47]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][47]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][47]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][48]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][48]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][48]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][49]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][49]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][49]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][4]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[14][4]_srl15_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[67]_1 ),
        .I1(AWVALID_Dummy),
        .O(we));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][50]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][50]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][50]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][51]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][51]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][51]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][52]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][52]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][52]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][53]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][53]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][53]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][54]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][54]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][54]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][55]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][55]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][55]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][56]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][56]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][56]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][57]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][57]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][57]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][58]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][58]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][58]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][59]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][59]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][59]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][5]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][60]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][60]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][60]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][61]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][61]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][61]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][62]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][62]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][62]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][63]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][63]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][63]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][64]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][64]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][64]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][65]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][65]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][65]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][66]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][66]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][66]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][67]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][67]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][67]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][6]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][7]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][8]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][9]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ));
endmodule

(* ORIG_REF_NAME = "Pooling_gmem1_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl__parameterized15
   (E,
    \aggressive_gen.req_en ,
    dout_vld_reg,
    D,
    re,
    \aggressive_gen.data_en ,
    WLAST_Dummy_reg,
    we,
    \fifo_depth_gt1_gen.dout_reg[144]_0 ,
    if_empty_n_0,
    \aggressive_gen.rs_req_ready ,
    \aggressive_gen.flying_req_reg ,
    Q,
    \aggressive_gen.flying_req_reg_0 ,
    \aggressive_gen.fifo_valid ,
    m_axi_gmem1_WREADY,
    \fifo_depth_gt1_gen.dout_reg[0]_0 ,
    in,
    \fifo_depth_gt1_gen.dout_reg[144]_1 ,
    \fifo_depth_gt1_gen.dout_reg[144]_2 ,
    \fifo_depth_gt1_gen.dout_reg[144]_3 ,
    ap_clk,
    SR);
  output [0:0]E;
  output \aggressive_gen.req_en ;
  output dout_vld_reg;
  output [3:0]D;
  output re;
  output \aggressive_gen.data_en ;
  output [0:0]WLAST_Dummy_reg;
  output we;
  output [144:0]\fifo_depth_gt1_gen.dout_reg[144]_0 ;
  input if_empty_n_0;
  input \aggressive_gen.rs_req_ready ;
  input \aggressive_gen.flying_req_reg ;
  input [4:0]Q;
  input \aggressive_gen.flying_req_reg_0 ;
  input \aggressive_gen.fifo_valid ;
  input m_axi_gmem1_WREADY;
  input \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  input [144:0]in;
  input \fifo_depth_gt1_gen.dout_reg[144]_1 ;
  input \fifo_depth_gt1_gen.dout_reg[144]_2 ;
  input [3:0]\fifo_depth_gt1_gen.dout_reg[144]_3 ;
  input ap_clk;
  input [0:0]SR;

  wire [3:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [0:0]WLAST_Dummy_reg;
  wire \aggressive_gen.data_en ;
  wire \aggressive_gen.fifo_valid ;
  wire \aggressive_gen.flying_req_reg ;
  wire \aggressive_gen.flying_req_reg_0 ;
  wire \aggressive_gen.last_cnt[4]_i_4_n_0 ;
  wire \aggressive_gen.req_en ;
  wire \aggressive_gen.rs_req_ready ;
  wire ap_clk;
  wire dout_vld_reg;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire [144:0]\fifo_depth_gt1_gen.dout_reg[144]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[144]_1 ;
  wire \fifo_depth_gt1_gen.dout_reg[144]_2 ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[144]_3 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][100]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][101]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][102]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][103]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][104]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][105]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][106]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][107]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][108]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][109]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][110]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][111]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][112]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][113]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][114]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][115]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][116]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][117]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][118]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][119]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][120]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][121]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][122]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][123]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][124]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][125]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][126]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][127]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][128]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][129]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][130]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][131]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][132]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][133]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][134]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][135]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][136]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][137]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][138]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][139]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][140]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][141]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][142]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][143]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][144]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][37]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][38]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][39]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][40]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][41]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][42]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][43]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][44]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][45]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][46]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][47]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][48]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][49]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][50]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][51]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][52]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][53]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][54]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][55]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][56]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][57]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][58]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][59]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][60]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][61]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][62]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][63]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][64]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][65]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][66]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][67]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][68]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][69]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][70]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][71]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][72]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][73]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][74]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][75]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][76]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][77]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][78]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][79]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][80]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][81]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][82]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][83]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][84]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][85]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][86]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][87]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][88]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][89]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][90]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][91]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][92]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][93]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][94]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][95]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][96]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][97]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][98]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][99]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ;
  wire if_empty_n_0;
  wire [144:0]in;
  wire m_axi_gmem1_WREADY;
  wire p_8_in;
  wire re;
  wire we;

  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \aggressive_gen.flying_req_i_1 
       (.I0(\aggressive_gen.req_en ),
        .I1(if_empty_n_0),
        .I2(\aggressive_gen.rs_req_ready ),
        .I3(p_8_in),
        .I4(\aggressive_gen.flying_req_reg ),
        .O(dout_vld_reg));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h9AAA6555)) 
    \aggressive_gen.last_cnt[1]_i_1 
       (.I0(Q[0]),
        .I1(p_8_in),
        .I2(we),
        .I3(in[144]),
        .I4(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \aggressive_gen.last_cnt[2]_i_1 
       (.I0(in[144]),
        .I1(we),
        .I2(p_8_in),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \aggressive_gen.last_cnt[3]_i_1 
       (.I0(\aggressive_gen.last_cnt[4]_i_4_n_0 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \aggressive_gen.last_cnt[4]_i_1 
       (.I0(p_8_in),
        .I1(we),
        .I2(in[144]),
        .O(WLAST_Dummy_reg));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \aggressive_gen.last_cnt[4]_i_2 
       (.I0(Q[2]),
        .I1(\aggressive_gen.last_cnt[4]_i_4_n_0 ),
        .I2(Q[4]),
        .I3(Q[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \aggressive_gen.last_cnt[4]_i_3 
       (.I0(\aggressive_gen.fifo_valid ),
        .I1(\fifo_depth_gt1_gen.dout_reg[144]_0 [144]),
        .I2(\aggressive_gen.data_en ),
        .I3(\aggressive_gen.flying_req_reg ),
        .I4(m_axi_gmem1_WREADY),
        .O(p_8_in));
  LUT6 #(
    .INIT(64'h5D55555545444444)) 
    \aggressive_gen.last_cnt[4]_i_4 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(p_8_in),
        .I3(we),
        .I4(in[144]),
        .I5(Q[1]),
        .O(\aggressive_gen.last_cnt[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[67]_i_1 
       (.I0(\aggressive_gen.req_en ),
        .I1(if_empty_n_0),
        .I2(\aggressive_gen.rs_req_ready ),
        .O(E));
  LUT5 #(
    .INIT(32'hD5550000)) 
    \fifo_depth_gt1_gen.dout[127]_i_1 
       (.I0(\aggressive_gen.fifo_valid ),
        .I1(m_axi_gmem1_WREADY),
        .I2(\aggressive_gen.flying_req_reg ),
        .I3(\aggressive_gen.data_en ),
        .I4(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .O(re));
  FDRE \fifo_depth_gt1_gen.dout_reg[0] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [0]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[100] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][100]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [100]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[101] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][101]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [101]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[102] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][102]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [102]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[103] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][103]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [103]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[104] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][104]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [104]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[105] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][105]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [105]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[106] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][106]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [106]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[107] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][107]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [107]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[108] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][108]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [108]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[109] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][109]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [109]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[10] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [10]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[110] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][110]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [110]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[111] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][111]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [111]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[112] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][112]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [112]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[113] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][113]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [113]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[114] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][114]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [114]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[115] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][115]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [115]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[116] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][116]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [116]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[117] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][117]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [117]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[118] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][118]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [118]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[119] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][119]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [119]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[11] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [11]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[120] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][120]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [120]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[121] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][121]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [121]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[122] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][122]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [122]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[123] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][123]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [123]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[124] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][124]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [124]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[125] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][125]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [125]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[126] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][126]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [126]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[127] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][127]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [127]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[128] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][128]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [128]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[129] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][129]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [129]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[12] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [12]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[130] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][130]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [130]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[131] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][131]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [131]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[132] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][132]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [132]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[133] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][133]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [133]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[134] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][134]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [134]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[135] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][135]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [135]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[136] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][136]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [136]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[137] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][137]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [137]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[138] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][138]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [138]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[139] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][139]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [139]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[13] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [13]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[140] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][140]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [140]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[141] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][141]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [141]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[142] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][142]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [142]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[143] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][143]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [143]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[144] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][144]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [144]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[14] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [14]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[15] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [15]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[16] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [16]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[17] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [17]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[18] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [18]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[19] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [19]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[1] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [1]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[20] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [20]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[21] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [21]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[22] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [22]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[23] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [23]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[24] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [24]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[25] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [25]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[26] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [26]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[27] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [27]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[28] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [28]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[29] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [29]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[2] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [2]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[30] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [30]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[31] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [31]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[32] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [32]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[33] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [33]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[34] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [34]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[35] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [35]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[36] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [36]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[37] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][37]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [37]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[38] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][38]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [38]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[39] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][39]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [39]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[3] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [3]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[40] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][40]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [40]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[41] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][41]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [41]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[42] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][42]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [42]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[43] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][43]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [43]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[44] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][44]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [44]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[45] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][45]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [45]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[46] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][46]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [46]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[47] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][47]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [47]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[48] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][48]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [48]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[49] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][49]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [49]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[4] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [4]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[50] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][50]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [50]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[51] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][51]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [51]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[52] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][52]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [52]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[53] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][53]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [53]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[54] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][54]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [54]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[55] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][55]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [55]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[56] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][56]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [56]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[57] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][57]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [57]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[58] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][58]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [58]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[59] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][59]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [59]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[5] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [5]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[60] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][60]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [60]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[61] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][61]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [61]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[62] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][62]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [62]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[63] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][63]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [63]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[64] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][64]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [64]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[65] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][65]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [65]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[66] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][66]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [66]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[67] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][67]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [67]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[68] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][68]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [68]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[69] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][69]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [69]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[6] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [6]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[70] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][70]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [70]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[71] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][71]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [71]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[72] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][72]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [72]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[73] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][73]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [73]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[74] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][74]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [74]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[75] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][75]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [75]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[76] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][76]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [76]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[77] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][77]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [77]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[78] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][78]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [78]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[79] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][79]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [79]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[7] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [7]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[80] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][80]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [80]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[81] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][81]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [81]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[82] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][82]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [82]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[83] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][83]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [83]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[84] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][84]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [84]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[85] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][85]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [85]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[86] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][86]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [86]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[87] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][87]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [87]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[88] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][88]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [88]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[89] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][89]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [89]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[8] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [8]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[90] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][90]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [90]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[91] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][91]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [91]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[92] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][92]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [92]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[93] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][93]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [93]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[94] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][94]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [94]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[95] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][95]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [95]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[96] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][96]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [96]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[97] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][97]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [97]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[98] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][98]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [98]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[99] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][99]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [99]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[9] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[144]_0 [9]),
        .R(SR));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__5 
       (.I0(\fifo_depth_gt1_gen.dout_reg[144]_1 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[144]_2 ),
        .O(we));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][100]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][100]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[100]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][100]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][101]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][101]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[101]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][101]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][102]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][102]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[102]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][102]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][103]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][103]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[103]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][103]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][104]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][104]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[104]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][104]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][105]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][105]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[105]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][105]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][106]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][106]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[106]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][106]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][107]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][107]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[107]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][107]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][108]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][108]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[108]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][108]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][109]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][109]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[109]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][109]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][10]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][110]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][110]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[110]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][110]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][111]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][111]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[111]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][111]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][112]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][112]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[112]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][112]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][113]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][113]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[113]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][113]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][114]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][114]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[114]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][114]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][115]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][115]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[115]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][115]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][116]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][116]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[116]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][116]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][117]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][117]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[117]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][117]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][118]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][118]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[118]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][118]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][119]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][119]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[119]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][119]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][11]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][120]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][120]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[120]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][120]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][121]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][121]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[121]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][121]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][122]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][122]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[122]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][122]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][123]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][123]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[123]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][123]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][124]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][124]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[124]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][124]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][125]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][125]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[125]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][125]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][126]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][126]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[126]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][126]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][127]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][127]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[127]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][127]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][128]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][128]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[128]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][128]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][129]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][129]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[129]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][129]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][12]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][130]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][130]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[130]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][130]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][131]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][131]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[131]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][131]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][132]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][132]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[132]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][132]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][133]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][133]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[133]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][133]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][134]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][134]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[134]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][134]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][135]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][135]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[135]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][135]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][136]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][136]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[136]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][136]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][137]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][137]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[137]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][137]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][138]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][138]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[138]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][138]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][139]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][139]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[139]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][139]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][13]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][140]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][140]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[140]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][140]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][141]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][141]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[141]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][141]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][142]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][142]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[142]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][142]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][143]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][143]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[143]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][143]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][144]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][144]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[144]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][144]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][14]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][15]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][16]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][17]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][18]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][19]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][1]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][20]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][21]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][22]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][23]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][24]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][25]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][26]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][27]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][28]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][29]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][2]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][30]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][31]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][32]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][33]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][34]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][35]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][36]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][37]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][37]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][37]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][38]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][38]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][38]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][39]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][39]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][39]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][3]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][40]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][40]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][40]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][41]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][41]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][41]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][42]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][42]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][42]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][43]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][43]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][43]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][44]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][44]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][44]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][45]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][45]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][45]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][46]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][46]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][46]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][47]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][47]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][47]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][48]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][48]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][48]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][49]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][49]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][49]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][4]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][50]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][50]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][50]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][51]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][51]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][51]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][52]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][52]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][52]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][53]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][53]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][53]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][54]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][54]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][54]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][55]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][55]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][55]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][56]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][56]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][56]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][57]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][57]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][57]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][58]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][58]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][58]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][59]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][59]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][59]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][5]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][60]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][60]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][60]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][61]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][61]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][61]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][62]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][62]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][62]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][63]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][63]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][63]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][64]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][64]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[64]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][64]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][65]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][65]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[65]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][65]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][66]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][66]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[66]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][66]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][67]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][67]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[67]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][67]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][68]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][68]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[68]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][68]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][69]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][69]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[69]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][69]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][6]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][70]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][70]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[70]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][70]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][71]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][71]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[71]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][71]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][72]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][72]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[72]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][72]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][73]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][73]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[73]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][73]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][74]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][74]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[74]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][74]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][75]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][75]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[75]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][75]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][76]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][76]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[76]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][76]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][77]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][77]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[77]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][77]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][78]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][78]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[78]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][78]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][79]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][79]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[79]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][79]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][7]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][80]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][80]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[80]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][80]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][81]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][81]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[81]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][81]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][82]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][82]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[82]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][82]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][83]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][83]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[83]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][83]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][84]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][84]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[84]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][84]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][85]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][85]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[85]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][85]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][86]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][86]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[86]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][86]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][87]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][87]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[87]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][87]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][88]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][88]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[88]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][88]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][89]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][89]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[89]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][89]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][8]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][90]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][90]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[90]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][90]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][91]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][91]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[91]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][91]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][92]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][92]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[92]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][92]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][93]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][93]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[93]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][93]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][94]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][94]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[94]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][94]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][95]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][95]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[95]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][95]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][96]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][96]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[96]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][96]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][97]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][97]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[97]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][97]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][98]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][98]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[98]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][98]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][99]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][99]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[99]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][99]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][9]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[144]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[144]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[144]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[144]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    m_axi_gmem1_WVALID_INST_0_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\aggressive_gen.data_en ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB3BBB0)) 
    \state[0]_i_2 
       (.I0(p_8_in),
        .I1(\aggressive_gen.flying_req_reg ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\aggressive_gen.flying_req_reg_0 ),
        .O(\aggressive_gen.req_en ));
endmodule

(* ORIG_REF_NAME = "Pooling_gmem1_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl__parameterized3
   (we,
    re,
    p_81_in,
    p_85_in,
    \bus_wide_gen.offset_pack_reg_reg[32] ,
    we_0,
    \fifo_depth_gt1_gen.dout_reg[33]_0 ,
    AWREADY_Dummy,
    \fifo_depth_gt1_gen.dout_reg[0]_0 ,
    \fifo_depth_gt1_gen.dout_reg[0]_1 ,
    if_empty_n_0,
    wrsp_ready,
    \fifo_depth_gt1_gen.dout_reg[0]_2 ,
    \fifo_depth_gt1_gen.dout_reg[0]_3 ,
    \fifo_depth_gt1_gen.dout_reg[0]_4 ,
    \bus_wide_gen.ready_for_data ,
    \fifo_depth_gt1_gen.dout_reg[0]_5 ,
    \bus_wide_gen.data_gen[0].strb_buf_reg[0] ,
    \fifo_depth_gt1_gen.dout_reg[0]_6 ,
    \fifo_depth_gt1_gen.dout_reg[0]_7 ,
    Q,
    \fifo_depth_gt1_gen.dout_reg[33]_1 ,
    \fifo_depth_gt1_gen.dout_reg[27]_0 ,
    \fifo_depth_gt1_gen.dout_reg[33]_2 ,
    ap_clk,
    SR);
  output we;
  output re;
  output p_81_in;
  output p_85_in;
  output \bus_wide_gen.offset_pack_reg_reg[32] ;
  output we_0;
  output [33:0]\fifo_depth_gt1_gen.dout_reg[33]_0 ;
  input AWREADY_Dummy;
  input \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  input if_empty_n_0;
  input wrsp_ready;
  input \fifo_depth_gt1_gen.dout_reg[0]_2 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_3 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_4 ;
  input \bus_wide_gen.ready_for_data ;
  input \fifo_depth_gt1_gen.dout_reg[0]_5 ;
  input \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  input \fifo_depth_gt1_gen.dout_reg[0]_6 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_7 ;
  input [1:0]Q;
  input [2:0]\fifo_depth_gt1_gen.dout_reg[33]_1 ;
  input [1:0]\fifo_depth_gt1_gen.dout_reg[27]_0 ;
  input [3:0]\fifo_depth_gt1_gen.dout_reg[33]_2 ;
  input ap_clk;
  input [0:0]SR;

  wire [31:4]ARG;
  wire AWREADY_Dummy;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  wire \bus_wide_gen.offset_pack_reg_reg[32] ;
  wire \bus_wide_gen.ready_for_data ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_2 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_3 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_4 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_5 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_6 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_7 ;
  wire [1:0]\fifo_depth_gt1_gen.dout_reg[27]_0 ;
  wire [33:0]\fifo_depth_gt1_gen.dout_reg[33]_0 ;
  wire [2:0]\fifo_depth_gt1_gen.dout_reg[33]_1 ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[33]_2 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__0_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__0_n_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__0_n_2 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__0_n_3 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_4_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_5_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_i_1_n_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_i_1_n_2 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_i_1_n_3 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_i_1_n_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_i_1_n_2 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_i_1_n_3 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_i_1_n_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_i_1_n_2 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_i_1_n_3 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_i_1_n_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_i_1_n_2 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_i_1_n_3 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][25]_srl15_i_1_n_2 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][25]_srl15_i_1_n_3 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][28]_srl15_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][29]_srl15_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_i_1__0_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_i_1_n_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_i_1_n_2 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_i_1_n_3 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_i_1_n_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_i_1_n_2 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_i_1_n_3 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ;
  wire if_empty_n_0;
  wire p_81_in;
  wire p_85_in;
  wire re;
  wire we;
  wire we_0;
  wire wrsp_ready;
  wire [2:0]\NLW_fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__0_O_UNCONNECTED ;
  wire [3:2]\NLW_fifo_depth_gt1_gen.mem_reg[14][25]_srl15_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_fifo_depth_gt1_gen.mem_reg[14][25]_srl15_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'hE)) 
    \bus_wide_gen.pad_oh_reg[5]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\bus_wide_gen.offset_pack_reg_reg[32] ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_wide_gen.pad_oh_reg[5]_i_3 
       (.I0(\fifo_depth_gt1_gen.dout_reg[0]_5 ),
        .I1(\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .O(p_85_in));
  LUT6 #(
    .INIT(64'hC4444444CCCCCCCC)) 
    \fifo_depth_gt1_gen.dout[33]_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[0]_2 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[0]_3 ),
        .I2(\fifo_depth_gt1_gen.dout_reg[0]_4 ),
        .I3(p_81_in),
        .I4(\bus_wide_gen.ready_for_data ),
        .I5(\fifo_depth_gt1_gen.dout_reg[0]_5 ),
        .O(re));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \fifo_depth_gt1_gen.dout[33]_i_3 
       (.I0(\fifo_depth_gt1_gen.dout_reg[0]_6 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[0]_7 ),
        .I2(\fifo_depth_gt1_gen.dout_reg[0]_5 ),
        .O(p_81_in));
  FDRE \fifo_depth_gt1_gen.dout_reg[0] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [0]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[10] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [10]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[11] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [11]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[12] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [12]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[13] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [13]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[14] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [14]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[15] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [15]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[16] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [16]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[17] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [17]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[18] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [18]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[19] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [19]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[1] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [1]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[20] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [20]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[21] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [21]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[22] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [22]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[23] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [23]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[24] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [24]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[25] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [25]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[26] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [26]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[27] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [27]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[28] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [28]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[29] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [29]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[2] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [2]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[30] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [30]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[31] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [31]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[32] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [32]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[33] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [33]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[3] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [3]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[4] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [4]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[5] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [5]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[6] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [6]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[7] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [7]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[8] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [8]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[9] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [9]),
        .R(SR));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[4]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ));
  LUT5 #(
    .INIT(32'h8F000000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__1 
       (.I0(AWREADY_Dummy),
        .I1(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I2(\fifo_depth_gt1_gen.dout_reg[0]_1 ),
        .I3(if_empty_n_0),
        .I4(wrsp_ready),
        .O(we));
  LUT3 #(
    .INIT(8'h80)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__2 
       (.I0(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[0]_1 ),
        .I2(AWREADY_Dummy),
        .O(we_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__0 
       (.CI(1'b0),
        .CO({\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__0_n_0 ,\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__0_n_1 ,\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__0_n_2 ,\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\fifo_depth_gt1_gen.dout_reg[27]_0 [0],\fifo_depth_gt1_gen.dout_reg[27]_0 [0],\fifo_depth_gt1_gen.dout_reg[27]_0 [0]}),
        .O({ARG[4],\NLW_fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__0_O_UNCONNECTED [2:0]}),
        .S({\fifo_depth_gt1_gen.dout_reg[27]_0 [0],\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3_n_0 ,\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_4_n_0 ,\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_5_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3 
       (.I0(\fifo_depth_gt1_gen.dout_reg[27]_0 [0]),
        .I1(\fifo_depth_gt1_gen.dout_reg[33]_1 [2]),
        .O(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_4 
       (.I0(\fifo_depth_gt1_gen.dout_reg[27]_0 [0]),
        .I1(\fifo_depth_gt1_gen.dout_reg[33]_1 [1]),
        .O(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_5 
       (.I0(\fifo_depth_gt1_gen.dout_reg[27]_0 [0]),
        .I1(\fifo_depth_gt1_gen.dout_reg[33]_1 [0]),
        .O(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_5_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][10]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[14]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][11]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[15]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][12]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[16]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][13]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[17]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_i_1 
       (.CI(\fifo_depth_gt1_gen.mem_reg[14][9]_srl15_i_1_n_0 ),
        .CO({\fifo_depth_gt1_gen.mem_reg[14][13]_srl15_i_1_n_0 ,\fifo_depth_gt1_gen.mem_reg[14][13]_srl15_i_1_n_1 ,\fifo_depth_gt1_gen.mem_reg[14][13]_srl15_i_1_n_2 ,\fifo_depth_gt1_gen.mem_reg[14][13]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ARG[20:17]),
        .S({\fifo_depth_gt1_gen.dout_reg[27]_0 [1],\fifo_depth_gt1_gen.dout_reg[27]_0 [1],\fifo_depth_gt1_gen.dout_reg[27]_0 [1],\fifo_depth_gt1_gen.dout_reg[27]_0 [1]}));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][14]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[18]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][15]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[19]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][16]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[20]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][17]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[21]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_i_1 
       (.CI(\fifo_depth_gt1_gen.mem_reg[14][13]_srl15_i_1_n_0 ),
        .CO({\fifo_depth_gt1_gen.mem_reg[14][17]_srl15_i_1_n_0 ,\fifo_depth_gt1_gen.mem_reg[14][17]_srl15_i_1_n_1 ,\fifo_depth_gt1_gen.mem_reg[14][17]_srl15_i_1_n_2 ,\fifo_depth_gt1_gen.mem_reg[14][17]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ARG[24:21]),
        .S({\fifo_depth_gt1_gen.dout_reg[27]_0 [1],\fifo_depth_gt1_gen.dout_reg[27]_0 [1],\fifo_depth_gt1_gen.dout_reg[27]_0 [1],\fifo_depth_gt1_gen.dout_reg[27]_0 [1]}));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][18]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[22]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][19]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[23]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][1]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[5]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_i_1 
       (.CI(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__0_n_0 ),
        .CO({\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_i_1_n_0 ,\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_i_1_n_1 ,\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_i_1_n_2 ,\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ARG[8:5]),
        .S({\fifo_depth_gt1_gen.dout_reg[27]_0 [0],\fifo_depth_gt1_gen.dout_reg[27]_0 [0],\fifo_depth_gt1_gen.dout_reg[27]_0 [0],\fifo_depth_gt1_gen.dout_reg[27]_0 [0]}));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][20]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[24]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][21]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[25]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_i_1 
       (.CI(\fifo_depth_gt1_gen.mem_reg[14][17]_srl15_i_1_n_0 ),
        .CO({\fifo_depth_gt1_gen.mem_reg[14][21]_srl15_i_1_n_0 ,\fifo_depth_gt1_gen.mem_reg[14][21]_srl15_i_1_n_1 ,\fifo_depth_gt1_gen.mem_reg[14][21]_srl15_i_1_n_2 ,\fifo_depth_gt1_gen.mem_reg[14][21]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ARG[28:25]),
        .S({\fifo_depth_gt1_gen.dout_reg[27]_0 [1],\fifo_depth_gt1_gen.dout_reg[27]_0 [1],\fifo_depth_gt1_gen.dout_reg[27]_0 [1],\fifo_depth_gt1_gen.dout_reg[27]_0 [1]}));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][22]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[26]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][23]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[27]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][24]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[28]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][25]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[29]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fifo_depth_gt1_gen.mem_reg[14][25]_srl15_i_1 
       (.CI(\fifo_depth_gt1_gen.mem_reg[14][21]_srl15_i_1_n_0 ),
        .CO({\NLW_fifo_depth_gt1_gen.mem_reg[14][25]_srl15_i_1_CO_UNCONNECTED [3:2],\fifo_depth_gt1_gen.mem_reg[14][25]_srl15_i_1_n_2 ,\fifo_depth_gt1_gen.mem_reg[14][25]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_fifo_depth_gt1_gen.mem_reg[14][25]_srl15_i_1_O_UNCONNECTED [3],ARG[31:29]}),
        .S({1'b0,\fifo_depth_gt1_gen.dout_reg[27]_0 [1],\fifo_depth_gt1_gen.dout_reg[27]_0 [1],\fifo_depth_gt1_gen.dout_reg[27]_0 [1]}));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][26]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[30]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][27]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[31]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][28]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[14][28]_srl15_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \fifo_depth_gt1_gen.mem_reg[14][28]_srl15_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[33]_1 [0]),
        .I1(\fifo_depth_gt1_gen.dout_reg[27]_0 [0]),
        .O(\fifo_depth_gt1_gen.mem_reg[14][28]_srl15_i_1_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][29]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[14][29]_srl15_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \fifo_depth_gt1_gen.mem_reg[14][29]_srl15_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[33]_1 [0]),
        .I1(\fifo_depth_gt1_gen.dout_reg[27]_0 [0]),
        .I2(\fifo_depth_gt1_gen.dout_reg[33]_1 [1]),
        .O(\fifo_depth_gt1_gen.mem_reg[14][29]_srl15_i_1_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][2]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[6]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][30]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.mem_reg[14][30]_srl15_i_1__0_n_0 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_i_1__0 
       (.I0(\fifo_depth_gt1_gen.dout_reg[33]_1 [0]),
        .I1(\fifo_depth_gt1_gen.dout_reg[33]_1 [1]),
        .I2(\fifo_depth_gt1_gen.dout_reg[27]_0 [0]),
        .I3(\fifo_depth_gt1_gen.dout_reg[33]_1 [2]),
        .O(\fifo_depth_gt1_gen.mem_reg[14][30]_srl15_i_1__0_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][31]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[33]_1 [0]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][32]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[33]_1 [1]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][33]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[33]_1 [2]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][3]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[7]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][4]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[8]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][5]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[9]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_i_1 
       (.CI(\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_i_1_n_0 ),
        .CO({\fifo_depth_gt1_gen.mem_reg[14][5]_srl15_i_1_n_0 ,\fifo_depth_gt1_gen.mem_reg[14][5]_srl15_i_1_n_1 ,\fifo_depth_gt1_gen.mem_reg[14][5]_srl15_i_1_n_2 ,\fifo_depth_gt1_gen.mem_reg[14][5]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ARG[12:9]),
        .S({\fifo_depth_gt1_gen.dout_reg[27]_0 [0],\fifo_depth_gt1_gen.dout_reg[27]_0 [0],\fifo_depth_gt1_gen.dout_reg[27]_0 [0],\fifo_depth_gt1_gen.dout_reg[27]_0 [0]}));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][6]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[10]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][7]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[11]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][8]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[12]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][9]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[13]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_i_1 
       (.CI(\fifo_depth_gt1_gen.mem_reg[14][5]_srl15_i_1_n_0 ),
        .CO({\fifo_depth_gt1_gen.mem_reg[14][9]_srl15_i_1_n_0 ,\fifo_depth_gt1_gen.mem_reg[14][9]_srl15_i_1_n_1 ,\fifo_depth_gt1_gen.mem_reg[14][9]_srl15_i_1_n_2 ,\fifo_depth_gt1_gen.mem_reg[14][9]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ARG[16:13]),
        .S({\fifo_depth_gt1_gen.dout_reg[27]_0 [1],\fifo_depth_gt1_gen.dout_reg[27]_0 [1],\fifo_depth_gt1_gen.dout_reg[27]_0 [1],\fifo_depth_gt1_gen.dout_reg[27]_0 [1]}));
endmodule

(* ORIG_REF_NAME = "Pooling_gmem1_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl__parameterized5
   (\fifo_depth_gt1_gen.dout_reg[0]_0 ,
    \fifo_depth_gt1_gen.mOutPtr_reg[4] ,
    E,
    s_ready_t_reg,
    D,
    \fifo_depth_gt1_gen.mOutPtr_reg[4]_0 ,
    \fifo_depth_gt1_gen.mOutPtr_reg[0] ,
    dout_vld_reg,
    \fifo_depth_gt1_gen.empty_n_reg ,
    we,
    Q,
    \fifo_depth_gt1_gen.dout_reg[0]_1 ,
    ap_clk,
    SR,
    \fifo_depth_gt1_gen.full_n_reg ,
    \fifo_depth_gt1_gen.full_n_reg_0 ,
    AWREADY_Dummy,
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ,
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_1 ,
    if_empty_n_0,
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_2 ,
    dout_vld_reg_0,
    dout_vld_reg_1,
    last_resp,
    dout_vld_reg_2,
    wrsp_valid);
  output \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  output \fifo_depth_gt1_gen.mOutPtr_reg[4] ;
  output [0:0]E;
  output [0:0]s_ready_t_reg;
  output [2:0]D;
  output [3:0]\fifo_depth_gt1_gen.mOutPtr_reg[4]_0 ;
  output \fifo_depth_gt1_gen.mOutPtr_reg[0] ;
  output dout_vld_reg;
  output \fifo_depth_gt1_gen.empty_n_reg ;
  input we;
  input [0:0]Q;
  input [3:0]\fifo_depth_gt1_gen.dout_reg[0]_1 ;
  input ap_clk;
  input [0:0]SR;
  input [4:0]\fifo_depth_gt1_gen.full_n_reg ;
  input \fifo_depth_gt1_gen.full_n_reg_0 ;
  input AWREADY_Dummy;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0]_1 ;
  input if_empty_n_0;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0]_2 ;
  input dout_vld_reg_0;
  input [0:0]dout_vld_reg_1;
  input last_resp;
  input dout_vld_reg_2;
  input wrsp_valid;

  wire AWREADY_Dummy;
  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[0]_1 ;
  wire \fifo_depth_gt1_gen.empty_n_i_3__3_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg ;
  wire \fifo_depth_gt1_gen.full_n_i_2__3_n_0 ;
  wire [4:0]\fifo_depth_gt1_gen.full_n_reg ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0]_1 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0]_2 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[4] ;
  wire [3:0]\fifo_depth_gt1_gen.mOutPtr_reg[4]_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_3__1_n_0 ;
  wire if_empty_n_0;
  wire last_resp;
  wire re;
  wire [0:0]s_ready_t_reg;
  wire we;
  wire wrsp_valid;

  LUT6 #(
    .INIT(64'hBBFBFBFBAAAAAAAA)) 
    dout_vld_i_1__7
       (.I0(dout_vld_reg_0),
        .I1(dout_vld_reg_2),
        .I2(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I3(last_resp),
        .I4(dout_vld_reg_1),
        .I5(wrsp_valid),
        .O(\fifo_depth_gt1_gen.empty_n_reg ));
  LUT6 #(
    .INIT(64'h8F00FFFF00000000)) 
    \fifo_depth_gt1_gen.dout[0]_i_1__0 
       (.I0(dout_vld_reg_1),
        .I1(last_resp),
        .I2(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I3(dout_vld_reg_2),
        .I4(wrsp_valid),
        .I5(dout_vld_reg_0),
        .O(re));
  FDRE \fifo_depth_gt1_gen.dout_reg[0] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'h70FFFFFF8F000000)) 
    \fifo_depth_gt1_gen.empty_n_i_1__5 
       (.I0(AWREADY_Dummy),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg[0]_1 ),
        .I3(if_empty_n_0),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg[0]_2 ),
        .I5(re),
        .O(s_ready_t_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \fifo_depth_gt1_gen.empty_n_i_2__3 
       (.I0(\fifo_depth_gt1_gen.full_n_reg [0]),
        .I1(\fifo_depth_gt1_gen.full_n_reg [4]),
        .I2(\fifo_depth_gt1_gen.empty_n_i_3__3_n_0 ),
        .I3(\fifo_depth_gt1_gen.full_n_reg [1]),
        .I4(\fifo_depth_gt1_gen.full_n_reg [2]),
        .I5(\fifo_depth_gt1_gen.full_n_reg [3]),
        .O(\fifo_depth_gt1_gen.mOutPtr_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000088080808)) 
    \fifo_depth_gt1_gen.empty_n_i_3__3 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg[0]_2 ),
        .I1(if_empty_n_0),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg[0]_1 ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .I4(AWREADY_Dummy),
        .I5(re),
        .O(\fifo_depth_gt1_gen.empty_n_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEE2EEEEEEEE)) 
    \fifo_depth_gt1_gen.full_n_i_1__5 
       (.I0(\fifo_depth_gt1_gen.full_n_i_2__3_n_0 ),
        .I1(\fifo_depth_gt1_gen.empty_n_i_3__3_n_0 ),
        .I2(\fifo_depth_gt1_gen.full_n_reg [4]),
        .I3(\fifo_depth_gt1_gen.full_n_reg [0]),
        .I4(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I5(\fifo_depth_gt1_gen.full_n_reg [3]),
        .O(\fifo_depth_gt1_gen.mOutPtr_reg[4] ));
  LUT6 #(
    .INIT(64'h2A2AAA2AAA2AAA2A)) 
    \fifo_depth_gt1_gen.full_n_i_2__3 
       (.I0(re),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg[0]_2 ),
        .I2(if_empty_n_0),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg[0]_1 ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .I5(AWREADY_Dummy),
        .O(\fifo_depth_gt1_gen.full_n_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__5 
       (.I0(\fifo_depth_gt1_gen.empty_n_i_3__3_n_0 ),
        .I1(\fifo_depth_gt1_gen.full_n_reg [0]),
        .I2(\fifo_depth_gt1_gen.full_n_reg [1]),
        .O(\fifo_depth_gt1_gen.mOutPtr_reg[4]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__3 
       (.I0(\fifo_depth_gt1_gen.empty_n_i_3__3_n_0 ),
        .I1(\fifo_depth_gt1_gen.full_n_reg [0]),
        .I2(\fifo_depth_gt1_gen.full_n_reg [2]),
        .I3(\fifo_depth_gt1_gen.full_n_reg [1]),
        .O(\fifo_depth_gt1_gen.mOutPtr_reg[4]_0 [1]));
  LUT5 #(
    .INIT(32'h7F55FFFF)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_3 
       (.I0(wrsp_valid),
        .I1(dout_vld_reg_1),
        .I2(last_resp),
        .I3(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I4(dout_vld_reg_2),
        .O(dout_vld_reg));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__3 
       (.I0(\fifo_depth_gt1_gen.empty_n_i_3__3_n_0 ),
        .I1(\fifo_depth_gt1_gen.full_n_reg [1]),
        .I2(\fifo_depth_gt1_gen.full_n_reg [2]),
        .I3(\fifo_depth_gt1_gen.full_n_reg [3]),
        .I4(\fifo_depth_gt1_gen.full_n_reg [0]),
        .O(\fifo_depth_gt1_gen.mOutPtr_reg[4]_0 [2]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__3 
       (.I0(\fifo_depth_gt1_gen.full_n_reg [4]),
        .I1(\fifo_depth_gt1_gen.full_n_reg [0]),
        .I2(\fifo_depth_gt1_gen.empty_n_i_3__3_n_0 ),
        .I3(\fifo_depth_gt1_gen.full_n_reg [1]),
        .I4(\fifo_depth_gt1_gen.full_n_reg [2]),
        .I5(\fifo_depth_gt1_gen.full_n_reg [3]),
        .O(\fifo_depth_gt1_gen.mOutPtr_reg[4]_0 [3]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wrsp/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wrsp/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[0]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[0]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[0]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[0]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(Q),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h6999)) 
    \fifo_srl_gen.raddr[1]_i_1__1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[0]_1 [0]),
        .I1(\fifo_depth_gt1_gen.dout_reg[0]_1 [1]),
        .I2(dout_vld_reg_0),
        .I3(\fifo_depth_gt1_gen.empty_n_i_3__3_n_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h6AAAAA95)) 
    \fifo_srl_gen.raddr[2]_i_1__1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[0]_1 [2]),
        .I1(dout_vld_reg_0),
        .I2(\fifo_depth_gt1_gen.empty_n_i_3__3_n_0 ),
        .I3(\fifo_depth_gt1_gen.dout_reg[0]_1 [1]),
        .I4(\fifo_depth_gt1_gen.dout_reg[0]_1 [0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFF0FFF0FFF0FEF0F)) 
    \fifo_srl_gen.raddr[3]_i_1__1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[0]_1 [1]),
        .I1(\fifo_depth_gt1_gen.dout_reg[0]_1 [3]),
        .I2(\fifo_srl_gen.raddr[3]_i_3__1_n_0 ),
        .I3(\fifo_depth_gt1_gen.full_n_i_2__3_n_0 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[0]_1 [2]),
        .I5(\fifo_depth_gt1_gen.dout_reg[0]_1 [0]),
        .O(E));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAA95)) 
    \fifo_srl_gen.raddr[3]_i_2__1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[0]_1 [3]),
        .I1(dout_vld_reg_0),
        .I2(\fifo_depth_gt1_gen.empty_n_i_3__3_n_0 ),
        .I3(\fifo_depth_gt1_gen.dout_reg[0]_1 [1]),
        .I4(\fifo_depth_gt1_gen.dout_reg[0]_1 [0]),
        .I5(\fifo_depth_gt1_gen.dout_reg[0]_1 [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \fifo_srl_gen.raddr[3]_i_3__1 
       (.I0(\fifo_depth_gt1_gen.empty_n_i_3__3_n_0 ),
        .I1(dout_vld_reg_0),
        .O(\fifo_srl_gen.raddr[3]_i_3__1_n_0 ));
endmodule

(* ORIG_REF_NAME = "Pooling_gmem1_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl__parameterized5_6
   (last_resp,
    \fifo_depth_gt1_gen.full_n_reg ,
    E,
    \fifo_depth_gt1_gen.empty_n_reg ,
    sel,
    ost_ctrl_info,
    Q,
    ap_clk,
    SR,
    ost_ctrl_valid,
    \fifo_srl_gen.raddr_reg[0] ,
    \fifo_depth_gt1_gen.full_n_reg_0 ,
    \fifo_srl_gen.raddr1__2 ,
    dout_vld_reg,
    ursp_ready,
    wrsp_type,
    dout_vld_reg_0,
    dout_vld_reg_1);
  output last_resp;
  output \fifo_depth_gt1_gen.full_n_reg ;
  output [0:0]E;
  output \fifo_depth_gt1_gen.empty_n_reg ;
  input sel;
  input ost_ctrl_info;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input ost_ctrl_valid;
  input \fifo_srl_gen.raddr_reg[0] ;
  input \fifo_depth_gt1_gen.full_n_reg_0 ;
  input \fifo_srl_gen.raddr1__2 ;
  input dout_vld_reg;
  input ursp_ready;
  input wrsp_type;
  input [0:0]dout_vld_reg_0;
  input dout_vld_reg_1;

  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire dout_vld_reg;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire \fifo_depth_gt1_gen.empty_n_reg ;
  wire \fifo_depth_gt1_gen.full_n_reg ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ;
  wire \fifo_srl_gen.raddr1__2 ;
  wire \fifo_srl_gen.raddr_reg[0] ;
  wire last_resp;
  wire ost_ctrl_info;
  wire ost_ctrl_valid;
  wire re;
  wire sel;
  wire ursp_ready;
  wire wrsp_type;

  LUT6 #(
    .INIT(64'hAEAEEEAEEEAEEEAE)) 
    dout_vld_i_1__9
       (.I0(dout_vld_reg),
        .I1(dout_vld_reg_1),
        .I2(dout_vld_reg_0),
        .I3(last_resp),
        .I4(wrsp_type),
        .I5(ursp_ready),
        .O(\fifo_depth_gt1_gen.empty_n_reg ));
  LUT6 #(
    .INIT(64'h8F00FFFF00000000)) 
    \fifo_depth_gt1_gen.dout[0]_i_1__1 
       (.I0(ursp_ready),
        .I1(wrsp_type),
        .I2(last_resp),
        .I3(dout_vld_reg_0),
        .I4(dout_vld_reg_1),
        .I5(dout_vld_reg),
        .O(re));
  FDRE \fifo_depth_gt1_gen.dout_reg[0] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ),
        .Q(last_resp),
        .R(SR));
  LUT4 #(
    .INIT(16'h7800)) 
    \fifo_depth_gt1_gen.full_n_i_1__9 
       (.I0(ost_ctrl_valid),
        .I1(\fifo_srl_gen.raddr_reg[0] ),
        .I2(re),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .O(\fifo_depth_gt1_gen.full_n_reg ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/fifo_resp/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/fifo_resp/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(ost_ctrl_info),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ));
  LUT5 #(
    .INIT(32'h0AAAC000)) 
    \fifo_srl_gen.raddr[3]_i_1__3 
       (.I0(\fifo_srl_gen.raddr1__2 ),
        .I1(dout_vld_reg),
        .I2(ost_ctrl_valid),
        .I3(\fifo_srl_gen.raddr_reg[0] ),
        .I4(re),
        .O(E));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_store
   (gmem1_WREADY,
    if_full_n,
    wrsp_type,
    ursp_ready,
    p_80_in,
    dout_vld_reg,
    tmp_valid_reg_0,
    WVALID_Dummy,
    in,
    \bus_wide_gen.last_pad ,
    p_0_in__0,
    D,
    \ap_CS_fsm_reg[10] ,
    \ap_CS_fsm_reg[10]_0 ,
    I_CH0_AWADDR,
    \tmp_addr_reg[63]_0 ,
    \tmp_len_reg[17]_0 ,
    tmp_valid_reg_1,
    p_2_in,
    \bus_wide_gen.data_gen[7].data_buf_reg[127]_0 ,
    \bus_wide_gen.data_gen[7].strb_buf_reg[15]_0 ,
    ap_clk,
    SR,
    \bus_wide_gen.first_pad ,
    \bus_wide_gen.data_valid_reg_0 ,
    \bus_wide_gen.ready_for_data ,
    \fifo_depth_gt1_gen.mOutPtr_reg[0] ,
    AWREADY_Dummy,
    ap_rst_n,
    out_TOP_WREADY,
    \bus_wide_gen.first_pad_reg_0 ,
    if_empty_n,
    Q,
    last_resp,
    gmem2_BVALID,
    dout_vld_reg_0,
    ap_start,
    \fifo_depth_gt1_gen.dout_reg[62] ,
    \fifo_depth_gt1_gen.dout_reg[62]_0 ,
    I_CH0_AWREADY,
    need_wrsp,
    we,
    E,
    \bus_wide_gen.data_gen[2].data_buf_reg[47]_0 ,
    \bus_wide_gen.data_gen[3].data_buf_reg[63]_0 ,
    \bus_wide_gen.data_gen[4].data_buf_reg[79]_0 ,
    \bus_wide_gen.data_gen[5].data_buf_reg[95]_0 ,
    \bus_wide_gen.data_gen[6].data_buf_reg[111]_0 ,
    \bus_wide_gen.data_gen[7].data_buf_reg[112]_0 ,
    mem_reg);
  output gmem1_WREADY;
  output if_full_n;
  output wrsp_type;
  output ursp_ready;
  output p_80_in;
  output dout_vld_reg;
  output tmp_valid_reg_0;
  output WVALID_Dummy;
  output [0:0]in;
  output \bus_wide_gen.last_pad ;
  output p_0_in__0;
  output [5:0]D;
  output [2:0]\ap_CS_fsm_reg[10] ;
  output \ap_CS_fsm_reg[10]_0 ;
  output [62:0]I_CH0_AWADDR;
  output [62:0]\tmp_addr_reg[63]_0 ;
  output [1:0]\tmp_len_reg[17]_0 ;
  output [0:0]tmp_valid_reg_1;
  output p_2_in;
  output [127:0]\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 ;
  output [15:0]\bus_wide_gen.data_gen[7].strb_buf_reg[15]_0 ;
  input ap_clk;
  input [0:0]SR;
  input \bus_wide_gen.first_pad ;
  input \bus_wide_gen.data_valid_reg_0 ;
  input \bus_wide_gen.ready_for_data ;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0] ;
  input AWREADY_Dummy;
  input ap_rst_n;
  input out_TOP_WREADY;
  input \bus_wide_gen.first_pad_reg_0 ;
  input if_empty_n;
  input [0:0]Q;
  input last_resp;
  input gmem2_BVALID;
  input [3:0]dout_vld_reg_0;
  input ap_start;
  input [62:0]\fifo_depth_gt1_gen.dout_reg[62] ;
  input [62:0]\fifo_depth_gt1_gen.dout_reg[62]_0 ;
  input I_CH0_AWREADY;
  input need_wrsp;
  input we;
  input [0:0]E;
  input [0:0]\bus_wide_gen.data_gen[2].data_buf_reg[47]_0 ;
  input [0:0]\bus_wide_gen.data_gen[3].data_buf_reg[63]_0 ;
  input [0:0]\bus_wide_gen.data_gen[4].data_buf_reg[79]_0 ;
  input [0:0]\bus_wide_gen.data_gen[5].data_buf_reg[95]_0 ;
  input [0:0]\bus_wide_gen.data_gen[6].data_buf_reg[111]_0 ;
  input [0:0]\bus_wide_gen.data_gen[7].data_buf_reg[112]_0 ;
  input [7:0]mem_reg;

  wire AWREADY_Dummy;
  wire [5:0]D;
  wire [0:0]E;
  wire [62:0]I_CH0_AWADDR;
  wire I_CH0_AWREADY;
  wire [0:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire [2:0]\ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[10]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_start;
  wire buff_wdata_n_14;
  wire buff_wdata_n_15;
  wire buff_wdata_n_16;
  wire buff_wdata_n_17;
  wire buff_wdata_n_4;
  wire \bus_wide_gen.data_buf12_out ;
  wire \bus_wide_gen.data_gen[0].data_buf[15]_i_1_n_0 ;
  wire \bus_wide_gen.data_gen[0].data_buf[15]_i_3__0_n_0 ;
  wire \bus_wide_gen.data_gen[0].data_buf[15]_i_4_n_0 ;
  wire \bus_wide_gen.data_gen[1].data_buf[31]_i_1_n_0 ;
  wire \bus_wide_gen.data_gen[1].data_buf[31]_i_3_n_0 ;
  wire \bus_wide_gen.data_gen[2].data_buf[47]_i_1_n_0 ;
  wire \bus_wide_gen.data_gen[2].data_buf[47]_i_3_n_0 ;
  wire [0:0]\bus_wide_gen.data_gen[2].data_buf_reg[47]_0 ;
  wire \bus_wide_gen.data_gen[3].data_buf[63]_i_1_n_0 ;
  wire [0:0]\bus_wide_gen.data_gen[3].data_buf_reg[63]_0 ;
  wire \bus_wide_gen.data_gen[4].data_buf[79]_i_1_n_0 ;
  wire \bus_wide_gen.data_gen[4].data_buf[79]_i_3_n_0 ;
  wire [0:0]\bus_wide_gen.data_gen[4].data_buf_reg[79]_0 ;
  wire \bus_wide_gen.data_gen[5].data_buf[95]_i_1_n_0 ;
  wire \bus_wide_gen.data_gen[5].data_buf[95]_i_3_n_0 ;
  wire [0:0]\bus_wide_gen.data_gen[5].data_buf_reg[95]_0 ;
  wire \bus_wide_gen.data_gen[6].data_buf[111]_i_1_n_0 ;
  wire \bus_wide_gen.data_gen[6].data_buf[111]_i_3_n_0 ;
  wire [0:0]\bus_wide_gen.data_gen[6].data_buf_reg[111]_0 ;
  wire \bus_wide_gen.data_gen[7].data_buf[127]_i_1_n_0 ;
  wire [0:0]\bus_wide_gen.data_gen[7].data_buf_reg[112]_0 ;
  wire [127:0]\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 ;
  wire [15:0]\bus_wide_gen.data_gen[7].strb_buf_reg[15]_0 ;
  wire \bus_wide_gen.data_valid_reg_0 ;
  wire \bus_wide_gen.first_beat_set_reg_n_0 ;
  wire \bus_wide_gen.first_pad ;
  wire \bus_wide_gen.first_pad_reg_0 ;
  wire \bus_wide_gen.first_pad_reg_n_0 ;
  wire [2:0]\bus_wide_gen.head_offset ;
  wire \bus_wide_gen.last_beat_set ;
  wire \bus_wide_gen.last_beat_set_i_10_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_11_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_12_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_13_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_14_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_15_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_16_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_3_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_4_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_5_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_6_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_7_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_8_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_9_n_0 ;
  wire \bus_wide_gen.last_beat_set_reg_n_0 ;
  wire \bus_wide_gen.last_pad ;
  wire \bus_wide_gen.len_cnt_buf[0]_i_3_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[0]_i_4_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[0]_i_5_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[0]_i_6_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[12]_i_2_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[12]_i_3_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[12]_i_4_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[12]_i_5_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[16]_i_2_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[16]_i_3_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[16]_i_4_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[16]_i_5_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[20]_i_2_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[20]_i_3_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[20]_i_4_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[20]_i_5_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[24]_i_2_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[24]_i_3_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[24]_i_4_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[24]_i_5_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[4]_i_2_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[4]_i_3_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[4]_i_4_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[4]_i_5_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[8]_i_2_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[8]_i_3_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[8]_i_4_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[8]_i_5_n_0 ;
  wire [27:0]\bus_wide_gen.len_cnt_buf_reg ;
  wire \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_0 ;
  wire \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_1 ;
  wire \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_2 ;
  wire \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_3 ;
  wire \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_4 ;
  wire \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_5 ;
  wire \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_6 ;
  wire \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_7 ;
  wire \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_0 ;
  wire \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_1 ;
  wire \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_2 ;
  wire \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_3 ;
  wire \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_4 ;
  wire \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_5 ;
  wire \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_7 ;
  wire \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_0 ;
  wire \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_1 ;
  wire \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_2 ;
  wire \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_3 ;
  wire \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_4 ;
  wire \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_5 ;
  wire \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_7 ;
  wire \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_0 ;
  wire \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_1 ;
  wire \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_2 ;
  wire \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_3 ;
  wire \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_4 ;
  wire \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_5 ;
  wire \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_7 ;
  wire \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_1 ;
  wire \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_2 ;
  wire \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_3 ;
  wire \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_4 ;
  wire \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_5 ;
  wire \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_7 ;
  wire \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_0 ;
  wire \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_1 ;
  wire \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_2 ;
  wire \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_3 ;
  wire \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_4 ;
  wire \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_5 ;
  wire \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_7 ;
  wire \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_0 ;
  wire \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_1 ;
  wire \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_2 ;
  wire \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_3 ;
  wire \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_4 ;
  wire \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_5 ;
  wire \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_7 ;
  wire \bus_wide_gen.next_pad ;
  wire \bus_wide_gen.offset_empty_n ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[0] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[10] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[11] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[12] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[13] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[14] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[15] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[16] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[17] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[18] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[19] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[1] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[20] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[21] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[22] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[23] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[24] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[25] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[26] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[27] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[2] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[3] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[4] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[5] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[6] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[7] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[8] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[9] ;
  wire \bus_wide_gen.offset_valid_reg_n_0 ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_0_[1] ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_0_[2] ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_0_[3] ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_0_[4] ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_0_[5] ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_0_[6] ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_0_[7] ;
  wire \bus_wide_gen.ready_for_data ;
  wire \bus_wide_gen.single_beat ;
  wire \bus_wide_gen.single_beat0 ;
  wire \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_2_n_0 ;
  wire \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_3_n_0 ;
  wire \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_4_n_0 ;
  wire \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_5_n_0 ;
  wire \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_6_n_0 ;
  wire \bus_wide_gen.single_beat_reg_n_0 ;
  wire \bus_wide_gen.wreq_offset_n_10 ;
  wire \bus_wide_gen.wreq_offset_n_11 ;
  wire \bus_wide_gen.wreq_offset_n_12 ;
  wire \bus_wide_gen.wreq_offset_n_13 ;
  wire \bus_wide_gen.wreq_offset_n_14 ;
  wire \bus_wide_gen.wreq_offset_n_15 ;
  wire \bus_wide_gen.wreq_offset_n_16 ;
  wire \bus_wide_gen.wreq_offset_n_17 ;
  wire \bus_wide_gen.wreq_offset_n_18 ;
  wire \bus_wide_gen.wreq_offset_n_19 ;
  wire \bus_wide_gen.wreq_offset_n_20 ;
  wire \bus_wide_gen.wreq_offset_n_21 ;
  wire \bus_wide_gen.wreq_offset_n_22 ;
  wire \bus_wide_gen.wreq_offset_n_23 ;
  wire \bus_wide_gen.wreq_offset_n_24 ;
  wire \bus_wide_gen.wreq_offset_n_25 ;
  wire \bus_wide_gen.wreq_offset_n_26 ;
  wire \bus_wide_gen.wreq_offset_n_27 ;
  wire \bus_wide_gen.wreq_offset_n_28 ;
  wire \bus_wide_gen.wreq_offset_n_29 ;
  wire \bus_wide_gen.wreq_offset_n_30 ;
  wire \bus_wide_gen.wreq_offset_n_31 ;
  wire \bus_wide_gen.wreq_offset_n_32 ;
  wire \bus_wide_gen.wreq_offset_n_33 ;
  wire \bus_wide_gen.wreq_offset_n_34 ;
  wire \bus_wide_gen.wreq_offset_n_35 ;
  wire \bus_wide_gen.wreq_offset_n_36 ;
  wire \bus_wide_gen.wreq_offset_n_37 ;
  wire \bus_wide_gen.wreq_offset_n_38 ;
  wire \bus_wide_gen.wreq_offset_n_39 ;
  wire \bus_wide_gen.wreq_offset_n_40 ;
  wire \bus_wide_gen.wreq_offset_n_5 ;
  wire \bus_wide_gen.wreq_offset_n_7 ;
  wire \bus_wide_gen.wreq_offset_n_8 ;
  wire \bus_wide_gen.wreq_offset_n_9 ;
  wire [2:0]din;
  wire [1:1]dout3;
  wire dout_vld_reg;
  wire [3:0]dout_vld_reg_0;
  wire [62:0]\fifo_depth_gt1_gen.dout_reg[62] ;
  wire [62:0]\fifo_depth_gt1_gen.dout_reg[62]_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0] ;
  wire fifo_wreq_n_10;
  wire fifo_wreq_n_11;
  wire fifo_wreq_n_12;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_2;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_24;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_4;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_5;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_6;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_7;
  wire fifo_wreq_n_8;
  wire fifo_wreq_n_9;
  wire fifo_wrsp_n_3;
  wire gmem1_WREADY;
  wire gmem2_BVALID;
  wire if_empty_n;
  wire if_empty_n_0;
  wire if_full_n;
  wire if_read76_out;
  wire [0:0]in;
  wire last_resp;
  wire [7:0]mem_reg;
  wire need_wrsp;
  wire out_TOP_WREADY;
  wire p_0_in__0;
  wire p_2_in;
  wire p_80_in;
  wire p_81_in;
  wire p_85_in;
  wire [62:0]\tmp_addr_reg[63]_0 ;
  wire [1:0]\tmp_len_reg[17]_0 ;
  wire tmp_valid_reg_0;
  wire [0:0]tmp_valid_reg_1;
  wire ursp_ready;
  wire [17:0]wdata_pack;
  wire we;
  wire we_0;
  wire [12:12]wreq_len;
  wire wrsp_ready;
  wire wrsp_type;
  wire [3:3]\NLW_bus_wide_gen.len_cnt_buf_reg[24]_i_1_CO_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized6 buff_wdata
       (.D({D,buff_wdata_n_14}),
        .E(\bus_wide_gen.data_buf12_out ),
        .Q({\bus_wide_gen.head_offset ,din}),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.data_gen[0].strb_buf_reg[0] (\bus_wide_gen.first_pad_reg_n_0 ),
        .\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 (\bus_wide_gen.wreq_offset_n_5 ),
        .\bus_wide_gen.data_gen[7].data_buf_reg[112] ({\bus_wide_gen.pad_oh_reg_reg_n_0_[7] ,\bus_wide_gen.pad_oh_reg_reg_n_0_[6] ,\bus_wide_gen.pad_oh_reg_reg_n_0_[5] ,\bus_wide_gen.pad_oh_reg_reg_n_0_[4] ,\bus_wide_gen.pad_oh_reg_reg_n_0_[3] ,\bus_wide_gen.pad_oh_reg_reg_n_0_[2] ,\bus_wide_gen.pad_oh_reg_reg_n_0_[1] }),
        .\bus_wide_gen.first_beat_set_reg (buff_wdata_n_17),
        .\bus_wide_gen.first_beat_set_reg_0 (\bus_wide_gen.first_beat_set_reg_n_0 ),
        .\bus_wide_gen.first_pad_reg (\bus_wide_gen.first_pad_reg_0 ),
        .\bus_wide_gen.last_beat_set (\bus_wide_gen.last_beat_set ),
        .\bus_wide_gen.last_beat_set_reg (buff_wdata_n_4),
        .\bus_wide_gen.last_beat_set_reg_0 (buff_wdata_n_16),
        .\bus_wide_gen.offset_empty_n (\bus_wide_gen.offset_empty_n ),
        .\bus_wide_gen.offset_pack_reg_reg[29] (\bus_wide_gen.last_pad ),
        .\bus_wide_gen.offset_valid_reg (p_80_in),
        .\bus_wide_gen.offset_valid_reg_0 (\bus_wide_gen.next_pad ),
        .\bus_wide_gen.offset_valid_reg_1 (\bus_wide_gen.last_beat_set_reg_n_0 ),
        .\bus_wide_gen.offset_valid_reg_2 (\bus_wide_gen.single_beat_reg_n_0 ),
        .\bus_wide_gen.ready_for_data (\bus_wide_gen.ready_for_data ),
        .\bus_wide_gen.single_beat_reg (buff_wdata_n_15),
        .dout(wdata_pack),
        .dout_vld_reg_0(\bus_wide_gen.single_beat0 ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 (\fifo_depth_gt1_gen.mOutPtr_reg[0] ),
        .gmem1_WREADY(gmem1_WREADY),
        .if_empty_n(if_empty_n),
        .mem_reg(mem_reg),
        .out_TOP_WREADY(out_TOP_WREADY),
        .p_0_in__0(p_0_in__0),
        .p_81_in(p_81_in),
        .p_85_in(p_85_in),
        .\raddr_reg_reg[0] (\bus_wide_gen.offset_valid_reg_n_0 ),
        .we(we));
  LUT5 #(
    .INIT(32'hDDDDDDFD)) 
    \bus_wide_gen.data_gen[0].data_buf[15]_i_1 
       (.I0(ap_rst_n),
        .I1(\bus_wide_gen.data_gen[0].data_buf[15]_i_3__0_n_0 ),
        .I2(\bus_wide_gen.data_gen[0].data_buf[15]_i_4_n_0 ),
        .I3(din[1]),
        .I4(din[0]),
        .O(\bus_wide_gen.data_gen[0].data_buf[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8080808080808000)) 
    \bus_wide_gen.data_gen[0].data_buf[15]_i_3__0 
       (.I0(\bus_wide_gen.ready_for_data ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.head_offset [2]),
        .I4(\bus_wide_gen.head_offset [1]),
        .I5(\bus_wide_gen.head_offset [0]),
        .O(\bus_wide_gen.data_gen[0].data_buf[15]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h8882)) 
    \bus_wide_gen.data_gen[0].data_buf[15]_i_4 
       (.I0(\bus_wide_gen.data_gen[4].data_buf[79]_i_3_n_0 ),
        .I1(din[2]),
        .I2(din[1]),
        .I3(din[0]),
        .O(\bus_wide_gen.data_gen[0].data_buf[15]_i_4_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf12_out ),
        .D(wdata_pack[0]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [0]),
        .R(\bus_wide_gen.data_gen[0].data_buf[15]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf12_out ),
        .D(wdata_pack[10]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [10]),
        .R(\bus_wide_gen.data_gen[0].data_buf[15]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf12_out ),
        .D(wdata_pack[11]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [11]),
        .R(\bus_wide_gen.data_gen[0].data_buf[15]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf12_out ),
        .D(wdata_pack[12]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [12]),
        .R(\bus_wide_gen.data_gen[0].data_buf[15]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf12_out ),
        .D(wdata_pack[13]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [13]),
        .R(\bus_wide_gen.data_gen[0].data_buf[15]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf12_out ),
        .D(wdata_pack[14]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [14]),
        .R(\bus_wide_gen.data_gen[0].data_buf[15]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf12_out ),
        .D(wdata_pack[15]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [15]),
        .R(\bus_wide_gen.data_gen[0].data_buf[15]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf12_out ),
        .D(wdata_pack[1]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [1]),
        .R(\bus_wide_gen.data_gen[0].data_buf[15]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf12_out ),
        .D(wdata_pack[2]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [2]),
        .R(\bus_wide_gen.data_gen[0].data_buf[15]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf12_out ),
        .D(wdata_pack[3]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [3]),
        .R(\bus_wide_gen.data_gen[0].data_buf[15]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf12_out ),
        .D(wdata_pack[4]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [4]),
        .R(\bus_wide_gen.data_gen[0].data_buf[15]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf12_out ),
        .D(wdata_pack[5]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [5]),
        .R(\bus_wide_gen.data_gen[0].data_buf[15]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf12_out ),
        .D(wdata_pack[6]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [6]),
        .R(\bus_wide_gen.data_gen[0].data_buf[15]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf12_out ),
        .D(wdata_pack[7]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [7]),
        .R(\bus_wide_gen.data_gen[0].data_buf[15]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf12_out ),
        .D(wdata_pack[8]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [8]),
        .R(\bus_wide_gen.data_gen[0].data_buf[15]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf12_out ),
        .D(wdata_pack[9]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [9]),
        .R(\bus_wide_gen.data_gen[0].data_buf[15]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf12_out ),
        .D(wdata_pack[16]),
        .Q(\bus_wide_gen.data_gen[7].strb_buf_reg[15]_0 [0]),
        .R(\bus_wide_gen.data_gen[0].data_buf[15]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf12_out ),
        .D(wdata_pack[17]),
        .Q(\bus_wide_gen.data_gen[7].strb_buf_reg[15]_0 [1]),
        .R(\bus_wide_gen.data_gen[0].data_buf[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEEAEEEAEEEAE)) 
    \bus_wide_gen.data_gen[1].data_buf[31]_i_1 
       (.I0(\bus_wide_gen.data_gen[1].data_buf[31]_i_3_n_0 ),
        .I1(\bus_wide_gen.data_gen[0].data_buf[15]_i_3__0_n_0 ),
        .I2(\bus_wide_gen.head_offset [0]),
        .I3(\bus_wide_gen.head_offset [1]),
        .I4(dout3),
        .I5(\bus_wide_gen.data_gen[0].data_buf[15]_i_4_n_0 ),
        .O(\bus_wide_gen.data_gen[1].data_buf[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80808000FFFFFFFF)) 
    \bus_wide_gen.data_gen[1].data_buf[31]_i_3 
       (.I0(\bus_wide_gen.ready_for_data ),
        .I1(p_85_in),
        .I2(\bus_wide_gen.head_offset [2]),
        .I3(\bus_wide_gen.head_offset [1]),
        .I4(\bus_wide_gen.head_offset [0]),
        .I5(ap_rst_n),
        .O(\bus_wide_gen.data_gen[1].data_buf[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \bus_wide_gen.data_gen[1].data_buf[31]_i_4 
       (.I0(din[0]),
        .I1(din[1]),
        .O(dout3));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(wdata_pack[0]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [16]),
        .R(\bus_wide_gen.data_gen[1].data_buf[31]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(wdata_pack[1]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [17]),
        .R(\bus_wide_gen.data_gen[1].data_buf[31]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(wdata_pack[2]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [18]),
        .R(\bus_wide_gen.data_gen[1].data_buf[31]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(wdata_pack[3]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [19]),
        .R(\bus_wide_gen.data_gen[1].data_buf[31]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(wdata_pack[4]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [20]),
        .R(\bus_wide_gen.data_gen[1].data_buf[31]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(wdata_pack[5]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [21]),
        .R(\bus_wide_gen.data_gen[1].data_buf[31]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(wdata_pack[6]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [22]),
        .R(\bus_wide_gen.data_gen[1].data_buf[31]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(wdata_pack[7]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [23]),
        .R(\bus_wide_gen.data_gen[1].data_buf[31]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(wdata_pack[8]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [24]),
        .R(\bus_wide_gen.data_gen[1].data_buf[31]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(wdata_pack[9]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [25]),
        .R(\bus_wide_gen.data_gen[1].data_buf[31]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(wdata_pack[10]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [26]),
        .R(\bus_wide_gen.data_gen[1].data_buf[31]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(wdata_pack[11]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [27]),
        .R(\bus_wide_gen.data_gen[1].data_buf[31]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(wdata_pack[12]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [28]),
        .R(\bus_wide_gen.data_gen[1].data_buf[31]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(wdata_pack[13]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [29]),
        .R(\bus_wide_gen.data_gen[1].data_buf[31]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(wdata_pack[14]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [30]),
        .R(\bus_wide_gen.data_gen[1].data_buf[31]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(wdata_pack[15]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [31]),
        .R(\bus_wide_gen.data_gen[1].data_buf[31]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(wdata_pack[16]),
        .Q(\bus_wide_gen.data_gen[7].strb_buf_reg[15]_0 [2]),
        .R(\bus_wide_gen.data_gen[1].data_buf[31]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(wdata_pack[17]),
        .Q(\bus_wide_gen.data_gen[7].strb_buf_reg[15]_0 [3]),
        .R(\bus_wide_gen.data_gen[1].data_buf[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFEEEFEFE)) 
    \bus_wide_gen.data_gen[2].data_buf[47]_i_1 
       (.I0(\bus_wide_gen.data_gen[1].data_buf[31]_i_3_n_0 ),
        .I1(\bus_wide_gen.data_gen[2].data_buf[47]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_gen[0].data_buf[15]_i_4_n_0 ),
        .I3(din[1]),
        .I4(din[0]),
        .O(\bus_wide_gen.data_gen[2].data_buf[47]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC000000000008000)) 
    \bus_wide_gen.data_gen[2].data_buf[47]_i_3 
       (.I0(\bus_wide_gen.head_offset [2]),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I3(\bus_wide_gen.ready_for_data ),
        .I4(\bus_wide_gen.head_offset [1]),
        .I5(\bus_wide_gen.head_offset [0]),
        .O(\bus_wide_gen.data_gen[2].data_buf[47]_i_3_n_0 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[32] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[2].data_buf_reg[47]_0 ),
        .D(wdata_pack[0]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [32]),
        .R(\bus_wide_gen.data_gen[2].data_buf[47]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[33] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[2].data_buf_reg[47]_0 ),
        .D(wdata_pack[1]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [33]),
        .R(\bus_wide_gen.data_gen[2].data_buf[47]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[34] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[2].data_buf_reg[47]_0 ),
        .D(wdata_pack[2]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [34]),
        .R(\bus_wide_gen.data_gen[2].data_buf[47]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[35] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[2].data_buf_reg[47]_0 ),
        .D(wdata_pack[3]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [35]),
        .R(\bus_wide_gen.data_gen[2].data_buf[47]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[36] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[2].data_buf_reg[47]_0 ),
        .D(wdata_pack[4]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [36]),
        .R(\bus_wide_gen.data_gen[2].data_buf[47]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[37] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[2].data_buf_reg[47]_0 ),
        .D(wdata_pack[5]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [37]),
        .R(\bus_wide_gen.data_gen[2].data_buf[47]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[38] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[2].data_buf_reg[47]_0 ),
        .D(wdata_pack[6]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [38]),
        .R(\bus_wide_gen.data_gen[2].data_buf[47]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[39] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[2].data_buf_reg[47]_0 ),
        .D(wdata_pack[7]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [39]),
        .R(\bus_wide_gen.data_gen[2].data_buf[47]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[40] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[2].data_buf_reg[47]_0 ),
        .D(wdata_pack[8]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [40]),
        .R(\bus_wide_gen.data_gen[2].data_buf[47]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[41] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[2].data_buf_reg[47]_0 ),
        .D(wdata_pack[9]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [41]),
        .R(\bus_wide_gen.data_gen[2].data_buf[47]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[42] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[2].data_buf_reg[47]_0 ),
        .D(wdata_pack[10]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [42]),
        .R(\bus_wide_gen.data_gen[2].data_buf[47]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[43] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[2].data_buf_reg[47]_0 ),
        .D(wdata_pack[11]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [43]),
        .R(\bus_wide_gen.data_gen[2].data_buf[47]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[44] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[2].data_buf_reg[47]_0 ),
        .D(wdata_pack[12]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [44]),
        .R(\bus_wide_gen.data_gen[2].data_buf[47]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[45] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[2].data_buf_reg[47]_0 ),
        .D(wdata_pack[13]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [45]),
        .R(\bus_wide_gen.data_gen[2].data_buf[47]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[46] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[2].data_buf_reg[47]_0 ),
        .D(wdata_pack[14]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [46]),
        .R(\bus_wide_gen.data_gen[2].data_buf[47]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[47] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[2].data_buf_reg[47]_0 ),
        .D(wdata_pack[15]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [47]),
        .R(\bus_wide_gen.data_gen[2].data_buf[47]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[2].strb_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[2].data_buf_reg[47]_0 ),
        .D(wdata_pack[16]),
        .Q(\bus_wide_gen.data_gen[7].strb_buf_reg[15]_0 [4]),
        .R(\bus_wide_gen.data_gen[2].data_buf[47]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[2].strb_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[2].data_buf_reg[47]_0 ),
        .D(wdata_pack[17]),
        .Q(\bus_wide_gen.data_gen[7].strb_buf_reg[15]_0 [5]),
        .R(\bus_wide_gen.data_gen[2].data_buf[47]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBF3F3FBFFF3F3)) 
    \bus_wide_gen.data_gen[3].data_buf[63]_i_1 
       (.I0(\bus_wide_gen.head_offset [2]),
        .I1(ap_rst_n),
        .I2(\bus_wide_gen.data_gen[0].data_buf[15]_i_4_n_0 ),
        .I3(\bus_wide_gen.head_offset [0]),
        .I4(\bus_wide_gen.data_gen[0].data_buf[15]_i_3__0_n_0 ),
        .I5(\bus_wide_gen.head_offset [1]),
        .O(\bus_wide_gen.data_gen[3].data_buf[63]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[48] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[3].data_buf_reg[63]_0 ),
        .D(wdata_pack[0]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [48]),
        .R(\bus_wide_gen.data_gen[3].data_buf[63]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[49] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[3].data_buf_reg[63]_0 ),
        .D(wdata_pack[1]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [49]),
        .R(\bus_wide_gen.data_gen[3].data_buf[63]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[50] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[3].data_buf_reg[63]_0 ),
        .D(wdata_pack[2]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [50]),
        .R(\bus_wide_gen.data_gen[3].data_buf[63]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[51] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[3].data_buf_reg[63]_0 ),
        .D(wdata_pack[3]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [51]),
        .R(\bus_wide_gen.data_gen[3].data_buf[63]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[52] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[3].data_buf_reg[63]_0 ),
        .D(wdata_pack[4]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [52]),
        .R(\bus_wide_gen.data_gen[3].data_buf[63]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[53] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[3].data_buf_reg[63]_0 ),
        .D(wdata_pack[5]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [53]),
        .R(\bus_wide_gen.data_gen[3].data_buf[63]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[54] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[3].data_buf_reg[63]_0 ),
        .D(wdata_pack[6]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [54]),
        .R(\bus_wide_gen.data_gen[3].data_buf[63]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[55] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[3].data_buf_reg[63]_0 ),
        .D(wdata_pack[7]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [55]),
        .R(\bus_wide_gen.data_gen[3].data_buf[63]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[56] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[3].data_buf_reg[63]_0 ),
        .D(wdata_pack[8]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [56]),
        .R(\bus_wide_gen.data_gen[3].data_buf[63]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[57] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[3].data_buf_reg[63]_0 ),
        .D(wdata_pack[9]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [57]),
        .R(\bus_wide_gen.data_gen[3].data_buf[63]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[58] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[3].data_buf_reg[63]_0 ),
        .D(wdata_pack[10]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [58]),
        .R(\bus_wide_gen.data_gen[3].data_buf[63]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[59] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[3].data_buf_reg[63]_0 ),
        .D(wdata_pack[11]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [59]),
        .R(\bus_wide_gen.data_gen[3].data_buf[63]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[60] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[3].data_buf_reg[63]_0 ),
        .D(wdata_pack[12]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [60]),
        .R(\bus_wide_gen.data_gen[3].data_buf[63]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[61] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[3].data_buf_reg[63]_0 ),
        .D(wdata_pack[13]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [61]),
        .R(\bus_wide_gen.data_gen[3].data_buf[63]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[62] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[3].data_buf_reg[63]_0 ),
        .D(wdata_pack[14]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [62]),
        .R(\bus_wide_gen.data_gen[3].data_buf[63]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[63] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[3].data_buf_reg[63]_0 ),
        .D(wdata_pack[15]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [63]),
        .R(\bus_wide_gen.data_gen[3].data_buf[63]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[3].strb_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[3].data_buf_reg[63]_0 ),
        .D(wdata_pack[16]),
        .Q(\bus_wide_gen.data_gen[7].strb_buf_reg[15]_0 [6]),
        .R(\bus_wide_gen.data_gen[3].data_buf[63]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[3].strb_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[3].data_buf_reg[63]_0 ),
        .D(wdata_pack[17]),
        .Q(\bus_wide_gen.data_gen[7].strb_buf_reg[15]_0 [7]),
        .R(\bus_wide_gen.data_gen[3].data_buf[63]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAFA)) 
    \bus_wide_gen.data_gen[4].data_buf[79]_i_1 
       (.I0(\bus_wide_gen.data_gen[1].data_buf[31]_i_3_n_0 ),
        .I1(din[2]),
        .I2(\bus_wide_gen.data_gen[4].data_buf[79]_i_3_n_0 ),
        .I3(din[1]),
        .I4(din[0]),
        .O(\bus_wide_gen.data_gen[4].data_buf[79]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'hFE000000)) 
    \bus_wide_gen.data_gen[4].data_buf[79]_i_3 
       (.I0(din[2]),
        .I1(din[1]),
        .I2(din[0]),
        .I3(\bus_wide_gen.ready_for_data ),
        .I4(p_81_in),
        .O(\bus_wide_gen.data_gen[4].data_buf[79]_i_3_n_0 ));
  FDRE \bus_wide_gen.data_gen[4].data_buf_reg[64] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[4].data_buf_reg[79]_0 ),
        .D(wdata_pack[0]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [64]),
        .R(\bus_wide_gen.data_gen[4].data_buf[79]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[4].data_buf_reg[65] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[4].data_buf_reg[79]_0 ),
        .D(wdata_pack[1]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [65]),
        .R(\bus_wide_gen.data_gen[4].data_buf[79]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[4].data_buf_reg[66] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[4].data_buf_reg[79]_0 ),
        .D(wdata_pack[2]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [66]),
        .R(\bus_wide_gen.data_gen[4].data_buf[79]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[4].data_buf_reg[67] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[4].data_buf_reg[79]_0 ),
        .D(wdata_pack[3]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [67]),
        .R(\bus_wide_gen.data_gen[4].data_buf[79]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[4].data_buf_reg[68] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[4].data_buf_reg[79]_0 ),
        .D(wdata_pack[4]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [68]),
        .R(\bus_wide_gen.data_gen[4].data_buf[79]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[4].data_buf_reg[69] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[4].data_buf_reg[79]_0 ),
        .D(wdata_pack[5]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [69]),
        .R(\bus_wide_gen.data_gen[4].data_buf[79]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[4].data_buf_reg[70] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[4].data_buf_reg[79]_0 ),
        .D(wdata_pack[6]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [70]),
        .R(\bus_wide_gen.data_gen[4].data_buf[79]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[4].data_buf_reg[71] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[4].data_buf_reg[79]_0 ),
        .D(wdata_pack[7]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [71]),
        .R(\bus_wide_gen.data_gen[4].data_buf[79]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[4].data_buf_reg[72] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[4].data_buf_reg[79]_0 ),
        .D(wdata_pack[8]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [72]),
        .R(\bus_wide_gen.data_gen[4].data_buf[79]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[4].data_buf_reg[73] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[4].data_buf_reg[79]_0 ),
        .D(wdata_pack[9]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [73]),
        .R(\bus_wide_gen.data_gen[4].data_buf[79]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[4].data_buf_reg[74] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[4].data_buf_reg[79]_0 ),
        .D(wdata_pack[10]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [74]),
        .R(\bus_wide_gen.data_gen[4].data_buf[79]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[4].data_buf_reg[75] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[4].data_buf_reg[79]_0 ),
        .D(wdata_pack[11]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [75]),
        .R(\bus_wide_gen.data_gen[4].data_buf[79]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[4].data_buf_reg[76] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[4].data_buf_reg[79]_0 ),
        .D(wdata_pack[12]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [76]),
        .R(\bus_wide_gen.data_gen[4].data_buf[79]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[4].data_buf_reg[77] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[4].data_buf_reg[79]_0 ),
        .D(wdata_pack[13]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [77]),
        .R(\bus_wide_gen.data_gen[4].data_buf[79]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[4].data_buf_reg[78] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[4].data_buf_reg[79]_0 ),
        .D(wdata_pack[14]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [78]),
        .R(\bus_wide_gen.data_gen[4].data_buf[79]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[4].data_buf_reg[79] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[4].data_buf_reg[79]_0 ),
        .D(wdata_pack[15]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [79]),
        .R(\bus_wide_gen.data_gen[4].data_buf[79]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[4].strb_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[4].data_buf_reg[79]_0 ),
        .D(wdata_pack[16]),
        .Q(\bus_wide_gen.data_gen[7].strb_buf_reg[15]_0 [8]),
        .R(\bus_wide_gen.data_gen[4].data_buf[79]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[4].strb_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[4].data_buf_reg[79]_0 ),
        .D(wdata_pack[17]),
        .Q(\bus_wide_gen.data_gen[7].strb_buf_reg[15]_0 [9]),
        .R(\bus_wide_gen.data_gen[4].data_buf[79]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFA88AFFFF)) 
    \bus_wide_gen.data_gen[5].data_buf[95]_i_1 
       (.I0(\bus_wide_gen.data_gen[4].data_buf[79]_i_3_n_0 ),
        .I1(din[2]),
        .I2(din[1]),
        .I3(din[0]),
        .I4(ap_rst_n),
        .I5(\bus_wide_gen.data_gen[5].data_buf[95]_i_3_n_0 ),
        .O(\bus_wide_gen.data_gen[5].data_buf[95]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \bus_wide_gen.data_gen[5].data_buf[95]_i_3 
       (.I0(\bus_wide_gen.head_offset [1]),
        .I1(\bus_wide_gen.head_offset [2]),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I4(\bus_wide_gen.ready_for_data ),
        .O(\bus_wide_gen.data_gen[5].data_buf[95]_i_3_n_0 ));
  FDRE \bus_wide_gen.data_gen[5].data_buf_reg[80] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[5].data_buf_reg[95]_0 ),
        .D(wdata_pack[0]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [80]),
        .R(\bus_wide_gen.data_gen[5].data_buf[95]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[5].data_buf_reg[81] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[5].data_buf_reg[95]_0 ),
        .D(wdata_pack[1]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [81]),
        .R(\bus_wide_gen.data_gen[5].data_buf[95]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[5].data_buf_reg[82] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[5].data_buf_reg[95]_0 ),
        .D(wdata_pack[2]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [82]),
        .R(\bus_wide_gen.data_gen[5].data_buf[95]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[5].data_buf_reg[83] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[5].data_buf_reg[95]_0 ),
        .D(wdata_pack[3]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [83]),
        .R(\bus_wide_gen.data_gen[5].data_buf[95]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[5].data_buf_reg[84] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[5].data_buf_reg[95]_0 ),
        .D(wdata_pack[4]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [84]),
        .R(\bus_wide_gen.data_gen[5].data_buf[95]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[5].data_buf_reg[85] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[5].data_buf_reg[95]_0 ),
        .D(wdata_pack[5]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [85]),
        .R(\bus_wide_gen.data_gen[5].data_buf[95]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[5].data_buf_reg[86] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[5].data_buf_reg[95]_0 ),
        .D(wdata_pack[6]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [86]),
        .R(\bus_wide_gen.data_gen[5].data_buf[95]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[5].data_buf_reg[87] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[5].data_buf_reg[95]_0 ),
        .D(wdata_pack[7]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [87]),
        .R(\bus_wide_gen.data_gen[5].data_buf[95]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[5].data_buf_reg[88] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[5].data_buf_reg[95]_0 ),
        .D(wdata_pack[8]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [88]),
        .R(\bus_wide_gen.data_gen[5].data_buf[95]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[5].data_buf_reg[89] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[5].data_buf_reg[95]_0 ),
        .D(wdata_pack[9]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [89]),
        .R(\bus_wide_gen.data_gen[5].data_buf[95]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[5].data_buf_reg[90] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[5].data_buf_reg[95]_0 ),
        .D(wdata_pack[10]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [90]),
        .R(\bus_wide_gen.data_gen[5].data_buf[95]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[5].data_buf_reg[91] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[5].data_buf_reg[95]_0 ),
        .D(wdata_pack[11]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [91]),
        .R(\bus_wide_gen.data_gen[5].data_buf[95]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[5].data_buf_reg[92] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[5].data_buf_reg[95]_0 ),
        .D(wdata_pack[12]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [92]),
        .R(\bus_wide_gen.data_gen[5].data_buf[95]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[5].data_buf_reg[93] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[5].data_buf_reg[95]_0 ),
        .D(wdata_pack[13]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [93]),
        .R(\bus_wide_gen.data_gen[5].data_buf[95]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[5].data_buf_reg[94] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[5].data_buf_reg[95]_0 ),
        .D(wdata_pack[14]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [94]),
        .R(\bus_wide_gen.data_gen[5].data_buf[95]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[5].data_buf_reg[95] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[5].data_buf_reg[95]_0 ),
        .D(wdata_pack[15]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [95]),
        .R(\bus_wide_gen.data_gen[5].data_buf[95]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[5].strb_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[5].data_buf_reg[95]_0 ),
        .D(wdata_pack[16]),
        .Q(\bus_wide_gen.data_gen[7].strb_buf_reg[15]_0 [10]),
        .R(\bus_wide_gen.data_gen[5].data_buf[95]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[5].strb_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[5].data_buf_reg[95]_0 ),
        .D(wdata_pack[17]),
        .Q(\bus_wide_gen.data_gen[7].strb_buf_reg[15]_0 [11]),
        .R(\bus_wide_gen.data_gen[5].data_buf[95]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFBBBFBFBFBFB)) 
    \bus_wide_gen.data_gen[6].data_buf[111]_i_1 
       (.I0(\bus_wide_gen.data_gen[6].data_buf[111]_i_3_n_0 ),
        .I1(ap_rst_n),
        .I2(\bus_wide_gen.data_gen[4].data_buf[79]_i_3_n_0 ),
        .I3(din[2]),
        .I4(din[1]),
        .I5(din[0]),
        .O(\bus_wide_gen.data_gen[6].data_buf[111]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_wide_gen.data_gen[6].data_buf[111]_i_3 
       (.I0(\bus_wide_gen.ready_for_data ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.head_offset [2]),
        .I4(\bus_wide_gen.head_offset [1]),
        .I5(\bus_wide_gen.head_offset [0]),
        .O(\bus_wide_gen.data_gen[6].data_buf[111]_i_3_n_0 ));
  FDRE \bus_wide_gen.data_gen[6].data_buf_reg[100] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[6].data_buf_reg[111]_0 ),
        .D(wdata_pack[4]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [100]),
        .R(\bus_wide_gen.data_gen[6].data_buf[111]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[6].data_buf_reg[101] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[6].data_buf_reg[111]_0 ),
        .D(wdata_pack[5]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [101]),
        .R(\bus_wide_gen.data_gen[6].data_buf[111]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[6].data_buf_reg[102] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[6].data_buf_reg[111]_0 ),
        .D(wdata_pack[6]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [102]),
        .R(\bus_wide_gen.data_gen[6].data_buf[111]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[6].data_buf_reg[103] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[6].data_buf_reg[111]_0 ),
        .D(wdata_pack[7]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [103]),
        .R(\bus_wide_gen.data_gen[6].data_buf[111]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[6].data_buf_reg[104] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[6].data_buf_reg[111]_0 ),
        .D(wdata_pack[8]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [104]),
        .R(\bus_wide_gen.data_gen[6].data_buf[111]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[6].data_buf_reg[105] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[6].data_buf_reg[111]_0 ),
        .D(wdata_pack[9]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [105]),
        .R(\bus_wide_gen.data_gen[6].data_buf[111]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[6].data_buf_reg[106] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[6].data_buf_reg[111]_0 ),
        .D(wdata_pack[10]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [106]),
        .R(\bus_wide_gen.data_gen[6].data_buf[111]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[6].data_buf_reg[107] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[6].data_buf_reg[111]_0 ),
        .D(wdata_pack[11]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [107]),
        .R(\bus_wide_gen.data_gen[6].data_buf[111]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[6].data_buf_reg[108] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[6].data_buf_reg[111]_0 ),
        .D(wdata_pack[12]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [108]),
        .R(\bus_wide_gen.data_gen[6].data_buf[111]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[6].data_buf_reg[109] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[6].data_buf_reg[111]_0 ),
        .D(wdata_pack[13]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [109]),
        .R(\bus_wide_gen.data_gen[6].data_buf[111]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[6].data_buf_reg[110] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[6].data_buf_reg[111]_0 ),
        .D(wdata_pack[14]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [110]),
        .R(\bus_wide_gen.data_gen[6].data_buf[111]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[6].data_buf_reg[111] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[6].data_buf_reg[111]_0 ),
        .D(wdata_pack[15]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [111]),
        .R(\bus_wide_gen.data_gen[6].data_buf[111]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[6].data_buf_reg[96] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[6].data_buf_reg[111]_0 ),
        .D(wdata_pack[0]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [96]),
        .R(\bus_wide_gen.data_gen[6].data_buf[111]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[6].data_buf_reg[97] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[6].data_buf_reg[111]_0 ),
        .D(wdata_pack[1]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [97]),
        .R(\bus_wide_gen.data_gen[6].data_buf[111]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[6].data_buf_reg[98] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[6].data_buf_reg[111]_0 ),
        .D(wdata_pack[2]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [98]),
        .R(\bus_wide_gen.data_gen[6].data_buf[111]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[6].data_buf_reg[99] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[6].data_buf_reg[111]_0 ),
        .D(wdata_pack[3]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [99]),
        .R(\bus_wide_gen.data_gen[6].data_buf[111]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[6].strb_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[6].data_buf_reg[111]_0 ),
        .D(wdata_pack[16]),
        .Q(\bus_wide_gen.data_gen[7].strb_buf_reg[15]_0 [12]),
        .R(\bus_wide_gen.data_gen[6].data_buf[111]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[6].strb_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[6].data_buf_reg[111]_0 ),
        .D(wdata_pack[17]),
        .Q(\bus_wide_gen.data_gen[7].strb_buf_reg[15]_0 [13]),
        .R(\bus_wide_gen.data_gen[6].data_buf[111]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDDDDFD)) 
    \bus_wide_gen.data_gen[7].data_buf[127]_i_1 
       (.I0(ap_rst_n),
        .I1(\bus_wide_gen.data_gen[4].data_buf[79]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_gen[0].data_buf[15]_i_3__0_n_0 ),
        .I3(\bus_wide_gen.head_offset [1]),
        .I4(\bus_wide_gen.head_offset [0]),
        .I5(\bus_wide_gen.head_offset [2]),
        .O(\bus_wide_gen.data_gen[7].data_buf[127]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[7].data_buf_reg[112] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[7].data_buf_reg[112]_0 ),
        .D(wdata_pack[0]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [112]),
        .R(\bus_wide_gen.data_gen[7].data_buf[127]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[7].data_buf_reg[113] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[7].data_buf_reg[112]_0 ),
        .D(wdata_pack[1]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [113]),
        .R(\bus_wide_gen.data_gen[7].data_buf[127]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[7].data_buf_reg[114] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[7].data_buf_reg[112]_0 ),
        .D(wdata_pack[2]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [114]),
        .R(\bus_wide_gen.data_gen[7].data_buf[127]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[7].data_buf_reg[115] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[7].data_buf_reg[112]_0 ),
        .D(wdata_pack[3]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [115]),
        .R(\bus_wide_gen.data_gen[7].data_buf[127]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[7].data_buf_reg[116] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[7].data_buf_reg[112]_0 ),
        .D(wdata_pack[4]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [116]),
        .R(\bus_wide_gen.data_gen[7].data_buf[127]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[7].data_buf_reg[117] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[7].data_buf_reg[112]_0 ),
        .D(wdata_pack[5]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [117]),
        .R(\bus_wide_gen.data_gen[7].data_buf[127]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[7].data_buf_reg[118] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[7].data_buf_reg[112]_0 ),
        .D(wdata_pack[6]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [118]),
        .R(\bus_wide_gen.data_gen[7].data_buf[127]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[7].data_buf_reg[119] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[7].data_buf_reg[112]_0 ),
        .D(wdata_pack[7]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [119]),
        .R(\bus_wide_gen.data_gen[7].data_buf[127]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[7].data_buf_reg[120] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[7].data_buf_reg[112]_0 ),
        .D(wdata_pack[8]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [120]),
        .R(\bus_wide_gen.data_gen[7].data_buf[127]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[7].data_buf_reg[121] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[7].data_buf_reg[112]_0 ),
        .D(wdata_pack[9]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [121]),
        .R(\bus_wide_gen.data_gen[7].data_buf[127]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[7].data_buf_reg[122] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[7].data_buf_reg[112]_0 ),
        .D(wdata_pack[10]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [122]),
        .R(\bus_wide_gen.data_gen[7].data_buf[127]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[7].data_buf_reg[123] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[7].data_buf_reg[112]_0 ),
        .D(wdata_pack[11]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [123]),
        .R(\bus_wide_gen.data_gen[7].data_buf[127]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[7].data_buf_reg[124] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[7].data_buf_reg[112]_0 ),
        .D(wdata_pack[12]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [124]),
        .R(\bus_wide_gen.data_gen[7].data_buf[127]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[7].data_buf_reg[125] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[7].data_buf_reg[112]_0 ),
        .D(wdata_pack[13]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [125]),
        .R(\bus_wide_gen.data_gen[7].data_buf[127]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[7].data_buf_reg[126] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[7].data_buf_reg[112]_0 ),
        .D(wdata_pack[14]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [126]),
        .R(\bus_wide_gen.data_gen[7].data_buf[127]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[7].data_buf_reg[127] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[7].data_buf_reg[112]_0 ),
        .D(wdata_pack[15]),
        .Q(\bus_wide_gen.data_gen[7].data_buf_reg[127]_0 [127]),
        .R(\bus_wide_gen.data_gen[7].data_buf[127]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[7].strb_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[7].data_buf_reg[112]_0 ),
        .D(wdata_pack[16]),
        .Q(\bus_wide_gen.data_gen[7].strb_buf_reg[15]_0 [14]),
        .R(\bus_wide_gen.data_gen[7].data_buf[127]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[7].strb_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[7].data_buf_reg[112]_0 ),
        .D(wdata_pack[17]),
        .Q(\bus_wide_gen.data_gen[7].strb_buf_reg[15]_0 [15]),
        .R(\bus_wide_gen.data_gen[7].data_buf[127]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.data_valid_reg_0 ),
        .Q(WVALID_Dummy),
        .R(SR));
  FDRE \bus_wide_gen.first_beat_set_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_17),
        .Q(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .R(1'b0));
  FDSE \bus_wide_gen.first_pad_reg 
       (.C(ap_clk),
        .CE(\bus_wide_gen.next_pad ),
        .D(\bus_wide_gen.first_pad ),
        .Q(\bus_wide_gen.first_pad_reg_n_0 ),
        .S(SR));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_wide_gen.last_beat_set_i_10 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[4] ),
        .I1(\bus_wide_gen.offset_pack_reg_reg_n_0_[5] ),
        .I2(\bus_wide_gen.offset_pack_reg_reg_n_0_[6] ),
        .I3(\bus_wide_gen.offset_pack_reg_reg_n_0_[7] ),
        .I4(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I5(\bus_wide_gen.offset_valid_reg_n_0 ),
        .O(\bus_wide_gen.last_beat_set_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00000200)) 
    \bus_wide_gen.last_beat_set_i_11 
       (.I0(\bus_wide_gen.last_beat_set_i_14_n_0 ),
        .I1(\bus_wide_gen.len_cnt_buf_reg [2]),
        .I2(\bus_wide_gen.len_cnt_buf_reg [3]),
        .I3(\bus_wide_gen.len_cnt_buf_reg [0]),
        .I4(\bus_wide_gen.len_cnt_buf_reg [1]),
        .O(\bus_wide_gen.last_beat_set_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    \bus_wide_gen.last_beat_set_i_12 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[25] ),
        .I1(p_85_in),
        .I2(\bus_wide_gen.len_cnt_buf_reg [25]),
        .I3(\bus_wide_gen.offset_pack_reg_reg_n_0_[24] ),
        .I4(\bus_wide_gen.len_cnt_buf_reg [24]),
        .I5(\bus_wide_gen.last_beat_set_i_15_n_0 ),
        .O(\bus_wide_gen.last_beat_set_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    \bus_wide_gen.last_beat_set_i_13 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[19] ),
        .I1(p_85_in),
        .I2(\bus_wide_gen.len_cnt_buf_reg [19]),
        .I3(\bus_wide_gen.offset_pack_reg_reg_n_0_[18] ),
        .I4(\bus_wide_gen.len_cnt_buf_reg [18]),
        .I5(\bus_wide_gen.last_beat_set_i_16_n_0 ),
        .O(\bus_wide_gen.last_beat_set_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100010001)) 
    \bus_wide_gen.last_beat_set_i_14 
       (.I0(\bus_wide_gen.len_cnt_buf_reg [4]),
        .I1(\bus_wide_gen.len_cnt_buf_reg [5]),
        .I2(\bus_wide_gen.len_cnt_buf_reg [6]),
        .I3(\bus_wide_gen.len_cnt_buf_reg [7]),
        .I4(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I5(\bus_wide_gen.offset_valid_reg_n_0 ),
        .O(\bus_wide_gen.last_beat_set_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFAFAFACCFAFAFA)) 
    \bus_wide_gen.last_beat_set_i_15 
       (.I0(\bus_wide_gen.len_cnt_buf_reg [27]),
        .I1(\bus_wide_gen.offset_pack_reg_reg_n_0_[27] ),
        .I2(\bus_wide_gen.len_cnt_buf_reg [26]),
        .I3(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I4(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I5(\bus_wide_gen.offset_pack_reg_reg_n_0_[26] ),
        .O(\bus_wide_gen.last_beat_set_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFAFAFACCFAFAFA)) 
    \bus_wide_gen.last_beat_set_i_16 
       (.I0(\bus_wide_gen.len_cnt_buf_reg [20]),
        .I1(\bus_wide_gen.offset_pack_reg_reg_n_0_[20] ),
        .I2(\bus_wide_gen.len_cnt_buf_reg [21]),
        .I3(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I4(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I5(\bus_wide_gen.offset_pack_reg_reg_n_0_[21] ),
        .O(\bus_wide_gen.last_beat_set_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \bus_wide_gen.last_beat_set_i_2 
       (.I0(\bus_wide_gen.last_beat_set_i_3_n_0 ),
        .I1(\bus_wide_gen.last_beat_set_i_4_n_0 ),
        .I2(\bus_wide_gen.last_beat_set_i_5_n_0 ),
        .I3(\bus_wide_gen.last_beat_set_i_6_n_0 ),
        .I4(\bus_wide_gen.last_beat_set_i_7_n_0 ),
        .I5(\bus_wide_gen.last_beat_set_i_8_n_0 ),
        .O(\bus_wide_gen.last_beat_set ));
  LUT6 #(
    .INIT(64'hFFFAFAFACCFAFAFA)) 
    \bus_wide_gen.last_beat_set_i_3 
       (.I0(\bus_wide_gen.len_cnt_buf_reg [10]),
        .I1(\bus_wide_gen.offset_pack_reg_reg_n_0_[10] ),
        .I2(\bus_wide_gen.len_cnt_buf_reg [11]),
        .I3(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I4(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I5(\bus_wide_gen.offset_pack_reg_reg_n_0_[11] ),
        .O(\bus_wide_gen.last_beat_set_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFAFAFACCFAFAFA)) 
    \bus_wide_gen.last_beat_set_i_4 
       (.I0(\bus_wide_gen.len_cnt_buf_reg [8]),
        .I1(\bus_wide_gen.offset_pack_reg_reg_n_0_[8] ),
        .I2(\bus_wide_gen.len_cnt_buf_reg [9]),
        .I3(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I4(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I5(\bus_wide_gen.offset_pack_reg_reg_n_0_[9] ),
        .O(\bus_wide_gen.last_beat_set_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    \bus_wide_gen.last_beat_set_i_5 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[13] ),
        .I1(p_85_in),
        .I2(\bus_wide_gen.len_cnt_buf_reg [13]),
        .I3(\bus_wide_gen.offset_pack_reg_reg_n_0_[12] ),
        .I4(\bus_wide_gen.len_cnt_buf_reg [12]),
        .I5(\bus_wide_gen.last_beat_set_i_9_n_0 ),
        .O(\bus_wide_gen.last_beat_set_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00040000)) 
    \bus_wide_gen.last_beat_set_i_6 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[1] ),
        .I1(\bus_wide_gen.offset_pack_reg_reg_n_0_[0] ),
        .I2(\bus_wide_gen.offset_pack_reg_reg_n_0_[3] ),
        .I3(\bus_wide_gen.offset_pack_reg_reg_n_0_[2] ),
        .I4(\bus_wide_gen.last_beat_set_i_10_n_0 ),
        .I5(\bus_wide_gen.last_beat_set_i_11_n_0 ),
        .O(\bus_wide_gen.last_beat_set_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    \bus_wide_gen.last_beat_set_i_7 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[23] ),
        .I1(p_85_in),
        .I2(\bus_wide_gen.len_cnt_buf_reg [23]),
        .I3(\bus_wide_gen.offset_pack_reg_reg_n_0_[22] ),
        .I4(\bus_wide_gen.len_cnt_buf_reg [22]),
        .I5(\bus_wide_gen.last_beat_set_i_12_n_0 ),
        .O(\bus_wide_gen.last_beat_set_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFEFFFFAEFEA)) 
    \bus_wide_gen.last_beat_set_i_8 
       (.I0(\bus_wide_gen.last_beat_set_i_13_n_0 ),
        .I1(\bus_wide_gen.offset_pack_reg_reg_n_0_[17] ),
        .I2(p_85_in),
        .I3(\bus_wide_gen.len_cnt_buf_reg [17]),
        .I4(\bus_wide_gen.offset_pack_reg_reg_n_0_[16] ),
        .I5(\bus_wide_gen.len_cnt_buf_reg [16]),
        .O(\bus_wide_gen.last_beat_set_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFAFAFACCFAFAFA)) 
    \bus_wide_gen.last_beat_set_i_9 
       (.I0(\bus_wide_gen.len_cnt_buf_reg [14]),
        .I1(\bus_wide_gen.offset_pack_reg_reg_n_0_[14] ),
        .I2(\bus_wide_gen.len_cnt_buf_reg [15]),
        .I3(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I4(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I5(\bus_wide_gen.offset_pack_reg_reg_n_0_[15] ),
        .O(\bus_wide_gen.last_beat_set_i_9_n_0 ));
  FDRE \bus_wide_gen.last_beat_set_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_16),
        .Q(\bus_wide_gen.last_beat_set_reg_n_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[0]_i_3 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[3] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [3]),
        .O(\bus_wide_gen.len_cnt_buf[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[0]_i_4 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[2] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [2]),
        .O(\bus_wide_gen.len_cnt_buf[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[0]_i_5 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[1] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [1]),
        .O(\bus_wide_gen.len_cnt_buf[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[0]_i_6 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[0] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [0]),
        .O(\bus_wide_gen.len_cnt_buf[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[12]_i_2 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[15] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [15]),
        .O(\bus_wide_gen.len_cnt_buf[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[12]_i_3 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[14] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [14]),
        .O(\bus_wide_gen.len_cnt_buf[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[12]_i_4 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[13] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [13]),
        .O(\bus_wide_gen.len_cnt_buf[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[12]_i_5 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[12] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [12]),
        .O(\bus_wide_gen.len_cnt_buf[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[16]_i_2 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[19] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [19]),
        .O(\bus_wide_gen.len_cnt_buf[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[16]_i_3 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[18] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [18]),
        .O(\bus_wide_gen.len_cnt_buf[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[16]_i_4 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[17] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [17]),
        .O(\bus_wide_gen.len_cnt_buf[16]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[16]_i_5 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[16] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [16]),
        .O(\bus_wide_gen.len_cnt_buf[16]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[20]_i_2 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[23] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [23]),
        .O(\bus_wide_gen.len_cnt_buf[20]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[20]_i_3 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[22] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [22]),
        .O(\bus_wide_gen.len_cnt_buf[20]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[20]_i_4 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[21] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [21]),
        .O(\bus_wide_gen.len_cnt_buf[20]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[20]_i_5 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[20] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [20]),
        .O(\bus_wide_gen.len_cnt_buf[20]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[24]_i_2 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[27] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [27]),
        .O(\bus_wide_gen.len_cnt_buf[24]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[24]_i_3 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[26] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [26]),
        .O(\bus_wide_gen.len_cnt_buf[24]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[24]_i_4 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[25] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [25]),
        .O(\bus_wide_gen.len_cnt_buf[24]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[24]_i_5 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[24] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [24]),
        .O(\bus_wide_gen.len_cnt_buf[24]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[4]_i_2 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[7] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [7]),
        .O(\bus_wide_gen.len_cnt_buf[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[4]_i_3 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[6] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [6]),
        .O(\bus_wide_gen.len_cnt_buf[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[4]_i_4 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[5] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [5]),
        .O(\bus_wide_gen.len_cnt_buf[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[4]_i_5 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[4] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [4]),
        .O(\bus_wide_gen.len_cnt_buf[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[8]_i_2 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[11] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [11]),
        .O(\bus_wide_gen.len_cnt_buf[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[8]_i_3 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[10] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [10]),
        .O(\bus_wide_gen.len_cnt_buf[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[8]_i_4 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[9] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [9]),
        .O(\bus_wide_gen.len_cnt_buf[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[8]_i_5 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[8] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [8]),
        .O(\bus_wide_gen.len_cnt_buf[8]_i_5_n_0 ));
  FDRE \bus_wide_gen.len_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_80_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_7 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [0]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_buf_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_0 ,\bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_1 ,\bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_2 ,\bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_4 ,\bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_5 ,\bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_6 ,\bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_7 }),
        .S({\bus_wide_gen.len_cnt_buf[0]_i_3_n_0 ,\bus_wide_gen.len_cnt_buf[0]_i_4_n_0 ,\bus_wide_gen.len_cnt_buf[0]_i_5_n_0 ,\bus_wide_gen.len_cnt_buf[0]_i_6_n_0 }));
  FDRE \bus_wide_gen.len_cnt_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_80_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_5 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [10]),
        .R(SR));
  FDRE \bus_wide_gen.len_cnt_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_80_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_4 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [11]),
        .R(SR));
  FDRE \bus_wide_gen.len_cnt_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_80_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_7 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [12]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_buf_reg[12]_i_1 
       (.CI(\bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_0 ),
        .CO({\bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_0 ,\bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_1 ,\bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_2 ,\bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_4 ,\bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_5 ,\bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_6 ,\bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_7 }),
        .S({\bus_wide_gen.len_cnt_buf[12]_i_2_n_0 ,\bus_wide_gen.len_cnt_buf[12]_i_3_n_0 ,\bus_wide_gen.len_cnt_buf[12]_i_4_n_0 ,\bus_wide_gen.len_cnt_buf[12]_i_5_n_0 }));
  FDRE \bus_wide_gen.len_cnt_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_80_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_6 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [13]),
        .R(SR));
  FDRE \bus_wide_gen.len_cnt_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_80_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_5 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [14]),
        .R(SR));
  FDRE \bus_wide_gen.len_cnt_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_80_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_4 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [15]),
        .R(SR));
  FDRE \bus_wide_gen.len_cnt_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_80_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_7 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [16]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_buf_reg[16]_i_1 
       (.CI(\bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_0 ),
        .CO({\bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_0 ,\bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_1 ,\bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_2 ,\bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_4 ,\bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_5 ,\bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_6 ,\bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_7 }),
        .S({\bus_wide_gen.len_cnt_buf[16]_i_2_n_0 ,\bus_wide_gen.len_cnt_buf[16]_i_3_n_0 ,\bus_wide_gen.len_cnt_buf[16]_i_4_n_0 ,\bus_wide_gen.len_cnt_buf[16]_i_5_n_0 }));
  FDRE \bus_wide_gen.len_cnt_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_80_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_6 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [17]),
        .R(SR));
  FDRE \bus_wide_gen.len_cnt_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_80_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_5 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [18]),
        .R(SR));
  FDRE \bus_wide_gen.len_cnt_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_80_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_4 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [19]),
        .R(SR));
  FDRE \bus_wide_gen.len_cnt_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_80_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_6 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [1]),
        .R(SR));
  FDRE \bus_wide_gen.len_cnt_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_80_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_7 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [20]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_buf_reg[20]_i_1 
       (.CI(\bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_0 ),
        .CO({\bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_0 ,\bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_1 ,\bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_2 ,\bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_4 ,\bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_5 ,\bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_6 ,\bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_7 }),
        .S({\bus_wide_gen.len_cnt_buf[20]_i_2_n_0 ,\bus_wide_gen.len_cnt_buf[20]_i_3_n_0 ,\bus_wide_gen.len_cnt_buf[20]_i_4_n_0 ,\bus_wide_gen.len_cnt_buf[20]_i_5_n_0 }));
  FDRE \bus_wide_gen.len_cnt_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_80_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_6 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [21]),
        .R(SR));
  FDRE \bus_wide_gen.len_cnt_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_80_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_5 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [22]),
        .R(SR));
  FDRE \bus_wide_gen.len_cnt_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_80_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_4 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [23]),
        .R(SR));
  FDRE \bus_wide_gen.len_cnt_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_80_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_7 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [24]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_buf_reg[24]_i_1 
       (.CI(\bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_0 ),
        .CO({\NLW_bus_wide_gen.len_cnt_buf_reg[24]_i_1_CO_UNCONNECTED [3],\bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_1 ,\bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_2 ,\bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_4 ,\bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_5 ,\bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_6 ,\bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_7 }),
        .S({\bus_wide_gen.len_cnt_buf[24]_i_2_n_0 ,\bus_wide_gen.len_cnt_buf[24]_i_3_n_0 ,\bus_wide_gen.len_cnt_buf[24]_i_4_n_0 ,\bus_wide_gen.len_cnt_buf[24]_i_5_n_0 }));
  FDRE \bus_wide_gen.len_cnt_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_80_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_6 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [25]),
        .R(SR));
  FDRE \bus_wide_gen.len_cnt_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_80_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_5 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [26]),
        .R(SR));
  FDRE \bus_wide_gen.len_cnt_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_80_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_4 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [27]),
        .R(SR));
  FDRE \bus_wide_gen.len_cnt_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_80_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_5 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [2]),
        .R(SR));
  FDRE \bus_wide_gen.len_cnt_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_80_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_4 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [3]),
        .R(SR));
  FDRE \bus_wide_gen.len_cnt_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_80_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_7 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [4]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_buf_reg[4]_i_1 
       (.CI(\bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_0 ),
        .CO({\bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_0 ,\bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_1 ,\bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_2 ,\bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_4 ,\bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_5 ,\bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_6 ,\bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_7 }),
        .S({\bus_wide_gen.len_cnt_buf[4]_i_2_n_0 ,\bus_wide_gen.len_cnt_buf[4]_i_3_n_0 ,\bus_wide_gen.len_cnt_buf[4]_i_4_n_0 ,\bus_wide_gen.len_cnt_buf[4]_i_5_n_0 }));
  FDRE \bus_wide_gen.len_cnt_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_80_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_6 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [5]),
        .R(SR));
  FDRE \bus_wide_gen.len_cnt_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_80_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_5 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [6]),
        .R(SR));
  FDRE \bus_wide_gen.len_cnt_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_80_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_4 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [7]),
        .R(SR));
  FDRE \bus_wide_gen.len_cnt_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_80_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_7 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [8]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_buf_reg[8]_i_1 
       (.CI(\bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_0 ),
        .CO({\bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_0 ,\bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_1 ,\bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_2 ,\bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_4 ,\bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_5 ,\bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_6 ,\bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_7 }),
        .S({\bus_wide_gen.len_cnt_buf[8]_i_2_n_0 ,\bus_wide_gen.len_cnt_buf[8]_i_3_n_0 ,\bus_wide_gen.len_cnt_buf[8]_i_4_n_0 ,\bus_wide_gen.len_cnt_buf[8]_i_5_n_0 }));
  FDRE \bus_wide_gen.len_cnt_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_80_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_6 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [9]),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_reg_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_40 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[0] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_reg_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_30 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[10] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_reg_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_29 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[11] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_reg_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_28 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[12] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_reg_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_27 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[13] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_reg_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_26 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[14] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_reg_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_25 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[15] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_reg_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_24 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[16] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_reg_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_23 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[17] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_reg_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_22 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[18] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_reg_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_21 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[19] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_reg_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_39 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[1] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_reg_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_20 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[20] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_reg_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_19 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[21] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_reg_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_18 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[22] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_reg_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_17 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[23] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_reg_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_16 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[24] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_reg_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_15 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[25] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_reg_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_14 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[26] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_reg_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_13 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[27] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_reg_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_12 ),
        .Q(din[0]),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_reg_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_11 ),
        .Q(din[1]),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_reg_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_38 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[2] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_reg_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_10 ),
        .Q(din[2]),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_reg_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_9 ),
        .Q(\bus_wide_gen.head_offset [0]),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_reg_reg[32] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_8 ),
        .Q(\bus_wide_gen.head_offset [1]),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_reg_reg[33] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_7 ),
        .Q(\bus_wide_gen.head_offset [2]),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_reg_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_37 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[3] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_reg_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_36 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[4] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_reg_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_35 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[5] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_reg_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_34 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[6] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_reg_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_33 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[7] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_reg_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_32 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[8] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_reg_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_31 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[9] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_15),
        .Q(\bus_wide_gen.offset_valid_reg_n_0 ),
        .R(SR));
  FDRE \bus_wide_gen.pad_oh_reg_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.next_pad ),
        .D(buff_wdata_n_14),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_0_[1] ),
        .R(SR));
  FDRE \bus_wide_gen.pad_oh_reg_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.next_pad ),
        .D(D[0]),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_0_[2] ),
        .R(SR));
  FDRE \bus_wide_gen.pad_oh_reg_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.next_pad ),
        .D(D[1]),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_0_[3] ),
        .R(SR));
  FDRE \bus_wide_gen.pad_oh_reg_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.next_pad ),
        .D(D[2]),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_0_[4] ),
        .R(SR));
  FDRE \bus_wide_gen.pad_oh_reg_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.next_pad ),
        .D(D[3]),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_0_[5] ),
        .R(SR));
  FDRE \bus_wide_gen.pad_oh_reg_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.next_pad ),
        .D(D[4]),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_0_[6] ),
        .R(SR));
  FDRE \bus_wide_gen.pad_oh_reg_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.next_pad ),
        .D(D[5]),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_0_[7] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h80000000)) 
    \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_1 
       (.I0(\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_2_n_0 ),
        .I1(\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_3_n_0 ),
        .I2(\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_4_n_0 ),
        .I3(\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_5_n_0 ),
        .I4(\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_6_n_0 ),
        .O(\bus_wide_gen.single_beat ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_2 
       (.I0(\bus_wide_gen.wreq_offset_n_22 ),
        .I1(\bus_wide_gen.wreq_offset_n_21 ),
        .I2(\bus_wide_gen.wreq_offset_n_24 ),
        .I3(\bus_wide_gen.wreq_offset_n_23 ),
        .I4(\bus_wide_gen.wreq_offset_n_19 ),
        .I5(\bus_wide_gen.wreq_offset_n_20 ),
        .O(\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_3 
       (.I0(\bus_wide_gen.wreq_offset_n_16 ),
        .I1(\bus_wide_gen.wreq_offset_n_15 ),
        .I2(\bus_wide_gen.wreq_offset_n_18 ),
        .I3(\bus_wide_gen.wreq_offset_n_17 ),
        .I4(\bus_wide_gen.wreq_offset_n_13 ),
        .I5(\bus_wide_gen.wreq_offset_n_14 ),
        .O(\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_4 
       (.I0(\bus_wide_gen.wreq_offset_n_28 ),
        .I1(\bus_wide_gen.wreq_offset_n_27 ),
        .I2(\bus_wide_gen.wreq_offset_n_30 ),
        .I3(\bus_wide_gen.wreq_offset_n_29 ),
        .I4(\bus_wide_gen.wreq_offset_n_25 ),
        .I5(\bus_wide_gen.wreq_offset_n_26 ),
        .O(\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_5 
       (.I0(\bus_wide_gen.wreq_offset_n_39 ),
        .I1(\bus_wide_gen.wreq_offset_n_40 ),
        .I2(\bus_wide_gen.wreq_offset_n_37 ),
        .I3(\bus_wide_gen.wreq_offset_n_38 ),
        .O(\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_6 
       (.I0(\bus_wide_gen.wreq_offset_n_34 ),
        .I1(\bus_wide_gen.wreq_offset_n_33 ),
        .I2(\bus_wide_gen.wreq_offset_n_36 ),
        .I3(\bus_wide_gen.wreq_offset_n_35 ),
        .I4(\bus_wide_gen.wreq_offset_n_31 ),
        .I5(\bus_wide_gen.wreq_offset_n_32 ),
        .O(\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_6_n_0 ));
  FDRE \bus_wide_gen.single_beat_reg 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.single_beat ),
        .Q(\bus_wide_gen.single_beat_reg_n_0 ),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized8 \bus_wide_gen.wreq_offset 
       (.AWREADY_Dummy(AWREADY_Dummy),
        .Q(\bus_wide_gen.head_offset [1:0]),
        .SR(SR),
        .ap_clk(ap_clk),
        .\bus_wide_gen.data_gen[0].strb_buf_reg[0] (\bus_wide_gen.first_beat_set_reg_n_0 ),
        .\bus_wide_gen.offset_empty_n (\bus_wide_gen.offset_empty_n ),
        .\bus_wide_gen.offset_pack_reg_reg[32] (\bus_wide_gen.wreq_offset_n_5 ),
        .\bus_wide_gen.ready_for_data (\bus_wide_gen.ready_for_data ),
        .\data_p2_reg[81] (tmp_valid_reg_0),
        .dout_vld_reg_0(buff_wdata_n_4),
        .\fifo_depth_gt1_gen.dout_reg[0] (\bus_wide_gen.offset_valid_reg_n_0 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (\bus_wide_gen.last_pad ),
        .\fifo_depth_gt1_gen.dout_reg[0]_1 (\bus_wide_gen.last_beat_set_reg_n_0 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_2 (\bus_wide_gen.single_beat_reg_n_0 ),
        .\fifo_depth_gt1_gen.dout_reg[27] (\tmp_len_reg[17]_0 ),
        .\fifo_depth_gt1_gen.dout_reg[33] ({\bus_wide_gen.wreq_offset_n_7 ,\bus_wide_gen.wreq_offset_n_8 ,\bus_wide_gen.wreq_offset_n_9 ,\bus_wide_gen.wreq_offset_n_10 ,\bus_wide_gen.wreq_offset_n_11 ,\bus_wide_gen.wreq_offset_n_12 ,\bus_wide_gen.wreq_offset_n_13 ,\bus_wide_gen.wreq_offset_n_14 ,\bus_wide_gen.wreq_offset_n_15 ,\bus_wide_gen.wreq_offset_n_16 ,\bus_wide_gen.wreq_offset_n_17 ,\bus_wide_gen.wreq_offset_n_18 ,\bus_wide_gen.wreq_offset_n_19 ,\bus_wide_gen.wreq_offset_n_20 ,\bus_wide_gen.wreq_offset_n_21 ,\bus_wide_gen.wreq_offset_n_22 ,\bus_wide_gen.wreq_offset_n_23 ,\bus_wide_gen.wreq_offset_n_24 ,\bus_wide_gen.wreq_offset_n_25 ,\bus_wide_gen.wreq_offset_n_26 ,\bus_wide_gen.wreq_offset_n_27 ,\bus_wide_gen.wreq_offset_n_28 ,\bus_wide_gen.wreq_offset_n_29 ,\bus_wide_gen.wreq_offset_n_30 ,\bus_wide_gen.wreq_offset_n_31 ,\bus_wide_gen.wreq_offset_n_32 ,\bus_wide_gen.wreq_offset_n_33 ,\bus_wide_gen.wreq_offset_n_34 ,\bus_wide_gen.wreq_offset_n_35 ,\bus_wide_gen.wreq_offset_n_36 ,\bus_wide_gen.wreq_offset_n_37 ,\bus_wide_gen.wreq_offset_n_38 ,\bus_wide_gen.wreq_offset_n_39 ,\bus_wide_gen.wreq_offset_n_40 }),
        .\fifo_depth_gt1_gen.dout_reg[33]_0 (\tmp_addr_reg[63]_0 [2:0]),
        .\fifo_depth_gt1_gen.full_n_reg_0 (if_full_n),
        .if_empty_n_0(if_empty_n_0),
        .p_81_in(p_81_in),
        .p_85_in(p_85_in),
        .tmp_valid_reg(tmp_valid_reg_1),
        .we(we_0),
        .wrsp_ready(wrsp_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo fifo_wreq
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(fifo_wreq_n_2),
        .I_CH0_AWADDR(I_CH0_AWADDR),
        .I_CH0_AWREADY(I_CH0_AWREADY),
        .Q({wreq_len,fifo_wreq_n_4,fifo_wreq_n_5,fifo_wreq_n_6,fifo_wreq_n_7,fifo_wreq_n_8,fifo_wreq_n_9,fifo_wreq_n_10,fifo_wreq_n_11,fifo_wreq_n_12,fifo_wreq_n_13,fifo_wreq_n_14,fifo_wreq_n_15,fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21,fifo_wreq_n_22,fifo_wreq_n_23,fifo_wreq_n_24,fifo_wreq_n_25,fifo_wreq_n_26,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29,fifo_wreq_n_30,fifo_wreq_n_31,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34,fifo_wreq_n_35,fifo_wreq_n_36,fifo_wreq_n_37,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66}),
        .SR(SR),
        .\ap_CS_fsm_reg[1] (in),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[10] [1]),
        .\ap_CS_fsm_reg[2] (dout_vld_reg_0[1]),
        .ap_clk(ap_clk),
        .\fifo_depth_gt1_gen.dout_reg[62] (\fifo_depth_gt1_gen.dout_reg[62] ),
        .\fifo_depth_gt1_gen.dout_reg[62]_0 (\fifo_depth_gt1_gen.dout_reg[62]_0 ),
        .\fifo_depth_gt1_gen.full_n_reg_0 (fifo_wreq_n_67),
        .if_empty_n_0(if_empty_n_0),
        .tmp_valid_reg(tmp_valid_reg_0),
        .tmp_valid_reg_0(if_full_n),
        .wrsp_ready(wrsp_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized10 fifo_wrsp
       (.AWREADY_Dummy(AWREADY_Dummy),
        .E(if_read76_out),
        .Q(wreq_len),
        .SR(SR),
        .ap_clk(ap_clk),
        .dout_vld_reg_0(fifo_wrsp_n_3),
        .dout_vld_reg_1(Q),
        .dout_vld_reg_2(ursp_ready),
        .\fifo_depth_gt1_gen.dout_reg[0] (wrsp_type),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 (if_full_n),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0]_1 (tmp_valid_reg_0),
        .if_empty_n_0(if_empty_n_0),
        .last_resp(last_resp),
        .we(we_0),
        .wrsp_ready(wrsp_ready));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_57),
        .Q(\tmp_addr_reg[63]_0 [9]),
        .R(SR));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_56),
        .Q(\tmp_addr_reg[63]_0 [10]),
        .R(SR));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_55),
        .Q(\tmp_addr_reg[63]_0 [11]),
        .R(SR));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_54),
        .Q(\tmp_addr_reg[63]_0 [12]),
        .R(SR));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_53),
        .Q(\tmp_addr_reg[63]_0 [13]),
        .R(SR));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_52),
        .Q(\tmp_addr_reg[63]_0 [14]),
        .R(SR));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_51),
        .Q(\tmp_addr_reg[63]_0 [15]),
        .R(SR));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_50),
        .Q(\tmp_addr_reg[63]_0 [16]),
        .R(SR));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_49),
        .Q(\tmp_addr_reg[63]_0 [17]),
        .R(SR));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_48),
        .Q(\tmp_addr_reg[63]_0 [18]),
        .R(SR));
  FDRE \tmp_addr_reg[1] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_66),
        .Q(\tmp_addr_reg[63]_0 [0]),
        .R(SR));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_47),
        .Q(\tmp_addr_reg[63]_0 [19]),
        .R(SR));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_46),
        .Q(\tmp_addr_reg[63]_0 [20]),
        .R(SR));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_45),
        .Q(\tmp_addr_reg[63]_0 [21]),
        .R(SR));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_44),
        .Q(\tmp_addr_reg[63]_0 [22]),
        .R(SR));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_43),
        .Q(\tmp_addr_reg[63]_0 [23]),
        .R(SR));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_42),
        .Q(\tmp_addr_reg[63]_0 [24]),
        .R(SR));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_41),
        .Q(\tmp_addr_reg[63]_0 [25]),
        .R(SR));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_40),
        .Q(\tmp_addr_reg[63]_0 [26]),
        .R(SR));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_39),
        .Q(\tmp_addr_reg[63]_0 [27]),
        .R(SR));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_38),
        .Q(\tmp_addr_reg[63]_0 [28]),
        .R(SR));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_65),
        .Q(\tmp_addr_reg[63]_0 [1]),
        .R(SR));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_37),
        .Q(\tmp_addr_reg[63]_0 [29]),
        .R(SR));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_36),
        .Q(\tmp_addr_reg[63]_0 [30]),
        .R(SR));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_35),
        .Q(\tmp_addr_reg[63]_0 [31]),
        .R(SR));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_34),
        .Q(\tmp_addr_reg[63]_0 [32]),
        .R(SR));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_33),
        .Q(\tmp_addr_reg[63]_0 [33]),
        .R(SR));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_32),
        .Q(\tmp_addr_reg[63]_0 [34]),
        .R(SR));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_31),
        .Q(\tmp_addr_reg[63]_0 [35]),
        .R(SR));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_30),
        .Q(\tmp_addr_reg[63]_0 [36]),
        .R(SR));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_29),
        .Q(\tmp_addr_reg[63]_0 [37]),
        .R(SR));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_28),
        .Q(\tmp_addr_reg[63]_0 [38]),
        .R(SR));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_64),
        .Q(\tmp_addr_reg[63]_0 [2]),
        .R(SR));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_27),
        .Q(\tmp_addr_reg[63]_0 [39]),
        .R(SR));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_26),
        .Q(\tmp_addr_reg[63]_0 [40]),
        .R(SR));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_25),
        .Q(\tmp_addr_reg[63]_0 [41]),
        .R(SR));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_24),
        .Q(\tmp_addr_reg[63]_0 [42]),
        .R(SR));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_23),
        .Q(\tmp_addr_reg[63]_0 [43]),
        .R(SR));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_22),
        .Q(\tmp_addr_reg[63]_0 [44]),
        .R(SR));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_21),
        .Q(\tmp_addr_reg[63]_0 [45]),
        .R(SR));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_20),
        .Q(\tmp_addr_reg[63]_0 [46]),
        .R(SR));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_19),
        .Q(\tmp_addr_reg[63]_0 [47]),
        .R(SR));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_18),
        .Q(\tmp_addr_reg[63]_0 [48]),
        .R(SR));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_63),
        .Q(\tmp_addr_reg[63]_0 [3]),
        .R(SR));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_17),
        .Q(\tmp_addr_reg[63]_0 [49]),
        .R(SR));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_16),
        .Q(\tmp_addr_reg[63]_0 [50]),
        .R(SR));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_15),
        .Q(\tmp_addr_reg[63]_0 [51]),
        .R(SR));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_14),
        .Q(\tmp_addr_reg[63]_0 [52]),
        .R(SR));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_13),
        .Q(\tmp_addr_reg[63]_0 [53]),
        .R(SR));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_12),
        .Q(\tmp_addr_reg[63]_0 [54]),
        .R(SR));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_11),
        .Q(\tmp_addr_reg[63]_0 [55]),
        .R(SR));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_10),
        .Q(\tmp_addr_reg[63]_0 [56]),
        .R(SR));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_9),
        .Q(\tmp_addr_reg[63]_0 [57]),
        .R(SR));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_8),
        .Q(\tmp_addr_reg[63]_0 [58]),
        .R(SR));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_62),
        .Q(\tmp_addr_reg[63]_0 [4]),
        .R(SR));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_7),
        .Q(\tmp_addr_reg[63]_0 [59]),
        .R(SR));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_6),
        .Q(\tmp_addr_reg[63]_0 [60]),
        .R(SR));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_5),
        .Q(\tmp_addr_reg[63]_0 [61]),
        .R(SR));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_4),
        .Q(\tmp_addr_reg[63]_0 [62]),
        .R(SR));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_61),
        .Q(\tmp_addr_reg[63]_0 [5]),
        .R(SR));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_60),
        .Q(\tmp_addr_reg[63]_0 [6]),
        .R(SR));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_59),
        .Q(\tmp_addr_reg[63]_0 [7]),
        .R(SR));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_58),
        .Q(\tmp_addr_reg[63]_0 [8]),
        .R(SR));
  FDRE \tmp_len_reg[12] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(1'b1),
        .Q(\tmp_len_reg[17]_0 [0]),
        .R(SR));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(if_read76_out),
        .D(fifo_wreq_n_2),
        .Q(\tmp_len_reg[17]_0 [1]),
        .R(SR));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_wreq_n_67),
        .Q(tmp_valid_reg_0),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized12 user_resp
       (.SR(SR),
        .\ap_CS_fsm_reg[10] ({\ap_CS_fsm_reg[10] [2],\ap_CS_fsm_reg[10] [0]}),
        .\ap_CS_fsm_reg[10]_0 (\ap_CS_fsm_reg[10]_0 ),
        .ap_clk(ap_clk),
        .ap_start(ap_start),
        .dout_vld_reg_0(dout_vld_reg),
        .dout_vld_reg_1({dout_vld_reg_0[3:2],dout_vld_reg_0[0]}),
        .\fifo_depth_gt1_gen.full_n_reg_0 (fifo_wrsp_n_3),
        .gmem2_BVALID(gmem2_BVALID),
        .last_resp(last_resp),
        .need_wrsp(need_wrsp),
        .p_2_in(p_2_in),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_throttle
   (AWREADY_Dummy_1,
    \fifo_depth_gt1_gen.full_n_reg ,
    \bus_wide_gen.ready_for_data ,
    \bus_wide_gen.first_pad ,
    \fifo_depth_gt1_gen.full_n_reg_0 ,
    m_axi_gmem1_AWVALID,
    m_axi_gmem1_WVALID,
    \fifo_depth_gt1_gen.dout_reg[144] ,
    \data_p1_reg[67] ,
    SR,
    ap_clk,
    \bus_wide_gen.data_valid_reg ,
    if_empty_n,
    WVALID_Dummy,
    \bus_wide_gen.last_pad ,
    p_80_in,
    m_axi_gmem1_AWREADY,
    AWVALID_Dummy,
    m_axi_gmem1_WREADY,
    \fifo_depth_gt1_gen.dout_reg[144]_0 ,
    in,
    \fifo_depth_gt1_gen.dout_reg[143] );
  output AWREADY_Dummy_1;
  output \fifo_depth_gt1_gen.full_n_reg ;
  output \bus_wide_gen.ready_for_data ;
  output \bus_wide_gen.first_pad ;
  output \fifo_depth_gt1_gen.full_n_reg_0 ;
  output m_axi_gmem1_AWVALID;
  output m_axi_gmem1_WVALID;
  output [144:0]\fifo_depth_gt1_gen.dout_reg[144] ;
  output [63:0]\data_p1_reg[67] ;
  input [0:0]SR;
  input ap_clk;
  input \bus_wide_gen.data_valid_reg ;
  input if_empty_n;
  input WVALID_Dummy;
  input \bus_wide_gen.last_pad ;
  input p_80_in;
  input m_axi_gmem1_AWREADY;
  input AWVALID_Dummy;
  input m_axi_gmem1_WREADY;
  input \fifo_depth_gt1_gen.dout_reg[144]_0 ;
  input [63:0]in;
  input [143:0]\fifo_depth_gt1_gen.dout_reg[143] ;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire \aggressive_gen.data_fifo_n_10 ;
  wire \aggressive_gen.data_fifo_n_12 ;
  wire \aggressive_gen.data_fifo_n_6 ;
  wire \aggressive_gen.data_fifo_n_7 ;
  wire \aggressive_gen.data_fifo_n_8 ;
  wire \aggressive_gen.data_fifo_n_9 ;
  wire \aggressive_gen.flying_req_reg_n_0 ;
  wire \aggressive_gen.last_cnt[0]_i_1_n_0 ;
  wire [4:1]\aggressive_gen.last_cnt_reg ;
  wire [0:0]\aggressive_gen.last_cnt_reg__0 ;
  wire \aggressive_gen.req_en ;
  wire \aggressive_gen.req_fifo_n_10 ;
  wire \aggressive_gen.req_fifo_n_11 ;
  wire \aggressive_gen.req_fifo_n_12 ;
  wire \aggressive_gen.req_fifo_n_13 ;
  wire \aggressive_gen.req_fifo_n_14 ;
  wire \aggressive_gen.req_fifo_n_15 ;
  wire \aggressive_gen.req_fifo_n_16 ;
  wire \aggressive_gen.req_fifo_n_17 ;
  wire \aggressive_gen.req_fifo_n_18 ;
  wire \aggressive_gen.req_fifo_n_19 ;
  wire \aggressive_gen.req_fifo_n_2 ;
  wire \aggressive_gen.req_fifo_n_20 ;
  wire \aggressive_gen.req_fifo_n_21 ;
  wire \aggressive_gen.req_fifo_n_22 ;
  wire \aggressive_gen.req_fifo_n_23 ;
  wire \aggressive_gen.req_fifo_n_24 ;
  wire \aggressive_gen.req_fifo_n_25 ;
  wire \aggressive_gen.req_fifo_n_26 ;
  wire \aggressive_gen.req_fifo_n_27 ;
  wire \aggressive_gen.req_fifo_n_28 ;
  wire \aggressive_gen.req_fifo_n_29 ;
  wire \aggressive_gen.req_fifo_n_3 ;
  wire \aggressive_gen.req_fifo_n_30 ;
  wire \aggressive_gen.req_fifo_n_31 ;
  wire \aggressive_gen.req_fifo_n_32 ;
  wire \aggressive_gen.req_fifo_n_33 ;
  wire \aggressive_gen.req_fifo_n_34 ;
  wire \aggressive_gen.req_fifo_n_35 ;
  wire \aggressive_gen.req_fifo_n_36 ;
  wire \aggressive_gen.req_fifo_n_37 ;
  wire \aggressive_gen.req_fifo_n_38 ;
  wire \aggressive_gen.req_fifo_n_39 ;
  wire \aggressive_gen.req_fifo_n_4 ;
  wire \aggressive_gen.req_fifo_n_40 ;
  wire \aggressive_gen.req_fifo_n_41 ;
  wire \aggressive_gen.req_fifo_n_42 ;
  wire \aggressive_gen.req_fifo_n_43 ;
  wire \aggressive_gen.req_fifo_n_44 ;
  wire \aggressive_gen.req_fifo_n_45 ;
  wire \aggressive_gen.req_fifo_n_46 ;
  wire \aggressive_gen.req_fifo_n_47 ;
  wire \aggressive_gen.req_fifo_n_48 ;
  wire \aggressive_gen.req_fifo_n_49 ;
  wire \aggressive_gen.req_fifo_n_5 ;
  wire \aggressive_gen.req_fifo_n_50 ;
  wire \aggressive_gen.req_fifo_n_51 ;
  wire \aggressive_gen.req_fifo_n_52 ;
  wire \aggressive_gen.req_fifo_n_53 ;
  wire \aggressive_gen.req_fifo_n_54 ;
  wire \aggressive_gen.req_fifo_n_55 ;
  wire \aggressive_gen.req_fifo_n_56 ;
  wire \aggressive_gen.req_fifo_n_57 ;
  wire \aggressive_gen.req_fifo_n_58 ;
  wire \aggressive_gen.req_fifo_n_59 ;
  wire \aggressive_gen.req_fifo_n_6 ;
  wire \aggressive_gen.req_fifo_n_60 ;
  wire \aggressive_gen.req_fifo_n_61 ;
  wire \aggressive_gen.req_fifo_n_62 ;
  wire \aggressive_gen.req_fifo_n_63 ;
  wire \aggressive_gen.req_fifo_n_64 ;
  wire \aggressive_gen.req_fifo_n_65 ;
  wire \aggressive_gen.req_fifo_n_7 ;
  wire \aggressive_gen.req_fifo_n_8 ;
  wire \aggressive_gen.req_fifo_n_9 ;
  wire \aggressive_gen.rs_req_n_2 ;
  wire \aggressive_gen.rs_req_ready ;
  wire ap_clk;
  wire \bus_wide_gen.data_valid_reg ;
  wire \bus_wide_gen.first_pad ;
  wire \bus_wide_gen.last_pad ;
  wire \bus_wide_gen.ready_for_data ;
  wire [63:0]\data_p1_reg[67] ;
  wire [143:0]\fifo_depth_gt1_gen.dout_reg[143] ;
  wire [144:0]\fifo_depth_gt1_gen.dout_reg[144] ;
  wire \fifo_depth_gt1_gen.dout_reg[144]_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire if_empty_n;
  wire if_empty_n_0;
  wire [63:0]in;
  wire load_p2;
  wire m_axi_gmem1_AWREADY;
  wire m_axi_gmem1_AWVALID;
  wire m_axi_gmem1_WREADY;
  wire m_axi_gmem1_WVALID;
  wire p_80_in;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized20 \aggressive_gen.data_fifo 
       (.D({\aggressive_gen.data_fifo_n_7 ,\aggressive_gen.data_fifo_n_8 ,\aggressive_gen.data_fifo_n_9 ,\aggressive_gen.data_fifo_n_10 }),
        .E(load_p2),
        .Q({\aggressive_gen.last_cnt_reg ,\aggressive_gen.last_cnt_reg__0 }),
        .SR(SR),
        .WLAST_Dummy_reg(\aggressive_gen.data_fifo_n_12 ),
        .WVALID_Dummy(WVALID_Dummy),
        .\aggressive_gen.flying_req_reg (\aggressive_gen.flying_req_reg_n_0 ),
        .\aggressive_gen.flying_req_reg_0 (\aggressive_gen.rs_req_n_2 ),
        .\aggressive_gen.req_en (\aggressive_gen.req_en ),
        .\aggressive_gen.rs_req_ready (\aggressive_gen.rs_req_ready ),
        .ap_clk(ap_clk),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.data_valid_reg ),
        .\bus_wide_gen.first_pad (\bus_wide_gen.first_pad ),
        .\bus_wide_gen.last_pad (\bus_wide_gen.last_pad ),
        .\bus_wide_gen.ready_for_data (\bus_wide_gen.ready_for_data ),
        .dout_vld_reg_0(\aggressive_gen.data_fifo_n_6 ),
        .\fifo_depth_gt1_gen.dout_reg[144] (\fifo_depth_gt1_gen.dout_reg[144] ),
        .\fifo_depth_gt1_gen.full_n_reg_0 (\fifo_depth_gt1_gen.full_n_reg ),
        .\fifo_depth_gt1_gen.full_n_reg_1 (\fifo_depth_gt1_gen.full_n_reg_0 ),
        .if_empty_n(if_empty_n),
        .if_empty_n_0(if_empty_n_0),
        .in({\fifo_depth_gt1_gen.dout_reg[144]_0 ,\fifo_depth_gt1_gen.dout_reg[143] }),
        .m_axi_gmem1_WREADY(m_axi_gmem1_WREADY),
        .m_axi_gmem1_WVALID(m_axi_gmem1_WVALID),
        .p_80_in(p_80_in));
  FDRE \aggressive_gen.flying_req_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\aggressive_gen.data_fifo_n_6 ),
        .Q(\aggressive_gen.flying_req_reg_n_0 ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \aggressive_gen.last_cnt[0]_i_1 
       (.I0(\aggressive_gen.last_cnt_reg__0 ),
        .O(\aggressive_gen.last_cnt[0]_i_1_n_0 ));
  FDRE \aggressive_gen.last_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\aggressive_gen.data_fifo_n_12 ),
        .D(\aggressive_gen.last_cnt[0]_i_1_n_0 ),
        .Q(\aggressive_gen.last_cnt_reg__0 ),
        .R(SR));
  FDRE \aggressive_gen.last_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\aggressive_gen.data_fifo_n_12 ),
        .D(\aggressive_gen.data_fifo_n_10 ),
        .Q(\aggressive_gen.last_cnt_reg [1]),
        .R(SR));
  FDRE \aggressive_gen.last_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\aggressive_gen.data_fifo_n_12 ),
        .D(\aggressive_gen.data_fifo_n_9 ),
        .Q(\aggressive_gen.last_cnt_reg [2]),
        .R(SR));
  FDRE \aggressive_gen.last_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\aggressive_gen.data_fifo_n_12 ),
        .D(\aggressive_gen.data_fifo_n_8 ),
        .Q(\aggressive_gen.last_cnt_reg [3]),
        .R(SR));
  FDRE \aggressive_gen.last_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\aggressive_gen.data_fifo_n_12 ),
        .D(\aggressive_gen.data_fifo_n_7 ),
        .Q(\aggressive_gen.last_cnt_reg [4]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized18 \aggressive_gen.req_fifo 
       (.AWVALID_Dummy(AWVALID_Dummy),
        .Q({\aggressive_gen.req_fifo_n_2 ,\aggressive_gen.req_fifo_n_3 ,\aggressive_gen.req_fifo_n_4 ,\aggressive_gen.req_fifo_n_5 ,\aggressive_gen.req_fifo_n_6 ,\aggressive_gen.req_fifo_n_7 ,\aggressive_gen.req_fifo_n_8 ,\aggressive_gen.req_fifo_n_9 ,\aggressive_gen.req_fifo_n_10 ,\aggressive_gen.req_fifo_n_11 ,\aggressive_gen.req_fifo_n_12 ,\aggressive_gen.req_fifo_n_13 ,\aggressive_gen.req_fifo_n_14 ,\aggressive_gen.req_fifo_n_15 ,\aggressive_gen.req_fifo_n_16 ,\aggressive_gen.req_fifo_n_17 ,\aggressive_gen.req_fifo_n_18 ,\aggressive_gen.req_fifo_n_19 ,\aggressive_gen.req_fifo_n_20 ,\aggressive_gen.req_fifo_n_21 ,\aggressive_gen.req_fifo_n_22 ,\aggressive_gen.req_fifo_n_23 ,\aggressive_gen.req_fifo_n_24 ,\aggressive_gen.req_fifo_n_25 ,\aggressive_gen.req_fifo_n_26 ,\aggressive_gen.req_fifo_n_27 ,\aggressive_gen.req_fifo_n_28 ,\aggressive_gen.req_fifo_n_29 ,\aggressive_gen.req_fifo_n_30 ,\aggressive_gen.req_fifo_n_31 ,\aggressive_gen.req_fifo_n_32 ,\aggressive_gen.req_fifo_n_33 ,\aggressive_gen.req_fifo_n_34 ,\aggressive_gen.req_fifo_n_35 ,\aggressive_gen.req_fifo_n_36 ,\aggressive_gen.req_fifo_n_37 ,\aggressive_gen.req_fifo_n_38 ,\aggressive_gen.req_fifo_n_39 ,\aggressive_gen.req_fifo_n_40 ,\aggressive_gen.req_fifo_n_41 ,\aggressive_gen.req_fifo_n_42 ,\aggressive_gen.req_fifo_n_43 ,\aggressive_gen.req_fifo_n_44 ,\aggressive_gen.req_fifo_n_45 ,\aggressive_gen.req_fifo_n_46 ,\aggressive_gen.req_fifo_n_47 ,\aggressive_gen.req_fifo_n_48 ,\aggressive_gen.req_fifo_n_49 ,\aggressive_gen.req_fifo_n_50 ,\aggressive_gen.req_fifo_n_51 ,\aggressive_gen.req_fifo_n_52 ,\aggressive_gen.req_fifo_n_53 ,\aggressive_gen.req_fifo_n_54 ,\aggressive_gen.req_fifo_n_55 ,\aggressive_gen.req_fifo_n_56 ,\aggressive_gen.req_fifo_n_57 ,\aggressive_gen.req_fifo_n_58 ,\aggressive_gen.req_fifo_n_59 ,\aggressive_gen.req_fifo_n_60 ,\aggressive_gen.req_fifo_n_61 ,\aggressive_gen.req_fifo_n_62 ,\aggressive_gen.req_fifo_n_63 ,\aggressive_gen.req_fifo_n_64 ,\aggressive_gen.req_fifo_n_65 }),
        .SR(SR),
        .\aggressive_gen.req_en (\aggressive_gen.req_en ),
        .\aggressive_gen.rs_req_ready (\aggressive_gen.rs_req_ready ),
        .ap_clk(ap_clk),
        .\fifo_depth_gt1_gen.full_n_reg_0 (AWREADY_Dummy_1),
        .if_empty_n_0(if_empty_n_0),
        .in(in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_reg_slice__parameterized4 \aggressive_gen.rs_req 
       (.D({\aggressive_gen.req_fifo_n_2 ,\aggressive_gen.req_fifo_n_3 ,\aggressive_gen.req_fifo_n_4 ,\aggressive_gen.req_fifo_n_5 ,\aggressive_gen.req_fifo_n_6 ,\aggressive_gen.req_fifo_n_7 ,\aggressive_gen.req_fifo_n_8 ,\aggressive_gen.req_fifo_n_9 ,\aggressive_gen.req_fifo_n_10 ,\aggressive_gen.req_fifo_n_11 ,\aggressive_gen.req_fifo_n_12 ,\aggressive_gen.req_fifo_n_13 ,\aggressive_gen.req_fifo_n_14 ,\aggressive_gen.req_fifo_n_15 ,\aggressive_gen.req_fifo_n_16 ,\aggressive_gen.req_fifo_n_17 ,\aggressive_gen.req_fifo_n_18 ,\aggressive_gen.req_fifo_n_19 ,\aggressive_gen.req_fifo_n_20 ,\aggressive_gen.req_fifo_n_21 ,\aggressive_gen.req_fifo_n_22 ,\aggressive_gen.req_fifo_n_23 ,\aggressive_gen.req_fifo_n_24 ,\aggressive_gen.req_fifo_n_25 ,\aggressive_gen.req_fifo_n_26 ,\aggressive_gen.req_fifo_n_27 ,\aggressive_gen.req_fifo_n_28 ,\aggressive_gen.req_fifo_n_29 ,\aggressive_gen.req_fifo_n_30 ,\aggressive_gen.req_fifo_n_31 ,\aggressive_gen.req_fifo_n_32 ,\aggressive_gen.req_fifo_n_33 ,\aggressive_gen.req_fifo_n_34 ,\aggressive_gen.req_fifo_n_35 ,\aggressive_gen.req_fifo_n_36 ,\aggressive_gen.req_fifo_n_37 ,\aggressive_gen.req_fifo_n_38 ,\aggressive_gen.req_fifo_n_39 ,\aggressive_gen.req_fifo_n_40 ,\aggressive_gen.req_fifo_n_41 ,\aggressive_gen.req_fifo_n_42 ,\aggressive_gen.req_fifo_n_43 ,\aggressive_gen.req_fifo_n_44 ,\aggressive_gen.req_fifo_n_45 ,\aggressive_gen.req_fifo_n_46 ,\aggressive_gen.req_fifo_n_47 ,\aggressive_gen.req_fifo_n_48 ,\aggressive_gen.req_fifo_n_49 ,\aggressive_gen.req_fifo_n_50 ,\aggressive_gen.req_fifo_n_51 ,\aggressive_gen.req_fifo_n_52 ,\aggressive_gen.req_fifo_n_53 ,\aggressive_gen.req_fifo_n_54 ,\aggressive_gen.req_fifo_n_55 ,\aggressive_gen.req_fifo_n_56 ,\aggressive_gen.req_fifo_n_57 ,\aggressive_gen.req_fifo_n_58 ,\aggressive_gen.req_fifo_n_59 ,\aggressive_gen.req_fifo_n_60 ,\aggressive_gen.req_fifo_n_61 ,\aggressive_gen.req_fifo_n_62 ,\aggressive_gen.req_fifo_n_63 ,\aggressive_gen.req_fifo_n_64 ,\aggressive_gen.req_fifo_n_65 }),
        .E(load_p2),
        .Q(\aggressive_gen.last_cnt_reg [4:3]),
        .SR(SR),
        .\aggressive_gen.last_cnt_reg[4] (\aggressive_gen.rs_req_n_2 ),
        .\aggressive_gen.req_en (\aggressive_gen.req_en ),
        .\aggressive_gen.rs_req_ready (\aggressive_gen.rs_req_ready ),
        .ap_clk(ap_clk),
        .\data_p1_reg[67]_0 (\data_p1_reg[67] ),
        .if_empty_n_0(if_empty_n_0),
        .m_axi_gmem1_AWREADY(m_axi_gmem1_AWREADY),
        .m_axi_gmem1_AWVALID(m_axi_gmem1_AWVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_write
   (SR,
    out_TOP_WREADY,
    last_resp,
    AWREADY_Dummy,
    if_empty_n,
    s_ready_t_reg,
    need_wrsp,
    WVALID_Dummy_reg_0,
    E,
    \bus_wide_gen.data_valid_reg ,
    \bus_wide_gen.data_valid_reg_0 ,
    \bus_wide_gen.data_valid_reg_1 ,
    \bus_wide_gen.data_valid_reg_2 ,
    \bus_wide_gen.data_valid_reg_3 ,
    \bus_wide_gen.data_valid_reg_4 ,
    \bus_wide_gen.ready_for_data ,
    \bus_wide_gen.first_pad ,
    \fifo_depth_gt1_gen.full_n_reg ,
    m_axi_gmem1_AWVALID,
    Q,
    m_axi_gmem1_WVALID,
    \fifo_depth_gt1_gen.dout_reg[144] ,
    \data_p1_reg[67] ,
    ap_clk,
    WVALID_Dummy,
    p_0_in__0,
    D,
    \bus_wide_gen.last_pad ,
    p_80_in,
    ap_rst_n,
    m_axi_gmem1_AWREADY,
    if_full_n,
    s_ready_t_reg_0,
    p_2_in,
    m_axi_gmem1_BVALID,
    ursp_ready,
    wrsp_type,
    m_axi_gmem1_WREADY,
    \data_p2_reg[63] ,
    \data_p2_reg[81] ,
    \data_p2_reg[81]_0 ,
    \data_buf_reg[127]_0 ,
    \strb_buf_reg[15]_0 );
  output [0:0]SR;
  output out_TOP_WREADY;
  output last_resp;
  output AWREADY_Dummy;
  output if_empty_n;
  output s_ready_t_reg;
  output need_wrsp;
  output WVALID_Dummy_reg_0;
  output [0:0]E;
  output [0:0]\bus_wide_gen.data_valid_reg ;
  output [0:0]\bus_wide_gen.data_valid_reg_0 ;
  output [0:0]\bus_wide_gen.data_valid_reg_1 ;
  output [0:0]\bus_wide_gen.data_valid_reg_2 ;
  output [0:0]\bus_wide_gen.data_valid_reg_3 ;
  output [0:0]\bus_wide_gen.data_valid_reg_4 ;
  output \bus_wide_gen.ready_for_data ;
  output \bus_wide_gen.first_pad ;
  output \fifo_depth_gt1_gen.full_n_reg ;
  output m_axi_gmem1_AWVALID;
  output [0:0]Q;
  output m_axi_gmem1_WVALID;
  output [144:0]\fifo_depth_gt1_gen.dout_reg[144] ;
  output [63:0]\data_p1_reg[67] ;
  input ap_clk;
  input WVALID_Dummy;
  input p_0_in__0;
  input [5:0]D;
  input \bus_wide_gen.last_pad ;
  input p_80_in;
  input ap_rst_n;
  input m_axi_gmem1_AWREADY;
  input if_full_n;
  input s_ready_t_reg_0;
  input p_2_in;
  input m_axi_gmem1_BVALID;
  input ursp_ready;
  input wrsp_type;
  input m_axi_gmem1_WREADY;
  input [62:0]\data_p2_reg[63] ;
  input [1:0]\data_p2_reg[81] ;
  input [0:0]\data_p2_reg[81]_0 ;
  input [127:0]\data_buf_reg[127]_0 ;
  input [15:0]\strb_buf_reg[15]_0 ;

  wire [63:4]AWADDR_Dummy;
  wire [3:0]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy;
  wire [5:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire WLAST_Dummy_reg_n_0;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg_0;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]\bus_wide_gen.data_valid_reg ;
  wire [0:0]\bus_wide_gen.data_valid_reg_0 ;
  wire [0:0]\bus_wide_gen.data_valid_reg_1 ;
  wire [0:0]\bus_wide_gen.data_valid_reg_2 ;
  wire [0:0]\bus_wide_gen.data_valid_reg_3 ;
  wire [0:0]\bus_wide_gen.data_valid_reg_4 ;
  wire \bus_wide_gen.first_pad ;
  wire \bus_wide_gen.last_pad ;
  wire \bus_wide_gen.ready_for_data ;
  wire [127:0]\data_buf_reg[127]_0 ;
  wire \data_buf_reg_n_0_[0] ;
  wire \data_buf_reg_n_0_[100] ;
  wire \data_buf_reg_n_0_[101] ;
  wire \data_buf_reg_n_0_[102] ;
  wire \data_buf_reg_n_0_[103] ;
  wire \data_buf_reg_n_0_[104] ;
  wire \data_buf_reg_n_0_[105] ;
  wire \data_buf_reg_n_0_[106] ;
  wire \data_buf_reg_n_0_[107] ;
  wire \data_buf_reg_n_0_[108] ;
  wire \data_buf_reg_n_0_[109] ;
  wire \data_buf_reg_n_0_[10] ;
  wire \data_buf_reg_n_0_[110] ;
  wire \data_buf_reg_n_0_[111] ;
  wire \data_buf_reg_n_0_[112] ;
  wire \data_buf_reg_n_0_[113] ;
  wire \data_buf_reg_n_0_[114] ;
  wire \data_buf_reg_n_0_[115] ;
  wire \data_buf_reg_n_0_[116] ;
  wire \data_buf_reg_n_0_[117] ;
  wire \data_buf_reg_n_0_[118] ;
  wire \data_buf_reg_n_0_[119] ;
  wire \data_buf_reg_n_0_[11] ;
  wire \data_buf_reg_n_0_[120] ;
  wire \data_buf_reg_n_0_[121] ;
  wire \data_buf_reg_n_0_[122] ;
  wire \data_buf_reg_n_0_[123] ;
  wire \data_buf_reg_n_0_[124] ;
  wire \data_buf_reg_n_0_[125] ;
  wire \data_buf_reg_n_0_[126] ;
  wire \data_buf_reg_n_0_[127] ;
  wire \data_buf_reg_n_0_[12] ;
  wire \data_buf_reg_n_0_[13] ;
  wire \data_buf_reg_n_0_[14] ;
  wire \data_buf_reg_n_0_[15] ;
  wire \data_buf_reg_n_0_[16] ;
  wire \data_buf_reg_n_0_[17] ;
  wire \data_buf_reg_n_0_[18] ;
  wire \data_buf_reg_n_0_[19] ;
  wire \data_buf_reg_n_0_[1] ;
  wire \data_buf_reg_n_0_[20] ;
  wire \data_buf_reg_n_0_[21] ;
  wire \data_buf_reg_n_0_[22] ;
  wire \data_buf_reg_n_0_[23] ;
  wire \data_buf_reg_n_0_[24] ;
  wire \data_buf_reg_n_0_[25] ;
  wire \data_buf_reg_n_0_[26] ;
  wire \data_buf_reg_n_0_[27] ;
  wire \data_buf_reg_n_0_[28] ;
  wire \data_buf_reg_n_0_[29] ;
  wire \data_buf_reg_n_0_[2] ;
  wire \data_buf_reg_n_0_[30] ;
  wire \data_buf_reg_n_0_[31] ;
  wire \data_buf_reg_n_0_[32] ;
  wire \data_buf_reg_n_0_[33] ;
  wire \data_buf_reg_n_0_[34] ;
  wire \data_buf_reg_n_0_[35] ;
  wire \data_buf_reg_n_0_[36] ;
  wire \data_buf_reg_n_0_[37] ;
  wire \data_buf_reg_n_0_[38] ;
  wire \data_buf_reg_n_0_[39] ;
  wire \data_buf_reg_n_0_[3] ;
  wire \data_buf_reg_n_0_[40] ;
  wire \data_buf_reg_n_0_[41] ;
  wire \data_buf_reg_n_0_[42] ;
  wire \data_buf_reg_n_0_[43] ;
  wire \data_buf_reg_n_0_[44] ;
  wire \data_buf_reg_n_0_[45] ;
  wire \data_buf_reg_n_0_[46] ;
  wire \data_buf_reg_n_0_[47] ;
  wire \data_buf_reg_n_0_[48] ;
  wire \data_buf_reg_n_0_[49] ;
  wire \data_buf_reg_n_0_[4] ;
  wire \data_buf_reg_n_0_[50] ;
  wire \data_buf_reg_n_0_[51] ;
  wire \data_buf_reg_n_0_[52] ;
  wire \data_buf_reg_n_0_[53] ;
  wire \data_buf_reg_n_0_[54] ;
  wire \data_buf_reg_n_0_[55] ;
  wire \data_buf_reg_n_0_[56] ;
  wire \data_buf_reg_n_0_[57] ;
  wire \data_buf_reg_n_0_[58] ;
  wire \data_buf_reg_n_0_[59] ;
  wire \data_buf_reg_n_0_[5] ;
  wire \data_buf_reg_n_0_[60] ;
  wire \data_buf_reg_n_0_[61] ;
  wire \data_buf_reg_n_0_[62] ;
  wire \data_buf_reg_n_0_[63] ;
  wire \data_buf_reg_n_0_[64] ;
  wire \data_buf_reg_n_0_[65] ;
  wire \data_buf_reg_n_0_[66] ;
  wire \data_buf_reg_n_0_[67] ;
  wire \data_buf_reg_n_0_[68] ;
  wire \data_buf_reg_n_0_[69] ;
  wire \data_buf_reg_n_0_[6] ;
  wire \data_buf_reg_n_0_[70] ;
  wire \data_buf_reg_n_0_[71] ;
  wire \data_buf_reg_n_0_[72] ;
  wire \data_buf_reg_n_0_[73] ;
  wire \data_buf_reg_n_0_[74] ;
  wire \data_buf_reg_n_0_[75] ;
  wire \data_buf_reg_n_0_[76] ;
  wire \data_buf_reg_n_0_[77] ;
  wire \data_buf_reg_n_0_[78] ;
  wire \data_buf_reg_n_0_[79] ;
  wire \data_buf_reg_n_0_[7] ;
  wire \data_buf_reg_n_0_[80] ;
  wire \data_buf_reg_n_0_[81] ;
  wire \data_buf_reg_n_0_[82] ;
  wire \data_buf_reg_n_0_[83] ;
  wire \data_buf_reg_n_0_[84] ;
  wire \data_buf_reg_n_0_[85] ;
  wire \data_buf_reg_n_0_[86] ;
  wire \data_buf_reg_n_0_[87] ;
  wire \data_buf_reg_n_0_[88] ;
  wire \data_buf_reg_n_0_[89] ;
  wire \data_buf_reg_n_0_[8] ;
  wire \data_buf_reg_n_0_[90] ;
  wire \data_buf_reg_n_0_[91] ;
  wire \data_buf_reg_n_0_[92] ;
  wire \data_buf_reg_n_0_[93] ;
  wire \data_buf_reg_n_0_[94] ;
  wire \data_buf_reg_n_0_[95] ;
  wire \data_buf_reg_n_0_[96] ;
  wire \data_buf_reg_n_0_[97] ;
  wire \data_buf_reg_n_0_[98] ;
  wire \data_buf_reg_n_0_[99] ;
  wire \data_buf_reg_n_0_[9] ;
  wire [63:0]\data_p1_reg[67] ;
  wire [62:0]\data_p2_reg[63] ;
  wire [1:0]\data_p2_reg[81] ;
  wire [0:0]\data_p2_reg[81]_0 ;
  wire fifo_burst_n_12;
  wire fifo_burst_n_13;
  wire fifo_burst_n_9;
  wire [144:0]\fifo_depth_gt1_gen.dout_reg[144] ;
  wire \fifo_depth_gt1_gen.full_n_reg ;
  wire if_empty_n;
  wire if_full_n;
  wire if_full_n_0;
  wire last_resp;
  wire \len_cnt[7]_i_3_n_0 ;
  wire [7:0]len_cnt_reg;
  wire m_axi_gmem1_AWREADY;
  wire m_axi_gmem1_AWVALID;
  wire m_axi_gmem1_BVALID;
  wire m_axi_gmem1_WREADY;
  wire m_axi_gmem1_WVALID;
  wire need_wrsp;
  wire ost_ctrl_info;
  wire [3:0]ost_ctrl_len;
  wire ost_ctrl_valid;
  wire ost_resp_ready;
  wire out_TOP_WREADY;
  wire p_0_in__0;
  wire p_2_in;
  wire p_5_in;
  wire p_80_in;
  wire [7:0]plusOp;
  wire pop__1;
  wire re;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire [15:0]strb_buf;
  wire [15:0]\strb_buf_reg[15]_0 ;
  wire ursp_ready;
  wire we;
  wire wreq_burst_conv_n_68;
  wire wrsp_type;

  FDRE WLAST_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_13),
        .Q(WLAST_Dummy_reg_n_0),
        .R(SR));
  FDRE WVALID_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_12),
        .Q(WVALID_Dummy_reg_0),
        .R(SR));
  FDRE \data_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [0]),
        .Q(\data_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \data_buf_reg[100] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [100]),
        .Q(\data_buf_reg_n_0_[100] ),
        .R(SR));
  FDRE \data_buf_reg[101] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [101]),
        .Q(\data_buf_reg_n_0_[101] ),
        .R(SR));
  FDRE \data_buf_reg[102] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [102]),
        .Q(\data_buf_reg_n_0_[102] ),
        .R(SR));
  FDRE \data_buf_reg[103] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [103]),
        .Q(\data_buf_reg_n_0_[103] ),
        .R(SR));
  FDRE \data_buf_reg[104] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [104]),
        .Q(\data_buf_reg_n_0_[104] ),
        .R(SR));
  FDRE \data_buf_reg[105] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [105]),
        .Q(\data_buf_reg_n_0_[105] ),
        .R(SR));
  FDRE \data_buf_reg[106] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [106]),
        .Q(\data_buf_reg_n_0_[106] ),
        .R(SR));
  FDRE \data_buf_reg[107] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [107]),
        .Q(\data_buf_reg_n_0_[107] ),
        .R(SR));
  FDRE \data_buf_reg[108] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [108]),
        .Q(\data_buf_reg_n_0_[108] ),
        .R(SR));
  FDRE \data_buf_reg[109] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [109]),
        .Q(\data_buf_reg_n_0_[109] ),
        .R(SR));
  FDRE \data_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [10]),
        .Q(\data_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \data_buf_reg[110] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [110]),
        .Q(\data_buf_reg_n_0_[110] ),
        .R(SR));
  FDRE \data_buf_reg[111] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [111]),
        .Q(\data_buf_reg_n_0_[111] ),
        .R(SR));
  FDRE \data_buf_reg[112] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [112]),
        .Q(\data_buf_reg_n_0_[112] ),
        .R(SR));
  FDRE \data_buf_reg[113] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [113]),
        .Q(\data_buf_reg_n_0_[113] ),
        .R(SR));
  FDRE \data_buf_reg[114] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [114]),
        .Q(\data_buf_reg_n_0_[114] ),
        .R(SR));
  FDRE \data_buf_reg[115] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [115]),
        .Q(\data_buf_reg_n_0_[115] ),
        .R(SR));
  FDRE \data_buf_reg[116] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [116]),
        .Q(\data_buf_reg_n_0_[116] ),
        .R(SR));
  FDRE \data_buf_reg[117] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [117]),
        .Q(\data_buf_reg_n_0_[117] ),
        .R(SR));
  FDRE \data_buf_reg[118] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [118]),
        .Q(\data_buf_reg_n_0_[118] ),
        .R(SR));
  FDRE \data_buf_reg[119] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [119]),
        .Q(\data_buf_reg_n_0_[119] ),
        .R(SR));
  FDRE \data_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [11]),
        .Q(\data_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \data_buf_reg[120] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [120]),
        .Q(\data_buf_reg_n_0_[120] ),
        .R(SR));
  FDRE \data_buf_reg[121] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [121]),
        .Q(\data_buf_reg_n_0_[121] ),
        .R(SR));
  FDRE \data_buf_reg[122] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [122]),
        .Q(\data_buf_reg_n_0_[122] ),
        .R(SR));
  FDRE \data_buf_reg[123] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [123]),
        .Q(\data_buf_reg_n_0_[123] ),
        .R(SR));
  FDRE \data_buf_reg[124] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [124]),
        .Q(\data_buf_reg_n_0_[124] ),
        .R(SR));
  FDRE \data_buf_reg[125] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [125]),
        .Q(\data_buf_reg_n_0_[125] ),
        .R(SR));
  FDRE \data_buf_reg[126] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [126]),
        .Q(\data_buf_reg_n_0_[126] ),
        .R(SR));
  FDRE \data_buf_reg[127] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [127]),
        .Q(\data_buf_reg_n_0_[127] ),
        .R(SR));
  FDRE \data_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [12]),
        .Q(\data_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \data_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [13]),
        .Q(\data_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \data_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [14]),
        .Q(\data_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \data_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [15]),
        .Q(\data_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \data_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [16]),
        .Q(\data_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \data_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [17]),
        .Q(\data_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \data_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [18]),
        .Q(\data_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \data_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [19]),
        .Q(\data_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \data_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [1]),
        .Q(\data_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \data_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [20]),
        .Q(\data_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \data_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [21]),
        .Q(\data_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \data_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [22]),
        .Q(\data_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \data_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [23]),
        .Q(\data_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \data_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [24]),
        .Q(\data_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \data_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [25]),
        .Q(\data_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \data_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [26]),
        .Q(\data_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \data_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [27]),
        .Q(\data_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \data_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [28]),
        .Q(\data_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \data_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [29]),
        .Q(\data_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \data_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [2]),
        .Q(\data_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \data_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [30]),
        .Q(\data_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \data_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [31]),
        .Q(\data_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \data_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [32]),
        .Q(\data_buf_reg_n_0_[32] ),
        .R(SR));
  FDRE \data_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [33]),
        .Q(\data_buf_reg_n_0_[33] ),
        .R(SR));
  FDRE \data_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [34]),
        .Q(\data_buf_reg_n_0_[34] ),
        .R(SR));
  FDRE \data_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [35]),
        .Q(\data_buf_reg_n_0_[35] ),
        .R(SR));
  FDRE \data_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [36]),
        .Q(\data_buf_reg_n_0_[36] ),
        .R(SR));
  FDRE \data_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [37]),
        .Q(\data_buf_reg_n_0_[37] ),
        .R(SR));
  FDRE \data_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [38]),
        .Q(\data_buf_reg_n_0_[38] ),
        .R(SR));
  FDRE \data_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [39]),
        .Q(\data_buf_reg_n_0_[39] ),
        .R(SR));
  FDRE \data_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [3]),
        .Q(\data_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \data_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [40]),
        .Q(\data_buf_reg_n_0_[40] ),
        .R(SR));
  FDRE \data_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [41]),
        .Q(\data_buf_reg_n_0_[41] ),
        .R(SR));
  FDRE \data_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [42]),
        .Q(\data_buf_reg_n_0_[42] ),
        .R(SR));
  FDRE \data_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [43]),
        .Q(\data_buf_reg_n_0_[43] ),
        .R(SR));
  FDRE \data_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [44]),
        .Q(\data_buf_reg_n_0_[44] ),
        .R(SR));
  FDRE \data_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [45]),
        .Q(\data_buf_reg_n_0_[45] ),
        .R(SR));
  FDRE \data_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [46]),
        .Q(\data_buf_reg_n_0_[46] ),
        .R(SR));
  FDRE \data_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [47]),
        .Q(\data_buf_reg_n_0_[47] ),
        .R(SR));
  FDRE \data_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [48]),
        .Q(\data_buf_reg_n_0_[48] ),
        .R(SR));
  FDRE \data_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [49]),
        .Q(\data_buf_reg_n_0_[49] ),
        .R(SR));
  FDRE \data_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [4]),
        .Q(\data_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \data_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [50]),
        .Q(\data_buf_reg_n_0_[50] ),
        .R(SR));
  FDRE \data_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [51]),
        .Q(\data_buf_reg_n_0_[51] ),
        .R(SR));
  FDRE \data_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [52]),
        .Q(\data_buf_reg_n_0_[52] ),
        .R(SR));
  FDRE \data_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [53]),
        .Q(\data_buf_reg_n_0_[53] ),
        .R(SR));
  FDRE \data_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [54]),
        .Q(\data_buf_reg_n_0_[54] ),
        .R(SR));
  FDRE \data_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [55]),
        .Q(\data_buf_reg_n_0_[55] ),
        .R(SR));
  FDRE \data_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [56]),
        .Q(\data_buf_reg_n_0_[56] ),
        .R(SR));
  FDRE \data_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [57]),
        .Q(\data_buf_reg_n_0_[57] ),
        .R(SR));
  FDRE \data_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [58]),
        .Q(\data_buf_reg_n_0_[58] ),
        .R(SR));
  FDRE \data_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [59]),
        .Q(\data_buf_reg_n_0_[59] ),
        .R(SR));
  FDRE \data_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [5]),
        .Q(\data_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \data_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [60]),
        .Q(\data_buf_reg_n_0_[60] ),
        .R(SR));
  FDRE \data_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [61]),
        .Q(\data_buf_reg_n_0_[61] ),
        .R(SR));
  FDRE \data_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [62]),
        .Q(\data_buf_reg_n_0_[62] ),
        .R(SR));
  FDRE \data_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [63]),
        .Q(\data_buf_reg_n_0_[63] ),
        .R(SR));
  FDRE \data_buf_reg[64] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [64]),
        .Q(\data_buf_reg_n_0_[64] ),
        .R(SR));
  FDRE \data_buf_reg[65] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [65]),
        .Q(\data_buf_reg_n_0_[65] ),
        .R(SR));
  FDRE \data_buf_reg[66] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [66]),
        .Q(\data_buf_reg_n_0_[66] ),
        .R(SR));
  FDRE \data_buf_reg[67] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [67]),
        .Q(\data_buf_reg_n_0_[67] ),
        .R(SR));
  FDRE \data_buf_reg[68] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [68]),
        .Q(\data_buf_reg_n_0_[68] ),
        .R(SR));
  FDRE \data_buf_reg[69] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [69]),
        .Q(\data_buf_reg_n_0_[69] ),
        .R(SR));
  FDRE \data_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [6]),
        .Q(\data_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \data_buf_reg[70] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [70]),
        .Q(\data_buf_reg_n_0_[70] ),
        .R(SR));
  FDRE \data_buf_reg[71] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [71]),
        .Q(\data_buf_reg_n_0_[71] ),
        .R(SR));
  FDRE \data_buf_reg[72] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [72]),
        .Q(\data_buf_reg_n_0_[72] ),
        .R(SR));
  FDRE \data_buf_reg[73] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [73]),
        .Q(\data_buf_reg_n_0_[73] ),
        .R(SR));
  FDRE \data_buf_reg[74] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [74]),
        .Q(\data_buf_reg_n_0_[74] ),
        .R(SR));
  FDRE \data_buf_reg[75] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [75]),
        .Q(\data_buf_reg_n_0_[75] ),
        .R(SR));
  FDRE \data_buf_reg[76] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [76]),
        .Q(\data_buf_reg_n_0_[76] ),
        .R(SR));
  FDRE \data_buf_reg[77] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [77]),
        .Q(\data_buf_reg_n_0_[77] ),
        .R(SR));
  FDRE \data_buf_reg[78] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [78]),
        .Q(\data_buf_reg_n_0_[78] ),
        .R(SR));
  FDRE \data_buf_reg[79] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [79]),
        .Q(\data_buf_reg_n_0_[79] ),
        .R(SR));
  FDRE \data_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [7]),
        .Q(\data_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \data_buf_reg[80] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [80]),
        .Q(\data_buf_reg_n_0_[80] ),
        .R(SR));
  FDRE \data_buf_reg[81] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [81]),
        .Q(\data_buf_reg_n_0_[81] ),
        .R(SR));
  FDRE \data_buf_reg[82] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [82]),
        .Q(\data_buf_reg_n_0_[82] ),
        .R(SR));
  FDRE \data_buf_reg[83] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [83]),
        .Q(\data_buf_reg_n_0_[83] ),
        .R(SR));
  FDRE \data_buf_reg[84] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [84]),
        .Q(\data_buf_reg_n_0_[84] ),
        .R(SR));
  FDRE \data_buf_reg[85] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [85]),
        .Q(\data_buf_reg_n_0_[85] ),
        .R(SR));
  FDRE \data_buf_reg[86] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [86]),
        .Q(\data_buf_reg_n_0_[86] ),
        .R(SR));
  FDRE \data_buf_reg[87] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [87]),
        .Q(\data_buf_reg_n_0_[87] ),
        .R(SR));
  FDRE \data_buf_reg[88] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [88]),
        .Q(\data_buf_reg_n_0_[88] ),
        .R(SR));
  FDRE \data_buf_reg[89] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [89]),
        .Q(\data_buf_reg_n_0_[89] ),
        .R(SR));
  FDRE \data_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [8]),
        .Q(\data_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \data_buf_reg[90] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [90]),
        .Q(\data_buf_reg_n_0_[90] ),
        .R(SR));
  FDRE \data_buf_reg[91] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [91]),
        .Q(\data_buf_reg_n_0_[91] ),
        .R(SR));
  FDRE \data_buf_reg[92] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [92]),
        .Q(\data_buf_reg_n_0_[92] ),
        .R(SR));
  FDRE \data_buf_reg[93] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [93]),
        .Q(\data_buf_reg_n_0_[93] ),
        .R(SR));
  FDRE \data_buf_reg[94] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [94]),
        .Q(\data_buf_reg_n_0_[94] ),
        .R(SR));
  FDRE \data_buf_reg[95] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [95]),
        .Q(\data_buf_reg_n_0_[95] ),
        .R(SR));
  FDRE \data_buf_reg[96] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [96]),
        .Q(\data_buf_reg_n_0_[96] ),
        .R(SR));
  FDRE \data_buf_reg[97] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [97]),
        .Q(\data_buf_reg_n_0_[97] ),
        .R(SR));
  FDRE \data_buf_reg[98] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [98]),
        .Q(\data_buf_reg_n_0_[98] ),
        .R(SR));
  FDRE \data_buf_reg[99] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [99]),
        .Q(\data_buf_reg_n_0_[99] ),
        .R(SR));
  FDRE \data_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\data_buf_reg[127]_0 [9]),
        .Q(\data_buf_reg_n_0_[9] ),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized16 fifo_burst
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D(D),
        .E(E),
        .Q(len_cnt_reg),
        .SR(SR),
        .WLAST_Dummy_reg(WVALID_Dummy_reg_0),
        .WLAST_Dummy_reg_0(out_TOP_WREADY),
        .WLAST_Dummy_reg_1(WLAST_Dummy_reg_n_0),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(fifo_burst_n_12),
        .WVALID_Dummy_reg_0(fifo_burst_n_13),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_burst_n_9),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.data_valid_reg ),
        .\bus_wide_gen.data_valid_reg_0 (\bus_wide_gen.data_valid_reg_0 ),
        .\bus_wide_gen.data_valid_reg_1 (\bus_wide_gen.data_valid_reg_1 ),
        .\bus_wide_gen.data_valid_reg_2 (\bus_wide_gen.data_valid_reg_2 ),
        .\bus_wide_gen.data_valid_reg_3 (\bus_wide_gen.data_valid_reg_3 ),
        .\bus_wide_gen.data_valid_reg_4 (\bus_wide_gen.data_valid_reg_4 ),
        .\bus_wide_gen.data_valid_reg_5 (p_5_in),
        .dout_vld_reg_0(if_empty_n),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 (wreq_burst_conv_n_68),
        .if_full_n_0(if_full_n_0),
        .in(ost_ctrl_len),
        .ost_ctrl_valid(ost_ctrl_valid),
        .ost_resp_ready(ost_resp_ready),
        .p_0_in__0(p_0_in__0),
        .pop__1(pop__1),
        .re(re),
        .sel(we));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized10_5 fifo_resp
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .dout_vld_reg_0(need_wrsp),
        .last_resp(last_resp),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_valid(ost_ctrl_valid),
        .ost_resp_ready(ost_resp_ready),
        .p_2_in(p_2_in),
        .sel(we),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  LUT1 #(
    .INIT(2'h1)) 
    \len_cnt[0]_i_1 
       (.I0(len_cnt_reg[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[1]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[2]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \len_cnt[3]_i_1 
       (.I0(len_cnt_reg[1]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[2]),
        .I3(len_cnt_reg[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \len_cnt[4]_i_1 
       (.I0(len_cnt_reg[2]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[3]),
        .I4(len_cnt_reg[4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \len_cnt[5]_i_1 
       (.I0(len_cnt_reg[3]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[0]),
        .I3(len_cnt_reg[2]),
        .I4(len_cnt_reg[4]),
        .I5(len_cnt_reg[5]),
        .O(plusOp[5]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[6]_i_1 
       (.I0(\len_cnt[7]_i_3_n_0 ),
        .I1(len_cnt_reg[6]),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[7]_i_2 
       (.I0(\len_cnt[7]_i_3_n_0 ),
        .I1(len_cnt_reg[6]),
        .I2(len_cnt_reg[7]),
        .O(plusOp[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \len_cnt[7]_i_3 
       (.I0(len_cnt_reg[5]),
        .I1(len_cnt_reg[3]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[0]),
        .I4(len_cnt_reg[2]),
        .I5(len_cnt_reg[4]),
        .O(\len_cnt[7]_i_3_n_0 ));
  FDRE \len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(plusOp[0]),
        .Q(len_cnt_reg[0]),
        .R(fifo_burst_n_9));
  FDRE \len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(plusOp[1]),
        .Q(len_cnt_reg[1]),
        .R(fifo_burst_n_9));
  FDRE \len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(plusOp[2]),
        .Q(len_cnt_reg[2]),
        .R(fifo_burst_n_9));
  FDRE \len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(plusOp[3]),
        .Q(len_cnt_reg[3]),
        .R(fifo_burst_n_9));
  FDRE \len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(plusOp[4]),
        .Q(len_cnt_reg[4]),
        .R(fifo_burst_n_9));
  FDRE \len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(plusOp[5]),
        .Q(len_cnt_reg[5]),
        .R(fifo_burst_n_9));
  FDRE \len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(plusOp[6]),
        .Q(len_cnt_reg[6]),
        .R(fifo_burst_n_9));
  FDRE \len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(plusOp[7]),
        .Q(len_cnt_reg[7]),
        .R(fifo_burst_n_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_reg_slice__parameterized6 rs_resp
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID),
        .p_2_in(p_2_in),
        .s_ready_t_reg_0(s_ready_t_reg));
  FDRE \strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\strb_buf_reg[15]_0 [0]),
        .Q(strb_buf[0]),
        .R(SR));
  FDRE \strb_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\strb_buf_reg[15]_0 [10]),
        .Q(strb_buf[10]),
        .R(SR));
  FDRE \strb_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\strb_buf_reg[15]_0 [11]),
        .Q(strb_buf[11]),
        .R(SR));
  FDRE \strb_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\strb_buf_reg[15]_0 [12]),
        .Q(strb_buf[12]),
        .R(SR));
  FDRE \strb_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\strb_buf_reg[15]_0 [13]),
        .Q(strb_buf[13]),
        .R(SR));
  FDRE \strb_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\strb_buf_reg[15]_0 [14]),
        .Q(strb_buf[14]),
        .R(SR));
  FDRE \strb_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\strb_buf_reg[15]_0 [15]),
        .Q(strb_buf[15]),
        .R(SR));
  FDRE \strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\strb_buf_reg[15]_0 [1]),
        .Q(strb_buf[1]),
        .R(SR));
  FDRE \strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\strb_buf_reg[15]_0 [2]),
        .Q(strb_buf[2]),
        .R(SR));
  FDRE \strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\strb_buf_reg[15]_0 [3]),
        .Q(strb_buf[3]),
        .R(SR));
  FDRE \strb_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\strb_buf_reg[15]_0 [4]),
        .Q(strb_buf[4]),
        .R(SR));
  FDRE \strb_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\strb_buf_reg[15]_0 [5]),
        .Q(strb_buf[5]),
        .R(SR));
  FDRE \strb_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\strb_buf_reg[15]_0 [6]),
        .Q(strb_buf[6]),
        .R(SR));
  FDRE \strb_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\strb_buf_reg[15]_0 [7]),
        .Q(strb_buf[7]),
        .R(SR));
  FDRE \strb_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\strb_buf_reg[15]_0 [8]),
        .Q(strb_buf[8]),
        .R(SR));
  FDRE \strb_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\strb_buf_reg[15]_0 [9]),
        .Q(strb_buf[9]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_burst_converter wreq_burst_conv
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D({\data_p2_reg[81] ,\data_p2_reg[63] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.sect_handling_reg_0 (wreq_burst_conv_n_68),
        .\data_p2_reg[81] (\data_p2_reg[81]_0 ),
        .if_full_n(if_full_n),
        .if_full_n_0(if_full_n_0),
        .in({AWLEN_Dummy,AWADDR_Dummy}),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_valid(ost_ctrl_valid),
        .ost_resp_ready(ost_resp_ready),
        .pop__1(pop__1),
        .re(re),
        .s_ready_t_reg(AWREADY_Dummy),
        .s_ready_t_reg_0(s_ready_t_reg_0),
        .\sect_len_buf_reg[3]_0 (ost_ctrl_len),
        .sel(we));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_throttle wreq_throttl
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy(AWVALID_Dummy),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .\bus_wide_gen.data_valid_reg (WVALID_Dummy_reg_0),
        .\bus_wide_gen.first_pad (\bus_wide_gen.first_pad ),
        .\bus_wide_gen.last_pad (\bus_wide_gen.last_pad ),
        .\bus_wide_gen.ready_for_data (\bus_wide_gen.ready_for_data ),
        .\data_p1_reg[67] (\data_p1_reg[67] ),
        .\fifo_depth_gt1_gen.dout_reg[143] ({strb_buf,\data_buf_reg_n_0_[127] ,\data_buf_reg_n_0_[126] ,\data_buf_reg_n_0_[125] ,\data_buf_reg_n_0_[124] ,\data_buf_reg_n_0_[123] ,\data_buf_reg_n_0_[122] ,\data_buf_reg_n_0_[121] ,\data_buf_reg_n_0_[120] ,\data_buf_reg_n_0_[119] ,\data_buf_reg_n_0_[118] ,\data_buf_reg_n_0_[117] ,\data_buf_reg_n_0_[116] ,\data_buf_reg_n_0_[115] ,\data_buf_reg_n_0_[114] ,\data_buf_reg_n_0_[113] ,\data_buf_reg_n_0_[112] ,\data_buf_reg_n_0_[111] ,\data_buf_reg_n_0_[110] ,\data_buf_reg_n_0_[109] ,\data_buf_reg_n_0_[108] ,\data_buf_reg_n_0_[107] ,\data_buf_reg_n_0_[106] ,\data_buf_reg_n_0_[105] ,\data_buf_reg_n_0_[104] ,\data_buf_reg_n_0_[103] ,\data_buf_reg_n_0_[102] ,\data_buf_reg_n_0_[101] ,\data_buf_reg_n_0_[100] ,\data_buf_reg_n_0_[99] ,\data_buf_reg_n_0_[98] ,\data_buf_reg_n_0_[97] ,\data_buf_reg_n_0_[96] ,\data_buf_reg_n_0_[95] ,\data_buf_reg_n_0_[94] ,\data_buf_reg_n_0_[93] ,\data_buf_reg_n_0_[92] ,\data_buf_reg_n_0_[91] ,\data_buf_reg_n_0_[90] ,\data_buf_reg_n_0_[89] ,\data_buf_reg_n_0_[88] ,\data_buf_reg_n_0_[87] ,\data_buf_reg_n_0_[86] ,\data_buf_reg_n_0_[85] ,\data_buf_reg_n_0_[84] ,\data_buf_reg_n_0_[83] ,\data_buf_reg_n_0_[82] ,\data_buf_reg_n_0_[81] ,\data_buf_reg_n_0_[80] ,\data_buf_reg_n_0_[79] ,\data_buf_reg_n_0_[78] ,\data_buf_reg_n_0_[77] ,\data_buf_reg_n_0_[76] ,\data_buf_reg_n_0_[75] ,\data_buf_reg_n_0_[74] ,\data_buf_reg_n_0_[73] ,\data_buf_reg_n_0_[72] ,\data_buf_reg_n_0_[71] ,\data_buf_reg_n_0_[70] ,\data_buf_reg_n_0_[69] ,\data_buf_reg_n_0_[68] ,\data_buf_reg_n_0_[67] ,\data_buf_reg_n_0_[66] ,\data_buf_reg_n_0_[65] ,\data_buf_reg_n_0_[64] ,\data_buf_reg_n_0_[63] ,\data_buf_reg_n_0_[62] ,\data_buf_reg_n_0_[61] ,\data_buf_reg_n_0_[60] ,\data_buf_reg_n_0_[59] ,\data_buf_reg_n_0_[58] ,\data_buf_reg_n_0_[57] ,\data_buf_reg_n_0_[56] ,\data_buf_reg_n_0_[55] ,\data_buf_reg_n_0_[54] ,\data_buf_reg_n_0_[53] ,\data_buf_reg_n_0_[52] ,\data_buf_reg_n_0_[51] ,\data_buf_reg_n_0_[50] ,\data_buf_reg_n_0_[49] ,\data_buf_reg_n_0_[48] ,\data_buf_reg_n_0_[47] ,\data_buf_reg_n_0_[46] ,\data_buf_reg_n_0_[45] ,\data_buf_reg_n_0_[44] ,\data_buf_reg_n_0_[43] ,\data_buf_reg_n_0_[42] ,\data_buf_reg_n_0_[41] ,\data_buf_reg_n_0_[40] ,\data_buf_reg_n_0_[39] ,\data_buf_reg_n_0_[38] ,\data_buf_reg_n_0_[37] ,\data_buf_reg_n_0_[36] ,\data_buf_reg_n_0_[35] ,\data_buf_reg_n_0_[34] ,\data_buf_reg_n_0_[33] ,\data_buf_reg_n_0_[32] ,\data_buf_reg_n_0_[31] ,\data_buf_reg_n_0_[30] ,\data_buf_reg_n_0_[29] ,\data_buf_reg_n_0_[28] ,\data_buf_reg_n_0_[27] ,\data_buf_reg_n_0_[26] ,\data_buf_reg_n_0_[25] ,\data_buf_reg_n_0_[24] ,\data_buf_reg_n_0_[23] ,\data_buf_reg_n_0_[22] ,\data_buf_reg_n_0_[21] ,\data_buf_reg_n_0_[20] ,\data_buf_reg_n_0_[19] ,\data_buf_reg_n_0_[18] ,\data_buf_reg_n_0_[17] ,\data_buf_reg_n_0_[16] ,\data_buf_reg_n_0_[15] ,\data_buf_reg_n_0_[14] ,\data_buf_reg_n_0_[13] ,\data_buf_reg_n_0_[12] ,\data_buf_reg_n_0_[11] ,\data_buf_reg_n_0_[10] ,\data_buf_reg_n_0_[9] ,\data_buf_reg_n_0_[8] ,\data_buf_reg_n_0_[7] ,\data_buf_reg_n_0_[6] ,\data_buf_reg_n_0_[5] ,\data_buf_reg_n_0_[4] ,\data_buf_reg_n_0_[3] ,\data_buf_reg_n_0_[2] ,\data_buf_reg_n_0_[1] ,\data_buf_reg_n_0_[0] }),
        .\fifo_depth_gt1_gen.dout_reg[144] (\fifo_depth_gt1_gen.dout_reg[144] ),
        .\fifo_depth_gt1_gen.dout_reg[144]_0 (WLAST_Dummy_reg_n_0),
        .\fifo_depth_gt1_gen.full_n_reg (out_TOP_WREADY),
        .\fifo_depth_gt1_gen.full_n_reg_0 (\fifo_depth_gt1_gen.full_n_reg ),
        .if_empty_n(if_empty_n),
        .in({AWLEN_Dummy,AWADDR_Dummy}),
        .m_axi_gmem1_AWREADY(m_axi_gmem1_AWREADY),
        .m_axi_gmem1_AWVALID(m_axi_gmem1_AWVALID),
        .m_axi_gmem1_WREADY(m_axi_gmem1_WREADY),
        .m_axi_gmem1_WVALID(m_axi_gmem1_WVALID),
        .p_80_in(p_80_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi
   (I_CH0_AWREADY,
    gmem2_WREADY,
    gmem2_BVALID,
    s_ready_t_reg,
    \fifo_depth_gt1_gen.full_n_reg ,
    re,
    gmem_ARADDR1,
    m_axi_gmem2_WVALID,
    \fifo_depth_gt1_gen.dout_reg[36] ,
    m_axi_gmem2_RREADY,
    m_axi_gmem2_AWVALID,
    \data_p1_reg[67] ,
    ap_clk,
    ap_rst,
    ap_enable_reg_pp0_iter4,
    we,
    mOutPtr13_out,
    Q,
    \fifo_depth_gt1_gen.mOutPtr_reg[0] ,
    \fifo_depth_gt1_gen.dout_reg[76] ,
    dout_vld_reg,
    gmem1_BVALID,
    m_axi_gmem2_WREADY,
    m_axi_gmem2_BVALID,
    ap_rst_n,
    m_axi_gmem2_RVALID,
    m_axi_gmem2_AWREADY,
    in,
    mem_reg);
  output I_CH0_AWREADY;
  output gmem2_WREADY;
  output gmem2_BVALID;
  output s_ready_t_reg;
  output \fifo_depth_gt1_gen.full_n_reg ;
  output re;
  output gmem_ARADDR1;
  output m_axi_gmem2_WVALID;
  output [36:0]\fifo_depth_gt1_gen.dout_reg[36] ;
  output m_axi_gmem2_RREADY;
  output m_axi_gmem2_AWVALID;
  output [65:0]\data_p1_reg[67] ;
  input ap_clk;
  input ap_rst;
  input ap_enable_reg_pp0_iter4;
  input we;
  input mOutPtr13_out;
  input [0:0]Q;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0] ;
  input \fifo_depth_gt1_gen.dout_reg[76] ;
  input [2:0]dout_vld_reg;
  input gmem1_BVALID;
  input m_axi_gmem2_WREADY;
  input m_axi_gmem2_BVALID;
  input ap_rst_n;
  input m_axi_gmem2_RVALID;
  input m_axi_gmem2_AWREADY;
  input [62:0]in;
  input [7:0]mem_reg;

  wire [63:1]AWADDR_Dummy;
  wire [17:12]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire I_CH0_AWREADY;
  wire [0:0]Q;
  wire [31:0]WDATA_Dummy;
  wire [3:0]WSTRB_Dummy;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter4;
  wire ap_rst;
  wire ap_rst_n;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire bus_write_n_47;
  wire bus_write_n_6;
  wire [65:0]\data_p1_reg[67] ;
  wire [2:0]dout_vld_reg;
  wire [36:0]\fifo_depth_gt1_gen.dout_reg[36] ;
  wire \fifo_depth_gt1_gen.dout_reg[76] ;
  wire \fifo_depth_gt1_gen.full_n_reg ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0] ;
  wire gmem1_BVALID;
  wire gmem2_BVALID;
  wire gmem2_WREADY;
  wire gmem_ARADDR1;
  wire if_empty_n;
  wire if_full_n;
  wire [62:0]in;
  wire last_resp;
  wire mOutPtr13_out;
  wire m_axi_gmem2_AWREADY;
  wire m_axi_gmem2_AWVALID;
  wire m_axi_gmem2_BVALID;
  wire m_axi_gmem2_RREADY;
  wire m_axi_gmem2_RVALID;
  wire m_axi_gmem2_WREADY;
  wire m_axi_gmem2_WVALID;
  wire [7:0]mem_reg;
  wire need_wrsp;
  wire out_TOP_WREADY;
  wire p_2_in;
  wire p_32_in;
  wire re;
  wire resp_valid;
  wire s_ready_t_reg;
  wire store_unit_n_7;
  wire ursp_ready;
  wire we;
  wire \wreq_burst_conv/rs_req/load_p2 ;
  wire wrsp_type;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_read bus_read
       (.ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .m_axi_gmem2_RREADY(m_axi_gmem2_RREADY),
        .m_axi_gmem2_RVALID(m_axi_gmem2_RVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_write bus_write
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(WDATA_Dummy),
        .E(\wreq_burst_conv/rs_req/load_p2 ),
        .Q(resp_valid),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg_0(bus_write_n_6),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.data_valid_reg (bus_write_n_47),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\data_p1_reg[67] (\data_p1_reg[67] ),
        .\data_p2_reg[63] (AWADDR_Dummy),
        .\data_p2_reg[81] ({AWLEN_Dummy[17],AWLEN_Dummy[12]}),
        .\fifo_depth_gt1_gen.dout_reg[36] (\fifo_depth_gt1_gen.dout_reg[36] ),
        .if_empty_n(if_empty_n),
        .if_full_n(if_full_n),
        .last_resp(last_resp),
        .m_axi_gmem2_AWREADY(m_axi_gmem2_AWREADY),
        .m_axi_gmem2_AWVALID(m_axi_gmem2_AWVALID),
        .m_axi_gmem2_BVALID(m_axi_gmem2_BVALID),
        .m_axi_gmem2_WREADY(m_axi_gmem2_WREADY),
        .m_axi_gmem2_WVALID(m_axi_gmem2_WVALID),
        .need_wrsp(need_wrsp),
        .out_TOP_WREADY(out_TOP_WREADY),
        .p_2_in(p_2_in),
        .p_32_in(p_32_in),
        .s_ready_t_reg(s_ready_t_reg),
        .s_ready_t_reg_0(store_unit_n_7),
        .\strb_buf_reg[3]_0 (WSTRB_Dummy),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_store store_unit
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(WDATA_Dummy),
        .E(\wreq_burst_conv/rs_req/load_p2 ),
        .Q(Q),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.data_gen[1].strb_buf_reg[3]_0 (WSTRB_Dummy),
        .\bus_wide_gen.data_valid_reg_0 (bus_write_n_47),
        .\bus_wide_gen.len_cnt_buf_reg[0]_0 (bus_write_n_6),
        .\bus_wide_gen.offset_valid_reg_0 (re),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .dout_vld_reg(resp_valid),
        .dout_vld_reg_0(dout_vld_reg),
        .\fifo_depth_gt1_gen.full_n_reg (I_CH0_AWREADY),
        .\fifo_depth_gt1_gen.full_n_reg_0 (\fifo_depth_gt1_gen.full_n_reg ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0] (\fifo_depth_gt1_gen.mOutPtr_reg[0] ),
        .gmem1_BVALID(gmem1_BVALID),
        .gmem2_BVALID(gmem2_BVALID),
        .gmem2_WREADY(gmem2_WREADY),
        .gmem_ARADDR1(gmem_ARADDR1),
        .if_empty_n(if_empty_n),
        .if_full_n(if_full_n),
        .in({\fifo_depth_gt1_gen.dout_reg[76] ,in}),
        .last_resp(last_resp),
        .mOutPtr13_out(mOutPtr13_out),
        .mem_reg(mem_reg),
        .need_wrsp(need_wrsp),
        .out_TOP_WREADY(out_TOP_WREADY),
        .p_2_in(p_2_in),
        .p_32_in(p_32_in),
        .\tmp_addr_reg[63]_0 (AWADDR_Dummy),
        .\tmp_len_reg[17]_0 ({AWLEN_Dummy[17],AWLEN_Dummy[12]}),
        .tmp_valid_reg_0(store_unit_n_7),
        .ursp_ready(ursp_ready),
        .we(we),
        .wrsp_type(wrsp_type));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_burst_converter
   (in,
    ost_ctrl_valid,
    s_ready_t_reg,
    AWVALID_Dummy,
    \could_multi_bursts.sect_handling_reg_0 ,
    pop__1,
    sel,
    ost_ctrl_info,
    \sect_len_buf_reg[3]_0 ,
    ap_rst,
    ap_clk,
    s_ready_t_reg_0,
    if_full_n,
    ost_resp_ready,
    if_full_n_0,
    AWREADY_Dummy_1,
    re,
    D,
    ap_rst_n,
    E);
  output [65:0]in;
  output ost_ctrl_valid;
  output s_ready_t_reg;
  output AWVALID_Dummy;
  output \could_multi_bursts.sect_handling_reg_0 ;
  output pop__1;
  output sel;
  output ost_ctrl_info;
  output [3:0]\sect_len_buf_reg[3]_0 ;
  input ap_rst;
  input ap_clk;
  input s_ready_t_reg_0;
  input if_full_n;
  input ost_resp_ready;
  input if_full_n_0;
  input AWREADY_Dummy_1;
  input re;
  input [64:0]D;
  input ap_rst_n;
  input [0:0]E;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy;
  wire [64:0]D;
  wire [0:0]E;
  wire [19:0]SHIFT_RIGHT;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire [9:0]beat_len;
  wire \could_multi_bursts.addr_buf[10]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[10]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[10]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[10]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[14]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[14]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[14]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[14]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[18]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[18]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[18]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[18]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[22]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[22]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[22]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[22]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[26]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[26]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[26]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[26]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_6_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_7_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_8_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_9_n_0 ;
  wire \could_multi_bursts.addr_buf[30]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[30]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[30]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[30]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[34]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[34]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[34]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[34]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[38]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[38]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[38]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[38]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[42]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[42]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[42]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[42]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[46]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[46]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[46]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[46]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[50]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[50]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[50]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[50]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[54]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[54]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[54]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[54]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[58]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[58]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[58]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[58]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[62]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[62]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[6]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[6]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[6]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[6]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[6]_i_6_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[34]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[34]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[34]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[34]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[34]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[34]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[34]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[34]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[38]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[38]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[38]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[38]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[38]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[38]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[38]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[38]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[42]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[42]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[42]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[42]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[42]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[42]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[42]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[42]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[46]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[46]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[46]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[46]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[46]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[46]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[46]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[46]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[50]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[50]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[50]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[50]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[50]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[50]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[50]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[50]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[54]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[54]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[54]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[54]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[54]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[54]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[54]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[54]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[58]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[58]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[58]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[58]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[58]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[58]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[58]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[58]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[62]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[62]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[62]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_7 ;
  wire [6:2]\could_multi_bursts.addr_step ;
  wire \could_multi_bursts.addr_step[2]_i_1_n_0 ;
  wire \could_multi_bursts.addr_step[3]_i_1_n_0 ;
  wire \could_multi_bursts.addr_step[4]_i_1__1_n_0 ;
  wire \could_multi_bursts.addr_step[5]_i_1__1_n_0 ;
  wire \could_multi_bursts.addr_step[6]_i_2_n_0 ;
  wire \could_multi_bursts.burst_valid_i_1__0_n_0 ;
  wire \could_multi_bursts.first_loop ;
  wire \could_multi_bursts.last_loop ;
  wire \could_multi_bursts.last_loop_i_1__1_n_0 ;
  wire \could_multi_bursts.last_loop_i_2__1_n_0 ;
  wire \could_multi_bursts.last_loop_i_3_n_0 ;
  wire \could_multi_bursts.last_loop_reg_n_0 ;
  wire \could_multi_bursts.loop_cnt[0]_i_1__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[1]_i_1__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[2]_i_1__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[3]_i_1__1_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_2_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_2_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_3_n_0 ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[0] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[1] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[2] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[3] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[4] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[5] ;
  wire \could_multi_bursts.sect_handling_i_1__1_n_0 ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire [9:0]end_from_4k;
  wire first_sect;
  wire first_sect_reg_n_0;
  wire if_full_n;
  wire if_full_n_0;
  wire [65:0]in;
  wire last_sect_buf;
  wire last_sect_i_10__1_n_0;
  wire last_sect_i_11__1_n_0;
  wire last_sect_i_12__1_n_0;
  wire last_sect_i_13__0_n_0;
  wire last_sect_i_2__1_n_0;
  wire last_sect_i_3__1_n_0;
  wire last_sect_i_4__1_n_0;
  wire last_sect_i_5__1_n_0;
  wire last_sect_i_6__1_n_0;
  wire last_sect_i_7__1_n_0;
  wire last_sect_i_8__1_n_0;
  wire last_sect_i_9__1_n_0;
  wire last_sect_reg_n_0;
  wire last_sect_tmp;
  wire next_req;
  wire ost_ctrl_info;
  wire ost_ctrl_valid;
  wire ost_resp_ready;
  wire [5:0]p_0_in;
  wire p_16_in;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__0_n_4;
  wire plusOp_carry__0_n_5;
  wire plusOp_carry__0_n_6;
  wire plusOp_carry__0_n_7;
  wire plusOp_carry__10_n_0;
  wire plusOp_carry__10_n_1;
  wire plusOp_carry__10_n_2;
  wire plusOp_carry__10_n_3;
  wire plusOp_carry__10_n_4;
  wire plusOp_carry__10_n_5;
  wire plusOp_carry__10_n_6;
  wire plusOp_carry__10_n_7;
  wire plusOp_carry__11_n_2;
  wire plusOp_carry__11_n_3;
  wire plusOp_carry__11_n_5;
  wire plusOp_carry__11_n_6;
  wire plusOp_carry__11_n_7;
  wire plusOp_carry__1_n_0;
  wire plusOp_carry__1_n_1;
  wire plusOp_carry__1_n_2;
  wire plusOp_carry__1_n_3;
  wire plusOp_carry__1_n_4;
  wire plusOp_carry__1_n_5;
  wire plusOp_carry__1_n_6;
  wire plusOp_carry__1_n_7;
  wire plusOp_carry__2_n_0;
  wire plusOp_carry__2_n_1;
  wire plusOp_carry__2_n_2;
  wire plusOp_carry__2_n_3;
  wire plusOp_carry__2_n_4;
  wire plusOp_carry__2_n_5;
  wire plusOp_carry__2_n_6;
  wire plusOp_carry__2_n_7;
  wire plusOp_carry__3_n_0;
  wire plusOp_carry__3_n_1;
  wire plusOp_carry__3_n_2;
  wire plusOp_carry__3_n_3;
  wire plusOp_carry__3_n_4;
  wire plusOp_carry__3_n_5;
  wire plusOp_carry__3_n_6;
  wire plusOp_carry__3_n_7;
  wire plusOp_carry__4_n_0;
  wire plusOp_carry__4_n_1;
  wire plusOp_carry__4_n_2;
  wire plusOp_carry__4_n_3;
  wire plusOp_carry__4_n_4;
  wire plusOp_carry__4_n_5;
  wire plusOp_carry__4_n_6;
  wire plusOp_carry__4_n_7;
  wire plusOp_carry__5_n_0;
  wire plusOp_carry__5_n_1;
  wire plusOp_carry__5_n_2;
  wire plusOp_carry__5_n_3;
  wire plusOp_carry__5_n_4;
  wire plusOp_carry__5_n_5;
  wire plusOp_carry__5_n_6;
  wire plusOp_carry__5_n_7;
  wire plusOp_carry__6_n_0;
  wire plusOp_carry__6_n_1;
  wire plusOp_carry__6_n_2;
  wire plusOp_carry__6_n_3;
  wire plusOp_carry__6_n_4;
  wire plusOp_carry__6_n_5;
  wire plusOp_carry__6_n_6;
  wire plusOp_carry__6_n_7;
  wire plusOp_carry__7_n_0;
  wire plusOp_carry__7_n_1;
  wire plusOp_carry__7_n_2;
  wire plusOp_carry__7_n_3;
  wire plusOp_carry__7_n_4;
  wire plusOp_carry__7_n_5;
  wire plusOp_carry__7_n_6;
  wire plusOp_carry__7_n_7;
  wire plusOp_carry__8_n_0;
  wire plusOp_carry__8_n_1;
  wire plusOp_carry__8_n_2;
  wire plusOp_carry__8_n_3;
  wire plusOp_carry__8_n_4;
  wire plusOp_carry__8_n_5;
  wire plusOp_carry__8_n_6;
  wire plusOp_carry__8_n_7;
  wire plusOp_carry__9_n_0;
  wire plusOp_carry__9_n_1;
  wire plusOp_carry__9_n_2;
  wire plusOp_carry__9_n_3;
  wire plusOp_carry__9_n_4;
  wire plusOp_carry__9_n_5;
  wire plusOp_carry__9_n_6;
  wire plusOp_carry__9_n_7;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire plusOp_carry_n_4;
  wire plusOp_carry_n_5;
  wire plusOp_carry_n_6;
  wire plusOp_carry_n_7;
  wire pop__1;
  wire re;
  wire req_handling_reg_n_0;
  wire rs_req_n_10;
  wire rs_req_n_100;
  wire rs_req_n_101;
  wire rs_req_n_102;
  wire rs_req_n_103;
  wire rs_req_n_104;
  wire rs_req_n_105;
  wire rs_req_n_106;
  wire rs_req_n_107;
  wire rs_req_n_108;
  wire rs_req_n_109;
  wire rs_req_n_11;
  wire rs_req_n_110;
  wire rs_req_n_111;
  wire rs_req_n_112;
  wire rs_req_n_113;
  wire rs_req_n_114;
  wire rs_req_n_115;
  wire rs_req_n_116;
  wire rs_req_n_117;
  wire rs_req_n_118;
  wire rs_req_n_12;
  wire rs_req_n_120;
  wire rs_req_n_121;
  wire rs_req_n_13;
  wire rs_req_n_14;
  wire rs_req_n_142;
  wire rs_req_n_143;
  wire rs_req_n_144;
  wire rs_req_n_145;
  wire rs_req_n_146;
  wire rs_req_n_147;
  wire rs_req_n_148;
  wire rs_req_n_149;
  wire rs_req_n_15;
  wire rs_req_n_150;
  wire rs_req_n_151;
  wire rs_req_n_152;
  wire rs_req_n_153;
  wire rs_req_n_154;
  wire rs_req_n_155;
  wire rs_req_n_156;
  wire rs_req_n_157;
  wire rs_req_n_158;
  wire rs_req_n_159;
  wire rs_req_n_16;
  wire rs_req_n_160;
  wire rs_req_n_161;
  wire rs_req_n_17;
  wire rs_req_n_18;
  wire rs_req_n_19;
  wire rs_req_n_20;
  wire rs_req_n_21;
  wire rs_req_n_22;
  wire rs_req_n_23;
  wire rs_req_n_24;
  wire rs_req_n_25;
  wire rs_req_n_26;
  wire rs_req_n_27;
  wire rs_req_n_28;
  wire rs_req_n_29;
  wire rs_req_n_30;
  wire rs_req_n_31;
  wire rs_req_n_32;
  wire rs_req_n_33;
  wire rs_req_n_34;
  wire rs_req_n_35;
  wire rs_req_n_36;
  wire rs_req_n_37;
  wire rs_req_n_38;
  wire rs_req_n_39;
  wire rs_req_n_40;
  wire rs_req_n_41;
  wire rs_req_n_42;
  wire rs_req_n_43;
  wire rs_req_n_44;
  wire rs_req_n_45;
  wire rs_req_n_46;
  wire rs_req_n_47;
  wire rs_req_n_48;
  wire rs_req_n_49;
  wire rs_req_n_5;
  wire rs_req_n_50;
  wire rs_req_n_51;
  wire rs_req_n_52;
  wire rs_req_n_53;
  wire rs_req_n_54;
  wire rs_req_n_55;
  wire rs_req_n_56;
  wire rs_req_n_57;
  wire rs_req_n_58;
  wire rs_req_n_59;
  wire rs_req_n_6;
  wire rs_req_n_60;
  wire rs_req_n_61;
  wire rs_req_n_62;
  wire rs_req_n_63;
  wire rs_req_n_64;
  wire rs_req_n_65;
  wire rs_req_n_66;
  wire rs_req_n_67;
  wire rs_req_n_68;
  wire rs_req_n_69;
  wire rs_req_n_7;
  wire rs_req_n_70;
  wire rs_req_n_71;
  wire rs_req_n_72;
  wire rs_req_n_73;
  wire rs_req_n_74;
  wire rs_req_n_75;
  wire rs_req_n_76;
  wire rs_req_n_77;
  wire rs_req_n_78;
  wire rs_req_n_79;
  wire rs_req_n_8;
  wire rs_req_n_80;
  wire rs_req_n_81;
  wire rs_req_n_82;
  wire rs_req_n_83;
  wire rs_req_n_84;
  wire rs_req_n_85;
  wire rs_req_n_86;
  wire rs_req_n_87;
  wire rs_req_n_88;
  wire rs_req_n_89;
  wire rs_req_n_9;
  wire rs_req_n_90;
  wire rs_req_n_91;
  wire rs_req_n_92;
  wire rs_req_n_93;
  wire rs_req_n_94;
  wire rs_req_n_95;
  wire rs_req_n_96;
  wire rs_req_n_97;
  wire rs_req_n_98;
  wire rs_req_n_99;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire [63:2]sect_addr;
  wire [63:2]sect_addr_buf;
  wire \sect_addr_buf[11]_i_1__1_n_0 ;
  wire [51:0]sect_cnt;
  wire \sect_len_buf[0]_i_1__1_n_0 ;
  wire \sect_len_buf[1]_i_1__1_n_0 ;
  wire \sect_len_buf[2]_i_1__1_n_0 ;
  wire \sect_len_buf[3]_i_2__1_n_0 ;
  wire [3:0]\sect_len_buf_reg[3]_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire [19:0]sect_total;
  wire \sect_total_buf[0]_i_2__1_n_0 ;
  wire \sect_total_buf[0]_i_3__1_n_0 ;
  wire \sect_total_buf[0]_i_4__1_n_0 ;
  wire \sect_total_buf[0]_i_5__1_n_0 ;
  wire \sect_total_buf[12]_i_2__1_n_0 ;
  wire \sect_total_buf[12]_i_3__1_n_0 ;
  wire \sect_total_buf[12]_i_4__1_n_0 ;
  wire \sect_total_buf[12]_i_5__1_n_0 ;
  wire \sect_total_buf[16]_i_2__1_n_0 ;
  wire \sect_total_buf[16]_i_3__1_n_0 ;
  wire \sect_total_buf[16]_i_4__1_n_0 ;
  wire \sect_total_buf[16]_i_5__1_n_0 ;
  wire \sect_total_buf[4]_i_2__1_n_0 ;
  wire \sect_total_buf[4]_i_3__1_n_0 ;
  wire \sect_total_buf[4]_i_4__1_n_0 ;
  wire \sect_total_buf[4]_i_5__1_n_0 ;
  wire \sect_total_buf[8]_i_2__1_n_0 ;
  wire \sect_total_buf[8]_i_3__1_n_0 ;
  wire \sect_total_buf[8]_i_4__1_n_0 ;
  wire \sect_total_buf[8]_i_5__1_n_0 ;
  wire [19:0]sect_total_buf_reg;
  wire \sect_total_buf_reg[0]_i_1__1_n_0 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_1 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_2 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_3 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_4 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_5 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_6 ;
  wire \sect_total_buf_reg[0]_i_1__1_n_7 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_0 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_1 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_2 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_3 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_4 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_5 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_6 ;
  wire \sect_total_buf_reg[12]_i_1__1_n_7 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_1 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_2 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_3 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_4 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_5 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_6 ;
  wire \sect_total_buf_reg[16]_i_1__1_n_7 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_0 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_1 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_2 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_3 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_4 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_5 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_6 ;
  wire \sect_total_buf_reg[4]_i_1__1_n_7 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_0 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_1 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_2 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_3 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_4 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_5 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_6 ;
  wire \sect_total_buf_reg[8]_i_1__1_n_7 ;
  wire sel;
  wire single_sect__18;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[32] ;
  wire \start_addr_reg_n_0_[33] ;
  wire \start_addr_reg_n_0_[34] ;
  wire \start_addr_reg_n_0_[35] ;
  wire \start_addr_reg_n_0_[36] ;
  wire \start_addr_reg_n_0_[37] ;
  wire \start_addr_reg_n_0_[38] ;
  wire \start_addr_reg_n_0_[39] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[40] ;
  wire \start_addr_reg_n_0_[41] ;
  wire \start_addr_reg_n_0_[42] ;
  wire \start_addr_reg_n_0_[43] ;
  wire \start_addr_reg_n_0_[44] ;
  wire \start_addr_reg_n_0_[45] ;
  wire \start_addr_reg_n_0_[46] ;
  wire \start_addr_reg_n_0_[47] ;
  wire \start_addr_reg_n_0_[48] ;
  wire \start_addr_reg_n_0_[49] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[50] ;
  wire \start_addr_reg_n_0_[51] ;
  wire \start_addr_reg_n_0_[52] ;
  wire \start_addr_reg_n_0_[53] ;
  wire \start_addr_reg_n_0_[54] ;
  wire \start_addr_reg_n_0_[55] ;
  wire \start_addr_reg_n_0_[56] ;
  wire \start_addr_reg_n_0_[57] ;
  wire \start_addr_reg_n_0_[58] ;
  wire \start_addr_reg_n_0_[59] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[60] ;
  wire \start_addr_reg_n_0_[61] ;
  wire \start_addr_reg_n_0_[62] ;
  wire \start_addr_reg_n_0_[63] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [9:0]start_to_4k;
  wire [9:0]start_to_4k0;
  wire [3:1]\NLW_could_multi_bursts.addr_buf_reg[62]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.addr_buf_reg[62]_i_1_O_UNCONNECTED ;
  wire [3:2]NLW_plusOp_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_plusOp_carry__11_O_UNCONNECTED;
  wire [3:3]\NLW_sect_total_buf_reg[16]_i_1__1_CO_UNCONNECTED ;

  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_161),
        .Q(beat_len[0]),
        .R(ap_rst));
  FDRE \beat_len_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_160),
        .Q(beat_len[1]),
        .R(ap_rst));
  FDRE \beat_len_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_159),
        .Q(beat_len[2]),
        .R(ap_rst));
  FDRE \beat_len_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_158),
        .Q(beat_len[3]),
        .R(ap_rst));
  FDRE \beat_len_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_157),
        .Q(beat_len[4]),
        .R(ap_rst));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_156),
        .Q(beat_len[5]),
        .R(ap_rst));
  FDRE \beat_len_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_155),
        .Q(beat_len[6]),
        .R(ap_rst));
  FDRE \beat_len_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_154),
        .Q(beat_len[7]),
        .R(ap_rst));
  FDRE \beat_len_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_153),
        .Q(beat_len[8]),
        .R(ap_rst));
  FDRE \beat_len_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_152),
        .Q(beat_len[9]),
        .R(ap_rst));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[10]_i_2 
       (.I0(sect_addr_buf[13]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[11]),
        .O(\could_multi_bursts.addr_buf[10]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[10]_i_3 
       (.I0(sect_addr_buf[12]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[10]),
        .O(\could_multi_bursts.addr_buf[10]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[10]_i_4 
       (.I0(sect_addr_buf[11]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[9]),
        .O(\could_multi_bursts.addr_buf[10]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[10]_i_5 
       (.I0(sect_addr_buf[10]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[8]),
        .O(\could_multi_bursts.addr_buf[10]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[14]_i_2 
       (.I0(sect_addr_buf[17]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[15]),
        .O(\could_multi_bursts.addr_buf[14]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[14]_i_3 
       (.I0(sect_addr_buf[16]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[14]),
        .O(\could_multi_bursts.addr_buf[14]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[14]_i_4 
       (.I0(sect_addr_buf[15]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[13]),
        .O(\could_multi_bursts.addr_buf[14]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[14]_i_5 
       (.I0(sect_addr_buf[14]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[12]),
        .O(\could_multi_bursts.addr_buf[14]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[18]_i_2 
       (.I0(sect_addr_buf[21]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[19]),
        .O(\could_multi_bursts.addr_buf[18]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[18]_i_3 
       (.I0(sect_addr_buf[20]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[18]),
        .O(\could_multi_bursts.addr_buf[18]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[18]_i_4 
       (.I0(sect_addr_buf[19]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[17]),
        .O(\could_multi_bursts.addr_buf[18]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[18]_i_5 
       (.I0(sect_addr_buf[18]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[16]),
        .O(\could_multi_bursts.addr_buf[18]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[22]_i_2 
       (.I0(sect_addr_buf[25]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[23]),
        .O(\could_multi_bursts.addr_buf[22]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[22]_i_3 
       (.I0(sect_addr_buf[24]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[22]),
        .O(\could_multi_bursts.addr_buf[22]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[22]_i_4 
       (.I0(sect_addr_buf[23]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[21]),
        .O(\could_multi_bursts.addr_buf[22]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[22]_i_5 
       (.I0(sect_addr_buf[22]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[20]),
        .O(\could_multi_bursts.addr_buf[22]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[26]_i_2 
       (.I0(sect_addr_buf[29]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[27]),
        .O(\could_multi_bursts.addr_buf[26]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[26]_i_3 
       (.I0(sect_addr_buf[28]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[26]),
        .O(\could_multi_bursts.addr_buf[26]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[26]_i_4 
       (.I0(sect_addr_buf[27]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[25]),
        .O(\could_multi_bursts.addr_buf[26]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[26]_i_5 
       (.I0(sect_addr_buf[26]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[24]),
        .O(\could_multi_bursts.addr_buf[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[2]_i_2 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[2]_i_3 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[2]_i_4 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[2]_i_5 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[2]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[2]_i_6 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(in[3]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[5]),
        .O(\could_multi_bursts.addr_buf[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[2]_i_7 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(in[2]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[4]),
        .O(\could_multi_bursts.addr_buf[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[2]_i_8 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(in[1]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[3]),
        .O(\could_multi_bursts.addr_buf[2]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[2]_i_9 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(in[0]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[2]),
        .O(\could_multi_bursts.addr_buf[2]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[30]_i_2 
       (.I0(sect_addr_buf[33]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[31]),
        .O(\could_multi_bursts.addr_buf[30]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[30]_i_3 
       (.I0(sect_addr_buf[32]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[30]),
        .O(\could_multi_bursts.addr_buf[30]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[30]_i_4 
       (.I0(sect_addr_buf[31]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[29]),
        .O(\could_multi_bursts.addr_buf[30]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[30]_i_5 
       (.I0(sect_addr_buf[30]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[28]),
        .O(\could_multi_bursts.addr_buf[30]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[34]_i_2 
       (.I0(sect_addr_buf[37]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[35]),
        .O(\could_multi_bursts.addr_buf[34]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[34]_i_3 
       (.I0(sect_addr_buf[36]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[34]),
        .O(\could_multi_bursts.addr_buf[34]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[34]_i_4 
       (.I0(sect_addr_buf[35]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[33]),
        .O(\could_multi_bursts.addr_buf[34]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[34]_i_5 
       (.I0(sect_addr_buf[34]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[32]),
        .O(\could_multi_bursts.addr_buf[34]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[38]_i_2 
       (.I0(sect_addr_buf[41]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[39]),
        .O(\could_multi_bursts.addr_buf[38]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[38]_i_3 
       (.I0(sect_addr_buf[40]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[38]),
        .O(\could_multi_bursts.addr_buf[38]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[38]_i_4 
       (.I0(sect_addr_buf[39]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[37]),
        .O(\could_multi_bursts.addr_buf[38]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[38]_i_5 
       (.I0(sect_addr_buf[38]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[36]),
        .O(\could_multi_bursts.addr_buf[38]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[42]_i_2 
       (.I0(sect_addr_buf[45]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[43]),
        .O(\could_multi_bursts.addr_buf[42]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[42]_i_3 
       (.I0(sect_addr_buf[44]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[42]),
        .O(\could_multi_bursts.addr_buf[42]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[42]_i_4 
       (.I0(sect_addr_buf[43]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[41]),
        .O(\could_multi_bursts.addr_buf[42]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[42]_i_5 
       (.I0(sect_addr_buf[42]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[40]),
        .O(\could_multi_bursts.addr_buf[42]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[46]_i_2 
       (.I0(sect_addr_buf[49]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[47]),
        .O(\could_multi_bursts.addr_buf[46]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[46]_i_3 
       (.I0(sect_addr_buf[48]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[46]),
        .O(\could_multi_bursts.addr_buf[46]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[46]_i_4 
       (.I0(sect_addr_buf[47]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[45]),
        .O(\could_multi_bursts.addr_buf[46]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[46]_i_5 
       (.I0(sect_addr_buf[46]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[44]),
        .O(\could_multi_bursts.addr_buf[46]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[50]_i_2 
       (.I0(sect_addr_buf[53]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[51]),
        .O(\could_multi_bursts.addr_buf[50]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[50]_i_3 
       (.I0(sect_addr_buf[52]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[50]),
        .O(\could_multi_bursts.addr_buf[50]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[50]_i_4 
       (.I0(sect_addr_buf[51]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[49]),
        .O(\could_multi_bursts.addr_buf[50]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[50]_i_5 
       (.I0(sect_addr_buf[50]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[48]),
        .O(\could_multi_bursts.addr_buf[50]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[54]_i_2 
       (.I0(sect_addr_buf[57]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[55]),
        .O(\could_multi_bursts.addr_buf[54]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[54]_i_3 
       (.I0(sect_addr_buf[56]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[54]),
        .O(\could_multi_bursts.addr_buf[54]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[54]_i_4 
       (.I0(sect_addr_buf[55]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[53]),
        .O(\could_multi_bursts.addr_buf[54]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[54]_i_5 
       (.I0(sect_addr_buf[54]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[52]),
        .O(\could_multi_bursts.addr_buf[54]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[58]_i_2 
       (.I0(sect_addr_buf[61]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[59]),
        .O(\could_multi_bursts.addr_buf[58]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[58]_i_3 
       (.I0(sect_addr_buf[60]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[58]),
        .O(\could_multi_bursts.addr_buf[58]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[58]_i_4 
       (.I0(sect_addr_buf[59]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[57]),
        .O(\could_multi_bursts.addr_buf[58]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[58]_i_5 
       (.I0(sect_addr_buf[58]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[56]),
        .O(\could_multi_bursts.addr_buf[58]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[62]_i_2 
       (.I0(sect_addr_buf[63]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[61]),
        .O(\could_multi_bursts.addr_buf[62]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[62]_i_3 
       (.I0(sect_addr_buf[62]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[60]),
        .O(\could_multi_bursts.addr_buf[62]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[6]_i_2 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[6]_i_3 
       (.I0(sect_addr_buf[9]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[7]),
        .O(\could_multi_bursts.addr_buf[6]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[6]_i_4 
       (.I0(sect_addr_buf[8]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[6]),
        .O(\could_multi_bursts.addr_buf[6]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[6]_i_5 
       (.I0(sect_addr_buf[7]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[5]),
        .O(\could_multi_bursts.addr_buf[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[6]_i_6 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(in[4]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[6]),
        .O(\could_multi_bursts.addr_buf[6]_i_6_n_0 ));
  FDRE \could_multi_bursts.addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[10]_i_1_n_7 ),
        .Q(in[8]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[10]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[6]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[10]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[10]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[10]_i_2_n_0 ,\could_multi_bursts.addr_buf[10]_i_3_n_0 ,\could_multi_bursts.addr_buf[10]_i_4_n_0 ,\could_multi_bursts.addr_buf[10]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[10]_i_1_n_6 ),
        .Q(in[9]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[10]_i_1_n_5 ),
        .Q(in[10]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[10]_i_1_n_4 ),
        .Q(in[11]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[14]_i_1_n_7 ),
        .Q(in[12]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[14]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[10]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[14]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[14]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[14]_i_2_n_0 ,\could_multi_bursts.addr_buf[14]_i_3_n_0 ,\could_multi_bursts.addr_buf[14]_i_4_n_0 ,\could_multi_bursts.addr_buf[14]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[14]_i_1_n_6 ),
        .Q(in[13]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[14]_i_1_n_5 ),
        .Q(in[14]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[14]_i_1_n_4 ),
        .Q(in[15]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[18]_i_1_n_7 ),
        .Q(in[16]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[18]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[14]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[18]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[18]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[18]_i_2_n_0 ,\could_multi_bursts.addr_buf[18]_i_3_n_0 ,\could_multi_bursts.addr_buf[18]_i_4_n_0 ,\could_multi_bursts.addr_buf[18]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[18]_i_1_n_6 ),
        .Q(in[17]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[18]_i_1_n_5 ),
        .Q(in[18]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[18]_i_1_n_4 ),
        .Q(in[19]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[22]_i_1_n_7 ),
        .Q(in[20]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[22]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[18]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[22]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[22]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[22]_i_2_n_0 ,\could_multi_bursts.addr_buf[22]_i_3_n_0 ,\could_multi_bursts.addr_buf[22]_i_4_n_0 ,\could_multi_bursts.addr_buf[22]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[22]_i_1_n_6 ),
        .Q(in[21]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[22]_i_1_n_5 ),
        .Q(in[22]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[22]_i_1_n_4 ),
        .Q(in[23]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[26]_i_1_n_7 ),
        .Q(in[24]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[26]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[22]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[26]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[26]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[26]_i_2_n_0 ,\could_multi_bursts.addr_buf[26]_i_3_n_0 ,\could_multi_bursts.addr_buf[26]_i_4_n_0 ,\could_multi_bursts.addr_buf[26]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[26]_i_1_n_6 ),
        .Q(in[25]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[26]_i_1_n_5 ),
        .Q(in[26]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[26]_i_1_n_4 ),
        .Q(in[27]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[2]_i_1_n_7 ),
        .Q(in[0]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[2]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\could_multi_bursts.addr_buf[2]_i_2_n_0 ,\could_multi_bursts.addr_buf[2]_i_3_n_0 ,\could_multi_bursts.addr_buf[2]_i_4_n_0 ,\could_multi_bursts.addr_buf[2]_i_5_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[2]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[2]_i_6_n_0 ,\could_multi_bursts.addr_buf[2]_i_7_n_0 ,\could_multi_bursts.addr_buf[2]_i_8_n_0 ,\could_multi_bursts.addr_buf[2]_i_9_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[30]_i_1_n_7 ),
        .Q(in[28]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[30]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[26]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[30]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[30]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[30]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[30]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[30]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[30]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[30]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[30]_i_2_n_0 ,\could_multi_bursts.addr_buf[30]_i_3_n_0 ,\could_multi_bursts.addr_buf[30]_i_4_n_0 ,\could_multi_bursts.addr_buf[30]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[30]_i_1_n_6 ),
        .Q(in[29]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[30]_i_1_n_5 ),
        .Q(in[30]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[30]_i_1_n_4 ),
        .Q(in[31]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[34]_i_1_n_7 ),
        .Q(in[32]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[34]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[30]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[34]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[34]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[34]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[34]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[34]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[34]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[34]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[34]_i_2_n_0 ,\could_multi_bursts.addr_buf[34]_i_3_n_0 ,\could_multi_bursts.addr_buf[34]_i_4_n_0 ,\could_multi_bursts.addr_buf[34]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[34]_i_1_n_6 ),
        .Q(in[33]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[34]_i_1_n_5 ),
        .Q(in[34]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[34]_i_1_n_4 ),
        .Q(in[35]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[38]_i_1_n_7 ),
        .Q(in[36]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[38]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[34]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[38]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[38]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[38]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[38]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[38]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[38]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[38]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[38]_i_2_n_0 ,\could_multi_bursts.addr_buf[38]_i_3_n_0 ,\could_multi_bursts.addr_buf[38]_i_4_n_0 ,\could_multi_bursts.addr_buf[38]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[38]_i_1_n_6 ),
        .Q(in[37]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[2]_i_1_n_6 ),
        .Q(in[1]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[38]_i_1_n_5 ),
        .Q(in[38]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[38]_i_1_n_4 ),
        .Q(in[39]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[42]_i_1_n_7 ),
        .Q(in[40]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[42]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[38]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[42]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[42]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[42]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[42]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[42]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[42]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[42]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[42]_i_2_n_0 ,\could_multi_bursts.addr_buf[42]_i_3_n_0 ,\could_multi_bursts.addr_buf[42]_i_4_n_0 ,\could_multi_bursts.addr_buf[42]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[42]_i_1_n_6 ),
        .Q(in[41]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[42]_i_1_n_5 ),
        .Q(in[42]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[42]_i_1_n_4 ),
        .Q(in[43]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[46]_i_1_n_7 ),
        .Q(in[44]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[46]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[42]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[46]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[46]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[46]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[46]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[46]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[46]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[46]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[46]_i_2_n_0 ,\could_multi_bursts.addr_buf[46]_i_3_n_0 ,\could_multi_bursts.addr_buf[46]_i_4_n_0 ,\could_multi_bursts.addr_buf[46]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[46]_i_1_n_6 ),
        .Q(in[45]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[46]_i_1_n_5 ),
        .Q(in[46]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[46]_i_1_n_4 ),
        .Q(in[47]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[2]_i_1_n_5 ),
        .Q(in[2]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[50]_i_1_n_7 ),
        .Q(in[48]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[50]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[46]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[50]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[50]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[50]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[50]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[50]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[50]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[50]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[50]_i_2_n_0 ,\could_multi_bursts.addr_buf[50]_i_3_n_0 ,\could_multi_bursts.addr_buf[50]_i_4_n_0 ,\could_multi_bursts.addr_buf[50]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[50]_i_1_n_6 ),
        .Q(in[49]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[50]_i_1_n_5 ),
        .Q(in[50]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[50]_i_1_n_4 ),
        .Q(in[51]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[54]_i_1_n_7 ),
        .Q(in[52]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[54]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[50]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[54]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[54]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[54]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[54]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[54]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[54]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[54]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[54]_i_2_n_0 ,\could_multi_bursts.addr_buf[54]_i_3_n_0 ,\could_multi_bursts.addr_buf[54]_i_4_n_0 ,\could_multi_bursts.addr_buf[54]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[54]_i_1_n_6 ),
        .Q(in[53]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[54]_i_1_n_5 ),
        .Q(in[54]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[54]_i_1_n_4 ),
        .Q(in[55]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[58]_i_1_n_7 ),
        .Q(in[56]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[58]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[54]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[58]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[58]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[58]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[58]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[58]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[58]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[58]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[58]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[58]_i_2_n_0 ,\could_multi_bursts.addr_buf[58]_i_3_n_0 ,\could_multi_bursts.addr_buf[58]_i_4_n_0 ,\could_multi_bursts.addr_buf[58]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[58]_i_1_n_6 ),
        .Q(in[57]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[2]_i_1_n_4 ),
        .Q(in[3]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[58]_i_1_n_5 ),
        .Q(in[58]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[58]_i_1_n_4 ),
        .Q(in[59]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[62]_i_1_n_7 ),
        .Q(in[60]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[62]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[58]_i_1_n_0 ),
        .CO({\NLW_could_multi_bursts.addr_buf_reg[62]_i_1_CO_UNCONNECTED [3:1],\could_multi_bursts.addr_buf_reg[62]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.addr_buf_reg[62]_i_1_O_UNCONNECTED [3:2],\could_multi_bursts.addr_buf_reg[62]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[62]_i_1_n_7 }),
        .S({1'b0,1'b0,\could_multi_bursts.addr_buf[62]_i_2_n_0 ,\could_multi_bursts.addr_buf[62]_i_3_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[62]_i_1_n_6 ),
        .Q(in[61]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[6]_i_1_n_7 ),
        .Q(in[4]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[6]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[2]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[6]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\could_multi_bursts.addr_buf[6]_i_2_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[6]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[6]_i_3_n_0 ,\could_multi_bursts.addr_buf[6]_i_4_n_0 ,\could_multi_bursts.addr_buf[6]_i_5_n_0 ,\could_multi_bursts.addr_buf[6]_i_6_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[6]_i_1_n_6 ),
        .Q(in[5]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[6]_i_1_n_5 ),
        .Q(in[6]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[6]_i_1_n_4 ),
        .Q(in[7]),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_step[2]_i_1 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .O(\could_multi_bursts.addr_step[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \could_multi_bursts.addr_step[3]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\sect_len_buf_reg_n_0_[1] ),
        .O(\could_multi_bursts.addr_step[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h7080)) 
    \could_multi_bursts.addr_step[4]_i_1__1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .I3(\sect_len_buf_reg_n_0_[2] ),
        .O(\could_multi_bursts.addr_step[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \could_multi_bursts.addr_step[5]_i_1__1 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .I2(\sect_len_buf_reg_n_0_[2] ),
        .I3(\could_multi_bursts.last_loop_reg_n_0 ),
        .I4(\sect_len_buf_reg_n_0_[3] ),
        .O(\could_multi_bursts.addr_step[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'h8F0F0F0F)) 
    \could_multi_bursts.addr_step[6]_i_2 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .I3(\sect_len_buf_reg_n_0_[0] ),
        .I4(\sect_len_buf_reg_n_0_[2] ),
        .O(\could_multi_bursts.addr_step[6]_i_2_n_0 ));
  FDRE \could_multi_bursts.addr_step_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step[2]_i_1_n_0 ),
        .Q(\could_multi_bursts.addr_step [2]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_step_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step[3]_i_1_n_0 ),
        .Q(\could_multi_bursts.addr_step [3]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_step_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step[4]_i_1__1_n_0 ),
        .Q(\could_multi_bursts.addr_step [4]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_step_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step[5]_i_1__1_n_0 ),
        .Q(\could_multi_bursts.addr_step [5]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_step_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step[6]_i_2_n_0 ),
        .Q(\could_multi_bursts.addr_step [6]),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'hC000EAAA)) 
    \could_multi_bursts.burst_valid_i_1__0 
       (.I0(AWVALID_Dummy),
        .I1(if_full_n_0),
        .I2(ost_resp_ready),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(AWREADY_Dummy_1),
        .O(\could_multi_bursts.burst_valid_i_1__0_n_0 ));
  FDRE \could_multi_bursts.burst_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.burst_valid_i_1__0_n_0 ),
        .Q(AWVALID_Dummy),
        .R(ap_rst));
  FDRE \could_multi_bursts.first_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(p_16_in),
        .Q(\could_multi_bursts.first_loop ),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \could_multi_bursts.last_loop_i_1__1 
       (.I0(\could_multi_bursts.last_loop_i_2__1_n_0 ),
        .I1(p_0_in[5]),
        .I2(p_0_in[3]),
        .I3(p_16_in),
        .I4(\could_multi_bursts.last_loop_i_3_n_0 ),
        .O(\could_multi_bursts.last_loop_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \could_multi_bursts.last_loop_i_2__1 
       (.I0(p_0_in[0]),
        .I1(p_0_in[2]),
        .I2(p_0_in[4]),
        .I3(p_0_in[1]),
        .O(\could_multi_bursts.last_loop_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \could_multi_bursts.last_loop_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I5(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.last_loop_i_3_n_0 ));
  FDRE \could_multi_bursts.last_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.last_loop_i_1__1_n_0 ),
        .Q(\could_multi_bursts.last_loop_reg_n_0 ),
        .R(ap_rst));
  FDRE \could_multi_bursts.len_buf_reg[0] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\sect_len_buf_reg[3]_0 [0]),
        .Q(in[62]),
        .R(ap_rst));
  FDRE \could_multi_bursts.len_buf_reg[1] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\sect_len_buf_reg[3]_0 [1]),
        .Q(in[63]),
        .R(ap_rst));
  FDRE \could_multi_bursts.len_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\sect_len_buf_reg[3]_0 [2]),
        .Q(in[64]),
        .R(ap_rst));
  FDRE \could_multi_bursts.len_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\sect_len_buf_reg[3]_0 [3]),
        .Q(in[65]),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \could_multi_bursts.loop_cnt[0]_i_1__1 
       (.I0(p_0_in[0]),
        .I1(p_16_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .O(\could_multi_bursts.loop_cnt[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \could_multi_bursts.loop_cnt[0]_i_2__1 
       (.I0(beat_len[4]),
        .I1(single_sect__18),
        .I2(end_from_4k[4]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[4]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[1]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(p_16_in),
        .I3(p_0_in[1]),
        .O(\could_multi_bursts.loop_cnt[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \could_multi_bursts.loop_cnt[1]_i_2__1 
       (.I0(beat_len[5]),
        .I1(single_sect__18),
        .I2(end_from_4k[5]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[5]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'hFFA900A9)) 
    \could_multi_bursts.loop_cnt[2]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(p_16_in),
        .I4(p_0_in[2]),
        .O(\could_multi_bursts.loop_cnt[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \could_multi_bursts.loop_cnt[2]_i_2__1 
       (.I0(beat_len[6]),
        .I1(single_sect__18),
        .I2(end_from_4k[6]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[6]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFFFFAAA90000AAA9)) 
    \could_multi_bursts.loop_cnt[3]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(p_16_in),
        .I5(p_0_in[3]),
        .O(\could_multi_bursts.loop_cnt[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \could_multi_bursts.loop_cnt[3]_i_2__1 
       (.I0(beat_len[7]),
        .I1(single_sect__18),
        .I2(end_from_4k[7]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[7]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .I1(\could_multi_bursts.loop_cnt[4]_i_2_n_0 ),
        .I2(p_16_in),
        .I3(p_0_in[4]),
        .O(\could_multi_bursts.loop_cnt[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.loop_cnt[4]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .O(\could_multi_bursts.loop_cnt[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \could_multi_bursts.loop_cnt[4]_i_3 
       (.I0(beat_len[8]),
        .I1(single_sect__18),
        .I2(end_from_4k[8]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[8]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'hFBAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(p_16_in),
        .I1(AWVALID_Dummy),
        .I2(AWREADY_Dummy_1),
        .I3(if_full_n_0),
        .I4(ost_resp_ready),
        .I5(\could_multi_bursts.sect_handling_reg_0 ),
        .O(\could_multi_bursts.last_loop ));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I1(\could_multi_bursts.loop_cnt[5]_i_3_n_0 ),
        .I2(p_16_in),
        .I3(p_0_in[5]),
        .O(\could_multi_bursts.loop_cnt[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \could_multi_bursts.loop_cnt[5]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.loop_cnt[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \could_multi_bursts.loop_cnt[5]_i_4 
       (.I0(beat_len[9]),
        .I1(single_sect__18),
        .I2(end_from_4k[9]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[9]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[0]_i_1__1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .R(ap_rst));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[1]_i_1__1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .R(ap_rst));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[2]_i_1__1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .R(ap_rst));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[3]_i_1__1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .R(ap_rst));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[4]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .R(ap_rst));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[5]_i_2_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'hFF2A)) 
    \could_multi_bursts.sect_handling_i_1__1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(ost_ctrl_valid),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .I3(req_handling_reg_n_0),
        .O(\could_multi_bursts.sect_handling_i_1__1_n_0 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_i_1__1_n_0 ),
        .Q(\could_multi_bursts.sect_handling_reg_0 ),
        .R(ap_rst));
  FDRE \end_from_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_151),
        .Q(end_from_4k[0]),
        .R(ap_rst));
  FDRE \end_from_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_150),
        .Q(end_from_4k[1]),
        .R(ap_rst));
  FDRE \end_from_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_149),
        .Q(end_from_4k[2]),
        .R(ap_rst));
  FDRE \end_from_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_148),
        .Q(end_from_4k[3]),
        .R(ap_rst));
  FDRE \end_from_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_147),
        .Q(end_from_4k[4]),
        .R(ap_rst));
  FDRE \end_from_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_146),
        .Q(end_from_4k[5]),
        .R(ap_rst));
  FDRE \end_from_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_145),
        .Q(end_from_4k[6]),
        .R(ap_rst));
  FDRE \end_from_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_144),
        .Q(end_from_4k[7]),
        .R(ap_rst));
  FDRE \end_from_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_143),
        .Q(end_from_4k[8]),
        .R(ap_rst));
  FDRE \end_from_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_142),
        .Q(end_from_4k[9]),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'h0000000080008080)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_3__4 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(ost_resp_ready),
        .I2(if_full_n_0),
        .I3(AWREADY_Dummy_1),
        .I4(AWVALID_Dummy),
        .I5(re),
        .O(pop__1));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'hD0000000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__8 
       (.I0(AWVALID_Dummy),
        .I1(AWREADY_Dummy_1),
        .I2(if_full_n_0),
        .I3(ost_resp_ready),
        .I4(\could_multi_bursts.sect_handling_reg_0 ),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__9 
       (.I0(last_sect_buf),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(ost_ctrl_info));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__2 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\sect_len_buf_reg[3]_0 [0]));
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_i_1__1 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\sect_len_buf_reg[3]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1__1 
       (.I0(\sect_len_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\sect_len_buf_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\sect_len_buf_reg[3]_0 [3]));
  FDRE first_sect_reg
       (.C(ap_clk),
        .CE(first_sect),
        .D(next_req),
        .Q(first_sect_reg_n_0),
        .R(ap_rst));
  LUT2 #(
    .INIT(4'hE)) 
    last_sect_buf_i_1__1
       (.I0(single_sect__18),
        .I1(last_sect_reg_n_0),
        .O(last_sect_tmp));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_16_in),
        .D(last_sect_tmp),
        .Q(last_sect_buf),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    last_sect_i_10__1
       (.I0(sect_total[10]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[10]),
        .I3(sect_total[11]),
        .I4(sect_total_buf_reg[11]),
        .I5(last_sect_i_13__0_n_0),
        .O(last_sect_i_10__1_n_0));
  LUT5 #(
    .INIT(32'h00053305)) 
    last_sect_i_11__1
       (.I0(sect_total_buf_reg[4]),
        .I1(sect_total[4]),
        .I2(sect_total_buf_reg[3]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[3]),
        .O(last_sect_i_11__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h47)) 
    last_sect_i_12__1
       (.I0(sect_total[15]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[15]),
        .O(last_sect_i_12__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h47)) 
    last_sect_i_13__0
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[13]),
        .O(last_sect_i_13__0_n_0));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    last_sect_i_2__1
       (.I0(last_sect_i_3__1_n_0),
        .I1(last_sect_i_4__1_n_0),
        .I2(last_sect_i_5__1_n_0),
        .I3(last_sect_i_6__1_n_0),
        .I4(p_16_in),
        .I5(last_sect_reg_n_0),
        .O(last_sect_i_2__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    last_sect_i_3__1
       (.I0(sect_total_buf_reg[6]),
        .I1(sect_total_buf_reg[7]),
        .I2(sect_total_buf_reg[2]),
        .I3(sect_total_buf_reg[1]),
        .I4(first_sect_reg_n_0),
        .I5(last_sect_i_7__1_n_0),
        .O(last_sect_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h00002020000A202A)) 
    last_sect_i_4__1
       (.I0(last_sect_i_8__1_n_0),
        .I1(sect_total[8]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[8]),
        .I4(sect_total[9]),
        .I5(sect_total_buf_reg[9]),
        .O(last_sect_i_4__1_n_0));
  LUT6 #(
    .INIT(64'h02000200020002AA)) 
    last_sect_i_5__1
       (.I0(last_sect_i_9__1_n_0),
        .I1(sect_total[17]),
        .I2(sect_total[16]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total_buf_reg[17]),
        .I5(sect_total_buf_reg[16]),
        .O(last_sect_i_5__1_n_0));
  LUT6 #(
    .INIT(64'h02000200020002AA)) 
    last_sect_i_6__1
       (.I0(last_sect_i_10__1_n_0),
        .I1(sect_total[14]),
        .I2(sect_total[12]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total_buf_reg[14]),
        .I5(sect_total_buf_reg[12]),
        .O(last_sect_i_6__1_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    last_sect_i_7__1
       (.I0(first_sect_reg_n_0),
        .I1(sect_total[1]),
        .I2(sect_total[2]),
        .I3(sect_total[7]),
        .I4(sect_total[6]),
        .O(last_sect_i_7__1_n_0));
  LUT6 #(
    .INIT(64'h008830B800000000)) 
    last_sect_i_8__1
       (.I0(sect_total[0]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[0]),
        .I3(sect_total[5]),
        .I4(sect_total_buf_reg[5]),
        .I5(last_sect_i_11__1_n_0),
        .O(last_sect_i_8__1_n_0));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    last_sect_i_9__1
       (.I0(sect_total[19]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[19]),
        .I3(sect_total[18]),
        .I4(sect_total_buf_reg[18]),
        .I5(last_sect_i_12__1_n_0),
        .O(last_sect_i_9__1_n_0));
  FDRE last_sect_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_121),
        .Q(last_sect_reg_n_0),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(sect_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry_n_4,plusOp_carry_n_5,plusOp_carry_n_6,plusOp_carry_n_7}),
        .S(sect_cnt[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .S(sect_cnt[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO({plusOp_carry__1_n_0,plusOp_carry__1_n_1,plusOp_carry__1_n_2,plusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__1_n_4,plusOp_carry__1_n_5,plusOp_carry__1_n_6,plusOp_carry__1_n_7}),
        .S(sect_cnt[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__10
       (.CI(plusOp_carry__9_n_0),
        .CO({plusOp_carry__10_n_0,plusOp_carry__10_n_1,plusOp_carry__10_n_2,plusOp_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__10_n_4,plusOp_carry__10_n_5,plusOp_carry__10_n_6,plusOp_carry__10_n_7}),
        .S(sect_cnt[48:45]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__11
       (.CI(plusOp_carry__10_n_0),
        .CO({NLW_plusOp_carry__11_CO_UNCONNECTED[3:2],plusOp_carry__11_n_2,plusOp_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__11_O_UNCONNECTED[3],plusOp_carry__11_n_5,plusOp_carry__11_n_6,plusOp_carry__11_n_7}),
        .S({1'b0,sect_cnt[51:49]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__2
       (.CI(plusOp_carry__1_n_0),
        .CO({plusOp_carry__2_n_0,plusOp_carry__2_n_1,plusOp_carry__2_n_2,plusOp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__2_n_4,plusOp_carry__2_n_5,plusOp_carry__2_n_6,plusOp_carry__2_n_7}),
        .S(sect_cnt[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__3
       (.CI(plusOp_carry__2_n_0),
        .CO({plusOp_carry__3_n_0,plusOp_carry__3_n_1,plusOp_carry__3_n_2,plusOp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__3_n_4,plusOp_carry__3_n_5,plusOp_carry__3_n_6,plusOp_carry__3_n_7}),
        .S(sect_cnt[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__4
       (.CI(plusOp_carry__3_n_0),
        .CO({plusOp_carry__4_n_0,plusOp_carry__4_n_1,plusOp_carry__4_n_2,plusOp_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__4_n_4,plusOp_carry__4_n_5,plusOp_carry__4_n_6,plusOp_carry__4_n_7}),
        .S(sect_cnt[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__5
       (.CI(plusOp_carry__4_n_0),
        .CO({plusOp_carry__5_n_0,plusOp_carry__5_n_1,plusOp_carry__5_n_2,plusOp_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__5_n_4,plusOp_carry__5_n_5,plusOp_carry__5_n_6,plusOp_carry__5_n_7}),
        .S(sect_cnt[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__6
       (.CI(plusOp_carry__5_n_0),
        .CO({plusOp_carry__6_n_0,plusOp_carry__6_n_1,plusOp_carry__6_n_2,plusOp_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__6_n_4,plusOp_carry__6_n_5,plusOp_carry__6_n_6,plusOp_carry__6_n_7}),
        .S(sect_cnt[32:29]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__7
       (.CI(plusOp_carry__6_n_0),
        .CO({plusOp_carry__7_n_0,plusOp_carry__7_n_1,plusOp_carry__7_n_2,plusOp_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__7_n_4,plusOp_carry__7_n_5,plusOp_carry__7_n_6,plusOp_carry__7_n_7}),
        .S(sect_cnt[36:33]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__8
       (.CI(plusOp_carry__7_n_0),
        .CO({plusOp_carry__8_n_0,plusOp_carry__8_n_1,plusOp_carry__8_n_2,plusOp_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__8_n_4,plusOp_carry__8_n_5,plusOp_carry__8_n_6,plusOp_carry__8_n_7}),
        .S(sect_cnt[40:37]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__9
       (.CI(plusOp_carry__8_n_0),
        .CO({plusOp_carry__9_n_0,plusOp_carry__9_n_1,plusOp_carry__9_n_2,plusOp_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__9_n_4,plusOp_carry__9_n_5,plusOp_carry__9_n_6,plusOp_carry__9_n_7}),
        .S(sect_cnt[44:41]));
  FDRE req_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_120),
        .Q(req_handling_reg_n_0),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_reg_slice__parameterized1 rs_req
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .D(D),
        .E(next_req),
        .O({plusOp_carry_n_4,plusOp_carry_n_5,plusOp_carry_n_6,plusOp_carry_n_7}),
        .Q(sect_total),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.len_buf_reg[0] (\could_multi_bursts.sect_handling_reg_0 ),
        .\could_multi_bursts.len_buf_reg[0]_0 (AWVALID_Dummy),
        .\could_multi_bursts.sect_handling_reg (ost_ctrl_valid),
        .\data_p1_reg[63]_0 ({rs_req_n_57,rs_req_n_58,rs_req_n_59,rs_req_n_60,rs_req_n_61,rs_req_n_62,rs_req_n_63,rs_req_n_64,rs_req_n_65,rs_req_n_66,rs_req_n_67,rs_req_n_68,rs_req_n_69,rs_req_n_70,rs_req_n_71,rs_req_n_72,rs_req_n_73,rs_req_n_74,rs_req_n_75,rs_req_n_76,rs_req_n_77,rs_req_n_78,rs_req_n_79,rs_req_n_80,rs_req_n_81,rs_req_n_82,rs_req_n_83,rs_req_n_84,rs_req_n_85,rs_req_n_86,rs_req_n_87,rs_req_n_88,rs_req_n_89,rs_req_n_90,rs_req_n_91,rs_req_n_92,rs_req_n_93,rs_req_n_94,rs_req_n_95,rs_req_n_96,rs_req_n_97,rs_req_n_98,rs_req_n_99,rs_req_n_100,rs_req_n_101,rs_req_n_102,rs_req_n_103,rs_req_n_104,rs_req_n_105,rs_req_n_106,rs_req_n_107,rs_req_n_108,rs_req_n_109,rs_req_n_110,rs_req_n_111,rs_req_n_112,rs_req_n_113,rs_req_n_114,rs_req_n_115,rs_req_n_116,rs_req_n_117,rs_req_n_118}),
        .\data_p1_reg[76]_0 ({rs_req_n_142,rs_req_n_143,rs_req_n_144,rs_req_n_145,rs_req_n_146,rs_req_n_147,rs_req_n_148,rs_req_n_149,rs_req_n_150,rs_req_n_151}),
        .\data_p1_reg[76]_1 ({rs_req_n_152,rs_req_n_153,rs_req_n_154,rs_req_n_155,rs_req_n_156,rs_req_n_157,rs_req_n_158,rs_req_n_159,rs_req_n_160,rs_req_n_161}),
        .\data_p1_reg[81]_0 (SHIFT_RIGHT),
        .\data_p2_reg[81]_0 (E),
        .if_full_n(if_full_n),
        .if_full_n_0(if_full_n_0),
        .last_sect_reg(last_sect_i_2__1_n_0),
        .ost_resp_ready(ost_resp_ready),
        .p_16_in(p_16_in),
        .req_handling_reg(last_sect_reg_n_0),
        .s_ready_t_reg_0(s_ready_t_reg),
        .s_ready_t_reg_1(s_ready_t_reg_0),
        .\sect_cnt_reg[0] (sect_cnt[0]),
        .\sect_cnt_reg[12] ({plusOp_carry__1_n_4,plusOp_carry__1_n_5,plusOp_carry__1_n_6,plusOp_carry__1_n_7}),
        .\sect_cnt_reg[16] ({plusOp_carry__2_n_4,plusOp_carry__2_n_5,plusOp_carry__2_n_6,plusOp_carry__2_n_7}),
        .\sect_cnt_reg[20] ({plusOp_carry__3_n_4,plusOp_carry__3_n_5,plusOp_carry__3_n_6,plusOp_carry__3_n_7}),
        .\sect_cnt_reg[24] ({plusOp_carry__4_n_4,plusOp_carry__4_n_5,plusOp_carry__4_n_6,plusOp_carry__4_n_7}),
        .\sect_cnt_reg[28] ({plusOp_carry__5_n_4,plusOp_carry__5_n_5,plusOp_carry__5_n_6,plusOp_carry__5_n_7}),
        .\sect_cnt_reg[32] ({plusOp_carry__6_n_4,plusOp_carry__6_n_5,plusOp_carry__6_n_6,plusOp_carry__6_n_7}),
        .\sect_cnt_reg[36] ({plusOp_carry__7_n_4,plusOp_carry__7_n_5,plusOp_carry__7_n_6,plusOp_carry__7_n_7}),
        .\sect_cnt_reg[40] ({plusOp_carry__8_n_4,plusOp_carry__8_n_5,plusOp_carry__8_n_6,plusOp_carry__8_n_7}),
        .\sect_cnt_reg[44] ({plusOp_carry__9_n_4,plusOp_carry__9_n_5,plusOp_carry__9_n_6,plusOp_carry__9_n_7}),
        .\sect_cnt_reg[48] ({plusOp_carry__10_n_4,plusOp_carry__10_n_5,plusOp_carry__10_n_6,plusOp_carry__10_n_7}),
        .\sect_cnt_reg[51] ({plusOp_carry__11_n_5,plusOp_carry__11_n_6,plusOp_carry__11_n_7}),
        .\sect_cnt_reg[8] ({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .\sect_total_buf_reg[0] (req_handling_reg_n_0),
        .\sect_total_buf_reg[0]_0 (\could_multi_bursts.last_loop_reg_n_0 ),
        .single_sect__18(single_sect__18),
        .\state_reg[0]_0 ({rs_req_n_5,rs_req_n_6,rs_req_n_7,rs_req_n_8,rs_req_n_9,rs_req_n_10,rs_req_n_11,rs_req_n_12,rs_req_n_13,rs_req_n_14,rs_req_n_15,rs_req_n_16,rs_req_n_17,rs_req_n_18,rs_req_n_19,rs_req_n_20,rs_req_n_21,rs_req_n_22,rs_req_n_23,rs_req_n_24,rs_req_n_25,rs_req_n_26,rs_req_n_27,rs_req_n_28,rs_req_n_29,rs_req_n_30,rs_req_n_31,rs_req_n_32,rs_req_n_33,rs_req_n_34,rs_req_n_35,rs_req_n_36,rs_req_n_37,rs_req_n_38,rs_req_n_39,rs_req_n_40,rs_req_n_41,rs_req_n_42,rs_req_n_43,rs_req_n_44,rs_req_n_45,rs_req_n_46,rs_req_n_47,rs_req_n_48,rs_req_n_49,rs_req_n_50,rs_req_n_51,rs_req_n_52,rs_req_n_53,rs_req_n_54,rs_req_n_55,rs_req_n_56}),
        .\state_reg[0]_1 (first_sect),
        .\state_reg[0]_2 (rs_req_n_120),
        .\state_reg[0]_3 (rs_req_n_121));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(p_16_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__1 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__1 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__1 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__1 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__1 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__1 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__1 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__1 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__1 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__1 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__1 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__1 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__1 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__1 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__1 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__1 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__1 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__1 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__1 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__1 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1__1 
       (.I0(\start_addr_reg_n_0_[32] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[20]),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1__1 
       (.I0(\start_addr_reg_n_0_[33] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[21]),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1__1 
       (.I0(\start_addr_reg_n_0_[34] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[22]),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1__1 
       (.I0(\start_addr_reg_n_0_[35] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[23]),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1__1 
       (.I0(\start_addr_reg_n_0_[36] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[24]),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1__1 
       (.I0(\start_addr_reg_n_0_[37] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[25]),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1__1 
       (.I0(\start_addr_reg_n_0_[38] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[26]),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1__1 
       (.I0(\start_addr_reg_n_0_[39] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[27]),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1__1 
       (.I0(\start_addr_reg_n_0_[40] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[28]),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1__1 
       (.I0(\start_addr_reg_n_0_[41] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[29]),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1__1 
       (.I0(\start_addr_reg_n_0_[42] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[30]),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1__1 
       (.I0(\start_addr_reg_n_0_[43] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[31]),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1__1 
       (.I0(\start_addr_reg_n_0_[44] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[32]),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1__1 
       (.I0(\start_addr_reg_n_0_[45] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[33]),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1__1 
       (.I0(\start_addr_reg_n_0_[46] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[34]),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1__1 
       (.I0(\start_addr_reg_n_0_[47] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[35]),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1__1 
       (.I0(\start_addr_reg_n_0_[48] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[36]),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1__1 
       (.I0(\start_addr_reg_n_0_[49] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[37]),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1__1 
       (.I0(\start_addr_reg_n_0_[50] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[38]),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1__1 
       (.I0(\start_addr_reg_n_0_[51] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[39]),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1__1 
       (.I0(\start_addr_reg_n_0_[52] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[40]),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1__1 
       (.I0(\start_addr_reg_n_0_[53] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[41]),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1__1 
       (.I0(\start_addr_reg_n_0_[54] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[42]),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1__1 
       (.I0(\start_addr_reg_n_0_[55] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[43]),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1__1 
       (.I0(\start_addr_reg_n_0_[56] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[44]),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1__1 
       (.I0(\start_addr_reg_n_0_[57] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[45]),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1__1 
       (.I0(\start_addr_reg_n_0_[58] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[46]),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1__1 
       (.I0(\start_addr_reg_n_0_[59] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[47]),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1__1 
       (.I0(\start_addr_reg_n_0_[60] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[48]),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1__1 
       (.I0(\start_addr_reg_n_0_[61] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[49]),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1__1 
       (.I0(\start_addr_reg_n_0_[62] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[50]),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1__1 
       (.I0(\start_addr_reg_n_0_[63] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[51]),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[10]),
        .Q(sect_addr_buf[10]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[11]),
        .Q(sect_addr_buf[11]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[12]),
        .Q(sect_addr_buf[12]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[13]),
        .Q(sect_addr_buf[13]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[14]),
        .Q(sect_addr_buf[14]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[15]),
        .Q(sect_addr_buf[15]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[16]),
        .Q(sect_addr_buf[16]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[17]),
        .Q(sect_addr_buf[17]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[18]),
        .Q(sect_addr_buf[18]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[19]),
        .Q(sect_addr_buf[19]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[20]),
        .Q(sect_addr_buf[20]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[21]),
        .Q(sect_addr_buf[21]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[22]),
        .Q(sect_addr_buf[22]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[23]),
        .Q(sect_addr_buf[23]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[24]),
        .Q(sect_addr_buf[24]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[25]),
        .Q(sect_addr_buf[25]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[26]),
        .Q(sect_addr_buf[26]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[27]),
        .Q(sect_addr_buf[27]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[28]),
        .Q(sect_addr_buf[28]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[29]),
        .Q(sect_addr_buf[29]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[2]),
        .Q(sect_addr_buf[2]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[30]),
        .Q(sect_addr_buf[30]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[31]),
        .Q(sect_addr_buf[31]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[32]),
        .Q(sect_addr_buf[32]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[33]),
        .Q(sect_addr_buf[33]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[34]),
        .Q(sect_addr_buf[34]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[35]),
        .Q(sect_addr_buf[35]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[36]),
        .Q(sect_addr_buf[36]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[37]),
        .Q(sect_addr_buf[37]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[38]),
        .Q(sect_addr_buf[38]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[39]),
        .Q(sect_addr_buf[39]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[3]),
        .Q(sect_addr_buf[3]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[40]),
        .Q(sect_addr_buf[40]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[41]),
        .Q(sect_addr_buf[41]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[42]),
        .Q(sect_addr_buf[42]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[43]),
        .Q(sect_addr_buf[43]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[44]),
        .Q(sect_addr_buf[44]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[45]),
        .Q(sect_addr_buf[45]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[46]),
        .Q(sect_addr_buf[46]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[47]),
        .Q(sect_addr_buf[47]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[48]),
        .Q(sect_addr_buf[48]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[49]),
        .Q(sect_addr_buf[49]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[4]),
        .Q(sect_addr_buf[4]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[50]),
        .Q(sect_addr_buf[50]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[51]),
        .Q(sect_addr_buf[51]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[52]),
        .Q(sect_addr_buf[52]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[53]),
        .Q(sect_addr_buf[53]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[54]),
        .Q(sect_addr_buf[54]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[55]),
        .Q(sect_addr_buf[55]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[56]),
        .Q(sect_addr_buf[56]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[57]),
        .Q(sect_addr_buf[57]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[58]),
        .Q(sect_addr_buf[58]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[59]),
        .Q(sect_addr_buf[59]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[5]),
        .Q(sect_addr_buf[5]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[60]),
        .Q(sect_addr_buf[60]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[61]),
        .Q(sect_addr_buf[61]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[62]),
        .Q(sect_addr_buf[62]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[63]),
        .Q(sect_addr_buf[63]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[6]),
        .Q(sect_addr_buf[6]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[7]),
        .Q(sect_addr_buf[7]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[8]),
        .Q(sect_addr_buf[8]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[9]),
        .Q(sect_addr_buf[9]),
        .R(\sect_addr_buf[11]_i_1__1_n_0 ));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_56),
        .Q(sect_cnt[0]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_46),
        .Q(sect_cnt[10]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_45),
        .Q(sect_cnt[11]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_44),
        .Q(sect_cnt[12]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_43),
        .Q(sect_cnt[13]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_42),
        .Q(sect_cnt[14]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_41),
        .Q(sect_cnt[15]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_40),
        .Q(sect_cnt[16]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_39),
        .Q(sect_cnt[17]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_38),
        .Q(sect_cnt[18]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_37),
        .Q(sect_cnt[19]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_55),
        .Q(sect_cnt[1]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_36),
        .Q(sect_cnt[20]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_35),
        .Q(sect_cnt[21]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_34),
        .Q(sect_cnt[22]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_33),
        .Q(sect_cnt[23]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_32),
        .Q(sect_cnt[24]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_31),
        .Q(sect_cnt[25]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_30),
        .Q(sect_cnt[26]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_29),
        .Q(sect_cnt[27]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_28),
        .Q(sect_cnt[28]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_27),
        .Q(sect_cnt[29]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_54),
        .Q(sect_cnt[2]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_26),
        .Q(sect_cnt[30]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_25),
        .Q(sect_cnt[31]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_24),
        .Q(sect_cnt[32]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_23),
        .Q(sect_cnt[33]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_22),
        .Q(sect_cnt[34]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_21),
        .Q(sect_cnt[35]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_20),
        .Q(sect_cnt[36]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_19),
        .Q(sect_cnt[37]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_18),
        .Q(sect_cnt[38]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_17),
        .Q(sect_cnt[39]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_53),
        .Q(sect_cnt[3]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_16),
        .Q(sect_cnt[40]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_15),
        .Q(sect_cnt[41]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_14),
        .Q(sect_cnt[42]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_13),
        .Q(sect_cnt[43]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_12),
        .Q(sect_cnt[44]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_11),
        .Q(sect_cnt[45]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_10),
        .Q(sect_cnt[46]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_9),
        .Q(sect_cnt[47]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_8),
        .Q(sect_cnt[48]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_7),
        .Q(sect_cnt[49]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_52),
        .Q(sect_cnt[4]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_6),
        .Q(sect_cnt[50]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_5),
        .Q(sect_cnt[51]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_51),
        .Q(sect_cnt[5]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_50),
        .Q(sect_cnt[6]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_49),
        .Q(sect_cnt[7]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_48),
        .Q(sect_cnt[8]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_47),
        .Q(sect_cnt[9]),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \sect_len_buf[0]_i_1__1 
       (.I0(beat_len[0]),
        .I1(single_sect__18),
        .I2(end_from_4k[0]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[0]),
        .O(\sect_len_buf[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \sect_len_buf[1]_i_1__1 
       (.I0(beat_len[1]),
        .I1(single_sect__18),
        .I2(end_from_4k[1]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[1]),
        .O(\sect_len_buf[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \sect_len_buf[2]_i_1__1 
       (.I0(beat_len[2]),
        .I1(single_sect__18),
        .I2(end_from_4k[2]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[2]),
        .O(\sect_len_buf[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \sect_len_buf[3]_i_2__1 
       (.I0(beat_len[3]),
        .I1(single_sect__18),
        .I2(end_from_4k[3]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[3]),
        .O(\sect_len_buf[3]_i_2__1_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_len_buf[0]_i_1__1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(ap_rst));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_len_buf[1]_i_1__1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(ap_rst));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_len_buf[2]_i_1__1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(ap_rst));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_len_buf[3]_i_2__1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(ap_rst));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_2__1 
       (.I0(sect_total[3]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[3]),
        .O(\sect_total_buf[0]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_3__1 
       (.I0(sect_total[2]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[2]),
        .O(\sect_total_buf[0]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_4__1 
       (.I0(sect_total[1]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[1]),
        .O(\sect_total_buf[0]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_5__1 
       (.I0(sect_total[0]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[0]),
        .O(\sect_total_buf[0]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_2__1 
       (.I0(sect_total[15]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[15]),
        .O(\sect_total_buf[12]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_3__1 
       (.I0(sect_total[14]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[14]),
        .O(\sect_total_buf[12]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_4__1 
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[13]),
        .O(\sect_total_buf[12]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_5__1 
       (.I0(sect_total[12]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[12]),
        .O(\sect_total_buf[12]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_2__1 
       (.I0(sect_total[19]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[19]),
        .O(\sect_total_buf[16]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_3__1 
       (.I0(sect_total[18]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[18]),
        .O(\sect_total_buf[16]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_4__1 
       (.I0(sect_total[17]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[17]),
        .O(\sect_total_buf[16]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_5__1 
       (.I0(sect_total[16]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[16]),
        .O(\sect_total_buf[16]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_2__1 
       (.I0(sect_total[7]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[7]),
        .O(\sect_total_buf[4]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_3__1 
       (.I0(sect_total[6]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[6]),
        .O(\sect_total_buf[4]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_4__1 
       (.I0(sect_total[5]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[5]),
        .O(\sect_total_buf[4]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_5__1 
       (.I0(sect_total[4]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[4]),
        .O(\sect_total_buf[4]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_2__1 
       (.I0(sect_total[11]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[11]),
        .O(\sect_total_buf[8]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_3__1 
       (.I0(sect_total[10]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[10]),
        .O(\sect_total_buf[8]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_4__1 
       (.I0(sect_total[9]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[9]),
        .O(\sect_total_buf[8]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_5__1 
       (.I0(sect_total[8]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[8]),
        .O(\sect_total_buf[8]_i_5__1_n_0 ));
  FDRE \sect_total_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[0]_i_1__1_n_7 ),
        .Q(sect_total_buf_reg[0]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[0]_i_1__1 
       (.CI(1'b0),
        .CO({\sect_total_buf_reg[0]_i_1__1_n_0 ,\sect_total_buf_reg[0]_i_1__1_n_1 ,\sect_total_buf_reg[0]_i_1__1_n_2 ,\sect_total_buf_reg[0]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[0]_i_1__1_n_4 ,\sect_total_buf_reg[0]_i_1__1_n_5 ,\sect_total_buf_reg[0]_i_1__1_n_6 ,\sect_total_buf_reg[0]_i_1__1_n_7 }),
        .S({\sect_total_buf[0]_i_2__1_n_0 ,\sect_total_buf[0]_i_3__1_n_0 ,\sect_total_buf[0]_i_4__1_n_0 ,\sect_total_buf[0]_i_5__1_n_0 }));
  FDRE \sect_total_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[8]_i_1__1_n_5 ),
        .Q(sect_total_buf_reg[10]),
        .R(ap_rst));
  FDRE \sect_total_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[8]_i_1__1_n_4 ),
        .Q(sect_total_buf_reg[11]),
        .R(ap_rst));
  FDRE \sect_total_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[12]_i_1__1_n_7 ),
        .Q(sect_total_buf_reg[12]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[12]_i_1__1 
       (.CI(\sect_total_buf_reg[8]_i_1__1_n_0 ),
        .CO({\sect_total_buf_reg[12]_i_1__1_n_0 ,\sect_total_buf_reg[12]_i_1__1_n_1 ,\sect_total_buf_reg[12]_i_1__1_n_2 ,\sect_total_buf_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[12]_i_1__1_n_4 ,\sect_total_buf_reg[12]_i_1__1_n_5 ,\sect_total_buf_reg[12]_i_1__1_n_6 ,\sect_total_buf_reg[12]_i_1__1_n_7 }),
        .S({\sect_total_buf[12]_i_2__1_n_0 ,\sect_total_buf[12]_i_3__1_n_0 ,\sect_total_buf[12]_i_4__1_n_0 ,\sect_total_buf[12]_i_5__1_n_0 }));
  FDRE \sect_total_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[12]_i_1__1_n_6 ),
        .Q(sect_total_buf_reg[13]),
        .R(ap_rst));
  FDRE \sect_total_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[12]_i_1__1_n_5 ),
        .Q(sect_total_buf_reg[14]),
        .R(ap_rst));
  FDRE \sect_total_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[12]_i_1__1_n_4 ),
        .Q(sect_total_buf_reg[15]),
        .R(ap_rst));
  FDRE \sect_total_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[16]_i_1__1_n_7 ),
        .Q(sect_total_buf_reg[16]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[16]_i_1__1 
       (.CI(\sect_total_buf_reg[12]_i_1__1_n_0 ),
        .CO({\NLW_sect_total_buf_reg[16]_i_1__1_CO_UNCONNECTED [3],\sect_total_buf_reg[16]_i_1__1_n_1 ,\sect_total_buf_reg[16]_i_1__1_n_2 ,\sect_total_buf_reg[16]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[16]_i_1__1_n_4 ,\sect_total_buf_reg[16]_i_1__1_n_5 ,\sect_total_buf_reg[16]_i_1__1_n_6 ,\sect_total_buf_reg[16]_i_1__1_n_7 }),
        .S({\sect_total_buf[16]_i_2__1_n_0 ,\sect_total_buf[16]_i_3__1_n_0 ,\sect_total_buf[16]_i_4__1_n_0 ,\sect_total_buf[16]_i_5__1_n_0 }));
  FDRE \sect_total_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[16]_i_1__1_n_6 ),
        .Q(sect_total_buf_reg[17]),
        .R(ap_rst));
  FDRE \sect_total_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[16]_i_1__1_n_5 ),
        .Q(sect_total_buf_reg[18]),
        .R(ap_rst));
  FDRE \sect_total_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[16]_i_1__1_n_4 ),
        .Q(sect_total_buf_reg[19]),
        .R(ap_rst));
  FDRE \sect_total_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[0]_i_1__1_n_6 ),
        .Q(sect_total_buf_reg[1]),
        .R(ap_rst));
  FDRE \sect_total_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[0]_i_1__1_n_5 ),
        .Q(sect_total_buf_reg[2]),
        .R(ap_rst));
  FDRE \sect_total_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[0]_i_1__1_n_4 ),
        .Q(sect_total_buf_reg[3]),
        .R(ap_rst));
  FDRE \sect_total_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[4]_i_1__1_n_7 ),
        .Q(sect_total_buf_reg[4]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[4]_i_1__1 
       (.CI(\sect_total_buf_reg[0]_i_1__1_n_0 ),
        .CO({\sect_total_buf_reg[4]_i_1__1_n_0 ,\sect_total_buf_reg[4]_i_1__1_n_1 ,\sect_total_buf_reg[4]_i_1__1_n_2 ,\sect_total_buf_reg[4]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[4]_i_1__1_n_4 ,\sect_total_buf_reg[4]_i_1__1_n_5 ,\sect_total_buf_reg[4]_i_1__1_n_6 ,\sect_total_buf_reg[4]_i_1__1_n_7 }),
        .S({\sect_total_buf[4]_i_2__1_n_0 ,\sect_total_buf[4]_i_3__1_n_0 ,\sect_total_buf[4]_i_4__1_n_0 ,\sect_total_buf[4]_i_5__1_n_0 }));
  FDRE \sect_total_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[4]_i_1__1_n_6 ),
        .Q(sect_total_buf_reg[5]),
        .R(ap_rst));
  FDRE \sect_total_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[4]_i_1__1_n_5 ),
        .Q(sect_total_buf_reg[6]),
        .R(ap_rst));
  FDRE \sect_total_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[4]_i_1__1_n_4 ),
        .Q(sect_total_buf_reg[7]),
        .R(ap_rst));
  FDRE \sect_total_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[8]_i_1__1_n_7 ),
        .Q(sect_total_buf_reg[8]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[8]_i_1__1 
       (.CI(\sect_total_buf_reg[4]_i_1__1_n_0 ),
        .CO({\sect_total_buf_reg[8]_i_1__1_n_0 ,\sect_total_buf_reg[8]_i_1__1_n_1 ,\sect_total_buf_reg[8]_i_1__1_n_2 ,\sect_total_buf_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[8]_i_1__1_n_4 ,\sect_total_buf_reg[8]_i_1__1_n_5 ,\sect_total_buf_reg[8]_i_1__1_n_6 ,\sect_total_buf_reg[8]_i_1__1_n_7 }),
        .S({\sect_total_buf[8]_i_2__1_n_0 ,\sect_total_buf[8]_i_3__1_n_0 ,\sect_total_buf[8]_i_4__1_n_0 ,\sect_total_buf[8]_i_5__1_n_0 }));
  FDRE \sect_total_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[8]_i_1__1_n_6 ),
        .Q(sect_total_buf_reg[9]),
        .R(ap_rst));
  FDRE \sect_total_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[0]),
        .Q(sect_total[0]),
        .R(ap_rst));
  FDRE \sect_total_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[10]),
        .Q(sect_total[10]),
        .R(ap_rst));
  FDRE \sect_total_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[11]),
        .Q(sect_total[11]),
        .R(ap_rst));
  FDRE \sect_total_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[12]),
        .Q(sect_total[12]),
        .R(ap_rst));
  FDRE \sect_total_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[13]),
        .Q(sect_total[13]),
        .R(ap_rst));
  FDRE \sect_total_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[14]),
        .Q(sect_total[14]),
        .R(ap_rst));
  FDRE \sect_total_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[15]),
        .Q(sect_total[15]),
        .R(ap_rst));
  FDRE \sect_total_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[16]),
        .Q(sect_total[16]),
        .R(ap_rst));
  FDRE \sect_total_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[17]),
        .Q(sect_total[17]),
        .R(ap_rst));
  FDRE \sect_total_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[18]),
        .Q(sect_total[18]),
        .R(ap_rst));
  FDRE \sect_total_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[19]),
        .Q(sect_total[19]),
        .R(ap_rst));
  FDRE \sect_total_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[1]),
        .Q(sect_total[1]),
        .R(ap_rst));
  FDRE \sect_total_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[2]),
        .Q(sect_total[2]),
        .R(ap_rst));
  FDRE \sect_total_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[3]),
        .Q(sect_total[3]),
        .R(ap_rst));
  FDRE \sect_total_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[4]),
        .Q(sect_total[4]),
        .R(ap_rst));
  FDRE \sect_total_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[5]),
        .Q(sect_total[5]),
        .R(ap_rst));
  FDRE \sect_total_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[6]),
        .Q(sect_total[6]),
        .R(ap_rst));
  FDRE \sect_total_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[7]),
        .Q(sect_total[7]),
        .R(ap_rst));
  FDRE \sect_total_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[8]),
        .Q(sect_total[8]),
        .R(ap_rst));
  FDRE \sect_total_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[9]),
        .Q(sect_total[9]),
        .R(ap_rst));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_110),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(ap_rst));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_109),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(ap_rst));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_108),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(ap_rst));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_107),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(ap_rst));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_106),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(ap_rst));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_105),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(ap_rst));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_104),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(ap_rst));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_103),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(ap_rst));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_102),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(ap_rst));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_101),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(ap_rst));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_100),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(ap_rst));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_99),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(ap_rst));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_98),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(ap_rst));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_97),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(ap_rst));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_96),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(ap_rst));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_95),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(ap_rst));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_94),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(ap_rst));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_93),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(ap_rst));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_92),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(ap_rst));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_91),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(ap_rst));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_118),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(ap_rst));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_90),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(ap_rst));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_89),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(ap_rst));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_88),
        .Q(\start_addr_reg_n_0_[32] ),
        .R(ap_rst));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_87),
        .Q(\start_addr_reg_n_0_[33] ),
        .R(ap_rst));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_86),
        .Q(\start_addr_reg_n_0_[34] ),
        .R(ap_rst));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_85),
        .Q(\start_addr_reg_n_0_[35] ),
        .R(ap_rst));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_84),
        .Q(\start_addr_reg_n_0_[36] ),
        .R(ap_rst));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_83),
        .Q(\start_addr_reg_n_0_[37] ),
        .R(ap_rst));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_82),
        .Q(\start_addr_reg_n_0_[38] ),
        .R(ap_rst));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_81),
        .Q(\start_addr_reg_n_0_[39] ),
        .R(ap_rst));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_117),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(ap_rst));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_80),
        .Q(\start_addr_reg_n_0_[40] ),
        .R(ap_rst));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_79),
        .Q(\start_addr_reg_n_0_[41] ),
        .R(ap_rst));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_78),
        .Q(\start_addr_reg_n_0_[42] ),
        .R(ap_rst));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_77),
        .Q(\start_addr_reg_n_0_[43] ),
        .R(ap_rst));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_76),
        .Q(\start_addr_reg_n_0_[44] ),
        .R(ap_rst));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_75),
        .Q(\start_addr_reg_n_0_[45] ),
        .R(ap_rst));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_74),
        .Q(\start_addr_reg_n_0_[46] ),
        .R(ap_rst));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_73),
        .Q(\start_addr_reg_n_0_[47] ),
        .R(ap_rst));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_72),
        .Q(\start_addr_reg_n_0_[48] ),
        .R(ap_rst));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_71),
        .Q(\start_addr_reg_n_0_[49] ),
        .R(ap_rst));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_116),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(ap_rst));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_70),
        .Q(\start_addr_reg_n_0_[50] ),
        .R(ap_rst));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_69),
        .Q(\start_addr_reg_n_0_[51] ),
        .R(ap_rst));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_68),
        .Q(\start_addr_reg_n_0_[52] ),
        .R(ap_rst));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_67),
        .Q(\start_addr_reg_n_0_[53] ),
        .R(ap_rst));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_66),
        .Q(\start_addr_reg_n_0_[54] ),
        .R(ap_rst));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_65),
        .Q(\start_addr_reg_n_0_[55] ),
        .R(ap_rst));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_64),
        .Q(\start_addr_reg_n_0_[56] ),
        .R(ap_rst));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_63),
        .Q(\start_addr_reg_n_0_[57] ),
        .R(ap_rst));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_62),
        .Q(\start_addr_reg_n_0_[58] ),
        .R(ap_rst));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_61),
        .Q(\start_addr_reg_n_0_[59] ),
        .R(ap_rst));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_115),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(ap_rst));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_60),
        .Q(\start_addr_reg_n_0_[60] ),
        .R(ap_rst));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_59),
        .Q(\start_addr_reg_n_0_[61] ),
        .R(ap_rst));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_58),
        .Q(\start_addr_reg_n_0_[62] ),
        .R(ap_rst));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_57),
        .Q(\start_addr_reg_n_0_[63] ),
        .R(ap_rst));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_114),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(ap_rst));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_113),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(ap_rst));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_112),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(ap_rst));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_111),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(ap_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[0]_i_1 
       (.I0(rs_req_n_118),
        .O(start_to_4k0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[1]_i_1 
       (.I0(rs_req_n_117),
        .O(start_to_4k0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[2]_i_1 
       (.I0(rs_req_n_116),
        .O(start_to_4k0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[3]_i_1 
       (.I0(rs_req_n_115),
        .O(start_to_4k0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[4]_i_1 
       (.I0(rs_req_n_114),
        .O(start_to_4k0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[5]_i_1 
       (.I0(rs_req_n_113),
        .O(start_to_4k0[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[6]_i_1 
       (.I0(rs_req_n_112),
        .O(start_to_4k0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[7]_i_1 
       (.I0(rs_req_n_111),
        .O(start_to_4k0[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[8]_i_1 
       (.I0(rs_req_n_110),
        .O(start_to_4k0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[9]_i_1 
       (.I0(rs_req_n_109),
        .O(start_to_4k0[9]));
  FDRE \start_to_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[0]),
        .Q(start_to_4k[0]),
        .R(ap_rst));
  FDRE \start_to_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[1]),
        .Q(start_to_4k[1]),
        .R(ap_rst));
  FDRE \start_to_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[2]),
        .Q(start_to_4k[2]),
        .R(ap_rst));
  FDRE \start_to_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[3]),
        .Q(start_to_4k[3]),
        .R(ap_rst));
  FDRE \start_to_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[4]),
        .Q(start_to_4k[4]),
        .R(ap_rst));
  FDRE \start_to_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[5]),
        .Q(start_to_4k[5]),
        .R(ap_rst));
  FDRE \start_to_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[6]),
        .Q(start_to_4k[6]),
        .R(ap_rst));
  FDRE \start_to_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[7]),
        .Q(start_to_4k[7]),
        .R(ap_rst));
  FDRE \start_to_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[8]),
        .Q(start_to_4k[8]),
        .R(ap_rst));
  FDRE \start_to_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[9]),
        .Q(start_to_4k[9]),
        .R(ap_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo
   (\fifo_depth_gt1_gen.full_n_reg_0 ,
    if_empty_n_0,
    D,
    Q,
    \fifo_depth_gt1_gen.full_n_reg_1 ,
    ap_rst,
    ap_clk,
    in,
    wrsp_ready,
    tmp_valid_reg,
    tmp_valid_reg_0,
    AWREADY_Dummy);
  output \fifo_depth_gt1_gen.full_n_reg_0 ;
  output if_empty_n_0;
  output [0:0]D;
  output [63:0]Q;
  output \fifo_depth_gt1_gen.full_n_reg_1 ;
  input ap_rst;
  input ap_clk;
  input [63:0]in;
  input wrsp_ready;
  input tmp_valid_reg;
  input tmp_valid_reg_0;
  input AWREADY_Dummy;

  wire AWREADY_Dummy;
  wire [0:0]D;
  wire [63:0]Q;
  wire ap_clk;
  wire ap_rst;
  wire dout_vld_i_1__13_n_0;
  wire empty_n;
  wire empty_n_0;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_1 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__19_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[1]_i_1__19_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[2]_i_2__1_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ;
  wire \fifo_srl_gen.raddr[0]_i_1__0_n_0 ;
  wire \fifo_srl_gen.raddr[1]_i_1__0_n_0 ;
  wire full_n0_in;
  wire if_empty_n_0;
  wire [63:0]in;
  wire [1:0]raddr;
  wire re;
  wire tmp_valid_reg;
  wire tmp_valid_reg_0;
  wire wrsp_ready;

  LUT6 #(
    .INIT(64'hBFAAAAAAFFFFAAAA)) 
    dout_vld_i_1__13
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(AWREADY_Dummy),
        .I2(tmp_valid_reg_0),
        .I3(tmp_valid_reg),
        .I4(if_empty_n_0),
        .I5(wrsp_ready),
        .O(dout_vld_i_1__13_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__13_n_0),
        .Q(if_empty_n_0),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF40FFFF)) 
    \fifo_depth_gt1_gen.empty_n_i_1__13 
       (.I0(re),
        .I1(in[63]),
        .I2(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .O(empty_n));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(empty_n),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'h6A6A6A2A6A6A6A6A)) 
    \fifo_depth_gt1_gen.full_n_i_1__14 
       (.I0(re),
        .I1(in[63]),
        .I2(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .O(full_n0_in));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(full_n0_in),
        .Q(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .S(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__19 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'hF70808F7)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__19 
       (.I0(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I1(in[63]),
        .I2(re),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__19_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__11 
       (.I0(in[63]),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(re),
        .O(empty_n_0));
  LUT6 #(
    .INIT(64'hEEEE7EEE11118111)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_2__1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I3(in[63]),
        .I4(re),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[2]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__19_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__19_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(\fifo_depth_gt1_gen.mOutPtr[2]_i_2__1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl \fifo_srl_gen.U_ffo_srl 
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (if_empty_n_0),
        .\fifo_depth_gt1_gen.dout_reg[0]_1 (\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_2 (\fifo_depth_gt1_gen.full_n_reg_0 ),
        .\fifo_depth_gt1_gen.full_n_reg (\fifo_depth_gt1_gen.full_n_reg_1 ),
        .in(in),
        .raddr(raddr),
        .re(re),
        .tmp_valid_reg(tmp_valid_reg),
        .tmp_valid_reg_0(tmp_valid_reg_0),
        .wrsp_ready(wrsp_ready));
  LUT6 #(
    .INIT(64'hC07FC07F3F800080)) 
    \fifo_srl_gen.raddr[0]_i_1__0 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(in[63]),
        .I3(re),
        .I4(raddr[1]),
        .I5(raddr[0]),
        .O(\fifo_srl_gen.raddr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA68A8A8AAA8A8A8A)) 
    \fifo_srl_gen.raddr[1]_i_1__0 
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(re),
        .I3(in[63]),
        .I4(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I5(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .O(\fifo_srl_gen.raddr[1]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.raddr[0]_i_1__0_n_0 ),
        .Q(raddr[0]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.raddr[1]_i_1__0_n_0 ),
        .Q(raddr[1]),
        .R(ap_rst));
endmodule

(* ORIG_REF_NAME = "Pooling_gmem2_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized10
   (\fifo_depth_gt1_gen.dout_reg[0] ,
    wrsp_ready,
    wrsp_valid,
    E,
    \fifo_depth_gt1_gen.dout_reg[0]_0 ,
    p_2_in,
    we,
    Q,
    ap_clk,
    ap_rst,
    if_empty_n_0,
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ,
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_1 ,
    AWREADY_Dummy,
    last_resp,
    dout_vld_reg_0,
    dout_vld_reg_1,
    re,
    need_wrsp);
  output \fifo_depth_gt1_gen.dout_reg[0] ;
  output wrsp_ready;
  output wrsp_valid;
  output [0:0]E;
  output [0:0]\fifo_depth_gt1_gen.dout_reg[0]_0 ;
  output p_2_in;
  input we;
  input [0:0]Q;
  input ap_clk;
  input ap_rst;
  input if_empty_n_0;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0]_1 ;
  input AWREADY_Dummy;
  input last_resp;
  input [0:0]dout_vld_reg_0;
  input dout_vld_reg_1;
  input re;
  input need_wrsp;

  wire AWREADY_Dummy;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n;
  wire \fifo_depth_gt1_gen.dout_reg[0] ;
  wire [0:0]\fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__13_n_0 ;
  wire [4:0]\fifo_depth_gt1_gen.mOutPtr_reg ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0]_1 ;
  wire \fifo_srl_gen.U_ffo_srl_n_10 ;
  wire \fifo_srl_gen.U_ffo_srl_n_11 ;
  wire \fifo_srl_gen.U_ffo_srl_n_14 ;
  wire \fifo_srl_gen.U_ffo_srl_n_2 ;
  wire \fifo_srl_gen.U_ffo_srl_n_3 ;
  wire \fifo_srl_gen.U_ffo_srl_n_8 ;
  wire \fifo_srl_gen.U_ffo_srl_n_9 ;
  wire \fifo_srl_gen.raddr1__1 ;
  wire \fifo_srl_gen.raddr[0]_i_1__8_n_0 ;
  wire [3:0]\fifo_srl_gen.raddr_reg ;
  wire if_empty_n_0;
  wire last_resp;
  wire need_wrsp;
  wire [4:1]p_0_in;
  wire p_2_in;
  wire re;
  wire we;
  wire wrsp_ready;
  wire wrsp_valid;

  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.U_ffo_srl_n_14 ),
        .Q(wrsp_valid),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_srl_gen.U_ffo_srl_n_3 ),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(ap_rst));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_srl_gen.U_ffo_srl_n_2 ),
        .Q(wrsp_ready),
        .S(ap_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__13 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__13_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__13_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in[1]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in[2]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in[3]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in[4]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl__parameterized5 \fifo_srl_gen.U_ffo_srl 
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(p_0_in),
        .E(empty_n),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .dout_vld_reg(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .dout_vld_reg_0(dout_vld_reg_0),
        .dout_vld_reg_1(dout_vld_reg_1),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (\fifo_depth_gt1_gen.dout_reg[0] ),
        .\fifo_depth_gt1_gen.dout_reg[0]_1 (\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_2 (\fifo_srl_gen.raddr_reg ),
        .\fifo_depth_gt1_gen.empty_n_reg (\fifo_srl_gen.U_ffo_srl_n_11 ),
        .\fifo_depth_gt1_gen.empty_n_reg_0 (\fifo_srl_gen.U_ffo_srl_n_14 ),
        .\fifo_depth_gt1_gen.empty_n_reg_1 (\fifo_depth_gt1_gen.mOutPtr_reg ),
        .\fifo_depth_gt1_gen.empty_n_reg_2 (wrsp_valid),
        .\fifo_depth_gt1_gen.full_n_reg (\fifo_srl_gen.U_ffo_srl_n_2 ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0] (\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 (\fifo_depth_gt1_gen.mOutPtr_reg[0]_1 ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[1] (\fifo_srl_gen.U_ffo_srl_n_3 ),
        .\fifo_srl_gen.raddr1__1 (\fifo_srl_gen.raddr1__1 ),
        .\fifo_srl_gen.raddr_reg[0] (wrsp_ready),
        .\fifo_srl_gen.raddr_reg[0]_0 (E),
        .\fifo_srl_gen.raddr_reg[1] ({\fifo_srl_gen.U_ffo_srl_n_8 ,\fifo_srl_gen.U_ffo_srl_n_9 ,\fifo_srl_gen.U_ffo_srl_n_10 }),
        .if_empty_n_0(if_empty_n_0),
        .last_resp(last_resp),
        .need_wrsp(need_wrsp),
        .p_2_in(p_2_in),
        .re(re),
        .we(we));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_srl_gen.raddr[0]_i_1__8 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_srl_gen.raddr[3]_i_3__8 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .I1(\fifo_srl_gen.raddr_reg [1]),
        .I2(\fifo_srl_gen.raddr_reg [3]),
        .I3(\fifo_srl_gen.raddr_reg [2]),
        .O(\fifo_srl_gen.raddr1__1 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_11 ),
        .D(\fifo_srl_gen.raddr[0]_i_1__8_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [0]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_11 ),
        .D(\fifo_srl_gen.U_ffo_srl_n_10 ),
        .Q(\fifo_srl_gen.raddr_reg [1]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_11 ),
        .D(\fifo_srl_gen.U_ffo_srl_n_9 ),
        .Q(\fifo_srl_gen.raddr_reg [2]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_11 ),
        .D(\fifo_srl_gen.U_ffo_srl_n_8 ),
        .Q(\fifo_srl_gen.raddr_reg [3]),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'h88080808)) 
    \tmp_addr[63]_i_1__1 
       (.I0(wrsp_ready),
        .I1(if_empty_n_0),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg[0]_1 ),
        .I4(AWREADY_Dummy),
        .O(E));
endmodule

(* ORIG_REF_NAME = "Pooling_gmem2_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized10_3
   (last_resp,
    ost_resp_ready,
    dout_vld_reg_0,
    sel,
    ost_ctrl_info,
    ap_clk,
    ap_rst,
    Q,
    p_2_in,
    ost_ctrl_valid,
    wrsp_type,
    ursp_ready);
  output last_resp;
  output ost_resp_ready;
  output dout_vld_reg_0;
  input sel;
  input ost_ctrl_info;
  input ap_clk;
  input ap_rst;
  input [0:0]Q;
  input p_2_in;
  input ost_ctrl_valid;
  input wrsp_type;
  input ursp_ready;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst;
  wire dout_vld_reg_0;
  wire empty_n;
  wire \fifo_depth_gt1_gen.empty_n_i_2__7_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__13_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__14_n_0 ;
  wire [4:0]\fifo_depth_gt1_gen.mOutPtr_reg ;
  wire \fifo_srl_gen.U_ffo_srl_n_1 ;
  wire \fifo_srl_gen.U_ffo_srl_n_2 ;
  wire \fifo_srl_gen.U_ffo_srl_n_3 ;
  wire \fifo_srl_gen.raddr1__5 ;
  wire \fifo_srl_gen.raddr[0]_i_1__12_n_0 ;
  wire \fifo_srl_gen.raddr[1]_i_1__10_n_0 ;
  wire \fifo_srl_gen.raddr[2]_i_1__10_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_2__10_n_0 ;
  wire [3:0]\fifo_srl_gen.raddr_reg ;
  wire last_resp;
  wire ost_ctrl_info;
  wire ost_ctrl_valid;
  wire ost_resp_ready;
  wire [4:1]p_0_in__0;
  wire p_2_in;
  wire pop__1;
  wire sel;
  wire ursp_ready;
  wire wrsp_type;

  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.U_ffo_srl_n_3 ),
        .Q(dout_vld_reg_0),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'h5DDDA222A222A222)) 
    \fifo_depth_gt1_gen.empty_n_i_1__18 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(dout_vld_reg_0),
        .I2(Q),
        .I3(p_2_in),
        .I4(ost_ctrl_valid),
        .I5(ost_resp_ready),
        .O(empty_n));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \fifo_depth_gt1_gen.empty_n_i_2__7 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .O(\fifo_depth_gt1_gen.empty_n_i_2__7_n_0 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \fifo_depth_gt1_gen.empty_n_i_3__6 
       (.I0(ost_ctrl_valid),
        .I1(ost_resp_ready),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(dout_vld_reg_0),
        .I4(Q),
        .I5(p_2_in),
        .O(pop__1));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.empty_n_i_2__7_n_0 ),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \fifo_depth_gt1_gen.full_n_i_2__13 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I1(pop__1),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(\fifo_depth_gt1_gen.full_n_i_2__13_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_srl_gen.U_ffo_srl_n_1 ),
        .Q(ost_resp_ready),
        .S(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__14 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__16 
       (.I0(pop__1),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__16 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I2(pop__1),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__13 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I3(pop__1),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .O(p_0_in__0[3]));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__13 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .O(p_0_in__0[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__14_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in__0[1]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in__0[2]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in__0[3]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in__0[4]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl__parameterized5_4 \fifo_srl_gen.U_ffo_srl 
       (.E(\fifo_srl_gen.U_ffo_srl_n_2 ),
        .Q(\fifo_srl_gen.raddr_reg ),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .dout_vld_reg(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .dout_vld_reg_0(Q),
        .dout_vld_reg_1(dout_vld_reg_0),
        .\fifo_depth_gt1_gen.empty_n_reg (\fifo_srl_gen.U_ffo_srl_n_3 ),
        .\fifo_depth_gt1_gen.full_n_reg (\fifo_srl_gen.U_ffo_srl_n_1 ),
        .\fifo_depth_gt1_gen.full_n_reg_0 (\fifo_depth_gt1_gen.full_n_i_2__13_n_0 ),
        .\fifo_srl_gen.raddr1__5 (\fifo_srl_gen.raddr1__5 ),
        .\fifo_srl_gen.raddr_reg[0] (ost_resp_ready),
        .last_resp(last_resp),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_valid(ost_ctrl_valid),
        .sel(sel),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_srl_gen.raddr[0]_i_1__12 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[0]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \fifo_srl_gen.raddr[1]_i_1__10 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(pop__1),
        .I3(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[1]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \fifo_srl_gen.raddr[2]_i_1__10 
       (.I0(pop__1),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(\fifo_srl_gen.raddr_reg [0]),
        .I3(\fifo_srl_gen.raddr_reg [2]),
        .I4(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[2]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \fifo_srl_gen.raddr[3]_i_2__10 
       (.I0(\fifo_srl_gen.raddr_reg [1]),
        .I1(pop__1),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(\fifo_srl_gen.raddr_reg [0]),
        .I4(\fifo_srl_gen.raddr_reg [3]),
        .I5(\fifo_srl_gen.raddr_reg [2]),
        .O(\fifo_srl_gen.raddr[3]_i_2__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_srl_gen.raddr[3]_i_3__12 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .I1(\fifo_srl_gen.raddr_reg [1]),
        .I2(\fifo_srl_gen.raddr_reg [3]),
        .I3(\fifo_srl_gen.raddr_reg [2]),
        .O(\fifo_srl_gen.raddr1__5 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_2 ),
        .D(\fifo_srl_gen.raddr[0]_i_1__12_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [0]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_2 ),
        .D(\fifo_srl_gen.raddr[1]_i_1__10_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [1]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_2 ),
        .D(\fifo_srl_gen.raddr[2]_i_1__10_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [2]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_2 ),
        .D(\fifo_srl_gen.raddr[3]_i_2__10_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [3]),
        .R(ap_rst));
endmodule

(* ORIG_REF_NAME = "Pooling_gmem2_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized12
   (ursp_ready,
    gmem2_BVALID,
    re,
    ap_rst,
    E,
    ap_clk,
    last_resp,
    \fifo_depth_gt1_gen.full_n_reg_0 ,
    wrsp_type,
    wrsp_valid,
    dout_vld_reg_0,
    gmem1_BVALID);
  output ursp_ready;
  output gmem2_BVALID;
  output re;
  input ap_rst;
  input [0:0]E;
  input ap_clk;
  input last_resp;
  input [0:0]\fifo_depth_gt1_gen.full_n_reg_0 ;
  input wrsp_type;
  input wrsp_valid;
  input [0:0]dout_vld_reg_0;
  input gmem1_BVALID;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst;
  wire dout_vld_i_1__17_n_0;
  wire [0:0]dout_vld_reg_0;
  wire \fifo_depth_gt1_gen.empty_n_i_1__17_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_1__21_n_0 ;
  wire [0:0]\fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__21_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[1]_i_1__20_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[2]_i_2__2_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[2]_i_4__0_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ;
  wire gmem1_BVALID;
  wire gmem2_BVALID;
  wire last_resp;
  wire re;
  wire ursp_ready;
  wire wrsp_type;
  wire wrsp_valid;

  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'hAEEE)) 
    dout_vld_i_1__17
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(gmem2_BVALID),
        .I2(gmem1_BVALID),
        .I3(dout_vld_reg_0),
        .O(dout_vld_i_1__17_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__17_n_0),
        .Q(gmem2_BVALID),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \fifo_depth_gt1_gen.empty_n_i_1__17 
       (.I0(\fifo_depth_gt1_gen.mOutPtr[2]_i_4__0_n_0 ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .O(\fifo_depth_gt1_gen.empty_n_i_1__17_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_depth_gt1_gen.empty_n_i_1__17_n_0 ),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(ap_rst));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \fifo_depth_gt1_gen.full_n_i_1__21 
       (.I0(\fifo_depth_gt1_gen.mOutPtr[2]_i_4__0_n_0 ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .O(\fifo_depth_gt1_gen.full_n_i_1__21_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_depth_gt1_gen.full_n_i_1__21_n_0 ),
        .Q(ursp_ready),
        .S(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__21 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__20 
       (.I0(\fifo_depth_gt1_gen.mOutPtr[2]_i_4__0_n_0 ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_2__2 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr[2]_i_4__0_n_0 ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[2]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_3__0 
       (.I0(dout_vld_reg_0),
        .I1(gmem1_BVALID),
        .I2(gmem2_BVALID),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .O(re));
  LUT6 #(
    .INIT(64'hBFAAFFFFFFFFFFFF)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_4__0 
       (.I0(re),
        .I1(last_resp),
        .I2(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I3(wrsp_type),
        .I4(wrsp_valid),
        .I5(ursp_ready),
        .O(\fifo_depth_gt1_gen.mOutPtr[2]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__21_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__20_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_depth_gt1_gen.mOutPtr[2]_i_2__2_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .R(ap_rst));
endmodule

(* ORIG_REF_NAME = "Pooling_gmem2_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized16
   (if_full_n_0,
    dout_vld_reg_0,
    re,
    E,
    \bus_wide_gen.data_valid_reg ,
    dout_vld_reg_1,
    WVALID_Dummy_reg,
    SR,
    ap_rst,
    ap_clk,
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ,
    ost_resp_ready,
    AWREADY_Dummy_1,
    AWVALID_Dummy,
    ost_ctrl_valid,
    pop__1,
    \fifo_depth_gt1_gen.dout_reg[3] ,
    Q,
    WVALID_Dummy,
    WLAST_Dummy_reg,
    WLAST_Dummy_reg_0,
    p_32_in,
    WLAST_Dummy_reg_1,
    ap_rst_n,
    sel,
    in);
  output if_full_n_0;
  output dout_vld_reg_0;
  output re;
  output [0:0]E;
  output \bus_wide_gen.data_valid_reg ;
  output dout_vld_reg_1;
  output WVALID_Dummy_reg;
  output [0:0]SR;
  input ap_rst;
  input ap_clk;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  input ost_resp_ready;
  input AWREADY_Dummy_1;
  input AWVALID_Dummy;
  input ost_ctrl_valid;
  input pop__1;
  input \fifo_depth_gt1_gen.dout_reg[3] ;
  input [5:0]Q;
  input WVALID_Dummy;
  input WLAST_Dummy_reg;
  input WLAST_Dummy_reg_0;
  input p_32_in;
  input WLAST_Dummy_reg_1;
  input ap_rst_n;
  input sel;
  input [3:0]in;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy;
  wire [0:0]E;
  wire [5:0]Q;
  wire [0:0]SR;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WLAST_Dummy_reg_1;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire \bus_wide_gen.data_valid_reg ;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n;
  wire empty_n_0;
  wire \fifo_depth_gt1_gen.dout_reg[3] ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__12_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__17_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[1]_i_1__14_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[2]_i_1__13_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[3]_i_1__11_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[4]_i_2__4_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ;
  wire \fifo_srl_gen.U_ffo_srl_n_3 ;
  wire \fifo_srl_gen.U_ffo_srl_n_4 ;
  wire \fifo_srl_gen.raddr1__2 ;
  wire \fifo_srl_gen.raddr[0]_i_1__9_n_0 ;
  wire \fifo_srl_gen.raddr[1]_i_1__8_n_0 ;
  wire \fifo_srl_gen.raddr[2]_i_1__8_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_2__8_n_0 ;
  wire [3:0]\fifo_srl_gen.raddr_reg ;
  wire full_n0;
  wire if_full_n_0;
  wire [3:0]in;
  wire ost_ctrl_valid;
  wire ost_resp_ready;
  wire p_32_in;
  wire pop__1;
  wire re;
  wire sel;

  LUT4 #(
    .INIT(16'h88F8)) 
    WVALID_Dummy_i_1__0
       (.I0(dout_vld_reg_0),
        .I1(WVALID_Dummy),
        .I2(WLAST_Dummy_reg),
        .I3(WLAST_Dummy_reg_0),
        .O(dout_vld_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'hAEAEEEAE)) 
    \bus_wide_gen.data_valid_i_1__1 
       (.I0(p_32_in),
        .I1(WVALID_Dummy),
        .I2(dout_vld_reg_0),
        .I3(WLAST_Dummy_reg),
        .I4(WLAST_Dummy_reg_0),
        .O(\bus_wide_gen.data_valid_reg ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \data_buf[31]_i_1 
       (.I0(WVALID_Dummy),
        .I1(dout_vld_reg_0),
        .I2(WLAST_Dummy_reg),
        .I3(WLAST_Dummy_reg_0),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.U_ffo_srl_n_4 ),
        .Q(dout_vld_reg_0),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \fifo_depth_gt1_gen.empty_n_i_1__15 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(empty_n));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(empty_n),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \fifo_depth_gt1_gen.full_n_i_2__12 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I1(pop__1),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.full_n_i_2__12_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(full_n0),
        .Q(if_full_n_0),
        .S(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__17 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__14 
       (.I0(pop__1),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__13 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(pop__1),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__11 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I3(pop__1),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_2__4 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[4]_i_2__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__17_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__14_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__13_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__11_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(\fifo_depth_gt1_gen.mOutPtr[4]_i_2__4_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl__parameterized11 \fifo_srl_gen.U_ffo_srl 
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy(AWVALID_Dummy),
        .E(empty_n_0),
        .Q(Q),
        .SR(SR),
        .WLAST_Dummy_reg(WLAST_Dummy_reg),
        .WLAST_Dummy_reg_0(WLAST_Dummy_reg_0),
        .WLAST_Dummy_reg_1(WLAST_Dummy_reg_1),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .dout_vld_reg(re),
        .dout_vld_reg_0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .dout_vld_reg_1(dout_vld_reg_0),
        .\fifo_depth_gt1_gen.dout_reg[3]_0 (\fifo_depth_gt1_gen.dout_reg[3] ),
        .\fifo_depth_gt1_gen.dout_reg[3]_1 (\fifo_srl_gen.raddr_reg ),
        .\fifo_depth_gt1_gen.empty_n_reg (\fifo_srl_gen.U_ffo_srl_n_3 ),
        .\fifo_depth_gt1_gen.empty_n_reg_0 (\fifo_srl_gen.U_ffo_srl_n_4 ),
        .\fifo_depth_gt1_gen.full_n_reg (\fifo_depth_gt1_gen.full_n_i_2__12_n_0 ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0] (\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .\fifo_srl_gen.raddr1__2 (\fifo_srl_gen.raddr1__2 ),
        .\fifo_srl_gen.raddr_reg[0] (if_full_n_0),
        .full_n0(full_n0),
        .in(in),
        .ost_ctrl_valid(ost_ctrl_valid),
        .ost_resp_ready(ost_resp_ready),
        .sel(sel));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_srl_gen.raddr[0]_i_1__9 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \fifo_srl_gen.raddr[1]_i_1__8 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(pop__1),
        .I3(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[1]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \fifo_srl_gen.raddr[2]_i_1__8 
       (.I0(pop__1),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(\fifo_srl_gen.raddr_reg [0]),
        .I3(\fifo_srl_gen.raddr_reg [2]),
        .I4(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[2]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \fifo_srl_gen.raddr[3]_i_2__8 
       (.I0(\fifo_srl_gen.raddr_reg [1]),
        .I1(pop__1),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(\fifo_srl_gen.raddr_reg [0]),
        .I4(\fifo_srl_gen.raddr_reg [3]),
        .I5(\fifo_srl_gen.raddr_reg [2]),
        .O(\fifo_srl_gen.raddr[3]_i_2__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_srl_gen.raddr[3]_i_3__9 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .I1(\fifo_srl_gen.raddr_reg [1]),
        .I2(\fifo_srl_gen.raddr_reg [3]),
        .I3(\fifo_srl_gen.raddr_reg [2]),
        .O(\fifo_srl_gen.raddr1__2 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_3 ),
        .D(\fifo_srl_gen.raddr[0]_i_1__9_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [0]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_3 ),
        .D(\fifo_srl_gen.raddr[1]_i_1__8_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [1]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_3 ),
        .D(\fifo_srl_gen.raddr[2]_i_1__8_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [2]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_3 ),
        .D(\fifo_srl_gen.raddr[3]_i_2__8_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [3]),
        .R(ap_rst));
endmodule

(* ORIG_REF_NAME = "Pooling_gmem2_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized18
   (\fifo_depth_gt1_gen.full_n_reg_0 ,
    if_empty_n_0,
    Q,
    ap_rst,
    ap_clk,
    AWVALID_Dummy,
    \aggressive_gen.req_en ,
    \aggressive_gen.rs_req_ready ,
    in);
  output \fifo_depth_gt1_gen.full_n_reg_0 ;
  output if_empty_n_0;
  output [65:0]Q;
  input ap_rst;
  input ap_clk;
  input AWVALID_Dummy;
  input \aggressive_gen.req_en ;
  input \aggressive_gen.rs_req_ready ;
  input [65:0]in;

  wire AWVALID_Dummy;
  wire [65:0]Q;
  wire \aggressive_gen.req_en ;
  wire \aggressive_gen.rs_req_ready ;
  wire ap_clk;
  wire ap_rst;
  wire dout_vld_i_1__19_n_0;
  wire empty_n;
  wire \fifo_depth_gt1_gen.empty_n_i_1__19_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_1__19_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__17_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__16_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[1]_i_1__17_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[2]_i_1__17_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[3]_i_1__14_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[4]_i_2__6_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ;
  wire \fifo_srl_gen.raddr[0]_i_1__10_n_0 ;
  wire \fifo_srl_gen.raddr[1]_i_1__11_n_0 ;
  wire \fifo_srl_gen.raddr[2]_i_1__11_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_1__11_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_2__11_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_3__10_n_0 ;
  wire [3:0]\fifo_srl_gen.raddr_reg ;
  wire if_empty_n_0;
  wire [65:0]in;
  wire pop__1;
  wire re;
  wire we;

  LUT4 #(
    .INIT(16'hAEEE)) 
    dout_vld_i_1__19
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(if_empty_n_0),
        .I2(\aggressive_gen.rs_req_ready ),
        .I3(\aggressive_gen.req_en ),
        .O(dout_vld_i_1__19_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__19_n_0),
        .Q(if_empty_n_0),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \fifo_depth_gt1_gen.empty_n_i_1__19 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.empty_n_i_1__19_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.empty_n_i_1__19_n_0 ),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'h6666666646666666)) 
    \fifo_depth_gt1_gen.full_n_i_1__19 
       (.I0(we),
        .I1(re),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I5(\fifo_depth_gt1_gen.full_n_i_2__17_n_0 ),
        .O(\fifo_depth_gt1_gen.full_n_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \fifo_depth_gt1_gen.full_n_i_2__17 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.full_n_i_2__17_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.full_n_i_1__19_n_0 ),
        .Q(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .S(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__16 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__17 
       (.I0(re),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(AWVALID_Dummy),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__17_n_0 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__17 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(re),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I4(AWVALID_Dummy),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__17_n_0 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__14 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I3(re),
        .I4(we),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__14_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__14 
       (.I0(re),
        .I1(AWVALID_Dummy),
        .I2(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .O(empty_n));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_2__6 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[4]_i_2__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_3__6 
       (.I0(AWVALID_Dummy),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(re),
        .O(pop__1));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__16_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__17_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__17_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__14_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[4]_i_2__6_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl__parameterized13 \fifo_srl_gen.U_ffo_srl 
       (.AWVALID_Dummy(AWVALID_Dummy),
        .Q(\fifo_srl_gen.raddr_reg ),
        .\aggressive_gen.req_en (\aggressive_gen.req_en ),
        .\aggressive_gen.rs_req_ready (\aggressive_gen.rs_req_ready ),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .\fifo_depth_gt1_gen.dout_reg[2]_0 (\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .\fifo_depth_gt1_gen.dout_reg[67]_0 (Q),
        .\fifo_depth_gt1_gen.dout_reg[67]_1 (\fifo_depth_gt1_gen.full_n_reg_0 ),
        .if_empty_n_0(if_empty_n_0),
        .in(in),
        .re(re),
        .we(we));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_srl_gen.raddr[0]_i_1__10 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[0]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \fifo_srl_gen.raddr[1]_i_1__11 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(AWVALID_Dummy),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I4(re),
        .I5(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[1]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \fifo_srl_gen.raddr[2]_i_1__11 
       (.I0(re),
        .I1(we),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(\fifo_srl_gen.raddr_reg [0]),
        .I4(\fifo_srl_gen.raddr_reg [2]),
        .I5(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[2]_i_1__11_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAC000)) 
    \fifo_srl_gen.raddr[3]_i_1__11 
       (.I0(\fifo_srl_gen.raddr[3]_i_3__10_n_0 ),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(AWVALID_Dummy),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I4(re),
        .O(\fifo_srl_gen.raddr[3]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \fifo_srl_gen.raddr[3]_i_2__11 
       (.I0(\fifo_srl_gen.raddr_reg [1]),
        .I1(pop__1),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(\fifo_srl_gen.raddr_reg [0]),
        .I4(\fifo_srl_gen.raddr_reg [3]),
        .I5(\fifo_srl_gen.raddr_reg [2]),
        .O(\fifo_srl_gen.raddr[3]_i_2__11_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFEFFFEFFFE)) 
    \fifo_srl_gen.raddr[3]_i_3__10 
       (.I0(\fifo_srl_gen.raddr_reg [2]),
        .I1(\fifo_srl_gen.raddr_reg [3]),
        .I2(\fifo_srl_gen.raddr_reg [1]),
        .I3(\fifo_srl_gen.raddr_reg [0]),
        .I4(AWVALID_Dummy),
        .I5(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .O(\fifo_srl_gen.raddr[3]_i_3__10_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__11_n_0 ),
        .D(\fifo_srl_gen.raddr[0]_i_1__10_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [0]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__11_n_0 ),
        .D(\fifo_srl_gen.raddr[1]_i_1__11_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [1]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__11_n_0 ),
        .D(\fifo_srl_gen.raddr[2]_i_1__11_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [2]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__11_n_0 ),
        .D(\fifo_srl_gen.raddr[3]_i_2__11_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [3]),
        .R(ap_rst));
endmodule

(* ORIG_REF_NAME = "Pooling_gmem2_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized20
   (\fifo_depth_gt1_gen.full_n_reg_0 ,
    \len_cnt_reg[7] ,
    \bus_wide_gen.ready_for_data__0 ,
    D,
    \aggressive_gen.req_en ,
    m_axi_gmem2_WVALID,
    E,
    \fifo_depth_gt1_gen.dout_reg[36] ,
    dout_vld_reg_0,
    dout_vld_reg_1,
    ap_rst,
    ap_clk,
    Q,
    \aggressive_gen.last_cnt_reg[1] ,
    if_empty_n,
    WVALID_Dummy,
    \aggressive_gen.last_cnt_reg[4] ,
    \aggressive_gen.flying_req_reg ,
    \aggressive_gen.flying_req_reg_0 ,
    m_axi_gmem2_WREADY,
    in,
    if_empty_n_0,
    \aggressive_gen.rs_req_ready );
  output \fifo_depth_gt1_gen.full_n_reg_0 ;
  output \len_cnt_reg[7] ;
  output \bus_wide_gen.ready_for_data__0 ;
  output [3:0]D;
  output \aggressive_gen.req_en ;
  output m_axi_gmem2_WVALID;
  output [0:0]E;
  output [36:0]\fifo_depth_gt1_gen.dout_reg[36] ;
  output [0:0]dout_vld_reg_0;
  output dout_vld_reg_1;
  input ap_rst;
  input ap_clk;
  input [1:0]Q;
  input \aggressive_gen.last_cnt_reg[1] ;
  input if_empty_n;
  input WVALID_Dummy;
  input [4:0]\aggressive_gen.last_cnt_reg[4] ;
  input \aggressive_gen.flying_req_reg ;
  input \aggressive_gen.flying_req_reg_0 ;
  input m_axi_gmem2_WREADY;
  input [36:0]in;
  input if_empty_n_0;
  input \aggressive_gen.rs_req_ready ;

  wire [3:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire WVALID_Dummy;
  wire \aggressive_gen.data_en ;
  wire \aggressive_gen.fifo_valid ;
  wire \aggressive_gen.flying_req_reg ;
  wire \aggressive_gen.flying_req_reg_0 ;
  wire \aggressive_gen.last_cnt_reg[1] ;
  wire [4:0]\aggressive_gen.last_cnt_reg[4] ;
  wire \aggressive_gen.req_en ;
  wire \aggressive_gen.rs_req_ready ;
  wire ap_clk;
  wire ap_rst;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire dout_vld_i_1__20_n_0;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n;
  wire [36:0]\fifo_depth_gt1_gen.dout_reg[36] ;
  wire \fifo_depth_gt1_gen.empty_n_i_1__20_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_1__20_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__14_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__15_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[1]_i_1__18_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[2]_i_1__18_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[3]_i_1__15_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[4]_i_2__7_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ;
  wire \fifo_srl_gen.raddr[0]_i_1__11_n_0 ;
  wire \fifo_srl_gen.raddr[1]_i_1__12_n_0 ;
  wire \fifo_srl_gen.raddr[2]_i_1__12_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_1__12_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_2__12_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_3__11_n_0 ;
  wire [3:0]\fifo_srl_gen.raddr_reg ;
  wire if_empty_n;
  wire if_empty_n_0;
  wire [36:0]in;
  wire \len_cnt_reg[7] ;
  wire m_axi_gmem2_WREADY;
  wire m_axi_gmem2_WVALID;
  wire pop__1;
  wire re;
  wire we;

  LUT4 #(
    .INIT(16'hB0FF)) 
    \bus_wide_gen.data_gen[0].data_buf[15]_i_3 
       (.I0(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I1(\aggressive_gen.last_cnt_reg[1] ),
        .I2(if_empty_n),
        .I3(WVALID_Dummy),
        .O(\bus_wide_gen.ready_for_data__0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__20
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(\aggressive_gen.fifo_valid ),
        .I2(\aggressive_gen.data_en ),
        .I3(\aggressive_gen.flying_req_reg ),
        .I4(m_axi_gmem2_WREADY),
        .O(dout_vld_i_1__20_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__20_n_0),
        .Q(\aggressive_gen.fifo_valid ),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \fifo_depth_gt1_gen.empty_n_i_1__20 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.empty_n_i_1__20_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.empty_n_i_1__20_n_0 ),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(ap_rst));
  LUT4 #(
    .INIT(16'h7800)) 
    \fifo_depth_gt1_gen.full_n_i_1__20 
       (.I0(\aggressive_gen.last_cnt_reg[1] ),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(re),
        .I3(\fifo_depth_gt1_gen.full_n_i_2__14_n_0 ),
        .O(\fifo_depth_gt1_gen.full_n_i_1__20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \fifo_depth_gt1_gen.full_n_i_2__14 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I1(pop__1),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.full_n_i_2__14_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.full_n_i_1__20_n_0 ),
        .Q(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .S(ap_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__15 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__18 
       (.I0(re),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(\aggressive_gen.last_cnt_reg[1] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__18_n_0 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__18 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(re),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I4(\aggressive_gen.last_cnt_reg[1] ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__18_n_0 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__15 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I3(re),
        .I4(we),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__15_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__15 
       (.I0(re),
        .I1(\aggressive_gen.last_cnt_reg[1] ),
        .I2(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .O(empty_n));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_2__7 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[4]_i_2__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_3__7 
       (.I0(\aggressive_gen.last_cnt_reg[1] ),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(re),
        .O(pop__1));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__15_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__18_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__18_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__15_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[4]_i_2__7_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl__parameterized15 \fifo_srl_gen.U_ffo_srl 
       (.D(D),
        .E(E),
        .Q(Q),
        .WVALID_Dummy(WVALID_Dummy),
        .\aggressive_gen.data_en (\aggressive_gen.data_en ),
        .\aggressive_gen.fifo_valid (\aggressive_gen.fifo_valid ),
        .\aggressive_gen.flying_req_reg (\aggressive_gen.flying_req_reg ),
        .\aggressive_gen.flying_req_reg_0 (\aggressive_gen.flying_req_reg_0 ),
        .\aggressive_gen.last_cnt_reg[1] (\fifo_depth_gt1_gen.full_n_reg_0 ),
        .\aggressive_gen.last_cnt_reg[1]_0 (\aggressive_gen.last_cnt_reg[1] ),
        .\aggressive_gen.last_cnt_reg[4] (\aggressive_gen.last_cnt_reg[4] ),
        .\aggressive_gen.req_en (\aggressive_gen.req_en ),
        .\aggressive_gen.rs_req_ready (\aggressive_gen.rs_req_ready ),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .dout_vld_reg(dout_vld_reg_0),
        .dout_vld_reg_0(dout_vld_reg_1),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .\fifo_depth_gt1_gen.dout_reg[36]_0 (\fifo_depth_gt1_gen.dout_reg[36] ),
        .\fifo_depth_gt1_gen.dout_reg[36]_1 (\fifo_srl_gen.raddr_reg ),
        .if_empty_n(if_empty_n),
        .if_empty_n_0(if_empty_n_0),
        .in(in),
        .\len_cnt_reg[7] (\len_cnt_reg[7] ),
        .m_axi_gmem2_WREADY(m_axi_gmem2_WREADY),
        .re(re),
        .we(we));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_srl_gen.raddr[0]_i_1__11 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[0]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \fifo_srl_gen.raddr[1]_i_1__12 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(\aggressive_gen.last_cnt_reg[1] ),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I4(re),
        .I5(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[1]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \fifo_srl_gen.raddr[2]_i_1__12 
       (.I0(re),
        .I1(we),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(\fifo_srl_gen.raddr_reg [0]),
        .I4(\fifo_srl_gen.raddr_reg [2]),
        .I5(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[2]_i_1__12_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAC000)) 
    \fifo_srl_gen.raddr[3]_i_1__12 
       (.I0(\fifo_srl_gen.raddr[3]_i_3__11_n_0 ),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(\aggressive_gen.last_cnt_reg[1] ),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I4(re),
        .O(\fifo_srl_gen.raddr[3]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \fifo_srl_gen.raddr[3]_i_2__12 
       (.I0(\fifo_srl_gen.raddr_reg [1]),
        .I1(pop__1),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(\fifo_srl_gen.raddr_reg [0]),
        .I4(\fifo_srl_gen.raddr_reg [3]),
        .I5(\fifo_srl_gen.raddr_reg [2]),
        .O(\fifo_srl_gen.raddr[3]_i_2__12_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFEFFFEFFFE)) 
    \fifo_srl_gen.raddr[3]_i_3__11 
       (.I0(\fifo_srl_gen.raddr_reg [2]),
        .I1(\fifo_srl_gen.raddr_reg [3]),
        .I2(\fifo_srl_gen.raddr_reg [1]),
        .I3(\fifo_srl_gen.raddr_reg [0]),
        .I4(\aggressive_gen.last_cnt_reg[1] ),
        .I5(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .O(\fifo_srl_gen.raddr[3]_i_3__11_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__12_n_0 ),
        .D(\fifo_srl_gen.raddr[0]_i_1__11_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [0]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__12_n_0 ),
        .D(\fifo_srl_gen.raddr[1]_i_1__12_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [1]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__12_n_0 ),
        .D(\fifo_srl_gen.raddr[2]_i_1__12_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [2]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__12_n_0 ),
        .D(\fifo_srl_gen.raddr[3]_i_2__12_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [3]),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'h80)) 
    m_axi_gmem2_WVALID_INST_0
       (.I0(\aggressive_gen.flying_req_reg ),
        .I1(\aggressive_gen.fifo_valid ),
        .I2(\aggressive_gen.data_en ),
        .O(m_axi_gmem2_WVALID));
endmodule

(* ORIG_REF_NAME = "Pooling_gmem2_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized6
   (gmem2_WREADY,
    \fifo_depth_gt1_gen.full_n_reg_0 ,
    \bus_wide_gen.offset_valid_reg ,
    gmem_ARADDR1,
    E,
    dout_vld_reg_0,
    \bus_wide_gen.offset_valid_reg_0 ,
    \bus_wide_gen.offset_valid_reg_1 ,
    \bus_wide_gen.offset_valid_reg_2 ,
    \bus_wide_gen.first_beat_set_reg ,
    ap_rst_n_0,
    \bus_wide_gen.offset_pack_reg_reg[31] ,
    dout,
    ap_rst,
    ap_clk,
    ap_enable_reg_pp0_iter4,
    we,
    mOutPtr13_out,
    Q,
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ,
    \bus_wide_gen.ready_for_data__0 ,
    \bus_wide_gen.pad_oh_reg_reg[1] ,
    p_37_in,
    \bus_wide_gen.pad_oh_reg_reg[1]_0 ,
    \bus_wide_gen.pad_oh_reg_reg[1]_1 ,
    dout_vld_reg_1,
    \bus_wide_gen.data_gen[0].strb_buf_reg[0] ,
    \bus_wide_gen.first_beat_set_reg_0 ,
    \bus_wide_gen.first_beat_set_reg_1 ,
    \bus_wide_gen.offset_empty_n ,
    out_TOP_WREADY,
    \bus_wide_gen.len_cnt_buf_reg[0] ,
    if_empty_n,
    WVALID_Dummy,
    \bus_wide_gen.len_cnt_buf_reg[0]_0 ,
    ap_rst_n,
    \bus_wide_gen.last_beat_set ,
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_1 ,
    mem_reg);
  output gmem2_WREADY;
  output \fifo_depth_gt1_gen.full_n_reg_0 ;
  output \bus_wide_gen.offset_valid_reg ;
  output gmem_ARADDR1;
  output [0:0]E;
  output [0:0]dout_vld_reg_0;
  output [0:0]\bus_wide_gen.offset_valid_reg_0 ;
  output \bus_wide_gen.offset_valid_reg_1 ;
  output \bus_wide_gen.offset_valid_reg_2 ;
  output \bus_wide_gen.first_beat_set_reg ;
  output ap_rst_n_0;
  output \bus_wide_gen.offset_pack_reg_reg[31] ;
  output [17:0]dout;
  input ap_rst;
  input ap_clk;
  input ap_enable_reg_pp0_iter4;
  input we;
  input mOutPtr13_out;
  input [0:0]Q;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  input \bus_wide_gen.ready_for_data__0 ;
  input \bus_wide_gen.pad_oh_reg_reg[1] ;
  input p_37_in;
  input \bus_wide_gen.pad_oh_reg_reg[1]_0 ;
  input [0:0]\bus_wide_gen.pad_oh_reg_reg[1]_1 ;
  input dout_vld_reg_1;
  input \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  input \bus_wide_gen.first_beat_set_reg_0 ;
  input \bus_wide_gen.first_beat_set_reg_1 ;
  input \bus_wide_gen.offset_empty_n ;
  input out_TOP_WREADY;
  input \bus_wide_gen.len_cnt_buf_reg[0] ;
  input if_empty_n;
  input WVALID_Dummy;
  input \bus_wide_gen.len_cnt_buf_reg[0]_0 ;
  input ap_rst_n;
  input \bus_wide_gen.last_beat_set ;
  input [1:0]\fifo_depth_gt1_gen.mOutPtr_reg[0]_1 ;
  input [7:0]mem_reg;

  wire [0:0]E;
  wire [0:0]Q;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter4;
  wire ap_rst;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  wire \bus_wide_gen.first_beat_set_reg ;
  wire \bus_wide_gen.first_beat_set_reg_0 ;
  wire \bus_wide_gen.first_beat_set_reg_1 ;
  wire \bus_wide_gen.last_beat_set ;
  wire \bus_wide_gen.last_pad__0 ;
  wire \bus_wide_gen.len_cnt_buf_reg[0] ;
  wire \bus_wide_gen.len_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.next_pad ;
  wire \bus_wide_gen.offset_empty_n ;
  wire \bus_wide_gen.offset_pack_reg_reg[31] ;
  wire \bus_wide_gen.offset_valid_reg ;
  wire [0:0]\bus_wide_gen.offset_valid_reg_0 ;
  wire \bus_wide_gen.offset_valid_reg_1 ;
  wire \bus_wide_gen.offset_valid_reg_2 ;
  wire \bus_wide_gen.pad_oh_reg_reg[1] ;
  wire \bus_wide_gen.pad_oh_reg_reg[1]_0 ;
  wire [0:0]\bus_wide_gen.pad_oh_reg_reg[1]_1 ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire [17:0]dout;
  wire dout_vld_i_1__14_n_0;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n;
  wire empty_n0;
  wire \fifo_depth_gt1_gen.empty_n_i_2__8_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__15_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__20_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[1]_i_1__12_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[2]_i_1__10_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[3]_i_1__9_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[4]_i_1__9_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[5]_i_2__0_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[5]_i_3_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[5]_i_5_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  wire [1:0]\fifo_depth_gt1_gen.mOutPtr_reg[0]_1 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5] ;
  wire [4:0]\fifo_mem_gen.raddr ;
  wire \fifo_mem_gen.waddr[0]_i_1__1_n_0 ;
  wire \fifo_mem_gen.waddr[1]_i_1_n_0 ;
  wire \fifo_mem_gen.waddr[2]_i_1_n_0 ;
  wire \fifo_mem_gen.waddr[3]_i_1_n_0 ;
  wire \fifo_mem_gen.waddr[4]_i_1_n_0 ;
  wire full_n0;
  wire gmem2_WREADY;
  wire gmem_ARADDR1;
  wire if_empty_n;
  wire mOutPtr13_out;
  wire [7:0]mem_reg;
  wire out_TOP_WREADY;
  wire p_37_in;
  wire [4:0]raddr;
  wire [4:0]waddr;
  wire wdata_valid;
  wire we;

  LUT6 #(
    .INIT(64'h0888000088880000)) 
    \bus_wide_gen.data_gen[0].data_buf[15]_i_2__0 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(wdata_valid),
        .I2(dout_vld_reg_1),
        .I3(\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .I4(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I5(\bus_wide_gen.pad_oh_reg_reg[1]_1 ),
        .O(dout_vld_reg_0));
  LUT6 #(
    .INIT(64'h8800808000008080)) 
    \bus_wide_gen.data_gen[1].data_buf[31]_i_2__0 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(wdata_valid),
        .I2(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I3(p_37_in),
        .I4(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I5(\bus_wide_gen.pad_oh_reg_reg[1]_1 ),
        .O(E));
  LUT6 #(
    .INIT(64'hFB3BFB3BFB3B3B3B)) 
    \bus_wide_gen.first_beat_set_i_1__0 
       (.I0(\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .I1(ap_rst_n),
        .I2(\bus_wide_gen.offset_valid_reg_1 ),
        .I3(dout_vld_reg_1),
        .I4(\bus_wide_gen.first_beat_set_reg_0 ),
        .I5(\bus_wide_gen.first_beat_set_reg_1 ),
        .O(\bus_wide_gen.first_beat_set_reg ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \bus_wide_gen.first_pad_i_1__0 
       (.I0(\bus_wide_gen.last_pad__0 ),
        .I1(dout_vld_reg_1),
        .I2(wdata_valid),
        .I3(\bus_wide_gen.ready_for_data__0 ),
        .I4(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .O(\bus_wide_gen.offset_valid_reg_2 ));
  LUT6 #(
    .INIT(64'h0C8C00800C8C8080)) 
    \bus_wide_gen.last_beat_set_i_1__0 
       (.I0(\bus_wide_gen.last_beat_set ),
        .I1(ap_rst_n),
        .I2(\bus_wide_gen.offset_valid_reg_1 ),
        .I3(dout_vld_reg_1),
        .I4(\bus_wide_gen.first_beat_set_reg_0 ),
        .I5(\bus_wide_gen.first_beat_set_reg_1 ),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h8A00AAAA00000000)) 
    \bus_wide_gen.len_cnt_buf[0]_i_1__0 
       (.I0(dout_vld_reg_1),
        .I1(out_TOP_WREADY),
        .I2(\bus_wide_gen.len_cnt_buf_reg[0] ),
        .I3(if_empty_n),
        .I4(WVALID_Dummy),
        .I5(\bus_wide_gen.last_pad__0 ),
        .O(\bus_wide_gen.offset_valid_reg_1 ));
  LUT6 #(
    .INIT(64'hC388338800000000)) 
    \bus_wide_gen.len_cnt_buf[0]_i_3__0 
       (.I0(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I1(\bus_wide_gen.len_cnt_buf_reg[0]_0 ),
        .I2(\bus_wide_gen.pad_oh_reg_reg[1]_1 ),
        .I3(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I4(p_37_in),
        .I5(wdata_valid),
        .O(\bus_wide_gen.last_pad__0 ));
  LUT5 #(
    .INIT(32'hDDD50000)) 
    \bus_wide_gen.offset_pack_reg[31]_i_1 
       (.I0(dout_vld_reg_1),
        .I1(\bus_wide_gen.offset_valid_reg_1 ),
        .I2(\bus_wide_gen.first_beat_set_reg_0 ),
        .I3(\bus_wide_gen.first_beat_set_reg_1 ),
        .I4(\bus_wide_gen.offset_empty_n ),
        .O(\bus_wide_gen.offset_valid_reg_0 ));
  LUT6 #(
    .INIT(64'h4C00FFFF4C000000)) 
    \bus_wide_gen.pad_oh_reg[1]_i_1__0 
       (.I0(\bus_wide_gen.pad_oh_reg_reg[1]_1 ),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I2(p_37_in),
        .I3(wdata_valid),
        .I4(\bus_wide_gen.next_pad ),
        .I5(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .O(\bus_wide_gen.offset_pack_reg_reg[31] ));
  LUT6 #(
    .INIT(64'h8808880808088808)) 
    \bus_wide_gen.pad_oh_reg[1]_i_3 
       (.I0(dout_vld_reg_1),
        .I1(wdata_valid),
        .I2(WVALID_Dummy),
        .I3(if_empty_n),
        .I4(\bus_wide_gen.len_cnt_buf_reg[0] ),
        .I5(out_TOP_WREADY),
        .O(\bus_wide_gen.next_pad ));
  LUT4 #(
    .INIT(16'hBAFA)) 
    dout_vld_i_1__14
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(\bus_wide_gen.ready_for_data__0 ),
        .I2(wdata_valid),
        .I3(dout_vld_reg_1),
        .O(dout_vld_i_1__14_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__14_n_0),
        .Q(wdata_valid),
        .R(ap_rst));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_depth_gt1_gen.empty_n_i_1__12 
       (.I0(\fifo_depth_gt1_gen.empty_n_i_2__8_n_0 ),
        .I1(mOutPtr13_out),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(empty_n0));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \fifo_depth_gt1_gen.empty_n_i_2__8 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .O(\fifo_depth_gt1_gen.empty_n_i_2__8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(empty_n0),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'h00FFFB0000FFFF00)) 
    \fifo_depth_gt1_gen.full_n_i_1__13 
       (.I0(\fifo_depth_gt1_gen.full_n_i_2__15_n_0 ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5] ),
        .I3(we),
        .I4(\bus_wide_gen.offset_valid_reg ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .O(full_n0));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \fifo_depth_gt1_gen.full_n_i_2__15 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .O(\fifo_depth_gt1_gen.full_n_i_2__15_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(full_n0),
        .Q(gmem2_WREADY),
        .S(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__20 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__12 
       (.I0(mOutPtr13_out),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__10 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(mOutPtr13_out),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__9 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I3(mOutPtr13_out),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__9 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I4(mOutPtr13_out),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[4]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \fifo_depth_gt1_gen.mOutPtr[5]_i_1__0 
       (.I0(\bus_wide_gen.offset_valid_reg ),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(gmem2_WREADY),
        .I3(Q),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .I5(gmem_ARADDR1),
        .O(empty_n));
  LUT5 #(
    .INIT(32'h5EFEA101)) 
    \fifo_depth_gt1_gen.mOutPtr[5]_i_2__0 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr[5]_i_3_n_0 ),
        .I2(mOutPtr13_out),
        .I3(\fifo_depth_gt1_gen.mOutPtr[5]_i_5_n_0 ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_depth_gt1_gen.mOutPtr[5]_i_3 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \fifo_depth_gt1_gen.mOutPtr[5]_i_5 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[5]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__20_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__12_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__10_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__9_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[4]_i_1__9_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[5]_i_2__0_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5] ),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_mem \fifo_mem_gen.U_ffo_mem 
       (.Q(waddr),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.offset_valid_reg (\bus_wide_gen.offset_valid_reg ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .dout(dout),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0] (\fifo_depth_gt1_gen.mOutPtr_reg[0]_1 ),
        .\fifo_mem_gen.raddr (\fifo_mem_gen.raddr ),
        .gmem_ARADDR1(gmem_ARADDR1),
        .mem_reg_0(mem_reg),
        .raddr(raddr),
        .\raddr_reg_reg[0]_0 (dout_vld_reg_1),
        .\raddr_reg_reg[0]_1 (\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .wdata_valid(wdata_valid),
        .we(we));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[0]),
        .Q(\fifo_mem_gen.raddr [0]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[1]),
        .Q(\fifo_mem_gen.raddr [1]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[2]),
        .Q(\fifo_mem_gen.raddr [2]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[3]),
        .Q(\fifo_mem_gen.raddr [3]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[4]),
        .Q(\fifo_mem_gen.raddr [4]),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'h00007FFF)) 
    \fifo_mem_gen.waddr[0]_i_1__1 
       (.I0(waddr[4]),
        .I1(waddr[3]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .I4(waddr[0]),
        .O(\fifo_mem_gen.waddr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'h0F0F70F0)) 
    \fifo_mem_gen.waddr[1]_i_1 
       (.I0(waddr[4]),
        .I1(waddr[3]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .I4(waddr[0]),
        .O(\fifo_mem_gen.waddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'h0FF07F00)) 
    \fifo_mem_gen.waddr[2]_i_1 
       (.I0(waddr[4]),
        .I1(waddr[3]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .I4(waddr[0]),
        .O(\fifo_mem_gen.waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'h3CCC4CCC)) 
    \fifo_mem_gen.waddr[3]_i_1 
       (.I0(waddr[4]),
        .I1(waddr[3]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .I4(waddr[0]),
        .O(\fifo_mem_gen.waddr[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h6AAA2AAA)) 
    \fifo_mem_gen.waddr[4]_i_1 
       (.I0(waddr[4]),
        .I1(waddr[3]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .I4(waddr[0]),
        .O(\fifo_mem_gen.waddr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[0] 
       (.C(ap_clk),
        .CE(we),
        .D(\fifo_mem_gen.waddr[0]_i_1__1_n_0 ),
        .Q(waddr[0]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[1] 
       (.C(ap_clk),
        .CE(we),
        .D(\fifo_mem_gen.waddr[1]_i_1_n_0 ),
        .Q(waddr[1]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[2] 
       (.C(ap_clk),
        .CE(we),
        .D(\fifo_mem_gen.waddr[2]_i_1_n_0 ),
        .Q(waddr[2]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[3] 
       (.C(ap_clk),
        .CE(we),
        .D(\fifo_mem_gen.waddr[3]_i_1_n_0 ),
        .Q(waddr[3]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[4] 
       (.C(ap_clk),
        .CE(we),
        .D(\fifo_mem_gen.waddr[4]_i_1_n_0 ),
        .Q(waddr[4]),
        .R(ap_rst));
  LUT2 #(
    .INIT(4'hB)) 
    \indvar_flatten8_fu_96[12]_i_4 
       (.I0(gmem2_WREADY),
        .I1(ap_enable_reg_pp0_iter4),
        .O(\fifo_depth_gt1_gen.full_n_reg_0 ));
endmodule

(* ORIG_REF_NAME = "Pooling_gmem2_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized8
   (\fifo_depth_gt1_gen.full_n_reg_0 ,
    \bus_wide_gen.offset_empty_n ,
    E,
    we,
    \bus_wide_gen.offset_valid_reg ,
    p_37_in,
    dout_vld_reg_0,
    \fifo_depth_gt1_gen.dout_reg[31] ,
    ap_rst,
    ap_clk,
    \fifo_srl_gen.raddr_reg[0]_0 ,
    AWREADY_Dummy,
    if_empty_n_0,
    wrsp_ready,
    \fifo_depth_gt1_gen.dout_reg[0] ,
    \fifo_depth_gt1_gen.dout_reg[0]_0 ,
    \fifo_depth_gt1_gen.dout_reg[0]_1 ,
    \fifo_depth_gt1_gen.dout_reg[0]_2 ,
    Q,
    \bus_wide_gen.pad_oh_reg_reg[1] ,
    \fifo_depth_gt1_gen.dout_reg[31]_0 ,
    \fifo_depth_gt1_gen.dout_reg[29] );
  output \fifo_depth_gt1_gen.full_n_reg_0 ;
  output \bus_wide_gen.offset_empty_n ;
  output [0:0]E;
  output we;
  output \bus_wide_gen.offset_valid_reg ;
  output p_37_in;
  output dout_vld_reg_0;
  output [31:0]\fifo_depth_gt1_gen.dout_reg[31] ;
  input ap_rst;
  input ap_clk;
  input \fifo_srl_gen.raddr_reg[0]_0 ;
  input AWREADY_Dummy;
  input if_empty_n_0;
  input wrsp_ready;
  input \fifo_depth_gt1_gen.dout_reg[0] ;
  input \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_2 ;
  input [0:0]Q;
  input \bus_wide_gen.pad_oh_reg_reg[1] ;
  input [0:0]\fifo_depth_gt1_gen.dout_reg[31]_0 ;
  input [1:0]\fifo_depth_gt1_gen.dout_reg[29] ;

  wire AWREADY_Dummy;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst;
  wire \bus_wide_gen.offset_empty_n ;
  wire \bus_wide_gen.offset_valid_reg ;
  wire \bus_wide_gen.pad_oh_reg_reg[1] ;
  wire dout_vld_i_1__15_n_0;
  wire dout_vld_reg_0;
  wire empty_n;
  wire \fifo_depth_gt1_gen.dout_reg[0] ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_2 ;
  wire [1:0]\fifo_depth_gt1_gen.dout_reg[29] ;
  wire [31:0]\fifo_depth_gt1_gen.dout_reg[31] ;
  wire [0:0]\fifo_depth_gt1_gen.dout_reg[31]_0 ;
  wire \fifo_depth_gt1_gen.empty_n_i_1__16_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_1__17_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__16_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__18_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[1]_i_1__15_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[2]_i_1__14_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[3]_i_1__12_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[4]_i_2__5_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ;
  wire \fifo_srl_gen.raddr1__0 ;
  wire \fifo_srl_gen.raddr[0]_i_1__7_n_0 ;
  wire \fifo_srl_gen.raddr[1]_i_1__9_n_0 ;
  wire \fifo_srl_gen.raddr[2]_i_1__9_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_1__9_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_2__9_n_0 ;
  wire [3:0]\fifo_srl_gen.raddr_reg ;
  wire \fifo_srl_gen.raddr_reg[0]_0 ;
  wire if_empty_n_0;
  wire p_37_in;
  wire pop__1;
  wire re;
  wire we;
  wire we_0;
  wire wrsp_ready;

  LUT5 #(
    .INIT(32'hABAAFFAA)) 
    \bus_wide_gen.offset_valid_i_1__0 
       (.I0(\bus_wide_gen.offset_empty_n ),
        .I1(\fifo_depth_gt1_gen.dout_reg[0] ),
        .I2(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I3(\fifo_depth_gt1_gen.dout_reg[0]_2 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[0]_1 ),
        .O(dout_vld_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[81]_i_1__1 
       (.I0(\fifo_srl_gen.raddr_reg[0]_0 ),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(AWREADY_Dummy),
        .O(E));
  LUT6 #(
    .INIT(64'hAAEAAAEAAAEAEAEA)) 
    dout_vld_i_1__15
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(\bus_wide_gen.offset_empty_n ),
        .I2(\fifo_depth_gt1_gen.dout_reg[0]_2 ),
        .I3(\fifo_depth_gt1_gen.dout_reg[0]_1 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I5(\fifo_depth_gt1_gen.dout_reg[0] ),
        .O(dout_vld_i_1__15_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__15_n_0),
        .Q(\bus_wide_gen.offset_empty_n ),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \fifo_depth_gt1_gen.empty_n_i_1__16 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.empty_n_i_1__16_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.empty_n_i_1__16_n_0 ),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'h6666666646666666)) 
    \fifo_depth_gt1_gen.full_n_i_1__17 
       (.I0(we_0),
        .I1(re),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I5(\fifo_depth_gt1_gen.full_n_i_2__16_n_0 ),
        .O(\fifo_depth_gt1_gen.full_n_i_1__17_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \fifo_depth_gt1_gen.full_n_i_2__16 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.full_n_i_2__16_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.full_n_i_1__17_n_0 ),
        .Q(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .S(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__18 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__18_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF40004000BFFF)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__15 
       (.I0(re),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(\fifo_srl_gen.raddr_reg[0]_0 ),
        .I3(AWREADY_Dummy),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'hE7EE1811)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__14 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(re),
        .I3(we_0),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__12 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I3(re),
        .I4(we_0),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__12_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__12 
       (.I0(re),
        .I1(AWREADY_Dummy),
        .I2(\fifo_srl_gen.raddr_reg[0]_0 ),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .O(empty_n));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_2__5 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[4]_i_2__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_3__5 
       (.I0(AWREADY_Dummy),
        .I1(\fifo_srl_gen.raddr_reg[0]_0 ),
        .I2(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I3(re),
        .O(pop__1));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__18_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__15_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__14_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__12_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[4]_i_2__5_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl__parameterized3 \fifo_srl_gen.U_ffo_srl 
       (.AWREADY_Dummy(AWREADY_Dummy),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .\bus_wide_gen.offset_valid_reg (\bus_wide_gen.offset_valid_reg ),
        .\bus_wide_gen.pad_oh_reg_reg[1] (\bus_wide_gen.pad_oh_reg_reg[1] ),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (\fifo_depth_gt1_gen.full_n_reg_0 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_1 (\fifo_srl_gen.raddr_reg[0]_0 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_2 (\bus_wide_gen.offset_empty_n ),
        .\fifo_depth_gt1_gen.dout_reg[0]_3 (\fifo_depth_gt1_gen.dout_reg[0] ),
        .\fifo_depth_gt1_gen.dout_reg[0]_4 (\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_5 (\fifo_depth_gt1_gen.dout_reg[0]_1 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_6 (\fifo_depth_gt1_gen.dout_reg[0]_2 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_7 (\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .\fifo_depth_gt1_gen.dout_reg[29]_0 (\fifo_depth_gt1_gen.dout_reg[29] ),
        .\fifo_depth_gt1_gen.dout_reg[31]_0 (\fifo_depth_gt1_gen.dout_reg[31] ),
        .\fifo_depth_gt1_gen.dout_reg[31]_1 (\fifo_depth_gt1_gen.dout_reg[31]_0 ),
        .\fifo_depth_gt1_gen.dout_reg[31]_2 (\fifo_srl_gen.raddr_reg ),
        .if_empty_n_0(if_empty_n_0),
        .p_37_in(p_37_in),
        .re(re),
        .we(we),
        .we_0(we_0),
        .wrsp_ready(wrsp_ready));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_srl_gen.raddr[0]_i_1__7 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'hAA6A5595)) 
    \fifo_srl_gen.raddr[1]_i_1__9 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(we_0),
        .I3(re),
        .I4(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[1]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \fifo_srl_gen.raddr[2]_i_1__9 
       (.I0(re),
        .I1(we_0),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(\fifo_srl_gen.raddr_reg [0]),
        .I4(\fifo_srl_gen.raddr_reg [2]),
        .I5(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[2]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h0AAAAAAAC0000000)) 
    \fifo_srl_gen.raddr[3]_i_1__9 
       (.I0(\fifo_srl_gen.raddr1__0 ),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(AWREADY_Dummy),
        .I3(\fifo_srl_gen.raddr_reg[0]_0 ),
        .I4(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I5(re),
        .O(\fifo_srl_gen.raddr[3]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \fifo_srl_gen.raddr[3]_i_2__9 
       (.I0(\fifo_srl_gen.raddr_reg [1]),
        .I1(pop__1),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(\fifo_srl_gen.raddr_reg [0]),
        .I4(\fifo_srl_gen.raddr_reg [3]),
        .I5(\fifo_srl_gen.raddr_reg [2]),
        .O(\fifo_srl_gen.raddr[3]_i_2__9_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_srl_gen.raddr[3]_i_3__7 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .I1(\fifo_srl_gen.raddr_reg [1]),
        .I2(\fifo_srl_gen.raddr_reg [3]),
        .I3(\fifo_srl_gen.raddr_reg [2]),
        .O(\fifo_srl_gen.raddr1__0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__9_n_0 ),
        .D(\fifo_srl_gen.raddr[0]_i_1__7_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [0]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__9_n_0 ),
        .D(\fifo_srl_gen.raddr[1]_i_1__9_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [1]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__9_n_0 ),
        .D(\fifo_srl_gen.raddr[2]_i_1__9_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [2]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__9_n_0 ),
        .D(\fifo_srl_gen.raddr[3]_i_2__9_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [3]),
        .R(ap_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_mem
   (raddr,
    \bus_wide_gen.offset_valid_reg ,
    gmem_ARADDR1,
    dout,
    \fifo_mem_gen.raddr ,
    \raddr_reg_reg[0]_0 ,
    wdata_valid,
    \bus_wide_gen.ready_for_data__0 ,
    \raddr_reg_reg[0]_1 ,
    \fifo_depth_gt1_gen.mOutPtr_reg[0] ,
    ap_rst_n,
    ap_clk,
    we,
    ap_rst,
    Q,
    mem_reg_0);
  output [4:0]raddr;
  output \bus_wide_gen.offset_valid_reg ;
  output gmem_ARADDR1;
  output [17:0]dout;
  input [4:0]\fifo_mem_gen.raddr ;
  input \raddr_reg_reg[0]_0 ;
  input wdata_valid;
  input \bus_wide_gen.ready_for_data__0 ;
  input \raddr_reg_reg[0]_1 ;
  input [1:0]\fifo_depth_gt1_gen.mOutPtr_reg[0] ;
  input ap_rst_n;
  input ap_clk;
  input we;
  input ap_rst;
  input [4:0]Q;
  input [7:0]mem_reg_0;

  wire [4:0]Q;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire \bus_wide_gen.offset_valid_reg ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire [17:0]dout;
  wire [1:0]\fifo_depth_gt1_gen.mOutPtr_reg[0] ;
  wire [4:0]\fifo_mem_gen.raddr ;
  wire gmem_ARADDR1;
  wire [7:0]mem_reg_0;
  wire mem_reg_i_2__0_n_0;
  wire [4:0]raddr;
  wire [4:0]raddr_reg;
  wire \raddr_reg_reg[0]_0 ;
  wire \raddr_reg_reg[0]_1 ;
  wire wdata_valid;
  wire we;
  wire [15:0]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;

  LUT2 #(
    .INIT(4'hE)) 
    \bus_wide_gen.split_cnt_buf[3]_i_5 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg[0] [1]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg[0] [0]),
        .O(gmem_ARADDR1));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-4 {cell *THIS*} {string 5}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "558" *) 
  (* RTL_RAM_NAME = "U0/gmem2_m_axi_U/store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "992" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_reg_0}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(NLW_mem_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(dout[15:0]),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(dout[17:16]),
        .ENARDEN(we),
        .ENBWREN(mem_reg_i_2__0_n_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(ap_rst),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_i_2__0
       (.I0(\bus_wide_gen.offset_valid_reg ),
        .I1(ap_rst_n),
        .O(mem_reg_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hB300)) 
    mem_reg_i_3__0
       (.I0(\raddr_reg_reg[0]_0 ),
        .I1(wdata_valid),
        .I2(\bus_wide_gen.ready_for_data__0 ),
        .I3(\raddr_reg_reg[0]_1 ),
        .O(\bus_wide_gen.offset_valid_reg ));
  LUT6 #(
    .INIT(64'h0000FFFF7FFF0000)) 
    \raddr_reg[0]_i_1__0 
       (.I0(\fifo_mem_gen.raddr [3]),
        .I1(\fifo_mem_gen.raddr [4]),
        .I2(\fifo_mem_gen.raddr [2]),
        .I3(\fifo_mem_gen.raddr [1]),
        .I4(\bus_wide_gen.offset_valid_reg ),
        .I5(\fifo_mem_gen.raddr [0]),
        .O(raddr[0]));
  LUT6 #(
    .INIT(64'h1555FFFFAAAA0000)) 
    \raddr_reg[1]_i_1__1 
       (.I0(\fifo_mem_gen.raddr [0]),
        .I1(\fifo_mem_gen.raddr [2]),
        .I2(\fifo_mem_gen.raddr [4]),
        .I3(\fifo_mem_gen.raddr [3]),
        .I4(\bus_wide_gen.offset_valid_reg ),
        .I5(\fifo_mem_gen.raddr [1]),
        .O(raddr[1]));
  LUT6 #(
    .INIT(64'h3777FFFF88880000)) 
    \raddr_reg[2]_i_1__1 
       (.I0(\fifo_mem_gen.raddr [0]),
        .I1(\fifo_mem_gen.raddr [1]),
        .I2(\fifo_mem_gen.raddr [4]),
        .I3(\fifo_mem_gen.raddr [3]),
        .I4(\bus_wide_gen.offset_valid_reg ),
        .I5(\fifo_mem_gen.raddr [2]),
        .O(raddr[2]));
  LUT6 #(
    .INIT(64'h3F7FFFFF80800000)) 
    \raddr_reg[3]_i_1__1 
       (.I0(\fifo_mem_gen.raddr [0]),
        .I1(\fifo_mem_gen.raddr [1]),
        .I2(\fifo_mem_gen.raddr [2]),
        .I3(\fifo_mem_gen.raddr [4]),
        .I4(\bus_wide_gen.offset_valid_reg ),
        .I5(\fifo_mem_gen.raddr [3]),
        .O(raddr[3]));
  LUT6 #(
    .INIT(64'h3FFFFFFF80000000)) 
    \raddr_reg[4]_i_1__1 
       (.I0(\fifo_mem_gen.raddr [0]),
        .I1(\fifo_mem_gen.raddr [1]),
        .I2(\fifo_mem_gen.raddr [2]),
        .I3(\fifo_mem_gen.raddr [3]),
        .I4(\bus_wide_gen.offset_valid_reg ),
        .I5(\fifo_mem_gen.raddr [4]),
        .O(raddr[4]));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_read
   (m_axi_gmem2_RREADY,
    m_axi_gmem2_RVALID,
    ap_rst,
    ap_clk);
  output m_axi_gmem2_RREADY;
  input m_axi_gmem2_RVALID;
  input ap_rst;
  input ap_clk;

  wire ap_clk;
  wire ap_rst;
  wire m_axi_gmem2_RREADY;
  wire m_axi_gmem2_RVALID;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_reg_slice rs_rdata
       (.ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .m_axi_gmem2_RREADY(m_axi_gmem2_RREADY),
        .m_axi_gmem2_RVALID(m_axi_gmem2_RVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_reg_slice
   (m_axi_gmem2_RREADY,
    m_axi_gmem2_RVALID,
    ap_rst,
    ap_clk);
  output m_axi_gmem2_RREADY;
  input m_axi_gmem2_RVALID;
  input ap_rst;
  input ap_clk;

  wire \FSM_sequential_state[1]_i_1__6_n_0 ;
  wire ap_clk;
  wire ap_rst;
  wire m_axi_gmem2_RREADY;
  wire m_axi_gmem2_RVALID;
  wire [0:0]next_st__0;
  wire s_ready_t_i_1__5_n_0;
  wire [1:0]state__0;

  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h0038)) 
    \FSM_sequential_state[1]_i_1__6 
       (.I0(m_axi_gmem2_RREADY),
        .I1(m_axi_gmem2_RVALID),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(\FSM_sequential_state[1]_i_1__6_n_0 ));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0),
        .Q(state__0[0]),
        .R(ap_rst));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__6_n_0 ),
        .Q(state__0[1]),
        .R(ap_rst));
  LUT3 #(
    .INIT(8'h62)) 
    \__3/i_ 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(m_axi_gmem2_RVALID),
        .O(next_st__0));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'hCC4F)) 
    s_ready_t_i_1__5
       (.I0(m_axi_gmem2_RVALID),
        .I1(m_axi_gmem2_RREADY),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(s_ready_t_i_1__5_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__5_n_0),
        .Q(m_axi_gmem2_RREADY),
        .R(ap_rst));
endmodule

(* ORIG_REF_NAME = "Pooling_gmem2_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_reg_slice__parameterized1
   (s_ready_t_reg_0,
    E,
    p_16_in,
    single_sect__18,
    \could_multi_bursts.sect_handling_reg ,
    \state_reg[0]_0 ,
    \data_p1_reg[63]_0 ,
    \state_reg[0]_1 ,
    \state_reg[0]_2 ,
    \state_reg[0]_3 ,
    \data_p1_reg[81]_0 ,
    \data_p1_reg[76]_0 ,
    \data_p1_reg[76]_1 ,
    ap_rst,
    ap_clk,
    s_ready_t_reg_1,
    if_full_n,
    req_handling_reg,
    \sect_total_buf_reg[0] ,
    \sect_total_buf_reg[0]_0 ,
    \could_multi_bursts.len_buf_reg[0] ,
    ost_resp_ready,
    if_full_n_0,
    AWREADY_Dummy_1,
    \could_multi_bursts.len_buf_reg[0]_0 ,
    Q,
    D,
    \sect_cnt_reg[0] ,
    O,
    \sect_cnt_reg[8] ,
    \sect_cnt_reg[12] ,
    \sect_cnt_reg[16] ,
    \sect_cnt_reg[20] ,
    \sect_cnt_reg[24] ,
    \sect_cnt_reg[28] ,
    \sect_cnt_reg[32] ,
    \sect_cnt_reg[36] ,
    \sect_cnt_reg[40] ,
    \sect_cnt_reg[44] ,
    \sect_cnt_reg[48] ,
    \sect_cnt_reg[51] ,
    ap_rst_n,
    last_sect_reg,
    \data_p2_reg[81]_0 );
  output s_ready_t_reg_0;
  output [0:0]E;
  output p_16_in;
  output single_sect__18;
  output [0:0]\could_multi_bursts.sect_handling_reg ;
  output [51:0]\state_reg[0]_0 ;
  output [61:0]\data_p1_reg[63]_0 ;
  output [0:0]\state_reg[0]_1 ;
  output \state_reg[0]_2 ;
  output \state_reg[0]_3 ;
  output [19:0]\data_p1_reg[81]_0 ;
  output [9:0]\data_p1_reg[76]_0 ;
  output [9:0]\data_p1_reg[76]_1 ;
  input ap_rst;
  input ap_clk;
  input s_ready_t_reg_1;
  input if_full_n;
  input req_handling_reg;
  input \sect_total_buf_reg[0] ;
  input \sect_total_buf_reg[0]_0 ;
  input \could_multi_bursts.len_buf_reg[0] ;
  input ost_resp_ready;
  input if_full_n_0;
  input AWREADY_Dummy_1;
  input \could_multi_bursts.len_buf_reg[0]_0 ;
  input [19:0]Q;
  input [64:0]D;
  input [0:0]\sect_cnt_reg[0] ;
  input [3:0]O;
  input [3:0]\sect_cnt_reg[8] ;
  input [3:0]\sect_cnt_reg[12] ;
  input [3:0]\sect_cnt_reg[16] ;
  input [3:0]\sect_cnt_reg[20] ;
  input [3:0]\sect_cnt_reg[24] ;
  input [3:0]\sect_cnt_reg[28] ;
  input [3:0]\sect_cnt_reg[32] ;
  input [3:0]\sect_cnt_reg[36] ;
  input [3:0]\sect_cnt_reg[40] ;
  input [3:0]\sect_cnt_reg[44] ;
  input [3:0]\sect_cnt_reg[48] ;
  input [2:0]\sect_cnt_reg[51] ;
  input ap_rst_n;
  input last_sect_reg;
  input [0:0]\data_p2_reg[81]_0 ;

  wire AWREADY_Dummy_1;
  wire [64:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [19:0]Q;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire \beat_len[2]_i_2_n_0 ;
  wire \beat_len_reg[2]_i_1_n_0 ;
  wire \beat_len_reg[2]_i_1_n_1 ;
  wire \beat_len_reg[2]_i_1_n_2 ;
  wire \beat_len_reg[2]_i_1_n_3 ;
  wire \beat_len_reg[6]_i_1_n_0 ;
  wire \beat_len_reg[6]_i_1_n_1 ;
  wire \beat_len_reg[6]_i_1_n_2 ;
  wire \beat_len_reg[6]_i_1_n_3 ;
  wire \beat_len_reg[9]_i_1_n_2 ;
  wire \beat_len_reg[9]_i_1_n_3 ;
  wire \could_multi_bursts.len_buf_reg[0] ;
  wire \could_multi_bursts.len_buf_reg[0]_0 ;
  wire [0:0]\could_multi_bursts.sect_handling_reg ;
  wire \data_p1[10]_i_1__2_n_0 ;
  wire \data_p1[11]_i_1__2_n_0 ;
  wire \data_p1[12]_i_1__2_n_0 ;
  wire \data_p1[13]_i_1__2_n_0 ;
  wire \data_p1[14]_i_1__2_n_0 ;
  wire \data_p1[15]_i_1__2_n_0 ;
  wire \data_p1[16]_i_1__2_n_0 ;
  wire \data_p1[17]_i_1__2_n_0 ;
  wire \data_p1[18]_i_1__2_n_0 ;
  wire \data_p1[19]_i_1__2_n_0 ;
  wire \data_p1[1]_i_1__1_n_0 ;
  wire \data_p1[20]_i_1__2_n_0 ;
  wire \data_p1[21]_i_1__2_n_0 ;
  wire \data_p1[22]_i_1__2_n_0 ;
  wire \data_p1[23]_i_1__2_n_0 ;
  wire \data_p1[24]_i_1__2_n_0 ;
  wire \data_p1[25]_i_1__2_n_0 ;
  wire \data_p1[26]_i_1__2_n_0 ;
  wire \data_p1[27]_i_1__2_n_0 ;
  wire \data_p1[28]_i_1__2_n_0 ;
  wire \data_p1[29]_i_1__2_n_0 ;
  wire \data_p1[2]_i_1__1_n_0 ;
  wire \data_p1[30]_i_1__2_n_0 ;
  wire \data_p1[31]_i_1__2_n_0 ;
  wire \data_p1[32]_i_1__2_n_0 ;
  wire \data_p1[33]_i_1__2_n_0 ;
  wire \data_p1[34]_i_1__2_n_0 ;
  wire \data_p1[35]_i_1__2_n_0 ;
  wire \data_p1[36]_i_1__2_n_0 ;
  wire \data_p1[37]_i_1__2_n_0 ;
  wire \data_p1[38]_i_1__2_n_0 ;
  wire \data_p1[39]_i_1__2_n_0 ;
  wire \data_p1[3]_i_1__1_n_0 ;
  wire \data_p1[40]_i_1__2_n_0 ;
  wire \data_p1[41]_i_1__2_n_0 ;
  wire \data_p1[42]_i_1__2_n_0 ;
  wire \data_p1[43]_i_1__2_n_0 ;
  wire \data_p1[44]_i_1__2_n_0 ;
  wire \data_p1[45]_i_1__2_n_0 ;
  wire \data_p1[46]_i_1__2_n_0 ;
  wire \data_p1[47]_i_1__2_n_0 ;
  wire \data_p1[48]_i_1__2_n_0 ;
  wire \data_p1[49]_i_1__2_n_0 ;
  wire \data_p1[4]_i_1__2_n_0 ;
  wire \data_p1[50]_i_1__2_n_0 ;
  wire \data_p1[51]_i_1__2_n_0 ;
  wire \data_p1[52]_i_1__2_n_0 ;
  wire \data_p1[53]_i_1__2_n_0 ;
  wire \data_p1[54]_i_1__2_n_0 ;
  wire \data_p1[55]_i_1__2_n_0 ;
  wire \data_p1[56]_i_1__2_n_0 ;
  wire \data_p1[57]_i_1__2_n_0 ;
  wire \data_p1[58]_i_1__2_n_0 ;
  wire \data_p1[59]_i_1__2_n_0 ;
  wire \data_p1[5]_i_1__2_n_0 ;
  wire \data_p1[60]_i_1__2_n_0 ;
  wire \data_p1[61]_i_1__2_n_0 ;
  wire \data_p1[62]_i_1__2_n_0 ;
  wire \data_p1[63]_i_1__1_n_0 ;
  wire \data_p1[6]_i_1__2_n_0 ;
  wire \data_p1[76]_i_1__0_n_0 ;
  wire \data_p1[7]_i_1__2_n_0 ;
  wire \data_p1[81]_i_2__1_n_0 ;
  wire \data_p1[8]_i_1__2_n_0 ;
  wire \data_p1[9]_i_1__2_n_0 ;
  wire [61:0]\data_p1_reg[63]_0 ;
  wire [9:0]\data_p1_reg[76]_0 ;
  wire [9:0]\data_p1_reg[76]_1 ;
  wire [19:0]\data_p1_reg[81]_0 ;
  wire \data_p1_reg_n_0_[1] ;
  wire [0:0]\data_p2_reg[81]_0 ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[33] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[35] ;
  wire \data_p2_reg_n_0_[36] ;
  wire \data_p2_reg_n_0_[37] ;
  wire \data_p2_reg_n_0_[38] ;
  wire \data_p2_reg_n_0_[39] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[40] ;
  wire \data_p2_reg_n_0_[41] ;
  wire \data_p2_reg_n_0_[42] ;
  wire \data_p2_reg_n_0_[43] ;
  wire \data_p2_reg_n_0_[44] ;
  wire \data_p2_reg_n_0_[45] ;
  wire \data_p2_reg_n_0_[46] ;
  wire \data_p2_reg_n_0_[47] ;
  wire \data_p2_reg_n_0_[48] ;
  wire \data_p2_reg_n_0_[49] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[50] ;
  wire \data_p2_reg_n_0_[51] ;
  wire \data_p2_reg_n_0_[52] ;
  wire \data_p2_reg_n_0_[53] ;
  wire \data_p2_reg_n_0_[54] ;
  wire \data_p2_reg_n_0_[55] ;
  wire \data_p2_reg_n_0_[56] ;
  wire \data_p2_reg_n_0_[57] ;
  wire \data_p2_reg_n_0_[58] ;
  wire \data_p2_reg_n_0_[59] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[60] ;
  wire \data_p2_reg_n_0_[61] ;
  wire \data_p2_reg_n_0_[62] ;
  wire \data_p2_reg_n_0_[63] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[76] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[81] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire \end_from_4k[2]_i_2_n_0 ;
  wire \end_from_4k[2]_i_3_n_0 ;
  wire \end_from_4k[2]_i_4_n_0 ;
  wire \end_from_4k[2]_i_5_n_0 ;
  wire \end_from_4k[6]_i_2_n_0 ;
  wire \end_from_4k[6]_i_3_n_0 ;
  wire \end_from_4k[6]_i_4_n_0 ;
  wire \end_from_4k[6]_i_5_n_0 ;
  wire \end_from_4k[9]_i_2_n_0 ;
  wire \end_from_4k[9]_i_3_n_0 ;
  wire \end_from_4k[9]_i_4_n_0 ;
  wire \end_from_4k_reg[2]_i_1_n_0 ;
  wire \end_from_4k_reg[2]_i_1_n_1 ;
  wire \end_from_4k_reg[2]_i_1_n_2 ;
  wire \end_from_4k_reg[2]_i_1_n_3 ;
  wire \end_from_4k_reg[6]_i_1_n_0 ;
  wire \end_from_4k_reg[6]_i_1_n_1 ;
  wire \end_from_4k_reg[6]_i_1_n_2 ;
  wire \end_from_4k_reg[6]_i_1_n_3 ;
  wire \end_from_4k_reg[9]_i_1_n_2 ;
  wire \end_from_4k_reg[9]_i_1_n_3 ;
  wire if_full_n;
  wire if_full_n_0;
  wire last_sect_reg;
  wire load_p1;
  wire m_ready;
  wire [1:0]next_st__0;
  wire ost_resp_ready;
  wire p_16_in;
  wire [17:12]p_1_in;
  wire req_handling_reg;
  wire req_valid;
  wire s_ready_t_i_1__6_n_0;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [3:0]\sect_cnt_reg[12] ;
  wire [3:0]\sect_cnt_reg[16] ;
  wire [3:0]\sect_cnt_reg[20] ;
  wire [3:0]\sect_cnt_reg[24] ;
  wire [3:0]\sect_cnt_reg[28] ;
  wire [3:0]\sect_cnt_reg[32] ;
  wire [3:0]\sect_cnt_reg[36] ;
  wire [3:0]\sect_cnt_reg[40] ;
  wire [3:0]\sect_cnt_reg[44] ;
  wire [3:0]\sect_cnt_reg[48] ;
  wire [2:0]\sect_cnt_reg[51] ;
  wire [3:0]\sect_cnt_reg[8] ;
  wire \sect_len_buf[3]_i_4__1_n_0 ;
  wire \sect_len_buf[3]_i_5__1_n_0 ;
  wire \sect_len_buf[3]_i_6__1_n_0 ;
  wire \sect_total[0]_i_10__0_n_0 ;
  wire \sect_total[0]_i_11__0_n_0 ;
  wire \sect_total[0]_i_12__0_n_0 ;
  wire \sect_total[0]_i_13__0_n_0 ;
  wire \sect_total[0]_i_14__0_n_0 ;
  wire \sect_total[0]_i_3__0_n_0 ;
  wire \sect_total[0]_i_4__0_n_0 ;
  wire \sect_total[0]_i_5__0_n_0 ;
  wire \sect_total[0]_i_7__0_n_0 ;
  wire \sect_total[0]_i_8__0_n_0 ;
  wire \sect_total[0]_i_9__0_n_0 ;
  wire \sect_total_buf_reg[0] ;
  wire \sect_total_buf_reg[0]_0 ;
  wire \sect_total_reg[0]_i_1__0_n_0 ;
  wire \sect_total_reg[0]_i_1__0_n_1 ;
  wire \sect_total_reg[0]_i_1__0_n_2 ;
  wire \sect_total_reg[0]_i_1__0_n_3 ;
  wire \sect_total_reg[0]_i_2__0_n_0 ;
  wire \sect_total_reg[0]_i_2__0_n_1 ;
  wire \sect_total_reg[0]_i_2__0_n_2 ;
  wire \sect_total_reg[0]_i_2__0_n_3 ;
  wire \sect_total_reg[0]_i_6__0_n_0 ;
  wire \sect_total_reg[0]_i_6__0_n_1 ;
  wire \sect_total_reg[0]_i_6__0_n_2 ;
  wire \sect_total_reg[0]_i_6__0_n_3 ;
  wire \sect_total_reg[12]_i_1__0_n_0 ;
  wire \sect_total_reg[12]_i_1__0_n_1 ;
  wire \sect_total_reg[12]_i_1__0_n_2 ;
  wire \sect_total_reg[12]_i_1__0_n_3 ;
  wire \sect_total_reg[16]_i_1__0_n_0 ;
  wire \sect_total_reg[16]_i_1__0_n_1 ;
  wire \sect_total_reg[16]_i_1__0_n_2 ;
  wire \sect_total_reg[16]_i_1__0_n_3 ;
  wire \sect_total_reg[19]_i_2__1_n_2 ;
  wire \sect_total_reg[19]_i_2__1_n_3 ;
  wire \sect_total_reg[4]_i_1__0_n_0 ;
  wire \sect_total_reg[4]_i_1__0_n_1 ;
  wire \sect_total_reg[4]_i_1__0_n_2 ;
  wire \sect_total_reg[4]_i_1__0_n_3 ;
  wire \sect_total_reg[8]_i_1__0_n_0 ;
  wire \sect_total_reg[8]_i_1__0_n_1 ;
  wire \sect_total_reg[8]_i_1__0_n_2 ;
  wire \sect_total_reg[8]_i_1__0_n_3 ;
  wire single_sect__18;
  wire [1:1]state;
  wire \state[0]_i_1__2_n_0 ;
  wire \state[1]_i_1__3_n_0 ;
  wire [1:0]state__0;
  wire [51:0]\state_reg[0]_0 ;
  wire [0:0]\state_reg[0]_1 ;
  wire \state_reg[0]_2 ;
  wire \state_reg[0]_3 ;
  wire [0:0]\NLW_beat_len_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_beat_len_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_reg[9]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_end_from_4k_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_end_from_4k_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_end_from_4k_reg[9]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_sect_total_reg[0]_i_1__0_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[0]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[0]_i_6__0_O_UNCONNECTED ;
  wire [3:2]\NLW_sect_total_reg[19]_i_2__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sect_total_reg[19]_i_2__1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h000000A200FF0000)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(s_ready_t_reg_1),
        .I1(s_ready_t_reg_0),
        .I2(if_full_n),
        .I3(m_ready),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(next_st__0[0]));
  LUT6 #(
    .INIT(64'h0000D02FFF008080)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(s_ready_t_reg_0),
        .I1(if_full_n),
        .I2(s_ready_t_reg_1),
        .I3(m_ready),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(next_st__0[1]));
  LUT4 #(
    .INIT(16'hA8FF)) 
    \FSM_sequential_state[1]_i_2__2 
       (.I0(p_16_in),
        .I1(single_sect__18),
        .I2(req_handling_reg),
        .I3(\sect_total_buf_reg[0] ),
        .O(m_ready));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[0]),
        .Q(state__0[0]),
        .R(ap_rst));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[1]),
        .Q(state__0[1]),
        .R(ap_rst));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len[2]_i_2 
       (.I0(p_1_in[12]),
        .I1(\data_p1_reg_n_0_[1] ),
        .O(\beat_len[2]_i_2_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\beat_len_reg[2]_i_1_n_0 ,\beat_len_reg[2]_i_1_n_1 ,\beat_len_reg[2]_i_1_n_2 ,\beat_len_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_1_in[12]}),
        .O({\data_p1_reg[76]_1 [2:0],\NLW_beat_len_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({p_1_in[12],p_1_in[12],p_1_in[12],\beat_len[2]_i_2_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[6]_i_1 
       (.CI(\beat_len_reg[2]_i_1_n_0 ),
        .CO({\beat_len_reg[6]_i_1_n_0 ,\beat_len_reg[6]_i_1_n_1 ,\beat_len_reg[6]_i_1_n_2 ,\beat_len_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[76]_1 [6:3]),
        .S({p_1_in[12],p_1_in[12],p_1_in[12],p_1_in[12]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[9]_i_1 
       (.CI(\beat_len_reg[6]_i_1_n_0 ),
        .CO({\NLW_beat_len_reg[9]_i_1_CO_UNCONNECTED [3:2],\beat_len_reg[9]_i_1_n_2 ,\beat_len_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_beat_len_reg[9]_i_1_O_UNCONNECTED [3],\data_p1_reg[76]_1 [9:7]}),
        .S({1'b0,p_1_in[12],p_1_in[12],p_1_in[12]}));
  LUT5 #(
    .INIT(32'h80008080)) 
    \could_multi_bursts.addr_step[6]_i_1__0 
       (.I0(\could_multi_bursts.len_buf_reg[0] ),
        .I1(ost_resp_ready),
        .I2(if_full_n_0),
        .I3(AWREADY_Dummy_1),
        .I4(\could_multi_bursts.len_buf_reg[0]_0 ),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__2 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[9]),
        .O(\data_p1[10]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__2 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[10]),
        .O(\data_p1[11]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__2 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[11]),
        .O(\data_p1[12]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__2 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[12]),
        .O(\data_p1[13]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__2 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[13]),
        .O(\data_p1[14]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__2 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[14]),
        .O(\data_p1[15]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__2 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[15]),
        .O(\data_p1[16]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__2 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[16]),
        .O(\data_p1[17]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__2 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[17]),
        .O(\data_p1[18]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__2 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[18]),
        .O(\data_p1[19]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__1 
       (.I0(\data_p2_reg_n_0_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[0]),
        .O(\data_p1[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__2 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[19]),
        .O(\data_p1[20]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__2 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[20]),
        .O(\data_p1[21]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__2 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[21]),
        .O(\data_p1[22]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__2 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[22]),
        .O(\data_p1[23]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__2 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[23]),
        .O(\data_p1[24]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__2 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[24]),
        .O(\data_p1[25]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__2 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[25]),
        .O(\data_p1[26]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__2 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[26]),
        .O(\data_p1[27]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__2 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[27]),
        .O(\data_p1[28]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__2 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[28]),
        .O(\data_p1[29]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__1 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[1]),
        .O(\data_p1[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__2 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[29]),
        .O(\data_p1[30]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__2 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[30]),
        .O(\data_p1[31]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__2 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[31]),
        .O(\data_p1[32]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__2 
       (.I0(\data_p2_reg_n_0_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[32]),
        .O(\data_p1[33]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__2 
       (.I0(\data_p2_reg_n_0_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[33]),
        .O(\data_p1[34]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__2 
       (.I0(\data_p2_reg_n_0_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[34]),
        .O(\data_p1[35]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__2 
       (.I0(\data_p2_reg_n_0_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[35]),
        .O(\data_p1[36]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__2 
       (.I0(\data_p2_reg_n_0_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[36]),
        .O(\data_p1[37]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__2 
       (.I0(\data_p2_reg_n_0_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[37]),
        .O(\data_p1[38]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__2 
       (.I0(\data_p2_reg_n_0_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[38]),
        .O(\data_p1[39]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__1 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[2]),
        .O(\data_p1[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__2 
       (.I0(\data_p2_reg_n_0_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[39]),
        .O(\data_p1[40]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__2 
       (.I0(\data_p2_reg_n_0_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[40]),
        .O(\data_p1[41]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__2 
       (.I0(\data_p2_reg_n_0_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[41]),
        .O(\data_p1[42]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__2 
       (.I0(\data_p2_reg_n_0_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[42]),
        .O(\data_p1[43]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__2 
       (.I0(\data_p2_reg_n_0_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[43]),
        .O(\data_p1[44]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__2 
       (.I0(\data_p2_reg_n_0_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[44]),
        .O(\data_p1[45]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__2 
       (.I0(\data_p2_reg_n_0_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[45]),
        .O(\data_p1[46]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__2 
       (.I0(\data_p2_reg_n_0_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[46]),
        .O(\data_p1[47]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__2 
       (.I0(\data_p2_reg_n_0_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[47]),
        .O(\data_p1[48]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__2 
       (.I0(\data_p2_reg_n_0_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[48]),
        .O(\data_p1[49]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__2 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[3]),
        .O(\data_p1[4]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__2 
       (.I0(\data_p2_reg_n_0_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[49]),
        .O(\data_p1[50]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__2 
       (.I0(\data_p2_reg_n_0_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[50]),
        .O(\data_p1[51]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__2 
       (.I0(\data_p2_reg_n_0_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[51]),
        .O(\data_p1[52]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__2 
       (.I0(\data_p2_reg_n_0_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[52]),
        .O(\data_p1[53]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__2 
       (.I0(\data_p2_reg_n_0_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[53]),
        .O(\data_p1[54]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__2 
       (.I0(\data_p2_reg_n_0_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[54]),
        .O(\data_p1[55]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__2 
       (.I0(\data_p2_reg_n_0_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[55]),
        .O(\data_p1[56]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__2 
       (.I0(\data_p2_reg_n_0_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[56]),
        .O(\data_p1[57]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__2 
       (.I0(\data_p2_reg_n_0_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[57]),
        .O(\data_p1[58]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__2 
       (.I0(\data_p2_reg_n_0_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[58]),
        .O(\data_p1[59]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__2 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[4]),
        .O(\data_p1[5]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__2 
       (.I0(\data_p2_reg_n_0_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[59]),
        .O(\data_p1[60]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__2 
       (.I0(\data_p2_reg_n_0_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[60]),
        .O(\data_p1[61]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__2 
       (.I0(\data_p2_reg_n_0_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[61]),
        .O(\data_p1[62]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1__1 
       (.I0(\data_p2_reg_n_0_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[62]),
        .O(\data_p1[63]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__2 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[5]),
        .O(\data_p1[6]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[76]_i_1__0 
       (.I0(\data_p2_reg_n_0_[76] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[63]),
        .O(\data_p1[76]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__2 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[6]),
        .O(\data_p1[7]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h00008808AAAACC0C)) 
    \data_p1[81]_i_1__1 
       (.I0(m_ready),
        .I1(s_ready_t_reg_1),
        .I2(s_ready_t_reg_0),
        .I3(if_full_n),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[81]_i_2__1 
       (.I0(\data_p2_reg_n_0_[81] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[64]),
        .O(\data_p1[81]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__2 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[7]),
        .O(\data_p1[8]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__2 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[8]),
        .O(\data_p1[9]_i_1__2_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__1_n_0 ),
        .Q(\data_p1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_0 ),
        .Q(\data_p1_reg[63]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_0 ),
        .Q(\data_p1_reg[63]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1__1_n_0 ),
        .Q(\data_p1_reg[63]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[76] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[76]_i_1__0_n_0 ),
        .Q(p_1_in[12]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[81] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[81]_i_2__1_n_0 ),
        .Q(p_1_in[17]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__2_n_0 ),
        .Q(\data_p1_reg[63]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[9]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[10]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[11]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[12]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[13]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[14]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[15]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[16]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[17]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[18]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[0]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[19]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[20]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[21]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[22]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[23]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[24]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[25]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[26]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[27]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[28]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[1]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[29]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[30]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[31]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[32]),
        .Q(\data_p2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[33]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[34]),
        .Q(\data_p2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[35]),
        .Q(\data_p2_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[36]),
        .Q(\data_p2_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[37]),
        .Q(\data_p2_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[38]),
        .Q(\data_p2_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[2]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[39]),
        .Q(\data_p2_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[40]),
        .Q(\data_p2_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[41]),
        .Q(\data_p2_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[42]),
        .Q(\data_p2_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[43]),
        .Q(\data_p2_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[44]),
        .Q(\data_p2_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[45]),
        .Q(\data_p2_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[46]),
        .Q(\data_p2_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[47]),
        .Q(\data_p2_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[48]),
        .Q(\data_p2_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[3]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[49]),
        .Q(\data_p2_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[50]),
        .Q(\data_p2_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[51]),
        .Q(\data_p2_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[52]),
        .Q(\data_p2_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[53]),
        .Q(\data_p2_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[54]),
        .Q(\data_p2_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[55]),
        .Q(\data_p2_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[56]),
        .Q(\data_p2_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[57]),
        .Q(\data_p2_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[58]),
        .Q(\data_p2_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[4]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[59]),
        .Q(\data_p2_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[60]),
        .Q(\data_p2_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[61]),
        .Q(\data_p2_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[62]),
        .Q(\data_p2_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[5]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[76] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[63]),
        .Q(\data_p2_reg_n_0_[76] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[6]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[81] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[64]),
        .Q(\data_p2_reg_n_0_[81] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[7]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_0 ),
        .D(D[8]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[2]_i_2 
       (.I0(p_1_in[12]),
        .I1(\data_p1_reg[63]_0 [2]),
        .O(\end_from_4k[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[2]_i_3 
       (.I0(p_1_in[12]),
        .I1(\data_p1_reg[63]_0 [1]),
        .O(\end_from_4k[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[2]_i_4 
       (.I0(p_1_in[12]),
        .I1(\data_p1_reg[63]_0 [0]),
        .O(\end_from_4k[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[2]_i_5 
       (.I0(p_1_in[12]),
        .I1(\data_p1_reg_n_0_[1] ),
        .O(\end_from_4k[2]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[6]_i_2 
       (.I0(p_1_in[12]),
        .I1(\data_p1_reg[63]_0 [6]),
        .O(\end_from_4k[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[6]_i_3 
       (.I0(p_1_in[12]),
        .I1(\data_p1_reg[63]_0 [5]),
        .O(\end_from_4k[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[6]_i_4 
       (.I0(p_1_in[12]),
        .I1(\data_p1_reg[63]_0 [4]),
        .O(\end_from_4k[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[6]_i_5 
       (.I0(p_1_in[12]),
        .I1(\data_p1_reg[63]_0 [3]),
        .O(\end_from_4k[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[9]_i_2 
       (.I0(p_1_in[12]),
        .I1(\data_p1_reg[63]_0 [9]),
        .O(\end_from_4k[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[9]_i_3 
       (.I0(p_1_in[12]),
        .I1(\data_p1_reg[63]_0 [8]),
        .O(\end_from_4k[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[9]_i_4 
       (.I0(p_1_in[12]),
        .I1(\data_p1_reg[63]_0 [7]),
        .O(\end_from_4k[9]_i_4_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_from_4k_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\end_from_4k_reg[2]_i_1_n_0 ,\end_from_4k_reg[2]_i_1_n_1 ,\end_from_4k_reg[2]_i_1_n_2 ,\end_from_4k_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_1_in[12],p_1_in[12],p_1_in[12],p_1_in[12]}),
        .O({\data_p1_reg[76]_0 [2:0],\NLW_end_from_4k_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\end_from_4k[2]_i_2_n_0 ,\end_from_4k[2]_i_3_n_0 ,\end_from_4k[2]_i_4_n_0 ,\end_from_4k[2]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_from_4k_reg[6]_i_1 
       (.CI(\end_from_4k_reg[2]_i_1_n_0 ),
        .CO({\end_from_4k_reg[6]_i_1_n_0 ,\end_from_4k_reg[6]_i_1_n_1 ,\end_from_4k_reg[6]_i_1_n_2 ,\end_from_4k_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_1_in[12],p_1_in[12],p_1_in[12],p_1_in[12]}),
        .O(\data_p1_reg[76]_0 [6:3]),
        .S({\end_from_4k[6]_i_2_n_0 ,\end_from_4k[6]_i_3_n_0 ,\end_from_4k[6]_i_4_n_0 ,\end_from_4k[6]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_from_4k_reg[9]_i_1 
       (.CI(\end_from_4k_reg[6]_i_1_n_0 ),
        .CO({\NLW_end_from_4k_reg[9]_i_1_CO_UNCONNECTED [3:2],\end_from_4k_reg[9]_i_1_n_2 ,\end_from_4k_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_1_in[12],p_1_in[12]}),
        .O({\NLW_end_from_4k_reg[9]_i_1_O_UNCONNECTED [3],\data_p1_reg[76]_0 [9:7]}),
        .S({1'b0,\end_from_4k[9]_i_2_n_0 ,\end_from_4k[9]_i_3_n_0 ,\end_from_4k[9]_i_4_n_0 }));
  LUT4 #(
    .INIT(16'h7000)) 
    last_sect_i_1__1
       (.I0(m_ready),
        .I1(req_valid),
        .I2(ap_rst_n),
        .I3(last_sect_reg),
        .O(\state_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hCFCFCFFF88888888)) 
    req_handling_i_1__1
       (.I0(m_ready),
        .I1(req_valid),
        .I2(p_16_in),
        .I3(req_handling_reg),
        .I4(single_sect__18),
        .I5(\sect_total_buf_reg[0] ),
        .O(\state_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hCCCCFFCCCC4CFFFF)) 
    s_ready_t_i_1__6
       (.I0(s_ready_t_reg_1),
        .I1(s_ready_t_reg_0),
        .I2(if_full_n),
        .I3(m_ready),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(s_ready_t_i_1__6_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__6_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst));
  LUT4 #(
    .INIT(16'h80F7)) 
    \sect_cnt[0]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [10]),
        .I3(\sect_cnt_reg[0] ),
        .O(\state_reg[0]_0 [0]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[10]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [20]),
        .I3(\sect_cnt_reg[12] [1]),
        .O(\state_reg[0]_0 [10]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[11]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [21]),
        .I3(\sect_cnt_reg[12] [2]),
        .O(\state_reg[0]_0 [11]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[12]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [22]),
        .I3(\sect_cnt_reg[12] [3]),
        .O(\state_reg[0]_0 [12]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[13]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [23]),
        .I3(\sect_cnt_reg[16] [0]),
        .O(\state_reg[0]_0 [13]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[14]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [24]),
        .I3(\sect_cnt_reg[16] [1]),
        .O(\state_reg[0]_0 [14]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[15]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [25]),
        .I3(\sect_cnt_reg[16] [2]),
        .O(\state_reg[0]_0 [15]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[16]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [26]),
        .I3(\sect_cnt_reg[16] [3]),
        .O(\state_reg[0]_0 [16]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[17]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [27]),
        .I3(\sect_cnt_reg[20] [0]),
        .O(\state_reg[0]_0 [17]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[18]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [28]),
        .I3(\sect_cnt_reg[20] [1]),
        .O(\state_reg[0]_0 [18]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[19]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [29]),
        .I3(\sect_cnt_reg[20] [2]),
        .O(\state_reg[0]_0 [19]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[1]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [11]),
        .I3(O[0]),
        .O(\state_reg[0]_0 [1]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[20]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [30]),
        .I3(\sect_cnt_reg[20] [3]),
        .O(\state_reg[0]_0 [20]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[21]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [31]),
        .I3(\sect_cnt_reg[24] [0]),
        .O(\state_reg[0]_0 [21]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[22]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [32]),
        .I3(\sect_cnt_reg[24] [1]),
        .O(\state_reg[0]_0 [22]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[23]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [33]),
        .I3(\sect_cnt_reg[24] [2]),
        .O(\state_reg[0]_0 [23]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[24]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [34]),
        .I3(\sect_cnt_reg[24] [3]),
        .O(\state_reg[0]_0 [24]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[25]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [35]),
        .I3(\sect_cnt_reg[28] [0]),
        .O(\state_reg[0]_0 [25]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[26]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [36]),
        .I3(\sect_cnt_reg[28] [1]),
        .O(\state_reg[0]_0 [26]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[27]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [37]),
        .I3(\sect_cnt_reg[28] [2]),
        .O(\state_reg[0]_0 [27]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[28]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [38]),
        .I3(\sect_cnt_reg[28] [3]),
        .O(\state_reg[0]_0 [28]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[29]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [39]),
        .I3(\sect_cnt_reg[32] [0]),
        .O(\state_reg[0]_0 [29]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[2]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [12]),
        .I3(O[1]),
        .O(\state_reg[0]_0 [2]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[30]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [40]),
        .I3(\sect_cnt_reg[32] [1]),
        .O(\state_reg[0]_0 [30]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[31]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [41]),
        .I3(\sect_cnt_reg[32] [2]),
        .O(\state_reg[0]_0 [31]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[32]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [42]),
        .I3(\sect_cnt_reg[32] [3]),
        .O(\state_reg[0]_0 [32]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[33]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [43]),
        .I3(\sect_cnt_reg[36] [0]),
        .O(\state_reg[0]_0 [33]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[34]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [44]),
        .I3(\sect_cnt_reg[36] [1]),
        .O(\state_reg[0]_0 [34]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[35]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [45]),
        .I3(\sect_cnt_reg[36] [2]),
        .O(\state_reg[0]_0 [35]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[36]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [46]),
        .I3(\sect_cnt_reg[36] [3]),
        .O(\state_reg[0]_0 [36]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[37]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [47]),
        .I3(\sect_cnt_reg[40] [0]),
        .O(\state_reg[0]_0 [37]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[38]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [48]),
        .I3(\sect_cnt_reg[40] [1]),
        .O(\state_reg[0]_0 [38]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[39]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [49]),
        .I3(\sect_cnt_reg[40] [2]),
        .O(\state_reg[0]_0 [39]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[3]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [13]),
        .I3(O[2]),
        .O(\state_reg[0]_0 [3]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[40]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [50]),
        .I3(\sect_cnt_reg[40] [3]),
        .O(\state_reg[0]_0 [40]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[41]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [51]),
        .I3(\sect_cnt_reg[44] [0]),
        .O(\state_reg[0]_0 [41]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[42]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [52]),
        .I3(\sect_cnt_reg[44] [1]),
        .O(\state_reg[0]_0 [42]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[43]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [53]),
        .I3(\sect_cnt_reg[44] [2]),
        .O(\state_reg[0]_0 [43]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[44]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [54]),
        .I3(\sect_cnt_reg[44] [3]),
        .O(\state_reg[0]_0 [44]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[45]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [55]),
        .I3(\sect_cnt_reg[48] [0]),
        .O(\state_reg[0]_0 [45]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[46]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [56]),
        .I3(\sect_cnt_reg[48] [1]),
        .O(\state_reg[0]_0 [46]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[47]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [57]),
        .I3(\sect_cnt_reg[48] [2]),
        .O(\state_reg[0]_0 [47]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[48]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [58]),
        .I3(\sect_cnt_reg[48] [3]),
        .O(\state_reg[0]_0 [48]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[49]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [59]),
        .I3(\sect_cnt_reg[51] [0]),
        .O(\state_reg[0]_0 [49]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[4]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [14]),
        .I3(O[3]),
        .O(\state_reg[0]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[50]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [60]),
        .I3(\sect_cnt_reg[51] [1]),
        .O(\state_reg[0]_0 [50]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \sect_cnt[51]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(p_16_in),
        .O(\state_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[51]_i_2__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [61]),
        .I3(\sect_cnt_reg[51] [2]),
        .O(\state_reg[0]_0 [51]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[5]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [15]),
        .I3(\sect_cnt_reg[8] [0]),
        .O(\state_reg[0]_0 [5]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[6]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [16]),
        .I3(\sect_cnt_reg[8] [1]),
        .O(\state_reg[0]_0 [6]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[7]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [17]),
        .I3(\sect_cnt_reg[8] [2]),
        .O(\state_reg[0]_0 [7]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[8]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [18]),
        .I3(\sect_cnt_reg[8] [3]),
        .O(\state_reg[0]_0 [8]));
  LUT4 #(
    .INIT(16'hF780)) 
    \sect_cnt[9]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .I2(\data_p1_reg[63]_0 [19]),
        .I3(\sect_cnt_reg[12] [0]),
        .O(\state_reg[0]_0 [9]));
  LUT4 #(
    .INIT(16'h8F00)) 
    \sect_len_buf[3]_i_1__1 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(\sect_total_buf_reg[0]_0 ),
        .I2(\could_multi_bursts.len_buf_reg[0] ),
        .I3(\sect_total_buf_reg[0] ),
        .O(p_16_in));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \sect_len_buf[3]_i_3__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\sect_len_buf[3]_i_4__1_n_0 ),
        .I5(\sect_len_buf[3]_i_5__1_n_0 ),
        .O(single_sect__18));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_len_buf[3]_i_4__1 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[9]),
        .I5(Q[8]),
        .O(\sect_len_buf[3]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \sect_len_buf[3]_i_5__1 
       (.I0(\sect_len_buf[3]_i_6__1_n_0 ),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(Q[10]),
        .I4(Q[11]),
        .O(\sect_len_buf[3]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_len_buf[3]_i_6__1 
       (.I0(Q[14]),
        .I1(Q[15]),
        .I2(Q[16]),
        .I3(Q[17]),
        .I4(Q[19]),
        .I5(Q[18]),
        .O(\sect_len_buf[3]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[0]_i_10__0 
       (.I0(p_1_in[12]),
        .I1(\data_p1_reg[63]_0 [3]),
        .O(\sect_total[0]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[0]_i_11__0 
       (.I0(p_1_in[12]),
        .I1(\data_p1_reg[63]_0 [2]),
        .O(\sect_total[0]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[0]_i_12__0 
       (.I0(p_1_in[12]),
        .I1(\data_p1_reg[63]_0 [1]),
        .O(\sect_total[0]_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[0]_i_13__0 
       (.I0(p_1_in[12]),
        .I1(\data_p1_reg[63]_0 [0]),
        .O(\sect_total[0]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[0]_i_14__0 
       (.I0(p_1_in[12]),
        .I1(\data_p1_reg_n_0_[1] ),
        .O(\sect_total[0]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[0]_i_3__0 
       (.I0(p_1_in[12]),
        .I1(\data_p1_reg[63]_0 [9]),
        .O(\sect_total[0]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[0]_i_4__0 
       (.I0(p_1_in[12]),
        .I1(\data_p1_reg[63]_0 [8]),
        .O(\sect_total[0]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[0]_i_5__0 
       (.I0(p_1_in[12]),
        .I1(\data_p1_reg[63]_0 [7]),
        .O(\sect_total[0]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[0]_i_7__0 
       (.I0(p_1_in[12]),
        .I1(\data_p1_reg[63]_0 [6]),
        .O(\sect_total[0]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[0]_i_8__0 
       (.I0(p_1_in[12]),
        .I1(\data_p1_reg[63]_0 [5]),
        .O(\sect_total[0]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[0]_i_9__0 
       (.I0(p_1_in[12]),
        .I1(\data_p1_reg[63]_0 [4]),
        .O(\sect_total[0]_i_9__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_total[19]_i_1__1 
       (.I0(m_ready),
        .I1(req_valid),
        .O(E));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[0]_i_1__0 
       (.CI(\sect_total_reg[0]_i_2__0_n_0 ),
        .CO({\sect_total_reg[0]_i_1__0_n_0 ,\sect_total_reg[0]_i_1__0_n_1 ,\sect_total_reg[0]_i_1__0_n_2 ,\sect_total_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_1_in[12],p_1_in[12],p_1_in[12]}),
        .O({\data_p1_reg[81]_0 [0],\NLW_sect_total_reg[0]_i_1__0_O_UNCONNECTED [2:0]}),
        .S({p_1_in[12],\sect_total[0]_i_3__0_n_0 ,\sect_total[0]_i_4__0_n_0 ,\sect_total[0]_i_5__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[0]_i_2__0 
       (.CI(\sect_total_reg[0]_i_6__0_n_0 ),
        .CO({\sect_total_reg[0]_i_2__0_n_0 ,\sect_total_reg[0]_i_2__0_n_1 ,\sect_total_reg[0]_i_2__0_n_2 ,\sect_total_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_1_in[12],p_1_in[12],p_1_in[12],p_1_in[12]}),
        .O(\NLW_sect_total_reg[0]_i_2__0_O_UNCONNECTED [3:0]),
        .S({\sect_total[0]_i_7__0_n_0 ,\sect_total[0]_i_8__0_n_0 ,\sect_total[0]_i_9__0_n_0 ,\sect_total[0]_i_10__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[0]_i_6__0 
       (.CI(1'b0),
        .CO({\sect_total_reg[0]_i_6__0_n_0 ,\sect_total_reg[0]_i_6__0_n_1 ,\sect_total_reg[0]_i_6__0_n_2 ,\sect_total_reg[0]_i_6__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_1_in[12],p_1_in[12],p_1_in[12],p_1_in[12]}),
        .O(\NLW_sect_total_reg[0]_i_6__0_O_UNCONNECTED [3:0]),
        .S({\sect_total[0]_i_11__0_n_0 ,\sect_total[0]_i_12__0_n_0 ,\sect_total[0]_i_13__0_n_0 ,\sect_total[0]_i_14__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[12]_i_1__0 
       (.CI(\sect_total_reg[8]_i_1__0_n_0 ),
        .CO({\sect_total_reg[12]_i_1__0_n_0 ,\sect_total_reg[12]_i_1__0_n_1 ,\sect_total_reg[12]_i_1__0_n_2 ,\sect_total_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [12:9]),
        .S({p_1_in[17],p_1_in[17],p_1_in[17],p_1_in[17]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[16]_i_1__0 
       (.CI(\sect_total_reg[12]_i_1__0_n_0 ),
        .CO({\sect_total_reg[16]_i_1__0_n_0 ,\sect_total_reg[16]_i_1__0_n_1 ,\sect_total_reg[16]_i_1__0_n_2 ,\sect_total_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [16:13]),
        .S({p_1_in[17],p_1_in[17],p_1_in[17],p_1_in[17]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[19]_i_2__1 
       (.CI(\sect_total_reg[16]_i_1__0_n_0 ),
        .CO({\NLW_sect_total_reg[19]_i_2__1_CO_UNCONNECTED [3:2],\sect_total_reg[19]_i_2__1_n_2 ,\sect_total_reg[19]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sect_total_reg[19]_i_2__1_O_UNCONNECTED [3],\data_p1_reg[81]_0 [19:17]}),
        .S({1'b0,p_1_in[17],p_1_in[17],p_1_in[17]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[4]_i_1__0 
       (.CI(\sect_total_reg[0]_i_1__0_n_0 ),
        .CO({\sect_total_reg[4]_i_1__0_n_0 ,\sect_total_reg[4]_i_1__0_n_1 ,\sect_total_reg[4]_i_1__0_n_2 ,\sect_total_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [4:1]),
        .S({p_1_in[17],p_1_in[17],p_1_in[17],p_1_in[17]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[8]_i_1__0 
       (.CI(\sect_total_reg[4]_i_1__0_n_0 ),
        .CO({\sect_total_reg[8]_i_1__0_n_0 ,\sect_total_reg[8]_i_1__0_n_1 ,\sect_total_reg[8]_i_1__0_n_2 ,\sect_total_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [8:5]),
        .S({p_1_in[17],p_1_in[17],p_1_in[17],p_1_in[17]}));
  LUT6 #(
    .INIT(64'hF7F777F7A0000000)) 
    \state[0]_i_1__2 
       (.I0(state),
        .I1(m_ready),
        .I2(s_ready_t_reg_1),
        .I3(s_ready_t_reg_0),
        .I4(if_full_n),
        .I5(req_valid),
        .O(\state[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF77F75555)) 
    \state[1]_i_1__3 
       (.I0(req_valid),
        .I1(s_ready_t_reg_1),
        .I2(s_ready_t_reg_0),
        .I3(if_full_n),
        .I4(state),
        .I5(m_ready),
        .O(\state[1]_i_1__3_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_0 ),
        .Q(req_valid),
        .R(ap_rst));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__3_n_0 ),
        .Q(state),
        .S(ap_rst));
endmodule

(* ORIG_REF_NAME = "Pooling_gmem2_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_reg_slice__parameterized4
   (\aggressive_gen.rs_req_ready ,
    \aggressive_gen.last_cnt_reg[4] ,
    m_axi_gmem2_AWVALID,
    \data_p1_reg[67]_0 ,
    ap_rst,
    ap_clk,
    Q,
    D,
    \aggressive_gen.req_en ,
    if_empty_n_0,
    m_axi_gmem2_AWREADY,
    E);
  output \aggressive_gen.rs_req_ready ;
  output \aggressive_gen.last_cnt_reg[4] ;
  output m_axi_gmem2_AWVALID;
  output [65:0]\data_p1_reg[67]_0 ;
  input ap_rst;
  input ap_clk;
  input [1:0]Q;
  input [65:0]D;
  input \aggressive_gen.req_en ;
  input if_empty_n_0;
  input m_axi_gmem2_AWREADY;
  input [0:0]E;

  wire [65:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \aggressive_gen.last_cnt_reg[4] ;
  wire \aggressive_gen.req_en ;
  wire \aggressive_gen.rs_req_ready ;
  wire ap_clk;
  wire ap_rst;
  wire \data_p1[10]_i_1__3_n_0 ;
  wire \data_p1[11]_i_1__3_n_0 ;
  wire \data_p1[12]_i_1__3_n_0 ;
  wire \data_p1[13]_i_1__3_n_0 ;
  wire \data_p1[14]_i_1__3_n_0 ;
  wire \data_p1[15]_i_1__3_n_0 ;
  wire \data_p1[16]_i_1__3_n_0 ;
  wire \data_p1[17]_i_1__3_n_0 ;
  wire \data_p1[18]_i_1__3_n_0 ;
  wire \data_p1[19]_i_1__3_n_0 ;
  wire \data_p1[20]_i_1__3_n_0 ;
  wire \data_p1[21]_i_1__3_n_0 ;
  wire \data_p1[22]_i_1__3_n_0 ;
  wire \data_p1[23]_i_1__3_n_0 ;
  wire \data_p1[24]_i_1__3_n_0 ;
  wire \data_p1[25]_i_1__3_n_0 ;
  wire \data_p1[26]_i_1__3_n_0 ;
  wire \data_p1[27]_i_1__3_n_0 ;
  wire \data_p1[28]_i_1__3_n_0 ;
  wire \data_p1[29]_i_1__3_n_0 ;
  wire \data_p1[2]_i_1__2_n_0 ;
  wire \data_p1[30]_i_1__3_n_0 ;
  wire \data_p1[31]_i_1__3_n_0 ;
  wire \data_p1[32]_i_1__3_n_0 ;
  wire \data_p1[33]_i_1__3_n_0 ;
  wire \data_p1[34]_i_1__3_n_0 ;
  wire \data_p1[35]_i_1__3_n_0 ;
  wire \data_p1[36]_i_1__3_n_0 ;
  wire \data_p1[37]_i_1__3_n_0 ;
  wire \data_p1[38]_i_1__3_n_0 ;
  wire \data_p1[39]_i_1__3_n_0 ;
  wire \data_p1[3]_i_1__2_n_0 ;
  wire \data_p1[40]_i_1__3_n_0 ;
  wire \data_p1[41]_i_1__3_n_0 ;
  wire \data_p1[42]_i_1__3_n_0 ;
  wire \data_p1[43]_i_1__3_n_0 ;
  wire \data_p1[44]_i_1__3_n_0 ;
  wire \data_p1[45]_i_1__3_n_0 ;
  wire \data_p1[46]_i_1__3_n_0 ;
  wire \data_p1[47]_i_1__3_n_0 ;
  wire \data_p1[48]_i_1__3_n_0 ;
  wire \data_p1[49]_i_1__3_n_0 ;
  wire \data_p1[4]_i_1__3_n_0 ;
  wire \data_p1[50]_i_1__3_n_0 ;
  wire \data_p1[51]_i_1__3_n_0 ;
  wire \data_p1[52]_i_1__3_n_0 ;
  wire \data_p1[53]_i_1__3_n_0 ;
  wire \data_p1[54]_i_1__3_n_0 ;
  wire \data_p1[55]_i_1__3_n_0 ;
  wire \data_p1[56]_i_1__3_n_0 ;
  wire \data_p1[57]_i_1__3_n_0 ;
  wire \data_p1[58]_i_1__3_n_0 ;
  wire \data_p1[59]_i_1__3_n_0 ;
  wire \data_p1[5]_i_1__3_n_0 ;
  wire \data_p1[60]_i_1__3_n_0 ;
  wire \data_p1[61]_i_1__3_n_0 ;
  wire \data_p1[62]_i_1__3_n_0 ;
  wire \data_p1[63]_i_2__0_n_0 ;
  wire \data_p1[64]_i_1__1_n_0 ;
  wire \data_p1[65]_i_1__0_n_0 ;
  wire \data_p1[66]_i_1__0_n_0 ;
  wire \data_p1[67]_i_1__0_n_0 ;
  wire \data_p1[6]_i_1__3_n_0 ;
  wire \data_p1[7]_i_1__3_n_0 ;
  wire \data_p1[8]_i_1__3_n_0 ;
  wire \data_p1[9]_i_1__3_n_0 ;
  wire [65:0]\data_p1_reg[67]_0 ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[33] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[35] ;
  wire \data_p2_reg_n_0_[36] ;
  wire \data_p2_reg_n_0_[37] ;
  wire \data_p2_reg_n_0_[38] ;
  wire \data_p2_reg_n_0_[39] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[40] ;
  wire \data_p2_reg_n_0_[41] ;
  wire \data_p2_reg_n_0_[42] ;
  wire \data_p2_reg_n_0_[43] ;
  wire \data_p2_reg_n_0_[44] ;
  wire \data_p2_reg_n_0_[45] ;
  wire \data_p2_reg_n_0_[46] ;
  wire \data_p2_reg_n_0_[47] ;
  wire \data_p2_reg_n_0_[48] ;
  wire \data_p2_reg_n_0_[49] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[50] ;
  wire \data_p2_reg_n_0_[51] ;
  wire \data_p2_reg_n_0_[52] ;
  wire \data_p2_reg_n_0_[53] ;
  wire \data_p2_reg_n_0_[54] ;
  wire \data_p2_reg_n_0_[55] ;
  wire \data_p2_reg_n_0_[56] ;
  wire \data_p2_reg_n_0_[57] ;
  wire \data_p2_reg_n_0_[58] ;
  wire \data_p2_reg_n_0_[59] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[60] ;
  wire \data_p2_reg_n_0_[61] ;
  wire \data_p2_reg_n_0_[62] ;
  wire \data_p2_reg_n_0_[63] ;
  wire \data_p2_reg_n_0_[64] ;
  wire \data_p2_reg_n_0_[65] ;
  wire \data_p2_reg_n_0_[66] ;
  wire \data_p2_reg_n_0_[67] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire if_empty_n_0;
  wire load_p1;
  wire m_axi_gmem2_AWREADY;
  wire m_axi_gmem2_AWVALID;
  wire [1:0]next_st__0;
  wire s_ready_t_i_1__9_n_0;
  wire [1:1]state;
  wire \state[0]_i_1__7_n_0 ;
  wire \state[1]_i_1__7_n_0 ;
  wire [1:0]state__0;

  LUT5 #(
    .INIT(32'h00080F00)) 
    \FSM_sequential_state[0]_i_1__7 
       (.I0(\aggressive_gen.req_en ),
        .I1(if_empty_n_0),
        .I2(m_axi_gmem2_AWREADY),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next_st__0[0]));
  LUT6 #(
    .INIT(64'h00008877FF008080)) 
    \FSM_sequential_state[1]_i_1__10 
       (.I0(\aggressive_gen.req_en ),
        .I1(if_empty_n_0),
        .I2(\aggressive_gen.rs_req_ready ),
        .I3(m_axi_gmem2_AWREADY),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(next_st__0[1]));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[0]),
        .Q(state__0[0]),
        .R(ap_rst));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[1]),
        .Q(state__0[1]),
        .R(ap_rst));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__3 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[8]),
        .O(\data_p1[10]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__3 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[9]),
        .O(\data_p1[11]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__3 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[10]),
        .O(\data_p1[12]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__3 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[11]),
        .O(\data_p1[13]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__3 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[12]),
        .O(\data_p1[14]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__3 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[13]),
        .O(\data_p1[15]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__3 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[14]),
        .O(\data_p1[16]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__3 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[15]),
        .O(\data_p1[17]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__3 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[16]),
        .O(\data_p1[18]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__3 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[17]),
        .O(\data_p1[19]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__3 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[18]),
        .O(\data_p1[20]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__3 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[19]),
        .O(\data_p1[21]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__3 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[20]),
        .O(\data_p1[22]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__3 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[21]),
        .O(\data_p1[23]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__3 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[22]),
        .O(\data_p1[24]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__3 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[23]),
        .O(\data_p1[25]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__3 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[24]),
        .O(\data_p1[26]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__3 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[25]),
        .O(\data_p1[27]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__3 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[26]),
        .O(\data_p1[28]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__3 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[27]),
        .O(\data_p1[29]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__2 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[0]),
        .O(\data_p1[2]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__3 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[28]),
        .O(\data_p1[30]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__3 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[29]),
        .O(\data_p1[31]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__3 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[30]),
        .O(\data_p1[32]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__3 
       (.I0(\data_p2_reg_n_0_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[31]),
        .O(\data_p1[33]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__3 
       (.I0(\data_p2_reg_n_0_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[32]),
        .O(\data_p1[34]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__3 
       (.I0(\data_p2_reg_n_0_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[33]),
        .O(\data_p1[35]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__3 
       (.I0(\data_p2_reg_n_0_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[34]),
        .O(\data_p1[36]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__3 
       (.I0(\data_p2_reg_n_0_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[35]),
        .O(\data_p1[37]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__3 
       (.I0(\data_p2_reg_n_0_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[36]),
        .O(\data_p1[38]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__3 
       (.I0(\data_p2_reg_n_0_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[37]),
        .O(\data_p1[39]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__2 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[1]),
        .O(\data_p1[3]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__3 
       (.I0(\data_p2_reg_n_0_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[38]),
        .O(\data_p1[40]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__3 
       (.I0(\data_p2_reg_n_0_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[39]),
        .O(\data_p1[41]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__3 
       (.I0(\data_p2_reg_n_0_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[40]),
        .O(\data_p1[42]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__3 
       (.I0(\data_p2_reg_n_0_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[41]),
        .O(\data_p1[43]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__3 
       (.I0(\data_p2_reg_n_0_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[42]),
        .O(\data_p1[44]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__3 
       (.I0(\data_p2_reg_n_0_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[43]),
        .O(\data_p1[45]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__3 
       (.I0(\data_p2_reg_n_0_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[44]),
        .O(\data_p1[46]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__3 
       (.I0(\data_p2_reg_n_0_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[45]),
        .O(\data_p1[47]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__3 
       (.I0(\data_p2_reg_n_0_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[46]),
        .O(\data_p1[48]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__3 
       (.I0(\data_p2_reg_n_0_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[47]),
        .O(\data_p1[49]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__3 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[2]),
        .O(\data_p1[4]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__3 
       (.I0(\data_p2_reg_n_0_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[48]),
        .O(\data_p1[50]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__3 
       (.I0(\data_p2_reg_n_0_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[49]),
        .O(\data_p1[51]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__3 
       (.I0(\data_p2_reg_n_0_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[50]),
        .O(\data_p1[52]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__3 
       (.I0(\data_p2_reg_n_0_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[51]),
        .O(\data_p1[53]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__3 
       (.I0(\data_p2_reg_n_0_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[52]),
        .O(\data_p1[54]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__3 
       (.I0(\data_p2_reg_n_0_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[53]),
        .O(\data_p1[55]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__3 
       (.I0(\data_p2_reg_n_0_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[54]),
        .O(\data_p1[56]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__3 
       (.I0(\data_p2_reg_n_0_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[55]),
        .O(\data_p1[57]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__3 
       (.I0(\data_p2_reg_n_0_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[56]),
        .O(\data_p1[58]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__3 
       (.I0(\data_p2_reg_n_0_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[57]),
        .O(\data_p1[59]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__3 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[3]),
        .O(\data_p1[5]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__3 
       (.I0(\data_p2_reg_n_0_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[58]),
        .O(\data_p1[60]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__3 
       (.I0(\data_p2_reg_n_0_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[59]),
        .O(\data_p1[61]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__3 
       (.I0(\data_p2_reg_n_0_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[60]),
        .O(\data_p1[62]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h08F80008)) 
    \data_p1[63]_i_1__5 
       (.I0(\aggressive_gen.req_en ),
        .I1(if_empty_n_0),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(m_axi_gmem2_AWREADY),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_2__0 
       (.I0(\data_p2_reg_n_0_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[61]),
        .O(\data_p1[63]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[64]_i_1__1 
       (.I0(\data_p2_reg_n_0_[64] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[62]),
        .O(\data_p1[64]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[65]_i_1__0 
       (.I0(\data_p2_reg_n_0_[65] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[63]),
        .O(\data_p1[65]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1__0 
       (.I0(\data_p2_reg_n_0_[66] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[64]),
        .O(\data_p1[66]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1__0 
       (.I0(\data_p2_reg_n_0_[67] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[65]),
        .O(\data_p1[67]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__3 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[4]),
        .O(\data_p1[6]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__3 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[5]),
        .O(\data_p1[7]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__3 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[6]),
        .O(\data_p1[8]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__3 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[7]),
        .O(\data_p1[9]_i_1__3_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_2__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[65]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(\data_p2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(D[32]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(D[33]),
        .Q(\data_p2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(D[34]),
        .Q(\data_p2_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(D[35]),
        .Q(\data_p2_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(D[36]),
        .Q(\data_p2_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(D[37]),
        .Q(\data_p2_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(D[38]),
        .Q(\data_p2_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(D[39]),
        .Q(\data_p2_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(D[40]),
        .Q(\data_p2_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(D[41]),
        .Q(\data_p2_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(D[42]),
        .Q(\data_p2_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(D[43]),
        .Q(\data_p2_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(D[44]),
        .Q(\data_p2_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(D[45]),
        .Q(\data_p2_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(D[46]),
        .Q(\data_p2_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(D[47]),
        .Q(\data_p2_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(D[48]),
        .Q(\data_p2_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(D[49]),
        .Q(\data_p2_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(D[50]),
        .Q(\data_p2_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(D[51]),
        .Q(\data_p2_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(D[52]),
        .Q(\data_p2_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(D[53]),
        .Q(\data_p2_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(D[54]),
        .Q(\data_p2_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(D[55]),
        .Q(\data_p2_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(D[56]),
        .Q(\data_p2_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(D[57]),
        .Q(\data_p2_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(D[58]),
        .Q(\data_p2_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(D[59]),
        .Q(\data_p2_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(D[60]),
        .Q(\data_p2_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(D[61]),
        .Q(\data_p2_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(D[62]),
        .Q(\data_p2_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(E),
        .D(D[63]),
        .Q(\data_p2_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(D[64]),
        .Q(\data_p2_reg_n_0_[66] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(D[65]),
        .Q(\data_p2_reg_n_0_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF00FFF0F700FFFF)) 
    s_ready_t_i_1__9
       (.I0(\aggressive_gen.req_en ),
        .I1(if_empty_n_0),
        .I2(m_axi_gmem2_AWREADY),
        .I3(\aggressive_gen.rs_req_ready ),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(s_ready_t_i_1__9_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__9_n_0),
        .Q(\aggressive_gen.rs_req_ready ),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'h8F8FFFFF80008000)) 
    \state[0]_i_1__7 
       (.I0(\aggressive_gen.req_en ),
        .I1(if_empty_n_0),
        .I2(state),
        .I3(\aggressive_gen.rs_req_ready ),
        .I4(m_axi_gmem2_AWREADY),
        .I5(m_axi_gmem2_AWVALID),
        .O(\state[0]_i_1__7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \state[0]_i_3__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\aggressive_gen.last_cnt_reg[4] ));
  LUT5 #(
    .INIT(32'hFFFF7F0F)) 
    \state[1]_i_1__7 
       (.I0(\aggressive_gen.req_en ),
        .I1(if_empty_n_0),
        .I2(m_axi_gmem2_AWVALID),
        .I3(state),
        .I4(m_axi_gmem2_AWREADY),
        .O(\state[1]_i_1__7_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__7_n_0 ),
        .Q(m_axi_gmem2_AWVALID),
        .R(ap_rst));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__7_n_0 ),
        .Q(state),
        .S(ap_rst));
endmodule

(* ORIG_REF_NAME = "Pooling_gmem2_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_reg_slice__parameterized6
   (s_ready_t_reg_0,
    Q,
    ap_rst,
    ap_clk,
    p_2_in,
    m_axi_gmem2_BVALID);
  output s_ready_t_reg_0;
  output [0:0]Q;
  input ap_rst;
  input ap_clk;
  input p_2_in;
  input m_axi_gmem2_BVALID;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst;
  wire m_axi_gmem2_BVALID;
  wire [1:0]next_st__0;
  wire p_2_in;
  wire s_ready_t_i_1__7_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__3_n_0 ;
  wire \state[1]_i_1__4_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__4 
       (.I0(m_axi_gmem2_BVALID),
        .I1(p_2_in),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next_st__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'h00C3CCA0)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(s_ready_t_reg_0),
        .I1(p_2_in),
        .I2(m_axi_gmem2_BVALID),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next_st__0[1]));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[0]),
        .Q(state__0[0]),
        .R(ap_rst));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[1]),
        .Q(state__0[1]),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__7
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_gmem2_BVALID),
        .I2(p_2_in),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__7_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__7_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__3 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(p_2_in),
        .I3(m_axi_gmem2_BVALID),
        .I4(Q),
        .O(\state[0]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__4 
       (.I0(Q),
        .I1(state),
        .I2(p_2_in),
        .I3(m_axi_gmem2_BVALID),
        .O(\state[1]_i_1__4_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__3_n_0 ),
        .Q(Q),
        .R(ap_rst));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__4_n_0 ),
        .Q(state),
        .S(ap_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl
   (re,
    D,
    Q,
    \fifo_depth_gt1_gen.full_n_reg ,
    wrsp_ready,
    \fifo_depth_gt1_gen.dout_reg[0]_0 ,
    tmp_valid_reg,
    tmp_valid_reg_0,
    AWREADY_Dummy,
    \fifo_depth_gt1_gen.dout_reg[0]_1 ,
    \fifo_depth_gt1_gen.dout_reg[0]_2 ,
    in,
    raddr,
    ap_clk,
    ap_rst);
  output re;
  output [0:0]D;
  output [63:0]Q;
  output \fifo_depth_gt1_gen.full_n_reg ;
  input wrsp_ready;
  input \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  input tmp_valid_reg;
  input tmp_valid_reg_0;
  input AWREADY_Dummy;
  input \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_2 ;
  input [63:0]in;
  input [1:0]raddr;
  input ap_clk;
  input ap_rst;

  wire AWREADY_Dummy;
  wire [0:0]D;
  wire [63:0]Q;
  wire ap_clk;
  wire ap_rst;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_2 ;
  wire \fifo_depth_gt1_gen.full_n_reg ;
  wire \fifo_depth_gt1_gen.mem_reg[2][0]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][10]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][11]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][12]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][13]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][14]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][15]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][16]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][17]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][18]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][19]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][1]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][20]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][21]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][22]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][23]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][24]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][25]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][26]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][27]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][28]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][29]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][2]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][30]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][31]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][32]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][33]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][34]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][35]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][36]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][37]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][38]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][39]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][3]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][40]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][41]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][42]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][43]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][44]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][45]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][46]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][47]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][48]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][49]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][4]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][50]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][51]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][52]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][53]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][54]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][55]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][56]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][57]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][58]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][59]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][5]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][60]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][61]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][62]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][6]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][76]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][7]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][8]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][9]_srl3_n_0 ;
  wire [63:0]in;
  wire [1:0]raddr;
  wire re;
  wire tmp_valid_reg;
  wire tmp_valid_reg_0;
  wire we;
  wire wrsp_ready;

  LUT6 #(
    .INIT(64'hBB3B3B3B00000000)) 
    \fifo_depth_gt1_gen.dout[76]_i_1__0 
       (.I0(wrsp_ready),
        .I1(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I2(tmp_valid_reg),
        .I3(tmp_valid_reg_0),
        .I4(AWREADY_Dummy),
        .I5(\fifo_depth_gt1_gen.dout_reg[0]_1 ),
        .O(re));
  FDRE \fifo_depth_gt1_gen.dout_reg[0] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][0]_srl3_n_0 ),
        .Q(Q[0]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[10] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][10]_srl3_n_0 ),
        .Q(Q[10]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[11] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][11]_srl3_n_0 ),
        .Q(Q[11]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[12] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][12]_srl3_n_0 ),
        .Q(Q[12]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[13] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][13]_srl3_n_0 ),
        .Q(Q[13]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[14] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][14]_srl3_n_0 ),
        .Q(Q[14]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[15] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][15]_srl3_n_0 ),
        .Q(Q[15]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[16] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][16]_srl3_n_0 ),
        .Q(Q[16]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[17] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][17]_srl3_n_0 ),
        .Q(Q[17]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[18] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][18]_srl3_n_0 ),
        .Q(Q[18]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[19] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][19]_srl3_n_0 ),
        .Q(Q[19]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[1] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][1]_srl3_n_0 ),
        .Q(Q[1]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[20] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][20]_srl3_n_0 ),
        .Q(Q[20]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[21] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][21]_srl3_n_0 ),
        .Q(Q[21]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[22] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][22]_srl3_n_0 ),
        .Q(Q[22]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[23] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][23]_srl3_n_0 ),
        .Q(Q[23]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[24] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][24]_srl3_n_0 ),
        .Q(Q[24]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[25] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][25]_srl3_n_0 ),
        .Q(Q[25]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[26] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][26]_srl3_n_0 ),
        .Q(Q[26]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[27] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][27]_srl3_n_0 ),
        .Q(Q[27]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[28] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][28]_srl3_n_0 ),
        .Q(Q[28]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[29] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][29]_srl3_n_0 ),
        .Q(Q[29]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[2] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][2]_srl3_n_0 ),
        .Q(Q[2]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[30] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][30]_srl3_n_0 ),
        .Q(Q[30]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[31] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][31]_srl3_n_0 ),
        .Q(Q[31]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[32] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][32]_srl3_n_0 ),
        .Q(Q[32]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[33] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][33]_srl3_n_0 ),
        .Q(Q[33]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[34] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][34]_srl3_n_0 ),
        .Q(Q[34]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[35] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][35]_srl3_n_0 ),
        .Q(Q[35]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[36] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][36]_srl3_n_0 ),
        .Q(Q[36]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[37] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][37]_srl3_n_0 ),
        .Q(Q[37]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[38] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][38]_srl3_n_0 ),
        .Q(Q[38]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[39] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][39]_srl3_n_0 ),
        .Q(Q[39]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[3] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][3]_srl3_n_0 ),
        .Q(Q[3]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[40] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][40]_srl3_n_0 ),
        .Q(Q[40]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[41] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][41]_srl3_n_0 ),
        .Q(Q[41]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[42] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][42]_srl3_n_0 ),
        .Q(Q[42]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[43] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][43]_srl3_n_0 ),
        .Q(Q[43]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[44] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][44]_srl3_n_0 ),
        .Q(Q[44]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[45] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][45]_srl3_n_0 ),
        .Q(Q[45]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[46] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][46]_srl3_n_0 ),
        .Q(Q[46]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[47] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][47]_srl3_n_0 ),
        .Q(Q[47]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[48] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][48]_srl3_n_0 ),
        .Q(Q[48]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[49] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][49]_srl3_n_0 ),
        .Q(Q[49]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[4] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][4]_srl3_n_0 ),
        .Q(Q[4]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[50] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][50]_srl3_n_0 ),
        .Q(Q[50]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[51] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][51]_srl3_n_0 ),
        .Q(Q[51]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[52] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][52]_srl3_n_0 ),
        .Q(Q[52]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[53] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][53]_srl3_n_0 ),
        .Q(Q[53]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[54] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][54]_srl3_n_0 ),
        .Q(Q[54]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[55] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][55]_srl3_n_0 ),
        .Q(Q[55]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[56] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][56]_srl3_n_0 ),
        .Q(Q[56]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[57] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][57]_srl3_n_0 ),
        .Q(Q[57]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[58] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][58]_srl3_n_0 ),
        .Q(Q[58]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[59] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][59]_srl3_n_0 ),
        .Q(Q[59]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[5] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][5]_srl3_n_0 ),
        .Q(Q[5]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[60] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][60]_srl3_n_0 ),
        .Q(Q[60]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[61] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][61]_srl3_n_0 ),
        .Q(Q[61]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[62] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][62]_srl3_n_0 ),
        .Q(Q[62]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[6] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][6]_srl3_n_0 ),
        .Q(Q[6]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[76] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][76]_srl3_n_0 ),
        .Q(Q[63]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[7] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][7]_srl3_n_0 ),
        .Q(Q[7]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[8] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][8]_srl3_n_0 ),
        .Q(Q[8]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[9] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][9]_srl3_n_0 ),
        .Q(Q[9]),
        .R(ap_rst));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][0]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][0]_srl3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_1__0 
       (.I0(\fifo_depth_gt1_gen.dout_reg[0]_2 ),
        .I1(in[63]),
        .O(we));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][10]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][10]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][11]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][11]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][12]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][12]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][13]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][13]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][14]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][14]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][15]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][15]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][16]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][16]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][17]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][17]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][18]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][18]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][19]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][19]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][1]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][1]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][20]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][20]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][21]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][21]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][22]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][22]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][23]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][23]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][24]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][24]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][25]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][25]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][26]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][26]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][27]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][27]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][28]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][28]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][29]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][29]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][2]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][2]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][30]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][30]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][30]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][31]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][31]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][31]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][32]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][32]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][32]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][33]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][33]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][33]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][34]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][34]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][34]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][35]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][35]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][35]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][36]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][36]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][36]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][37]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][37]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][37]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][38]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][38]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][38]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][39]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][39]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][39]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][3]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][3]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][40]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][40]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][40]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][41]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][41]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][41]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][42]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][42]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][42]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][43]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][43]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][43]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][44]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][44]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][44]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][45]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][45]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][45]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][46]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][46]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][46]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][47]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][47]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][47]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][48]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][48]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][48]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][49]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][49]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][49]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][4]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][4]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][50]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][50]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][50]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][51]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][51]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][51]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][52]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][52]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][52]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][53]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][53]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][53]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][54]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][54]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][54]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][55]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][55]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][55]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][56]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][56]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][56]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][57]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][57]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][57]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][58]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][58]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][58]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][59]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][59]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][59]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][5]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][5]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][60]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][60]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][60]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][61]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][61]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][61]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][62]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][62]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][62]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][6]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][6]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][76]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][76]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][76]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][7]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][7]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][8]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][8]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][9]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][9]_srl3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[17]_i_1__1 
       (.I0(Q[63]),
        .O(D));
  LUT6 #(
    .INIT(64'h88F8F8F800F0F0F0)) 
    tmp_valid_i_1__1
       (.I0(wrsp_ready),
        .I1(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I2(tmp_valid_reg),
        .I3(tmp_valid_reg_0),
        .I4(AWREADY_Dummy),
        .I5(Q[63]),
        .O(\fifo_depth_gt1_gen.full_n_reg ));
endmodule

(* ORIG_REF_NAME = "Pooling_gmem2_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl__parameterized11
   (E,
    dout_vld_reg,
    full_n0,
    \fifo_depth_gt1_gen.empty_n_reg ,
    \fifo_depth_gt1_gen.empty_n_reg_0 ,
    WVALID_Dummy_reg,
    SR,
    \fifo_depth_gt1_gen.mOutPtr_reg[0] ,
    ost_resp_ready,
    \fifo_srl_gen.raddr_reg[0] ,
    AWREADY_Dummy_1,
    AWVALID_Dummy,
    ost_ctrl_valid,
    \fifo_depth_gt1_gen.full_n_reg ,
    \fifo_srl_gen.raddr1__2 ,
    dout_vld_reg_0,
    dout_vld_reg_1,
    \fifo_depth_gt1_gen.dout_reg[3]_0 ,
    Q,
    WLAST_Dummy_reg,
    WLAST_Dummy_reg_0,
    WLAST_Dummy_reg_1,
    ap_rst_n,
    sel,
    in,
    \fifo_depth_gt1_gen.dout_reg[3]_1 ,
    ap_clk,
    ap_rst);
  output [0:0]E;
  output [0:0]dout_vld_reg;
  output full_n0;
  output [0:0]\fifo_depth_gt1_gen.empty_n_reg ;
  output \fifo_depth_gt1_gen.empty_n_reg_0 ;
  output WVALID_Dummy_reg;
  output [0:0]SR;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0] ;
  input ost_resp_ready;
  input \fifo_srl_gen.raddr_reg[0] ;
  input AWREADY_Dummy_1;
  input AWVALID_Dummy;
  input ost_ctrl_valid;
  input \fifo_depth_gt1_gen.full_n_reg ;
  input \fifo_srl_gen.raddr1__2 ;
  input dout_vld_reg_0;
  input dout_vld_reg_1;
  input \fifo_depth_gt1_gen.dout_reg[3]_0 ;
  input [5:0]Q;
  input WLAST_Dummy_reg;
  input WLAST_Dummy_reg_0;
  input WLAST_Dummy_reg_1;
  input ap_rst_n;
  input sel;
  input [3:0]in;
  input [3:0]\fifo_depth_gt1_gen.dout_reg[3]_1 ;
  input ap_clk;
  input ap_rst;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy;
  wire [0:0]E;
  wire [5:0]Q;
  wire [0:0]SR;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WLAST_Dummy_reg_1;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire [0:0]dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire \fifo_depth_gt1_gen.dout[3]_i_4__0_n_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[3]_0 ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[3]_1 ;
  wire \fifo_depth_gt1_gen.dout_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.dout_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.dout_reg_n_0_[2] ;
  wire \fifo_depth_gt1_gen.dout_reg_n_0_[3] ;
  wire [0:0]\fifo_depth_gt1_gen.empty_n_reg ;
  wire \fifo_depth_gt1_gen.empty_n_reg_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0] ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ;
  wire \fifo_srl_gen.raddr1__2 ;
  wire \fifo_srl_gen.raddr_reg[0] ;
  wire full_n0;
  wire if_read6_out;
  wire [3:0]in;
  wire ost_ctrl_valid;
  wire ost_resp_ready;
  wire sel;

  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    WLAST_Dummy_i_1__0
       (.I0(if_read6_out),
        .I1(WLAST_Dummy_reg),
        .I2(WLAST_Dummy_reg_0),
        .I3(WLAST_Dummy_reg_1),
        .O(WVALID_Dummy_reg));
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__18
       (.I0(dout_vld_reg_0),
        .I1(dout_vld_reg_1),
        .I2(if_read6_out),
        .O(\fifo_depth_gt1_gen.empty_n_reg_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \fifo_depth_gt1_gen.dout[3]_i_1__0 
       (.I0(dout_vld_reg_1),
        .I1(if_read6_out),
        .I2(dout_vld_reg_0),
        .O(dout_vld_reg));
  LUT6 #(
    .INIT(64'h0000000082000082)) 
    \fifo_depth_gt1_gen.dout[3]_i_2__0 
       (.I0(\fifo_depth_gt1_gen.dout_reg[3]_0 ),
        .I1(Q[2]),
        .I2(\fifo_depth_gt1_gen.dout_reg_n_0_[2] ),
        .I3(Q[1]),
        .I4(\fifo_depth_gt1_gen.dout_reg_n_0_[1] ),
        .I5(\fifo_depth_gt1_gen.dout[3]_i_4__0_n_0 ),
        .O(if_read6_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \fifo_depth_gt1_gen.dout[3]_i_4__0 
       (.I0(\fifo_depth_gt1_gen.dout_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(\fifo_depth_gt1_gen.dout_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\fifo_depth_gt1_gen.dout[3]_i_4__0_n_0 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[0] 
       (.C(ap_clk),
        .CE(dout_vld_reg),
        .D(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg_n_0_[0] ),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[1] 
       (.C(ap_clk),
        .CE(dout_vld_reg),
        .D(\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg_n_0_[1] ),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[2] 
       (.C(ap_clk),
        .CE(dout_vld_reg),
        .D(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg_n_0_[2] ),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[3] 
       (.C(ap_clk),
        .CE(dout_vld_reg),
        .D(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg_n_0_[3] ),
        .R(ap_rst));
  LUT4 #(
    .INIT(16'h7800)) 
    \fifo_depth_gt1_gen.full_n_i_1__16 
       (.I0(ost_ctrl_valid),
        .I1(\fifo_srl_gen.raddr_reg[0] ),
        .I2(dout_vld_reg),
        .I3(\fifo_depth_gt1_gen.full_n_reg ),
        .O(full_n0));
  LUT6 #(
    .INIT(64'h6AAAAAAA6AAA6AAA)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__11 
       (.I0(dout_vld_reg),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg[0] ),
        .I2(ost_resp_ready),
        .I3(\fifo_srl_gen.raddr_reg[0] ),
        .I4(AWREADY_Dummy_1),
        .I5(AWVALID_Dummy),
        .O(E));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[3]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[3]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[3]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[3]_1 [3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][1]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[3]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[3]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[3]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[3]_1 [3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][2]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[3]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[3]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[3]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[3]_1 [3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][3]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[3]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[3]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[3]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[3]_1 [3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ));
  LUT5 #(
    .INIT(32'h0AAAC000)) 
    \fifo_srl_gen.raddr[3]_i_1__8 
       (.I0(\fifo_srl_gen.raddr1__2 ),
        .I1(dout_vld_reg_0),
        .I2(ost_ctrl_valid),
        .I3(\fifo_srl_gen.raddr_reg[0] ),
        .I4(dout_vld_reg),
        .O(\fifo_depth_gt1_gen.empty_n_reg ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \len_cnt[7]_i_1__0 
       (.I0(if_read6_out),
        .I1(ap_rst_n),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "Pooling_gmem2_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl__parameterized13
   (re,
    we,
    \fifo_depth_gt1_gen.dout_reg[67]_0 ,
    \aggressive_gen.req_en ,
    \aggressive_gen.rs_req_ready ,
    if_empty_n_0,
    \fifo_depth_gt1_gen.dout_reg[2]_0 ,
    \fifo_depth_gt1_gen.dout_reg[67]_1 ,
    AWVALID_Dummy,
    in,
    Q,
    ap_clk,
    ap_rst);
  output re;
  output we;
  output [65:0]\fifo_depth_gt1_gen.dout_reg[67]_0 ;
  input \aggressive_gen.req_en ;
  input \aggressive_gen.rs_req_ready ;
  input if_empty_n_0;
  input \fifo_depth_gt1_gen.dout_reg[2]_0 ;
  input \fifo_depth_gt1_gen.dout_reg[67]_1 ;
  input AWVALID_Dummy;
  input [65:0]in;
  input [3:0]Q;
  input ap_clk;
  input ap_rst;

  wire AWVALID_Dummy;
  wire [3:0]Q;
  wire \aggressive_gen.req_en ;
  wire \aggressive_gen.rs_req_ready ;
  wire ap_clk;
  wire ap_rst;
  wire \fifo_depth_gt1_gen.dout_reg[2]_0 ;
  wire [65:0]\fifo_depth_gt1_gen.dout_reg[67]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[67]_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][37]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][38]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][39]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][40]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][41]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][42]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][43]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][44]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][45]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][46]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][47]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][48]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][49]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][50]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][51]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][52]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][53]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][54]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][55]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][56]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][57]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][58]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][59]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][60]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][61]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][62]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][63]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][64]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][65]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][66]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][67]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ;
  wire if_empty_n_0;
  wire [65:0]in;
  wire re;
  wire we;

  LUT4 #(
    .INIT(16'h8F00)) 
    \fifo_depth_gt1_gen.dout[67]_i_1__0 
       (.I0(\aggressive_gen.req_en ),
        .I1(\aggressive_gen.rs_req_ready ),
        .I2(if_empty_n_0),
        .I3(\fifo_depth_gt1_gen.dout_reg[2]_0 ),
        .O(re));
  FDRE \fifo_depth_gt1_gen.dout_reg[10] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [8]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[11] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [9]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[12] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [10]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[13] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [11]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[14] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [12]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[15] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [13]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[16] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [14]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[17] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [15]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[18] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [16]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[19] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [17]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[20] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [18]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[21] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [19]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[22] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [20]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[23] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [21]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[24] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [22]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[25] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [23]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[26] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [24]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[27] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [25]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[28] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [26]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[29] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [27]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[2] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [0]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[30] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [28]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[31] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [29]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[32] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [30]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[33] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [31]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[34] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [32]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[35] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [33]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[36] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [34]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[37] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][37]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [35]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[38] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][38]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [36]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[39] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][39]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [37]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[3] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [1]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[40] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][40]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [38]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[41] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][41]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [39]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[42] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][42]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [40]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[43] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][43]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [41]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[44] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][44]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [42]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[45] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][45]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [43]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[46] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][46]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [44]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[47] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][47]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [45]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[48] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][48]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [46]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[49] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][49]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [47]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[4] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [2]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[50] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][50]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [48]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[51] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][51]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [49]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[52] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][52]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [50]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[53] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][53]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [51]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[54] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][54]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [52]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[55] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][55]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [53]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[56] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][56]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [54]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[57] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][57]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [55]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[58] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][58]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [56]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[59] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][59]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [57]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[5] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [3]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[60] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][60]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [58]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[61] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][61]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [59]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[62] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][62]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [60]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[63] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][63]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [61]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[64] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][64]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [62]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[65] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][65]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [63]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[66] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][66]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [64]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[67] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][67]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [65]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[6] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [4]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[7] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [5]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[8] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [6]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[9] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [7]),
        .R(ap_rst));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][10]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][11]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][12]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][13]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][14]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][15]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][16]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][17]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][18]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][19]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][20]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][21]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][22]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][23]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][24]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][25]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][26]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][27]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][28]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][29]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][2]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1__0 
       (.I0(\fifo_depth_gt1_gen.dout_reg[67]_1 ),
        .I1(AWVALID_Dummy),
        .O(we));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][30]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][31]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][32]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][33]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][34]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][35]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][36]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][37]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][37]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][37]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][38]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][38]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][38]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][39]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][39]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][39]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][40]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][40]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][40]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][41]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][41]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][41]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][42]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][42]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][42]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][43]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][43]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][43]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][44]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][44]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][44]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][45]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][45]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][45]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][46]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][46]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][46]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][47]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][47]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][47]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][48]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][48]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][48]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][49]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][49]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][49]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][4]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][50]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][50]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][50]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][51]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][51]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][51]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][52]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][52]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][52]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][53]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][53]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][53]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][54]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][54]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][54]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][55]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][55]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][55]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][56]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][56]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][56]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][57]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][57]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][57]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][58]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][58]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][58]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][59]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][59]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][59]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][5]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][60]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][60]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][60]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][61]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][61]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][61]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][62]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][62]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][62]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][63]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][63]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][63]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][64]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][64]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][64]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][65]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][65]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][65]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][66]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][66]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[64]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][66]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][67]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][67]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[65]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][67]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][6]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][7]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][8]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][9]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ));
endmodule

(* ORIG_REF_NAME = "Pooling_gmem2_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl__parameterized15
   (\len_cnt_reg[7] ,
    D,
    \aggressive_gen.req_en ,
    re,
    \aggressive_gen.data_en ,
    E,
    we,
    \fifo_depth_gt1_gen.dout_reg[36]_0 ,
    dout_vld_reg,
    dout_vld_reg_0,
    Q,
    \aggressive_gen.last_cnt_reg[1] ,
    \aggressive_gen.last_cnt_reg[1]_0 ,
    if_empty_n,
    WVALID_Dummy,
    \aggressive_gen.last_cnt_reg[4] ,
    \aggressive_gen.flying_req_reg ,
    \aggressive_gen.flying_req_reg_0 ,
    \aggressive_gen.fifo_valid ,
    m_axi_gmem2_WREADY,
    \fifo_depth_gt1_gen.dout_reg[0]_0 ,
    in,
    if_empty_n_0,
    \aggressive_gen.rs_req_ready ,
    \fifo_depth_gt1_gen.dout_reg[36]_1 ,
    ap_clk,
    ap_rst);
  output \len_cnt_reg[7] ;
  output [3:0]D;
  output \aggressive_gen.req_en ;
  output re;
  output \aggressive_gen.data_en ;
  output [0:0]E;
  output we;
  output [36:0]\fifo_depth_gt1_gen.dout_reg[36]_0 ;
  output [0:0]dout_vld_reg;
  output dout_vld_reg_0;
  input [1:0]Q;
  input \aggressive_gen.last_cnt_reg[1] ;
  input \aggressive_gen.last_cnt_reg[1]_0 ;
  input if_empty_n;
  input WVALID_Dummy;
  input [4:0]\aggressive_gen.last_cnt_reg[4] ;
  input \aggressive_gen.flying_req_reg ;
  input \aggressive_gen.flying_req_reg_0 ;
  input \aggressive_gen.fifo_valid ;
  input m_axi_gmem2_WREADY;
  input \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  input [36:0]in;
  input if_empty_n_0;
  input \aggressive_gen.rs_req_ready ;
  input [3:0]\fifo_depth_gt1_gen.dout_reg[36]_1 ;
  input ap_clk;
  input ap_rst;

  wire [3:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire WVALID_Dummy;
  wire \aggressive_gen.data_en ;
  wire \aggressive_gen.fifo_valid ;
  wire \aggressive_gen.flying_req_reg ;
  wire \aggressive_gen.flying_req_reg_0 ;
  wire \aggressive_gen.last_cnt[4]_i_4__0_n_0 ;
  wire \aggressive_gen.last_cnt_reg[1] ;
  wire \aggressive_gen.last_cnt_reg[1]_0 ;
  wire [4:0]\aggressive_gen.last_cnt_reg[4] ;
  wire \aggressive_gen.req_en ;
  wire \aggressive_gen.rs_req_ready ;
  wire ap_clk;
  wire ap_rst;
  wire [0:0]dout_vld_reg;
  wire dout_vld_reg_0;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire [36:0]\fifo_depth_gt1_gen.dout_reg[36]_0 ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[36]_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ;
  wire if_empty_n;
  wire if_empty_n_0;
  wire [36:0]in;
  wire \len_cnt_reg[7] ;
  wire m_axi_gmem2_WREADY;
  wire p_8_in;
  wire re;
  wire we;

  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \aggressive_gen.flying_req_i_1__0 
       (.I0(\aggressive_gen.req_en ),
        .I1(if_empty_n_0),
        .I2(\aggressive_gen.rs_req_ready ),
        .I3(p_8_in),
        .I4(\aggressive_gen.flying_req_reg ),
        .O(dout_vld_reg_0));
  LUT6 #(
    .INIT(64'h9AAAAAAA65555555)) 
    \aggressive_gen.last_cnt[1]_i_1__0 
       (.I0(\aggressive_gen.last_cnt_reg[4] [0]),
        .I1(p_8_in),
        .I2(\aggressive_gen.last_cnt_reg[1]_0 ),
        .I3(\aggressive_gen.last_cnt_reg[1] ),
        .I4(in[36]),
        .I5(\aggressive_gen.last_cnt_reg[4] [1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \aggressive_gen.last_cnt[2]_i_1__0 
       (.I0(in[36]),
        .I1(we),
        .I2(p_8_in),
        .I3(\aggressive_gen.last_cnt_reg[4] [0]),
        .I4(\aggressive_gen.last_cnt_reg[4] [2]),
        .I5(\aggressive_gen.last_cnt_reg[4] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \aggressive_gen.last_cnt[3]_i_1__0 
       (.I0(\aggressive_gen.last_cnt_reg[4] [1]),
        .I1(\aggressive_gen.last_cnt[4]_i_4__0_n_0 ),
        .I2(\aggressive_gen.last_cnt_reg[4] [3]),
        .I3(\aggressive_gen.last_cnt_reg[4] [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \aggressive_gen.last_cnt[4]_i_1__0 
       (.I0(p_8_in),
        .I1(\aggressive_gen.last_cnt_reg[1]_0 ),
        .I2(\aggressive_gen.last_cnt_reg[1] ),
        .I3(in[36]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \aggressive_gen.last_cnt[4]_i_2__0 
       (.I0(\aggressive_gen.last_cnt_reg[4] [1]),
        .I1(\aggressive_gen.last_cnt[4]_i_4__0_n_0 ),
        .I2(\aggressive_gen.last_cnt_reg[4] [2]),
        .I3(\aggressive_gen.last_cnt_reg[4] [4]),
        .I4(\aggressive_gen.last_cnt_reg[4] [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \aggressive_gen.last_cnt[4]_i_3__0 
       (.I0(\aggressive_gen.fifo_valid ),
        .I1(\fifo_depth_gt1_gen.dout_reg[36]_0 [36]),
        .I2(\aggressive_gen.data_en ),
        .I3(\aggressive_gen.flying_req_reg ),
        .I4(m_axi_gmem2_WREADY),
        .O(p_8_in));
  LUT6 #(
    .INIT(64'h20000000BAAAAAAA)) 
    \aggressive_gen.last_cnt[4]_i_4__0 
       (.I0(\aggressive_gen.last_cnt_reg[4] [0]),
        .I1(p_8_in),
        .I2(\aggressive_gen.last_cnt_reg[1]_0 ),
        .I3(\aggressive_gen.last_cnt_reg[1] ),
        .I4(in[36]),
        .I5(\aggressive_gen.last_cnt_reg[4] [1]),
        .O(\aggressive_gen.last_cnt[4]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[67]_i_1__0 
       (.I0(\aggressive_gen.req_en ),
        .I1(if_empty_n_0),
        .I2(\aggressive_gen.rs_req_ready ),
        .O(dout_vld_reg));
  LUT5 #(
    .INIT(32'hD5550000)) 
    \fifo_depth_gt1_gen.dout[31]_i_1__0 
       (.I0(\aggressive_gen.fifo_valid ),
        .I1(m_axi_gmem2_WREADY),
        .I2(\aggressive_gen.flying_req_reg ),
        .I3(\aggressive_gen.data_en ),
        .I4(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .O(re));
  LUT6 #(
    .INIT(64'h1011000000000000)) 
    \fifo_depth_gt1_gen.dout[3]_i_3__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\aggressive_gen.last_cnt_reg[1] ),
        .I3(\aggressive_gen.last_cnt_reg[1]_0 ),
        .I4(if_empty_n),
        .I5(WVALID_Dummy),
        .O(\len_cnt_reg[7] ));
  FDRE \fifo_depth_gt1_gen.dout_reg[0] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [0]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[10] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [10]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[11] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [11]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[12] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [12]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[13] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [13]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[14] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [14]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[15] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [15]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[16] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [16]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[17] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [17]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[18] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [18]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[19] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [19]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[1] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [1]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[20] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [20]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[21] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [21]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[22] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [22]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[23] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [23]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[24] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [24]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[25] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [25]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[26] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [26]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[27] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [27]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[28] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [28]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[29] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [29]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[2] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [2]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[30] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [30]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[31] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [31]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[32] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [32]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[33] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [33]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[34] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [34]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[35] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [35]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[36] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [36]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[3] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [3]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[4] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [4]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[5] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [5]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[6] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [6]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[7] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [7]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[8] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [8]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[9] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_0 [9]),
        .R(ap_rst));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__10 
       (.I0(\aggressive_gen.last_cnt_reg[1] ),
        .I1(\aggressive_gen.last_cnt_reg[1]_0 ),
        .O(we));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][10]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][11]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][12]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][13]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][14]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][15]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][16]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][17]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][18]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][19]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][1]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][20]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][21]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][22]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][23]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][24]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][25]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][26]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][27]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][28]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][29]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][2]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][30]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][31]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][32]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][33]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][34]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][35]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][36]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][3]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][4]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][5]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][6]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][7]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][8]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][9]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    m_axi_gmem2_WVALID_INST_0_i_1
       (.I0(\aggressive_gen.last_cnt_reg[4] [2]),
        .I1(\aggressive_gen.last_cnt_reg[4] [1]),
        .I2(\aggressive_gen.last_cnt_reg[4] [0]),
        .I3(\aggressive_gen.last_cnt_reg[4] [3]),
        .I4(\aggressive_gen.last_cnt_reg[4] [4]),
        .O(\aggressive_gen.data_en ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB3BBB0)) 
    \state[0]_i_2__0 
       (.I0(p_8_in),
        .I1(\aggressive_gen.flying_req_reg ),
        .I2(\aggressive_gen.last_cnt_reg[4] [2]),
        .I3(\aggressive_gen.last_cnt_reg[4] [1]),
        .I4(\aggressive_gen.last_cnt_reg[4] [0]),
        .I5(\aggressive_gen.flying_req_reg_0 ),
        .O(\aggressive_gen.req_en ));
endmodule

(* ORIG_REF_NAME = "Pooling_gmem2_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl__parameterized3
   (we,
    re,
    \bus_wide_gen.offset_valid_reg ,
    p_37_in,
    we_0,
    \fifo_depth_gt1_gen.dout_reg[31]_0 ,
    AWREADY_Dummy,
    \fifo_depth_gt1_gen.dout_reg[0]_0 ,
    \fifo_depth_gt1_gen.dout_reg[0]_1 ,
    if_empty_n_0,
    wrsp_ready,
    \fifo_depth_gt1_gen.dout_reg[0]_2 ,
    \fifo_depth_gt1_gen.dout_reg[0]_3 ,
    \fifo_depth_gt1_gen.dout_reg[0]_4 ,
    \fifo_depth_gt1_gen.dout_reg[0]_5 ,
    \fifo_depth_gt1_gen.dout_reg[0]_6 ,
    \fifo_depth_gt1_gen.dout_reg[0]_7 ,
    Q,
    \bus_wide_gen.pad_oh_reg_reg[1] ,
    \fifo_depth_gt1_gen.dout_reg[31]_1 ,
    \fifo_depth_gt1_gen.dout_reg[29]_0 ,
    \fifo_depth_gt1_gen.dout_reg[31]_2 ,
    ap_clk,
    ap_rst);
  output we;
  output re;
  output \bus_wide_gen.offset_valid_reg ;
  output p_37_in;
  output we_0;
  output [31:0]\fifo_depth_gt1_gen.dout_reg[31]_0 ;
  input AWREADY_Dummy;
  input \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  input if_empty_n_0;
  input wrsp_ready;
  input \fifo_depth_gt1_gen.dout_reg[0]_2 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_3 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_4 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_5 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_6 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_7 ;
  input [0:0]Q;
  input \bus_wide_gen.pad_oh_reg_reg[1] ;
  input [0:0]\fifo_depth_gt1_gen.dout_reg[31]_1 ;
  input [1:0]\fifo_depth_gt1_gen.dout_reg[29]_0 ;
  input [3:0]\fifo_depth_gt1_gen.dout_reg[31]_2 ;
  input ap_clk;
  input ap_rst;

  wire [31:2]ARG;
  wire AWREADY_Dummy;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst;
  wire \bus_wide_gen.offset_valid_reg ;
  wire \bus_wide_gen.pad_oh_reg_reg[1] ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_2 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_3 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_4 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_5 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_6 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_7 ;
  wire [1:0]\fifo_depth_gt1_gen.dout_reg[29]_0 ;
  wire [31:0]\fifo_depth_gt1_gen.dout_reg[31]_0 ;
  wire [0:0]\fifo_depth_gt1_gen.dout_reg[31]_1 ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[31]_2 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__3_n_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__3_n_2 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__3_n_3 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3__0_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_i_1_n_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_i_1_n_2 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_i_1_n_3 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_i_1_n_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_i_1_n_2 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_i_1_n_3 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_i_1_n_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_i_1_n_2 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_i_1_n_3 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_i_1_n_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_i_1_n_2 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_i_1_n_3 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_i_1_n_2 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_i_1_n_3 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_i_1__1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_i_1__1_n_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_i_1__1_n_2 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_i_1__1_n_3 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_i_1_n_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_i_1_n_2 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_i_1_n_3 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ;
  wire [30:30]if_din;
  wire if_empty_n_0;
  wire p_37_in;
  wire re;
  wire we;
  wire we_0;
  wire wrsp_ready;
  wire [0:0]\NLW_fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__3_O_UNCONNECTED ;
  wire [3:2]\NLW_fifo_depth_gt1_gen.mem_reg[14][27]_srl15_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_fifo_depth_gt1_gen.mem_reg[14][27]_srl15_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'h57FF)) 
    \bus_wide_gen.len_cnt_buf[0]_i_8 
       (.I0(\fifo_depth_gt1_gen.dout_reg[0]_6 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[0]_4 ),
        .I2(\fifo_depth_gt1_gen.dout_reg[0]_3 ),
        .I3(Q),
        .O(\bus_wide_gen.offset_valid_reg ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_wide_gen.pad_oh_reg[1]_i_2 
       (.I0(\fifo_depth_gt1_gen.dout_reg[0]_6 ),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .O(p_37_in));
  LUT6 #(
    .INIT(64'hFD55FFFF00000000)) 
    \fifo_depth_gt1_gen.dout[31]_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[0]_2 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[0]_3 ),
        .I2(\fifo_depth_gt1_gen.dout_reg[0]_4 ),
        .I3(\fifo_depth_gt1_gen.dout_reg[0]_5 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[0]_6 ),
        .I5(\fifo_depth_gt1_gen.dout_reg[0]_7 ),
        .O(re));
  FDRE \fifo_depth_gt1_gen.dout_reg[0] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[31]_0 [0]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[10] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[31]_0 [10]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[11] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[31]_0 [11]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[12] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[31]_0 [12]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[13] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[31]_0 [13]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[14] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[31]_0 [14]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[15] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[31]_0 [15]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[16] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[31]_0 [16]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[17] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[31]_0 [17]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[18] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[31]_0 [18]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[19] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[31]_0 [19]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[1] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[31]_0 [1]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[20] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[31]_0 [20]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[21] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[31]_0 [21]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[22] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[31]_0 [22]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[23] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[31]_0 [23]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[24] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[31]_0 [24]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[25] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[31]_0 [25]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[26] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[31]_0 [26]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[27] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[31]_0 [27]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[28] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[31]_0 [28]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[29] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[31]_0 [29]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[2] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[31]_0 [2]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[30] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[31]_0 [30]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[31] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[31]_0 [31]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[3] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[31]_0 [3]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[4] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[31]_0 [4]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[5] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[31]_0 [5]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[6] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[31]_0 [6]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[7] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[31]_0 [7]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[8] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[31]_0 [8]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[9] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[31]_0 [9]),
        .R(ap_rst));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[31]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[31]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[31]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[31]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[2]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ));
  LUT5 #(
    .INIT(32'h8F000000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__6 
       (.I0(AWREADY_Dummy),
        .I1(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I2(\fifo_depth_gt1_gen.dout_reg[0]_1 ),
        .I3(if_empty_n_0),
        .I4(wrsp_ready),
        .O(we));
  LUT3 #(
    .INIT(8'h80)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__7 
       (.I0(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[0]_1 ),
        .I2(AWREADY_Dummy),
        .O(we_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__3 
       (.CI(1'b0),
        .CO({\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__3_n_0 ,\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__3_n_1 ,\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__3_n_2 ,\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\fifo_depth_gt1_gen.dout_reg[29]_0 [0]}),
        .O({ARG[4:2],\NLW_fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__3_O_UNCONNECTED [0]}),
        .S({\fifo_depth_gt1_gen.dout_reg[29]_0 [0],\fifo_depth_gt1_gen.dout_reg[29]_0 [0],\fifo_depth_gt1_gen.dout_reg[29]_0 [0],\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3__0_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3__0 
       (.I0(\fifo_depth_gt1_gen.dout_reg[29]_0 [0]),
        .I1(\fifo_depth_gt1_gen.dout_reg[31]_1 ),
        .O(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3__0_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][10]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[31]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[31]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[31]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[31]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[12]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][11]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[31]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[31]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[31]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[31]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[13]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_i_1 
       (.CI(\fifo_depth_gt1_gen.mem_reg[14][7]_srl15_i_1_n_0 ),
        .CO({\fifo_depth_gt1_gen.mem_reg[14][11]_srl15_i_1_n_0 ,\fifo_depth_gt1_gen.mem_reg[14][11]_srl15_i_1_n_1 ,\fifo_depth_gt1_gen.mem_reg[14][11]_srl15_i_1_n_2 ,\fifo_depth_gt1_gen.mem_reg[14][11]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ARG[16:13]),
        .S({\fifo_depth_gt1_gen.dout_reg[29]_0 [1],\fifo_depth_gt1_gen.dout_reg[29]_0 [1],\fifo_depth_gt1_gen.dout_reg[29]_0 [1],\fifo_depth_gt1_gen.dout_reg[29]_0 [1]}));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][12]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[31]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[31]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[31]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[31]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[14]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][13]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[31]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[31]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[31]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[31]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[15]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][14]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[31]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[31]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[31]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[31]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[16]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][15]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[31]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[31]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[31]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[31]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[17]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_i_1 
       (.CI(\fifo_depth_gt1_gen.mem_reg[14][11]_srl15_i_1_n_0 ),
        .CO({\fifo_depth_gt1_gen.mem_reg[14][15]_srl15_i_1_n_0 ,\fifo_depth_gt1_gen.mem_reg[14][15]_srl15_i_1_n_1 ,\fifo_depth_gt1_gen.mem_reg[14][15]_srl15_i_1_n_2 ,\fifo_depth_gt1_gen.mem_reg[14][15]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ARG[20:17]),
        .S({\fifo_depth_gt1_gen.dout_reg[29]_0 [1],\fifo_depth_gt1_gen.dout_reg[29]_0 [1],\fifo_depth_gt1_gen.dout_reg[29]_0 [1],\fifo_depth_gt1_gen.dout_reg[29]_0 [1]}));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][16]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[31]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[31]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[31]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[31]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[18]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][17]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[31]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[31]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[31]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[31]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[19]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][18]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[31]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[31]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[31]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[31]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[20]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][19]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[31]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[31]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[31]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[31]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[21]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_i_1 
       (.CI(\fifo_depth_gt1_gen.mem_reg[14][15]_srl15_i_1_n_0 ),
        .CO({\fifo_depth_gt1_gen.mem_reg[14][19]_srl15_i_1_n_0 ,\fifo_depth_gt1_gen.mem_reg[14][19]_srl15_i_1_n_1 ,\fifo_depth_gt1_gen.mem_reg[14][19]_srl15_i_1_n_2 ,\fifo_depth_gt1_gen.mem_reg[14][19]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ARG[24:21]),
        .S({\fifo_depth_gt1_gen.dout_reg[29]_0 [1],\fifo_depth_gt1_gen.dout_reg[29]_0 [1],\fifo_depth_gt1_gen.dout_reg[29]_0 [1],\fifo_depth_gt1_gen.dout_reg[29]_0 [1]}));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][1]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[31]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[31]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[31]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[31]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[3]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][20]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[31]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[31]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[31]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[31]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[22]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][21]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[31]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[31]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[31]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[31]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[23]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][22]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[31]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[31]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[31]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[31]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[24]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][23]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[31]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[31]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[31]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[31]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[25]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_i_1 
       (.CI(\fifo_depth_gt1_gen.mem_reg[14][19]_srl15_i_1_n_0 ),
        .CO({\fifo_depth_gt1_gen.mem_reg[14][23]_srl15_i_1_n_0 ,\fifo_depth_gt1_gen.mem_reg[14][23]_srl15_i_1_n_1 ,\fifo_depth_gt1_gen.mem_reg[14][23]_srl15_i_1_n_2 ,\fifo_depth_gt1_gen.mem_reg[14][23]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ARG[28:25]),
        .S({\fifo_depth_gt1_gen.dout_reg[29]_0 [1],\fifo_depth_gt1_gen.dout_reg[29]_0 [1],\fifo_depth_gt1_gen.dout_reg[29]_0 [1],\fifo_depth_gt1_gen.dout_reg[29]_0 [1]}));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][24]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[31]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[31]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[31]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[31]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[26]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][25]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[31]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[31]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[31]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[31]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[27]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][26]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[31]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[31]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[31]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[31]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[28]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][27]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[31]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[31]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[31]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[31]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[29]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_i_1 
       (.CI(\fifo_depth_gt1_gen.mem_reg[14][23]_srl15_i_1_n_0 ),
        .CO({\NLW_fifo_depth_gt1_gen.mem_reg[14][27]_srl15_i_1_CO_UNCONNECTED [3:2],\fifo_depth_gt1_gen.mem_reg[14][27]_srl15_i_1_n_2 ,\fifo_depth_gt1_gen.mem_reg[14][27]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_fifo_depth_gt1_gen.mem_reg[14][27]_srl15_i_1_O_UNCONNECTED [3],ARG[31:29]}),
        .S({1'b0,\fifo_depth_gt1_gen.dout_reg[29]_0 [1],\fifo_depth_gt1_gen.dout_reg[29]_0 [1],\fifo_depth_gt1_gen.dout_reg[29]_0 [1]}));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][28]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[31]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[31]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[31]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[31]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[30]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][29]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[31]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[31]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[31]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[31]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[31]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][2]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[31]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[31]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[31]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[31]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[4]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][30]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[31]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[31]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[31]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[31]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(if_din),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[31]_1 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[29]_0 [0]),
        .O(if_din));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][31]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[31]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[31]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[31]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[31]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[31]_1 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][3]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[31]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[31]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[31]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[31]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[5]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_i_1__1 
       (.CI(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__3_n_0 ),
        .CO({\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_i_1__1_n_0 ,\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_i_1__1_n_1 ,\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_i_1__1_n_2 ,\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ARG[8:5]),
        .S({\fifo_depth_gt1_gen.dout_reg[29]_0 [0],\fifo_depth_gt1_gen.dout_reg[29]_0 [0],\fifo_depth_gt1_gen.dout_reg[29]_0 [0],\fifo_depth_gt1_gen.dout_reg[29]_0 [0]}));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][4]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[31]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[31]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[31]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[31]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[6]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][5]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[31]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[31]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[31]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[31]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[7]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][6]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[31]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[31]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[31]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[31]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[8]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][7]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[31]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[31]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[31]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[31]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[9]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_i_1 
       (.CI(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_i_1__1_n_0 ),
        .CO({\fifo_depth_gt1_gen.mem_reg[14][7]_srl15_i_1_n_0 ,\fifo_depth_gt1_gen.mem_reg[14][7]_srl15_i_1_n_1 ,\fifo_depth_gt1_gen.mem_reg[14][7]_srl15_i_1_n_2 ,\fifo_depth_gt1_gen.mem_reg[14][7]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ARG[12:9]),
        .S({\fifo_depth_gt1_gen.dout_reg[29]_0 [0],\fifo_depth_gt1_gen.dout_reg[29]_0 [0],\fifo_depth_gt1_gen.dout_reg[29]_0 [0],\fifo_depth_gt1_gen.dout_reg[29]_0 [0]}));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][8]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[31]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[31]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[31]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[31]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[10]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][9]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[31]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[31]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[31]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[31]_2 [3]),
        .CE(we_0),
        .CLK(ap_clk),
        .D(ARG[11]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ));
endmodule

(* ORIG_REF_NAME = "Pooling_gmem2_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl__parameterized5
   (\fifo_depth_gt1_gen.dout_reg[0]_0 ,
    E,
    \fifo_depth_gt1_gen.full_n_reg ,
    \fifo_depth_gt1_gen.mOutPtr_reg[1] ,
    D,
    \fifo_srl_gen.raddr_reg[1] ,
    \fifo_depth_gt1_gen.empty_n_reg ,
    \fifo_depth_gt1_gen.dout_reg[0]_1 ,
    p_2_in,
    \fifo_depth_gt1_gen.empty_n_reg_0 ,
    we,
    Q,
    \fifo_depth_gt1_gen.dout_reg[0]_2 ,
    ap_clk,
    ap_rst,
    \fifo_srl_gen.raddr_reg[0] ,
    if_empty_n_0,
    \fifo_depth_gt1_gen.mOutPtr_reg[0] ,
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ,
    AWREADY_Dummy,
    \fifo_srl_gen.raddr_reg[0]_0 ,
    \fifo_depth_gt1_gen.empty_n_reg_1 ,
    dout_vld_reg,
    \fifo_srl_gen.raddr1__1 ,
    last_resp,
    dout_vld_reg_0,
    dout_vld_reg_1,
    \fifo_depth_gt1_gen.empty_n_reg_2 ,
    re,
    need_wrsp);
  output \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  output [0:0]E;
  output \fifo_depth_gt1_gen.full_n_reg ;
  output \fifo_depth_gt1_gen.mOutPtr_reg[1] ;
  output [3:0]D;
  output [2:0]\fifo_srl_gen.raddr_reg[1] ;
  output [0:0]\fifo_depth_gt1_gen.empty_n_reg ;
  output [0:0]\fifo_depth_gt1_gen.dout_reg[0]_1 ;
  output p_2_in;
  output \fifo_depth_gt1_gen.empty_n_reg_0 ;
  input we;
  input [0:0]Q;
  input [3:0]\fifo_depth_gt1_gen.dout_reg[0]_2 ;
  input ap_clk;
  input ap_rst;
  input \fifo_srl_gen.raddr_reg[0] ;
  input if_empty_n_0;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0] ;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  input AWREADY_Dummy;
  input [0:0]\fifo_srl_gen.raddr_reg[0]_0 ;
  input [4:0]\fifo_depth_gt1_gen.empty_n_reg_1 ;
  input dout_vld_reg;
  input \fifo_srl_gen.raddr1__1 ;
  input last_resp;
  input [0:0]dout_vld_reg_0;
  input dout_vld_reg_1;
  input \fifo_depth_gt1_gen.empty_n_reg_2 ;
  input re;
  input need_wrsp;

  wire AWREADY_Dummy;
  wire [3:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst;
  wire dout_vld_reg;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire [0:0]\fifo_depth_gt1_gen.dout_reg[0]_1 ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[0]_2 ;
  wire [0:0]\fifo_depth_gt1_gen.empty_n_reg ;
  wire \fifo_depth_gt1_gen.empty_n_reg_0 ;
  wire [4:0]\fifo_depth_gt1_gen.empty_n_reg_1 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_2 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__11_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[1] ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ;
  wire \fifo_srl_gen.raddr1__1 ;
  wire \fifo_srl_gen.raddr_reg[0] ;
  wire [0:0]\fifo_srl_gen.raddr_reg[0]_0 ;
  wire [2:0]\fifo_srl_gen.raddr_reg[1] ;
  wire if_empty_n_0;
  wire last_resp;
  wire need_wrsp;
  wire p_2_in;
  wire pop__1;
  wire re;
  wire re_0;
  wire we;

  LUT6 #(
    .INIT(64'hAEAEEEAEEEAEEEAE)) 
    dout_vld_i_1__16
       (.I0(dout_vld_reg),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_2 ),
        .I2(dout_vld_reg_1),
        .I3(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I4(dout_vld_reg_0),
        .I5(last_resp),
        .O(\fifo_depth_gt1_gen.empty_n_reg_0 ));
  LUT6 #(
    .INIT(64'h8F00FFFF00000000)) 
    \fifo_depth_gt1_gen.dout[0]_i_1__2 
       (.I0(last_resp),
        .I1(dout_vld_reg_0),
        .I2(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I3(dout_vld_reg_1),
        .I4(\fifo_depth_gt1_gen.empty_n_reg_2 ),
        .I5(dout_vld_reg),
        .O(re_0));
  FDRE \fifo_depth_gt1_gen.dout_reg[0] 
       (.C(ap_clk),
        .CE(re_0),
        .D(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'h6A6AAA6AAA6AAA6A)) 
    \fifo_depth_gt1_gen.empty_n_i_1__14 
       (.I0(re_0),
        .I1(\fifo_srl_gen.raddr_reg[0] ),
        .I2(if_empty_n_0),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg[0] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .I5(AWREADY_Dummy),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \fifo_depth_gt1_gen.empty_n_i_2__6 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_1 [1]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_1 [0]),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_1 [3]),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_1 [2]),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.empty_n_reg_1 [4]),
        .O(\fifo_depth_gt1_gen.mOutPtr_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000088080808)) 
    \fifo_depth_gt1_gen.empty_n_i_3__5 
       (.I0(\fifo_srl_gen.raddr_reg[0] ),
        .I1(if_empty_n_0),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg[0] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .I4(AWREADY_Dummy),
        .I5(re_0),
        .O(pop__1));
  LUT4 #(
    .INIT(16'h7800)) 
    \fifo_depth_gt1_gen.full_n_i_1__15 
       (.I0(\fifo_srl_gen.raddr_reg[0]_0 ),
        .I1(\fifo_srl_gen.raddr_reg[0] ),
        .I2(re_0),
        .I3(\fifo_depth_gt1_gen.full_n_i_2__11_n_0 ),
        .O(\fifo_depth_gt1_gen.full_n_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \fifo_depth_gt1_gen.full_n_i_2__11 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_1 [1]),
        .I1(pop__1),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_1 [3]),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_1 [2]),
        .I4(\fifo_depth_gt1_gen.empty_n_reg_1 [4]),
        .I5(\fifo_depth_gt1_gen.empty_n_reg_1 [0]),
        .O(\fifo_depth_gt1_gen.full_n_i_2__11_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__13 
       (.I0(pop__1),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_1 [1]),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_1 [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__12 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_1 [0]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_1 [1]),
        .I2(pop__1),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_1 [2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h70FFFFFF8F000000)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__15 
       (.I0(last_resp),
        .I1(dout_vld_reg_0),
        .I2(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_2 ),
        .I4(dout_vld_reg_1),
        .I5(re),
        .O(\fifo_depth_gt1_gen.dout_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__10 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_1 [1]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_1 [0]),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_1 [2]),
        .I3(pop__1),
        .I4(\fifo_depth_gt1_gen.empty_n_reg_1 [3]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__10 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_1 [3]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_1 [1]),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_1 [0]),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_1 [2]),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.empty_n_reg_1 [4]),
        .O(D[3]));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wrsp/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/store_unit/fifo_wrsp/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[0]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[0]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[0]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[0]_2 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(Q),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \fifo_srl_gen.raddr[1]_i_1__7 
       (.I0(\fifo_depth_gt1_gen.dout_reg[0]_2 [0]),
        .I1(dout_vld_reg),
        .I2(pop__1),
        .I3(\fifo_depth_gt1_gen.dout_reg[0]_2 [1]),
        .O(\fifo_srl_gen.raddr_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \fifo_srl_gen.raddr[2]_i_1__7 
       (.I0(pop__1),
        .I1(dout_vld_reg),
        .I2(\fifo_depth_gt1_gen.dout_reg[0]_2 [0]),
        .I3(\fifo_depth_gt1_gen.dout_reg[0]_2 [2]),
        .I4(\fifo_depth_gt1_gen.dout_reg[0]_2 [1]),
        .O(\fifo_srl_gen.raddr_reg[1] [1]));
  LUT5 #(
    .INIT(32'h0AAAC000)) 
    \fifo_srl_gen.raddr[3]_i_1__7 
       (.I0(\fifo_srl_gen.raddr1__1 ),
        .I1(dout_vld_reg),
        .I2(\fifo_srl_gen.raddr_reg[0]_0 ),
        .I3(\fifo_srl_gen.raddr_reg[0] ),
        .I4(re_0),
        .O(\fifo_depth_gt1_gen.empty_n_reg ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \fifo_srl_gen.raddr[3]_i_2__7 
       (.I0(\fifo_depth_gt1_gen.dout_reg[0]_2 [1]),
        .I1(pop__1),
        .I2(dout_vld_reg),
        .I3(\fifo_depth_gt1_gen.dout_reg[0]_2 [0]),
        .I4(\fifo_depth_gt1_gen.dout_reg[0]_2 [3]),
        .I5(\fifo_depth_gt1_gen.dout_reg[0]_2 [2]),
        .O(\fifo_srl_gen.raddr_reg[1] [2]));
  LUT4 #(
    .INIT(16'h8F00)) 
    s_ready_t_i_2__0
       (.I0(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I1(dout_vld_reg_1),
        .I2(last_resp),
        .I3(need_wrsp),
        .O(p_2_in));
endmodule

(* ORIG_REF_NAME = "Pooling_gmem2_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl__parameterized5_4
   (last_resp,
    \fifo_depth_gt1_gen.full_n_reg ,
    E,
    \fifo_depth_gt1_gen.empty_n_reg ,
    sel,
    ost_ctrl_info,
    Q,
    ap_clk,
    ap_rst,
    ost_ctrl_valid,
    \fifo_srl_gen.raddr_reg[0] ,
    \fifo_depth_gt1_gen.full_n_reg_0 ,
    \fifo_srl_gen.raddr1__5 ,
    dout_vld_reg,
    wrsp_type,
    ursp_ready,
    dout_vld_reg_0,
    dout_vld_reg_1);
  output last_resp;
  output \fifo_depth_gt1_gen.full_n_reg ;
  output [0:0]E;
  output \fifo_depth_gt1_gen.empty_n_reg ;
  input sel;
  input ost_ctrl_info;
  input [3:0]Q;
  input ap_clk;
  input ap_rst;
  input ost_ctrl_valid;
  input \fifo_srl_gen.raddr_reg[0] ;
  input \fifo_depth_gt1_gen.full_n_reg_0 ;
  input \fifo_srl_gen.raddr1__5 ;
  input dout_vld_reg;
  input wrsp_type;
  input ursp_ready;
  input [0:0]dout_vld_reg_0;
  input dout_vld_reg_1;

  wire [0:0]E;
  wire [3:0]Q;
  wire ap_clk;
  wire ap_rst;
  wire dout_vld_reg;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire \fifo_depth_gt1_gen.empty_n_reg ;
  wire \fifo_depth_gt1_gen.full_n_reg ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ;
  wire \fifo_srl_gen.raddr1__5 ;
  wire \fifo_srl_gen.raddr_reg[0] ;
  wire last_resp;
  wire ost_ctrl_info;
  wire ost_ctrl_valid;
  wire re;
  wire sel;
  wire ursp_ready;
  wire wrsp_type;

  LUT6 #(
    .INIT(64'hAEAEEEAEEEAEEEAE)) 
    dout_vld_i_1__21
       (.I0(dout_vld_reg),
        .I1(dout_vld_reg_1),
        .I2(dout_vld_reg_0),
        .I3(last_resp),
        .I4(ursp_ready),
        .I5(wrsp_type),
        .O(\fifo_depth_gt1_gen.empty_n_reg ));
  LUT6 #(
    .INIT(64'h8F00FFFF00000000)) 
    \fifo_depth_gt1_gen.dout[0]_i_1__3 
       (.I0(wrsp_type),
        .I1(ursp_ready),
        .I2(last_resp),
        .I3(dout_vld_reg_0),
        .I4(dout_vld_reg_1),
        .I5(dout_vld_reg),
        .O(re));
  FDRE \fifo_depth_gt1_gen.dout_reg[0] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ),
        .Q(last_resp),
        .R(ap_rst));
  LUT4 #(
    .INIT(16'h7800)) 
    \fifo_depth_gt1_gen.full_n_i_1__18 
       (.I0(ost_ctrl_valid),
        .I1(\fifo_srl_gen.raddr_reg[0] ),
        .I2(re),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .O(\fifo_depth_gt1_gen.full_n_reg ));
  (* srl_bus_name = "U0/\\gmem2_m_axi_U/bus_write/fifo_resp/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem2_m_axi_U/bus_write/fifo_resp/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(ost_ctrl_info),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ));
  LUT5 #(
    .INIT(32'h0AAAC000)) 
    \fifo_srl_gen.raddr[3]_i_1__10 
       (.I0(\fifo_srl_gen.raddr1__5 ),
        .I1(dout_vld_reg),
        .I2(ost_ctrl_valid),
        .I3(\fifo_srl_gen.raddr_reg[0] ),
        .I4(re),
        .O(E));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_store
   (\fifo_depth_gt1_gen.full_n_reg ,
    gmem2_WREADY,
    if_full_n,
    wrsp_type,
    ursp_ready,
    p_32_in,
    gmem2_BVALID,
    tmp_valid_reg_0,
    WVALID_Dummy,
    \fifo_depth_gt1_gen.full_n_reg_0 ,
    \bus_wide_gen.offset_valid_reg_0 ,
    gmem_ARADDR1,
    E,
    \tmp_addr_reg[63]_0 ,
    \tmp_len_reg[17]_0 ,
    p_2_in,
    D,
    \bus_wide_gen.data_gen[1].strb_buf_reg[3]_0 ,
    ap_clk,
    ap_rst,
    \bus_wide_gen.data_valid_reg_0 ,
    ap_enable_reg_pp0_iter4,
    we,
    mOutPtr13_out,
    Q,
    \fifo_depth_gt1_gen.mOutPtr_reg[0] ,
    AWREADY_Dummy,
    in,
    \bus_wide_gen.ready_for_data__0 ,
    out_TOP_WREADY,
    \bus_wide_gen.len_cnt_buf_reg[0]_0 ,
    if_empty_n,
    last_resp,
    dout_vld_reg,
    dout_vld_reg_0,
    gmem1_BVALID,
    need_wrsp,
    ap_rst_n,
    mem_reg);
  output \fifo_depth_gt1_gen.full_n_reg ;
  output gmem2_WREADY;
  output if_full_n;
  output wrsp_type;
  output ursp_ready;
  output p_32_in;
  output gmem2_BVALID;
  output tmp_valid_reg_0;
  output WVALID_Dummy;
  output \fifo_depth_gt1_gen.full_n_reg_0 ;
  output \bus_wide_gen.offset_valid_reg_0 ;
  output gmem_ARADDR1;
  output [0:0]E;
  output [62:0]\tmp_addr_reg[63]_0 ;
  output [1:0]\tmp_len_reg[17]_0 ;
  output p_2_in;
  output [31:0]D;
  output [3:0]\bus_wide_gen.data_gen[1].strb_buf_reg[3]_0 ;
  input ap_clk;
  input ap_rst;
  input \bus_wide_gen.data_valid_reg_0 ;
  input ap_enable_reg_pp0_iter4;
  input we;
  input mOutPtr13_out;
  input [0:0]Q;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0] ;
  input AWREADY_Dummy;
  input [63:0]in;
  input \bus_wide_gen.ready_for_data__0 ;
  input out_TOP_WREADY;
  input \bus_wide_gen.len_cnt_buf_reg[0]_0 ;
  input if_empty_n;
  input last_resp;
  input [0:0]dout_vld_reg;
  input [2:0]dout_vld_reg_0;
  input gmem1_BVALID;
  input need_wrsp;
  input ap_rst_n;
  input [7:0]mem_reg;

  wire AWREADY_Dummy;
  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter4;
  wire ap_rst;
  wire ap_rst_n;
  wire buff_wdata_n_10;
  wire buff_wdata_n_11;
  wire buff_wdata_n_4;
  wire buff_wdata_n_8;
  wire buff_wdata_n_9;
  wire \bus_wide_gen.data_buf0_out ;
  wire \bus_wide_gen.data_gen[0].data_buf[15]_i_1__0_n_0 ;
  wire \bus_wide_gen.data_gen[1].data_buf[31]_i_1__0_n_0 ;
  wire [3:0]\bus_wide_gen.data_gen[1].strb_buf_reg[3]_0 ;
  wire \bus_wide_gen.data_valid_reg_0 ;
  wire \bus_wide_gen.first_beat_set_reg_n_0 ;
  wire \bus_wide_gen.first_pad_reg_n_0 ;
  wire \bus_wide_gen.head_offset ;
  wire \bus_wide_gen.last_beat_set ;
  wire \bus_wide_gen.last_beat_set_i_10__0_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_11__0_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_12__0_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_13__0_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_14__0_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_15__0_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_16__0_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_17_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_3__0_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_4__0_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_5__0_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_6__0_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_7__0_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_8__0_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_9__0_n_0 ;
  wire \bus_wide_gen.last_beat_set_reg_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[0]_i_4__0_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[0]_i_5__0_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[0]_i_6__0_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[0]_i_7_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[12]_i_2__0_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[12]_i_3__0_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[12]_i_4__0_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[12]_i_5__0_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[16]_i_2__0_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[16]_i_3__0_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[16]_i_4__0_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[16]_i_5__0_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[20]_i_2__0_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[20]_i_3__0_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[20]_i_4__0_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[20]_i_5__0_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[24]_i_2__0_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[24]_i_3__0_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[24]_i_4__0_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[24]_i_5__0_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[28]_i_2_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[28]_i_3_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[4]_i_2__0_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[4]_i_3__0_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[4]_i_4__0_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[4]_i_5__0_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[8]_i_2__0_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[8]_i_3__0_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[8]_i_4__0_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[8]_i_5__0_n_0 ;
  wire [29:0]\bus_wide_gen.len_cnt_buf_reg ;
  wire \bus_wide_gen.len_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.len_cnt_buf_reg[0]_i_2__0_n_0 ;
  wire \bus_wide_gen.len_cnt_buf_reg[0]_i_2__0_n_1 ;
  wire \bus_wide_gen.len_cnt_buf_reg[0]_i_2__0_n_2 ;
  wire \bus_wide_gen.len_cnt_buf_reg[0]_i_2__0_n_3 ;
  wire \bus_wide_gen.len_cnt_buf_reg[0]_i_2__0_n_4 ;
  wire \bus_wide_gen.len_cnt_buf_reg[0]_i_2__0_n_5 ;
  wire \bus_wide_gen.len_cnt_buf_reg[0]_i_2__0_n_6 ;
  wire \bus_wide_gen.len_cnt_buf_reg[0]_i_2__0_n_7 ;
  wire \bus_wide_gen.len_cnt_buf_reg[12]_i_1__0_n_0 ;
  wire \bus_wide_gen.len_cnt_buf_reg[12]_i_1__0_n_1 ;
  wire \bus_wide_gen.len_cnt_buf_reg[12]_i_1__0_n_2 ;
  wire \bus_wide_gen.len_cnt_buf_reg[12]_i_1__0_n_3 ;
  wire \bus_wide_gen.len_cnt_buf_reg[12]_i_1__0_n_4 ;
  wire \bus_wide_gen.len_cnt_buf_reg[12]_i_1__0_n_5 ;
  wire \bus_wide_gen.len_cnt_buf_reg[12]_i_1__0_n_6 ;
  wire \bus_wide_gen.len_cnt_buf_reg[12]_i_1__0_n_7 ;
  wire \bus_wide_gen.len_cnt_buf_reg[16]_i_1__0_n_0 ;
  wire \bus_wide_gen.len_cnt_buf_reg[16]_i_1__0_n_1 ;
  wire \bus_wide_gen.len_cnt_buf_reg[16]_i_1__0_n_2 ;
  wire \bus_wide_gen.len_cnt_buf_reg[16]_i_1__0_n_3 ;
  wire \bus_wide_gen.len_cnt_buf_reg[16]_i_1__0_n_4 ;
  wire \bus_wide_gen.len_cnt_buf_reg[16]_i_1__0_n_5 ;
  wire \bus_wide_gen.len_cnt_buf_reg[16]_i_1__0_n_6 ;
  wire \bus_wide_gen.len_cnt_buf_reg[16]_i_1__0_n_7 ;
  wire \bus_wide_gen.len_cnt_buf_reg[20]_i_1__0_n_0 ;
  wire \bus_wide_gen.len_cnt_buf_reg[20]_i_1__0_n_1 ;
  wire \bus_wide_gen.len_cnt_buf_reg[20]_i_1__0_n_2 ;
  wire \bus_wide_gen.len_cnt_buf_reg[20]_i_1__0_n_3 ;
  wire \bus_wide_gen.len_cnt_buf_reg[20]_i_1__0_n_4 ;
  wire \bus_wide_gen.len_cnt_buf_reg[20]_i_1__0_n_5 ;
  wire \bus_wide_gen.len_cnt_buf_reg[20]_i_1__0_n_6 ;
  wire \bus_wide_gen.len_cnt_buf_reg[20]_i_1__0_n_7 ;
  wire \bus_wide_gen.len_cnt_buf_reg[24]_i_1__0_n_0 ;
  wire \bus_wide_gen.len_cnt_buf_reg[24]_i_1__0_n_1 ;
  wire \bus_wide_gen.len_cnt_buf_reg[24]_i_1__0_n_2 ;
  wire \bus_wide_gen.len_cnt_buf_reg[24]_i_1__0_n_3 ;
  wire \bus_wide_gen.len_cnt_buf_reg[24]_i_1__0_n_4 ;
  wire \bus_wide_gen.len_cnt_buf_reg[24]_i_1__0_n_5 ;
  wire \bus_wide_gen.len_cnt_buf_reg[24]_i_1__0_n_6 ;
  wire \bus_wide_gen.len_cnt_buf_reg[24]_i_1__0_n_7 ;
  wire \bus_wide_gen.len_cnt_buf_reg[28]_i_1_n_3 ;
  wire \bus_wide_gen.len_cnt_buf_reg[28]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_buf_reg[28]_i_1_n_7 ;
  wire \bus_wide_gen.len_cnt_buf_reg[4]_i_1__0_n_0 ;
  wire \bus_wide_gen.len_cnt_buf_reg[4]_i_1__0_n_1 ;
  wire \bus_wide_gen.len_cnt_buf_reg[4]_i_1__0_n_2 ;
  wire \bus_wide_gen.len_cnt_buf_reg[4]_i_1__0_n_3 ;
  wire \bus_wide_gen.len_cnt_buf_reg[4]_i_1__0_n_4 ;
  wire \bus_wide_gen.len_cnt_buf_reg[4]_i_1__0_n_5 ;
  wire \bus_wide_gen.len_cnt_buf_reg[4]_i_1__0_n_6 ;
  wire \bus_wide_gen.len_cnt_buf_reg[4]_i_1__0_n_7 ;
  wire \bus_wide_gen.len_cnt_buf_reg[8]_i_1__0_n_0 ;
  wire \bus_wide_gen.len_cnt_buf_reg[8]_i_1__0_n_1 ;
  wire \bus_wide_gen.len_cnt_buf_reg[8]_i_1__0_n_2 ;
  wire \bus_wide_gen.len_cnt_buf_reg[8]_i_1__0_n_3 ;
  wire \bus_wide_gen.len_cnt_buf_reg[8]_i_1__0_n_4 ;
  wire \bus_wide_gen.len_cnt_buf_reg[8]_i_1__0_n_5 ;
  wire \bus_wide_gen.len_cnt_buf_reg[8]_i_1__0_n_6 ;
  wire \bus_wide_gen.len_cnt_buf_reg[8]_i_1__0_n_7 ;
  wire \bus_wide_gen.offset_empty_n ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[0] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[10] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[11] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[12] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[13] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[14] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[15] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[16] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[17] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[18] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[19] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[1] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[20] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[21] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[22] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[23] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[24] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[25] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[26] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[27] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[28] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[29] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[2] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[3] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[4] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[5] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[6] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[7] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[8] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[9] ;
  wire \bus_wide_gen.offset_valid_reg_0 ;
  wire \bus_wide_gen.offset_valid_reg_n_0 ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_0_[1] ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \bus_wide_gen.single_beat ;
  wire \bus_wide_gen.single_beat0 ;
  wire \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_2_n_0 ;
  wire \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_3_n_0 ;
  wire \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_4_n_0 ;
  wire \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_5_n_0 ;
  wire \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_6_n_0 ;
  wire \bus_wide_gen.single_beat_reg_n_0 ;
  wire \bus_wide_gen.wreq_offset_n_10 ;
  wire \bus_wide_gen.wreq_offset_n_11 ;
  wire \bus_wide_gen.wreq_offset_n_12 ;
  wire \bus_wide_gen.wreq_offset_n_13 ;
  wire \bus_wide_gen.wreq_offset_n_14 ;
  wire \bus_wide_gen.wreq_offset_n_15 ;
  wire \bus_wide_gen.wreq_offset_n_16 ;
  wire \bus_wide_gen.wreq_offset_n_17 ;
  wire \bus_wide_gen.wreq_offset_n_18 ;
  wire \bus_wide_gen.wreq_offset_n_19 ;
  wire \bus_wide_gen.wreq_offset_n_20 ;
  wire \bus_wide_gen.wreq_offset_n_21 ;
  wire \bus_wide_gen.wreq_offset_n_22 ;
  wire \bus_wide_gen.wreq_offset_n_23 ;
  wire \bus_wide_gen.wreq_offset_n_24 ;
  wire \bus_wide_gen.wreq_offset_n_25 ;
  wire \bus_wide_gen.wreq_offset_n_26 ;
  wire \bus_wide_gen.wreq_offset_n_27 ;
  wire \bus_wide_gen.wreq_offset_n_28 ;
  wire \bus_wide_gen.wreq_offset_n_29 ;
  wire \bus_wide_gen.wreq_offset_n_30 ;
  wire \bus_wide_gen.wreq_offset_n_31 ;
  wire \bus_wide_gen.wreq_offset_n_32 ;
  wire \bus_wide_gen.wreq_offset_n_33 ;
  wire \bus_wide_gen.wreq_offset_n_34 ;
  wire \bus_wide_gen.wreq_offset_n_35 ;
  wire \bus_wide_gen.wreq_offset_n_36 ;
  wire \bus_wide_gen.wreq_offset_n_37 ;
  wire \bus_wide_gen.wreq_offset_n_38 ;
  wire \bus_wide_gen.wreq_offset_n_4 ;
  wire \bus_wide_gen.wreq_offset_n_6 ;
  wire \bus_wide_gen.wreq_offset_n_7 ;
  wire \bus_wide_gen.wreq_offset_n_8 ;
  wire \bus_wide_gen.wreq_offset_n_9 ;
  wire din;
  wire [0:0]dout_vld_reg;
  wire [2:0]dout_vld_reg_0;
  wire empty_n;
  wire \fifo_depth_gt1_gen.full_n_reg ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0] ;
  wire fifo_wreq_n_10;
  wire fifo_wreq_n_11;
  wire fifo_wreq_n_12;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_2;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_24;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_4;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_5;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_6;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_7;
  wire fifo_wreq_n_8;
  wire fifo_wreq_n_9;
  wire gmem1_BVALID;
  wire gmem2_BVALID;
  wire gmem2_WREADY;
  wire gmem_ARADDR1;
  wire if_empty_n;
  wire if_empty_n_0;
  wire if_full_n;
  wire if_read28_out;
  wire [63:0]in;
  wire last_resp;
  wire mOutPtr13_out;
  wire [7:0]mem_reg;
  wire need_wrsp;
  wire out_TOP_WREADY;
  wire p_2_in;
  wire p_32_in;
  wire p_37_in;
  wire re;
  wire [62:0]\tmp_addr_reg[63]_0 ;
  wire [1:0]\tmp_len_reg[17]_0 ;
  wire tmp_valid_reg_0;
  wire ursp_ready;
  wire [17:0]wdata_pack;
  wire we;
  wire we_0;
  wire [12:12]wreq_len;
  wire wrsp_ready;
  wire wrsp_type;
  wire wrsp_valid;
  wire [3:1]\NLW_bus_wide_gen.len_cnt_buf_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_bus_wide_gen.len_cnt_buf_reg[28]_i_1_O_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized6 buff_wdata
       (.E(buff_wdata_n_4),
        .Q(Q),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(buff_wdata_n_10),
        .\bus_wide_gen.data_gen[0].strb_buf_reg[0] (\bus_wide_gen.first_beat_set_reg_n_0 ),
        .\bus_wide_gen.first_beat_set_reg (buff_wdata_n_9),
        .\bus_wide_gen.first_beat_set_reg_0 (\bus_wide_gen.last_beat_set_reg_n_0 ),
        .\bus_wide_gen.first_beat_set_reg_1 (\bus_wide_gen.single_beat_reg_n_0 ),
        .\bus_wide_gen.last_beat_set (\bus_wide_gen.last_beat_set ),
        .\bus_wide_gen.len_cnt_buf_reg[0] (\bus_wide_gen.len_cnt_buf_reg[0]_0 ),
        .\bus_wide_gen.len_cnt_buf_reg[0]_0 (\bus_wide_gen.wreq_offset_n_4 ),
        .\bus_wide_gen.offset_empty_n (\bus_wide_gen.offset_empty_n ),
        .\bus_wide_gen.offset_pack_reg_reg[31] (buff_wdata_n_11),
        .\bus_wide_gen.offset_valid_reg (\bus_wide_gen.offset_valid_reg_0 ),
        .\bus_wide_gen.offset_valid_reg_0 (\bus_wide_gen.single_beat0 ),
        .\bus_wide_gen.offset_valid_reg_1 (p_32_in),
        .\bus_wide_gen.offset_valid_reg_2 (buff_wdata_n_8),
        .\bus_wide_gen.pad_oh_reg_reg[1] (\bus_wide_gen.pad_oh_reg_reg_n_0_[1] ),
        .\bus_wide_gen.pad_oh_reg_reg[1]_0 (\bus_wide_gen.first_pad_reg_n_0 ),
        .\bus_wide_gen.pad_oh_reg_reg[1]_1 (\bus_wide_gen.head_offset ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .dout(wdata_pack),
        .dout_vld_reg_0(\bus_wide_gen.data_buf0_out ),
        .dout_vld_reg_1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .\fifo_depth_gt1_gen.full_n_reg_0 (\fifo_depth_gt1_gen.full_n_reg_0 ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 (\fifo_depth_gt1_gen.mOutPtr_reg[0] ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0]_1 (dout_vld_reg_0[1:0]),
        .gmem2_WREADY(gmem2_WREADY),
        .gmem_ARADDR1(gmem_ARADDR1),
        .if_empty_n(if_empty_n),
        .mOutPtr13_out(mOutPtr13_out),
        .mem_reg(mem_reg),
        .out_TOP_WREADY(out_TOP_WREADY),
        .p_37_in(p_37_in),
        .we(we));
  LUT5 #(
    .INIT(32'h8000FFFF)) 
    \bus_wide_gen.data_gen[0].data_buf[15]_i_1__0 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I3(\bus_wide_gen.head_offset ),
        .I4(ap_rst_n),
        .O(\bus_wide_gen.data_gen[0].data_buf[15]_i_1__0_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf0_out ),
        .D(wdata_pack[0]),
        .Q(D[0]),
        .R(\bus_wide_gen.data_gen[0].data_buf[15]_i_1__0_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf0_out ),
        .D(wdata_pack[10]),
        .Q(D[10]),
        .R(\bus_wide_gen.data_gen[0].data_buf[15]_i_1__0_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf0_out ),
        .D(wdata_pack[11]),
        .Q(D[11]),
        .R(\bus_wide_gen.data_gen[0].data_buf[15]_i_1__0_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf0_out ),
        .D(wdata_pack[12]),
        .Q(D[12]),
        .R(\bus_wide_gen.data_gen[0].data_buf[15]_i_1__0_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf0_out ),
        .D(wdata_pack[13]),
        .Q(D[13]),
        .R(\bus_wide_gen.data_gen[0].data_buf[15]_i_1__0_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf0_out ),
        .D(wdata_pack[14]),
        .Q(D[14]),
        .R(\bus_wide_gen.data_gen[0].data_buf[15]_i_1__0_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf0_out ),
        .D(wdata_pack[15]),
        .Q(D[15]),
        .R(\bus_wide_gen.data_gen[0].data_buf[15]_i_1__0_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf0_out ),
        .D(wdata_pack[1]),
        .Q(D[1]),
        .R(\bus_wide_gen.data_gen[0].data_buf[15]_i_1__0_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf0_out ),
        .D(wdata_pack[2]),
        .Q(D[2]),
        .R(\bus_wide_gen.data_gen[0].data_buf[15]_i_1__0_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf0_out ),
        .D(wdata_pack[3]),
        .Q(D[3]),
        .R(\bus_wide_gen.data_gen[0].data_buf[15]_i_1__0_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf0_out ),
        .D(wdata_pack[4]),
        .Q(D[4]),
        .R(\bus_wide_gen.data_gen[0].data_buf[15]_i_1__0_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf0_out ),
        .D(wdata_pack[5]),
        .Q(D[5]),
        .R(\bus_wide_gen.data_gen[0].data_buf[15]_i_1__0_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf0_out ),
        .D(wdata_pack[6]),
        .Q(D[6]),
        .R(\bus_wide_gen.data_gen[0].data_buf[15]_i_1__0_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf0_out ),
        .D(wdata_pack[7]),
        .Q(D[7]),
        .R(\bus_wide_gen.data_gen[0].data_buf[15]_i_1__0_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf0_out ),
        .D(wdata_pack[8]),
        .Q(D[8]),
        .R(\bus_wide_gen.data_gen[0].data_buf[15]_i_1__0_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf0_out ),
        .D(wdata_pack[9]),
        .Q(D[9]),
        .R(\bus_wide_gen.data_gen[0].data_buf[15]_i_1__0_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf0_out ),
        .D(wdata_pack[16]),
        .Q(\bus_wide_gen.data_gen[1].strb_buf_reg[3]_0 [0]),
        .R(\bus_wide_gen.data_gen[0].data_buf[15]_i_1__0_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf0_out ),
        .D(wdata_pack[17]),
        .Q(\bus_wide_gen.data_gen[1].strb_buf_reg[3]_0 [1]),
        .R(\bus_wide_gen.data_gen[0].data_buf[15]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA8000000FFFFFFFF)) 
    \bus_wide_gen.data_gen[1].data_buf[31]_i_1__0 
       (.I0(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I1(\bus_wide_gen.last_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.single_beat_reg_n_0 ),
        .I3(din),
        .I4(\bus_wide_gen.ready_for_data__0 ),
        .I5(ap_rst_n),
        .O(\bus_wide_gen.data_gen[1].data_buf[31]_i_1__0_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[16] 
       (.C(ap_clk),
        .CE(buff_wdata_n_4),
        .D(wdata_pack[0]),
        .Q(D[16]),
        .R(\bus_wide_gen.data_gen[1].data_buf[31]_i_1__0_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[17] 
       (.C(ap_clk),
        .CE(buff_wdata_n_4),
        .D(wdata_pack[1]),
        .Q(D[17]),
        .R(\bus_wide_gen.data_gen[1].data_buf[31]_i_1__0_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[18] 
       (.C(ap_clk),
        .CE(buff_wdata_n_4),
        .D(wdata_pack[2]),
        .Q(D[18]),
        .R(\bus_wide_gen.data_gen[1].data_buf[31]_i_1__0_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[19] 
       (.C(ap_clk),
        .CE(buff_wdata_n_4),
        .D(wdata_pack[3]),
        .Q(D[19]),
        .R(\bus_wide_gen.data_gen[1].data_buf[31]_i_1__0_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[20] 
       (.C(ap_clk),
        .CE(buff_wdata_n_4),
        .D(wdata_pack[4]),
        .Q(D[20]),
        .R(\bus_wide_gen.data_gen[1].data_buf[31]_i_1__0_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[21] 
       (.C(ap_clk),
        .CE(buff_wdata_n_4),
        .D(wdata_pack[5]),
        .Q(D[21]),
        .R(\bus_wide_gen.data_gen[1].data_buf[31]_i_1__0_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[22] 
       (.C(ap_clk),
        .CE(buff_wdata_n_4),
        .D(wdata_pack[6]),
        .Q(D[22]),
        .R(\bus_wide_gen.data_gen[1].data_buf[31]_i_1__0_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[23] 
       (.C(ap_clk),
        .CE(buff_wdata_n_4),
        .D(wdata_pack[7]),
        .Q(D[23]),
        .R(\bus_wide_gen.data_gen[1].data_buf[31]_i_1__0_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[24] 
       (.C(ap_clk),
        .CE(buff_wdata_n_4),
        .D(wdata_pack[8]),
        .Q(D[24]),
        .R(\bus_wide_gen.data_gen[1].data_buf[31]_i_1__0_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[25] 
       (.C(ap_clk),
        .CE(buff_wdata_n_4),
        .D(wdata_pack[9]),
        .Q(D[25]),
        .R(\bus_wide_gen.data_gen[1].data_buf[31]_i_1__0_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[26] 
       (.C(ap_clk),
        .CE(buff_wdata_n_4),
        .D(wdata_pack[10]),
        .Q(D[26]),
        .R(\bus_wide_gen.data_gen[1].data_buf[31]_i_1__0_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[27] 
       (.C(ap_clk),
        .CE(buff_wdata_n_4),
        .D(wdata_pack[11]),
        .Q(D[27]),
        .R(\bus_wide_gen.data_gen[1].data_buf[31]_i_1__0_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[28] 
       (.C(ap_clk),
        .CE(buff_wdata_n_4),
        .D(wdata_pack[12]),
        .Q(D[28]),
        .R(\bus_wide_gen.data_gen[1].data_buf[31]_i_1__0_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[29] 
       (.C(ap_clk),
        .CE(buff_wdata_n_4),
        .D(wdata_pack[13]),
        .Q(D[29]),
        .R(\bus_wide_gen.data_gen[1].data_buf[31]_i_1__0_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[30] 
       (.C(ap_clk),
        .CE(buff_wdata_n_4),
        .D(wdata_pack[14]),
        .Q(D[30]),
        .R(\bus_wide_gen.data_gen[1].data_buf[31]_i_1__0_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[31] 
       (.C(ap_clk),
        .CE(buff_wdata_n_4),
        .D(wdata_pack[15]),
        .Q(D[31]),
        .R(\bus_wide_gen.data_gen[1].data_buf[31]_i_1__0_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(buff_wdata_n_4),
        .D(wdata_pack[16]),
        .Q(\bus_wide_gen.data_gen[1].strb_buf_reg[3]_0 [2]),
        .R(\bus_wide_gen.data_gen[1].data_buf[31]_i_1__0_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(buff_wdata_n_4),
        .D(wdata_pack[17]),
        .Q(\bus_wide_gen.data_gen[1].strb_buf_reg[3]_0 [3]),
        .R(\bus_wide_gen.data_gen[1].data_buf[31]_i_1__0_n_0 ));
  FDRE \bus_wide_gen.data_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.data_valid_reg_0 ),
        .Q(WVALID_Dummy),
        .R(ap_rst));
  FDRE \bus_wide_gen.first_beat_set_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_9),
        .Q(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .R(1'b0));
  FDSE \bus_wide_gen.first_pad_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_8),
        .Q(\bus_wide_gen.first_pad_reg_n_0 ),
        .S(ap_rst));
  LUT6 #(
    .INIT(64'hFFFAFAFACCFAFAFA)) 
    \bus_wide_gen.last_beat_set_i_10__0 
       (.I0(\bus_wide_gen.len_cnt_buf_reg [14]),
        .I1(\bus_wide_gen.offset_pack_reg_reg_n_0_[14] ),
        .I2(\bus_wide_gen.len_cnt_buf_reg [15]),
        .I3(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I4(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I5(\bus_wide_gen.offset_pack_reg_reg_n_0_[15] ),
        .O(\bus_wide_gen.last_beat_set_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_wide_gen.last_beat_set_i_11__0 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[4] ),
        .I1(\bus_wide_gen.offset_pack_reg_reg_n_0_[5] ),
        .I2(\bus_wide_gen.offset_pack_reg_reg_n_0_[6] ),
        .I3(\bus_wide_gen.offset_pack_reg_reg_n_0_[7] ),
        .I4(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I5(\bus_wide_gen.offset_valid_reg_n_0 ),
        .O(\bus_wide_gen.last_beat_set_i_11__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000200)) 
    \bus_wide_gen.last_beat_set_i_12__0 
       (.I0(\bus_wide_gen.last_beat_set_i_15__0_n_0 ),
        .I1(\bus_wide_gen.len_cnt_buf_reg [2]),
        .I2(\bus_wide_gen.len_cnt_buf_reg [3]),
        .I3(\bus_wide_gen.len_cnt_buf_reg [0]),
        .I4(\bus_wide_gen.len_cnt_buf_reg [1]),
        .O(\bus_wide_gen.last_beat_set_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    \bus_wide_gen.last_beat_set_i_13__0 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[27] ),
        .I1(p_37_in),
        .I2(\bus_wide_gen.len_cnt_buf_reg [27]),
        .I3(\bus_wide_gen.offset_pack_reg_reg_n_0_[26] ),
        .I4(\bus_wide_gen.len_cnt_buf_reg [26]),
        .I5(\bus_wide_gen.last_beat_set_i_16__0_n_0 ),
        .O(\bus_wide_gen.last_beat_set_i_13__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    \bus_wide_gen.last_beat_set_i_14__0 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[19] ),
        .I1(p_37_in),
        .I2(\bus_wide_gen.len_cnt_buf_reg [19]),
        .I3(\bus_wide_gen.offset_pack_reg_reg_n_0_[18] ),
        .I4(\bus_wide_gen.len_cnt_buf_reg [18]),
        .I5(\bus_wide_gen.last_beat_set_i_17_n_0 ),
        .O(\bus_wide_gen.last_beat_set_i_14__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100010001)) 
    \bus_wide_gen.last_beat_set_i_15__0 
       (.I0(\bus_wide_gen.len_cnt_buf_reg [4]),
        .I1(\bus_wide_gen.len_cnt_buf_reg [5]),
        .I2(\bus_wide_gen.len_cnt_buf_reg [6]),
        .I3(\bus_wide_gen.len_cnt_buf_reg [7]),
        .I4(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I5(\bus_wide_gen.offset_valid_reg_n_0 ),
        .O(\bus_wide_gen.last_beat_set_i_15__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFAFAFACCFAFAFA)) 
    \bus_wide_gen.last_beat_set_i_16__0 
       (.I0(\bus_wide_gen.len_cnt_buf_reg [29]),
        .I1(\bus_wide_gen.offset_pack_reg_reg_n_0_[29] ),
        .I2(\bus_wide_gen.len_cnt_buf_reg [28]),
        .I3(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I4(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I5(\bus_wide_gen.offset_pack_reg_reg_n_0_[28] ),
        .O(\bus_wide_gen.last_beat_set_i_16__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFAFAFACCFAFAFA)) 
    \bus_wide_gen.last_beat_set_i_17 
       (.I0(\bus_wide_gen.len_cnt_buf_reg [20]),
        .I1(\bus_wide_gen.offset_pack_reg_reg_n_0_[20] ),
        .I2(\bus_wide_gen.len_cnt_buf_reg [21]),
        .I3(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I4(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I5(\bus_wide_gen.offset_pack_reg_reg_n_0_[21] ),
        .O(\bus_wide_gen.last_beat_set_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \bus_wide_gen.last_beat_set_i_2__0 
       (.I0(\bus_wide_gen.last_beat_set_i_3__0_n_0 ),
        .I1(\bus_wide_gen.last_beat_set_i_4__0_n_0 ),
        .I2(\bus_wide_gen.last_beat_set_i_5__0_n_0 ),
        .I3(\bus_wide_gen.last_beat_set_i_6__0_n_0 ),
        .I4(\bus_wide_gen.last_beat_set_i_7__0_n_0 ),
        .I5(\bus_wide_gen.last_beat_set_i_8__0_n_0 ),
        .O(\bus_wide_gen.last_beat_set ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    \bus_wide_gen.last_beat_set_i_3__0 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[9] ),
        .I1(p_37_in),
        .I2(\bus_wide_gen.len_cnt_buf_reg [9]),
        .I3(\bus_wide_gen.offset_pack_reg_reg_n_0_[8] ),
        .I4(\bus_wide_gen.len_cnt_buf_reg [8]),
        .I5(\bus_wide_gen.last_beat_set_i_9__0_n_0 ),
        .O(\bus_wide_gen.last_beat_set_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    \bus_wide_gen.last_beat_set_i_4__0 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[13] ),
        .I1(p_37_in),
        .I2(\bus_wide_gen.len_cnt_buf_reg [13]),
        .I3(\bus_wide_gen.offset_pack_reg_reg_n_0_[12] ),
        .I4(\bus_wide_gen.len_cnt_buf_reg [12]),
        .I5(\bus_wide_gen.last_beat_set_i_10__0_n_0 ),
        .O(\bus_wide_gen.last_beat_set_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00040000)) 
    \bus_wide_gen.last_beat_set_i_5__0 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[1] ),
        .I1(\bus_wide_gen.offset_pack_reg_reg_n_0_[0] ),
        .I2(\bus_wide_gen.offset_pack_reg_reg_n_0_[3] ),
        .I3(\bus_wide_gen.offset_pack_reg_reg_n_0_[2] ),
        .I4(\bus_wide_gen.last_beat_set_i_11__0_n_0 ),
        .I5(\bus_wide_gen.last_beat_set_i_12__0_n_0 ),
        .O(\bus_wide_gen.last_beat_set_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFAFAFACCFAFAFA)) 
    \bus_wide_gen.last_beat_set_i_6__0 
       (.I0(\bus_wide_gen.len_cnt_buf_reg [22]),
        .I1(\bus_wide_gen.offset_pack_reg_reg_n_0_[22] ),
        .I2(\bus_wide_gen.len_cnt_buf_reg [23]),
        .I3(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I4(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I5(\bus_wide_gen.offset_pack_reg_reg_n_0_[23] ),
        .O(\bus_wide_gen.last_beat_set_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFEFFFFAEFEA)) 
    \bus_wide_gen.last_beat_set_i_7__0 
       (.I0(\bus_wide_gen.last_beat_set_i_13__0_n_0 ),
        .I1(\bus_wide_gen.offset_pack_reg_reg_n_0_[25] ),
        .I2(p_37_in),
        .I3(\bus_wide_gen.len_cnt_buf_reg [25]),
        .I4(\bus_wide_gen.offset_pack_reg_reg_n_0_[24] ),
        .I5(\bus_wide_gen.len_cnt_buf_reg [24]),
        .O(\bus_wide_gen.last_beat_set_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFEFFFFAEFEA)) 
    \bus_wide_gen.last_beat_set_i_8__0 
       (.I0(\bus_wide_gen.last_beat_set_i_14__0_n_0 ),
        .I1(\bus_wide_gen.offset_pack_reg_reg_n_0_[17] ),
        .I2(p_37_in),
        .I3(\bus_wide_gen.len_cnt_buf_reg [17]),
        .I4(\bus_wide_gen.offset_pack_reg_reg_n_0_[16] ),
        .I5(\bus_wide_gen.len_cnt_buf_reg [16]),
        .O(\bus_wide_gen.last_beat_set_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFAFAFACCFAFAFA)) 
    \bus_wide_gen.last_beat_set_i_9__0 
       (.I0(\bus_wide_gen.len_cnt_buf_reg [10]),
        .I1(\bus_wide_gen.offset_pack_reg_reg_n_0_[10] ),
        .I2(\bus_wide_gen.len_cnt_buf_reg [11]),
        .I3(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I4(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I5(\bus_wide_gen.offset_pack_reg_reg_n_0_[11] ),
        .O(\bus_wide_gen.last_beat_set_i_9__0_n_0 ));
  FDRE \bus_wide_gen.last_beat_set_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_10),
        .Q(\bus_wide_gen.last_beat_set_reg_n_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[0]_i_4__0 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[3] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [3]),
        .O(\bus_wide_gen.len_cnt_buf[0]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[0]_i_5__0 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[2] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [2]),
        .O(\bus_wide_gen.len_cnt_buf[0]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[0]_i_6__0 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[1] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [1]),
        .O(\bus_wide_gen.len_cnt_buf[0]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[0]_i_7 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[0] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [0]),
        .O(\bus_wide_gen.len_cnt_buf[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[12]_i_2__0 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[15] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [15]),
        .O(\bus_wide_gen.len_cnt_buf[12]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[12]_i_3__0 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[14] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [14]),
        .O(\bus_wide_gen.len_cnt_buf[12]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[12]_i_4__0 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[13] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [13]),
        .O(\bus_wide_gen.len_cnt_buf[12]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[12]_i_5__0 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[12] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [12]),
        .O(\bus_wide_gen.len_cnt_buf[12]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[16]_i_2__0 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[19] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [19]),
        .O(\bus_wide_gen.len_cnt_buf[16]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[16]_i_3__0 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[18] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [18]),
        .O(\bus_wide_gen.len_cnt_buf[16]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[16]_i_4__0 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[17] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [17]),
        .O(\bus_wide_gen.len_cnt_buf[16]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[16]_i_5__0 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[16] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [16]),
        .O(\bus_wide_gen.len_cnt_buf[16]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[20]_i_2__0 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[23] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [23]),
        .O(\bus_wide_gen.len_cnt_buf[20]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[20]_i_3__0 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[22] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [22]),
        .O(\bus_wide_gen.len_cnt_buf[20]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[20]_i_4__0 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[21] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [21]),
        .O(\bus_wide_gen.len_cnt_buf[20]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[20]_i_5__0 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[20] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [20]),
        .O(\bus_wide_gen.len_cnt_buf[20]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[24]_i_2__0 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[27] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [27]),
        .O(\bus_wide_gen.len_cnt_buf[24]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[24]_i_3__0 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[26] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [26]),
        .O(\bus_wide_gen.len_cnt_buf[24]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[24]_i_4__0 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[25] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [25]),
        .O(\bus_wide_gen.len_cnt_buf[24]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[24]_i_5__0 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[24] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [24]),
        .O(\bus_wide_gen.len_cnt_buf[24]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[28]_i_2 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[29] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [29]),
        .O(\bus_wide_gen.len_cnt_buf[28]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[28]_i_3 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[28] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [28]),
        .O(\bus_wide_gen.len_cnt_buf[28]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[4]_i_2__0 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[7] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [7]),
        .O(\bus_wide_gen.len_cnt_buf[4]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[4]_i_3__0 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[6] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [6]),
        .O(\bus_wide_gen.len_cnt_buf[4]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[4]_i_4__0 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[5] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [5]),
        .O(\bus_wide_gen.len_cnt_buf[4]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[4]_i_5__0 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[4] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [4]),
        .O(\bus_wide_gen.len_cnt_buf[4]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[8]_i_2__0 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[11] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [11]),
        .O(\bus_wide_gen.len_cnt_buf[8]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[8]_i_3__0 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[10] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [10]),
        .O(\bus_wide_gen.len_cnt_buf[8]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[8]_i_4__0 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[9] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [9]),
        .O(\bus_wide_gen.len_cnt_buf[8]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[8]_i_5__0 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[8] ),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [8]),
        .O(\bus_wide_gen.len_cnt_buf[8]_i_5__0_n_0 ));
  FDRE \bus_wide_gen.len_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[0]_i_2__0_n_7 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [0]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_buf_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\bus_wide_gen.len_cnt_buf_reg[0]_i_2__0_n_0 ,\bus_wide_gen.len_cnt_buf_reg[0]_i_2__0_n_1 ,\bus_wide_gen.len_cnt_buf_reg[0]_i_2__0_n_2 ,\bus_wide_gen.len_cnt_buf_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\bus_wide_gen.len_cnt_buf_reg[0]_i_2__0_n_4 ,\bus_wide_gen.len_cnt_buf_reg[0]_i_2__0_n_5 ,\bus_wide_gen.len_cnt_buf_reg[0]_i_2__0_n_6 ,\bus_wide_gen.len_cnt_buf_reg[0]_i_2__0_n_7 }),
        .S({\bus_wide_gen.len_cnt_buf[0]_i_4__0_n_0 ,\bus_wide_gen.len_cnt_buf[0]_i_5__0_n_0 ,\bus_wide_gen.len_cnt_buf[0]_i_6__0_n_0 ,\bus_wide_gen.len_cnt_buf[0]_i_7_n_0 }));
  FDRE \bus_wide_gen.len_cnt_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[8]_i_1__0_n_5 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [10]),
        .R(ap_rst));
  FDRE \bus_wide_gen.len_cnt_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[8]_i_1__0_n_4 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [11]),
        .R(ap_rst));
  FDRE \bus_wide_gen.len_cnt_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[12]_i_1__0_n_7 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [12]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_buf_reg[12]_i_1__0 
       (.CI(\bus_wide_gen.len_cnt_buf_reg[8]_i_1__0_n_0 ),
        .CO({\bus_wide_gen.len_cnt_buf_reg[12]_i_1__0_n_0 ,\bus_wide_gen.len_cnt_buf_reg[12]_i_1__0_n_1 ,\bus_wide_gen.len_cnt_buf_reg[12]_i_1__0_n_2 ,\bus_wide_gen.len_cnt_buf_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\bus_wide_gen.len_cnt_buf_reg[12]_i_1__0_n_4 ,\bus_wide_gen.len_cnt_buf_reg[12]_i_1__0_n_5 ,\bus_wide_gen.len_cnt_buf_reg[12]_i_1__0_n_6 ,\bus_wide_gen.len_cnt_buf_reg[12]_i_1__0_n_7 }),
        .S({\bus_wide_gen.len_cnt_buf[12]_i_2__0_n_0 ,\bus_wide_gen.len_cnt_buf[12]_i_3__0_n_0 ,\bus_wide_gen.len_cnt_buf[12]_i_4__0_n_0 ,\bus_wide_gen.len_cnt_buf[12]_i_5__0_n_0 }));
  FDRE \bus_wide_gen.len_cnt_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[12]_i_1__0_n_6 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [13]),
        .R(ap_rst));
  FDRE \bus_wide_gen.len_cnt_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[12]_i_1__0_n_5 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [14]),
        .R(ap_rst));
  FDRE \bus_wide_gen.len_cnt_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[12]_i_1__0_n_4 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [15]),
        .R(ap_rst));
  FDRE \bus_wide_gen.len_cnt_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[16]_i_1__0_n_7 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [16]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_buf_reg[16]_i_1__0 
       (.CI(\bus_wide_gen.len_cnt_buf_reg[12]_i_1__0_n_0 ),
        .CO({\bus_wide_gen.len_cnt_buf_reg[16]_i_1__0_n_0 ,\bus_wide_gen.len_cnt_buf_reg[16]_i_1__0_n_1 ,\bus_wide_gen.len_cnt_buf_reg[16]_i_1__0_n_2 ,\bus_wide_gen.len_cnt_buf_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\bus_wide_gen.len_cnt_buf_reg[16]_i_1__0_n_4 ,\bus_wide_gen.len_cnt_buf_reg[16]_i_1__0_n_5 ,\bus_wide_gen.len_cnt_buf_reg[16]_i_1__0_n_6 ,\bus_wide_gen.len_cnt_buf_reg[16]_i_1__0_n_7 }),
        .S({\bus_wide_gen.len_cnt_buf[16]_i_2__0_n_0 ,\bus_wide_gen.len_cnt_buf[16]_i_3__0_n_0 ,\bus_wide_gen.len_cnt_buf[16]_i_4__0_n_0 ,\bus_wide_gen.len_cnt_buf[16]_i_5__0_n_0 }));
  FDRE \bus_wide_gen.len_cnt_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[16]_i_1__0_n_6 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [17]),
        .R(ap_rst));
  FDRE \bus_wide_gen.len_cnt_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[16]_i_1__0_n_5 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [18]),
        .R(ap_rst));
  FDRE \bus_wide_gen.len_cnt_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[16]_i_1__0_n_4 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [19]),
        .R(ap_rst));
  FDRE \bus_wide_gen.len_cnt_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[0]_i_2__0_n_6 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [1]),
        .R(ap_rst));
  FDRE \bus_wide_gen.len_cnt_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[20]_i_1__0_n_7 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [20]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_buf_reg[20]_i_1__0 
       (.CI(\bus_wide_gen.len_cnt_buf_reg[16]_i_1__0_n_0 ),
        .CO({\bus_wide_gen.len_cnt_buf_reg[20]_i_1__0_n_0 ,\bus_wide_gen.len_cnt_buf_reg[20]_i_1__0_n_1 ,\bus_wide_gen.len_cnt_buf_reg[20]_i_1__0_n_2 ,\bus_wide_gen.len_cnt_buf_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\bus_wide_gen.len_cnt_buf_reg[20]_i_1__0_n_4 ,\bus_wide_gen.len_cnt_buf_reg[20]_i_1__0_n_5 ,\bus_wide_gen.len_cnt_buf_reg[20]_i_1__0_n_6 ,\bus_wide_gen.len_cnt_buf_reg[20]_i_1__0_n_7 }),
        .S({\bus_wide_gen.len_cnt_buf[20]_i_2__0_n_0 ,\bus_wide_gen.len_cnt_buf[20]_i_3__0_n_0 ,\bus_wide_gen.len_cnt_buf[20]_i_4__0_n_0 ,\bus_wide_gen.len_cnt_buf[20]_i_5__0_n_0 }));
  FDRE \bus_wide_gen.len_cnt_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[20]_i_1__0_n_6 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [21]),
        .R(ap_rst));
  FDRE \bus_wide_gen.len_cnt_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[20]_i_1__0_n_5 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [22]),
        .R(ap_rst));
  FDRE \bus_wide_gen.len_cnt_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[20]_i_1__0_n_4 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [23]),
        .R(ap_rst));
  FDRE \bus_wide_gen.len_cnt_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[24]_i_1__0_n_7 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [24]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_buf_reg[24]_i_1__0 
       (.CI(\bus_wide_gen.len_cnt_buf_reg[20]_i_1__0_n_0 ),
        .CO({\bus_wide_gen.len_cnt_buf_reg[24]_i_1__0_n_0 ,\bus_wide_gen.len_cnt_buf_reg[24]_i_1__0_n_1 ,\bus_wide_gen.len_cnt_buf_reg[24]_i_1__0_n_2 ,\bus_wide_gen.len_cnt_buf_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\bus_wide_gen.len_cnt_buf_reg[24]_i_1__0_n_4 ,\bus_wide_gen.len_cnt_buf_reg[24]_i_1__0_n_5 ,\bus_wide_gen.len_cnt_buf_reg[24]_i_1__0_n_6 ,\bus_wide_gen.len_cnt_buf_reg[24]_i_1__0_n_7 }),
        .S({\bus_wide_gen.len_cnt_buf[24]_i_2__0_n_0 ,\bus_wide_gen.len_cnt_buf[24]_i_3__0_n_0 ,\bus_wide_gen.len_cnt_buf[24]_i_4__0_n_0 ,\bus_wide_gen.len_cnt_buf[24]_i_5__0_n_0 }));
  FDRE \bus_wide_gen.len_cnt_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[24]_i_1__0_n_6 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [25]),
        .R(ap_rst));
  FDRE \bus_wide_gen.len_cnt_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[24]_i_1__0_n_5 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [26]),
        .R(ap_rst));
  FDRE \bus_wide_gen.len_cnt_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[24]_i_1__0_n_4 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [27]),
        .R(ap_rst));
  FDRE \bus_wide_gen.len_cnt_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[28]_i_1_n_7 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [28]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_buf_reg[28]_i_1 
       (.CI(\bus_wide_gen.len_cnt_buf_reg[24]_i_1__0_n_0 ),
        .CO({\NLW_bus_wide_gen.len_cnt_buf_reg[28]_i_1_CO_UNCONNECTED [3:1],\bus_wide_gen.len_cnt_buf_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\NLW_bus_wide_gen.len_cnt_buf_reg[28]_i_1_O_UNCONNECTED [3:2],\bus_wide_gen.len_cnt_buf_reg[28]_i_1_n_6 ,\bus_wide_gen.len_cnt_buf_reg[28]_i_1_n_7 }),
        .S({1'b0,1'b0,\bus_wide_gen.len_cnt_buf[28]_i_2_n_0 ,\bus_wide_gen.len_cnt_buf[28]_i_3_n_0 }));
  FDRE \bus_wide_gen.len_cnt_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[28]_i_1_n_6 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [29]),
        .R(ap_rst));
  FDRE \bus_wide_gen.len_cnt_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[0]_i_2__0_n_5 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [2]),
        .R(ap_rst));
  FDRE \bus_wide_gen.len_cnt_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[0]_i_2__0_n_4 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [3]),
        .R(ap_rst));
  FDRE \bus_wide_gen.len_cnt_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[4]_i_1__0_n_7 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [4]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_buf_reg[4]_i_1__0 
       (.CI(\bus_wide_gen.len_cnt_buf_reg[0]_i_2__0_n_0 ),
        .CO({\bus_wide_gen.len_cnt_buf_reg[4]_i_1__0_n_0 ,\bus_wide_gen.len_cnt_buf_reg[4]_i_1__0_n_1 ,\bus_wide_gen.len_cnt_buf_reg[4]_i_1__0_n_2 ,\bus_wide_gen.len_cnt_buf_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\bus_wide_gen.len_cnt_buf_reg[4]_i_1__0_n_4 ,\bus_wide_gen.len_cnt_buf_reg[4]_i_1__0_n_5 ,\bus_wide_gen.len_cnt_buf_reg[4]_i_1__0_n_6 ,\bus_wide_gen.len_cnt_buf_reg[4]_i_1__0_n_7 }),
        .S({\bus_wide_gen.len_cnt_buf[4]_i_2__0_n_0 ,\bus_wide_gen.len_cnt_buf[4]_i_3__0_n_0 ,\bus_wide_gen.len_cnt_buf[4]_i_4__0_n_0 ,\bus_wide_gen.len_cnt_buf[4]_i_5__0_n_0 }));
  FDRE \bus_wide_gen.len_cnt_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[4]_i_1__0_n_6 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [5]),
        .R(ap_rst));
  FDRE \bus_wide_gen.len_cnt_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[4]_i_1__0_n_5 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [6]),
        .R(ap_rst));
  FDRE \bus_wide_gen.len_cnt_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[4]_i_1__0_n_4 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [7]),
        .R(ap_rst));
  FDRE \bus_wide_gen.len_cnt_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[8]_i_1__0_n_7 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [8]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_buf_reg[8]_i_1__0 
       (.CI(\bus_wide_gen.len_cnt_buf_reg[4]_i_1__0_n_0 ),
        .CO({\bus_wide_gen.len_cnt_buf_reg[8]_i_1__0_n_0 ,\bus_wide_gen.len_cnt_buf_reg[8]_i_1__0_n_1 ,\bus_wide_gen.len_cnt_buf_reg[8]_i_1__0_n_2 ,\bus_wide_gen.len_cnt_buf_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\bus_wide_gen.len_cnt_buf_reg[8]_i_1__0_n_4 ,\bus_wide_gen.len_cnt_buf_reg[8]_i_1__0_n_5 ,\bus_wide_gen.len_cnt_buf_reg[8]_i_1__0_n_6 ,\bus_wide_gen.len_cnt_buf_reg[8]_i_1__0_n_7 }),
        .S({\bus_wide_gen.len_cnt_buf[8]_i_2__0_n_0 ,\bus_wide_gen.len_cnt_buf[8]_i_3__0_n_0 ,\bus_wide_gen.len_cnt_buf[8]_i_4__0_n_0 ,\bus_wide_gen.len_cnt_buf[8]_i_5__0_n_0 }));
  FDRE \bus_wide_gen.len_cnt_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_32_in),
        .D(\bus_wide_gen.len_cnt_buf_reg[8]_i_1__0_n_6 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [9]),
        .R(ap_rst));
  FDRE \bus_wide_gen.offset_pack_reg_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_38 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[0] ),
        .R(ap_rst));
  FDRE \bus_wide_gen.offset_pack_reg_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_28 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[10] ),
        .R(ap_rst));
  FDRE \bus_wide_gen.offset_pack_reg_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_27 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[11] ),
        .R(ap_rst));
  FDRE \bus_wide_gen.offset_pack_reg_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_26 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[12] ),
        .R(ap_rst));
  FDRE \bus_wide_gen.offset_pack_reg_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_25 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[13] ),
        .R(ap_rst));
  FDRE \bus_wide_gen.offset_pack_reg_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_24 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[14] ),
        .R(ap_rst));
  FDRE \bus_wide_gen.offset_pack_reg_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_23 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[15] ),
        .R(ap_rst));
  FDRE \bus_wide_gen.offset_pack_reg_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_22 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[16] ),
        .R(ap_rst));
  FDRE \bus_wide_gen.offset_pack_reg_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_21 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[17] ),
        .R(ap_rst));
  FDRE \bus_wide_gen.offset_pack_reg_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_20 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[18] ),
        .R(ap_rst));
  FDRE \bus_wide_gen.offset_pack_reg_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_19 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[19] ),
        .R(ap_rst));
  FDRE \bus_wide_gen.offset_pack_reg_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_37 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[1] ),
        .R(ap_rst));
  FDRE \bus_wide_gen.offset_pack_reg_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_18 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[20] ),
        .R(ap_rst));
  FDRE \bus_wide_gen.offset_pack_reg_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_17 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[21] ),
        .R(ap_rst));
  FDRE \bus_wide_gen.offset_pack_reg_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_16 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[22] ),
        .R(ap_rst));
  FDRE \bus_wide_gen.offset_pack_reg_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_15 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[23] ),
        .R(ap_rst));
  FDRE \bus_wide_gen.offset_pack_reg_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_14 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[24] ),
        .R(ap_rst));
  FDRE \bus_wide_gen.offset_pack_reg_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_13 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[25] ),
        .R(ap_rst));
  FDRE \bus_wide_gen.offset_pack_reg_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_12 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[26] ),
        .R(ap_rst));
  FDRE \bus_wide_gen.offset_pack_reg_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_11 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[27] ),
        .R(ap_rst));
  FDRE \bus_wide_gen.offset_pack_reg_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_10 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[28] ),
        .R(ap_rst));
  FDRE \bus_wide_gen.offset_pack_reg_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_9 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[29] ),
        .R(ap_rst));
  FDRE \bus_wide_gen.offset_pack_reg_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_36 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[2] ),
        .R(ap_rst));
  FDRE \bus_wide_gen.offset_pack_reg_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_8 ),
        .Q(din),
        .R(ap_rst));
  FDRE \bus_wide_gen.offset_pack_reg_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_7 ),
        .Q(\bus_wide_gen.head_offset ),
        .R(ap_rst));
  FDRE \bus_wide_gen.offset_pack_reg_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_35 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[3] ),
        .R(ap_rst));
  FDRE \bus_wide_gen.offset_pack_reg_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_34 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[4] ),
        .R(ap_rst));
  FDRE \bus_wide_gen.offset_pack_reg_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_33 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[5] ),
        .R(ap_rst));
  FDRE \bus_wide_gen.offset_pack_reg_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_32 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[6] ),
        .R(ap_rst));
  FDRE \bus_wide_gen.offset_pack_reg_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_31 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[7] ),
        .R(ap_rst));
  FDRE \bus_wide_gen.offset_pack_reg_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_30 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[8] ),
        .R(ap_rst));
  FDRE \bus_wide_gen.offset_pack_reg_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_29 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[9] ),
        .R(ap_rst));
  FDRE \bus_wide_gen.offset_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.wreq_offset_n_6 ),
        .Q(\bus_wide_gen.offset_valid_reg_n_0 ),
        .R(ap_rst));
  FDRE \bus_wide_gen.pad_oh_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_11),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_0_[1] ),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'h80000000)) 
    \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_1 
       (.I0(\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_2_n_0 ),
        .I1(\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_3_n_0 ),
        .I2(\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_4_n_0 ),
        .I3(\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_5_n_0 ),
        .I4(\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_6_n_0 ),
        .O(\bus_wide_gen.single_beat ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_2 
       (.I0(\bus_wide_gen.wreq_offset_n_36 ),
        .I1(\bus_wide_gen.wreq_offset_n_35 ),
        .I2(\bus_wide_gen.wreq_offset_n_38 ),
        .I3(\bus_wide_gen.wreq_offset_n_37 ),
        .I4(\bus_wide_gen.wreq_offset_n_33 ),
        .I5(\bus_wide_gen.wreq_offset_n_34 ),
        .O(\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_3 
       (.I0(\bus_wide_gen.wreq_offset_n_18 ),
        .I1(\bus_wide_gen.wreq_offset_n_17 ),
        .I2(\bus_wide_gen.wreq_offset_n_20 ),
        .I3(\bus_wide_gen.wreq_offset_n_19 ),
        .I4(\bus_wide_gen.wreq_offset_n_15 ),
        .I5(\bus_wide_gen.wreq_offset_n_16 ),
        .O(\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_4 
       (.I0(\bus_wide_gen.wreq_offset_n_12 ),
        .I1(\bus_wide_gen.wreq_offset_n_11 ),
        .I2(\bus_wide_gen.wreq_offset_n_14 ),
        .I3(\bus_wide_gen.wreq_offset_n_13 ),
        .I4(\bus_wide_gen.wreq_offset_n_9 ),
        .I5(\bus_wide_gen.wreq_offset_n_10 ),
        .O(\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_5 
       (.I0(\bus_wide_gen.wreq_offset_n_30 ),
        .I1(\bus_wide_gen.wreq_offset_n_29 ),
        .I2(\bus_wide_gen.wreq_offset_n_32 ),
        .I3(\bus_wide_gen.wreq_offset_n_31 ),
        .I4(\bus_wide_gen.wreq_offset_n_27 ),
        .I5(\bus_wide_gen.wreq_offset_n_28 ),
        .O(\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_6 
       (.I0(\bus_wide_gen.wreq_offset_n_24 ),
        .I1(\bus_wide_gen.wreq_offset_n_23 ),
        .I2(\bus_wide_gen.wreq_offset_n_26 ),
        .I3(\bus_wide_gen.wreq_offset_n_25 ),
        .I4(\bus_wide_gen.wreq_offset_n_21 ),
        .I5(\bus_wide_gen.wreq_offset_n_22 ),
        .O(\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_6_n_0 ));
  FDRE \bus_wide_gen.single_beat_reg 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.single_beat ),
        .Q(\bus_wide_gen.single_beat_reg_n_0 ),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized8 \bus_wide_gen.wreq_offset 
       (.AWREADY_Dummy(AWREADY_Dummy),
        .E(E),
        .Q(din),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .\bus_wide_gen.offset_empty_n (\bus_wide_gen.offset_empty_n ),
        .\bus_wide_gen.offset_valid_reg (\bus_wide_gen.wreq_offset_n_4 ),
        .\bus_wide_gen.pad_oh_reg_reg[1] (\bus_wide_gen.first_beat_set_reg_n_0 ),
        .dout_vld_reg_0(\bus_wide_gen.wreq_offset_n_6 ),
        .\fifo_depth_gt1_gen.dout_reg[0] (\bus_wide_gen.single_beat_reg_n_0 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (\bus_wide_gen.last_beat_set_reg_n_0 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_1 (p_32_in),
        .\fifo_depth_gt1_gen.dout_reg[0]_2 (\bus_wide_gen.offset_valid_reg_n_0 ),
        .\fifo_depth_gt1_gen.dout_reg[29] (\tmp_len_reg[17]_0 ),
        .\fifo_depth_gt1_gen.dout_reg[31] ({\bus_wide_gen.wreq_offset_n_7 ,\bus_wide_gen.wreq_offset_n_8 ,\bus_wide_gen.wreq_offset_n_9 ,\bus_wide_gen.wreq_offset_n_10 ,\bus_wide_gen.wreq_offset_n_11 ,\bus_wide_gen.wreq_offset_n_12 ,\bus_wide_gen.wreq_offset_n_13 ,\bus_wide_gen.wreq_offset_n_14 ,\bus_wide_gen.wreq_offset_n_15 ,\bus_wide_gen.wreq_offset_n_16 ,\bus_wide_gen.wreq_offset_n_17 ,\bus_wide_gen.wreq_offset_n_18 ,\bus_wide_gen.wreq_offset_n_19 ,\bus_wide_gen.wreq_offset_n_20 ,\bus_wide_gen.wreq_offset_n_21 ,\bus_wide_gen.wreq_offset_n_22 ,\bus_wide_gen.wreq_offset_n_23 ,\bus_wide_gen.wreq_offset_n_24 ,\bus_wide_gen.wreq_offset_n_25 ,\bus_wide_gen.wreq_offset_n_26 ,\bus_wide_gen.wreq_offset_n_27 ,\bus_wide_gen.wreq_offset_n_28 ,\bus_wide_gen.wreq_offset_n_29 ,\bus_wide_gen.wreq_offset_n_30 ,\bus_wide_gen.wreq_offset_n_31 ,\bus_wide_gen.wreq_offset_n_32 ,\bus_wide_gen.wreq_offset_n_33 ,\bus_wide_gen.wreq_offset_n_34 ,\bus_wide_gen.wreq_offset_n_35 ,\bus_wide_gen.wreq_offset_n_36 ,\bus_wide_gen.wreq_offset_n_37 ,\bus_wide_gen.wreq_offset_n_38 }),
        .\fifo_depth_gt1_gen.dout_reg[31]_0 (\tmp_addr_reg[63]_0 [0]),
        .\fifo_depth_gt1_gen.full_n_reg_0 (if_full_n),
        .\fifo_srl_gen.raddr_reg[0]_0 (tmp_valid_reg_0),
        .if_empty_n_0(if_empty_n_0),
        .p_37_in(p_37_in),
        .we(we_0),
        .wrsp_ready(wrsp_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo fifo_wreq
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(fifo_wreq_n_2),
        .Q({wreq_len,fifo_wreq_n_4,fifo_wreq_n_5,fifo_wreq_n_6,fifo_wreq_n_7,fifo_wreq_n_8,fifo_wreq_n_9,fifo_wreq_n_10,fifo_wreq_n_11,fifo_wreq_n_12,fifo_wreq_n_13,fifo_wreq_n_14,fifo_wreq_n_15,fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21,fifo_wreq_n_22,fifo_wreq_n_23,fifo_wreq_n_24,fifo_wreq_n_25,fifo_wreq_n_26,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29,fifo_wreq_n_30,fifo_wreq_n_31,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34,fifo_wreq_n_35,fifo_wreq_n_36,fifo_wreq_n_37,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66}),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .\fifo_depth_gt1_gen.full_n_reg_0 (\fifo_depth_gt1_gen.full_n_reg ),
        .\fifo_depth_gt1_gen.full_n_reg_1 (fifo_wreq_n_67),
        .if_empty_n_0(if_empty_n_0),
        .in(in),
        .tmp_valid_reg(tmp_valid_reg_0),
        .tmp_valid_reg_0(if_full_n),
        .wrsp_ready(wrsp_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized10 fifo_wrsp
       (.AWREADY_Dummy(AWREADY_Dummy),
        .E(if_read28_out),
        .Q(wreq_len),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .dout_vld_reg_0(dout_vld_reg),
        .dout_vld_reg_1(ursp_ready),
        .\fifo_depth_gt1_gen.dout_reg[0] (wrsp_type),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (empty_n),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 (tmp_valid_reg_0),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0]_1 (if_full_n),
        .if_empty_n_0(if_empty_n_0),
        .last_resp(last_resp),
        .need_wrsp(need_wrsp),
        .p_2_in(p_2_in),
        .re(re),
        .we(we_0),
        .wrsp_ready(wrsp_ready),
        .wrsp_valid(wrsp_valid));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_57),
        .Q(\tmp_addr_reg[63]_0 [9]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_56),
        .Q(\tmp_addr_reg[63]_0 [10]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_55),
        .Q(\tmp_addr_reg[63]_0 [11]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_54),
        .Q(\tmp_addr_reg[63]_0 [12]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_53),
        .Q(\tmp_addr_reg[63]_0 [13]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_52),
        .Q(\tmp_addr_reg[63]_0 [14]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_51),
        .Q(\tmp_addr_reg[63]_0 [15]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_50),
        .Q(\tmp_addr_reg[63]_0 [16]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_49),
        .Q(\tmp_addr_reg[63]_0 [17]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_48),
        .Q(\tmp_addr_reg[63]_0 [18]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[1] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_66),
        .Q(\tmp_addr_reg[63]_0 [0]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_47),
        .Q(\tmp_addr_reg[63]_0 [19]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_46),
        .Q(\tmp_addr_reg[63]_0 [20]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_45),
        .Q(\tmp_addr_reg[63]_0 [21]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_44),
        .Q(\tmp_addr_reg[63]_0 [22]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_43),
        .Q(\tmp_addr_reg[63]_0 [23]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_42),
        .Q(\tmp_addr_reg[63]_0 [24]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_41),
        .Q(\tmp_addr_reg[63]_0 [25]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_40),
        .Q(\tmp_addr_reg[63]_0 [26]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_39),
        .Q(\tmp_addr_reg[63]_0 [27]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_38),
        .Q(\tmp_addr_reg[63]_0 [28]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_65),
        .Q(\tmp_addr_reg[63]_0 [1]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_37),
        .Q(\tmp_addr_reg[63]_0 [29]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_36),
        .Q(\tmp_addr_reg[63]_0 [30]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_35),
        .Q(\tmp_addr_reg[63]_0 [31]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_34),
        .Q(\tmp_addr_reg[63]_0 [32]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_33),
        .Q(\tmp_addr_reg[63]_0 [33]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_32),
        .Q(\tmp_addr_reg[63]_0 [34]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_31),
        .Q(\tmp_addr_reg[63]_0 [35]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_30),
        .Q(\tmp_addr_reg[63]_0 [36]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_29),
        .Q(\tmp_addr_reg[63]_0 [37]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_28),
        .Q(\tmp_addr_reg[63]_0 [38]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_64),
        .Q(\tmp_addr_reg[63]_0 [2]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_27),
        .Q(\tmp_addr_reg[63]_0 [39]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_26),
        .Q(\tmp_addr_reg[63]_0 [40]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_25),
        .Q(\tmp_addr_reg[63]_0 [41]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_24),
        .Q(\tmp_addr_reg[63]_0 [42]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_23),
        .Q(\tmp_addr_reg[63]_0 [43]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_22),
        .Q(\tmp_addr_reg[63]_0 [44]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_21),
        .Q(\tmp_addr_reg[63]_0 [45]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_20),
        .Q(\tmp_addr_reg[63]_0 [46]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_19),
        .Q(\tmp_addr_reg[63]_0 [47]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_18),
        .Q(\tmp_addr_reg[63]_0 [48]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_63),
        .Q(\tmp_addr_reg[63]_0 [3]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_17),
        .Q(\tmp_addr_reg[63]_0 [49]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_16),
        .Q(\tmp_addr_reg[63]_0 [50]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_15),
        .Q(\tmp_addr_reg[63]_0 [51]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_14),
        .Q(\tmp_addr_reg[63]_0 [52]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_13),
        .Q(\tmp_addr_reg[63]_0 [53]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_12),
        .Q(\tmp_addr_reg[63]_0 [54]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_11),
        .Q(\tmp_addr_reg[63]_0 [55]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_10),
        .Q(\tmp_addr_reg[63]_0 [56]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_9),
        .Q(\tmp_addr_reg[63]_0 [57]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_8),
        .Q(\tmp_addr_reg[63]_0 [58]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_62),
        .Q(\tmp_addr_reg[63]_0 [4]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_7),
        .Q(\tmp_addr_reg[63]_0 [59]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_6),
        .Q(\tmp_addr_reg[63]_0 [60]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_5),
        .Q(\tmp_addr_reg[63]_0 [61]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_4),
        .Q(\tmp_addr_reg[63]_0 [62]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_61),
        .Q(\tmp_addr_reg[63]_0 [5]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_60),
        .Q(\tmp_addr_reg[63]_0 [6]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_59),
        .Q(\tmp_addr_reg[63]_0 [7]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_58),
        .Q(\tmp_addr_reg[63]_0 [8]),
        .R(ap_rst));
  FDRE \tmp_len_reg[12] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(1'b1),
        .Q(\tmp_len_reg[17]_0 [0]),
        .R(ap_rst));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(if_read28_out),
        .D(fifo_wreq_n_2),
        .Q(\tmp_len_reg[17]_0 [1]),
        .R(ap_rst));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_wreq_n_67),
        .Q(tmp_valid_reg_0),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized12 user_resp
       (.E(empty_n),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .dout_vld_reg_0(dout_vld_reg_0[2]),
        .\fifo_depth_gt1_gen.full_n_reg_0 (dout_vld_reg),
        .gmem1_BVALID(gmem1_BVALID),
        .gmem2_BVALID(gmem2_BVALID),
        .last_resp(last_resp),
        .re(re),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type),
        .wrsp_valid(wrsp_valid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_throttle
   (AWREADY_Dummy_1,
    \fifo_depth_gt1_gen.full_n_reg ,
    \len_cnt_reg[7] ,
    \bus_wide_gen.ready_for_data__0 ,
    m_axi_gmem2_WVALID,
    \fifo_depth_gt1_gen.dout_reg[36] ,
    m_axi_gmem2_AWVALID,
    \data_p1_reg[67] ,
    ap_rst,
    ap_clk,
    Q,
    \aggressive_gen.last_cnt_reg[1]_0 ,
    if_empty_n,
    WVALID_Dummy,
    AWVALID_Dummy,
    m_axi_gmem2_WREADY,
    \fifo_depth_gt1_gen.dout_reg[36]_0 ,
    m_axi_gmem2_AWREADY,
    in,
    \fifo_depth_gt1_gen.dout_reg[35] );
  output AWREADY_Dummy_1;
  output \fifo_depth_gt1_gen.full_n_reg ;
  output \len_cnt_reg[7] ;
  output \bus_wide_gen.ready_for_data__0 ;
  output m_axi_gmem2_WVALID;
  output [36:0]\fifo_depth_gt1_gen.dout_reg[36] ;
  output m_axi_gmem2_AWVALID;
  output [65:0]\data_p1_reg[67] ;
  input ap_rst;
  input ap_clk;
  input [1:0]Q;
  input \aggressive_gen.last_cnt_reg[1]_0 ;
  input if_empty_n;
  input WVALID_Dummy;
  input AWVALID_Dummy;
  input m_axi_gmem2_WREADY;
  input \fifo_depth_gt1_gen.dout_reg[36]_0 ;
  input m_axi_gmem2_AWREADY;
  input [65:0]in;
  input [35:0]\fifo_depth_gt1_gen.dout_reg[35] ;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy;
  wire [1:0]Q;
  wire WVALID_Dummy;
  wire \aggressive_gen.data_fifo_n_3 ;
  wire \aggressive_gen.data_fifo_n_4 ;
  wire \aggressive_gen.data_fifo_n_48 ;
  wire \aggressive_gen.data_fifo_n_5 ;
  wire \aggressive_gen.data_fifo_n_6 ;
  wire \aggressive_gen.data_fifo_n_9 ;
  wire \aggressive_gen.flying_req_reg_n_0 ;
  wire \aggressive_gen.last_cnt[0]_i_1__0_n_0 ;
  wire [4:1]\aggressive_gen.last_cnt_reg ;
  wire \aggressive_gen.last_cnt_reg[1]_0 ;
  wire [0:0]\aggressive_gen.last_cnt_reg__0 ;
  wire \aggressive_gen.req_en ;
  wire \aggressive_gen.req_fifo_n_10 ;
  wire \aggressive_gen.req_fifo_n_11 ;
  wire \aggressive_gen.req_fifo_n_12 ;
  wire \aggressive_gen.req_fifo_n_13 ;
  wire \aggressive_gen.req_fifo_n_14 ;
  wire \aggressive_gen.req_fifo_n_15 ;
  wire \aggressive_gen.req_fifo_n_16 ;
  wire \aggressive_gen.req_fifo_n_17 ;
  wire \aggressive_gen.req_fifo_n_18 ;
  wire \aggressive_gen.req_fifo_n_19 ;
  wire \aggressive_gen.req_fifo_n_2 ;
  wire \aggressive_gen.req_fifo_n_20 ;
  wire \aggressive_gen.req_fifo_n_21 ;
  wire \aggressive_gen.req_fifo_n_22 ;
  wire \aggressive_gen.req_fifo_n_23 ;
  wire \aggressive_gen.req_fifo_n_24 ;
  wire \aggressive_gen.req_fifo_n_25 ;
  wire \aggressive_gen.req_fifo_n_26 ;
  wire \aggressive_gen.req_fifo_n_27 ;
  wire \aggressive_gen.req_fifo_n_28 ;
  wire \aggressive_gen.req_fifo_n_29 ;
  wire \aggressive_gen.req_fifo_n_3 ;
  wire \aggressive_gen.req_fifo_n_30 ;
  wire \aggressive_gen.req_fifo_n_31 ;
  wire \aggressive_gen.req_fifo_n_32 ;
  wire \aggressive_gen.req_fifo_n_33 ;
  wire \aggressive_gen.req_fifo_n_34 ;
  wire \aggressive_gen.req_fifo_n_35 ;
  wire \aggressive_gen.req_fifo_n_36 ;
  wire \aggressive_gen.req_fifo_n_37 ;
  wire \aggressive_gen.req_fifo_n_38 ;
  wire \aggressive_gen.req_fifo_n_39 ;
  wire \aggressive_gen.req_fifo_n_4 ;
  wire \aggressive_gen.req_fifo_n_40 ;
  wire \aggressive_gen.req_fifo_n_41 ;
  wire \aggressive_gen.req_fifo_n_42 ;
  wire \aggressive_gen.req_fifo_n_43 ;
  wire \aggressive_gen.req_fifo_n_44 ;
  wire \aggressive_gen.req_fifo_n_45 ;
  wire \aggressive_gen.req_fifo_n_46 ;
  wire \aggressive_gen.req_fifo_n_47 ;
  wire \aggressive_gen.req_fifo_n_48 ;
  wire \aggressive_gen.req_fifo_n_49 ;
  wire \aggressive_gen.req_fifo_n_5 ;
  wire \aggressive_gen.req_fifo_n_50 ;
  wire \aggressive_gen.req_fifo_n_51 ;
  wire \aggressive_gen.req_fifo_n_52 ;
  wire \aggressive_gen.req_fifo_n_53 ;
  wire \aggressive_gen.req_fifo_n_54 ;
  wire \aggressive_gen.req_fifo_n_55 ;
  wire \aggressive_gen.req_fifo_n_56 ;
  wire \aggressive_gen.req_fifo_n_57 ;
  wire \aggressive_gen.req_fifo_n_58 ;
  wire \aggressive_gen.req_fifo_n_59 ;
  wire \aggressive_gen.req_fifo_n_6 ;
  wire \aggressive_gen.req_fifo_n_60 ;
  wire \aggressive_gen.req_fifo_n_61 ;
  wire \aggressive_gen.req_fifo_n_62 ;
  wire \aggressive_gen.req_fifo_n_63 ;
  wire \aggressive_gen.req_fifo_n_64 ;
  wire \aggressive_gen.req_fifo_n_65 ;
  wire \aggressive_gen.req_fifo_n_66 ;
  wire \aggressive_gen.req_fifo_n_67 ;
  wire \aggressive_gen.req_fifo_n_7 ;
  wire \aggressive_gen.req_fifo_n_8 ;
  wire \aggressive_gen.req_fifo_n_9 ;
  wire \aggressive_gen.rs_req_n_1 ;
  wire \aggressive_gen.rs_req_ready ;
  wire ap_clk;
  wire ap_rst;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire [65:0]\data_p1_reg[67] ;
  wire [35:0]\fifo_depth_gt1_gen.dout_reg[35] ;
  wire [36:0]\fifo_depth_gt1_gen.dout_reg[36] ;
  wire \fifo_depth_gt1_gen.dout_reg[36]_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg ;
  wire if_empty_n;
  wire if_empty_n_0;
  wire [65:0]in;
  wire \len_cnt_reg[7] ;
  wire load_p2;
  wire m_axi_gmem2_AWREADY;
  wire m_axi_gmem2_AWVALID;
  wire m_axi_gmem2_WREADY;
  wire m_axi_gmem2_WVALID;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized20 \aggressive_gen.data_fifo 
       (.D({\aggressive_gen.data_fifo_n_3 ,\aggressive_gen.data_fifo_n_4 ,\aggressive_gen.data_fifo_n_5 ,\aggressive_gen.data_fifo_n_6 }),
        .E(\aggressive_gen.data_fifo_n_9 ),
        .Q(Q),
        .WVALID_Dummy(WVALID_Dummy),
        .\aggressive_gen.flying_req_reg (\aggressive_gen.flying_req_reg_n_0 ),
        .\aggressive_gen.flying_req_reg_0 (\aggressive_gen.rs_req_n_1 ),
        .\aggressive_gen.last_cnt_reg[1] (\aggressive_gen.last_cnt_reg[1]_0 ),
        .\aggressive_gen.last_cnt_reg[4] ({\aggressive_gen.last_cnt_reg ,\aggressive_gen.last_cnt_reg__0 }),
        .\aggressive_gen.req_en (\aggressive_gen.req_en ),
        .\aggressive_gen.rs_req_ready (\aggressive_gen.rs_req_ready ),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .dout_vld_reg_0(load_p2),
        .dout_vld_reg_1(\aggressive_gen.data_fifo_n_48 ),
        .\fifo_depth_gt1_gen.dout_reg[36] (\fifo_depth_gt1_gen.dout_reg[36] ),
        .\fifo_depth_gt1_gen.full_n_reg_0 (\fifo_depth_gt1_gen.full_n_reg ),
        .if_empty_n(if_empty_n),
        .if_empty_n_0(if_empty_n_0),
        .in({\fifo_depth_gt1_gen.dout_reg[36]_0 ,\fifo_depth_gt1_gen.dout_reg[35] }),
        .\len_cnt_reg[7] (\len_cnt_reg[7] ),
        .m_axi_gmem2_WREADY(m_axi_gmem2_WREADY),
        .m_axi_gmem2_WVALID(m_axi_gmem2_WVALID));
  FDRE \aggressive_gen.flying_req_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\aggressive_gen.data_fifo_n_48 ),
        .Q(\aggressive_gen.flying_req_reg_n_0 ),
        .R(ap_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \aggressive_gen.last_cnt[0]_i_1__0 
       (.I0(\aggressive_gen.last_cnt_reg__0 ),
        .O(\aggressive_gen.last_cnt[0]_i_1__0_n_0 ));
  FDRE \aggressive_gen.last_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\aggressive_gen.data_fifo_n_9 ),
        .D(\aggressive_gen.last_cnt[0]_i_1__0_n_0 ),
        .Q(\aggressive_gen.last_cnt_reg__0 ),
        .R(ap_rst));
  FDRE \aggressive_gen.last_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\aggressive_gen.data_fifo_n_9 ),
        .D(\aggressive_gen.data_fifo_n_6 ),
        .Q(\aggressive_gen.last_cnt_reg [1]),
        .R(ap_rst));
  FDRE \aggressive_gen.last_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\aggressive_gen.data_fifo_n_9 ),
        .D(\aggressive_gen.data_fifo_n_5 ),
        .Q(\aggressive_gen.last_cnt_reg [2]),
        .R(ap_rst));
  FDRE \aggressive_gen.last_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\aggressive_gen.data_fifo_n_9 ),
        .D(\aggressive_gen.data_fifo_n_4 ),
        .Q(\aggressive_gen.last_cnt_reg [3]),
        .R(ap_rst));
  FDRE \aggressive_gen.last_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\aggressive_gen.data_fifo_n_9 ),
        .D(\aggressive_gen.data_fifo_n_3 ),
        .Q(\aggressive_gen.last_cnt_reg [4]),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized18 \aggressive_gen.req_fifo 
       (.AWVALID_Dummy(AWVALID_Dummy),
        .Q({\aggressive_gen.req_fifo_n_2 ,\aggressive_gen.req_fifo_n_3 ,\aggressive_gen.req_fifo_n_4 ,\aggressive_gen.req_fifo_n_5 ,\aggressive_gen.req_fifo_n_6 ,\aggressive_gen.req_fifo_n_7 ,\aggressive_gen.req_fifo_n_8 ,\aggressive_gen.req_fifo_n_9 ,\aggressive_gen.req_fifo_n_10 ,\aggressive_gen.req_fifo_n_11 ,\aggressive_gen.req_fifo_n_12 ,\aggressive_gen.req_fifo_n_13 ,\aggressive_gen.req_fifo_n_14 ,\aggressive_gen.req_fifo_n_15 ,\aggressive_gen.req_fifo_n_16 ,\aggressive_gen.req_fifo_n_17 ,\aggressive_gen.req_fifo_n_18 ,\aggressive_gen.req_fifo_n_19 ,\aggressive_gen.req_fifo_n_20 ,\aggressive_gen.req_fifo_n_21 ,\aggressive_gen.req_fifo_n_22 ,\aggressive_gen.req_fifo_n_23 ,\aggressive_gen.req_fifo_n_24 ,\aggressive_gen.req_fifo_n_25 ,\aggressive_gen.req_fifo_n_26 ,\aggressive_gen.req_fifo_n_27 ,\aggressive_gen.req_fifo_n_28 ,\aggressive_gen.req_fifo_n_29 ,\aggressive_gen.req_fifo_n_30 ,\aggressive_gen.req_fifo_n_31 ,\aggressive_gen.req_fifo_n_32 ,\aggressive_gen.req_fifo_n_33 ,\aggressive_gen.req_fifo_n_34 ,\aggressive_gen.req_fifo_n_35 ,\aggressive_gen.req_fifo_n_36 ,\aggressive_gen.req_fifo_n_37 ,\aggressive_gen.req_fifo_n_38 ,\aggressive_gen.req_fifo_n_39 ,\aggressive_gen.req_fifo_n_40 ,\aggressive_gen.req_fifo_n_41 ,\aggressive_gen.req_fifo_n_42 ,\aggressive_gen.req_fifo_n_43 ,\aggressive_gen.req_fifo_n_44 ,\aggressive_gen.req_fifo_n_45 ,\aggressive_gen.req_fifo_n_46 ,\aggressive_gen.req_fifo_n_47 ,\aggressive_gen.req_fifo_n_48 ,\aggressive_gen.req_fifo_n_49 ,\aggressive_gen.req_fifo_n_50 ,\aggressive_gen.req_fifo_n_51 ,\aggressive_gen.req_fifo_n_52 ,\aggressive_gen.req_fifo_n_53 ,\aggressive_gen.req_fifo_n_54 ,\aggressive_gen.req_fifo_n_55 ,\aggressive_gen.req_fifo_n_56 ,\aggressive_gen.req_fifo_n_57 ,\aggressive_gen.req_fifo_n_58 ,\aggressive_gen.req_fifo_n_59 ,\aggressive_gen.req_fifo_n_60 ,\aggressive_gen.req_fifo_n_61 ,\aggressive_gen.req_fifo_n_62 ,\aggressive_gen.req_fifo_n_63 ,\aggressive_gen.req_fifo_n_64 ,\aggressive_gen.req_fifo_n_65 ,\aggressive_gen.req_fifo_n_66 ,\aggressive_gen.req_fifo_n_67 }),
        .\aggressive_gen.req_en (\aggressive_gen.req_en ),
        .\aggressive_gen.rs_req_ready (\aggressive_gen.rs_req_ready ),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .\fifo_depth_gt1_gen.full_n_reg_0 (AWREADY_Dummy_1),
        .if_empty_n_0(if_empty_n_0),
        .in(in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_reg_slice__parameterized4 \aggressive_gen.rs_req 
       (.D({\aggressive_gen.req_fifo_n_2 ,\aggressive_gen.req_fifo_n_3 ,\aggressive_gen.req_fifo_n_4 ,\aggressive_gen.req_fifo_n_5 ,\aggressive_gen.req_fifo_n_6 ,\aggressive_gen.req_fifo_n_7 ,\aggressive_gen.req_fifo_n_8 ,\aggressive_gen.req_fifo_n_9 ,\aggressive_gen.req_fifo_n_10 ,\aggressive_gen.req_fifo_n_11 ,\aggressive_gen.req_fifo_n_12 ,\aggressive_gen.req_fifo_n_13 ,\aggressive_gen.req_fifo_n_14 ,\aggressive_gen.req_fifo_n_15 ,\aggressive_gen.req_fifo_n_16 ,\aggressive_gen.req_fifo_n_17 ,\aggressive_gen.req_fifo_n_18 ,\aggressive_gen.req_fifo_n_19 ,\aggressive_gen.req_fifo_n_20 ,\aggressive_gen.req_fifo_n_21 ,\aggressive_gen.req_fifo_n_22 ,\aggressive_gen.req_fifo_n_23 ,\aggressive_gen.req_fifo_n_24 ,\aggressive_gen.req_fifo_n_25 ,\aggressive_gen.req_fifo_n_26 ,\aggressive_gen.req_fifo_n_27 ,\aggressive_gen.req_fifo_n_28 ,\aggressive_gen.req_fifo_n_29 ,\aggressive_gen.req_fifo_n_30 ,\aggressive_gen.req_fifo_n_31 ,\aggressive_gen.req_fifo_n_32 ,\aggressive_gen.req_fifo_n_33 ,\aggressive_gen.req_fifo_n_34 ,\aggressive_gen.req_fifo_n_35 ,\aggressive_gen.req_fifo_n_36 ,\aggressive_gen.req_fifo_n_37 ,\aggressive_gen.req_fifo_n_38 ,\aggressive_gen.req_fifo_n_39 ,\aggressive_gen.req_fifo_n_40 ,\aggressive_gen.req_fifo_n_41 ,\aggressive_gen.req_fifo_n_42 ,\aggressive_gen.req_fifo_n_43 ,\aggressive_gen.req_fifo_n_44 ,\aggressive_gen.req_fifo_n_45 ,\aggressive_gen.req_fifo_n_46 ,\aggressive_gen.req_fifo_n_47 ,\aggressive_gen.req_fifo_n_48 ,\aggressive_gen.req_fifo_n_49 ,\aggressive_gen.req_fifo_n_50 ,\aggressive_gen.req_fifo_n_51 ,\aggressive_gen.req_fifo_n_52 ,\aggressive_gen.req_fifo_n_53 ,\aggressive_gen.req_fifo_n_54 ,\aggressive_gen.req_fifo_n_55 ,\aggressive_gen.req_fifo_n_56 ,\aggressive_gen.req_fifo_n_57 ,\aggressive_gen.req_fifo_n_58 ,\aggressive_gen.req_fifo_n_59 ,\aggressive_gen.req_fifo_n_60 ,\aggressive_gen.req_fifo_n_61 ,\aggressive_gen.req_fifo_n_62 ,\aggressive_gen.req_fifo_n_63 ,\aggressive_gen.req_fifo_n_64 ,\aggressive_gen.req_fifo_n_65 ,\aggressive_gen.req_fifo_n_66 ,\aggressive_gen.req_fifo_n_67 }),
        .E(load_p2),
        .Q(\aggressive_gen.last_cnt_reg [4:3]),
        .\aggressive_gen.last_cnt_reg[4] (\aggressive_gen.rs_req_n_1 ),
        .\aggressive_gen.req_en (\aggressive_gen.req_en ),
        .\aggressive_gen.rs_req_ready (\aggressive_gen.rs_req_ready ),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .\data_p1_reg[67]_0 (\data_p1_reg[67] ),
        .if_empty_n_0(if_empty_n_0),
        .m_axi_gmem2_AWREADY(m_axi_gmem2_AWREADY),
        .m_axi_gmem2_AWVALID(m_axi_gmem2_AWVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_write
   (out_TOP_WREADY,
    last_resp,
    AWREADY_Dummy,
    if_empty_n,
    s_ready_t_reg,
    need_wrsp,
    WVALID_Dummy_reg_0,
    \bus_wide_gen.ready_for_data__0 ,
    Q,
    m_axi_gmem2_WVALID,
    \fifo_depth_gt1_gen.dout_reg[36] ,
    \bus_wide_gen.data_valid_reg ,
    m_axi_gmem2_AWVALID,
    \data_p1_reg[67] ,
    ap_clk,
    ap_rst,
    s_ready_t_reg_0,
    if_full_n,
    WVALID_Dummy,
    p_2_in,
    m_axi_gmem2_WREADY,
    wrsp_type,
    ursp_ready,
    m_axi_gmem2_BVALID,
    \data_p2_reg[63] ,
    \data_p2_reg[81] ,
    p_32_in,
    ap_rst_n,
    m_axi_gmem2_AWREADY,
    E,
    D,
    \strb_buf_reg[3]_0 );
  output out_TOP_WREADY;
  output last_resp;
  output AWREADY_Dummy;
  output if_empty_n;
  output s_ready_t_reg;
  output need_wrsp;
  output WVALID_Dummy_reg_0;
  output \bus_wide_gen.ready_for_data__0 ;
  output [0:0]Q;
  output m_axi_gmem2_WVALID;
  output [36:0]\fifo_depth_gt1_gen.dout_reg[36] ;
  output \bus_wide_gen.data_valid_reg ;
  output m_axi_gmem2_AWVALID;
  output [65:0]\data_p1_reg[67] ;
  input ap_clk;
  input ap_rst;
  input s_ready_t_reg_0;
  input if_full_n;
  input WVALID_Dummy;
  input p_2_in;
  input m_axi_gmem2_WREADY;
  input wrsp_type;
  input ursp_ready;
  input m_axi_gmem2_BVALID;
  input [62:0]\data_p2_reg[63] ;
  input [1:0]\data_p2_reg[81] ;
  input p_32_in;
  input ap_rst_n;
  input m_axi_gmem2_AWREADY;
  input [0:0]E;
  input [31:0]D;
  input [3:0]\strb_buf_reg[3]_0 ;

  wire [63:2]AWADDR_Dummy;
  wire [3:0]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy;
  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire WLAST_Dummy_reg_n_0;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg_0;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire \bus_wide_gen.data_valid_reg ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \data_buf_reg_n_0_[0] ;
  wire \data_buf_reg_n_0_[10] ;
  wire \data_buf_reg_n_0_[11] ;
  wire \data_buf_reg_n_0_[12] ;
  wire \data_buf_reg_n_0_[13] ;
  wire \data_buf_reg_n_0_[14] ;
  wire \data_buf_reg_n_0_[15] ;
  wire \data_buf_reg_n_0_[16] ;
  wire \data_buf_reg_n_0_[17] ;
  wire \data_buf_reg_n_0_[18] ;
  wire \data_buf_reg_n_0_[19] ;
  wire \data_buf_reg_n_0_[1] ;
  wire \data_buf_reg_n_0_[20] ;
  wire \data_buf_reg_n_0_[21] ;
  wire \data_buf_reg_n_0_[22] ;
  wire \data_buf_reg_n_0_[23] ;
  wire \data_buf_reg_n_0_[24] ;
  wire \data_buf_reg_n_0_[25] ;
  wire \data_buf_reg_n_0_[26] ;
  wire \data_buf_reg_n_0_[27] ;
  wire \data_buf_reg_n_0_[28] ;
  wire \data_buf_reg_n_0_[29] ;
  wire \data_buf_reg_n_0_[2] ;
  wire \data_buf_reg_n_0_[30] ;
  wire \data_buf_reg_n_0_[31] ;
  wire \data_buf_reg_n_0_[3] ;
  wire \data_buf_reg_n_0_[4] ;
  wire \data_buf_reg_n_0_[5] ;
  wire \data_buf_reg_n_0_[6] ;
  wire \data_buf_reg_n_0_[7] ;
  wire \data_buf_reg_n_0_[8] ;
  wire \data_buf_reg_n_0_[9] ;
  wire [65:0]\data_p1_reg[67] ;
  wire [62:0]\data_p2_reg[63] ;
  wire [1:0]\data_p2_reg[81] ;
  wire fifo_burst_n_5;
  wire fifo_burst_n_6;
  wire fifo_burst_n_7;
  wire [36:0]\fifo_depth_gt1_gen.dout_reg[36] ;
  wire if_empty_n;
  wire if_full_n;
  wire if_full_n_0;
  wire last_resp;
  wire \len_cnt[7]_i_3__0_n_0 ;
  wire [7:0]len_cnt_reg;
  wire m_axi_gmem2_AWREADY;
  wire m_axi_gmem2_AWVALID;
  wire m_axi_gmem2_BVALID;
  wire m_axi_gmem2_WREADY;
  wire m_axi_gmem2_WVALID;
  wire need_wrsp;
  wire ost_ctrl_info;
  wire [3:0]ost_ctrl_len;
  wire ost_ctrl_valid;
  wire ost_resp_ready;
  wire out_TOP_WREADY;
  wire p_2_in;
  wire p_32_in;
  wire p_5_in;
  wire [7:0]plusOp;
  wire pop__1;
  wire re;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire [3:0]strb_buf;
  wire [3:0]\strb_buf_reg[3]_0 ;
  wire ursp_ready;
  wire we;
  wire wreq_burst_conv_n_69;
  wire wreq_throttl_n_2;
  wire wrsp_type;

  FDRE WLAST_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_6),
        .Q(WLAST_Dummy_reg_n_0),
        .R(ap_rst));
  FDRE WVALID_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_5),
        .Q(WVALID_Dummy_reg_0),
        .R(ap_rst));
  FDRE \data_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[0]),
        .Q(\data_buf_reg_n_0_[0] ),
        .R(ap_rst));
  FDRE \data_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[10]),
        .Q(\data_buf_reg_n_0_[10] ),
        .R(ap_rst));
  FDRE \data_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[11]),
        .Q(\data_buf_reg_n_0_[11] ),
        .R(ap_rst));
  FDRE \data_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[12]),
        .Q(\data_buf_reg_n_0_[12] ),
        .R(ap_rst));
  FDRE \data_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[13]),
        .Q(\data_buf_reg_n_0_[13] ),
        .R(ap_rst));
  FDRE \data_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[14]),
        .Q(\data_buf_reg_n_0_[14] ),
        .R(ap_rst));
  FDRE \data_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[15]),
        .Q(\data_buf_reg_n_0_[15] ),
        .R(ap_rst));
  FDRE \data_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[16]),
        .Q(\data_buf_reg_n_0_[16] ),
        .R(ap_rst));
  FDRE \data_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[17]),
        .Q(\data_buf_reg_n_0_[17] ),
        .R(ap_rst));
  FDRE \data_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[18]),
        .Q(\data_buf_reg_n_0_[18] ),
        .R(ap_rst));
  FDRE \data_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[19]),
        .Q(\data_buf_reg_n_0_[19] ),
        .R(ap_rst));
  FDRE \data_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[1]),
        .Q(\data_buf_reg_n_0_[1] ),
        .R(ap_rst));
  FDRE \data_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[20]),
        .Q(\data_buf_reg_n_0_[20] ),
        .R(ap_rst));
  FDRE \data_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[21]),
        .Q(\data_buf_reg_n_0_[21] ),
        .R(ap_rst));
  FDRE \data_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[22]),
        .Q(\data_buf_reg_n_0_[22] ),
        .R(ap_rst));
  FDRE \data_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[23]),
        .Q(\data_buf_reg_n_0_[23] ),
        .R(ap_rst));
  FDRE \data_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[24]),
        .Q(\data_buf_reg_n_0_[24] ),
        .R(ap_rst));
  FDRE \data_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[25]),
        .Q(\data_buf_reg_n_0_[25] ),
        .R(ap_rst));
  FDRE \data_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[26]),
        .Q(\data_buf_reg_n_0_[26] ),
        .R(ap_rst));
  FDRE \data_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[27]),
        .Q(\data_buf_reg_n_0_[27] ),
        .R(ap_rst));
  FDRE \data_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[28]),
        .Q(\data_buf_reg_n_0_[28] ),
        .R(ap_rst));
  FDRE \data_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[29]),
        .Q(\data_buf_reg_n_0_[29] ),
        .R(ap_rst));
  FDRE \data_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[2]),
        .Q(\data_buf_reg_n_0_[2] ),
        .R(ap_rst));
  FDRE \data_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[30]),
        .Q(\data_buf_reg_n_0_[30] ),
        .R(ap_rst));
  FDRE \data_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[31]),
        .Q(\data_buf_reg_n_0_[31] ),
        .R(ap_rst));
  FDRE \data_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[3]),
        .Q(\data_buf_reg_n_0_[3] ),
        .R(ap_rst));
  FDRE \data_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[4]),
        .Q(\data_buf_reg_n_0_[4] ),
        .R(ap_rst));
  FDRE \data_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[5]),
        .Q(\data_buf_reg_n_0_[5] ),
        .R(ap_rst));
  FDRE \data_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[6]),
        .Q(\data_buf_reg_n_0_[6] ),
        .R(ap_rst));
  FDRE \data_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[7]),
        .Q(\data_buf_reg_n_0_[7] ),
        .R(ap_rst));
  FDRE \data_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[8]),
        .Q(\data_buf_reg_n_0_[8] ),
        .R(ap_rst));
  FDRE \data_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(D[9]),
        .Q(\data_buf_reg_n_0_[9] ),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized16 fifo_burst
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy(AWVALID_Dummy),
        .E(p_5_in),
        .Q(len_cnt_reg[5:0]),
        .SR(fifo_burst_n_7),
        .WLAST_Dummy_reg(WVALID_Dummy_reg_0),
        .WLAST_Dummy_reg_0(out_TOP_WREADY),
        .WLAST_Dummy_reg_1(WLAST_Dummy_reg_n_0),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(fifo_burst_n_6),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.data_valid_reg ),
        .dout_vld_reg_0(if_empty_n),
        .dout_vld_reg_1(fifo_burst_n_5),
        .\fifo_depth_gt1_gen.dout_reg[3] (wreq_throttl_n_2),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 (wreq_burst_conv_n_69),
        .if_full_n_0(if_full_n_0),
        .in(ost_ctrl_len),
        .ost_ctrl_valid(ost_ctrl_valid),
        .ost_resp_ready(ost_resp_ready),
        .p_32_in(p_32_in),
        .pop__1(pop__1),
        .re(re),
        .sel(we));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized10_3 fifo_resp
       (.Q(Q),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .dout_vld_reg_0(need_wrsp),
        .last_resp(last_resp),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_valid(ost_ctrl_valid),
        .ost_resp_ready(ost_resp_ready),
        .p_2_in(p_2_in),
        .sel(we),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  LUT1 #(
    .INIT(2'h1)) 
    \len_cnt[0]_i_1__0 
       (.I0(len_cnt_reg[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[1]_i_1__0 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[2]_i_1__0 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \len_cnt[3]_i_1__0 
       (.I0(len_cnt_reg[1]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[2]),
        .I3(len_cnt_reg[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \len_cnt[4]_i_1__0 
       (.I0(len_cnt_reg[2]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[3]),
        .I4(len_cnt_reg[4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \len_cnt[5]_i_1__0 
       (.I0(len_cnt_reg[3]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[0]),
        .I3(len_cnt_reg[2]),
        .I4(len_cnt_reg[4]),
        .I5(len_cnt_reg[5]),
        .O(plusOp[5]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[6]_i_1__0 
       (.I0(\len_cnt[7]_i_3__0_n_0 ),
        .I1(len_cnt_reg[6]),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[7]_i_2__0 
       (.I0(\len_cnt[7]_i_3__0_n_0 ),
        .I1(len_cnt_reg[6]),
        .I2(len_cnt_reg[7]),
        .O(plusOp[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \len_cnt[7]_i_3__0 
       (.I0(len_cnt_reg[5]),
        .I1(len_cnt_reg[3]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[0]),
        .I4(len_cnt_reg[2]),
        .I5(len_cnt_reg[4]),
        .O(\len_cnt[7]_i_3__0_n_0 ));
  FDRE \len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(plusOp[0]),
        .Q(len_cnt_reg[0]),
        .R(fifo_burst_n_7));
  FDRE \len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(plusOp[1]),
        .Q(len_cnt_reg[1]),
        .R(fifo_burst_n_7));
  FDRE \len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(plusOp[2]),
        .Q(len_cnt_reg[2]),
        .R(fifo_burst_n_7));
  FDRE \len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(plusOp[3]),
        .Q(len_cnt_reg[3]),
        .R(fifo_burst_n_7));
  FDRE \len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(plusOp[4]),
        .Q(len_cnt_reg[4]),
        .R(fifo_burst_n_7));
  FDRE \len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(plusOp[5]),
        .Q(len_cnt_reg[5]),
        .R(fifo_burst_n_7));
  FDRE \len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(plusOp[6]),
        .Q(len_cnt_reg[6]),
        .R(fifo_burst_n_7));
  FDRE \len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(plusOp[7]),
        .Q(len_cnt_reg[7]),
        .R(fifo_burst_n_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_reg_slice__parameterized6 rs_resp
       (.Q(Q),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .m_axi_gmem2_BVALID(m_axi_gmem2_BVALID),
        .p_2_in(p_2_in),
        .s_ready_t_reg_0(s_ready_t_reg));
  FDRE \strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\strb_buf_reg[3]_0 [0]),
        .Q(strb_buf[0]),
        .R(ap_rst));
  FDRE \strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\strb_buf_reg[3]_0 [1]),
        .Q(strb_buf[1]),
        .R(ap_rst));
  FDRE \strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\strb_buf_reg[3]_0 [2]),
        .Q(strb_buf[2]),
        .R(ap_rst));
  FDRE \strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_5_in),
        .D(\strb_buf_reg[3]_0 [3]),
        .Q(strb_buf[3]),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_burst_converter wreq_burst_conv
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D({\data_p2_reg[81] ,\data_p2_reg[63] }),
        .E(E),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.sect_handling_reg_0 (wreq_burst_conv_n_69),
        .if_full_n(if_full_n),
        .if_full_n_0(if_full_n_0),
        .in({AWLEN_Dummy,AWADDR_Dummy}),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_valid(ost_ctrl_valid),
        .ost_resp_ready(ost_resp_ready),
        .pop__1(pop__1),
        .re(re),
        .s_ready_t_reg(AWREADY_Dummy),
        .s_ready_t_reg_0(s_ready_t_reg_0),
        .\sect_len_buf_reg[3]_0 (ost_ctrl_len),
        .sel(we));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_throttle wreq_throttl
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy(AWVALID_Dummy),
        .Q(len_cnt_reg[7:6]),
        .WVALID_Dummy(WVALID_Dummy),
        .\aggressive_gen.last_cnt_reg[1]_0 (WVALID_Dummy_reg_0),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\data_p1_reg[67] (\data_p1_reg[67] ),
        .\fifo_depth_gt1_gen.dout_reg[35] ({strb_buf,\data_buf_reg_n_0_[31] ,\data_buf_reg_n_0_[30] ,\data_buf_reg_n_0_[29] ,\data_buf_reg_n_0_[28] ,\data_buf_reg_n_0_[27] ,\data_buf_reg_n_0_[26] ,\data_buf_reg_n_0_[25] ,\data_buf_reg_n_0_[24] ,\data_buf_reg_n_0_[23] ,\data_buf_reg_n_0_[22] ,\data_buf_reg_n_0_[21] ,\data_buf_reg_n_0_[20] ,\data_buf_reg_n_0_[19] ,\data_buf_reg_n_0_[18] ,\data_buf_reg_n_0_[17] ,\data_buf_reg_n_0_[16] ,\data_buf_reg_n_0_[15] ,\data_buf_reg_n_0_[14] ,\data_buf_reg_n_0_[13] ,\data_buf_reg_n_0_[12] ,\data_buf_reg_n_0_[11] ,\data_buf_reg_n_0_[10] ,\data_buf_reg_n_0_[9] ,\data_buf_reg_n_0_[8] ,\data_buf_reg_n_0_[7] ,\data_buf_reg_n_0_[6] ,\data_buf_reg_n_0_[5] ,\data_buf_reg_n_0_[4] ,\data_buf_reg_n_0_[3] ,\data_buf_reg_n_0_[2] ,\data_buf_reg_n_0_[1] ,\data_buf_reg_n_0_[0] }),
        .\fifo_depth_gt1_gen.dout_reg[36] (\fifo_depth_gt1_gen.dout_reg[36] ),
        .\fifo_depth_gt1_gen.dout_reg[36]_0 (WLAST_Dummy_reg_n_0),
        .\fifo_depth_gt1_gen.full_n_reg (out_TOP_WREADY),
        .if_empty_n(if_empty_n),
        .in({AWLEN_Dummy,AWADDR_Dummy}),
        .\len_cnt_reg[7] (wreq_throttl_n_2),
        .m_axi_gmem2_AWREADY(m_axi_gmem2_AWREADY),
        .m_axi_gmem2_AWVALID(m_axi_gmem2_AWVALID),
        .m_axi_gmem2_WREADY(m_axi_gmem2_WREADY),
        .m_axi_gmem2_WVALID(m_axi_gmem2_WVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi
   (gmem_ARREADY,
    gmem_RVALID,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg,
    \bus_wide_gen.data_valid_reg ,
    m_axi_gmem_BREADY,
    \bus_wide_gen.data_buf_reg[7] ,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARADDR,
    out,
    we,
    ost_ctrl_info,
    ap_rst,
    ap_clk,
    \fifo_depth_gt1_gen.dout_reg[0] ,
    ap_enable_reg_pp0_iter3,
    \fifo_depth_gt1_gen.full_n_reg ,
    ap_rst_n,
    grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_m_axi_gmem_RREADY,
    gmem_ARADDR1,
    grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_RREADY,
    \bus_wide_gen.data_valid_reg_0 ,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RVALID,
    Q,
    m_axi_gmem_BVALID,
    D,
    we_0,
    in);
  output gmem_ARREADY;
  output gmem_RVALID;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg;
  output \bus_wide_gen.data_valid_reg ;
  output m_axi_gmem_BREADY;
  output [7:0]\bus_wide_gen.data_buf_reg[7] ;
  output [3:0]m_axi_gmem_ARLEN;
  output [59:0]m_axi_gmem_ARADDR;
  output [3:0]out;
  output we;
  output ost_ctrl_info;
  input ap_rst;
  input ap_clk;
  input \fifo_depth_gt1_gen.dout_reg[0] ;
  input ap_enable_reg_pp0_iter3;
  input \fifo_depth_gt1_gen.full_n_reg ;
  input ap_rst_n;
  input grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_m_axi_gmem_RREADY;
  input gmem_ARADDR1;
  input grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_RREADY;
  input \bus_wide_gen.data_valid_reg_0 ;
  input m_axi_gmem_ARREADY;
  input m_axi_gmem_RVALID;
  input [1:0]Q;
  input m_axi_gmem_BVALID;
  input [128:0]D;
  input we_0;
  input [63:0]in;

  wire [63:0]ARADDR_Dummy;
  wire [17:0]ARLEN_Dummy;
  wire ARREADY_Dummy;
  wire [128:0]D;
  wire [1:0]Q;
  wire RBURST_READY_Dummy;
  wire [127:0]RDATA_Dummy;
  wire [1:0]RLAST_Dummy;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire ap_rst;
  wire ap_rst_n;
  wire \buff_rdata/we ;
  wire [7:0]\bus_wide_gen.data_buf_reg[7] ;
  wire \bus_wide_gen.data_valid_reg ;
  wire \bus_wide_gen.data_valid_reg_0 ;
  wire \could_multi_bursts.burst_valid_reg ;
  wire \fifo_depth_gt1_gen.dout_reg[0] ;
  wire \fifo_depth_gt1_gen.full_n_reg ;
  wire gmem_ARADDR1;
  wire gmem_ARREADY;
  wire gmem_RVALID;
  wire grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_RREADY;
  wire grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_m_axi_gmem_RREADY;
  wire if_full_n;
  wire [63:0]in;
  wire load_unit_n_3;
  wire [59:0]m_axi_gmem_ARADDR;
  wire [3:0]m_axi_gmem_ARLEN;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_RVALID;
  wire ost_ctrl_info;
  wire [3:0]out;
  wire \rreq_burst_conv/rs_req/load_p2 ;
  wire s_ready_t_reg;
  wire we;
  wire we_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_read bus_read
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D(D),
        .E(\rreq_burst_conv/rs_req/load_p2 ),
        .\FSM_sequential_state_reg[0] (load_unit_n_3),
        .Q(RVALID_Dummy),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .WEBWE(\buff_rdata/we ),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.burst_valid_reg (\could_multi_bursts.burst_valid_reg ),
        .\data_p1_reg[128] ({RLAST_Dummy[1],RDATA_Dummy}),
        .\data_p2_reg[63] (ARADDR_Dummy),
        .\data_p2_reg[81] ({ARLEN_Dummy[17],ARLEN_Dummy[0]}),
        .din(RLAST_Dummy[0]),
        .\fifo_depth_gt1_gen.dout_reg[0] (\fifo_depth_gt1_gen.dout_reg[0] ),
        .\fifo_srl_gen.raddr_reg[3] (out),
        .if_full_n(if_full_n),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR),
        .m_axi_gmem_ARLEN(m_axi_gmem_ARLEN),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .ost_ctrl_info(ost_ctrl_info),
        .s_ready_t_reg(s_ready_t_reg),
        .we(we));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_write bus_write
       (.ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_load load_unit
       (.ARREADY_Dummy(ARREADY_Dummy),
        .E(\rreq_burst_conv/rs_req/load_p2 ),
        .Q(RVALID_Dummy),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .WEBWE(\buff_rdata/we ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.data_buf_reg[7]_0 (\bus_wide_gen.data_buf_reg[7] ),
        .\bus_wide_gen.data_valid_reg_0 (gmem_RVALID),
        .\bus_wide_gen.data_valid_reg_1 (\bus_wide_gen.data_valid_reg ),
        .\bus_wide_gen.data_valid_reg_2 (\bus_wide_gen.data_valid_reg_0 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (Q),
        .din({RLAST_Dummy,RDATA_Dummy}),
        .\fifo_depth_gt1_gen.full_n_reg (\fifo_depth_gt1_gen.full_n_reg ),
        .gmem_ARADDR1(gmem_ARADDR1),
        .gmem_ARREADY(gmem_ARREADY),
        .grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_RREADY(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_RREADY),
        .grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_m_axi_gmem_RREADY(grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_m_axi_gmem_RREADY),
        .if_full_n(if_full_n),
        .in(in),
        .\tmp_addr_reg[63]_0 (ARADDR_Dummy),
        .\tmp_len_reg[17]_0 ({ARLEN_Dummy[17],ARLEN_Dummy[0]}),
        .tmp_valid_reg_0(load_unit_n_3),
        .we_0(we_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_burst_converter
   (s_ready_t_reg,
    \could_multi_bursts.burst_valid_reg_0 ,
    \could_multi_bursts.sect_handling_reg_0 ,
    m_axi_gmem_ARADDR,
    we,
    m_axi_gmem_ARREADY_0,
    ost_ctrl_info,
    m_axi_gmem_ARLEN,
    ap_rst,
    ap_clk,
    \FSM_sequential_state_reg[0] ,
    if_full_n,
    ost_ctrl_ready,
    m_axi_gmem_ARREADY,
    ap_rst_n,
    \fifo_depth_gt1_gen.dout_reg[0] ,
    D,
    E);
  output s_ready_t_reg;
  output \could_multi_bursts.burst_valid_reg_0 ;
  output \could_multi_bursts.sect_handling_reg_0 ;
  output [59:0]m_axi_gmem_ARADDR;
  output we;
  output m_axi_gmem_ARREADY_0;
  output ost_ctrl_info;
  output [3:0]m_axi_gmem_ARLEN;
  input ap_rst;
  input ap_clk;
  input \FSM_sequential_state_reg[0] ;
  input if_full_n;
  input ost_ctrl_ready;
  input m_axi_gmem_ARREADY;
  input ap_rst_n;
  input \fifo_depth_gt1_gen.dout_reg[0] ;
  input [65:0]D;
  input [0:0]E;

  wire [65:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[0] ;
  wire [19:0]SHIFT_RIGHT;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire [7:0]beat_len;
  wire \could_multi_bursts.addr_buf[11]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[11]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[11]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[11]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[11]_i_6_n_0 ;
  wire \could_multi_bursts.addr_buf[15]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[15]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[15]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[15]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[19]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[19]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[19]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[19]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[23]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[23]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[23]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[23]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[27]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[27]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[27]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[27]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[31]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[31]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[31]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[31]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[35]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[35]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[35]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[35]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[39]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[39]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[39]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[39]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[43]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[43]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[43]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[43]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[47]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[47]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[47]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[47]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[51]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[51]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[51]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[51]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[55]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[55]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[55]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[55]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[59]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[59]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[59]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[59]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[63]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[63]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[63]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[63]_i_6_n_0 ;
  wire \could_multi_bursts.addr_buf[7]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[7]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[7]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[7]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[7]_i_6_n_0 ;
  wire \could_multi_bursts.addr_buf[7]_i_7_n_0 ;
  wire \could_multi_bursts.addr_buf[7]_i_8_n_0 ;
  wire \could_multi_bursts.addr_buf[7]_i_9_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[11]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[11]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[11]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[11]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[11]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[11]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[11]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[11]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[15]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[15]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[15]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[15]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[15]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[15]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[15]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[15]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[19]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[19]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[19]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[19]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[19]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[19]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[19]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[19]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[23]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[23]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[23]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[23]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[23]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[23]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[23]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[23]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[27]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[27]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[27]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[27]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[27]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[27]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[27]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[27]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[31]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[31]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[31]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[31]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[31]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[31]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[31]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[31]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[35]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[35]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[35]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[35]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[35]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[35]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[35]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[35]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[39]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[39]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[39]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[39]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[39]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[39]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[39]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[39]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[43]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[43]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[43]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[43]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[43]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[43]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[43]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[43]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[47]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[47]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[47]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[47]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[47]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[47]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[47]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[47]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[51]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[51]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[51]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[51]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[51]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[51]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[51]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[51]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[55]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[55]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[55]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[55]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[55]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[55]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[55]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[55]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[59]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[59]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[59]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[59]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[59]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[59]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[59]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[59]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[63]_i_2_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[63]_i_2_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[63]_i_2_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[63]_i_2_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[63]_i_2_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[63]_i_2_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[63]_i_2_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[7]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[7]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[7]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[7]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[7]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[7]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[7]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[7]_i_1_n_7 ;
  wire [8:4]\could_multi_bursts.addr_step ;
  wire \could_multi_bursts.addr_step[4]_i_1_n_0 ;
  wire \could_multi_bursts.addr_step[5]_i_1_n_0 ;
  wire \could_multi_bursts.addr_step[6]_i_1__1_n_0 ;
  wire \could_multi_bursts.addr_step[7]_i_1_n_0 ;
  wire \could_multi_bursts.addr_step[8]_i_1_n_0 ;
  wire \could_multi_bursts.burst_valid_i_2_n_0 ;
  wire \could_multi_bursts.burst_valid_reg_0 ;
  wire \could_multi_bursts.first_loop ;
  wire \could_multi_bursts.last_loop ;
  wire \could_multi_bursts.last_loop_i_1_n_0 ;
  wire \could_multi_bursts.last_loop_i_2_n_0 ;
  wire \could_multi_bursts.last_loop_reg_n_0 ;
  wire [3:0]\could_multi_bursts.len_tmp ;
  wire \could_multi_bursts.loop_cnt[0]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[0]_i_2_n_0 ;
  wire \could_multi_bursts.loop_cnt[1]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[1]_i_2_n_0 ;
  wire \could_multi_bursts.loop_cnt[2]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[2]_i_2_n_0 ;
  wire \could_multi_bursts.loop_cnt[3]_i_2_n_0 ;
  wire \could_multi_bursts.loop_cnt[3]_i_3_n_0 ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[0] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[1] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[2] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[3] ;
  wire \could_multi_bursts.sect_handling_i_1_n_0 ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire [7:0]end_from_4k;
  wire \fifo_depth_gt1_gen.dout_reg[0] ;
  wire first_sect;
  wire first_sect_reg_n_0;
  wire if_full_n;
  wire last_sect_buf;
  wire last_sect_i_10_n_0;
  wire last_sect_i_11_n_0;
  wire last_sect_i_12_n_0;
  wire last_sect_i_2_n_0;
  wire last_sect_i_3_n_0;
  wire last_sect_i_4_n_0;
  wire last_sect_i_5_n_0;
  wire last_sect_i_6_n_0;
  wire last_sect_i_7_n_0;
  wire last_sect_i_8_n_0;
  wire last_sect_i_9_n_0;
  wire last_sect_reg_n_0;
  wire last_sect_tmp;
  wire [59:0]m_axi_gmem_ARADDR;
  wire [3:0]m_axi_gmem_ARLEN;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARREADY_0;
  wire next_req;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire p_16_in;
  wire [51:1]plusOp;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__10_n_0;
  wire plusOp_carry__10_n_1;
  wire plusOp_carry__10_n_2;
  wire plusOp_carry__10_n_3;
  wire plusOp_carry__11_n_2;
  wire plusOp_carry__11_n_3;
  wire plusOp_carry__1_n_0;
  wire plusOp_carry__1_n_1;
  wire plusOp_carry__1_n_2;
  wire plusOp_carry__1_n_3;
  wire plusOp_carry__2_n_0;
  wire plusOp_carry__2_n_1;
  wire plusOp_carry__2_n_2;
  wire plusOp_carry__2_n_3;
  wire plusOp_carry__3_n_0;
  wire plusOp_carry__3_n_1;
  wire plusOp_carry__3_n_2;
  wire plusOp_carry__3_n_3;
  wire plusOp_carry__4_n_0;
  wire plusOp_carry__4_n_1;
  wire plusOp_carry__4_n_2;
  wire plusOp_carry__4_n_3;
  wire plusOp_carry__5_n_0;
  wire plusOp_carry__5_n_1;
  wire plusOp_carry__5_n_2;
  wire plusOp_carry__5_n_3;
  wire plusOp_carry__6_n_0;
  wire plusOp_carry__6_n_1;
  wire plusOp_carry__6_n_2;
  wire plusOp_carry__6_n_3;
  wire plusOp_carry__7_n_0;
  wire plusOp_carry__7_n_1;
  wire plusOp_carry__7_n_2;
  wire plusOp_carry__7_n_3;
  wire plusOp_carry__8_n_0;
  wire plusOp_carry__8_n_1;
  wire plusOp_carry__8_n_2;
  wire plusOp_carry__8_n_3;
  wire plusOp_carry__9_n_0;
  wire plusOp_carry__9_n_1;
  wire plusOp_carry__9_n_2;
  wire plusOp_carry__9_n_3;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire req_handling_reg_n_0;
  wire rs_req_n_1;
  wire rs_req_n_10;
  wire rs_req_n_100;
  wire rs_req_n_101;
  wire rs_req_n_102;
  wire rs_req_n_103;
  wire rs_req_n_104;
  wire rs_req_n_105;
  wire rs_req_n_106;
  wire rs_req_n_107;
  wire rs_req_n_108;
  wire rs_req_n_109;
  wire rs_req_n_11;
  wire rs_req_n_110;
  wire rs_req_n_111;
  wire rs_req_n_112;
  wire rs_req_n_113;
  wire rs_req_n_114;
  wire rs_req_n_116;
  wire rs_req_n_12;
  wire rs_req_n_13;
  wire rs_req_n_139;
  wire rs_req_n_14;
  wire rs_req_n_140;
  wire rs_req_n_141;
  wire rs_req_n_142;
  wire rs_req_n_143;
  wire rs_req_n_144;
  wire rs_req_n_145;
  wire rs_req_n_146;
  wire rs_req_n_147;
  wire rs_req_n_148;
  wire rs_req_n_149;
  wire rs_req_n_15;
  wire rs_req_n_150;
  wire rs_req_n_151;
  wire rs_req_n_152;
  wire rs_req_n_153;
  wire rs_req_n_154;
  wire rs_req_n_16;
  wire rs_req_n_17;
  wire rs_req_n_18;
  wire rs_req_n_19;
  wire rs_req_n_2;
  wire rs_req_n_20;
  wire rs_req_n_21;
  wire rs_req_n_22;
  wire rs_req_n_23;
  wire rs_req_n_24;
  wire rs_req_n_25;
  wire rs_req_n_26;
  wire rs_req_n_27;
  wire rs_req_n_28;
  wire rs_req_n_29;
  wire rs_req_n_3;
  wire rs_req_n_30;
  wire rs_req_n_31;
  wire rs_req_n_32;
  wire rs_req_n_33;
  wire rs_req_n_34;
  wire rs_req_n_35;
  wire rs_req_n_36;
  wire rs_req_n_37;
  wire rs_req_n_38;
  wire rs_req_n_39;
  wire rs_req_n_4;
  wire rs_req_n_40;
  wire rs_req_n_41;
  wire rs_req_n_42;
  wire rs_req_n_43;
  wire rs_req_n_44;
  wire rs_req_n_45;
  wire rs_req_n_46;
  wire rs_req_n_47;
  wire rs_req_n_48;
  wire rs_req_n_49;
  wire rs_req_n_5;
  wire rs_req_n_50;
  wire rs_req_n_51;
  wire rs_req_n_52;
  wire rs_req_n_53;
  wire rs_req_n_54;
  wire rs_req_n_55;
  wire rs_req_n_56;
  wire rs_req_n_57;
  wire rs_req_n_58;
  wire rs_req_n_59;
  wire rs_req_n_6;
  wire rs_req_n_60;
  wire rs_req_n_61;
  wire rs_req_n_62;
  wire rs_req_n_63;
  wire rs_req_n_64;
  wire rs_req_n_65;
  wire rs_req_n_66;
  wire rs_req_n_67;
  wire rs_req_n_68;
  wire rs_req_n_69;
  wire rs_req_n_7;
  wire rs_req_n_70;
  wire rs_req_n_71;
  wire rs_req_n_72;
  wire rs_req_n_73;
  wire rs_req_n_74;
  wire rs_req_n_75;
  wire rs_req_n_76;
  wire rs_req_n_77;
  wire rs_req_n_78;
  wire rs_req_n_79;
  wire rs_req_n_8;
  wire rs_req_n_80;
  wire rs_req_n_81;
  wire rs_req_n_82;
  wire rs_req_n_83;
  wire rs_req_n_84;
  wire rs_req_n_85;
  wire rs_req_n_86;
  wire rs_req_n_87;
  wire rs_req_n_88;
  wire rs_req_n_89;
  wire rs_req_n_9;
  wire rs_req_n_90;
  wire rs_req_n_91;
  wire rs_req_n_92;
  wire rs_req_n_93;
  wire rs_req_n_94;
  wire rs_req_n_95;
  wire rs_req_n_96;
  wire rs_req_n_97;
  wire rs_req_n_98;
  wire rs_req_n_99;
  wire s_ready_t_reg;
  wire [63:4]sect_addr;
  wire [63:4]sect_addr_buf;
  wire \sect_addr_buf[11]_i_1_n_0 ;
  wire [51:0]sect_cnt;
  wire \sect_len_buf[0]_i_1_n_0 ;
  wire \sect_len_buf[1]_i_1_n_0 ;
  wire \sect_len_buf[2]_i_1_n_0 ;
  wire \sect_len_buf[3]_i_1_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire [19:0]sect_total;
  wire \sect_total_buf[0]_i_2_n_0 ;
  wire \sect_total_buf[0]_i_3_n_0 ;
  wire \sect_total_buf[0]_i_4_n_0 ;
  wire \sect_total_buf[0]_i_5_n_0 ;
  wire \sect_total_buf[12]_i_2_n_0 ;
  wire \sect_total_buf[12]_i_3_n_0 ;
  wire \sect_total_buf[12]_i_4_n_0 ;
  wire \sect_total_buf[12]_i_5_n_0 ;
  wire \sect_total_buf[16]_i_2_n_0 ;
  wire \sect_total_buf[16]_i_3_n_0 ;
  wire \sect_total_buf[16]_i_4_n_0 ;
  wire \sect_total_buf[16]_i_5_n_0 ;
  wire \sect_total_buf[4]_i_2_n_0 ;
  wire \sect_total_buf[4]_i_3_n_0 ;
  wire \sect_total_buf[4]_i_4_n_0 ;
  wire \sect_total_buf[4]_i_5_n_0 ;
  wire \sect_total_buf[8]_i_2_n_0 ;
  wire \sect_total_buf[8]_i_3_n_0 ;
  wire \sect_total_buf[8]_i_4_n_0 ;
  wire \sect_total_buf[8]_i_5_n_0 ;
  wire [19:0]sect_total_buf_reg;
  wire \sect_total_buf_reg[0]_i_1_n_0 ;
  wire \sect_total_buf_reg[0]_i_1_n_1 ;
  wire \sect_total_buf_reg[0]_i_1_n_2 ;
  wire \sect_total_buf_reg[0]_i_1_n_3 ;
  wire \sect_total_buf_reg[0]_i_1_n_4 ;
  wire \sect_total_buf_reg[0]_i_1_n_5 ;
  wire \sect_total_buf_reg[0]_i_1_n_6 ;
  wire \sect_total_buf_reg[0]_i_1_n_7 ;
  wire \sect_total_buf_reg[12]_i_1_n_0 ;
  wire \sect_total_buf_reg[12]_i_1_n_1 ;
  wire \sect_total_buf_reg[12]_i_1_n_2 ;
  wire \sect_total_buf_reg[12]_i_1_n_3 ;
  wire \sect_total_buf_reg[12]_i_1_n_4 ;
  wire \sect_total_buf_reg[12]_i_1_n_5 ;
  wire \sect_total_buf_reg[12]_i_1_n_6 ;
  wire \sect_total_buf_reg[12]_i_1_n_7 ;
  wire \sect_total_buf_reg[16]_i_1_n_1 ;
  wire \sect_total_buf_reg[16]_i_1_n_2 ;
  wire \sect_total_buf_reg[16]_i_1_n_3 ;
  wire \sect_total_buf_reg[16]_i_1_n_4 ;
  wire \sect_total_buf_reg[16]_i_1_n_5 ;
  wire \sect_total_buf_reg[16]_i_1_n_6 ;
  wire \sect_total_buf_reg[16]_i_1_n_7 ;
  wire \sect_total_buf_reg[4]_i_1_n_0 ;
  wire \sect_total_buf_reg[4]_i_1_n_1 ;
  wire \sect_total_buf_reg[4]_i_1_n_2 ;
  wire \sect_total_buf_reg[4]_i_1_n_3 ;
  wire \sect_total_buf_reg[4]_i_1_n_4 ;
  wire \sect_total_buf_reg[4]_i_1_n_5 ;
  wire \sect_total_buf_reg[4]_i_1_n_6 ;
  wire \sect_total_buf_reg[4]_i_1_n_7 ;
  wire \sect_total_buf_reg[8]_i_1_n_0 ;
  wire \sect_total_buf_reg[8]_i_1_n_1 ;
  wire \sect_total_buf_reg[8]_i_1_n_2 ;
  wire \sect_total_buf_reg[8]_i_1_n_3 ;
  wire \sect_total_buf_reg[8]_i_1_n_4 ;
  wire \sect_total_buf_reg[8]_i_1_n_5 ;
  wire \sect_total_buf_reg[8]_i_1_n_6 ;
  wire \sect_total_buf_reg[8]_i_1_n_7 ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[32] ;
  wire \start_addr_reg_n_0_[33] ;
  wire \start_addr_reg_n_0_[34] ;
  wire \start_addr_reg_n_0_[35] ;
  wire \start_addr_reg_n_0_[36] ;
  wire \start_addr_reg_n_0_[37] ;
  wire \start_addr_reg_n_0_[38] ;
  wire \start_addr_reg_n_0_[39] ;
  wire \start_addr_reg_n_0_[40] ;
  wire \start_addr_reg_n_0_[41] ;
  wire \start_addr_reg_n_0_[42] ;
  wire \start_addr_reg_n_0_[43] ;
  wire \start_addr_reg_n_0_[44] ;
  wire \start_addr_reg_n_0_[45] ;
  wire \start_addr_reg_n_0_[46] ;
  wire \start_addr_reg_n_0_[47] ;
  wire \start_addr_reg_n_0_[48] ;
  wire \start_addr_reg_n_0_[49] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[50] ;
  wire \start_addr_reg_n_0_[51] ;
  wire \start_addr_reg_n_0_[52] ;
  wire \start_addr_reg_n_0_[53] ;
  wire \start_addr_reg_n_0_[54] ;
  wire \start_addr_reg_n_0_[55] ;
  wire \start_addr_reg_n_0_[56] ;
  wire \start_addr_reg_n_0_[57] ;
  wire \start_addr_reg_n_0_[58] ;
  wire \start_addr_reg_n_0_[59] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[60] ;
  wire \start_addr_reg_n_0_[61] ;
  wire \start_addr_reg_n_0_[62] ;
  wire \start_addr_reg_n_0_[63] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [7:0]start_to_4k;
  wire [7:0]start_to_4k0;
  wire we;
  wire [3:3]\NLW_could_multi_bursts.addr_buf_reg[63]_i_2_CO_UNCONNECTED ;
  wire [3:2]NLW_plusOp_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_plusOp_carry__11_O_UNCONNECTED;
  wire [3:3]\NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED ;

  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_154),
        .Q(beat_len[0]),
        .R(ap_rst));
  FDRE \beat_len_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_153),
        .Q(beat_len[1]),
        .R(ap_rst));
  FDRE \beat_len_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_152),
        .Q(beat_len[2]),
        .R(ap_rst));
  FDRE \beat_len_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_151),
        .Q(beat_len[3]),
        .R(ap_rst));
  FDRE \beat_len_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_150),
        .Q(beat_len[4]),
        .R(ap_rst));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_149),
        .Q(beat_len[5]),
        .R(ap_rst));
  FDRE \beat_len_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_148),
        .Q(beat_len[6]),
        .R(ap_rst));
  FDRE \beat_len_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_147),
        .Q(beat_len[7]),
        .R(ap_rst));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[11]_i_2 
       (.I0(\could_multi_bursts.addr_step [8]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[11]_i_3 
       (.I0(sect_addr_buf[11]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[7]),
        .O(\could_multi_bursts.addr_buf[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[11]_i_4 
       (.I0(sect_addr_buf[10]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[6]),
        .O(\could_multi_bursts.addr_buf[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[11]_i_5 
       (.I0(sect_addr_buf[9]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[5]),
        .O(\could_multi_bursts.addr_buf[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[11]_i_6 
       (.I0(\could_multi_bursts.addr_step [8]),
        .I1(m_axi_gmem_ARADDR[4]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[8]),
        .O(\could_multi_bursts.addr_buf[11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[15]_i_2 
       (.I0(sect_addr_buf[15]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[11]),
        .O(\could_multi_bursts.addr_buf[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[15]_i_3 
       (.I0(sect_addr_buf[14]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[10]),
        .O(\could_multi_bursts.addr_buf[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[15]_i_4 
       (.I0(sect_addr_buf[13]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[9]),
        .O(\could_multi_bursts.addr_buf[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[15]_i_5 
       (.I0(sect_addr_buf[12]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[8]),
        .O(\could_multi_bursts.addr_buf[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[19]_i_2 
       (.I0(sect_addr_buf[19]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[15]),
        .O(\could_multi_bursts.addr_buf[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[19]_i_3 
       (.I0(sect_addr_buf[18]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[14]),
        .O(\could_multi_bursts.addr_buf[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[19]_i_4 
       (.I0(sect_addr_buf[17]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[13]),
        .O(\could_multi_bursts.addr_buf[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[19]_i_5 
       (.I0(sect_addr_buf[16]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[12]),
        .O(\could_multi_bursts.addr_buf[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[23]_i_2 
       (.I0(sect_addr_buf[23]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[19]),
        .O(\could_multi_bursts.addr_buf[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[23]_i_3 
       (.I0(sect_addr_buf[22]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[18]),
        .O(\could_multi_bursts.addr_buf[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[23]_i_4 
       (.I0(sect_addr_buf[21]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[17]),
        .O(\could_multi_bursts.addr_buf[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[23]_i_5 
       (.I0(sect_addr_buf[20]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[16]),
        .O(\could_multi_bursts.addr_buf[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[27]_i_2 
       (.I0(sect_addr_buf[27]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[23]),
        .O(\could_multi_bursts.addr_buf[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[27]_i_3 
       (.I0(sect_addr_buf[26]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[22]),
        .O(\could_multi_bursts.addr_buf[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[27]_i_4 
       (.I0(sect_addr_buf[25]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[21]),
        .O(\could_multi_bursts.addr_buf[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[27]_i_5 
       (.I0(sect_addr_buf[24]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[20]),
        .O(\could_multi_bursts.addr_buf[27]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[31]_i_2 
       (.I0(sect_addr_buf[31]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[27]),
        .O(\could_multi_bursts.addr_buf[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[31]_i_3 
       (.I0(sect_addr_buf[30]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[26]),
        .O(\could_multi_bursts.addr_buf[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[31]_i_4 
       (.I0(sect_addr_buf[29]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[25]),
        .O(\could_multi_bursts.addr_buf[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[31]_i_5 
       (.I0(sect_addr_buf[28]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[24]),
        .O(\could_multi_bursts.addr_buf[31]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[35]_i_2 
       (.I0(sect_addr_buf[35]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[31]),
        .O(\could_multi_bursts.addr_buf[35]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[35]_i_3 
       (.I0(sect_addr_buf[34]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[30]),
        .O(\could_multi_bursts.addr_buf[35]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[35]_i_4 
       (.I0(sect_addr_buf[33]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[29]),
        .O(\could_multi_bursts.addr_buf[35]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[35]_i_5 
       (.I0(sect_addr_buf[32]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[28]),
        .O(\could_multi_bursts.addr_buf[35]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[39]_i_2 
       (.I0(sect_addr_buf[39]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[35]),
        .O(\could_multi_bursts.addr_buf[39]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[39]_i_3 
       (.I0(sect_addr_buf[38]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[34]),
        .O(\could_multi_bursts.addr_buf[39]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[39]_i_4 
       (.I0(sect_addr_buf[37]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[33]),
        .O(\could_multi_bursts.addr_buf[39]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[39]_i_5 
       (.I0(sect_addr_buf[36]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[32]),
        .O(\could_multi_bursts.addr_buf[39]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[43]_i_2 
       (.I0(sect_addr_buf[43]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[39]),
        .O(\could_multi_bursts.addr_buf[43]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[43]_i_3 
       (.I0(sect_addr_buf[42]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[38]),
        .O(\could_multi_bursts.addr_buf[43]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[43]_i_4 
       (.I0(sect_addr_buf[41]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[37]),
        .O(\could_multi_bursts.addr_buf[43]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[43]_i_5 
       (.I0(sect_addr_buf[40]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[36]),
        .O(\could_multi_bursts.addr_buf[43]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[47]_i_2 
       (.I0(sect_addr_buf[47]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[43]),
        .O(\could_multi_bursts.addr_buf[47]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[47]_i_3 
       (.I0(sect_addr_buf[46]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[42]),
        .O(\could_multi_bursts.addr_buf[47]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[47]_i_4 
       (.I0(sect_addr_buf[45]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[41]),
        .O(\could_multi_bursts.addr_buf[47]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[47]_i_5 
       (.I0(sect_addr_buf[44]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[40]),
        .O(\could_multi_bursts.addr_buf[47]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[51]_i_2 
       (.I0(sect_addr_buf[51]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[47]),
        .O(\could_multi_bursts.addr_buf[51]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[51]_i_3 
       (.I0(sect_addr_buf[50]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[46]),
        .O(\could_multi_bursts.addr_buf[51]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[51]_i_4 
       (.I0(sect_addr_buf[49]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[45]),
        .O(\could_multi_bursts.addr_buf[51]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[51]_i_5 
       (.I0(sect_addr_buf[48]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[44]),
        .O(\could_multi_bursts.addr_buf[51]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[55]_i_2 
       (.I0(sect_addr_buf[55]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[51]),
        .O(\could_multi_bursts.addr_buf[55]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[55]_i_3 
       (.I0(sect_addr_buf[54]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[50]),
        .O(\could_multi_bursts.addr_buf[55]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[55]_i_4 
       (.I0(sect_addr_buf[53]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[49]),
        .O(\could_multi_bursts.addr_buf[55]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[55]_i_5 
       (.I0(sect_addr_buf[52]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[48]),
        .O(\could_multi_bursts.addr_buf[55]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[59]_i_2 
       (.I0(sect_addr_buf[59]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[55]),
        .O(\could_multi_bursts.addr_buf[59]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[59]_i_3 
       (.I0(sect_addr_buf[58]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[54]),
        .O(\could_multi_bursts.addr_buf[59]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[59]_i_4 
       (.I0(sect_addr_buf[57]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[53]),
        .O(\could_multi_bursts.addr_buf[59]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[59]_i_5 
       (.I0(sect_addr_buf[56]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[52]),
        .O(\could_multi_bursts.addr_buf[59]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.addr_buf[63]_i_1 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(m_axi_gmem_ARREADY),
        .O(ost_ctrl_valid));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[63]_i_3 
       (.I0(sect_addr_buf[63]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[59]),
        .O(\could_multi_bursts.addr_buf[63]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[63]_i_4 
       (.I0(sect_addr_buf[62]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[58]),
        .O(\could_multi_bursts.addr_buf[63]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[63]_i_5 
       (.I0(sect_addr_buf[61]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[57]),
        .O(\could_multi_bursts.addr_buf[63]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[63]_i_6 
       (.I0(sect_addr_buf[60]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[56]),
        .O(\could_multi_bursts.addr_buf[63]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[7]_i_2 
       (.I0(\could_multi_bursts.addr_step [7]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[7]_i_3 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[7]_i_4 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[7]_i_5 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[7]_i_6 
       (.I0(\could_multi_bursts.addr_step [7]),
        .I1(m_axi_gmem_ARADDR[3]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[7]),
        .O(\could_multi_bursts.addr_buf[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[7]_i_7 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(m_axi_gmem_ARADDR[2]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[6]),
        .O(\could_multi_bursts.addr_buf[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[7]_i_8 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(m_axi_gmem_ARADDR[1]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[5]),
        .O(\could_multi_bursts.addr_buf[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[7]_i_9 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(m_axi_gmem_ARADDR[0]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[4]),
        .O(\could_multi_bursts.addr_buf[7]_i_9_n_0 ));
  FDRE \could_multi_bursts.addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[11]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[6]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[11]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[7]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[11]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[7]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[11]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[11]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[11]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\could_multi_bursts.addr_buf[11]_i_2_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[11]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[11]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[11]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[11]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[11]_i_3_n_0 ,\could_multi_bursts.addr_buf[11]_i_4_n_0 ,\could_multi_bursts.addr_buf[11]_i_5_n_0 ,\could_multi_bursts.addr_buf[11]_i_6_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[15]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[8]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[15]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[9]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[15]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[10]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[15]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[11]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[15]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[11]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[15]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[15]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[15]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[15]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[15]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[15]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[15]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[15]_i_2_n_0 ,\could_multi_bursts.addr_buf[15]_i_3_n_0 ,\could_multi_bursts.addr_buf[15]_i_4_n_0 ,\could_multi_bursts.addr_buf[15]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[19]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[12]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[19]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[13]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[19]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[14]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[19]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[15]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[19]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[15]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[19]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[19]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[19]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[19]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[19]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[19]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[19]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[19]_i_2_n_0 ,\could_multi_bursts.addr_buf[19]_i_3_n_0 ,\could_multi_bursts.addr_buf[19]_i_4_n_0 ,\could_multi_bursts.addr_buf[19]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[23]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[16]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[23]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[17]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[23]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[18]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[23]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[19]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[23]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[19]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[23]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[23]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[23]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[23]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[23]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[23]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[23]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[23]_i_2_n_0 ,\could_multi_bursts.addr_buf[23]_i_3_n_0 ,\could_multi_bursts.addr_buf[23]_i_4_n_0 ,\could_multi_bursts.addr_buf[23]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[27]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[20]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[27]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[21]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[27]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[22]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[27]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[23]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[27]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[23]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[27]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[27]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[27]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[27]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[27]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[27]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[27]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[27]_i_2_n_0 ,\could_multi_bursts.addr_buf[27]_i_3_n_0 ,\could_multi_bursts.addr_buf[27]_i_4_n_0 ,\could_multi_bursts.addr_buf[27]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[31]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[24]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[31]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[25]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[31]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[26]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[31]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[27]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[31]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[27]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[31]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[31]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[31]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[31]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[31]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[31]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[31]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[31]_i_2_n_0 ,\could_multi_bursts.addr_buf[31]_i_3_n_0 ,\could_multi_bursts.addr_buf[31]_i_4_n_0 ,\could_multi_bursts.addr_buf[31]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[35]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[28]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[35]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[29]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[35]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[30]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[35]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[31]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[35]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[31]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[35]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[35]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[35]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[35]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[35]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[35]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[35]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[35]_i_2_n_0 ,\could_multi_bursts.addr_buf[35]_i_3_n_0 ,\could_multi_bursts.addr_buf[35]_i_4_n_0 ,\could_multi_bursts.addr_buf[35]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[39]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[32]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[39]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[33]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[39]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[34]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[39]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[35]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[39]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[35]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[39]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[39]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[39]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[39]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[39]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[39]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[39]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[39]_i_2_n_0 ,\could_multi_bursts.addr_buf[39]_i_3_n_0 ,\could_multi_bursts.addr_buf[39]_i_4_n_0 ,\could_multi_bursts.addr_buf[39]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[43]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[36]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[43]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[37]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[43]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[38]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[43]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[39]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[43]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[39]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[43]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[43]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[43]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[43]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[43]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[43]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[43]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[43]_i_2_n_0 ,\could_multi_bursts.addr_buf[43]_i_3_n_0 ,\could_multi_bursts.addr_buf[43]_i_4_n_0 ,\could_multi_bursts.addr_buf[43]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[47]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[40]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[47]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[41]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[47]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[42]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[47]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[43]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[47]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[43]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[47]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[47]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[47]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[47]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[47]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[47]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[47]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[47]_i_2_n_0 ,\could_multi_bursts.addr_buf[47]_i_3_n_0 ,\could_multi_bursts.addr_buf[47]_i_4_n_0 ,\could_multi_bursts.addr_buf[47]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[51]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[44]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[51]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[45]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[7]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[0]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[51]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[46]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[51]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[47]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[51]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[47]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[51]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[51]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[51]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[51]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[51]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[51]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[51]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[51]_i_2_n_0 ,\could_multi_bursts.addr_buf[51]_i_3_n_0 ,\could_multi_bursts.addr_buf[51]_i_4_n_0 ,\could_multi_bursts.addr_buf[51]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[55]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[48]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[55]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[49]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[55]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[50]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[55]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[51]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[55]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[51]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[55]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[55]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[55]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[55]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[55]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[55]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[55]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[55]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[55]_i_2_n_0 ,\could_multi_bursts.addr_buf[55]_i_3_n_0 ,\could_multi_bursts.addr_buf[55]_i_4_n_0 ,\could_multi_bursts.addr_buf[55]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[59]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[52]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[59]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[53]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[59]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[54]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[59]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[55]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[59]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[55]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[59]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[59]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[59]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[59]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[59]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[59]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[59]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[59]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[59]_i_2_n_0 ,\could_multi_bursts.addr_buf[59]_i_3_n_0 ,\could_multi_bursts.addr_buf[59]_i_4_n_0 ,\could_multi_bursts.addr_buf[59]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[7]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[1]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[63]_i_2_n_7 ),
        .Q(m_axi_gmem_ARADDR[56]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[63]_i_2_n_6 ),
        .Q(m_axi_gmem_ARADDR[57]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[63]_i_2_n_5 ),
        .Q(m_axi_gmem_ARADDR[58]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[63]_i_2_n_4 ),
        .Q(m_axi_gmem_ARADDR[59]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[63]_i_2 
       (.CI(\could_multi_bursts.addr_buf_reg[59]_i_1_n_0 ),
        .CO({\NLW_could_multi_bursts.addr_buf_reg[63]_i_2_CO_UNCONNECTED [3],\could_multi_bursts.addr_buf_reg[63]_i_2_n_1 ,\could_multi_bursts.addr_buf_reg[63]_i_2_n_2 ,\could_multi_bursts.addr_buf_reg[63]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[63]_i_2_n_4 ,\could_multi_bursts.addr_buf_reg[63]_i_2_n_5 ,\could_multi_bursts.addr_buf_reg[63]_i_2_n_6 ,\could_multi_bursts.addr_buf_reg[63]_i_2_n_7 }),
        .S({\could_multi_bursts.addr_buf[63]_i_3_n_0 ,\could_multi_bursts.addr_buf[63]_i_4_n_0 ,\could_multi_bursts.addr_buf[63]_i_5_n_0 ,\could_multi_bursts.addr_buf[63]_i_6_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[7]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[2]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[7]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[3]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[7]_i_1 
       (.CI(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[7]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[7]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[7]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\could_multi_bursts.addr_buf[7]_i_2_n_0 ,\could_multi_bursts.addr_buf[7]_i_3_n_0 ,\could_multi_bursts.addr_buf[7]_i_4_n_0 ,\could_multi_bursts.addr_buf[7]_i_5_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[7]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[7]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[7]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[7]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[7]_i_6_n_0 ,\could_multi_bursts.addr_buf[7]_i_7_n_0 ,\could_multi_bursts.addr_buf[7]_i_8_n_0 ,\could_multi_bursts.addr_buf[7]_i_9_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[11]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[4]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[11]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[5]),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_step[4]_i_1 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .O(\could_multi_bursts.addr_step[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \could_multi_bursts.addr_step[5]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.addr_step[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'h4888)) 
    \could_multi_bursts.addr_step[6]_i_1__1 
       (.I0(\sect_len_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\sect_len_buf_reg_n_0_[1] ),
        .I3(\sect_len_buf_reg_n_0_[0] ),
        .O(\could_multi_bursts.addr_step[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT5 #(
    .INIT(32'h48888888)) 
    \could_multi_bursts.addr_step[7]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\sect_len_buf_reg_n_0_[2] ),
        .I3(\sect_len_buf_reg_n_0_[0] ),
        .I4(\sect_len_buf_reg_n_0_[1] ),
        .O(\could_multi_bursts.addr_step[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT5 #(
    .INIT(32'hB3333333)) 
    \could_multi_bursts.addr_step[8]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\sect_len_buf_reg_n_0_[2] ),
        .I3(\sect_len_buf_reg_n_0_[0] ),
        .I4(\sect_len_buf_reg_n_0_[1] ),
        .O(\could_multi_bursts.addr_step[8]_i_1_n_0 ));
  FDRE \could_multi_bursts.addr_step_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step[4]_i_1_n_0 ),
        .Q(\could_multi_bursts.addr_step [4]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_step_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step[5]_i_1_n_0 ),
        .Q(\could_multi_bursts.addr_step [5]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_step_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step[6]_i_1__1_n_0 ),
        .Q(\could_multi_bursts.addr_step [6]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_step_reg[7] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step[7]_i_1_n_0 ),
        .Q(\could_multi_bursts.addr_step [7]),
        .R(ap_rst));
  FDRE \could_multi_bursts.addr_step_reg[8] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step[8]_i_1_n_0 ),
        .Q(\could_multi_bursts.addr_step [8]),
        .R(ap_rst));
  LUT4 #(
    .INIT(16'h88F8)) 
    \could_multi_bursts.burst_valid_i_2 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(m_axi_gmem_ARREADY),
        .O(\could_multi_bursts.burst_valid_i_2_n_0 ));
  FDRE \could_multi_bursts.burst_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.burst_valid_i_2_n_0 ),
        .Q(\could_multi_bursts.burst_valid_reg_0 ),
        .R(ap_rst));
  FDRE \could_multi_bursts.first_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(p_16_in),
        .Q(\could_multi_bursts.first_loop ),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \could_multi_bursts.last_loop_i_1 
       (.I0(\could_multi_bursts.loop_cnt[0]_i_2_n_0 ),
        .I1(\could_multi_bursts.loop_cnt[1]_i_2_n_0 ),
        .I2(\could_multi_bursts.loop_cnt[2]_i_2_n_0 ),
        .I3(\could_multi_bursts.loop_cnt[3]_i_3_n_0 ),
        .I4(p_16_in),
        .I5(\could_multi_bursts.last_loop_i_2_n_0 ),
        .O(\could_multi_bursts.last_loop_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \could_multi_bursts.last_loop_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .O(\could_multi_bursts.last_loop_i_2_n_0 ));
  FDRE \could_multi_bursts.last_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.last_loop_i_1_n_0 ),
        .Q(\could_multi_bursts.last_loop_reg_n_0 ),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[0]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [0]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[1]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [1]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[2]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [2]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[3]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [3]));
  FDRE \could_multi_bursts.len_buf_reg[0] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [0]),
        .Q(m_axi_gmem_ARLEN[0]),
        .R(ap_rst));
  FDRE \could_multi_bursts.len_buf_reg[1] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [1]),
        .Q(m_axi_gmem_ARLEN[1]),
        .R(ap_rst));
  FDRE \could_multi_bursts.len_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [2]),
        .Q(m_axi_gmem_ARLEN[2]),
        .R(ap_rst));
  FDRE \could_multi_bursts.len_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [3]),
        .Q(m_axi_gmem_ARLEN[3]),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt[0]_i_2_n_0 ),
        .I1(p_16_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .O(\could_multi_bursts.loop_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBCBFFFFFBCB0000)) 
    \could_multi_bursts.loop_cnt[0]_i_2 
       (.I0(end_from_4k[4]),
        .I1(last_sect_reg_n_0),
        .I2(first_sect_reg_n_0),
        .I3(start_to_4k[4]),
        .I4(rs_req_n_114),
        .I5(beat_len[4]),
        .O(\could_multi_bursts.loop_cnt[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT4 #(
    .INIT(16'h09F9)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(p_16_in),
        .I3(\could_multi_bursts.loop_cnt[1]_i_2_n_0 ),
        .O(\could_multi_bursts.loop_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00300F3055555555)) 
    \could_multi_bursts.loop_cnt[1]_i_2 
       (.I0(beat_len[5]),
        .I1(end_from_4k[5]),
        .I2(last_sect_reg_n_0),
        .I3(first_sect_reg_n_0),
        .I4(start_to_4k[5]),
        .I5(rs_req_n_114),
        .O(\could_multi_bursts.loop_cnt[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8B88B)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt[2]_i_2_n_0 ),
        .I1(p_16_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .O(\could_multi_bursts.loop_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBCBFFFFFBCB0000)) 
    \could_multi_bursts.loop_cnt[2]_i_2 
       (.I0(end_from_4k[6]),
        .I1(last_sect_reg_n_0),
        .I2(first_sect_reg_n_0),
        .I3(start_to_4k[6]),
        .I4(rs_req_n_114),
        .I5(beat_len[6]),
        .O(\could_multi_bursts.loop_cnt[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCACA0ACA)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(req_handling_reg_n_0),
        .I1(ost_ctrl_ready),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(\could_multi_bursts.burst_valid_reg_0 ),
        .I4(m_axi_gmem_ARREADY),
        .O(\could_multi_bursts.last_loop ));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \could_multi_bursts.loop_cnt[3]_i_2 
       (.I0(\could_multi_bursts.loop_cnt[3]_i_3_n_0 ),
        .I1(p_16_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I5(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .O(\could_multi_bursts.loop_cnt[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBCBFFFFFBCB0000)) 
    \could_multi_bursts.loop_cnt[3]_i_3 
       (.I0(end_from_4k[7]),
        .I1(last_sect_reg_n_0),
        .I2(first_sect_reg_n_0),
        .I3(start_to_4k[7]),
        .I4(rs_req_n_114),
        .I5(beat_len[7]),
        .O(\could_multi_bursts.loop_cnt[3]_i_3_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[0]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .R(ap_rst));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[1]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .R(ap_rst));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[2]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .R(ap_rst));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[3]_i_2_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hBFAABFAAFFAABFAA)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(req_handling_reg_n_0),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(ost_ctrl_ready),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(\could_multi_bursts.burst_valid_reg_0 ),
        .I5(m_axi_gmem_ARREADY),
        .O(\could_multi_bursts.sect_handling_i_1_n_0 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_i_1_n_0 ),
        .Q(\could_multi_bursts.sect_handling_reg_0 ),
        .R(ap_rst));
  FDRE \end_from_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_146),
        .Q(end_from_4k[0]),
        .R(ap_rst));
  FDRE \end_from_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_145),
        .Q(end_from_4k[1]),
        .R(ap_rst));
  FDRE \end_from_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_144),
        .Q(end_from_4k[2]),
        .R(ap_rst));
  FDRE \end_from_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_143),
        .Q(end_from_4k[3]),
        .R(ap_rst));
  FDRE \end_from_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_142),
        .Q(end_from_4k[4]),
        .R(ap_rst));
  FDRE \end_from_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_141),
        .Q(end_from_4k[5]),
        .R(ap_rst));
  FDRE \end_from_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_140),
        .Q(end_from_4k[6]),
        .R(ap_rst));
  FDRE \end_from_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_139),
        .Q(end_from_4k[7]),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'h4FFF)) 
    \fifo_depth_gt1_gen.empty_n_i_3__1 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.burst_valid_reg_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(ost_ctrl_ready),
        .O(m_axi_gmem_ARREADY_0));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'h80800080)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__0 
       (.I0(\fifo_depth_gt1_gen.dout_reg[0] ),
        .I1(ost_ctrl_ready),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(\could_multi_bursts.burst_valid_reg_0 ),
        .I4(m_axi_gmem_ARREADY),
        .O(we));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(last_sect_buf),
        .O(ost_ctrl_info));
  FDRE first_sect_reg
       (.C(ap_clk),
        .CE(first_sect),
        .D(next_req),
        .Q(first_sect_reg_n_0),
        .R(ap_rst));
  LUT2 #(
    .INIT(4'hB)) 
    last_sect_buf_i_1
       (.I0(last_sect_reg_n_0),
        .I1(rs_req_n_114),
        .O(last_sect_tmp));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_16_in),
        .D(last_sect_tmp),
        .Q(last_sect_buf),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'hCCAFFFAF)) 
    last_sect_i_10
       (.I0(sect_total_buf_reg[19]),
        .I1(sect_total[19]),
        .I2(sect_total_buf_reg[0]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[0]),
        .O(last_sect_i_10_n_0));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    last_sect_i_11
       (.I0(sect_total_buf_reg[7]),
        .I1(sect_total[7]),
        .I2(sect_total_buf_reg[15]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[15]),
        .O(last_sect_i_11_n_0));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    last_sect_i_12
       (.I0(sect_total_buf_reg[1]),
        .I1(sect_total[1]),
        .I2(sect_total_buf_reg[2]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[2]),
        .O(last_sect_i_12_n_0));
  LUT5 #(
    .INIT(32'h00000004)) 
    last_sect_i_2
       (.I0(last_sect_i_3_n_0),
        .I1(last_sect_i_4_n_0),
        .I2(last_sect_i_5_n_0),
        .I3(last_sect_i_6_n_0),
        .I4(last_sect_i_7_n_0),
        .O(last_sect_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    last_sect_i_3
       (.I0(sect_total[17]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[17]),
        .I3(sect_total[3]),
        .I4(sect_total_buf_reg[3]),
        .I5(last_sect_i_8_n_0),
        .O(last_sect_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    last_sect_i_4
       (.I0(sect_total[9]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[9]),
        .I3(sect_total[4]),
        .I4(sect_total_buf_reg[4]),
        .I5(last_sect_i_9_n_0),
        .O(last_sect_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    last_sect_i_5
       (.I0(sect_total[16]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[16]),
        .I3(sect_total[14]),
        .I4(sect_total_buf_reg[14]),
        .I5(last_sect_i_10_n_0),
        .O(last_sect_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    last_sect_i_6
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[13]),
        .I3(sect_total[11]),
        .I4(sect_total_buf_reg[11]),
        .I5(last_sect_i_11_n_0),
        .O(last_sect_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    last_sect_i_7
       (.I0(sect_total[12]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[12]),
        .I3(sect_total[6]),
        .I4(sect_total_buf_reg[6]),
        .I5(last_sect_i_12_n_0),
        .O(last_sect_i_7_n_0));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    last_sect_i_8
       (.I0(sect_total_buf_reg[8]),
        .I1(sect_total[8]),
        .I2(sect_total_buf_reg[10]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[10]),
        .O(last_sect_i_8_n_0));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    last_sect_i_9
       (.I0(sect_total_buf_reg[5]),
        .I1(sect_total[5]),
        .I2(sect_total_buf_reg[18]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[18]),
        .O(last_sect_i_9_n_0));
  FDRE last_sect_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_116),
        .Q(last_sect_reg_n_0),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(sect_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[4:1]),
        .S(sect_cnt[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[8:5]),
        .S(sect_cnt[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO({plusOp_carry__1_n_0,plusOp_carry__1_n_1,plusOp_carry__1_n_2,plusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[12:9]),
        .S(sect_cnt[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__10
       (.CI(plusOp_carry__9_n_0),
        .CO({plusOp_carry__10_n_0,plusOp_carry__10_n_1,plusOp_carry__10_n_2,plusOp_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[48:45]),
        .S(sect_cnt[48:45]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__11
       (.CI(plusOp_carry__10_n_0),
        .CO({NLW_plusOp_carry__11_CO_UNCONNECTED[3:2],plusOp_carry__11_n_2,plusOp_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__11_O_UNCONNECTED[3],plusOp[51:49]}),
        .S({1'b0,sect_cnt[51:49]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__2
       (.CI(plusOp_carry__1_n_0),
        .CO({plusOp_carry__2_n_0,plusOp_carry__2_n_1,plusOp_carry__2_n_2,plusOp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[16:13]),
        .S(sect_cnt[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__3
       (.CI(plusOp_carry__2_n_0),
        .CO({plusOp_carry__3_n_0,plusOp_carry__3_n_1,plusOp_carry__3_n_2,plusOp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[20:17]),
        .S(sect_cnt[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__4
       (.CI(plusOp_carry__3_n_0),
        .CO({plusOp_carry__4_n_0,plusOp_carry__4_n_1,plusOp_carry__4_n_2,plusOp_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[24:21]),
        .S(sect_cnt[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__5
       (.CI(plusOp_carry__4_n_0),
        .CO({plusOp_carry__5_n_0,plusOp_carry__5_n_1,plusOp_carry__5_n_2,plusOp_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[28:25]),
        .S(sect_cnt[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__6
       (.CI(plusOp_carry__5_n_0),
        .CO({plusOp_carry__6_n_0,plusOp_carry__6_n_1,plusOp_carry__6_n_2,plusOp_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[32:29]),
        .S(sect_cnt[32:29]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__7
       (.CI(plusOp_carry__6_n_0),
        .CO({plusOp_carry__7_n_0,plusOp_carry__7_n_1,plusOp_carry__7_n_2,plusOp_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[36:33]),
        .S(sect_cnt[36:33]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__8
       (.CI(plusOp_carry__7_n_0),
        .CO({plusOp_carry__8_n_0,plusOp_carry__8_n_1,plusOp_carry__8_n_2,plusOp_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[40:37]),
        .S(sect_cnt[40:37]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__9
       (.CI(plusOp_carry__8_n_0),
        .CO({plusOp_carry__9_n_0,plusOp_carry__9_n_1,plusOp_carry__9_n_2,plusOp_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[44:41]),
        .S(sect_cnt[44:41]));
  FDRE req_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_113),
        .Q(req_handling_reg_n_0),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_reg_slice__parameterized1 rs_req
       (.D({rs_req_n_1,rs_req_n_2,rs_req_n_3,rs_req_n_4,rs_req_n_5,rs_req_n_6,rs_req_n_7,rs_req_n_8,rs_req_n_9,rs_req_n_10,rs_req_n_11,rs_req_n_12,rs_req_n_13,rs_req_n_14,rs_req_n_15,rs_req_n_16,rs_req_n_17,rs_req_n_18,rs_req_n_19,rs_req_n_20,rs_req_n_21,rs_req_n_22,rs_req_n_23,rs_req_n_24,rs_req_n_25,rs_req_n_26,rs_req_n_27,rs_req_n_28,rs_req_n_29,rs_req_n_30,rs_req_n_31,rs_req_n_32,rs_req_n_33,rs_req_n_34,rs_req_n_35,rs_req_n_36,rs_req_n_37,rs_req_n_38,rs_req_n_39,rs_req_n_40,rs_req_n_41,rs_req_n_42,rs_req_n_43,rs_req_n_44,rs_req_n_45,rs_req_n_46,rs_req_n_47,rs_req_n_48,rs_req_n_49,rs_req_n_50,rs_req_n_51,rs_req_n_52}),
        .E(first_sect),
        .\FSM_sequential_state_reg[0]_0 (\FSM_sequential_state_reg[0] ),
        .Q({rs_req_n_53,rs_req_n_54,rs_req_n_55,rs_req_n_56,rs_req_n_57,rs_req_n_58,rs_req_n_59,rs_req_n_60,rs_req_n_61,rs_req_n_62,rs_req_n_63,rs_req_n_64,rs_req_n_65,rs_req_n_66,rs_req_n_67,rs_req_n_68,rs_req_n_69,rs_req_n_70,rs_req_n_71,rs_req_n_72,rs_req_n_73,rs_req_n_74,rs_req_n_75,rs_req_n_76,rs_req_n_77,rs_req_n_78,rs_req_n_79,rs_req_n_80,rs_req_n_81,rs_req_n_82,rs_req_n_83,rs_req_n_84,rs_req_n_85,rs_req_n_86,rs_req_n_87,rs_req_n_88,rs_req_n_89,rs_req_n_90,rs_req_n_91,rs_req_n_92,rs_req_n_93,rs_req_n_94,rs_req_n_95,rs_req_n_96,rs_req_n_97,rs_req_n_98,rs_req_n_99,rs_req_n_100,rs_req_n_101,rs_req_n_102,rs_req_n_103,rs_req_n_104,rs_req_n_105,rs_req_n_106,rs_req_n_107,rs_req_n_108,rs_req_n_109,rs_req_n_110,rs_req_n_111,rs_req_n_112}),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .\data_p1_reg[81]_0 (SHIFT_RIGHT),
        .\data_p1_reg[81]_1 ({rs_req_n_139,rs_req_n_140,rs_req_n_141,rs_req_n_142,rs_req_n_143,rs_req_n_144,rs_req_n_145,rs_req_n_146}),
        .\data_p1_reg[81]_2 ({rs_req_n_147,rs_req_n_148,rs_req_n_149,rs_req_n_150,rs_req_n_151,rs_req_n_152,rs_req_n_153,rs_req_n_154}),
        .\data_p2_reg[81]_0 (D),
        .\data_p2_reg[81]_1 (E),
        .first_sect_reg(req_handling_reg_n_0),
        .if_full_n(if_full_n),
        .last_sect_reg(last_sect_i_2_n_0),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .ost_ctrl_ready(ost_ctrl_ready),
        .p_16_in(p_16_in),
        .plusOp(plusOp),
        .req_handling_reg(last_sect_reg_n_0),
        .s_ready_t_reg_0(s_ready_t_reg),
        .\sect_cnt_reg[0] (sect_cnt[0]),
        .\sect_len_buf[3]_i_2_0 (sect_total),
        .\sect_total_buf_reg[0] (\could_multi_bursts.last_loop_reg_n_0 ),
        .\sect_total_buf_reg[0]_0 (\could_multi_bursts.sect_handling_reg_0 ),
        .\sect_total_buf_reg[0]_1 (\could_multi_bursts.burst_valid_reg_0 ),
        .\sect_total_reg[0] (rs_req_n_114),
        .\state_reg[0]_0 (rs_req_n_113),
        .\state_reg[0]_1 (rs_req_n_116),
        .\state_reg[0]_2 (next_req));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(p_16_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1 
       (.I0(\start_addr_reg_n_0_[32] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[20]),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1 
       (.I0(\start_addr_reg_n_0_[33] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[21]),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1 
       (.I0(\start_addr_reg_n_0_[34] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[22]),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1 
       (.I0(\start_addr_reg_n_0_[35] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[23]),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1 
       (.I0(\start_addr_reg_n_0_[36] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[24]),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1 
       (.I0(\start_addr_reg_n_0_[37] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[25]),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1 
       (.I0(\start_addr_reg_n_0_[38] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[26]),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1 
       (.I0(\start_addr_reg_n_0_[39] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[27]),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1 
       (.I0(\start_addr_reg_n_0_[40] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[28]),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1 
       (.I0(\start_addr_reg_n_0_[41] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[29]),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1 
       (.I0(\start_addr_reg_n_0_[42] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[30]),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1 
       (.I0(\start_addr_reg_n_0_[43] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[31]),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1 
       (.I0(\start_addr_reg_n_0_[44] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[32]),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1 
       (.I0(\start_addr_reg_n_0_[45] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[33]),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1 
       (.I0(\start_addr_reg_n_0_[46] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[34]),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1 
       (.I0(\start_addr_reg_n_0_[47] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[35]),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1 
       (.I0(\start_addr_reg_n_0_[48] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[36]),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1 
       (.I0(\start_addr_reg_n_0_[49] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[37]),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1 
       (.I0(\start_addr_reg_n_0_[50] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[38]),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1 
       (.I0(\start_addr_reg_n_0_[51] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[39]),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1 
       (.I0(\start_addr_reg_n_0_[52] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[40]),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1 
       (.I0(\start_addr_reg_n_0_[53] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[41]),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1 
       (.I0(\start_addr_reg_n_0_[54] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[42]),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1 
       (.I0(\start_addr_reg_n_0_[55] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[43]),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1 
       (.I0(\start_addr_reg_n_0_[56] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[44]),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1 
       (.I0(\start_addr_reg_n_0_[57] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[45]),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1 
       (.I0(\start_addr_reg_n_0_[58] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[46]),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1 
       (.I0(\start_addr_reg_n_0_[59] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[47]),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1 
       (.I0(\start_addr_reg_n_0_[60] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[48]),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1 
       (.I0(\start_addr_reg_n_0_[61] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[49]),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1 
       (.I0(\start_addr_reg_n_0_[62] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[50]),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_2 
       (.I0(\start_addr_reg_n_0_[63] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[51]),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[10]),
        .Q(sect_addr_buf[10]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[11]),
        .Q(sect_addr_buf[11]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[12]),
        .Q(sect_addr_buf[12]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[13]),
        .Q(sect_addr_buf[13]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[14]),
        .Q(sect_addr_buf[14]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[15]),
        .Q(sect_addr_buf[15]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[16]),
        .Q(sect_addr_buf[16]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[17]),
        .Q(sect_addr_buf[17]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[18]),
        .Q(sect_addr_buf[18]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[19]),
        .Q(sect_addr_buf[19]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[20]),
        .Q(sect_addr_buf[20]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[21]),
        .Q(sect_addr_buf[21]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[22]),
        .Q(sect_addr_buf[22]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[23]),
        .Q(sect_addr_buf[23]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[24]),
        .Q(sect_addr_buf[24]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[25]),
        .Q(sect_addr_buf[25]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[26]),
        .Q(sect_addr_buf[26]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[27]),
        .Q(sect_addr_buf[27]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[28]),
        .Q(sect_addr_buf[28]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[29]),
        .Q(sect_addr_buf[29]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[30]),
        .Q(sect_addr_buf[30]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[31]),
        .Q(sect_addr_buf[31]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[32]),
        .Q(sect_addr_buf[32]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[33]),
        .Q(sect_addr_buf[33]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[34]),
        .Q(sect_addr_buf[34]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[35]),
        .Q(sect_addr_buf[35]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[36]),
        .Q(sect_addr_buf[36]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[37]),
        .Q(sect_addr_buf[37]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[38]),
        .Q(sect_addr_buf[38]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[39]),
        .Q(sect_addr_buf[39]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[40]),
        .Q(sect_addr_buf[40]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[41]),
        .Q(sect_addr_buf[41]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[42]),
        .Q(sect_addr_buf[42]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[43]),
        .Q(sect_addr_buf[43]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[44]),
        .Q(sect_addr_buf[44]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[45]),
        .Q(sect_addr_buf[45]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[46]),
        .Q(sect_addr_buf[46]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[47]),
        .Q(sect_addr_buf[47]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[48]),
        .Q(sect_addr_buf[48]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[49]),
        .Q(sect_addr_buf[49]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[4]),
        .Q(sect_addr_buf[4]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[50]),
        .Q(sect_addr_buf[50]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[51]),
        .Q(sect_addr_buf[51]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[52]),
        .Q(sect_addr_buf[52]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[53]),
        .Q(sect_addr_buf[53]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[54]),
        .Q(sect_addr_buf[54]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[55]),
        .Q(sect_addr_buf[55]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[56]),
        .Q(sect_addr_buf[56]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[57]),
        .Q(sect_addr_buf[57]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[58]),
        .Q(sect_addr_buf[58]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[59]),
        .Q(sect_addr_buf[59]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[5]),
        .Q(sect_addr_buf[5]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[60]),
        .Q(sect_addr_buf[60]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[61]),
        .Q(sect_addr_buf[61]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[62]),
        .Q(sect_addr_buf[62]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[63]),
        .Q(sect_addr_buf[63]),
        .R(ap_rst));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[6]),
        .Q(sect_addr_buf[6]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[7]),
        .Q(sect_addr_buf[7]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[8]),
        .Q(sect_addr_buf[8]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[9]),
        .Q(sect_addr_buf[9]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_52),
        .Q(sect_cnt[0]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_42),
        .Q(sect_cnt[10]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_41),
        .Q(sect_cnt[11]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_40),
        .Q(sect_cnt[12]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_39),
        .Q(sect_cnt[13]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_38),
        .Q(sect_cnt[14]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_37),
        .Q(sect_cnt[15]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_36),
        .Q(sect_cnt[16]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_35),
        .Q(sect_cnt[17]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_34),
        .Q(sect_cnt[18]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_33),
        .Q(sect_cnt[19]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_51),
        .Q(sect_cnt[1]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_32),
        .Q(sect_cnt[20]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_31),
        .Q(sect_cnt[21]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_30),
        .Q(sect_cnt[22]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_29),
        .Q(sect_cnt[23]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_28),
        .Q(sect_cnt[24]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_27),
        .Q(sect_cnt[25]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_26),
        .Q(sect_cnt[26]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_25),
        .Q(sect_cnt[27]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_24),
        .Q(sect_cnt[28]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_23),
        .Q(sect_cnt[29]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_50),
        .Q(sect_cnt[2]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_22),
        .Q(sect_cnt[30]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_21),
        .Q(sect_cnt[31]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_20),
        .Q(sect_cnt[32]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_19),
        .Q(sect_cnt[33]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_18),
        .Q(sect_cnt[34]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_17),
        .Q(sect_cnt[35]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_16),
        .Q(sect_cnt[36]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_15),
        .Q(sect_cnt[37]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_14),
        .Q(sect_cnt[38]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_13),
        .Q(sect_cnt[39]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_49),
        .Q(sect_cnt[3]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_12),
        .Q(sect_cnt[40]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_11),
        .Q(sect_cnt[41]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_10),
        .Q(sect_cnt[42]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_9),
        .Q(sect_cnt[43]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_8),
        .Q(sect_cnt[44]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_7),
        .Q(sect_cnt[45]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_6),
        .Q(sect_cnt[46]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_5),
        .Q(sect_cnt[47]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_4),
        .Q(sect_cnt[48]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_3),
        .Q(sect_cnt[49]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_48),
        .Q(sect_cnt[4]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_2),
        .Q(sect_cnt[50]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_1),
        .Q(sect_cnt[51]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_47),
        .Q(sect_cnt[5]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_46),
        .Q(sect_cnt[6]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_45),
        .Q(sect_cnt[7]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_44),
        .Q(sect_cnt[8]),
        .R(ap_rst));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_43),
        .Q(sect_cnt[9]),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hFBCBFFFFFBCB0000)) 
    \sect_len_buf[0]_i_1 
       (.I0(end_from_4k[0]),
        .I1(last_sect_reg_n_0),
        .I2(first_sect_reg_n_0),
        .I3(start_to_4k[0]),
        .I4(rs_req_n_114),
        .I5(beat_len[0]),
        .O(\sect_len_buf[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBCBFFFFFBCB0000)) 
    \sect_len_buf[1]_i_1 
       (.I0(end_from_4k[1]),
        .I1(last_sect_reg_n_0),
        .I2(first_sect_reg_n_0),
        .I3(start_to_4k[1]),
        .I4(rs_req_n_114),
        .I5(beat_len[1]),
        .O(\sect_len_buf[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBCBFFFFFBCB0000)) 
    \sect_len_buf[2]_i_1 
       (.I0(end_from_4k[2]),
        .I1(last_sect_reg_n_0),
        .I2(first_sect_reg_n_0),
        .I3(start_to_4k[2]),
        .I4(rs_req_n_114),
        .I5(beat_len[2]),
        .O(\sect_len_buf[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBCBFFFFFBCB0000)) 
    \sect_len_buf[3]_i_1 
       (.I0(end_from_4k[3]),
        .I1(last_sect_reg_n_0),
        .I2(first_sect_reg_n_0),
        .I3(start_to_4k[3]),
        .I4(rs_req_n_114),
        .I5(beat_len[3]),
        .O(\sect_len_buf[3]_i_1_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_len_buf[0]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(ap_rst));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_len_buf[1]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(ap_rst));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_len_buf[2]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(ap_rst));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_len_buf[3]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(ap_rst));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_2 
       (.I0(sect_total_buf_reg[3]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[3]),
        .O(\sect_total_buf[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_3 
       (.I0(sect_total_buf_reg[2]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[2]),
        .O(\sect_total_buf[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_4 
       (.I0(sect_total_buf_reg[1]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[1]),
        .O(\sect_total_buf[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_5 
       (.I0(sect_total_buf_reg[0]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[0]),
        .O(\sect_total_buf[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[12]_i_2 
       (.I0(sect_total_buf_reg[15]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[15]),
        .O(\sect_total_buf[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[12]_i_3 
       (.I0(sect_total_buf_reg[14]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[14]),
        .O(\sect_total_buf[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[12]_i_4 
       (.I0(sect_total_buf_reg[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[13]),
        .O(\sect_total_buf[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[12]_i_5 
       (.I0(sect_total_buf_reg[12]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[12]),
        .O(\sect_total_buf[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_2 
       (.I0(sect_total_buf_reg[19]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[19]),
        .O(\sect_total_buf[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_3 
       (.I0(sect_total_buf_reg[18]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[18]),
        .O(\sect_total_buf[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_4 
       (.I0(sect_total_buf_reg[17]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[17]),
        .O(\sect_total_buf[16]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_5 
       (.I0(sect_total_buf_reg[16]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[16]),
        .O(\sect_total_buf[16]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[4]_i_2 
       (.I0(sect_total_buf_reg[7]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[7]),
        .O(\sect_total_buf[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[4]_i_3 
       (.I0(sect_total_buf_reg[6]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[6]),
        .O(\sect_total_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[4]_i_4 
       (.I0(sect_total_buf_reg[5]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[5]),
        .O(\sect_total_buf[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[4]_i_5 
       (.I0(sect_total_buf_reg[4]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[4]),
        .O(\sect_total_buf[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_2 
       (.I0(sect_total_buf_reg[11]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[11]),
        .O(\sect_total_buf[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_3 
       (.I0(sect_total_buf_reg[10]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[10]),
        .O(\sect_total_buf[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_4 
       (.I0(sect_total_buf_reg[9]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[9]),
        .O(\sect_total_buf[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_5 
       (.I0(sect_total_buf_reg[8]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[8]),
        .O(\sect_total_buf[8]_i_5_n_0 ));
  FDRE \sect_total_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[0]_i_1_n_7 ),
        .Q(sect_total_buf_reg[0]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\sect_total_buf_reg[0]_i_1_n_0 ,\sect_total_buf_reg[0]_i_1_n_1 ,\sect_total_buf_reg[0]_i_1_n_2 ,\sect_total_buf_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[0]_i_1_n_4 ,\sect_total_buf_reg[0]_i_1_n_5 ,\sect_total_buf_reg[0]_i_1_n_6 ,\sect_total_buf_reg[0]_i_1_n_7 }),
        .S({\sect_total_buf[0]_i_2_n_0 ,\sect_total_buf[0]_i_3_n_0 ,\sect_total_buf[0]_i_4_n_0 ,\sect_total_buf[0]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[8]_i_1_n_5 ),
        .Q(sect_total_buf_reg[10]),
        .R(ap_rst));
  FDRE \sect_total_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[8]_i_1_n_4 ),
        .Q(sect_total_buf_reg[11]),
        .R(ap_rst));
  FDRE \sect_total_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[12]_i_1_n_7 ),
        .Q(sect_total_buf_reg[12]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[12]_i_1 
       (.CI(\sect_total_buf_reg[8]_i_1_n_0 ),
        .CO({\sect_total_buf_reg[12]_i_1_n_0 ,\sect_total_buf_reg[12]_i_1_n_1 ,\sect_total_buf_reg[12]_i_1_n_2 ,\sect_total_buf_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[12]_i_1_n_4 ,\sect_total_buf_reg[12]_i_1_n_5 ,\sect_total_buf_reg[12]_i_1_n_6 ,\sect_total_buf_reg[12]_i_1_n_7 }),
        .S({\sect_total_buf[12]_i_2_n_0 ,\sect_total_buf[12]_i_3_n_0 ,\sect_total_buf[12]_i_4_n_0 ,\sect_total_buf[12]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[12]_i_1_n_6 ),
        .Q(sect_total_buf_reg[13]),
        .R(ap_rst));
  FDRE \sect_total_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[12]_i_1_n_5 ),
        .Q(sect_total_buf_reg[14]),
        .R(ap_rst));
  FDRE \sect_total_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[12]_i_1_n_4 ),
        .Q(sect_total_buf_reg[15]),
        .R(ap_rst));
  FDRE \sect_total_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[16]_i_1_n_7 ),
        .Q(sect_total_buf_reg[16]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[16]_i_1 
       (.CI(\sect_total_buf_reg[12]_i_1_n_0 ),
        .CO({\NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED [3],\sect_total_buf_reg[16]_i_1_n_1 ,\sect_total_buf_reg[16]_i_1_n_2 ,\sect_total_buf_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[16]_i_1_n_4 ,\sect_total_buf_reg[16]_i_1_n_5 ,\sect_total_buf_reg[16]_i_1_n_6 ,\sect_total_buf_reg[16]_i_1_n_7 }),
        .S({\sect_total_buf[16]_i_2_n_0 ,\sect_total_buf[16]_i_3_n_0 ,\sect_total_buf[16]_i_4_n_0 ,\sect_total_buf[16]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[16]_i_1_n_6 ),
        .Q(sect_total_buf_reg[17]),
        .R(ap_rst));
  FDRE \sect_total_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[16]_i_1_n_5 ),
        .Q(sect_total_buf_reg[18]),
        .R(ap_rst));
  FDRE \sect_total_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[16]_i_1_n_4 ),
        .Q(sect_total_buf_reg[19]),
        .R(ap_rst));
  FDRE \sect_total_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[0]_i_1_n_6 ),
        .Q(sect_total_buf_reg[1]),
        .R(ap_rst));
  FDRE \sect_total_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[0]_i_1_n_5 ),
        .Q(sect_total_buf_reg[2]),
        .R(ap_rst));
  FDRE \sect_total_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[0]_i_1_n_4 ),
        .Q(sect_total_buf_reg[3]),
        .R(ap_rst));
  FDRE \sect_total_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[4]_i_1_n_7 ),
        .Q(sect_total_buf_reg[4]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[4]_i_1 
       (.CI(\sect_total_buf_reg[0]_i_1_n_0 ),
        .CO({\sect_total_buf_reg[4]_i_1_n_0 ,\sect_total_buf_reg[4]_i_1_n_1 ,\sect_total_buf_reg[4]_i_1_n_2 ,\sect_total_buf_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[4]_i_1_n_4 ,\sect_total_buf_reg[4]_i_1_n_5 ,\sect_total_buf_reg[4]_i_1_n_6 ,\sect_total_buf_reg[4]_i_1_n_7 }),
        .S({\sect_total_buf[4]_i_2_n_0 ,\sect_total_buf[4]_i_3_n_0 ,\sect_total_buf[4]_i_4_n_0 ,\sect_total_buf[4]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[4]_i_1_n_6 ),
        .Q(sect_total_buf_reg[5]),
        .R(ap_rst));
  FDRE \sect_total_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[4]_i_1_n_5 ),
        .Q(sect_total_buf_reg[6]),
        .R(ap_rst));
  FDRE \sect_total_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[4]_i_1_n_4 ),
        .Q(sect_total_buf_reg[7]),
        .R(ap_rst));
  FDRE \sect_total_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[8]_i_1_n_7 ),
        .Q(sect_total_buf_reg[8]),
        .R(ap_rst));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[8]_i_1 
       (.CI(\sect_total_buf_reg[4]_i_1_n_0 ),
        .CO({\sect_total_buf_reg[8]_i_1_n_0 ,\sect_total_buf_reg[8]_i_1_n_1 ,\sect_total_buf_reg[8]_i_1_n_2 ,\sect_total_buf_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[8]_i_1_n_4 ,\sect_total_buf_reg[8]_i_1_n_5 ,\sect_total_buf_reg[8]_i_1_n_6 ,\sect_total_buf_reg[8]_i_1_n_7 }),
        .S({\sect_total_buf[8]_i_2_n_0 ,\sect_total_buf[8]_i_3_n_0 ,\sect_total_buf[8]_i_4_n_0 ,\sect_total_buf[8]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[8]_i_1_n_6 ),
        .Q(sect_total_buf_reg[9]),
        .R(ap_rst));
  FDRE \sect_total_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[0]),
        .Q(sect_total[0]),
        .R(ap_rst));
  FDRE \sect_total_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[10]),
        .Q(sect_total[10]),
        .R(ap_rst));
  FDRE \sect_total_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[11]),
        .Q(sect_total[11]),
        .R(ap_rst));
  FDRE \sect_total_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[12]),
        .Q(sect_total[12]),
        .R(ap_rst));
  FDRE \sect_total_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[13]),
        .Q(sect_total[13]),
        .R(ap_rst));
  FDRE \sect_total_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[14]),
        .Q(sect_total[14]),
        .R(ap_rst));
  FDRE \sect_total_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[15]),
        .Q(sect_total[15]),
        .R(ap_rst));
  FDRE \sect_total_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[16]),
        .Q(sect_total[16]),
        .R(ap_rst));
  FDRE \sect_total_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[17]),
        .Q(sect_total[17]),
        .R(ap_rst));
  FDRE \sect_total_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[18]),
        .Q(sect_total[18]),
        .R(ap_rst));
  FDRE \sect_total_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[19]),
        .Q(sect_total[19]),
        .R(ap_rst));
  FDRE \sect_total_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[1]),
        .Q(sect_total[1]),
        .R(ap_rst));
  FDRE \sect_total_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[2]),
        .Q(sect_total[2]),
        .R(ap_rst));
  FDRE \sect_total_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[3]),
        .Q(sect_total[3]),
        .R(ap_rst));
  FDRE \sect_total_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[4]),
        .Q(sect_total[4]),
        .R(ap_rst));
  FDRE \sect_total_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[5]),
        .Q(sect_total[5]),
        .R(ap_rst));
  FDRE \sect_total_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[6]),
        .Q(sect_total[6]),
        .R(ap_rst));
  FDRE \sect_total_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[7]),
        .Q(sect_total[7]),
        .R(ap_rst));
  FDRE \sect_total_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[8]),
        .Q(sect_total[8]),
        .R(ap_rst));
  FDRE \sect_total_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[9]),
        .Q(sect_total[9]),
        .R(ap_rst));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_106),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(ap_rst));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_105),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(ap_rst));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_104),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(ap_rst));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_103),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(ap_rst));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_102),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(ap_rst));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_101),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(ap_rst));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_100),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(ap_rst));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_99),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(ap_rst));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_98),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(ap_rst));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_97),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(ap_rst));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_96),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(ap_rst));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_95),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(ap_rst));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_94),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(ap_rst));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_93),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(ap_rst));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_92),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(ap_rst));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_91),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(ap_rst));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_90),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(ap_rst));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_89),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(ap_rst));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_88),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(ap_rst));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_87),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(ap_rst));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_86),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(ap_rst));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_85),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(ap_rst));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_84),
        .Q(\start_addr_reg_n_0_[32] ),
        .R(ap_rst));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_83),
        .Q(\start_addr_reg_n_0_[33] ),
        .R(ap_rst));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_82),
        .Q(\start_addr_reg_n_0_[34] ),
        .R(ap_rst));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_81),
        .Q(\start_addr_reg_n_0_[35] ),
        .R(ap_rst));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_80),
        .Q(\start_addr_reg_n_0_[36] ),
        .R(ap_rst));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_79),
        .Q(\start_addr_reg_n_0_[37] ),
        .R(ap_rst));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_78),
        .Q(\start_addr_reg_n_0_[38] ),
        .R(ap_rst));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_77),
        .Q(\start_addr_reg_n_0_[39] ),
        .R(ap_rst));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_76),
        .Q(\start_addr_reg_n_0_[40] ),
        .R(ap_rst));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_75),
        .Q(\start_addr_reg_n_0_[41] ),
        .R(ap_rst));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_74),
        .Q(\start_addr_reg_n_0_[42] ),
        .R(ap_rst));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_73),
        .Q(\start_addr_reg_n_0_[43] ),
        .R(ap_rst));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_72),
        .Q(\start_addr_reg_n_0_[44] ),
        .R(ap_rst));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_71),
        .Q(\start_addr_reg_n_0_[45] ),
        .R(ap_rst));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_70),
        .Q(\start_addr_reg_n_0_[46] ),
        .R(ap_rst));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_69),
        .Q(\start_addr_reg_n_0_[47] ),
        .R(ap_rst));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_68),
        .Q(\start_addr_reg_n_0_[48] ),
        .R(ap_rst));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_67),
        .Q(\start_addr_reg_n_0_[49] ),
        .R(ap_rst));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_112),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(ap_rst));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_66),
        .Q(\start_addr_reg_n_0_[50] ),
        .R(ap_rst));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_65),
        .Q(\start_addr_reg_n_0_[51] ),
        .R(ap_rst));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_64),
        .Q(\start_addr_reg_n_0_[52] ),
        .R(ap_rst));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_63),
        .Q(\start_addr_reg_n_0_[53] ),
        .R(ap_rst));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_62),
        .Q(\start_addr_reg_n_0_[54] ),
        .R(ap_rst));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_61),
        .Q(\start_addr_reg_n_0_[55] ),
        .R(ap_rst));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_60),
        .Q(\start_addr_reg_n_0_[56] ),
        .R(ap_rst));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_59),
        .Q(\start_addr_reg_n_0_[57] ),
        .R(ap_rst));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_58),
        .Q(\start_addr_reg_n_0_[58] ),
        .R(ap_rst));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_57),
        .Q(\start_addr_reg_n_0_[59] ),
        .R(ap_rst));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_111),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(ap_rst));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_56),
        .Q(\start_addr_reg_n_0_[60] ),
        .R(ap_rst));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_55),
        .Q(\start_addr_reg_n_0_[61] ),
        .R(ap_rst));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_54),
        .Q(\start_addr_reg_n_0_[62] ),
        .R(ap_rst));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_53),
        .Q(\start_addr_reg_n_0_[63] ),
        .R(ap_rst));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_110),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(ap_rst));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_109),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(ap_rst));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_108),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(ap_rst));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_107),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(ap_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[0]_i_1 
       (.I0(rs_req_n_112),
        .O(start_to_4k0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[1]_i_1 
       (.I0(rs_req_n_111),
        .O(start_to_4k0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[2]_i_1 
       (.I0(rs_req_n_110),
        .O(start_to_4k0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[3]_i_1 
       (.I0(rs_req_n_109),
        .O(start_to_4k0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[4]_i_1 
       (.I0(rs_req_n_108),
        .O(start_to_4k0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[5]_i_1 
       (.I0(rs_req_n_107),
        .O(start_to_4k0[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[6]_i_1 
       (.I0(rs_req_n_106),
        .O(start_to_4k0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[7]_i_1 
       (.I0(rs_req_n_105),
        .O(start_to_4k0[7]));
  FDRE \start_to_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[0]),
        .Q(start_to_4k[0]),
        .R(ap_rst));
  FDRE \start_to_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[1]),
        .Q(start_to_4k[1]),
        .R(ap_rst));
  FDRE \start_to_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[2]),
        .Q(start_to_4k[2]),
        .R(ap_rst));
  FDRE \start_to_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[3]),
        .Q(start_to_4k[3]),
        .R(ap_rst));
  FDRE \start_to_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[4]),
        .Q(start_to_4k[4]),
        .R(ap_rst));
  FDRE \start_to_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[5]),
        .Q(start_to_4k[5]),
        .R(ap_rst));
  FDRE \start_to_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[6]),
        .Q(start_to_4k[6]),
        .R(ap_rst));
  FDRE \start_to_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[7]),
        .Q(start_to_4k[7]),
        .R(ap_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_fifo
   (gmem_ARREADY,
    if_empty_n,
    D,
    s_ready_t_reg,
    Q,
    ap_rst,
    ap_clk,
    \fifo_depth_gt1_gen.full_n_reg_0 ,
    tmp_valid_reg,
    tmp_valid_reg_0,
    ARREADY_Dummy,
    we_0,
    in);
  output gmem_ARREADY;
  output if_empty_n;
  output [0:0]D;
  output s_ready_t_reg;
  output [63:0]Q;
  input ap_rst;
  input ap_clk;
  input \fifo_depth_gt1_gen.full_n_reg_0 ;
  input tmp_valid_reg;
  input tmp_valid_reg_0;
  input ARREADY_Dummy;
  input we_0;
  input [63:0]in;

  wire ARREADY_Dummy;
  wire [0:0]D;
  wire [63:0]Q;
  wire ap_clk;
  wire ap_rst;
  wire dout_vld_i_1__0_n_0;
  wire empty_n;
  wire empty_n_0;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire [3:0]\fifo_depth_gt1_gen.mOutPtr_reg ;
  wire \fifo_srl_gen.raddr[0]_i_1__13_n_0 ;
  wire \fifo_srl_gen.raddr[1]_i_1_n_0 ;
  wire \fifo_srl_gen.raddr[2]_i_1_n_0 ;
  wire full_n0_in;
  wire gmem_ARREADY;
  wire if_empty_n;
  wire [63:0]in;
  wire [0:0]minusOp;
  wire [3:1]p_0_in;
  wire pop__1;
  wire [2:0]raddr;
  wire re;
  wire s_ready_t_reg;
  wire tmp_valid_reg;
  wire tmp_valid_reg_0;
  wire we_0;

  LUT5 #(
    .INIT(32'hAAEAEAEA)) 
    dout_vld_i_1__0
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(if_empty_n),
        .I2(tmp_valid_reg),
        .I3(tmp_valid_reg_0),
        .I4(ARREADY_Dummy),
        .O(dout_vld_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__0_n_0),
        .Q(if_empty_n),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'h9999599959995999)) 
    \fifo_depth_gt1_gen.empty_n_i_1 
       (.I0(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(if_empty_n),
        .I3(tmp_valid_reg),
        .I4(tmp_valid_reg_0),
        .I5(ARREADY_Dummy),
        .O(empty_n_0));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \fifo_depth_gt1_gen.empty_n_i_2 
       (.I0(pop__1),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .O(empty_n));
  LUT6 #(
    .INIT(64'h1111511151115111)) 
    \fifo_depth_gt1_gen.empty_n_i_3 
       (.I0(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(if_empty_n),
        .I3(tmp_valid_reg),
        .I4(tmp_valid_reg_0),
        .I5(ARREADY_Dummy),
        .O(pop__1));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(empty_n),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hA5A5A5A5A5A1A5A5)) 
    \fifo_depth_gt1_gen.full_n_i_1 
       (.I0(re),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I2(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .O(full_n0_in));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(full_n0_in),
        .Q(gmem_ARREADY),
        .S(ap_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(minusOp));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1 
       (.I0(pop__1),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT4 #(
    .INIT(16'h6CC9)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1 
       (.I0(pop__1),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT5 #(
    .INIT(32'h6CCCCCC9)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I2(pop__1),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .O(p_0_in[3]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(minusOp),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(p_0_in[1]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(p_0_in[2]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(p_0_in[3]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_srl \fifo_srl_gen.U_ffo_srl 
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (if_empty_n),
        .\fifo_depth_gt1_gen.dout_reg[0]_1 (\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .in(in),
        .raddr(raddr),
        .re(re),
        .s_ready_t_reg(s_ready_t_reg),
        .tmp_valid_reg(tmp_valid_reg_0),
        .tmp_valid_reg_0(tmp_valid_reg),
        .we_0(we_0));
  LUT6 #(
    .INIT(64'h0E0EF0F0F0F00FF0)) 
    \fifo_srl_gen.raddr[0]_i_1__13 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I4(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I5(re),
        .O(\fifo_srl_gen.raddr[0]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'hC2C2CCCCCCCC3CCC)) 
    \fifo_srl_gen.raddr[1]_i_1 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I4(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I5(re),
        .O(\fifo_srl_gen.raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8AAAAAAAA6AAA)) 
    \fifo_srl_gen.raddr[2]_i_1 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I4(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I5(re),
        .O(\fifo_srl_gen.raddr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.raddr[0]_i_1__13_n_0 ),
        .Q(raddr[0]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.raddr[1]_i_1_n_0 ),
        .Q(raddr[1]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.raddr[2]_i_1_n_0 ),
        .Q(raddr[2]),
        .R(ap_rst));
endmodule

(* ORIG_REF_NAME = "Pooling_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_fifo__parameterized1
   (RREADY_Dummy,
    beat_valid,
    E,
    ready_for_outstanding,
    dout,
    ap_rst,
    ap_clk,
    next_beat,
    Q,
    ap_rst_n,
    WEBWE,
    din);
  output RREADY_Dummy;
  output beat_valid;
  output [0:0]E;
  output ready_for_outstanding;
  output [128:0]dout;
  input ap_rst;
  input ap_clk;
  input next_beat;
  input [0:0]Q;
  input ap_rst_n;
  input [0:0]WEBWE;
  input [129:0]din;

  wire [0:0]E;
  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire beat_valid;
  wire [129:0]din;
  wire [128:0]dout;
  wire dout_vld_i_1__1_n_0;
  wire empty_n;
  wire empty_n0;
  wire \fifo_depth_gt1_gen.empty_n_i_2__0_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__1_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[1]_i_1__1_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[2]_i_1__1_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[3]_i_1__1_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[4]_i_1__0_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[5]_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[5]_i_2_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[6]_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[7]_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[8]_i_2_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[8]_i_3_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[8]_i_5_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[8]_i_6_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[8]_i_7_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[7] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[8] ;
  wire [7:0]\fifo_mem_gen.raddr ;
  wire \fifo_mem_gen.waddr[1]_i_2_n_0 ;
  wire \fifo_mem_gen.waddr[3]_i_2_n_0 ;
  wire \fifo_mem_gen.waddr[7]_i_2_n_0 ;
  wire [7:0]\fifo_mem_gen.wnext ;
  wire full_n0;
  wire mOutPtr13_out;
  wire next_beat;
  wire [7:0]raddr;
  wire ready_for_outstanding;
  wire [7:0]waddr;

  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[128]_i_1 
       (.I0(beat_valid),
        .I1(next_beat),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__1
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(beat_valid),
        .I2(next_beat),
        .O(dout_vld_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__1_n_0),
        .Q(beat_valid),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \fifo_depth_gt1_gen.empty_n_i_1__1 
       (.I0(\fifo_depth_gt1_gen.empty_n_i_2__0_n_0 ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[8] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr[8]_i_5_n_0 ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(empty_n0));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_depth_gt1_gen.empty_n_i_2__0 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I3(mOutPtr13_out),
        .O(\fifo_depth_gt1_gen.empty_n_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(empty_n0),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \fifo_depth_gt1_gen.full_n_i_1__1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I4(\fifo_depth_gt1_gen.full_n_i_2_n_0 ),
        .O(full_n0));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    \fifo_depth_gt1_gen.full_n_i_2 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[8] ),
        .I2(mOutPtr13_out),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6] ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[7] ),
        .O(\fifo_depth_gt1_gen.full_n_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(full_n0),
        .Q(RREADY_Dummy),
        .S(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__1 
       (.I0(mOutPtr13_out),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__1 
       (.I0(mOutPtr13_out),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'h78F0F0E1)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__1 
       (.I0(mOutPtr13_out),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__0 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I4(mOutPtr13_out),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[4]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \fifo_depth_gt1_gen.mOutPtr[5]_i_1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr[5]_i_2_n_0 ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFE)) 
    \fifo_depth_gt1_gen.mOutPtr[5]_i_2 
       (.I0(mOutPtr13_out),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h3FC0EE11)) 
    \fifo_depth_gt1_gen.mOutPtr[6]_i_1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr[8]_i_6_n_0 ),
        .I1(mOutPtr13_out),
        .I2(\fifo_depth_gt1_gen.mOutPtr[8]_i_7_n_0 ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3FC0FF00FF00EE11)) 
    \fifo_depth_gt1_gen.mOutPtr[7]_i_1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr[8]_i_6_n_0 ),
        .I1(mOutPtr13_out),
        .I2(\fifo_depth_gt1_gen.mOutPtr[8]_i_7_n_0 ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[7] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5] ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2FD0D0D0)) 
    \fifo_depth_gt1_gen.mOutPtr[8]_i_1 
       (.I0(beat_valid),
        .I1(next_beat),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(RREADY_Dummy),
        .I4(Q),
        .O(empty_n));
  LUT6 #(
    .INIT(64'hBB44B847FF00FC03)) 
    \fifo_depth_gt1_gen.mOutPtr[8]_i_2 
       (.I0(\fifo_depth_gt1_gen.mOutPtr[8]_i_3_n_0 ),
        .I1(mOutPtr13_out),
        .I2(\fifo_depth_gt1_gen.mOutPtr[8]_i_5_n_0 ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[8] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr[8]_i_6_n_0 ),
        .I5(\fifo_depth_gt1_gen.mOutPtr[8]_i_7_n_0 ),
        .O(\fifo_depth_gt1_gen.mOutPtr[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \fifo_depth_gt1_gen.mOutPtr[8]_i_3 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[7] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT5 #(
    .INIT(32'h08880808)) 
    \fifo_depth_gt1_gen.mOutPtr[8]_i_4 
       (.I0(Q),
        .I1(RREADY_Dummy),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(next_beat),
        .I4(beat_valid),
        .O(mOutPtr13_out));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \fifo_depth_gt1_gen.mOutPtr[8]_i_5 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[7] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[8]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \fifo_depth_gt1_gen.mOutPtr[8]_i_6 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \fifo_depth_gt1_gen.mOutPtr[8]_i_7 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[8]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[4]_i_1__0_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[5]_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[6]_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[7]_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[7] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[8]_i_2_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[8] ),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_mem \fifo_mem_gen.U_ffo_mem 
       (.Q(waddr),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .din(din),
        .dout(dout),
        .\fifo_mem_gen.raddr (\fifo_mem_gen.raddr ),
        .mem_reg_1_0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .next_beat(next_beat),
        .raddr(raddr),
        .ready_for_outstanding(ready_for_outstanding),
        .ready_for_outstanding_reg(beat_valid));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[0]),
        .Q(\fifo_mem_gen.raddr [0]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[1]),
        .Q(\fifo_mem_gen.raddr [1]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[2]),
        .Q(\fifo_mem_gen.raddr [2]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[3]),
        .Q(\fifo_mem_gen.raddr [3]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[4]),
        .Q(\fifo_mem_gen.raddr [4]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[5]),
        .Q(\fifo_mem_gen.raddr [5]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[6]),
        .Q(\fifo_mem_gen.raddr [6]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[7]),
        .Q(\fifo_mem_gen.raddr [7]),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \fifo_mem_gen.waddr[0]_i_1 
       (.I0(\fifo_mem_gen.waddr[7]_i_2_n_0 ),
        .I1(waddr[0]),
        .I2(waddr[5]),
        .I3(waddr[4]),
        .I4(waddr[7]),
        .I5(waddr[6]),
        .O(\fifo_mem_gen.wnext [0]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \fifo_mem_gen.waddr[1]_i_1 
       (.I0(\fifo_mem_gen.waddr[1]_i_2_n_0 ),
        .I1(waddr[3]),
        .I2(waddr[2]),
        .I3(waddr[1]),
        .I4(waddr[0]),
        .O(\fifo_mem_gen.wnext [1]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \fifo_mem_gen.waddr[1]_i_2 
       (.I0(waddr[5]),
        .I1(waddr[4]),
        .I2(waddr[7]),
        .I3(waddr[6]),
        .O(\fifo_mem_gen.waddr[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT5 #(
    .INIT(32'hFFC011C0)) 
    \fifo_mem_gen.waddr[2]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .I4(\fifo_mem_gen.waddr[3]_i_2_n_0 ),
        .O(\fifo_mem_gen.wnext [2]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT5 #(
    .INIT(32'hFF805580)) 
    \fifo_mem_gen.waddr[3]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[1]),
        .I2(waddr[0]),
        .I3(waddr[3]),
        .I4(\fifo_mem_gen.waddr[3]_i_2_n_0 ),
        .O(\fifo_mem_gen.wnext [3]));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \fifo_mem_gen.waddr[3]_i_2 
       (.I0(waddr[0]),
        .I1(waddr[5]),
        .I2(waddr[4]),
        .I3(waddr[7]),
        .I4(waddr[6]),
        .I5(waddr[1]),
        .O(\fifo_mem_gen.waddr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \fifo_mem_gen.waddr[4]_i_1 
       (.I0(waddr[7]),
        .I1(waddr[6]),
        .I2(waddr[5]),
        .I3(\fifo_mem_gen.waddr[7]_i_2_n_0 ),
        .I4(waddr[0]),
        .I5(waddr[4]),
        .O(\fifo_mem_gen.wnext [4]));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \fifo_mem_gen.waddr[5]_i_1 
       (.I0(\fifo_mem_gen.waddr[7]_i_2_n_0 ),
        .I1(waddr[7]),
        .I2(waddr[6]),
        .I3(waddr[0]),
        .I4(waddr[4]),
        .I5(waddr[5]),
        .O(\fifo_mem_gen.wnext [5]));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \fifo_mem_gen.waddr[6]_i_1 
       (.I0(waddr[7]),
        .I1(waddr[0]),
        .I2(waddr[6]),
        .I3(\fifo_mem_gen.waddr[7]_i_2_n_0 ),
        .I4(waddr[5]),
        .I5(waddr[4]),
        .O(\fifo_mem_gen.wnext [6]));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \fifo_mem_gen.waddr[7]_i_1 
       (.I0(waddr[4]),
        .I1(waddr[5]),
        .I2(\fifo_mem_gen.waddr[7]_i_2_n_0 ),
        .I3(waddr[6]),
        .I4(waddr[0]),
        .I5(waddr[7]),
        .O(\fifo_mem_gen.wnext [7]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \fifo_mem_gen.waddr[7]_i_2 
       (.I0(waddr[3]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .O(\fifo_mem_gen.waddr[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[0] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\fifo_mem_gen.wnext [0]),
        .Q(waddr[0]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[1] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\fifo_mem_gen.wnext [1]),
        .Q(waddr[1]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[2] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\fifo_mem_gen.wnext [2]),
        .Q(waddr[2]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[3] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\fifo_mem_gen.wnext [3]),
        .Q(waddr[3]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[4] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\fifo_mem_gen.wnext [4]),
        .Q(waddr[4]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[5] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\fifo_mem_gen.wnext [5]),
        .Q(waddr[5]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[6] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\fifo_mem_gen.wnext [6]),
        .Q(waddr[6]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[7] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\fifo_mem_gen.wnext [7]),
        .Q(waddr[7]),
        .R(ap_rst));
endmodule

(* ORIG_REF_NAME = "Pooling_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_fifo__parameterized14
   (\fifo_depth_gt1_gen.full_n_reg_0 ,
    \fifo_srl_gen.raddr_reg[3]_0 ,
    din,
    ap_rst,
    \fifo_depth_gt1_gen.dout_reg[0] ,
    ap_clk,
    RREADY_Dummy,
    Q,
    \fifo_depth_gt1_gen.dout_reg[0]_0 ,
    m_axi_gmem_ARREADY,
    \fifo_depth_gt1_gen.empty_n_reg_0 ,
    \fifo_depth_gt1_gen.empty_n_reg_1 ,
    ost_ctrl_ready,
    \fifo_depth_gt1_gen.full_n_reg_1 );
  output \fifo_depth_gt1_gen.full_n_reg_0 ;
  output [3:0]\fifo_srl_gen.raddr_reg[3]_0 ;
  output [0:0]din;
  input ap_rst;
  input \fifo_depth_gt1_gen.dout_reg[0] ;
  input ap_clk;
  input RREADY_Dummy;
  input [0:0]Q;
  input [0:0]\fifo_depth_gt1_gen.dout_reg[0]_0 ;
  input m_axi_gmem_ARREADY;
  input \fifo_depth_gt1_gen.empty_n_reg_0 ;
  input \fifo_depth_gt1_gen.empty_n_reg_1 ;
  input ost_ctrl_ready;
  input \fifo_depth_gt1_gen.full_n_reg_1 ;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst;
  wire [0:0]din;
  wire dout_vld_i_1__3_n_0;
  wire dout_vld_reg_n_0;
  wire \fifo_depth_gt1_gen.dout_reg[0] ;
  wire [0:0]\fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.empty_n_i_1__2_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_i_2__2_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_i_3__0_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_1 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_1__3_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__2_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_1 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__3_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[2]_i_1__20_n_0 ;
  wire \fifo_srl_gen.raddr[0]_i_1__0_n_0 ;
  wire \fifo_srl_gen.raddr[1]_i_1__0_n_0 ;
  wire \fifo_srl_gen.raddr[2]_i_1__0_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_1__0_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_2__0_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_3__0_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_4_n_0 ;
  wire [3:0]\fifo_srl_gen.raddr_reg[3]_0 ;
  wire m_axi_gmem_ARREADY;
  wire ost_ctrl_ready;
  wire [4:1]p_0_in__0;
  wire re;
  wire [4:0]sel0__1;

  LUT5 #(
    .INIT(32'hFFFF2AAA)) 
    dout_vld_i_1__3
       (.I0(dout_vld_reg_n_0),
        .I1(RREADY_Dummy),
        .I2(Q),
        .I3(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I4(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .O(dout_vld_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__3_n_0),
        .Q(dout_vld_reg_n_0),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'h65AAAAAAAAAAAAAA)) 
    \fifo_depth_gt1_gen.empty_n_i_1__2 
       (.I0(re),
        .I1(m_axi_gmem_ARREADY),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_0 ),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_1 ),
        .I4(ost_ctrl_ready),
        .I5(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .O(\fifo_depth_gt1_gen.empty_n_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    \fifo_depth_gt1_gen.empty_n_i_2__2 
       (.I0(\fifo_depth_gt1_gen.empty_n_i_3__0_n_0 ),
        .I1(sel0__1[4]),
        .I2(sel0__1[3]),
        .I3(sel0__1[2]),
        .I4(sel0__1[1]),
        .I5(sel0__1[0]),
        .O(\fifo_depth_gt1_gen.empty_n_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hBAFFFFFFFFFFFFFF)) 
    \fifo_depth_gt1_gen.empty_n_i_3__0 
       (.I0(re),
        .I1(m_axi_gmem_ARREADY),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_0 ),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_1 ),
        .I4(ost_ctrl_ready),
        .I5(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .O(\fifo_depth_gt1_gen.empty_n_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(\fifo_depth_gt1_gen.empty_n_i_1__2_n_0 ),
        .D(\fifo_depth_gt1_gen.empty_n_i_2__2_n_0 ),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(ap_rst));
  LUT4 #(
    .INIT(16'h9A8A)) 
    \fifo_depth_gt1_gen.full_n_i_1__3 
       (.I0(re),
        .I1(\fifo_depth_gt1_gen.full_n_reg_1 ),
        .I2(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I3(\fifo_depth_gt1_gen.full_n_i_2__2_n_0 ),
        .O(\fifo_depth_gt1_gen.full_n_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    \fifo_depth_gt1_gen.full_n_i_2__2 
       (.I0(sel0__1[4]),
        .I1(sel0__1[2]),
        .I2(sel0__1[0]),
        .I3(sel0__1[1]),
        .I4(sel0__1[3]),
        .O(\fifo_depth_gt1_gen.full_n_i_2__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(\fifo_depth_gt1_gen.empty_n_i_1__2_n_0 ),
        .D(\fifo_depth_gt1_gen.full_n_i_1__3_n_0 ),
        .Q(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .S(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__3 
       (.I0(sel0__1[0]),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__3 
       (.I0(\fifo_depth_gt1_gen.empty_n_i_3__0_n_0 ),
        .I1(sel0__1[0]),
        .I2(sel0__1[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'hA96A)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__20 
       (.I0(sel0__1[2]),
        .I1(sel0__1[0]),
        .I2(sel0__1[1]),
        .I3(\fifo_depth_gt1_gen.empty_n_i_3__0_n_0 ),
        .O(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'hAAA96AAA)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__2 
       (.I0(sel0__1[3]),
        .I1(sel0__1[1]),
        .I2(sel0__1[0]),
        .I3(sel0__1[2]),
        .I4(\fifo_depth_gt1_gen.empty_n_i_3__0_n_0 ),
        .O(p_0_in__0[3]));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAA9A)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__2 
       (.I0(sel0__1[4]),
        .I1(sel0__1[3]),
        .I2(\fifo_depth_gt1_gen.empty_n_i_3__0_n_0 ),
        .I3(sel0__1[2]),
        .I4(sel0__1[0]),
        .I5(sel0__1[1]),
        .O(p_0_in__0[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_depth_gt1_gen.empty_n_i_1__2_n_0 ),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__3_n_0 ),
        .Q(sel0__1[0]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_depth_gt1_gen.empty_n_i_1__2_n_0 ),
        .D(p_0_in__0[1]),
        .Q(sel0__1[1]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_depth_gt1_gen.empty_n_i_1__2_n_0 ),
        .D(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__20_n_0 ),
        .Q(sel0__1[2]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_depth_gt1_gen.empty_n_i_1__2_n_0 ),
        .D(p_0_in__0[3]),
        .Q(sel0__1[3]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\fifo_depth_gt1_gen.empty_n_i_1__2_n_0 ),
        .D(p_0_in__0[4]),
        .Q(sel0__1[4]),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_srl__parameterized9 \fifo_srl_gen.U_ffo_srl 
       (.Q(Q),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .din(din),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (\fifo_depth_gt1_gen.dout_reg[0] ),
        .\fifo_depth_gt1_gen.dout_reg[0]_1 (\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_2 (\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_3 (dout_vld_reg_n_0),
        .re(re));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_srl_gen.raddr[0]_i_1__0 
       (.I0(\fifo_srl_gen.raddr_reg[3]_0 [0]),
        .O(\fifo_srl_gen.raddr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'hD22D)) 
    \fifo_srl_gen.raddr[1]_i_1__0 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(\fifo_depth_gt1_gen.empty_n_i_3__0_n_0 ),
        .I2(\fifo_srl_gen.raddr_reg[3]_0 [0]),
        .I3(\fifo_srl_gen.raddr_reg[3]_0 [1]),
        .O(\fifo_srl_gen.raddr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'hDF20BA45)) 
    \fifo_srl_gen.raddr[2]_i_1__0 
       (.I0(\fifo_srl_gen.raddr_reg[3]_0 [0]),
        .I1(\fifo_depth_gt1_gen.empty_n_i_3__0_n_0 ),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(\fifo_srl_gen.raddr_reg[3]_0 [2]),
        .I4(\fifo_srl_gen.raddr_reg[3]_0 [1]),
        .O(\fifo_srl_gen.raddr[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE0000FFFFFFFF)) 
    \fifo_srl_gen.raddr[3]_i_1__0 
       (.I0(\fifo_srl_gen.raddr_reg[3]_0 [0]),
        .I1(\fifo_srl_gen.raddr_reg[3]_0 [1]),
        .I2(\fifo_srl_gen.raddr_reg[3]_0 [3]),
        .I3(\fifo_srl_gen.raddr_reg[3]_0 [2]),
        .I4(\fifo_srl_gen.raddr[3]_i_3__0_n_0 ),
        .I5(\fifo_srl_gen.raddr[3]_i_4_n_0 ),
        .O(\fifo_srl_gen.raddr[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAA9AAA9A9)) 
    \fifo_srl_gen.raddr[3]_i_2__0 
       (.I0(\fifo_srl_gen.raddr_reg[3]_0 [3]),
        .I1(\fifo_srl_gen.raddr_reg[3]_0 [1]),
        .I2(\fifo_srl_gen.raddr_reg[3]_0 [0]),
        .I3(\fifo_depth_gt1_gen.empty_n_i_3__0_n_0 ),
        .I4(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I5(\fifo_srl_gen.raddr_reg[3]_0 [2]),
        .O(\fifo_srl_gen.raddr[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h20AAAAAAAAAAAAAA)) 
    \fifo_srl_gen.raddr[3]_i_3__0 
       (.I0(re),
        .I1(m_axi_gmem_ARREADY),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_0 ),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_1 ),
        .I4(ost_ctrl_ready),
        .I5(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .O(\fifo_srl_gen.raddr[3]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_srl_gen.raddr[3]_i_4 
       (.I0(\fifo_depth_gt1_gen.empty_n_i_3__0_n_0 ),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .O(\fifo_srl_gen.raddr[3]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__0_n_0 ),
        .D(\fifo_srl_gen.raddr[0]_i_1__0_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg[3]_0 [0]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__0_n_0 ),
        .D(\fifo_srl_gen.raddr[1]_i_1__0_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg[3]_0 [1]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__0_n_0 ),
        .D(\fifo_srl_gen.raddr[2]_i_1__0_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg[3]_0 [2]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__0_n_0 ),
        .D(\fifo_srl_gen.raddr[3]_i_2__0_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg[3]_0 [3]),
        .R(ap_rst));
endmodule

(* ORIG_REF_NAME = "Pooling_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_fifo__parameterized14_1
   (ost_ctrl_ready,
    ap_rst,
    ap_clk,
    RBURST_READY_Dummy,
    \fifo_depth_gt1_gen.full_n_reg_0 );
  output ost_ctrl_ready;
  input ap_rst;
  input ap_clk;
  input RBURST_READY_Dummy;
  input \fifo_depth_gt1_gen.full_n_reg_0 ;

  wire RBURST_READY_Dummy;
  wire ap_clk;
  wire ap_rst;
  wire dout_vld_i_1__2_n_0;
  wire dout_vld_reg_n_0;
  wire empty_n;
  wire \fifo_depth_gt1_gen.empty_n_i_1__21_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_i_4_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__1_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__2_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[2]_i_1__19_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[3]_i_1__16_n_0 ;
  wire full_n0;
  wire ost_ctrl_ready;
  wire [4:1]p_0_in;
  wire [4:0]sel0__0;

  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    dout_vld_i_1__2
       (.I0(RBURST_READY_Dummy),
        .I1(dout_vld_reg_n_0),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .O(dout_vld_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__2_n_0),
        .Q(dout_vld_reg_n_0),
        .R(ap_rst));
  LUT4 #(
    .INIT(16'hA655)) 
    \fifo_depth_gt1_gen.empty_n_i_1__21 
       (.I0(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I1(dout_vld_reg_n_0),
        .I2(RBURST_READY_Dummy),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .O(\fifo_depth_gt1_gen.empty_n_i_1__21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \fifo_depth_gt1_gen.empty_n_i_2__1 
       (.I0(\fifo_depth_gt1_gen.empty_n_i_4_n_0 ),
        .I1(sel0__0[3]),
        .I2(sel0__0[1]),
        .I3(sel0__0[2]),
        .I4(sel0__0[4]),
        .I5(sel0__0[0]),
        .O(empty_n));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'h0455)) 
    \fifo_depth_gt1_gen.empty_n_i_4 
       (.I0(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I1(dout_vld_reg_n_0),
        .I2(RBURST_READY_Dummy),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .O(\fifo_depth_gt1_gen.empty_n_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(\fifo_depth_gt1_gen.empty_n_i_1__21_n_0 ),
        .D(empty_n),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hC0CC1511C0CC3F33)) 
    \fifo_depth_gt1_gen.full_n_i_1__2 
       (.I0(sel0__0[1]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(RBURST_READY_Dummy),
        .I3(dout_vld_reg_n_0),
        .I4(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I5(\fifo_depth_gt1_gen.full_n_i_2__1_n_0 ),
        .O(full_n0));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \fifo_depth_gt1_gen.full_n_i_2__1 
       (.I0(sel0__0[4]),
        .I1(sel0__0[0]),
        .I2(sel0__0[3]),
        .I3(sel0__0[2]),
        .O(\fifo_depth_gt1_gen.full_n_i_2__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(\fifo_depth_gt1_gen.empty_n_i_1__21_n_0 ),
        .D(full_n0),
        .Q(ost_ctrl_ready),
        .S(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__2 
       (.I0(sel0__0[0]),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFF8A00750075FF8A)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__2 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(RBURST_READY_Dummy),
        .I2(dout_vld_reg_n_0),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I4(sel0__0[0]),
        .I5(sel0__0[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__19 
       (.I0(sel0__0[2]),
        .I1(sel0__0[0]),
        .I2(sel0__0[1]),
        .I3(\fifo_depth_gt1_gen.empty_n_i_4_n_0 ),
        .O(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__16 
       (.I0(sel0__0[3]),
        .I1(sel0__0[1]),
        .I2(sel0__0[0]),
        .I3(sel0__0[2]),
        .I4(\fifo_depth_gt1_gen.empty_n_i_4_n_0 ),
        .O(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__16_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__1 
       (.I0(sel0__0[4]),
        .I1(\fifo_depth_gt1_gen.empty_n_i_4_n_0 ),
        .I2(sel0__0[2]),
        .I3(sel0__0[0]),
        .I4(sel0__0[1]),
        .I5(sel0__0[3]),
        .O(p_0_in[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_depth_gt1_gen.empty_n_i_1__21_n_0 ),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__2_n_0 ),
        .Q(sel0__0[0]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_depth_gt1_gen.empty_n_i_1__21_n_0 ),
        .D(p_0_in[1]),
        .Q(sel0__0[1]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_depth_gt1_gen.empty_n_i_1__21_n_0 ),
        .D(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__19_n_0 ),
        .Q(sel0__0[2]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_depth_gt1_gen.empty_n_i_1__21_n_0 ),
        .D(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__16_n_0 ),
        .Q(sel0__0[3]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\fifo_depth_gt1_gen.empty_n_i_1__21_n_0 ),
        .D(p_0_in[4]),
        .Q(sel0__0[4]),
        .R(ap_rst));
endmodule

(* ORIG_REF_NAME = "Pooling_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_fifo__parameterized3
   (\fifo_depth_gt1_gen.empty_n_reg_0 ,
    \fifo_depth_gt1_gen.full_n_reg_0 ,
    \bus_wide_gen.offset_valid ,
    p_19_in,
    \fifo_depth_gt1_gen.dout_reg[7] ,
    \fifo_depth_gt1_gen.dout_reg[3] ,
    \fifo_depth_gt1_gen.dout_reg[4] ,
    \fifo_depth_gt1_gen.dout_reg[4]_0 ,
    \fifo_depth_gt1_gen.dout_reg[4]_1 ,
    \fifo_depth_gt1_gen.dout_reg[4]_2 ,
    \fifo_depth_gt1_gen.dout_reg[4]_3 ,
    \fifo_depth_gt1_gen.dout_reg[4]_4 ,
    \fifo_depth_gt1_gen.dout_reg[4]_5 ,
    \fifo_depth_gt1_gen.dout_reg[4]_6 ,
    D,
    \fifo_depth_gt1_gen.dout_reg[5] ,
    \data_p1_reg[104] ,
    \fifo_depth_gt1_gen.dout_reg[5]_0 ,
    \fifo_depth_gt1_gen.dout_reg[6] ,
    \data_p1_reg[105] ,
    \fifo_depth_gt1_gen.dout_reg[5]_1 ,
    \data_p1_reg[106] ,
    \fifo_depth_gt1_gen.dout_reg[5]_2 ,
    \data_p1_reg[107] ,
    \fifo_depth_gt1_gen.dout_reg[5]_3 ,
    \data_p1_reg[108] ,
    \fifo_depth_gt1_gen.dout_reg[5]_4 ,
    \data_p1_reg[109] ,
    \fifo_depth_gt1_gen.dout_reg[5]_5 ,
    \data_p1_reg[110] ,
    \fifo_depth_gt1_gen.dout_reg[5]_6 ,
    \data_p1_reg[111] ,
    \fifo_depth_gt1_gen.dout_reg[5]_7 ,
    \data_p1_reg[96] ,
    \fifo_depth_gt1_gen.dout_reg[7]_0 ,
    \fifo_depth_gt1_gen.dout_reg[5]_8 ,
    \data_p1_reg[97] ,
    \fifo_depth_gt1_gen.dout_reg[5]_9 ,
    \data_p1_reg[98] ,
    \fifo_depth_gt1_gen.dout_reg[5]_10 ,
    \data_p1_reg[99] ,
    \fifo_depth_gt1_gen.dout_reg[5]_11 ,
    \data_p1_reg[100] ,
    \fifo_depth_gt1_gen.dout_reg[5]_12 ,
    \data_p1_reg[101] ,
    \fifo_depth_gt1_gen.dout_reg[5]_13 ,
    \data_p1_reg[102] ,
    \fifo_depth_gt1_gen.dout_reg[5]_14 ,
    \data_p1_reg[103] ,
    \fifo_depth_gt1_gen.dout_reg[5]_15 ,
    \fifo_depth_gt1_gen.dout_reg[6]_0 ,
    \fifo_depth_gt1_gen.dout_reg[6]_1 ,
    \fifo_depth_gt1_gen.dout_reg[6]_2 ,
    \fifo_depth_gt1_gen.dout_reg[6]_3 ,
    \fifo_depth_gt1_gen.dout_reg[6]_4 ,
    \fifo_depth_gt1_gen.dout_reg[6]_5 ,
    \fifo_depth_gt1_gen.dout_reg[6]_6 ,
    \fifo_depth_gt1_gen.dout_reg[6]_7 ,
    \fifo_depth_gt1_gen.dout_reg[4]_7 ,
    \fifo_depth_gt1_gen.dout_reg[4]_8 ,
    \fifo_depth_gt1_gen.dout_reg[6]_8 ,
    \fifo_depth_gt1_gen.dout_reg[6]_9 ,
    \fifo_depth_gt1_gen.dout_reg[6]_10 ,
    \fifo_depth_gt1_gen.dout_reg[6]_11 ,
    \fifo_depth_gt1_gen.dout_reg[6]_12 ,
    \fifo_depth_gt1_gen.dout_reg[6]_13 ,
    \fifo_depth_gt1_gen.dout_reg[6]_14 ,
    \fifo_depth_gt1_gen.dout_reg[6]_15 ,
    \fifo_depth_gt1_gen.dout_reg[4]_9 ,
    \fifo_depth_gt1_gen.dout_reg[4]_10 ,
    \fifo_depth_gt1_gen.dout_reg[6]_16 ,
    \fifo_depth_gt1_gen.dout_reg[6]_17 ,
    \fifo_depth_gt1_gen.dout_reg[6]_18 ,
    \fifo_depth_gt1_gen.dout_reg[6]_19 ,
    \fifo_depth_gt1_gen.dout_reg[6]_20 ,
    \fifo_depth_gt1_gen.dout_reg[6]_21 ,
    \fifo_depth_gt1_gen.dout_reg[6]_22 ,
    \fifo_depth_gt1_gen.dout_reg[6]_23 ,
    \fifo_depth_gt1_gen.dout_reg[5]_16 ,
    \fifo_depth_gt1_gen.dout_reg[5]_17 ,
    \fifo_depth_gt1_gen.dout_reg[4]_11 ,
    \fifo_depth_gt1_gen.dout_reg[5]_18 ,
    tmp_valid_reg,
    \fifo_depth_gt1_gen.empty_n_reg_1 ,
    \fifo_depth_gt1_gen.dout_reg[6]_24 ,
    \fifo_depth_gt1_gen.dout_reg[5]_19 ,
    \fifo_depth_gt1_gen.dout_reg[7]_1 ,
    SR,
    tmp_valid_reg_0,
    ap_rst,
    ap_clk,
    E,
    \data_p2_reg[81] ,
    ARREADY_Dummy,
    Q,
    dout_vld_reg_0,
    \bus_wide_gen.last_data ,
    p_18_in,
    dout_vld_reg_1,
    \bus_wide_gen.data_buf_reg[16] ,
    p_10_in,
    \bus_wide_gen.data_buf_reg[0] ,
    \bus_wide_gen.data_buf_reg[0]_0 ,
    \bus_wide_gen.data_buf_reg[1] ,
    \bus_wide_gen.data_buf_reg[1]_0 ,
    \bus_wide_gen.data_buf_reg[2] ,
    \bus_wide_gen.data_buf_reg[2]_0 ,
    \bus_wide_gen.data_buf_reg[3] ,
    \bus_wide_gen.data_buf_reg[3]_0 ,
    \bus_wide_gen.data_buf_reg[4] ,
    \bus_wide_gen.data_buf_reg[4]_0 ,
    \bus_wide_gen.data_buf_reg[5] ,
    \bus_wide_gen.data_buf_reg[5]_0 ,
    \bus_wide_gen.data_buf_reg[6] ,
    \bus_wide_gen.data_buf_reg[6]_0 ,
    \bus_wide_gen.data_buf_reg[7] ,
    \bus_wide_gen.data_buf_reg[7]_0 ,
    \bus_wide_gen.data_buf1 ,
    \bus_wide_gen.data_buf_reg[96] ,
    if_empty_n,
    \bus_wide_gen.split_cnt_buf_reg[3] ,
    \bus_wide_gen.split_cnt1 ,
    \fifo_depth_gt1_gen.dout_reg[7]_2 ,
    \bus_wide_gen.data_buf[8]_i_4 ,
    \bus_wide_gen.data_buf[9]_i_4 ,
    \bus_wide_gen.data_buf[10]_i_4 ,
    \bus_wide_gen.data_buf[11]_i_4 ,
    \bus_wide_gen.data_buf[12]_i_4 ,
    \bus_wide_gen.data_buf[13]_i_4 ,
    \bus_wide_gen.data_buf[14]_i_4 ,
    \bus_wide_gen.data_buf[15]_i_4 ,
    ap_rst_n,
    in);
  output \fifo_depth_gt1_gen.empty_n_reg_0 ;
  output \fifo_depth_gt1_gen.full_n_reg_0 ;
  output \bus_wide_gen.offset_valid ;
  output p_19_in;
  output [5:0]\fifo_depth_gt1_gen.dout_reg[7] ;
  output \fifo_depth_gt1_gen.dout_reg[3] ;
  output \fifo_depth_gt1_gen.dout_reg[4] ;
  output \fifo_depth_gt1_gen.dout_reg[4]_0 ;
  output \fifo_depth_gt1_gen.dout_reg[4]_1 ;
  output \fifo_depth_gt1_gen.dout_reg[4]_2 ;
  output \fifo_depth_gt1_gen.dout_reg[4]_3 ;
  output \fifo_depth_gt1_gen.dout_reg[4]_4 ;
  output \fifo_depth_gt1_gen.dout_reg[4]_5 ;
  output \fifo_depth_gt1_gen.dout_reg[4]_6 ;
  output [7:0]D;
  output \fifo_depth_gt1_gen.dout_reg[5] ;
  output \data_p1_reg[104] ;
  output \fifo_depth_gt1_gen.dout_reg[5]_0 ;
  output \fifo_depth_gt1_gen.dout_reg[6] ;
  output \data_p1_reg[105] ;
  output \fifo_depth_gt1_gen.dout_reg[5]_1 ;
  output \data_p1_reg[106] ;
  output \fifo_depth_gt1_gen.dout_reg[5]_2 ;
  output \data_p1_reg[107] ;
  output \fifo_depth_gt1_gen.dout_reg[5]_3 ;
  output \data_p1_reg[108] ;
  output \fifo_depth_gt1_gen.dout_reg[5]_4 ;
  output \data_p1_reg[109] ;
  output \fifo_depth_gt1_gen.dout_reg[5]_5 ;
  output \data_p1_reg[110] ;
  output \fifo_depth_gt1_gen.dout_reg[5]_6 ;
  output \data_p1_reg[111] ;
  output \fifo_depth_gt1_gen.dout_reg[5]_7 ;
  output \data_p1_reg[96] ;
  output \fifo_depth_gt1_gen.dout_reg[7]_0 ;
  output \fifo_depth_gt1_gen.dout_reg[5]_8 ;
  output \data_p1_reg[97] ;
  output \fifo_depth_gt1_gen.dout_reg[5]_9 ;
  output \data_p1_reg[98] ;
  output \fifo_depth_gt1_gen.dout_reg[5]_10 ;
  output \data_p1_reg[99] ;
  output \fifo_depth_gt1_gen.dout_reg[5]_11 ;
  output \data_p1_reg[100] ;
  output \fifo_depth_gt1_gen.dout_reg[5]_12 ;
  output \data_p1_reg[101] ;
  output \fifo_depth_gt1_gen.dout_reg[5]_13 ;
  output \data_p1_reg[102] ;
  output \fifo_depth_gt1_gen.dout_reg[5]_14 ;
  output \data_p1_reg[103] ;
  output \fifo_depth_gt1_gen.dout_reg[5]_15 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_0 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_1 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_2 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_3 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_4 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_5 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_6 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_7 ;
  output \fifo_depth_gt1_gen.dout_reg[4]_7 ;
  output \fifo_depth_gt1_gen.dout_reg[4]_8 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_8 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_9 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_10 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_11 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_12 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_13 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_14 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_15 ;
  output \fifo_depth_gt1_gen.dout_reg[4]_9 ;
  output \fifo_depth_gt1_gen.dout_reg[4]_10 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_16 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_17 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_18 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_19 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_20 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_21 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_22 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_23 ;
  output \fifo_depth_gt1_gen.dout_reg[5]_16 ;
  output \fifo_depth_gt1_gen.dout_reg[5]_17 ;
  output \fifo_depth_gt1_gen.dout_reg[4]_11 ;
  output \fifo_depth_gt1_gen.dout_reg[5]_18 ;
  output [0:0]tmp_valid_reg;
  output \fifo_depth_gt1_gen.empty_n_reg_1 ;
  output [3:0]\fifo_depth_gt1_gen.dout_reg[6]_24 ;
  output \fifo_depth_gt1_gen.dout_reg[5]_19 ;
  output \fifo_depth_gt1_gen.dout_reg[7]_1 ;
  output [0:0]SR;
  output [0:0]tmp_valid_reg_0;
  input ap_rst;
  input ap_clk;
  input [0:0]E;
  input \data_p2_reg[81] ;
  input ARREADY_Dummy;
  input [88:0]Q;
  input [0:0]dout_vld_reg_0;
  input \bus_wide_gen.last_data ;
  input p_18_in;
  input dout_vld_reg_1;
  input \bus_wide_gen.data_buf_reg[16] ;
  input p_10_in;
  input \bus_wide_gen.data_buf_reg[0] ;
  input \bus_wide_gen.data_buf_reg[0]_0 ;
  input \bus_wide_gen.data_buf_reg[1] ;
  input \bus_wide_gen.data_buf_reg[1]_0 ;
  input \bus_wide_gen.data_buf_reg[2] ;
  input \bus_wide_gen.data_buf_reg[2]_0 ;
  input \bus_wide_gen.data_buf_reg[3] ;
  input \bus_wide_gen.data_buf_reg[3]_0 ;
  input \bus_wide_gen.data_buf_reg[4] ;
  input \bus_wide_gen.data_buf_reg[4]_0 ;
  input \bus_wide_gen.data_buf_reg[5] ;
  input \bus_wide_gen.data_buf_reg[5]_0 ;
  input \bus_wide_gen.data_buf_reg[6] ;
  input \bus_wide_gen.data_buf_reg[6]_0 ;
  input \bus_wide_gen.data_buf_reg[7] ;
  input \bus_wide_gen.data_buf_reg[7]_0 ;
  input \bus_wide_gen.data_buf1 ;
  input \bus_wide_gen.data_buf_reg[96] ;
  input if_empty_n;
  input [3:0]\bus_wide_gen.split_cnt_buf_reg[3] ;
  input \bus_wide_gen.split_cnt1 ;
  input \fifo_depth_gt1_gen.dout_reg[7]_2 ;
  input \bus_wide_gen.data_buf[8]_i_4 ;
  input \bus_wide_gen.data_buf[9]_i_4 ;
  input \bus_wide_gen.data_buf[10]_i_4 ;
  input \bus_wide_gen.data_buf[11]_i_4 ;
  input \bus_wide_gen.data_buf[12]_i_4 ;
  input \bus_wide_gen.data_buf[13]_i_4 ;
  input \bus_wide_gen.data_buf[14]_i_4 ;
  input \bus_wide_gen.data_buf[15]_i_4 ;
  input ap_rst_n;
  input [7:0]in;

  wire ARREADY_Dummy;
  wire [7:0]D;
  wire [0:0]E;
  wire [88:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire \bus_wide_gen.data_buf1 ;
  wire \bus_wide_gen.data_buf[10]_i_4 ;
  wire \bus_wide_gen.data_buf[11]_i_4 ;
  wire \bus_wide_gen.data_buf[12]_i_4 ;
  wire \bus_wide_gen.data_buf[13]_i_4 ;
  wire \bus_wide_gen.data_buf[14]_i_4 ;
  wire \bus_wide_gen.data_buf[15]_i_4 ;
  wire \bus_wide_gen.data_buf[8]_i_4 ;
  wire \bus_wide_gen.data_buf[9]_i_4 ;
  wire \bus_wide_gen.data_buf_reg[0] ;
  wire \bus_wide_gen.data_buf_reg[0]_0 ;
  wire \bus_wide_gen.data_buf_reg[16] ;
  wire \bus_wide_gen.data_buf_reg[1] ;
  wire \bus_wide_gen.data_buf_reg[1]_0 ;
  wire \bus_wide_gen.data_buf_reg[2] ;
  wire \bus_wide_gen.data_buf_reg[2]_0 ;
  wire \bus_wide_gen.data_buf_reg[3] ;
  wire \bus_wide_gen.data_buf_reg[3]_0 ;
  wire \bus_wide_gen.data_buf_reg[4] ;
  wire \bus_wide_gen.data_buf_reg[4]_0 ;
  wire \bus_wide_gen.data_buf_reg[5] ;
  wire \bus_wide_gen.data_buf_reg[5]_0 ;
  wire \bus_wide_gen.data_buf_reg[6] ;
  wire \bus_wide_gen.data_buf_reg[6]_0 ;
  wire \bus_wide_gen.data_buf_reg[7] ;
  wire \bus_wide_gen.data_buf_reg[7]_0 ;
  wire \bus_wide_gen.data_buf_reg[96] ;
  wire \bus_wide_gen.last_data ;
  wire \bus_wide_gen.offset_valid ;
  wire \bus_wide_gen.split_cnt1 ;
  wire \bus_wide_gen.split_cnt_buf[0]_i_2_n_0 ;
  wire [3:0]\bus_wide_gen.split_cnt_buf_reg[3] ;
  wire \data_p1_reg[100] ;
  wire \data_p1_reg[101] ;
  wire \data_p1_reg[102] ;
  wire \data_p1_reg[103] ;
  wire \data_p1_reg[104] ;
  wire \data_p1_reg[105] ;
  wire \data_p1_reg[106] ;
  wire \data_p1_reg[107] ;
  wire \data_p1_reg[108] ;
  wire \data_p1_reg[109] ;
  wire \data_p1_reg[110] ;
  wire \data_p1_reg[111] ;
  wire \data_p1_reg[96] ;
  wire \data_p1_reg[97] ;
  wire \data_p1_reg[98] ;
  wire \data_p1_reg[99] ;
  wire \data_p2_reg[81] ;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n;
  wire \fifo_depth_gt1_gen.dout_reg[3] ;
  wire \fifo_depth_gt1_gen.dout_reg[4] ;
  wire \fifo_depth_gt1_gen.dout_reg[4]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[4]_1 ;
  wire \fifo_depth_gt1_gen.dout_reg[4]_10 ;
  wire \fifo_depth_gt1_gen.dout_reg[4]_11 ;
  wire \fifo_depth_gt1_gen.dout_reg[4]_2 ;
  wire \fifo_depth_gt1_gen.dout_reg[4]_3 ;
  wire \fifo_depth_gt1_gen.dout_reg[4]_4 ;
  wire \fifo_depth_gt1_gen.dout_reg[4]_5 ;
  wire \fifo_depth_gt1_gen.dout_reg[4]_6 ;
  wire \fifo_depth_gt1_gen.dout_reg[4]_7 ;
  wire \fifo_depth_gt1_gen.dout_reg[4]_8 ;
  wire \fifo_depth_gt1_gen.dout_reg[4]_9 ;
  wire \fifo_depth_gt1_gen.dout_reg[5] ;
  wire \fifo_depth_gt1_gen.dout_reg[5]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[5]_1 ;
  wire \fifo_depth_gt1_gen.dout_reg[5]_10 ;
  wire \fifo_depth_gt1_gen.dout_reg[5]_11 ;
  wire \fifo_depth_gt1_gen.dout_reg[5]_12 ;
  wire \fifo_depth_gt1_gen.dout_reg[5]_13 ;
  wire \fifo_depth_gt1_gen.dout_reg[5]_14 ;
  wire \fifo_depth_gt1_gen.dout_reg[5]_15 ;
  wire \fifo_depth_gt1_gen.dout_reg[5]_16 ;
  wire \fifo_depth_gt1_gen.dout_reg[5]_17 ;
  wire \fifo_depth_gt1_gen.dout_reg[5]_18 ;
  wire \fifo_depth_gt1_gen.dout_reg[5]_19 ;
  wire \fifo_depth_gt1_gen.dout_reg[5]_2 ;
  wire \fifo_depth_gt1_gen.dout_reg[5]_3 ;
  wire \fifo_depth_gt1_gen.dout_reg[5]_4 ;
  wire \fifo_depth_gt1_gen.dout_reg[5]_5 ;
  wire \fifo_depth_gt1_gen.dout_reg[5]_6 ;
  wire \fifo_depth_gt1_gen.dout_reg[5]_7 ;
  wire \fifo_depth_gt1_gen.dout_reg[5]_8 ;
  wire \fifo_depth_gt1_gen.dout_reg[5]_9 ;
  wire \fifo_depth_gt1_gen.dout_reg[6] ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_1 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_10 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_11 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_12 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_13 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_14 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_15 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_16 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_17 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_18 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_19 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_2 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_20 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_21 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_22 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_23 ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[6]_24 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_3 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_4 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_5 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_6 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_7 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_8 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_9 ;
  wire [5:0]\fifo_depth_gt1_gen.dout_reg[7] ;
  wire \fifo_depth_gt1_gen.dout_reg[7]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[7]_1 ;
  wire \fifo_depth_gt1_gen.dout_reg[7]_2 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_1 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__0_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__0_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ;
  wire \fifo_srl_gen.U_ffo_srl_n_0 ;
  wire \fifo_srl_gen.U_ffo_srl_n_1 ;
  wire \fifo_srl_gen.U_ffo_srl_n_10 ;
  wire \fifo_srl_gen.U_ffo_srl_n_109 ;
  wire \fifo_srl_gen.U_ffo_srl_n_11 ;
  wire \fifo_srl_gen.U_ffo_srl_n_4 ;
  wire \fifo_srl_gen.U_ffo_srl_n_5 ;
  wire \fifo_srl_gen.U_ffo_srl_n_6 ;
  wire \fifo_srl_gen.U_ffo_srl_n_7 ;
  wire \fifo_srl_gen.U_ffo_srl_n_8 ;
  wire \fifo_srl_gen.U_ffo_srl_n_9 ;
  wire \fifo_srl_gen.raddr[0]_i_1_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_3_n_0 ;
  wire [3:0]\fifo_srl_gen.raddr_reg ;
  wire if_empty_n;
  wire [7:0]in;
  wire p_10_in;
  wire p_18_in;
  wire p_19_in;
  wire [0:0]tmp_valid_reg;
  wire [0:0]tmp_valid_reg_0;

  LUT4 #(
    .INIT(16'h4000)) 
    \bus_wide_gen.split_cnt_buf[0]_i_2 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[3] [3]),
        .I1(\bus_wide_gen.data_buf_reg[16] ),
        .I2(\bus_wide_gen.offset_valid ),
        .I3(dout_vld_reg_0),
        .O(\bus_wide_gen.split_cnt_buf[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[81]_i_1 
       (.I0(\data_p2_reg[81] ),
        .I1(ARREADY_Dummy),
        .I2(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .O(tmp_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.U_ffo_srl_n_109 ),
        .Q(\bus_wide_gen.offset_valid ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_srl_gen.U_ffo_srl_n_11 ),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_0 ),
        .R(ap_rst));
  LUT2 #(
    .INIT(4'h7)) 
    \fifo_depth_gt1_gen.full_n_i_2__0 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .O(\fifo_depth_gt1_gen.full_n_i_2__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_srl_gen.U_ffo_srl_n_0 ),
        .Q(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .S(ap_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__0 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__0_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_srl_gen.U_ffo_srl_n_10 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_srl_gen.U_ffo_srl_n_9 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_srl_gen.U_ffo_srl_n_8 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_srl_gen.U_ffo_srl_n_7 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_srl__parameterized1 \fifo_srl_gen.U_ffo_srl 
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D({\fifo_srl_gen.U_ffo_srl_n_4 ,\fifo_srl_gen.U_ffo_srl_n_5 ,\fifo_srl_gen.U_ffo_srl_n_6 }),
        .E(\fifo_srl_gen.U_ffo_srl_n_1 ),
        .Q({\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ,\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ,\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ,\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ,\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.data_buf1 (\bus_wide_gen.data_buf1 ),
        .\bus_wide_gen.data_buf[10]_i_4_0 (\bus_wide_gen.data_buf[10]_i_4 ),
        .\bus_wide_gen.data_buf[11]_i_4_0 (\bus_wide_gen.data_buf[11]_i_4 ),
        .\bus_wide_gen.data_buf[12]_i_4_0 (\bus_wide_gen.data_buf[12]_i_4 ),
        .\bus_wide_gen.data_buf[13]_i_4_0 (\bus_wide_gen.data_buf[13]_i_4 ),
        .\bus_wide_gen.data_buf[14]_i_4_0 (\bus_wide_gen.data_buf[14]_i_4 ),
        .\bus_wide_gen.data_buf[15]_i_4_0 (\bus_wide_gen.data_buf[15]_i_4 ),
        .\bus_wide_gen.data_buf[8]_i_4_0 (\bus_wide_gen.data_buf[8]_i_4 ),
        .\bus_wide_gen.data_buf[9]_i_4_0 (\bus_wide_gen.data_buf[9]_i_4 ),
        .\bus_wide_gen.data_buf_reg[0] (\bus_wide_gen.data_buf_reg[0] ),
        .\bus_wide_gen.data_buf_reg[0]_0 (\bus_wide_gen.data_buf_reg[0]_0 ),
        .\bus_wide_gen.data_buf_reg[16] (\bus_wide_gen.data_buf_reg[16] ),
        .\bus_wide_gen.data_buf_reg[1] (\bus_wide_gen.data_buf_reg[1] ),
        .\bus_wide_gen.data_buf_reg[1]_0 (\bus_wide_gen.data_buf_reg[1]_0 ),
        .\bus_wide_gen.data_buf_reg[2] (\bus_wide_gen.data_buf_reg[2] ),
        .\bus_wide_gen.data_buf_reg[2]_0 (\bus_wide_gen.data_buf_reg[2]_0 ),
        .\bus_wide_gen.data_buf_reg[3] (\bus_wide_gen.data_buf_reg[3] ),
        .\bus_wide_gen.data_buf_reg[3]_0 (\bus_wide_gen.data_buf_reg[3]_0 ),
        .\bus_wide_gen.data_buf_reg[4] (\bus_wide_gen.data_buf_reg[4] ),
        .\bus_wide_gen.data_buf_reg[4]_0 (\bus_wide_gen.data_buf_reg[4]_0 ),
        .\bus_wide_gen.data_buf_reg[5] (\bus_wide_gen.data_buf_reg[5] ),
        .\bus_wide_gen.data_buf_reg[5]_0 (\bus_wide_gen.data_buf_reg[5]_0 ),
        .\bus_wide_gen.data_buf_reg[6] (\bus_wide_gen.data_buf_reg[6] ),
        .\bus_wide_gen.data_buf_reg[6]_0 (\bus_wide_gen.data_buf_reg[6]_0 ),
        .\bus_wide_gen.data_buf_reg[7] (\bus_wide_gen.data_buf_reg[7] ),
        .\bus_wide_gen.data_buf_reg[7]_0 (\bus_wide_gen.data_buf_reg[7]_0 ),
        .\bus_wide_gen.data_buf_reg[96] (\bus_wide_gen.data_buf_reg[96] ),
        .\bus_wide_gen.last_data (\bus_wide_gen.last_data ),
        .\bus_wide_gen.split_cnt1 (\bus_wide_gen.split_cnt1 ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.split_cnt_buf[0]_i_2_n_0 ),
        .\bus_wide_gen.split_cnt_buf_reg[3] (\bus_wide_gen.split_cnt_buf_reg[3] ),
        .\data_p1_reg[100] (\data_p1_reg[100] ),
        .\data_p1_reg[101] (\data_p1_reg[101] ),
        .\data_p1_reg[102] (\data_p1_reg[102] ),
        .\data_p1_reg[103] (\data_p1_reg[103] ),
        .\data_p1_reg[104] (\data_p1_reg[104] ),
        .\data_p1_reg[105] (\data_p1_reg[105] ),
        .\data_p1_reg[106] (\data_p1_reg[106] ),
        .\data_p1_reg[107] (\data_p1_reg[107] ),
        .\data_p1_reg[108] (\data_p1_reg[108] ),
        .\data_p1_reg[109] (\data_p1_reg[109] ),
        .\data_p1_reg[110] (\data_p1_reg[110] ),
        .\data_p1_reg[111] (\data_p1_reg[111] ),
        .\data_p1_reg[39] (D),
        .\data_p1_reg[96] (\data_p1_reg[96] ),
        .\data_p1_reg[97] (\data_p1_reg[97] ),
        .\data_p1_reg[98] (\data_p1_reg[98] ),
        .\data_p1_reg[99] (\data_p1_reg[99] ),
        .dout_vld_reg(\bus_wide_gen.offset_valid ),
        .dout_vld_reg_0(Q),
        .dout_vld_reg_1(dout_vld_reg_0),
        .dout_vld_reg_2(dout_vld_reg_1),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (\fifo_depth_gt1_gen.full_n_reg_0 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_1 (\data_p2_reg[81] ),
        .\fifo_depth_gt1_gen.dout_reg[1]_0 (p_19_in),
        .\fifo_depth_gt1_gen.dout_reg[3]_0 (\fifo_depth_gt1_gen.dout_reg[3] ),
        .\fifo_depth_gt1_gen.dout_reg[4]_0 (\fifo_depth_gt1_gen.dout_reg[4] ),
        .\fifo_depth_gt1_gen.dout_reg[4]_1 (\fifo_depth_gt1_gen.dout_reg[4]_0 ),
        .\fifo_depth_gt1_gen.dout_reg[4]_10 (\fifo_depth_gt1_gen.dout_reg[4]_9 ),
        .\fifo_depth_gt1_gen.dout_reg[4]_11 (\fifo_depth_gt1_gen.dout_reg[4]_10 ),
        .\fifo_depth_gt1_gen.dout_reg[4]_12 (\fifo_depth_gt1_gen.dout_reg[4]_11 ),
        .\fifo_depth_gt1_gen.dout_reg[4]_2 (\fifo_depth_gt1_gen.dout_reg[4]_1 ),
        .\fifo_depth_gt1_gen.dout_reg[4]_3 (\fifo_depth_gt1_gen.dout_reg[4]_2 ),
        .\fifo_depth_gt1_gen.dout_reg[4]_4 (\fifo_depth_gt1_gen.dout_reg[4]_3 ),
        .\fifo_depth_gt1_gen.dout_reg[4]_5 (\fifo_depth_gt1_gen.dout_reg[4]_4 ),
        .\fifo_depth_gt1_gen.dout_reg[4]_6 (\fifo_depth_gt1_gen.dout_reg[4]_5 ),
        .\fifo_depth_gt1_gen.dout_reg[4]_7 (\fifo_depth_gt1_gen.dout_reg[4]_6 ),
        .\fifo_depth_gt1_gen.dout_reg[4]_8 (\fifo_depth_gt1_gen.dout_reg[4]_7 ),
        .\fifo_depth_gt1_gen.dout_reg[4]_9 (\fifo_depth_gt1_gen.dout_reg[4]_8 ),
        .\fifo_depth_gt1_gen.dout_reg[5]_0 (\fifo_depth_gt1_gen.dout_reg[5] ),
        .\fifo_depth_gt1_gen.dout_reg[5]_1 (\fifo_depth_gt1_gen.dout_reg[5]_0 ),
        .\fifo_depth_gt1_gen.dout_reg[5]_10 (\fifo_depth_gt1_gen.dout_reg[5]_9 ),
        .\fifo_depth_gt1_gen.dout_reg[5]_11 (\fifo_depth_gt1_gen.dout_reg[5]_10 ),
        .\fifo_depth_gt1_gen.dout_reg[5]_12 (\fifo_depth_gt1_gen.dout_reg[5]_11 ),
        .\fifo_depth_gt1_gen.dout_reg[5]_13 (\fifo_depth_gt1_gen.dout_reg[5]_12 ),
        .\fifo_depth_gt1_gen.dout_reg[5]_14 (\fifo_depth_gt1_gen.dout_reg[5]_13 ),
        .\fifo_depth_gt1_gen.dout_reg[5]_15 (\fifo_depth_gt1_gen.dout_reg[5]_14 ),
        .\fifo_depth_gt1_gen.dout_reg[5]_16 (\fifo_depth_gt1_gen.dout_reg[5]_15 ),
        .\fifo_depth_gt1_gen.dout_reg[5]_17 (\fifo_depth_gt1_gen.dout_reg[5]_16 ),
        .\fifo_depth_gt1_gen.dout_reg[5]_18 (\fifo_depth_gt1_gen.dout_reg[5]_17 ),
        .\fifo_depth_gt1_gen.dout_reg[5]_19 (\fifo_depth_gt1_gen.dout_reg[5]_18 ),
        .\fifo_depth_gt1_gen.dout_reg[5]_2 (\fifo_depth_gt1_gen.dout_reg[5]_1 ),
        .\fifo_depth_gt1_gen.dout_reg[5]_20 (\fifo_depth_gt1_gen.dout_reg[5]_19 ),
        .\fifo_depth_gt1_gen.dout_reg[5]_3 (\fifo_depth_gt1_gen.dout_reg[5]_2 ),
        .\fifo_depth_gt1_gen.dout_reg[5]_4 (\fifo_depth_gt1_gen.dout_reg[5]_3 ),
        .\fifo_depth_gt1_gen.dout_reg[5]_5 (\fifo_depth_gt1_gen.dout_reg[5]_4 ),
        .\fifo_depth_gt1_gen.dout_reg[5]_6 (\fifo_depth_gt1_gen.dout_reg[5]_5 ),
        .\fifo_depth_gt1_gen.dout_reg[5]_7 (\fifo_depth_gt1_gen.dout_reg[5]_6 ),
        .\fifo_depth_gt1_gen.dout_reg[5]_8 (\fifo_depth_gt1_gen.dout_reg[5]_7 ),
        .\fifo_depth_gt1_gen.dout_reg[5]_9 (\fifo_depth_gt1_gen.dout_reg[5]_8 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_0 (\fifo_depth_gt1_gen.dout_reg[6] ),
        .\fifo_depth_gt1_gen.dout_reg[6]_1 (\fifo_depth_gt1_gen.dout_reg[6]_0 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_10 (\fifo_depth_gt1_gen.dout_reg[6]_9 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_11 (\fifo_depth_gt1_gen.dout_reg[6]_10 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_12 (\fifo_depth_gt1_gen.dout_reg[6]_11 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_13 (\fifo_depth_gt1_gen.dout_reg[6]_12 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_14 (\fifo_depth_gt1_gen.dout_reg[6]_13 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_15 (\fifo_depth_gt1_gen.dout_reg[6]_14 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_16 (\fifo_depth_gt1_gen.dout_reg[6]_15 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_17 (\fifo_depth_gt1_gen.dout_reg[6]_16 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_18 (\fifo_depth_gt1_gen.dout_reg[6]_17 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_19 (\fifo_depth_gt1_gen.dout_reg[6]_18 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_2 (\fifo_depth_gt1_gen.dout_reg[6]_1 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_20 (\fifo_depth_gt1_gen.dout_reg[6]_19 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_21 (\fifo_depth_gt1_gen.dout_reg[6]_20 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_22 (\fifo_depth_gt1_gen.dout_reg[6]_21 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_23 (\fifo_depth_gt1_gen.dout_reg[6]_22 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_24 (\fifo_depth_gt1_gen.dout_reg[6]_23 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_25 (\fifo_depth_gt1_gen.dout_reg[6]_24 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_3 (\fifo_depth_gt1_gen.dout_reg[6]_2 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_4 (\fifo_depth_gt1_gen.dout_reg[6]_3 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_5 (\fifo_depth_gt1_gen.dout_reg[6]_4 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_6 (\fifo_depth_gt1_gen.dout_reg[6]_5 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_7 (\fifo_depth_gt1_gen.dout_reg[6]_6 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_8 (\fifo_depth_gt1_gen.dout_reg[6]_7 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_9 (\fifo_depth_gt1_gen.dout_reg[6]_8 ),
        .\fifo_depth_gt1_gen.dout_reg[7]_0 (\fifo_depth_gt1_gen.dout_reg[7] ),
        .\fifo_depth_gt1_gen.dout_reg[7]_1 (\fifo_depth_gt1_gen.dout_reg[7]_0 ),
        .\fifo_depth_gt1_gen.dout_reg[7]_2 (\fifo_depth_gt1_gen.dout_reg[7]_1 ),
        .\fifo_depth_gt1_gen.dout_reg[7]_3 (\fifo_srl_gen.raddr_reg ),
        .\fifo_depth_gt1_gen.dout_reg[7]_4 (\fifo_depth_gt1_gen.dout_reg[7]_2 ),
        .\fifo_depth_gt1_gen.dout_reg[7]_5 (E),
        .\fifo_depth_gt1_gen.empty_n_reg (empty_n),
        .\fifo_depth_gt1_gen.empty_n_reg_0 (\fifo_depth_gt1_gen.empty_n_reg_1 ),
        .\fifo_depth_gt1_gen.empty_n_reg_1 (\fifo_srl_gen.U_ffo_srl_n_109 ),
        .\fifo_depth_gt1_gen.full_n_reg (\fifo_depth_gt1_gen.full_n_i_2__0_n_0 ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0] (\fifo_srl_gen.U_ffo_srl_n_11 ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[4] (\fifo_srl_gen.U_ffo_srl_n_0 ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[4]_0 ({\fifo_srl_gen.U_ffo_srl_n_7 ,\fifo_srl_gen.U_ffo_srl_n_8 ,\fifo_srl_gen.U_ffo_srl_n_9 ,\fifo_srl_gen.U_ffo_srl_n_10 }),
        .\fifo_srl_gen.raddr_reg[3] (\fifo_depth_gt1_gen.empty_n_reg_0 ),
        .\fifo_srl_gen.raddr_reg[3]_0 (\fifo_srl_gen.raddr[3]_i_3_n_0 ),
        .in(in),
        .p_10_in(p_10_in),
        .p_18_in(p_18_in));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_srl_gen.raddr[0]_i_1 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00E0E0E0E0E0E0E0)) 
    \fifo_srl_gen.raddr[3]_i_3 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .I1(\fifo_srl_gen.raddr_reg [2]),
        .I2(E),
        .I3(\data_p2_reg[81] ),
        .I4(ARREADY_Dummy),
        .I5(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .O(\fifo_srl_gen.raddr[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_1 ),
        .D(\fifo_srl_gen.raddr[0]_i_1_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [0]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_1 ),
        .D(\fifo_srl_gen.U_ffo_srl_n_6 ),
        .Q(\fifo_srl_gen.raddr_reg [1]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_1 ),
        .D(\fifo_srl_gen.U_ffo_srl_n_5 ),
        .Q(\fifo_srl_gen.raddr_reg [2]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_1 ),
        .D(\fifo_srl_gen.U_ffo_srl_n_4 ),
        .Q(\fifo_srl_gen.raddr_reg [3]),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \tmp_addr[63]_i_1 
       (.I0(\data_p2_reg[81] ),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(ARREADY_Dummy),
        .I3(if_empty_n),
        .O(tmp_valid_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_load
   (gmem_ARREADY,
    RREADY_Dummy,
    if_full_n,
    tmp_valid_reg_0,
    RBURST_READY_Dummy,
    \bus_wide_gen.data_valid_reg_0 ,
    \bus_wide_gen.data_valid_reg_1 ,
    E,
    \tmp_addr_reg[63]_0 ,
    \tmp_len_reg[17]_0 ,
    \bus_wide_gen.data_buf_reg[7]_0 ,
    ap_rst,
    ap_clk,
    ap_enable_reg_pp0_iter3,
    \fifo_depth_gt1_gen.full_n_reg ,
    ARREADY_Dummy,
    ap_rst_n,
    grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_m_axi_gmem_RREADY,
    gmem_ARADDR1,
    grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_RREADY,
    Q,
    \bus_wide_gen.data_valid_reg_2 ,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    we_0,
    in,
    WEBWE,
    din);
  output gmem_ARREADY;
  output RREADY_Dummy;
  output if_full_n;
  output tmp_valid_reg_0;
  output RBURST_READY_Dummy;
  output \bus_wide_gen.data_valid_reg_0 ;
  output \bus_wide_gen.data_valid_reg_1 ;
  output [0:0]E;
  output [63:0]\tmp_addr_reg[63]_0 ;
  output [1:0]\tmp_len_reg[17]_0 ;
  output [7:0]\bus_wide_gen.data_buf_reg[7]_0 ;
  input ap_rst;
  input ap_clk;
  input ap_enable_reg_pp0_iter3;
  input \fifo_depth_gt1_gen.full_n_reg ;
  input ARREADY_Dummy;
  input ap_rst_n;
  input grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_m_axi_gmem_RREADY;
  input gmem_ARADDR1;
  input grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_RREADY;
  input [0:0]Q;
  input \bus_wide_gen.data_valid_reg_2 ;
  input [1:0]\bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input we_0;
  input [63:0]in;
  input [0:0]WEBWE;
  input [129:0]din;

  wire ARREADY_Dummy;
  wire [6:3]COUNT;
  wire [0:0]E;
  wire [0:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire ap_rst;
  wire ap_rst_n;
  wire [128:0]beat_pack;
  wire beat_valid;
  wire \bus_wide_gen.data_buf1 ;
  wire \bus_wide_gen.data_buf[119]_i_6_n_0 ;
  wire [7:0]\bus_wide_gen.data_buf_reg[7]_0 ;
  wire \bus_wide_gen.data_buf_reg_n_0_[100] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[101] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[102] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[103] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[104] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[105] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[106] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[107] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[108] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[109] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[10] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[110] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[111] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[112] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[113] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[114] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[115] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[116] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[117] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[118] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[119] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[11] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[120] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[121] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[122] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[123] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[124] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[125] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[126] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[127] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[12] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[13] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[14] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[15] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[16] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[17] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[18] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[19] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[20] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[21] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[22] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[23] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[24] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[25] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[26] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[27] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[28] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[29] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[30] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[31] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[32] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[33] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[34] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[35] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[36] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[37] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[38] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[39] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[40] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[41] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[42] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[43] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[44] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[45] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[46] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[47] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[48] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[49] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[50] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[51] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[52] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[53] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[54] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[55] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[56] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[57] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[58] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[59] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[60] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[61] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[62] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[63] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[64] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[65] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[66] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[67] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[68] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[69] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[70] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[71] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[72] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[73] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[74] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[75] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[76] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[77] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[78] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[79] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[80] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[81] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[82] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[83] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[84] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[85] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[86] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[87] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[88] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[89] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[8] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[90] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[91] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[92] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[93] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[94] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[95] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[96] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[97] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[98] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[99] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[9] ;
  wire \bus_wide_gen.data_valid_reg_0 ;
  wire \bus_wide_gen.data_valid_reg_1 ;
  wire \bus_wide_gen.data_valid_reg_2 ;
  wire [3:0]\bus_wide_gen.end_offset ;
  wire \bus_wide_gen.first_beat_reg_n_0 ;
  wire \bus_wide_gen.last_data ;
  wire \bus_wide_gen.offset_valid ;
  wire \bus_wide_gen.rreq_offset_n_0 ;
  wire \bus_wide_gen.rreq_offset_n_10 ;
  wire \bus_wide_gen.rreq_offset_n_100 ;
  wire \bus_wide_gen.rreq_offset_n_101 ;
  wire \bus_wide_gen.rreq_offset_n_102 ;
  wire \bus_wide_gen.rreq_offset_n_11 ;
  wire \bus_wide_gen.rreq_offset_n_12 ;
  wire \bus_wide_gen.rreq_offset_n_13 ;
  wire \bus_wide_gen.rreq_offset_n_14 ;
  wire \bus_wide_gen.rreq_offset_n_15 ;
  wire \bus_wide_gen.rreq_offset_n_16 ;
  wire \bus_wide_gen.rreq_offset_n_17 ;
  wire \bus_wide_gen.rreq_offset_n_18 ;
  wire \bus_wide_gen.rreq_offset_n_19 ;
  wire \bus_wide_gen.rreq_offset_n_20 ;
  wire \bus_wide_gen.rreq_offset_n_21 ;
  wire \bus_wide_gen.rreq_offset_n_22 ;
  wire \bus_wide_gen.rreq_offset_n_23 ;
  wire \bus_wide_gen.rreq_offset_n_24 ;
  wire \bus_wide_gen.rreq_offset_n_25 ;
  wire \bus_wide_gen.rreq_offset_n_26 ;
  wire \bus_wide_gen.rreq_offset_n_27 ;
  wire \bus_wide_gen.rreq_offset_n_28 ;
  wire \bus_wide_gen.rreq_offset_n_29 ;
  wire \bus_wide_gen.rreq_offset_n_30 ;
  wire \bus_wide_gen.rreq_offset_n_31 ;
  wire \bus_wide_gen.rreq_offset_n_32 ;
  wire \bus_wide_gen.rreq_offset_n_33 ;
  wire \bus_wide_gen.rreq_offset_n_34 ;
  wire \bus_wide_gen.rreq_offset_n_35 ;
  wire \bus_wide_gen.rreq_offset_n_36 ;
  wire \bus_wide_gen.rreq_offset_n_37 ;
  wire \bus_wide_gen.rreq_offset_n_38 ;
  wire \bus_wide_gen.rreq_offset_n_39 ;
  wire \bus_wide_gen.rreq_offset_n_40 ;
  wire \bus_wide_gen.rreq_offset_n_41 ;
  wire \bus_wide_gen.rreq_offset_n_42 ;
  wire \bus_wide_gen.rreq_offset_n_43 ;
  wire \bus_wide_gen.rreq_offset_n_44 ;
  wire \bus_wide_gen.rreq_offset_n_45 ;
  wire \bus_wide_gen.rreq_offset_n_46 ;
  wire \bus_wide_gen.rreq_offset_n_47 ;
  wire \bus_wide_gen.rreq_offset_n_48 ;
  wire \bus_wide_gen.rreq_offset_n_49 ;
  wire \bus_wide_gen.rreq_offset_n_50 ;
  wire \bus_wide_gen.rreq_offset_n_51 ;
  wire \bus_wide_gen.rreq_offset_n_52 ;
  wire \bus_wide_gen.rreq_offset_n_53 ;
  wire \bus_wide_gen.rreq_offset_n_54 ;
  wire \bus_wide_gen.rreq_offset_n_55 ;
  wire \bus_wide_gen.rreq_offset_n_56 ;
  wire \bus_wide_gen.rreq_offset_n_57 ;
  wire \bus_wide_gen.rreq_offset_n_58 ;
  wire \bus_wide_gen.rreq_offset_n_59 ;
  wire \bus_wide_gen.rreq_offset_n_60 ;
  wire \bus_wide_gen.rreq_offset_n_61 ;
  wire \bus_wide_gen.rreq_offset_n_62 ;
  wire \bus_wide_gen.rreq_offset_n_63 ;
  wire \bus_wide_gen.rreq_offset_n_64 ;
  wire \bus_wide_gen.rreq_offset_n_65 ;
  wire \bus_wide_gen.rreq_offset_n_66 ;
  wire \bus_wide_gen.rreq_offset_n_67 ;
  wire \bus_wide_gen.rreq_offset_n_68 ;
  wire \bus_wide_gen.rreq_offset_n_69 ;
  wire \bus_wide_gen.rreq_offset_n_70 ;
  wire \bus_wide_gen.rreq_offset_n_71 ;
  wire \bus_wide_gen.rreq_offset_n_72 ;
  wire \bus_wide_gen.rreq_offset_n_73 ;
  wire \bus_wide_gen.rreq_offset_n_74 ;
  wire \bus_wide_gen.rreq_offset_n_75 ;
  wire \bus_wide_gen.rreq_offset_n_76 ;
  wire \bus_wide_gen.rreq_offset_n_77 ;
  wire \bus_wide_gen.rreq_offset_n_78 ;
  wire \bus_wide_gen.rreq_offset_n_79 ;
  wire \bus_wide_gen.rreq_offset_n_8 ;
  wire \bus_wide_gen.rreq_offset_n_80 ;
  wire \bus_wide_gen.rreq_offset_n_81 ;
  wire \bus_wide_gen.rreq_offset_n_82 ;
  wire \bus_wide_gen.rreq_offset_n_83 ;
  wire \bus_wide_gen.rreq_offset_n_84 ;
  wire \bus_wide_gen.rreq_offset_n_85 ;
  wire \bus_wide_gen.rreq_offset_n_86 ;
  wire \bus_wide_gen.rreq_offset_n_87 ;
  wire \bus_wide_gen.rreq_offset_n_88 ;
  wire \bus_wide_gen.rreq_offset_n_89 ;
  wire \bus_wide_gen.rreq_offset_n_9 ;
  wire \bus_wide_gen.rreq_offset_n_90 ;
  wire \bus_wide_gen.rreq_offset_n_91 ;
  wire \bus_wide_gen.rreq_offset_n_92 ;
  wire \bus_wide_gen.rreq_offset_n_93 ;
  wire \bus_wide_gen.rreq_offset_n_95 ;
  wire \bus_wide_gen.rreq_offset_n_98 ;
  wire \bus_wide_gen.rreq_offset_n_99 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_1 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_10 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_100 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_101 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_102 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_103 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_104 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_105 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_106 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_107 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_108 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_109 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_11 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_110 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_111 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_112 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_113 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_114 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_115 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_116 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_117 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_118 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_119 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_12 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_120 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_121 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_122 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_123 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_124 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_125 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_126 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_127 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_128 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_129 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_13 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_130 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_131 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_132 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_133 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_134 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_135 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_136 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_137 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_138 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_139 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_14 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_140 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_141 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_142 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_143 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_144 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_145 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_146 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_147 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_148 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_149 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_15 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_150 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_151 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_152 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_153 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_154 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_155 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_156 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_157 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_158 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_159 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_16 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_160 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_161 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_162 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_163 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_164 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_165 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_166 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_167 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_168 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_169 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_17 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_170 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_171 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_172 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_173 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_174 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_175 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_176 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_177 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_178 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_179 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_18 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_180 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_181 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_182 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_183 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_184 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_185 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_186 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_187 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_188 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_189 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_19 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_190 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_191 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_192 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_193 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_194 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_195 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_196 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_197 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_198 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_199 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_20 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_200 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_201 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_202 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_203 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_204 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_205 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_206 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_207 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_209 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_21 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_210 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_211 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_212 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_213 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_214 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_215 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_216 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_217 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_218 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_219 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_22 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_220 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_221 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_222 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_223 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_225 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_226 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_227 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_228 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_229 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_23 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_230 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_231 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_232 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_233 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_234 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_235 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_238 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_239 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_24 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_25 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_26 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_27 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_28 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_29 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_3 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_30 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_31 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_32 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_33 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_34 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_35 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_36 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_37 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_38 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_39 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_4 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_40 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_41 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_42 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_43 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_44 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_45 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_46 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_47 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_48 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_49 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_5 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_50 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_51 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_52 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_53 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_54 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_55 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_56 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_57 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_58 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_59 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_6 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_60 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_61 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_62 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_63 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_64 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_65 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_66 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_67 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_68 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_69 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_7 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_70 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_71 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_72 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_73 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_74 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_75 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_76 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_77 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_78 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_79 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_8 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_80 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_81 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_82 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_83 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_84 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_85 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_86 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_87 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_88 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_89 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_9 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_90 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_94 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_95 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_96 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_97 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_98 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_99 ;
  wire \bus_wide_gen.split_cnt1 ;
  wire [3:0]\bus_wide_gen.split_cnt_buf_reg ;
  wire [1:0]\bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire [128:128]\bus_wide_gen.tmp_rdata_pack ;
  wire \bus_wide_gen.tmp_rvalid ;
  wire [129:0]din;
  wire \fifo_depth_gt1_gen.full_n_reg ;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_2;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_3;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_4;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_5;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_6;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_67;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_8;
  wire fifo_rreq_n_9;
  wire gmem_ARADDR1;
  wire gmem_ARREADY;
  wire grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_RREADY;
  wire grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_m_axi_gmem_RREADY;
  wire if_empty_n;
  wire if_full_n;
  wire if_read13_out;
  wire [63:0]in;
  wire load_p2;
  wire next_beat;
  wire p_10_in;
  wire p_18_in;
  wire p_19_in;
  wire [3:2]plusOp;
  wire re;
  wire ready_for_outstanding;
  wire [63:0]\tmp_addr_reg[63]_0 ;
  wire [1:0]\tmp_len_reg[17]_0 ;
  wire tmp_valid_reg_0;
  wire we_0;

  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[0]_i_3 
       (.I0(\bus_wide_gen.data_valid_reg_0 ),
        .I1(ap_enable_reg_pp0_iter3),
        .O(\bus_wide_gen.data_valid_reg_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_fifo__parameterized1 buff_rdata
       (.E(load_p2),
        .Q(Q),
        .RREADY_Dummy(RREADY_Dummy),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .din(din),
        .dout(beat_pack),
        .next_beat(next_beat),
        .ready_for_outstanding(ready_for_outstanding));
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_wide_gen.data_buf[119]_i_6 
       (.I0(\bus_wide_gen.split_cnt_buf_reg [1]),
        .I1(\bus_wide_gen.split_cnt_buf_reg [0]),
        .I2(\bus_wide_gen.split_cnt_buf_reg [3]),
        .I3(\bus_wide_gen.split_cnt_buf_reg [2]),
        .O(\bus_wide_gen.data_buf[119]_i_6_n_0 ));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rreq_offset_n_26 ),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[100] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_114 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[100] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[101] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_113 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[101] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[102] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_112 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[102] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[103] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_111 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[103] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[104] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_110 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[104] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[105] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_109 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[105] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[106] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_108 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[106] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[107] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_107 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[107] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[108] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_106 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[108] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[109] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_105 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[109] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_204 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[110] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_104 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[110] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[111] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_103 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[111] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[112] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_102 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[112] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[113] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_101 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[113] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[114] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_100 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[114] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[115] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_99 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[115] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[116] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_98 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[116] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[117] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_97 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[117] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[118] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_96 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[118] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[119] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_95 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[119] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_203 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[120] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_10 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[120] ),
        .R(\bus_wide_gen.rs_tmp_rdata_n_239 ));
  FDRE \bus_wide_gen.data_buf_reg[121] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_9 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[121] ),
        .R(\bus_wide_gen.rs_tmp_rdata_n_239 ));
  FDRE \bus_wide_gen.data_buf_reg[122] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_8 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[122] ),
        .R(\bus_wide_gen.rs_tmp_rdata_n_239 ));
  FDRE \bus_wide_gen.data_buf_reg[123] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_7 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[123] ),
        .R(\bus_wide_gen.rs_tmp_rdata_n_239 ));
  FDRE \bus_wide_gen.data_buf_reg[124] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_6 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[124] ),
        .R(\bus_wide_gen.rs_tmp_rdata_n_239 ));
  FDRE \bus_wide_gen.data_buf_reg[125] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_5 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[125] ),
        .R(\bus_wide_gen.rs_tmp_rdata_n_239 ));
  FDRE \bus_wide_gen.data_buf_reg[126] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_4 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[126] ),
        .R(\bus_wide_gen.rs_tmp_rdata_n_239 ));
  FDRE \bus_wide_gen.data_buf_reg[127] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_3 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[127] ),
        .R(\bus_wide_gen.rs_tmp_rdata_n_239 ));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_202 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_201 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_200 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_199 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_198 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_197 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_196 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_195 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rreq_offset_n_25 ),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_194 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_193 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_192 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_191 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_190 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_189 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_188 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_187 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_186 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_185 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rreq_offset_n_24 ),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_184 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_183 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[32] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_182 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[33] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_181 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[34] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_180 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[35] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_179 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[36] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_178 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[37] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_177 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[38] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_176 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[39] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_175 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rreq_offset_n_23 ),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[40] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_174 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[41] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_173 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[42] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_172 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[43] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_171 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[44] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_170 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[45] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_169 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[46] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_168 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[47] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_167 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[48] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_166 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[49] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_165 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rreq_offset_n_22 ),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[50] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_164 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[51] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_163 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[52] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_162 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[53] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_161 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[54] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_160 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[55] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_159 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[56] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_158 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[57] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_157 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[58] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_156 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[59] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_155 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rreq_offset_n_21 ),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[60] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_154 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[61] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_153 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[62] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_152 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[63] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_151 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[64] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_150 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[65] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_149 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[66] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_148 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[66] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[67] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_147 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[67] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[68] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_146 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[68] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[69] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_145 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[69] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rreq_offset_n_20 ),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[70] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_144 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[70] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[71] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_143 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[71] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[72] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_142 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[72] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[73] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_141 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[73] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[74] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_140 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[74] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[75] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_139 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[75] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[76] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_138 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[76] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[77] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_137 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[77] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[78] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_136 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[78] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[79] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_135 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[79] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rreq_offset_n_19 ),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[80] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_134 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[80] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[81] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_133 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[81] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[82] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_132 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[82] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[83] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_131 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[83] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[84] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_130 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[84] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[85] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_129 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[85] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[86] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_128 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[86] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[87] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_127 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[87] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[88] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_126 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[88] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[89] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_125 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[89] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_206 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[90] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_124 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[90] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[91] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_123 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[91] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[92] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_122 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[92] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[93] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_121 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[93] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[94] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_120 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[94] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[95] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_119 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[95] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[96] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_118 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[96] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[97] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_117 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[97] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[98] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_116 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[98] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[99] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_115 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[99] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .D(\bus_wide_gen.rs_tmp_rdata_n_205 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.rs_tmp_rdata_n_238 ),
        .Q(\bus_wide_gen.data_valid_reg_0 ),
        .R(ap_rst));
  FDRE \bus_wide_gen.first_beat_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.rs_tmp_rdata_n_1 ),
        .Q(\bus_wide_gen.first_beat_reg_n_0 ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_fifo__parameterized3 \bus_wide_gen.rreq_offset 
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D({\bus_wide_gen.rreq_offset_n_19 ,\bus_wide_gen.rreq_offset_n_20 ,\bus_wide_gen.rreq_offset_n_21 ,\bus_wide_gen.rreq_offset_n_22 ,\bus_wide_gen.rreq_offset_n_23 ,\bus_wide_gen.rreq_offset_n_24 ,\bus_wide_gen.rreq_offset_n_25 ,\bus_wide_gen.rreq_offset_n_26 }),
        .E(re),
        .Q({\bus_wide_gen.tmp_rdata_pack ,\bus_wide_gen.rs_tmp_rdata_n_3 ,\bus_wide_gen.rs_tmp_rdata_n_4 ,\bus_wide_gen.rs_tmp_rdata_n_5 ,\bus_wide_gen.rs_tmp_rdata_n_6 ,\bus_wide_gen.rs_tmp_rdata_n_7 ,\bus_wide_gen.rs_tmp_rdata_n_8 ,\bus_wide_gen.rs_tmp_rdata_n_9 ,\bus_wide_gen.rs_tmp_rdata_n_10 ,\bus_wide_gen.rs_tmp_rdata_n_11 ,\bus_wide_gen.rs_tmp_rdata_n_12 ,\bus_wide_gen.rs_tmp_rdata_n_13 ,\bus_wide_gen.rs_tmp_rdata_n_14 ,\bus_wide_gen.rs_tmp_rdata_n_15 ,\bus_wide_gen.rs_tmp_rdata_n_16 ,\bus_wide_gen.rs_tmp_rdata_n_17 ,\bus_wide_gen.rs_tmp_rdata_n_18 ,\bus_wide_gen.rs_tmp_rdata_n_19 ,\bus_wide_gen.rs_tmp_rdata_n_20 ,\bus_wide_gen.rs_tmp_rdata_n_21 ,\bus_wide_gen.rs_tmp_rdata_n_22 ,\bus_wide_gen.rs_tmp_rdata_n_23 ,\bus_wide_gen.rs_tmp_rdata_n_24 ,\bus_wide_gen.rs_tmp_rdata_n_25 ,\bus_wide_gen.rs_tmp_rdata_n_26 ,\bus_wide_gen.rs_tmp_rdata_n_27 ,\bus_wide_gen.rs_tmp_rdata_n_28 ,\bus_wide_gen.rs_tmp_rdata_n_29 ,\bus_wide_gen.rs_tmp_rdata_n_30 ,\bus_wide_gen.rs_tmp_rdata_n_31 ,\bus_wide_gen.rs_tmp_rdata_n_32 ,\bus_wide_gen.rs_tmp_rdata_n_33 ,\bus_wide_gen.rs_tmp_rdata_n_34 ,\bus_wide_gen.rs_tmp_rdata_n_35 ,\bus_wide_gen.rs_tmp_rdata_n_36 ,\bus_wide_gen.rs_tmp_rdata_n_37 ,\bus_wide_gen.rs_tmp_rdata_n_38 ,\bus_wide_gen.rs_tmp_rdata_n_39 ,\bus_wide_gen.rs_tmp_rdata_n_40 ,\bus_wide_gen.rs_tmp_rdata_n_41 ,\bus_wide_gen.rs_tmp_rdata_n_42 ,\bus_wide_gen.rs_tmp_rdata_n_43 ,\bus_wide_gen.rs_tmp_rdata_n_44 ,\bus_wide_gen.rs_tmp_rdata_n_45 ,\bus_wide_gen.rs_tmp_rdata_n_46 ,\bus_wide_gen.rs_tmp_rdata_n_47 ,\bus_wide_gen.rs_tmp_rdata_n_48 ,\bus_wide_gen.rs_tmp_rdata_n_49 ,\bus_wide_gen.rs_tmp_rdata_n_50 ,\bus_wide_gen.rs_tmp_rdata_n_51 ,\bus_wide_gen.rs_tmp_rdata_n_52 ,\bus_wide_gen.rs_tmp_rdata_n_53 ,\bus_wide_gen.rs_tmp_rdata_n_54 ,\bus_wide_gen.rs_tmp_rdata_n_55 ,\bus_wide_gen.rs_tmp_rdata_n_56 ,\bus_wide_gen.rs_tmp_rdata_n_57 ,\bus_wide_gen.rs_tmp_rdata_n_58 ,\bus_wide_gen.rs_tmp_rdata_n_59 ,\bus_wide_gen.rs_tmp_rdata_n_60 ,\bus_wide_gen.rs_tmp_rdata_n_61 ,\bus_wide_gen.rs_tmp_rdata_n_62 ,\bus_wide_gen.rs_tmp_rdata_n_63 ,\bus_wide_gen.rs_tmp_rdata_n_64 ,\bus_wide_gen.rs_tmp_rdata_n_65 ,\bus_wide_gen.rs_tmp_rdata_n_66 ,\bus_wide_gen.rs_tmp_rdata_n_67 ,\bus_wide_gen.rs_tmp_rdata_n_68 ,\bus_wide_gen.rs_tmp_rdata_n_69 ,\bus_wide_gen.rs_tmp_rdata_n_70 ,\bus_wide_gen.rs_tmp_rdata_n_71 ,\bus_wide_gen.rs_tmp_rdata_n_72 ,\bus_wide_gen.rs_tmp_rdata_n_73 ,\bus_wide_gen.rs_tmp_rdata_n_74 ,\bus_wide_gen.rs_tmp_rdata_n_75 ,\bus_wide_gen.rs_tmp_rdata_n_76 ,\bus_wide_gen.rs_tmp_rdata_n_77 ,\bus_wide_gen.rs_tmp_rdata_n_78 ,\bus_wide_gen.rs_tmp_rdata_n_79 ,\bus_wide_gen.rs_tmp_rdata_n_80 ,\bus_wide_gen.rs_tmp_rdata_n_81 ,\bus_wide_gen.rs_tmp_rdata_n_82 ,\bus_wide_gen.rs_tmp_rdata_n_83 ,\bus_wide_gen.rs_tmp_rdata_n_84 ,\bus_wide_gen.rs_tmp_rdata_n_85 ,\bus_wide_gen.rs_tmp_rdata_n_86 ,\bus_wide_gen.rs_tmp_rdata_n_87 ,\bus_wide_gen.rs_tmp_rdata_n_88 ,\bus_wide_gen.rs_tmp_rdata_n_89 ,\bus_wide_gen.rs_tmp_rdata_n_90 }),
        .SR(\bus_wide_gen.rreq_offset_n_102 ),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.data_buf1 (\bus_wide_gen.data_buf1 ),
        .\bus_wide_gen.data_buf[10]_i_4 (\bus_wide_gen.rs_tmp_rdata_n_218 ),
        .\bus_wide_gen.data_buf[11]_i_4 (\bus_wide_gen.rs_tmp_rdata_n_219 ),
        .\bus_wide_gen.data_buf[12]_i_4 (\bus_wide_gen.rs_tmp_rdata_n_220 ),
        .\bus_wide_gen.data_buf[13]_i_4 (\bus_wide_gen.rs_tmp_rdata_n_221 ),
        .\bus_wide_gen.data_buf[14]_i_4 (\bus_wide_gen.rs_tmp_rdata_n_222 ),
        .\bus_wide_gen.data_buf[15]_i_4 (\bus_wide_gen.rs_tmp_rdata_n_223 ),
        .\bus_wide_gen.data_buf[8]_i_4 (\bus_wide_gen.rs_tmp_rdata_n_216 ),
        .\bus_wide_gen.data_buf[9]_i_4 (\bus_wide_gen.rs_tmp_rdata_n_217 ),
        .\bus_wide_gen.data_buf_reg[0] (\bus_wide_gen.rs_tmp_rdata_n_207 ),
        .\bus_wide_gen.data_buf_reg[0]_0 (\bus_wide_gen.rs_tmp_rdata_n_225 ),
        .\bus_wide_gen.data_buf_reg[16] (\bus_wide_gen.first_beat_reg_n_0 ),
        .\bus_wide_gen.data_buf_reg[1] (\bus_wide_gen.rs_tmp_rdata_n_209 ),
        .\bus_wide_gen.data_buf_reg[1]_0 (\bus_wide_gen.rs_tmp_rdata_n_227 ),
        .\bus_wide_gen.data_buf_reg[2] (\bus_wide_gen.rs_tmp_rdata_n_210 ),
        .\bus_wide_gen.data_buf_reg[2]_0 (\bus_wide_gen.rs_tmp_rdata_n_228 ),
        .\bus_wide_gen.data_buf_reg[3] (\bus_wide_gen.rs_tmp_rdata_n_211 ),
        .\bus_wide_gen.data_buf_reg[3]_0 (\bus_wide_gen.rs_tmp_rdata_n_229 ),
        .\bus_wide_gen.data_buf_reg[4] (\bus_wide_gen.rs_tmp_rdata_n_212 ),
        .\bus_wide_gen.data_buf_reg[4]_0 (\bus_wide_gen.rs_tmp_rdata_n_230 ),
        .\bus_wide_gen.data_buf_reg[5] (\bus_wide_gen.rs_tmp_rdata_n_213 ),
        .\bus_wide_gen.data_buf_reg[5]_0 (\bus_wide_gen.rs_tmp_rdata_n_231 ),
        .\bus_wide_gen.data_buf_reg[6] (\bus_wide_gen.rs_tmp_rdata_n_214 ),
        .\bus_wide_gen.data_buf_reg[6]_0 (\bus_wide_gen.rs_tmp_rdata_n_232 ),
        .\bus_wide_gen.data_buf_reg[7] (\bus_wide_gen.rs_tmp_rdata_n_215 ),
        .\bus_wide_gen.data_buf_reg[7]_0 (\bus_wide_gen.rs_tmp_rdata_n_233 ),
        .\bus_wide_gen.data_buf_reg[96] (\bus_wide_gen.rs_tmp_rdata_n_234 ),
        .\bus_wide_gen.last_data (\bus_wide_gen.last_data ),
        .\bus_wide_gen.offset_valid (\bus_wide_gen.offset_valid ),
        .\bus_wide_gen.split_cnt1 (\bus_wide_gen.split_cnt1 ),
        .\bus_wide_gen.split_cnt_buf_reg[3] (\bus_wide_gen.split_cnt_buf_reg ),
        .\data_p1_reg[100] (\bus_wide_gen.rreq_offset_n_54 ),
        .\data_p1_reg[101] (\bus_wide_gen.rreq_offset_n_56 ),
        .\data_p1_reg[102] (\bus_wide_gen.rreq_offset_n_58 ),
        .\data_p1_reg[103] (\bus_wide_gen.rreq_offset_n_60 ),
        .\data_p1_reg[104] (\bus_wide_gen.rreq_offset_n_28 ),
        .\data_p1_reg[105] (\bus_wide_gen.rreq_offset_n_31 ),
        .\data_p1_reg[106] (\bus_wide_gen.rreq_offset_n_33 ),
        .\data_p1_reg[107] (\bus_wide_gen.rreq_offset_n_35 ),
        .\data_p1_reg[108] (\bus_wide_gen.rreq_offset_n_37 ),
        .\data_p1_reg[109] (\bus_wide_gen.rreq_offset_n_39 ),
        .\data_p1_reg[110] (\bus_wide_gen.rreq_offset_n_41 ),
        .\data_p1_reg[111] (\bus_wide_gen.rreq_offset_n_43 ),
        .\data_p1_reg[96] (\bus_wide_gen.rreq_offset_n_45 ),
        .\data_p1_reg[97] (\bus_wide_gen.rreq_offset_n_48 ),
        .\data_p1_reg[98] (\bus_wide_gen.rreq_offset_n_50 ),
        .\data_p1_reg[99] (\bus_wide_gen.rreq_offset_n_52 ),
        .\data_p2_reg[81] (tmp_valid_reg_0),
        .dout_vld_reg_0(\bus_wide_gen.tmp_rvalid ),
        .dout_vld_reg_1(\bus_wide_gen.rs_tmp_rdata_n_94 ),
        .\fifo_depth_gt1_gen.dout_reg[3] (\bus_wide_gen.rreq_offset_n_10 ),
        .\fifo_depth_gt1_gen.dout_reg[4] (\bus_wide_gen.rreq_offset_n_11 ),
        .\fifo_depth_gt1_gen.dout_reg[4]_0 (\bus_wide_gen.rreq_offset_n_12 ),
        .\fifo_depth_gt1_gen.dout_reg[4]_1 (\bus_wide_gen.rreq_offset_n_13 ),
        .\fifo_depth_gt1_gen.dout_reg[4]_10 (\bus_wide_gen.rreq_offset_n_81 ),
        .\fifo_depth_gt1_gen.dout_reg[4]_11 (\bus_wide_gen.rreq_offset_n_92 ),
        .\fifo_depth_gt1_gen.dout_reg[4]_2 (\bus_wide_gen.rreq_offset_n_14 ),
        .\fifo_depth_gt1_gen.dout_reg[4]_3 (\bus_wide_gen.rreq_offset_n_15 ),
        .\fifo_depth_gt1_gen.dout_reg[4]_4 (\bus_wide_gen.rreq_offset_n_16 ),
        .\fifo_depth_gt1_gen.dout_reg[4]_5 (\bus_wide_gen.rreq_offset_n_17 ),
        .\fifo_depth_gt1_gen.dout_reg[4]_6 (\bus_wide_gen.rreq_offset_n_18 ),
        .\fifo_depth_gt1_gen.dout_reg[4]_7 (\bus_wide_gen.rreq_offset_n_70 ),
        .\fifo_depth_gt1_gen.dout_reg[4]_8 (\bus_wide_gen.rreq_offset_n_71 ),
        .\fifo_depth_gt1_gen.dout_reg[4]_9 (\bus_wide_gen.rreq_offset_n_80 ),
        .\fifo_depth_gt1_gen.dout_reg[5] (\bus_wide_gen.rreq_offset_n_27 ),
        .\fifo_depth_gt1_gen.dout_reg[5]_0 (\bus_wide_gen.rreq_offset_n_29 ),
        .\fifo_depth_gt1_gen.dout_reg[5]_1 (\bus_wide_gen.rreq_offset_n_32 ),
        .\fifo_depth_gt1_gen.dout_reg[5]_10 (\bus_wide_gen.rreq_offset_n_51 ),
        .\fifo_depth_gt1_gen.dout_reg[5]_11 (\bus_wide_gen.rreq_offset_n_53 ),
        .\fifo_depth_gt1_gen.dout_reg[5]_12 (\bus_wide_gen.rreq_offset_n_55 ),
        .\fifo_depth_gt1_gen.dout_reg[5]_13 (\bus_wide_gen.rreq_offset_n_57 ),
        .\fifo_depth_gt1_gen.dout_reg[5]_14 (\bus_wide_gen.rreq_offset_n_59 ),
        .\fifo_depth_gt1_gen.dout_reg[5]_15 (\bus_wide_gen.rreq_offset_n_61 ),
        .\fifo_depth_gt1_gen.dout_reg[5]_16 (\bus_wide_gen.rreq_offset_n_90 ),
        .\fifo_depth_gt1_gen.dout_reg[5]_17 (\bus_wide_gen.rreq_offset_n_91 ),
        .\fifo_depth_gt1_gen.dout_reg[5]_18 (\bus_wide_gen.rreq_offset_n_93 ),
        .\fifo_depth_gt1_gen.dout_reg[5]_19 (\bus_wide_gen.rreq_offset_n_100 ),
        .\fifo_depth_gt1_gen.dout_reg[5]_2 (\bus_wide_gen.rreq_offset_n_34 ),
        .\fifo_depth_gt1_gen.dout_reg[5]_3 (\bus_wide_gen.rreq_offset_n_36 ),
        .\fifo_depth_gt1_gen.dout_reg[5]_4 (\bus_wide_gen.rreq_offset_n_38 ),
        .\fifo_depth_gt1_gen.dout_reg[5]_5 (\bus_wide_gen.rreq_offset_n_40 ),
        .\fifo_depth_gt1_gen.dout_reg[5]_6 (\bus_wide_gen.rreq_offset_n_42 ),
        .\fifo_depth_gt1_gen.dout_reg[5]_7 (\bus_wide_gen.rreq_offset_n_44 ),
        .\fifo_depth_gt1_gen.dout_reg[5]_8 (\bus_wide_gen.rreq_offset_n_47 ),
        .\fifo_depth_gt1_gen.dout_reg[5]_9 (\bus_wide_gen.rreq_offset_n_49 ),
        .\fifo_depth_gt1_gen.dout_reg[6] (\bus_wide_gen.rreq_offset_n_30 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_0 (\bus_wide_gen.rreq_offset_n_62 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_1 (\bus_wide_gen.rreq_offset_n_63 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_10 (\bus_wide_gen.rreq_offset_n_74 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_11 (\bus_wide_gen.rreq_offset_n_75 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_12 (\bus_wide_gen.rreq_offset_n_76 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_13 (\bus_wide_gen.rreq_offset_n_77 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_14 (\bus_wide_gen.rreq_offset_n_78 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_15 (\bus_wide_gen.rreq_offset_n_79 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_16 (\bus_wide_gen.rreq_offset_n_82 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_17 (\bus_wide_gen.rreq_offset_n_83 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_18 (\bus_wide_gen.rreq_offset_n_84 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_19 (\bus_wide_gen.rreq_offset_n_85 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_2 (\bus_wide_gen.rreq_offset_n_64 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_20 (\bus_wide_gen.rreq_offset_n_86 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_21 (\bus_wide_gen.rreq_offset_n_87 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_22 (\bus_wide_gen.rreq_offset_n_88 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_23 (\bus_wide_gen.rreq_offset_n_89 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_24 ({plusOp,\bus_wide_gen.rreq_offset_n_98 ,\bus_wide_gen.rreq_offset_n_99 }),
        .\fifo_depth_gt1_gen.dout_reg[6]_3 (\bus_wide_gen.rreq_offset_n_65 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_4 (\bus_wide_gen.rreq_offset_n_66 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_5 (\bus_wide_gen.rreq_offset_n_67 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_6 (\bus_wide_gen.rreq_offset_n_68 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_7 (\bus_wide_gen.rreq_offset_n_69 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_8 (\bus_wide_gen.rreq_offset_n_72 ),
        .\fifo_depth_gt1_gen.dout_reg[6]_9 (\bus_wide_gen.rreq_offset_n_73 ),
        .\fifo_depth_gt1_gen.dout_reg[7] ({COUNT,\bus_wide_gen.rreq_offset_n_8 ,\bus_wide_gen.rreq_offset_n_9 }),
        .\fifo_depth_gt1_gen.dout_reg[7]_0 (\bus_wide_gen.rreq_offset_n_46 ),
        .\fifo_depth_gt1_gen.dout_reg[7]_1 (\bus_wide_gen.rreq_offset_n_101 ),
        .\fifo_depth_gt1_gen.dout_reg[7]_2 (\bus_wide_gen.rs_tmp_rdata_n_226 ),
        .\fifo_depth_gt1_gen.empty_n_reg_0 (\bus_wide_gen.rreq_offset_n_0 ),
        .\fifo_depth_gt1_gen.empty_n_reg_1 (\bus_wide_gen.rreq_offset_n_95 ),
        .\fifo_depth_gt1_gen.full_n_reg_0 (if_full_n),
        .if_empty_n(if_empty_n),
        .in({\tmp_addr_reg[63]_0 [3:0],\bus_wide_gen.end_offset }),
        .p_10_in(p_10_in),
        .p_18_in(p_18_in),
        .p_19_in(p_19_in),
        .tmp_valid_reg(if_read13_out),
        .tmp_valid_reg_0(E));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_reg_slice \bus_wide_gen.rs_tmp_rdata 
       (.D({\bus_wide_gen.rs_tmp_rdata_n_95 ,\bus_wide_gen.rs_tmp_rdata_n_96 ,\bus_wide_gen.rs_tmp_rdata_n_97 ,\bus_wide_gen.rs_tmp_rdata_n_98 ,\bus_wide_gen.rs_tmp_rdata_n_99 ,\bus_wide_gen.rs_tmp_rdata_n_100 ,\bus_wide_gen.rs_tmp_rdata_n_101 ,\bus_wide_gen.rs_tmp_rdata_n_102 ,\bus_wide_gen.rs_tmp_rdata_n_103 ,\bus_wide_gen.rs_tmp_rdata_n_104 ,\bus_wide_gen.rs_tmp_rdata_n_105 ,\bus_wide_gen.rs_tmp_rdata_n_106 ,\bus_wide_gen.rs_tmp_rdata_n_107 ,\bus_wide_gen.rs_tmp_rdata_n_108 ,\bus_wide_gen.rs_tmp_rdata_n_109 ,\bus_wide_gen.rs_tmp_rdata_n_110 ,\bus_wide_gen.rs_tmp_rdata_n_111 ,\bus_wide_gen.rs_tmp_rdata_n_112 ,\bus_wide_gen.rs_tmp_rdata_n_113 ,\bus_wide_gen.rs_tmp_rdata_n_114 ,\bus_wide_gen.rs_tmp_rdata_n_115 ,\bus_wide_gen.rs_tmp_rdata_n_116 ,\bus_wide_gen.rs_tmp_rdata_n_117 ,\bus_wide_gen.rs_tmp_rdata_n_118 ,\bus_wide_gen.rs_tmp_rdata_n_119 ,\bus_wide_gen.rs_tmp_rdata_n_120 ,\bus_wide_gen.rs_tmp_rdata_n_121 ,\bus_wide_gen.rs_tmp_rdata_n_122 ,\bus_wide_gen.rs_tmp_rdata_n_123 ,\bus_wide_gen.rs_tmp_rdata_n_124 ,\bus_wide_gen.rs_tmp_rdata_n_125 ,\bus_wide_gen.rs_tmp_rdata_n_126 ,\bus_wide_gen.rs_tmp_rdata_n_127 ,\bus_wide_gen.rs_tmp_rdata_n_128 ,\bus_wide_gen.rs_tmp_rdata_n_129 ,\bus_wide_gen.rs_tmp_rdata_n_130 ,\bus_wide_gen.rs_tmp_rdata_n_131 ,\bus_wide_gen.rs_tmp_rdata_n_132 ,\bus_wide_gen.rs_tmp_rdata_n_133 ,\bus_wide_gen.rs_tmp_rdata_n_134 ,\bus_wide_gen.rs_tmp_rdata_n_135 ,\bus_wide_gen.rs_tmp_rdata_n_136 ,\bus_wide_gen.rs_tmp_rdata_n_137 ,\bus_wide_gen.rs_tmp_rdata_n_138 ,\bus_wide_gen.rs_tmp_rdata_n_139 ,\bus_wide_gen.rs_tmp_rdata_n_140 ,\bus_wide_gen.rs_tmp_rdata_n_141 ,\bus_wide_gen.rs_tmp_rdata_n_142 ,\bus_wide_gen.rs_tmp_rdata_n_143 ,\bus_wide_gen.rs_tmp_rdata_n_144 ,\bus_wide_gen.rs_tmp_rdata_n_145 ,\bus_wide_gen.rs_tmp_rdata_n_146 ,\bus_wide_gen.rs_tmp_rdata_n_147 ,\bus_wide_gen.rs_tmp_rdata_n_148 ,\bus_wide_gen.rs_tmp_rdata_n_149 ,\bus_wide_gen.rs_tmp_rdata_n_150 ,\bus_wide_gen.rs_tmp_rdata_n_151 ,\bus_wide_gen.rs_tmp_rdata_n_152 ,\bus_wide_gen.rs_tmp_rdata_n_153 ,\bus_wide_gen.rs_tmp_rdata_n_154 ,\bus_wide_gen.rs_tmp_rdata_n_155 ,\bus_wide_gen.rs_tmp_rdata_n_156 ,\bus_wide_gen.rs_tmp_rdata_n_157 ,\bus_wide_gen.rs_tmp_rdata_n_158 ,\bus_wide_gen.rs_tmp_rdata_n_159 ,\bus_wide_gen.rs_tmp_rdata_n_160 ,\bus_wide_gen.rs_tmp_rdata_n_161 ,\bus_wide_gen.rs_tmp_rdata_n_162 ,\bus_wide_gen.rs_tmp_rdata_n_163 ,\bus_wide_gen.rs_tmp_rdata_n_164 ,\bus_wide_gen.rs_tmp_rdata_n_165 ,\bus_wide_gen.rs_tmp_rdata_n_166 ,\bus_wide_gen.rs_tmp_rdata_n_167 ,\bus_wide_gen.rs_tmp_rdata_n_168 ,\bus_wide_gen.rs_tmp_rdata_n_169 ,\bus_wide_gen.rs_tmp_rdata_n_170 ,\bus_wide_gen.rs_tmp_rdata_n_171 ,\bus_wide_gen.rs_tmp_rdata_n_172 ,\bus_wide_gen.rs_tmp_rdata_n_173 ,\bus_wide_gen.rs_tmp_rdata_n_174 ,\bus_wide_gen.rs_tmp_rdata_n_175 ,\bus_wide_gen.rs_tmp_rdata_n_176 ,\bus_wide_gen.rs_tmp_rdata_n_177 ,\bus_wide_gen.rs_tmp_rdata_n_178 ,\bus_wide_gen.rs_tmp_rdata_n_179 ,\bus_wide_gen.rs_tmp_rdata_n_180 ,\bus_wide_gen.rs_tmp_rdata_n_181 ,\bus_wide_gen.rs_tmp_rdata_n_182 ,\bus_wide_gen.rs_tmp_rdata_n_183 ,\bus_wide_gen.rs_tmp_rdata_n_184 ,\bus_wide_gen.rs_tmp_rdata_n_185 ,\bus_wide_gen.rs_tmp_rdata_n_186 ,\bus_wide_gen.rs_tmp_rdata_n_187 ,\bus_wide_gen.rs_tmp_rdata_n_188 ,\bus_wide_gen.rs_tmp_rdata_n_189 ,\bus_wide_gen.rs_tmp_rdata_n_190 ,\bus_wide_gen.rs_tmp_rdata_n_191 ,\bus_wide_gen.rs_tmp_rdata_n_192 ,\bus_wide_gen.rs_tmp_rdata_n_193 ,\bus_wide_gen.rs_tmp_rdata_n_194 ,\bus_wide_gen.rs_tmp_rdata_n_195 ,\bus_wide_gen.rs_tmp_rdata_n_196 ,\bus_wide_gen.rs_tmp_rdata_n_197 ,\bus_wide_gen.rs_tmp_rdata_n_198 ,\bus_wide_gen.rs_tmp_rdata_n_199 ,\bus_wide_gen.rs_tmp_rdata_n_200 ,\bus_wide_gen.rs_tmp_rdata_n_201 ,\bus_wide_gen.rs_tmp_rdata_n_202 ,\bus_wide_gen.rs_tmp_rdata_n_203 ,\bus_wide_gen.rs_tmp_rdata_n_204 ,\bus_wide_gen.rs_tmp_rdata_n_205 ,\bus_wide_gen.rs_tmp_rdata_n_206 }),
        .E(re),
        .Q({\bus_wide_gen.tmp_rdata_pack ,\bus_wide_gen.rs_tmp_rdata_n_3 ,\bus_wide_gen.rs_tmp_rdata_n_4 ,\bus_wide_gen.rs_tmp_rdata_n_5 ,\bus_wide_gen.rs_tmp_rdata_n_6 ,\bus_wide_gen.rs_tmp_rdata_n_7 ,\bus_wide_gen.rs_tmp_rdata_n_8 ,\bus_wide_gen.rs_tmp_rdata_n_9 ,\bus_wide_gen.rs_tmp_rdata_n_10 ,\bus_wide_gen.rs_tmp_rdata_n_11 ,\bus_wide_gen.rs_tmp_rdata_n_12 ,\bus_wide_gen.rs_tmp_rdata_n_13 ,\bus_wide_gen.rs_tmp_rdata_n_14 ,\bus_wide_gen.rs_tmp_rdata_n_15 ,\bus_wide_gen.rs_tmp_rdata_n_16 ,\bus_wide_gen.rs_tmp_rdata_n_17 ,\bus_wide_gen.rs_tmp_rdata_n_18 ,\bus_wide_gen.rs_tmp_rdata_n_19 ,\bus_wide_gen.rs_tmp_rdata_n_20 ,\bus_wide_gen.rs_tmp_rdata_n_21 ,\bus_wide_gen.rs_tmp_rdata_n_22 ,\bus_wide_gen.rs_tmp_rdata_n_23 ,\bus_wide_gen.rs_tmp_rdata_n_24 ,\bus_wide_gen.rs_tmp_rdata_n_25 ,\bus_wide_gen.rs_tmp_rdata_n_26 ,\bus_wide_gen.rs_tmp_rdata_n_27 ,\bus_wide_gen.rs_tmp_rdata_n_28 ,\bus_wide_gen.rs_tmp_rdata_n_29 ,\bus_wide_gen.rs_tmp_rdata_n_30 ,\bus_wide_gen.rs_tmp_rdata_n_31 ,\bus_wide_gen.rs_tmp_rdata_n_32 ,\bus_wide_gen.rs_tmp_rdata_n_33 ,\bus_wide_gen.rs_tmp_rdata_n_34 ,\bus_wide_gen.rs_tmp_rdata_n_35 ,\bus_wide_gen.rs_tmp_rdata_n_36 ,\bus_wide_gen.rs_tmp_rdata_n_37 ,\bus_wide_gen.rs_tmp_rdata_n_38 ,\bus_wide_gen.rs_tmp_rdata_n_39 ,\bus_wide_gen.rs_tmp_rdata_n_40 ,\bus_wide_gen.rs_tmp_rdata_n_41 ,\bus_wide_gen.rs_tmp_rdata_n_42 ,\bus_wide_gen.rs_tmp_rdata_n_43 ,\bus_wide_gen.rs_tmp_rdata_n_44 ,\bus_wide_gen.rs_tmp_rdata_n_45 ,\bus_wide_gen.rs_tmp_rdata_n_46 ,\bus_wide_gen.rs_tmp_rdata_n_47 ,\bus_wide_gen.rs_tmp_rdata_n_48 ,\bus_wide_gen.rs_tmp_rdata_n_49 ,\bus_wide_gen.rs_tmp_rdata_n_50 ,\bus_wide_gen.rs_tmp_rdata_n_51 ,\bus_wide_gen.rs_tmp_rdata_n_52 ,\bus_wide_gen.rs_tmp_rdata_n_53 ,\bus_wide_gen.rs_tmp_rdata_n_54 ,\bus_wide_gen.rs_tmp_rdata_n_55 ,\bus_wide_gen.rs_tmp_rdata_n_56 ,\bus_wide_gen.rs_tmp_rdata_n_57 ,\bus_wide_gen.rs_tmp_rdata_n_58 ,\bus_wide_gen.rs_tmp_rdata_n_59 ,\bus_wide_gen.rs_tmp_rdata_n_60 ,\bus_wide_gen.rs_tmp_rdata_n_61 ,\bus_wide_gen.rs_tmp_rdata_n_62 ,\bus_wide_gen.rs_tmp_rdata_n_63 ,\bus_wide_gen.rs_tmp_rdata_n_64 ,\bus_wide_gen.rs_tmp_rdata_n_65 ,\bus_wide_gen.rs_tmp_rdata_n_66 ,\bus_wide_gen.rs_tmp_rdata_n_67 ,\bus_wide_gen.rs_tmp_rdata_n_68 ,\bus_wide_gen.rs_tmp_rdata_n_69 ,\bus_wide_gen.rs_tmp_rdata_n_70 ,\bus_wide_gen.rs_tmp_rdata_n_71 ,\bus_wide_gen.rs_tmp_rdata_n_72 ,\bus_wide_gen.rs_tmp_rdata_n_73 ,\bus_wide_gen.rs_tmp_rdata_n_74 ,\bus_wide_gen.rs_tmp_rdata_n_75 ,\bus_wide_gen.rs_tmp_rdata_n_76 ,\bus_wide_gen.rs_tmp_rdata_n_77 ,\bus_wide_gen.rs_tmp_rdata_n_78 ,\bus_wide_gen.rs_tmp_rdata_n_79 ,\bus_wide_gen.rs_tmp_rdata_n_80 ,\bus_wide_gen.rs_tmp_rdata_n_81 ,\bus_wide_gen.rs_tmp_rdata_n_82 ,\bus_wide_gen.rs_tmp_rdata_n_83 ,\bus_wide_gen.rs_tmp_rdata_n_84 ,\bus_wide_gen.rs_tmp_rdata_n_85 ,\bus_wide_gen.rs_tmp_rdata_n_86 ,\bus_wide_gen.rs_tmp_rdata_n_87 ,\bus_wide_gen.rs_tmp_rdata_n_88 ,\bus_wide_gen.rs_tmp_rdata_n_89 ,\bus_wide_gen.rs_tmp_rdata_n_90 }),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(\bus_wide_gen.rs_tmp_rdata_n_1 ),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf1 (\bus_wide_gen.data_buf1 ),
        .\bus_wide_gen.data_buf_reg[0] (\bus_wide_gen.rreq_offset_n_101 ),
        .\bus_wide_gen.data_buf_reg[0]_0 (\bus_wide_gen.rreq_offset_n_100 ),
        .\bus_wide_gen.data_buf_reg[10] (\bus_wide_gen.rreq_offset_n_13 ),
        .\bus_wide_gen.data_buf_reg[111] ({\bus_wide_gen.data_buf_reg_n_0_[119] ,\bus_wide_gen.data_buf_reg_n_0_[118] ,\bus_wide_gen.data_buf_reg_n_0_[117] ,\bus_wide_gen.data_buf_reg_n_0_[116] ,\bus_wide_gen.data_buf_reg_n_0_[115] ,\bus_wide_gen.data_buf_reg_n_0_[114] ,\bus_wide_gen.data_buf_reg_n_0_[113] ,\bus_wide_gen.data_buf_reg_n_0_[112] ,\bus_wide_gen.data_buf_reg_n_0_[111] ,\bus_wide_gen.data_buf_reg_n_0_[110] ,\bus_wide_gen.data_buf_reg_n_0_[109] ,\bus_wide_gen.data_buf_reg_n_0_[108] ,\bus_wide_gen.data_buf_reg_n_0_[107] ,\bus_wide_gen.data_buf_reg_n_0_[106] ,\bus_wide_gen.data_buf_reg_n_0_[105] ,\bus_wide_gen.data_buf_reg_n_0_[104] ,\bus_wide_gen.data_buf_reg_n_0_[103] ,\bus_wide_gen.data_buf_reg_n_0_[102] ,\bus_wide_gen.data_buf_reg_n_0_[101] ,\bus_wide_gen.data_buf_reg_n_0_[100] ,\bus_wide_gen.data_buf_reg_n_0_[99] ,\bus_wide_gen.data_buf_reg_n_0_[98] ,\bus_wide_gen.data_buf_reg_n_0_[97] ,\bus_wide_gen.data_buf_reg_n_0_[96] ,\bus_wide_gen.data_buf_reg_n_0_[95] ,\bus_wide_gen.data_buf_reg_n_0_[94] ,\bus_wide_gen.data_buf_reg_n_0_[93] ,\bus_wide_gen.data_buf_reg_n_0_[92] ,\bus_wide_gen.data_buf_reg_n_0_[91] ,\bus_wide_gen.data_buf_reg_n_0_[90] ,\bus_wide_gen.data_buf_reg_n_0_[89] ,\bus_wide_gen.data_buf_reg_n_0_[88] ,\bus_wide_gen.data_buf_reg_n_0_[87] ,\bus_wide_gen.data_buf_reg_n_0_[86] ,\bus_wide_gen.data_buf_reg_n_0_[85] ,\bus_wide_gen.data_buf_reg_n_0_[84] ,\bus_wide_gen.data_buf_reg_n_0_[83] ,\bus_wide_gen.data_buf_reg_n_0_[82] ,\bus_wide_gen.data_buf_reg_n_0_[81] ,\bus_wide_gen.data_buf_reg_n_0_[80] ,\bus_wide_gen.data_buf_reg_n_0_[79] ,\bus_wide_gen.data_buf_reg_n_0_[78] ,\bus_wide_gen.data_buf_reg_n_0_[77] ,\bus_wide_gen.data_buf_reg_n_0_[76] ,\bus_wide_gen.data_buf_reg_n_0_[75] ,\bus_wide_gen.data_buf_reg_n_0_[74] ,\bus_wide_gen.data_buf_reg_n_0_[73] ,\bus_wide_gen.data_buf_reg_n_0_[72] ,\bus_wide_gen.data_buf_reg_n_0_[71] ,\bus_wide_gen.data_buf_reg_n_0_[70] ,\bus_wide_gen.data_buf_reg_n_0_[69] ,\bus_wide_gen.data_buf_reg_n_0_[68] ,\bus_wide_gen.data_buf_reg_n_0_[67] ,\bus_wide_gen.data_buf_reg_n_0_[66] ,\bus_wide_gen.data_buf_reg_n_0_[65] ,\bus_wide_gen.data_buf_reg_n_0_[64] ,\bus_wide_gen.data_buf_reg_n_0_[63] ,\bus_wide_gen.data_buf_reg_n_0_[62] ,\bus_wide_gen.data_buf_reg_n_0_[61] ,\bus_wide_gen.data_buf_reg_n_0_[60] ,\bus_wide_gen.data_buf_reg_n_0_[59] ,\bus_wide_gen.data_buf_reg_n_0_[58] ,\bus_wide_gen.data_buf_reg_n_0_[57] ,\bus_wide_gen.data_buf_reg_n_0_[56] ,\bus_wide_gen.data_buf_reg_n_0_[55] ,\bus_wide_gen.data_buf_reg_n_0_[54] ,\bus_wide_gen.data_buf_reg_n_0_[53] ,\bus_wide_gen.data_buf_reg_n_0_[52] ,\bus_wide_gen.data_buf_reg_n_0_[51] ,\bus_wide_gen.data_buf_reg_n_0_[50] ,\bus_wide_gen.data_buf_reg_n_0_[49] ,\bus_wide_gen.data_buf_reg_n_0_[48] ,\bus_wide_gen.data_buf_reg_n_0_[47] ,\bus_wide_gen.data_buf_reg_n_0_[46] ,\bus_wide_gen.data_buf_reg_n_0_[45] ,\bus_wide_gen.data_buf_reg_n_0_[44] ,\bus_wide_gen.data_buf_reg_n_0_[43] ,\bus_wide_gen.data_buf_reg_n_0_[42] ,\bus_wide_gen.data_buf_reg_n_0_[41] ,\bus_wide_gen.data_buf_reg_n_0_[40] ,\bus_wide_gen.data_buf_reg_n_0_[39] ,\bus_wide_gen.data_buf_reg_n_0_[38] ,\bus_wide_gen.data_buf_reg_n_0_[37] ,\bus_wide_gen.data_buf_reg_n_0_[36] ,\bus_wide_gen.data_buf_reg_n_0_[35] ,\bus_wide_gen.data_buf_reg_n_0_[34] ,\bus_wide_gen.data_buf_reg_n_0_[33] ,\bus_wide_gen.data_buf_reg_n_0_[32] ,\bus_wide_gen.data_buf_reg_n_0_[31] ,\bus_wide_gen.data_buf_reg_n_0_[30] ,\bus_wide_gen.data_buf_reg_n_0_[29] ,\bus_wide_gen.data_buf_reg_n_0_[28] ,\bus_wide_gen.data_buf_reg_n_0_[27] ,\bus_wide_gen.data_buf_reg_n_0_[26] ,\bus_wide_gen.data_buf_reg_n_0_[25] ,\bus_wide_gen.data_buf_reg_n_0_[24] ,\bus_wide_gen.data_buf_reg_n_0_[23] ,\bus_wide_gen.data_buf_reg_n_0_[22] ,\bus_wide_gen.data_buf_reg_n_0_[21] ,\bus_wide_gen.data_buf_reg_n_0_[20] ,\bus_wide_gen.data_buf_reg_n_0_[19] ,\bus_wide_gen.data_buf_reg_n_0_[18] ,\bus_wide_gen.data_buf_reg_n_0_[17] ,\bus_wide_gen.data_buf_reg_n_0_[16] ,\bus_wide_gen.data_buf_reg_n_0_[15] ,\bus_wide_gen.data_buf_reg_n_0_[14] ,\bus_wide_gen.data_buf_reg_n_0_[13] ,\bus_wide_gen.data_buf_reg_n_0_[12] ,\bus_wide_gen.data_buf_reg_n_0_[11] ,\bus_wide_gen.data_buf_reg_n_0_[10] ,\bus_wide_gen.data_buf_reg_n_0_[9] ,\bus_wide_gen.data_buf_reg_n_0_[8] }),
        .\bus_wide_gen.data_buf_reg[112] (\bus_wide_gen.data_buf_reg_n_0_[120] ),
        .\bus_wide_gen.data_buf_reg[113] (\bus_wide_gen.data_buf_reg_n_0_[121] ),
        .\bus_wide_gen.data_buf_reg[114] (\bus_wide_gen.data_buf_reg_n_0_[122] ),
        .\bus_wide_gen.data_buf_reg[115] (\bus_wide_gen.data_buf_reg_n_0_[123] ),
        .\bus_wide_gen.data_buf_reg[116] (\bus_wide_gen.data_buf_reg_n_0_[124] ),
        .\bus_wide_gen.data_buf_reg[117] (\bus_wide_gen.data_buf_reg_n_0_[125] ),
        .\bus_wide_gen.data_buf_reg[118] (\bus_wide_gen.data_buf_reg_n_0_[126] ),
        .\bus_wide_gen.data_buf_reg[119] (\bus_wide_gen.data_buf_reg_n_0_[127] ),
        .\bus_wide_gen.data_buf_reg[11] (\bus_wide_gen.rreq_offset_n_14 ),
        .\bus_wide_gen.data_buf_reg[127] (\bus_wide_gen.data_buf[119]_i_6_n_0 ),
        .\bus_wide_gen.data_buf_reg[12] (\bus_wide_gen.rreq_offset_n_15 ),
        .\bus_wide_gen.data_buf_reg[13] (\bus_wide_gen.rreq_offset_n_16 ),
        .\bus_wide_gen.data_buf_reg[14] (\bus_wide_gen.rreq_offset_n_17 ),
        .\bus_wide_gen.data_buf_reg[15] (\bus_wide_gen.rreq_offset_n_18 ),
        .\bus_wide_gen.data_buf_reg[16] ({COUNT,\bus_wide_gen.rreq_offset_n_8 ,\bus_wide_gen.rreq_offset_n_9 }),
        .\bus_wide_gen.data_buf_reg[16]_0 (\bus_wide_gen.rreq_offset_n_92 ),
        .\bus_wide_gen.data_buf_reg[16]_1 (\bus_wide_gen.rreq_offset_n_70 ),
        .\bus_wide_gen.data_buf_reg[40] (\bus_wide_gen.rreq_offset_n_30 ),
        .\bus_wide_gen.data_buf_reg[40]_0 (\bus_wide_gen.rreq_offset_n_80 ),
        .\bus_wide_gen.data_buf_reg[40]_1 (\bus_wide_gen.rreq_offset_n_46 ),
        .\bus_wide_gen.data_buf_reg[48] (\bus_wide_gen.rreq_offset_n_81 ),
        .\bus_wide_gen.data_buf_reg[48]_0 (\bus_wide_gen.rreq_offset_n_72 ),
        .\bus_wide_gen.data_buf_reg[49] (\bus_wide_gen.rreq_offset_n_73 ),
        .\bus_wide_gen.data_buf_reg[50] (\bus_wide_gen.rreq_offset_n_74 ),
        .\bus_wide_gen.data_buf_reg[51] (\bus_wide_gen.rreq_offset_n_75 ),
        .\bus_wide_gen.data_buf_reg[52] (\bus_wide_gen.rreq_offset_n_76 ),
        .\bus_wide_gen.data_buf_reg[53] (\bus_wide_gen.rreq_offset_n_77 ),
        .\bus_wide_gen.data_buf_reg[54] (\bus_wide_gen.rreq_offset_n_78 ),
        .\bus_wide_gen.data_buf_reg[55] (\bus_wide_gen.rreq_offset_n_79 ),
        .\bus_wide_gen.data_buf_reg[56] (\bus_wide_gen.rreq_offset_n_71 ),
        .\bus_wide_gen.data_buf_reg[56]_0 (\bus_wide_gen.rreq_offset_n_28 ),
        .\bus_wide_gen.data_buf_reg[57] (\bus_wide_gen.rreq_offset_n_31 ),
        .\bus_wide_gen.data_buf_reg[58] (\bus_wide_gen.rreq_offset_n_33 ),
        .\bus_wide_gen.data_buf_reg[59] (\bus_wide_gen.rreq_offset_n_35 ),
        .\bus_wide_gen.data_buf_reg[60] (\bus_wide_gen.rreq_offset_n_37 ),
        .\bus_wide_gen.data_buf_reg[61] (\bus_wide_gen.rreq_offset_n_39 ),
        .\bus_wide_gen.data_buf_reg[62] (\bus_wide_gen.rreq_offset_n_41 ),
        .\bus_wide_gen.data_buf_reg[63] (\bus_wide_gen.rreq_offset_n_43 ),
        .\bus_wide_gen.data_buf_reg[64] (\bus_wide_gen.rreq_offset_n_29 ),
        .\bus_wide_gen.data_buf_reg[64]_0 (\bus_wide_gen.rreq_offset_n_47 ),
        .\bus_wide_gen.data_buf_reg[65] (\bus_wide_gen.rreq_offset_n_32 ),
        .\bus_wide_gen.data_buf_reg[65]_0 (\bus_wide_gen.rreq_offset_n_49 ),
        .\bus_wide_gen.data_buf_reg[66] (\bus_wide_gen.rreq_offset_n_34 ),
        .\bus_wide_gen.data_buf_reg[66]_0 (\bus_wide_gen.rreq_offset_n_51 ),
        .\bus_wide_gen.data_buf_reg[67] (\bus_wide_gen.rreq_offset_n_36 ),
        .\bus_wide_gen.data_buf_reg[67]_0 (\bus_wide_gen.rreq_offset_n_53 ),
        .\bus_wide_gen.data_buf_reg[68] (\bus_wide_gen.rreq_offset_n_38 ),
        .\bus_wide_gen.data_buf_reg[68]_0 (\bus_wide_gen.rreq_offset_n_55 ),
        .\bus_wide_gen.data_buf_reg[69] (\bus_wide_gen.rreq_offset_n_40 ),
        .\bus_wide_gen.data_buf_reg[69]_0 (\bus_wide_gen.rreq_offset_n_57 ),
        .\bus_wide_gen.data_buf_reg[70] (\bus_wide_gen.rreq_offset_n_42 ),
        .\bus_wide_gen.data_buf_reg[70]_0 (\bus_wide_gen.rreq_offset_n_59 ),
        .\bus_wide_gen.data_buf_reg[71] (\bus_wide_gen.rreq_offset_n_44 ),
        .\bus_wide_gen.data_buf_reg[71]_0 (\bus_wide_gen.rreq_offset_n_61 ),
        .\bus_wide_gen.data_buf_reg[72] (\bus_wide_gen.rreq_offset_n_45 ),
        .\bus_wide_gen.data_buf_reg[72]_0 (\bus_wide_gen.rreq_offset_n_91 ),
        .\bus_wide_gen.data_buf_reg[72]_1 (\bus_wide_gen.rreq_offset_n_90 ),
        .\bus_wide_gen.data_buf_reg[73] (\bus_wide_gen.rreq_offset_n_48 ),
        .\bus_wide_gen.data_buf_reg[74] (\bus_wide_gen.rreq_offset_n_50 ),
        .\bus_wide_gen.data_buf_reg[75] (\bus_wide_gen.rreq_offset_n_52 ),
        .\bus_wide_gen.data_buf_reg[76] (\bus_wide_gen.rreq_offset_n_54 ),
        .\bus_wide_gen.data_buf_reg[77] (\bus_wide_gen.rreq_offset_n_56 ),
        .\bus_wide_gen.data_buf_reg[78] (\bus_wide_gen.rreq_offset_n_58 ),
        .\bus_wide_gen.data_buf_reg[79] (\bus_wide_gen.rreq_offset_n_60 ),
        .\bus_wide_gen.data_buf_reg[80] (\bus_wide_gen.rreq_offset_n_62 ),
        .\bus_wide_gen.data_buf_reg[80]_0 (\bus_wide_gen.rreq_offset_n_82 ),
        .\bus_wide_gen.data_buf_reg[81] (\bus_wide_gen.rreq_offset_n_63 ),
        .\bus_wide_gen.data_buf_reg[81]_0 (\bus_wide_gen.rreq_offset_n_83 ),
        .\bus_wide_gen.data_buf_reg[82] (\bus_wide_gen.rreq_offset_n_64 ),
        .\bus_wide_gen.data_buf_reg[82]_0 (\bus_wide_gen.rreq_offset_n_84 ),
        .\bus_wide_gen.data_buf_reg[83] (\bus_wide_gen.rreq_offset_n_65 ),
        .\bus_wide_gen.data_buf_reg[83]_0 (\bus_wide_gen.rreq_offset_n_85 ),
        .\bus_wide_gen.data_buf_reg[84] (\bus_wide_gen.rreq_offset_n_66 ),
        .\bus_wide_gen.data_buf_reg[84]_0 (\bus_wide_gen.rreq_offset_n_86 ),
        .\bus_wide_gen.data_buf_reg[85] (\bus_wide_gen.rreq_offset_n_67 ),
        .\bus_wide_gen.data_buf_reg[85]_0 (\bus_wide_gen.rreq_offset_n_87 ),
        .\bus_wide_gen.data_buf_reg[86] (\bus_wide_gen.rreq_offset_n_68 ),
        .\bus_wide_gen.data_buf_reg[86]_0 (\bus_wide_gen.rreq_offset_n_88 ),
        .\bus_wide_gen.data_buf_reg[87] (\bus_wide_gen.rreq_offset_n_69 ),
        .\bus_wide_gen.data_buf_reg[87]_0 (\bus_wide_gen.rreq_offset_n_89 ),
        .\bus_wide_gen.data_buf_reg[88] (\bus_wide_gen.rreq_offset_n_27 ),
        .\bus_wide_gen.data_buf_reg[8] (\bus_wide_gen.rreq_offset_n_11 ),
        .\bus_wide_gen.data_buf_reg[96] (\bus_wide_gen.rreq_offset_n_93 ),
        .\bus_wide_gen.data_buf_reg[9] (\bus_wide_gen.rreq_offset_n_12 ),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.rs_tmp_rdata_n_235 ),
        .\bus_wide_gen.data_valid_reg_0 (\bus_wide_gen.rs_tmp_rdata_n_239 ),
        .\bus_wide_gen.data_valid_reg_1 (\bus_wide_gen.split_cnt_buf_reg ),
        .\bus_wide_gen.data_valid_reg_2 (\bus_wide_gen.data_valid_reg_0 ),
        .\bus_wide_gen.data_valid_reg_3 (\bus_wide_gen.data_valid_reg_2 ),
        .\bus_wide_gen.first_beat_reg (\bus_wide_gen.rs_tmp_rdata_n_234 ),
        .\bus_wide_gen.first_beat_reg_0 (\bus_wide_gen.first_beat_reg_n_0 ),
        .\bus_wide_gen.last_data (\bus_wide_gen.last_data ),
        .\bus_wide_gen.offset_valid (\bus_wide_gen.offset_valid ),
        .\bus_wide_gen.split_cnt1 (\bus_wide_gen.split_cnt1 ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .\data_p1_reg[0]_0 (\bus_wide_gen.rs_tmp_rdata_n_225 ),
        .\data_p1_reg[100]_0 (\bus_wide_gen.rs_tmp_rdata_n_212 ),
        .\data_p1_reg[101]_0 (\bus_wide_gen.rs_tmp_rdata_n_213 ),
        .\data_p1_reg[102]_0 (\bus_wide_gen.rs_tmp_rdata_n_214 ),
        .\data_p1_reg[103]_0 (\bus_wide_gen.rs_tmp_rdata_n_215 ),
        .\data_p1_reg[128]_0 (\bus_wide_gen.rs_tmp_rdata_n_94 ),
        .\data_p1_reg[1]_0 (\bus_wide_gen.rs_tmp_rdata_n_227 ),
        .\data_p1_reg[2]_0 (\bus_wide_gen.rs_tmp_rdata_n_228 ),
        .\data_p1_reg[3]_0 (\bus_wide_gen.rs_tmp_rdata_n_229 ),
        .\data_p1_reg[4]_0 (\bus_wide_gen.rs_tmp_rdata_n_230 ),
        .\data_p1_reg[5]_0 (\bus_wide_gen.rs_tmp_rdata_n_231 ),
        .\data_p1_reg[6]_0 (\bus_wide_gen.rs_tmp_rdata_n_232 ),
        .\data_p1_reg[7]_0 (\bus_wide_gen.rs_tmp_rdata_n_233 ),
        .\data_p1_reg[88]_0 (\bus_wide_gen.rs_tmp_rdata_n_216 ),
        .\data_p1_reg[89]_0 (\bus_wide_gen.rs_tmp_rdata_n_217 ),
        .\data_p1_reg[90]_0 (\bus_wide_gen.rs_tmp_rdata_n_218 ),
        .\data_p1_reg[91]_0 (\bus_wide_gen.rs_tmp_rdata_n_219 ),
        .\data_p1_reg[92]_0 (\bus_wide_gen.rs_tmp_rdata_n_220 ),
        .\data_p1_reg[93]_0 (\bus_wide_gen.rs_tmp_rdata_n_221 ),
        .\data_p1_reg[94]_0 (\bus_wide_gen.rs_tmp_rdata_n_222 ),
        .\data_p1_reg[95]_0 (\bus_wide_gen.rs_tmp_rdata_n_223 ),
        .\data_p1_reg[96]_0 (\bus_wide_gen.rs_tmp_rdata_n_207 ),
        .\data_p1_reg[97]_0 (\bus_wide_gen.rs_tmp_rdata_n_209 ),
        .\data_p1_reg[98]_0 (\bus_wide_gen.rs_tmp_rdata_n_210 ),
        .\data_p1_reg[99]_0 (\bus_wide_gen.rs_tmp_rdata_n_211 ),
        .\data_p2_reg[128]_0 (beat_pack),
        .\data_p2_reg[128]_1 (load_p2),
        .\fifo_depth_gt1_gen.dout_reg[7] (\bus_wide_gen.rreq_offset_n_10 ),
        .\fifo_depth_gt1_gen.dout_reg[7]_0 (\bus_wide_gen.rreq_offset_n_95 ),
        .\fifo_depth_gt1_gen.dout_reg[7]_1 (\bus_wide_gen.rreq_offset_n_0 ),
        .gmem_ARADDR1(gmem_ARADDR1),
        .grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_RREADY(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_RREADY),
        .grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_m_axi_gmem_RREADY(grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_m_axi_gmem_RREADY),
        .next_beat(next_beat),
        .p_10_in(p_10_in),
        .p_18_in(p_18_in),
        .p_19_in(p_19_in),
        .\state_reg[0]_0 (\bus_wide_gen.tmp_rvalid ),
        .\state_reg[0]_1 (\bus_wide_gen.rs_tmp_rdata_n_226 ),
        .\state_reg[0]_2 (\bus_wide_gen.rs_tmp_rdata_n_238 ));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(\bus_wide_gen.rreq_offset_n_99 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg [0]),
        .R(\bus_wide_gen.rreq_offset_n_102 ));
  FDRE \bus_wide_gen.split_cnt_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(\bus_wide_gen.rreq_offset_n_98 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg [1]),
        .R(\bus_wide_gen.rreq_offset_n_102 ));
  FDRE \bus_wide_gen.split_cnt_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(plusOp[2]),
        .Q(\bus_wide_gen.split_cnt_buf_reg [2]),
        .R(\bus_wide_gen.rreq_offset_n_102 ));
  FDRE \bus_wide_gen.split_cnt_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(plusOp[3]),
        .Q(\bus_wide_gen.split_cnt_buf_reg [3]),
        .R(\bus_wide_gen.rreq_offset_n_102 ));
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2 
       (.I0(\tmp_addr_reg[63]_0 [0]),
        .I1(\tmp_len_reg[17]_0 [0]),
        .O(\bus_wide_gen.end_offset [0]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_i_1 
       (.I0(\tmp_addr_reg[63]_0 [0]),
        .I1(\tmp_len_reg[17]_0 [0]),
        .I2(\tmp_len_reg[17]_0 [1]),
        .I3(\tmp_addr_reg[63]_0 [1]),
        .O(\bus_wide_gen.end_offset [1]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT5 #(
    .INIT(32'hF87F0780)) 
    \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1 
       (.I0(\tmp_len_reg[17]_0 [0]),
        .I1(\tmp_addr_reg[63]_0 [0]),
        .I2(\tmp_addr_reg[63]_0 [1]),
        .I3(\tmp_len_reg[17]_0 [1]),
        .I4(\tmp_addr_reg[63]_0 [2]),
        .O(\bus_wide_gen.end_offset [2]));
  LUT6 #(
    .INIT(64'hFFEA7FFF00158000)) 
    \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_i_1 
       (.I0(\tmp_addr_reg[63]_0 [1]),
        .I1(\tmp_addr_reg[63]_0 [0]),
        .I2(\tmp_len_reg[17]_0 [0]),
        .I3(\tmp_addr_reg[63]_0 [2]),
        .I4(\tmp_len_reg[17]_0 [1]),
        .I5(\tmp_addr_reg[63]_0 [3]),
        .O(\bus_wide_gen.end_offset [3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_fifo fifo_rreq
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D(fifo_rreq_n_2),
        .Q({fifo_rreq_n_4,fifo_rreq_n_5,fifo_rreq_n_6,fifo_rreq_n_7,fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56,fifo_rreq_n_57,fifo_rreq_n_58,fifo_rreq_n_59,fifo_rreq_n_60,fifo_rreq_n_61,fifo_rreq_n_62,fifo_rreq_n_63,fifo_rreq_n_64,fifo_rreq_n_65,fifo_rreq_n_66,fifo_rreq_n_67}),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .\fifo_depth_gt1_gen.full_n_reg_0 (\fifo_depth_gt1_gen.full_n_reg ),
        .gmem_ARREADY(gmem_ARREADY),
        .if_empty_n(if_empty_n),
        .in(in),
        .s_ready_t_reg(fifo_rreq_n_3),
        .tmp_valid_reg(tmp_valid_reg_0),
        .tmp_valid_reg_0(if_full_n),
        .we_0(we_0));
  FDSE ready_for_outstanding_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ready_for_outstanding),
        .Q(RBURST_READY_Dummy),
        .S(ap_rst));
  FDRE \tmp_addr_reg[0] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_67),
        .Q(\tmp_addr_reg[63]_0 [0]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_57),
        .Q(\tmp_addr_reg[63]_0 [10]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_56),
        .Q(\tmp_addr_reg[63]_0 [11]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_55),
        .Q(\tmp_addr_reg[63]_0 [12]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_54),
        .Q(\tmp_addr_reg[63]_0 [13]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_53),
        .Q(\tmp_addr_reg[63]_0 [14]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_52),
        .Q(\tmp_addr_reg[63]_0 [15]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_51),
        .Q(\tmp_addr_reg[63]_0 [16]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_50),
        .Q(\tmp_addr_reg[63]_0 [17]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_49),
        .Q(\tmp_addr_reg[63]_0 [18]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_48),
        .Q(\tmp_addr_reg[63]_0 [19]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[1] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_66),
        .Q(\tmp_addr_reg[63]_0 [1]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_47),
        .Q(\tmp_addr_reg[63]_0 [20]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_46),
        .Q(\tmp_addr_reg[63]_0 [21]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_45),
        .Q(\tmp_addr_reg[63]_0 [22]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_44),
        .Q(\tmp_addr_reg[63]_0 [23]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_43),
        .Q(\tmp_addr_reg[63]_0 [24]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_42),
        .Q(\tmp_addr_reg[63]_0 [25]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_41),
        .Q(\tmp_addr_reg[63]_0 [26]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_40),
        .Q(\tmp_addr_reg[63]_0 [27]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_39),
        .Q(\tmp_addr_reg[63]_0 [28]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_38),
        .Q(\tmp_addr_reg[63]_0 [29]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_65),
        .Q(\tmp_addr_reg[63]_0 [2]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_37),
        .Q(\tmp_addr_reg[63]_0 [30]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_36),
        .Q(\tmp_addr_reg[63]_0 [31]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_35),
        .Q(\tmp_addr_reg[63]_0 [32]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_34),
        .Q(\tmp_addr_reg[63]_0 [33]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_33),
        .Q(\tmp_addr_reg[63]_0 [34]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_32),
        .Q(\tmp_addr_reg[63]_0 [35]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_31),
        .Q(\tmp_addr_reg[63]_0 [36]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_30),
        .Q(\tmp_addr_reg[63]_0 [37]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_29),
        .Q(\tmp_addr_reg[63]_0 [38]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_28),
        .Q(\tmp_addr_reg[63]_0 [39]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_64),
        .Q(\tmp_addr_reg[63]_0 [3]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_27),
        .Q(\tmp_addr_reg[63]_0 [40]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_26),
        .Q(\tmp_addr_reg[63]_0 [41]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_25),
        .Q(\tmp_addr_reg[63]_0 [42]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_24),
        .Q(\tmp_addr_reg[63]_0 [43]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_23),
        .Q(\tmp_addr_reg[63]_0 [44]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_22),
        .Q(\tmp_addr_reg[63]_0 [45]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_21),
        .Q(\tmp_addr_reg[63]_0 [46]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_20),
        .Q(\tmp_addr_reg[63]_0 [47]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_19),
        .Q(\tmp_addr_reg[63]_0 [48]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_18),
        .Q(\tmp_addr_reg[63]_0 [49]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_63),
        .Q(\tmp_addr_reg[63]_0 [4]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_17),
        .Q(\tmp_addr_reg[63]_0 [50]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_16),
        .Q(\tmp_addr_reg[63]_0 [51]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_15),
        .Q(\tmp_addr_reg[63]_0 [52]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_14),
        .Q(\tmp_addr_reg[63]_0 [53]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_13),
        .Q(\tmp_addr_reg[63]_0 [54]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_12),
        .Q(\tmp_addr_reg[63]_0 [55]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_11),
        .Q(\tmp_addr_reg[63]_0 [56]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_10),
        .Q(\tmp_addr_reg[63]_0 [57]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_9),
        .Q(\tmp_addr_reg[63]_0 [58]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_8),
        .Q(\tmp_addr_reg[63]_0 [59]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_62),
        .Q(\tmp_addr_reg[63]_0 [5]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_7),
        .Q(\tmp_addr_reg[63]_0 [60]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_6),
        .Q(\tmp_addr_reg[63]_0 [61]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_5),
        .Q(\tmp_addr_reg[63]_0 [62]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_4),
        .Q(\tmp_addr_reg[63]_0 [63]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_61),
        .Q(\tmp_addr_reg[63]_0 [6]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_60),
        .Q(\tmp_addr_reg[63]_0 [7]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_59),
        .Q(\tmp_addr_reg[63]_0 [8]),
        .R(ap_rst));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_58),
        .Q(\tmp_addr_reg[63]_0 [9]),
        .R(ap_rst));
  FDRE \tmp_len_reg[0] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(1'b1),
        .Q(\tmp_len_reg[17]_0 [0]),
        .R(ap_rst));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_2),
        .Q(\tmp_len_reg[17]_0 [1]),
        .R(ap_rst));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_3),
        .Q(tmp_valid_reg_0),
        .R(ap_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_mem
   (raddr,
    ready_for_outstanding,
    dout,
    ready_for_outstanding_reg,
    next_beat,
    mem_reg_1_0,
    \fifo_mem_gen.raddr ,
    ap_rst_n,
    ap_clk,
    ap_rst,
    Q,
    din,
    WEBWE);
  output [7:0]raddr;
  output ready_for_outstanding;
  output [128:0]dout;
  input ready_for_outstanding_reg;
  input next_beat;
  input mem_reg_1_0;
  input [7:0]\fifo_mem_gen.raddr ;
  input ap_rst_n;
  input ap_clk;
  input ap_rst;
  input [7:0]Q;
  input [129:0]din;
  input [0:0]WEBWE;

  wire [7:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire [129:129]beat_pack;
  wire [129:0]din;
  wire [128:0]dout;
  wire [7:0]\fifo_mem_gen.raddr ;
  wire mem_reg_0_i_1_n_0;
  wire mem_reg_1_0;
  wire next_beat;
  wire [7:0]raddr;
  wire [7:0]raddr_reg;
  wire \raddr_reg[4]_i_2_n_0 ;
  wire \raddr_reg[5]_i_2_n_0 ;
  wire \raddr_reg[7]_i_2_n_0 ;
  wire \raddr_reg[7]_i_3_n_0 ;
  wire \raddr_reg[7]_i_5_n_0 ;
  wire re;
  wire ready_for_outstanding;
  wire ready_for_outstanding_reg;
  wire NLW_mem_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_0_SBITERR_UNCONNECTED;
  wire [7:0]NLW_mem_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_mem_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_1_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_1_SBITERR_UNCONNECTED;
  wire [31:26]NLW_mem_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_1_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "33150" *) 
  (* RTL_RAM_NAME = "U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "71" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    mem_reg_0
       (.ADDRARDADDR({1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_0_DBITERR_UNCONNECTED),
        .DIADI(din[31:0]),
        .DIBDI(din[63:32]),
        .DIPADIP(din[67:64]),
        .DIPBDIP(din[71:68]),
        .DOADO(dout[31:0]),
        .DOBDO(dout[63:32]),
        .DOPADOP(dout[67:64]),
        .DOPBDOP(dout[71:68]),
        .ECCPARITY(NLW_mem_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(mem_reg_0_i_1_n_0),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(ap_rst),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT4 #(
    .INIT(16'h8AFF)) 
    mem_reg_0_i_1
       (.I0(mem_reg_1_0),
        .I1(next_beat),
        .I2(ready_for_outstanding_reg),
        .I3(ap_rst_n),
        .O(mem_reg_0_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d58" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d58" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "33150" *) 
  (* RTL_RAM_NAME = "U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "72" *) 
  (* ram_slice_end = "129" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    mem_reg_1
       (.ADDRARDADDR({1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_1_DBITERR_UNCONNECTED),
        .DIADI(din[103:72]),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,din[129:104]}),
        .DIPADIP({1'b1,1'b1,1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(dout[103:72]),
        .DOBDO({NLW_mem_reg_1_DOBDO_UNCONNECTED[31:26],beat_pack,dout[128:104]}),
        .DOPADOP(NLW_mem_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(mem_reg_0_i_1_n_0),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(ap_rst),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_1_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE}));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT5 #(
    .INIT(32'h3F338088)) 
    \raddr_reg[0]_i_1__1 
       (.I0(\raddr_reg[7]_i_2_n_0 ),
        .I1(mem_reg_1_0),
        .I2(next_beat),
        .I3(ready_for_outstanding_reg),
        .I4(\fifo_mem_gen.raddr [0]),
        .O(raddr[0]));
  LUT6 #(
    .INIT(64'h2FFFD0002F2F0000)) 
    \raddr_reg[1]_i_1 
       (.I0(ready_for_outstanding_reg),
        .I1(next_beat),
        .I2(mem_reg_1_0),
        .I3(\fifo_mem_gen.raddr [0]),
        .I4(\fifo_mem_gen.raddr [1]),
        .I5(\raddr_reg[7]_i_2_n_0 ),
        .O(raddr[1]));
  LUT5 #(
    .INIT(32'h5DDD8000)) 
    \raddr_reg[2]_i_1 
       (.I0(re),
        .I1(\raddr_reg[7]_i_2_n_0 ),
        .I2(\fifo_mem_gen.raddr [0]),
        .I3(\fifo_mem_gen.raddr [1]),
        .I4(\fifo_mem_gen.raddr [2]),
        .O(raddr[2]));
  LUT6 #(
    .INIT(64'h5DDDDDDD80000000)) 
    \raddr_reg[3]_i_1 
       (.I0(re),
        .I1(\raddr_reg[7]_i_2_n_0 ),
        .I2(\fifo_mem_gen.raddr [2]),
        .I3(\fifo_mem_gen.raddr [1]),
        .I4(\fifo_mem_gen.raddr [0]),
        .I5(\fifo_mem_gen.raddr [3]),
        .O(raddr[3]));
  LUT6 #(
    .INIT(64'hFF757575008A0000)) 
    \raddr_reg[4]_i_1 
       (.I0(mem_reg_1_0),
        .I1(next_beat),
        .I2(ready_for_outstanding_reg),
        .I3(\raddr_reg[4]_i_2_n_0 ),
        .I4(\raddr_reg[7]_i_2_n_0 ),
        .I5(\fifo_mem_gen.raddr [4]),
        .O(raddr[4]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \raddr_reg[4]_i_2 
       (.I0(\fifo_mem_gen.raddr [2]),
        .I1(\fifo_mem_gen.raddr [1]),
        .I2(\fifo_mem_gen.raddr [0]),
        .I3(\fifo_mem_gen.raddr [3]),
        .O(\raddr_reg[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h75FF75758A000000)) 
    \raddr_reg[5]_i_1 
       (.I0(mem_reg_1_0),
        .I1(next_beat),
        .I2(ready_for_outstanding_reg),
        .I3(\raddr_reg[5]_i_2_n_0 ),
        .I4(\raddr_reg[7]_i_2_n_0 ),
        .I5(\fifo_mem_gen.raddr [5]),
        .O(raddr[5]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \raddr_reg[5]_i_2 
       (.I0(\fifo_mem_gen.raddr [4]),
        .I1(\fifo_mem_gen.raddr [3]),
        .I2(\fifo_mem_gen.raddr [0]),
        .I3(\fifo_mem_gen.raddr [1]),
        .I4(\fifo_mem_gen.raddr [2]),
        .O(\raddr_reg[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAEFF0CFF51000000)) 
    \raddr_reg[6]_i_1 
       (.I0(\raddr_reg[7]_i_3_n_0 ),
        .I1(ready_for_outstanding_reg),
        .I2(next_beat),
        .I3(mem_reg_1_0),
        .I4(\raddr_reg[7]_i_2_n_0 ),
        .I5(\fifo_mem_gen.raddr [6]),
        .O(raddr[6]));
  LUT5 #(
    .INIT(32'hC060CCCC)) 
    \raddr_reg[7]_i_1 
       (.I0(\fifo_mem_gen.raddr [6]),
        .I1(\fifo_mem_gen.raddr [7]),
        .I2(\raddr_reg[7]_i_2_n_0 ),
        .I3(\raddr_reg[7]_i_3_n_0 ),
        .I4(re),
        .O(raddr[7]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \raddr_reg[7]_i_2 
       (.I0(\fifo_mem_gen.raddr [3]),
        .I1(\fifo_mem_gen.raddr [2]),
        .I2(\fifo_mem_gen.raddr [0]),
        .I3(\fifo_mem_gen.raddr [1]),
        .I4(\raddr_reg[7]_i_5_n_0 ),
        .O(\raddr_reg[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \raddr_reg[7]_i_3 
       (.I0(\fifo_mem_gen.raddr [2]),
        .I1(\fifo_mem_gen.raddr [1]),
        .I2(\fifo_mem_gen.raddr [0]),
        .I3(\fifo_mem_gen.raddr [3]),
        .I4(\fifo_mem_gen.raddr [4]),
        .I5(\fifo_mem_gen.raddr [5]),
        .O(\raddr_reg[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \raddr_reg[7]_i_4 
       (.I0(ready_for_outstanding_reg),
        .I1(next_beat),
        .I2(mem_reg_1_0),
        .O(re));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \raddr_reg[7]_i_5 
       (.I0(\fifo_mem_gen.raddr [4]),
        .I1(\fifo_mem_gen.raddr [5]),
        .I2(\fifo_mem_gen.raddr [7]),
        .I3(\fifo_mem_gen.raddr [6]),
        .O(\raddr_reg[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[6]),
        .Q(raddr_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[7]),
        .Q(raddr_reg[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    ready_for_outstanding_i_1
       (.I0(ready_for_outstanding_reg),
        .I1(next_beat),
        .I2(beat_pack),
        .O(ready_for_outstanding));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_read
   (ARREADY_Dummy,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg,
    m_axi_gmem_ARADDR,
    WEBWE,
    Q,
    \data_p1_reg[128] ,
    \fifo_srl_gen.raddr_reg[3] ,
    we,
    ost_ctrl_info,
    din,
    m_axi_gmem_ARLEN,
    ap_rst,
    ap_clk,
    \fifo_depth_gt1_gen.dout_reg[0] ,
    RREADY_Dummy,
    \FSM_sequential_state_reg[0] ,
    if_full_n,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RVALID,
    RBURST_READY_Dummy,
    ap_rst_n,
    D,
    \data_p2_reg[63] ,
    \data_p2_reg[81] ,
    E);
  output ARREADY_Dummy;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg;
  output [59:0]m_axi_gmem_ARADDR;
  output [0:0]WEBWE;
  output [0:0]Q;
  output [128:0]\data_p1_reg[128] ;
  output [3:0]\fifo_srl_gen.raddr_reg[3] ;
  output we;
  output ost_ctrl_info;
  output [0:0]din;
  output [3:0]m_axi_gmem_ARLEN;
  input ap_rst;
  input ap_clk;
  input \fifo_depth_gt1_gen.dout_reg[0] ;
  input RREADY_Dummy;
  input \FSM_sequential_state_reg[0] ;
  input if_full_n;
  input m_axi_gmem_ARREADY;
  input m_axi_gmem_RVALID;
  input RBURST_READY_Dummy;
  input ap_rst_n;
  input [128:0]D;
  input [63:0]\data_p2_reg[63] ;
  input [1:0]\data_p2_reg[81] ;
  input [0:0]E;

  wire ARREADY_Dummy;
  wire [128:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[0] ;
  wire [0:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire \could_multi_bursts.burst_valid_reg ;
  wire [128:0]\data_p1_reg[128] ;
  wire [63:0]\data_p2_reg[63] ;
  wire [1:0]\data_p2_reg[81] ;
  wire [0:0]din;
  wire fifo_burst_n_0;
  wire \fifo_depth_gt1_gen.dout_reg[0] ;
  wire [3:0]\fifo_srl_gen.raddr_reg[3] ;
  wire if_full_n;
  wire [59:0]m_axi_gmem_ARADDR;
  wire [3:0]m_axi_gmem_ARLEN;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_RVALID;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire rreq_burst_conv_n_2;
  wire rreq_burst_conv_n_64;
  wire s_ready_t_reg;
  wire we;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_fifo__parameterized14 fifo_burst
       (.Q(Q),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .din(din),
        .\fifo_depth_gt1_gen.dout_reg[0] (\fifo_depth_gt1_gen.dout_reg[0] ),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (\data_p1_reg[128] [128]),
        .\fifo_depth_gt1_gen.empty_n_reg_0 (\could_multi_bursts.burst_valid_reg ),
        .\fifo_depth_gt1_gen.empty_n_reg_1 (rreq_burst_conv_n_2),
        .\fifo_depth_gt1_gen.full_n_reg_0 (fifo_burst_n_0),
        .\fifo_depth_gt1_gen.full_n_reg_1 (rreq_burst_conv_n_64),
        .\fifo_srl_gen.raddr_reg[3]_0 (\fifo_srl_gen.raddr_reg[3] ),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .ost_ctrl_ready(ost_ctrl_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_fifo__parameterized14_1 fifo_rctl
       (.RBURST_READY_Dummy(RBURST_READY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .\fifo_depth_gt1_gen.full_n_reg_0 (rreq_burst_conv_n_64),
        .ost_ctrl_ready(ost_ctrl_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_burst_converter rreq_burst_conv
       (.D({\data_p2_reg[81] ,\data_p2_reg[63] }),
        .E(E),
        .\FSM_sequential_state_reg[0] (\FSM_sequential_state_reg[0] ),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.burst_valid_reg_0 (\could_multi_bursts.burst_valid_reg ),
        .\could_multi_bursts.sect_handling_reg_0 (rreq_burst_conv_n_2),
        .\fifo_depth_gt1_gen.dout_reg[0] (fifo_burst_n_0),
        .if_full_n(if_full_n),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR),
        .m_axi_gmem_ARLEN(m_axi_gmem_ARLEN),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARREADY_0(rreq_burst_conv_n_64),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .s_ready_t_reg(ARREADY_Dummy),
        .we(we));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_reg_slice_2 rs_rdata
       (.D(D),
        .Q(Q),
        .RREADY_Dummy(RREADY_Dummy),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .\data_p1_reg[128]_0 (\data_p1_reg[128] ),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .s_ready_t_reg_0(s_ready_t_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_reg_slice
   (next_beat,
    ap_rst_n_0,
    Q,
    \state_reg[0]_0 ,
    E,
    p_18_in,
    \data_p1_reg[128]_0 ,
    D,
    \data_p1_reg[96]_0 ,
    \bus_wide_gen.data_buf1 ,
    \data_p1_reg[97]_0 ,
    \data_p1_reg[98]_0 ,
    \data_p1_reg[99]_0 ,
    \data_p1_reg[100]_0 ,
    \data_p1_reg[101]_0 ,
    \data_p1_reg[102]_0 ,
    \data_p1_reg[103]_0 ,
    \data_p1_reg[88]_0 ,
    \data_p1_reg[89]_0 ,
    \data_p1_reg[90]_0 ,
    \data_p1_reg[91]_0 ,
    \data_p1_reg[92]_0 ,
    \data_p1_reg[93]_0 ,
    \data_p1_reg[94]_0 ,
    \data_p1_reg[95]_0 ,
    p_10_in,
    \data_p1_reg[0]_0 ,
    \state_reg[0]_1 ,
    \data_p1_reg[1]_0 ,
    \data_p1_reg[2]_0 ,
    \data_p1_reg[3]_0 ,
    \data_p1_reg[4]_0 ,
    \data_p1_reg[5]_0 ,
    \data_p1_reg[6]_0 ,
    \data_p1_reg[7]_0 ,
    \bus_wide_gen.first_beat_reg ,
    \bus_wide_gen.data_valid_reg ,
    \bus_wide_gen.split_cnt1 ,
    \bus_wide_gen.last_data ,
    \state_reg[0]_2 ,
    \bus_wide_gen.data_valid_reg_0 ,
    ap_rst,
    ap_clk,
    ap_rst_n,
    \bus_wide_gen.first_beat_reg_0 ,
    p_19_in,
    \fifo_depth_gt1_gen.dout_reg[7] ,
    \fifo_depth_gt1_gen.dout_reg[7]_0 ,
    \bus_wide_gen.data_buf_reg[8] ,
    \bus_wide_gen.data_buf_reg[16] ,
    \bus_wide_gen.data_buf_reg[9] ,
    \bus_wide_gen.data_buf_reg[10] ,
    \bus_wide_gen.data_buf_reg[11] ,
    \bus_wide_gen.data_buf_reg[12] ,
    \bus_wide_gen.data_buf_reg[13] ,
    \bus_wide_gen.data_buf_reg[14] ,
    \bus_wide_gen.data_buf_reg[15] ,
    \bus_wide_gen.data_buf_reg[0] ,
    \bus_wide_gen.data_buf_reg[16]_0 ,
    \bus_wide_gen.data_buf_reg[16]_1 ,
    \bus_wide_gen.data_buf_reg[40] ,
    \bus_wide_gen.data_buf_reg[40]_0 ,
    \bus_wide_gen.data_buf_reg[40]_1 ,
    \bus_wide_gen.data_buf_reg[48] ,
    \bus_wide_gen.data_buf_reg[48]_0 ,
    \bus_wide_gen.data_buf_reg[49] ,
    \bus_wide_gen.data_buf_reg[50] ,
    \bus_wide_gen.data_buf_reg[51] ,
    \bus_wide_gen.data_buf_reg[52] ,
    \bus_wide_gen.data_buf_reg[53] ,
    \bus_wide_gen.data_buf_reg[54] ,
    \bus_wide_gen.data_buf_reg[55] ,
    \bus_wide_gen.data_buf_reg[56] ,
    \bus_wide_gen.data_buf_reg[56]_0 ,
    \bus_wide_gen.data_buf_reg[57] ,
    \bus_wide_gen.data_buf_reg[58] ,
    \bus_wide_gen.data_buf_reg[59] ,
    \bus_wide_gen.data_buf_reg[60] ,
    \bus_wide_gen.data_buf_reg[61] ,
    \bus_wide_gen.data_buf_reg[62] ,
    \bus_wide_gen.data_buf_reg[63] ,
    \bus_wide_gen.data_buf_reg[64] ,
    \bus_wide_gen.data_buf_reg[64]_0 ,
    \bus_wide_gen.data_buf_reg[65] ,
    \bus_wide_gen.data_buf_reg[65]_0 ,
    \bus_wide_gen.data_buf_reg[66] ,
    \bus_wide_gen.data_buf_reg[66]_0 ,
    \bus_wide_gen.data_buf_reg[67] ,
    \bus_wide_gen.data_buf_reg[67]_0 ,
    \bus_wide_gen.data_buf_reg[68] ,
    \bus_wide_gen.data_buf_reg[68]_0 ,
    \bus_wide_gen.data_buf_reg[69] ,
    \bus_wide_gen.data_buf_reg[69]_0 ,
    \bus_wide_gen.data_buf_reg[70] ,
    \bus_wide_gen.data_buf_reg[70]_0 ,
    \bus_wide_gen.data_buf_reg[71] ,
    \bus_wide_gen.data_buf_reg[71]_0 ,
    \bus_wide_gen.data_buf_reg[72] ,
    \bus_wide_gen.data_buf_reg[72]_0 ,
    \bus_wide_gen.data_buf_reg[72]_1 ,
    \bus_wide_gen.data_buf_reg[73] ,
    \bus_wide_gen.data_buf_reg[74] ,
    \bus_wide_gen.data_buf_reg[75] ,
    \bus_wide_gen.data_buf_reg[76] ,
    \bus_wide_gen.data_buf_reg[77] ,
    \bus_wide_gen.data_buf_reg[78] ,
    \bus_wide_gen.data_buf_reg[79] ,
    \bus_wide_gen.data_buf_reg[80] ,
    \bus_wide_gen.data_buf_reg[80]_0 ,
    \bus_wide_gen.data_buf_reg[81] ,
    \bus_wide_gen.data_buf_reg[81]_0 ,
    \bus_wide_gen.data_buf_reg[82] ,
    \bus_wide_gen.data_buf_reg[82]_0 ,
    \bus_wide_gen.data_buf_reg[83] ,
    \bus_wide_gen.data_buf_reg[83]_0 ,
    \bus_wide_gen.data_buf_reg[84] ,
    \bus_wide_gen.data_buf_reg[84]_0 ,
    \bus_wide_gen.data_buf_reg[85] ,
    \bus_wide_gen.data_buf_reg[85]_0 ,
    \bus_wide_gen.data_buf_reg[86] ,
    \bus_wide_gen.data_buf_reg[86]_0 ,
    \bus_wide_gen.data_buf_reg[87] ,
    \bus_wide_gen.data_buf_reg[87]_0 ,
    \bus_wide_gen.data_buf_reg[88] ,
    \bus_wide_gen.data_buf_reg[96] ,
    \bus_wide_gen.data_buf_reg[111] ,
    \bus_wide_gen.offset_valid ,
    \bus_wide_gen.data_buf_reg[112] ,
    \bus_wide_gen.data_buf_reg[113] ,
    \bus_wide_gen.data_buf_reg[114] ,
    \bus_wide_gen.data_buf_reg[115] ,
    \bus_wide_gen.data_buf_reg[116] ,
    \bus_wide_gen.data_buf_reg[117] ,
    \bus_wide_gen.data_buf_reg[118] ,
    \bus_wide_gen.data_buf_reg[119] ,
    \bus_wide_gen.data_buf_reg[0]_0 ,
    \bus_wide_gen.data_buf_reg[127] ,
    \bus_wide_gen.data_valid_reg_1 ,
    \bus_wide_gen.data_valid_reg_2 ,
    grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_m_axi_gmem_RREADY,
    gmem_ARADDR1,
    grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_RREADY,
    \fifo_depth_gt1_gen.dout_reg[7]_1 ,
    \bus_wide_gen.data_valid_reg_3 ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    beat_valid,
    \data_p2_reg[128]_0 ,
    \data_p2_reg[128]_1 );
  output next_beat;
  output ap_rst_n_0;
  output [88:0]Q;
  output [0:0]\state_reg[0]_0 ;
  output [0:0]E;
  output p_18_in;
  output \data_p1_reg[128]_0 ;
  output [111:0]D;
  output \data_p1_reg[96]_0 ;
  output \bus_wide_gen.data_buf1 ;
  output \data_p1_reg[97]_0 ;
  output \data_p1_reg[98]_0 ;
  output \data_p1_reg[99]_0 ;
  output \data_p1_reg[100]_0 ;
  output \data_p1_reg[101]_0 ;
  output \data_p1_reg[102]_0 ;
  output \data_p1_reg[103]_0 ;
  output \data_p1_reg[88]_0 ;
  output \data_p1_reg[89]_0 ;
  output \data_p1_reg[90]_0 ;
  output \data_p1_reg[91]_0 ;
  output \data_p1_reg[92]_0 ;
  output \data_p1_reg[93]_0 ;
  output \data_p1_reg[94]_0 ;
  output \data_p1_reg[95]_0 ;
  output p_10_in;
  output \data_p1_reg[0]_0 ;
  output \state_reg[0]_1 ;
  output \data_p1_reg[1]_0 ;
  output \data_p1_reg[2]_0 ;
  output \data_p1_reg[3]_0 ;
  output \data_p1_reg[4]_0 ;
  output \data_p1_reg[5]_0 ;
  output \data_p1_reg[6]_0 ;
  output \data_p1_reg[7]_0 ;
  output \bus_wide_gen.first_beat_reg ;
  output \bus_wide_gen.data_valid_reg ;
  output \bus_wide_gen.split_cnt1 ;
  output \bus_wide_gen.last_data ;
  output \state_reg[0]_2 ;
  output \bus_wide_gen.data_valid_reg_0 ;
  input ap_rst;
  input ap_clk;
  input ap_rst_n;
  input \bus_wide_gen.first_beat_reg_0 ;
  input p_19_in;
  input \fifo_depth_gt1_gen.dout_reg[7] ;
  input \fifo_depth_gt1_gen.dout_reg[7]_0 ;
  input \bus_wide_gen.data_buf_reg[8] ;
  input [5:0]\bus_wide_gen.data_buf_reg[16] ;
  input \bus_wide_gen.data_buf_reg[9] ;
  input \bus_wide_gen.data_buf_reg[10] ;
  input \bus_wide_gen.data_buf_reg[11] ;
  input \bus_wide_gen.data_buf_reg[12] ;
  input \bus_wide_gen.data_buf_reg[13] ;
  input \bus_wide_gen.data_buf_reg[14] ;
  input \bus_wide_gen.data_buf_reg[15] ;
  input \bus_wide_gen.data_buf_reg[0] ;
  input \bus_wide_gen.data_buf_reg[16]_0 ;
  input \bus_wide_gen.data_buf_reg[16]_1 ;
  input \bus_wide_gen.data_buf_reg[40] ;
  input \bus_wide_gen.data_buf_reg[40]_0 ;
  input \bus_wide_gen.data_buf_reg[40]_1 ;
  input \bus_wide_gen.data_buf_reg[48] ;
  input \bus_wide_gen.data_buf_reg[48]_0 ;
  input \bus_wide_gen.data_buf_reg[49] ;
  input \bus_wide_gen.data_buf_reg[50] ;
  input \bus_wide_gen.data_buf_reg[51] ;
  input \bus_wide_gen.data_buf_reg[52] ;
  input \bus_wide_gen.data_buf_reg[53] ;
  input \bus_wide_gen.data_buf_reg[54] ;
  input \bus_wide_gen.data_buf_reg[55] ;
  input \bus_wide_gen.data_buf_reg[56] ;
  input \bus_wide_gen.data_buf_reg[56]_0 ;
  input \bus_wide_gen.data_buf_reg[57] ;
  input \bus_wide_gen.data_buf_reg[58] ;
  input \bus_wide_gen.data_buf_reg[59] ;
  input \bus_wide_gen.data_buf_reg[60] ;
  input \bus_wide_gen.data_buf_reg[61] ;
  input \bus_wide_gen.data_buf_reg[62] ;
  input \bus_wide_gen.data_buf_reg[63] ;
  input \bus_wide_gen.data_buf_reg[64] ;
  input \bus_wide_gen.data_buf_reg[64]_0 ;
  input \bus_wide_gen.data_buf_reg[65] ;
  input \bus_wide_gen.data_buf_reg[65]_0 ;
  input \bus_wide_gen.data_buf_reg[66] ;
  input \bus_wide_gen.data_buf_reg[66]_0 ;
  input \bus_wide_gen.data_buf_reg[67] ;
  input \bus_wide_gen.data_buf_reg[67]_0 ;
  input \bus_wide_gen.data_buf_reg[68] ;
  input \bus_wide_gen.data_buf_reg[68]_0 ;
  input \bus_wide_gen.data_buf_reg[69] ;
  input \bus_wide_gen.data_buf_reg[69]_0 ;
  input \bus_wide_gen.data_buf_reg[70] ;
  input \bus_wide_gen.data_buf_reg[70]_0 ;
  input \bus_wide_gen.data_buf_reg[71] ;
  input \bus_wide_gen.data_buf_reg[71]_0 ;
  input \bus_wide_gen.data_buf_reg[72] ;
  input \bus_wide_gen.data_buf_reg[72]_0 ;
  input \bus_wide_gen.data_buf_reg[72]_1 ;
  input \bus_wide_gen.data_buf_reg[73] ;
  input \bus_wide_gen.data_buf_reg[74] ;
  input \bus_wide_gen.data_buf_reg[75] ;
  input \bus_wide_gen.data_buf_reg[76] ;
  input \bus_wide_gen.data_buf_reg[77] ;
  input \bus_wide_gen.data_buf_reg[78] ;
  input \bus_wide_gen.data_buf_reg[79] ;
  input \bus_wide_gen.data_buf_reg[80] ;
  input \bus_wide_gen.data_buf_reg[80]_0 ;
  input \bus_wide_gen.data_buf_reg[81] ;
  input \bus_wide_gen.data_buf_reg[81]_0 ;
  input \bus_wide_gen.data_buf_reg[82] ;
  input \bus_wide_gen.data_buf_reg[82]_0 ;
  input \bus_wide_gen.data_buf_reg[83] ;
  input \bus_wide_gen.data_buf_reg[83]_0 ;
  input \bus_wide_gen.data_buf_reg[84] ;
  input \bus_wide_gen.data_buf_reg[84]_0 ;
  input \bus_wide_gen.data_buf_reg[85] ;
  input \bus_wide_gen.data_buf_reg[85]_0 ;
  input \bus_wide_gen.data_buf_reg[86] ;
  input \bus_wide_gen.data_buf_reg[86]_0 ;
  input \bus_wide_gen.data_buf_reg[87] ;
  input \bus_wide_gen.data_buf_reg[87]_0 ;
  input \bus_wide_gen.data_buf_reg[88] ;
  input \bus_wide_gen.data_buf_reg[96] ;
  input [111:0]\bus_wide_gen.data_buf_reg[111] ;
  input \bus_wide_gen.offset_valid ;
  input \bus_wide_gen.data_buf_reg[112] ;
  input \bus_wide_gen.data_buf_reg[113] ;
  input \bus_wide_gen.data_buf_reg[114] ;
  input \bus_wide_gen.data_buf_reg[115] ;
  input \bus_wide_gen.data_buf_reg[116] ;
  input \bus_wide_gen.data_buf_reg[117] ;
  input \bus_wide_gen.data_buf_reg[118] ;
  input \bus_wide_gen.data_buf_reg[119] ;
  input \bus_wide_gen.data_buf_reg[0]_0 ;
  input \bus_wide_gen.data_buf_reg[127] ;
  input [3:0]\bus_wide_gen.data_valid_reg_1 ;
  input \bus_wide_gen.data_valid_reg_2 ;
  input grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_m_axi_gmem_RREADY;
  input gmem_ARADDR1;
  input grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_RREADY;
  input \fifo_depth_gt1_gen.dout_reg[7]_1 ;
  input \bus_wide_gen.data_valid_reg_3 ;
  input [1:0]\bus_wide_gen.split_cnt_buf_reg[0] ;
  input beat_valid;
  input [128:0]\data_p2_reg[128]_0 ;
  input [0:0]\data_p2_reg[128]_1 ;

  wire [111:0]D;
  wire [0:0]E;
  wire [88:0]Q;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire beat_valid;
  wire \bus_wide_gen.data_buf1 ;
  wire \bus_wide_gen.data_buf[100]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[100]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[101]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[101]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[102]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[102]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[103]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[103]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[104]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[105]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[106]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[107]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[108]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[109]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[10]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[110]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[111]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[119]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[11]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[12]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[13]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[14]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[15]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[16]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[16]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[16]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[17]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[17]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[17]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[18]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[18]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[18]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[19]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[19]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[19]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[20]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[20]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[20]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[21]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[21]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[21]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[22]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[22]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[22]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[23]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[23]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[23]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[24]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[24]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[25]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[25]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[26]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[26]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[27]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[27]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[28]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[28]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[29]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[29]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[30]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[30]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[32]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[32]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[32]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[32]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[33]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[33]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[33]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[33]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[34]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[34]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[34]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[34]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[35]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[35]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[35]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[35]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[36]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[36]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[36]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[36]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[37]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[37]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[37]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[37]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[38]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[38]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[38]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[38]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[39]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[39]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[39]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[39]_i_6_n_0 ;
  wire \bus_wide_gen.data_buf[40]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[40]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[40]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[41]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[41]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[41]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[42]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[42]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[42]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[43]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[43]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[43]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[44]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[44]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[44]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[45]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[45]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[45]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[46]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[46]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[46]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[47]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[47]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[47]_i_6_n_0 ;
  wire \bus_wide_gen.data_buf[48]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[48]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[48]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[48]_i_6_n_0 ;
  wire \bus_wide_gen.data_buf[49]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[49]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[49]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[49]_i_6_n_0 ;
  wire \bus_wide_gen.data_buf[50]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[50]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[50]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[50]_i_6_n_0 ;
  wire \bus_wide_gen.data_buf[51]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[51]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[51]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[51]_i_6_n_0 ;
  wire \bus_wide_gen.data_buf[52]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[52]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[52]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[52]_i_6_n_0 ;
  wire \bus_wide_gen.data_buf[53]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[53]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[53]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[53]_i_6_n_0 ;
  wire \bus_wide_gen.data_buf[54]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[54]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[54]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[54]_i_6_n_0 ;
  wire \bus_wide_gen.data_buf[55]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[55]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[55]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[55]_i_6_n_0 ;
  wire \bus_wide_gen.data_buf[56]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[56]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[57]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[57]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[58]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[58]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[59]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[59]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[60]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[60]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[61]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[61]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[62]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[62]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[63]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[63]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[64]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[65]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[66]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[67]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[68]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[69]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[70]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[71]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[71]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[71]_i_6_n_0 ;
  wire \bus_wide_gen.data_buf[72]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[73]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[74]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[75]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[76]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[77]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[78]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[79]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[80]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[80]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[81]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[81]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[82]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[82]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[83]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[83]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[84]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[84]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[85]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[85]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[86]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[86]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[87]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[87]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[88]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[88]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[89]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[89]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[8]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[90]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[90]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[91]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[91]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[92]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[92]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[93]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[93]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[94]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[94]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[95]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[95]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[96]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[96]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[97]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[97]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[98]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[98]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[99]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[99]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[9]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf_reg[0] ;
  wire \bus_wide_gen.data_buf_reg[0]_0 ;
  wire \bus_wide_gen.data_buf_reg[10] ;
  wire [111:0]\bus_wide_gen.data_buf_reg[111] ;
  wire \bus_wide_gen.data_buf_reg[112] ;
  wire \bus_wide_gen.data_buf_reg[113] ;
  wire \bus_wide_gen.data_buf_reg[114] ;
  wire \bus_wide_gen.data_buf_reg[115] ;
  wire \bus_wide_gen.data_buf_reg[116] ;
  wire \bus_wide_gen.data_buf_reg[117] ;
  wire \bus_wide_gen.data_buf_reg[118] ;
  wire \bus_wide_gen.data_buf_reg[119] ;
  wire \bus_wide_gen.data_buf_reg[11] ;
  wire \bus_wide_gen.data_buf_reg[127] ;
  wire \bus_wide_gen.data_buf_reg[12] ;
  wire \bus_wide_gen.data_buf_reg[13] ;
  wire \bus_wide_gen.data_buf_reg[14] ;
  wire \bus_wide_gen.data_buf_reg[15] ;
  wire [5:0]\bus_wide_gen.data_buf_reg[16] ;
  wire \bus_wide_gen.data_buf_reg[16]_0 ;
  wire \bus_wide_gen.data_buf_reg[16]_1 ;
  wire \bus_wide_gen.data_buf_reg[40] ;
  wire \bus_wide_gen.data_buf_reg[40]_0 ;
  wire \bus_wide_gen.data_buf_reg[40]_1 ;
  wire \bus_wide_gen.data_buf_reg[48] ;
  wire \bus_wide_gen.data_buf_reg[48]_0 ;
  wire \bus_wide_gen.data_buf_reg[49] ;
  wire \bus_wide_gen.data_buf_reg[50] ;
  wire \bus_wide_gen.data_buf_reg[51] ;
  wire \bus_wide_gen.data_buf_reg[52] ;
  wire \bus_wide_gen.data_buf_reg[53] ;
  wire \bus_wide_gen.data_buf_reg[54] ;
  wire \bus_wide_gen.data_buf_reg[55] ;
  wire \bus_wide_gen.data_buf_reg[56] ;
  wire \bus_wide_gen.data_buf_reg[56]_0 ;
  wire \bus_wide_gen.data_buf_reg[57] ;
  wire \bus_wide_gen.data_buf_reg[58] ;
  wire \bus_wide_gen.data_buf_reg[59] ;
  wire \bus_wide_gen.data_buf_reg[60] ;
  wire \bus_wide_gen.data_buf_reg[61] ;
  wire \bus_wide_gen.data_buf_reg[62] ;
  wire \bus_wide_gen.data_buf_reg[63] ;
  wire \bus_wide_gen.data_buf_reg[64] ;
  wire \bus_wide_gen.data_buf_reg[64]_0 ;
  wire \bus_wide_gen.data_buf_reg[65] ;
  wire \bus_wide_gen.data_buf_reg[65]_0 ;
  wire \bus_wide_gen.data_buf_reg[66] ;
  wire \bus_wide_gen.data_buf_reg[66]_0 ;
  wire \bus_wide_gen.data_buf_reg[67] ;
  wire \bus_wide_gen.data_buf_reg[67]_0 ;
  wire \bus_wide_gen.data_buf_reg[68] ;
  wire \bus_wide_gen.data_buf_reg[68]_0 ;
  wire \bus_wide_gen.data_buf_reg[69] ;
  wire \bus_wide_gen.data_buf_reg[69]_0 ;
  wire \bus_wide_gen.data_buf_reg[70] ;
  wire \bus_wide_gen.data_buf_reg[70]_0 ;
  wire \bus_wide_gen.data_buf_reg[71] ;
  wire \bus_wide_gen.data_buf_reg[71]_0 ;
  wire \bus_wide_gen.data_buf_reg[72] ;
  wire \bus_wide_gen.data_buf_reg[72]_0 ;
  wire \bus_wide_gen.data_buf_reg[72]_1 ;
  wire \bus_wide_gen.data_buf_reg[73] ;
  wire \bus_wide_gen.data_buf_reg[74] ;
  wire \bus_wide_gen.data_buf_reg[75] ;
  wire \bus_wide_gen.data_buf_reg[76] ;
  wire \bus_wide_gen.data_buf_reg[77] ;
  wire \bus_wide_gen.data_buf_reg[78] ;
  wire \bus_wide_gen.data_buf_reg[79] ;
  wire \bus_wide_gen.data_buf_reg[80] ;
  wire \bus_wide_gen.data_buf_reg[80]_0 ;
  wire \bus_wide_gen.data_buf_reg[81] ;
  wire \bus_wide_gen.data_buf_reg[81]_0 ;
  wire \bus_wide_gen.data_buf_reg[82] ;
  wire \bus_wide_gen.data_buf_reg[82]_0 ;
  wire \bus_wide_gen.data_buf_reg[83] ;
  wire \bus_wide_gen.data_buf_reg[83]_0 ;
  wire \bus_wide_gen.data_buf_reg[84] ;
  wire \bus_wide_gen.data_buf_reg[84]_0 ;
  wire \bus_wide_gen.data_buf_reg[85] ;
  wire \bus_wide_gen.data_buf_reg[85]_0 ;
  wire \bus_wide_gen.data_buf_reg[86] ;
  wire \bus_wide_gen.data_buf_reg[86]_0 ;
  wire \bus_wide_gen.data_buf_reg[87] ;
  wire \bus_wide_gen.data_buf_reg[87]_0 ;
  wire \bus_wide_gen.data_buf_reg[88] ;
  wire \bus_wide_gen.data_buf_reg[8] ;
  wire \bus_wide_gen.data_buf_reg[96] ;
  wire \bus_wide_gen.data_buf_reg[9] ;
  wire \bus_wide_gen.data_valid_reg ;
  wire \bus_wide_gen.data_valid_reg_0 ;
  wire [3:0]\bus_wide_gen.data_valid_reg_1 ;
  wire \bus_wide_gen.data_valid_reg_2 ;
  wire \bus_wide_gen.data_valid_reg_3 ;
  wire \bus_wide_gen.first_beat_reg ;
  wire \bus_wide_gen.first_beat_reg_0 ;
  wire \bus_wide_gen.last_data ;
  wire \bus_wide_gen.offset_valid ;
  wire \bus_wide_gen.split_cnt1 ;
  wire [1:0]\bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \data_p1[0]_i_1__0_n_0 ;
  wire \data_p1[100]_i_1_n_0 ;
  wire \data_p1[101]_i_1_n_0 ;
  wire \data_p1[102]_i_1_n_0 ;
  wire \data_p1[103]_i_1_n_0 ;
  wire \data_p1[104]_i_1_n_0 ;
  wire \data_p1[105]_i_1_n_0 ;
  wire \data_p1[106]_i_1_n_0 ;
  wire \data_p1[107]_i_1_n_0 ;
  wire \data_p1[108]_i_1_n_0 ;
  wire \data_p1[109]_i_1_n_0 ;
  wire \data_p1[10]_i_1__4_n_0 ;
  wire \data_p1[110]_i_1_n_0 ;
  wire \data_p1[111]_i_1_n_0 ;
  wire \data_p1[112]_i_1_n_0 ;
  wire \data_p1[113]_i_1_n_0 ;
  wire \data_p1[114]_i_1_n_0 ;
  wire \data_p1[115]_i_1_n_0 ;
  wire \data_p1[116]_i_1_n_0 ;
  wire \data_p1[117]_i_1_n_0 ;
  wire \data_p1[118]_i_1_n_0 ;
  wire \data_p1[119]_i_1_n_0 ;
  wire \data_p1[11]_i_1__4_n_0 ;
  wire \data_p1[120]_i_1_n_0 ;
  wire \data_p1[121]_i_1_n_0 ;
  wire \data_p1[122]_i_1_n_0 ;
  wire \data_p1[123]_i_1_n_0 ;
  wire \data_p1[124]_i_1_n_0 ;
  wire \data_p1[125]_i_1_n_0 ;
  wire \data_p1[126]_i_1_n_0 ;
  wire \data_p1[127]_i_1_n_0 ;
  wire \data_p1[128]_i_2_n_0 ;
  wire \data_p1[12]_i_1__4_n_0 ;
  wire \data_p1[13]_i_1__4_n_0 ;
  wire \data_p1[14]_i_1__4_n_0 ;
  wire \data_p1[15]_i_1__4_n_0 ;
  wire \data_p1[16]_i_1__4_n_0 ;
  wire \data_p1[17]_i_1__4_n_0 ;
  wire \data_p1[18]_i_1__4_n_0 ;
  wire \data_p1[19]_i_1__4_n_0 ;
  wire \data_p1[1]_i_1__2_n_0 ;
  wire \data_p1[20]_i_1__4_n_0 ;
  wire \data_p1[21]_i_1__4_n_0 ;
  wire \data_p1[22]_i_1__4_n_0 ;
  wire \data_p1[23]_i_1__4_n_0 ;
  wire \data_p1[24]_i_1__4_n_0 ;
  wire \data_p1[25]_i_1__4_n_0 ;
  wire \data_p1[26]_i_1__4_n_0 ;
  wire \data_p1[27]_i_1__4_n_0 ;
  wire \data_p1[28]_i_1__4_n_0 ;
  wire \data_p1[29]_i_1__4_n_0 ;
  wire \data_p1[2]_i_1__3_n_0 ;
  wire \data_p1[30]_i_1__4_n_0 ;
  wire \data_p1[31]_i_1__4_n_0 ;
  wire \data_p1[32]_i_1__4_n_0 ;
  wire \data_p1[33]_i_1__4_n_0 ;
  wire \data_p1[34]_i_1__4_n_0 ;
  wire \data_p1[35]_i_1__4_n_0 ;
  wire \data_p1[36]_i_1__4_n_0 ;
  wire \data_p1[37]_i_1__4_n_0 ;
  wire \data_p1[38]_i_1__4_n_0 ;
  wire \data_p1[39]_i_1__4_n_0 ;
  wire \data_p1[3]_i_1__3_n_0 ;
  wire \data_p1[40]_i_1__4_n_0 ;
  wire \data_p1[41]_i_1__4_n_0 ;
  wire \data_p1[42]_i_1__4_n_0 ;
  wire \data_p1[43]_i_1__4_n_0 ;
  wire \data_p1[44]_i_1__4_n_0 ;
  wire \data_p1[45]_i_1__4_n_0 ;
  wire \data_p1[46]_i_1__4_n_0 ;
  wire \data_p1[47]_i_1__4_n_0 ;
  wire \data_p1[48]_i_1__4_n_0 ;
  wire \data_p1[49]_i_1__4_n_0 ;
  wire \data_p1[4]_i_1__4_n_0 ;
  wire \data_p1[50]_i_1__4_n_0 ;
  wire \data_p1[51]_i_1__4_n_0 ;
  wire \data_p1[52]_i_1__4_n_0 ;
  wire \data_p1[53]_i_1__4_n_0 ;
  wire \data_p1[54]_i_1__4_n_0 ;
  wire \data_p1[55]_i_1__4_n_0 ;
  wire \data_p1[56]_i_1__4_n_0 ;
  wire \data_p1[57]_i_1__4_n_0 ;
  wire \data_p1[58]_i_1__4_n_0 ;
  wire \data_p1[59]_i_1__4_n_0 ;
  wire \data_p1[5]_i_1__4_n_0 ;
  wire \data_p1[60]_i_1__4_n_0 ;
  wire \data_p1[61]_i_1__4_n_0 ;
  wire \data_p1[62]_i_1__4_n_0 ;
  wire \data_p1[63]_i_1__2_n_0 ;
  wire \data_p1[64]_i_1__2_n_0 ;
  wire \data_p1[65]_i_1__1_n_0 ;
  wire \data_p1[66]_i_1__1_n_0 ;
  wire \data_p1[67]_i_1__1_n_0 ;
  wire \data_p1[68]_i_1_n_0 ;
  wire \data_p1[69]_i_1_n_0 ;
  wire \data_p1[6]_i_1__4_n_0 ;
  wire \data_p1[70]_i_1_n_0 ;
  wire \data_p1[71]_i_1_n_0 ;
  wire \data_p1[72]_i_1_n_0 ;
  wire \data_p1[73]_i_1_n_0 ;
  wire \data_p1[74]_i_1_n_0 ;
  wire \data_p1[75]_i_1_n_0 ;
  wire \data_p1[76]_i_1__1_n_0 ;
  wire \data_p1[77]_i_1_n_0 ;
  wire \data_p1[78]_i_1_n_0 ;
  wire \data_p1[79]_i_1_n_0 ;
  wire \data_p1[7]_i_1__4_n_0 ;
  wire \data_p1[80]_i_1_n_0 ;
  wire \data_p1[81]_i_1__2_n_0 ;
  wire \data_p1[82]_i_1_n_0 ;
  wire \data_p1[83]_i_1_n_0 ;
  wire \data_p1[84]_i_1_n_0 ;
  wire \data_p1[85]_i_1_n_0 ;
  wire \data_p1[86]_i_1_n_0 ;
  wire \data_p1[87]_i_1_n_0 ;
  wire \data_p1[88]_i_1_n_0 ;
  wire \data_p1[89]_i_1_n_0 ;
  wire \data_p1[8]_i_1__4_n_0 ;
  wire \data_p1[90]_i_1_n_0 ;
  wire \data_p1[91]_i_1_n_0 ;
  wire \data_p1[92]_i_1_n_0 ;
  wire \data_p1[93]_i_1_n_0 ;
  wire \data_p1[94]_i_1_n_0 ;
  wire \data_p1[95]_i_1_n_0 ;
  wire \data_p1[96]_i_1_n_0 ;
  wire \data_p1[97]_i_1_n_0 ;
  wire \data_p1[98]_i_1_n_0 ;
  wire \data_p1[99]_i_1_n_0 ;
  wire \data_p1[9]_i_1__4_n_0 ;
  wire \data_p1_reg[0]_0 ;
  wire \data_p1_reg[100]_0 ;
  wire \data_p1_reg[101]_0 ;
  wire \data_p1_reg[102]_0 ;
  wire \data_p1_reg[103]_0 ;
  wire \data_p1_reg[128]_0 ;
  wire \data_p1_reg[1]_0 ;
  wire \data_p1_reg[2]_0 ;
  wire \data_p1_reg[3]_0 ;
  wire \data_p1_reg[4]_0 ;
  wire \data_p1_reg[5]_0 ;
  wire \data_p1_reg[6]_0 ;
  wire \data_p1_reg[7]_0 ;
  wire \data_p1_reg[88]_0 ;
  wire \data_p1_reg[89]_0 ;
  wire \data_p1_reg[90]_0 ;
  wire \data_p1_reg[91]_0 ;
  wire \data_p1_reg[92]_0 ;
  wire \data_p1_reg[93]_0 ;
  wire \data_p1_reg[94]_0 ;
  wire \data_p1_reg[95]_0 ;
  wire \data_p1_reg[96]_0 ;
  wire \data_p1_reg[97]_0 ;
  wire \data_p1_reg[98]_0 ;
  wire \data_p1_reg[99]_0 ;
  wire \data_p1_reg_n_0_[0] ;
  wire \data_p1_reg_n_0_[16] ;
  wire \data_p1_reg_n_0_[17] ;
  wire \data_p1_reg_n_0_[18] ;
  wire \data_p1_reg_n_0_[19] ;
  wire \data_p1_reg_n_0_[1] ;
  wire \data_p1_reg_n_0_[20] ;
  wire \data_p1_reg_n_0_[21] ;
  wire \data_p1_reg_n_0_[22] ;
  wire \data_p1_reg_n_0_[23] ;
  wire \data_p1_reg_n_0_[24] ;
  wire \data_p1_reg_n_0_[25] ;
  wire \data_p1_reg_n_0_[26] ;
  wire \data_p1_reg_n_0_[27] ;
  wire \data_p1_reg_n_0_[28] ;
  wire \data_p1_reg_n_0_[29] ;
  wire \data_p1_reg_n_0_[2] ;
  wire \data_p1_reg_n_0_[30] ;
  wire \data_p1_reg_n_0_[31] ;
  wire \data_p1_reg_n_0_[3] ;
  wire \data_p1_reg_n_0_[48] ;
  wire \data_p1_reg_n_0_[49] ;
  wire \data_p1_reg_n_0_[4] ;
  wire \data_p1_reg_n_0_[50] ;
  wire \data_p1_reg_n_0_[51] ;
  wire \data_p1_reg_n_0_[52] ;
  wire \data_p1_reg_n_0_[53] ;
  wire \data_p1_reg_n_0_[54] ;
  wire \data_p1_reg_n_0_[55] ;
  wire \data_p1_reg_n_0_[56] ;
  wire \data_p1_reg_n_0_[57] ;
  wire \data_p1_reg_n_0_[58] ;
  wire \data_p1_reg_n_0_[59] ;
  wire \data_p1_reg_n_0_[5] ;
  wire \data_p1_reg_n_0_[60] ;
  wire \data_p1_reg_n_0_[61] ;
  wire \data_p1_reg_n_0_[62] ;
  wire \data_p1_reg_n_0_[63] ;
  wire \data_p1_reg_n_0_[6] ;
  wire \data_p1_reg_n_0_[7] ;
  wire [128:0]data_p2;
  wire [128:0]\data_p2_reg[128]_0 ;
  wire [0:0]\data_p2_reg[128]_1 ;
  wire \fifo_depth_gt1_gen.dout[7]_i_2_n_0 ;
  wire \fifo_depth_gt1_gen.dout[7]_i_5_n_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[7] ;
  wire \fifo_depth_gt1_gen.dout_reg[7]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[7]_1 ;
  wire gmem_ARADDR1;
  wire gmem_ARVALID1;
  wire grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_RREADY;
  wire grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_m_axi_gmem_RREADY;
  wire load_p1;
  wire next_beat;
  wire [1:0]next_st__0;
  wire p_10_in;
  wire p_18_in;
  wire p_19_in;
  wire s_ready_t_i_1__10_n_0;
  wire [1:1]state;
  wire \state[0]_i_1__4_n_0 ;
  wire \state[1]_i_1__5_n_0 ;
  wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;
  wire \state_reg[0]_1 ;
  wire \state_reg[0]_2 ;

  LUT4 #(
    .INIT(16'h0062)) 
    \FSM_sequential_state[0]_i_1__5 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(beat_valid),
        .I3(p_19_in),
        .O(next_st__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT5 #(
    .INIT(32'h72621404)) 
    \FSM_sequential_state[1]_i_1__7 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(beat_valid),
        .I3(next_beat),
        .I4(p_19_in),
        .O(next_st__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_sequential_state[1]_i_4 
       (.I0(Q[88]),
        .I1(\bus_wide_gen.offset_valid ),
        .I2(\state_reg[0]_0 ),
        .O(\bus_wide_gen.last_data ));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[0]),
        .Q(state__0[0]),
        .R(ap_rst));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[1]),
        .Q(state__0[1]),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'h00000000AAC00000)) 
    \bus_wide_gen.data_buf[0]_i_3 
       (.I0(\bus_wide_gen.data_buf[16]_i_3_n_0 ),
        .I1(Q[56]),
        .I2(\bus_wide_gen.data_buf_reg[0] ),
        .I3(\bus_wide_gen.data_buf_reg[16] [3]),
        .I4(\bus_wide_gen.data_buf1 ),
        .I5(\bus_wide_gen.data_buf_reg[16] [2]),
        .O(\data_p1_reg[96]_0 ));
  LUT6 #(
    .INIT(64'hAA8AFFFFAA8A0000)) 
    \bus_wide_gen.data_buf[0]_i_5 
       (.I0(\data_p1_reg_n_0_[0] ),
        .I1(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I2(\bus_wide_gen.first_beat_reg_0 ),
        .I3(\state_reg[0]_1 ),
        .I4(p_10_in),
        .I5(\bus_wide_gen.data_buf_reg[111] [0]),
        .O(\data_p1_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \bus_wide_gen.data_buf[100]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[48] ),
        .I1(Q[84]),
        .I2(Q[60]),
        .I3(\bus_wide_gen.data_buf_reg[96] ),
        .I4(\bus_wide_gen.data_buf[100]_i_2_n_0 ),
        .I5(\bus_wide_gen.data_buf[100]_i_3_n_0 ),
        .O(D[92]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_wide_gen.data_buf[100]_i_2 
       (.I0(\bus_wide_gen.data_buf_reg[111] [100]),
        .I1(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .O(\bus_wide_gen.data_buf[100]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0C00A00000000000)) 
    \bus_wide_gen.data_buf[100]_i_3 
       (.I0(Q[76]),
        .I1(Q[68]),
        .I2(\bus_wide_gen.data_buf_reg[16] [3]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [2]),
        .I5(\bus_wide_gen.data_buf_reg[40]_1 ),
        .O(\bus_wide_gen.data_buf[100]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \bus_wide_gen.data_buf[101]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[48] ),
        .I1(Q[85]),
        .I2(Q[61]),
        .I3(\bus_wide_gen.data_buf_reg[96] ),
        .I4(\bus_wide_gen.data_buf[101]_i_2_n_0 ),
        .I5(\bus_wide_gen.data_buf[101]_i_3_n_0 ),
        .O(D[93]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_wide_gen.data_buf[101]_i_2 
       (.I0(\bus_wide_gen.data_buf_reg[111] [101]),
        .I1(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .O(\bus_wide_gen.data_buf[101]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0C00A00000000000)) 
    \bus_wide_gen.data_buf[101]_i_3 
       (.I0(Q[77]),
        .I1(Q[69]),
        .I2(\bus_wide_gen.data_buf_reg[16] [3]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [2]),
        .I5(\bus_wide_gen.data_buf_reg[40]_1 ),
        .O(\bus_wide_gen.data_buf[101]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \bus_wide_gen.data_buf[102]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[48] ),
        .I1(Q[86]),
        .I2(Q[62]),
        .I3(\bus_wide_gen.data_buf_reg[96] ),
        .I4(\bus_wide_gen.data_buf[102]_i_2_n_0 ),
        .I5(\bus_wide_gen.data_buf[102]_i_3_n_0 ),
        .O(D[94]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_wide_gen.data_buf[102]_i_2 
       (.I0(\bus_wide_gen.data_buf_reg[111] [102]),
        .I1(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .O(\bus_wide_gen.data_buf[102]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0C00A00000000000)) 
    \bus_wide_gen.data_buf[102]_i_3 
       (.I0(Q[78]),
        .I1(Q[70]),
        .I2(\bus_wide_gen.data_buf_reg[16] [3]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [2]),
        .I5(\bus_wide_gen.data_buf_reg[40]_1 ),
        .O(\bus_wide_gen.data_buf[102]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \bus_wide_gen.data_buf[103]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[48] ),
        .I1(Q[87]),
        .I2(Q[63]),
        .I3(\bus_wide_gen.data_buf_reg[96] ),
        .I4(\bus_wide_gen.data_buf[103]_i_3_n_0 ),
        .I5(\bus_wide_gen.data_buf[103]_i_4_n_0 ),
        .O(D[95]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_wide_gen.data_buf[103]_i_3 
       (.I0(\bus_wide_gen.data_buf_reg[111] [103]),
        .I1(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .O(\bus_wide_gen.data_buf[103]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0C00A00000000000)) 
    \bus_wide_gen.data_buf[103]_i_4 
       (.I0(Q[79]),
        .I1(Q[71]),
        .I2(\bus_wide_gen.data_buf_reg[16] [3]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [2]),
        .I5(\bus_wide_gen.data_buf_reg[40]_1 ),
        .O(\bus_wide_gen.data_buf[103]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \bus_wide_gen.data_buf[104]_i_1 
       (.I0(\bus_wide_gen.data_buf[104]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[111] [104]),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[96] ),
        .I4(Q[64]),
        .O(D[96]));
  LUT6 #(
    .INIT(64'h0C00A00000000000)) 
    \bus_wide_gen.data_buf[104]_i_2 
       (.I0(Q[80]),
        .I1(Q[72]),
        .I2(\bus_wide_gen.data_buf_reg[16] [3]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [2]),
        .I5(\bus_wide_gen.data_buf_reg[40]_1 ),
        .O(\bus_wide_gen.data_buf[104]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \bus_wide_gen.data_buf[105]_i_1 
       (.I0(\bus_wide_gen.data_buf[105]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[111] [105]),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[96] ),
        .I4(Q[65]),
        .O(D[97]));
  LUT6 #(
    .INIT(64'h0C00A00000000000)) 
    \bus_wide_gen.data_buf[105]_i_2 
       (.I0(Q[81]),
        .I1(Q[73]),
        .I2(\bus_wide_gen.data_buf_reg[16] [3]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [2]),
        .I5(\bus_wide_gen.data_buf_reg[40]_1 ),
        .O(\bus_wide_gen.data_buf[105]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \bus_wide_gen.data_buf[106]_i_1 
       (.I0(\bus_wide_gen.data_buf[106]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[111] [106]),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[96] ),
        .I4(Q[66]),
        .O(D[98]));
  LUT6 #(
    .INIT(64'h0C00A00000000000)) 
    \bus_wide_gen.data_buf[106]_i_2 
       (.I0(Q[82]),
        .I1(Q[74]),
        .I2(\bus_wide_gen.data_buf_reg[16] [3]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [2]),
        .I5(\bus_wide_gen.data_buf_reg[40]_1 ),
        .O(\bus_wide_gen.data_buf[106]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \bus_wide_gen.data_buf[107]_i_1 
       (.I0(\bus_wide_gen.data_buf[107]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[111] [107]),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[96] ),
        .I4(Q[67]),
        .O(D[99]));
  LUT6 #(
    .INIT(64'h0C00A00000000000)) 
    \bus_wide_gen.data_buf[107]_i_2 
       (.I0(Q[83]),
        .I1(Q[75]),
        .I2(\bus_wide_gen.data_buf_reg[16] [3]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [2]),
        .I5(\bus_wide_gen.data_buf_reg[40]_1 ),
        .O(\bus_wide_gen.data_buf[107]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \bus_wide_gen.data_buf[108]_i_1 
       (.I0(\bus_wide_gen.data_buf[108]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[111] [108]),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[96] ),
        .I4(Q[68]),
        .O(D[100]));
  LUT6 #(
    .INIT(64'h0C00A00000000000)) 
    \bus_wide_gen.data_buf[108]_i_2 
       (.I0(Q[84]),
        .I1(Q[76]),
        .I2(\bus_wide_gen.data_buf_reg[16] [3]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [2]),
        .I5(\bus_wide_gen.data_buf_reg[40]_1 ),
        .O(\bus_wide_gen.data_buf[108]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \bus_wide_gen.data_buf[109]_i_1 
       (.I0(\bus_wide_gen.data_buf[109]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[111] [109]),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[96] ),
        .I4(Q[69]),
        .O(D[101]));
  LUT6 #(
    .INIT(64'h0C00A00000000000)) 
    \bus_wide_gen.data_buf[109]_i_2 
       (.I0(Q[85]),
        .I1(Q[77]),
        .I2(\bus_wide_gen.data_buf_reg[16] [3]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [2]),
        .I5(\bus_wide_gen.data_buf_reg[40]_1 ),
        .O(\bus_wide_gen.data_buf[109]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFCFCFEFCFCFC)) 
    \bus_wide_gen.data_buf[10]_i_1 
       (.I0(\bus_wide_gen.data_buf[34]_i_4_n_0 ),
        .I1(\bus_wide_gen.data_buf[10]_i_2_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[10] ),
        .I3(\bus_wide_gen.data_buf_reg[16] [3]),
        .I4(\bus_wide_gen.data_buf[71]_i_4_n_0 ),
        .I5(\bus_wide_gen.data_buf[18]_i_3_n_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[10]_i_2 
       (.I0(Q[2]),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [10]),
        .O(\bus_wide_gen.data_buf[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \bus_wide_gen.data_buf[110]_i_1 
       (.I0(\bus_wide_gen.data_buf[110]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[111] [110]),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[96] ),
        .I4(Q[70]),
        .O(D[102]));
  LUT6 #(
    .INIT(64'h0C00A00000000000)) 
    \bus_wide_gen.data_buf[110]_i_2 
       (.I0(Q[86]),
        .I1(Q[78]),
        .I2(\bus_wide_gen.data_buf_reg[16] [3]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [2]),
        .I5(\bus_wide_gen.data_buf_reg[40]_1 ),
        .O(\bus_wide_gen.data_buf[110]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \bus_wide_gen.data_buf[111]_i_1 
       (.I0(\bus_wide_gen.data_buf[111]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[111] [111]),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[96] ),
        .I4(Q[71]),
        .O(D[103]));
  LUT6 #(
    .INIT(64'h0C00A00000000000)) 
    \bus_wide_gen.data_buf[111]_i_2 
       (.I0(Q[87]),
        .I1(Q[79]),
        .I2(\bus_wide_gen.data_buf_reg[16] [3]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [2]),
        .I5(\bus_wide_gen.data_buf_reg[40]_1 ),
        .O(\bus_wide_gen.data_buf[111]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[112]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[112] ),
        .I1(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[96] ),
        .I3(Q[72]),
        .I4(Q[80]),
        .I5(\bus_wide_gen.data_buf_reg[72]_0 ),
        .O(D[104]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[113]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[113] ),
        .I1(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[96] ),
        .I3(Q[73]),
        .I4(Q[81]),
        .I5(\bus_wide_gen.data_buf_reg[72]_0 ),
        .O(D[105]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[114]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[114] ),
        .I1(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[96] ),
        .I3(Q[74]),
        .I4(Q[82]),
        .I5(\bus_wide_gen.data_buf_reg[72]_0 ),
        .O(D[106]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[115]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[115] ),
        .I1(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[96] ),
        .I3(Q[75]),
        .I4(Q[83]),
        .I5(\bus_wide_gen.data_buf_reg[72]_0 ),
        .O(D[107]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[116]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[116] ),
        .I1(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[96] ),
        .I3(Q[76]),
        .I4(Q[84]),
        .I5(\bus_wide_gen.data_buf_reg[72]_0 ),
        .O(D[108]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[117]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[117] ),
        .I1(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[96] ),
        .I3(Q[77]),
        .I4(Q[85]),
        .I5(\bus_wide_gen.data_buf_reg[72]_0 ),
        .O(D[109]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[118]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[118] ),
        .I1(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[96] ),
        .I3(Q[78]),
        .I4(Q[86]),
        .I5(\bus_wide_gen.data_buf_reg[72]_0 ),
        .O(D[110]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bus_wide_gen.data_buf[119]_i_1 
       (.I0(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I1(p_18_in),
        .O(\bus_wide_gen.data_valid_reg ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[119]_i_2 
       (.I0(\bus_wide_gen.data_buf_reg[119] ),
        .I1(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[96] ),
        .I3(Q[79]),
        .I4(Q[87]),
        .I5(\bus_wide_gen.data_buf_reg[72]_0 ),
        .O(D[111]));
  LUT2 #(
    .INIT(4'h8)) 
    \bus_wide_gen.data_buf[119]_i_3 
       (.I0(p_18_in),
        .I1(\bus_wide_gen.data_buf_reg[127] ),
        .O(\bus_wide_gen.data_buf[119]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \bus_wide_gen.data_buf[119]_i_7 
       (.I0(\state_reg[0]_0 ),
        .I1(\bus_wide_gen.offset_valid ),
        .I2(\bus_wide_gen.first_beat_reg_0 ),
        .I3(p_18_in),
        .I4(\bus_wide_gen.data_buf_reg[127] ),
        .O(\bus_wide_gen.data_buf1 ));
  LUT5 #(
    .INIT(32'h08888888)) 
    \bus_wide_gen.data_buf[119]_i_8 
       (.I0(\bus_wide_gen.data_buf_reg[127] ),
        .I1(p_18_in),
        .I2(\bus_wide_gen.first_beat_reg_0 ),
        .I3(\bus_wide_gen.offset_valid ),
        .I4(\state_reg[0]_0 ),
        .O(\bus_wide_gen.first_beat_reg ));
  LUT6 #(
    .INIT(64'hFEFFFCFCFEFCFCFC)) 
    \bus_wide_gen.data_buf[11]_i_1 
       (.I0(\bus_wide_gen.data_buf[35]_i_4_n_0 ),
        .I1(\bus_wide_gen.data_buf[11]_i_2_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[11] ),
        .I3(\bus_wide_gen.data_buf_reg[16] [3]),
        .I4(\bus_wide_gen.data_buf[71]_i_4_n_0 ),
        .I5(\bus_wide_gen.data_buf[19]_i_3_n_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[11]_i_2 
       (.I0(Q[3]),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [11]),
        .O(\bus_wide_gen.data_buf[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \bus_wide_gen.data_buf[127]_i_1 
       (.I0(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I1(p_18_in),
        .I2(\bus_wide_gen.data_buf_reg[96] ),
        .O(\bus_wide_gen.data_valid_reg_0 ));
  LUT6 #(
    .INIT(64'hFEFFFCFCFEFCFCFC)) 
    \bus_wide_gen.data_buf[12]_i_1 
       (.I0(\bus_wide_gen.data_buf[36]_i_4_n_0 ),
        .I1(\bus_wide_gen.data_buf[12]_i_2_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[12] ),
        .I3(\bus_wide_gen.data_buf_reg[16] [3]),
        .I4(\bus_wide_gen.data_buf[71]_i_4_n_0 ),
        .I5(\bus_wide_gen.data_buf[20]_i_3_n_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[12]_i_2 
       (.I0(Q[4]),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [12]),
        .O(\bus_wide_gen.data_buf[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFCFCFEFCFCFC)) 
    \bus_wide_gen.data_buf[13]_i_1 
       (.I0(\bus_wide_gen.data_buf[37]_i_4_n_0 ),
        .I1(\bus_wide_gen.data_buf[13]_i_2_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[13] ),
        .I3(\bus_wide_gen.data_buf_reg[16] [3]),
        .I4(\bus_wide_gen.data_buf[71]_i_4_n_0 ),
        .I5(\bus_wide_gen.data_buf[21]_i_3_n_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[13]_i_2 
       (.I0(Q[5]),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [13]),
        .O(\bus_wide_gen.data_buf[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFCFCFEFCFCFC)) 
    \bus_wide_gen.data_buf[14]_i_1 
       (.I0(\bus_wide_gen.data_buf[38]_i_4_n_0 ),
        .I1(\bus_wide_gen.data_buf[14]_i_2_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[14] ),
        .I3(\bus_wide_gen.data_buf_reg[16] [3]),
        .I4(\bus_wide_gen.data_buf[71]_i_4_n_0 ),
        .I5(\bus_wide_gen.data_buf[22]_i_3_n_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[14]_i_2 
       (.I0(Q[6]),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [14]),
        .O(\bus_wide_gen.data_buf[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFCFCFEFCFCFC)) 
    \bus_wide_gen.data_buf[15]_i_1 
       (.I0(\bus_wide_gen.data_buf[39]_i_5_n_0 ),
        .I1(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[15] ),
        .I3(\bus_wide_gen.data_buf_reg[16] [3]),
        .I4(\bus_wide_gen.data_buf[71]_i_4_n_0 ),
        .I5(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[15]_i_2 
       (.I0(Q[7]),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [15]),
        .O(\bus_wide_gen.data_buf[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \bus_wide_gen.data_buf[16]_i_1 
       (.I0(\bus_wide_gen.data_buf[16]_i_2_n_0 ),
        .I1(\data_p1_reg[88]_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16]_0 ),
        .I3(\bus_wide_gen.data_buf[16]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf_reg[16]_1 ),
        .I5(\bus_wide_gen.data_buf[16]_i_4_n_0 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[16]_i_2 
       (.I0(\data_p1_reg_n_0_[16] ),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [16]),
        .O(\bus_wide_gen.data_buf[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_wide_gen.data_buf[16]_i_3 
       (.I0(Q[40]),
        .I1(Q[72]),
        .I2(\bus_wide_gen.data_buf_reg[16] [4]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\data_p1_reg_n_0_[16] ),
        .I5(\data_p1_reg_n_0_[48] ),
        .O(\bus_wide_gen.data_buf[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAC000000)) 
    \bus_wide_gen.data_buf[16]_i_4 
       (.I0(\bus_wide_gen.data_buf[32]_i_3_n_0 ),
        .I1(\bus_wide_gen.data_buf[32]_i_4_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16] [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \bus_wide_gen.data_buf[17]_i_1 
       (.I0(\bus_wide_gen.data_buf[17]_i_2_n_0 ),
        .I1(\data_p1_reg[89]_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16]_0 ),
        .I3(\bus_wide_gen.data_buf[17]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf_reg[16]_1 ),
        .I5(\bus_wide_gen.data_buf[17]_i_4_n_0 ),
        .O(D[9]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[17]_i_2 
       (.I0(\data_p1_reg_n_0_[17] ),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [17]),
        .O(\bus_wide_gen.data_buf[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_wide_gen.data_buf[17]_i_3 
       (.I0(Q[41]),
        .I1(Q[73]),
        .I2(\bus_wide_gen.data_buf_reg[16] [4]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\data_p1_reg_n_0_[17] ),
        .I5(\data_p1_reg_n_0_[49] ),
        .O(\bus_wide_gen.data_buf[17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAC000000)) 
    \bus_wide_gen.data_buf[17]_i_4 
       (.I0(\bus_wide_gen.data_buf[33]_i_3_n_0 ),
        .I1(\bus_wide_gen.data_buf[33]_i_4_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16] [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \bus_wide_gen.data_buf[18]_i_1 
       (.I0(\bus_wide_gen.data_buf[18]_i_2_n_0 ),
        .I1(\data_p1_reg[90]_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16]_0 ),
        .I3(\bus_wide_gen.data_buf[18]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf_reg[16]_1 ),
        .I5(\bus_wide_gen.data_buf[18]_i_4_n_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[18]_i_2 
       (.I0(\data_p1_reg_n_0_[18] ),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [18]),
        .O(\bus_wide_gen.data_buf[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_wide_gen.data_buf[18]_i_3 
       (.I0(Q[42]),
        .I1(Q[74]),
        .I2(\bus_wide_gen.data_buf_reg[16] [4]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\data_p1_reg_n_0_[18] ),
        .I5(\data_p1_reg_n_0_[50] ),
        .O(\bus_wide_gen.data_buf[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAC000000)) 
    \bus_wide_gen.data_buf[18]_i_4 
       (.I0(\bus_wide_gen.data_buf[34]_i_3_n_0 ),
        .I1(\bus_wide_gen.data_buf[34]_i_4_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16] [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \bus_wide_gen.data_buf[19]_i_1 
       (.I0(\bus_wide_gen.data_buf[19]_i_2_n_0 ),
        .I1(\data_p1_reg[91]_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16]_0 ),
        .I3(\bus_wide_gen.data_buf[19]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf_reg[16]_1 ),
        .I5(\bus_wide_gen.data_buf[19]_i_4_n_0 ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[19]_i_2 
       (.I0(\data_p1_reg_n_0_[19] ),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [19]),
        .O(\bus_wide_gen.data_buf[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_wide_gen.data_buf[19]_i_3 
       (.I0(Q[43]),
        .I1(Q[75]),
        .I2(\bus_wide_gen.data_buf_reg[16] [4]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\data_p1_reg_n_0_[19] ),
        .I5(\data_p1_reg_n_0_[51] ),
        .O(\bus_wide_gen.data_buf[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAC000000)) 
    \bus_wide_gen.data_buf[19]_i_4 
       (.I0(\bus_wide_gen.data_buf[35]_i_3_n_0 ),
        .I1(\bus_wide_gen.data_buf[35]_i_4_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16] [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAC00000)) 
    \bus_wide_gen.data_buf[1]_i_3 
       (.I0(\bus_wide_gen.data_buf[17]_i_3_n_0 ),
        .I1(Q[57]),
        .I2(\bus_wide_gen.data_buf_reg[0] ),
        .I3(\bus_wide_gen.data_buf_reg[16] [3]),
        .I4(\bus_wide_gen.data_buf1 ),
        .I5(\bus_wide_gen.data_buf_reg[16] [2]),
        .O(\data_p1_reg[97]_0 ));
  LUT6 #(
    .INIT(64'hAA8AFFFFAA8A0000)) 
    \bus_wide_gen.data_buf[1]_i_5 
       (.I0(\data_p1_reg_n_0_[1] ),
        .I1(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I2(\bus_wide_gen.first_beat_reg_0 ),
        .I3(\state_reg[0]_1 ),
        .I4(p_10_in),
        .I5(\bus_wide_gen.data_buf_reg[111] [1]),
        .O(\data_p1_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \bus_wide_gen.data_buf[20]_i_1 
       (.I0(\bus_wide_gen.data_buf[20]_i_2_n_0 ),
        .I1(\data_p1_reg[92]_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16]_0 ),
        .I3(\bus_wide_gen.data_buf[20]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf_reg[16]_1 ),
        .I5(\bus_wide_gen.data_buf[20]_i_4_n_0 ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[20]_i_2 
       (.I0(\data_p1_reg_n_0_[20] ),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [20]),
        .O(\bus_wide_gen.data_buf[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_wide_gen.data_buf[20]_i_3 
       (.I0(Q[44]),
        .I1(Q[76]),
        .I2(\bus_wide_gen.data_buf_reg[16] [4]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\data_p1_reg_n_0_[20] ),
        .I5(\data_p1_reg_n_0_[52] ),
        .O(\bus_wide_gen.data_buf[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAC000000)) 
    \bus_wide_gen.data_buf[20]_i_4 
       (.I0(\bus_wide_gen.data_buf[36]_i_3_n_0 ),
        .I1(\bus_wide_gen.data_buf[36]_i_4_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16] [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \bus_wide_gen.data_buf[21]_i_1 
       (.I0(\bus_wide_gen.data_buf[21]_i_2_n_0 ),
        .I1(\data_p1_reg[93]_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16]_0 ),
        .I3(\bus_wide_gen.data_buf[21]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf_reg[16]_1 ),
        .I5(\bus_wide_gen.data_buf[21]_i_4_n_0 ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[21]_i_2 
       (.I0(\data_p1_reg_n_0_[21] ),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [21]),
        .O(\bus_wide_gen.data_buf[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_wide_gen.data_buf[21]_i_3 
       (.I0(Q[45]),
        .I1(Q[77]),
        .I2(\bus_wide_gen.data_buf_reg[16] [4]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\data_p1_reg_n_0_[21] ),
        .I5(\data_p1_reg_n_0_[53] ),
        .O(\bus_wide_gen.data_buf[21]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAC000000)) 
    \bus_wide_gen.data_buf[21]_i_4 
       (.I0(\bus_wide_gen.data_buf[37]_i_3_n_0 ),
        .I1(\bus_wide_gen.data_buf[37]_i_4_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16] [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \bus_wide_gen.data_buf[22]_i_1 
       (.I0(\bus_wide_gen.data_buf[22]_i_2_n_0 ),
        .I1(\data_p1_reg[94]_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16]_0 ),
        .I3(\bus_wide_gen.data_buf[22]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf_reg[16]_1 ),
        .I5(\bus_wide_gen.data_buf[22]_i_4_n_0 ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[22]_i_2 
       (.I0(\data_p1_reg_n_0_[22] ),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [22]),
        .O(\bus_wide_gen.data_buf[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_wide_gen.data_buf[22]_i_3 
       (.I0(Q[46]),
        .I1(Q[78]),
        .I2(\bus_wide_gen.data_buf_reg[16] [4]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\data_p1_reg_n_0_[22] ),
        .I5(\data_p1_reg_n_0_[54] ),
        .O(\bus_wide_gen.data_buf[22]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAC000000)) 
    \bus_wide_gen.data_buf[22]_i_4 
       (.I0(\bus_wide_gen.data_buf[38]_i_3_n_0 ),
        .I1(\bus_wide_gen.data_buf[38]_i_4_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16] [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \bus_wide_gen.data_buf[23]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_2_n_0 ),
        .I1(\data_p1_reg[95]_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16]_0 ),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf_reg[16]_1 ),
        .I5(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[23]_i_2 
       (.I0(\data_p1_reg_n_0_[23] ),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [23]),
        .O(\bus_wide_gen.data_buf[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_wide_gen.data_buf[23]_i_3 
       (.I0(Q[47]),
        .I1(Q[79]),
        .I2(\bus_wide_gen.data_buf_reg[16] [4]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\data_p1_reg_n_0_[23] ),
        .I5(\data_p1_reg_n_0_[55] ),
        .O(\bus_wide_gen.data_buf[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAC000000)) 
    \bus_wide_gen.data_buf[23]_i_4 
       (.I0(\bus_wide_gen.data_buf[39]_i_3_n_0 ),
        .I1(\bus_wide_gen.data_buf[39]_i_5_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16] [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \bus_wide_gen.data_buf[24]_i_1 
       (.I0(\bus_wide_gen.data_buf[24]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[32]_i_4_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16]_0 ),
        .I3(\data_p1_reg[88]_0 ),
        .I4(\bus_wide_gen.data_buf_reg[16]_1 ),
        .I5(\bus_wide_gen.data_buf[24]_i_4_n_0 ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[24]_i_2 
       (.I0(\data_p1_reg_n_0_[24] ),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [24]),
        .O(\bus_wide_gen.data_buf[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_wide_gen.data_buf[24]_i_3 
       (.I0(Q[48]),
        .I1(Q[80]),
        .I2(\bus_wide_gen.data_buf_reg[16] [4]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\data_p1_reg_n_0_[24] ),
        .I5(\data_p1_reg_n_0_[56] ),
        .O(\data_p1_reg[88]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT5 #(
    .INIT(32'hAC000000)) 
    \bus_wide_gen.data_buf[24]_i_4 
       (.I0(\bus_wide_gen.data_buf[48]_i_6_n_0 ),
        .I1(\bus_wide_gen.data_buf[32]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16] [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \bus_wide_gen.data_buf[25]_i_1 
       (.I0(\bus_wide_gen.data_buf[25]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[33]_i_4_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16]_0 ),
        .I3(\data_p1_reg[89]_0 ),
        .I4(\bus_wide_gen.data_buf_reg[16]_1 ),
        .I5(\bus_wide_gen.data_buf[25]_i_4_n_0 ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[25]_i_2 
       (.I0(\data_p1_reg_n_0_[25] ),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [25]),
        .O(\bus_wide_gen.data_buf[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_wide_gen.data_buf[25]_i_3 
       (.I0(Q[49]),
        .I1(Q[81]),
        .I2(\bus_wide_gen.data_buf_reg[16] [4]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\data_p1_reg_n_0_[25] ),
        .I5(\data_p1_reg_n_0_[57] ),
        .O(\data_p1_reg[89]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT5 #(
    .INIT(32'hAC000000)) 
    \bus_wide_gen.data_buf[25]_i_4 
       (.I0(\bus_wide_gen.data_buf[49]_i_6_n_0 ),
        .I1(\bus_wide_gen.data_buf[33]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16] [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \bus_wide_gen.data_buf[26]_i_1 
       (.I0(\bus_wide_gen.data_buf[26]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[34]_i_4_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16]_0 ),
        .I3(\data_p1_reg[90]_0 ),
        .I4(\bus_wide_gen.data_buf_reg[16]_1 ),
        .I5(\bus_wide_gen.data_buf[26]_i_4_n_0 ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[26]_i_2 
       (.I0(\data_p1_reg_n_0_[26] ),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [26]),
        .O(\bus_wide_gen.data_buf[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_wide_gen.data_buf[26]_i_3 
       (.I0(Q[50]),
        .I1(Q[82]),
        .I2(\bus_wide_gen.data_buf_reg[16] [4]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\data_p1_reg_n_0_[26] ),
        .I5(\data_p1_reg_n_0_[58] ),
        .O(\data_p1_reg[90]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT5 #(
    .INIT(32'hAC000000)) 
    \bus_wide_gen.data_buf[26]_i_4 
       (.I0(\bus_wide_gen.data_buf[50]_i_6_n_0 ),
        .I1(\bus_wide_gen.data_buf[34]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16] [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \bus_wide_gen.data_buf[27]_i_1 
       (.I0(\bus_wide_gen.data_buf[27]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[35]_i_4_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16]_0 ),
        .I3(\data_p1_reg[91]_0 ),
        .I4(\bus_wide_gen.data_buf_reg[16]_1 ),
        .I5(\bus_wide_gen.data_buf[27]_i_4_n_0 ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[27]_i_2 
       (.I0(\data_p1_reg_n_0_[27] ),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [27]),
        .O(\bus_wide_gen.data_buf[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_wide_gen.data_buf[27]_i_3 
       (.I0(Q[51]),
        .I1(Q[83]),
        .I2(\bus_wide_gen.data_buf_reg[16] [4]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\data_p1_reg_n_0_[27] ),
        .I5(\data_p1_reg_n_0_[59] ),
        .O(\data_p1_reg[91]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT5 #(
    .INIT(32'hAC000000)) 
    \bus_wide_gen.data_buf[27]_i_4 
       (.I0(\bus_wide_gen.data_buf[51]_i_6_n_0 ),
        .I1(\bus_wide_gen.data_buf[35]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16] [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \bus_wide_gen.data_buf[28]_i_1 
       (.I0(\bus_wide_gen.data_buf[28]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[36]_i_4_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16]_0 ),
        .I3(\data_p1_reg[92]_0 ),
        .I4(\bus_wide_gen.data_buf_reg[16]_1 ),
        .I5(\bus_wide_gen.data_buf[28]_i_4_n_0 ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[28]_i_2 
       (.I0(\data_p1_reg_n_0_[28] ),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [28]),
        .O(\bus_wide_gen.data_buf[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_wide_gen.data_buf[28]_i_3 
       (.I0(Q[52]),
        .I1(Q[84]),
        .I2(\bus_wide_gen.data_buf_reg[16] [4]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\data_p1_reg_n_0_[28] ),
        .I5(\data_p1_reg_n_0_[60] ),
        .O(\data_p1_reg[92]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT5 #(
    .INIT(32'hAC000000)) 
    \bus_wide_gen.data_buf[28]_i_4 
       (.I0(\bus_wide_gen.data_buf[52]_i_6_n_0 ),
        .I1(\bus_wide_gen.data_buf[36]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16] [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \bus_wide_gen.data_buf[29]_i_1 
       (.I0(\bus_wide_gen.data_buf[29]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[37]_i_4_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16]_0 ),
        .I3(\data_p1_reg[93]_0 ),
        .I4(\bus_wide_gen.data_buf_reg[16]_1 ),
        .I5(\bus_wide_gen.data_buf[29]_i_4_n_0 ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[29]_i_2 
       (.I0(\data_p1_reg_n_0_[29] ),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [29]),
        .O(\bus_wide_gen.data_buf[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_wide_gen.data_buf[29]_i_3 
       (.I0(Q[53]),
        .I1(Q[85]),
        .I2(\bus_wide_gen.data_buf_reg[16] [4]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\data_p1_reg_n_0_[29] ),
        .I5(\data_p1_reg_n_0_[61] ),
        .O(\data_p1_reg[93]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT5 #(
    .INIT(32'hAC000000)) 
    \bus_wide_gen.data_buf[29]_i_4 
       (.I0(\bus_wide_gen.data_buf[53]_i_6_n_0 ),
        .I1(\bus_wide_gen.data_buf[37]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16] [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAC00000)) 
    \bus_wide_gen.data_buf[2]_i_3 
       (.I0(\bus_wide_gen.data_buf[18]_i_3_n_0 ),
        .I1(Q[58]),
        .I2(\bus_wide_gen.data_buf_reg[0] ),
        .I3(\bus_wide_gen.data_buf_reg[16] [3]),
        .I4(\bus_wide_gen.data_buf1 ),
        .I5(\bus_wide_gen.data_buf_reg[16] [2]),
        .O(\data_p1_reg[98]_0 ));
  LUT6 #(
    .INIT(64'hAA8AFFFFAA8A0000)) 
    \bus_wide_gen.data_buf[2]_i_5 
       (.I0(\data_p1_reg_n_0_[2] ),
        .I1(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I2(\bus_wide_gen.first_beat_reg_0 ),
        .I3(\state_reg[0]_1 ),
        .I4(p_10_in),
        .I5(\bus_wide_gen.data_buf_reg[111] [2]),
        .O(\data_p1_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \bus_wide_gen.data_buf[30]_i_1 
       (.I0(\bus_wide_gen.data_buf[30]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[38]_i_4_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16]_0 ),
        .I3(\data_p1_reg[94]_0 ),
        .I4(\bus_wide_gen.data_buf_reg[16]_1 ),
        .I5(\bus_wide_gen.data_buf[30]_i_4_n_0 ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[30]_i_2 
       (.I0(\data_p1_reg_n_0_[30] ),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [30]),
        .O(\bus_wide_gen.data_buf[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_wide_gen.data_buf[30]_i_3 
       (.I0(Q[54]),
        .I1(Q[86]),
        .I2(\bus_wide_gen.data_buf_reg[16] [4]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\data_p1_reg_n_0_[30] ),
        .I5(\data_p1_reg_n_0_[62] ),
        .O(\data_p1_reg[94]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT5 #(
    .INIT(32'hAC000000)) 
    \bus_wide_gen.data_buf[30]_i_4 
       (.I0(\bus_wide_gen.data_buf[54]_i_6_n_0 ),
        .I1(\bus_wide_gen.data_buf[38]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16] [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \bus_wide_gen.data_buf[31]_i_1 
       (.I0(\bus_wide_gen.data_buf[31]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[39]_i_5_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16]_0 ),
        .I3(\data_p1_reg[95]_0 ),
        .I4(\bus_wide_gen.data_buf_reg[16]_1 ),
        .I5(\bus_wide_gen.data_buf[31]_i_4_n_0 ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[31]_i_2 
       (.I0(\data_p1_reg_n_0_[31] ),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [31]),
        .O(\bus_wide_gen.data_buf[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    \bus_wide_gen.data_buf[31]_i_3 
       (.I0(Q[55]),
        .I1(Q[87]),
        .I2(\bus_wide_gen.data_buf_reg[16] [4]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\data_p1_reg_n_0_[31] ),
        .I5(\data_p1_reg_n_0_[63] ),
        .O(\data_p1_reg[95]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT5 #(
    .INIT(32'hAC000000)) 
    \bus_wide_gen.data_buf[31]_i_4 
       (.I0(\bus_wide_gen.data_buf[55]_i_6_n_0 ),
        .I1(\bus_wide_gen.data_buf[39]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16] [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \bus_wide_gen.data_buf[32]_i_1 
       (.I0(\bus_wide_gen.data_buf[32]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[32]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16]_0 ),
        .I3(\bus_wide_gen.data_buf[32]_i_4_n_0 ),
        .I4(\bus_wide_gen.data_buf_reg[16]_1 ),
        .I5(\bus_wide_gen.data_buf[32]_i_5_n_0 ),
        .O(D[24]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[32]_i_2 
       (.I0(Q[8]),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [32]),
        .O(\bus_wide_gen.data_buf[32]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \bus_wide_gen.data_buf[32]_i_3 
       (.I0(Q[16]),
        .I1(Q[32]),
        .I2(Q[64]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\bus_wide_gen.data_buf_reg[16] [4]),
        .O(\bus_wide_gen.data_buf[32]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \bus_wide_gen.data_buf[32]_i_4 
       (.I0(Q[8]),
        .I1(Q[24]),
        .I2(Q[56]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\bus_wide_gen.data_buf_reg[16] [4]),
        .O(\bus_wide_gen.data_buf[32]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAC000000)) 
    \bus_wide_gen.data_buf[32]_i_5 
       (.I0(\bus_wide_gen.data_buf[56]_i_3_n_0 ),
        .I1(\bus_wide_gen.data_buf[48]_i_6_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16] [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[32]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \bus_wide_gen.data_buf[33]_i_1 
       (.I0(\bus_wide_gen.data_buf[33]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[33]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16]_0 ),
        .I3(\bus_wide_gen.data_buf[33]_i_4_n_0 ),
        .I4(\bus_wide_gen.data_buf_reg[16]_1 ),
        .I5(\bus_wide_gen.data_buf[33]_i_5_n_0 ),
        .O(D[25]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[33]_i_2 
       (.I0(Q[9]),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [33]),
        .O(\bus_wide_gen.data_buf[33]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \bus_wide_gen.data_buf[33]_i_3 
       (.I0(Q[17]),
        .I1(Q[33]),
        .I2(Q[65]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\bus_wide_gen.data_buf_reg[16] [4]),
        .O(\bus_wide_gen.data_buf[33]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \bus_wide_gen.data_buf[33]_i_4 
       (.I0(Q[9]),
        .I1(Q[25]),
        .I2(Q[57]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\bus_wide_gen.data_buf_reg[16] [4]),
        .O(\bus_wide_gen.data_buf[33]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAC000000)) 
    \bus_wide_gen.data_buf[33]_i_5 
       (.I0(\bus_wide_gen.data_buf[57]_i_3_n_0 ),
        .I1(\bus_wide_gen.data_buf[49]_i_6_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16] [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[33]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \bus_wide_gen.data_buf[34]_i_1 
       (.I0(\bus_wide_gen.data_buf[34]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[34]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16]_0 ),
        .I3(\bus_wide_gen.data_buf[34]_i_4_n_0 ),
        .I4(\bus_wide_gen.data_buf_reg[16]_1 ),
        .I5(\bus_wide_gen.data_buf[34]_i_5_n_0 ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[34]_i_2 
       (.I0(Q[10]),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [34]),
        .O(\bus_wide_gen.data_buf[34]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \bus_wide_gen.data_buf[34]_i_3 
       (.I0(Q[18]),
        .I1(Q[34]),
        .I2(Q[66]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\bus_wide_gen.data_buf_reg[16] [4]),
        .O(\bus_wide_gen.data_buf[34]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \bus_wide_gen.data_buf[34]_i_4 
       (.I0(Q[10]),
        .I1(Q[26]),
        .I2(Q[58]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\bus_wide_gen.data_buf_reg[16] [4]),
        .O(\bus_wide_gen.data_buf[34]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAC000000)) 
    \bus_wide_gen.data_buf[34]_i_5 
       (.I0(\bus_wide_gen.data_buf[58]_i_3_n_0 ),
        .I1(\bus_wide_gen.data_buf[50]_i_6_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16] [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[34]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \bus_wide_gen.data_buf[35]_i_1 
       (.I0(\bus_wide_gen.data_buf[35]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[35]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16]_0 ),
        .I3(\bus_wide_gen.data_buf[35]_i_4_n_0 ),
        .I4(\bus_wide_gen.data_buf_reg[16]_1 ),
        .I5(\bus_wide_gen.data_buf[35]_i_5_n_0 ),
        .O(D[27]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[35]_i_2 
       (.I0(Q[11]),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [35]),
        .O(\bus_wide_gen.data_buf[35]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \bus_wide_gen.data_buf[35]_i_3 
       (.I0(Q[19]),
        .I1(Q[35]),
        .I2(Q[67]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\bus_wide_gen.data_buf_reg[16] [4]),
        .O(\bus_wide_gen.data_buf[35]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \bus_wide_gen.data_buf[35]_i_4 
       (.I0(Q[11]),
        .I1(Q[27]),
        .I2(Q[59]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\bus_wide_gen.data_buf_reg[16] [4]),
        .O(\bus_wide_gen.data_buf[35]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAC000000)) 
    \bus_wide_gen.data_buf[35]_i_5 
       (.I0(\bus_wide_gen.data_buf[59]_i_3_n_0 ),
        .I1(\bus_wide_gen.data_buf[51]_i_6_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16] [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[35]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \bus_wide_gen.data_buf[36]_i_1 
       (.I0(\bus_wide_gen.data_buf[36]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[36]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16]_0 ),
        .I3(\bus_wide_gen.data_buf[36]_i_4_n_0 ),
        .I4(\bus_wide_gen.data_buf_reg[16]_1 ),
        .I5(\bus_wide_gen.data_buf[36]_i_5_n_0 ),
        .O(D[28]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[36]_i_2 
       (.I0(Q[12]),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [36]),
        .O(\bus_wide_gen.data_buf[36]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \bus_wide_gen.data_buf[36]_i_3 
       (.I0(Q[20]),
        .I1(Q[36]),
        .I2(Q[68]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\bus_wide_gen.data_buf_reg[16] [4]),
        .O(\bus_wide_gen.data_buf[36]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \bus_wide_gen.data_buf[36]_i_4 
       (.I0(Q[12]),
        .I1(Q[28]),
        .I2(Q[60]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\bus_wide_gen.data_buf_reg[16] [4]),
        .O(\bus_wide_gen.data_buf[36]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAC000000)) 
    \bus_wide_gen.data_buf[36]_i_5 
       (.I0(\bus_wide_gen.data_buf[60]_i_3_n_0 ),
        .I1(\bus_wide_gen.data_buf[52]_i_6_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16] [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[36]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \bus_wide_gen.data_buf[37]_i_1 
       (.I0(\bus_wide_gen.data_buf[37]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[37]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16]_0 ),
        .I3(\bus_wide_gen.data_buf[37]_i_4_n_0 ),
        .I4(\bus_wide_gen.data_buf_reg[16]_1 ),
        .I5(\bus_wide_gen.data_buf[37]_i_5_n_0 ),
        .O(D[29]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[37]_i_2 
       (.I0(Q[13]),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [37]),
        .O(\bus_wide_gen.data_buf[37]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \bus_wide_gen.data_buf[37]_i_3 
       (.I0(Q[21]),
        .I1(Q[37]),
        .I2(Q[69]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\bus_wide_gen.data_buf_reg[16] [4]),
        .O(\bus_wide_gen.data_buf[37]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \bus_wide_gen.data_buf[37]_i_4 
       (.I0(Q[13]),
        .I1(Q[29]),
        .I2(Q[61]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\bus_wide_gen.data_buf_reg[16] [4]),
        .O(\bus_wide_gen.data_buf[37]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAC000000)) 
    \bus_wide_gen.data_buf[37]_i_5 
       (.I0(\bus_wide_gen.data_buf[61]_i_3_n_0 ),
        .I1(\bus_wide_gen.data_buf[53]_i_6_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16] [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[37]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \bus_wide_gen.data_buf[38]_i_1 
       (.I0(\bus_wide_gen.data_buf[38]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[38]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16]_0 ),
        .I3(\bus_wide_gen.data_buf[38]_i_4_n_0 ),
        .I4(\bus_wide_gen.data_buf_reg[16]_1 ),
        .I5(\bus_wide_gen.data_buf[38]_i_5_n_0 ),
        .O(D[30]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[38]_i_2 
       (.I0(Q[14]),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [38]),
        .O(\bus_wide_gen.data_buf[38]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \bus_wide_gen.data_buf[38]_i_3 
       (.I0(Q[22]),
        .I1(Q[38]),
        .I2(Q[70]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\bus_wide_gen.data_buf_reg[16] [4]),
        .O(\bus_wide_gen.data_buf[38]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \bus_wide_gen.data_buf[38]_i_4 
       (.I0(Q[14]),
        .I1(Q[30]),
        .I2(Q[62]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\bus_wide_gen.data_buf_reg[16] [4]),
        .O(\bus_wide_gen.data_buf[38]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAC000000)) 
    \bus_wide_gen.data_buf[38]_i_5 
       (.I0(\bus_wide_gen.data_buf[62]_i_3_n_0 ),
        .I1(\bus_wide_gen.data_buf[54]_i_6_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16] [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[38]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \bus_wide_gen.data_buf[39]_i_1 
       (.I0(\bus_wide_gen.data_buf[39]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[39]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16]_0 ),
        .I3(\bus_wide_gen.data_buf[39]_i_5_n_0 ),
        .I4(\bus_wide_gen.data_buf_reg[16]_1 ),
        .I5(\bus_wide_gen.data_buf[39]_i_6_n_0 ),
        .O(D[31]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[39]_i_2 
       (.I0(Q[15]),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [39]),
        .O(\bus_wide_gen.data_buf[39]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \bus_wide_gen.data_buf[39]_i_3 
       (.I0(Q[23]),
        .I1(Q[39]),
        .I2(Q[71]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\bus_wide_gen.data_buf_reg[16] [4]),
        .O(\bus_wide_gen.data_buf[39]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \bus_wide_gen.data_buf[39]_i_5 
       (.I0(Q[15]),
        .I1(Q[31]),
        .I2(Q[63]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\bus_wide_gen.data_buf_reg[16] [4]),
        .O(\bus_wide_gen.data_buf[39]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAC000000)) 
    \bus_wide_gen.data_buf[39]_i_6 
       (.I0(\bus_wide_gen.data_buf[63]_i_4_n_0 ),
        .I1(\bus_wide_gen.data_buf[55]_i_6_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16] [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[39]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAC00000)) 
    \bus_wide_gen.data_buf[3]_i_3 
       (.I0(\bus_wide_gen.data_buf[19]_i_3_n_0 ),
        .I1(Q[59]),
        .I2(\bus_wide_gen.data_buf_reg[0] ),
        .I3(\bus_wide_gen.data_buf_reg[16] [3]),
        .I4(\bus_wide_gen.data_buf1 ),
        .I5(\bus_wide_gen.data_buf_reg[16] [2]),
        .O(\data_p1_reg[99]_0 ));
  LUT6 #(
    .INIT(64'hAA8AFFFFAA8A0000)) 
    \bus_wide_gen.data_buf[3]_i_5 
       (.I0(\data_p1_reg_n_0_[3] ),
        .I1(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I2(\bus_wide_gen.first_beat_reg_0 ),
        .I3(\state_reg[0]_1 ),
        .I4(p_10_in),
        .I5(\bus_wide_gen.data_buf_reg[111] [3]),
        .O(\data_p1_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEEEEE)) 
    \bus_wide_gen.data_buf[40]_i_1 
       (.I0(\bus_wide_gen.data_buf[40]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[40]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[40] ),
        .I3(\bus_wide_gen.data_buf_reg[40]_0 ),
        .I4(Q[56]),
        .I5(\bus_wide_gen.data_buf[40]_i_4_n_0 ),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT5 #(
    .INIT(32'h0000AC00)) 
    \bus_wide_gen.data_buf[40]_i_2 
       (.I0(\bus_wide_gen.data_buf[48]_i_6_n_0 ),
        .I1(\bus_wide_gen.data_buf[32]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16] [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[40]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88F0000000000000)) 
    \bus_wide_gen.data_buf[40]_i_3 
       (.I0(Q[24]),
        .I1(\bus_wide_gen.data_buf_reg[40]_1 ),
        .I2(\bus_wide_gen.data_buf[56]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[16] [2]),
        .I4(\bus_wide_gen.data_buf1 ),
        .I5(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[40]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[40]_i_4 
       (.I0(Q[16]),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [40]),
        .O(\bus_wide_gen.data_buf[40]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEEEEE)) 
    \bus_wide_gen.data_buf[41]_i_1 
       (.I0(\bus_wide_gen.data_buf[41]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[41]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[40] ),
        .I3(\bus_wide_gen.data_buf_reg[40]_0 ),
        .I4(Q[57]),
        .I5(\bus_wide_gen.data_buf[41]_i_4_n_0 ),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT5 #(
    .INIT(32'h0000AC00)) 
    \bus_wide_gen.data_buf[41]_i_2 
       (.I0(\bus_wide_gen.data_buf[49]_i_6_n_0 ),
        .I1(\bus_wide_gen.data_buf[33]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16] [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[41]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88F0000000000000)) 
    \bus_wide_gen.data_buf[41]_i_3 
       (.I0(Q[25]),
        .I1(\bus_wide_gen.data_buf_reg[40]_1 ),
        .I2(\bus_wide_gen.data_buf[57]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[16] [2]),
        .I4(\bus_wide_gen.data_buf1 ),
        .I5(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[41]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[41]_i_4 
       (.I0(Q[17]),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [41]),
        .O(\bus_wide_gen.data_buf[41]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEEEEE)) 
    \bus_wide_gen.data_buf[42]_i_1 
       (.I0(\bus_wide_gen.data_buf[42]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[42]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[40] ),
        .I3(\bus_wide_gen.data_buf_reg[40]_0 ),
        .I4(Q[58]),
        .I5(\bus_wide_gen.data_buf[42]_i_4_n_0 ),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT5 #(
    .INIT(32'h0000AC00)) 
    \bus_wide_gen.data_buf[42]_i_2 
       (.I0(\bus_wide_gen.data_buf[50]_i_6_n_0 ),
        .I1(\bus_wide_gen.data_buf[34]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16] [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[42]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88F0000000000000)) 
    \bus_wide_gen.data_buf[42]_i_3 
       (.I0(Q[26]),
        .I1(\bus_wide_gen.data_buf_reg[40]_1 ),
        .I2(\bus_wide_gen.data_buf[58]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[16] [2]),
        .I4(\bus_wide_gen.data_buf1 ),
        .I5(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[42]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[42]_i_4 
       (.I0(Q[18]),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [42]),
        .O(\bus_wide_gen.data_buf[42]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEEEEE)) 
    \bus_wide_gen.data_buf[43]_i_1 
       (.I0(\bus_wide_gen.data_buf[43]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[43]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[40] ),
        .I3(\bus_wide_gen.data_buf_reg[40]_0 ),
        .I4(Q[59]),
        .I5(\bus_wide_gen.data_buf[43]_i_4_n_0 ),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT5 #(
    .INIT(32'h0000AC00)) 
    \bus_wide_gen.data_buf[43]_i_2 
       (.I0(\bus_wide_gen.data_buf[51]_i_6_n_0 ),
        .I1(\bus_wide_gen.data_buf[35]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16] [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[43]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88F0000000000000)) 
    \bus_wide_gen.data_buf[43]_i_3 
       (.I0(Q[27]),
        .I1(\bus_wide_gen.data_buf_reg[40]_1 ),
        .I2(\bus_wide_gen.data_buf[59]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[16] [2]),
        .I4(\bus_wide_gen.data_buf1 ),
        .I5(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[43]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[43]_i_4 
       (.I0(Q[19]),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [43]),
        .O(\bus_wide_gen.data_buf[43]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEEEEE)) 
    \bus_wide_gen.data_buf[44]_i_1 
       (.I0(\bus_wide_gen.data_buf[44]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[44]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[40] ),
        .I3(\bus_wide_gen.data_buf_reg[40]_0 ),
        .I4(Q[60]),
        .I5(\bus_wide_gen.data_buf[44]_i_4_n_0 ),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT5 #(
    .INIT(32'h0000AC00)) 
    \bus_wide_gen.data_buf[44]_i_2 
       (.I0(\bus_wide_gen.data_buf[52]_i_6_n_0 ),
        .I1(\bus_wide_gen.data_buf[36]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16] [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[44]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88F0000000000000)) 
    \bus_wide_gen.data_buf[44]_i_3 
       (.I0(Q[28]),
        .I1(\bus_wide_gen.data_buf_reg[40]_1 ),
        .I2(\bus_wide_gen.data_buf[60]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[16] [2]),
        .I4(\bus_wide_gen.data_buf1 ),
        .I5(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[44]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[44]_i_4 
       (.I0(Q[20]),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [44]),
        .O(\bus_wide_gen.data_buf[44]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEEEEE)) 
    \bus_wide_gen.data_buf[45]_i_1 
       (.I0(\bus_wide_gen.data_buf[45]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[45]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[40] ),
        .I3(\bus_wide_gen.data_buf_reg[40]_0 ),
        .I4(Q[61]),
        .I5(\bus_wide_gen.data_buf[45]_i_4_n_0 ),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT5 #(
    .INIT(32'h0000AC00)) 
    \bus_wide_gen.data_buf[45]_i_2 
       (.I0(\bus_wide_gen.data_buf[53]_i_6_n_0 ),
        .I1(\bus_wide_gen.data_buf[37]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16] [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[45]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88F0000000000000)) 
    \bus_wide_gen.data_buf[45]_i_3 
       (.I0(Q[29]),
        .I1(\bus_wide_gen.data_buf_reg[40]_1 ),
        .I2(\bus_wide_gen.data_buf[61]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[16] [2]),
        .I4(\bus_wide_gen.data_buf1 ),
        .I5(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[45]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[45]_i_4 
       (.I0(Q[21]),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [45]),
        .O(\bus_wide_gen.data_buf[45]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEEEEE)) 
    \bus_wide_gen.data_buf[46]_i_1 
       (.I0(\bus_wide_gen.data_buf[46]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[46]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[40] ),
        .I3(\bus_wide_gen.data_buf_reg[40]_0 ),
        .I4(Q[62]),
        .I5(\bus_wide_gen.data_buf[46]_i_4_n_0 ),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT5 #(
    .INIT(32'h0000AC00)) 
    \bus_wide_gen.data_buf[46]_i_2 
       (.I0(\bus_wide_gen.data_buf[54]_i_6_n_0 ),
        .I1(\bus_wide_gen.data_buf[38]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16] [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[46]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88F0000000000000)) 
    \bus_wide_gen.data_buf[46]_i_3 
       (.I0(Q[30]),
        .I1(\bus_wide_gen.data_buf_reg[40]_1 ),
        .I2(\bus_wide_gen.data_buf[62]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[16] [2]),
        .I4(\bus_wide_gen.data_buf1 ),
        .I5(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[46]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[46]_i_4 
       (.I0(Q[22]),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [46]),
        .O(\bus_wide_gen.data_buf[46]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEEEEE)) 
    \bus_wide_gen.data_buf[47]_i_1 
       (.I0(\bus_wide_gen.data_buf[47]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[47]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[40] ),
        .I3(\bus_wide_gen.data_buf_reg[40]_0 ),
        .I4(Q[63]),
        .I5(\bus_wide_gen.data_buf[47]_i_6_n_0 ),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT5 #(
    .INIT(32'h0000AC00)) 
    \bus_wide_gen.data_buf[47]_i_2 
       (.I0(\bus_wide_gen.data_buf[55]_i_6_n_0 ),
        .I1(\bus_wide_gen.data_buf[39]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[16] [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[47]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88F0000000000000)) 
    \bus_wide_gen.data_buf[47]_i_3 
       (.I0(Q[31]),
        .I1(\bus_wide_gen.data_buf_reg[40]_1 ),
        .I2(\bus_wide_gen.data_buf[63]_i_4_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[16] [2]),
        .I4(\bus_wide_gen.data_buf1 ),
        .I5(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[47]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[47]_i_6 
       (.I0(Q[23]),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [47]),
        .O(\bus_wide_gen.data_buf[47]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \bus_wide_gen.data_buf[48]_i_1 
       (.I0(\bus_wide_gen.data_buf[48]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[48]_i_3_n_0 ),
        .I2(Q[32]),
        .I3(\bus_wide_gen.data_buf_reg[48] ),
        .I4(\bus_wide_gen.data_buf_reg[48]_0 ),
        .I5(\bus_wide_gen.data_buf[48]_i_5_n_0 ),
        .O(D[40]));
  LUT6 #(
    .INIT(64'h0A00C0000A000000)) 
    \bus_wide_gen.data_buf[48]_i_2 
       (.I0(\bus_wide_gen.data_buf[56]_i_3_n_0 ),
        .I1(Q[56]),
        .I2(\bus_wide_gen.data_buf_reg[16] [3]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [2]),
        .I5(\bus_wide_gen.data_buf_reg[40] ),
        .O(\bus_wide_gen.data_buf[48]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[48]_i_3 
       (.I0(\data_p1_reg_n_0_[48] ),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [48]),
        .O(\bus_wide_gen.data_buf[48]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0088000000F00000)) 
    \bus_wide_gen.data_buf[48]_i_5 
       (.I0(Q[24]),
        .I1(\bus_wide_gen.data_buf_reg[40]_1 ),
        .I2(\bus_wide_gen.data_buf[48]_i_6_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[16] [2]),
        .I4(\bus_wide_gen.data_buf1 ),
        .I5(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[48]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \bus_wide_gen.data_buf[48]_i_6 
       (.I0(\data_p1_reg_n_0_[48] ),
        .I1(Q[40]),
        .I2(Q[72]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\bus_wide_gen.data_buf_reg[16] [4]),
        .O(\bus_wide_gen.data_buf[48]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \bus_wide_gen.data_buf[49]_i_1 
       (.I0(\bus_wide_gen.data_buf[49]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[49]_i_3_n_0 ),
        .I2(Q[33]),
        .I3(\bus_wide_gen.data_buf_reg[48] ),
        .I4(\bus_wide_gen.data_buf_reg[49] ),
        .I5(\bus_wide_gen.data_buf[49]_i_5_n_0 ),
        .O(D[41]));
  LUT6 #(
    .INIT(64'h0A00C0000A000000)) 
    \bus_wide_gen.data_buf[49]_i_2 
       (.I0(\bus_wide_gen.data_buf[57]_i_3_n_0 ),
        .I1(Q[57]),
        .I2(\bus_wide_gen.data_buf_reg[16] [3]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [2]),
        .I5(\bus_wide_gen.data_buf_reg[40] ),
        .O(\bus_wide_gen.data_buf[49]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[49]_i_3 
       (.I0(\data_p1_reg_n_0_[49] ),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [49]),
        .O(\bus_wide_gen.data_buf[49]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0088000000F00000)) 
    \bus_wide_gen.data_buf[49]_i_5 
       (.I0(Q[25]),
        .I1(\bus_wide_gen.data_buf_reg[40]_1 ),
        .I2(\bus_wide_gen.data_buf[49]_i_6_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[16] [2]),
        .I4(\bus_wide_gen.data_buf1 ),
        .I5(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[49]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \bus_wide_gen.data_buf[49]_i_6 
       (.I0(\data_p1_reg_n_0_[49] ),
        .I1(Q[41]),
        .I2(Q[73]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\bus_wide_gen.data_buf_reg[16] [4]),
        .O(\bus_wide_gen.data_buf[49]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAC00000)) 
    \bus_wide_gen.data_buf[4]_i_3 
       (.I0(\bus_wide_gen.data_buf[20]_i_3_n_0 ),
        .I1(Q[60]),
        .I2(\bus_wide_gen.data_buf_reg[0] ),
        .I3(\bus_wide_gen.data_buf_reg[16] [3]),
        .I4(\bus_wide_gen.data_buf1 ),
        .I5(\bus_wide_gen.data_buf_reg[16] [2]),
        .O(\data_p1_reg[100]_0 ));
  LUT6 #(
    .INIT(64'hAA8AFFFFAA8A0000)) 
    \bus_wide_gen.data_buf[4]_i_5 
       (.I0(\data_p1_reg_n_0_[4] ),
        .I1(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I2(\bus_wide_gen.first_beat_reg_0 ),
        .I3(\state_reg[0]_1 ),
        .I4(p_10_in),
        .I5(\bus_wide_gen.data_buf_reg[111] [4]),
        .O(\data_p1_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \bus_wide_gen.data_buf[50]_i_1 
       (.I0(\bus_wide_gen.data_buf[50]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[50]_i_3_n_0 ),
        .I2(Q[34]),
        .I3(\bus_wide_gen.data_buf_reg[48] ),
        .I4(\bus_wide_gen.data_buf_reg[50] ),
        .I5(\bus_wide_gen.data_buf[50]_i_5_n_0 ),
        .O(D[42]));
  LUT6 #(
    .INIT(64'h0A00C0000A000000)) 
    \bus_wide_gen.data_buf[50]_i_2 
       (.I0(\bus_wide_gen.data_buf[58]_i_3_n_0 ),
        .I1(Q[58]),
        .I2(\bus_wide_gen.data_buf_reg[16] [3]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [2]),
        .I5(\bus_wide_gen.data_buf_reg[40] ),
        .O(\bus_wide_gen.data_buf[50]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[50]_i_3 
       (.I0(\data_p1_reg_n_0_[50] ),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [50]),
        .O(\bus_wide_gen.data_buf[50]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0088000000F00000)) 
    \bus_wide_gen.data_buf[50]_i_5 
       (.I0(Q[26]),
        .I1(\bus_wide_gen.data_buf_reg[40]_1 ),
        .I2(\bus_wide_gen.data_buf[50]_i_6_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[16] [2]),
        .I4(\bus_wide_gen.data_buf1 ),
        .I5(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[50]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \bus_wide_gen.data_buf[50]_i_6 
       (.I0(\data_p1_reg_n_0_[50] ),
        .I1(Q[42]),
        .I2(Q[74]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\bus_wide_gen.data_buf_reg[16] [4]),
        .O(\bus_wide_gen.data_buf[50]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \bus_wide_gen.data_buf[51]_i_1 
       (.I0(\bus_wide_gen.data_buf[51]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[51]_i_3_n_0 ),
        .I2(Q[35]),
        .I3(\bus_wide_gen.data_buf_reg[48] ),
        .I4(\bus_wide_gen.data_buf_reg[51] ),
        .I5(\bus_wide_gen.data_buf[51]_i_5_n_0 ),
        .O(D[43]));
  LUT6 #(
    .INIT(64'h0A00C0000A000000)) 
    \bus_wide_gen.data_buf[51]_i_2 
       (.I0(\bus_wide_gen.data_buf[59]_i_3_n_0 ),
        .I1(Q[59]),
        .I2(\bus_wide_gen.data_buf_reg[16] [3]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [2]),
        .I5(\bus_wide_gen.data_buf_reg[40] ),
        .O(\bus_wide_gen.data_buf[51]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[51]_i_3 
       (.I0(\data_p1_reg_n_0_[51] ),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [51]),
        .O(\bus_wide_gen.data_buf[51]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0088000000F00000)) 
    \bus_wide_gen.data_buf[51]_i_5 
       (.I0(Q[27]),
        .I1(\bus_wide_gen.data_buf_reg[40]_1 ),
        .I2(\bus_wide_gen.data_buf[51]_i_6_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[16] [2]),
        .I4(\bus_wide_gen.data_buf1 ),
        .I5(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[51]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \bus_wide_gen.data_buf[51]_i_6 
       (.I0(\data_p1_reg_n_0_[51] ),
        .I1(Q[43]),
        .I2(Q[75]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\bus_wide_gen.data_buf_reg[16] [4]),
        .O(\bus_wide_gen.data_buf[51]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \bus_wide_gen.data_buf[52]_i_1 
       (.I0(\bus_wide_gen.data_buf[52]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[52]_i_3_n_0 ),
        .I2(Q[36]),
        .I3(\bus_wide_gen.data_buf_reg[48] ),
        .I4(\bus_wide_gen.data_buf_reg[52] ),
        .I5(\bus_wide_gen.data_buf[52]_i_5_n_0 ),
        .O(D[44]));
  LUT6 #(
    .INIT(64'h0A00C0000A000000)) 
    \bus_wide_gen.data_buf[52]_i_2 
       (.I0(\bus_wide_gen.data_buf[60]_i_3_n_0 ),
        .I1(Q[60]),
        .I2(\bus_wide_gen.data_buf_reg[16] [3]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [2]),
        .I5(\bus_wide_gen.data_buf_reg[40] ),
        .O(\bus_wide_gen.data_buf[52]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[52]_i_3 
       (.I0(\data_p1_reg_n_0_[52] ),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [52]),
        .O(\bus_wide_gen.data_buf[52]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0088000000F00000)) 
    \bus_wide_gen.data_buf[52]_i_5 
       (.I0(Q[28]),
        .I1(\bus_wide_gen.data_buf_reg[40]_1 ),
        .I2(\bus_wide_gen.data_buf[52]_i_6_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[16] [2]),
        .I4(\bus_wide_gen.data_buf1 ),
        .I5(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[52]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \bus_wide_gen.data_buf[52]_i_6 
       (.I0(\data_p1_reg_n_0_[52] ),
        .I1(Q[44]),
        .I2(Q[76]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\bus_wide_gen.data_buf_reg[16] [4]),
        .O(\bus_wide_gen.data_buf[52]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \bus_wide_gen.data_buf[53]_i_1 
       (.I0(\bus_wide_gen.data_buf[53]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[53]_i_3_n_0 ),
        .I2(Q[37]),
        .I3(\bus_wide_gen.data_buf_reg[48] ),
        .I4(\bus_wide_gen.data_buf_reg[53] ),
        .I5(\bus_wide_gen.data_buf[53]_i_5_n_0 ),
        .O(D[45]));
  LUT6 #(
    .INIT(64'h0A00C0000A000000)) 
    \bus_wide_gen.data_buf[53]_i_2 
       (.I0(\bus_wide_gen.data_buf[61]_i_3_n_0 ),
        .I1(Q[61]),
        .I2(\bus_wide_gen.data_buf_reg[16] [3]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [2]),
        .I5(\bus_wide_gen.data_buf_reg[40] ),
        .O(\bus_wide_gen.data_buf[53]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[53]_i_3 
       (.I0(\data_p1_reg_n_0_[53] ),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [53]),
        .O(\bus_wide_gen.data_buf[53]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0088000000F00000)) 
    \bus_wide_gen.data_buf[53]_i_5 
       (.I0(Q[29]),
        .I1(\bus_wide_gen.data_buf_reg[40]_1 ),
        .I2(\bus_wide_gen.data_buf[53]_i_6_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[16] [2]),
        .I4(\bus_wide_gen.data_buf1 ),
        .I5(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[53]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \bus_wide_gen.data_buf[53]_i_6 
       (.I0(\data_p1_reg_n_0_[53] ),
        .I1(Q[45]),
        .I2(Q[77]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\bus_wide_gen.data_buf_reg[16] [4]),
        .O(\bus_wide_gen.data_buf[53]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \bus_wide_gen.data_buf[54]_i_1 
       (.I0(\bus_wide_gen.data_buf[54]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[54]_i_3_n_0 ),
        .I2(Q[38]),
        .I3(\bus_wide_gen.data_buf_reg[48] ),
        .I4(\bus_wide_gen.data_buf_reg[54] ),
        .I5(\bus_wide_gen.data_buf[54]_i_5_n_0 ),
        .O(D[46]));
  LUT6 #(
    .INIT(64'h0A00C0000A000000)) 
    \bus_wide_gen.data_buf[54]_i_2 
       (.I0(\bus_wide_gen.data_buf[62]_i_3_n_0 ),
        .I1(Q[62]),
        .I2(\bus_wide_gen.data_buf_reg[16] [3]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [2]),
        .I5(\bus_wide_gen.data_buf_reg[40] ),
        .O(\bus_wide_gen.data_buf[54]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[54]_i_3 
       (.I0(\data_p1_reg_n_0_[54] ),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [54]),
        .O(\bus_wide_gen.data_buf[54]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0088000000F00000)) 
    \bus_wide_gen.data_buf[54]_i_5 
       (.I0(Q[30]),
        .I1(\bus_wide_gen.data_buf_reg[40]_1 ),
        .I2(\bus_wide_gen.data_buf[54]_i_6_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[16] [2]),
        .I4(\bus_wide_gen.data_buf1 ),
        .I5(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[54]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \bus_wide_gen.data_buf[54]_i_6 
       (.I0(\data_p1_reg_n_0_[54] ),
        .I1(Q[46]),
        .I2(Q[78]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\bus_wide_gen.data_buf_reg[16] [4]),
        .O(\bus_wide_gen.data_buf[54]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \bus_wide_gen.data_buf[55]_i_1 
       (.I0(\bus_wide_gen.data_buf[55]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[55]_i_3_n_0 ),
        .I2(Q[39]),
        .I3(\bus_wide_gen.data_buf_reg[48] ),
        .I4(\bus_wide_gen.data_buf_reg[55] ),
        .I5(\bus_wide_gen.data_buf[55]_i_5_n_0 ),
        .O(D[47]));
  LUT6 #(
    .INIT(64'h0A00C0000A000000)) 
    \bus_wide_gen.data_buf[55]_i_2 
       (.I0(\bus_wide_gen.data_buf[63]_i_4_n_0 ),
        .I1(Q[63]),
        .I2(\bus_wide_gen.data_buf_reg[16] [3]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [2]),
        .I5(\bus_wide_gen.data_buf_reg[40] ),
        .O(\bus_wide_gen.data_buf[55]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[55]_i_3 
       (.I0(\data_p1_reg_n_0_[55] ),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [55]),
        .O(\bus_wide_gen.data_buf[55]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0088000000F00000)) 
    \bus_wide_gen.data_buf[55]_i_5 
       (.I0(Q[31]),
        .I1(\bus_wide_gen.data_buf_reg[40]_1 ),
        .I2(\bus_wide_gen.data_buf[55]_i_6_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[16] [2]),
        .I4(\bus_wide_gen.data_buf1 ),
        .I5(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\bus_wide_gen.data_buf[55]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \bus_wide_gen.data_buf[55]_i_6 
       (.I0(\data_p1_reg_n_0_[55] ),
        .I1(Q[47]),
        .I2(Q[79]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\bus_wide_gen.data_buf_reg[16] [4]),
        .O(\bus_wide_gen.data_buf[55]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \bus_wide_gen.data_buf[56]_i_1 
       (.I0(\bus_wide_gen.data_buf[56]_i_2_n_0 ),
        .I1(Q[32]),
        .I2(\bus_wide_gen.data_buf_reg[56] ),
        .I3(\bus_wide_gen.data_buf[56]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf_reg[16]_1 ),
        .I5(\bus_wide_gen.data_buf_reg[56]_0 ),
        .O(D[48]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[56]_i_2 
       (.I0(\data_p1_reg_n_0_[56] ),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [56]),
        .O(\bus_wide_gen.data_buf[56]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \bus_wide_gen.data_buf[56]_i_3 
       (.I0(\data_p1_reg_n_0_[56] ),
        .I1(Q[48]),
        .I2(Q[80]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\bus_wide_gen.data_buf_reg[16] [4]),
        .O(\bus_wide_gen.data_buf[56]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \bus_wide_gen.data_buf[57]_i_1 
       (.I0(\bus_wide_gen.data_buf[57]_i_2_n_0 ),
        .I1(Q[33]),
        .I2(\bus_wide_gen.data_buf_reg[56] ),
        .I3(\bus_wide_gen.data_buf[57]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf_reg[16]_1 ),
        .I5(\bus_wide_gen.data_buf_reg[57] ),
        .O(D[49]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[57]_i_2 
       (.I0(\data_p1_reg_n_0_[57] ),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [57]),
        .O(\bus_wide_gen.data_buf[57]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \bus_wide_gen.data_buf[57]_i_3 
       (.I0(\data_p1_reg_n_0_[57] ),
        .I1(Q[49]),
        .I2(Q[81]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\bus_wide_gen.data_buf_reg[16] [4]),
        .O(\bus_wide_gen.data_buf[57]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \bus_wide_gen.data_buf[58]_i_1 
       (.I0(\bus_wide_gen.data_buf[58]_i_2_n_0 ),
        .I1(Q[34]),
        .I2(\bus_wide_gen.data_buf_reg[56] ),
        .I3(\bus_wide_gen.data_buf[58]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf_reg[16]_1 ),
        .I5(\bus_wide_gen.data_buf_reg[58] ),
        .O(D[50]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[58]_i_2 
       (.I0(\data_p1_reg_n_0_[58] ),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [58]),
        .O(\bus_wide_gen.data_buf[58]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \bus_wide_gen.data_buf[58]_i_3 
       (.I0(\data_p1_reg_n_0_[58] ),
        .I1(Q[50]),
        .I2(Q[82]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\bus_wide_gen.data_buf_reg[16] [4]),
        .O(\bus_wide_gen.data_buf[58]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \bus_wide_gen.data_buf[59]_i_1 
       (.I0(\bus_wide_gen.data_buf[59]_i_2_n_0 ),
        .I1(Q[35]),
        .I2(\bus_wide_gen.data_buf_reg[56] ),
        .I3(\bus_wide_gen.data_buf[59]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf_reg[16]_1 ),
        .I5(\bus_wide_gen.data_buf_reg[59] ),
        .O(D[51]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[59]_i_2 
       (.I0(\data_p1_reg_n_0_[59] ),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [59]),
        .O(\bus_wide_gen.data_buf[59]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \bus_wide_gen.data_buf[59]_i_3 
       (.I0(\data_p1_reg_n_0_[59] ),
        .I1(Q[51]),
        .I2(Q[83]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\bus_wide_gen.data_buf_reg[16] [4]),
        .O(\bus_wide_gen.data_buf[59]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAC00000)) 
    \bus_wide_gen.data_buf[5]_i_3 
       (.I0(\bus_wide_gen.data_buf[21]_i_3_n_0 ),
        .I1(Q[61]),
        .I2(\bus_wide_gen.data_buf_reg[0] ),
        .I3(\bus_wide_gen.data_buf_reg[16] [3]),
        .I4(\bus_wide_gen.data_buf1 ),
        .I5(\bus_wide_gen.data_buf_reg[16] [2]),
        .O(\data_p1_reg[101]_0 ));
  LUT6 #(
    .INIT(64'hAA8AFFFFAA8A0000)) 
    \bus_wide_gen.data_buf[5]_i_5 
       (.I0(\data_p1_reg_n_0_[5] ),
        .I1(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I2(\bus_wide_gen.first_beat_reg_0 ),
        .I3(\state_reg[0]_1 ),
        .I4(p_10_in),
        .I5(\bus_wide_gen.data_buf_reg[111] [5]),
        .O(\data_p1_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \bus_wide_gen.data_buf[60]_i_1 
       (.I0(\bus_wide_gen.data_buf[60]_i_2_n_0 ),
        .I1(Q[36]),
        .I2(\bus_wide_gen.data_buf_reg[56] ),
        .I3(\bus_wide_gen.data_buf[60]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf_reg[16]_1 ),
        .I5(\bus_wide_gen.data_buf_reg[60] ),
        .O(D[52]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[60]_i_2 
       (.I0(\data_p1_reg_n_0_[60] ),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [60]),
        .O(\bus_wide_gen.data_buf[60]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \bus_wide_gen.data_buf[60]_i_3 
       (.I0(\data_p1_reg_n_0_[60] ),
        .I1(Q[52]),
        .I2(Q[84]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\bus_wide_gen.data_buf_reg[16] [4]),
        .O(\bus_wide_gen.data_buf[60]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \bus_wide_gen.data_buf[61]_i_1 
       (.I0(\bus_wide_gen.data_buf[61]_i_2_n_0 ),
        .I1(Q[37]),
        .I2(\bus_wide_gen.data_buf_reg[56] ),
        .I3(\bus_wide_gen.data_buf[61]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf_reg[16]_1 ),
        .I5(\bus_wide_gen.data_buf_reg[61] ),
        .O(D[53]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[61]_i_2 
       (.I0(\data_p1_reg_n_0_[61] ),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [61]),
        .O(\bus_wide_gen.data_buf[61]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \bus_wide_gen.data_buf[61]_i_3 
       (.I0(\data_p1_reg_n_0_[61] ),
        .I1(Q[53]),
        .I2(Q[85]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\bus_wide_gen.data_buf_reg[16] [4]),
        .O(\bus_wide_gen.data_buf[61]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \bus_wide_gen.data_buf[62]_i_1 
       (.I0(\bus_wide_gen.data_buf[62]_i_2_n_0 ),
        .I1(Q[38]),
        .I2(\bus_wide_gen.data_buf_reg[56] ),
        .I3(\bus_wide_gen.data_buf[62]_i_3_n_0 ),
        .I4(\bus_wide_gen.data_buf_reg[16]_1 ),
        .I5(\bus_wide_gen.data_buf_reg[62] ),
        .O(D[54]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[62]_i_2 
       (.I0(\data_p1_reg_n_0_[62] ),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [62]),
        .O(\bus_wide_gen.data_buf[62]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \bus_wide_gen.data_buf[62]_i_3 
       (.I0(\data_p1_reg_n_0_[62] ),
        .I1(Q[54]),
        .I2(Q[86]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\bus_wide_gen.data_buf_reg[16] [4]),
        .O(\bus_wide_gen.data_buf[62]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \bus_wide_gen.data_buf[63]_i_1 
       (.I0(\bus_wide_gen.data_buf[63]_i_2_n_0 ),
        .I1(Q[39]),
        .I2(\bus_wide_gen.data_buf_reg[56] ),
        .I3(\bus_wide_gen.data_buf[63]_i_4_n_0 ),
        .I4(\bus_wide_gen.data_buf_reg[16]_1 ),
        .I5(\bus_wide_gen.data_buf_reg[63] ),
        .O(D[55]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[63]_i_2 
       (.I0(\data_p1_reg_n_0_[63] ),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [63]),
        .O(\bus_wide_gen.data_buf[63]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \bus_wide_gen.data_buf[63]_i_4 
       (.I0(\data_p1_reg_n_0_[63] ),
        .I1(Q[55]),
        .I2(Q[87]),
        .I3(\bus_wide_gen.data_buf_reg[16] [5]),
        .I4(\bus_wide_gen.data_buf_reg[16] [4]),
        .O(\bus_wide_gen.data_buf[63]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \bus_wide_gen.data_buf[64]_i_1 
       (.I0(\bus_wide_gen.data_buf[71]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[64] ),
        .I2(\bus_wide_gen.data_buf[71]_i_4_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[64]_0 ),
        .I4(\bus_wide_gen.data_buf[64]_i_4_n_0 ),
        .O(D[56]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[64]_i_4 
       (.I0(Q[24]),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [64]),
        .O(\bus_wide_gen.data_buf[64]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \bus_wide_gen.data_buf[65]_i_1 
       (.I0(\bus_wide_gen.data_buf[71]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[65] ),
        .I2(\bus_wide_gen.data_buf[71]_i_4_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[65]_0 ),
        .I4(\bus_wide_gen.data_buf[65]_i_4_n_0 ),
        .O(D[57]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[65]_i_4 
       (.I0(Q[25]),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [65]),
        .O(\bus_wide_gen.data_buf[65]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \bus_wide_gen.data_buf[66]_i_1 
       (.I0(\bus_wide_gen.data_buf[71]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[66] ),
        .I2(\bus_wide_gen.data_buf[71]_i_4_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[66]_0 ),
        .I4(\bus_wide_gen.data_buf[66]_i_4_n_0 ),
        .O(D[58]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[66]_i_4 
       (.I0(Q[26]),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [66]),
        .O(\bus_wide_gen.data_buf[66]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \bus_wide_gen.data_buf[67]_i_1 
       (.I0(\bus_wide_gen.data_buf[71]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[67] ),
        .I2(\bus_wide_gen.data_buf[71]_i_4_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[67]_0 ),
        .I4(\bus_wide_gen.data_buf[67]_i_4_n_0 ),
        .O(D[59]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[67]_i_4 
       (.I0(Q[27]),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [67]),
        .O(\bus_wide_gen.data_buf[67]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \bus_wide_gen.data_buf[68]_i_1 
       (.I0(\bus_wide_gen.data_buf[71]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[68] ),
        .I2(\bus_wide_gen.data_buf[71]_i_4_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[68]_0 ),
        .I4(\bus_wide_gen.data_buf[68]_i_4_n_0 ),
        .O(D[60]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[68]_i_4 
       (.I0(Q[28]),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [68]),
        .O(\bus_wide_gen.data_buf[68]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \bus_wide_gen.data_buf[69]_i_1 
       (.I0(\bus_wide_gen.data_buf[71]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[69] ),
        .I2(\bus_wide_gen.data_buf[71]_i_4_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[69]_0 ),
        .I4(\bus_wide_gen.data_buf[69]_i_4_n_0 ),
        .O(D[61]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[69]_i_4 
       (.I0(Q[29]),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [69]),
        .O(\bus_wide_gen.data_buf[69]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAC00000)) 
    \bus_wide_gen.data_buf[6]_i_3 
       (.I0(\bus_wide_gen.data_buf[22]_i_3_n_0 ),
        .I1(Q[62]),
        .I2(\bus_wide_gen.data_buf_reg[0] ),
        .I3(\bus_wide_gen.data_buf_reg[16] [3]),
        .I4(\bus_wide_gen.data_buf1 ),
        .I5(\bus_wide_gen.data_buf_reg[16] [2]),
        .O(\data_p1_reg[102]_0 ));
  LUT6 #(
    .INIT(64'hAA8AFFFFAA8A0000)) 
    \bus_wide_gen.data_buf[6]_i_5 
       (.I0(\data_p1_reg_n_0_[6] ),
        .I1(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I2(\bus_wide_gen.first_beat_reg_0 ),
        .I3(\state_reg[0]_1 ),
        .I4(p_10_in),
        .I5(\bus_wide_gen.data_buf_reg[111] [6]),
        .O(\data_p1_reg[6]_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \bus_wide_gen.data_buf[70]_i_1 
       (.I0(\bus_wide_gen.data_buf[71]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[70] ),
        .I2(\bus_wide_gen.data_buf[71]_i_4_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[70]_0 ),
        .I4(\bus_wide_gen.data_buf[70]_i_4_n_0 ),
        .O(D[62]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[70]_i_4 
       (.I0(Q[30]),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [70]),
        .O(\bus_wide_gen.data_buf[70]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \bus_wide_gen.data_buf[71]_i_1 
       (.I0(\bus_wide_gen.data_buf[71]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[71] ),
        .I2(\bus_wide_gen.data_buf[71]_i_4_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[71]_0 ),
        .I4(\bus_wide_gen.data_buf[71]_i_6_n_0 ),
        .O(D[63]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \bus_wide_gen.data_buf[71]_i_2 
       (.I0(p_10_in),
        .I1(\bus_wide_gen.first_beat_reg_0 ),
        .I2(\bus_wide_gen.offset_valid ),
        .I3(\state_reg[0]_0 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [2]),
        .O(\bus_wide_gen.data_buf[71]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \bus_wide_gen.data_buf[71]_i_4 
       (.I0(p_10_in),
        .I1(\bus_wide_gen.first_beat_reg_0 ),
        .I2(\bus_wide_gen.offset_valid ),
        .I3(\state_reg[0]_0 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [2]),
        .O(\bus_wide_gen.data_buf[71]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[71]_i_6 
       (.I0(Q[31]),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [71]),
        .O(\bus_wide_gen.data_buf[71]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \bus_wide_gen.data_buf[72]_i_1 
       (.I0(\bus_wide_gen.data_buf[72]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[72] ),
        .I2(\bus_wide_gen.data_buf_reg[72]_0 ),
        .I3(Q[40]),
        .I4(\bus_wide_gen.data_buf_reg[72]_1 ),
        .I5(Q[72]),
        .O(D[64]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[72]_i_2 
       (.I0(Q[32]),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [72]),
        .O(\bus_wide_gen.data_buf[72]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \bus_wide_gen.data_buf[73]_i_1 
       (.I0(\bus_wide_gen.data_buf[73]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[73] ),
        .I2(\bus_wide_gen.data_buf_reg[72]_0 ),
        .I3(Q[41]),
        .I4(\bus_wide_gen.data_buf_reg[72]_1 ),
        .I5(Q[73]),
        .O(D[65]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[73]_i_2 
       (.I0(Q[33]),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [73]),
        .O(\bus_wide_gen.data_buf[73]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \bus_wide_gen.data_buf[74]_i_1 
       (.I0(\bus_wide_gen.data_buf[74]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[74] ),
        .I2(\bus_wide_gen.data_buf_reg[72]_0 ),
        .I3(Q[42]),
        .I4(\bus_wide_gen.data_buf_reg[72]_1 ),
        .I5(Q[74]),
        .O(D[66]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[74]_i_2 
       (.I0(Q[34]),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [74]),
        .O(\bus_wide_gen.data_buf[74]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \bus_wide_gen.data_buf[75]_i_1 
       (.I0(\bus_wide_gen.data_buf[75]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[75] ),
        .I2(\bus_wide_gen.data_buf_reg[72]_0 ),
        .I3(Q[43]),
        .I4(\bus_wide_gen.data_buf_reg[72]_1 ),
        .I5(Q[75]),
        .O(D[67]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[75]_i_2 
       (.I0(Q[35]),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [75]),
        .O(\bus_wide_gen.data_buf[75]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \bus_wide_gen.data_buf[76]_i_1 
       (.I0(\bus_wide_gen.data_buf[76]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[76] ),
        .I2(\bus_wide_gen.data_buf_reg[72]_0 ),
        .I3(Q[44]),
        .I4(\bus_wide_gen.data_buf_reg[72]_1 ),
        .I5(Q[76]),
        .O(D[68]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[76]_i_2 
       (.I0(Q[36]),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [76]),
        .O(\bus_wide_gen.data_buf[76]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \bus_wide_gen.data_buf[77]_i_1 
       (.I0(\bus_wide_gen.data_buf[77]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[77] ),
        .I2(\bus_wide_gen.data_buf_reg[72]_0 ),
        .I3(Q[45]),
        .I4(\bus_wide_gen.data_buf_reg[72]_1 ),
        .I5(Q[77]),
        .O(D[69]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[77]_i_2 
       (.I0(Q[37]),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [77]),
        .O(\bus_wide_gen.data_buf[77]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \bus_wide_gen.data_buf[78]_i_1 
       (.I0(\bus_wide_gen.data_buf[78]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[78] ),
        .I2(\bus_wide_gen.data_buf_reg[72]_0 ),
        .I3(Q[46]),
        .I4(\bus_wide_gen.data_buf_reg[72]_1 ),
        .I5(Q[78]),
        .O(D[70]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[78]_i_2 
       (.I0(Q[38]),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [78]),
        .O(\bus_wide_gen.data_buf[78]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \bus_wide_gen.data_buf[79]_i_1 
       (.I0(\bus_wide_gen.data_buf[79]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[79] ),
        .I2(\bus_wide_gen.data_buf_reg[72]_0 ),
        .I3(Q[47]),
        .I4(\bus_wide_gen.data_buf_reg[72]_1 ),
        .I5(Q[79]),
        .O(D[71]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[79]_i_2 
       (.I0(Q[39]),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [79]),
        .O(\bus_wide_gen.data_buf[79]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAC00000)) 
    \bus_wide_gen.data_buf[7]_i_3 
       (.I0(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I1(Q[63]),
        .I2(\bus_wide_gen.data_buf_reg[0] ),
        .I3(\bus_wide_gen.data_buf_reg[16] [3]),
        .I4(\bus_wide_gen.data_buf1 ),
        .I5(\bus_wide_gen.data_buf_reg[16] [2]),
        .O(\data_p1_reg[103]_0 ));
  LUT6 #(
    .INIT(64'hAA8AFFFFAA8A0000)) 
    \bus_wide_gen.data_buf[7]_i_5 
       (.I0(\data_p1_reg_n_0_[7] ),
        .I1(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I2(\bus_wide_gen.first_beat_reg_0 ),
        .I3(\state_reg[0]_1 ),
        .I4(p_10_in),
        .I5(\bus_wide_gen.data_buf_reg[111] [7]),
        .O(\data_p1_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \bus_wide_gen.data_buf[80]_i_1 
       (.I0(\bus_wide_gen.data_buf[80]_i_2_n_0 ),
        .I1(Q[48]),
        .I2(\bus_wide_gen.data_buf_reg[72]_0 ),
        .I3(\bus_wide_gen.data_buf_reg[80] ),
        .I4(\bus_wide_gen.data_buf_reg[80]_0 ),
        .I5(\bus_wide_gen.data_buf[80]_i_5_n_0 ),
        .O(D[72]));
  LUT6 #(
    .INIT(64'hA000C00000000000)) 
    \bus_wide_gen.data_buf[80]_i_2 
       (.I0(Q[64]),
        .I1(Q[56]),
        .I2(\bus_wide_gen.data_buf_reg[16] [3]),
        .I3(\bus_wide_gen.data_buf_reg[40]_1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [2]),
        .I5(\bus_wide_gen.data_buf1 ),
        .O(\bus_wide_gen.data_buf[80]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA8AFFFFAA8A0000)) 
    \bus_wide_gen.data_buf[80]_i_5 
       (.I0(Q[40]),
        .I1(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I2(\bus_wide_gen.first_beat_reg_0 ),
        .I3(\state_reg[0]_1 ),
        .I4(p_10_in),
        .I5(\bus_wide_gen.data_buf_reg[111] [80]),
        .O(\bus_wide_gen.data_buf[80]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \bus_wide_gen.data_buf[81]_i_1 
       (.I0(\bus_wide_gen.data_buf[81]_i_2_n_0 ),
        .I1(Q[49]),
        .I2(\bus_wide_gen.data_buf_reg[72]_0 ),
        .I3(\bus_wide_gen.data_buf_reg[81] ),
        .I4(\bus_wide_gen.data_buf_reg[81]_0 ),
        .I5(\bus_wide_gen.data_buf[81]_i_5_n_0 ),
        .O(D[73]));
  LUT6 #(
    .INIT(64'hA000C00000000000)) 
    \bus_wide_gen.data_buf[81]_i_2 
       (.I0(Q[65]),
        .I1(Q[57]),
        .I2(\bus_wide_gen.data_buf_reg[16] [3]),
        .I3(\bus_wide_gen.data_buf_reg[40]_1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [2]),
        .I5(\bus_wide_gen.data_buf1 ),
        .O(\bus_wide_gen.data_buf[81]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA8AFFFFAA8A0000)) 
    \bus_wide_gen.data_buf[81]_i_5 
       (.I0(Q[41]),
        .I1(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I2(\bus_wide_gen.first_beat_reg_0 ),
        .I3(\state_reg[0]_1 ),
        .I4(p_10_in),
        .I5(\bus_wide_gen.data_buf_reg[111] [81]),
        .O(\bus_wide_gen.data_buf[81]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \bus_wide_gen.data_buf[82]_i_1 
       (.I0(\bus_wide_gen.data_buf[82]_i_2_n_0 ),
        .I1(Q[50]),
        .I2(\bus_wide_gen.data_buf_reg[72]_0 ),
        .I3(\bus_wide_gen.data_buf_reg[82] ),
        .I4(\bus_wide_gen.data_buf_reg[82]_0 ),
        .I5(\bus_wide_gen.data_buf[82]_i_5_n_0 ),
        .O(D[74]));
  LUT6 #(
    .INIT(64'hA000C00000000000)) 
    \bus_wide_gen.data_buf[82]_i_2 
       (.I0(Q[66]),
        .I1(Q[58]),
        .I2(\bus_wide_gen.data_buf_reg[16] [3]),
        .I3(\bus_wide_gen.data_buf_reg[40]_1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [2]),
        .I5(\bus_wide_gen.data_buf1 ),
        .O(\bus_wide_gen.data_buf[82]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA8AFFFFAA8A0000)) 
    \bus_wide_gen.data_buf[82]_i_5 
       (.I0(Q[42]),
        .I1(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I2(\bus_wide_gen.first_beat_reg_0 ),
        .I3(\state_reg[0]_1 ),
        .I4(p_10_in),
        .I5(\bus_wide_gen.data_buf_reg[111] [82]),
        .O(\bus_wide_gen.data_buf[82]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \bus_wide_gen.data_buf[83]_i_1 
       (.I0(\bus_wide_gen.data_buf[83]_i_2_n_0 ),
        .I1(Q[51]),
        .I2(\bus_wide_gen.data_buf_reg[72]_0 ),
        .I3(\bus_wide_gen.data_buf_reg[83] ),
        .I4(\bus_wide_gen.data_buf_reg[83]_0 ),
        .I5(\bus_wide_gen.data_buf[83]_i_5_n_0 ),
        .O(D[75]));
  LUT6 #(
    .INIT(64'hA000C00000000000)) 
    \bus_wide_gen.data_buf[83]_i_2 
       (.I0(Q[67]),
        .I1(Q[59]),
        .I2(\bus_wide_gen.data_buf_reg[16] [3]),
        .I3(\bus_wide_gen.data_buf_reg[40]_1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [2]),
        .I5(\bus_wide_gen.data_buf1 ),
        .O(\bus_wide_gen.data_buf[83]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA8AFFFFAA8A0000)) 
    \bus_wide_gen.data_buf[83]_i_5 
       (.I0(Q[43]),
        .I1(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I2(\bus_wide_gen.first_beat_reg_0 ),
        .I3(\state_reg[0]_1 ),
        .I4(p_10_in),
        .I5(\bus_wide_gen.data_buf_reg[111] [83]),
        .O(\bus_wide_gen.data_buf[83]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \bus_wide_gen.data_buf[84]_i_1 
       (.I0(\bus_wide_gen.data_buf[84]_i_2_n_0 ),
        .I1(Q[52]),
        .I2(\bus_wide_gen.data_buf_reg[72]_0 ),
        .I3(\bus_wide_gen.data_buf_reg[84] ),
        .I4(\bus_wide_gen.data_buf_reg[84]_0 ),
        .I5(\bus_wide_gen.data_buf[84]_i_5_n_0 ),
        .O(D[76]));
  LUT6 #(
    .INIT(64'hA000C00000000000)) 
    \bus_wide_gen.data_buf[84]_i_2 
       (.I0(Q[68]),
        .I1(Q[60]),
        .I2(\bus_wide_gen.data_buf_reg[16] [3]),
        .I3(\bus_wide_gen.data_buf_reg[40]_1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [2]),
        .I5(\bus_wide_gen.data_buf1 ),
        .O(\bus_wide_gen.data_buf[84]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA8AFFFFAA8A0000)) 
    \bus_wide_gen.data_buf[84]_i_5 
       (.I0(Q[44]),
        .I1(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I2(\bus_wide_gen.first_beat_reg_0 ),
        .I3(\state_reg[0]_1 ),
        .I4(p_10_in),
        .I5(\bus_wide_gen.data_buf_reg[111] [84]),
        .O(\bus_wide_gen.data_buf[84]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \bus_wide_gen.data_buf[85]_i_1 
       (.I0(\bus_wide_gen.data_buf[85]_i_2_n_0 ),
        .I1(Q[53]),
        .I2(\bus_wide_gen.data_buf_reg[72]_0 ),
        .I3(\bus_wide_gen.data_buf_reg[85] ),
        .I4(\bus_wide_gen.data_buf_reg[85]_0 ),
        .I5(\bus_wide_gen.data_buf[85]_i_5_n_0 ),
        .O(D[77]));
  LUT6 #(
    .INIT(64'hA000C00000000000)) 
    \bus_wide_gen.data_buf[85]_i_2 
       (.I0(Q[69]),
        .I1(Q[61]),
        .I2(\bus_wide_gen.data_buf_reg[16] [3]),
        .I3(\bus_wide_gen.data_buf_reg[40]_1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [2]),
        .I5(\bus_wide_gen.data_buf1 ),
        .O(\bus_wide_gen.data_buf[85]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA8AFFFFAA8A0000)) 
    \bus_wide_gen.data_buf[85]_i_5 
       (.I0(Q[45]),
        .I1(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I2(\bus_wide_gen.first_beat_reg_0 ),
        .I3(\state_reg[0]_1 ),
        .I4(p_10_in),
        .I5(\bus_wide_gen.data_buf_reg[111] [85]),
        .O(\bus_wide_gen.data_buf[85]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \bus_wide_gen.data_buf[86]_i_1 
       (.I0(\bus_wide_gen.data_buf[86]_i_2_n_0 ),
        .I1(Q[54]),
        .I2(\bus_wide_gen.data_buf_reg[72]_0 ),
        .I3(\bus_wide_gen.data_buf_reg[86] ),
        .I4(\bus_wide_gen.data_buf_reg[86]_0 ),
        .I5(\bus_wide_gen.data_buf[86]_i_5_n_0 ),
        .O(D[78]));
  LUT6 #(
    .INIT(64'hA000C00000000000)) 
    \bus_wide_gen.data_buf[86]_i_2 
       (.I0(Q[70]),
        .I1(Q[62]),
        .I2(\bus_wide_gen.data_buf_reg[16] [3]),
        .I3(\bus_wide_gen.data_buf_reg[40]_1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [2]),
        .I5(\bus_wide_gen.data_buf1 ),
        .O(\bus_wide_gen.data_buf[86]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA8AFFFFAA8A0000)) 
    \bus_wide_gen.data_buf[86]_i_5 
       (.I0(Q[46]),
        .I1(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I2(\bus_wide_gen.first_beat_reg_0 ),
        .I3(\state_reg[0]_1 ),
        .I4(p_10_in),
        .I5(\bus_wide_gen.data_buf_reg[111] [86]),
        .O(\bus_wide_gen.data_buf[86]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \bus_wide_gen.data_buf[87]_i_1 
       (.I0(\bus_wide_gen.data_buf[87]_i_2_n_0 ),
        .I1(Q[55]),
        .I2(\bus_wide_gen.data_buf_reg[72]_0 ),
        .I3(\bus_wide_gen.data_buf_reg[87] ),
        .I4(\bus_wide_gen.data_buf_reg[87]_0 ),
        .I5(\bus_wide_gen.data_buf[87]_i_5_n_0 ),
        .O(D[79]));
  LUT6 #(
    .INIT(64'hA000C00000000000)) 
    \bus_wide_gen.data_buf[87]_i_2 
       (.I0(Q[71]),
        .I1(Q[63]),
        .I2(\bus_wide_gen.data_buf_reg[16] [3]),
        .I3(\bus_wide_gen.data_buf_reg[40]_1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [2]),
        .I5(\bus_wide_gen.data_buf1 ),
        .O(\bus_wide_gen.data_buf[87]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA8AFFFFAA8A0000)) 
    \bus_wide_gen.data_buf[87]_i_5 
       (.I0(Q[47]),
        .I1(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I2(\bus_wide_gen.first_beat_reg_0 ),
        .I3(\state_reg[0]_1 ),
        .I4(p_10_in),
        .I5(\bus_wide_gen.data_buf_reg[111] [87]),
        .O(\bus_wide_gen.data_buf[87]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \bus_wide_gen.data_buf[88]_i_1 
       (.I0(\bus_wide_gen.data_buf[88]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[88]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[72]_0 ),
        .I3(Q[56]),
        .I4(\bus_wide_gen.data_buf_reg[88] ),
        .I5(Q[80]),
        .O(D[80]));
  LUT6 #(
    .INIT(64'hAA8AFFFFAA8A0000)) 
    \bus_wide_gen.data_buf[88]_i_2 
       (.I0(Q[48]),
        .I1(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I2(\bus_wide_gen.first_beat_reg_0 ),
        .I3(\state_reg[0]_1 ),
        .I4(p_10_in),
        .I5(\bus_wide_gen.data_buf_reg[111] [88]),
        .O(\bus_wide_gen.data_buf[88]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA000C00000000000)) 
    \bus_wide_gen.data_buf[88]_i_3 
       (.I0(Q[72]),
        .I1(Q[64]),
        .I2(\bus_wide_gen.data_buf_reg[16] [3]),
        .I3(\bus_wide_gen.data_buf_reg[40]_1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [2]),
        .I5(\bus_wide_gen.data_buf1 ),
        .O(\bus_wide_gen.data_buf[88]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \bus_wide_gen.data_buf[89]_i_1 
       (.I0(\bus_wide_gen.data_buf[89]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[89]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[72]_0 ),
        .I3(Q[57]),
        .I4(\bus_wide_gen.data_buf_reg[88] ),
        .I5(Q[81]),
        .O(D[81]));
  LUT6 #(
    .INIT(64'hAA8AFFFFAA8A0000)) 
    \bus_wide_gen.data_buf[89]_i_2 
       (.I0(Q[49]),
        .I1(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I2(\bus_wide_gen.first_beat_reg_0 ),
        .I3(\state_reg[0]_1 ),
        .I4(p_10_in),
        .I5(\bus_wide_gen.data_buf_reg[111] [89]),
        .O(\bus_wide_gen.data_buf[89]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA000C00000000000)) 
    \bus_wide_gen.data_buf[89]_i_3 
       (.I0(Q[73]),
        .I1(Q[65]),
        .I2(\bus_wide_gen.data_buf_reg[16] [3]),
        .I3(\bus_wide_gen.data_buf_reg[40]_1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [2]),
        .I5(\bus_wide_gen.data_buf1 ),
        .O(\bus_wide_gen.data_buf[89]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFCFCFEFCFCFC)) 
    \bus_wide_gen.data_buf[8]_i_1 
       (.I0(\bus_wide_gen.data_buf[32]_i_4_n_0 ),
        .I1(\bus_wide_gen.data_buf[8]_i_2_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[8] ),
        .I3(\bus_wide_gen.data_buf_reg[16] [3]),
        .I4(\bus_wide_gen.data_buf[71]_i_4_n_0 ),
        .I5(\bus_wide_gen.data_buf[16]_i_3_n_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[8]_i_2 
       (.I0(Q[0]),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [8]),
        .O(\bus_wide_gen.data_buf[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \bus_wide_gen.data_buf[90]_i_1 
       (.I0(\bus_wide_gen.data_buf[90]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[90]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[72]_0 ),
        .I3(Q[58]),
        .I4(\bus_wide_gen.data_buf_reg[88] ),
        .I5(Q[82]),
        .O(D[82]));
  LUT6 #(
    .INIT(64'hAA8AFFFFAA8A0000)) 
    \bus_wide_gen.data_buf[90]_i_2 
       (.I0(Q[50]),
        .I1(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I2(\bus_wide_gen.first_beat_reg_0 ),
        .I3(\state_reg[0]_1 ),
        .I4(p_10_in),
        .I5(\bus_wide_gen.data_buf_reg[111] [90]),
        .O(\bus_wide_gen.data_buf[90]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA000C00000000000)) 
    \bus_wide_gen.data_buf[90]_i_3 
       (.I0(Q[74]),
        .I1(Q[66]),
        .I2(\bus_wide_gen.data_buf_reg[16] [3]),
        .I3(\bus_wide_gen.data_buf_reg[40]_1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [2]),
        .I5(\bus_wide_gen.data_buf1 ),
        .O(\bus_wide_gen.data_buf[90]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \bus_wide_gen.data_buf[91]_i_1 
       (.I0(\bus_wide_gen.data_buf[91]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[91]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[72]_0 ),
        .I3(Q[59]),
        .I4(\bus_wide_gen.data_buf_reg[88] ),
        .I5(Q[83]),
        .O(D[83]));
  LUT6 #(
    .INIT(64'hAA8AFFFFAA8A0000)) 
    \bus_wide_gen.data_buf[91]_i_2 
       (.I0(Q[51]),
        .I1(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I2(\bus_wide_gen.first_beat_reg_0 ),
        .I3(\state_reg[0]_1 ),
        .I4(p_10_in),
        .I5(\bus_wide_gen.data_buf_reg[111] [91]),
        .O(\bus_wide_gen.data_buf[91]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA000C00000000000)) 
    \bus_wide_gen.data_buf[91]_i_3 
       (.I0(Q[75]),
        .I1(Q[67]),
        .I2(\bus_wide_gen.data_buf_reg[16] [3]),
        .I3(\bus_wide_gen.data_buf_reg[40]_1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [2]),
        .I5(\bus_wide_gen.data_buf1 ),
        .O(\bus_wide_gen.data_buf[91]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \bus_wide_gen.data_buf[92]_i_1 
       (.I0(\bus_wide_gen.data_buf[92]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[92]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[72]_0 ),
        .I3(Q[60]),
        .I4(\bus_wide_gen.data_buf_reg[88] ),
        .I5(Q[84]),
        .O(D[84]));
  LUT6 #(
    .INIT(64'hAA8AFFFFAA8A0000)) 
    \bus_wide_gen.data_buf[92]_i_2 
       (.I0(Q[52]),
        .I1(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I2(\bus_wide_gen.first_beat_reg_0 ),
        .I3(\state_reg[0]_1 ),
        .I4(p_10_in),
        .I5(\bus_wide_gen.data_buf_reg[111] [92]),
        .O(\bus_wide_gen.data_buf[92]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA000C00000000000)) 
    \bus_wide_gen.data_buf[92]_i_3 
       (.I0(Q[76]),
        .I1(Q[68]),
        .I2(\bus_wide_gen.data_buf_reg[16] [3]),
        .I3(\bus_wide_gen.data_buf_reg[40]_1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [2]),
        .I5(\bus_wide_gen.data_buf1 ),
        .O(\bus_wide_gen.data_buf[92]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \bus_wide_gen.data_buf[93]_i_1 
       (.I0(\bus_wide_gen.data_buf[93]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[93]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[72]_0 ),
        .I3(Q[61]),
        .I4(\bus_wide_gen.data_buf_reg[88] ),
        .I5(Q[85]),
        .O(D[85]));
  LUT6 #(
    .INIT(64'hAA8AFFFFAA8A0000)) 
    \bus_wide_gen.data_buf[93]_i_2 
       (.I0(Q[53]),
        .I1(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I2(\bus_wide_gen.first_beat_reg_0 ),
        .I3(\state_reg[0]_1 ),
        .I4(p_10_in),
        .I5(\bus_wide_gen.data_buf_reg[111] [93]),
        .O(\bus_wide_gen.data_buf[93]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA000C00000000000)) 
    \bus_wide_gen.data_buf[93]_i_3 
       (.I0(Q[77]),
        .I1(Q[69]),
        .I2(\bus_wide_gen.data_buf_reg[16] [3]),
        .I3(\bus_wide_gen.data_buf_reg[40]_1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [2]),
        .I5(\bus_wide_gen.data_buf1 ),
        .O(\bus_wide_gen.data_buf[93]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \bus_wide_gen.data_buf[94]_i_1 
       (.I0(\bus_wide_gen.data_buf[94]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[94]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[72]_0 ),
        .I3(Q[62]),
        .I4(\bus_wide_gen.data_buf_reg[88] ),
        .I5(Q[86]),
        .O(D[86]));
  LUT6 #(
    .INIT(64'hAA8AFFFFAA8A0000)) 
    \bus_wide_gen.data_buf[94]_i_2 
       (.I0(Q[54]),
        .I1(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I2(\bus_wide_gen.first_beat_reg_0 ),
        .I3(\state_reg[0]_1 ),
        .I4(p_10_in),
        .I5(\bus_wide_gen.data_buf_reg[111] [94]),
        .O(\bus_wide_gen.data_buf[94]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA000C00000000000)) 
    \bus_wide_gen.data_buf[94]_i_3 
       (.I0(Q[78]),
        .I1(Q[70]),
        .I2(\bus_wide_gen.data_buf_reg[16] [3]),
        .I3(\bus_wide_gen.data_buf_reg[40]_1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [2]),
        .I5(\bus_wide_gen.data_buf1 ),
        .O(\bus_wide_gen.data_buf[94]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \bus_wide_gen.data_buf[95]_i_1 
       (.I0(\bus_wide_gen.data_buf[95]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf[95]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[72]_0 ),
        .I3(Q[63]),
        .I4(\bus_wide_gen.data_buf_reg[88] ),
        .I5(Q[87]),
        .O(D[87]));
  LUT6 #(
    .INIT(64'hAA8AFFFFAA8A0000)) 
    \bus_wide_gen.data_buf[95]_i_2 
       (.I0(Q[55]),
        .I1(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I2(\bus_wide_gen.first_beat_reg_0 ),
        .I3(\state_reg[0]_1 ),
        .I4(p_10_in),
        .I5(\bus_wide_gen.data_buf_reg[111] [95]),
        .O(\bus_wide_gen.data_buf[95]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA000C00000000000)) 
    \bus_wide_gen.data_buf[95]_i_3 
       (.I0(Q[79]),
        .I1(Q[71]),
        .I2(\bus_wide_gen.data_buf_reg[16] [3]),
        .I3(\bus_wide_gen.data_buf_reg[40]_1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [2]),
        .I5(\bus_wide_gen.data_buf1 ),
        .O(\bus_wide_gen.data_buf[95]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \bus_wide_gen.data_buf[96]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[48] ),
        .I1(Q[80]),
        .I2(Q[56]),
        .I3(\bus_wide_gen.data_buf_reg[96] ),
        .I4(\bus_wide_gen.data_buf[96]_i_2_n_0 ),
        .I5(\bus_wide_gen.data_buf[96]_i_3_n_0 ),
        .O(D[88]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_wide_gen.data_buf[96]_i_2 
       (.I0(\bus_wide_gen.data_buf_reg[111] [96]),
        .I1(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .O(\bus_wide_gen.data_buf[96]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0C00A00000000000)) 
    \bus_wide_gen.data_buf[96]_i_3 
       (.I0(Q[72]),
        .I1(Q[64]),
        .I2(\bus_wide_gen.data_buf_reg[16] [3]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [2]),
        .I5(\bus_wide_gen.data_buf_reg[40]_1 ),
        .O(\bus_wide_gen.data_buf[96]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \bus_wide_gen.data_buf[97]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[48] ),
        .I1(Q[81]),
        .I2(Q[57]),
        .I3(\bus_wide_gen.data_buf_reg[96] ),
        .I4(\bus_wide_gen.data_buf[97]_i_2_n_0 ),
        .I5(\bus_wide_gen.data_buf[97]_i_3_n_0 ),
        .O(D[89]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_wide_gen.data_buf[97]_i_2 
       (.I0(\bus_wide_gen.data_buf_reg[111] [97]),
        .I1(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .O(\bus_wide_gen.data_buf[97]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0C00A00000000000)) 
    \bus_wide_gen.data_buf[97]_i_3 
       (.I0(Q[73]),
        .I1(Q[65]),
        .I2(\bus_wide_gen.data_buf_reg[16] [3]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [2]),
        .I5(\bus_wide_gen.data_buf_reg[40]_1 ),
        .O(\bus_wide_gen.data_buf[97]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \bus_wide_gen.data_buf[98]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[48] ),
        .I1(Q[82]),
        .I2(Q[58]),
        .I3(\bus_wide_gen.data_buf_reg[96] ),
        .I4(\bus_wide_gen.data_buf[98]_i_2_n_0 ),
        .I5(\bus_wide_gen.data_buf[98]_i_3_n_0 ),
        .O(D[90]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_wide_gen.data_buf[98]_i_2 
       (.I0(\bus_wide_gen.data_buf_reg[111] [98]),
        .I1(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .O(\bus_wide_gen.data_buf[98]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0C00A00000000000)) 
    \bus_wide_gen.data_buf[98]_i_3 
       (.I0(Q[74]),
        .I1(Q[66]),
        .I2(\bus_wide_gen.data_buf_reg[16] [3]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [2]),
        .I5(\bus_wide_gen.data_buf_reg[40]_1 ),
        .O(\bus_wide_gen.data_buf[98]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \bus_wide_gen.data_buf[99]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[48] ),
        .I1(Q[83]),
        .I2(Q[59]),
        .I3(\bus_wide_gen.data_buf_reg[96] ),
        .I4(\bus_wide_gen.data_buf[99]_i_2_n_0 ),
        .I5(\bus_wide_gen.data_buf[99]_i_3_n_0 ),
        .O(D[91]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_wide_gen.data_buf[99]_i_2 
       (.I0(\bus_wide_gen.data_buf_reg[111] [99]),
        .I1(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .O(\bus_wide_gen.data_buf[99]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0C00A00000000000)) 
    \bus_wide_gen.data_buf[99]_i_3 
       (.I0(Q[75]),
        .I1(Q[67]),
        .I2(\bus_wide_gen.data_buf_reg[16] [3]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\bus_wide_gen.data_buf_reg[16] [2]),
        .I5(\bus_wide_gen.data_buf_reg[40]_1 ),
        .O(\bus_wide_gen.data_buf[99]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFCFCFEFCFCFC)) 
    \bus_wide_gen.data_buf[9]_i_1 
       (.I0(\bus_wide_gen.data_buf[33]_i_4_n_0 ),
        .I1(\bus_wide_gen.data_buf[9]_i_2_n_0 ),
        .I2(\bus_wide_gen.data_buf_reg[9] ),
        .I3(\bus_wide_gen.data_buf_reg[16] [3]),
        .I4(\bus_wide_gen.data_buf[71]_i_4_n_0 ),
        .I5(\bus_wide_gen.data_buf[17]_i_3_n_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_wide_gen.data_buf[9]_i_2 
       (.I0(Q[1]),
        .I1(\bus_wide_gen.first_beat_reg ),
        .I2(\bus_wide_gen.data_buf[119]_i_3_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[111] [9]),
        .O(\bus_wide_gen.data_buf[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT5 #(
    .INIT(32'hFF8FFF00)) 
    \bus_wide_gen.data_valid_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(\bus_wide_gen.offset_valid ),
        .I2(\bus_wide_gen.data_valid_reg_3 ),
        .I3(p_10_in),
        .I4(\bus_wide_gen.data_valid_reg_2 ),
        .O(\state_reg[0]_2 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \bus_wide_gen.data_valid_i_3 
       (.I0(\bus_wide_gen.data_valid_reg_1 [2]),
        .I1(\bus_wide_gen.data_valid_reg_1 [3]),
        .I2(\bus_wide_gen.data_valid_reg_1 [0]),
        .I3(\bus_wide_gen.data_valid_reg_1 [1]),
        .I4(p_18_in),
        .O(p_10_in));
  LUT5 #(
    .INIT(32'hFD5D5D5D)) 
    \bus_wide_gen.first_beat_i_1 
       (.I0(ap_rst_n),
        .I1(\bus_wide_gen.first_beat_reg_0 ),
        .I2(p_19_in),
        .I3(Q[88]),
        .I4(\state_reg[0]_0 ),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \bus_wide_gen.split_cnt_buf[3]_i_10 
       (.I0(\state_reg[0]_1 ),
        .I1(\bus_wide_gen.first_beat_reg_0 ),
        .I2(\bus_wide_gen.data_valid_reg_1 [3]),
        .I3(\bus_wide_gen.data_valid_reg_1 [0]),
        .I4(\bus_wide_gen.data_valid_reg_1 [1]),
        .I5(\bus_wide_gen.data_valid_reg_1 [2]),
        .O(\bus_wide_gen.split_cnt1 ));
  LUT6 #(
    .INIT(64'h00000000DFD5D5D5)) 
    \bus_wide_gen.split_cnt_buf[3]_i_2 
       (.I0(\bus_wide_gen.data_valid_reg_2 ),
        .I1(grp_Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_fu_116_m_axi_gmem_RREADY),
        .I2(gmem_ARADDR1),
        .I3(gmem_ARVALID1),
        .I4(grp_Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_106_m_axi_gmem_RREADY),
        .I5(\state_reg[0]_1 ),
        .O(p_18_in));
  LUT2 #(
    .INIT(4'hE)) 
    \bus_wide_gen.split_cnt_buf[3]_i_6 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0] [1]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0] [0]),
        .O(gmem_ARVALID1));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \bus_wide_gen.split_cnt_buf[3]_i_8 
       (.I0(\state_reg[0]_0 ),
        .I1(\bus_wide_gen.offset_valid ),
        .O(\state_reg[0]_1 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[0]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[0]),
        .I3(\data_p2_reg[128]_0 [0]),
        .O(\data_p1[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[100]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[100]),
        .I3(\data_p2_reg[128]_0 [100]),
        .O(\data_p1[100]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[101]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[101]),
        .I3(\data_p2_reg[128]_0 [101]),
        .O(\data_p1[101]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[102]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[102]),
        .I3(\data_p2_reg[128]_0 [102]),
        .O(\data_p1[102]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[103]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[103]),
        .I3(\data_p2_reg[128]_0 [103]),
        .O(\data_p1[103]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[104]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[104]),
        .I3(\data_p2_reg[128]_0 [104]),
        .O(\data_p1[104]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[105]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[105]),
        .I3(\data_p2_reg[128]_0 [105]),
        .O(\data_p1[105]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[106]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[106]),
        .I3(\data_p2_reg[128]_0 [106]),
        .O(\data_p1[106]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[107]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[107]),
        .I3(\data_p2_reg[128]_0 [107]),
        .O(\data_p1[107]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[108]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[108]),
        .I3(\data_p2_reg[128]_0 [108]),
        .O(\data_p1[108]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[109]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[109]),
        .I3(\data_p2_reg[128]_0 [109]),
        .O(\data_p1[109]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[10]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[10]),
        .I3(\data_p2_reg[128]_0 [10]),
        .O(\data_p1[10]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[110]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[110]),
        .I3(\data_p2_reg[128]_0 [110]),
        .O(\data_p1[110]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[111]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[111]),
        .I3(\data_p2_reg[128]_0 [111]),
        .O(\data_p1[111]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[112]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[112]),
        .I3(\data_p2_reg[128]_0 [112]),
        .O(\data_p1[112]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[113]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[113]),
        .I3(\data_p2_reg[128]_0 [113]),
        .O(\data_p1[113]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[114]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[114]),
        .I3(\data_p2_reg[128]_0 [114]),
        .O(\data_p1[114]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[115]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[115]),
        .I3(\data_p2_reg[128]_0 [115]),
        .O(\data_p1[115]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[116]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[116]),
        .I3(\data_p2_reg[128]_0 [116]),
        .O(\data_p1[116]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[117]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[117]),
        .I3(\data_p2_reg[128]_0 [117]),
        .O(\data_p1[117]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[118]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[118]),
        .I3(\data_p2_reg[128]_0 [118]),
        .O(\data_p1[118]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[119]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[119]),
        .I3(\data_p2_reg[128]_0 [119]),
        .O(\data_p1[119]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[11]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[11]),
        .I3(\data_p2_reg[128]_0 [11]),
        .O(\data_p1[11]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[120]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[120]),
        .I3(\data_p2_reg[128]_0 [120]),
        .O(\data_p1[120]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[121]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[121]),
        .I3(\data_p2_reg[128]_0 [121]),
        .O(\data_p1[121]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[122]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[122]),
        .I3(\data_p2_reg[128]_0 [122]),
        .O(\data_p1[122]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[123]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[123]),
        .I3(\data_p2_reg[128]_0 [123]),
        .O(\data_p1[123]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[124]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[124]),
        .I3(\data_p2_reg[128]_0 [124]),
        .O(\data_p1[124]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[125]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[125]),
        .I3(\data_p2_reg[128]_0 [125]),
        .O(\data_p1[125]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[126]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[126]),
        .I3(\data_p2_reg[128]_0 [126]),
        .O(\data_p1[126]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[127]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[127]),
        .I3(\data_p2_reg[128]_0 [127]),
        .O(\data_p1[127]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7120)) 
    \data_p1[128]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(p_19_in),
        .I3(beat_valid),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[128]_i_2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[128]),
        .I3(\data_p2_reg[128]_0 [128]),
        .O(\data_p1[128]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[12]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[12]),
        .I3(\data_p2_reg[128]_0 [12]),
        .O(\data_p1[12]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[13]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[13]),
        .I3(\data_p2_reg[128]_0 [13]),
        .O(\data_p1[13]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[14]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[14]),
        .I3(\data_p2_reg[128]_0 [14]),
        .O(\data_p1[14]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[15]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[15]),
        .I3(\data_p2_reg[128]_0 [15]),
        .O(\data_p1[15]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[16]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[16]),
        .I3(\data_p2_reg[128]_0 [16]),
        .O(\data_p1[16]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[17]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[17]),
        .I3(\data_p2_reg[128]_0 [17]),
        .O(\data_p1[17]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[18]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[18]),
        .I3(\data_p2_reg[128]_0 [18]),
        .O(\data_p1[18]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[19]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[19]),
        .I3(\data_p2_reg[128]_0 [19]),
        .O(\data_p1[19]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[1]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[1]),
        .I3(\data_p2_reg[128]_0 [1]),
        .O(\data_p1[1]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[20]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[20]),
        .I3(\data_p2_reg[128]_0 [20]),
        .O(\data_p1[20]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[21]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[21]),
        .I3(\data_p2_reg[128]_0 [21]),
        .O(\data_p1[21]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[22]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[22]),
        .I3(\data_p2_reg[128]_0 [22]),
        .O(\data_p1[22]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[23]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[23]),
        .I3(\data_p2_reg[128]_0 [23]),
        .O(\data_p1[23]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[24]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[24]),
        .I3(\data_p2_reg[128]_0 [24]),
        .O(\data_p1[24]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[25]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[25]),
        .I3(\data_p2_reg[128]_0 [25]),
        .O(\data_p1[25]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[26]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[26]),
        .I3(\data_p2_reg[128]_0 [26]),
        .O(\data_p1[26]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[27]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[27]),
        .I3(\data_p2_reg[128]_0 [27]),
        .O(\data_p1[27]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[28]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[28]),
        .I3(\data_p2_reg[128]_0 [28]),
        .O(\data_p1[28]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[29]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[29]),
        .I3(\data_p2_reg[128]_0 [29]),
        .O(\data_p1[29]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[2]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[2]),
        .I3(\data_p2_reg[128]_0 [2]),
        .O(\data_p1[2]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[30]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[30]),
        .I3(\data_p2_reg[128]_0 [30]),
        .O(\data_p1[30]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[31]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[31]),
        .I3(\data_p2_reg[128]_0 [31]),
        .O(\data_p1[31]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[32]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[32]),
        .I3(\data_p2_reg[128]_0 [32]),
        .O(\data_p1[32]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[33]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[33]),
        .I3(\data_p2_reg[128]_0 [33]),
        .O(\data_p1[33]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[34]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[34]),
        .I3(\data_p2_reg[128]_0 [34]),
        .O(\data_p1[34]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[35]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[35]),
        .I3(\data_p2_reg[128]_0 [35]),
        .O(\data_p1[35]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[36]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[36]),
        .I3(\data_p2_reg[128]_0 [36]),
        .O(\data_p1[36]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[37]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[37]),
        .I3(\data_p2_reg[128]_0 [37]),
        .O(\data_p1[37]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[38]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[38]),
        .I3(\data_p2_reg[128]_0 [38]),
        .O(\data_p1[38]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[39]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[39]),
        .I3(\data_p2_reg[128]_0 [39]),
        .O(\data_p1[39]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[3]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[3]),
        .I3(\data_p2_reg[128]_0 [3]),
        .O(\data_p1[3]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[40]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[40]),
        .I3(\data_p2_reg[128]_0 [40]),
        .O(\data_p1[40]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[41]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[41]),
        .I3(\data_p2_reg[128]_0 [41]),
        .O(\data_p1[41]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[42]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[42]),
        .I3(\data_p2_reg[128]_0 [42]),
        .O(\data_p1[42]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[43]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[43]),
        .I3(\data_p2_reg[128]_0 [43]),
        .O(\data_p1[43]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[44]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[44]),
        .I3(\data_p2_reg[128]_0 [44]),
        .O(\data_p1[44]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[45]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[45]),
        .I3(\data_p2_reg[128]_0 [45]),
        .O(\data_p1[45]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[46]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[46]),
        .I3(\data_p2_reg[128]_0 [46]),
        .O(\data_p1[46]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[47]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[47]),
        .I3(\data_p2_reg[128]_0 [47]),
        .O(\data_p1[47]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[48]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[48]),
        .I3(\data_p2_reg[128]_0 [48]),
        .O(\data_p1[48]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[49]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[49]),
        .I3(\data_p2_reg[128]_0 [49]),
        .O(\data_p1[49]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[4]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[4]),
        .I3(\data_p2_reg[128]_0 [4]),
        .O(\data_p1[4]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[50]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[50]),
        .I3(\data_p2_reg[128]_0 [50]),
        .O(\data_p1[50]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[51]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[51]),
        .I3(\data_p2_reg[128]_0 [51]),
        .O(\data_p1[51]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[52]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[52]),
        .I3(\data_p2_reg[128]_0 [52]),
        .O(\data_p1[52]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[53]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[53]),
        .I3(\data_p2_reg[128]_0 [53]),
        .O(\data_p1[53]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[54]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[54]),
        .I3(\data_p2_reg[128]_0 [54]),
        .O(\data_p1[54]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[55]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[55]),
        .I3(\data_p2_reg[128]_0 [55]),
        .O(\data_p1[55]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[56]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[56]),
        .I3(\data_p2_reg[128]_0 [56]),
        .O(\data_p1[56]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[57]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[57]),
        .I3(\data_p2_reg[128]_0 [57]),
        .O(\data_p1[57]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[58]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[58]),
        .I3(\data_p2_reg[128]_0 [58]),
        .O(\data_p1[58]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[59]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[59]),
        .I3(\data_p2_reg[128]_0 [59]),
        .O(\data_p1[59]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[5]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[5]),
        .I3(\data_p2_reg[128]_0 [5]),
        .O(\data_p1[5]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[60]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[60]),
        .I3(\data_p2_reg[128]_0 [60]),
        .O(\data_p1[60]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[61]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[61]),
        .I3(\data_p2_reg[128]_0 [61]),
        .O(\data_p1[61]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[62]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[62]),
        .I3(\data_p2_reg[128]_0 [62]),
        .O(\data_p1[62]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[63]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[63]),
        .I3(\data_p2_reg[128]_0 [63]),
        .O(\data_p1[63]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[64]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[64]),
        .I3(\data_p2_reg[128]_0 [64]),
        .O(\data_p1[64]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[65]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[65]),
        .I3(\data_p2_reg[128]_0 [65]),
        .O(\data_p1[65]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[66]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[66]),
        .I3(\data_p2_reg[128]_0 [66]),
        .O(\data_p1[66]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[67]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[67]),
        .I3(\data_p2_reg[128]_0 [67]),
        .O(\data_p1[67]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[68]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[68]),
        .I3(\data_p2_reg[128]_0 [68]),
        .O(\data_p1[68]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[69]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[69]),
        .I3(\data_p2_reg[128]_0 [69]),
        .O(\data_p1[69]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[6]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[6]),
        .I3(\data_p2_reg[128]_0 [6]),
        .O(\data_p1[6]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[70]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[70]),
        .I3(\data_p2_reg[128]_0 [70]),
        .O(\data_p1[70]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[71]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[71]),
        .I3(\data_p2_reg[128]_0 [71]),
        .O(\data_p1[71]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[72]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[72]),
        .I3(\data_p2_reg[128]_0 [72]),
        .O(\data_p1[72]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[73]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[73]),
        .I3(\data_p2_reg[128]_0 [73]),
        .O(\data_p1[73]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[74]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[74]),
        .I3(\data_p2_reg[128]_0 [74]),
        .O(\data_p1[74]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[75]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[75]),
        .I3(\data_p2_reg[128]_0 [75]),
        .O(\data_p1[75]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[76]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[76]),
        .I3(\data_p2_reg[128]_0 [76]),
        .O(\data_p1[76]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[77]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[77]),
        .I3(\data_p2_reg[128]_0 [77]),
        .O(\data_p1[77]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[78]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[78]),
        .I3(\data_p2_reg[128]_0 [78]),
        .O(\data_p1[78]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[79]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[79]),
        .I3(\data_p2_reg[128]_0 [79]),
        .O(\data_p1[79]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[7]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[7]),
        .I3(\data_p2_reg[128]_0 [7]),
        .O(\data_p1[7]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[80]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[80]),
        .I3(\data_p2_reg[128]_0 [80]),
        .O(\data_p1[80]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[81]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[81]),
        .I3(\data_p2_reg[128]_0 [81]),
        .O(\data_p1[81]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[82]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[82]),
        .I3(\data_p2_reg[128]_0 [82]),
        .O(\data_p1[82]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[83]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[83]),
        .I3(\data_p2_reg[128]_0 [83]),
        .O(\data_p1[83]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[84]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[84]),
        .I3(\data_p2_reg[128]_0 [84]),
        .O(\data_p1[84]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[85]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[85]),
        .I3(\data_p2_reg[128]_0 [85]),
        .O(\data_p1[85]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[86]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[86]),
        .I3(\data_p2_reg[128]_0 [86]),
        .O(\data_p1[86]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[87]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[87]),
        .I3(\data_p2_reg[128]_0 [87]),
        .O(\data_p1[87]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[88]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[88]),
        .I3(\data_p2_reg[128]_0 [88]),
        .O(\data_p1[88]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[89]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[89]),
        .I3(\data_p2_reg[128]_0 [89]),
        .O(\data_p1[89]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[8]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[8]),
        .I3(\data_p2_reg[128]_0 [8]),
        .O(\data_p1[8]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[90]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[90]),
        .I3(\data_p2_reg[128]_0 [90]),
        .O(\data_p1[90]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[91]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[91]),
        .I3(\data_p2_reg[128]_0 [91]),
        .O(\data_p1[91]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[92]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[92]),
        .I3(\data_p2_reg[128]_0 [92]),
        .O(\data_p1[92]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[93]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[93]),
        .I3(\data_p2_reg[128]_0 [93]),
        .O(\data_p1[93]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[94]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[94]),
        .I3(\data_p2_reg[128]_0 [94]),
        .O(\data_p1[94]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[95]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[95]),
        .I3(\data_p2_reg[128]_0 [95]),
        .O(\data_p1[95]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[96]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[96]),
        .I3(\data_p2_reg[128]_0 [96]),
        .O(\data_p1[96]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[97]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[97]),
        .I3(\data_p2_reg[128]_0 [97]),
        .O(\data_p1[97]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[98]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[98]),
        .I3(\data_p2_reg[128]_0 [98]),
        .O(\data_p1[98]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[99]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[99]),
        .I3(\data_p2_reg[128]_0 [99]),
        .O(\data_p1[99]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[9]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[9]),
        .I3(\data_p2_reg[128]_0 [9]),
        .O(\data_p1[9]_i_1__4_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_0 ),
        .Q(\data_p1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p1_reg[100] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[100]_i_1_n_0 ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_p1_reg[101] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[101]_i_1_n_0 ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_p1_reg[102] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[102]_i_1_n_0 ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_p1_reg[103] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[103]_i_1_n_0 ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_p1_reg[104] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[104]_i_1_n_0 ),
        .Q(Q[64]),
        .R(1'b0));
  FDRE \data_p1_reg[105] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[105]_i_1_n_0 ),
        .Q(Q[65]),
        .R(1'b0));
  FDRE \data_p1_reg[106] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[106]_i_1_n_0 ),
        .Q(Q[66]),
        .R(1'b0));
  FDRE \data_p1_reg[107] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[107]_i_1_n_0 ),
        .Q(Q[67]),
        .R(1'b0));
  FDRE \data_p1_reg[108] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[108]_i_1_n_0 ),
        .Q(Q[68]),
        .R(1'b0));
  FDRE \data_p1_reg[109] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[109]_i_1_n_0 ),
        .Q(Q[69]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__4_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[110] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[110]_i_1_n_0 ),
        .Q(Q[70]),
        .R(1'b0));
  FDRE \data_p1_reg[111] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[111]_i_1_n_0 ),
        .Q(Q[71]),
        .R(1'b0));
  FDRE \data_p1_reg[112] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[112]_i_1_n_0 ),
        .Q(Q[72]),
        .R(1'b0));
  FDRE \data_p1_reg[113] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[113]_i_1_n_0 ),
        .Q(Q[73]),
        .R(1'b0));
  FDRE \data_p1_reg[114] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[114]_i_1_n_0 ),
        .Q(Q[74]),
        .R(1'b0));
  FDRE \data_p1_reg[115] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[115]_i_1_n_0 ),
        .Q(Q[75]),
        .R(1'b0));
  FDRE \data_p1_reg[116] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[116]_i_1_n_0 ),
        .Q(Q[76]),
        .R(1'b0));
  FDRE \data_p1_reg[117] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[117]_i_1_n_0 ),
        .Q(Q[77]),
        .R(1'b0));
  FDRE \data_p1_reg[118] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[118]_i_1_n_0 ),
        .Q(Q[78]),
        .R(1'b0));
  FDRE \data_p1_reg[119] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[119]_i_1_n_0 ),
        .Q(Q[79]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__4_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[120] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[120]_i_1_n_0 ),
        .Q(Q[80]),
        .R(1'b0));
  FDRE \data_p1_reg[121] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[121]_i_1_n_0 ),
        .Q(Q[81]),
        .R(1'b0));
  FDRE \data_p1_reg[122] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[122]_i_1_n_0 ),
        .Q(Q[82]),
        .R(1'b0));
  FDRE \data_p1_reg[123] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[123]_i_1_n_0 ),
        .Q(Q[83]),
        .R(1'b0));
  FDRE \data_p1_reg[124] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[124]_i_1_n_0 ),
        .Q(Q[84]),
        .R(1'b0));
  FDRE \data_p1_reg[125] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[125]_i_1_n_0 ),
        .Q(Q[85]),
        .R(1'b0));
  FDRE \data_p1_reg[126] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[126]_i_1_n_0 ),
        .Q(Q[86]),
        .R(1'b0));
  FDRE \data_p1_reg[127] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[127]_i_1_n_0 ),
        .Q(Q[87]),
        .R(1'b0));
  FDRE \data_p1_reg[128] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[128]_i_2_n_0 ),
        .Q(Q[88]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__4_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__4_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__4_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__4_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__4_n_0 ),
        .Q(\data_p1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__4_n_0 ),
        .Q(\data_p1_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__4_n_0 ),
        .Q(\data_p1_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__4_n_0 ),
        .Q(\data_p1_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__2_n_0 ),
        .Q(\data_p1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__4_n_0 ),
        .Q(\data_p1_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__4_n_0 ),
        .Q(\data_p1_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__4_n_0 ),
        .Q(\data_p1_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__4_n_0 ),
        .Q(\data_p1_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__4_n_0 ),
        .Q(\data_p1_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__4_n_0 ),
        .Q(\data_p1_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__4_n_0 ),
        .Q(\data_p1_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__4_n_0 ),
        .Q(\data_p1_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__4_n_0 ),
        .Q(\data_p1_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__4_n_0 ),
        .Q(\data_p1_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__3_n_0 ),
        .Q(\data_p1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__4_n_0 ),
        .Q(\data_p1_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__4_n_0 ),
        .Q(\data_p1_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__4_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__4_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__4_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__4_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__4_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__4_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__4_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__4_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__3_n_0 ),
        .Q(\data_p1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__4_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__4_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__4_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__4_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__4_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__4_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__4_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__4_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__4_n_0 ),
        .Q(\data_p1_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__4_n_0 ),
        .Q(\data_p1_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__4_n_0 ),
        .Q(\data_p1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__4_n_0 ),
        .Q(\data_p1_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__4_n_0 ),
        .Q(\data_p1_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__4_n_0 ),
        .Q(\data_p1_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__4_n_0 ),
        .Q(\data_p1_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__4_n_0 ),
        .Q(\data_p1_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__4_n_0 ),
        .Q(\data_p1_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__4_n_0 ),
        .Q(\data_p1_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__4_n_0 ),
        .Q(\data_p1_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__4_n_0 ),
        .Q(\data_p1_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__4_n_0 ),
        .Q(\data_p1_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__4_n_0 ),
        .Q(\data_p1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__4_n_0 ),
        .Q(\data_p1_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__4_n_0 ),
        .Q(\data_p1_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__4_n_0 ),
        .Q(\data_p1_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1__2_n_0 ),
        .Q(\data_p1_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_1__2_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[65]_i_1__1_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1__1_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1__1_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[68]_i_1_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[69]_i_1_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__4_n_0 ),
        .Q(\data_p1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[70]_i_1_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[71] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[71]_i_1_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[72] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[72]_i_1_n_0 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_p1_reg[73] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[73]_i_1_n_0 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_p1_reg[74] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[74]_i_1_n_0 ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_p1_reg[75] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[75]_i_1_n_0 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_p1_reg[76] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[76]_i_1__1_n_0 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_p1_reg[77] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[77]_i_1_n_0 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_p1_reg[78] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[78]_i_1_n_0 ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_p1_reg[79] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[79]_i_1_n_0 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__4_n_0 ),
        .Q(\data_p1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p1_reg[80] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[80]_i_1_n_0 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_p1_reg[81] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[81]_i_1__2_n_0 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_p1_reg[82] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[82]_i_1_n_0 ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_p1_reg[83] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[83]_i_1_n_0 ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_p1_reg[84] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[84]_i_1_n_0 ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_p1_reg[85] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[85]_i_1_n_0 ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_p1_reg[86] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[86]_i_1_n_0 ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_p1_reg[87] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[87]_i_1_n_0 ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_p1_reg[88] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[88]_i_1_n_0 ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_p1_reg[89] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[89]_i_1_n_0 ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__4_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[90] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[90]_i_1_n_0 ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_p1_reg[91] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[91]_i_1_n_0 ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_p1_reg[92] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[92]_i_1_n_0 ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_p1_reg[93] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[93]_i_1_n_0 ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_p1_reg[94] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[94]_i_1_n_0 ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_p1_reg[95] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[95]_i_1_n_0 ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_p1_reg[96] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[96]_i_1_n_0 ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_p1_reg[97] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[97]_i_1_n_0 ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_p1_reg[98] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[98]_i_1_n_0 ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_p1_reg[99] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[99]_i_1_n_0 ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__4_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[100] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [100]),
        .Q(data_p2[100]),
        .R(1'b0));
  FDRE \data_p2_reg[101] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [101]),
        .Q(data_p2[101]),
        .R(1'b0));
  FDRE \data_p2_reg[102] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [102]),
        .Q(data_p2[102]),
        .R(1'b0));
  FDRE \data_p2_reg[103] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [103]),
        .Q(data_p2[103]),
        .R(1'b0));
  FDRE \data_p2_reg[104] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [104]),
        .Q(data_p2[104]),
        .R(1'b0));
  FDRE \data_p2_reg[105] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [105]),
        .Q(data_p2[105]),
        .R(1'b0));
  FDRE \data_p2_reg[106] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [106]),
        .Q(data_p2[106]),
        .R(1'b0));
  FDRE \data_p2_reg[107] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [107]),
        .Q(data_p2[107]),
        .R(1'b0));
  FDRE \data_p2_reg[108] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [108]),
        .Q(data_p2[108]),
        .R(1'b0));
  FDRE \data_p2_reg[109] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [109]),
        .Q(data_p2[109]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[110] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [110]),
        .Q(data_p2[110]),
        .R(1'b0));
  FDRE \data_p2_reg[111] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [111]),
        .Q(data_p2[111]),
        .R(1'b0));
  FDRE \data_p2_reg[112] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [112]),
        .Q(data_p2[112]),
        .R(1'b0));
  FDRE \data_p2_reg[113] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [113]),
        .Q(data_p2[113]),
        .R(1'b0));
  FDRE \data_p2_reg[114] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [114]),
        .Q(data_p2[114]),
        .R(1'b0));
  FDRE \data_p2_reg[115] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [115]),
        .Q(data_p2[115]),
        .R(1'b0));
  FDRE \data_p2_reg[116] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [116]),
        .Q(data_p2[116]),
        .R(1'b0));
  FDRE \data_p2_reg[117] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [117]),
        .Q(data_p2[117]),
        .R(1'b0));
  FDRE \data_p2_reg[118] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [118]),
        .Q(data_p2[118]),
        .R(1'b0));
  FDRE \data_p2_reg[119] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [119]),
        .Q(data_p2[119]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[120] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [120]),
        .Q(data_p2[120]),
        .R(1'b0));
  FDRE \data_p2_reg[121] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [121]),
        .Q(data_p2[121]),
        .R(1'b0));
  FDRE \data_p2_reg[122] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [122]),
        .Q(data_p2[122]),
        .R(1'b0));
  FDRE \data_p2_reg[123] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [123]),
        .Q(data_p2[123]),
        .R(1'b0));
  FDRE \data_p2_reg[124] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [124]),
        .Q(data_p2[124]),
        .R(1'b0));
  FDRE \data_p2_reg[125] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [125]),
        .Q(data_p2[125]),
        .R(1'b0));
  FDRE \data_p2_reg[126] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [126]),
        .Q(data_p2[126]),
        .R(1'b0));
  FDRE \data_p2_reg[127] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [127]),
        .Q(data_p2[127]),
        .R(1'b0));
  FDRE \data_p2_reg[128] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [128]),
        .Q(data_p2[128]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [32]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [33]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [34]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [35]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [36]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [37]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [38]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [39]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [40]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [41]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [42]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [43]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [44]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [45]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [46]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [47]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [48]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [49]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [50]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [51]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [52]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [53]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [54]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [55]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [56]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [57]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [58]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [59]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [60]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [61]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [62]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [63]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [64]),
        .Q(data_p2[64]),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [65]),
        .Q(data_p2[65]),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [66]),
        .Q(data_p2[66]),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [67]),
        .Q(data_p2[67]),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [68]),
        .Q(data_p2[68]),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [69]),
        .Q(data_p2[69]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[70] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [70]),
        .Q(data_p2[70]),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [71]),
        .Q(data_p2[71]),
        .R(1'b0));
  FDRE \data_p2_reg[72] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [72]),
        .Q(data_p2[72]),
        .R(1'b0));
  FDRE \data_p2_reg[73] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [73]),
        .Q(data_p2[73]),
        .R(1'b0));
  FDRE \data_p2_reg[74] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [74]),
        .Q(data_p2[74]),
        .R(1'b0));
  FDRE \data_p2_reg[75] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [75]),
        .Q(data_p2[75]),
        .R(1'b0));
  FDRE \data_p2_reg[76] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [76]),
        .Q(data_p2[76]),
        .R(1'b0));
  FDRE \data_p2_reg[77] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [77]),
        .Q(data_p2[77]),
        .R(1'b0));
  FDRE \data_p2_reg[78] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [78]),
        .Q(data_p2[78]),
        .R(1'b0));
  FDRE \data_p2_reg[79] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [79]),
        .Q(data_p2[79]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[80] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [80]),
        .Q(data_p2[80]),
        .R(1'b0));
  FDRE \data_p2_reg[81] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [81]),
        .Q(data_p2[81]),
        .R(1'b0));
  FDRE \data_p2_reg[82] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [82]),
        .Q(data_p2[82]),
        .R(1'b0));
  FDRE \data_p2_reg[83] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [83]),
        .Q(data_p2[83]),
        .R(1'b0));
  FDRE \data_p2_reg[84] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [84]),
        .Q(data_p2[84]),
        .R(1'b0));
  FDRE \data_p2_reg[85] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [85]),
        .Q(data_p2[85]),
        .R(1'b0));
  FDRE \data_p2_reg[86] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [86]),
        .Q(data_p2[86]),
        .R(1'b0));
  FDRE \data_p2_reg[87] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [87]),
        .Q(data_p2[87]),
        .R(1'b0));
  FDRE \data_p2_reg[88] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [88]),
        .Q(data_p2[88]),
        .R(1'b0));
  FDRE \data_p2_reg[89] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [89]),
        .Q(data_p2[89]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[90] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [90]),
        .Q(data_p2[90]),
        .R(1'b0));
  FDRE \data_p2_reg[91] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [91]),
        .Q(data_p2[91]),
        .R(1'b0));
  FDRE \data_p2_reg[92] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [92]),
        .Q(data_p2[92]),
        .R(1'b0));
  FDRE \data_p2_reg[93] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [93]),
        .Q(data_p2[93]),
        .R(1'b0));
  FDRE \data_p2_reg[94] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [94]),
        .Q(data_p2[94]),
        .R(1'b0));
  FDRE \data_p2_reg[95] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [95]),
        .Q(data_p2[95]),
        .R(1'b0));
  FDRE \data_p2_reg[96] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [96]),
        .Q(data_p2[96]),
        .R(1'b0));
  FDRE \data_p2_reg[97] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [97]),
        .Q(data_p2[97]),
        .R(1'b0));
  FDRE \data_p2_reg[98] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [98]),
        .Q(data_p2[98]),
        .R(1'b0));
  FDRE \data_p2_reg[99] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [99]),
        .Q(data_p2[99]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[128]_1 ),
        .D(\data_p2_reg[128]_0 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \fifo_depth_gt1_gen.dout[7]_i_1 
       (.I0(\fifo_depth_gt1_gen.dout[7]_i_2_n_0 ),
        .I1(p_18_in),
        .I2(\fifo_depth_gt1_gen.dout_reg[7] ),
        .I3(\data_p1_reg[128]_0 ),
        .I4(\fifo_depth_gt1_gen.dout[7]_i_5_n_0 ),
        .I5(\fifo_depth_gt1_gen.dout_reg[7]_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'hFDFDFD020202FD02)) 
    \fifo_depth_gt1_gen.dout[7]_i_2 
       (.I0(Q[88]),
        .I1(\state_reg[0]_1 ),
        .I2(\bus_wide_gen.data_buf_reg[16] [0]),
        .I3(\bus_wide_gen.data_valid_reg_1 [1]),
        .I4(\bus_wide_gen.split_cnt1 ),
        .I5(\bus_wide_gen.data_buf_reg[16] [3]),
        .O(\fifo_depth_gt1_gen.dout[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFD020202FD02)) 
    \fifo_depth_gt1_gen.dout[7]_i_4 
       (.I0(Q[88]),
        .I1(\state_reg[0]_1 ),
        .I2(\bus_wide_gen.data_buf_reg[16] [1]),
        .I3(\bus_wide_gen.data_valid_reg_1 [2]),
        .I4(\bus_wide_gen.split_cnt1 ),
        .I5(\bus_wide_gen.data_buf_reg[16] [4]),
        .O(\data_p1_reg[128]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \fifo_depth_gt1_gen.dout[7]_i_5 
       (.I0(\state_reg[0]_0 ),
        .I1(Q[88]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_1 ),
        .O(\fifo_depth_gt1_gen.dout[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT5 #(
    .INIT(32'hFFBF2233)) 
    s_ready_t_i_1__10
       (.I0(p_19_in),
        .I1(state__0[1]),
        .I2(beat_valid),
        .I3(state__0[0]),
        .I4(next_beat),
        .O(s_ready_t_i_1__10_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__10_n_0),
        .Q(next_beat),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'hAFFF8080)) 
    \state[0]_i_1__4 
       (.I0(beat_valid),
        .I1(next_beat),
        .I2(state),
        .I3(p_19_in),
        .I4(\state_reg[0]_0 ),
        .O(\state[0]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hBBFB)) 
    \state[1]_i_1__5 
       (.I0(p_19_in),
        .I1(\state_reg[0]_0 ),
        .I2(state),
        .I3(beat_valid),
        .O(\state[1]_i_1__5_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__4_n_0 ),
        .Q(\state_reg[0]_0 ),
        .R(ap_rst));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__5_n_0 ),
        .Q(state),
        .S(ap_rst));
endmodule

(* ORIG_REF_NAME = "Pooling_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_reg_slice_2
   (s_ready_t_reg_0,
    WEBWE,
    Q,
    \data_p1_reg[128]_0 ,
    ap_rst,
    ap_clk,
    RREADY_Dummy,
    m_axi_gmem_RVALID,
    D);
  output s_ready_t_reg_0;
  output [0:0]WEBWE;
  output [0:0]Q;
  output [128:0]\data_p1_reg[128]_0 ;
  input ap_rst;
  input ap_clk;
  input RREADY_Dummy;
  input m_axi_gmem_RVALID;
  input [128:0]D;

  wire [128:0]D;
  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst;
  wire \data_p1[0]_i_1__1_n_0 ;
  wire \data_p1[100]_i_1__0_n_0 ;
  wire \data_p1[101]_i_1__0_n_0 ;
  wire \data_p1[102]_i_1__0_n_0 ;
  wire \data_p1[103]_i_1__0_n_0 ;
  wire \data_p1[104]_i_1__0_n_0 ;
  wire \data_p1[105]_i_1__0_n_0 ;
  wire \data_p1[106]_i_1__0_n_0 ;
  wire \data_p1[107]_i_1__0_n_0 ;
  wire \data_p1[108]_i_1__0_n_0 ;
  wire \data_p1[109]_i_1__0_n_0 ;
  wire \data_p1[10]_i_1__5_n_0 ;
  wire \data_p1[110]_i_1__0_n_0 ;
  wire \data_p1[111]_i_1__0_n_0 ;
  wire \data_p1[112]_i_1__0_n_0 ;
  wire \data_p1[113]_i_1__0_n_0 ;
  wire \data_p1[114]_i_1__0_n_0 ;
  wire \data_p1[115]_i_1__0_n_0 ;
  wire \data_p1[116]_i_1__0_n_0 ;
  wire \data_p1[117]_i_1__0_n_0 ;
  wire \data_p1[118]_i_1__0_n_0 ;
  wire \data_p1[119]_i_1__0_n_0 ;
  wire \data_p1[11]_i_1__5_n_0 ;
  wire \data_p1[120]_i_1__0_n_0 ;
  wire \data_p1[121]_i_1__0_n_0 ;
  wire \data_p1[122]_i_1__0_n_0 ;
  wire \data_p1[123]_i_1__0_n_0 ;
  wire \data_p1[124]_i_1__0_n_0 ;
  wire \data_p1[125]_i_1__0_n_0 ;
  wire \data_p1[126]_i_1__0_n_0 ;
  wire \data_p1[127]_i_1__0_n_0 ;
  wire \data_p1[128]_i_2__0_n_0 ;
  wire \data_p1[12]_i_1__5_n_0 ;
  wire \data_p1[13]_i_1__5_n_0 ;
  wire \data_p1[14]_i_1__5_n_0 ;
  wire \data_p1[15]_i_1__5_n_0 ;
  wire \data_p1[16]_i_1__5_n_0 ;
  wire \data_p1[17]_i_1__5_n_0 ;
  wire \data_p1[18]_i_1__5_n_0 ;
  wire \data_p1[19]_i_1__5_n_0 ;
  wire \data_p1[1]_i_1__3_n_0 ;
  wire \data_p1[20]_i_1__5_n_0 ;
  wire \data_p1[21]_i_1__5_n_0 ;
  wire \data_p1[22]_i_1__5_n_0 ;
  wire \data_p1[23]_i_1__5_n_0 ;
  wire \data_p1[24]_i_1__5_n_0 ;
  wire \data_p1[25]_i_1__5_n_0 ;
  wire \data_p1[26]_i_1__5_n_0 ;
  wire \data_p1[27]_i_1__5_n_0 ;
  wire \data_p1[28]_i_1__5_n_0 ;
  wire \data_p1[29]_i_1__5_n_0 ;
  wire \data_p1[2]_i_1__4_n_0 ;
  wire \data_p1[30]_i_1__5_n_0 ;
  wire \data_p1[31]_i_1__5_n_0 ;
  wire \data_p1[32]_i_1__5_n_0 ;
  wire \data_p1[33]_i_1__5_n_0 ;
  wire \data_p1[34]_i_1__5_n_0 ;
  wire \data_p1[35]_i_1__5_n_0 ;
  wire \data_p1[36]_i_1__5_n_0 ;
  wire \data_p1[37]_i_1__5_n_0 ;
  wire \data_p1[38]_i_1__5_n_0 ;
  wire \data_p1[39]_i_1__5_n_0 ;
  wire \data_p1[3]_i_1__4_n_0 ;
  wire \data_p1[40]_i_1__5_n_0 ;
  wire \data_p1[41]_i_1__5_n_0 ;
  wire \data_p1[42]_i_1__5_n_0 ;
  wire \data_p1[43]_i_1__5_n_0 ;
  wire \data_p1[44]_i_1__5_n_0 ;
  wire \data_p1[45]_i_1__5_n_0 ;
  wire \data_p1[46]_i_1__5_n_0 ;
  wire \data_p1[47]_i_1__5_n_0 ;
  wire \data_p1[48]_i_1__5_n_0 ;
  wire \data_p1[49]_i_1__5_n_0 ;
  wire \data_p1[4]_i_1__5_n_0 ;
  wire \data_p1[50]_i_1__5_n_0 ;
  wire \data_p1[51]_i_1__5_n_0 ;
  wire \data_p1[52]_i_1__5_n_0 ;
  wire \data_p1[53]_i_1__5_n_0 ;
  wire \data_p1[54]_i_1__5_n_0 ;
  wire \data_p1[55]_i_1__5_n_0 ;
  wire \data_p1[56]_i_1__5_n_0 ;
  wire \data_p1[57]_i_1__5_n_0 ;
  wire \data_p1[58]_i_1__5_n_0 ;
  wire \data_p1[59]_i_1__5_n_0 ;
  wire \data_p1[5]_i_1__5_n_0 ;
  wire \data_p1[60]_i_1__5_n_0 ;
  wire \data_p1[61]_i_1__5_n_0 ;
  wire \data_p1[62]_i_1__5_n_0 ;
  wire \data_p1[63]_i_1__3_n_0 ;
  wire \data_p1[64]_i_1__3_n_0 ;
  wire \data_p1[65]_i_1__2_n_0 ;
  wire \data_p1[66]_i_1__2_n_0 ;
  wire \data_p1[67]_i_1__2_n_0 ;
  wire \data_p1[68]_i_1__0_n_0 ;
  wire \data_p1[69]_i_1__0_n_0 ;
  wire \data_p1[6]_i_1__5_n_0 ;
  wire \data_p1[70]_i_1__0_n_0 ;
  wire \data_p1[71]_i_1__0_n_0 ;
  wire \data_p1[72]_i_1__0_n_0 ;
  wire \data_p1[73]_i_1__0_n_0 ;
  wire \data_p1[74]_i_1__0_n_0 ;
  wire \data_p1[75]_i_1__0_n_0 ;
  wire \data_p1[76]_i_1__2_n_0 ;
  wire \data_p1[77]_i_1__0_n_0 ;
  wire \data_p1[78]_i_1__0_n_0 ;
  wire \data_p1[79]_i_1__0_n_0 ;
  wire \data_p1[7]_i_1__5_n_0 ;
  wire \data_p1[80]_i_1__0_n_0 ;
  wire \data_p1[81]_i_1__3_n_0 ;
  wire \data_p1[82]_i_1__0_n_0 ;
  wire \data_p1[83]_i_1__0_n_0 ;
  wire \data_p1[84]_i_1__0_n_0 ;
  wire \data_p1[85]_i_1__0_n_0 ;
  wire \data_p1[86]_i_1__0_n_0 ;
  wire \data_p1[87]_i_1__0_n_0 ;
  wire \data_p1[88]_i_1__0_n_0 ;
  wire \data_p1[89]_i_1__0_n_0 ;
  wire \data_p1[8]_i_1__5_n_0 ;
  wire \data_p1[90]_i_1__0_n_0 ;
  wire \data_p1[91]_i_1__0_n_0 ;
  wire \data_p1[92]_i_1__0_n_0 ;
  wire \data_p1[93]_i_1__0_n_0 ;
  wire \data_p1[94]_i_1__0_n_0 ;
  wire \data_p1[95]_i_1__0_n_0 ;
  wire \data_p1[96]_i_1__0_n_0 ;
  wire \data_p1[97]_i_1__0_n_0 ;
  wire \data_p1[98]_i_1__0_n_0 ;
  wire \data_p1[99]_i_1__0_n_0 ;
  wire \data_p1[9]_i_1__5_n_0 ;
  wire [128:0]\data_p1_reg[128]_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[100] ;
  wire \data_p2_reg_n_0_[101] ;
  wire \data_p2_reg_n_0_[102] ;
  wire \data_p2_reg_n_0_[103] ;
  wire \data_p2_reg_n_0_[104] ;
  wire \data_p2_reg_n_0_[105] ;
  wire \data_p2_reg_n_0_[106] ;
  wire \data_p2_reg_n_0_[107] ;
  wire \data_p2_reg_n_0_[108] ;
  wire \data_p2_reg_n_0_[109] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[110] ;
  wire \data_p2_reg_n_0_[111] ;
  wire \data_p2_reg_n_0_[112] ;
  wire \data_p2_reg_n_0_[113] ;
  wire \data_p2_reg_n_0_[114] ;
  wire \data_p2_reg_n_0_[115] ;
  wire \data_p2_reg_n_0_[116] ;
  wire \data_p2_reg_n_0_[117] ;
  wire \data_p2_reg_n_0_[118] ;
  wire \data_p2_reg_n_0_[119] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[120] ;
  wire \data_p2_reg_n_0_[121] ;
  wire \data_p2_reg_n_0_[122] ;
  wire \data_p2_reg_n_0_[123] ;
  wire \data_p2_reg_n_0_[124] ;
  wire \data_p2_reg_n_0_[125] ;
  wire \data_p2_reg_n_0_[126] ;
  wire \data_p2_reg_n_0_[127] ;
  wire \data_p2_reg_n_0_[128] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[33] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[35] ;
  wire \data_p2_reg_n_0_[36] ;
  wire \data_p2_reg_n_0_[37] ;
  wire \data_p2_reg_n_0_[38] ;
  wire \data_p2_reg_n_0_[39] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[40] ;
  wire \data_p2_reg_n_0_[41] ;
  wire \data_p2_reg_n_0_[42] ;
  wire \data_p2_reg_n_0_[43] ;
  wire \data_p2_reg_n_0_[44] ;
  wire \data_p2_reg_n_0_[45] ;
  wire \data_p2_reg_n_0_[46] ;
  wire \data_p2_reg_n_0_[47] ;
  wire \data_p2_reg_n_0_[48] ;
  wire \data_p2_reg_n_0_[49] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[50] ;
  wire \data_p2_reg_n_0_[51] ;
  wire \data_p2_reg_n_0_[52] ;
  wire \data_p2_reg_n_0_[53] ;
  wire \data_p2_reg_n_0_[54] ;
  wire \data_p2_reg_n_0_[55] ;
  wire \data_p2_reg_n_0_[56] ;
  wire \data_p2_reg_n_0_[57] ;
  wire \data_p2_reg_n_0_[58] ;
  wire \data_p2_reg_n_0_[59] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[60] ;
  wire \data_p2_reg_n_0_[61] ;
  wire \data_p2_reg_n_0_[62] ;
  wire \data_p2_reg_n_0_[63] ;
  wire \data_p2_reg_n_0_[64] ;
  wire \data_p2_reg_n_0_[65] ;
  wire \data_p2_reg_n_0_[66] ;
  wire \data_p2_reg_n_0_[67] ;
  wire \data_p2_reg_n_0_[68] ;
  wire \data_p2_reg_n_0_[69] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[70] ;
  wire \data_p2_reg_n_0_[71] ;
  wire \data_p2_reg_n_0_[72] ;
  wire \data_p2_reg_n_0_[73] ;
  wire \data_p2_reg_n_0_[74] ;
  wire \data_p2_reg_n_0_[75] ;
  wire \data_p2_reg_n_0_[76] ;
  wire \data_p2_reg_n_0_[77] ;
  wire \data_p2_reg_n_0_[78] ;
  wire \data_p2_reg_n_0_[79] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[80] ;
  wire \data_p2_reg_n_0_[81] ;
  wire \data_p2_reg_n_0_[82] ;
  wire \data_p2_reg_n_0_[83] ;
  wire \data_p2_reg_n_0_[84] ;
  wire \data_p2_reg_n_0_[85] ;
  wire \data_p2_reg_n_0_[86] ;
  wire \data_p2_reg_n_0_[87] ;
  wire \data_p2_reg_n_0_[88] ;
  wire \data_p2_reg_n_0_[89] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[90] ;
  wire \data_p2_reg_n_0_[91] ;
  wire \data_p2_reg_n_0_[92] ;
  wire \data_p2_reg_n_0_[93] ;
  wire \data_p2_reg_n_0_[94] ;
  wire \data_p2_reg_n_0_[95] ;
  wire \data_p2_reg_n_0_[96] ;
  wire \data_p2_reg_n_0_[97] ;
  wire \data_p2_reg_n_0_[98] ;
  wire \data_p2_reg_n_0_[99] ;
  wire \data_p2_reg_n_0_[9] ;
  wire load_p1;
  wire load_p2;
  wire m_axi_gmem_RVALID;
  wire [1:0]next_st__0;
  wire s_ready_t_i_1__0_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__5_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0602)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(RREADY_Dummy),
        .I3(m_axi_gmem_RVALID),
        .O(next_st__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1__8 
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_gmem_RVALID),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(RREADY_Dummy),
        .O(next_st__0[1]));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[0]),
        .Q(state__0[0]),
        .R(ap_rst));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[1]),
        .Q(state__0[1]),
        .R(ap_rst));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[0]_i_1__1 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[0]),
        .I3(\data_p2_reg_n_0_[0] ),
        .O(\data_p1[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[100]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[100]),
        .I3(\data_p2_reg_n_0_[100] ),
        .O(\data_p1[100]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[101]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[101]),
        .I3(\data_p2_reg_n_0_[101] ),
        .O(\data_p1[101]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[102]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[102]),
        .I3(\data_p2_reg_n_0_[102] ),
        .O(\data_p1[102]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[103]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[103]),
        .I3(\data_p2_reg_n_0_[103] ),
        .O(\data_p1[103]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[104]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[104]),
        .I3(\data_p2_reg_n_0_[104] ),
        .O(\data_p1[104]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[105]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[105]),
        .I3(\data_p2_reg_n_0_[105] ),
        .O(\data_p1[105]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[106]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[106]),
        .I3(\data_p2_reg_n_0_[106] ),
        .O(\data_p1[106]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[107]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[107]),
        .I3(\data_p2_reg_n_0_[107] ),
        .O(\data_p1[107]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[108]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[108]),
        .I3(\data_p2_reg_n_0_[108] ),
        .O(\data_p1[108]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[109]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[109]),
        .I3(\data_p2_reg_n_0_[109] ),
        .O(\data_p1[109]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[10]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[10]),
        .I3(\data_p2_reg_n_0_[10] ),
        .O(\data_p1[10]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[110]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[110]),
        .I3(\data_p2_reg_n_0_[110] ),
        .O(\data_p1[110]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[111]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[111]),
        .I3(\data_p2_reg_n_0_[111] ),
        .O(\data_p1[111]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[112]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[112]),
        .I3(\data_p2_reg_n_0_[112] ),
        .O(\data_p1[112]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[113]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[113]),
        .I3(\data_p2_reg_n_0_[113] ),
        .O(\data_p1[113]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[114]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[114]),
        .I3(\data_p2_reg_n_0_[114] ),
        .O(\data_p1[114]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[115]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[115]),
        .I3(\data_p2_reg_n_0_[115] ),
        .O(\data_p1[115]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[116]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[116]),
        .I3(\data_p2_reg_n_0_[116] ),
        .O(\data_p1[116]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[117]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[117]),
        .I3(\data_p2_reg_n_0_[117] ),
        .O(\data_p1[117]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[118]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[118]),
        .I3(\data_p2_reg_n_0_[118] ),
        .O(\data_p1[118]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[119]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[119]),
        .I3(\data_p2_reg_n_0_[119] ),
        .O(\data_p1[119]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[11]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[11]),
        .I3(\data_p2_reg_n_0_[11] ),
        .O(\data_p1[11]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[120]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[120]),
        .I3(\data_p2_reg_n_0_[120] ),
        .O(\data_p1[120]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[121]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[121]),
        .I3(\data_p2_reg_n_0_[121] ),
        .O(\data_p1[121]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[122]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[122]),
        .I3(\data_p2_reg_n_0_[122] ),
        .O(\data_p1[122]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[123]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[123]),
        .I3(\data_p2_reg_n_0_[123] ),
        .O(\data_p1[123]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[124]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[124]),
        .I3(\data_p2_reg_n_0_[124] ),
        .O(\data_p1[124]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[125]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[125]),
        .I3(\data_p2_reg_n_0_[125] ),
        .O(\data_p1[125]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[126]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[126]),
        .I3(\data_p2_reg_n_0_[126] ),
        .O(\data_p1[126]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[127]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[127]),
        .I3(\data_p2_reg_n_0_[127] ),
        .O(\data_p1[127]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h4D40)) 
    \data_p1[128]_i_1 
       (.I0(state__0[1]),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(m_axi_gmem_RVALID),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[128]_i_2__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[128]),
        .I3(\data_p2_reg_n_0_[128] ),
        .O(\data_p1[128]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[12]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[12]),
        .I3(\data_p2_reg_n_0_[12] ),
        .O(\data_p1[12]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[13]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[13]),
        .I3(\data_p2_reg_n_0_[13] ),
        .O(\data_p1[13]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[14]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[14]),
        .I3(\data_p2_reg_n_0_[14] ),
        .O(\data_p1[14]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[15]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[15]),
        .I3(\data_p2_reg_n_0_[15] ),
        .O(\data_p1[15]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[16]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[16]),
        .I3(\data_p2_reg_n_0_[16] ),
        .O(\data_p1[16]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[17]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[17]),
        .I3(\data_p2_reg_n_0_[17] ),
        .O(\data_p1[17]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[18]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[18]),
        .I3(\data_p2_reg_n_0_[18] ),
        .O(\data_p1[18]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[19]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[19]),
        .I3(\data_p2_reg_n_0_[19] ),
        .O(\data_p1[19]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[1]_i_1__3 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[1]),
        .I3(\data_p2_reg_n_0_[1] ),
        .O(\data_p1[1]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[20]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[20]),
        .I3(\data_p2_reg_n_0_[20] ),
        .O(\data_p1[20]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[21]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[21]),
        .I3(\data_p2_reg_n_0_[21] ),
        .O(\data_p1[21]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[22]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[22]),
        .I3(\data_p2_reg_n_0_[22] ),
        .O(\data_p1[22]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[23]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[23]),
        .I3(\data_p2_reg_n_0_[23] ),
        .O(\data_p1[23]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[24]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[24]),
        .I3(\data_p2_reg_n_0_[24] ),
        .O(\data_p1[24]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[25]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[25]),
        .I3(\data_p2_reg_n_0_[25] ),
        .O(\data_p1[25]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[26]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[26]),
        .I3(\data_p2_reg_n_0_[26] ),
        .O(\data_p1[26]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[27]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[27]),
        .I3(\data_p2_reg_n_0_[27] ),
        .O(\data_p1[27]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[28]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[28]),
        .I3(\data_p2_reg_n_0_[28] ),
        .O(\data_p1[28]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[29]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[29]),
        .I3(\data_p2_reg_n_0_[29] ),
        .O(\data_p1[29]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[2]_i_1__4 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[2]),
        .I3(\data_p2_reg_n_0_[2] ),
        .O(\data_p1[2]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[30]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[30]),
        .I3(\data_p2_reg_n_0_[30] ),
        .O(\data_p1[30]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[31]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[31]),
        .I3(\data_p2_reg_n_0_[31] ),
        .O(\data_p1[31]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[32]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[32]),
        .I3(\data_p2_reg_n_0_[32] ),
        .O(\data_p1[32]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[33]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[33]),
        .I3(\data_p2_reg_n_0_[33] ),
        .O(\data_p1[33]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[34]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[34]),
        .I3(\data_p2_reg_n_0_[34] ),
        .O(\data_p1[34]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[35]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[35]),
        .I3(\data_p2_reg_n_0_[35] ),
        .O(\data_p1[35]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[36]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[36]),
        .I3(\data_p2_reg_n_0_[36] ),
        .O(\data_p1[36]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[37]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[37]),
        .I3(\data_p2_reg_n_0_[37] ),
        .O(\data_p1[37]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[38]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[38]),
        .I3(\data_p2_reg_n_0_[38] ),
        .O(\data_p1[38]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[39]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[39]),
        .I3(\data_p2_reg_n_0_[39] ),
        .O(\data_p1[39]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[3]_i_1__4 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[3]),
        .I3(\data_p2_reg_n_0_[3] ),
        .O(\data_p1[3]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[40]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[40]),
        .I3(\data_p2_reg_n_0_[40] ),
        .O(\data_p1[40]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[41]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[41]),
        .I3(\data_p2_reg_n_0_[41] ),
        .O(\data_p1[41]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[42]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[42]),
        .I3(\data_p2_reg_n_0_[42] ),
        .O(\data_p1[42]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[43]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[43]),
        .I3(\data_p2_reg_n_0_[43] ),
        .O(\data_p1[43]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[44]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[44]),
        .I3(\data_p2_reg_n_0_[44] ),
        .O(\data_p1[44]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[45]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[45]),
        .I3(\data_p2_reg_n_0_[45] ),
        .O(\data_p1[45]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[46]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[46]),
        .I3(\data_p2_reg_n_0_[46] ),
        .O(\data_p1[46]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[47]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[47]),
        .I3(\data_p2_reg_n_0_[47] ),
        .O(\data_p1[47]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[48]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[48]),
        .I3(\data_p2_reg_n_0_[48] ),
        .O(\data_p1[48]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[49]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[49]),
        .I3(\data_p2_reg_n_0_[49] ),
        .O(\data_p1[49]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[4]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[4]),
        .I3(\data_p2_reg_n_0_[4] ),
        .O(\data_p1[4]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[50]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[50]),
        .I3(\data_p2_reg_n_0_[50] ),
        .O(\data_p1[50]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[51]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[51]),
        .I3(\data_p2_reg_n_0_[51] ),
        .O(\data_p1[51]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[52]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[52]),
        .I3(\data_p2_reg_n_0_[52] ),
        .O(\data_p1[52]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[53]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[53]),
        .I3(\data_p2_reg_n_0_[53] ),
        .O(\data_p1[53]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[54]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[54]),
        .I3(\data_p2_reg_n_0_[54] ),
        .O(\data_p1[54]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[55]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[55]),
        .I3(\data_p2_reg_n_0_[55] ),
        .O(\data_p1[55]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[56]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[56]),
        .I3(\data_p2_reg_n_0_[56] ),
        .O(\data_p1[56]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[57]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[57]),
        .I3(\data_p2_reg_n_0_[57] ),
        .O(\data_p1[57]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[58]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[58]),
        .I3(\data_p2_reg_n_0_[58] ),
        .O(\data_p1[58]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[59]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[59]),
        .I3(\data_p2_reg_n_0_[59] ),
        .O(\data_p1[59]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[5]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[5]),
        .I3(\data_p2_reg_n_0_[5] ),
        .O(\data_p1[5]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[60]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[60]),
        .I3(\data_p2_reg_n_0_[60] ),
        .O(\data_p1[60]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[61]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[61]),
        .I3(\data_p2_reg_n_0_[61] ),
        .O(\data_p1[61]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[62]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[62]),
        .I3(\data_p2_reg_n_0_[62] ),
        .O(\data_p1[62]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[63]_i_1__3 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[63]),
        .I3(\data_p2_reg_n_0_[63] ),
        .O(\data_p1[63]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[64]_i_1__3 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[64]),
        .I3(\data_p2_reg_n_0_[64] ),
        .O(\data_p1[64]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[65]_i_1__2 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[65]),
        .I3(\data_p2_reg_n_0_[65] ),
        .O(\data_p1[65]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[66]_i_1__2 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[66]),
        .I3(\data_p2_reg_n_0_[66] ),
        .O(\data_p1[66]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[67]_i_1__2 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[67]),
        .I3(\data_p2_reg_n_0_[67] ),
        .O(\data_p1[67]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[68]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[68]),
        .I3(\data_p2_reg_n_0_[68] ),
        .O(\data_p1[68]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[69]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[69]),
        .I3(\data_p2_reg_n_0_[69] ),
        .O(\data_p1[69]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[6]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[6]),
        .I3(\data_p2_reg_n_0_[6] ),
        .O(\data_p1[6]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[70]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[70]),
        .I3(\data_p2_reg_n_0_[70] ),
        .O(\data_p1[70]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[71]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[71]),
        .I3(\data_p2_reg_n_0_[71] ),
        .O(\data_p1[71]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[72]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[72]),
        .I3(\data_p2_reg_n_0_[72] ),
        .O(\data_p1[72]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[73]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[73]),
        .I3(\data_p2_reg_n_0_[73] ),
        .O(\data_p1[73]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[74]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[74]),
        .I3(\data_p2_reg_n_0_[74] ),
        .O(\data_p1[74]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[75]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[75]),
        .I3(\data_p2_reg_n_0_[75] ),
        .O(\data_p1[75]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[76]_i_1__2 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[76]),
        .I3(\data_p2_reg_n_0_[76] ),
        .O(\data_p1[76]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[77]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[77]),
        .I3(\data_p2_reg_n_0_[77] ),
        .O(\data_p1[77]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[78]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[78]),
        .I3(\data_p2_reg_n_0_[78] ),
        .O(\data_p1[78]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[79]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[79]),
        .I3(\data_p2_reg_n_0_[79] ),
        .O(\data_p1[79]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[7]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[7]),
        .I3(\data_p2_reg_n_0_[7] ),
        .O(\data_p1[7]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[80]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[80]),
        .I3(\data_p2_reg_n_0_[80] ),
        .O(\data_p1[80]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[81]_i_1__3 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[81]),
        .I3(\data_p2_reg_n_0_[81] ),
        .O(\data_p1[81]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[82]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[82]),
        .I3(\data_p2_reg_n_0_[82] ),
        .O(\data_p1[82]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[83]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[83]),
        .I3(\data_p2_reg_n_0_[83] ),
        .O(\data_p1[83]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[84]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[84]),
        .I3(\data_p2_reg_n_0_[84] ),
        .O(\data_p1[84]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[85]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[85]),
        .I3(\data_p2_reg_n_0_[85] ),
        .O(\data_p1[85]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[86]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[86]),
        .I3(\data_p2_reg_n_0_[86] ),
        .O(\data_p1[86]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[87]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[87]),
        .I3(\data_p2_reg_n_0_[87] ),
        .O(\data_p1[87]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[88]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[88]),
        .I3(\data_p2_reg_n_0_[88] ),
        .O(\data_p1[88]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[89]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[89]),
        .I3(\data_p2_reg_n_0_[89] ),
        .O(\data_p1[89]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[8]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[8]),
        .I3(\data_p2_reg_n_0_[8] ),
        .O(\data_p1[8]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[90]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[90]),
        .I3(\data_p2_reg_n_0_[90] ),
        .O(\data_p1[90]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[91]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[91]),
        .I3(\data_p2_reg_n_0_[91] ),
        .O(\data_p1[91]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[92]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[92]),
        .I3(\data_p2_reg_n_0_[92] ),
        .O(\data_p1[92]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[93]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[93]),
        .I3(\data_p2_reg_n_0_[93] ),
        .O(\data_p1[93]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[94]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[94]),
        .I3(\data_p2_reg_n_0_[94] ),
        .O(\data_p1[94]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[95]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[95]),
        .I3(\data_p2_reg_n_0_[95] ),
        .O(\data_p1[95]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[96]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[96]),
        .I3(\data_p2_reg_n_0_[96] ),
        .O(\data_p1[96]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[97]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[97]),
        .I3(\data_p2_reg_n_0_[97] ),
        .O(\data_p1[97]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[98]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[98]),
        .I3(\data_p2_reg_n_0_[98] ),
        .O(\data_p1[98]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[99]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[99]),
        .I3(\data_p2_reg_n_0_[99] ),
        .O(\data_p1[99]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \data_p1[9]_i_1__5 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(D[9]),
        .I3(\data_p2_reg_n_0_[9] ),
        .O(\data_p1[9]_i_1__5_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__1_n_0 ),
        .Q(\data_p1_reg[128]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[100] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[100]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [100]),
        .R(1'b0));
  FDRE \data_p1_reg[101] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[101]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [101]),
        .R(1'b0));
  FDRE \data_p1_reg[102] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[102]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [102]),
        .R(1'b0));
  FDRE \data_p1_reg[103] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[103]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [103]),
        .R(1'b0));
  FDRE \data_p1_reg[104] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[104]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [104]),
        .R(1'b0));
  FDRE \data_p1_reg[105] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[105]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [105]),
        .R(1'b0));
  FDRE \data_p1_reg[106] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[106]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [106]),
        .R(1'b0));
  FDRE \data_p1_reg[107] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[107]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [107]),
        .R(1'b0));
  FDRE \data_p1_reg[108] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[108]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [108]),
        .R(1'b0));
  FDRE \data_p1_reg[109] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[109]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [109]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[110] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[110]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [110]),
        .R(1'b0));
  FDRE \data_p1_reg[111] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[111]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [111]),
        .R(1'b0));
  FDRE \data_p1_reg[112] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[112]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [112]),
        .R(1'b0));
  FDRE \data_p1_reg[113] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[113]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [113]),
        .R(1'b0));
  FDRE \data_p1_reg[114] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[114]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [114]),
        .R(1'b0));
  FDRE \data_p1_reg[115] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[115]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [115]),
        .R(1'b0));
  FDRE \data_p1_reg[116] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[116]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [116]),
        .R(1'b0));
  FDRE \data_p1_reg[117] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[117]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [117]),
        .R(1'b0));
  FDRE \data_p1_reg[118] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[118]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [118]),
        .R(1'b0));
  FDRE \data_p1_reg[119] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[119]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [119]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[120] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[120]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [120]),
        .R(1'b0));
  FDRE \data_p1_reg[121] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[121]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [121]),
        .R(1'b0));
  FDRE \data_p1_reg[122] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[122]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [122]),
        .R(1'b0));
  FDRE \data_p1_reg[123] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[123]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [123]),
        .R(1'b0));
  FDRE \data_p1_reg[124] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[124]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [124]),
        .R(1'b0));
  FDRE \data_p1_reg[125] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[125]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [125]),
        .R(1'b0));
  FDRE \data_p1_reg[126] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[126]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [126]),
        .R(1'b0));
  FDRE \data_p1_reg[127] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[127]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [127]),
        .R(1'b0));
  FDRE \data_p1_reg[128] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[128]_i_2__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [128]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__3_n_0 ),
        .Q(\data_p1_reg[128]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__4_n_0 ),
        .Q(\data_p1_reg[128]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__4_n_0 ),
        .Q(\data_p1_reg[128]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1__3_n_0 ),
        .Q(\data_p1_reg[128]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_1__3_n_0 ),
        .Q(\data_p1_reg[128]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[65]_i_1__2_n_0 ),
        .Q(\data_p1_reg[128]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1__2_n_0 ),
        .Q(\data_p1_reg[128]_0 [66]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1__2_n_0 ),
        .Q(\data_p1_reg[128]_0 [67]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[68]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [68]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[69]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [69]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[70]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [70]),
        .R(1'b0));
  FDRE \data_p1_reg[71] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[71]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [71]),
        .R(1'b0));
  FDRE \data_p1_reg[72] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[72]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [72]),
        .R(1'b0));
  FDRE \data_p1_reg[73] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[73]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [73]),
        .R(1'b0));
  FDRE \data_p1_reg[74] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[74]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [74]),
        .R(1'b0));
  FDRE \data_p1_reg[75] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[75]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [75]),
        .R(1'b0));
  FDRE \data_p1_reg[76] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[76]_i_1__2_n_0 ),
        .Q(\data_p1_reg[128]_0 [76]),
        .R(1'b0));
  FDRE \data_p1_reg[77] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[77]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [77]),
        .R(1'b0));
  FDRE \data_p1_reg[78] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[78]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [78]),
        .R(1'b0));
  FDRE \data_p1_reg[79] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[79]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [79]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[80] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[80]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [80]),
        .R(1'b0));
  FDRE \data_p1_reg[81] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[81]_i_1__3_n_0 ),
        .Q(\data_p1_reg[128]_0 [81]),
        .R(1'b0));
  FDRE \data_p1_reg[82] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[82]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [82]),
        .R(1'b0));
  FDRE \data_p1_reg[83] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[83]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [83]),
        .R(1'b0));
  FDRE \data_p1_reg[84] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[84]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [84]),
        .R(1'b0));
  FDRE \data_p1_reg[85] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[85]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [85]),
        .R(1'b0));
  FDRE \data_p1_reg[86] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[86]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [86]),
        .R(1'b0));
  FDRE \data_p1_reg[87] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[87]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [87]),
        .R(1'b0));
  FDRE \data_p1_reg[88] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[88]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [88]),
        .R(1'b0));
  FDRE \data_p1_reg[89] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[89]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [89]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[90] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[90]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [90]),
        .R(1'b0));
  FDRE \data_p1_reg[91] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[91]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [91]),
        .R(1'b0));
  FDRE \data_p1_reg[92] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[92]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [92]),
        .R(1'b0));
  FDRE \data_p1_reg[93] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[93]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [93]),
        .R(1'b0));
  FDRE \data_p1_reg[94] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[94]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [94]),
        .R(1'b0));
  FDRE \data_p1_reg[95] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[95]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [95]),
        .R(1'b0));
  FDRE \data_p1_reg[96] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[96]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [96]),
        .R(1'b0));
  FDRE \data_p1_reg[97] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[97]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [97]),
        .R(1'b0));
  FDRE \data_p1_reg[98] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[98]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [98]),
        .R(1'b0));
  FDRE \data_p1_reg[99] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[99]_i_1__0_n_0 ),
        .Q(\data_p1_reg[128]_0 [99]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__5_n_0 ),
        .Q(\data_p1_reg[128]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[128]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_gmem_RVALID),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[100] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[100]),
        .Q(\data_p2_reg_n_0_[100] ),
        .R(1'b0));
  FDRE \data_p2_reg[101] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[101]),
        .Q(\data_p2_reg_n_0_[101] ),
        .R(1'b0));
  FDRE \data_p2_reg[102] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[102]),
        .Q(\data_p2_reg_n_0_[102] ),
        .R(1'b0));
  FDRE \data_p2_reg[103] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[103]),
        .Q(\data_p2_reg_n_0_[103] ),
        .R(1'b0));
  FDRE \data_p2_reg[104] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[104]),
        .Q(\data_p2_reg_n_0_[104] ),
        .R(1'b0));
  FDRE \data_p2_reg[105] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[105]),
        .Q(\data_p2_reg_n_0_[105] ),
        .R(1'b0));
  FDRE \data_p2_reg[106] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[106]),
        .Q(\data_p2_reg_n_0_[106] ),
        .R(1'b0));
  FDRE \data_p2_reg[107] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[107]),
        .Q(\data_p2_reg_n_0_[107] ),
        .R(1'b0));
  FDRE \data_p2_reg[108] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[108]),
        .Q(\data_p2_reg_n_0_[108] ),
        .R(1'b0));
  FDRE \data_p2_reg[109] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[109]),
        .Q(\data_p2_reg_n_0_[109] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[10]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[110] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[110]),
        .Q(\data_p2_reg_n_0_[110] ),
        .R(1'b0));
  FDRE \data_p2_reg[111] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[111]),
        .Q(\data_p2_reg_n_0_[111] ),
        .R(1'b0));
  FDRE \data_p2_reg[112] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[112]),
        .Q(\data_p2_reg_n_0_[112] ),
        .R(1'b0));
  FDRE \data_p2_reg[113] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[113]),
        .Q(\data_p2_reg_n_0_[113] ),
        .R(1'b0));
  FDRE \data_p2_reg[114] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[114]),
        .Q(\data_p2_reg_n_0_[114] ),
        .R(1'b0));
  FDRE \data_p2_reg[115] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[115]),
        .Q(\data_p2_reg_n_0_[115] ),
        .R(1'b0));
  FDRE \data_p2_reg[116] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[116]),
        .Q(\data_p2_reg_n_0_[116] ),
        .R(1'b0));
  FDRE \data_p2_reg[117] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[117]),
        .Q(\data_p2_reg_n_0_[117] ),
        .R(1'b0));
  FDRE \data_p2_reg[118] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[118]),
        .Q(\data_p2_reg_n_0_[118] ),
        .R(1'b0));
  FDRE \data_p2_reg[119] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[119]),
        .Q(\data_p2_reg_n_0_[119] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[11]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[120] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[120]),
        .Q(\data_p2_reg_n_0_[120] ),
        .R(1'b0));
  FDRE \data_p2_reg[121] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[121]),
        .Q(\data_p2_reg_n_0_[121] ),
        .R(1'b0));
  FDRE \data_p2_reg[122] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[122]),
        .Q(\data_p2_reg_n_0_[122] ),
        .R(1'b0));
  FDRE \data_p2_reg[123] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[123]),
        .Q(\data_p2_reg_n_0_[123] ),
        .R(1'b0));
  FDRE \data_p2_reg[124] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[124]),
        .Q(\data_p2_reg_n_0_[124] ),
        .R(1'b0));
  FDRE \data_p2_reg[125] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[125]),
        .Q(\data_p2_reg_n_0_[125] ),
        .R(1'b0));
  FDRE \data_p2_reg[126] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[126]),
        .Q(\data_p2_reg_n_0_[126] ),
        .R(1'b0));
  FDRE \data_p2_reg[127] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[127]),
        .Q(\data_p2_reg_n_0_[127] ),
        .R(1'b0));
  FDRE \data_p2_reg[128] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[128]),
        .Q(\data_p2_reg_n_0_[128] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[12]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[13]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[14]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[15]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[16]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[17]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[18]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[19]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[20]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[21]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[22]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[23]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[24]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[25]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[26]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[27]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[28]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[29]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[30]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[31]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[32]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[33]),
        .Q(\data_p2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[34]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[35]),
        .Q(\data_p2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[36]),
        .Q(\data_p2_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[37]),
        .Q(\data_p2_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[38]),
        .Q(\data_p2_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[39]),
        .Q(\data_p2_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[40]),
        .Q(\data_p2_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[41]),
        .Q(\data_p2_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[42]),
        .Q(\data_p2_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[43]),
        .Q(\data_p2_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[44]),
        .Q(\data_p2_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[45]),
        .Q(\data_p2_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[46]),
        .Q(\data_p2_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[47]),
        .Q(\data_p2_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[48]),
        .Q(\data_p2_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[49]),
        .Q(\data_p2_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[50]),
        .Q(\data_p2_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[51]),
        .Q(\data_p2_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[52]),
        .Q(\data_p2_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[53]),
        .Q(\data_p2_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[54]),
        .Q(\data_p2_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[55]),
        .Q(\data_p2_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[56]),
        .Q(\data_p2_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[57]),
        .Q(\data_p2_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[58]),
        .Q(\data_p2_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[59]),
        .Q(\data_p2_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[60]),
        .Q(\data_p2_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[61]),
        .Q(\data_p2_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[62]),
        .Q(\data_p2_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[63]),
        .Q(\data_p2_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[64]),
        .Q(\data_p2_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[65]),
        .Q(\data_p2_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[66]),
        .Q(\data_p2_reg_n_0_[66] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[67]),
        .Q(\data_p2_reg_n_0_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[68]),
        .Q(\data_p2_reg_n_0_[68] ),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[69]),
        .Q(\data_p2_reg_n_0_[69] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[70] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[70]),
        .Q(\data_p2_reg_n_0_[70] ),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[71]),
        .Q(\data_p2_reg_n_0_[71] ),
        .R(1'b0));
  FDRE \data_p2_reg[72] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[72]),
        .Q(\data_p2_reg_n_0_[72] ),
        .R(1'b0));
  FDRE \data_p2_reg[73] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[73]),
        .Q(\data_p2_reg_n_0_[73] ),
        .R(1'b0));
  FDRE \data_p2_reg[74] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[74]),
        .Q(\data_p2_reg_n_0_[74] ),
        .R(1'b0));
  FDRE \data_p2_reg[75] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[75]),
        .Q(\data_p2_reg_n_0_[75] ),
        .R(1'b0));
  FDRE \data_p2_reg[76] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[76]),
        .Q(\data_p2_reg_n_0_[76] ),
        .R(1'b0));
  FDRE \data_p2_reg[77] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[77]),
        .Q(\data_p2_reg_n_0_[77] ),
        .R(1'b0));
  FDRE \data_p2_reg[78] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[78]),
        .Q(\data_p2_reg_n_0_[78] ),
        .R(1'b0));
  FDRE \data_p2_reg[79] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[79]),
        .Q(\data_p2_reg_n_0_[79] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[80] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[80]),
        .Q(\data_p2_reg_n_0_[80] ),
        .R(1'b0));
  FDRE \data_p2_reg[81] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[81]),
        .Q(\data_p2_reg_n_0_[81] ),
        .R(1'b0));
  FDRE \data_p2_reg[82] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[82]),
        .Q(\data_p2_reg_n_0_[82] ),
        .R(1'b0));
  FDRE \data_p2_reg[83] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[83]),
        .Q(\data_p2_reg_n_0_[83] ),
        .R(1'b0));
  FDRE \data_p2_reg[84] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[84]),
        .Q(\data_p2_reg_n_0_[84] ),
        .R(1'b0));
  FDRE \data_p2_reg[85] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[85]),
        .Q(\data_p2_reg_n_0_[85] ),
        .R(1'b0));
  FDRE \data_p2_reg[86] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[86]),
        .Q(\data_p2_reg_n_0_[86] ),
        .R(1'b0));
  FDRE \data_p2_reg[87] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[87]),
        .Q(\data_p2_reg_n_0_[87] ),
        .R(1'b0));
  FDRE \data_p2_reg[88] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[88]),
        .Q(\data_p2_reg_n_0_[88] ),
        .R(1'b0));
  FDRE \data_p2_reg[89] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[89]),
        .Q(\data_p2_reg_n_0_[89] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[8]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[90] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[90]),
        .Q(\data_p2_reg_n_0_[90] ),
        .R(1'b0));
  FDRE \data_p2_reg[91] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[91]),
        .Q(\data_p2_reg_n_0_[91] ),
        .R(1'b0));
  FDRE \data_p2_reg[92] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[92]),
        .Q(\data_p2_reg_n_0_[92] ),
        .R(1'b0));
  FDRE \data_p2_reg[93] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[93]),
        .Q(\data_p2_reg_n_0_[93] ),
        .R(1'b0));
  FDRE \data_p2_reg[94] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[94]),
        .Q(\data_p2_reg_n_0_[94] ),
        .R(1'b0));
  FDRE \data_p2_reg[95] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[95]),
        .Q(\data_p2_reg_n_0_[95] ),
        .R(1'b0));
  FDRE \data_p2_reg[96] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[96]),
        .Q(\data_p2_reg_n_0_[96] ),
        .R(1'b0));
  FDRE \data_p2_reg[97] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[97]),
        .Q(\data_p2_reg_n_0_[97] ),
        .R(1'b0));
  FDRE \data_p2_reg[98] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[98]),
        .Q(\data_p2_reg_n_0_[98] ),
        .R(1'b0));
  FDRE \data_p2_reg[99] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[99]),
        .Q(\data_p2_reg_n_0_[99] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[9]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_i_2
       (.I0(Q),
        .I1(RREADY_Dummy),
        .O(WEBWE));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1__0
       (.I0(m_axi_gmem_RVALID),
        .I1(state__0[1]),
        .I2(RREADY_Dummy),
        .I3(state__0[0]),
        .I4(s_ready_t_reg_0),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'hCF88FF00)) 
    \state[0]_i_1__5 
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_gmem_RVALID),
        .I2(RREADY_Dummy),
        .I3(Q),
        .I4(state),
        .O(\state[0]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \state[1]_i_1__0 
       (.I0(m_axi_gmem_RVALID),
        .I1(state),
        .I2(Q),
        .I3(RREADY_Dummy),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__5_n_0 ),
        .Q(Q),
        .R(ap_rst));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state),
        .S(ap_rst));
endmodule

(* ORIG_REF_NAME = "Pooling_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_reg_slice__parameterized1
   (s_ready_t_reg_0,
    D,
    Q,
    \state_reg[0]_0 ,
    \sect_total_reg[0] ,
    p_16_in,
    \state_reg[0]_1 ,
    E,
    \state_reg[0]_2 ,
    \data_p1_reg[81]_0 ,
    \data_p1_reg[81]_1 ,
    \data_p1_reg[81]_2 ,
    ap_rst,
    ap_clk,
    \FSM_sequential_state_reg[0]_0 ,
    if_full_n,
    \sect_cnt_reg[0] ,
    plusOp,
    first_sect_reg,
    req_handling_reg,
    ap_rst_n,
    last_sect_reg,
    \sect_total_buf_reg[0] ,
    ost_ctrl_ready,
    \sect_total_buf_reg[0]_0 ,
    \sect_total_buf_reg[0]_1 ,
    m_axi_gmem_ARREADY,
    \sect_len_buf[3]_i_2_0 ,
    \data_p2_reg[81]_0 ,
    \data_p2_reg[81]_1 );
  output s_ready_t_reg_0;
  output [51:0]D;
  output [59:0]Q;
  output \state_reg[0]_0 ;
  output \sect_total_reg[0] ;
  output p_16_in;
  output \state_reg[0]_1 ;
  output [0:0]E;
  output [0:0]\state_reg[0]_2 ;
  output [19:0]\data_p1_reg[81]_0 ;
  output [7:0]\data_p1_reg[81]_1 ;
  output [7:0]\data_p1_reg[81]_2 ;
  input ap_rst;
  input ap_clk;
  input \FSM_sequential_state_reg[0]_0 ;
  input if_full_n;
  input [0:0]\sect_cnt_reg[0] ;
  input [50:0]plusOp;
  input first_sect_reg;
  input req_handling_reg;
  input ap_rst_n;
  input last_sect_reg;
  input \sect_total_buf_reg[0] ;
  input ost_ctrl_ready;
  input \sect_total_buf_reg[0]_0 ;
  input \sect_total_buf_reg[0]_1 ;
  input m_axi_gmem_ARREADY;
  input [19:0]\sect_len_buf[3]_i_2_0 ;
  input [65:0]\data_p2_reg[81]_0 ;
  input [0:0]\data_p2_reg[81]_1 ;

  wire [51:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state[1]_i_2__0_n_0 ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire [59:0]Q;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire \beat_len[3]_i_3_n_0 ;
  wire \beat_len[3]_i_4_n_0 ;
  wire \beat_len[3]_i_5_n_0 ;
  wire \beat_len[3]_i_6_n_0 ;
  wire \beat_len_reg[3]_i_1_n_0 ;
  wire \beat_len_reg[3]_i_1_n_1 ;
  wire \beat_len_reg[3]_i_1_n_2 ;
  wire \beat_len_reg[3]_i_1_n_3 ;
  wire \beat_len_reg[3]_i_2_n_0 ;
  wire \beat_len_reg[3]_i_2_n_1 ;
  wire \beat_len_reg[3]_i_2_n_2 ;
  wire \beat_len_reg[3]_i_2_n_3 ;
  wire \beat_len_reg[7]_i_1_n_1 ;
  wire \beat_len_reg[7]_i_1_n_2 ;
  wire \beat_len_reg[7]_i_1_n_3 ;
  wire \data_p1[0]_i_1_n_0 ;
  wire \data_p1[10]_i_1_n_0 ;
  wire \data_p1[11]_i_1_n_0 ;
  wire \data_p1[12]_i_1_n_0 ;
  wire \data_p1[13]_i_1_n_0 ;
  wire \data_p1[14]_i_1_n_0 ;
  wire \data_p1[15]_i_1_n_0 ;
  wire \data_p1[16]_i_1_n_0 ;
  wire \data_p1[17]_i_1_n_0 ;
  wire \data_p1[18]_i_1_n_0 ;
  wire \data_p1[19]_i_1_n_0 ;
  wire \data_p1[1]_i_1_n_0 ;
  wire \data_p1[20]_i_1_n_0 ;
  wire \data_p1[21]_i_1_n_0 ;
  wire \data_p1[22]_i_1_n_0 ;
  wire \data_p1[23]_i_1_n_0 ;
  wire \data_p1[24]_i_1_n_0 ;
  wire \data_p1[25]_i_1_n_0 ;
  wire \data_p1[26]_i_1_n_0 ;
  wire \data_p1[27]_i_1_n_0 ;
  wire \data_p1[28]_i_1_n_0 ;
  wire \data_p1[29]_i_1_n_0 ;
  wire \data_p1[2]_i_1_n_0 ;
  wire \data_p1[30]_i_1_n_0 ;
  wire \data_p1[31]_i_1_n_0 ;
  wire \data_p1[32]_i_1_n_0 ;
  wire \data_p1[33]_i_1_n_0 ;
  wire \data_p1[34]_i_1_n_0 ;
  wire \data_p1[35]_i_1_n_0 ;
  wire \data_p1[36]_i_1_n_0 ;
  wire \data_p1[37]_i_1_n_0 ;
  wire \data_p1[38]_i_1_n_0 ;
  wire \data_p1[39]_i_1_n_0 ;
  wire \data_p1[3]_i_1_n_0 ;
  wire \data_p1[40]_i_1_n_0 ;
  wire \data_p1[41]_i_1_n_0 ;
  wire \data_p1[42]_i_1_n_0 ;
  wire \data_p1[43]_i_1_n_0 ;
  wire \data_p1[44]_i_1_n_0 ;
  wire \data_p1[45]_i_1_n_0 ;
  wire \data_p1[46]_i_1_n_0 ;
  wire \data_p1[47]_i_1_n_0 ;
  wire \data_p1[48]_i_1_n_0 ;
  wire \data_p1[49]_i_1_n_0 ;
  wire \data_p1[4]_i_1_n_0 ;
  wire \data_p1[50]_i_1_n_0 ;
  wire \data_p1[51]_i_1_n_0 ;
  wire \data_p1[52]_i_1_n_0 ;
  wire \data_p1[53]_i_1_n_0 ;
  wire \data_p1[54]_i_1_n_0 ;
  wire \data_p1[55]_i_1_n_0 ;
  wire \data_p1[56]_i_1_n_0 ;
  wire \data_p1[57]_i_1_n_0 ;
  wire \data_p1[58]_i_1_n_0 ;
  wire \data_p1[59]_i_1_n_0 ;
  wire \data_p1[5]_i_1_n_0 ;
  wire \data_p1[60]_i_1_n_0 ;
  wire \data_p1[61]_i_1_n_0 ;
  wire \data_p1[62]_i_1_n_0 ;
  wire \data_p1[63]_i_1_n_0 ;
  wire \data_p1[64]_i_1_n_0 ;
  wire \data_p1[6]_i_1_n_0 ;
  wire \data_p1[7]_i_1_n_0 ;
  wire \data_p1[81]_i_2_n_0 ;
  wire \data_p1[8]_i_1_n_0 ;
  wire \data_p1[9]_i_1_n_0 ;
  wire [19:0]\data_p1_reg[81]_0 ;
  wire [7:0]\data_p1_reg[81]_1 ;
  wire [7:0]\data_p1_reg[81]_2 ;
  wire \data_p1_reg_n_0_[0] ;
  wire \data_p1_reg_n_0_[1] ;
  wire \data_p1_reg_n_0_[2] ;
  wire \data_p1_reg_n_0_[3] ;
  wire [81:0]data_p2;
  wire [65:0]\data_p2_reg[81]_0 ;
  wire [0:0]\data_p2_reg[81]_1 ;
  wire \end_from_4k[3]_i_10_n_0 ;
  wire \end_from_4k[3]_i_3_n_0 ;
  wire \end_from_4k[3]_i_4_n_0 ;
  wire \end_from_4k[3]_i_5_n_0 ;
  wire \end_from_4k[3]_i_6_n_0 ;
  wire \end_from_4k[3]_i_7_n_0 ;
  wire \end_from_4k[3]_i_8_n_0 ;
  wire \end_from_4k[3]_i_9_n_0 ;
  wire \end_from_4k[7]_i_2_n_0 ;
  wire \end_from_4k[7]_i_3_n_0 ;
  wire \end_from_4k[7]_i_4_n_0 ;
  wire \end_from_4k[7]_i_5_n_0 ;
  wire \end_from_4k_reg[3]_i_1_n_0 ;
  wire \end_from_4k_reg[3]_i_1_n_1 ;
  wire \end_from_4k_reg[3]_i_1_n_2 ;
  wire \end_from_4k_reg[3]_i_1_n_3 ;
  wire \end_from_4k_reg[3]_i_2_n_0 ;
  wire \end_from_4k_reg[3]_i_2_n_1 ;
  wire \end_from_4k_reg[3]_i_2_n_2 ;
  wire \end_from_4k_reg[3]_i_2_n_3 ;
  wire \end_from_4k_reg[7]_i_1_n_1 ;
  wire \end_from_4k_reg[7]_i_1_n_2 ;
  wire \end_from_4k_reg[7]_i_1_n_3 ;
  wire first_sect_reg;
  wire if_full_n;
  wire last_sect_reg;
  wire load_p1;
  wire m_axi_gmem_ARREADY;
  wire [1:0]next_st__0;
  wire ost_ctrl_ready;
  wire p_16_in;
  wire [17:0]p_1_in;
  wire [50:0]plusOp;
  wire req_handling_reg;
  wire req_valid;
  wire s_ready_t_i_1_n_0;
  wire s_ready_t_reg_0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [19:0]\sect_len_buf[3]_i_2_0 ;
  wire \sect_len_buf[3]_i_3_n_0 ;
  wire \sect_len_buf[3]_i_4_n_0 ;
  wire \sect_len_buf[3]_i_5_n_0 ;
  wire \sect_len_buf[3]_i_6_n_0 ;
  wire \sect_total[3]_i_10_n_0 ;
  wire \sect_total[3]_i_11_n_0 ;
  wire \sect_total[3]_i_12_n_0 ;
  wire \sect_total[3]_i_13_n_0 ;
  wire \sect_total[3]_i_14_n_0 ;
  wire \sect_total[3]_i_15_n_0 ;
  wire \sect_total[3]_i_16_n_0 ;
  wire \sect_total[3]_i_4_n_0 ;
  wire \sect_total[3]_i_5_n_0 ;
  wire \sect_total[3]_i_6_n_0 ;
  wire \sect_total[3]_i_7_n_0 ;
  wire \sect_total[3]_i_9_n_0 ;
  wire \sect_total_buf_reg[0] ;
  wire \sect_total_buf_reg[0]_0 ;
  wire \sect_total_buf_reg[0]_1 ;
  wire \sect_total_reg[0] ;
  wire \sect_total_reg[11]_i_1_n_0 ;
  wire \sect_total_reg[11]_i_1_n_1 ;
  wire \sect_total_reg[11]_i_1_n_2 ;
  wire \sect_total_reg[11]_i_1_n_3 ;
  wire \sect_total_reg[15]_i_1_n_0 ;
  wire \sect_total_reg[15]_i_1_n_1 ;
  wire \sect_total_reg[15]_i_1_n_2 ;
  wire \sect_total_reg[15]_i_1_n_3 ;
  wire \sect_total_reg[19]_i_2_n_1 ;
  wire \sect_total_reg[19]_i_2_n_2 ;
  wire \sect_total_reg[19]_i_2_n_3 ;
  wire \sect_total_reg[3]_i_1_n_0 ;
  wire \sect_total_reg[3]_i_1_n_1 ;
  wire \sect_total_reg[3]_i_1_n_2 ;
  wire \sect_total_reg[3]_i_1_n_3 ;
  wire \sect_total_reg[3]_i_2_n_0 ;
  wire \sect_total_reg[3]_i_2_n_1 ;
  wire \sect_total_reg[3]_i_2_n_2 ;
  wire \sect_total_reg[3]_i_2_n_3 ;
  wire \sect_total_reg[3]_i_3_n_0 ;
  wire \sect_total_reg[3]_i_3_n_1 ;
  wire \sect_total_reg[3]_i_3_n_2 ;
  wire \sect_total_reg[3]_i_3_n_3 ;
  wire \sect_total_reg[3]_i_8_n_0 ;
  wire \sect_total_reg[3]_i_8_n_1 ;
  wire \sect_total_reg[3]_i_8_n_2 ;
  wire \sect_total_reg[3]_i_8_n_3 ;
  wire \sect_total_reg[7]_i_1_n_0 ;
  wire \sect_total_reg[7]_i_1_n_1 ;
  wire \sect_total_reg[7]_i_1_n_2 ;
  wire \sect_total_reg[7]_i_1_n_3 ;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire [1:0]state__0;
  wire \state_reg[0]_0 ;
  wire \state_reg[0]_1 ;
  wire [0:0]\state_reg[0]_2 ;
  wire [3:0]\NLW_beat_len_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_end_from_4k_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_end_from_4k_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_8_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00A2FF0000000000)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(s_ready_t_reg_0),
        .I2(if_full_n),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .O(next_st__0[0]));
  LUT6 #(
    .INIT(64'h005D008000A2FF80)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(s_ready_t_reg_0),
        .I2(if_full_n),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .O(next_st__0[1]));
  LUT4 #(
    .INIT(16'h08AA)) 
    \FSM_sequential_state[1]_i_2__0 
       (.I0(first_sect_reg),
        .I1(\sect_total_reg[0] ),
        .I2(req_handling_reg),
        .I3(p_16_in),
        .O(\FSM_sequential_state[1]_i_2__0_n_0 ));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[0]),
        .Q(state__0[0]),
        .R(ap_rst));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[1]),
        .Q(state__0[1]),
        .R(ap_rst));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len[3]_i_3 
       (.I0(p_1_in[17]),
        .I1(\data_p1_reg_n_0_[3] ),
        .O(\beat_len[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len[3]_i_4 
       (.I0(p_1_in[17]),
        .I1(\data_p1_reg_n_0_[2] ),
        .O(\beat_len[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len[3]_i_5 
       (.I0(p_1_in[17]),
        .I1(\data_p1_reg_n_0_[1] ),
        .O(\beat_len[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len[3]_i_6 
       (.I0(p_1_in[0]),
        .I1(\data_p1_reg_n_0_[0] ),
        .O(\beat_len[3]_i_6_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[3]_i_1 
       (.CI(\beat_len_reg[3]_i_2_n_0 ),
        .CO({\beat_len_reg[3]_i_1_n_0 ,\beat_len_reg[3]_i_1_n_1 ,\beat_len_reg[3]_i_1_n_2 ,\beat_len_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_2 [3:0]),
        .S({p_1_in[17],p_1_in[17],p_1_in[17],p_1_in[17]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\beat_len_reg[3]_i_2_n_0 ,\beat_len_reg[3]_i_2_n_1 ,\beat_len_reg[3]_i_2_n_2 ,\beat_len_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({p_1_in[17],p_1_in[17],p_1_in[17],p_1_in[0]}),
        .O(\NLW_beat_len_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({\beat_len[3]_i_3_n_0 ,\beat_len[3]_i_4_n_0 ,\beat_len[3]_i_5_n_0 ,\beat_len[3]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[7]_i_1 
       (.CI(\beat_len_reg[3]_i_1_n_0 ),
        .CO({\NLW_beat_len_reg[7]_i_1_CO_UNCONNECTED [3],\beat_len_reg[7]_i_1_n_1 ,\beat_len_reg[7]_i_1_n_2 ,\beat_len_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_2 [7:4]),
        .S({p_1_in[17],p_1_in[17],p_1_in[17],p_1_in[17]}));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1 
       (.I0(\data_p2_reg[81]_0 [0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[0]),
        .O(\data_p1[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1 
       (.I0(\data_p2_reg[81]_0 [10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[10]),
        .O(\data_p1[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1 
       (.I0(\data_p2_reg[81]_0 [11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[11]),
        .O(\data_p1[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1 
       (.I0(\data_p2_reg[81]_0 [12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[12]),
        .O(\data_p1[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1 
       (.I0(\data_p2_reg[81]_0 [13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[13]),
        .O(\data_p1[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1 
       (.I0(\data_p2_reg[81]_0 [14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[14]),
        .O(\data_p1[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1 
       (.I0(\data_p2_reg[81]_0 [15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[15]),
        .O(\data_p1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1 
       (.I0(\data_p2_reg[81]_0 [16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[16]),
        .O(\data_p1[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1 
       (.I0(\data_p2_reg[81]_0 [17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[17]),
        .O(\data_p1[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1 
       (.I0(\data_p2_reg[81]_0 [18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[18]),
        .O(\data_p1[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1 
       (.I0(\data_p2_reg[81]_0 [19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[19]),
        .O(\data_p1[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1 
       (.I0(\data_p2_reg[81]_0 [1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[1]),
        .O(\data_p1[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1 
       (.I0(\data_p2_reg[81]_0 [20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[20]),
        .O(\data_p1[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1 
       (.I0(\data_p2_reg[81]_0 [21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[21]),
        .O(\data_p1[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1 
       (.I0(\data_p2_reg[81]_0 [22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[22]),
        .O(\data_p1[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1 
       (.I0(\data_p2_reg[81]_0 [23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[23]),
        .O(\data_p1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1 
       (.I0(\data_p2_reg[81]_0 [24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[24]),
        .O(\data_p1[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1 
       (.I0(\data_p2_reg[81]_0 [25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[25]),
        .O(\data_p1[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1 
       (.I0(\data_p2_reg[81]_0 [26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[26]),
        .O(\data_p1[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1 
       (.I0(\data_p2_reg[81]_0 [27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[27]),
        .O(\data_p1[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1 
       (.I0(\data_p2_reg[81]_0 [28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[28]),
        .O(\data_p1[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1 
       (.I0(\data_p2_reg[81]_0 [29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[29]),
        .O(\data_p1[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1 
       (.I0(\data_p2_reg[81]_0 [2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[2]),
        .O(\data_p1[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_1 
       (.I0(\data_p2_reg[81]_0 [30]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[30]),
        .O(\data_p1[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[31]_i_1 
       (.I0(\data_p2_reg[81]_0 [31]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[31]),
        .O(\data_p1[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[32]_i_1 
       (.I0(\data_p2_reg[81]_0 [32]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[32]),
        .O(\data_p1[32]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[33]_i_1 
       (.I0(\data_p2_reg[81]_0 [33]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[33]),
        .O(\data_p1[33]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[34]_i_1 
       (.I0(\data_p2_reg[81]_0 [34]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[34]),
        .O(\data_p1[34]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[35]_i_1 
       (.I0(\data_p2_reg[81]_0 [35]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[35]),
        .O(\data_p1[35]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[36]_i_1 
       (.I0(\data_p2_reg[81]_0 [36]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[36]),
        .O(\data_p1[36]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[37]_i_1 
       (.I0(\data_p2_reg[81]_0 [37]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[37]),
        .O(\data_p1[37]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[38]_i_1 
       (.I0(\data_p2_reg[81]_0 [38]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[38]),
        .O(\data_p1[38]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[39]_i_1 
       (.I0(\data_p2_reg[81]_0 [39]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[39]),
        .O(\data_p1[39]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1 
       (.I0(\data_p2_reg[81]_0 [3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[3]),
        .O(\data_p1[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[40]_i_1 
       (.I0(\data_p2_reg[81]_0 [40]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[40]),
        .O(\data_p1[40]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[41]_i_1 
       (.I0(\data_p2_reg[81]_0 [41]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[41]),
        .O(\data_p1[41]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[42]_i_1 
       (.I0(\data_p2_reg[81]_0 [42]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[42]),
        .O(\data_p1[42]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[43]_i_1 
       (.I0(\data_p2_reg[81]_0 [43]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[43]),
        .O(\data_p1[43]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[44]_i_1 
       (.I0(\data_p2_reg[81]_0 [44]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[44]),
        .O(\data_p1[44]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[45]_i_1 
       (.I0(\data_p2_reg[81]_0 [45]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[45]),
        .O(\data_p1[45]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[46]_i_1 
       (.I0(\data_p2_reg[81]_0 [46]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[46]),
        .O(\data_p1[46]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[47]_i_1 
       (.I0(\data_p2_reg[81]_0 [47]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[47]),
        .O(\data_p1[47]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[48]_i_1 
       (.I0(\data_p2_reg[81]_0 [48]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[48]),
        .O(\data_p1[48]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[49]_i_1 
       (.I0(\data_p2_reg[81]_0 [49]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[49]),
        .O(\data_p1[49]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1 
       (.I0(\data_p2_reg[81]_0 [4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[4]),
        .O(\data_p1[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[50]_i_1 
       (.I0(\data_p2_reg[81]_0 [50]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[50]),
        .O(\data_p1[50]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[51]_i_1 
       (.I0(\data_p2_reg[81]_0 [51]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[51]),
        .O(\data_p1[51]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[52]_i_1 
       (.I0(\data_p2_reg[81]_0 [52]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[52]),
        .O(\data_p1[52]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[53]_i_1 
       (.I0(\data_p2_reg[81]_0 [53]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[53]),
        .O(\data_p1[53]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[54]_i_1 
       (.I0(\data_p2_reg[81]_0 [54]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[54]),
        .O(\data_p1[54]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[55]_i_1 
       (.I0(\data_p2_reg[81]_0 [55]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[55]),
        .O(\data_p1[55]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[56]_i_1 
       (.I0(\data_p2_reg[81]_0 [56]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[56]),
        .O(\data_p1[56]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[57]_i_1 
       (.I0(\data_p2_reg[81]_0 [57]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[57]),
        .O(\data_p1[57]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[58]_i_1 
       (.I0(\data_p2_reg[81]_0 [58]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[58]),
        .O(\data_p1[58]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[59]_i_1 
       (.I0(\data_p2_reg[81]_0 [59]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[59]),
        .O(\data_p1[59]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1 
       (.I0(\data_p2_reg[81]_0 [5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[5]),
        .O(\data_p1[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[60]_i_1 
       (.I0(\data_p2_reg[81]_0 [60]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[60]),
        .O(\data_p1[60]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[61]_i_1 
       (.I0(\data_p2_reg[81]_0 [61]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[61]),
        .O(\data_p1[61]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[62]_i_1 
       (.I0(\data_p2_reg[81]_0 [62]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[62]),
        .O(\data_p1[62]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[63]_i_1 
       (.I0(\data_p2_reg[81]_0 [63]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[63]),
        .O(\data_p1[63]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[64]_i_1 
       (.I0(\data_p2_reg[81]_0 [64]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[64]),
        .O(\data_p1[64]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1 
       (.I0(\data_p2_reg[81]_0 [6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[6]),
        .O(\data_p1[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1 
       (.I0(\data_p2_reg[81]_0 [7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[7]),
        .O(\data_p1[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1702170202021702)) 
    \data_p1[81]_i_1 
       (.I0(state__0[0]),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(state__0[1]),
        .I3(\FSM_sequential_state_reg[0]_0 ),
        .I4(s_ready_t_reg_0),
        .I5(if_full_n),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[81]_i_2 
       (.I0(\data_p2_reg[81]_0 [65]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[81]),
        .O(\data_p1[81]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1 
       (.I0(\data_p2_reg[81]_0 [8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[8]),
        .O(\data_p1[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1 
       (.I0(\data_p2_reg[81]_0 [9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[9]),
        .O(\data_p1[9]_i_1_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_0 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_0 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_0 ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_0 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_0 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_0 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_0 ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_0 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_0 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_0 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_0 ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_0 ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_0 ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_0 ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_0 ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_0 ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_0 ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_0 ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_0 ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_0 ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_0 ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_0 ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_0 ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_0 ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_0 ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_0 ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1_n_0 ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1_n_0 ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_1_n_0 ),
        .Q(p_1_in[0]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[81] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[81]_i_2_n_0 ),
        .Q(p_1_in[17]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [32]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [33]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [34]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [35]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [36]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [37]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [38]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [39]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [40]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [41]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [42]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [43]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [44]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [45]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [46]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [47]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [48]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [49]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [50]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [51]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [52]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [53]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [54]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [55]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [56]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [57]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [58]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [59]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [60]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [61]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [62]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [63]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [64]),
        .Q(data_p2[64]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[81] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [65]),
        .Q(data_p2[81]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[3]_i_10 
       (.I0(p_1_in[0]),
        .I1(\data_p1_reg_n_0_[0] ),
        .O(\end_from_4k[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[3]_i_3 
       (.I0(p_1_in[17]),
        .I1(Q[3]),
        .O(\end_from_4k[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[3]_i_4 
       (.I0(p_1_in[17]),
        .I1(Q[2]),
        .O(\end_from_4k[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[3]_i_5 
       (.I0(p_1_in[17]),
        .I1(Q[1]),
        .O(\end_from_4k[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[3]_i_6 
       (.I0(p_1_in[17]),
        .I1(Q[0]),
        .O(\end_from_4k[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[3]_i_7 
       (.I0(p_1_in[17]),
        .I1(\data_p1_reg_n_0_[3] ),
        .O(\end_from_4k[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[3]_i_8 
       (.I0(p_1_in[17]),
        .I1(\data_p1_reg_n_0_[2] ),
        .O(\end_from_4k[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[3]_i_9 
       (.I0(p_1_in[17]),
        .I1(\data_p1_reg_n_0_[1] ),
        .O(\end_from_4k[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[7]_i_2 
       (.I0(p_1_in[17]),
        .I1(Q[7]),
        .O(\end_from_4k[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[7]_i_3 
       (.I0(p_1_in[17]),
        .I1(Q[6]),
        .O(\end_from_4k[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[7]_i_4 
       (.I0(p_1_in[17]),
        .I1(Q[5]),
        .O(\end_from_4k[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[7]_i_5 
       (.I0(p_1_in[17]),
        .I1(Q[4]),
        .O(\end_from_4k[7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_from_4k_reg[3]_i_1 
       (.CI(\end_from_4k_reg[3]_i_2_n_0 ),
        .CO({\end_from_4k_reg[3]_i_1_n_0 ,\end_from_4k_reg[3]_i_1_n_1 ,\end_from_4k_reg[3]_i_1_n_2 ,\end_from_4k_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_1_in[17],p_1_in[17],p_1_in[17],p_1_in[17]}),
        .O(\data_p1_reg[81]_1 [3:0]),
        .S({\end_from_4k[3]_i_3_n_0 ,\end_from_4k[3]_i_4_n_0 ,\end_from_4k[3]_i_5_n_0 ,\end_from_4k[3]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_from_4k_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\end_from_4k_reg[3]_i_2_n_0 ,\end_from_4k_reg[3]_i_2_n_1 ,\end_from_4k_reg[3]_i_2_n_2 ,\end_from_4k_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({p_1_in[17],p_1_in[17],p_1_in[17],p_1_in[0]}),
        .O(\NLW_end_from_4k_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({\end_from_4k[3]_i_7_n_0 ,\end_from_4k[3]_i_8_n_0 ,\end_from_4k[3]_i_9_n_0 ,\end_from_4k[3]_i_10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_from_4k_reg[7]_i_1 
       (.CI(\end_from_4k_reg[3]_i_1_n_0 ),
        .CO({\NLW_end_from_4k_reg[7]_i_1_CO_UNCONNECTED [3],\end_from_4k_reg[7]_i_1_n_1 ,\end_from_4k_reg[7]_i_1_n_2 ,\end_from_4k_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_1_in[17],p_1_in[17],p_1_in[17]}),
        .O(\data_p1_reg[81]_1 [7:4]),
        .S({\end_from_4k[7]_i_2_n_0 ,\end_from_4k[7]_i_3_n_0 ,\end_from_4k[7]_i_4_n_0 ,\end_from_4k[7]_i_5_n_0 }));
  LUT6 #(
    .INIT(64'hD000D0D0D0000000)) 
    last_sect_i_1
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(ap_rst_n),
        .I3(last_sect_reg),
        .I4(p_16_in),
        .I5(req_handling_reg),
        .O(\state_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h2222F222F2F2F2F2)) 
    req_handling_i_1
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(first_sect_reg),
        .I3(\sect_total_reg[0] ),
        .I4(req_handling_reg),
        .I5(p_16_in),
        .O(\state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hCC4CCCCCCCFFFFFF)) 
    s_ready_t_i_1
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(s_ready_t_reg_0),
        .I2(if_full_n),
        .I3(state__0[0]),
        .I4(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I5(state__0[1]),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'h80AA80AA00AA80AA)) 
    \sect_addr_buf[63]_i_1 
       (.I0(first_sect_reg),
        .I1(\sect_total_buf_reg[0] ),
        .I2(ost_ctrl_ready),
        .I3(\sect_total_buf_reg[0]_0 ),
        .I4(\sect_total_buf_reg[0]_1 ),
        .I5(m_axi_gmem_ARREADY),
        .O(p_16_in));
  LUT4 #(
    .INIT(16'h20FD)) 
    \sect_cnt[0]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[8]),
        .I3(\sect_cnt_reg[0] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[10]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[18]),
        .I3(plusOp[9]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[11]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[19]),
        .I3(plusOp[10]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[12]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[20]),
        .I3(plusOp[11]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[13]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[21]),
        .I3(plusOp[12]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[14]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[22]),
        .I3(plusOp[13]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[15]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[23]),
        .I3(plusOp[14]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[16]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[24]),
        .I3(plusOp[15]),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[17]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[25]),
        .I3(plusOp[16]),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[18]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[26]),
        .I3(plusOp[17]),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[19]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[27]),
        .I3(plusOp[18]),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[1]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[9]),
        .I3(plusOp[0]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[20]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[28]),
        .I3(plusOp[19]),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[21]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[29]),
        .I3(plusOp[20]),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[22]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[30]),
        .I3(plusOp[21]),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[23]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[31]),
        .I3(plusOp[22]),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[24]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[32]),
        .I3(plusOp[23]),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[25]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[33]),
        .I3(plusOp[24]),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[26]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[34]),
        .I3(plusOp[25]),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[27]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[35]),
        .I3(plusOp[26]),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[28]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[36]),
        .I3(plusOp[27]),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[29]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[37]),
        .I3(plusOp[28]),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[2]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[10]),
        .I3(plusOp[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[30]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[38]),
        .I3(plusOp[29]),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[31]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[39]),
        .I3(plusOp[30]),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[32]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[40]),
        .I3(plusOp[31]),
        .O(D[32]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[33]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[41]),
        .I3(plusOp[32]),
        .O(D[33]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[34]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[42]),
        .I3(plusOp[33]),
        .O(D[34]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[35]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[43]),
        .I3(plusOp[34]),
        .O(D[35]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[36]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[44]),
        .I3(plusOp[35]),
        .O(D[36]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[37]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[45]),
        .I3(plusOp[36]),
        .O(D[37]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[38]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[46]),
        .I3(plusOp[37]),
        .O(D[38]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[39]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[47]),
        .I3(plusOp[38]),
        .O(D[39]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[3]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[11]),
        .I3(plusOp[2]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[40]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[48]),
        .I3(plusOp[39]),
        .O(D[40]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[41]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[49]),
        .I3(plusOp[40]),
        .O(D[41]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[42]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[50]),
        .I3(plusOp[41]),
        .O(D[42]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[43]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[51]),
        .I3(plusOp[42]),
        .O(D[43]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[44]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[52]),
        .I3(plusOp[43]),
        .O(D[44]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[45]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[53]),
        .I3(plusOp[44]),
        .O(D[45]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[46]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[54]),
        .I3(plusOp[45]),
        .O(D[46]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[47]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[55]),
        .I3(plusOp[46]),
        .O(D[47]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[48]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[56]),
        .I3(plusOp[47]),
        .O(D[48]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[49]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[57]),
        .I3(plusOp[48]),
        .O(D[49]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[4]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[12]),
        .I3(plusOp[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[50]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[58]),
        .I3(plusOp[49]),
        .O(D[50]));
  LUT3 #(
    .INIT(8'hBA)) 
    \sect_cnt[51]_i_1 
       (.I0(p_16_in),
        .I1(first_sect_reg),
        .I2(req_valid),
        .O(E));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[51]_i_2 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[59]),
        .I3(plusOp[50]),
        .O(D[51]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[5]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[13]),
        .I3(plusOp[4]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[6]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[14]),
        .I3(plusOp[5]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[7]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[15]),
        .I3(plusOp[6]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[8]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[16]),
        .I3(plusOp[7]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[9]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I2(Q[17]),
        .I3(plusOp[8]),
        .O(D[9]));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \sect_len_buf[3]_i_2 
       (.I0(\sect_len_buf[3]_i_3_n_0 ),
        .I1(\sect_len_buf[3]_i_4_n_0 ),
        .I2(\sect_len_buf[3]_i_5_n_0 ),
        .I3(\sect_len_buf[3]_i_6_n_0 ),
        .O(\sect_total_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sect_len_buf[3]_i_3 
       (.I0(\sect_len_buf[3]_i_2_0 [0]),
        .I1(\sect_len_buf[3]_i_2_0 [9]),
        .I2(\sect_len_buf[3]_i_2_0 [1]),
        .I3(\sect_len_buf[3]_i_2_0 [2]),
        .I4(\sect_len_buf[3]_i_2_0 [18]),
        .I5(\sect_len_buf[3]_i_2_0 [16]),
        .O(\sect_len_buf[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sect_len_buf[3]_i_4 
       (.I0(\sect_len_buf[3]_i_2_0 [6]),
        .I1(\sect_len_buf[3]_i_2_0 [5]),
        .I2(\sect_len_buf[3]_i_2_0 [8]),
        .I3(\sect_len_buf[3]_i_2_0 [7]),
        .O(\sect_len_buf[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sect_len_buf[3]_i_5 
       (.I0(\sect_len_buf[3]_i_2_0 [13]),
        .I1(\sect_len_buf[3]_i_2_0 [4]),
        .I2(\sect_len_buf[3]_i_2_0 [14]),
        .I3(\sect_len_buf[3]_i_2_0 [3]),
        .O(\sect_len_buf[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_len_buf[3]_i_6 
       (.I0(\sect_len_buf[3]_i_2_0 [12]),
        .I1(\sect_len_buf[3]_i_2_0 [17]),
        .I2(\sect_len_buf[3]_i_2_0 [10]),
        .I3(\sect_len_buf[3]_i_2_0 [11]),
        .I4(\sect_len_buf[3]_i_2_0 [19]),
        .I5(\sect_len_buf[3]_i_2_0 [15]),
        .O(\sect_len_buf[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sect_total[19]_i_1 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .O(\state_reg[0]_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_10 
       (.I0(p_1_in[17]),
        .I1(Q[2]),
        .O(\sect_total[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_11 
       (.I0(p_1_in[17]),
        .I1(Q[1]),
        .O(\sect_total[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_12 
       (.I0(p_1_in[17]),
        .I1(Q[0]),
        .O(\sect_total[3]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_13 
       (.I0(p_1_in[17]),
        .I1(\data_p1_reg_n_0_[3] ),
        .O(\sect_total[3]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_14 
       (.I0(p_1_in[17]),
        .I1(\data_p1_reg_n_0_[2] ),
        .O(\sect_total[3]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_15 
       (.I0(p_1_in[17]),
        .I1(\data_p1_reg_n_0_[1] ),
        .O(\sect_total[3]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_16 
       (.I0(p_1_in[0]),
        .I1(\data_p1_reg_n_0_[0] ),
        .O(\sect_total[3]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_4 
       (.I0(p_1_in[17]),
        .I1(Q[7]),
        .O(\sect_total[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_5 
       (.I0(p_1_in[17]),
        .I1(Q[6]),
        .O(\sect_total[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_6 
       (.I0(p_1_in[17]),
        .I1(Q[5]),
        .O(\sect_total[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_7 
       (.I0(p_1_in[17]),
        .I1(Q[4]),
        .O(\sect_total[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_9 
       (.I0(p_1_in[17]),
        .I1(Q[3]),
        .O(\sect_total[3]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[11]_i_1 
       (.CI(\sect_total_reg[7]_i_1_n_0 ),
        .CO({\sect_total_reg[11]_i_1_n_0 ,\sect_total_reg[11]_i_1_n_1 ,\sect_total_reg[11]_i_1_n_2 ,\sect_total_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [11:8]),
        .S({p_1_in[17],p_1_in[17],p_1_in[17],p_1_in[17]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[15]_i_1 
       (.CI(\sect_total_reg[11]_i_1_n_0 ),
        .CO({\sect_total_reg[15]_i_1_n_0 ,\sect_total_reg[15]_i_1_n_1 ,\sect_total_reg[15]_i_1_n_2 ,\sect_total_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [15:12]),
        .S({p_1_in[17],p_1_in[17],p_1_in[17],p_1_in[17]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[19]_i_2 
       (.CI(\sect_total_reg[15]_i_1_n_0 ),
        .CO({\NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED [3],\sect_total_reg[19]_i_2_n_1 ,\sect_total_reg[19]_i_2_n_2 ,\sect_total_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [19:16]),
        .S({p_1_in[17],p_1_in[17],p_1_in[17],p_1_in[17]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_1 
       (.CI(\sect_total_reg[3]_i_2_n_0 ),
        .CO({\sect_total_reg[3]_i_1_n_0 ,\sect_total_reg[3]_i_1_n_1 ,\sect_total_reg[3]_i_1_n_2 ,\sect_total_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [3:0]),
        .S({p_1_in[17],p_1_in[17],p_1_in[17],p_1_in[17]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_2 
       (.CI(\sect_total_reg[3]_i_3_n_0 ),
        .CO({\sect_total_reg[3]_i_2_n_0 ,\sect_total_reg[3]_i_2_n_1 ,\sect_total_reg[3]_i_2_n_2 ,\sect_total_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({p_1_in[17],p_1_in[17],p_1_in[17],p_1_in[17]}),
        .O(\NLW_sect_total_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({\sect_total[3]_i_4_n_0 ,\sect_total[3]_i_5_n_0 ,\sect_total[3]_i_6_n_0 ,\sect_total[3]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_3 
       (.CI(\sect_total_reg[3]_i_8_n_0 ),
        .CO({\sect_total_reg[3]_i_3_n_0 ,\sect_total_reg[3]_i_3_n_1 ,\sect_total_reg[3]_i_3_n_2 ,\sect_total_reg[3]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({p_1_in[17],p_1_in[17],p_1_in[17],p_1_in[17]}),
        .O(\NLW_sect_total_reg[3]_i_3_O_UNCONNECTED [3:0]),
        .S({\sect_total[3]_i_9_n_0 ,\sect_total[3]_i_10_n_0 ,\sect_total[3]_i_11_n_0 ,\sect_total[3]_i_12_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_8 
       (.CI(1'b0),
        .CO({\sect_total_reg[3]_i_8_n_0 ,\sect_total_reg[3]_i_8_n_1 ,\sect_total_reg[3]_i_8_n_2 ,\sect_total_reg[3]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({p_1_in[17],p_1_in[17],p_1_in[17],p_1_in[0]}),
        .O(\NLW_sect_total_reg[3]_i_8_O_UNCONNECTED [3:0]),
        .S({\sect_total[3]_i_13_n_0 ,\sect_total[3]_i_14_n_0 ,\sect_total[3]_i_15_n_0 ,\sect_total[3]_i_16_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[7]_i_1 
       (.CI(\sect_total_reg[3]_i_1_n_0 ),
        .CO({\sect_total_reg[7]_i_1_n_0 ,\sect_total_reg[7]_i_1_n_1 ,\sect_total_reg[7]_i_1_n_2 ,\sect_total_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [7:4]),
        .S({p_1_in[17],p_1_in[17],p_1_in[17],p_1_in[17]}));
  LUT6 #(
    .INIT(64'hFFFF8000A2FF8000)) 
    \state[0]_i_1 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(s_ready_t_reg_0),
        .I2(if_full_n),
        .I3(state),
        .I4(req_valid),
        .I5(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .O(\state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5D5DDD5DFFFFFFFF)) 
    \state[1]_i_1 
       (.I0(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I1(state),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(s_ready_t_reg_0),
        .I4(if_full_n),
        .I5(req_valid),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(req_valid),
        .R(ap_rst));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(ap_rst));
endmodule

(* ORIG_REF_NAME = "Pooling_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_reg_slice__parameterized6
   (m_axi_gmem_BREADY,
    m_axi_gmem_BVALID,
    ap_rst,
    ap_clk);
  output m_axi_gmem_BREADY;
  input m_axi_gmem_BVALID;
  input ap_rst;
  input ap_clk;

  wire \FSM_sequential_state[1]_i_1__4_n_0 ;
  wire ap_clk;
  wire ap_rst;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [0:0]next_st__0;
  wire s_ready_t_i_1__1_n_0;
  wire [1:0]state__0;

  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'h0038)) 
    \FSM_sequential_state[1]_i_1__4 
       (.I0(m_axi_gmem_BREADY),
        .I1(m_axi_gmem_BVALID),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(\FSM_sequential_state[1]_i_1__4_n_0 ));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0),
        .Q(state__0[0]),
        .R(ap_rst));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__4_n_0 ),
        .Q(state__0[1]),
        .R(ap_rst));
  LUT3 #(
    .INIT(8'h62)) 
    \__3/i_ 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(m_axi_gmem_BVALID),
        .O(next_st__0));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'hCC4F)) 
    s_ready_t_i_1__1
       (.I0(m_axi_gmem_BVALID),
        .I1(m_axi_gmem_BREADY),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(s_ready_t_i_1__1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_0),
        .Q(m_axi_gmem_BREADY),
        .R(ap_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_srl
   (re,
    D,
    s_ready_t_reg,
    Q,
    ARREADY_Dummy,
    tmp_valid_reg,
    tmp_valid_reg_0,
    \fifo_depth_gt1_gen.dout_reg[0]_0 ,
    \fifo_depth_gt1_gen.dout_reg[0]_1 ,
    we_0,
    in,
    raddr,
    ap_clk,
    ap_rst);
  output re;
  output [0:0]D;
  output s_ready_t_reg;
  output [63:0]Q;
  input ARREADY_Dummy;
  input tmp_valid_reg;
  input tmp_valid_reg_0;
  input \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  input we_0;
  input [63:0]in;
  input [2:0]raddr;
  input ap_clk;
  input ap_rst;

  wire ARREADY_Dummy;
  wire [0:0]D;
  wire [63:0]Q;
  wire ap_clk;
  wire ap_rst;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][10]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][11]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][12]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][13]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][14]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][15]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][16]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][17]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][18]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][19]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][1]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][20]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][21]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][22]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][23]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][24]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][25]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][26]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][28]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][29]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][2]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][30]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][31]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][32]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][33]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][34]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][35]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][36]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][37]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][38]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][39]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][3]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][40]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][41]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][42]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][43]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][44]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][45]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][46]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][47]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][48]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][49]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][4]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][50]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][51]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][52]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][53]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][54]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][55]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][56]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][57]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][58]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][59]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][5]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][60]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][61]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][62]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][63]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][65]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][6]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][7]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][8]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][9]_srl6_n_0 ;
  wire [63:0]in;
  wire [2:0]raddr;
  wire re;
  wire [65:65]rreq_pack;
  wire s_ready_t_reg;
  wire tmp_valid_reg;
  wire tmp_valid_reg_0;
  wire we_0;

  LUT5 #(
    .INIT(32'h8FFF0000)) 
    \fifo_depth_gt1_gen.dout[65]_i_1 
       (.I0(ARREADY_Dummy),
        .I1(tmp_valid_reg),
        .I2(tmp_valid_reg_0),
        .I3(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[0]_1 ),
        .O(re));
  FDRE \fifo_depth_gt1_gen.dout_reg[0] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][0]_srl6_n_0 ),
        .Q(Q[0]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[10] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][10]_srl6_n_0 ),
        .Q(Q[10]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[11] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][11]_srl6_n_0 ),
        .Q(Q[11]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[12] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][12]_srl6_n_0 ),
        .Q(Q[12]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[13] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][13]_srl6_n_0 ),
        .Q(Q[13]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[14] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][14]_srl6_n_0 ),
        .Q(Q[14]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[15] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][15]_srl6_n_0 ),
        .Q(Q[15]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[16] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][16]_srl6_n_0 ),
        .Q(Q[16]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[17] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][17]_srl6_n_0 ),
        .Q(Q[17]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[18] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][18]_srl6_n_0 ),
        .Q(Q[18]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[19] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][19]_srl6_n_0 ),
        .Q(Q[19]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[1] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][1]_srl6_n_0 ),
        .Q(Q[1]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[20] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][20]_srl6_n_0 ),
        .Q(Q[20]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[21] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][21]_srl6_n_0 ),
        .Q(Q[21]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[22] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][22]_srl6_n_0 ),
        .Q(Q[22]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[23] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][23]_srl6_n_0 ),
        .Q(Q[23]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[24] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][24]_srl6_n_0 ),
        .Q(Q[24]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[25] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][25]_srl6_n_0 ),
        .Q(Q[25]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[26] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][26]_srl6_n_0 ),
        .Q(Q[26]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[27] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][27]_srl6_n_0 ),
        .Q(Q[27]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[28] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][28]_srl6_n_0 ),
        .Q(Q[28]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[29] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][29]_srl6_n_0 ),
        .Q(Q[29]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[2] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][2]_srl6_n_0 ),
        .Q(Q[2]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[30] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][30]_srl6_n_0 ),
        .Q(Q[30]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[31] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][31]_srl6_n_0 ),
        .Q(Q[31]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[32] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][32]_srl6_n_0 ),
        .Q(Q[32]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[33] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][33]_srl6_n_0 ),
        .Q(Q[33]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[34] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][34]_srl6_n_0 ),
        .Q(Q[34]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[35] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][35]_srl6_n_0 ),
        .Q(Q[35]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[36] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][36]_srl6_n_0 ),
        .Q(Q[36]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[37] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][37]_srl6_n_0 ),
        .Q(Q[37]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[38] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][38]_srl6_n_0 ),
        .Q(Q[38]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[39] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][39]_srl6_n_0 ),
        .Q(Q[39]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[3] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][3]_srl6_n_0 ),
        .Q(Q[3]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[40] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][40]_srl6_n_0 ),
        .Q(Q[40]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[41] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][41]_srl6_n_0 ),
        .Q(Q[41]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[42] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][42]_srl6_n_0 ),
        .Q(Q[42]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[43] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][43]_srl6_n_0 ),
        .Q(Q[43]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[44] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][44]_srl6_n_0 ),
        .Q(Q[44]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[45] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][45]_srl6_n_0 ),
        .Q(Q[45]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[46] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][46]_srl6_n_0 ),
        .Q(Q[46]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[47] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][47]_srl6_n_0 ),
        .Q(Q[47]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[48] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][48]_srl6_n_0 ),
        .Q(Q[48]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[49] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][49]_srl6_n_0 ),
        .Q(Q[49]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[4] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][4]_srl6_n_0 ),
        .Q(Q[4]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[50] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][50]_srl6_n_0 ),
        .Q(Q[50]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[51] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][51]_srl6_n_0 ),
        .Q(Q[51]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[52] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][52]_srl6_n_0 ),
        .Q(Q[52]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[53] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][53]_srl6_n_0 ),
        .Q(Q[53]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[54] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][54]_srl6_n_0 ),
        .Q(Q[54]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[55] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][55]_srl6_n_0 ),
        .Q(Q[55]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[56] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][56]_srl6_n_0 ),
        .Q(Q[56]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[57] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][57]_srl6_n_0 ),
        .Q(Q[57]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[58] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][58]_srl6_n_0 ),
        .Q(Q[58]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[59] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][59]_srl6_n_0 ),
        .Q(Q[59]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[5] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][5]_srl6_n_0 ),
        .Q(Q[5]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[60] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][60]_srl6_n_0 ),
        .Q(Q[60]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[61] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][61]_srl6_n_0 ),
        .Q(Q[61]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[62] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][62]_srl6_n_0 ),
        .Q(Q[62]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[63] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][63]_srl6_n_0 ),
        .Q(Q[63]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[65] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][65]_srl6_n_0 ),
        .Q(rreq_pack),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[6] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_n_0 ),
        .Q(Q[6]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[7] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][7]_srl6_n_0 ),
        .Q(Q[7]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[8] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][8]_srl6_n_0 ),
        .Q(Q[8]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[9] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][9]_srl6_n_0 ),
        .Q(Q[9]),
        .R(ap_rst));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][0]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][0]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][10]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][10]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][11]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][11]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][12]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][12]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][13]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][13]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][14]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][14]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][15]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][15]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][16]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][16]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][17]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][17]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][18]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][18]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][19]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][19]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][1]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][1]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][20]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][20]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][21]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][21]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][22]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][22]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][23]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][23]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][24]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][24]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][25]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][25]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][26]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][26]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][27]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][27]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][28]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][28]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][29]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][29]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][2]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][2]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][30]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][30]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][30]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][31]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][31]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][31]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][32]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][32]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][32]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][33]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][33]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][33]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][34]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][34]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][34]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][35]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][35]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][35]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][36]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][36]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][36]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][37]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][37]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][37]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][38]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][38]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][38]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][39]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][39]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][39]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][3]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][3]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][40]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][40]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][40]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][41]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][41]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][41]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][42]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][42]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][42]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][43]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][43]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][43]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][44]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][44]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][44]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][45]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][45]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][45]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][46]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][46]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][46]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][47]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][47]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][47]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][48]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][48]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][48]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][49]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][49]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][49]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][4]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][4]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][50]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][50]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][50]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][51]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][51]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][51]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][52]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][52]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][52]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][53]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][53]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][53]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][54]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][54]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][54]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][55]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][55]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][55]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][56]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][56]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][56]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][57]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][57]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][57]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][58]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][58]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][58]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][59]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][59]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][59]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][5]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][5]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][60]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][60]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][60]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][61]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][61]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][61]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][62]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][62]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][62]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][63]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][63]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][63]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][65]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][65]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][65]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][6]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][7]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][7]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][8]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][8]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][9]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we_0),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][9]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[17]_i_1 
       (.I0(rreq_pack),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT5 #(
    .INIT(32'hFF707070)) 
    tmp_valid_i_1
       (.I0(ARREADY_Dummy),
        .I1(tmp_valid_reg),
        .I2(tmp_valid_reg_0),
        .I3(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I4(rreq_pack),
        .O(s_ready_t_reg));
endmodule

(* ORIG_REF_NAME = "Pooling_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_srl__parameterized1
   (\fifo_depth_gt1_gen.mOutPtr_reg[4] ,
    E,
    \fifo_depth_gt1_gen.empty_n_reg ,
    \fifo_depth_gt1_gen.dout_reg[1]_0 ,
    D,
    \fifo_depth_gt1_gen.mOutPtr_reg[4]_0 ,
    \fifo_depth_gt1_gen.mOutPtr_reg[0] ,
    \fifo_depth_gt1_gen.dout_reg[7]_0 ,
    \fifo_depth_gt1_gen.dout_reg[3]_0 ,
    \fifo_depth_gt1_gen.dout_reg[4]_0 ,
    \fifo_depth_gt1_gen.dout_reg[4]_1 ,
    \fifo_depth_gt1_gen.dout_reg[4]_2 ,
    \fifo_depth_gt1_gen.dout_reg[4]_3 ,
    \fifo_depth_gt1_gen.dout_reg[4]_4 ,
    \fifo_depth_gt1_gen.dout_reg[4]_5 ,
    \fifo_depth_gt1_gen.dout_reg[4]_6 ,
    \fifo_depth_gt1_gen.dout_reg[4]_7 ,
    \data_p1_reg[39] ,
    \fifo_depth_gt1_gen.dout_reg[5]_0 ,
    \data_p1_reg[104] ,
    \fifo_depth_gt1_gen.dout_reg[5]_1 ,
    \fifo_depth_gt1_gen.dout_reg[6]_0 ,
    \data_p1_reg[105] ,
    \fifo_depth_gt1_gen.dout_reg[5]_2 ,
    \data_p1_reg[106] ,
    \fifo_depth_gt1_gen.dout_reg[5]_3 ,
    \data_p1_reg[107] ,
    \fifo_depth_gt1_gen.dout_reg[5]_4 ,
    \data_p1_reg[108] ,
    \fifo_depth_gt1_gen.dout_reg[5]_5 ,
    \data_p1_reg[109] ,
    \fifo_depth_gt1_gen.dout_reg[5]_6 ,
    \data_p1_reg[110] ,
    \fifo_depth_gt1_gen.dout_reg[5]_7 ,
    \data_p1_reg[111] ,
    \fifo_depth_gt1_gen.dout_reg[5]_8 ,
    \data_p1_reg[96] ,
    \fifo_depth_gt1_gen.dout_reg[7]_1 ,
    \fifo_depth_gt1_gen.dout_reg[5]_9 ,
    \data_p1_reg[97] ,
    \fifo_depth_gt1_gen.dout_reg[5]_10 ,
    \data_p1_reg[98] ,
    \fifo_depth_gt1_gen.dout_reg[5]_11 ,
    \data_p1_reg[99] ,
    \fifo_depth_gt1_gen.dout_reg[5]_12 ,
    \data_p1_reg[100] ,
    \fifo_depth_gt1_gen.dout_reg[5]_13 ,
    \data_p1_reg[101] ,
    \fifo_depth_gt1_gen.dout_reg[5]_14 ,
    \data_p1_reg[102] ,
    \fifo_depth_gt1_gen.dout_reg[5]_15 ,
    \data_p1_reg[103] ,
    \fifo_depth_gt1_gen.dout_reg[5]_16 ,
    \fifo_depth_gt1_gen.dout_reg[6]_1 ,
    \fifo_depth_gt1_gen.dout_reg[6]_2 ,
    \fifo_depth_gt1_gen.dout_reg[6]_3 ,
    \fifo_depth_gt1_gen.dout_reg[6]_4 ,
    \fifo_depth_gt1_gen.dout_reg[6]_5 ,
    \fifo_depth_gt1_gen.dout_reg[6]_6 ,
    \fifo_depth_gt1_gen.dout_reg[6]_7 ,
    \fifo_depth_gt1_gen.dout_reg[6]_8 ,
    \fifo_depth_gt1_gen.dout_reg[4]_8 ,
    \fifo_depth_gt1_gen.dout_reg[4]_9 ,
    \fifo_depth_gt1_gen.dout_reg[6]_9 ,
    \fifo_depth_gt1_gen.dout_reg[6]_10 ,
    \fifo_depth_gt1_gen.dout_reg[6]_11 ,
    \fifo_depth_gt1_gen.dout_reg[6]_12 ,
    \fifo_depth_gt1_gen.dout_reg[6]_13 ,
    \fifo_depth_gt1_gen.dout_reg[6]_14 ,
    \fifo_depth_gt1_gen.dout_reg[6]_15 ,
    \fifo_depth_gt1_gen.dout_reg[6]_16 ,
    \fifo_depth_gt1_gen.dout_reg[4]_10 ,
    \fifo_depth_gt1_gen.dout_reg[4]_11 ,
    \fifo_depth_gt1_gen.dout_reg[6]_17 ,
    \fifo_depth_gt1_gen.dout_reg[6]_18 ,
    \fifo_depth_gt1_gen.dout_reg[6]_19 ,
    \fifo_depth_gt1_gen.dout_reg[6]_20 ,
    \fifo_depth_gt1_gen.dout_reg[6]_21 ,
    \fifo_depth_gt1_gen.dout_reg[6]_22 ,
    \fifo_depth_gt1_gen.dout_reg[6]_23 ,
    \fifo_depth_gt1_gen.dout_reg[6]_24 ,
    \fifo_depth_gt1_gen.dout_reg[5]_17 ,
    \fifo_depth_gt1_gen.dout_reg[5]_18 ,
    \fifo_depth_gt1_gen.dout_reg[4]_12 ,
    \fifo_depth_gt1_gen.dout_reg[5]_19 ,
    \fifo_depth_gt1_gen.empty_n_reg_0 ,
    \fifo_depth_gt1_gen.dout_reg[6]_25 ,
    \fifo_depth_gt1_gen.dout_reg[5]_20 ,
    \fifo_depth_gt1_gen.dout_reg[7]_2 ,
    \fifo_depth_gt1_gen.empty_n_reg_1 ,
    SR,
    Q,
    \fifo_depth_gt1_gen.full_n_reg ,
    \fifo_depth_gt1_gen.dout_reg[7]_3 ,
    \fifo_srl_gen.raddr_reg[3] ,
    \fifo_srl_gen.raddr_reg[3]_0 ,
    dout_vld_reg,
    dout_vld_reg_0,
    dout_vld_reg_1,
    \bus_wide_gen.last_data ,
    p_18_in,
    dout_vld_reg_2,
    \bus_wide_gen.data_buf_reg[16] ,
    p_10_in,
    \bus_wide_gen.data_buf_reg[0] ,
    \bus_wide_gen.data_buf_reg[0]_0 ,
    \bus_wide_gen.data_buf_reg[1] ,
    \bus_wide_gen.data_buf_reg[1]_0 ,
    \bus_wide_gen.data_buf_reg[2] ,
    \bus_wide_gen.data_buf_reg[2]_0 ,
    \bus_wide_gen.data_buf_reg[3] ,
    \bus_wide_gen.data_buf_reg[3]_0 ,
    \bus_wide_gen.data_buf_reg[4] ,
    \bus_wide_gen.data_buf_reg[4]_0 ,
    \bus_wide_gen.data_buf_reg[5] ,
    \bus_wide_gen.data_buf_reg[5]_0 ,
    \bus_wide_gen.data_buf_reg[6] ,
    \bus_wide_gen.data_buf_reg[6]_0 ,
    \bus_wide_gen.data_buf_reg[7] ,
    \bus_wide_gen.data_buf_reg[7]_0 ,
    \bus_wide_gen.data_buf1 ,
    \bus_wide_gen.data_buf_reg[96] ,
    \bus_wide_gen.split_cnt_buf_reg[3] ,
    \bus_wide_gen.split_cnt1 ,
    \fifo_depth_gt1_gen.dout_reg[7]_4 ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    \fifo_depth_gt1_gen.dout_reg[0]_0 ,
    ARREADY_Dummy,
    \fifo_depth_gt1_gen.dout_reg[0]_1 ,
    \bus_wide_gen.data_buf[8]_i_4_0 ,
    \bus_wide_gen.data_buf[9]_i_4_0 ,
    \bus_wide_gen.data_buf[10]_i_4_0 ,
    \bus_wide_gen.data_buf[11]_i_4_0 ,
    \bus_wide_gen.data_buf[12]_i_4_0 ,
    \bus_wide_gen.data_buf[13]_i_4_0 ,
    \bus_wide_gen.data_buf[14]_i_4_0 ,
    \bus_wide_gen.data_buf[15]_i_4_0 ,
    ap_rst_n,
    in,
    ap_clk,
    ap_rst,
    \fifo_depth_gt1_gen.dout_reg[7]_5 );
  output \fifo_depth_gt1_gen.mOutPtr_reg[4] ;
  output [0:0]E;
  output [0:0]\fifo_depth_gt1_gen.empty_n_reg ;
  output \fifo_depth_gt1_gen.dout_reg[1]_0 ;
  output [2:0]D;
  output [3:0]\fifo_depth_gt1_gen.mOutPtr_reg[4]_0 ;
  output \fifo_depth_gt1_gen.mOutPtr_reg[0] ;
  output [5:0]\fifo_depth_gt1_gen.dout_reg[7]_0 ;
  output \fifo_depth_gt1_gen.dout_reg[3]_0 ;
  output \fifo_depth_gt1_gen.dout_reg[4]_0 ;
  output \fifo_depth_gt1_gen.dout_reg[4]_1 ;
  output \fifo_depth_gt1_gen.dout_reg[4]_2 ;
  output \fifo_depth_gt1_gen.dout_reg[4]_3 ;
  output \fifo_depth_gt1_gen.dout_reg[4]_4 ;
  output \fifo_depth_gt1_gen.dout_reg[4]_5 ;
  output \fifo_depth_gt1_gen.dout_reg[4]_6 ;
  output \fifo_depth_gt1_gen.dout_reg[4]_7 ;
  output [7:0]\data_p1_reg[39] ;
  output \fifo_depth_gt1_gen.dout_reg[5]_0 ;
  output \data_p1_reg[104] ;
  output \fifo_depth_gt1_gen.dout_reg[5]_1 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_0 ;
  output \data_p1_reg[105] ;
  output \fifo_depth_gt1_gen.dout_reg[5]_2 ;
  output \data_p1_reg[106] ;
  output \fifo_depth_gt1_gen.dout_reg[5]_3 ;
  output \data_p1_reg[107] ;
  output \fifo_depth_gt1_gen.dout_reg[5]_4 ;
  output \data_p1_reg[108] ;
  output \fifo_depth_gt1_gen.dout_reg[5]_5 ;
  output \data_p1_reg[109] ;
  output \fifo_depth_gt1_gen.dout_reg[5]_6 ;
  output \data_p1_reg[110] ;
  output \fifo_depth_gt1_gen.dout_reg[5]_7 ;
  output \data_p1_reg[111] ;
  output \fifo_depth_gt1_gen.dout_reg[5]_8 ;
  output \data_p1_reg[96] ;
  output \fifo_depth_gt1_gen.dout_reg[7]_1 ;
  output \fifo_depth_gt1_gen.dout_reg[5]_9 ;
  output \data_p1_reg[97] ;
  output \fifo_depth_gt1_gen.dout_reg[5]_10 ;
  output \data_p1_reg[98] ;
  output \fifo_depth_gt1_gen.dout_reg[5]_11 ;
  output \data_p1_reg[99] ;
  output \fifo_depth_gt1_gen.dout_reg[5]_12 ;
  output \data_p1_reg[100] ;
  output \fifo_depth_gt1_gen.dout_reg[5]_13 ;
  output \data_p1_reg[101] ;
  output \fifo_depth_gt1_gen.dout_reg[5]_14 ;
  output \data_p1_reg[102] ;
  output \fifo_depth_gt1_gen.dout_reg[5]_15 ;
  output \data_p1_reg[103] ;
  output \fifo_depth_gt1_gen.dout_reg[5]_16 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_1 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_2 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_3 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_4 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_5 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_6 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_7 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_8 ;
  output \fifo_depth_gt1_gen.dout_reg[4]_8 ;
  output \fifo_depth_gt1_gen.dout_reg[4]_9 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_9 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_10 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_11 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_12 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_13 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_14 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_15 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_16 ;
  output \fifo_depth_gt1_gen.dout_reg[4]_10 ;
  output \fifo_depth_gt1_gen.dout_reg[4]_11 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_17 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_18 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_19 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_20 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_21 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_22 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_23 ;
  output \fifo_depth_gt1_gen.dout_reg[6]_24 ;
  output \fifo_depth_gt1_gen.dout_reg[5]_17 ;
  output \fifo_depth_gt1_gen.dout_reg[5]_18 ;
  output \fifo_depth_gt1_gen.dout_reg[4]_12 ;
  output \fifo_depth_gt1_gen.dout_reg[5]_19 ;
  output \fifo_depth_gt1_gen.empty_n_reg_0 ;
  output [3:0]\fifo_depth_gt1_gen.dout_reg[6]_25 ;
  output \fifo_depth_gt1_gen.dout_reg[5]_20 ;
  output \fifo_depth_gt1_gen.dout_reg[7]_2 ;
  output \fifo_depth_gt1_gen.empty_n_reg_1 ;
  output [0:0]SR;
  input [4:0]Q;
  input \fifo_depth_gt1_gen.full_n_reg ;
  input [3:0]\fifo_depth_gt1_gen.dout_reg[7]_3 ;
  input \fifo_srl_gen.raddr_reg[3] ;
  input \fifo_srl_gen.raddr_reg[3]_0 ;
  input dout_vld_reg;
  input [88:0]dout_vld_reg_0;
  input [0:0]dout_vld_reg_1;
  input \bus_wide_gen.last_data ;
  input p_18_in;
  input dout_vld_reg_2;
  input \bus_wide_gen.data_buf_reg[16] ;
  input p_10_in;
  input \bus_wide_gen.data_buf_reg[0] ;
  input \bus_wide_gen.data_buf_reg[0]_0 ;
  input \bus_wide_gen.data_buf_reg[1] ;
  input \bus_wide_gen.data_buf_reg[1]_0 ;
  input \bus_wide_gen.data_buf_reg[2] ;
  input \bus_wide_gen.data_buf_reg[2]_0 ;
  input \bus_wide_gen.data_buf_reg[3] ;
  input \bus_wide_gen.data_buf_reg[3]_0 ;
  input \bus_wide_gen.data_buf_reg[4] ;
  input \bus_wide_gen.data_buf_reg[4]_0 ;
  input \bus_wide_gen.data_buf_reg[5] ;
  input \bus_wide_gen.data_buf_reg[5]_0 ;
  input \bus_wide_gen.data_buf_reg[6] ;
  input \bus_wide_gen.data_buf_reg[6]_0 ;
  input \bus_wide_gen.data_buf_reg[7] ;
  input \bus_wide_gen.data_buf_reg[7]_0 ;
  input \bus_wide_gen.data_buf1 ;
  input \bus_wide_gen.data_buf_reg[96] ;
  input [3:0]\bus_wide_gen.split_cnt_buf_reg[3] ;
  input \bus_wide_gen.split_cnt1 ;
  input \fifo_depth_gt1_gen.dout_reg[7]_4 ;
  input \bus_wide_gen.split_cnt_buf_reg[0] ;
  input \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  input ARREADY_Dummy;
  input \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  input \bus_wide_gen.data_buf[8]_i_4_0 ;
  input \bus_wide_gen.data_buf[9]_i_4_0 ;
  input \bus_wide_gen.data_buf[10]_i_4_0 ;
  input \bus_wide_gen.data_buf[11]_i_4_0 ;
  input \bus_wide_gen.data_buf[12]_i_4_0 ;
  input \bus_wide_gen.data_buf[13]_i_4_0 ;
  input \bus_wide_gen.data_buf[14]_i_4_0 ;
  input \bus_wide_gen.data_buf[15]_i_4_0 ;
  input ap_rst_n;
  input [7:0]in;
  input ap_clk;
  input ap_rst;
  input [0:0]\fifo_depth_gt1_gen.dout_reg[7]_5 ;

  wire ARREADY_Dummy;
  wire [2:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state[1]_i_3_n_0 ;
  wire [4:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire \bus_wide_gen.data_buf1 ;
  wire \bus_wide_gen.data_buf[0]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[0]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[103]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[10]_i_4_0 ;
  wire \bus_wide_gen.data_buf[10]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[10]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[11]_i_4_0 ;
  wire \bus_wide_gen.data_buf[11]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[11]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[12]_i_4_0 ;
  wire \bus_wide_gen.data_buf[12]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[12]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[13]_i_4_0 ;
  wire \bus_wide_gen.data_buf[13]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[13]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[14]_i_4_0 ;
  wire \bus_wide_gen.data_buf[14]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[14]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[15]_i_4_0 ;
  wire \bus_wide_gen.data_buf[15]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[15]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[1]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[1]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[2]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[2]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[3]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[3]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[4]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[4]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[5]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[5]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[64]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[64]_i_6_n_0 ;
  wire \bus_wide_gen.data_buf[65]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[65]_i_6_n_0 ;
  wire \bus_wide_gen.data_buf[66]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[66]_i_6_n_0 ;
  wire \bus_wide_gen.data_buf[67]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[67]_i_6_n_0 ;
  wire \bus_wide_gen.data_buf[68]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[68]_i_6_n_0 ;
  wire \bus_wide_gen.data_buf[69]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[69]_i_6_n_0 ;
  wire \bus_wide_gen.data_buf[6]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[6]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[70]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[70]_i_6_n_0 ;
  wire \bus_wide_gen.data_buf[71]_i_7_n_0 ;
  wire \bus_wide_gen.data_buf[71]_i_8_n_0 ;
  wire \bus_wide_gen.data_buf[7]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[7]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[8]_i_4_0 ;
  wire \bus_wide_gen.data_buf[8]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[8]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[9]_i_4_0 ;
  wire \bus_wide_gen.data_buf[9]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[9]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf_reg[0] ;
  wire \bus_wide_gen.data_buf_reg[0]_0 ;
  wire \bus_wide_gen.data_buf_reg[16] ;
  wire \bus_wide_gen.data_buf_reg[1] ;
  wire \bus_wide_gen.data_buf_reg[1]_0 ;
  wire \bus_wide_gen.data_buf_reg[2] ;
  wire \bus_wide_gen.data_buf_reg[2]_0 ;
  wire \bus_wide_gen.data_buf_reg[3] ;
  wire \bus_wide_gen.data_buf_reg[3]_0 ;
  wire \bus_wide_gen.data_buf_reg[4] ;
  wire \bus_wide_gen.data_buf_reg[4]_0 ;
  wire \bus_wide_gen.data_buf_reg[5] ;
  wire \bus_wide_gen.data_buf_reg[5]_0 ;
  wire \bus_wide_gen.data_buf_reg[6] ;
  wire \bus_wide_gen.data_buf_reg[6]_0 ;
  wire \bus_wide_gen.data_buf_reg[7] ;
  wire \bus_wide_gen.data_buf_reg[7]_0 ;
  wire \bus_wide_gen.data_buf_reg[96] ;
  wire \bus_wide_gen.last_data ;
  wire \bus_wide_gen.split_cnt1 ;
  wire [2:2]\bus_wide_gen.split_cnt__0 ;
  wire \bus_wide_gen.split_cnt_buf[3]_i_9_n_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire [3:0]\bus_wide_gen.split_cnt_buf_reg[3] ;
  wire \data_p1_reg[100] ;
  wire \data_p1_reg[101] ;
  wire \data_p1_reg[102] ;
  wire \data_p1_reg[103] ;
  wire \data_p1_reg[104] ;
  wire \data_p1_reg[105] ;
  wire \data_p1_reg[106] ;
  wire \data_p1_reg[107] ;
  wire \data_p1_reg[108] ;
  wire \data_p1_reg[109] ;
  wire \data_p1_reg[110] ;
  wire \data_p1_reg[111] ;
  wire [7:0]\data_p1_reg[39] ;
  wire \data_p1_reg[96] ;
  wire \data_p1_reg[97] ;
  wire \data_p1_reg[98] ;
  wire \data_p1_reg[99] ;
  wire dout_vld_reg;
  wire [88:0]dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire \fifo_depth_gt1_gen.dout[7]_i_7_n_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  wire \fifo_depth_gt1_gen.dout_reg[1]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[3]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[4]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[4]_1 ;
  wire \fifo_depth_gt1_gen.dout_reg[4]_10 ;
  wire \fifo_depth_gt1_gen.dout_reg[4]_11 ;
  wire \fifo_depth_gt1_gen.dout_reg[4]_12 ;
  wire \fifo_depth_gt1_gen.dout_reg[4]_2 ;
  wire \fifo_depth_gt1_gen.dout_reg[4]_3 ;
  wire \fifo_depth_gt1_gen.dout_reg[4]_4 ;
  wire \fifo_depth_gt1_gen.dout_reg[4]_5 ;
  wire \fifo_depth_gt1_gen.dout_reg[4]_6 ;
  wire \fifo_depth_gt1_gen.dout_reg[4]_7 ;
  wire \fifo_depth_gt1_gen.dout_reg[4]_8 ;
  wire \fifo_depth_gt1_gen.dout_reg[4]_9 ;
  wire \fifo_depth_gt1_gen.dout_reg[5]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[5]_1 ;
  wire \fifo_depth_gt1_gen.dout_reg[5]_10 ;
  wire \fifo_depth_gt1_gen.dout_reg[5]_11 ;
  wire \fifo_depth_gt1_gen.dout_reg[5]_12 ;
  wire \fifo_depth_gt1_gen.dout_reg[5]_13 ;
  wire \fifo_depth_gt1_gen.dout_reg[5]_14 ;
  wire \fifo_depth_gt1_gen.dout_reg[5]_15 ;
  wire \fifo_depth_gt1_gen.dout_reg[5]_16 ;
  wire \fifo_depth_gt1_gen.dout_reg[5]_17 ;
  wire \fifo_depth_gt1_gen.dout_reg[5]_18 ;
  wire \fifo_depth_gt1_gen.dout_reg[5]_19 ;
  wire \fifo_depth_gt1_gen.dout_reg[5]_2 ;
  wire \fifo_depth_gt1_gen.dout_reg[5]_20 ;
  wire \fifo_depth_gt1_gen.dout_reg[5]_3 ;
  wire \fifo_depth_gt1_gen.dout_reg[5]_4 ;
  wire \fifo_depth_gt1_gen.dout_reg[5]_5 ;
  wire \fifo_depth_gt1_gen.dout_reg[5]_6 ;
  wire \fifo_depth_gt1_gen.dout_reg[5]_7 ;
  wire \fifo_depth_gt1_gen.dout_reg[5]_8 ;
  wire \fifo_depth_gt1_gen.dout_reg[5]_9 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_1 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_10 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_11 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_12 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_13 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_14 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_15 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_16 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_17 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_18 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_19 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_2 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_20 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_21 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_22 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_23 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_24 ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[6]_25 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_3 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_4 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_5 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_6 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_7 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_8 ;
  wire \fifo_depth_gt1_gen.dout_reg[6]_9 ;
  wire [5:0]\fifo_depth_gt1_gen.dout_reg[7]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[7]_1 ;
  wire \fifo_depth_gt1_gen.dout_reg[7]_2 ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[7]_3 ;
  wire \fifo_depth_gt1_gen.dout_reg[7]_4 ;
  wire [0:0]\fifo_depth_gt1_gen.dout_reg[7]_5 ;
  wire \fifo_depth_gt1_gen.dout_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.dout_reg_n_0_[3] ;
  wire [0:0]\fifo_depth_gt1_gen.empty_n_reg ;
  wire \fifo_depth_gt1_gen.empty_n_reg_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_1 ;
  wire \fifo_depth_gt1_gen.full_n_reg ;
  wire \fifo_depth_gt1_gen.mOutPtr[4]_i_3_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[4]_i_4_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[4] ;
  wire [3:0]\fifo_depth_gt1_gen.mOutPtr_reg[4]_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ;
  wire \fifo_srl_gen.raddr_reg[3] ;
  wire \fifo_srl_gen.raddr_reg[3]_0 ;
  wire [7:0]in;
  wire p_10_in;
  wire p_18_in;
  wire we;

  LUT6 #(
    .INIT(64'h6500000000000000)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(\FSM_sequential_state[1]_i_3_n_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [0]),
        .I2(\bus_wide_gen.last_data ),
        .I3(p_18_in),
        .I4(\fifo_depth_gt1_gen.dout_reg[3]_0 ),
        .I5(dout_vld_reg_2),
        .O(\fifo_depth_gt1_gen.dout_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I1(\bus_wide_gen.split_cnt1 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[3] [1]),
        .O(\FSM_sequential_state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \bus_wide_gen.data_buf[0]_i_1 
       (.I0(\bus_wide_gen.data_buf[0]_i_2_n_0 ),
        .I1(dout_vld_reg_0[8]),
        .I2(\fifo_depth_gt1_gen.dout_reg[5]_0 ),
        .I3(\bus_wide_gen.data_buf_reg[0] ),
        .I4(\bus_wide_gen.data_buf[0]_i_4_n_0 ),
        .I5(\bus_wide_gen.data_buf_reg[0]_0 ),
        .O(\data_p1_reg[39] [0]));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \bus_wide_gen.data_buf[0]_i_2 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I1(\bus_wide_gen.data_buf1 ),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I3(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I5(dout_vld_reg_0[24]),
        .O(\bus_wide_gen.data_buf[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_wide_gen.data_buf[0]_i_4 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I1(dout_vld_reg_1),
        .I2(dout_vld_reg),
        .I3(\bus_wide_gen.data_buf_reg[16] ),
        .I4(p_10_in),
        .I5(\bus_wide_gen.data_buf[8]_i_4_n_0 ),
        .O(\bus_wide_gen.data_buf[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_wide_gen.data_buf[103]_i_2 
       (.I0(\bus_wide_gen.data_buf[103]_i_5_n_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I2(dout_vld_reg_1),
        .I3(dout_vld_reg),
        .I4(\bus_wide_gen.data_buf_reg[16] ),
        .I5(p_10_in),
        .O(\fifo_depth_gt1_gen.dout_reg[4]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \bus_wide_gen.data_buf[103]_i_5 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .O(\bus_wide_gen.data_buf[103]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \bus_wide_gen.data_buf[10]_i_3 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I1(dout_vld_reg_1),
        .I2(dout_vld_reg),
        .I3(\bus_wide_gen.data_buf_reg[16] ),
        .I4(p_10_in),
        .I5(\bus_wide_gen.data_buf[10]_i_4_n_0 ),
        .O(\fifo_depth_gt1_gen.dout_reg[4]_2 ));
  LUT6 #(
    .INIT(64'hBABABAAAAABAAAAA)) 
    \bus_wide_gen.data_buf[10]_i_4 
       (.I0(\bus_wide_gen.data_buf[10]_i_5_n_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I3(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I4(dout_vld_reg_0[34]),
        .I5(dout_vld_reg_0[66]),
        .O(\bus_wide_gen.data_buf[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \bus_wide_gen.data_buf[10]_i_5 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I2(dout_vld_reg_0[2]),
        .I3(dout_vld_reg_0[18]),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I5(\bus_wide_gen.data_buf[10]_i_4_0 ),
        .O(\bus_wide_gen.data_buf[10]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \bus_wide_gen.data_buf[111]_i_3 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .O(\fifo_depth_gt1_gen.dout_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000002)) 
    \bus_wide_gen.data_buf[119]_i_4 
       (.I0(\bus_wide_gen.data_buf1 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I3(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I5(\bus_wide_gen.data_buf_reg[96] ),
        .O(\fifo_depth_gt1_gen.dout_reg[5]_19 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \bus_wide_gen.data_buf[119]_i_5 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I1(\bus_wide_gen.data_buf1 ),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I3(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .O(\fifo_depth_gt1_gen.dout_reg[5]_18 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \bus_wide_gen.data_buf[11]_i_3 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I1(dout_vld_reg_1),
        .I2(dout_vld_reg),
        .I3(\bus_wide_gen.data_buf_reg[16] ),
        .I4(p_10_in),
        .I5(\bus_wide_gen.data_buf[11]_i_4_n_0 ),
        .O(\fifo_depth_gt1_gen.dout_reg[4]_3 ));
  LUT6 #(
    .INIT(64'hBABABAAAAABAAAAA)) 
    \bus_wide_gen.data_buf[11]_i_4 
       (.I0(\bus_wide_gen.data_buf[11]_i_5_n_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I3(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I4(dout_vld_reg_0[35]),
        .I5(dout_vld_reg_0[67]),
        .O(\bus_wide_gen.data_buf[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \bus_wide_gen.data_buf[11]_i_5 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I2(dout_vld_reg_0[3]),
        .I3(dout_vld_reg_0[19]),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I5(\bus_wide_gen.data_buf[11]_i_4_0 ),
        .O(\bus_wide_gen.data_buf[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \bus_wide_gen.data_buf[12]_i_3 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I1(dout_vld_reg_1),
        .I2(dout_vld_reg),
        .I3(\bus_wide_gen.data_buf_reg[16] ),
        .I4(p_10_in),
        .I5(\bus_wide_gen.data_buf[12]_i_4_n_0 ),
        .O(\fifo_depth_gt1_gen.dout_reg[4]_4 ));
  LUT6 #(
    .INIT(64'hBABABAAAAABAAAAA)) 
    \bus_wide_gen.data_buf[12]_i_4 
       (.I0(\bus_wide_gen.data_buf[12]_i_5_n_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I3(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I4(dout_vld_reg_0[36]),
        .I5(dout_vld_reg_0[68]),
        .O(\bus_wide_gen.data_buf[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \bus_wide_gen.data_buf[12]_i_5 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I2(dout_vld_reg_0[4]),
        .I3(dout_vld_reg_0[20]),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I5(\bus_wide_gen.data_buf[12]_i_4_0 ),
        .O(\bus_wide_gen.data_buf[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \bus_wide_gen.data_buf[13]_i_3 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I1(dout_vld_reg_1),
        .I2(dout_vld_reg),
        .I3(\bus_wide_gen.data_buf_reg[16] ),
        .I4(p_10_in),
        .I5(\bus_wide_gen.data_buf[13]_i_4_n_0 ),
        .O(\fifo_depth_gt1_gen.dout_reg[4]_5 ));
  LUT6 #(
    .INIT(64'hBABABAAAAABAAAAA)) 
    \bus_wide_gen.data_buf[13]_i_4 
       (.I0(\bus_wide_gen.data_buf[13]_i_5_n_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I3(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I4(dout_vld_reg_0[37]),
        .I5(dout_vld_reg_0[69]),
        .O(\bus_wide_gen.data_buf[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \bus_wide_gen.data_buf[13]_i_5 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I2(dout_vld_reg_0[5]),
        .I3(dout_vld_reg_0[21]),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I5(\bus_wide_gen.data_buf[13]_i_4_0 ),
        .O(\bus_wide_gen.data_buf[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \bus_wide_gen.data_buf[14]_i_3 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I1(dout_vld_reg_1),
        .I2(dout_vld_reg),
        .I3(\bus_wide_gen.data_buf_reg[16] ),
        .I4(p_10_in),
        .I5(\bus_wide_gen.data_buf[14]_i_4_n_0 ),
        .O(\fifo_depth_gt1_gen.dout_reg[4]_6 ));
  LUT6 #(
    .INIT(64'hBABABAAAAABAAAAA)) 
    \bus_wide_gen.data_buf[14]_i_4 
       (.I0(\bus_wide_gen.data_buf[14]_i_5_n_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I3(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I4(dout_vld_reg_0[38]),
        .I5(dout_vld_reg_0[70]),
        .O(\bus_wide_gen.data_buf[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \bus_wide_gen.data_buf[14]_i_5 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I2(dout_vld_reg_0[6]),
        .I3(dout_vld_reg_0[22]),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I5(\bus_wide_gen.data_buf[14]_i_4_0 ),
        .O(\bus_wide_gen.data_buf[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \bus_wide_gen.data_buf[15]_i_3 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I1(dout_vld_reg_1),
        .I2(dout_vld_reg),
        .I3(\bus_wide_gen.data_buf_reg[16] ),
        .I4(p_10_in),
        .I5(\bus_wide_gen.data_buf[15]_i_4_n_0 ),
        .O(\fifo_depth_gt1_gen.dout_reg[4]_7 ));
  LUT6 #(
    .INIT(64'hBABABAAAAABAAAAA)) 
    \bus_wide_gen.data_buf[15]_i_4 
       (.I0(\bus_wide_gen.data_buf[15]_i_5_n_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I3(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I4(dout_vld_reg_0[39]),
        .I5(dout_vld_reg_0[71]),
        .O(\bus_wide_gen.data_buf[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \bus_wide_gen.data_buf[15]_i_5 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I2(dout_vld_reg_0[7]),
        .I3(dout_vld_reg_0[23]),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I5(\bus_wide_gen.data_buf[15]_i_4_0 ),
        .O(\bus_wide_gen.data_buf[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \bus_wide_gen.data_buf[1]_i_1 
       (.I0(\bus_wide_gen.data_buf[1]_i_2_n_0 ),
        .I1(dout_vld_reg_0[9]),
        .I2(\fifo_depth_gt1_gen.dout_reg[5]_0 ),
        .I3(\bus_wide_gen.data_buf_reg[1] ),
        .I4(\bus_wide_gen.data_buf[1]_i_4_n_0 ),
        .I5(\bus_wide_gen.data_buf_reg[1]_0 ),
        .O(\data_p1_reg[39] [1]));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \bus_wide_gen.data_buf[1]_i_2 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I1(\bus_wide_gen.data_buf1 ),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I3(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I5(dout_vld_reg_0[25]),
        .O(\bus_wide_gen.data_buf[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_wide_gen.data_buf[1]_i_4 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I1(dout_vld_reg_1),
        .I2(dout_vld_reg),
        .I3(\bus_wide_gen.data_buf_reg[16] ),
        .I4(p_10_in),
        .I5(\bus_wide_gen.data_buf[9]_i_4_n_0 ),
        .O(\bus_wide_gen.data_buf[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \bus_wide_gen.data_buf[2]_i_1 
       (.I0(\bus_wide_gen.data_buf[2]_i_2_n_0 ),
        .I1(dout_vld_reg_0[10]),
        .I2(\fifo_depth_gt1_gen.dout_reg[5]_0 ),
        .I3(\bus_wide_gen.data_buf_reg[2] ),
        .I4(\bus_wide_gen.data_buf[2]_i_4_n_0 ),
        .I5(\bus_wide_gen.data_buf_reg[2]_0 ),
        .O(\data_p1_reg[39] [2]));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \bus_wide_gen.data_buf[2]_i_2 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I1(\bus_wide_gen.data_buf1 ),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I3(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I5(dout_vld_reg_0[26]),
        .O(\bus_wide_gen.data_buf[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_wide_gen.data_buf[2]_i_4 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I1(dout_vld_reg_1),
        .I2(dout_vld_reg),
        .I3(\bus_wide_gen.data_buf_reg[16] ),
        .I4(p_10_in),
        .I5(\bus_wide_gen.data_buf[10]_i_4_n_0 ),
        .O(\bus_wide_gen.data_buf[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \bus_wide_gen.data_buf[39]_i_4 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I1(dout_vld_reg_1),
        .I2(dout_vld_reg),
        .I3(\bus_wide_gen.data_buf_reg[16] ),
        .I4(p_10_in),
        .I5(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .O(\fifo_depth_gt1_gen.dout_reg[4]_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \bus_wide_gen.data_buf[3]_i_1 
       (.I0(\bus_wide_gen.data_buf[3]_i_2_n_0 ),
        .I1(dout_vld_reg_0[11]),
        .I2(\fifo_depth_gt1_gen.dout_reg[5]_0 ),
        .I3(\bus_wide_gen.data_buf_reg[3] ),
        .I4(\bus_wide_gen.data_buf[3]_i_4_n_0 ),
        .I5(\bus_wide_gen.data_buf_reg[3]_0 ),
        .O(\data_p1_reg[39] [3]));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \bus_wide_gen.data_buf[3]_i_2 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I1(\bus_wide_gen.data_buf1 ),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I3(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I5(dout_vld_reg_0[27]),
        .O(\bus_wide_gen.data_buf[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_wide_gen.data_buf[3]_i_4 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I1(dout_vld_reg_1),
        .I2(dout_vld_reg),
        .I3(\bus_wide_gen.data_buf_reg[16] ),
        .I4(p_10_in),
        .I5(\bus_wide_gen.data_buf[11]_i_4_n_0 ),
        .O(\bus_wide_gen.data_buf[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_wide_gen.data_buf[47]_i_4 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .O(\fifo_depth_gt1_gen.dout_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_wide_gen.data_buf[47]_i_5 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I1(dout_vld_reg_1),
        .I2(dout_vld_reg),
        .I3(\bus_wide_gen.data_buf_reg[16] ),
        .I4(p_10_in),
        .I5(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .O(\fifo_depth_gt1_gen.dout_reg[4]_10 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \bus_wide_gen.data_buf[48]_i_4 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I5(dout_vld_reg_0[64]),
        .O(\fifo_depth_gt1_gen.dout_reg[6]_9 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \bus_wide_gen.data_buf[49]_i_4 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I5(dout_vld_reg_0[65]),
        .O(\fifo_depth_gt1_gen.dout_reg[6]_10 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \bus_wide_gen.data_buf[4]_i_1 
       (.I0(\bus_wide_gen.data_buf[4]_i_2_n_0 ),
        .I1(dout_vld_reg_0[12]),
        .I2(\fifo_depth_gt1_gen.dout_reg[5]_0 ),
        .I3(\bus_wide_gen.data_buf_reg[4] ),
        .I4(\bus_wide_gen.data_buf[4]_i_4_n_0 ),
        .I5(\bus_wide_gen.data_buf_reg[4]_0 ),
        .O(\data_p1_reg[39] [4]));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \bus_wide_gen.data_buf[4]_i_2 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I1(\bus_wide_gen.data_buf1 ),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I3(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I5(dout_vld_reg_0[28]),
        .O(\bus_wide_gen.data_buf[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_wide_gen.data_buf[4]_i_4 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I1(dout_vld_reg_1),
        .I2(dout_vld_reg),
        .I3(\bus_wide_gen.data_buf_reg[16] ),
        .I4(p_10_in),
        .I5(\bus_wide_gen.data_buf[12]_i_4_n_0 ),
        .O(\bus_wide_gen.data_buf[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \bus_wide_gen.data_buf[50]_i_4 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I5(dout_vld_reg_0[66]),
        .O(\fifo_depth_gt1_gen.dout_reg[6]_11 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \bus_wide_gen.data_buf[51]_i_4 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I5(dout_vld_reg_0[67]),
        .O(\fifo_depth_gt1_gen.dout_reg[6]_12 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \bus_wide_gen.data_buf[52]_i_4 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I5(dout_vld_reg_0[68]),
        .O(\fifo_depth_gt1_gen.dout_reg[6]_13 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \bus_wide_gen.data_buf[53]_i_4 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I5(dout_vld_reg_0[69]),
        .O(\fifo_depth_gt1_gen.dout_reg[6]_14 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \bus_wide_gen.data_buf[54]_i_4 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I5(dout_vld_reg_0[70]),
        .O(\fifo_depth_gt1_gen.dout_reg[6]_15 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \bus_wide_gen.data_buf[55]_i_4 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I5(dout_vld_reg_0[71]),
        .O(\fifo_depth_gt1_gen.dout_reg[6]_16 ));
  LUT6 #(
    .INIT(64'hAA00C000AA000000)) 
    \bus_wide_gen.data_buf[56]_i_4 
       (.I0(\fifo_depth_gt1_gen.dout_reg[5]_1 ),
        .I1(dout_vld_reg_0[64]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I5(\fifo_depth_gt1_gen.dout_reg[6]_0 ),
        .O(\data_p1_reg[104] ));
  LUT6 #(
    .INIT(64'hAA00C000AA000000)) 
    \bus_wide_gen.data_buf[57]_i_4 
       (.I0(\fifo_depth_gt1_gen.dout_reg[5]_2 ),
        .I1(dout_vld_reg_0[65]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I5(\fifo_depth_gt1_gen.dout_reg[6]_0 ),
        .O(\data_p1_reg[105] ));
  LUT6 #(
    .INIT(64'hAA00C000AA000000)) 
    \bus_wide_gen.data_buf[58]_i_4 
       (.I0(\fifo_depth_gt1_gen.dout_reg[5]_3 ),
        .I1(dout_vld_reg_0[66]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I5(\fifo_depth_gt1_gen.dout_reg[6]_0 ),
        .O(\data_p1_reg[106] ));
  LUT6 #(
    .INIT(64'hAA00C000AA000000)) 
    \bus_wide_gen.data_buf[59]_i_4 
       (.I0(\fifo_depth_gt1_gen.dout_reg[5]_4 ),
        .I1(dout_vld_reg_0[67]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I5(\fifo_depth_gt1_gen.dout_reg[6]_0 ),
        .O(\data_p1_reg[107] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \bus_wide_gen.data_buf[5]_i_1 
       (.I0(\bus_wide_gen.data_buf[5]_i_2_n_0 ),
        .I1(dout_vld_reg_0[13]),
        .I2(\fifo_depth_gt1_gen.dout_reg[5]_0 ),
        .I3(\bus_wide_gen.data_buf_reg[5] ),
        .I4(\bus_wide_gen.data_buf[5]_i_4_n_0 ),
        .I5(\bus_wide_gen.data_buf_reg[5]_0 ),
        .O(\data_p1_reg[39] [5]));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \bus_wide_gen.data_buf[5]_i_2 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I1(\bus_wide_gen.data_buf1 ),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I3(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I5(dout_vld_reg_0[29]),
        .O(\bus_wide_gen.data_buf[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_wide_gen.data_buf[5]_i_4 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I1(dout_vld_reg_1),
        .I2(dout_vld_reg),
        .I3(\bus_wide_gen.data_buf_reg[16] ),
        .I4(p_10_in),
        .I5(\bus_wide_gen.data_buf[13]_i_4_n_0 ),
        .O(\bus_wide_gen.data_buf[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAA00C000AA000000)) 
    \bus_wide_gen.data_buf[60]_i_4 
       (.I0(\fifo_depth_gt1_gen.dout_reg[5]_5 ),
        .I1(dout_vld_reg_0[68]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I5(\fifo_depth_gt1_gen.dout_reg[6]_0 ),
        .O(\data_p1_reg[108] ));
  LUT6 #(
    .INIT(64'hAA00C000AA000000)) 
    \bus_wide_gen.data_buf[61]_i_4 
       (.I0(\fifo_depth_gt1_gen.dout_reg[5]_6 ),
        .I1(dout_vld_reg_0[69]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I5(\fifo_depth_gt1_gen.dout_reg[6]_0 ),
        .O(\data_p1_reg[109] ));
  LUT6 #(
    .INIT(64'hAA00C000AA000000)) 
    \bus_wide_gen.data_buf[62]_i_4 
       (.I0(\fifo_depth_gt1_gen.dout_reg[5]_7 ),
        .I1(dout_vld_reg_0[70]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I5(\fifo_depth_gt1_gen.dout_reg[6]_0 ),
        .O(\data_p1_reg[110] ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \bus_wide_gen.data_buf[63]_i_3 
       (.I0(\bus_wide_gen.data_buf[103]_i_5_n_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I2(dout_vld_reg_1),
        .I3(dout_vld_reg),
        .I4(\bus_wide_gen.data_buf_reg[16] ),
        .I5(p_10_in),
        .O(\fifo_depth_gt1_gen.dout_reg[4]_9 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \bus_wide_gen.data_buf[63]_i_5 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I1(dout_vld_reg_1),
        .I2(dout_vld_reg),
        .I3(\bus_wide_gen.data_buf_reg[16] ),
        .I4(p_10_in),
        .I5(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .O(\fifo_depth_gt1_gen.dout_reg[4]_8 ));
  LUT6 #(
    .INIT(64'hAA00C000AA000000)) 
    \bus_wide_gen.data_buf[63]_i_6 
       (.I0(\fifo_depth_gt1_gen.dout_reg[5]_8 ),
        .I1(dout_vld_reg_0[71]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I5(\fifo_depth_gt1_gen.dout_reg[6]_0 ),
        .O(\data_p1_reg[111] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0C080400)) 
    \bus_wide_gen.data_buf[64]_i_2 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I3(dout_vld_reg_0[56]),
        .I4(dout_vld_reg_0[72]),
        .I5(\bus_wide_gen.data_buf[64]_i_5_n_0 ),
        .O(\fifo_depth_gt1_gen.dout_reg[5]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0C080400)) 
    \bus_wide_gen.data_buf[64]_i_3 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I3(dout_vld_reg_0[64]),
        .I4(dout_vld_reg_0[80]),
        .I5(\bus_wide_gen.data_buf[64]_i_6_n_0 ),
        .O(\fifo_depth_gt1_gen.dout_reg[5]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT5 #(
    .INIT(32'h000A000C)) 
    \bus_wide_gen.data_buf[64]_i_5 
       (.I0(dout_vld_reg_0[40]),
        .I1(dout_vld_reg_0[24]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I3(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .O(\bus_wide_gen.data_buf[64]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \bus_wide_gen.data_buf[64]_i_6 
       (.I0(dout_vld_reg_0[48]),
        .I1(dout_vld_reg_0[32]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I3(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .O(\bus_wide_gen.data_buf[64]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0C080400)) 
    \bus_wide_gen.data_buf[65]_i_2 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I3(dout_vld_reg_0[57]),
        .I4(dout_vld_reg_0[73]),
        .I5(\bus_wide_gen.data_buf[65]_i_5_n_0 ),
        .O(\fifo_depth_gt1_gen.dout_reg[5]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0C080400)) 
    \bus_wide_gen.data_buf[65]_i_3 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I3(dout_vld_reg_0[65]),
        .I4(dout_vld_reg_0[81]),
        .I5(\bus_wide_gen.data_buf[65]_i_6_n_0 ),
        .O(\fifo_depth_gt1_gen.dout_reg[5]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT5 #(
    .INIT(32'h000A000C)) 
    \bus_wide_gen.data_buf[65]_i_5 
       (.I0(dout_vld_reg_0[41]),
        .I1(dout_vld_reg_0[25]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I3(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .O(\bus_wide_gen.data_buf[65]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \bus_wide_gen.data_buf[65]_i_6 
       (.I0(dout_vld_reg_0[49]),
        .I1(dout_vld_reg_0[33]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I3(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .O(\bus_wide_gen.data_buf[65]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0C080400)) 
    \bus_wide_gen.data_buf[66]_i_2 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I3(dout_vld_reg_0[58]),
        .I4(dout_vld_reg_0[74]),
        .I5(\bus_wide_gen.data_buf[66]_i_5_n_0 ),
        .O(\fifo_depth_gt1_gen.dout_reg[5]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0C080400)) 
    \bus_wide_gen.data_buf[66]_i_3 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I3(dout_vld_reg_0[66]),
        .I4(dout_vld_reg_0[82]),
        .I5(\bus_wide_gen.data_buf[66]_i_6_n_0 ),
        .O(\fifo_depth_gt1_gen.dout_reg[5]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT5 #(
    .INIT(32'h000A000C)) 
    \bus_wide_gen.data_buf[66]_i_5 
       (.I0(dout_vld_reg_0[42]),
        .I1(dout_vld_reg_0[26]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I3(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .O(\bus_wide_gen.data_buf[66]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \bus_wide_gen.data_buf[66]_i_6 
       (.I0(dout_vld_reg_0[50]),
        .I1(dout_vld_reg_0[34]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I3(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .O(\bus_wide_gen.data_buf[66]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0C080400)) 
    \bus_wide_gen.data_buf[67]_i_2 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I3(dout_vld_reg_0[59]),
        .I4(dout_vld_reg_0[75]),
        .I5(\bus_wide_gen.data_buf[67]_i_5_n_0 ),
        .O(\fifo_depth_gt1_gen.dout_reg[5]_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0C080400)) 
    \bus_wide_gen.data_buf[67]_i_3 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I3(dout_vld_reg_0[67]),
        .I4(dout_vld_reg_0[83]),
        .I5(\bus_wide_gen.data_buf[67]_i_6_n_0 ),
        .O(\fifo_depth_gt1_gen.dout_reg[5]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT5 #(
    .INIT(32'h000A000C)) 
    \bus_wide_gen.data_buf[67]_i_5 
       (.I0(dout_vld_reg_0[43]),
        .I1(dout_vld_reg_0[27]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I3(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .O(\bus_wide_gen.data_buf[67]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \bus_wide_gen.data_buf[67]_i_6 
       (.I0(dout_vld_reg_0[51]),
        .I1(dout_vld_reg_0[35]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I3(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .O(\bus_wide_gen.data_buf[67]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0C080400)) 
    \bus_wide_gen.data_buf[68]_i_2 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I3(dout_vld_reg_0[60]),
        .I4(dout_vld_reg_0[76]),
        .I5(\bus_wide_gen.data_buf[68]_i_5_n_0 ),
        .O(\fifo_depth_gt1_gen.dout_reg[5]_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0C080400)) 
    \bus_wide_gen.data_buf[68]_i_3 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I3(dout_vld_reg_0[68]),
        .I4(dout_vld_reg_0[84]),
        .I5(\bus_wide_gen.data_buf[68]_i_6_n_0 ),
        .O(\fifo_depth_gt1_gen.dout_reg[5]_13 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \bus_wide_gen.data_buf[68]_i_5 
       (.I0(dout_vld_reg_0[44]),
        .I1(dout_vld_reg_0[28]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I3(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .O(\bus_wide_gen.data_buf[68]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \bus_wide_gen.data_buf[68]_i_6 
       (.I0(dout_vld_reg_0[52]),
        .I1(dout_vld_reg_0[36]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I3(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .O(\bus_wide_gen.data_buf[68]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0C080400)) 
    \bus_wide_gen.data_buf[69]_i_2 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I3(dout_vld_reg_0[61]),
        .I4(dout_vld_reg_0[77]),
        .I5(\bus_wide_gen.data_buf[69]_i_5_n_0 ),
        .O(\fifo_depth_gt1_gen.dout_reg[5]_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0C080400)) 
    \bus_wide_gen.data_buf[69]_i_3 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I3(dout_vld_reg_0[69]),
        .I4(dout_vld_reg_0[85]),
        .I5(\bus_wide_gen.data_buf[69]_i_6_n_0 ),
        .O(\fifo_depth_gt1_gen.dout_reg[5]_14 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \bus_wide_gen.data_buf[69]_i_5 
       (.I0(dout_vld_reg_0[45]),
        .I1(dout_vld_reg_0[29]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I3(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .O(\bus_wide_gen.data_buf[69]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \bus_wide_gen.data_buf[69]_i_6 
       (.I0(dout_vld_reg_0[53]),
        .I1(dout_vld_reg_0[37]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I3(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .O(\bus_wide_gen.data_buf[69]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \bus_wide_gen.data_buf[6]_i_1 
       (.I0(\bus_wide_gen.data_buf[6]_i_2_n_0 ),
        .I1(dout_vld_reg_0[14]),
        .I2(\fifo_depth_gt1_gen.dout_reg[5]_0 ),
        .I3(\bus_wide_gen.data_buf_reg[6] ),
        .I4(\bus_wide_gen.data_buf[6]_i_4_n_0 ),
        .I5(\bus_wide_gen.data_buf_reg[6]_0 ),
        .O(\data_p1_reg[39] [6]));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \bus_wide_gen.data_buf[6]_i_2 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I1(\bus_wide_gen.data_buf1 ),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I3(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I5(dout_vld_reg_0[30]),
        .O(\bus_wide_gen.data_buf[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_wide_gen.data_buf[6]_i_4 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I1(dout_vld_reg_1),
        .I2(dout_vld_reg),
        .I3(\bus_wide_gen.data_buf_reg[16] ),
        .I4(p_10_in),
        .I5(\bus_wide_gen.data_buf[14]_i_4_n_0 ),
        .O(\bus_wide_gen.data_buf[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0C080400)) 
    \bus_wide_gen.data_buf[70]_i_2 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I3(dout_vld_reg_0[62]),
        .I4(dout_vld_reg_0[78]),
        .I5(\bus_wide_gen.data_buf[70]_i_5_n_0 ),
        .O(\fifo_depth_gt1_gen.dout_reg[5]_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0C080400)) 
    \bus_wide_gen.data_buf[70]_i_3 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I3(dout_vld_reg_0[70]),
        .I4(dout_vld_reg_0[86]),
        .I5(\bus_wide_gen.data_buf[70]_i_6_n_0 ),
        .O(\fifo_depth_gt1_gen.dout_reg[5]_15 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \bus_wide_gen.data_buf[70]_i_5 
       (.I0(dout_vld_reg_0[46]),
        .I1(dout_vld_reg_0[30]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I3(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .O(\bus_wide_gen.data_buf[70]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \bus_wide_gen.data_buf[70]_i_6 
       (.I0(dout_vld_reg_0[54]),
        .I1(dout_vld_reg_0[38]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I3(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .O(\bus_wide_gen.data_buf[70]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0C080400)) 
    \bus_wide_gen.data_buf[71]_i_3 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I3(dout_vld_reg_0[63]),
        .I4(dout_vld_reg_0[79]),
        .I5(\bus_wide_gen.data_buf[71]_i_7_n_0 ),
        .O(\fifo_depth_gt1_gen.dout_reg[5]_8 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0C080400)) 
    \bus_wide_gen.data_buf[71]_i_5 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I3(dout_vld_reg_0[71]),
        .I4(dout_vld_reg_0[87]),
        .I5(\bus_wide_gen.data_buf[71]_i_8_n_0 ),
        .O(\fifo_depth_gt1_gen.dout_reg[5]_16 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \bus_wide_gen.data_buf[71]_i_7 
       (.I0(dout_vld_reg_0[47]),
        .I1(dout_vld_reg_0[31]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I3(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .O(\bus_wide_gen.data_buf[71]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \bus_wide_gen.data_buf[71]_i_8 
       (.I0(dout_vld_reg_0[55]),
        .I1(dout_vld_reg_0[39]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I3(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .O(\bus_wide_gen.data_buf[71]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h80800000FF000000)) 
    \bus_wide_gen.data_buf[72]_i_3 
       (.I0(dout_vld_reg_0[56]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_1 ),
        .I3(\fifo_depth_gt1_gen.dout_reg[5]_9 ),
        .I4(\bus_wide_gen.data_buf1 ),
        .I5(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .O(\data_p1_reg[96] ));
  LUT6 #(
    .INIT(64'h80800000FF000000)) 
    \bus_wide_gen.data_buf[73]_i_3 
       (.I0(dout_vld_reg_0[57]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_1 ),
        .I3(\fifo_depth_gt1_gen.dout_reg[5]_10 ),
        .I4(\bus_wide_gen.data_buf1 ),
        .I5(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .O(\data_p1_reg[97] ));
  LUT6 #(
    .INIT(64'h80800000FF000000)) 
    \bus_wide_gen.data_buf[74]_i_3 
       (.I0(dout_vld_reg_0[58]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_1 ),
        .I3(\fifo_depth_gt1_gen.dout_reg[5]_11 ),
        .I4(\bus_wide_gen.data_buf1 ),
        .I5(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .O(\data_p1_reg[98] ));
  LUT6 #(
    .INIT(64'h80800000FF000000)) 
    \bus_wide_gen.data_buf[75]_i_3 
       (.I0(dout_vld_reg_0[59]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_1 ),
        .I3(\fifo_depth_gt1_gen.dout_reg[5]_12 ),
        .I4(\bus_wide_gen.data_buf1 ),
        .I5(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .O(\data_p1_reg[99] ));
  LUT6 #(
    .INIT(64'h80800000FF000000)) 
    \bus_wide_gen.data_buf[76]_i_3 
       (.I0(dout_vld_reg_0[60]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_1 ),
        .I3(\fifo_depth_gt1_gen.dout_reg[5]_13 ),
        .I4(\bus_wide_gen.data_buf1 ),
        .I5(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .O(\data_p1_reg[100] ));
  LUT6 #(
    .INIT(64'h80800000FF000000)) 
    \bus_wide_gen.data_buf[77]_i_3 
       (.I0(dout_vld_reg_0[61]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_1 ),
        .I3(\fifo_depth_gt1_gen.dout_reg[5]_14 ),
        .I4(\bus_wide_gen.data_buf1 ),
        .I5(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .O(\data_p1_reg[101] ));
  LUT6 #(
    .INIT(64'h80800000FF000000)) 
    \bus_wide_gen.data_buf[78]_i_3 
       (.I0(dout_vld_reg_0[62]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_1 ),
        .I3(\fifo_depth_gt1_gen.dout_reg[5]_15 ),
        .I4(\bus_wide_gen.data_buf1 ),
        .I5(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .O(\data_p1_reg[102] ));
  LUT6 #(
    .INIT(64'h80800000FF000000)) 
    \bus_wide_gen.data_buf[79]_i_3 
       (.I0(dout_vld_reg_0[63]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_1 ),
        .I3(\fifo_depth_gt1_gen.dout_reg[5]_16 ),
        .I4(\bus_wide_gen.data_buf1 ),
        .I5(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .O(\data_p1_reg[103] ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \bus_wide_gen.data_buf[79]_i_4 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I1(\bus_wide_gen.data_buf1 ),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I3(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .O(\fifo_depth_gt1_gen.dout_reg[5]_17 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \bus_wide_gen.data_buf[7]_i_1 
       (.I0(\bus_wide_gen.data_buf[7]_i_2_n_0 ),
        .I1(dout_vld_reg_0[15]),
        .I2(\fifo_depth_gt1_gen.dout_reg[5]_0 ),
        .I3(\bus_wide_gen.data_buf_reg[7] ),
        .I4(\bus_wide_gen.data_buf[7]_i_4_n_0 ),
        .I5(\bus_wide_gen.data_buf_reg[7]_0 ),
        .O(\data_p1_reg[39] [7]));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \bus_wide_gen.data_buf[7]_i_2 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I1(\bus_wide_gen.data_buf1 ),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I3(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I5(dout_vld_reg_0[31]),
        .O(\bus_wide_gen.data_buf[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_wide_gen.data_buf[7]_i_4 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I1(dout_vld_reg_1),
        .I2(dout_vld_reg),
        .I3(\bus_wide_gen.data_buf_reg[16] ),
        .I4(p_10_in),
        .I5(\bus_wide_gen.data_buf[15]_i_4_n_0 ),
        .O(\bus_wide_gen.data_buf[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_wide_gen.data_buf[7]_i_6 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .O(\fifo_depth_gt1_gen.dout_reg[7]_2 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \bus_wide_gen.data_buf[80]_i_3 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I5(dout_vld_reg_0[72]),
        .O(\fifo_depth_gt1_gen.dout_reg[6]_1 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \bus_wide_gen.data_buf[80]_i_4 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I5(dout_vld_reg_0[80]),
        .O(\fifo_depth_gt1_gen.dout_reg[6]_17 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \bus_wide_gen.data_buf[81]_i_3 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I5(dout_vld_reg_0[73]),
        .O(\fifo_depth_gt1_gen.dout_reg[6]_2 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \bus_wide_gen.data_buf[81]_i_4 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I5(dout_vld_reg_0[81]),
        .O(\fifo_depth_gt1_gen.dout_reg[6]_18 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \bus_wide_gen.data_buf[82]_i_3 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I5(dout_vld_reg_0[74]),
        .O(\fifo_depth_gt1_gen.dout_reg[6]_3 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \bus_wide_gen.data_buf[82]_i_4 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I5(dout_vld_reg_0[82]),
        .O(\fifo_depth_gt1_gen.dout_reg[6]_19 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \bus_wide_gen.data_buf[83]_i_3 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I5(dout_vld_reg_0[75]),
        .O(\fifo_depth_gt1_gen.dout_reg[6]_4 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \bus_wide_gen.data_buf[83]_i_4 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I5(dout_vld_reg_0[83]),
        .O(\fifo_depth_gt1_gen.dout_reg[6]_20 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \bus_wide_gen.data_buf[84]_i_3 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I5(dout_vld_reg_0[76]),
        .O(\fifo_depth_gt1_gen.dout_reg[6]_5 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \bus_wide_gen.data_buf[84]_i_4 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I5(dout_vld_reg_0[84]),
        .O(\fifo_depth_gt1_gen.dout_reg[6]_21 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \bus_wide_gen.data_buf[85]_i_3 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I5(dout_vld_reg_0[77]),
        .O(\fifo_depth_gt1_gen.dout_reg[6]_6 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \bus_wide_gen.data_buf[85]_i_4 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I5(dout_vld_reg_0[85]),
        .O(\fifo_depth_gt1_gen.dout_reg[6]_22 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \bus_wide_gen.data_buf[86]_i_3 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I5(dout_vld_reg_0[78]),
        .O(\fifo_depth_gt1_gen.dout_reg[6]_7 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \bus_wide_gen.data_buf[86]_i_4 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I5(dout_vld_reg_0[86]),
        .O(\fifo_depth_gt1_gen.dout_reg[6]_23 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \bus_wide_gen.data_buf[87]_i_3 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I5(dout_vld_reg_0[79]),
        .O(\fifo_depth_gt1_gen.dout_reg[6]_8 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \bus_wide_gen.data_buf[87]_i_4 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I3(\bus_wide_gen.data_buf1 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I5(dout_vld_reg_0[87]),
        .O(\fifo_depth_gt1_gen.dout_reg[6]_24 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \bus_wide_gen.data_buf[8]_i_3 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I1(dout_vld_reg_1),
        .I2(dout_vld_reg),
        .I3(\bus_wide_gen.data_buf_reg[16] ),
        .I4(p_10_in),
        .I5(\bus_wide_gen.data_buf[8]_i_4_n_0 ),
        .O(\fifo_depth_gt1_gen.dout_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hBABABAAAAABAAAAA)) 
    \bus_wide_gen.data_buf[8]_i_4 
       (.I0(\bus_wide_gen.data_buf[8]_i_5_n_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I3(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I4(dout_vld_reg_0[32]),
        .I5(dout_vld_reg_0[64]),
        .O(\bus_wide_gen.data_buf[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \bus_wide_gen.data_buf[8]_i_5 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I2(dout_vld_reg_0[0]),
        .I3(dout_vld_reg_0[16]),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I5(\bus_wide_gen.data_buf[8]_i_4_0 ),
        .O(\bus_wide_gen.data_buf[8]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \bus_wide_gen.data_buf[95]_i_4 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I1(\bus_wide_gen.data_buf1 ),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I3(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .O(\fifo_depth_gt1_gen.dout_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_wide_gen.data_buf[95]_i_5 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I3(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .O(\fifo_depth_gt1_gen.dout_reg[5]_20 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \bus_wide_gen.data_buf[9]_i_3 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I1(dout_vld_reg_1),
        .I2(dout_vld_reg),
        .I3(\bus_wide_gen.data_buf_reg[16] ),
        .I4(p_10_in),
        .I5(\bus_wide_gen.data_buf[9]_i_4_n_0 ),
        .O(\fifo_depth_gt1_gen.dout_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hBABABAAAAABAAAAA)) 
    \bus_wide_gen.data_buf[9]_i_4 
       (.I0(\bus_wide_gen.data_buf[9]_i_5_n_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I3(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I4(dout_vld_reg_0[33]),
        .I5(dout_vld_reg_0[65]),
        .O(\bus_wide_gen.data_buf[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF541000005410)) 
    \bus_wide_gen.data_buf[9]_i_5 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I2(dout_vld_reg_0[1]),
        .I3(dout_vld_reg_0[17]),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I5(\bus_wide_gen.data_buf[9]_i_4_0 ),
        .O(\bus_wide_gen.data_buf[9]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0F0F0F07)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[3] [0]),
        .I3(\bus_wide_gen.split_cnt_buf_reg[3] [1]),
        .I4(\bus_wide_gen.split_cnt_buf_reg[3] [2]),
        .O(\fifo_depth_gt1_gen.dout_reg[6]_25 [0]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \bus_wide_gen.split_cnt_buf[1]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[3] [0]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I2(\bus_wide_gen.split_cnt_buf_reg[3] [1]),
        .I3(\bus_wide_gen.split_cnt1 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .O(\fifo_depth_gt1_gen.dout_reg[6]_25 [1]));
  LUT6 #(
    .INIT(64'h47CF77FFB8308800)) 
    \bus_wide_gen.split_cnt_buf[2]_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .I1(\bus_wide_gen.split_cnt1 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[3] [0]),
        .I3(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I4(\bus_wide_gen.split_cnt_buf_reg[3] [1]),
        .I5(\bus_wide_gen.split_cnt__0 ),
        .O(\fifo_depth_gt1_gen.dout_reg[6]_25 [2]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus_wide_gen.split_cnt_buf[2]_i_2 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I1(\bus_wide_gen.split_cnt1 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[3] [2]),
        .O(\bus_wide_gen.split_cnt__0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \bus_wide_gen.split_cnt_buf[3]_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[1]_0 ),
        .I1(ap_rst_n),
        .O(SR));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \bus_wide_gen.split_cnt_buf[3]_i_3 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[3] [2]),
        .I2(\bus_wide_gen.split_cnt_buf[3]_i_9_n_0 ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[3] [3]),
        .I4(\bus_wide_gen.split_cnt1 ),
        .I5(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .O(\fifo_depth_gt1_gen.dout_reg[6]_25 [3]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \bus_wide_gen.split_cnt_buf[3]_i_9 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[3] [1]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .I2(\bus_wide_gen.split_cnt_buf_reg[3] [0]),
        .I3(\bus_wide_gen.split_cnt1 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .O(\bus_wide_gen.split_cnt_buf[3]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1
       (.I0(\fifo_srl_gen.raddr_reg[3] ),
        .I1(dout_vld_reg),
        .I2(dout_vld_reg_0[88]),
        .I3(dout_vld_reg_1),
        .I4(\fifo_depth_gt1_gen.dout_reg[1]_0 ),
        .O(\fifo_depth_gt1_gen.empty_n_reg_1 ));
  LUT6 #(
    .INIT(64'h0505066005050505)) 
    \fifo_depth_gt1_gen.dout[7]_i_3 
       (.I0(\fifo_depth_gt1_gen.dout[7]_i_7_n_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg_n_0_[3] ),
        .I2(\fifo_depth_gt1_gen.dout_reg[6]_25 [0]),
        .I3(\fifo_depth_gt1_gen.dout_reg_n_0_[0] ),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_4 ),
        .I5(dout_vld_reg_0[88]),
        .O(\fifo_depth_gt1_gen.dout_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fifo_depth_gt1_gen.dout[7]_i_6 
       (.I0(\fifo_srl_gen.raddr_reg[3] ),
        .I1(dout_vld_reg),
        .O(\fifo_depth_gt1_gen.empty_n_reg_0 ));
  LUT6 #(
    .INIT(64'h00000004FFFFFFF7)) 
    \fifo_depth_gt1_gen.dout[7]_i_7 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[3] [0]),
        .I3(\bus_wide_gen.split_cnt_buf_reg[3] [1]),
        .I4(\bus_wide_gen.split_cnt_buf_reg[3] [2]),
        .I5(\bus_wide_gen.split_cnt_buf_reg[3] [3]),
        .O(\fifo_depth_gt1_gen.dout[7]_i_7_n_0 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_depth_gt1_gen.dout_reg[7]_5 ),
        .D(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg_n_0_[0] ),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_depth_gt1_gen.dout_reg[7]_5 ),
        .D(\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[7]_0 [0]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_depth_gt1_gen.dout_reg[7]_5 ),
        .D(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[7]_0 [1]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_depth_gt1_gen.dout_reg[7]_5 ),
        .D(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg_n_0_[3] ),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[4] 
       (.C(ap_clk),
        .CE(\fifo_depth_gt1_gen.dout_reg[7]_5 ),
        .D(\fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[7]_0 [2]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[5] 
       (.C(ap_clk),
        .CE(\fifo_depth_gt1_gen.dout_reg[7]_5 ),
        .D(\fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[7]_0 [3]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[6] 
       (.C(ap_clk),
        .CE(\fifo_depth_gt1_gen.dout_reg[7]_5 ),
        .D(\fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[7]_0 [4]),
        .R(ap_rst));
  FDRE \fifo_depth_gt1_gen.dout_reg[7] 
       (.C(ap_clk),
        .CE(\fifo_depth_gt1_gen.dout_reg[7]_5 ),
        .D(\fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[7]_0 [5]),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \fifo_depth_gt1_gen.empty_n_i_1__0 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(\fifo_depth_gt1_gen.mOutPtr[4]_i_3_n_0 ),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\fifo_depth_gt1_gen.mOutPtr_reg[0] ));
  LUT6 #(
    .INIT(64'hEEEEEEE2EEEEEEEE)) 
    \fifo_depth_gt1_gen.full_n_i_1__0 
       (.I0(\fifo_depth_gt1_gen.mOutPtr[4]_i_4_n_0 ),
        .I1(\fifo_depth_gt1_gen.mOutPtr[4]_i_3_n_0 ),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(\fifo_depth_gt1_gen.full_n_reg ),
        .I5(Q[3]),
        .O(\fifo_depth_gt1_gen.mOutPtr_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__0 
       (.I0(\fifo_depth_gt1_gen.mOutPtr[4]_i_3_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\fifo_depth_gt1_gen.mOutPtr_reg[4]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__0 
       (.I0(\fifo_depth_gt1_gen.mOutPtr[4]_i_3_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(\fifo_depth_gt1_gen.mOutPtr_reg[4]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__0 
       (.I0(\fifo_depth_gt1_gen.mOutPtr[4]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .O(\fifo_depth_gt1_gen.mOutPtr_reg[4]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr[4]_i_3_n_0 ),
        .I1(\fifo_depth_gt1_gen.mOutPtr[4]_i_4_n_0 ),
        .O(\fifo_depth_gt1_gen.empty_n_reg ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_2 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(\fifo_depth_gt1_gen.mOutPtr[4]_i_3_n_0 ),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\fifo_depth_gt1_gen.mOutPtr_reg[4]_0 [3]));
  LUT6 #(
    .INIT(64'h22A2A2A2A2A2A2A2)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_3 
       (.I0(we),
        .I1(\fifo_srl_gen.raddr_reg[3] ),
        .I2(dout_vld_reg),
        .I3(dout_vld_reg_0[88]),
        .I4(dout_vld_reg_1),
        .I5(\fifo_depth_gt1_gen.dout_reg[1]_0 ),
        .O(\fifo_depth_gt1_gen.mOutPtr[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A2222222)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_4 
       (.I0(\fifo_srl_gen.raddr_reg[3] ),
        .I1(dout_vld_reg),
        .I2(dout_vld_reg_0[88]),
        .I3(dout_vld_reg_1),
        .I4(\fifo_depth_gt1_gen.dout_reg[1]_0 ),
        .I5(we),
        .O(\fifo_depth_gt1_gen.mOutPtr[4]_i_4_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[7]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[7]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[7]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[7]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I1(ARREADY_Dummy),
        .I2(\fifo_depth_gt1_gen.dout_reg[0]_1 ),
        .O(we));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][1]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[7]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[7]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[7]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[7]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][2]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[7]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[7]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[7]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[7]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][3]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[7]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[7]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[7]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[7]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][4]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[7]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[7]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[7]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[7]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][5]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[7]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[7]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[7]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[7]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][6]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[7]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[7]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[7]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[7]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][7]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[7]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[7]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[7]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[7]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'h6999)) 
    \fifo_srl_gen.raddr[1]_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_3 [0]),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_3 [1]),
        .I2(\fifo_srl_gen.raddr_reg[3] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr[4]_i_3_n_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT5 #(
    .INIT(32'h6AAAAA95)) 
    \fifo_srl_gen.raddr[2]_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_3 [2]),
        .I1(\fifo_srl_gen.raddr_reg[3] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr[4]_i_3_n_0 ),
        .I3(\fifo_depth_gt1_gen.dout_reg[7]_3 [1]),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_3 [0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFA8A8A8)) 
    \fifo_srl_gen.raddr[3]_i_1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr[4]_i_4_n_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[7]_3 [1]),
        .I2(\fifo_depth_gt1_gen.dout_reg[7]_3 [3]),
        .I3(\fifo_srl_gen.raddr_reg[3] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr[4]_i_3_n_0 ),
        .I5(\fifo_srl_gen.raddr_reg[3]_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAA95)) 
    \fifo_srl_gen.raddr[3]_i_2 
       (.I0(\fifo_depth_gt1_gen.dout_reg[7]_3 [3]),
        .I1(\fifo_srl_gen.raddr_reg[3] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr[4]_i_3_n_0 ),
        .I3(\fifo_depth_gt1_gen.dout_reg[7]_3 [1]),
        .I4(\fifo_depth_gt1_gen.dout_reg[7]_3 [0]),
        .I5(\fifo_depth_gt1_gen.dout_reg[7]_3 [2]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "Pooling_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_srl__parameterized9
   (re,
    din,
    ap_rst,
    \fifo_depth_gt1_gen.dout_reg[0]_0 ,
    ap_clk,
    \fifo_depth_gt1_gen.dout_reg[0]_1 ,
    \fifo_depth_gt1_gen.dout_reg[0]_2 ,
    Q,
    RREADY_Dummy,
    \fifo_depth_gt1_gen.dout_reg[0]_3 );
  output re;
  output [0:0]din;
  input ap_rst;
  input \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  input ap_clk;
  input \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  input [0:0]\fifo_depth_gt1_gen.dout_reg[0]_2 ;
  input [0:0]Q;
  input RREADY_Dummy;
  input \fifo_depth_gt1_gen.dout_reg[0]_3 ;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst;
  wire [0:0]din;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  wire [0:0]\fifo_depth_gt1_gen.dout_reg[0]_2 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_3 ;
  wire if_dout;
  wire re;

  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \fifo_depth_gt1_gen.dout[0]_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[0]_1 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[0]_2 ),
        .I2(Q),
        .I3(RREADY_Dummy),
        .I4(\fifo_depth_gt1_gen.dout_reg[0]_3 ),
        .O(re));
  FDRE \fifo_depth_gt1_gen.dout_reg[0] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .Q(if_dout),
        .R(ap_rst));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_1_i_1
       (.I0(if_dout),
        .I1(\fifo_depth_gt1_gen.dout_reg[0]_3 ),
        .I2(\fifo_depth_gt1_gen.dout_reg[0]_2 ),
        .O(din));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_write
   (m_axi_gmem_BREADY,
    m_axi_gmem_BVALID,
    ap_rst,
    ap_clk);
  output m_axi_gmem_BREADY;
  input m_axi_gmem_BVALID;
  input ap_rst;
  input ap_clk;

  wire ap_clk;
  wire ap_rst;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_reg_slice__parameterized6 rs_resp
       (.ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_Pooling_0_0,Pooling,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "HLS" *) 
(* x_core_info = "Pooling,Vivado 2024.1" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_CTRL_ARADDR,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_AWADDR,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_BRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARID,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARREADY,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARVALID,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWID,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWREADY,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWVALID,
    m_axi_gmem_BID,
    m_axi_gmem_BREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_RDATA,
    m_axi_gmem_RID,
    m_axi_gmem_RLAST,
    m_axi_gmem_RREADY,
    m_axi_gmem_RRESP,
    m_axi_gmem_RVALID,
    m_axi_gmem_WDATA,
    m_axi_gmem_WID,
    m_axi_gmem_WLAST,
    m_axi_gmem_WREADY,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WVALID,
    m_axi_gmem1_ARADDR,
    m_axi_gmem1_ARBURST,
    m_axi_gmem1_ARCACHE,
    m_axi_gmem1_ARID,
    m_axi_gmem1_ARLEN,
    m_axi_gmem1_ARLOCK,
    m_axi_gmem1_ARPROT,
    m_axi_gmem1_ARQOS,
    m_axi_gmem1_ARREADY,
    m_axi_gmem1_ARREGION,
    m_axi_gmem1_ARSIZE,
    m_axi_gmem1_ARVALID,
    m_axi_gmem1_AWADDR,
    m_axi_gmem1_AWBURST,
    m_axi_gmem1_AWCACHE,
    m_axi_gmem1_AWID,
    m_axi_gmem1_AWLEN,
    m_axi_gmem1_AWLOCK,
    m_axi_gmem1_AWPROT,
    m_axi_gmem1_AWQOS,
    m_axi_gmem1_AWREADY,
    m_axi_gmem1_AWREGION,
    m_axi_gmem1_AWSIZE,
    m_axi_gmem1_AWVALID,
    m_axi_gmem1_BID,
    m_axi_gmem1_BREADY,
    m_axi_gmem1_BRESP,
    m_axi_gmem1_BVALID,
    m_axi_gmem1_RDATA,
    m_axi_gmem1_RID,
    m_axi_gmem1_RLAST,
    m_axi_gmem1_RREADY,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_RVALID,
    m_axi_gmem1_WDATA,
    m_axi_gmem1_WID,
    m_axi_gmem1_WLAST,
    m_axi_gmem1_WREADY,
    m_axi_gmem1_WSTRB,
    m_axi_gmem1_WVALID,
    m_axi_gmem2_ARADDR,
    m_axi_gmem2_ARBURST,
    m_axi_gmem2_ARCACHE,
    m_axi_gmem2_ARID,
    m_axi_gmem2_ARLEN,
    m_axi_gmem2_ARLOCK,
    m_axi_gmem2_ARPROT,
    m_axi_gmem2_ARQOS,
    m_axi_gmem2_ARREADY,
    m_axi_gmem2_ARREGION,
    m_axi_gmem2_ARSIZE,
    m_axi_gmem2_ARVALID,
    m_axi_gmem2_AWADDR,
    m_axi_gmem2_AWBURST,
    m_axi_gmem2_AWCACHE,
    m_axi_gmem2_AWID,
    m_axi_gmem2_AWLEN,
    m_axi_gmem2_AWLOCK,
    m_axi_gmem2_AWPROT,
    m_axi_gmem2_AWQOS,
    m_axi_gmem2_AWREADY,
    m_axi_gmem2_AWREGION,
    m_axi_gmem2_AWSIZE,
    m_axi_gmem2_AWVALID,
    m_axi_gmem2_BID,
    m_axi_gmem2_BREADY,
    m_axi_gmem2_BRESP,
    m_axi_gmem2_BVALID,
    m_axi_gmem2_RDATA,
    m_axi_gmem2_RID,
    m_axi_gmem2_RLAST,
    m_axi_gmem2_RREADY,
    m_axi_gmem2_RRESP,
    m_axi_gmem2_RVALID,
    m_axi_gmem2_WDATA,
    m_axi_gmem2_WID,
    m_axi_gmem2_WLAST,
    m_axi_gmem2_WREADY,
    m_axi_gmem2_WSTRB,
    m_axi_gmem2_WVALID);
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [5:0]s_axi_CTRL_ARADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY" *) output s_axi_CTRL_ARREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID" *) input s_axi_CTRL_ARVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR" *) input [5:0]s_axi_CTRL_AWADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY" *) output s_axi_CTRL_AWREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID" *) input s_axi_CTRL_AWVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY" *) input s_axi_CTRL_BREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP" *) output [1:0]s_axi_CTRL_BRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID" *) output s_axi_CTRL_BVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA" *) output [31:0]s_axi_CTRL_RDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY" *) input s_axi_CTRL_RREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP" *) output [1:0]s_axi_CTRL_RRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID" *) output s_axi_CTRL_RVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA" *) input [31:0]s_axi_CTRL_WDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY" *) output s_axi_CTRL_WREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB" *) input [3:0]s_axi_CTRL_WSTRB;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID" *) input s_axi_CTRL_WVALID;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:m_axi_gmem:m_axi_gmem1:m_axi_gmem2, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* x_interface_parameter = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* x_interface_parameter = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME m_axi_gmem, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, ADDR_WIDTH 64, DATA_WIDTH 128, FREQ_HZ 100000000, ID_WIDTH 1, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [63:0]m_axi_gmem_ARADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST" *) output [1:0]m_axi_gmem_ARBURST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE" *) output [3:0]m_axi_gmem_ARCACHE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARID" *) output [0:0]m_axi_gmem_ARID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN" *) output [7:0]m_axi_gmem_ARLEN;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK" *) output [1:0]m_axi_gmem_ARLOCK;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT" *) output [2:0]m_axi_gmem_ARPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS" *) output [3:0]m_axi_gmem_ARQOS;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY" *) input m_axi_gmem_ARREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION" *) output [3:0]m_axi_gmem_ARREGION;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE" *) output [2:0]m_axi_gmem_ARSIZE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID" *) output m_axi_gmem_ARVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR" *) output [63:0]m_axi_gmem_AWADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST" *) output [1:0]m_axi_gmem_AWBURST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE" *) output [3:0]m_axi_gmem_AWCACHE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWID" *) output [0:0]m_axi_gmem_AWID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN" *) output [7:0]m_axi_gmem_AWLEN;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK" *) output [1:0]m_axi_gmem_AWLOCK;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT" *) output [2:0]m_axi_gmem_AWPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS" *) output [3:0]m_axi_gmem_AWQOS;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY" *) input m_axi_gmem_AWREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION" *) output [3:0]m_axi_gmem_AWREGION;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE" *) output [2:0]m_axi_gmem_AWSIZE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID" *) output m_axi_gmem_AWVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem BID" *) input [0:0]m_axi_gmem_BID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY" *) output m_axi_gmem_BREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP" *) input [1:0]m_axi_gmem_BRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID" *) input m_axi_gmem_BVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA" *) input [127:0]m_axi_gmem_RDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem RID" *) input [0:0]m_axi_gmem_RID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST" *) input m_axi_gmem_RLAST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY" *) output m_axi_gmem_RREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP" *) input [1:0]m_axi_gmem_RRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID" *) input m_axi_gmem_RVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA" *) output [127:0]m_axi_gmem_WDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem WID" *) output [0:0]m_axi_gmem_WID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST" *) output m_axi_gmem_WLAST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY" *) input m_axi_gmem_WREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB" *) output [15:0]m_axi_gmem_WSTRB;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID" *) output m_axi_gmem_WVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME m_axi_gmem1, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, ADDR_WIDTH 64, DATA_WIDTH 128, FREQ_HZ 100000000, ID_WIDTH 1, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [63:0]m_axi_gmem1_ARADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARBURST" *) output [1:0]m_axi_gmem1_ARBURST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARCACHE" *) output [3:0]m_axi_gmem1_ARCACHE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARID" *) output [0:0]m_axi_gmem1_ARID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLEN" *) output [7:0]m_axi_gmem1_ARLEN;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLOCK" *) output [1:0]m_axi_gmem1_ARLOCK;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARPROT" *) output [2:0]m_axi_gmem1_ARPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARQOS" *) output [3:0]m_axi_gmem1_ARQOS;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREADY" *) input m_axi_gmem1_ARREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREGION" *) output [3:0]m_axi_gmem1_ARREGION;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARSIZE" *) output [2:0]m_axi_gmem1_ARSIZE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARVALID" *) output m_axi_gmem1_ARVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWADDR" *) output [63:0]m_axi_gmem1_AWADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWBURST" *) output [1:0]m_axi_gmem1_AWBURST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWCACHE" *) output [3:0]m_axi_gmem1_AWCACHE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWID" *) output [0:0]m_axi_gmem1_AWID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLEN" *) output [7:0]m_axi_gmem1_AWLEN;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLOCK" *) output [1:0]m_axi_gmem1_AWLOCK;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWPROT" *) output [2:0]m_axi_gmem1_AWPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWQOS" *) output [3:0]m_axi_gmem1_AWQOS;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREADY" *) input m_axi_gmem1_AWREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREGION" *) output [3:0]m_axi_gmem1_AWREGION;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWSIZE" *) output [2:0]m_axi_gmem1_AWSIZE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWVALID" *) output m_axi_gmem1_AWVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BID" *) input [0:0]m_axi_gmem1_BID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BREADY" *) output m_axi_gmem1_BREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BRESP" *) input [1:0]m_axi_gmem1_BRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BVALID" *) input m_axi_gmem1_BVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RDATA" *) input [127:0]m_axi_gmem1_RDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RID" *) input [0:0]m_axi_gmem1_RID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RLAST" *) input m_axi_gmem1_RLAST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RREADY" *) output m_axi_gmem1_RREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RRESP" *) input [1:0]m_axi_gmem1_RRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RVALID" *) input m_axi_gmem1_RVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WDATA" *) output [127:0]m_axi_gmem1_WDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WID" *) output [0:0]m_axi_gmem1_WID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WLAST" *) output m_axi_gmem1_WLAST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WREADY" *) input m_axi_gmem1_WREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WSTRB" *) output [15:0]m_axi_gmem1_WSTRB;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WVALID" *) output m_axi_gmem1_WVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME m_axi_gmem2, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, ADDR_WIDTH 64, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 1, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [63:0]m_axi_gmem2_ARADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARBURST" *) output [1:0]m_axi_gmem2_ARBURST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARCACHE" *) output [3:0]m_axi_gmem2_ARCACHE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARID" *) output [0:0]m_axi_gmem2_ARID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARLEN" *) output [7:0]m_axi_gmem2_ARLEN;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARLOCK" *) output [1:0]m_axi_gmem2_ARLOCK;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARPROT" *) output [2:0]m_axi_gmem2_ARPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARQOS" *) output [3:0]m_axi_gmem2_ARQOS;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARREADY" *) input m_axi_gmem2_ARREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARREGION" *) output [3:0]m_axi_gmem2_ARREGION;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARSIZE" *) output [2:0]m_axi_gmem2_ARSIZE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARVALID" *) output m_axi_gmem2_ARVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWADDR" *) output [63:0]m_axi_gmem2_AWADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWBURST" *) output [1:0]m_axi_gmem2_AWBURST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWCACHE" *) output [3:0]m_axi_gmem2_AWCACHE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWID" *) output [0:0]m_axi_gmem2_AWID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWLEN" *) output [7:0]m_axi_gmem2_AWLEN;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWLOCK" *) output [1:0]m_axi_gmem2_AWLOCK;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWPROT" *) output [2:0]m_axi_gmem2_AWPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWQOS" *) output [3:0]m_axi_gmem2_AWQOS;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWREADY" *) input m_axi_gmem2_AWREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWREGION" *) output [3:0]m_axi_gmem2_AWREGION;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWSIZE" *) output [2:0]m_axi_gmem2_AWSIZE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWVALID" *) output m_axi_gmem2_AWVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 BID" *) input [0:0]m_axi_gmem2_BID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 BREADY" *) output m_axi_gmem2_BREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 BRESP" *) input [1:0]m_axi_gmem2_BRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 BVALID" *) input m_axi_gmem2_BVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RDATA" *) input [31:0]m_axi_gmem2_RDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RID" *) input [0:0]m_axi_gmem2_RID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RLAST" *) input m_axi_gmem2_RLAST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RREADY" *) output m_axi_gmem2_RREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RRESP" *) input [1:0]m_axi_gmem2_RRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RVALID" *) input m_axi_gmem2_RVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WDATA" *) output [31:0]m_axi_gmem2_WDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WID" *) output [0:0]m_axi_gmem2_WID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WLAST" *) output m_axi_gmem2_WLAST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WREADY" *) input m_axi_gmem2_WREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WSTRB" *) output [3:0]m_axi_gmem2_WSTRB;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WVALID" *) output m_axi_gmem2_WVALID;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [63:4]\^m_axi_gmem1_AWADDR ;
  wire [3:0]\^m_axi_gmem1_AWLEN ;
  wire m_axi_gmem1_AWREADY;
  wire m_axi_gmem1_AWVALID;
  wire m_axi_gmem1_BREADY;
  wire m_axi_gmem1_BVALID;
  wire m_axi_gmem1_RREADY;
  wire m_axi_gmem1_RVALID;
  wire [127:0]m_axi_gmem1_WDATA;
  wire m_axi_gmem1_WLAST;
  wire m_axi_gmem1_WREADY;
  wire [15:0]m_axi_gmem1_WSTRB;
  wire m_axi_gmem1_WVALID;
  wire [63:2]\^m_axi_gmem2_AWADDR ;
  wire [3:0]\^m_axi_gmem2_AWLEN ;
  wire m_axi_gmem2_AWREADY;
  wire m_axi_gmem2_AWVALID;
  wire m_axi_gmem2_BREADY;
  wire m_axi_gmem2_BVALID;
  wire m_axi_gmem2_RREADY;
  wire m_axi_gmem2_RVALID;
  wire [31:0]m_axi_gmem2_WDATA;
  wire m_axi_gmem2_WLAST;
  wire m_axi_gmem2_WREADY;
  wire [3:0]m_axi_gmem2_WSTRB;
  wire m_axi_gmem2_WVALID;
  wire [63:4]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [127:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [5:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [5:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire NLW_U0_m_axi_gmem1_ARVALID_UNCONNECTED;
  wire NLW_U0_m_axi_gmem2_ARVALID_UNCONNECTED;
  wire NLW_U0_m_axi_gmem_AWVALID_UNCONNECTED;
  wire NLW_U0_m_axi_gmem_WLAST_UNCONNECTED;
  wire NLW_U0_m_axi_gmem_WVALID_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_gmem1_ARADDR_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_gmem1_ARBURST_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem1_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem1_ARID_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_gmem1_ARLEN_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_gmem1_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_gmem1_ARPROT_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem1_ARQOS_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem1_ARREGION_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_gmem1_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem1_ARUSER_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem1_AWADDR_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_gmem1_AWBURST_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem1_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem1_AWID_UNCONNECTED;
  wire [7:4]NLW_U0_m_axi_gmem1_AWLEN_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_gmem1_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_gmem1_AWPROT_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem1_AWQOS_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem1_AWREGION_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_gmem1_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem1_AWUSER_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem1_WID_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem1_WUSER_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_gmem2_ARADDR_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_gmem2_ARBURST_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem2_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem2_ARID_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_gmem2_ARLEN_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_gmem2_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_gmem2_ARPROT_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem2_ARQOS_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem2_ARREGION_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_gmem2_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem2_ARUSER_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_gmem2_AWADDR_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_gmem2_AWBURST_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem2_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem2_AWID_UNCONNECTED;
  wire [7:4]NLW_U0_m_axi_gmem2_AWLEN_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_gmem2_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_gmem2_AWPROT_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem2_AWQOS_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem2_AWREGION_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_gmem2_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem2_AWUSER_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem2_WID_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem2_WUSER_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem_ARADDR_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_gmem_ARBURST_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem_ARID_UNCONNECTED;
  wire [7:4]NLW_U0_m_axi_gmem_ARLEN_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_gmem_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_gmem_ARPROT_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem_ARQOS_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem_ARREGION_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_gmem_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem_ARUSER_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_gmem_AWADDR_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_gmem_AWBURST_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem_AWID_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_gmem_AWLEN_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_gmem_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_gmem_AWPROT_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem_AWQOS_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem_AWREGION_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_gmem_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem_AWUSER_UNCONNECTED;
  wire [127:0]NLW_U0_m_axi_gmem_WDATA_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem_WID_UNCONNECTED;
  wire [15:0]NLW_U0_m_axi_gmem_WSTRB_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem_WUSER_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_CTRL_BRESP_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_CTRL_RRESP_UNCONNECTED;

  assign m_axi_gmem1_ARADDR[63] = \<const0> ;
  assign m_axi_gmem1_ARADDR[62] = \<const0> ;
  assign m_axi_gmem1_ARADDR[61] = \<const0> ;
  assign m_axi_gmem1_ARADDR[60] = \<const0> ;
  assign m_axi_gmem1_ARADDR[59] = \<const0> ;
  assign m_axi_gmem1_ARADDR[58] = \<const0> ;
  assign m_axi_gmem1_ARADDR[57] = \<const0> ;
  assign m_axi_gmem1_ARADDR[56] = \<const0> ;
  assign m_axi_gmem1_ARADDR[55] = \<const0> ;
  assign m_axi_gmem1_ARADDR[54] = \<const0> ;
  assign m_axi_gmem1_ARADDR[53] = \<const0> ;
  assign m_axi_gmem1_ARADDR[52] = \<const0> ;
  assign m_axi_gmem1_ARADDR[51] = \<const0> ;
  assign m_axi_gmem1_ARADDR[50] = \<const0> ;
  assign m_axi_gmem1_ARADDR[49] = \<const0> ;
  assign m_axi_gmem1_ARADDR[48] = \<const0> ;
  assign m_axi_gmem1_ARADDR[47] = \<const0> ;
  assign m_axi_gmem1_ARADDR[46] = \<const0> ;
  assign m_axi_gmem1_ARADDR[45] = \<const0> ;
  assign m_axi_gmem1_ARADDR[44] = \<const0> ;
  assign m_axi_gmem1_ARADDR[43] = \<const0> ;
  assign m_axi_gmem1_ARADDR[42] = \<const0> ;
  assign m_axi_gmem1_ARADDR[41] = \<const0> ;
  assign m_axi_gmem1_ARADDR[40] = \<const0> ;
  assign m_axi_gmem1_ARADDR[39] = \<const0> ;
  assign m_axi_gmem1_ARADDR[38] = \<const0> ;
  assign m_axi_gmem1_ARADDR[37] = \<const0> ;
  assign m_axi_gmem1_ARADDR[36] = \<const0> ;
  assign m_axi_gmem1_ARADDR[35] = \<const0> ;
  assign m_axi_gmem1_ARADDR[34] = \<const0> ;
  assign m_axi_gmem1_ARADDR[33] = \<const0> ;
  assign m_axi_gmem1_ARADDR[32] = \<const0> ;
  assign m_axi_gmem1_ARADDR[31] = \<const0> ;
  assign m_axi_gmem1_ARADDR[30] = \<const0> ;
  assign m_axi_gmem1_ARADDR[29] = \<const0> ;
  assign m_axi_gmem1_ARADDR[28] = \<const0> ;
  assign m_axi_gmem1_ARADDR[27] = \<const0> ;
  assign m_axi_gmem1_ARADDR[26] = \<const0> ;
  assign m_axi_gmem1_ARADDR[25] = \<const0> ;
  assign m_axi_gmem1_ARADDR[24] = \<const0> ;
  assign m_axi_gmem1_ARADDR[23] = \<const0> ;
  assign m_axi_gmem1_ARADDR[22] = \<const0> ;
  assign m_axi_gmem1_ARADDR[21] = \<const0> ;
  assign m_axi_gmem1_ARADDR[20] = \<const0> ;
  assign m_axi_gmem1_ARADDR[19] = \<const0> ;
  assign m_axi_gmem1_ARADDR[18] = \<const0> ;
  assign m_axi_gmem1_ARADDR[17] = \<const0> ;
  assign m_axi_gmem1_ARADDR[16] = \<const0> ;
  assign m_axi_gmem1_ARADDR[15] = \<const0> ;
  assign m_axi_gmem1_ARADDR[14] = \<const0> ;
  assign m_axi_gmem1_ARADDR[13] = \<const0> ;
  assign m_axi_gmem1_ARADDR[12] = \<const0> ;
  assign m_axi_gmem1_ARADDR[11] = \<const0> ;
  assign m_axi_gmem1_ARADDR[10] = \<const0> ;
  assign m_axi_gmem1_ARADDR[9] = \<const0> ;
  assign m_axi_gmem1_ARADDR[8] = \<const0> ;
  assign m_axi_gmem1_ARADDR[7] = \<const0> ;
  assign m_axi_gmem1_ARADDR[6] = \<const0> ;
  assign m_axi_gmem1_ARADDR[5] = \<const0> ;
  assign m_axi_gmem1_ARADDR[4] = \<const0> ;
  assign m_axi_gmem1_ARADDR[3] = \<const0> ;
  assign m_axi_gmem1_ARADDR[2] = \<const0> ;
  assign m_axi_gmem1_ARADDR[1] = \<const0> ;
  assign m_axi_gmem1_ARADDR[0] = \<const0> ;
  assign m_axi_gmem1_ARBURST[1] = \<const0> ;
  assign m_axi_gmem1_ARBURST[0] = \<const1> ;
  assign m_axi_gmem1_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem1_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem1_ARID[0] = \<const0> ;
  assign m_axi_gmem1_ARLEN[7] = \<const0> ;
  assign m_axi_gmem1_ARLEN[6] = \<const0> ;
  assign m_axi_gmem1_ARLEN[5] = \<const0> ;
  assign m_axi_gmem1_ARLEN[4] = \<const0> ;
  assign m_axi_gmem1_ARLEN[3] = \<const0> ;
  assign m_axi_gmem1_ARLEN[2] = \<const0> ;
  assign m_axi_gmem1_ARLEN[1] = \<const0> ;
  assign m_axi_gmem1_ARLEN[0] = \<const0> ;
  assign m_axi_gmem1_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem1_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem1_ARPROT[2] = \<const0> ;
  assign m_axi_gmem1_ARPROT[1] = \<const0> ;
  assign m_axi_gmem1_ARPROT[0] = \<const0> ;
  assign m_axi_gmem1_ARQOS[3] = \<const0> ;
  assign m_axi_gmem1_ARQOS[2] = \<const0> ;
  assign m_axi_gmem1_ARQOS[1] = \<const0> ;
  assign m_axi_gmem1_ARQOS[0] = \<const0> ;
  assign m_axi_gmem1_ARREGION[3] = \<const0> ;
  assign m_axi_gmem1_ARREGION[2] = \<const0> ;
  assign m_axi_gmem1_ARREGION[1] = \<const0> ;
  assign m_axi_gmem1_ARREGION[0] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[2] = \<const1> ;
  assign m_axi_gmem1_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem1_ARVALID = \<const0> ;
  assign m_axi_gmem1_AWADDR[63:4] = \^m_axi_gmem1_AWADDR [63:4];
  assign m_axi_gmem1_AWADDR[3] = \<const0> ;
  assign m_axi_gmem1_AWADDR[2] = \<const0> ;
  assign m_axi_gmem1_AWADDR[1] = \<const0> ;
  assign m_axi_gmem1_AWADDR[0] = \<const0> ;
  assign m_axi_gmem1_AWBURST[1] = \<const0> ;
  assign m_axi_gmem1_AWBURST[0] = \<const1> ;
  assign m_axi_gmem1_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem1_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem1_AWID[0] = \<const0> ;
  assign m_axi_gmem1_AWLEN[7] = \<const0> ;
  assign m_axi_gmem1_AWLEN[6] = \<const0> ;
  assign m_axi_gmem1_AWLEN[5] = \<const0> ;
  assign m_axi_gmem1_AWLEN[4] = \<const0> ;
  assign m_axi_gmem1_AWLEN[3:0] = \^m_axi_gmem1_AWLEN [3:0];
  assign m_axi_gmem1_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem1_AWPROT[2] = \<const0> ;
  assign m_axi_gmem1_AWPROT[1] = \<const0> ;
  assign m_axi_gmem1_AWPROT[0] = \<const0> ;
  assign m_axi_gmem1_AWQOS[3] = \<const0> ;
  assign m_axi_gmem1_AWQOS[2] = \<const0> ;
  assign m_axi_gmem1_AWQOS[1] = \<const0> ;
  assign m_axi_gmem1_AWQOS[0] = \<const0> ;
  assign m_axi_gmem1_AWREGION[3] = \<const0> ;
  assign m_axi_gmem1_AWREGION[2] = \<const0> ;
  assign m_axi_gmem1_AWREGION[1] = \<const0> ;
  assign m_axi_gmem1_AWREGION[0] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[2] = \<const1> ;
  assign m_axi_gmem1_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem1_WID[0] = \<const0> ;
  assign m_axi_gmem2_ARADDR[63] = \<const0> ;
  assign m_axi_gmem2_ARADDR[62] = \<const0> ;
  assign m_axi_gmem2_ARADDR[61] = \<const0> ;
  assign m_axi_gmem2_ARADDR[60] = \<const0> ;
  assign m_axi_gmem2_ARADDR[59] = \<const0> ;
  assign m_axi_gmem2_ARADDR[58] = \<const0> ;
  assign m_axi_gmem2_ARADDR[57] = \<const0> ;
  assign m_axi_gmem2_ARADDR[56] = \<const0> ;
  assign m_axi_gmem2_ARADDR[55] = \<const0> ;
  assign m_axi_gmem2_ARADDR[54] = \<const0> ;
  assign m_axi_gmem2_ARADDR[53] = \<const0> ;
  assign m_axi_gmem2_ARADDR[52] = \<const0> ;
  assign m_axi_gmem2_ARADDR[51] = \<const0> ;
  assign m_axi_gmem2_ARADDR[50] = \<const0> ;
  assign m_axi_gmem2_ARADDR[49] = \<const0> ;
  assign m_axi_gmem2_ARADDR[48] = \<const0> ;
  assign m_axi_gmem2_ARADDR[47] = \<const0> ;
  assign m_axi_gmem2_ARADDR[46] = \<const0> ;
  assign m_axi_gmem2_ARADDR[45] = \<const0> ;
  assign m_axi_gmem2_ARADDR[44] = \<const0> ;
  assign m_axi_gmem2_ARADDR[43] = \<const0> ;
  assign m_axi_gmem2_ARADDR[42] = \<const0> ;
  assign m_axi_gmem2_ARADDR[41] = \<const0> ;
  assign m_axi_gmem2_ARADDR[40] = \<const0> ;
  assign m_axi_gmem2_ARADDR[39] = \<const0> ;
  assign m_axi_gmem2_ARADDR[38] = \<const0> ;
  assign m_axi_gmem2_ARADDR[37] = \<const0> ;
  assign m_axi_gmem2_ARADDR[36] = \<const0> ;
  assign m_axi_gmem2_ARADDR[35] = \<const0> ;
  assign m_axi_gmem2_ARADDR[34] = \<const0> ;
  assign m_axi_gmem2_ARADDR[33] = \<const0> ;
  assign m_axi_gmem2_ARADDR[32] = \<const0> ;
  assign m_axi_gmem2_ARADDR[31] = \<const0> ;
  assign m_axi_gmem2_ARADDR[30] = \<const0> ;
  assign m_axi_gmem2_ARADDR[29] = \<const0> ;
  assign m_axi_gmem2_ARADDR[28] = \<const0> ;
  assign m_axi_gmem2_ARADDR[27] = \<const0> ;
  assign m_axi_gmem2_ARADDR[26] = \<const0> ;
  assign m_axi_gmem2_ARADDR[25] = \<const0> ;
  assign m_axi_gmem2_ARADDR[24] = \<const0> ;
  assign m_axi_gmem2_ARADDR[23] = \<const0> ;
  assign m_axi_gmem2_ARADDR[22] = \<const0> ;
  assign m_axi_gmem2_ARADDR[21] = \<const0> ;
  assign m_axi_gmem2_ARADDR[20] = \<const0> ;
  assign m_axi_gmem2_ARADDR[19] = \<const0> ;
  assign m_axi_gmem2_ARADDR[18] = \<const0> ;
  assign m_axi_gmem2_ARADDR[17] = \<const0> ;
  assign m_axi_gmem2_ARADDR[16] = \<const0> ;
  assign m_axi_gmem2_ARADDR[15] = \<const0> ;
  assign m_axi_gmem2_ARADDR[14] = \<const0> ;
  assign m_axi_gmem2_ARADDR[13] = \<const0> ;
  assign m_axi_gmem2_ARADDR[12] = \<const0> ;
  assign m_axi_gmem2_ARADDR[11] = \<const0> ;
  assign m_axi_gmem2_ARADDR[10] = \<const0> ;
  assign m_axi_gmem2_ARADDR[9] = \<const0> ;
  assign m_axi_gmem2_ARADDR[8] = \<const0> ;
  assign m_axi_gmem2_ARADDR[7] = \<const0> ;
  assign m_axi_gmem2_ARADDR[6] = \<const0> ;
  assign m_axi_gmem2_ARADDR[5] = \<const0> ;
  assign m_axi_gmem2_ARADDR[4] = \<const0> ;
  assign m_axi_gmem2_ARADDR[3] = \<const0> ;
  assign m_axi_gmem2_ARADDR[2] = \<const0> ;
  assign m_axi_gmem2_ARADDR[1] = \<const0> ;
  assign m_axi_gmem2_ARADDR[0] = \<const0> ;
  assign m_axi_gmem2_ARBURST[1] = \<const0> ;
  assign m_axi_gmem2_ARBURST[0] = \<const1> ;
  assign m_axi_gmem2_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem2_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem2_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem2_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem2_ARID[0] = \<const0> ;
  assign m_axi_gmem2_ARLEN[7] = \<const0> ;
  assign m_axi_gmem2_ARLEN[6] = \<const0> ;
  assign m_axi_gmem2_ARLEN[5] = \<const0> ;
  assign m_axi_gmem2_ARLEN[4] = \<const0> ;
  assign m_axi_gmem2_ARLEN[3] = \<const0> ;
  assign m_axi_gmem2_ARLEN[2] = \<const0> ;
  assign m_axi_gmem2_ARLEN[1] = \<const0> ;
  assign m_axi_gmem2_ARLEN[0] = \<const0> ;
  assign m_axi_gmem2_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem2_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem2_ARPROT[2] = \<const0> ;
  assign m_axi_gmem2_ARPROT[1] = \<const0> ;
  assign m_axi_gmem2_ARPROT[0] = \<const0> ;
  assign m_axi_gmem2_ARQOS[3] = \<const0> ;
  assign m_axi_gmem2_ARQOS[2] = \<const0> ;
  assign m_axi_gmem2_ARQOS[1] = \<const0> ;
  assign m_axi_gmem2_ARQOS[0] = \<const0> ;
  assign m_axi_gmem2_ARREGION[3] = \<const0> ;
  assign m_axi_gmem2_ARREGION[2] = \<const0> ;
  assign m_axi_gmem2_ARREGION[1] = \<const0> ;
  assign m_axi_gmem2_ARREGION[0] = \<const0> ;
  assign m_axi_gmem2_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem2_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem2_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem2_ARVALID = \<const0> ;
  assign m_axi_gmem2_AWADDR[63:2] = \^m_axi_gmem2_AWADDR [63:2];
  assign m_axi_gmem2_AWADDR[1] = \<const0> ;
  assign m_axi_gmem2_AWADDR[0] = \<const0> ;
  assign m_axi_gmem2_AWBURST[1] = \<const0> ;
  assign m_axi_gmem2_AWBURST[0] = \<const1> ;
  assign m_axi_gmem2_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem2_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem2_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem2_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem2_AWID[0] = \<const0> ;
  assign m_axi_gmem2_AWLEN[7] = \<const0> ;
  assign m_axi_gmem2_AWLEN[6] = \<const0> ;
  assign m_axi_gmem2_AWLEN[5] = \<const0> ;
  assign m_axi_gmem2_AWLEN[4] = \<const0> ;
  assign m_axi_gmem2_AWLEN[3:0] = \^m_axi_gmem2_AWLEN [3:0];
  assign m_axi_gmem2_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem2_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem2_AWPROT[2] = \<const0> ;
  assign m_axi_gmem2_AWPROT[1] = \<const0> ;
  assign m_axi_gmem2_AWPROT[0] = \<const0> ;
  assign m_axi_gmem2_AWQOS[3] = \<const0> ;
  assign m_axi_gmem2_AWQOS[2] = \<const0> ;
  assign m_axi_gmem2_AWQOS[1] = \<const0> ;
  assign m_axi_gmem2_AWQOS[0] = \<const0> ;
  assign m_axi_gmem2_AWREGION[3] = \<const0> ;
  assign m_axi_gmem2_AWREGION[2] = \<const0> ;
  assign m_axi_gmem2_AWREGION[1] = \<const0> ;
  assign m_axi_gmem2_AWREGION[0] = \<const0> ;
  assign m_axi_gmem2_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem2_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem2_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem2_WID[0] = \<const0> ;
  assign m_axi_gmem_ARADDR[63:4] = \^m_axi_gmem_ARADDR [63:4];
  assign m_axi_gmem_ARADDR[3] = \<const0> ;
  assign m_axi_gmem_ARADDR[2] = \<const0> ;
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const1> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem_ARID[0] = \<const0> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const1> ;
  assign m_axi_gmem_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[63] = \<const0> ;
  assign m_axi_gmem_AWADDR[62] = \<const0> ;
  assign m_axi_gmem_AWADDR[61] = \<const0> ;
  assign m_axi_gmem_AWADDR[60] = \<const0> ;
  assign m_axi_gmem_AWADDR[59] = \<const0> ;
  assign m_axi_gmem_AWADDR[58] = \<const0> ;
  assign m_axi_gmem_AWADDR[57] = \<const0> ;
  assign m_axi_gmem_AWADDR[56] = \<const0> ;
  assign m_axi_gmem_AWADDR[55] = \<const0> ;
  assign m_axi_gmem_AWADDR[54] = \<const0> ;
  assign m_axi_gmem_AWADDR[53] = \<const0> ;
  assign m_axi_gmem_AWADDR[52] = \<const0> ;
  assign m_axi_gmem_AWADDR[51] = \<const0> ;
  assign m_axi_gmem_AWADDR[50] = \<const0> ;
  assign m_axi_gmem_AWADDR[49] = \<const0> ;
  assign m_axi_gmem_AWADDR[48] = \<const0> ;
  assign m_axi_gmem_AWADDR[47] = \<const0> ;
  assign m_axi_gmem_AWADDR[46] = \<const0> ;
  assign m_axi_gmem_AWADDR[45] = \<const0> ;
  assign m_axi_gmem_AWADDR[44] = \<const0> ;
  assign m_axi_gmem_AWADDR[43] = \<const0> ;
  assign m_axi_gmem_AWADDR[42] = \<const0> ;
  assign m_axi_gmem_AWADDR[41] = \<const0> ;
  assign m_axi_gmem_AWADDR[40] = \<const0> ;
  assign m_axi_gmem_AWADDR[39] = \<const0> ;
  assign m_axi_gmem_AWADDR[38] = \<const0> ;
  assign m_axi_gmem_AWADDR[37] = \<const0> ;
  assign m_axi_gmem_AWADDR[36] = \<const0> ;
  assign m_axi_gmem_AWADDR[35] = \<const0> ;
  assign m_axi_gmem_AWADDR[34] = \<const0> ;
  assign m_axi_gmem_AWADDR[33] = \<const0> ;
  assign m_axi_gmem_AWADDR[32] = \<const0> ;
  assign m_axi_gmem_AWADDR[31] = \<const0> ;
  assign m_axi_gmem_AWADDR[30] = \<const0> ;
  assign m_axi_gmem_AWADDR[29] = \<const0> ;
  assign m_axi_gmem_AWADDR[28] = \<const0> ;
  assign m_axi_gmem_AWADDR[27] = \<const0> ;
  assign m_axi_gmem_AWADDR[26] = \<const0> ;
  assign m_axi_gmem_AWADDR[25] = \<const0> ;
  assign m_axi_gmem_AWADDR[24] = \<const0> ;
  assign m_axi_gmem_AWADDR[23] = \<const0> ;
  assign m_axi_gmem_AWADDR[22] = \<const0> ;
  assign m_axi_gmem_AWADDR[21] = \<const0> ;
  assign m_axi_gmem_AWADDR[20] = \<const0> ;
  assign m_axi_gmem_AWADDR[19] = \<const0> ;
  assign m_axi_gmem_AWADDR[18] = \<const0> ;
  assign m_axi_gmem_AWADDR[17] = \<const0> ;
  assign m_axi_gmem_AWADDR[16] = \<const0> ;
  assign m_axi_gmem_AWADDR[15] = \<const0> ;
  assign m_axi_gmem_AWADDR[14] = \<const0> ;
  assign m_axi_gmem_AWADDR[13] = \<const0> ;
  assign m_axi_gmem_AWADDR[12] = \<const0> ;
  assign m_axi_gmem_AWADDR[11] = \<const0> ;
  assign m_axi_gmem_AWADDR[10] = \<const0> ;
  assign m_axi_gmem_AWADDR[9] = \<const0> ;
  assign m_axi_gmem_AWADDR[8] = \<const0> ;
  assign m_axi_gmem_AWADDR[7] = \<const0> ;
  assign m_axi_gmem_AWADDR[6] = \<const0> ;
  assign m_axi_gmem_AWADDR[5] = \<const0> ;
  assign m_axi_gmem_AWADDR[4] = \<const0> ;
  assign m_axi_gmem_AWADDR[3] = \<const0> ;
  assign m_axi_gmem_AWADDR[2] = \<const0> ;
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const1> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem_AWID[0] = \<const0> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3] = \<const0> ;
  assign m_axi_gmem_AWLEN[2] = \<const0> ;
  assign m_axi_gmem_AWLEN[1] = \<const0> ;
  assign m_axi_gmem_AWLEN[0] = \<const0> ;
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const1> ;
  assign m_axi_gmem_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWVALID = \<const0> ;
  assign m_axi_gmem_WDATA[127] = \<const0> ;
  assign m_axi_gmem_WDATA[126] = \<const0> ;
  assign m_axi_gmem_WDATA[125] = \<const0> ;
  assign m_axi_gmem_WDATA[124] = \<const0> ;
  assign m_axi_gmem_WDATA[123] = \<const0> ;
  assign m_axi_gmem_WDATA[122] = \<const0> ;
  assign m_axi_gmem_WDATA[121] = \<const0> ;
  assign m_axi_gmem_WDATA[120] = \<const0> ;
  assign m_axi_gmem_WDATA[119] = \<const0> ;
  assign m_axi_gmem_WDATA[118] = \<const0> ;
  assign m_axi_gmem_WDATA[117] = \<const0> ;
  assign m_axi_gmem_WDATA[116] = \<const0> ;
  assign m_axi_gmem_WDATA[115] = \<const0> ;
  assign m_axi_gmem_WDATA[114] = \<const0> ;
  assign m_axi_gmem_WDATA[113] = \<const0> ;
  assign m_axi_gmem_WDATA[112] = \<const0> ;
  assign m_axi_gmem_WDATA[111] = \<const0> ;
  assign m_axi_gmem_WDATA[110] = \<const0> ;
  assign m_axi_gmem_WDATA[109] = \<const0> ;
  assign m_axi_gmem_WDATA[108] = \<const0> ;
  assign m_axi_gmem_WDATA[107] = \<const0> ;
  assign m_axi_gmem_WDATA[106] = \<const0> ;
  assign m_axi_gmem_WDATA[105] = \<const0> ;
  assign m_axi_gmem_WDATA[104] = \<const0> ;
  assign m_axi_gmem_WDATA[103] = \<const0> ;
  assign m_axi_gmem_WDATA[102] = \<const0> ;
  assign m_axi_gmem_WDATA[101] = \<const0> ;
  assign m_axi_gmem_WDATA[100] = \<const0> ;
  assign m_axi_gmem_WDATA[99] = \<const0> ;
  assign m_axi_gmem_WDATA[98] = \<const0> ;
  assign m_axi_gmem_WDATA[97] = \<const0> ;
  assign m_axi_gmem_WDATA[96] = \<const0> ;
  assign m_axi_gmem_WDATA[95] = \<const0> ;
  assign m_axi_gmem_WDATA[94] = \<const0> ;
  assign m_axi_gmem_WDATA[93] = \<const0> ;
  assign m_axi_gmem_WDATA[92] = \<const0> ;
  assign m_axi_gmem_WDATA[91] = \<const0> ;
  assign m_axi_gmem_WDATA[90] = \<const0> ;
  assign m_axi_gmem_WDATA[89] = \<const0> ;
  assign m_axi_gmem_WDATA[88] = \<const0> ;
  assign m_axi_gmem_WDATA[87] = \<const0> ;
  assign m_axi_gmem_WDATA[86] = \<const0> ;
  assign m_axi_gmem_WDATA[85] = \<const0> ;
  assign m_axi_gmem_WDATA[84] = \<const0> ;
  assign m_axi_gmem_WDATA[83] = \<const0> ;
  assign m_axi_gmem_WDATA[82] = \<const0> ;
  assign m_axi_gmem_WDATA[81] = \<const0> ;
  assign m_axi_gmem_WDATA[80] = \<const0> ;
  assign m_axi_gmem_WDATA[79] = \<const0> ;
  assign m_axi_gmem_WDATA[78] = \<const0> ;
  assign m_axi_gmem_WDATA[77] = \<const0> ;
  assign m_axi_gmem_WDATA[76] = \<const0> ;
  assign m_axi_gmem_WDATA[75] = \<const0> ;
  assign m_axi_gmem_WDATA[74] = \<const0> ;
  assign m_axi_gmem_WDATA[73] = \<const0> ;
  assign m_axi_gmem_WDATA[72] = \<const0> ;
  assign m_axi_gmem_WDATA[71] = \<const0> ;
  assign m_axi_gmem_WDATA[70] = \<const0> ;
  assign m_axi_gmem_WDATA[69] = \<const0> ;
  assign m_axi_gmem_WDATA[68] = \<const0> ;
  assign m_axi_gmem_WDATA[67] = \<const0> ;
  assign m_axi_gmem_WDATA[66] = \<const0> ;
  assign m_axi_gmem_WDATA[65] = \<const0> ;
  assign m_axi_gmem_WDATA[64] = \<const0> ;
  assign m_axi_gmem_WDATA[63] = \<const0> ;
  assign m_axi_gmem_WDATA[62] = \<const0> ;
  assign m_axi_gmem_WDATA[61] = \<const0> ;
  assign m_axi_gmem_WDATA[60] = \<const0> ;
  assign m_axi_gmem_WDATA[59] = \<const0> ;
  assign m_axi_gmem_WDATA[58] = \<const0> ;
  assign m_axi_gmem_WDATA[57] = \<const0> ;
  assign m_axi_gmem_WDATA[56] = \<const0> ;
  assign m_axi_gmem_WDATA[55] = \<const0> ;
  assign m_axi_gmem_WDATA[54] = \<const0> ;
  assign m_axi_gmem_WDATA[53] = \<const0> ;
  assign m_axi_gmem_WDATA[52] = \<const0> ;
  assign m_axi_gmem_WDATA[51] = \<const0> ;
  assign m_axi_gmem_WDATA[50] = \<const0> ;
  assign m_axi_gmem_WDATA[49] = \<const0> ;
  assign m_axi_gmem_WDATA[48] = \<const0> ;
  assign m_axi_gmem_WDATA[47] = \<const0> ;
  assign m_axi_gmem_WDATA[46] = \<const0> ;
  assign m_axi_gmem_WDATA[45] = \<const0> ;
  assign m_axi_gmem_WDATA[44] = \<const0> ;
  assign m_axi_gmem_WDATA[43] = \<const0> ;
  assign m_axi_gmem_WDATA[42] = \<const0> ;
  assign m_axi_gmem_WDATA[41] = \<const0> ;
  assign m_axi_gmem_WDATA[40] = \<const0> ;
  assign m_axi_gmem_WDATA[39] = \<const0> ;
  assign m_axi_gmem_WDATA[38] = \<const0> ;
  assign m_axi_gmem_WDATA[37] = \<const0> ;
  assign m_axi_gmem_WDATA[36] = \<const0> ;
  assign m_axi_gmem_WDATA[35] = \<const0> ;
  assign m_axi_gmem_WDATA[34] = \<const0> ;
  assign m_axi_gmem_WDATA[33] = \<const0> ;
  assign m_axi_gmem_WDATA[32] = \<const0> ;
  assign m_axi_gmem_WDATA[31] = \<const0> ;
  assign m_axi_gmem_WDATA[30] = \<const0> ;
  assign m_axi_gmem_WDATA[29] = \<const0> ;
  assign m_axi_gmem_WDATA[28] = \<const0> ;
  assign m_axi_gmem_WDATA[27] = \<const0> ;
  assign m_axi_gmem_WDATA[26] = \<const0> ;
  assign m_axi_gmem_WDATA[25] = \<const0> ;
  assign m_axi_gmem_WDATA[24] = \<const0> ;
  assign m_axi_gmem_WDATA[23] = \<const0> ;
  assign m_axi_gmem_WDATA[22] = \<const0> ;
  assign m_axi_gmem_WDATA[21] = \<const0> ;
  assign m_axi_gmem_WDATA[20] = \<const0> ;
  assign m_axi_gmem_WDATA[19] = \<const0> ;
  assign m_axi_gmem_WDATA[18] = \<const0> ;
  assign m_axi_gmem_WDATA[17] = \<const0> ;
  assign m_axi_gmem_WDATA[16] = \<const0> ;
  assign m_axi_gmem_WDATA[15] = \<const0> ;
  assign m_axi_gmem_WDATA[14] = \<const0> ;
  assign m_axi_gmem_WDATA[13] = \<const0> ;
  assign m_axi_gmem_WDATA[12] = \<const0> ;
  assign m_axi_gmem_WDATA[11] = \<const0> ;
  assign m_axi_gmem_WDATA[10] = \<const0> ;
  assign m_axi_gmem_WDATA[9] = \<const0> ;
  assign m_axi_gmem_WDATA[8] = \<const0> ;
  assign m_axi_gmem_WDATA[7] = \<const0> ;
  assign m_axi_gmem_WDATA[6] = \<const0> ;
  assign m_axi_gmem_WDATA[5] = \<const0> ;
  assign m_axi_gmem_WDATA[4] = \<const0> ;
  assign m_axi_gmem_WDATA[3] = \<const0> ;
  assign m_axi_gmem_WDATA[2] = \<const0> ;
  assign m_axi_gmem_WDATA[1] = \<const0> ;
  assign m_axi_gmem_WDATA[0] = \<const0> ;
  assign m_axi_gmem_WID[0] = \<const0> ;
  assign m_axi_gmem_WLAST = \<const0> ;
  assign m_axi_gmem_WSTRB[15] = \<const0> ;
  assign m_axi_gmem_WSTRB[14] = \<const0> ;
  assign m_axi_gmem_WSTRB[13] = \<const0> ;
  assign m_axi_gmem_WSTRB[12] = \<const0> ;
  assign m_axi_gmem_WSTRB[11] = \<const0> ;
  assign m_axi_gmem_WSTRB[10] = \<const0> ;
  assign m_axi_gmem_WSTRB[9] = \<const0> ;
  assign m_axi_gmem_WSTRB[8] = \<const0> ;
  assign m_axi_gmem_WSTRB[7] = \<const0> ;
  assign m_axi_gmem_WSTRB[6] = \<const0> ;
  assign m_axi_gmem_WSTRB[5] = \<const0> ;
  assign m_axi_gmem_WSTRB[4] = \<const0> ;
  assign m_axi_gmem_WSTRB[3] = \<const0> ;
  assign m_axi_gmem_WSTRB[2] = \<const0> ;
  assign m_axi_gmem_WSTRB[1] = \<const0> ;
  assign m_axi_gmem_WSTRB[0] = \<const0> ;
  assign m_axi_gmem_WVALID = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_M_AXI_GMEM1_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM1_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_CACHE_VALUE = "3" *) 
  (* C_M_AXI_GMEM1_DATA_WIDTH = "128" *) 
  (* C_M_AXI_GMEM1_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_PROT_VALUE = "0" *) 
  (* C_M_AXI_GMEM1_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM1_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM2_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM2_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM2_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM2_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM2_CACHE_VALUE = "3" *) 
  (* C_M_AXI_GMEM2_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM2_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM2_PROT_VALUE = "0" *) 
  (* C_M_AXI_GMEM2_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM2_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM2_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_CACHE_VALUE = "3" *) 
  (* C_M_AXI_GMEM_DATA_WIDTH = "128" *) 
  (* C_M_AXI_GMEM_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_PROT_VALUE = "0" *) 
  (* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) 
  (* C_S_AXI_CTRL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) 
  (* sdx_kernel = "true" *) 
  (* sdx_kernel_synth_inst = "U0" *) 
  (* sdx_kernel_type = "hls" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling U0
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_gmem1_ARADDR(NLW_U0_m_axi_gmem1_ARADDR_UNCONNECTED[63:0]),
        .m_axi_gmem1_ARBURST(NLW_U0_m_axi_gmem1_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem1_ARCACHE(NLW_U0_m_axi_gmem1_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem1_ARID(NLW_U0_m_axi_gmem1_ARID_UNCONNECTED[0]),
        .m_axi_gmem1_ARLEN(NLW_U0_m_axi_gmem1_ARLEN_UNCONNECTED[7:0]),
        .m_axi_gmem1_ARLOCK(NLW_U0_m_axi_gmem1_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem1_ARPROT(NLW_U0_m_axi_gmem1_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem1_ARQOS(NLW_U0_m_axi_gmem1_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem1_ARREADY(1'b0),
        .m_axi_gmem1_ARREGION(NLW_U0_m_axi_gmem1_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem1_ARSIZE(NLW_U0_m_axi_gmem1_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem1_ARUSER(NLW_U0_m_axi_gmem1_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem1_ARVALID(NLW_U0_m_axi_gmem1_ARVALID_UNCONNECTED),
        .m_axi_gmem1_AWADDR({\^m_axi_gmem1_AWADDR ,NLW_U0_m_axi_gmem1_AWADDR_UNCONNECTED[3:0]}),
        .m_axi_gmem1_AWBURST(NLW_U0_m_axi_gmem1_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem1_AWCACHE(NLW_U0_m_axi_gmem1_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem1_AWID(NLW_U0_m_axi_gmem1_AWID_UNCONNECTED[0]),
        .m_axi_gmem1_AWLEN({NLW_U0_m_axi_gmem1_AWLEN_UNCONNECTED[7:4],\^m_axi_gmem1_AWLEN }),
        .m_axi_gmem1_AWLOCK(NLW_U0_m_axi_gmem1_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem1_AWPROT(NLW_U0_m_axi_gmem1_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem1_AWQOS(NLW_U0_m_axi_gmem1_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem1_AWREADY(m_axi_gmem1_AWREADY),
        .m_axi_gmem1_AWREGION(NLW_U0_m_axi_gmem1_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem1_AWSIZE(NLW_U0_m_axi_gmem1_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem1_AWUSER(NLW_U0_m_axi_gmem1_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem1_AWVALID(m_axi_gmem1_AWVALID),
        .m_axi_gmem1_BID(1'b0),
        .m_axi_gmem1_BREADY(m_axi_gmem1_BREADY),
        .m_axi_gmem1_BRESP({1'b0,1'b0}),
        .m_axi_gmem1_BUSER(1'b0),
        .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID),
        .m_axi_gmem1_RDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_gmem1_RID(1'b0),
        .m_axi_gmem1_RLAST(1'b0),
        .m_axi_gmem1_RREADY(m_axi_gmem1_RREADY),
        .m_axi_gmem1_RRESP({1'b0,1'b0}),
        .m_axi_gmem1_RUSER(1'b0),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .m_axi_gmem1_WDATA(m_axi_gmem1_WDATA),
        .m_axi_gmem1_WID(NLW_U0_m_axi_gmem1_WID_UNCONNECTED[0]),
        .m_axi_gmem1_WLAST(m_axi_gmem1_WLAST),
        .m_axi_gmem1_WREADY(m_axi_gmem1_WREADY),
        .m_axi_gmem1_WSTRB(m_axi_gmem1_WSTRB),
        .m_axi_gmem1_WUSER(NLW_U0_m_axi_gmem1_WUSER_UNCONNECTED[0]),
        .m_axi_gmem1_WVALID(m_axi_gmem1_WVALID),
        .m_axi_gmem2_ARADDR(NLW_U0_m_axi_gmem2_ARADDR_UNCONNECTED[63:0]),
        .m_axi_gmem2_ARBURST(NLW_U0_m_axi_gmem2_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem2_ARCACHE(NLW_U0_m_axi_gmem2_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem2_ARID(NLW_U0_m_axi_gmem2_ARID_UNCONNECTED[0]),
        .m_axi_gmem2_ARLEN(NLW_U0_m_axi_gmem2_ARLEN_UNCONNECTED[7:0]),
        .m_axi_gmem2_ARLOCK(NLW_U0_m_axi_gmem2_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem2_ARPROT(NLW_U0_m_axi_gmem2_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem2_ARQOS(NLW_U0_m_axi_gmem2_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem2_ARREADY(1'b0),
        .m_axi_gmem2_ARREGION(NLW_U0_m_axi_gmem2_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem2_ARSIZE(NLW_U0_m_axi_gmem2_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem2_ARUSER(NLW_U0_m_axi_gmem2_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem2_ARVALID(NLW_U0_m_axi_gmem2_ARVALID_UNCONNECTED),
        .m_axi_gmem2_AWADDR({\^m_axi_gmem2_AWADDR ,NLW_U0_m_axi_gmem2_AWADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem2_AWBURST(NLW_U0_m_axi_gmem2_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem2_AWCACHE(NLW_U0_m_axi_gmem2_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem2_AWID(NLW_U0_m_axi_gmem2_AWID_UNCONNECTED[0]),
        .m_axi_gmem2_AWLEN({NLW_U0_m_axi_gmem2_AWLEN_UNCONNECTED[7:4],\^m_axi_gmem2_AWLEN }),
        .m_axi_gmem2_AWLOCK(NLW_U0_m_axi_gmem2_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem2_AWPROT(NLW_U0_m_axi_gmem2_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem2_AWQOS(NLW_U0_m_axi_gmem2_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem2_AWREADY(m_axi_gmem2_AWREADY),
        .m_axi_gmem2_AWREGION(NLW_U0_m_axi_gmem2_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem2_AWSIZE(NLW_U0_m_axi_gmem2_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem2_AWUSER(NLW_U0_m_axi_gmem2_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem2_AWVALID(m_axi_gmem2_AWVALID),
        .m_axi_gmem2_BID(1'b0),
        .m_axi_gmem2_BREADY(m_axi_gmem2_BREADY),
        .m_axi_gmem2_BRESP({1'b0,1'b0}),
        .m_axi_gmem2_BUSER(1'b0),
        .m_axi_gmem2_BVALID(m_axi_gmem2_BVALID),
        .m_axi_gmem2_RDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_gmem2_RID(1'b0),
        .m_axi_gmem2_RLAST(1'b0),
        .m_axi_gmem2_RREADY(m_axi_gmem2_RREADY),
        .m_axi_gmem2_RRESP({1'b0,1'b0}),
        .m_axi_gmem2_RUSER(1'b0),
        .m_axi_gmem2_RVALID(m_axi_gmem2_RVALID),
        .m_axi_gmem2_WDATA(m_axi_gmem2_WDATA),
        .m_axi_gmem2_WID(NLW_U0_m_axi_gmem2_WID_UNCONNECTED[0]),
        .m_axi_gmem2_WLAST(m_axi_gmem2_WLAST),
        .m_axi_gmem2_WREADY(m_axi_gmem2_WREADY),
        .m_axi_gmem2_WSTRB(m_axi_gmem2_WSTRB),
        .m_axi_gmem2_WUSER(NLW_U0_m_axi_gmem2_WUSER_UNCONNECTED[0]),
        .m_axi_gmem2_WVALID(m_axi_gmem2_WVALID),
        .m_axi_gmem_ARADDR({\^m_axi_gmem_ARADDR ,NLW_U0_m_axi_gmem_ARADDR_UNCONNECTED[3:0]}),
        .m_axi_gmem_ARBURST(NLW_U0_m_axi_gmem_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_ARCACHE(NLW_U0_m_axi_gmem_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_ARID(NLW_U0_m_axi_gmem_ARID_UNCONNECTED[0]),
        .m_axi_gmem_ARLEN({NLW_U0_m_axi_gmem_ARLEN_UNCONNECTED[7:4],\^m_axi_gmem_ARLEN }),
        .m_axi_gmem_ARLOCK(NLW_U0_m_axi_gmem_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_ARPROT(NLW_U0_m_axi_gmem_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_ARQOS(NLW_U0_m_axi_gmem_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARREGION(NLW_U0_m_axi_gmem_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_ARSIZE(NLW_U0_m_axi_gmem_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_ARUSER(NLW_U0_m_axi_gmem_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem_ARVALID(m_axi_gmem_ARVALID),
        .m_axi_gmem_AWADDR(NLW_U0_m_axi_gmem_AWADDR_UNCONNECTED[63:0]),
        .m_axi_gmem_AWBURST(NLW_U0_m_axi_gmem_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_AWCACHE(NLW_U0_m_axi_gmem_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_AWID(NLW_U0_m_axi_gmem_AWID_UNCONNECTED[0]),
        .m_axi_gmem_AWLEN(NLW_U0_m_axi_gmem_AWLEN_UNCONNECTED[7:0]),
        .m_axi_gmem_AWLOCK(NLW_U0_m_axi_gmem_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_AWPROT(NLW_U0_m_axi_gmem_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_AWQOS(NLW_U0_m_axi_gmem_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_AWREADY(1'b0),
        .m_axi_gmem_AWREGION(NLW_U0_m_axi_gmem_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_AWSIZE(NLW_U0_m_axi_gmem_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_AWUSER(NLW_U0_m_axi_gmem_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem_AWVALID(NLW_U0_m_axi_gmem_AWVALID_UNCONNECTED),
        .m_axi_gmem_BID(1'b0),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BRESP({1'b0,1'b0}),
        .m_axi_gmem_BUSER(1'b0),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
        .m_axi_gmem_RID(1'b0),
        .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
        .m_axi_gmem_RREADY(m_axi_gmem_RREADY),
        .m_axi_gmem_RRESP({1'b0,1'b0}),
        .m_axi_gmem_RUSER(1'b0),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(NLW_U0_m_axi_gmem_WDATA_UNCONNECTED[127:0]),
        .m_axi_gmem_WID(NLW_U0_m_axi_gmem_WID_UNCONNECTED[0]),
        .m_axi_gmem_WLAST(NLW_U0_m_axi_gmem_WLAST_UNCONNECTED),
        .m_axi_gmem_WREADY(1'b0),
        .m_axi_gmem_WSTRB(NLW_U0_m_axi_gmem_WSTRB_UNCONNECTED[15:0]),
        .m_axi_gmem_WUSER(NLW_U0_m_axi_gmem_WUSER_UNCONNECTED[0]),
        .m_axi_gmem_WVALID(NLW_U0_m_axi_gmem_WVALID_UNCONNECTED),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARREADY(s_axi_CTRL_ARREADY),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR({s_axi_CTRL_AWADDR[5:2],1'b0,1'b0}),
        .s_axi_CTRL_AWREADY(s_axi_CTRL_AWREADY),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BRESP(NLW_U0_s_axi_CTRL_BRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(s_axi_CTRL_RDATA),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RRESP(NLW_U0_s_axi_CTRL_RRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WREADY(s_axi_CTRL_WREADY),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID));
  VCC VCC
       (.P(\<const1> ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
