{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645129184663 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645129184663 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 17 13:19:44 2022 " "Processing started: Thu Feb 17 13:19:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645129184663 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645129184663 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IT_LAB_4_5 -c IT_LAB_4_5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off IT_LAB_4_5 -c IT_LAB_4_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645129184668 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645129185893 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645129185894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/idtti/onedrive/desktop/ecen_3763/lab_wk_4-5/source/tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/idtti/onedrive/desktop/ecen_3763/lab_wk_4-5/source/tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "../source/tb.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/tb.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645129199305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645129199305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/idtti/onedrive/desktop/ecen_3763/lab_wk_4-5/source/pixelgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/idtti/onedrive/desktop/ecen_3763/lab_wk_4-5/source/pixelgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pixelgen " "Found entity 1: pixelgen" {  } { { "../source/pixelgen.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/pixelgen.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645129199337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645129199337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/idtti/onedrive/desktop/ecen_3763/lab_wk_4-5/source/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/idtti/onedrive/desktop/ecen_3763/lab_wk_4-5/source/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../source/top.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/top.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645129199369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645129199369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/idtti/onedrive/desktop/ecen_3763/lab_wk_4-5/source/timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/idtti/onedrive/desktop/ecen_3763/lab_wk_4-5/source/timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "../source/timer.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/timer.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645129199392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645129199392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/idtti/onedrive/desktop/ecen_3763/lab_wk_4-5/source/reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/idtti/onedrive/desktop/ecen_3763/lab_wk_4-5/source/reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reset " "Found entity 1: reset" {  } { { "../source/reset.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/reset.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645129199421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645129199421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/idtti/onedrive/desktop/ecen_3763/lab_wk_4-5/source/it_lab_4_5.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/idtti/onedrive/desktop/ecen_3763/lab_wk_4-5/source/it_lab_4_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 IT_LAB_4_5 " "Found entity 1: IT_LAB_4_5" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645129199424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645129199424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/idtti/onedrive/desktop/ecen_3763/lab_wk_4-5/source/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/idtti/onedrive/desktop/ecen_3763/lab_wk_4-5/source/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../source/counter.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/counter.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645129199455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645129199455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/idtti/onedrive/desktop/ecen_3763/lab_wk_4-5/source/clock.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/idtti/onedrive/desktop/ecen_3763/lab_wk_4-5/source/clock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "../source/clock.sv" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/clock.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645129199476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645129199476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/idtti/onedrive/desktop/ecen_3763/lab_wk_4-5/source/pll_quartus_files/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/idtti/onedrive/desktop/ecen_3763/lab_wk_4-5/source/pll_quartus_files/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "../source/PLL_quartus_files/PLL.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/PLL_quartus_files/PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645129199486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645129199486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/idtti/onedrive/desktop/ecen_3763/lab_wk_4-5/source/pll_quartus_files/pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/idtti/onedrive/desktop/ecen_3763/lab_wk_4-5/source/pll_quartus_files/pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_0002 " "Found entity 1: PLL_0002" {  } { { "../source/PLL_quartus_files/PLL/PLL_0002.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/PLL_quartus_files/PLL/PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645129199517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645129199517 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IT_LAB_4_5 " "Elaborating entity \"IT_LAB_4_5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645129199733 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR IT_LAB_4_5.v(21) " "Output port \"LEDR\" at IT_LAB_4_5.v(21) has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645129199774 "|IT_LAB_4_5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 IT_LAB_4_5.v(24) " "Output port \"HEX0\" at IT_LAB_4_5.v(24) has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645129199774 "|IT_LAB_4_5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 IT_LAB_4_5.v(25) " "Output port \"HEX1\" at IT_LAB_4_5.v(25) has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645129199774 "|IT_LAB_4_5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 IT_LAB_4_5.v(26) " "Output port \"HEX2\" at IT_LAB_4_5.v(26) has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645129199774 "|IT_LAB_4_5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 IT_LAB_4_5.v(27) " "Output port \"HEX3\" at IT_LAB_4_5.v(27) has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645129199774 "|IT_LAB_4_5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 IT_LAB_4_5.v(28) " "Output port \"HEX4\" at IT_LAB_4_5.v(28) has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645129199774 "|IT_LAB_4_5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 IT_LAB_4_5.v(29) " "Output port \"HEX5\" at IT_LAB_4_5.v(29) has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645129199774 "|IT_LAB_4_5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR IT_LAB_4_5.v(32) " "Output port \"DRAM_ADDR\" at IT_LAB_4_5.v(32) has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645129199774 "|IT_LAB_4_5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA IT_LAB_4_5.v(33) " "Output port \"DRAM_BA\" at IT_LAB_4_5.v(33) has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645129199774 "|IT_LAB_4_5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N IT_LAB_4_5.v(34) " "Output port \"DRAM_CAS_N\" at IT_LAB_4_5.v(34) has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645129199774 "|IT_LAB_4_5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE IT_LAB_4_5.v(35) " "Output port \"DRAM_CKE\" at IT_LAB_4_5.v(35) has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645129199774 "|IT_LAB_4_5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK IT_LAB_4_5.v(36) " "Output port \"DRAM_CLK\" at IT_LAB_4_5.v(36) has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645129199774 "|IT_LAB_4_5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N IT_LAB_4_5.v(37) " "Output port \"DRAM_CS_N\" at IT_LAB_4_5.v(37) has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645129199774 "|IT_LAB_4_5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM IT_LAB_4_5.v(39) " "Output port \"DRAM_LDQM\" at IT_LAB_4_5.v(39) has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645129199774 "|IT_LAB_4_5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N IT_LAB_4_5.v(40) " "Output port \"DRAM_RAS_N\" at IT_LAB_4_5.v(40) has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645129199774 "|IT_LAB_4_5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM IT_LAB_4_5.v(41) " "Output port \"DRAM_UDQM\" at IT_LAB_4_5.v(41) has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645129199774 "|IT_LAB_4_5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N IT_LAB_4_5.v(42) " "Output port \"DRAM_WE_N\" at IT_LAB_4_5.v(42) has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645129199774 "|IT_LAB_4_5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N IT_LAB_4_5.v(48) " "Output port \"TD_RESET_N\" at IT_LAB_4_5.v(48) has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645129199774 "|IT_LAB_4_5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT IT_LAB_4_5.v(65) " "Output port \"AUD_DACDAT\" at IT_LAB_4_5.v(65) has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645129199774 "|IT_LAB_4_5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK IT_LAB_4_5.v(67) " "Output port \"AUD_XCK\" at IT_LAB_4_5.v(67) has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645129199774 "|IT_LAB_4_5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST IT_LAB_4_5.v(76) " "Output port \"ADC_CONVST\" at IT_LAB_4_5.v(76) has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645129199774 "|IT_LAB_4_5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN IT_LAB_4_5.v(77) " "Output port \"ADC_DIN\" at IT_LAB_4_5.v(77) has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645129199774 "|IT_LAB_4_5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK IT_LAB_4_5.v(79) " "Output port \"ADC_SCLK\" at IT_LAB_4_5.v(79) has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645129199774 "|IT_LAB_4_5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK IT_LAB_4_5.v(82) " "Output port \"FPGA_I2C_SCLK\" at IT_LAB_4_5.v(82) has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645129199774 "|IT_LAB_4_5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD IT_LAB_4_5.v(88) " "Output port \"IRDA_TXD\" at IT_LAB_4_5.v(88) has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645129199774 "|IT_LAB_4_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:u1 " "Elaborating entity \"top\" for hierarchy \"top:u1\"" {  } { { "../source/IT_LAB_4_5.v" "u1" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645129199788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset top:u1\|reset:u0 " "Elaborating entity \"reset\" for hierarchy \"top:u1\|reset:u0\"" {  } { { "../source/top.sv" "u0" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/top.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645129199856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock top:u1\|clock:u1 " "Elaborating entity \"clock\" for hierarchy \"top:u1\|clock:u1\"" {  } { { "../source/top.sv" "u1" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/top.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645129199899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL top:u1\|clock:u1\|PLL:u1 " "Elaborating entity \"PLL\" for hierarchy \"top:u1\|clock:u1\|PLL:u1\"" {  } { { "../source/clock.sv" "u1" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/clock.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645129199916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_0002 top:u1\|clock:u1\|PLL:u1\|PLL_0002:pll_inst " "Elaborating entity \"PLL_0002\" for hierarchy \"top:u1\|clock:u1\|PLL:u1\|PLL_0002:pll_inst\"" {  } { { "../source/PLL_quartus_files/PLL.v" "pll_inst" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/PLL_quartus_files/PLL.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645129199937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll top:u1\|clock:u1\|PLL:u1\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"top:u1\|clock:u1\|PLL:u1\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "../source/PLL_quartus_files/PLL/PLL_0002.v" "altera_pll_i" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/PLL_quartus_files/PLL/PLL_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645129200002 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1645129200022 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:u1\|clock:u1\|PLL:u1\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"top:u1\|clock:u1\|PLL:u1\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "../source/PLL_quartus_files/PLL/PLL_0002.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/PLL_quartus_files/PLL/PLL_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645129200022 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:u1\|clock:u1\|PLL:u1\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"top:u1\|clock:u1\|PLL:u1\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 74.242424 MHz " "Parameter \"output_clock_frequency0\" = \"74.242424 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645129200028 ""}  } { { "../source/PLL_quartus_files/PLL/PLL_0002.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/PLL_quartus_files/PLL/PLL_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645129200028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer top:u1\|timer:u2 " "Elaborating entity \"timer\" for hierarchy \"top:u1\|timer:u2\"" {  } { { "../source/top.sv" "u2" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/top.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645129200033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter top:u1\|timer:u2\|counter:u0 " "Elaborating entity \"counter\" for hierarchy \"top:u1\|timer:u2\|counter:u0\"" {  } { { "../source/timer.sv" "u0" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/timer.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645129200064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixelgen top:u1\|pixelgen:u3 " "Elaborating entity \"pixelgen\" for hierarchy \"top:u1\|pixelgen:u3\"" {  } { { "../source/top.sv" "u3" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/top.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645129200115 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645129201457 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645129201457 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645129201457 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645129201457 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645129201457 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645129201457 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645129201457 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645129201457 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645129201457 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645129201457 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645129201457 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645129201457 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645129201457 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645129201457 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645129201457 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645129201457 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645129201457 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645129201457 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645129201457 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645129201457 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645129201457 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645129201457 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645129201457 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 83 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1645129201457 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1645129201457 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645129201634 "|IT_LAB_4_5|IRDA_TXD"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1645129201634 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1645129201863 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1645129203391 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645129203391 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST top:u1\|clock:u1\|PLL:u1\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance top:u1\|clock:u1\|PLL:u1\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1645129203994 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1645129203994 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "31 " "Design contains 31 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645129204110 "|IT_LAB_4_5|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645129204110 "|IT_LAB_4_5|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645129204110 "|IT_LAB_4_5|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645129204110 "|IT_LAB_4_5|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645129204110 "|IT_LAB_4_5|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645129204110 "|IT_LAB_4_5|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645129204110 "|IT_LAB_4_5|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645129204110 "|IT_LAB_4_5|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645129204110 "|IT_LAB_4_5|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645129204110 "|IT_LAB_4_5|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645129204110 "|IT_LAB_4_5|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645129204110 "|IT_LAB_4_5|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645129204110 "|IT_LAB_4_5|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645129204110 "|IT_LAB_4_5|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645129204110 "|IT_LAB_4_5|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645129204110 "|IT_LAB_4_5|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645129204110 "|IT_LAB_4_5|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645129204110 "|IT_LAB_4_5|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645129204110 "|IT_LAB_4_5|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645129204110 "|IT_LAB_4_5|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645129204110 "|IT_LAB_4_5|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645129204110 "|IT_LAB_4_5|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645129204110 "|IT_LAB_4_5|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645129204110 "|IT_LAB_4_5|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645129204110 "|IT_LAB_4_5|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645129204110 "|IT_LAB_4_5|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645129204110 "|IT_LAB_4_5|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645129204110 "|IT_LAB_4_5|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645129204110 "|IT_LAB_4_5|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645129204110 "|IT_LAB_4_5|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645129204110 "|IT_LAB_4_5|IRDA_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1645129204110 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "311 " "Implemented 311 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1645129204121 ""} { "Info" "ICUT_CUT_TM_OPINS" "112 " "Implemented 112 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1645129204121 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1645129204121 ""} { "Info" "ICUT_CUT_TM_LCELLS" "142 " "Implemented 142 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1645129204121 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1645129204121 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1645129204121 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 170 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 170 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645129204189 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 17 13:20:04 2022 " "Processing ended: Thu Feb 17 13:20:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645129204189 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645129204189 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645129204189 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645129204189 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1645129207481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645129207481 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 17 13:20:05 2022 " "Processing started: Thu Feb 17 13:20:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645129207481 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1645129207481 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off IT_LAB_4_5 -c IT_LAB_4_5 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off IT_LAB_4_5 -c IT_LAB_4_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1645129207481 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1645129209922 ""}
{ "Info" "0" "" "Project  = IT_LAB_4_5" {  } {  } 0 0 "Project  = IT_LAB_4_5" 0 0 "Fitter" 0 0 1645129209922 ""}
{ "Info" "0" "" "Revision = IT_LAB_4_5" {  } {  } 0 0 "Revision = IT_LAB_4_5" 0 0 "Fitter" 0 0 1645129209922 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1645129210308 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1645129210308 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "IT_LAB_4_5 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"IT_LAB_4_5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1645129210379 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1645129210493 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1645129210493 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST top:u1\|clock:u1\|PLL:u1\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance top:u1\|clock:u1\|PLL:u1\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1645129210668 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1645129210668 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK top:u1\|clock:u1\|PLL:u1\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"top:u1\|clock:u1\|PLL:u1\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1645129210722 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1645129211330 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1645129212021 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1645129231504 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "top:u1\|clock:u1\|PLL:u1\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 65 global CLKCTRL_G7 " "top:u1\|clock:u1\|PLL:u1\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 65 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1645129232155 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1645129232155 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645129232155 ""}
{ "Info" "ISTA_SDC_FOUND" "IT_LAB_4_5.sdc " "Reading SDC File: 'IT_LAB_4_5.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1645129235422 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "IT_LAB_4_5.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at IT_LAB_4_5.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1645129235448 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock IT_LAB_4_5.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at IT_LAB_4_5.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1645129235448 ""}  } { { "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1645129235448 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "IT_LAB_4_5.sdc 16 altera_reserved_tdi port " "Ignored filter at IT_LAB_4_5.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1645129235448 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "IT_LAB_4_5.sdc 16 altera_reserved_tck clock " "Ignored filter at IT_LAB_4_5.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1645129235454 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay IT_LAB_4_5.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at IT_LAB_4_5.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1645129235454 ""}  } { { "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1645129235454 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay IT_LAB_4_5.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at IT_LAB_4_5.sdc(16): Argument -clock is not an object ID" {  } { { "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1645129235458 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "IT_LAB_4_5.sdc 17 altera_reserved_tms port " "Ignored filter at IT_LAB_4_5.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1645129235458 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay IT_LAB_4_5.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at IT_LAB_4_5.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1645129235458 ""}  } { { "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1645129235458 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay IT_LAB_4_5.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at IT_LAB_4_5.sdc(17): Argument -clock is not an object ID" {  } { { "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1645129235458 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "IT_LAB_4_5.sdc 18 altera_reserved_tdo port " "Ignored filter at IT_LAB_4_5.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1645129235458 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay IT_LAB_4_5.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at IT_LAB_4_5.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1645129235458 ""}  } { { "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1645129235458 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay IT_LAB_4_5.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at IT_LAB_4_5.sdc(18): Argument -clock is not an object ID" {  } { { "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1645129235458 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 3 -multiply_by 49 -duty_cycle 50.00 -name \{u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 3 -multiply_by 49 -duty_cycle 50.00 -name \{u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1645129235458 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 11 -duty_cycle 50.00 -name \{u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 11 -duty_cycle 50.00 -name \{u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1645129235458 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1645129235458 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1645129235468 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645129235469 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645129235469 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645129235469 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1645129235469 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1645129235479 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1645129235479 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1645129235485 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1645129235485 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1645129235485 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1645129235485 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1645129235485 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1645129235485 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.224 u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   1.224 u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1645129235485 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.469 u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  13.469 u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1645129235485 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1645129235485 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1645129235612 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1645129235623 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1645129235623 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1645129235628 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1645129235628 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1645129235628 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1645129235628 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1645129235633 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1645129235633 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:24 " "Fitter preparation operations ending: elapsed time is 00:00:24" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645129235929 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1645129248965 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1645129251360 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645129255214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1645129259252 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1645129261044 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645129261047 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1645129268453 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X67_Y0 X77_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10" {  } { { "loc" "" { Generic "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10"} { { 12 { 0 ""} 67 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1645129284634 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1645129284634 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1645129285750 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1645129285750 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1645129285750 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645129285765 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.32 " "Total time spent on timing analysis during the Fitter is 2.32 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1645129296665 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1645129296818 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1645129299447 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1645129299447 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1645129301984 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:19 " "Fitter post-fit operations ending: elapsed time is 00:00:19" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645129315973 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "24 " "Following 24 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1645129317441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1645129317441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1645129317441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1645129317441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1645129317441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1645129317441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1645129317441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1645129317441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1645129317441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1645129317441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1645129317441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1645129317441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1645129317441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1645129317441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1645129317441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1645129317441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1645129317441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1645129317441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1645129317441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1645129317441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1645129317441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1645129317441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1645129317441 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "../source/IT_LAB_4_5.v" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/source/IT_LAB_4_5.v" 83 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1645129317441 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1645129317441 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.fit.smsg " "Generated suppressed messages file C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1645129317851 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6706 " "Peak virtual memory: 6706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645129319714 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 17 13:21:59 2022 " "Processing ended: Thu Feb 17 13:21:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645129319714 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:54 " "Elapsed time: 00:01:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645129319714 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:44 " "Total CPU time (on all processors): 00:02:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645129319714 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1645129319714 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1645129322759 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645129322759 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 17 13:22:02 2022 " "Processing started: Thu Feb 17 13:22:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645129322759 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1645129322759 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off IT_LAB_4_5 -c IT_LAB_4_5 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off IT_LAB_4_5 -c IT_LAB_4_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1645129322759 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1645129324213 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1645129337602 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645129338600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 17 13:22:18 2022 " "Processing ended: Thu Feb 17 13:22:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645129338600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645129338600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645129338600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1645129338600 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1645129339618 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1645129341102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645129341102 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 17 13:22:20 2022 " "Processing started: Thu Feb 17 13:22:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645129341102 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1645129341102 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta IT_LAB_4_5 -c IT_LAB_4_5 " "Command: quartus_sta IT_LAB_4_5 -c IT_LAB_4_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1645129341102 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1645129341349 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1645129342754 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1645129342754 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645129342822 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645129342822 ""}
{ "Info" "ISTA_SDC_FOUND" "IT_LAB_4_5.sdc " "Reading SDC File: 'IT_LAB_4_5.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1645129344001 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "IT_LAB_4_5.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at IT_LAB_4_5.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1645129344007 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock IT_LAB_4_5.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at IT_LAB_4_5.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1645129344008 ""}  } { { "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1645129344008 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "IT_LAB_4_5.sdc 16 altera_reserved_tdi port " "Ignored filter at IT_LAB_4_5.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1645129344009 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "IT_LAB_4_5.sdc 16 altera_reserved_tck clock " "Ignored filter at IT_LAB_4_5.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1645129344010 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay IT_LAB_4_5.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at IT_LAB_4_5.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1645129344010 ""}  } { { "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1645129344010 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay IT_LAB_4_5.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at IT_LAB_4_5.sdc(16): Argument -clock is not an object ID" {  } { { "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1645129344010 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "IT_LAB_4_5.sdc 17 altera_reserved_tms port " "Ignored filter at IT_LAB_4_5.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1645129344011 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay IT_LAB_4_5.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at IT_LAB_4_5.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1645129344011 ""}  } { { "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1645129344011 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay IT_LAB_4_5.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at IT_LAB_4_5.sdc(17): Argument -clock is not an object ID" {  } { { "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1645129344012 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "IT_LAB_4_5.sdc 18 altera_reserved_tdo port " "Ignored filter at IT_LAB_4_5.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1645129344012 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay IT_LAB_4_5.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at IT_LAB_4_5.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1645129344013 ""}  } { { "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1645129344013 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay IT_LAB_4_5.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at IT_LAB_4_5.sdc(18): Argument -clock is not an object ID" {  } { { "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" "" { Text "C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/IT_LAB_4_5.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1645129344013 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 6 -multiply_by 98 -duty_cycle 50.00 -name \{u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 6 -multiply_by 98 -duty_cycle 50.00 -name \{u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1645129344014 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 11 -duty_cycle 50.00 -name \{u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 11 -duty_cycle 50.00 -name \{u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1645129344014 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645129344014 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1645129344014 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645129344020 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645129344020 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645129344020 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1645129344020 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645129344020 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1645129344031 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1645129344068 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.349 " "Worst-case setup slack is 9.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645129344098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645129344098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.349               0.000 u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.349               0.000 u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645129344098 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645129344098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.368 " "Worst-case hold slack is 0.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645129344105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645129344105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.368               0.000 u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645129344105 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645129344105 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1645129344116 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1645129344121 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.612 " "Worst-case minimum pulse width slack is 0.612" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645129344125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645129344125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.612               0.000 u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.612               0.000 u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645129344125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.023               0.000 u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.023               0.000 u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645129344125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.670               0.000 CLOCK_50  " "    9.670               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645129344125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645129344125 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1645129344136 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1645129344207 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1645129346988 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645129347104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645129347104 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645129347104 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1645129347104 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645129347104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.476 " "Worst-case setup slack is 9.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645129347118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645129347118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.476               0.000 u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.476               0.000 u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645129347118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645129347118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.368 " "Worst-case hold slack is 0.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645129347128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645129347128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.368               0.000 u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645129347128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645129347128 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1645129347138 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1645129347144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.612 " "Worst-case minimum pulse width slack is 0.612" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645129347148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645129347148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.612               0.000 u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.612               0.000 u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645129347148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.986               0.000 u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.986               0.000 u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645129347148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.673               0.000 CLOCK_50  " "    9.673               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645129347148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645129347148 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1645129347157 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1645129347392 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1645129349585 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645129349694 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645129349694 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645129349694 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1645129349694 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645129349694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.030 " "Worst-case setup slack is 11.030" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645129349701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645129349701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.030               0.000 u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.030               0.000 u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645129349701 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645129349701 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.197 " "Worst-case hold slack is 0.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645129349707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645129349707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.197               0.000 u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645129349707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645129349707 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1645129349714 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1645129349720 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.612 " "Worst-case minimum pulse width slack is 0.612" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645129349724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645129349724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.612               0.000 u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.612               0.000 u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645129349724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.284               0.000 u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.284               0.000 u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645129349724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 CLOCK_50  " "    9.336               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645129349724 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645129349724 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1645129349733 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645129349985 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645129349985 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1645129349985 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1645129349985 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645129349985 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.274 " "Worst-case setup slack is 11.274" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645129349997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645129349997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.274               0.000 u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.274               0.000 u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645129349997 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645129349997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645129350004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645129350004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.187               0.000 u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645129350004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645129350004 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1645129350009 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1645129350017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.612 " "Worst-case minimum pulse width slack is 0.612" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645129350021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645129350021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.612               0.000 u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.612               0.000 u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645129350021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.272               0.000 u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.272               0.000 u1\|u1\|u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645129350021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 CLOCK_50  " "    9.286               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645129350021 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645129350021 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1645129354344 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1645129354351 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 13 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5171 " "Peak virtual memory: 5171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645129354511 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 17 13:22:34 2022 " "Processing ended: Thu Feb 17 13:22:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645129354511 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645129354511 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645129354511 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1645129354511 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1645129356425 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645129356425 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 17 13:22:36 2022 " "Processing started: Thu Feb 17 13:22:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645129356425 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1645129356425 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off IT_LAB_4_5 -c IT_LAB_4_5 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off IT_LAB_4_5 -c IT_LAB_4_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1645129356425 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1645129358018 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IT_LAB_4_5.vo C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/simulation/modelsim/ simulation " "Generated file IT_LAB_4_5.vo in folder \"C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_4-5/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1645129358906 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645129359048 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 17 13:22:39 2022 " "Processing ended: Thu Feb 17 13:22:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645129359048 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645129359048 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645129359048 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1645129359048 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 202 s " "Quartus Prime Full Compilation was successful. 0 errors, 202 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1645129359868 ""}
