
---------- Begin Simulation Statistics ----------
final_tick                               791896779500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  98549                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739080                       # Number of bytes of host memory used
host_op_rate                                    98866                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10335.12                       # Real time elapsed on the host
host_tick_rate                               76621904                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018515184                       # Number of instructions simulated
sim_ops                                    1021796787                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.791897                       # Number of seconds simulated
sim_ticks                                791896779500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.935463                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              119811496                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           137816596                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         11632374                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        188444191                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          17868462                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       17918612                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           50150                       # Number of indirect misses.
system.cpu0.branchPred.lookups              242334719                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1660059                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819870                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7300590                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221016717                       # Number of branches committed
system.cpu0.commit.bw_lim_events             27050070                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466108                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       76954716                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892416733                       # Number of instructions committed
system.cpu0.commit.committedOps             893238802                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1434605476                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.622637                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.408544                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1009987271     70.40%     70.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    254251095     17.72%     88.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     56881793      3.96%     92.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     57213669      3.99%     96.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     17473593      1.22%     97.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      6801042      0.47%     97.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1345629      0.09%     97.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3601314      0.25%     98.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     27050070      1.89%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1434605476                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18341002                       # Number of function calls committed.
system.cpu0.commit.int_insts                863526752                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280412955                       # Number of loads committed
system.cpu0.commit.membars                    1641821                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641827      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491127238     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7836262      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638713      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281232817     31.48%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109761895     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893238802                       # Class of committed instruction
system.cpu0.commit.refs                     390994740                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892416733                       # Number of Instructions Simulated
system.cpu0.committedOps                    893238802                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.744925                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.744925                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            187004201                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4334829                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           117240381                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             984326578                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               564663567                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                687189141                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7306448                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             11502721                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3386259                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  242334719                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                168938357                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    885942842                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4140336                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           86                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1012142340                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  37                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          173                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               23276518                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.155622                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         551968219                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         137679958                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.649976                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1449549616                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.699804                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.926936                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               736116806     50.78%     50.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               530338229     36.59%     87.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                95146793      6.56%     93.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                68963017      4.76%     98.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13804704      0.95%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2758360      0.19%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  752092      0.05%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     517      0.00%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1669098      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1449549616                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      107650778                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7383925                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               231203589                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.613970                       # Inst execution rate
system.cpu0.iew.exec_refs                   429542836                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 119567750                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              164955471                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            312808598                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1645890                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2807191                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           122111636                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          970187039                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            309975086                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3050279                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            956074558                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                801450                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1294396                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7306448                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3000089                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        32708                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        15188391                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        16387                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         6434                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      5278787                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     32395643                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     11529851                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          6434                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       663569                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       6720356                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                422629750                       # num instructions consuming a value
system.cpu0.iew.wb_count                    948887765                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.842208                       # average fanout of values written-back
system.cpu0.iew.wb_producers                355942196                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.609355                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     948994881                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1164260413                       # number of integer regfile reads
system.cpu0.int_regfile_writes              606809189                       # number of integer regfile writes
system.cpu0.ipc                              0.573090                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.573090                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643327      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            516879352     53.89%     54.06% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7903033      0.82%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639160      0.17%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           311942610     32.52%     87.58% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          119117304     12.42%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             959124837                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     901146                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.000940                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 132705     14.73%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    19      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     14.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                678875     75.33%     90.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                89543      9.94%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             958382601                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3368748444                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    948887714                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1047140681                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 965256343                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                959124837                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            4930696                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       76948234                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            48114                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       2464588                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     21830314                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1449549616                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.661671                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.855959                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          778193290     53.69%     53.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          452949290     31.25%     84.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          158586915     10.94%     95.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           51585431      3.56%     99.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7500962      0.52%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             327030      0.02%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             291343      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              64472      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              50883      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1449549616                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.615929                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14233107                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2099256                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           312808598                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          122111636                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1504                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1557200394                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    26593171                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              172820789                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569169469                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5055615                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               572810844                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4080414                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 8980                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1193061975                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             979531835                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          629092387                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                681788604                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               5219766                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7306448                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             14689017                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                59922914                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1193061931                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        133914                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4536                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 10839075                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4524                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2377729892                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1955334186                       # The number of ROB writes
system.cpu0.timesIdled                       18003026                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1471                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.684826                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               10837625                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            12648243                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2873478                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17938586                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            230998                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         322015                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           91017                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20341007                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        21258                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819649                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1976735                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10299467                       # Number of branches committed
system.cpu1.commit.bw_lim_events               680249                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459642                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       29027537                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41842819                       # Number of instructions committed
system.cpu1.commit.committedOps              42662667                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    225441536                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.189240                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.785191                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    205906497     91.33%     91.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9481703      4.21%     95.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3822264      1.70%     97.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3647134      1.62%     98.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1089790      0.48%     99.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       179810      0.08%     99.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       543791      0.24%     99.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        90298      0.04%     99.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       680249      0.30%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    225441536                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317302                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40176946                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11551358                       # Number of loads committed
system.cpu1.commit.membars                    1639370                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639370      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24987357     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12371007     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3664792      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42662667                       # Class of committed instruction
system.cpu1.commit.refs                      16035811                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41842819                       # Number of Instructions Simulated
system.cpu1.committedOps                     42662667                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.538784                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.538784                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            170455742                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               899616                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             9913136                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              80747413                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                15045368                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40457837                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1977833                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               953142                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2327295                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20341007                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 11838580                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    212831340                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               269960                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      90430362                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5749152                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.087768                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          14558148                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          11068623                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.390192                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         230264075                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.404673                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.872897                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               173336396     75.28%     75.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                34828651     15.13%     90.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                14002486      6.08%     96.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4531515      1.97%     98.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2011954      0.87%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  670834      0.29%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  853179      0.37%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      67      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   28993      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           230264075                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1494259                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2053540                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                13496066                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.224643                       # Inst execution rate
system.cpu1.iew.exec_refs                    18078285                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5149603                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              155144767                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19854642                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1983353                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1850323                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7988926                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           71682015                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             12928682                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1513442                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             52062778                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                837649                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               720326                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1977833                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2238548                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        24977                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          218211                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        13243                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2124                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1872                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8303284                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3504473                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2124                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       634813                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1418727                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 25665347                       # num instructions consuming a value
system.cpu1.iew.wb_count                     51158523                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.792390                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 20336961                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.220741                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      51182454                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                67090125                       # number of integer regfile reads
system.cpu1.int_regfile_writes               31906318                       # number of integer regfile writes
system.cpu1.ipc                              0.180545                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.180545                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639579      3.06%      3.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             33366352     62.28%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  58      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14069723     26.26%     91.60% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4500408      8.40%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              53576220                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     857600                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.016007                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 116773     13.62%     13.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     13.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     13.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     13.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     13.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     13.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     13.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     13.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     13.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     13.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     13.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     13.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     13.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     13.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     13.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     13.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     13.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     13.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     13.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     13.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     13.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     13.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     13.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     13.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     13.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     13.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     13.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     13.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     13.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     13.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     13.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     13.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     13.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     13.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     13.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     13.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     13.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     13.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     13.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     13.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     13.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     13.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     13.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                664898     77.53%     91.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                75925      8.85%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              52794225                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         338327473                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     51158511                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        100702450                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  65685571                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 53576220                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            5996444                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       29019347                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            53386                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3536802                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     20777108                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    230264075                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.232673                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.651504                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          195012558     84.69%     84.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           23343677     10.14%     94.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7858008      3.41%     98.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2434359      1.06%     99.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1195835      0.52%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             181651      0.08%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             171487      0.07%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              39067      0.02%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              27433      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      230264075                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.231173                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         12685099                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2289468                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19854642                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7988926                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    209                       # number of misc regfile reads
system.cpu1.numCycles                       231758334                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1352018479                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              162057191                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27213692                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3658058                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                17446684                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                777593                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 8713                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             97640095                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              76965577                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           49058251                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39241005                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4273906                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1977833                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9514273                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                21844559                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        97640083                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27089                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               846                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  8819568                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           845                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   296450360                       # The number of ROB reads
system.cpu1.rob.rob_writes                  148206866                       # The number of ROB writes
system.cpu1.timesIdled                          54780                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            88.885949                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                9939897                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            11182754                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2257599                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         15263855                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            236099                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         343578                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          107479                       # Number of indirect misses.
system.cpu2.branchPred.lookups               17659792                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        22043                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819670                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1684757                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10231090                       # Number of branches committed
system.cpu2.commit.bw_lim_events               537383                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459681                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       20480281                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41656434                       # Number of instructions committed
system.cpu2.commit.committedOps              42476305                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    224841792                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.188916                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.781988                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    205549058     91.42%     91.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9232132      4.11%     95.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3738126      1.66%     97.19% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3668164      1.63%     98.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1073063      0.48%     99.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       180807      0.08%     99.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       773335      0.34%     99.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        89724      0.04%     99.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       537383      0.24%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    224841792                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318182                       # Number of function calls committed.
system.cpu2.commit.int_insts                 39998775                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11490027                       # Number of loads committed
system.cpu2.commit.membars                    1639397                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639397      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24874341     58.56%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12309697     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3652729      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42476305                       # Class of committed instruction
system.cpu2.commit.refs                      15962438                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41656434                       # Number of Instructions Simulated
system.cpu2.committedOps                     42476305                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.520272                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.520272                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            177929174                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               575515                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             9050891                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              69783461                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                12541139                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 34122576                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1685848                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               706753                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2134365                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   17659792                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 10116453                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    213835296                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               294027                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      77310882                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                4517380                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.076797                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          12319115                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          10175996                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.336200                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         228413102                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.347107                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.803415                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               179086333     78.40%     78.40% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                30566509     13.38%     91.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11914479      5.22%     97.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4183020      1.83%     98.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1531795      0.67%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  630226      0.28%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  472406      0.21%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      66      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   28268      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           228413102                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        1541736                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1758777                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                12613556                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.219311                       # Inst execution rate
system.cpu2.iew.exec_refs                    17997374                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5124349                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              159593691                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             17168269                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1477658                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1511682                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6982156                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           62948220                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12873025                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1453387                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             50431686                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                796602                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               710480                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1685848                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2334221                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        23671                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          221264                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        13917                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2246                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         1719                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5678242                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2509745                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2246                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       542724                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1216053                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 25037498                       # num instructions consuming a value
system.cpu2.iew.wb_count                     49539782                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.794126                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 19882934                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.215433                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      49563016                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                64649733                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31195961                       # number of integer regfile writes
system.cpu2.ipc                              0.181151                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.181151                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639607      3.16%      3.16% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31763427     61.22%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  50      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   88      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.38% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            14007947     27.00%     91.38% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4473942      8.62%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              51885073                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     847816                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.016340                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 111541     13.16%     13.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     13.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     13.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     13.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     13.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     13.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     13.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     13.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     13.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     13.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     13.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     13.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     13.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     13.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     13.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     13.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     13.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     13.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     13.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     13.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     13.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     13.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     13.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     13.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     13.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     13.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     13.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     13.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     13.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     13.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     13.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     13.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     13.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     13.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     13.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     13.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     13.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     13.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     13.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     13.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     13.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     13.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     13.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                661828     78.06%     91.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                74443      8.78%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              51093266                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         333082265                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     49539770                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         83421213                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  58516831                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 51885073                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            4431389                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       20471914                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            51229                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1971708                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     13875771                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    228413102                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.227155                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.645793                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          194383869     85.10%     85.10% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           22445284      9.83%     94.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7604075      3.33%     98.26% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2407361      1.05%     99.31% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1174812      0.51%     99.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             168435      0.07%     99.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             163261      0.07%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              39473      0.02%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              26532      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      228413102                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.225632                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         10048560                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1832470                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            17168269                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6982156                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    210                       # number of misc regfile reads
system.cpu2.numCycles                       229954838                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1353821963                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              167907437                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27108282                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5236881                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                14741364                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                819581                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 9335                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             85741717                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              67179792                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           42774790                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 33307390                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               4196921                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1685848                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             10744292                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                15666508                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        85741705                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         26771                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               833                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10106434                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           832                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   287260046                       # The number of ROB reads
system.cpu2.rob.rob_writes                  129488666                       # The number of ROB writes
system.cpu2.timesIdled                          53542                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.735948                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10161202                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            10504060                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2146214                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15373420                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            212671                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         265994                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           53323                       # Number of indirect misses.
system.cpu3.branchPred.lookups               17772313                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        19622                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819630                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1698501                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10575536                       # Number of branches committed
system.cpu3.commit.bw_lim_events               515429                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459585                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       19125445                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42599198                       # Number of instructions committed
system.cpu3.commit.committedOps              43419013                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    226425136                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.191759                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.781753                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    206559957     91.23%     91.23% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      9507247      4.20%     95.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      3872328      1.71%     97.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3825440      1.69%     98.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1106813      0.49%     99.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       176179      0.08%     99.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       772990      0.34%     99.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        88753      0.04%     99.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       515429      0.23%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    226425136                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292133                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40877476                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11833388                       # Number of loads committed
system.cpu3.commit.membars                    1639328                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639328      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25390369     58.48%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12653018     29.14%     91.40% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3736157      8.60%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43419013                       # Class of committed instruction
system.cpu3.commit.refs                      16389187                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42599198                       # Number of Instructions Simulated
system.cpu3.committedOps                     43419013                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.425196                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.425196                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            179591998                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               449665                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9375099                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              69683805                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                11932855                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 34333928                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1699577                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               606391                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2253266                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   17772313                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  9484209                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    216281692                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               271160                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      75598311                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                4294580                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.076900                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          11382641                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10373873                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.327111                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         229811624                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.336665                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.789250                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               181234893     78.86%     78.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                30320489     13.19%     92.06% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                12013451      5.23%     97.28% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 3659885      1.59%     98.88% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1373369      0.60%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  762023      0.33%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  420610      0.18%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      57      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   26847      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           229811624                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                        1297384                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1783348                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                12859456                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.222582                       # Inst execution rate
system.cpu3.iew.exec_refs                    18581422                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5243407                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              161470515                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             17063653                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1370363                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1531646                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6905056                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           62533193                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13338015                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1513331                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             51440651                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                811388                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               925584                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1699577                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2638888                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        24788                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          232928                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        16431                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         2043                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1546                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5230265                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2349257                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          2043                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       584876                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1198472                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 25139292                       # num instructions consuming a value
system.cpu3.iew.wb_count                     50482996                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.794946                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 19984373                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.218438                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      50509843                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                65866172                       # number of integer regfile reads
system.cpu3.int_regfile_writes               31758866                       # number of integer regfile writes
system.cpu3.ipc                              0.184325                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.184325                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639540      3.10%      3.10% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             32208009     60.82%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  46      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14498324     27.38%     91.30% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4607965      8.70%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              52953982                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     846571                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.015987                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 107712     12.72%     12.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     12.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     12.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     12.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     12.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     12.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     12.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     12.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     12.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     12.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     12.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     12.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     12.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     12.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     12.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     12.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     12.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     12.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     12.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     12.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     12.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     12.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     12.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     12.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     12.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     12.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     12.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     12.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     12.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     12.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     12.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     12.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     12.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     12.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     12.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     12.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     12.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     12.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     12.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     12.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     12.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     12.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     12.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                664672     78.51%     91.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                74183      8.76%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              52160997                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         336617827                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     50482984                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         81648444                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  58423515                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 52953982                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            4109678                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       19114179                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            51696                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       1650093                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     12551465                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    229811624                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.230423                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.648067                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          195158383     84.92%     84.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           22585346      9.83%     94.75% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8077204      3.51%     98.26% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2438684      1.06%     99.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1168193      0.51%     99.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             164250      0.07%     99.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             157081      0.07%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              38196      0.02%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              24287      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      229811624                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.229130                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          9537720                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1805985                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            17063653                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6905056                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    212                       # number of misc regfile reads
system.cpu3.numCycles                       231109008                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1352668133                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              169901378                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27610711                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               5165137                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                14088431                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                834964                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 7565                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             85605457                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              67070368                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           42488655                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 33801703                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               4013764                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1699577                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             10289232                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                14877944                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        85605445                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         31303                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               905                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 10463254                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           905                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   288452956                       # The number of ROB reads
system.cpu3.rob.rob_writes                  128478675                       # The number of ROB writes
system.cpu3.timesIdled                          43720                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued           940680                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                20249                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified              996240                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              12473104                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4390330                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8697988                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       709435                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       105748                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     42014268                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3750287                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     84457582                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3856035                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 791896779500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1708582                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2991148                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1316385                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              956                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            593                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2679614                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2679571                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1708582                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           708                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13086139                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13086139                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    472275264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               472275264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1436                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4390453                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4390453    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4390453                       # Request fanout histogram
system.membus.respLayer1.occupancy        23467318657                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         21884413231                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                273                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          137                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    4938469102.189781                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   28992916770.491230                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          133     97.08%     97.08% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.73%     97.81% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.73%     98.54% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            2      1.46%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         7500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 240288002500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            137                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   115326512500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 676570267000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 791896779500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     10040699                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10040699                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     10040699                       # number of overall hits
system.cpu2.icache.overall_hits::total       10040699                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        75754                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         75754                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        75754                       # number of overall misses
system.cpu2.icache.overall_misses::total        75754                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1975949000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1975949000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1975949000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1975949000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     10116453                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10116453                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     10116453                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10116453                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.007488                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.007488                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.007488                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.007488                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 26083.757953                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 26083.757953                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 26083.757953                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 26083.757953                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          141                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    35.250000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        66487                       # number of writebacks
system.cpu2.icache.writebacks::total            66487                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         9235                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         9235                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         9235                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         9235                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        66519                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        66519                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        66519                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        66519                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1679324000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1679324000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1679324000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1679324000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.006575                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006575                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.006575                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006575                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 25245.779401                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 25245.779401                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 25245.779401                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 25245.779401                       # average overall mshr miss latency
system.cpu2.icache.replacements                 66487                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     10040699                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10040699                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        75754                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        75754                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1975949000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1975949000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     10116453                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10116453                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.007488                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.007488                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 26083.757953                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 26083.757953                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         9235                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         9235                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        66519                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        66519                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1679324000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1679324000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.006575                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006575                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 25245.779401                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 25245.779401                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 791896779500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.985778                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           10055014                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            66487                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           151.232782                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        349176000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.985778                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999556                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999556                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         20299425                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        20299425                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 791896779500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13942606                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13942606                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13942606                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13942606                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2252561                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2252561                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2252561                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2252561                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 219186394243                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 219186394243                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 219186394243                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 219186394243                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16195167                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16195167                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16195167                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16195167                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.139088                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.139088                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.139088                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.139088                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 97305.420028                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 97305.420028                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 97305.420028                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 97305.420028                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1518525                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       166632                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            24646                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           2225                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    61.613446                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    74.890787                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       987170                       # number of writebacks
system.cpu2.dcache.writebacks::total           987170                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1672964                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1672964                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1672964                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1672964                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       579597                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       579597                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       579597                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       579597                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  58598695211                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  58598695211                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  58598695211                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  58598695211                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.035788                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.035788                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.035788                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.035788                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 101102.481916                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 101102.481916                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 101102.481916                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 101102.481916                       # average overall mshr miss latency
system.cpu2.dcache.replacements                987170                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     11253257                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11253257                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1289573                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1289573                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 120140974000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 120140974000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12542830                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12542830                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.102814                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.102814                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 93163.375784                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 93163.375784                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1009182                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1009182                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       280391                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       280391                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  24807677000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  24807677000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.022355                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.022355                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 88475.296996                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 88475.296996                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2689349                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2689349                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       962988                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       962988                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  99045420243                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  99045420243                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3652337                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3652337                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.263664                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.263664                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 102852.185326                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 102852.185326                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       663782                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       663782                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       299206                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       299206                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  33791018211                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  33791018211                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.081922                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.081922                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 112935.630338                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 112935.630338                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          316                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          316                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          236                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          236                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5187000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5187000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          552                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          552                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.427536                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.427536                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 21978.813559                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 21978.813559                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          140                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          140                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           96                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           96                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       594500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       594500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.173913                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.173913                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  6192.708333                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6192.708333                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          196                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          196                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          154                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          154                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       778000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       778000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          350                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          350                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.440000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.440000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5051.948052                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5051.948052                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          150                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          150                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       646000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       646000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.428571                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.428571                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4306.666667                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4306.666667                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       295500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       295500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       277500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       277500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400228                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400228                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       419442                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       419442                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  44911758000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  44911758000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819670                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819670                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.511721                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.511721                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 107075.013947                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 107075.013947                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       419442                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       419442                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  44492316000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  44492316000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.511721                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.511721                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 106075.013947                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 106075.013947                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 791896779500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.499151                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15340718                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           998869                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.358088                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        349187500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.499151                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.890598                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.890598                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         35030376                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        35030376                       # Number of data accesses
system.cpu3.numPwrStateTransitions                237                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          119                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5680558588.235294                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   31063126664.327747                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          115     96.64%     96.64% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.84%     97.48% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.84%     98.32% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            2      1.68%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         7500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 240288073500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            119                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   115910307500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 675986472000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 791896779500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      9421356                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         9421356                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      9421356                       # number of overall hits
system.cpu3.icache.overall_hits::total        9421356                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        62853                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         62853                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        62853                       # number of overall misses
system.cpu3.icache.overall_misses::total        62853                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1633246500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1633246500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1633246500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1633246500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      9484209                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      9484209                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      9484209                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      9484209                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.006627                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006627                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.006627                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006627                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 25985.179705                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 25985.179705                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 25985.179705                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 25985.179705                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          237                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    47.400000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        54807                       # number of writebacks
system.cpu3.icache.writebacks::total            54807                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         8014                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         8014                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         8014                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         8014                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        54839                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        54839                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        54839                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        54839                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1396851000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1396851000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1396851000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1396851000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.005782                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.005782                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.005782                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.005782                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 25471.853973                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 25471.853973                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 25471.853973                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 25471.853973                       # average overall mshr miss latency
system.cpu3.icache.replacements                 54807                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      9421356                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        9421356                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        62853                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        62853                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1633246500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1633246500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      9484209                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      9484209                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.006627                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006627                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 25985.179705                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 25985.179705                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         8014                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         8014                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        54839                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        54839                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1396851000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1396851000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.005782                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.005782                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 25471.853973                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 25471.853973                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 791896779500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.985569                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            9405214                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            54807                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           171.606072                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        355877000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.985569                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999549                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999549                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         19023257                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        19023257                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 791896779500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14430164                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14430164                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14430164                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14430164                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2294832                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2294832                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2294832                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2294832                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 209869221401                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 209869221401                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 209869221401                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 209869221401                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16724996                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16724996                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16724996                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16724996                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.137210                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.137210                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.137210                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.137210                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 91452.978432                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 91452.978432                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 91452.978432                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 91452.978432                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1531790                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       184168                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            25503                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           2605                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    60.063130                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    70.697889                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       997715                       # number of writebacks
system.cpu3.dcache.writebacks::total           997715                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1707854                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1707854                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1707854                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1707854                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       586978                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       586978                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       586978                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       586978                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  57830568250                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  57830568250                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  57830568250                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  57830568250                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.035096                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.035096                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.035096                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.035096                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 98522.548119                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 98522.548119                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 98522.548119                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 98522.548119                       # average overall mshr miss latency
system.cpu3.dcache.replacements                997715                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11667507                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11667507                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1321735                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1321735                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 114279743000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 114279743000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     12989242                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     12989242                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.101756                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.101756                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 86461.917858                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 86461.917858                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1038169                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1038169                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       283566                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       283566                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  24110213500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  24110213500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.021831                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.021831                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 85025.050606                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 85025.050606                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2762657                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2762657                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       973097                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       973097                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  95589478401                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  95589478401                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3735754                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3735754                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.260482                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.260482                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 98232.219811                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 98232.219811                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       669685                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       669685                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       303412                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       303412                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  33720354750                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  33720354750                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.081218                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.081218                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 111137.182280                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 111137.182280                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          350                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          350                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          191                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          191                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5264500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5264500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.353050                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.353050                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 27562.827225                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 27562.827225                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          126                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          126                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           65                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           65                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       581500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       581500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.120148                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.120148                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  8946.153846                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8946.153846                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          210                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          210                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          169                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          169                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1211000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1211000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          379                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          379                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.445910                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.445910                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7165.680473                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7165.680473                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          167                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          167                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1061000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1061000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.440633                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.440633                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6353.293413                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6353.293413                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       251000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       251000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       234000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       234000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396911                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396911                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       422719                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       422719                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  45101574000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  45101574000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819630                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819630                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.515744                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.515744                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 106693.983474                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 106693.983474                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       422719                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       422719                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  44678855000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  44678855000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.515744                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.515744                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 105693.983474                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 105693.983474                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 791896779500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.796448                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15836951                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1009494                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            15.688009                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        355888500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.796448                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.868639                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.868639                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         36100615                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        36100615                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 18                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1477398888.888889                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   3469669394.940602                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       181000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  10668028500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   778600189500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  13296590000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 791896779500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    145830744                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       145830744                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    145830744                       # number of overall hits
system.cpu0.icache.overall_hits::total      145830744                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     23107613                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      23107613                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     23107613                       # number of overall misses
system.cpu0.icache.overall_misses::total     23107613                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 294810404996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 294810404996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 294810404996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 294810404996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    168938357                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    168938357                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    168938357                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    168938357                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.136781                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.136781                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.136781                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.136781                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12758.150528                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12758.150528                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12758.150528                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12758.150528                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2200                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               63                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    34.920635                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     20659521                       # number of writebacks
system.cpu0.icache.writebacks::total         20659521                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2448059                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2448059                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2448059                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2448059                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     20659554                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     20659554                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     20659554                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     20659554                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 253547783497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 253547783497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 253547783497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 253547783497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.122290                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.122290                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.122290                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.122290                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12272.664913                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12272.664913                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12272.664913                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12272.664913                       # average overall mshr miss latency
system.cpu0.icache.replacements              20659521                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    145830744                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      145830744                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     23107613                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     23107613                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 294810404996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 294810404996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    168938357                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    168938357                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.136781                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.136781                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12758.150528                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12758.150528                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2448059                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2448059                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     20659554                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     20659554                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 253547783497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 253547783497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.122290                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.122290                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12272.664913                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12272.664913                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 791896779500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999932                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          166488834                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         20659521                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.058698                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999932                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        358536267                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       358536267                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 791896779500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    376443685                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       376443685                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    376443685                       # number of overall hits
system.cpu0.dcache.overall_hits::total      376443685                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     22693291                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      22693291                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     22693291                       # number of overall misses
system.cpu0.dcache.overall_misses::total     22693291                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 547566906242                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 547566906242                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 547566906242                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 547566906242                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    399136976                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    399136976                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    399136976                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    399136976                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.056856                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.056856                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.056856                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.056856                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24129.021491                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24129.021491                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24129.021491                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24129.021491                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      1859043                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        96866                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            37134                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1154                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.063096                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    83.939341                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     18378866                       # number of writebacks
system.cpu0.dcache.writebacks::total         18378866                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4721772                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4721772                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4721772                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4721772                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     17971519                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     17971519                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     17971519                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     17971519                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 313271759977                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 313271759977                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 313271759977                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 313271759977                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.045026                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.045026                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.045026                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.045026                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17431.568248                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17431.568248                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17431.568248                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17431.568248                       # average overall mshr miss latency
system.cpu0.dcache.replacements              18378866                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    271830594                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      271830594                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     17547408                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     17547408                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 378488022000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 378488022000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    289378002                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    289378002                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.060638                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.060638                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 21569.454702                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21569.454702                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2596446                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2596446                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     14950962                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     14950962                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 241373260000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 241373260000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051666                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051666                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16144.329709                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16144.329709                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    104613091                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     104613091                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5145883                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5145883                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 169078884242                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 169078884242                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109758974                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109758974                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.046883                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.046883                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 32857.117863                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32857.117863                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2125326                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2125326                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3020557                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3020557                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  71898499977                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  71898499977                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027520                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027520                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 23803.060156                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23803.060156                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1660                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1660                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1366                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1366                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11125000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11125000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3026                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3026                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.451421                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.451421                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8144.216691                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8144.216691                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1334                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1334                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           32                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           32                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1261000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1261000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010575                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010575                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 39406.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39406.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2655                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2655                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          284                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          284                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2273500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2273500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2939                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2939                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.096632                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.096632                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8005.281690                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8005.281690                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          279                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          279                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1994500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1994500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.094930                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.094930                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7148.745520                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7148.745520                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       402629                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         402629                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       417241                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       417241                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  45243979000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  45243979000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819870                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819870                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.508911                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.508911                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 108436.081306                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 108436.081306                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       417241                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       417241                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  44826738000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  44826738000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.508911                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.508911                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 107436.081306                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 107436.081306                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 791896779500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.945886                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          395239737                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         18388468                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.493892                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.945886                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998309                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998309                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        818314122                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       818314122                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 791896779500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            20602611                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            17345069                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               58185                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              123215                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               57335                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              119594                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               47260                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              126485                       # number of demand (read+write) hits
system.l2.demand_hits::total                 38479754                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           20602611                       # number of overall hits
system.l2.overall_hits::.cpu0.data           17345069                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              58185                       # number of overall hits
system.l2.overall_hits::.cpu1.data             123215                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              57335                       # number of overall hits
system.l2.overall_hits::.cpu2.data             119594                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              47260                       # number of overall hits
system.l2.overall_hits::.cpu3.data             126485                       # number of overall hits
system.l2.overall_hits::total                38479754                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             56943                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1033125                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              8545                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            868113                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              9184                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            867459                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              7579                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            871127                       # number of demand (read+write) misses
system.l2.demand_misses::total                3722075                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            56943                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1033125                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             8545                       # number of overall misses
system.l2.overall_misses::.cpu1.data           868113                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             9184                       # number of overall misses
system.l2.overall_misses::.cpu2.data           867459                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             7579                       # number of overall misses
system.l2.overall_misses::.cpu3.data           871127                       # number of overall misses
system.l2.overall_misses::total               3722075                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5017218985                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 114045162446                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    856278981                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  99969579408                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    913369980                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  99810786926                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    770723492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  99177314434                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     420560434652                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5017218985                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 114045162446                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    856278981                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  99969579408                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    913369980                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  99810786926                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    770723492                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  99177314434                       # number of overall miss cycles
system.l2.overall_miss_latency::total    420560434652                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        20659554                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        18378194                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           66730                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          991328                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           66519                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          987053                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           54839                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          997612                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             42201829                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       20659554                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       18378194                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          66730                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         991328                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          66519                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         987053                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          54839                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         997612                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            42201829                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002756                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.056215                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.128053                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.875707                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.138066                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.878837                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.138205                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.873212                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.088197                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002756                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.056215                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.128053                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.875707                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.138066                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.878837                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.138205                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.873212                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.088197                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88109.495197                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110388.541992                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 100208.189702                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 115157.334826                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 99452.306185                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 115061.100209                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 101691.976778                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 113849.432326                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112990.854470                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88109.495197                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110388.541992                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 100208.189702                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 115157.334826                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 99452.306185                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 115061.100209                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 101691.976778                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 113849.432326                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112990.854470                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             562693                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     11418                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      49.281223                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    295018                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2991148                       # number of writebacks
system.l2.writebacks::total                   2991148                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            917                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          17508                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           1433                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          12171                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           1425                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          11947                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           1072                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          13802                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               60275                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           917                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         17508                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          1433                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         12171                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          1425                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         11947                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          1072                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         13802                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              60275                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        56026                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1015617                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7112                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       855942                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         7759                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       855512                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         6507                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       857325                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3661800                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        56026                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1015617                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7112                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       855942                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         7759                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       855512                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         6507                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       857325                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       734274                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4396074                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4379613987                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 102366928574                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    668470488                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  90242452015                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    724245487                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  90086772556                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    618937996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  89356680576                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 378444101679                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4379613987                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 102366928574                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    668470488                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  90242452015                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    724245487                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  90086772556                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    618937996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  89356680576                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  75237414964                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 453681516643                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002712                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.055262                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.106579                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.863430                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.116643                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.866734                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.118656                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.859377                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.086769                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002712                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.055262                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.106579                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.863430                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.116643                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.866734                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.118656                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.859377                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.104168                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78171.098901                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100792.846687                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 93991.913386                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 105430.568911                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 93342.632685                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 105301.588471                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 95118.794529                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 104227.312368                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 103349.200306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78171.098901                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100792.846687                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 93991.913386                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 105430.568911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 93342.632685                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 105301.588471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 95118.794529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 104227.312368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 102465.040249                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103201.519502                       # average overall mshr miss latency
system.l2.replacements                        8146892                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5832828                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5832828                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5832828                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5832828                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     36060557                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         36060557                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     36060557                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     36060557                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       734274                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         734274                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  75237414964                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  75237414964                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 102465.040249                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 102465.040249                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              41                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              45                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              32                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  123                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            84                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                108                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1719500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1749000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           89                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           50                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           55                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              231                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.943820                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.180000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.181818                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.135135                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.467532                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 20470.238095                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3277.777778                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 16194.444444                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           84                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           108                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1690000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       180500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       206000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       106000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2182500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.943820                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.180000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.181818                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.135135                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.467532                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20119.047619                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20055.555556                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20600                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        21200                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20208.333333                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            51                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                110                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               48                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           73                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            158                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.301370                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.157895                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.361111                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.303797                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data         2950                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   614.583333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           48                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       443500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       197000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        58500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       259500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       958500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.301370                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.157895                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.361111                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.303797                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20159.090909                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19700                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19961.538462                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19968.750000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2711684                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            47286                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            46409                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            48847                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2854226                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         725635                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         660831                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         660767                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         665773                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2713006                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  82175534771                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  76634868770                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  76403820750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  76510632284                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  311724856575                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3437319                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       708117                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       707176                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       714620                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5567232                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.211105                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.933223                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.934374                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.931646                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.487317                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 113246.376995                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 115967.424001                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 115628.989871                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 114919.998684                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 114900.172198                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        11433                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         7441                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         7413                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         8119                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            34406                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       714202                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       653390                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       653354                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       657654                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2678600                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  73921306340                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  69277452320                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  69048321814                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  69107148346                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 281354228820                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.207779                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.922715                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.923892                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.920285                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.481137                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 103501.959306                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 106027.720534                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 105682.863829                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 105081.316841                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 105037.791690                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      20602611                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         58185                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         57335                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         47260                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           20765391                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        56943                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         8545                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         9184                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         7579                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            82251                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5017218985                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    856278981                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    913369980                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    770723492                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7557591438                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     20659554                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        66730                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        66519                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        54839                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       20847642                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002756                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.128053                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.138066                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.138205                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003945                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88109.495197                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 100208.189702                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 99452.306185                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 101691.976778                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91884.493052                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          917                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         1433                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         1425                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         1072                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          4847                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        56026                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7112                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         7759                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         6507                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        77404                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4379613987                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    668470488                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    724245487                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    618937996                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6391267958                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002712                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.106579                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.116643                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.118656                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003713                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78171.098901                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 93991.913386                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 93342.632685                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 95118.794529                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82570.254225                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     14633385                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        75929                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        73185                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        77638                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          14860137                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       307490                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       207282                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       206692                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       205354                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          926818                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  31869627675                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  23334710638                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  23406966176                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  22666682150                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 101277986639                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     14940875                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       283211                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       279877                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       282992                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      15786955                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.020580                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.731900                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.738510                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.725653                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.058708                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 103644.436161                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 112574.708069                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 113245.632032                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 110378.576263                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109274.945716                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         6075                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         4730                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         4534                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         5683                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        21022                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       301415                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       202552                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       202158                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       199671                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       905796                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  28445622234                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  20964999695                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  21038450742                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  20249532230                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  90698604901                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.020174                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.715198                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.722310                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.705571                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.057376                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 94373.611910                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 103504.283814                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 104069.345472                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 101414.487983                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100131.381570                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          126                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           81                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           83                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           96                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               386                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          206                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          219                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          203                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          181                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             809                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2225989                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1241491                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      1065494                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      1767486                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      6300460                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          332                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          300                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          286                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          277                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1195                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.620482                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.730000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.709790                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.653430                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.676987                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 10805.771845                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  5668.908676                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  5248.738916                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  9765.116022                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  7787.960445                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           26                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           27                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           20                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           29                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          102                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          180                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          192                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          183                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          152                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          707                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3660984                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      3933969                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      3779472                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      3114476                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     14488901                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.542169                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.640000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.639860                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.548736                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.591632                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20338.800000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20489.421875                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20652.852459                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20489.973684                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20493.495050                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 791896779500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 791896779500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999870                       # Cycle average of tags in use
system.l2.tags.total_refs                    84761889                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8147379                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.403578                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.670660                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.978853                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.795864                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.045998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.131253                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.050613                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.127639                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.039727                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.201986                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    16.957277                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.463604                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.077795                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.137435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000719                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.017676                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000791                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.017619                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000621                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.018781                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.264957                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.375000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 680921827                       # Number of tag accesses
system.l2.tags.data_accesses                680921827                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 791896779500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3585600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      65017472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        455168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      54795136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        496576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      54766592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        416448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      54887296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     46421504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          280841792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3585600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       455168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       496576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       416448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4953792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    191433472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       191433472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          56025                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1015898                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7112                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         856174                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           7759                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         855728                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           6507                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         857614                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       725336                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4388153                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2991148                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2991148                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4527863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         82103468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           574782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         69194796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           627072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         69158751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           525887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         69311175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     58620650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             354644443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4527863                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       574782                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       627072                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       525887                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6255603                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      241740435                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            241740435                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      241740435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4527863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        82103468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          574782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        69194796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          627072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        69158751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          525887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        69311175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     58620650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            596384878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2982428.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     56024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1002099.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7112.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    851908.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      7759.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    851236.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      6507.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    851847.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    723928.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003312707250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       184437                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       184437                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8932897                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2809980                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4388153                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2991148                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4388153                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2991148                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  29733                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  8720                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            229467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            233903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            266900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            421461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            268924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            264608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            286369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            296271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            276033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            247286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           308359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           244412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           302845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           258558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           221907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           231117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            166464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            168053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            172654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            181434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            191863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            188758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            201591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            225592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            208966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            182916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           185971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           182842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           219996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           183791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           158777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           162737                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 195664967368                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                21792100000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            277385342368                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     44893.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63643.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1838476                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1595406                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 42.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.49                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4388153                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2991148                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  989430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1171623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  937418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  543742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  187002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   74803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   52917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   45577                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   41169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   41237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  47917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  60267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  45238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  31697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  27399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  22973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  18939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  12556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   2013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  57011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 114865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 170207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 197705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 205029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 206745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 209613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 213002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 215924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 206757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 202077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 199741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 192858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 190078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 197647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   6783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      7                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3906933                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    120.250609                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.369169                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   161.423401                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2921472     74.78%     74.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       614933     15.74%     90.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       154704      3.96%     94.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        75465      1.93%     96.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        30233      0.77%     97.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16238      0.42%     97.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11426      0.29%     97.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9974      0.26%     98.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        72488      1.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3906933                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       184437                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.630893                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.566888                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    239.691556                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       184436    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        184437                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       184437                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.170318                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.157811                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.673935                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           171521     93.00%     93.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              776      0.42%     93.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8147      4.42%     97.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2592      1.41%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              845      0.46%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              308      0.17%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              155      0.08%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               56      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               18      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               10      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        184437                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              278938880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1902912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               190873920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               280841792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            191433472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       352.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       241.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    354.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    241.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.63                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  791896761500                       # Total gap between requests
system.mem_ctrls.avgGap                     107313.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3585536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     64134336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       455168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     54522112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       496576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     54479104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       416448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     54518208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     46331392                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    190873920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4527782.020106068812                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 80988252.080648854375                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 574781.981418577023                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 68850023.653871923685                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 627071.624553815927                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 68795713.545391425490                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 525886.720063369023                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 68845093.718429490924                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 58506857.458434708416                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 241033837.920791774988                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        56025                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1015898                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7112                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       856174                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         7759                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       855728                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         6507                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       857614                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       725336                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2991148                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2059194797                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  59953825945                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    367358052                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  54367277813                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    395707054                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  54229132220                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    343732026                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  53443730429                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  52225384032                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 19076860957535                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36754.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59015.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     51653.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     63500.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     50999.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     63371.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     52824.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     62316.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     72001.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6377772.33                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    46.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14241015600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7569264120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14926291380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7756899120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     62511346560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     127782484860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     196482060480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       431269362120                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        544.603000                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 509438668457                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  26443040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 256015071043                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          13654557420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7257546615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         16192827420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7811254980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     62511346560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     189078605070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     144864275040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       441370413105                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        557.358515                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 374638316489                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  26443040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 390815423011                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                243                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          122                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5538325618.852459                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   30682823453.236717                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          118     96.72%     96.72% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.82%     97.54% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.82%     98.36% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            2      1.64%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 240287847000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            122                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   116221054000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 675675725500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 791896779500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     11763543                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11763543                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     11763543                       # number of overall hits
system.cpu1.icache.overall_hits::total       11763543                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        75037                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         75037                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        75037                       # number of overall misses
system.cpu1.icache.overall_misses::total        75037                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1883553000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1883553000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1883553000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1883553000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     11838580                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11838580                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     11838580                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11838580                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006338                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006338                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006338                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006338                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 25101.656516                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25101.656516                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 25101.656516                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25101.656516                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          171                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    42.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        66698                       # number of writebacks
system.cpu1.icache.writebacks::total            66698                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         8307                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         8307                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         8307                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         8307                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        66730                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        66730                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        66730                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        66730                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1632178000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1632178000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1632178000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1632178000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005637                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005637                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005637                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005637                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 24459.433538                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24459.433538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 24459.433538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24459.433538                       # average overall mshr miss latency
system.cpu1.icache.replacements                 66698                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     11763543                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11763543                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        75037                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        75037                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1883553000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1883553000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     11838580                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11838580                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006338                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006338                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 25101.656516                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25101.656516                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         8307                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         8307                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        66730                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        66730                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1632178000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1632178000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005637                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005637                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 24459.433538                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24459.433538                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 791896779500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.986034                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11759007                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            66698                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           176.302243                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        341962000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.986034                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999564                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999564                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         23743890                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        23743890                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 791896779500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13985990                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13985990                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13985990                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13985990                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2272251                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2272251                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2272251                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2272251                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 220237806020                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 220237806020                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 220237806020                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 220237806020                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16258241                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16258241                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16258241                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16258241                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.139760                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.139760                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.139760                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.139760                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 96924.946241                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 96924.946241                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 96924.946241                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 96924.946241                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1577685                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       146675                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            26702                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1879                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    59.084900                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    78.060138                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       991383                       # number of writebacks
system.cpu1.dcache.writebacks::total           991383                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1687824                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1687824                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1687824                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1687824                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       584427                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       584427                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       584427                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       584427                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  58714550801                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  58714550801                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  58714550801                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  58714550801                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035947                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035947                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.035947                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.035947                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 100465.157840                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100465.157840                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 100465.157840                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100465.157840                       # average overall mshr miss latency
system.cpu1.dcache.replacements                991383                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11289897                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11289897                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1303954                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1303954                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 119909696500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 119909696500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12593851                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12593851                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.103539                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.103539                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 91958.532663                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 91958.532663                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1020214                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1020214                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       283740                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       283740                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  24774423500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  24774423500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.022530                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.022530                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 87313.820751                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87313.820751                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2696093                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2696093                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       968297                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       968297                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 100328109520                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 100328109520                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3664390                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3664390                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.264245                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.264245                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 103612.950902                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 103612.950902                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       667610                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       667610                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       300687                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       300687                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  33940127301                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  33940127301                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.082056                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.082056                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 112875.273294                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 112875.273294                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          333                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          333                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          216                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          216                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4631000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4631000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.393443                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.393443                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 21439.814815                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 21439.814815                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          143                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          143                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           73                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           73                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       509000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       509000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.132969                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.132969                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  6972.602740                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6972.602740                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          205                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          205                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          163                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          163                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1060500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1060500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          368                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          368                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.442935                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.442935                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6506.134969                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6506.134969                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          161                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          161                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       918500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       918500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.437500                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.437500                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5704.968944                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5704.968944                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       294000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       294000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       275000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       275000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       401483                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         401483                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       418166                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       418166                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  45004244500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  45004244500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819649                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819649                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.510177                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.510177                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 107622.916497                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 107622.916497                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       418166                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       418166                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  44586078500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  44586078500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.510177                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.510177                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 106622.916497                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 106622.916497                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 791896779500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.970617                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15390265                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1002419                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.353126                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        341973500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.970617                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.936582                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.936582                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         35160061                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        35160061                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 791896779500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          36637001                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8823976                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     36369802                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5155744                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1226478                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1079                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           703                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1782                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           54                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           54                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5608759                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5608758                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      20847642                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     15789361                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1195                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1195                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     61978628                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     55146624                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       200158                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2985930                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       199525                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2973873                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       164485                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3005611                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             126654834                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2644420736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2352451776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8539392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    126893376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      8512384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    126349760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      7017344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    127700480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5401885248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9418750                       # Total snoops (count)
system.tol2bus.snoopTraffic                 194248640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         51624768                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.096888                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.353539                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               47251336     91.53%     91.53% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4031143      7.81%     99.34% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 109401      0.21%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 179681      0.35%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  53207      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           51624768                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        84434414965                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1500118653                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         100652481                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1515942911                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          82910439                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       27586305187                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       31018200965                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1505502489                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         100955008                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               836501510000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 840569                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746936                       # Number of bytes of host memory used
host_op_rate                                   843296                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1306.73                       # Real time elapsed on the host
host_tick_rate                               34134707                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1098393394                       # Number of instructions simulated
sim_ops                                    1101956733                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.044605                       # Number of seconds simulated
sim_ticks                                 44604730500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.858598                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                4047058                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             4221904                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           509394                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          7847457                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             32683                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          49912                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           17229                       # Number of indirect misses.
system.cpu0.branchPred.lookups                8244613                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10549                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          3624                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           433711                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   4469627                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1476396                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         134792                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        9429771                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            20661696                       # Number of instructions committed
system.cpu0.commit.committedOps              20724397                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     66758249                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.310439                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.317160                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     60374116     90.44%     90.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      3272144      4.90%     95.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       758114      1.14%     96.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       243224      0.36%     96.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       266932      0.40%     97.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        84981      0.13%     97.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        73842      0.11%     97.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       208500      0.31%     97.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1476396      2.21%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     66758249                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3171                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               67586                       # Number of function calls committed.
system.cpu0.commit.int_insts                 20482925                       # Number of committed integer instructions.
system.cpu0.commit.loads                      4746672                       # Number of loads committed
system.cpu0.commit.membars                      94219                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        94882      0.46%      0.46% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        15107795     72.90%     73.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6889      0.03%     73.39% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1860      0.01%     73.40% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.40% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           442      0.00%     73.40% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1327      0.01%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           221      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          303      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        4749736     22.92%     96.33% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        760064      3.67%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          560      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          302      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         20724397                       # Class of committed instruction
system.cpu0.commit.refs                       5510662                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   20661696                       # Number of Instructions Simulated
system.cpu0.committedOps                     20724397                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.838675                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.838675                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             47542515                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                77133                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             3388916                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              32464654                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 4812173                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 14664391                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                436433                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               217672                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               838860                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    8244613                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  2052186                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     62802811                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                46007                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          926                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      37579568                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 114                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            3                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1024232                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.103950                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           4978402                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           4079741                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.473810                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          68294372                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.555137                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.873856                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                43458116     63.63%     63.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                14421500     21.12%     84.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 8681105     12.71%     97.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 1356610      1.99%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  103141      0.15%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  102568      0.15%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  108047      0.16%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   20785      0.03%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   42500      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            68294372                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2727                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1985                       # number of floating regfile writes
system.cpu0.idleCycles                       11019168                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              455837                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 5552887                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.355241                       # Inst execution rate
system.cpu0.iew.exec_refs                     9525303                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    926160                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               22141007                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              7129588                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             66883                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           247528                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1013963                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           30095233                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              8599143                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           337720                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             28175425                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                209020                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              8028269                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                436433                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              8390726                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       475579                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           10160                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          244                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          160                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2382916                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       249973                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           160                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       270280                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        185557                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 19852433                       # num instructions consuming a value
system.cpu0.iew.wb_count                     25193474                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.798768                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 15857488                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.317644                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      25269171                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                36221591                       # number of integer regfile reads
system.cpu0.int_regfile_writes               18777083                       # number of integer regfile writes
system.cpu0.ipc                              0.260507                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.260507                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            97463      0.34%      0.34% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             18700154     65.58%     65.93% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7384      0.03%     65.95% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1906      0.01%     65.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     65.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                442      0.00%     65.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1342      0.00%     65.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     65.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     65.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                221      0.00%     65.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               303      0.00%     65.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     65.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     65.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     65.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     65.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     65.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     65.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     65.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     65.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     65.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     65.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     65.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     65.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     65.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     65.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     65.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     65.97% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             8756642     30.71%     96.68% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             946395      3.32%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            571      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           306      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              28513145                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3229                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6439                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3190                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3249                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     633052                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.022202                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 245724     38.82%     38.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    24      0.00%     38.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     38      0.01%     38.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     38.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     38.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     38.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     38.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     38.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     38.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     38.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     38.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     38.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     38.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     38.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     38.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     38.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     38.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     38.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     38.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     38.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     38.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     38.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     38.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     38.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     38.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     38.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     38.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     38.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     38.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     38.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     38.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     38.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     38.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     38.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     38.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     38.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     38.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     38.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     38.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     38.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     38.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     38.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     38.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     38.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     38.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                375475     59.31%     98.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                11763      1.86%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               12      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              29045505                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         126098056                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     25190284                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         39462967                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  29893817                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 28513145                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             201416                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        9370838                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           150781                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         66624                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      6074736                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     68294372                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.417504                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.044081                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           53969480     79.02%     79.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            7641961     11.19%     90.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            3151266      4.61%     94.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1483872      2.17%     97.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1062764      1.56%     98.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             386040      0.57%     99.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             300976      0.44%     99.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             254180      0.37%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              43833      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       68294372                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.359499                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           105242                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            4701                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             7129588                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1013963                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6025                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2309                       # number of misc regfile writes
system.cpu0.numCycles                        79313540                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9895924                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               35227330                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             15468546                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               1095823                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 5552964                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5928360                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               214508                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             41094647                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              31291114                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           23503178                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 14486307                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                318407                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                436433                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              7565054                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 8034636                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2745                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        41091902                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       5026284                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             63866                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  4041017                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         63867                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                    95406173                       # The number of ROB reads
system.cpu0.rob.rob_writes                   61845972                       # The number of ROB writes
system.cpu0.timesIdled                         113061                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2581                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.433321                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4119904                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             4185477                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           514231                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7944522                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             11335                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          16245                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4910                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8271079                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1921                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          3392                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           443636                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4283891                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1437915                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         150333                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        9755118                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19622335                       # Number of instructions committed
system.cpu1.commit.committedOps              19694585                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     65672500                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.299891                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.302687                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     59662090     90.85%     90.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      3092249      4.71%     95.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       699380      1.06%     96.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       215558      0.33%     96.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       234597      0.36%     97.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        67195      0.10%     97.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        65393      0.10%     97.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       198123      0.30%     97.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1437915      2.19%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     65672500                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               18837                       # Number of function calls committed.
system.cpu1.commit.int_insts                 19445600                       # Number of committed integer instructions.
system.cpu1.commit.loads                      4602698                       # Number of loads committed
system.cpu1.commit.membars                     108349                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       108349      0.55%      0.55% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        14467542     73.46%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            210      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             404      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.01% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4606090     23.39%     97.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        511990      2.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19694585                       # Class of committed instruction
system.cpu1.commit.refs                       5118080                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19622335                       # Number of Instructions Simulated
system.cpu1.committedOps                     19694585                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.540582                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.540582                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             48600280                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                71299                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             3427593                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              31970074                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 2920518                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 14435176                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                445347                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               200271                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               844907                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8271079                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  1977635                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     63872934                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                25522                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           86                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      37234253                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1031884                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.119052                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           2857257                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4131239                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.535941                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          67246228                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.559556                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.874246                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                42578988     63.32%     63.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14273529     21.23%     84.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 8716067     12.96%     97.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1343661      2.00%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   65990      0.10%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   88599      0.13%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  115125      0.17%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   20505      0.03%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   43764      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            67246228                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2228258                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              466686                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 5413272                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.392918                       # Inst execution rate
system.cpu1.iew.exec_refs                     9167436                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    664083                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               21638730                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              7085914                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             69694                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           269881                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              768858                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           29386197                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              8503353                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           336816                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             27297769                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                204447                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              8640720                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                445347                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              8991678                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       468424                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             900                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           35                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2483216                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       253476                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            73                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       272905                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        193781                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 19516037                       # num instructions consuming a value
system.cpu1.iew.wb_count                     24310091                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.800816                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 15628749                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.349914                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      24395923                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                35043697                       # number of integer regfile reads
system.cpu1.int_regfile_writes               18269354                       # number of integer regfile writes
system.cpu1.ipc                              0.282439                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.282439                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           109966      0.40%      0.40% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             18175713     65.77%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 277      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  404      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.17% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             8660384     31.34%     97.51% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             687841      2.49%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              27634585                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     602014                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.021785                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 237899     39.52%     39.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     39.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     39.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     39.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     39.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     39.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     39.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     39.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     39.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     39.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     39.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     39.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     39.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     39.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     39.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     39.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     39.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     39.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     39.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     39.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     39.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     39.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     39.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     39.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     39.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     39.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     39.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     39.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     39.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     39.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     39.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     39.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     39.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     39.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     39.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     39.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     39.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     39.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     39.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     39.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     39.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     39.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     39.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                362281     60.18%     99.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1834      0.30%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              28126633                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         123269550                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     24310091                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         39077871                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  29166370                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 27634585                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             219827                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        9691612                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           152138                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         69494                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6331915                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     67246228                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.410946                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.035021                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           53375759     79.37%     79.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            7324603     10.89%     90.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            3117682      4.64%     94.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1474178      2.19%     97.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1019895      1.52%     98.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             360513      0.54%     99.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             286742      0.43%     99.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             245361      0.36%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              41495      0.06%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       67246228                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.397766                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           112035                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            4243                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             7085914                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             768858                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1617                       # number of misc regfile reads
system.cpu1.numCycles                        69474486                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    19644652                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               35245740                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             14837477                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               1074516                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 3680817                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               6430895                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               210438                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             40338559                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              30697886                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           23189065                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 14245439                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                157619                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                445347                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              7873818                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 8351588                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        40338559                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       5755067                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             68734                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  4071677                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         68707                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                    93672965                       # The number of ROB reads
system.cpu1.rob.rob_writes                   60474660                       # The number of ROB writes
system.cpu1.timesIdled                          24822                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            98.900683                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                4315647                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             4363617                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           528900                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          8140524                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             11462                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          15989                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4527                       # Number of indirect misses.
system.cpu2.branchPred.lookups                8465842                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1840                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          3294                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           463611                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   4369216                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1438938                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         156435                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       10193687                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            19968311                       # Number of instructions committed
system.cpu2.commit.committedOps              20043648                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     68324995                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.293357                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.281186                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     62069350     90.84%     90.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3266456      4.78%     95.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       744876      1.09%     96.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       246062      0.36%     97.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       223895      0.33%     97.40% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        67833      0.10%     97.50% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        70090      0.10%     97.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       197495      0.29%     97.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1438938      2.11%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     68324995                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               18755                       # Number of function calls committed.
system.cpu2.commit.int_insts                 19791651                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4762258                       # Number of loads committed
system.cpu2.commit.membars                     113021                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       113021      0.56%      0.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        14691359     73.30%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            214      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             404      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        4765552     23.78%     97.64% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        473098      2.36%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         20043648                       # Class of committed instruction
system.cpu2.commit.refs                       5238650                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   19968311                       # Number of Instructions Simulated
system.cpu2.committedOps                     20043648                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.614832                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.614832                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             50785648                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                66327                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             3623864                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              32827649                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2984589                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 14842650                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                465285                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               183996                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               885884                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    8465842                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2172944                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     66381429                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                25589                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           70                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      38210801                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                1061148                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.117285                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3051976                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           4327109                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.529367                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          69964056                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.550491                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.858366                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                44476606     63.57%     63.57% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                14903792     21.30%     84.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 8907808     12.73%     97.60% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1384805      1.98%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   62912      0.09%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   90890      0.13%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   69861      0.10%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   23574      0.03%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   43808      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            69964056                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        2218032                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              488949                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 5565470                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.390155                       # Inst execution rate
system.cpu2.iew.exec_refs                     9590817                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    600829                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               21586855                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              7367252                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             70463                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           267216                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              734538                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           30170409                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              8989988                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           354509                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             28162205                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                202408                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             10083076                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                465285                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             10430291                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       502127                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             937                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           90                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2604994                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       258146                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            90                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       284506                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        204443                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 19943828                       # num instructions consuming a value
system.cpu2.iew.wb_count                     24911680                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.803228                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 16019441                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.345123                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      25011857                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                36068554                       # number of integer regfile reads
system.cpu2.int_regfile_writes               18792688                       # number of integer regfile writes
system.cpu2.ipc                              0.276638                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.276638                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           114572      0.40%      0.40% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             18625896     65.32%     65.72% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 267      0.00%     65.72% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  404      0.00%     65.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     65.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     65.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     65.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     65.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     65.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     65.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     65.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     65.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     65.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     65.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     65.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     65.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     65.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     65.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     65.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     65.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     65.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     65.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     65.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     65.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     65.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     65.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     65.72% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             9149437     32.08%     97.80% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             626138      2.20%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              28516714                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     633690                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.022222                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 235425     37.15%     37.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     37.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     37.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     37.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     37.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     37.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     37.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     37.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     37.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     37.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     37.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     37.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     37.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     37.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     37.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     37.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     37.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     37.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     37.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     37.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     37.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     37.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     37.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     37.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     37.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     37.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     37.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     37.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     37.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     37.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     37.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     37.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     37.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     37.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     37.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     37.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     37.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     37.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     37.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     37.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     37.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     37.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     37.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                396800     62.62%     99.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1465      0.23%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              29035832                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         127792458                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     24911680                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         40297245                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  29945924                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 28516714                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             224485                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       10126761                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           161284                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         68050                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      6599037                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     69964056                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.407591                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.028943                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           55667580     79.57%     79.57% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7496823     10.72%     90.28% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            3238200      4.63%     94.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1537730      2.20%     97.11% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1077102      1.54%     98.65% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             381695      0.55%     99.19% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             282578      0.40%     99.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             240834      0.34%     99.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              41514      0.06%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       69964056                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.395066                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           118403                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            7829                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             7367252                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             734538                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1551                       # number of misc regfile reads
system.cpu2.numCycles                        72182088                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    16937428                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               36659417                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             15136981                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               1075336                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3771340                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               7159566                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               210241                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             41429514                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              31510206                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           23828433                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 14664868                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                129261                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                465285                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              8578832                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 8691452                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        41429514                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       5824314                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             69264                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  4323370                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         69268                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                    97112121                       # The number of ROB reads
system.cpu2.rob.rob_writes                   62115243                       # The number of ROB writes
system.cpu2.timesIdled                          24943                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            98.039310                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                4547573                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             4638520                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           581642                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          8128660                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             11589                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          15892                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            4303                       # Number of indirect misses.
system.cpu3.branchPred.lookups                8449097                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1817                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          3203                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           505470                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   4303311                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1367139                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         148665                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       10279469                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            19625868                       # Number of instructions committed
system.cpu3.commit.committedOps              19697316                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     66720329                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.295222                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.271905                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     60343770     90.44%     90.44% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3403413      5.10%     95.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       810667      1.22%     96.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       272459      0.41%     97.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       170824      0.26%     97.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        78679      0.12%     97.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        72257      0.11%     97.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       201121      0.30%     97.95% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1367139      2.05%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     66720329                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               18720                       # Number of function calls committed.
system.cpu3.commit.int_insts                 19451988                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4642008                       # Number of loads committed
system.cpu3.commit.membars                     107224                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       107224      0.54%      0.54% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        14525998     73.75%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            218      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             404      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        4645211     23.58%     97.88% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        418261      2.12%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         19697316                       # Class of committed instruction
system.cpu3.commit.refs                       5063472                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   19625868                       # Number of Instructions Simulated
system.cpu3.committedOps                     19697316                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.601474                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.601474                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             48687826                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                77198                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             3800281                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              32642300                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3182904                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 15164632                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                507120                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               230414                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               853516                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    8449097                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2254854                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     64675675                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                30342                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           62                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      38155079                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1166584                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.119537                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           3136965                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           4559162                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.539813                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          68395998                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.562769                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.863289                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                42866159     62.67%     62.67% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                15036448     21.98%     84.66% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 8805323     12.87%     97.53% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1390198      2.03%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   60163      0.09%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   91836      0.13%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   85450      0.12%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   22415      0.03%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   38006      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            68395998                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        2286054                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              535072                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 5487387                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.391114                       # Inst execution rate
system.cpu3.iew.exec_refs                     9203757                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    522938                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               21400744                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              7232107                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             67240                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           307895                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              674719                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           29910877                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              8680819                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           385240                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             27644711                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                199648                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              9129209                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                507120                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              9471307                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       475704                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             873                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           84                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2590099                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       253255                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            84                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       292657                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        242415                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 19540404                       # num instructions consuming a value
system.cpu3.iew.wb_count                     24575302                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.801866                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 15668782                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.347688                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      24691356                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                35374521                       # number of integer regfile reads
system.cpu3.int_regfile_writes               18632197                       # number of integer regfile writes
system.cpu3.ipc                              0.277664                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.277664                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           108760      0.39%      0.39% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             18539103     66.14%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 223      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  404      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     66.53% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             8844099     31.55%     98.08% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             537362      1.92%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              28029951                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     589739                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.021040                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 225999     38.32%     38.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     38.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     38.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     38.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     38.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     38.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     38.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     38.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     38.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     38.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     38.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     38.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     38.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     38.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     38.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     38.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     38.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     38.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     38.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     38.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     38.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     38.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     38.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     38.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     38.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     38.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     38.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     38.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     38.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     38.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     38.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     38.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     38.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     38.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     38.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     38.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     38.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     38.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     38.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     38.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     38.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     38.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     38.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     38.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     38.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                362667     61.50%     99.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1073      0.18%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              28510930                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         125205258                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     24575302                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         40124513                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  29692491                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 28029951                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             218386                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       10213561                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           159619                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         69721                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      6675061                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     68395998                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.409819                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.023098                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           54212042     79.26%     79.26% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7445211     10.89%     90.15% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            3284534      4.80%     94.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1523800      2.23%     97.18% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1051758      1.54%     98.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             345799      0.51%     99.22% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             262419      0.38%     99.60% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             229749      0.34%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              40686      0.06%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       68395998                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.396564                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           111881                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            5370                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             7232107                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             674719                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1536                       # number of misc regfile reads
system.cpu3.numCycles                        70682052                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    18438039                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               35457689                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             14915298                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               1055080                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 4001231                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               6704816                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               220294                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             41103342                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              31290087                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           23727622                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 14927226                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 76200                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                507120                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              8040992                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 8812324                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        41103342                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       5461740                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             66159                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  4100256                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         66158                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    95318574                       # The number of ROB reads
system.cpu3.rob.rob_writes                   61630761                       # The number of ROB writes
system.cpu3.timesIdled                          24288                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          2909559                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                73645                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3177540                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                881                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               7431432                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4157098                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7484033                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2584540                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1029330                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3450187                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2542863                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8670684                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3572193                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  44604730500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4049654                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       314970                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3013799                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7504                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          21320                       # Transaction distribution
system.membus.trans_dist::ReadExReq             76625                       # Transaction distribution
system.membus.trans_dist::ReadExResp            76115                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4049655                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           160                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     11609802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11609802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    284207296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               284207296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            25384                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4155264                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4155264    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4155264                       # Request fanout histogram
system.membus.respLayer1.occupancy        21233408117                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             47.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          9715465150                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              21.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1500                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          751                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    11336966.045273                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   19822696.614264                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          751    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        19000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    224272500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            751                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    36090669000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   8514061500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  44604730500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2147069                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2147069                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2147069                       # number of overall hits
system.cpu2.icache.overall_hits::total        2147069                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        25875                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         25875                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        25875                       # number of overall misses
system.cpu2.icache.overall_misses::total        25875                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1714264000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1714264000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1714264000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1714264000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2172944                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2172944                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2172944                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2172944                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.011908                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.011908                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.011908                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.011908                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 66251.748792                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 66251.748792                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 66251.748792                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 66251.748792                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         3762                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               56                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    67.178571                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        24603                       # number of writebacks
system.cpu2.icache.writebacks::total            24603                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1272                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1272                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1272                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1272                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        24603                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        24603                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        24603                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        24603                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1612493000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1612493000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1612493000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1612493000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.011322                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.011322                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.011322                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.011322                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 65540.503191                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 65540.503191                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 65540.503191                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 65540.503191                       # average overall mshr miss latency
system.cpu2.icache.replacements                 24603                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2147069                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2147069                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        25875                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        25875                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1714264000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1714264000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2172944                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2172944                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.011908                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.011908                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 66251.748792                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 66251.748792                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1272                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1272                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        24603                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        24603                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1612493000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1612493000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.011322                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.011322                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 65540.503191                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 65540.503191                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  44604730500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2223876                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            24635                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            90.273026                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4370491                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4370491                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  44604730500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4290750                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4290750                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4290750                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4290750                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2501900                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2501900                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2501900                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2501900                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 198138703974                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 198138703974                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 198138703974                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 198138703974                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      6792650                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      6792650                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      6792650                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      6792650                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.368325                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.368325                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.368325                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.368325                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 79195.293167                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 79195.293167                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 79195.293167                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 79195.293167                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     24495355                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        57565                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           527311                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            748                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    46.453336                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    76.958556                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1041544                       # number of writebacks
system.cpu2.dcache.writebacks::total          1041544                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1449874                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1449874                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1449874                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1449874                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1052026                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1052026                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1052026                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1052026                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  88447076671                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  88447076671                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  88447076671                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  88447076671                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.154877                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.154877                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.154877                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.154877                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 84073.090086                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 84073.090086                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 84073.090086                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 84073.090086                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1041544                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      3989230                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3989230                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2368891                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2368891                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 187832966500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 187832966500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      6358121                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      6358121                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.372577                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.372577                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 79291.519323                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 79291.519323                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1341304                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1341304                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      1027587                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1027587                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  86568150000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  86568150000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.161618                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.161618                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 84244.107798                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 84244.107798                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       301520                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        301520                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       133009                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       133009                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  10305737474                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  10305737474                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       434529                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       434529                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.306099                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.306099                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 77481.504815                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 77481.504815                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       108570                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       108570                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        24439                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        24439                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1878926671                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1878926671                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.056243                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.056243                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 76882.305782                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 76882.305782                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        38103                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        38103                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1438                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1438                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     39515000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     39515000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        39541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        39541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.036367                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.036367                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 27479.137691                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 27479.137691                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          572                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          572                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          866                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          866                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     12464000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     12464000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.021901                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.021901                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 14392.609700                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14392.609700                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        32486                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        32486                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         5808                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5808                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     47223500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     47223500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        38294                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        38294                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.151669                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.151669                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8130.767906                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8130.767906                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         5757                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5757                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     41612500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     41612500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.150337                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.150337                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7228.157026                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7228.157026                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1997500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1997500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1851500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1851500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1056                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1056                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         2238                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         2238                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     31667000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     31667000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         3294                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         3294                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.679417                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.679417                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 14149.687221                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 14149.687221                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         2237                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         2237                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     29429000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     29429000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.679114                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.679114                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 13155.565489                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 13155.565489                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  44604730500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.970576                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5426442                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1053352                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             5.151594                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.970576                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.967830                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.967830                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         14800881                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        14800881                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1428                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          715                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    12956729.370629                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   25099140.724740                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          715    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        16500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    259062500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            715                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    35340669000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   9264061500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  44604730500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2229172                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2229172                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2229172                       # number of overall hits
system.cpu3.icache.overall_hits::total        2229172                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        25682                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         25682                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        25682                       # number of overall misses
system.cpu3.icache.overall_misses::total        25682                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1753512499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1753512499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1753512499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1753512499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2254854                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2254854                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2254854                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2254854                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.011390                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.011390                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.011390                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.011390                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 68277.879410                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 68277.879410                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 68277.879410                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 68277.879410                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         2601                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               52                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    50.019231                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        24375                       # number of writebacks
system.cpu3.icache.writebacks::total            24375                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1307                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1307                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1307                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1307                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        24375                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        24375                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        24375                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        24375                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1647411499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1647411499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1647411499                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1647411499                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.010810                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.010810                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.010810                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.010810                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 67586.112779                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 67586.112779                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 67586.112779                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 67586.112779                       # average overall mshr miss latency
system.cpu3.icache.replacements                 24375                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2229172                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2229172                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        25682                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        25682                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1753512499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1753512499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2254854                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2254854                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.011390                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.011390                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 68277.879410                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 68277.879410                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1307                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1307                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        24375                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        24375                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1647411499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1647411499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.010810                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.010810                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 67586.112779                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 67586.112779                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  44604730500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2324528                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            24407                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            95.240218                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4534083                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4534083                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  44604730500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4207085                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4207085                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4207085                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4207085                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2409644                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2409644                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2409644                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2409644                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 191364443053                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 191364443053                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 191364443053                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 191364443053                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      6616729                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      6616729                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      6616729                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      6616729                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.364175                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.364175                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.364175                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.364175                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 79416.064387                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 79416.064387                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 79416.064387                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 79416.064387                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     23189743                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        76219                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           500277                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            882                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    46.353806                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    86.416100                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1008388                       # number of writebacks
system.cpu3.dcache.writebacks::total          1008388                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1390457                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1390457                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1390457                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1390457                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      1019187                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1019187                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      1019187                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1019187                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  85246915711                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  85246915711                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  85246915711                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  85246915711                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.154032                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.154032                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.154032                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.154032                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 83642.075214                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 83642.075214                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 83642.075214                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 83642.075214                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1008387                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      3949103                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3949103                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2286067                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2286067                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 182152733000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 182152733000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      6235170                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      6235170                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.366641                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.366641                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 79679.525141                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 79679.525141                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1290828                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1290828                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       995239                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       995239                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  83428416500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  83428416500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.159617                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.159617                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 83827.519319                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 83827.519319                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       257982                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        257982                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       123577                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       123577                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data   9211710053                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   9211710053                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       381559                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       381559                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.323874                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.323874                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 74542.269621                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 74542.269621                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        99629                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        99629                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        23948                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        23948                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1818499211                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1818499211                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.062764                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.062764                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 75935.327000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 75935.327000                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        36285                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        36285                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1389                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1389                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     41763500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     41763500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        37674                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        37674                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.036869                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.036869                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 30067.314615                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 30067.314615                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          536                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          536                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          853                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          853                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     14094500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     14094500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.022642                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.022642                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 16523.446659                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16523.446659                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        30794                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        30794                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         5673                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5673                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     45617000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     45617000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        36467                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        36467                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.155565                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.155565                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8041.071743                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8041.071743                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         5637                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         5637                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     40114000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     40114000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.154578                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.154578                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7116.196558                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7116.196558                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1802000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1802000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1668000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1668000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1082                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1082                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         2121                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         2121                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     32706497                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     32706497                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         3203                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         3203                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.662192                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.662192                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 15420.319189                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 15420.319189                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         2120                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         2120                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     30585497                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     30585497                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.661879                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.661879                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 14427.121226                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 14427.121226                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  44604730500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.921805                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5304876                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1020151                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             5.200089                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.921805                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.966306                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.966306                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         14408268                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        14408268                       # Number of data accesses
system.cpu0.numPwrStateTransitions                612                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          306                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    16170310.457516                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   45910445.748325                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          306    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    450008500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            306                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    39656615500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4948115000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  44604730500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      1936033                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1936033                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1936033                       # number of overall hits
system.cpu0.icache.overall_hits::total        1936033                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       116151                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        116151                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       116151                       # number of overall misses
system.cpu0.icache.overall_misses::total       116151                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8319762990                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8319762990                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8319762990                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8319762990                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2052184                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2052184                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2052184                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2052184                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.056599                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.056599                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.056599                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.056599                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 71628.853734                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 71628.853734                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 71628.853734                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 71628.853734                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        27689                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              382                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    72.484293                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       109050                       # number of writebacks
system.cpu0.icache.writebacks::total           109050                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7100                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7100                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7100                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7100                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       109051                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       109051                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       109051                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       109051                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7782796491                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7782796491                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7782796491                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7782796491                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.053139                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.053139                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.053139                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.053139                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 71368.410111                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 71368.410111                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 71368.410111                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 71368.410111                       # average overall mshr miss latency
system.cpu0.icache.replacements                109050                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1936033                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1936033                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       116151                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       116151                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8319762990                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8319762990                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2052184                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2052184                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.056599                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.056599                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 71628.853734                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 71628.853734                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7100                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7100                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       109051                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       109051                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7782796491                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7782796491                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.053139                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.053139                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 71368.410111                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 71368.410111                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  44604730500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2046546                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           109082                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            18.761537                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4213418                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4213418                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  44604730500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      4331588                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4331588                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      4331588                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4331588                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2543319                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2543319                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2543319                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2543319                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 197530958228                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 197530958228                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 197530958228                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 197530958228                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6874907                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6874907                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6874907                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6874907                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.369942                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.369942                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.369942                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.369942                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 77666.607385                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 77666.607385                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 77666.607385                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 77666.607385                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     22833950                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        84038                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           501839                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1131                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    45.500549                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    74.304156                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1033267                       # number of writebacks
system.cpu0.dcache.writebacks::total          1033267                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1501429                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1501429                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1501429                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1501429                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1041890                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1041890                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1041890                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1041890                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  85899629195                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  85899629195                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  85899629195                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  85899629195                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.151550                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.151550                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.151550                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.151550                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 82445.967612                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 82445.967612                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 82445.967612                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 82445.967612                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1033266                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      3814213                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3814213                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2334032                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2334032                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 182500512500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 182500512500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      6148245                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      6148245                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.379626                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.379626                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 78191.092710                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 78191.092710                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1335834                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1335834                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       998198                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       998198                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  82665873000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  82665873000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.162355                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.162355                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 82815.105821                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 82815.105821                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       517375                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        517375                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       209287                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       209287                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  15030445728                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  15030445728                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       726662                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       726662                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.288011                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.288011                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 71817.388218                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 71817.388218                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       165595                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       165595                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        43692                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        43692                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3233756195                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3233756195                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.060127                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.060127                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 74012.546805                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 74012.546805                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        32278                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        32278                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2435                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2435                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     63600000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     63600000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        34713                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        34713                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.070147                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.070147                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 26119.096509                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 26119.096509                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1946                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1946                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          489                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          489                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      5691000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      5691000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.014087                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.014087                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 11638.036810                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11638.036810                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        27054                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        27054                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         6511                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         6511                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     58208500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     58208500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        33565                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        33565                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.193982                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.193982                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8940.024574                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8940.024574                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         6468                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6468                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     51783500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     51783500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.192701                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.192701                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8006.106988                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8006.106988                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       586000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       586000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       543000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       543000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2064                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2064                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         1560                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         1560                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     29279000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     29279000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         3624                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         3624                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.430464                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.430464                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 18768.589744                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 18768.589744                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         1560                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         1560                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     27719000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     27719000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.430464                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.430464                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 17768.589744                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 17768.589744                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  44604730500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.325085                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            5444357                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1041914                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.225342                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.325085                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.978909                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.978909                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         14935500                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        14935500                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  44604730500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               21547                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              323405                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8900                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              312817                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                8614                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              317212                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                8117                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              314780                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1315392                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              21547                       # number of overall hits
system.l2.overall_hits::.cpu0.data             323405                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8900                       # number of overall hits
system.l2.overall_hits::.cpu1.data             312817                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               8614                       # number of overall hits
system.l2.overall_hits::.cpu2.data             317212                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               8117                       # number of overall hits
system.l2.overall_hits::.cpu3.data             314780                       # number of overall hits
system.l2.overall_hits::total                 1315392                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             87503                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            708306                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             15886                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            684655                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             15989                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            724735                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             16258                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            693912                       # number of demand (read+write) misses
system.l2.demand_misses::total                2947244                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            87503                       # number of overall misses
system.l2.overall_misses::.cpu0.data           708306                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            15886                       # number of overall misses
system.l2.overall_misses::.cpu1.data           684655                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            15989                       # number of overall misses
system.l2.overall_misses::.cpu2.data           724735                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            16258                       # number of overall misses
system.l2.overall_misses::.cpu3.data           693912                       # number of overall misses
system.l2.overall_misses::total               2947244                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7364177445                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  79809888679                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1461631460                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  78333142994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1460990974                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  82409892207                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1502449470                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  79291527443                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     331633700672                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7364177445                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  79809888679                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1461631460                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  78333142994                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1460990974                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  82409892207                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1502449470                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  79291527443                       # number of overall miss cycles
system.l2.overall_miss_latency::total    331633700672                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          109050                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1031711                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           24786                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          997472                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           24603                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1041947                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           24375                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1008692                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4262636                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         109050                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1031711                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          24786                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         997472                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          24603                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1041947                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          24375                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1008692                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4262636                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.802412                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.686535                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.640926                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.686390                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.649880                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.695558                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.666995                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.687932                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.691413                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.802412                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.686535                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.640926                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.686390                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.649880                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.695558                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.666995                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.687932                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.691413                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84159.142487                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 112677.132029                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92007.519829                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 114412.577129                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 91374.756020                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 113710.379942                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 92412.933325                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 114267.410627                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112523.327106                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84159.142487                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 112677.132029                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92007.519829                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 114412.577129                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 91374.756020                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 113710.379942                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 92412.933325                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 114267.410627                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112523.327106                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2007116                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    115304                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      17.407167                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1201089                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              314970                       # number of writebacks
system.l2.writebacks::total                    314970                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1646                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          49131                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           6771                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          49029                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           6534                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          49880                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           6167                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          48339                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              217497                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1646                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         49131                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          6771                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         49029                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          6534                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         49880                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          6167                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         48339                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             217497                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        85857                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       659175                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         9115                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       635626                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         9455                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       674855                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        10091                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       645573                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2729747                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        85857                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       659175                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         9115                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       635626                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         9455                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       674855                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        10091                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       645573                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1946199                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4675946                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6383618948                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  69986606349                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    799821968                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  68701861691                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    812873478                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  72310296368                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    881088474                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  69616901143                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 289493068419                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6383618948                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  69986606349                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    799821968                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  68701861691                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    812873478                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  72310296368                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    881088474                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  69616901143                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 133579309021                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 423072377440                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.787318                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.638914                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.367748                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.637237                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.384303                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.647686                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.413990                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.640010                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.640389                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.787318                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.638914                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.367748                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.637237                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.384303                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.647686                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.413990                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.640010                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.096961                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74351.758715                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 106173.028936                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 87747.884586                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 108085.354738                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 85972.869170                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 107149.382264                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 87314.287385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 107837.380347                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106051.245196                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74351.758715                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 106173.028936                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 87747.884586                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 108085.354738                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 85972.869170                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 107149.382264                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 87314.287385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 107837.380347                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 68635.997152                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90478.456646                       # average overall mshr miss latency
system.l2.replacements                        6275768                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       377222                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           377222                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       377222                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       377222                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2247227                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2247227                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2247227                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2247227                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1946199                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1946199                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 133579309021                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 133579309021                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 68635.997152                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 68635.997152                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              58                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             286                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             271                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             270                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  885                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           444                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            98                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           153                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           172                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                867                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      9331000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       457500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       300000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       697000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     10785500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          502                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          384                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          424                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          442                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1752                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.884462                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.255208                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.360849                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.389140                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.494863                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 21015.765766                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4668.367347                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1960.784314                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  4052.325581                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 12440.023068                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          443                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           97                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          153                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          171                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           864                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      8958500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1991000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      3098500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      3444000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     17492000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.882470                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.252604                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.360849                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.386878                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.493151                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20222.347630                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20525.773196                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20251.633987                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20140.350877                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20245.370370                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           672                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           433                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           432                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           474                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               2011                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          883                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          716                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          706                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          638                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2943                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     16390495                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     15817493                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data     15637994                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data     14082495                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     61928477                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1555                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1149                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data         1138                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data         1112                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           4954                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.567846                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.623151                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.620387                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.573741                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.594065                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 18562.281993                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 22091.470670                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 22150.133144                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 22072.876176                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 21042.635746                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          883                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          716                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          704                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          637                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2940                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     17718000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     14277500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     14105000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     12750000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     58850500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.567846                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.623151                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.618629                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.572842                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.593460                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20065.685164                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19940.642458                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20035.511364                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20015.698587                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20017.176871                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             9577                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             6591                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             6890                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             6881                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 29939                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          32254                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          15922                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          16480                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          15740                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               80396                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3039951884                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1743774416                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1760122391                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1700376886                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8244225577                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        41831                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        22513                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        23370                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        22621                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            110335                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.771055                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.707236                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.705178                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.695814                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.728654                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94250.383952                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 109519.810074                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 106803.543143                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 108029.027065                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102545.220869                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         2011                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          900                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data          714                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data          578                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             4203                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        30243                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        15022                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        15766                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        15162                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          76193                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2607395912                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1522246436                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1549384407                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1505373407                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7184400162                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.722981                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.667259                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.674626                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.670262                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.690561                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86214.856727                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 101334.471841                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 98273.779462                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 99285.938992                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94292.128699                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         21547                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8900                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          8614                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          8117                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              47178                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        87503                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        15886                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        15989                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        16258                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           135636                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7364177445                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1461631460                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1460990974                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1502449470                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11789249349                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       109050                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        24786                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        24603                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        24375                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         182814                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.802412                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.640926                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.649880                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.666995                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.741934                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84159.142487                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92007.519829                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 91374.756020                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 92412.933325                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86918.291228                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1646                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         6771                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         6534                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         6167                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         21118                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        85857                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         9115                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         9455                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        10091                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       114518                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6383618948                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    799821968                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    812873478                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    881088474                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8877402868                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.787318                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.367748                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.384303                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.413990                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.626418                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74351.758715                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 87747.884586                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 85972.869170                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 87314.287385                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77519.716272                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       313828                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       306226                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       310322                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       307899                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1238275                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       676052                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       668733                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       708255                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       678172                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2731212                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  76769936795                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  76589368578                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  80649769816                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  77591150557                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 311600225746                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       989880                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       974959                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      1018577                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       986071                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3969487                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.682964                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.685909                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.695338                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.687752                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.688052                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 113556.260162                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 114529.070014                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 113871.091367                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 114412.200086                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114088.626495                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        47120                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        48129                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        49166                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        47761                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       192176                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       628932                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       620604                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       659089                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       630411                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2539036                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  67379210437                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  67179615255                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  70760911961                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  68111527736                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 273431265389                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.635362                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.636544                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.647068                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.639316                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.639638                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 107132.743185                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 108248.762907                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 107361.694644                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 108043.050860                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 107690.976177                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           96                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           18                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            9                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           12                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               135                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           81                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           45                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           47                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           40                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             213                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2178499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       511998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       941998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       839493                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      4471988                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          177                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           63                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           56                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           52                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           348                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.457627                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.714286                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.839286                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.769231                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.612069                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 26895.049383                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 11377.733333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 20042.510638                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 20987.325000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 20995.248826                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           23                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           12                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           11                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            9                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           55                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           58                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           33                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           36                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           31                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          158                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1154999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       669497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       715998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       626497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3166991                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.327684                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.523810                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.642857                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.596154                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.454023                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19913.775862                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20287.787879                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19888.833333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20209.580645                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20044.246835                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  44604730500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  44604730500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999803                       # Cycle average of tags in use
system.l2.tags.total_refs                     8071289                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6276020                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.286052                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.647095                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.775460                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        6.853231                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.220933                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.675463                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.232336                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        6.082122                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.256133                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        5.760606                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    12.496425                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.353861                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.058992                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.107082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003452                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.088679                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.003630                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.095033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.004002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.090009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.195257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  61436132                       # Number of tag accesses
system.l2.tags.data_accesses                 61436132                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  44604730500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5494848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      42193920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        583360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      40694208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        605120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      43205056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        645824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      41327936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     89298944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          264049216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5494848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       583360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       605120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       645824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7329152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     20158080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        20158080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          85857                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         659280                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           9115                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         635847                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           9455                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         675079                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          10091                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         645749                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1395296                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4125769                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       314970                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             314970                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        123189804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        945951686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         13078433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        912329422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         13566274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        968620492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         14478823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        926537063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2002006133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5919758130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    123189804                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     13078433                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     13566274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     14478823                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        164313334                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      451926954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            451926954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      451926954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       123189804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       945951686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        13078433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       912329422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        13566274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       968620492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        14478823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       926537063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2002006133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6371685084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    286701.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     85858.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    645405.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      9115.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    625289.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      9455.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    664424.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     10091.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    635498.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1383406.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000810287750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        17522                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        17522                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5666453                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             271149                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4125770                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     314970                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4125770                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   314970                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  57229                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 28269                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            111341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            133227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            133179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            146335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            198318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            722085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1385980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            214654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            161442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             91289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           166038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            93441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           200281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            94256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           105618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           111057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            14270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            19874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            14467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            14111                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.14                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 188008364421                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                20342705000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            264293508171                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     46210.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                64960.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3321958                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  253768                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4125770                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               314970                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  186335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  209915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  246736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  283821                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  315150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  331352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  332964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  323947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  307600                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  296719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 324311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 366523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 209193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 122500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  89353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  60700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  36505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  17132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   5316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   2469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  10336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  15725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  18284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  18942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  19209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  19348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  20016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       779520                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    357.573727                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   196.615732                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   373.447661                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       308230     39.54%     39.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       146819     18.83%     58.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        59252      7.60%     65.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        43494      5.58%     71.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        26689      3.42%     74.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        19860      2.55%     77.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15942      2.05%     79.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13111      1.68%     81.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       146123     18.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       779520                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        17522                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     232.193186                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     90.242841                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    467.820949                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         15062     85.96%     85.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         1734      9.90%     95.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          482      2.75%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047          121      0.69%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559           37      0.21%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071           22      0.13%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583           13      0.07%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095           12      0.07%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            7      0.04%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            5      0.03%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            6      0.03%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            5      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            2      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            3      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            4      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17522                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17522                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.362173                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.316009                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.384885                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15808     90.22%     90.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              259      1.48%     91.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              518      2.96%     94.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              258      1.47%     96.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              188      1.07%     97.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              123      0.70%     97.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               95      0.54%     98.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              102      0.58%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               75      0.43%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               43      0.25%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               26      0.15%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                7      0.04%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                7      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                6      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::45                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17522                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              260386624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3662656                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                18348672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               264049280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             20158080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5837.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       411.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5919.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    451.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        48.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    45.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   44604702000                       # Total gap between requests
system.mem_ctrls.avgGap                      10044.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5494912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     41305920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       583360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     40018496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       605120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     42523136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       645824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     40671872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     88537984                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     18348672                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 123191238.651245743036                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 926043483.213064074516                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 13078433.463464150205                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 897180535.593640685081                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 13566274.097317995504                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 953332427.375612020493                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 14478823.047703426331                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 911828668.037799239159                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1984946058.580042123795                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 411361570.719500243664                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        85858                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       659280                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         9115                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       635847                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         9455                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       675079                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        10091                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       645749                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1395296                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       314970                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2831316671                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  42357501141                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    418413097                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  42014139847                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    417532064                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  43986204620                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    459338333                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  42511612022                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  89297450376                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1130861382755                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32976.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     64248.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     45903.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     66075.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     44159.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     65157.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     45519.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     65833.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     63998.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3590378.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2211008100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1175190060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          7307233080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          638635680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3521272560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20070076770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        227099040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        35150515290                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        788.044562                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    419180027                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1489540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  42696010473                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3354714720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1783088340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         21742149660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          857927880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3521272560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      20197404510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        119875680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        51576433350                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1156.299629                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    136540477                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1489540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  42978650023                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1582                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          792                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12459448.232323                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   27423502.701668                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          792    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    347094500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            792                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    34736847500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   9867883000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  44604730500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1951554                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1951554                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1951554                       # number of overall hits
system.cpu1.icache.overall_hits::total        1951554                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        26081                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         26081                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        26081                       # number of overall misses
system.cpu1.icache.overall_misses::total        26081                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1719258999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1719258999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1719258999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1719258999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1977635                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1977635                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1977635                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1977635                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.013188                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.013188                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.013188                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.013188                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 65919.980024                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 65919.980024                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 65919.980024                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 65919.980024                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         3975                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               68                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    58.455882                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        24786                       # number of writebacks
system.cpu1.icache.writebacks::total            24786                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1295                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1295                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1295                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1295                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        24786                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24786                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        24786                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24786                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1617880999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1617880999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1617880999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1617880999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.012533                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.012533                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.012533                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.012533                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 65273.985274                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 65273.985274                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 65273.985274                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 65273.985274                       # average overall mshr miss latency
system.cpu1.icache.replacements                 24786                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1951554                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1951554                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        26081                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        26081                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1719258999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1719258999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1977635                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1977635                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.013188                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.013188                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 65919.980024                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 65919.980024                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1295                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1295                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        24786                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24786                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1617880999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1617880999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.012533                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.012533                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 65273.985274                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 65273.985274                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  44604730500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2047606                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24818                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            82.504875                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          3980056                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         3980056                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  44604730500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      4120088                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4120088                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      4120088                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4120088                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2448698                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2448698                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2448698                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2448698                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 193012027070                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 193012027070                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 193012027070                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 193012027070                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6568786                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6568786                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6568786                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6568786                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.372778                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.372778                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.372778                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.372778                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 78822.307639                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 78822.307639                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 78822.307639                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 78822.307639                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     22777226                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        64441                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           493193                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            854                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    46.183190                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    75.457845                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       997122                       # number of writebacks
system.cpu1.dcache.writebacks::total           997122                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1440916                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1440916                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1440916                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1440916                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1007782                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1007782                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1007782                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1007782                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  84227928235                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  84227928235                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  84227928235                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  84227928235                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.153420                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.153420                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.153420                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.153420                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 83577.527913                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 83577.527913                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 83577.527913                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 83577.527913                       # average overall mshr miss latency
system.cpu1.dcache.replacements                997121                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3785869                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3785869                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2307902                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2307902                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 181934854500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 181934854500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      6093771                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      6093771                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.378731                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.378731                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 78831.273815                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78831.273815                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1323685                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1323685                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       984217                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       984217                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  82369606500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  82369606500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.161512                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.161512                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 83690.493560                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 83690.493560                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       334219                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        334219                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       140796                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       140796                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  11077172570                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  11077172570                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       475015                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       475015                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.296403                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.296403                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 78675.335734                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 78675.335734                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       117231                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       117231                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        23565                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        23565                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1858321735                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1858321735                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.049609                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.049609                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 78859.398897                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 78859.398897                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        36546                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        36546                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1480                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1480                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     40499000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     40499000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        38026                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        38026                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.038921                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.038921                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27364.189189                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27364.189189                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          520                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          520                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          960                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          960                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     13193000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     13193000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.025246                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.025246                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 13742.708333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13742.708333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        30671                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        30671                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5985                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5985                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     48576000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     48576000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        36656                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        36656                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.163275                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.163275                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8116.290727                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8116.290727                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5930                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5930                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     42784000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     42784000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.161774                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.161774                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7214.839798                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7214.839798                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1789000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1789000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1651000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1651000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1043                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1043                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2349                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2349                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     30297500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     30297500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         3392                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         3392                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.692512                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.692512                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 12898.041720                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 12898.041720                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2349                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2349                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     27948500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     27948500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.692512                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.692512                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 11898.041720                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 11898.041720                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  44604730500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.905551                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5207159                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1009341                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.158969                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.905551                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.965798                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.965798                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         14303033                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        14303033                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  44604730500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4191078                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            6                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       692192                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3885895                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5960798                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2794916                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              13                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8249                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         23331                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          31580                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          461                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          461                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           115563                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          115564                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        182814                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4008270                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          348                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          348                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       327150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3117624                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        74358                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3013249                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        73809                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3146024                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        73125                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3046518                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              12871857                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13958400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    132158336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3172608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    127654144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3149184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    133343232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3120000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    129093184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              545649088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9140043                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23005120                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         13447836                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.609166                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.911891                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8138094     60.52%     60.52% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3378359     25.12%     85.64% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1137883      8.46%     94.10% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 636165      4.73%     98.83% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 157335      1.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           13447836                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8631786206                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             19.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1608331144                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          40212071                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1558427054                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          39693018                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1590623739                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         164502875                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1542026204                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          40610599                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            19509                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
