Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Aug 19 19:00:43 2021
| Host         : DELILAH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.448     -106.801                     49                  472        0.097        0.000                      0                  472        0.265        0.000                       0                   209  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
mmcm1/inst/clk_in1             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_mmcm_0      {0.000 1.667}        3.333           300.000         
  clk_out2_clk_wiz_mmcm_0      {0.500 2.167}        3.333           300.000         
  clk_out3_clk_wiz_mmcm_0      {0.917 2.583}        3.333           300.000         
  clk_out4_clk_wiz_mmcm_0      {1.417 3.083}        3.333           300.000         
  clk_out5_clk_wiz_mmcm_0      {1.917 3.583}        3.333           300.000         
  clk_out6_clk_wiz_mmcm_0      {2.417 4.083}        3.333           300.000         
  clk_out7_clk_wiz_mmcm_0      {2.833 4.500}        3.333           300.000         
  clkfbout_clk_wiz_mmcm_0      {0.000 5.000}        10.000          100.000         
mmcm2/inst/clk_in1             {0.000 1.666}        3.333           300.030         
  clk_200MHz_clk_wiz_mmcm_1_1  {0.000 2.500}        4.999           200.020         
  clkfbout_clk_wiz_mmcm_1_1    {0.000 4.999}        9.999           100.010         
sys_clk_pin                    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mmcm1/inst/clk_in1                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_mmcm_0           -2.244      -86.474                     41                  137        0.229        0.000                      0                  137        0.897        0.000                       0                    67  
  clk_out2_clk_wiz_mmcm_0                                                                                                                                                        1.167        0.000                       0                     3  
  clk_out3_clk_wiz_mmcm_0                                                                                                                                                        1.167        0.000                       0                     3  
  clk_out4_clk_wiz_mmcm_0                                                                                                                                                        1.167        0.000                       0                     3  
  clk_out5_clk_wiz_mmcm_0                                                                                                                                                        1.167        0.000                       0                     3  
  clk_out6_clk_wiz_mmcm_0                                                                                                                                                        1.167        0.000                       0                     3  
  clk_out7_clk_wiz_mmcm_0                                                                                                                                                        1.167        0.000                       0                     3  
  clkfbout_clk_wiz_mmcm_0                                                                                                                                                        8.408        0.000                       0                     3  
mmcm2/inst/clk_in1                                                                                                                                                               0.666        0.000                       0                     1  
  clk_200MHz_clk_wiz_mmcm_1_1                                                                                                                                                    0.265        0.000                       0                     4  
  clkfbout_clk_wiz_mmcm_1_1                                                                                                                                                      8.407        0.000                       0                     3  
sys_clk_pin                          4.947        0.000                      0                  316        0.166        0.000                      0                  316        4.500        0.000                       0                   112  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_mmcm_0  clk_out1_clk_wiz_mmcm_0        1.669        0.000                      0                    1        0.255        0.000                      0                    1  
clk_out3_clk_wiz_mmcm_0  clk_out1_clk_wiz_mmcm_0        1.135        0.000                      0                    1        0.728        0.000                      0                    1  
clk_out4_clk_wiz_mmcm_0  clk_out1_clk_wiz_mmcm_0        0.690        0.000                      0                    1        1.197        0.000                      0                    1  
clk_out5_clk_wiz_mmcm_0  clk_out1_clk_wiz_mmcm_0        0.386        0.000                      0                    1        1.582        0.000                      0                    1  
clk_out6_clk_wiz_mmcm_0  clk_out1_clk_wiz_mmcm_0       -0.134       -0.134                      1                    1        2.107        0.000                      0                    1  
clk_out7_clk_wiz_mmcm_0  clk_out1_clk_wiz_mmcm_0       -0.423       -0.423                      1                    1        2.457        0.000                      0                    1  
clk_out1_clk_wiz_mmcm_0  clk_out2_clk_wiz_mmcm_0       -4.448       -4.448                      1                    1        5.168        0.000                      0                    1  
clk_out1_clk_wiz_mmcm_0  clk_out3_clk_wiz_mmcm_0       -4.037       -4.037                      1                    1        4.757        0.000                      0                    1  
clk_out1_clk_wiz_mmcm_0  clk_out4_clk_wiz_mmcm_0       -3.537       -3.537                      1                    1        4.221        0.000                      0                    1  
clk_out1_clk_wiz_mmcm_0  clk_out5_clk_wiz_mmcm_0       -3.047       -3.047                      1                    1        3.727        0.000                      0                    1  
clk_out1_clk_wiz_mmcm_0  clk_out6_clk_wiz_mmcm_0       -2.567       -2.567                      1                    1        3.239        0.000                      0                    1  
clk_out1_clk_wiz_mmcm_0  clk_out7_clk_wiz_mmcm_0       -2.133       -2.133                      1                    1        2.825        0.000                      0                    1  
clk_out1_clk_wiz_mmcm_0  sys_clk_pin                    0.020        0.000                      0                    8        0.097        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mmcm1/inst/clk_in1
  To Clock:  mmcm1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  mmcm1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  mmcm1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  mmcm1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  mmcm1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  mmcm1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  mmcm1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_mmcm_0
  To Clock:  clk_out1_clk_wiz_mmcm_0

Setup :           41  Failing Endpoints,  Worst Slack       -2.244ns,  Total Violation      -86.474ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.897ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.244ns  (required time - arrival time)
  Source:                 pulse_generator/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            uut_start/state_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_mmcm_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_mmcm_0 rise@3.333ns - clk_out1_clk_wiz_mmcm_0 rise@0.000ns)
  Data Path Delay:        5.184ns  (logic 3.719ns (71.740%)  route 1.465ns (28.260%))
  Logic Levels:           2  (IDELAYE2=1 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.346ns = ( 4.680 - 3.333 ) 
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.294     1.294    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.362 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.289    -0.073    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.454     1.457    pulse_generator/clk_out1
    SLICE_X1Y199         FDRE                                         r  pulse_generator/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y199         FDRE (Prop_fdre_C_Q)         0.341     1.798 f  pulse_generator/temp_reg/Q
                         net (fo=2, routed)           0.281     2.079    delay_pulse/start
    IDELAY_X0Y199        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      3.281     5.360 f  delay_pulse/IDELAYE2_inst/DATAOUT
                         net (fo=9, routed)           0.668     6.027    delay_pulse/stop
    SLICE_X1Y198         LUT1 (Prop_lut1_I0_O)        0.097     6.124 r  delay_pulse/state[31]_i_1/O
                         net (fo=39, routed)          0.517     6.641    uut_start/op_fc_reg[0]_0
    SLICE_X0Y194         FDRE                                         r  uut_start/state_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.197     4.530    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.493     2.037 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.226     3.263    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.335 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.344     4.680    uut_start/clk_out1
    SLICE_X0Y194         FDRE                                         r  uut_start/state_reg[10]/C
                         clock pessimism              0.085     4.765    
                         clock uncertainty           -0.053     4.711    
    SLICE_X0Y194         FDRE (Setup_fdre_C_R)       -0.314     4.397    uut_start/state_reg[10]
  -------------------------------------------------------------------
                         required time                          4.397    
                         arrival time                          -6.641    
  -------------------------------------------------------------------
                         slack                                 -2.244    

Slack (VIOLATED) :        -2.244ns  (required time - arrival time)
  Source:                 pulse_generator/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            uut_start/state_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_mmcm_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_mmcm_0 rise@3.333ns - clk_out1_clk_wiz_mmcm_0 rise@0.000ns)
  Data Path Delay:        5.184ns  (logic 3.719ns (71.740%)  route 1.465ns (28.260%))
  Logic Levels:           2  (IDELAYE2=1 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.346ns = ( 4.680 - 3.333 ) 
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.294     1.294    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.362 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.289    -0.073    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.454     1.457    pulse_generator/clk_out1
    SLICE_X1Y199         FDRE                                         r  pulse_generator/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y199         FDRE (Prop_fdre_C_Q)         0.341     1.798 f  pulse_generator/temp_reg/Q
                         net (fo=2, routed)           0.281     2.079    delay_pulse/start
    IDELAY_X0Y199        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      3.281     5.360 f  delay_pulse/IDELAYE2_inst/DATAOUT
                         net (fo=9, routed)           0.668     6.027    delay_pulse/stop
    SLICE_X1Y198         LUT1 (Prop_lut1_I0_O)        0.097     6.124 r  delay_pulse/state[31]_i_1/O
                         net (fo=39, routed)          0.517     6.641    uut_start/op_fc_reg[0]_0
    SLICE_X0Y194         FDRE                                         r  uut_start/state_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.197     4.530    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.493     2.037 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.226     3.263    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.335 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.344     4.680    uut_start/clk_out1
    SLICE_X0Y194         FDRE                                         r  uut_start/state_reg[11]/C
                         clock pessimism              0.085     4.765    
                         clock uncertainty           -0.053     4.711    
    SLICE_X0Y194         FDRE (Setup_fdre_C_R)       -0.314     4.397    uut_start/state_reg[11]
  -------------------------------------------------------------------
                         required time                          4.397    
                         arrival time                          -6.641    
  -------------------------------------------------------------------
                         slack                                 -2.244    

Slack (VIOLATED) :        -2.244ns  (required time - arrival time)
  Source:                 pulse_generator/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            uut_start/state_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_mmcm_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_mmcm_0 rise@3.333ns - clk_out1_clk_wiz_mmcm_0 rise@0.000ns)
  Data Path Delay:        5.184ns  (logic 3.719ns (71.740%)  route 1.465ns (28.260%))
  Logic Levels:           2  (IDELAYE2=1 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.346ns = ( 4.680 - 3.333 ) 
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.294     1.294    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.362 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.289    -0.073    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.454     1.457    pulse_generator/clk_out1
    SLICE_X1Y199         FDRE                                         r  pulse_generator/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y199         FDRE (Prop_fdre_C_Q)         0.341     1.798 f  pulse_generator/temp_reg/Q
                         net (fo=2, routed)           0.281     2.079    delay_pulse/start
    IDELAY_X0Y199        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      3.281     5.360 f  delay_pulse/IDELAYE2_inst/DATAOUT
                         net (fo=9, routed)           0.668     6.027    delay_pulse/stop
    SLICE_X1Y198         LUT1 (Prop_lut1_I0_O)        0.097     6.124 r  delay_pulse/state[31]_i_1/O
                         net (fo=39, routed)          0.517     6.641    uut_start/op_fc_reg[0]_0
    SLICE_X0Y194         FDRE                                         r  uut_start/state_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.197     4.530    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.493     2.037 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.226     3.263    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.335 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.344     4.680    uut_start/clk_out1
    SLICE_X0Y194         FDRE                                         r  uut_start/state_reg[12]/C
                         clock pessimism              0.085     4.765    
                         clock uncertainty           -0.053     4.711    
    SLICE_X0Y194         FDRE (Setup_fdre_C_R)       -0.314     4.397    uut_start/state_reg[12]
  -------------------------------------------------------------------
                         required time                          4.397    
                         arrival time                          -6.641    
  -------------------------------------------------------------------
                         slack                                 -2.244    

Slack (VIOLATED) :        -2.244ns  (required time - arrival time)
  Source:                 pulse_generator/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            uut_start/state_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_mmcm_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_mmcm_0 rise@3.333ns - clk_out1_clk_wiz_mmcm_0 rise@0.000ns)
  Data Path Delay:        5.184ns  (logic 3.719ns (71.740%)  route 1.465ns (28.260%))
  Logic Levels:           2  (IDELAYE2=1 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.346ns = ( 4.680 - 3.333 ) 
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.294     1.294    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.362 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.289    -0.073    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.454     1.457    pulse_generator/clk_out1
    SLICE_X1Y199         FDRE                                         r  pulse_generator/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y199         FDRE (Prop_fdre_C_Q)         0.341     1.798 f  pulse_generator/temp_reg/Q
                         net (fo=2, routed)           0.281     2.079    delay_pulse/start
    IDELAY_X0Y199        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      3.281     5.360 f  delay_pulse/IDELAYE2_inst/DATAOUT
                         net (fo=9, routed)           0.668     6.027    delay_pulse/stop
    SLICE_X1Y198         LUT1 (Prop_lut1_I0_O)        0.097     6.124 r  delay_pulse/state[31]_i_1/O
                         net (fo=39, routed)          0.517     6.641    uut_start/op_fc_reg[0]_0
    SLICE_X0Y194         FDRE                                         r  uut_start/state_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.197     4.530    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.493     2.037 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.226     3.263    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.335 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.344     4.680    uut_start/clk_out1
    SLICE_X0Y194         FDRE                                         r  uut_start/state_reg[9]/C
                         clock pessimism              0.085     4.765    
                         clock uncertainty           -0.053     4.711    
    SLICE_X0Y194         FDRE (Setup_fdre_C_R)       -0.314     4.397    uut_start/state_reg[9]
  -------------------------------------------------------------------
                         required time                          4.397    
                         arrival time                          -6.641    
  -------------------------------------------------------------------
                         slack                                 -2.244    

Slack (VIOLATED) :        -2.224ns  (required time - arrival time)
  Source:                 pulse_generator/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            uut_start/state_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_mmcm_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_mmcm_0 rise@3.333ns - clk_out1_clk_wiz_mmcm_0 rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 3.719ns (72.019%)  route 1.445ns (27.981%))
  Logic Levels:           2  (IDELAYE2=1 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.346ns = ( 4.680 - 3.333 ) 
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.294     1.294    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.362 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.289    -0.073    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.454     1.457    pulse_generator/clk_out1
    SLICE_X1Y199         FDRE                                         r  pulse_generator/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y199         FDRE (Prop_fdre_C_Q)         0.341     1.798 f  pulse_generator/temp_reg/Q
                         net (fo=2, routed)           0.281     2.079    delay_pulse/start
    IDELAY_X0Y199        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      3.281     5.360 f  delay_pulse/IDELAYE2_inst/DATAOUT
                         net (fo=9, routed)           0.668     6.027    delay_pulse/stop
    SLICE_X1Y198         LUT1 (Prop_lut1_I0_O)        0.097     6.124 r  delay_pulse/state[31]_i_1/O
                         net (fo=39, routed)          0.497     6.621    uut_start/op_fc_reg[0]_0
    SLICE_X0Y195         FDRE                                         r  uut_start/state_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.197     4.530    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.493     2.037 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.226     3.263    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.335 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.344     4.680    uut_start/clk_out1
    SLICE_X0Y195         FDRE                                         r  uut_start/state_reg[13]/C
                         clock pessimism              0.085     4.765    
                         clock uncertainty           -0.053     4.711    
    SLICE_X0Y195         FDRE (Setup_fdre_C_R)       -0.314     4.397    uut_start/state_reg[13]
  -------------------------------------------------------------------
                         required time                          4.397    
                         arrival time                          -6.621    
  -------------------------------------------------------------------
                         slack                                 -2.224    

Slack (VIOLATED) :        -2.224ns  (required time - arrival time)
  Source:                 pulse_generator/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            uut_start/state_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_mmcm_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_mmcm_0 rise@3.333ns - clk_out1_clk_wiz_mmcm_0 rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 3.719ns (72.019%)  route 1.445ns (27.981%))
  Logic Levels:           2  (IDELAYE2=1 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.346ns = ( 4.680 - 3.333 ) 
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.294     1.294    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.362 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.289    -0.073    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.454     1.457    pulse_generator/clk_out1
    SLICE_X1Y199         FDRE                                         r  pulse_generator/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y199         FDRE (Prop_fdre_C_Q)         0.341     1.798 f  pulse_generator/temp_reg/Q
                         net (fo=2, routed)           0.281     2.079    delay_pulse/start
    IDELAY_X0Y199        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      3.281     5.360 f  delay_pulse/IDELAYE2_inst/DATAOUT
                         net (fo=9, routed)           0.668     6.027    delay_pulse/stop
    SLICE_X1Y198         LUT1 (Prop_lut1_I0_O)        0.097     6.124 r  delay_pulse/state[31]_i_1/O
                         net (fo=39, routed)          0.497     6.621    uut_start/op_fc_reg[0]_0
    SLICE_X0Y195         FDRE                                         r  uut_start/state_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.197     4.530    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.493     2.037 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.226     3.263    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.335 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.344     4.680    uut_start/clk_out1
    SLICE_X0Y195         FDRE                                         r  uut_start/state_reg[14]/C
                         clock pessimism              0.085     4.765    
                         clock uncertainty           -0.053     4.711    
    SLICE_X0Y195         FDRE (Setup_fdre_C_R)       -0.314     4.397    uut_start/state_reg[14]
  -------------------------------------------------------------------
                         required time                          4.397    
                         arrival time                          -6.621    
  -------------------------------------------------------------------
                         slack                                 -2.224    

Slack (VIOLATED) :        -2.224ns  (required time - arrival time)
  Source:                 pulse_generator/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            uut_start/state_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_mmcm_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_mmcm_0 rise@3.333ns - clk_out1_clk_wiz_mmcm_0 rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 3.719ns (72.019%)  route 1.445ns (27.981%))
  Logic Levels:           2  (IDELAYE2=1 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.346ns = ( 4.680 - 3.333 ) 
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.294     1.294    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.362 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.289    -0.073    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.454     1.457    pulse_generator/clk_out1
    SLICE_X1Y199         FDRE                                         r  pulse_generator/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y199         FDRE (Prop_fdre_C_Q)         0.341     1.798 f  pulse_generator/temp_reg/Q
                         net (fo=2, routed)           0.281     2.079    delay_pulse/start
    IDELAY_X0Y199        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      3.281     5.360 f  delay_pulse/IDELAYE2_inst/DATAOUT
                         net (fo=9, routed)           0.668     6.027    delay_pulse/stop
    SLICE_X1Y198         LUT1 (Prop_lut1_I0_O)        0.097     6.124 r  delay_pulse/state[31]_i_1/O
                         net (fo=39, routed)          0.497     6.621    uut_start/op_fc_reg[0]_0
    SLICE_X0Y195         FDRE                                         r  uut_start/state_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.197     4.530    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.493     2.037 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.226     3.263    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.335 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.344     4.680    uut_start/clk_out1
    SLICE_X0Y195         FDRE                                         r  uut_start/state_reg[15]/C
                         clock pessimism              0.085     4.765    
                         clock uncertainty           -0.053     4.711    
    SLICE_X0Y195         FDRE (Setup_fdre_C_R)       -0.314     4.397    uut_start/state_reg[15]
  -------------------------------------------------------------------
                         required time                          4.397    
                         arrival time                          -6.621    
  -------------------------------------------------------------------
                         slack                                 -2.224    

Slack (VIOLATED) :        -2.224ns  (required time - arrival time)
  Source:                 pulse_generator/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            uut_start/state_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_mmcm_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_mmcm_0 rise@3.333ns - clk_out1_clk_wiz_mmcm_0 rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 3.719ns (72.019%)  route 1.445ns (27.981%))
  Logic Levels:           2  (IDELAYE2=1 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.346ns = ( 4.680 - 3.333 ) 
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.294     1.294    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.362 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.289    -0.073    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.454     1.457    pulse_generator/clk_out1
    SLICE_X1Y199         FDRE                                         r  pulse_generator/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y199         FDRE (Prop_fdre_C_Q)         0.341     1.798 f  pulse_generator/temp_reg/Q
                         net (fo=2, routed)           0.281     2.079    delay_pulse/start
    IDELAY_X0Y199        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      3.281     5.360 f  delay_pulse/IDELAYE2_inst/DATAOUT
                         net (fo=9, routed)           0.668     6.027    delay_pulse/stop
    SLICE_X1Y198         LUT1 (Prop_lut1_I0_O)        0.097     6.124 r  delay_pulse/state[31]_i_1/O
                         net (fo=39, routed)          0.497     6.621    uut_start/op_fc_reg[0]_0
    SLICE_X0Y195         FDRE                                         r  uut_start/state_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.197     4.530    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.493     2.037 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.226     3.263    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.335 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.344     4.680    uut_start/clk_out1
    SLICE_X0Y195         FDRE                                         r  uut_start/state_reg[16]/C
                         clock pessimism              0.085     4.765    
                         clock uncertainty           -0.053     4.711    
    SLICE_X0Y195         FDRE (Setup_fdre_C_R)       -0.314     4.397    uut_start/state_reg[16]
  -------------------------------------------------------------------
                         required time                          4.397    
                         arrival time                          -6.621    
  -------------------------------------------------------------------
                         slack                                 -2.224    

Slack (VIOLATED) :        -2.205ns  (required time - arrival time)
  Source:                 pulse_generator/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            uut_start/op_fc_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_mmcm_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_mmcm_0 rise@3.333ns - clk_out1_clk_wiz_mmcm_0 rise@0.000ns)
  Data Path Delay:        5.145ns  (logic 3.719ns (72.285%)  route 1.426ns (27.715%))
  Logic Levels:           2  (IDELAYE2=1 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.346ns = ( 4.680 - 3.333 ) 
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.294     1.294    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.362 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.289    -0.073    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.454     1.457    pulse_generator/clk_out1
    SLICE_X1Y199         FDRE                                         r  pulse_generator/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y199         FDRE (Prop_fdre_C_Q)         0.341     1.798 f  pulse_generator/temp_reg/Q
                         net (fo=2, routed)           0.281     2.079    delay_pulse/start
    IDELAY_X0Y199        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      3.281     5.360 f  delay_pulse/IDELAYE2_inst/DATAOUT
                         net (fo=9, routed)           0.668     6.027    delay_pulse/stop
    SLICE_X1Y198         LUT1 (Prop_lut1_I0_O)        0.097     6.124 r  delay_pulse/state[31]_i_1/O
                         net (fo=39, routed)          0.478     6.602    uut_start/op_fc_reg[0]_0
    SLICE_X3Y197         FDRE                                         r  uut_start/op_fc_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.197     4.530    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.493     2.037 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.226     3.263    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.335 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.344     4.680    uut_start/clk_out1
    SLICE_X3Y197         FDRE                                         r  uut_start/op_fc_reg[0]/C
                         clock pessimism              0.085     4.765    
                         clock uncertainty           -0.053     4.711    
    SLICE_X3Y197         FDRE (Setup_fdre_C_R)       -0.314     4.397    uut_start/op_fc_reg[0]
  -------------------------------------------------------------------
                         required time                          4.397    
                         arrival time                          -6.602    
  -------------------------------------------------------------------
                         slack                                 -2.205    

Slack (VIOLATED) :        -2.205ns  (required time - arrival time)
  Source:                 pulse_generator/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            uut_start/op_fc_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_mmcm_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_mmcm_0 rise@3.333ns - clk_out1_clk_wiz_mmcm_0 rise@0.000ns)
  Data Path Delay:        5.145ns  (logic 3.719ns (72.285%)  route 1.426ns (27.715%))
  Logic Levels:           2  (IDELAYE2=1 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.346ns = ( 4.680 - 3.333 ) 
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.294     1.294    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.362 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.289    -0.073    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.454     1.457    pulse_generator/clk_out1
    SLICE_X1Y199         FDRE                                         r  pulse_generator/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y199         FDRE (Prop_fdre_C_Q)         0.341     1.798 f  pulse_generator/temp_reg/Q
                         net (fo=2, routed)           0.281     2.079    delay_pulse/start
    IDELAY_X0Y199        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      3.281     5.360 f  delay_pulse/IDELAYE2_inst/DATAOUT
                         net (fo=9, routed)           0.668     6.027    delay_pulse/stop
    SLICE_X1Y198         LUT1 (Prop_lut1_I0_O)        0.097     6.124 r  delay_pulse/state[31]_i_1/O
                         net (fo=39, routed)          0.478     6.602    uut_start/op_fc_reg[0]_0
    SLICE_X3Y197         FDRE                                         r  uut_start/op_fc_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.197     4.530    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.493     2.037 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.226     3.263    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.335 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.344     4.680    uut_start/clk_out1
    SLICE_X3Y197         FDRE                                         r  uut_start/op_fc_reg[1]/C
                         clock pessimism              0.085     4.765    
                         clock uncertainty           -0.053     4.711    
    SLICE_X3Y197         FDRE (Setup_fdre_C_R)       -0.314     4.397    uut_start/op_fc_reg[1]
  -------------------------------------------------------------------
                         required time                          4.397    
                         arrival time                          -6.602    
  -------------------------------------------------------------------
                         slack                                 -2.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 gate_signal/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            gate_signal/temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_mmcm_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_mmcm_0 rise@0.000ns - clk_out1_clk_wiz_mmcm_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.192ns (54.574%)  route 0.160ns (45.426%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.558     0.558    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.683     0.685    gate_signal/clk_out1
    SLICE_X1Y198         FDRE                                         r  gate_signal/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y198         FDRE (Prop_fdre_C_Q)         0.141     0.826 f  gate_signal/count_reg[0]/Q
                         net (fo=6, routed)           0.160     0.986    gate_signal/count[0]
    SLICE_X1Y199         LUT5 (Prop_lut5_I2_O)        0.051     1.037 r  gate_signal/temp/O
                         net (fo=1, routed)           0.000     1.037    gate_signal/temp_n_0
    SLICE_X1Y199         FDRE                                         r  gate_signal/temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.828     0.828    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.960     0.962    gate_signal/clk_out1
    SLICE_X1Y199         FDRE                                         r  gate_signal/temp_reg/C
                         clock pessimism             -0.261     0.701    
    SLICE_X1Y199         FDRE (Hold_fdre_C_D)         0.107     0.808    gate_signal/temp_reg
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 gate_signal/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pulse_generator/temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_mmcm_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_mmcm_0 rise@0.000ns - clk_out1_clk_wiz_mmcm_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.226ns (70.625%)  route 0.094ns (29.375%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.558     0.558    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.683     0.685    gate_signal/clk_out1
    SLICE_X1Y199         FDRE                                         r  gate_signal/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y199         FDRE (Prop_fdre_C_Q)         0.128     0.813 r  gate_signal/temp_reg/Q
                         net (fo=2, routed)           0.094     0.907    pulse_generator/gate
    SLICE_X1Y199         LUT6 (Prop_lut6_I0_O)        0.098     1.005 r  pulse_generator/temp_i_1/O
                         net (fo=1, routed)           0.000     1.005    pulse_generator/temp_i_1_n_0
    SLICE_X1Y199         FDRE                                         r  pulse_generator/temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.828     0.828    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.960     0.962    pulse_generator/clk_out1
    SLICE_X1Y199         FDRE                                         r  pulse_generator/temp_reg/C
                         clock pessimism             -0.277     0.685    
    SLICE_X1Y199         FDRE (Hold_fdre_C_D)         0.091     0.776    pulse_generator/temp_reg
  -------------------------------------------------------------------
                         required time                         -0.776    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 uut_start/fc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            uut_start/op_fc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_mmcm_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_mmcm_0 rise@0.000ns - clk_out1_clk_wiz_mmcm_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.148ns (55.595%)  route 0.118ns (44.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.558     0.558    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.683     0.685    uut_start/clk_out1
    SLICE_X2Y198         FDRE                                         r  uut_start/fc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y198         FDRE (Prop_fdre_C_Q)         0.148     0.833 r  uut_start/fc_reg[3]/Q
                         net (fo=2, routed)           0.118     0.951    uut_start/fc[3]
    SLICE_X3Y197         FDRE                                         r  uut_start/op_fc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.828     0.828    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.960     0.962    uut_start/clk_out1
    SLICE_X3Y197         FDRE                                         r  uut_start/op_fc_reg[3]/C
                         clock pessimism             -0.261     0.701    
    SLICE_X3Y197         FDRE (Hold_fdre_C_D)         0.019     0.720    uut_start/op_fc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 uut_start/fc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            uut_start/op_fc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_mmcm_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_mmcm_0 rise@0.000ns - clk_out1_clk_wiz_mmcm_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.148ns (54.913%)  route 0.122ns (45.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.558     0.558    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.683     0.685    uut_start/clk_out1
    SLICE_X2Y197         FDRE                                         r  uut_start/fc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y197         FDRE (Prop_fdre_C_Q)         0.148     0.833 r  uut_start/fc_reg[4]/Q
                         net (fo=2, routed)           0.122     0.955    uut_start/fc[4]
    SLICE_X3Y197         FDRE                                         r  uut_start/op_fc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.828     0.828    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.960     0.962    uut_start/clk_out1
    SLICE_X3Y197         FDRE                                         r  uut_start/op_fc_reg[4]/C
                         clock pessimism             -0.264     0.698    
    SLICE_X3Y197         FDRE (Hold_fdre_C_D)         0.022     0.720    uut_start/op_fc_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 gate_signal/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            gate_signal/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_mmcm_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_mmcm_0 rise@0.000ns - clk_out1_clk_wiz_mmcm_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.786%)  route 0.160ns (46.214%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.558     0.558    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.683     0.685    gate_signal/clk_out1
    SLICE_X1Y198         FDRE                                         r  gate_signal/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y198         FDRE (Prop_fdre_C_Q)         0.141     0.826 r  gate_signal/count_reg[0]/Q
                         net (fo=6, routed)           0.160     0.986    gate_signal/count[0]
    SLICE_X1Y199         LUT4 (Prop_lut4_I2_O)        0.045     1.031 r  gate_signal/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.031    gate_signal/count[3]_i_1_n_0
    SLICE_X1Y199         FDRE                                         r  gate_signal/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.828     0.828    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.960     0.962    gate_signal/clk_out1
    SLICE_X1Y199         FDRE                                         r  gate_signal/count_reg[3]/C
                         clock pessimism             -0.261     0.701    
    SLICE_X1Y199         FDRE (Hold_fdre_C_D)         0.092     0.793    gate_signal/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 gate_signal/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            gate_signal/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_mmcm_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_mmcm_0 rise@0.000ns - clk_out1_clk_wiz_mmcm_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.183ns (50.930%)  route 0.176ns (49.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.558     0.558    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.683     0.685    gate_signal/clk_out1
    SLICE_X1Y198         FDRE                                         r  gate_signal/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y198         FDRE (Prop_fdre_C_Q)         0.141     0.826 r  gate_signal/count_reg[0]/Q
                         net (fo=6, routed)           0.176     1.002    gate_signal/count[0]
    SLICE_X1Y198         LUT2 (Prop_lut2_I1_O)        0.042     1.044 r  gate_signal/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.044    gate_signal/count[1]_i_1_n_0
    SLICE_X1Y198         FDRE                                         r  gate_signal/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.828     0.828    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.960     0.962    gate_signal/clk_out1
    SLICE_X1Y198         FDRE                                         r  gate_signal/count_reg[1]/C
                         clock pessimism             -0.277     0.685    
    SLICE_X1Y198         FDRE (Hold_fdre_C_D)         0.107     0.792    gate_signal/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 gate_signal/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            gate_signal/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_mmcm_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_mmcm_0 rise@0.000ns - clk_out1_clk_wiz_mmcm_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.184ns (50.784%)  route 0.178ns (49.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.558     0.558    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.683     0.685    gate_signal/clk_out1
    SLICE_X1Y198         FDRE                                         r  gate_signal/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y198         FDRE (Prop_fdre_C_Q)         0.141     0.826 r  gate_signal/count_reg[0]/Q
                         net (fo=6, routed)           0.178     1.004    gate_signal/count[0]
    SLICE_X1Y198         LUT5 (Prop_lut5_I1_O)        0.043     1.047 r  gate_signal/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.047    gate_signal/count[4]_i_1_n_0
    SLICE_X1Y198         FDRE                                         r  gate_signal/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.828     0.828    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.960     0.962    gate_signal/clk_out1
    SLICE_X1Y198         FDRE                                         r  gate_signal/count_reg[4]/C
                         clock pessimism             -0.277     0.685    
    SLICE_X1Y198         FDRE (Hold_fdre_C_D)         0.107     0.792    gate_signal/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 pulse_generator/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pulse_generator/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_mmcm_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_mmcm_0 rise@0.000ns - clk_out1_clk_wiz_mmcm_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.183ns (50.224%)  route 0.181ns (49.776%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.558     0.558    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.682     0.684    pulse_generator/clk_out1
    SLICE_X4Y198         FDRE                                         r  pulse_generator/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y198         FDRE (Prop_fdre_C_Q)         0.141     0.825 r  pulse_generator/count_reg[0]/Q
                         net (fo=5, routed)           0.181     1.006    pulse_generator/count_reg[0]
    SLICE_X4Y198         LUT4 (Prop_lut4_I1_O)        0.042     1.048 r  pulse_generator/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.048    pulse_generator/count[3]_i_1_n_0
    SLICE_X4Y198         FDRE                                         r  pulse_generator/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.828     0.828    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.959     0.961    pulse_generator/clk_out1
    SLICE_X4Y198         FDRE                                         r  pulse_generator/count_reg[3]/C
                         clock pessimism             -0.277     0.684    
    SLICE_X4Y198         FDRE (Hold_fdre_C_D)         0.107     0.791    pulse_generator/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.791    
                         arrival time                           1.048    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 uut_start/fc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            uut_start/op_fc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_mmcm_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_mmcm_0 rise@0.000ns - clk_out1_clk_wiz_mmcm_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.046%)  route 0.116ns (43.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.558     0.558    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.683     0.685    uut_start/clk_out1
    SLICE_X2Y197         FDRE                                         r  uut_start/fc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y197         FDRE (Prop_fdre_C_Q)         0.148     0.833 r  uut_start/fc_reg[1]/Q
                         net (fo=2, routed)           0.116     0.949    uut_start/fc[1]
    SLICE_X3Y197         FDRE                                         r  uut_start/op_fc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.828     0.828    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.960     0.962    uut_start/clk_out1
    SLICE_X3Y197         FDRE                                         r  uut_start/op_fc_reg[1]/C
                         clock pessimism             -0.264     0.698    
    SLICE_X3Y197         FDRE (Hold_fdre_C_D)        -0.007     0.691    uut_start/op_fc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 pulse_generator/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pulse_generator/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_mmcm_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_mmcm_0 rise@0.000ns - clk_out1_clk_wiz_mmcm_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.184ns (50.319%)  route 0.182ns (49.681%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.558     0.558    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.682     0.684    pulse_generator/clk_out1
    SLICE_X4Y198         FDRE                                         r  pulse_generator/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y198         FDRE (Prop_fdre_C_Q)         0.141     0.825 r  pulse_generator/count_reg[0]/Q
                         net (fo=5, routed)           0.182     1.007    pulse_generator/count_reg[0]
    SLICE_X4Y198         LUT4 (Prop_lut4_I1_O)        0.043     1.050 r  pulse_generator/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.050    pulse_generator/count[2]_i_1_n_0
    SLICE_X4Y198         FDRE                                         r  pulse_generator/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.828     0.828    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.959     0.961    pulse_generator/clk_out1
    SLICE_X4Y198         FDRE                                         r  pulse_generator/count_reg[2]/C
                         clock pessimism             -0.277     0.684    
    SLICE_X4Y198         FDRE (Hold_fdre_C_D)         0.107     0.791    pulse_generator/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.791    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_mmcm_0
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { mmcm1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         3.333       1.741      BUFGCTRL_X0Y0    mmcm1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         3.333       2.084      MMCME2_ADV_X0Y1  mmcm1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         3.333       2.333      SLICE_X1Y198     gate_signal/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.333       2.333      SLICE_X1Y198     gate_signal/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.333       2.333      SLICE_X1Y198     gate_signal/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.333       2.333      SLICE_X1Y199     gate_signal/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.333       2.333      SLICE_X1Y198     gate_signal/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.333       2.333      SLICE_X1Y199     gate_signal/temp_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         3.333       2.333      SLICE_X1Y199     uut_start/done_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         3.333       2.333      SLICE_X2Y198     uut_start/fc_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.333       210.027    MMCME2_ADV_X0Y1  mmcm1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         1.667       0.897      SLICE_X2Y198     uut_start/value1/delay2/Q_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         1.667       0.897      SLICE_X2Y197     uut_start/value2/delay2/Q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         1.667       0.897      SLICE_X2Y197     uut_start/value3/delay2/Q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         1.667       0.897      SLICE_X2Y198     uut_start/value4/delay2/Q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         1.667       0.897      SLICE_X2Y197     uut_start/value5/delay2/Q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         1.667       0.897      SLICE_X6Y199     uut_start/value6/delay2/Q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         1.667       0.897      SLICE_X2Y198     uut_start/value7/delay2/Q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         1.667       0.897      SLICE_X2Y198     uut_start/value1/delay2/Q_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         1.667       0.897      SLICE_X2Y197     uut_start/value2/delay2/Q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         1.667       0.897      SLICE_X2Y197     uut_start/value3/delay2/Q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         1.667       0.897      SLICE_X6Y199     uut_start/value6/delay2/Q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         1.667       0.897      SLICE_X2Y198     uut_start/value1/delay2/Q_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         1.667       0.897      SLICE_X2Y197     uut_start/value2/delay2/Q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         1.667       0.897      SLICE_X2Y197     uut_start/value3/delay2/Q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         1.667       0.897      SLICE_X2Y198     uut_start/value4/delay2/Q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         1.667       0.897      SLICE_X2Y197     uut_start/value5/delay2/Q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         1.667       0.897      SLICE_X2Y198     uut_start/value7/delay2/Q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         1.667       0.897      SLICE_X2Y198     uut_start/value1/delay2/Q_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         1.667       0.897      SLICE_X2Y197     uut_start/value2/delay2/Q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         1.667       0.897      SLICE_X2Y197     uut_start/value3/delay2/Q_reg_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_mmcm_0
  To Clock:  clk_out2_clk_wiz_mmcm_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_mmcm_0
Waveform(ns):       { 0.500 2.167 }
Period(ns):         3.333
Sources:            { mmcm1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         3.333       1.741      BUFGCTRL_X0Y3    mmcm1/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         3.333       2.084      MMCME2_ADV_X0Y1  mmcm1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         3.333       2.333      SLICE_X6Y198     uut_start/value2/latch/Q_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.333       210.027    MMCME2_ADV_X0Y1  mmcm1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X6Y198     uut_start/value2/latch/Q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X6Y198     uut_start/value2/latch/Q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X6Y198     uut_start/value2/latch/Q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X6Y198     uut_start/value2/latch/Q_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_mmcm_0
  To Clock:  clk_out3_clk_wiz_mmcm_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_mmcm_0
Waveform(ns):       { 0.917 2.583 }
Period(ns):         3.333
Sources:            { mmcm1/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         3.333       1.741      BUFGCTRL_X0Y4    mmcm1/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         3.333       2.084      MMCME2_ADV_X0Y1  mmcm1/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         3.333       2.333      SLICE_X2Y199     uut_start/value3/latch/Q_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       3.333       210.027    MMCME2_ADV_X0Y1  mmcm1/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X2Y199     uut_start/value3/latch/Q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X2Y199     uut_start/value3/latch/Q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X2Y199     uut_start/value3/latch/Q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X2Y199     uut_start/value3/latch/Q_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_mmcm_0
  To Clock:  clk_out4_clk_wiz_mmcm_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_mmcm_0
Waveform(ns):       { 1.417 3.083 }
Period(ns):         3.333
Sources:            { mmcm1/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         3.333       1.741      BUFGCTRL_X0Y5    mmcm1/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         3.333       2.084      MMCME2_ADV_X0Y1  mmcm1/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         3.333       2.333      SLICE_X3Y199     uut_start/value4/latch/Q_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       3.333       210.027    MMCME2_ADV_X0Y1  mmcm1/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X3Y199     uut_start/value4/latch/Q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X3Y199     uut_start/value4/latch/Q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X3Y199     uut_start/value4/latch/Q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X3Y199     uut_start/value4/latch/Q_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_clk_wiz_mmcm_0
  To Clock:  clk_out5_clk_wiz_mmcm_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_clk_wiz_mmcm_0
Waveform(ns):       { 1.917 3.583 }
Period(ns):         3.333
Sources:            { mmcm1/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         3.333       1.741      BUFGCTRL_X0Y6    mmcm1/inst/clkout5_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         3.333       2.084      MMCME2_ADV_X0Y1  mmcm1/inst/mmcm_adv_inst/CLKOUT4
Min Period        n/a     FDRE/C              n/a            1.000         3.333       2.333      SLICE_X1Y197     uut_start/value5/latch/Q_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       3.333       210.027    MMCME2_ADV_X0Y1  mmcm1/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X1Y197     uut_start/value5/latch/Q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X1Y197     uut_start/value5/latch/Q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X1Y197     uut_start/value5/latch/Q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X1Y197     uut_start/value5/latch/Q_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out6_clk_wiz_mmcm_0
  To Clock:  clk_out6_clk_wiz_mmcm_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out6_clk_wiz_mmcm_0
Waveform(ns):       { 2.417 4.083 }
Period(ns):         3.333
Sources:            { mmcm1/inst/mmcm_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         3.333       1.741      BUFGCTRL_X0Y7    mmcm1/inst/clkout6_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT5  n/a            1.249         3.333       2.084      MMCME2_ADV_X0Y1  mmcm1/inst/mmcm_adv_inst/CLKOUT5
Min Period        n/a     FDRE/C              n/a            1.000         3.333       2.333      SLICE_X7Y198     uut_start/value6/latch/Q_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT5  n/a            213.360       3.333       210.027    MMCME2_ADV_X0Y1  mmcm1/inst/mmcm_adv_inst/CLKOUT5
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X7Y198     uut_start/value6/latch/Q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X7Y198     uut_start/value6/latch/Q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X7Y198     uut_start/value6/latch/Q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X7Y198     uut_start/value6/latch/Q_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out7_clk_wiz_mmcm_0
  To Clock:  clk_out7_clk_wiz_mmcm_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out7_clk_wiz_mmcm_0
Waveform(ns):       { 2.833 4.500 }
Period(ns):         3.333
Sources:            { mmcm1/inst/mmcm_adv_inst/CLKOUT6 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         3.333       1.741      BUFGCTRL_X0Y8    mmcm1/inst/clkout7_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT6  n/a            1.249         3.333       2.084      MMCME2_ADV_X0Y1  mmcm1/inst/mmcm_adv_inst/CLKOUT6
Min Period        n/a     FDRE/C              n/a            1.000         3.333       2.333      SLICE_X3Y198     uut_start/value7/latch/Q_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT6  n/a            213.360       3.333       210.027    MMCME2_ADV_X0Y1  mmcm1/inst/mmcm_adv_inst/CLKOUT6
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X3Y198     uut_start/value7/latch/Q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X3Y198     uut_start/value7/latch/Q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X3Y198     uut_start/value7/latch/Q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X3Y198     uut_start/value7/latch/Q_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_mmcm_0
  To Clock:  clkfbout_clk_wiz_mmcm_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_mmcm_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y2    mmcm1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  mmcm1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  mmcm1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  mmcm1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  mmcm1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mmcm2/inst/clk_in1
  To Clock:  mmcm2/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm2/inst/clk_in1
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { mmcm2/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         3.333       2.084      MMCME2_ADV_X0Y0  mmcm2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       3.333       96.667     MMCME2_ADV_X0Y0  mmcm2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.000         1.666       0.666      MMCME2_ADV_X0Y0  mmcm2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.000         1.667       0.667      MMCME2_ADV_X0Y0  mmcm2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.000         1.666       0.666      MMCME2_ADV_X0Y0  mmcm2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.000         1.666       0.666      MMCME2_ADV_X0Y0  mmcm2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_200MHz_clk_wiz_mmcm_1_1
  To Clock:  clk_200MHz_clk_wiz_mmcm_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200MHz_clk_wiz_mmcm_1_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         4.999
Sources:            { mmcm2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         4.999       2.561      IDELAYCTRL_X0Y3  delay_pulse/IDELAYCTRL_inst/REFCLK
Min Period  n/a     IDELAYE2/C          n/a            2.360         4.999       2.639      IDELAY_X0Y199    delay_pulse/IDELAYE2_inst/C
Min Period  n/a     BUFG/I              n/a            1.592         4.999       3.407      BUFGCTRL_X0Y1    mmcm2/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.999       3.750      MMCME2_ADV_X0Y0  mmcm2/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         4.999       0.265      IDELAYCTRL_X0Y3  delay_pulse/IDELAYCTRL_inst/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.999       208.360    MMCME2_ADV_X0Y0  mmcm2/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_mmcm_1_1
  To Clock:  clkfbout_clk_wiz_mmcm_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.407ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_mmcm_1_1
Waveform(ns):       { 0.000 4.999 }
Period(ns):         9.999
Sources:            { mmcm2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         9.999       8.407      BUFGCTRL_X0Y9    mmcm2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         9.999       8.750      MMCME2_ADV_X0Y0  mmcm2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         9.999       8.750      MMCME2_ADV_X0Y0  mmcm2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       9.999       90.001     MMCME2_ADV_X0Y0  mmcm2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       9.999       203.361    MMCME2_ADV_X0Y0  mmcm2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.947ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 sender/tracker_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender/tracker_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 2.237ns (47.730%)  route 2.450ns (52.270%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.113ns = ( 14.113 - 10.000 ) 
    Source Clock Delay      (SCD):    4.365ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.434     4.365    sender/clk
    SLICE_X5Y178         FDRE                                         r  sender/tracker_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDRE (Prop_fdre_C_Q)         0.341     4.706 r  sender/tracker_reg[5]/Q
                         net (fo=4, routed)           0.624     5.330    sender/tracker_reg[5]
    SLICE_X6Y178         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.381     5.711 r  sender/i__carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.711    sender/i__carry_i_1_n_0
    SLICE_X6Y179         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.803 r  sender/i__carry_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.803    sender/i__carry_i_4_n_0
    SLICE_X6Y180         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.895 r  sender/i__carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.895    sender/i__carry_i_11_n_0
    SLICE_X6Y181         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.987 r  sender/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.987    sender/i__carry__0_i_10_n_0
    SLICE_X6Y182         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.079 r  sender/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.079    sender/i__carry__0_i_9_n_0
    SLICE_X6Y183         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.236 f  sender/i__carry__1_i_10/O[0]
                         net (fo=2, routed)           0.853     7.089    sender/i__carry__1_i_10_n_7
    SLICE_X7Y182         LUT2 (Prop_lut2_I0_O)        0.209     7.298 r  sender/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.298    sender/i__carry__1_i_7_n_0
    SLICE_X7Y182         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.710 r  sender/tracker0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.710    sender/tracker0_inferred__0/i__carry__1_n_0
    SLICE_X7Y183         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     7.830 r  sender/tracker0_inferred__0/i__carry__2/CO[1]
                         net (fo=1, routed)           0.399     8.229    sender/tracker0_inferred__0/i__carry__2_n_2
    SLICE_X4Y180         LUT4 (Prop_lut4_I2_O)        0.249     8.478 r  sender/tracker[3]_i_1/O
                         net (fo=29, routed)          0.574     9.052    sender/tracker[3]_i_1_n_0
    SLICE_X5Y184         FDRE                                         r  sender/tracker_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.335    14.113    sender/clk
    SLICE_X5Y184         FDRE                                         r  sender/tracker_reg[27]/C
                         clock pessimism              0.235    14.348    
                         clock uncertainty           -0.035    14.313    
    SLICE_X5Y184         FDRE (Setup_fdre_C_R)       -0.314    13.999    sender/tracker_reg[27]
  -------------------------------------------------------------------
                         required time                         13.999    
                         arrival time                          -9.052    
  -------------------------------------------------------------------
                         slack                                  4.947    

Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 sender/tracker_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender/tracker_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 2.237ns (47.730%)  route 2.450ns (52.270%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.113ns = ( 14.113 - 10.000 ) 
    Source Clock Delay      (SCD):    4.365ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.434     4.365    sender/clk
    SLICE_X5Y178         FDRE                                         r  sender/tracker_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDRE (Prop_fdre_C_Q)         0.341     4.706 r  sender/tracker_reg[5]/Q
                         net (fo=4, routed)           0.624     5.330    sender/tracker_reg[5]
    SLICE_X6Y178         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.381     5.711 r  sender/i__carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.711    sender/i__carry_i_1_n_0
    SLICE_X6Y179         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.803 r  sender/i__carry_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.803    sender/i__carry_i_4_n_0
    SLICE_X6Y180         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.895 r  sender/i__carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.895    sender/i__carry_i_11_n_0
    SLICE_X6Y181         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.987 r  sender/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.987    sender/i__carry__0_i_10_n_0
    SLICE_X6Y182         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.079 r  sender/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.079    sender/i__carry__0_i_9_n_0
    SLICE_X6Y183         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.236 f  sender/i__carry__1_i_10/O[0]
                         net (fo=2, routed)           0.853     7.089    sender/i__carry__1_i_10_n_7
    SLICE_X7Y182         LUT2 (Prop_lut2_I0_O)        0.209     7.298 r  sender/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.298    sender/i__carry__1_i_7_n_0
    SLICE_X7Y182         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.710 r  sender/tracker0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.710    sender/tracker0_inferred__0/i__carry__1_n_0
    SLICE_X7Y183         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     7.830 r  sender/tracker0_inferred__0/i__carry__2/CO[1]
                         net (fo=1, routed)           0.399     8.229    sender/tracker0_inferred__0/i__carry__2_n_2
    SLICE_X4Y180         LUT4 (Prop_lut4_I2_O)        0.249     8.478 r  sender/tracker[3]_i_1/O
                         net (fo=29, routed)          0.574     9.052    sender/tracker[3]_i_1_n_0
    SLICE_X5Y184         FDRE                                         r  sender/tracker_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.335    14.113    sender/clk
    SLICE_X5Y184         FDRE                                         r  sender/tracker_reg[28]/C
                         clock pessimism              0.235    14.348    
                         clock uncertainty           -0.035    14.313    
    SLICE_X5Y184         FDRE (Setup_fdre_C_R)       -0.314    13.999    sender/tracker_reg[28]
  -------------------------------------------------------------------
                         required time                         13.999    
                         arrival time                          -9.052    
  -------------------------------------------------------------------
                         slack                                  4.947    

Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 sender/tracker_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender/tracker_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 2.237ns (47.730%)  route 2.450ns (52.270%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.113ns = ( 14.113 - 10.000 ) 
    Source Clock Delay      (SCD):    4.365ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.434     4.365    sender/clk
    SLICE_X5Y178         FDRE                                         r  sender/tracker_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDRE (Prop_fdre_C_Q)         0.341     4.706 r  sender/tracker_reg[5]/Q
                         net (fo=4, routed)           0.624     5.330    sender/tracker_reg[5]
    SLICE_X6Y178         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.381     5.711 r  sender/i__carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.711    sender/i__carry_i_1_n_0
    SLICE_X6Y179         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.803 r  sender/i__carry_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.803    sender/i__carry_i_4_n_0
    SLICE_X6Y180         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.895 r  sender/i__carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.895    sender/i__carry_i_11_n_0
    SLICE_X6Y181         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.987 r  sender/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.987    sender/i__carry__0_i_10_n_0
    SLICE_X6Y182         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.079 r  sender/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.079    sender/i__carry__0_i_9_n_0
    SLICE_X6Y183         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.236 f  sender/i__carry__1_i_10/O[0]
                         net (fo=2, routed)           0.853     7.089    sender/i__carry__1_i_10_n_7
    SLICE_X7Y182         LUT2 (Prop_lut2_I0_O)        0.209     7.298 r  sender/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.298    sender/i__carry__1_i_7_n_0
    SLICE_X7Y182         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.710 r  sender/tracker0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.710    sender/tracker0_inferred__0/i__carry__1_n_0
    SLICE_X7Y183         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     7.830 r  sender/tracker0_inferred__0/i__carry__2/CO[1]
                         net (fo=1, routed)           0.399     8.229    sender/tracker0_inferred__0/i__carry__2_n_2
    SLICE_X4Y180         LUT4 (Prop_lut4_I2_O)        0.249     8.478 r  sender/tracker[3]_i_1/O
                         net (fo=29, routed)          0.574     9.052    sender/tracker[3]_i_1_n_0
    SLICE_X5Y184         FDRE                                         r  sender/tracker_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.335    14.113    sender/clk
    SLICE_X5Y184         FDRE                                         r  sender/tracker_reg[29]/C
                         clock pessimism              0.235    14.348    
                         clock uncertainty           -0.035    14.313    
    SLICE_X5Y184         FDRE (Setup_fdre_C_R)       -0.314    13.999    sender/tracker_reg[29]
  -------------------------------------------------------------------
                         required time                         13.999    
                         arrival time                          -9.052    
  -------------------------------------------------------------------
                         slack                                  4.947    

Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 sender/tracker_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender/tracker_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 2.237ns (47.730%)  route 2.450ns (52.270%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.113ns = ( 14.113 - 10.000 ) 
    Source Clock Delay      (SCD):    4.365ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.434     4.365    sender/clk
    SLICE_X5Y178         FDRE                                         r  sender/tracker_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDRE (Prop_fdre_C_Q)         0.341     4.706 r  sender/tracker_reg[5]/Q
                         net (fo=4, routed)           0.624     5.330    sender/tracker_reg[5]
    SLICE_X6Y178         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.381     5.711 r  sender/i__carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.711    sender/i__carry_i_1_n_0
    SLICE_X6Y179         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.803 r  sender/i__carry_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.803    sender/i__carry_i_4_n_0
    SLICE_X6Y180         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.895 r  sender/i__carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.895    sender/i__carry_i_11_n_0
    SLICE_X6Y181         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.987 r  sender/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.987    sender/i__carry__0_i_10_n_0
    SLICE_X6Y182         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.079 r  sender/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.079    sender/i__carry__0_i_9_n_0
    SLICE_X6Y183         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.236 f  sender/i__carry__1_i_10/O[0]
                         net (fo=2, routed)           0.853     7.089    sender/i__carry__1_i_10_n_7
    SLICE_X7Y182         LUT2 (Prop_lut2_I0_O)        0.209     7.298 r  sender/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.298    sender/i__carry__1_i_7_n_0
    SLICE_X7Y182         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.710 r  sender/tracker0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.710    sender/tracker0_inferred__0/i__carry__1_n_0
    SLICE_X7Y183         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     7.830 r  sender/tracker0_inferred__0/i__carry__2/CO[1]
                         net (fo=1, routed)           0.399     8.229    sender/tracker0_inferred__0/i__carry__2_n_2
    SLICE_X4Y180         LUT4 (Prop_lut4_I2_O)        0.249     8.478 r  sender/tracker[3]_i_1/O
                         net (fo=29, routed)          0.574     9.052    sender/tracker[3]_i_1_n_0
    SLICE_X5Y184         FDRE                                         r  sender/tracker_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.335    14.113    sender/clk
    SLICE_X5Y184         FDRE                                         r  sender/tracker_reg[30]/C
                         clock pessimism              0.235    14.348    
                         clock uncertainty           -0.035    14.313    
    SLICE_X5Y184         FDRE (Setup_fdre_C_R)       -0.314    13.999    sender/tracker_reg[30]
  -------------------------------------------------------------------
                         required time                         13.999    
                         arrival time                          -9.052    
  -------------------------------------------------------------------
                         slack                                  4.947    

Slack (MET) :             4.984ns  (required time - arrival time)
  Source:                 sender/baudrate_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender/baudrate_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 1.476ns (33.254%)  route 2.963ns (66.746%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.050ns = ( 14.050 - 10.000 ) 
    Source Clock Delay      (SCD):    4.306ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.375     4.306    sender/clk
    SLICE_X10Y178        FDRE                                         r  sender/baudrate_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y178        FDRE (Prop_fdre_C_Q)         0.393     4.699 r  sender/baudrate_counter_reg[1]/Q
                         net (fo=2, routed)           0.420     5.119    sender/baudrate_counter_reg[1]
    SLICE_X9Y178         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     5.611 r  sender/TXD_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.611    sender/TXD_reg_i_19_n_0
    SLICE_X9Y179         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.770 r  sender/TXD_reg_i_20/O[0]
                         net (fo=1, routed)           0.614     6.384    sender/p_0_in__1[5]
    SLICE_X8Y179         LUT4 (Prop_lut4_I0_O)        0.224     6.608 r  sender/TXD_i_11/O
                         net (fo=1, routed)           0.315     6.923    sender/TXD_i_11_n_0
    SLICE_X8Y179         LUT6 (Prop_lut6_I5_O)        0.097     7.020 r  sender/TXD_i_3/O
                         net (fo=5, routed)           0.653     7.674    fifo_module/done1__12
    SLICE_X4Y180         LUT2 (Prop_lut2_I1_O)        0.111     7.785 r  fifo_module/TXD_i_1/O
                         net (fo=23, routed)          0.960     8.745    sender/TXD2_out
    SLICE_X10Y181        FDRE                                         r  sender/baudrate_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.272    14.050    sender/clk
    SLICE_X10Y181        FDRE                                         r  sender/baudrate_counter_reg[12]/C
                         clock pessimism              0.237    14.287    
                         clock uncertainty           -0.035    14.252    
    SLICE_X10Y181        FDRE (Setup_fdre_C_R)       -0.523    13.729    sender/baudrate_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         13.729    
                         arrival time                          -8.745    
  -------------------------------------------------------------------
                         slack                                  4.984    

Slack (MET) :             4.984ns  (required time - arrival time)
  Source:                 sender/baudrate_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender/baudrate_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 1.476ns (33.254%)  route 2.963ns (66.746%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.050ns = ( 14.050 - 10.000 ) 
    Source Clock Delay      (SCD):    4.306ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.375     4.306    sender/clk
    SLICE_X10Y178        FDRE                                         r  sender/baudrate_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y178        FDRE (Prop_fdre_C_Q)         0.393     4.699 r  sender/baudrate_counter_reg[1]/Q
                         net (fo=2, routed)           0.420     5.119    sender/baudrate_counter_reg[1]
    SLICE_X9Y178         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     5.611 r  sender/TXD_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.611    sender/TXD_reg_i_19_n_0
    SLICE_X9Y179         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.770 r  sender/TXD_reg_i_20/O[0]
                         net (fo=1, routed)           0.614     6.384    sender/p_0_in__1[5]
    SLICE_X8Y179         LUT4 (Prop_lut4_I0_O)        0.224     6.608 r  sender/TXD_i_11/O
                         net (fo=1, routed)           0.315     6.923    sender/TXD_i_11_n_0
    SLICE_X8Y179         LUT6 (Prop_lut6_I5_O)        0.097     7.020 r  sender/TXD_i_3/O
                         net (fo=5, routed)           0.653     7.674    fifo_module/done1__12
    SLICE_X4Y180         LUT2 (Prop_lut2_I1_O)        0.111     7.785 r  fifo_module/TXD_i_1/O
                         net (fo=23, routed)          0.960     8.745    sender/TXD2_out
    SLICE_X10Y181        FDRE                                         r  sender/baudrate_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.272    14.050    sender/clk
    SLICE_X10Y181        FDRE                                         r  sender/baudrate_counter_reg[13]/C
                         clock pessimism              0.237    14.287    
                         clock uncertainty           -0.035    14.252    
    SLICE_X10Y181        FDRE (Setup_fdre_C_R)       -0.523    13.729    sender/baudrate_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         13.729    
                         arrival time                          -8.745    
  -------------------------------------------------------------------
                         slack                                  4.984    

Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 sender/tracker_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender/tracker_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 2.237ns (48.746%)  route 2.352ns (51.254%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.113ns = ( 14.113 - 10.000 ) 
    Source Clock Delay      (SCD):    4.365ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.434     4.365    sender/clk
    SLICE_X5Y178         FDRE                                         r  sender/tracker_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDRE (Prop_fdre_C_Q)         0.341     4.706 r  sender/tracker_reg[5]/Q
                         net (fo=4, routed)           0.624     5.330    sender/tracker_reg[5]
    SLICE_X6Y178         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.381     5.711 r  sender/i__carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.711    sender/i__carry_i_1_n_0
    SLICE_X6Y179         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.803 r  sender/i__carry_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.803    sender/i__carry_i_4_n_0
    SLICE_X6Y180         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.895 r  sender/i__carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.895    sender/i__carry_i_11_n_0
    SLICE_X6Y181         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.987 r  sender/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.987    sender/i__carry__0_i_10_n_0
    SLICE_X6Y182         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.079 r  sender/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.079    sender/i__carry__0_i_9_n_0
    SLICE_X6Y183         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.236 f  sender/i__carry__1_i_10/O[0]
                         net (fo=2, routed)           0.853     7.089    sender/i__carry__1_i_10_n_7
    SLICE_X7Y182         LUT2 (Prop_lut2_I0_O)        0.209     7.298 r  sender/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.298    sender/i__carry__1_i_7_n_0
    SLICE_X7Y182         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.710 r  sender/tracker0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.710    sender/tracker0_inferred__0/i__carry__1_n_0
    SLICE_X7Y183         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     7.830 r  sender/tracker0_inferred__0/i__carry__2/CO[1]
                         net (fo=1, routed)           0.399     8.229    sender/tracker0_inferred__0/i__carry__2_n_2
    SLICE_X4Y180         LUT4 (Prop_lut4_I2_O)        0.249     8.478 r  sender/tracker[3]_i_1/O
                         net (fo=29, routed)          0.476     8.954    sender/tracker[3]_i_1_n_0
    SLICE_X5Y183         FDRE                                         r  sender/tracker_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.335    14.113    sender/clk
    SLICE_X5Y183         FDRE                                         r  sender/tracker_reg[23]/C
                         clock pessimism              0.235    14.348    
                         clock uncertainty           -0.035    14.313    
    SLICE_X5Y183         FDRE (Setup_fdre_C_R)       -0.314    13.999    sender/tracker_reg[23]
  -------------------------------------------------------------------
                         required time                         13.999    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 sender/tracker_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender/tracker_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 2.237ns (48.746%)  route 2.352ns (51.254%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.113ns = ( 14.113 - 10.000 ) 
    Source Clock Delay      (SCD):    4.365ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.434     4.365    sender/clk
    SLICE_X5Y178         FDRE                                         r  sender/tracker_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDRE (Prop_fdre_C_Q)         0.341     4.706 r  sender/tracker_reg[5]/Q
                         net (fo=4, routed)           0.624     5.330    sender/tracker_reg[5]
    SLICE_X6Y178         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.381     5.711 r  sender/i__carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.711    sender/i__carry_i_1_n_0
    SLICE_X6Y179         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.803 r  sender/i__carry_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.803    sender/i__carry_i_4_n_0
    SLICE_X6Y180         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.895 r  sender/i__carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.895    sender/i__carry_i_11_n_0
    SLICE_X6Y181         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.987 r  sender/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.987    sender/i__carry__0_i_10_n_0
    SLICE_X6Y182         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.079 r  sender/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.079    sender/i__carry__0_i_9_n_0
    SLICE_X6Y183         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.236 f  sender/i__carry__1_i_10/O[0]
                         net (fo=2, routed)           0.853     7.089    sender/i__carry__1_i_10_n_7
    SLICE_X7Y182         LUT2 (Prop_lut2_I0_O)        0.209     7.298 r  sender/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.298    sender/i__carry__1_i_7_n_0
    SLICE_X7Y182         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.710 r  sender/tracker0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.710    sender/tracker0_inferred__0/i__carry__1_n_0
    SLICE_X7Y183         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     7.830 r  sender/tracker0_inferred__0/i__carry__2/CO[1]
                         net (fo=1, routed)           0.399     8.229    sender/tracker0_inferred__0/i__carry__2_n_2
    SLICE_X4Y180         LUT4 (Prop_lut4_I2_O)        0.249     8.478 r  sender/tracker[3]_i_1/O
                         net (fo=29, routed)          0.476     8.954    sender/tracker[3]_i_1_n_0
    SLICE_X5Y183         FDRE                                         r  sender/tracker_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.335    14.113    sender/clk
    SLICE_X5Y183         FDRE                                         r  sender/tracker_reg[24]/C
                         clock pessimism              0.235    14.348    
                         clock uncertainty           -0.035    14.313    
    SLICE_X5Y183         FDRE (Setup_fdre_C_R)       -0.314    13.999    sender/tracker_reg[24]
  -------------------------------------------------------------------
                         required time                         13.999    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 sender/tracker_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender/tracker_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 2.237ns (48.746%)  route 2.352ns (51.254%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.113ns = ( 14.113 - 10.000 ) 
    Source Clock Delay      (SCD):    4.365ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.434     4.365    sender/clk
    SLICE_X5Y178         FDRE                                         r  sender/tracker_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDRE (Prop_fdre_C_Q)         0.341     4.706 r  sender/tracker_reg[5]/Q
                         net (fo=4, routed)           0.624     5.330    sender/tracker_reg[5]
    SLICE_X6Y178         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.381     5.711 r  sender/i__carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.711    sender/i__carry_i_1_n_0
    SLICE_X6Y179         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.803 r  sender/i__carry_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.803    sender/i__carry_i_4_n_0
    SLICE_X6Y180         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.895 r  sender/i__carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.895    sender/i__carry_i_11_n_0
    SLICE_X6Y181         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.987 r  sender/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.987    sender/i__carry__0_i_10_n_0
    SLICE_X6Y182         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.079 r  sender/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.079    sender/i__carry__0_i_9_n_0
    SLICE_X6Y183         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.236 f  sender/i__carry__1_i_10/O[0]
                         net (fo=2, routed)           0.853     7.089    sender/i__carry__1_i_10_n_7
    SLICE_X7Y182         LUT2 (Prop_lut2_I0_O)        0.209     7.298 r  sender/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.298    sender/i__carry__1_i_7_n_0
    SLICE_X7Y182         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.710 r  sender/tracker0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.710    sender/tracker0_inferred__0/i__carry__1_n_0
    SLICE_X7Y183         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     7.830 r  sender/tracker0_inferred__0/i__carry__2/CO[1]
                         net (fo=1, routed)           0.399     8.229    sender/tracker0_inferred__0/i__carry__2_n_2
    SLICE_X4Y180         LUT4 (Prop_lut4_I2_O)        0.249     8.478 r  sender/tracker[3]_i_1/O
                         net (fo=29, routed)          0.476     8.954    sender/tracker[3]_i_1_n_0
    SLICE_X5Y183         FDRE                                         r  sender/tracker_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.335    14.113    sender/clk
    SLICE_X5Y183         FDRE                                         r  sender/tracker_reg[25]/C
                         clock pessimism              0.235    14.348    
                         clock uncertainty           -0.035    14.313    
    SLICE_X5Y183         FDRE (Setup_fdre_C_R)       -0.314    13.999    sender/tracker_reg[25]
  -------------------------------------------------------------------
                         required time                         13.999    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 sender/tracker_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender/tracker_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 2.237ns (48.746%)  route 2.352ns (51.254%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.113ns = ( 14.113 - 10.000 ) 
    Source Clock Delay      (SCD):    4.365ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.434     4.365    sender/clk
    SLICE_X5Y178         FDRE                                         r  sender/tracker_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDRE (Prop_fdre_C_Q)         0.341     4.706 r  sender/tracker_reg[5]/Q
                         net (fo=4, routed)           0.624     5.330    sender/tracker_reg[5]
    SLICE_X6Y178         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.381     5.711 r  sender/i__carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.711    sender/i__carry_i_1_n_0
    SLICE_X6Y179         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.803 r  sender/i__carry_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.803    sender/i__carry_i_4_n_0
    SLICE_X6Y180         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.895 r  sender/i__carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.895    sender/i__carry_i_11_n_0
    SLICE_X6Y181         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.987 r  sender/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.987    sender/i__carry__0_i_10_n_0
    SLICE_X6Y182         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.079 r  sender/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.079    sender/i__carry__0_i_9_n_0
    SLICE_X6Y183         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.236 f  sender/i__carry__1_i_10/O[0]
                         net (fo=2, routed)           0.853     7.089    sender/i__carry__1_i_10_n_7
    SLICE_X7Y182         LUT2 (Prop_lut2_I0_O)        0.209     7.298 r  sender/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.298    sender/i__carry__1_i_7_n_0
    SLICE_X7Y182         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.710 r  sender/tracker0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.710    sender/tracker0_inferred__0/i__carry__1_n_0
    SLICE_X7Y183         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     7.830 r  sender/tracker0_inferred__0/i__carry__2/CO[1]
                         net (fo=1, routed)           0.399     8.229    sender/tracker0_inferred__0/i__carry__2_n_2
    SLICE_X4Y180         LUT4 (Prop_lut4_I2_O)        0.249     8.478 r  sender/tracker[3]_i_1/O
                         net (fo=29, routed)          0.476     8.954    sender/tracker[3]_i_1_n_0
    SLICE_X5Y183         FDRE                                         r  sender/tracker_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.335    14.113    sender/clk
    SLICE_X5Y183         FDRE                                         r  sender/tracker_reg[26]/C
                         clock pessimism              0.235    14.348    
                         clock uncertainty           -0.035    14.313    
    SLICE_X5Y183         FDRE (Setup_fdre_C_R)       -0.314    13.999    sender/tracker_reg[26]
  -------------------------------------------------------------------
                         required time                         13.999    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                  5.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_module/wr_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.674     1.594    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X0Y182         FDRE                                         r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y182         FDRE (Prop_fdre_C_Q)         0.141     1.735 f  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           0.084     1.819    uut_start/full
    SLICE_X1Y182         LUT2 (Prop_lut2_I1_O)        0.045     1.864 r  uut_start/wr_en_i_1/O
                         net (fo=1, routed)           0.000     1.864    fifo_module/wr_en_reg_0
    SLICE_X1Y182         FDRE                                         r  fifo_module/wr_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.949     2.114    fifo_module/clk
    SLICE_X1Y182         FDRE                                         r  fifo_module/wr_en_reg/C
                         clock pessimism             -0.507     1.607    
    SLICE_X1Y182         FDRE (Hold_fdre_C_D)         0.091     1.698    fifo_module/wr_en_reg
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.148%)  route 0.097ns (40.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.668     1.588    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y176         FDSE                                         r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y176         FDSE (Prop_fdse_C_Q)         0.141     1.729 r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.097     1.826    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X3Y176         FDRE                                         r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.942     2.107    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y176         FDRE                                         r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.519     1.588    
    SLICE_X3Y176         FDRE (Hold_fdre_C_D)         0.071     1.659    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.670     1.590    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y179         FDRE                                         r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y179         FDRE (Prop_fdre_C_Q)         0.141     1.731 r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/Q
                         net (fo=4, routed)           0.126     1.857    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[8]
    SLICE_X4Y178         FDRE                                         r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.944     2.109    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y178         FDRE                                         r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/C
                         clock pessimism             -0.506     1.603    
    SLICE_X4Y178         FDRE (Hold_fdre_C_D)         0.066     1.669    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.754%)  route 0.075ns (23.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.668     1.588    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y176         FDRE                                         r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y176         FDRE (Prop_fdre_C_Q)         0.148     1.736 r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/Q
                         net (fo=5, routed)           0.075     1.810    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[4]
    SLICE_X2Y176         LUT6 (Prop_lut6_I4_O)        0.098     1.908 r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.908    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[5]
    SLICE_X2Y176         FDRE                                         r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.942     2.107    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y176         FDRE                                         r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism             -0.519     1.588    
    SLICE_X2Y176         FDRE (Hold_fdre_C_D)         0.121     1.709    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 sender/byte_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender/byte_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.960%)  route 0.124ns (40.040%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.672     1.592    sender/clk
    SLICE_X1Y180         FDRE                                         r  sender/byte_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y180         FDRE (Prop_fdre_C_Q)         0.141     1.733 r  sender/byte_counter_reg[0]/Q
                         net (fo=9, routed)           0.124     1.857    sender/byte_counter_reg[0]
    SLICE_X3Y180         LUT6 (Prop_lut6_I2_O)        0.045     1.902 r  sender/byte_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.902    sender/byte_counter[5]_i_1_n_0
    SLICE_X3Y180         FDRE                                         r  sender/byte_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.947     2.112    sender/clk
    SLICE_X3Y180         FDRE                                         r  sender/byte_counter_reg[5]/C
                         clock pessimism             -0.506     1.606    
    SLICE_X3Y180         FDRE (Hold_fdre_C_D)         0.092     1.698    sender/byte_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.665%)  route 0.304ns (68.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.669     1.589    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y177         FDRE                                         r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y177         FDRE (Prop_fdre_C_Q)         0.141     1.730 r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=5, routed)           0.304     2.034    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[3]
    RAMB36_X0Y35         RAMB36E1                                     r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.950     2.115    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y35         RAMB36E1                                     r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.483     1.632    
    RAMB36_X0Y35         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.815    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.114%)  route 0.134ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.671     1.591    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y179         FDRE                                         r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y179         FDRE (Prop_fdre_C_Q)         0.164     1.755 r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/Q
                         net (fo=4, routed)           0.134     1.888    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[8]
    SLICE_X2Y178         FDRE                                         r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.945     2.110    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y178         FDRE                                         r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                         clock pessimism             -0.506     1.604    
    SLICE_X2Y178         FDRE (Hold_fdre_C_D)         0.063     1.667    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.824%)  route 0.316ns (69.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.669     1.589    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y177         FDRE                                         r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y177         FDRE (Prop_fdre_C_Q)         0.141     1.730 r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/Q
                         net (fo=5, routed)           0.316     2.046    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[6]
    RAMB36_X0Y35         RAMB36E1                                     r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.950     2.115    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y35         RAMB36E1                                     r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.483     1.632    
    RAMB36_X0Y35         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.815    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.227ns (70.158%)  route 0.097ns (29.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.670     1.590    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y177         FDRE                                         r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y177         FDRE (Prop_fdre_C_Q)         0.128     1.718 r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/Q
                         net (fo=5, routed)           0.097     1.814    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[4]
    SLICE_X3Y177         LUT6 (Prop_lut6_I4_O)        0.099     1.913 r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.913    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[5]
    SLICE_X3Y177         FDRE                                         r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.944     2.109    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y177         FDRE                                         r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
                         clock pessimism             -0.519     1.590    
    SLICE_X3Y177         FDRE (Hold_fdre_C_D)         0.092     1.682    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.685%)  route 0.319ns (69.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.669     1.589    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y177         FDRE                                         r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y177         FDRE (Prop_fdre_C_Q)         0.141     1.730 r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/Q
                         net (fo=5, routed)           0.319     2.048    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[5]
    RAMB36_X0Y35         RAMB36E1                                     r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.950     2.115    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y35         RAMB36E1                                     r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.483     1.632    
    RAMB36_X0Y35         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.815    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB36_X0Y36    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB36_X0Y36    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB36_X0Y35    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB36_X0Y35    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y182    fifo_module/wr_en_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y178   sender/baudrate_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y180   sender/baudrate_counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y180   sender/baudrate_counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y181   sender/baudrate_counter_reg[12]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X2Y175    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y175    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y175    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y180    fifo_module/rd_en_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y180    fifo_module/transmit_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y180    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y179   sender/baudrate_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y179   sender/baudrate_counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y179   sender/baudrate_counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y179   sender/baudrate_counter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y184    sender/tracker_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y184    sender/tracker_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y184    sender/tracker_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y184    sender/tracker_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y178   sender/baudrate_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y178   sender/baudrate_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y178   sender/baudrate_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y178   sender/baudrate_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y176    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y177    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_mmcm_0
  To Clock:  clk_out1_clk_wiz_mmcm_0

Setup :            0  Failing Endpoints,  Worst Slack        1.669ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.669ns  (required time - arrival time)
  Source:                 uut_start/value2/latch/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_mmcm_0  {rise@0.500ns fall@2.167ns period=3.333ns})
  Destination:            uut_start/value2/delay2/Q_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_mmcm_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.833ns  (clk_out1_clk_wiz_mmcm_0 rise@3.333ns - clk_out2_clk_wiz_mmcm_0 rise@0.500ns)
  Data Path Delay:        0.692ns  (logic 0.361ns (52.142%)  route 0.331ns (47.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.346ns = ( 4.680 - 3.333 ) 
    Source Clock Delay      (SCD):    1.455ns = ( 1.955 - 0.500 ) 
    Clock Pessimism Removal (CPR):    -0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_mmcm_0 rise edge)
                                                      0.500     0.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.294     1.794    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -0.862 r  mmcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.289     0.427    mmcm1/inst/clk_out2_clk_wiz_mmcm_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     0.503 r  mmcm1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.452     1.955    uut_start/value2/latch/clk_out2
    SLICE_X6Y198         FDRE                                         r  uut_start/value2/latch/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y198         FDRE (Prop_fdre_C_Q)         0.361     2.316 r  uut_start/value2/latch/Q_reg/Q
                         net (fo=1, routed)           0.331     2.648    uut_start/value2/delay2/fc_reg[1]
    SLICE_X2Y197         SRL16E                                       r  uut_start/value2/delay2/Q_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.197     4.530    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.493     2.037 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.226     3.263    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.335 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.344     4.680    uut_start/value2/delay2/clk_out1
    SLICE_X2Y197         SRL16E                                       r  uut_start/value2/delay2/Q_reg_srl2/CLK
                         clock pessimism             -0.066     4.614    
                         clock uncertainty           -0.173     4.441    
    SLICE_X2Y197         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.124     4.317    uut_start/value2/delay2/Q_reg_srl2
  -------------------------------------------------------------------
                         required time                          4.317    
                         arrival time                          -2.648    
  -------------------------------------------------------------------
                         slack                                  1.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 uut_start/value2/latch/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_mmcm_0  {rise@0.500ns fall@2.167ns period=3.333ns})
  Destination:            uut_start/value2/delay2/Q_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_mmcm_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.500ns  (clk_out1_clk_wiz_mmcm_0 rise@0.000ns - clk_out2_clk_wiz_mmcm_0 rise@0.500ns)
  Data Path Delay:        0.316ns  (logic 0.148ns (46.786%)  route 0.168ns (53.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.684ns = ( 1.184 - 0.500 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_mmcm_0 rise edge)
                                                      0.500     0.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.558     1.058    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.077    -0.019 r  mmcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495     0.476    mmcm1/inst/clk_out2_clk_wiz_mmcm_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.502 r  mmcm1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.682     1.184    uut_start/value2/latch/clk_out2
    SLICE_X6Y198         FDRE                                         r  uut_start/value2/latch/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y198         FDRE (Prop_fdre_C_Q)         0.148     1.332 r  uut_start/value2/latch/Q_reg/Q
                         net (fo=1, routed)           0.168     1.500    uut_start/value2/delay2/fc_reg[1]
    SLICE_X2Y197         SRL16E                                       r  uut_start/value2/delay2/Q_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.828     0.828    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.960     0.962    uut_start/value2/delay2/clk_out1
    SLICE_X2Y197         SRL16E                                       r  uut_start/value2/delay2/Q_reg_srl2/CLK
                         clock pessimism              0.048     1.010    
                         clock uncertainty            0.173     1.183    
    SLICE_X2Y197         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     1.245    uut_start/value2/delay2/Q_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.255    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_mmcm_0
  To Clock:  clk_out1_clk_wiz_mmcm_0

Setup :            0  Failing Endpoints,  Worst Slack        1.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.728ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.135ns  (required time - arrival time)
  Source:                 uut_start/value3/latch/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_mmcm_0  {rise@0.917ns fall@2.583ns period=3.333ns})
  Destination:            uut_start/value3/delay2/Q_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_mmcm_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.417ns  (clk_out1_clk_wiz_mmcm_0 rise@3.333ns - clk_out3_clk_wiz_mmcm_0 rise@0.917ns)
  Data Path Delay:        0.780ns  (logic 0.361ns (46.300%)  route 0.419ns (53.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.346ns = ( 4.680 - 3.333 ) 
    Source Clock Delay      (SCD):    1.457ns = ( 2.374 - 0.917 ) 
    Clock Pessimism Removal (CPR):    -0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_mmcm_0 rise edge)
                                                      0.917     0.917 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.294     2.211    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.657    -0.445 r  mmcm1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.289     0.844    mmcm1/inst/clk_out3_clk_wiz_mmcm_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     0.920 r  mmcm1/inst/clkout3_buf/O
                         net (fo=1, routed)           1.454     2.374    uut_start/value3/latch/clk_out3
    SLICE_X2Y199         FDRE                                         r  uut_start/value3/latch/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y199         FDRE (Prop_fdre_C_Q)         0.361     2.735 r  uut_start/value3/latch/Q_reg/Q
                         net (fo=1, routed)           0.419     3.154    uut_start/value3/delay2/fc_reg[2]
    SLICE_X2Y197         SRL16E                                       r  uut_start/value3/delay2/Q_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.197     4.530    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.493     2.037 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.226     3.263    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.335 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.344     4.680    uut_start/value3/delay2/clk_out1
    SLICE_X2Y197         SRL16E                                       r  uut_start/value3/delay2/Q_reg_srl2/CLK
                         clock pessimism             -0.066     4.614    
                         clock uncertainty           -0.173     4.441    
    SLICE_X2Y197         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.152     4.289    uut_start/value3/delay2/Q_reg_srl2
  -------------------------------------------------------------------
                         required time                          4.289    
                         arrival time                          -3.154    
  -------------------------------------------------------------------
                         slack                                  1.135    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 uut_start/value3/latch/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_mmcm_0  {rise@0.917ns fall@2.583ns period=3.333ns})
  Destination:            uut_start/value3/delay2/Q_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_mmcm_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.917ns  (clk_out1_clk_wiz_mmcm_0 rise@0.000ns - clk_out3_clk_wiz_mmcm_0 rise@0.917ns)
  Data Path Delay:        0.364ns  (logic 0.148ns (40.694%)  route 0.216ns (59.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.685ns = ( 1.602 - 0.917 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_mmcm_0 rise edge)
                                                      0.917     0.917 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.558     1.474    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077     0.398 r  mmcm1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     0.893    mmcm1/inst/clk_out3_clk_wiz_mmcm_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.919 r  mmcm1/inst/clkout3_buf/O
                         net (fo=1, routed)           0.683     1.602    uut_start/value3/latch/clk_out3
    SLICE_X2Y199         FDRE                                         r  uut_start/value3/latch/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y199         FDRE (Prop_fdre_C_Q)         0.148     1.750 r  uut_start/value3/latch/Q_reg/Q
                         net (fo=1, routed)           0.216     1.965    uut_start/value3/delay2/fc_reg[2]
    SLICE_X2Y197         SRL16E                                       r  uut_start/value3/delay2/Q_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.828     0.828    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.960     0.962    uut_start/value3/delay2/clk_out1
    SLICE_X2Y197         SRL16E                                       r  uut_start/value3/delay2/Q_reg_srl2/CLK
                         clock pessimism              0.048     1.010    
                         clock uncertainty            0.173     1.183    
    SLICE_X2Y197         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.238    uut_start/value3/delay2/Q_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.728    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_mmcm_0
  To Clock:  clk_out1_clk_wiz_mmcm_0

Setup :            0  Failing Endpoints,  Worst Slack        0.690ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.197ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.690ns  (required time - arrival time)
  Source:                 uut_start/value4/latch/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_mmcm_0  {rise@1.417ns fall@3.083ns period=3.333ns})
  Destination:            uut_start/value4/delay2/Q_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_mmcm_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.917ns  (clk_out1_clk_wiz_mmcm_0 rise@3.333ns - clk_out4_clk_wiz_mmcm_0 rise@1.417ns)
  Data Path Delay:        0.727ns  (logic 0.313ns (43.032%)  route 0.414ns (56.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.346ns = ( 4.680 - 3.333 ) 
    Source Clock Delay      (SCD):    1.457ns = ( 2.874 - 1.417 ) 
    Clock Pessimism Removal (CPR):    -0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_mmcm_0 rise edge)
                                                      1.417     1.417 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.294     2.711    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.657     0.055 r  mmcm1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.289     1.344    mmcm1/inst/clk_out4_clk_wiz_mmcm_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     1.420 r  mmcm1/inst/clkout4_buf/O
                         net (fo=1, routed)           1.454     2.874    uut_start/value4/latch/clk_out4
    SLICE_X3Y199         FDRE                                         r  uut_start/value4/latch/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y199         FDRE (Prop_fdre_C_Q)         0.313     3.187 r  uut_start/value4/latch/Q_reg/Q
                         net (fo=1, routed)           0.414     3.601    uut_start/value4/delay2/fc_reg[3]
    SLICE_X2Y198         SRL16E                                       r  uut_start/value4/delay2/Q_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.197     4.530    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.493     2.037 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.226     3.263    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.335 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.344     4.680    uut_start/value4/delay2/clk_out1
    SLICE_X2Y198         SRL16E                                       r  uut_start/value4/delay2/Q_reg_srl2/CLK
                         clock pessimism             -0.066     4.614    
                         clock uncertainty           -0.173     4.441    
    SLICE_X2Y198         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.149     4.292    uut_start/value4/delay2/Q_reg_srl2
  -------------------------------------------------------------------
                         required time                          4.292    
                         arrival time                          -3.601    
  -------------------------------------------------------------------
                         slack                                  0.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.197ns  (arrival time - required time)
  Source:                 uut_start/value4/latch/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_mmcm_0  {rise@1.417ns fall@3.083ns period=3.333ns})
  Destination:            uut_start/value4/delay2/Q_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_mmcm_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.417ns  (clk_out1_clk_wiz_mmcm_0 rise@0.000ns - clk_out4_clk_wiz_mmcm_0 rise@1.417ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.387%)  route 0.214ns (62.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.685ns = ( 2.102 - 1.417 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_mmcm_0 rise edge)
                                                      1.417     1.417 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.558     1.974    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077     0.898 r  mmcm1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.495     1.393    mmcm1/inst/clk_out4_clk_wiz_mmcm_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.419 r  mmcm1/inst/clkout4_buf/O
                         net (fo=1, routed)           0.683     2.102    uut_start/value4/latch/clk_out4
    SLICE_X3Y199         FDRE                                         r  uut_start/value4/latch/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y199         FDRE (Prop_fdre_C_Q)         0.128     2.230 r  uut_start/value4/latch/Q_reg/Q
                         net (fo=1, routed)           0.214     2.444    uut_start/value4/delay2/fc_reg[3]
    SLICE_X2Y198         SRL16E                                       r  uut_start/value4/delay2/Q_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.828     0.828    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.960     0.962    uut_start/value4/delay2/clk_out1
    SLICE_X2Y198         SRL16E                                       r  uut_start/value4/delay2/Q_reg_srl2/CLK
                         clock pessimism              0.048     1.010    
                         clock uncertainty            0.173     1.183    
    SLICE_X2Y198         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     1.247    uut_start/value4/delay2/Q_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  1.197    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_clk_wiz_mmcm_0
  To Clock:  clk_out1_clk_wiz_mmcm_0

Setup :            0  Failing Endpoints,  Worst Slack        0.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.582ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 uut_start/value5/latch/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_mmcm_0  {rise@1.917ns fall@3.583ns period=3.333ns})
  Destination:            uut_start/value5/delay2/Q_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_mmcm_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.417ns  (clk_out1_clk_wiz_mmcm_0 rise@3.333ns - clk_out5_clk_wiz_mmcm_0 rise@1.917ns)
  Data Path Delay:        0.532ns  (logic 0.313ns (58.821%)  route 0.219ns (41.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.346ns = ( 4.680 - 3.333 ) 
    Source Clock Delay      (SCD):    1.457ns = ( 3.374 - 1.917 ) 
    Clock Pessimism Removal (CPR):    -0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_mmcm_0 rise edge)
                                                      1.917     1.917 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.294     3.211    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.657     0.555 r  mmcm1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.289     1.844    mmcm1/inst/clk_out5_clk_wiz_mmcm_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.076     1.920 r  mmcm1/inst/clkout5_buf/O
                         net (fo=1, routed)           1.454     3.374    uut_start/value5/latch/clk_out5
    SLICE_X1Y197         FDRE                                         r  uut_start/value5/latch/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y197         FDRE (Prop_fdre_C_Q)         0.313     3.687 r  uut_start/value5/latch/Q_reg/Q
                         net (fo=1, routed)           0.219     3.906    uut_start/value5/delay2/fc_reg[4]
    SLICE_X2Y197         SRL16E                                       r  uut_start/value5/delay2/Q_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.197     4.530    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.493     2.037 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.226     3.263    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.335 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.344     4.680    uut_start/value5/delay2/clk_out1
    SLICE_X2Y197         SRL16E                                       r  uut_start/value5/delay2/Q_reg_srl2/CLK
                         clock pessimism             -0.066     4.614    
                         clock uncertainty           -0.173     4.441    
    SLICE_X2Y197         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.149     4.292    uut_start/value5/delay2/Q_reg_srl2
  -------------------------------------------------------------------
                         required time                          4.292    
                         arrival time                          -3.906    
  -------------------------------------------------------------------
                         slack                                  0.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.582ns  (arrival time - required time)
  Source:                 uut_start/value5/latch/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_mmcm_0  {rise@1.917ns fall@3.583ns period=3.333ns})
  Destination:            uut_start/value5/delay2/Q_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_mmcm_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.917ns  (clk_out1_clk_wiz_mmcm_0 rise@0.000ns - clk_out5_clk_wiz_mmcm_0 rise@1.917ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.356%)  route 0.099ns (43.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.685ns = ( 2.602 - 1.917 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_mmcm_0 rise edge)
                                                      1.917     1.917 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.558     2.474    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.077     1.398 r  mmcm1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.495     1.893    mmcm1/inst/clk_out5_clk_wiz_mmcm_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.919 r  mmcm1/inst/clkout5_buf/O
                         net (fo=1, routed)           0.683     2.602    uut_start/value5/latch/clk_out5
    SLICE_X1Y197         FDRE                                         r  uut_start/value5/latch/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y197         FDRE (Prop_fdre_C_Q)         0.128     2.730 r  uut_start/value5/latch/Q_reg/Q
                         net (fo=1, routed)           0.099     2.829    uut_start/value5/delay2/fc_reg[4]
    SLICE_X2Y197         SRL16E                                       r  uut_start/value5/delay2/Q_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.828     0.828    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.960     0.962    uut_start/value5/delay2/clk_out1
    SLICE_X2Y197         SRL16E                                       r  uut_start/value5/delay2/Q_reg_srl2/CLK
                         clock pessimism              0.048     1.010    
                         clock uncertainty            0.173     1.183    
    SLICE_X2Y197         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     1.247    uut_start/value5/delay2/Q_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           2.829    
  -------------------------------------------------------------------
                         slack                                  1.582    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out6_clk_wiz_mmcm_0
  To Clock:  clk_out1_clk_wiz_mmcm_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.134ns,  Total Violation       -0.134ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.134ns  (required time - arrival time)
  Source:                 uut_start/value6/latch/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_mmcm_0  {rise@2.417ns fall@4.083ns period=3.333ns})
  Destination:            uut_start/value6/delay2/Q_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_mmcm_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.917ns  (clk_out1_clk_wiz_mmcm_0 rise@3.333ns - clk_out6_clk_wiz_mmcm_0 rise@2.417ns)
  Data Path Delay:        0.531ns  (logic 0.313ns (58.895%)  route 0.218ns (41.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.345ns = ( 4.679 - 3.333 ) 
    Source Clock Delay      (SCD):    1.455ns = ( 3.872 - 2.417 ) 
    Clock Pessimism Removal (CPR):    -0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_mmcm_0 rise edge)
                                                      2.417     2.417 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.294     3.711    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.657     1.055 r  mmcm1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.289     2.344    mmcm1/inst/clk_out6_clk_wiz_mmcm_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.076     2.420 r  mmcm1/inst/clkout6_buf/O
                         net (fo=1, routed)           1.452     3.872    uut_start/value6/latch/clk_out6
    SLICE_X7Y198         FDRE                                         r  uut_start/value6/latch/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y198         FDRE (Prop_fdre_C_Q)         0.313     4.185 r  uut_start/value6/latch/Q_reg/Q
                         net (fo=1, routed)           0.218     4.403    uut_start/value6/delay2/fc_reg[5]
    SLICE_X6Y199         SRL16E                                       r  uut_start/value6/delay2/Q_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.197     4.530    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.493     2.037 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.226     3.263    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.335 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.343     4.679    uut_start/value6/delay2/clk_out1
    SLICE_X6Y199         SRL16E                                       r  uut_start/value6/delay2/Q_reg_srl2/CLK
                         clock pessimism             -0.066     4.613    
                         clock uncertainty           -0.173     4.440    
    SLICE_X6Y199         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.170     4.270    uut_start/value6/delay2/Q_reg_srl2
  -------------------------------------------------------------------
                         required time                          4.270    
                         arrival time                          -4.403    
  -------------------------------------------------------------------
                         slack                                 -0.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.107ns  (arrival time - required time)
  Source:                 uut_start/value6/latch/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_mmcm_0  {rise@2.417ns fall@4.083ns period=3.333ns})
  Destination:            uut_start/value6/delay2/Q_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_mmcm_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.417ns  (clk_out1_clk_wiz_mmcm_0 rise@0.000ns - clk_out6_clk_wiz_mmcm_0 rise@2.417ns)
  Data Path Delay:        0.236ns  (logic 0.128ns (54.133%)  route 0.108ns (45.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.684ns = ( 3.101 - 2.417 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_mmcm_0 rise edge)
                                                      2.417     2.417 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.558     2.974    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.077     1.898 r  mmcm1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.495     2.393    mmcm1/inst/clk_out6_clk_wiz_mmcm_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     2.419 r  mmcm1/inst/clkout6_buf/O
                         net (fo=1, routed)           0.682     3.101    uut_start/value6/latch/clk_out6
    SLICE_X7Y198         FDRE                                         r  uut_start/value6/latch/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y198         FDRE (Prop_fdre_C_Q)         0.128     3.229 r  uut_start/value6/latch/Q_reg/Q
                         net (fo=1, routed)           0.108     3.337    uut_start/value6/delay2/fc_reg[5]
    SLICE_X6Y199         SRL16E                                       r  uut_start/value6/delay2/Q_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.828     0.828    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.959     0.961    uut_start/value6/delay2/clk_out1
    SLICE_X6Y199         SRL16E                                       r  uut_start/value6/delay2/Q_reg_srl2/CLK
                         clock pessimism              0.048     1.009    
                         clock uncertainty            0.173     1.182    
    SLICE_X6Y199         SRL16E (Hold_srl16e_CLK_D)
                                                      0.048     1.230    uut_start/value6/delay2/Q_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           3.337    
  -------------------------------------------------------------------
                         slack                                  2.107    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out7_clk_wiz_mmcm_0
  To Clock:  clk_out1_clk_wiz_mmcm_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.423ns,  Total Violation       -0.423ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.423ns  (required time - arrival time)
  Source:                 uut_start/value7/latch/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clk_wiz_mmcm_0  {rise@2.833ns fall@4.500ns period=3.333ns})
  Destination:            uut_start/value7/delay2/Q_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_mmcm_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (clk_out1_clk_wiz_mmcm_0 rise@3.333ns - clk_out7_clk_wiz_mmcm_0 rise@2.833ns)
  Data Path Delay:        0.436ns  (logic 0.313ns (71.865%)  route 0.123ns (28.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.346ns = ( 4.680 - 3.333 ) 
    Source Clock Delay      (SCD):    1.457ns = ( 4.291 - 2.833 ) 
    Clock Pessimism Removal (CPR):    -0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_mmcm_0 rise edge)
                                                      2.833     2.833 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.294     4.128    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.657     1.471 r  mmcm1/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.289     2.760    mmcm1/inst/clk_out7_clk_wiz_mmcm_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.076     2.836 r  mmcm1/inst/clkout7_buf/O
                         net (fo=1, routed)           1.454     4.291    uut_start/value7/latch/clk_out7
    SLICE_X3Y198         FDRE                                         r  uut_start/value7/latch/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y198         FDRE (Prop_fdre_C_Q)         0.313     4.604 r  uut_start/value7/latch/Q_reg/Q
                         net (fo=1, routed)           0.123     4.726    uut_start/value7/delay2/fc_reg[6]
    SLICE_X2Y198         SRL16E                                       r  uut_start/value7/delay2/Q_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.197     4.530    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.493     2.037 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.226     3.263    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.335 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.344     4.680    uut_start/value7/delay2/clk_out1
    SLICE_X2Y198         SRL16E                                       r  uut_start/value7/delay2/Q_reg_srl2/CLK
                         clock pessimism             -0.066     4.614    
                         clock uncertainty           -0.173     4.441    
    SLICE_X2Y198         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.138     4.303    uut_start/value7/delay2/Q_reg_srl2
  -------------------------------------------------------------------
                         required time                          4.303    
                         arrival time                          -4.726    
  -------------------------------------------------------------------
                         slack                                 -0.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.457ns  (arrival time - required time)
  Source:                 uut_start/value7/latch/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out7_clk_wiz_mmcm_0  {rise@2.833ns fall@4.500ns period=3.333ns})
  Destination:            uut_start/value7/delay2/Q_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_clk_wiz_mmcm_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.833ns  (clk_out1_clk_wiz_mmcm_0 rise@0.000ns - clk_out7_clk_wiz_mmcm_0 rise@2.833ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.739%)  route 0.056ns (30.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.685ns = ( 3.518 - 2.833 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_mmcm_0 rise edge)
                                                      2.833     2.833 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.558     3.391    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.077     2.314 r  mmcm1/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.495     2.809    mmcm1/inst/clk_out7_clk_wiz_mmcm_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.835 r  mmcm1/inst/clkout7_buf/O
                         net (fo=1, routed)           0.683     3.518    uut_start/value7/latch/clk_out7
    SLICE_X3Y198         FDRE                                         r  uut_start/value7/latch/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y198         FDRE (Prop_fdre_C_Q)         0.128     3.646 r  uut_start/value7/latch/Q_reg/Q
                         net (fo=1, routed)           0.056     3.702    uut_start/value7/delay2/fc_reg[6]
    SLICE_X2Y198         SRL16E                                       r  uut_start/value7/delay2/Q_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.828     0.828    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.960     0.962    uut_start/value7/delay2/clk_out1
    SLICE_X2Y198         SRL16E                                       r  uut_start/value7/delay2/Q_reg_srl2/CLK
                         clock pessimism              0.048     1.010    
                         clock uncertainty            0.173     1.183    
    SLICE_X2Y198         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     1.245    uut_start/value7/delay2/Q_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           3.702    
  -------------------------------------------------------------------
                         slack                                  2.457    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_mmcm_0
  To Clock:  clk_out2_clk_wiz_mmcm_0

Setup :            1  Failing Endpoint ,  Worst Slack       -4.448ns,  Total Violation       -4.448ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.448ns  (required time - arrival time)
  Source:                 pulse_generator/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            uut_start/value2/latch/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_mmcm_0  {rise@0.500ns fall@2.167ns period=3.333ns})
  Path Group:             clk_out2_clk_wiz_mmcm_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (clk_out2_clk_wiz_mmcm_0 rise@0.500ns - clk_out1_clk_wiz_mmcm_0 rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 3.622ns (78.764%)  route 0.977ns (21.236%))
  Logic Levels:           1  (IDELAYE2=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.345ns = ( 1.845 - 0.500 ) 
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    -0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.294     1.294    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.362 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.289    -0.073    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.454     1.457    pulse_generator/clk_out1
    SLICE_X1Y199         FDRE                                         r  pulse_generator/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y199         FDRE (Prop_fdre_C_Q)         0.341     1.798 r  pulse_generator/temp_reg/Q
                         net (fo=2, routed)           0.281     2.079    delay_pulse/start
    IDELAY_X0Y199        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      3.281     5.360 r  delay_pulse/IDELAYE2_inst/DATAOUT
                         net (fo=9, routed)           0.696     6.056    uut_start/value2/latch/stop
    SLICE_X6Y198         FDRE                                         r  uut_start/value2/latch/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_mmcm_0 rise edge)
                                                      0.500     0.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.197     1.697    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.493    -0.796 r  mmcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.226     0.430    mmcm1/inst/clk_out2_clk_wiz_mmcm_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     0.502 r  mmcm1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.343     1.845    uut_start/value2/latch/clk_out2
    SLICE_X6Y198         FDRE                                         r  uut_start/value2/latch/Q_reg/C
                         clock pessimism             -0.066     1.780    
                         clock uncertainty           -0.173     1.606    
    SLICE_X6Y198         FDRE (Setup_fdre_C_D)        0.002     1.608    uut_start/value2/latch/Q_reg
  -------------------------------------------------------------------
                         required time                          1.608    
                         arrival time                          -6.056    
  -------------------------------------------------------------------
                         slack                                 -4.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.168ns  (arrival time - required time)
  Source:                 pulse_generator/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            uut_start/value2/latch/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_mmcm_0  {rise@0.500ns fall@2.167ns period=3.333ns})
  Path Group:             clk_out2_clk_wiz_mmcm_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.833ns  (clk_out2_clk_wiz_mmcm_0 rise@0.500ns - clk_out1_clk_wiz_mmcm_0 rise@3.333ns)
  Data Path Delay:        2.896ns  (logic 2.335ns (80.642%)  route 0.561ns (19.358%))
  Logic Levels:           1  (IDELAYE2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns = ( 1.461 - 0.500 ) 
    Source Clock Delay      (SCD):    0.685ns = ( 4.018 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.558     3.891    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     2.814 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     3.309    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.683     4.018    pulse_generator/clk_out1
    SLICE_X1Y199         FDRE                                         r  pulse_generator/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y199         FDRE (Prop_fdre_C_Q)         0.141     4.159 r  pulse_generator/temp_reg/Q
                         net (fo=2, routed)           0.183     4.342    delay_pulse/start
    IDELAY_X0Y199        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      2.194     6.536 r  delay_pulse/IDELAYE2_inst/DATAOUT
                         net (fo=9, routed)           0.378     6.914    uut_start/value2/latch/stop
    SLICE_X6Y198         FDRE                                         r  uut_start/value2/latch/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_mmcm_0 rise edge)
                                                      0.500     0.500 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.828     1.328    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.394    -0.067 r  mmcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540     0.473    mmcm1/inst/clk_out2_clk_wiz_mmcm_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.502 r  mmcm1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.959     1.461    uut_start/value2/latch/clk_out2
    SLICE_X6Y198         FDRE                                         r  uut_start/value2/latch/Q_reg/C
                         clock pessimism              0.048     1.509    
                         clock uncertainty            0.173     1.682    
    SLICE_X6Y198         FDRE (Hold_fdre_C_D)         0.064     1.746    uut_start/value2/latch/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           6.914    
  -------------------------------------------------------------------
                         slack                                  5.168    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_mmcm_0
  To Clock:  clk_out3_clk_wiz_mmcm_0

Setup :            1  Failing Endpoint ,  Worst Slack       -4.037ns,  Total Violation       -4.037ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.757ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.037ns  (required time - arrival time)
  Source:                 pulse_generator/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            uut_start/value3/latch/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_mmcm_0  {rise@0.917ns fall@2.583ns period=3.333ns})
  Path Group:             clk_out3_clk_wiz_mmcm_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.917ns  (clk_out3_clk_wiz_mmcm_0 rise@0.917ns - clk_out1_clk_wiz_mmcm_0 rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 3.622ns (78.877%)  route 0.970ns (21.123%))
  Logic Levels:           1  (IDELAYE2=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.346ns = ( 2.263 - 0.917 ) 
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    -0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.294     1.294    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.362 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.289    -0.073    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.454     1.457    pulse_generator/clk_out1
    SLICE_X1Y199         FDRE                                         r  pulse_generator/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y199         FDRE (Prop_fdre_C_Q)         0.341     1.798 r  pulse_generator/temp_reg/Q
                         net (fo=2, routed)           0.281     2.079    delay_pulse/start
    IDELAY_X0Y199        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      3.281     5.360 r  delay_pulse/IDELAYE2_inst/DATAOUT
                         net (fo=9, routed)           0.689     6.049    uut_start/value3/latch/stop
    SLICE_X2Y199         FDRE                                         r  uut_start/value3/latch/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_mmcm_0 rise edge)
                                                      0.917     0.917 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.197     2.114    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.493    -0.380 r  mmcm1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.226     0.847    mmcm1/inst/clk_out3_clk_wiz_mmcm_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     0.919 r  mmcm1/inst/clkout3_buf/O
                         net (fo=1, routed)           1.344     2.263    uut_start/value3/latch/clk_out3
    SLICE_X2Y199         FDRE                                         r  uut_start/value3/latch/Q_reg/C
                         clock pessimism             -0.066     2.197    
                         clock uncertainty           -0.173     2.024    
    SLICE_X2Y199         FDRE (Setup_fdre_C_D)       -0.012     2.012    uut_start/value3/latch/Q_reg
  -------------------------------------------------------------------
                         required time                          2.012    
                         arrival time                          -6.049    
  -------------------------------------------------------------------
                         slack                                 -4.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.757ns  (arrival time - required time)
  Source:                 pulse_generator/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            uut_start/value3/latch/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_mmcm_0  {rise@0.917ns fall@2.583ns period=3.333ns})
  Path Group:             clk_out3_clk_wiz_mmcm_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.417ns  (clk_out3_clk_wiz_mmcm_0 rise@0.917ns - clk_out1_clk_wiz_mmcm_0 rise@3.333ns)
  Data Path Delay:        2.891ns  (logic 2.335ns (80.770%)  route 0.556ns (19.230%))
  Logic Levels:           1  (IDELAYE2=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns = ( 1.879 - 0.917 ) 
    Source Clock Delay      (SCD):    0.685ns = ( 4.018 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.558     3.891    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     2.814 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     3.309    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.683     4.018    pulse_generator/clk_out1
    SLICE_X1Y199         FDRE                                         r  pulse_generator/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y199         FDRE (Prop_fdre_C_Q)         0.141     4.159 r  pulse_generator/temp_reg/Q
                         net (fo=2, routed)           0.183     4.342    delay_pulse/start
    IDELAY_X0Y199        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      2.194     6.536 r  delay_pulse/IDELAYE2_inst/DATAOUT
                         net (fo=9, routed)           0.373     6.910    uut_start/value3/latch/stop
    SLICE_X2Y199         FDRE                                         r  uut_start/value3/latch/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_mmcm_0 rise edge)
                                                      0.917     0.917 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.828     1.744    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394     0.350 r  mmcm1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     0.890    mmcm1/inst/clk_out3_clk_wiz_mmcm_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.919 r  mmcm1/inst/clkout3_buf/O
                         net (fo=1, routed)           0.960     1.879    uut_start/value3/latch/clk_out3
    SLICE_X2Y199         FDRE                                         r  uut_start/value3/latch/Q_reg/C
                         clock pessimism              0.048     1.926    
                         clock uncertainty            0.173     2.100    
    SLICE_X2Y199         FDRE (Hold_fdre_C_D)         0.053     2.153    uut_start/value3/latch/Q_reg
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           6.910    
  -------------------------------------------------------------------
                         slack                                  4.757    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_mmcm_0
  To Clock:  clk_out4_clk_wiz_mmcm_0

Setup :            1  Failing Endpoint ,  Worst Slack       -3.537ns,  Total Violation       -3.537ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.221ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.537ns  (required time - arrival time)
  Source:                 pulse_generator/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            uut_start/value4/latch/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_mmcm_0  {rise@1.417ns fall@3.083ns period=3.333ns})
  Path Group:             clk_out4_clk_wiz_mmcm_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.417ns  (clk_out4_clk_wiz_mmcm_0 rise@1.417ns - clk_out1_clk_wiz_mmcm_0 rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 3.622ns (78.979%)  route 0.964ns (21.021%))
  Logic Levels:           1  (IDELAYE2=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.346ns = ( 2.763 - 1.417 ) 
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    -0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.294     1.294    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.362 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.289    -0.073    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.454     1.457    pulse_generator/clk_out1
    SLICE_X1Y199         FDRE                                         r  pulse_generator/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y199         FDRE (Prop_fdre_C_Q)         0.341     1.798 r  pulse_generator/temp_reg/Q
                         net (fo=2, routed)           0.281     2.079    delay_pulse/start
    IDELAY_X0Y199        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      3.281     5.360 r  delay_pulse/IDELAYE2_inst/DATAOUT
                         net (fo=9, routed)           0.684     6.043    uut_start/value4/latch/stop
    SLICE_X3Y199         FDRE                                         r  uut_start/value4/latch/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_mmcm_0 rise edge)
                                                      1.417     1.417 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.197     2.614    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.493     0.120 r  mmcm1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.226     1.347    mmcm1/inst/clk_out4_clk_wiz_mmcm_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072     1.419 r  mmcm1/inst/clkout4_buf/O
                         net (fo=1, routed)           1.344     2.763    uut_start/value4/latch/clk_out4
    SLICE_X3Y199         FDRE                                         r  uut_start/value4/latch/Q_reg/C
                         clock pessimism             -0.066     2.697    
                         clock uncertainty           -0.173     2.524    
    SLICE_X3Y199         FDRE (Setup_fdre_C_D)       -0.018     2.506    uut_start/value4/latch/Q_reg
  -------------------------------------------------------------------
                         required time                          2.506    
                         arrival time                          -6.043    
  -------------------------------------------------------------------
                         slack                                 -3.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.221ns  (arrival time - required time)
  Source:                 pulse_generator/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            uut_start/value4/latch/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_mmcm_0  {rise@1.417ns fall@3.083ns period=3.333ns})
  Path Group:             clk_out4_clk_wiz_mmcm_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.917ns  (clk_out4_clk_wiz_mmcm_0 rise@1.417ns - clk_out1_clk_wiz_mmcm_0 rise@3.333ns)
  Data Path Delay:        2.880ns  (logic 2.335ns (81.076%)  route 0.545ns (18.924%))
  Logic Levels:           1  (IDELAYE2=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns = ( 2.379 - 1.417 ) 
    Source Clock Delay      (SCD):    0.685ns = ( 4.018 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.558     3.891    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     2.814 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     3.309    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.683     4.018    pulse_generator/clk_out1
    SLICE_X1Y199         FDRE                                         r  pulse_generator/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y199         FDRE (Prop_fdre_C_Q)         0.141     4.159 r  pulse_generator/temp_reg/Q
                         net (fo=2, routed)           0.183     4.342    delay_pulse/start
    IDELAY_X0Y199        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      2.194     6.536 r  delay_pulse/IDELAYE2_inst/DATAOUT
                         net (fo=9, routed)           0.363     6.899    uut_start/value4/latch/stop
    SLICE_X3Y199         FDRE                                         r  uut_start/value4/latch/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_mmcm_0 rise edge)
                                                      1.417     1.417 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.828     2.244    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394     0.850 r  mmcm1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.540     1.390    mmcm1/inst/clk_out4_clk_wiz_mmcm_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.419 r  mmcm1/inst/clkout4_buf/O
                         net (fo=1, routed)           0.960     2.379    uut_start/value4/latch/clk_out4
    SLICE_X3Y199         FDRE                                         r  uut_start/value4/latch/Q_reg/C
                         clock pessimism              0.048     2.426    
                         clock uncertainty            0.173     2.600    
    SLICE_X3Y199         FDRE (Hold_fdre_C_D)         0.078     2.678    uut_start/value4/latch/Q_reg
  -------------------------------------------------------------------
                         required time                         -2.678    
                         arrival time                           6.899    
  -------------------------------------------------------------------
                         slack                                  4.221    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_mmcm_0
  To Clock:  clk_out5_clk_wiz_mmcm_0

Setup :            1  Failing Endpoint ,  Worst Slack       -3.047ns,  Total Violation       -3.047ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.727ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.047ns  (required time - arrival time)
  Source:                 pulse_generator/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            uut_start/value5/latch/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_mmcm_0  {rise@1.917ns fall@3.583ns period=3.333ns})
  Path Group:             clk_out5_clk_wiz_mmcm_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.917ns  (clk_out5_clk_wiz_mmcm_0 rise@1.917ns - clk_out1_clk_wiz_mmcm_0 rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 3.622ns (78.810%)  route 0.974ns (21.190%))
  Logic Levels:           1  (IDELAYE2=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.346ns = ( 3.263 - 1.917 ) 
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    -0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.294     1.294    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.362 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.289    -0.073    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.454     1.457    pulse_generator/clk_out1
    SLICE_X1Y199         FDRE                                         r  pulse_generator/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y199         FDRE (Prop_fdre_C_Q)         0.341     1.798 r  pulse_generator/temp_reg/Q
                         net (fo=2, routed)           0.281     2.079    delay_pulse/start
    IDELAY_X0Y199        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      3.281     5.360 r  delay_pulse/IDELAYE2_inst/DATAOUT
                         net (fo=9, routed)           0.693     6.053    uut_start/value5/latch/stop
    SLICE_X1Y197         FDRE                                         r  uut_start/value5/latch/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_mmcm_0 rise edge)
                                                      1.917     1.917 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.197     3.114    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.493     0.620 r  mmcm1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.226     1.847    mmcm1/inst/clk_out5_clk_wiz_mmcm_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.072     1.919 r  mmcm1/inst/clkout5_buf/O
                         net (fo=1, routed)           1.344     3.263    uut_start/value5/latch/clk_out5
    SLICE_X1Y197         FDRE                                         r  uut_start/value5/latch/Q_reg/C
                         clock pessimism             -0.066     3.197    
                         clock uncertainty           -0.173     3.024    
    SLICE_X1Y197         FDRE (Setup_fdre_C_D)       -0.018     3.006    uut_start/value5/latch/Q_reg
  -------------------------------------------------------------------
                         required time                          3.006    
                         arrival time                          -6.053    
  -------------------------------------------------------------------
                         slack                                 -3.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.727ns  (arrival time - required time)
  Source:                 pulse_generator/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            uut_start/value5/latch/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_clk_wiz_mmcm_0  {rise@1.917ns fall@3.583ns period=3.333ns})
  Path Group:             clk_out5_clk_wiz_mmcm_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.417ns  (clk_out5_clk_wiz_mmcm_0 rise@1.917ns - clk_out1_clk_wiz_mmcm_0 rise@3.333ns)
  Data Path Delay:        2.886ns  (logic 2.335ns (80.912%)  route 0.551ns (19.088%))
  Logic Levels:           1  (IDELAYE2=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns = ( 2.879 - 1.917 ) 
    Source Clock Delay      (SCD):    0.685ns = ( 4.018 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.558     3.891    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     2.814 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     3.309    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.683     4.018    pulse_generator/clk_out1
    SLICE_X1Y199         FDRE                                         r  pulse_generator/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y199         FDRE (Prop_fdre_C_Q)         0.141     4.159 r  pulse_generator/temp_reg/Q
                         net (fo=2, routed)           0.183     4.342    delay_pulse/start
    IDELAY_X0Y199        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      2.194     6.536 r  delay_pulse/IDELAYE2_inst/DATAOUT
                         net (fo=9, routed)           0.368     6.905    uut_start/value5/latch/stop
    SLICE_X1Y197         FDRE                                         r  uut_start/value5/latch/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_mmcm_0 rise edge)
                                                      1.917     1.917 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.828     2.744    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.394     1.350 r  mmcm1/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.540     1.890    mmcm1/inst/clk_out5_clk_wiz_mmcm_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.919 r  mmcm1/inst/clkout5_buf/O
                         net (fo=1, routed)           0.960     2.879    uut_start/value5/latch/clk_out5
    SLICE_X1Y197         FDRE                                         r  uut_start/value5/latch/Q_reg/C
                         clock pessimism              0.048     2.926    
                         clock uncertainty            0.173     3.100    
    SLICE_X1Y197         FDRE (Hold_fdre_C_D)         0.078     3.178    uut_start/value5/latch/Q_reg
  -------------------------------------------------------------------
                         required time                         -3.178    
                         arrival time                           6.905    
  -------------------------------------------------------------------
                         slack                                  3.727    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_mmcm_0
  To Clock:  clk_out6_clk_wiz_mmcm_0

Setup :            1  Failing Endpoint ,  Worst Slack       -2.567ns,  Total Violation       -2.567ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.567ns  (required time - arrival time)
  Source:                 pulse_generator/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            uut_start/value6/latch/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_mmcm_0  {rise@2.417ns fall@4.083ns period=3.333ns})
  Path Group:             clk_out6_clk_wiz_mmcm_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.417ns  (clk_out6_clk_wiz_mmcm_0 rise@2.417ns - clk_out1_clk_wiz_mmcm_0 rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 3.622ns (78.623%)  route 0.985ns (21.377%))
  Logic Levels:           1  (IDELAYE2=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.345ns = ( 3.762 - 2.417 ) 
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    -0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.294     1.294    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.362 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.289    -0.073    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.454     1.457    pulse_generator/clk_out1
    SLICE_X1Y199         FDRE                                         r  pulse_generator/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y199         FDRE (Prop_fdre_C_Q)         0.341     1.798 r  pulse_generator/temp_reg/Q
                         net (fo=2, routed)           0.281     2.079    delay_pulse/start
    IDELAY_X0Y199        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      3.281     5.360 r  delay_pulse/IDELAYE2_inst/DATAOUT
                         net (fo=9, routed)           0.704     6.064    uut_start/value6/latch/stop
    SLICE_X7Y198         FDRE                                         r  uut_start/value6/latch/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_mmcm_0 rise edge)
                                                      2.417     2.417 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.197     3.614    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.493     1.120 r  mmcm1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.226     2.347    mmcm1/inst/clk_out6_clk_wiz_mmcm_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.072     2.419 r  mmcm1/inst/clkout6_buf/O
                         net (fo=1, routed)           1.343     3.762    uut_start/value6/latch/clk_out6
    SLICE_X7Y198         FDRE                                         r  uut_start/value6/latch/Q_reg/C
                         clock pessimism             -0.066     3.696    
                         clock uncertainty           -0.173     3.523    
    SLICE_X7Y198         FDRE (Setup_fdre_C_D)       -0.026     3.497    uut_start/value6/latch/Q_reg
  -------------------------------------------------------------------
                         required time                          3.497    
                         arrival time                          -6.064    
  -------------------------------------------------------------------
                         slack                                 -2.567    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.239ns  (arrival time - required time)
  Source:                 pulse_generator/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            uut_start/value6/latch/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_mmcm_0  {rise@2.417ns fall@4.083ns period=3.333ns})
  Path Group:             clk_out6_clk_wiz_mmcm_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.917ns  (clk_out6_clk_wiz_mmcm_0 rise@2.417ns - clk_out1_clk_wiz_mmcm_0 rise@3.333ns)
  Data Path Delay:        2.894ns  (logic 2.335ns (80.691%)  route 0.559ns (19.309%))
  Logic Levels:           1  (IDELAYE2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns = ( 3.378 - 2.417 ) 
    Source Clock Delay      (SCD):    0.685ns = ( 4.018 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.558     3.891    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     2.814 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     3.309    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.683     4.018    pulse_generator/clk_out1
    SLICE_X1Y199         FDRE                                         r  pulse_generator/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y199         FDRE (Prop_fdre_C_Q)         0.141     4.159 r  pulse_generator/temp_reg/Q
                         net (fo=2, routed)           0.183     4.342    delay_pulse/start
    IDELAY_X0Y199        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      2.194     6.536 r  delay_pulse/IDELAYE2_inst/DATAOUT
                         net (fo=9, routed)           0.376     6.913    uut_start/value6/latch/stop
    SLICE_X7Y198         FDRE                                         r  uut_start/value6/latch/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_mmcm_0 rise edge)
                                                      2.417     2.417 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.417 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.828     3.244    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.394     1.850 r  mmcm1/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.540     2.390    mmcm1/inst/clk_out6_clk_wiz_mmcm_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     2.419 r  mmcm1/inst/clkout6_buf/O
                         net (fo=1, routed)           0.959     3.378    uut_start/value6/latch/clk_out6
    SLICE_X7Y198         FDRE                                         r  uut_start/value6/latch/Q_reg/C
                         clock pessimism              0.048     3.425    
                         clock uncertainty            0.173     3.599    
    SLICE_X7Y198         FDRE (Hold_fdre_C_D)         0.075     3.674    uut_start/value6/latch/Q_reg
  -------------------------------------------------------------------
                         required time                         -3.674    
                         arrival time                           6.913    
  -------------------------------------------------------------------
                         slack                                  3.239    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_mmcm_0
  To Clock:  clk_out7_clk_wiz_mmcm_0

Setup :            1  Failing Endpoint ,  Worst Slack       -2.133ns,  Total Violation       -2.133ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.825ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.133ns  (required time - arrival time)
  Source:                 pulse_generator/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            uut_start/value7/latch/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out7_clk_wiz_mmcm_0  {rise@2.833ns fall@4.500ns period=3.333ns})
  Path Group:             clk_out7_clk_wiz_mmcm_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.833ns  (clk_out7_clk_wiz_mmcm_0 rise@2.833ns - clk_out1_clk_wiz_mmcm_0 rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 3.622ns (78.763%)  route 0.977ns (21.237%))
  Logic Levels:           1  (IDELAYE2=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.346ns = ( 4.180 - 2.833 ) 
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    -0.066ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.294     1.294    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.362 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.289    -0.073    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.003 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.454     1.457    pulse_generator/clk_out1
    SLICE_X1Y199         FDRE                                         r  pulse_generator/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y199         FDRE (Prop_fdre_C_Q)         0.341     1.798 r  pulse_generator/temp_reg/Q
                         net (fo=2, routed)           0.281     2.079    delay_pulse/start
    IDELAY_X0Y199        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      3.281     5.360 r  delay_pulse/IDELAYE2_inst/DATAOUT
                         net (fo=9, routed)           0.696     6.056    uut_start/value7/latch/stop
    SLICE_X3Y198         FDRE                                         r  uut_start/value7/latch/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_mmcm_0 rise edge)
                                                      2.833     2.833 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.197     4.030    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.493     1.537 r  mmcm1/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.226     2.763    mmcm1/inst/clk_out7_clk_wiz_mmcm_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.072     2.835 r  mmcm1/inst/clkout7_buf/O
                         net (fo=1, routed)           1.344     4.180    uut_start/value7/latch/clk_out7
    SLICE_X3Y198         FDRE                                         r  uut_start/value7/latch/Q_reg/C
                         clock pessimism             -0.066     4.114    
                         clock uncertainty           -0.173     3.941    
    SLICE_X3Y198         FDRE (Setup_fdre_C_D)       -0.018     3.923    uut_start/value7/latch/Q_reg
  -------------------------------------------------------------------
                         required time                          3.923    
                         arrival time                          -6.056    
  -------------------------------------------------------------------
                         slack                                 -2.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.825ns  (arrival time - required time)
  Source:                 pulse_generator/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            uut_start/value7/latch/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out7_clk_wiz_mmcm_0  {rise@2.833ns fall@4.500ns period=3.333ns})
  Path Group:             clk_out7_clk_wiz_mmcm_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.500ns  (clk_out7_clk_wiz_mmcm_0 rise@2.833ns - clk_out1_clk_wiz_mmcm_0 rise@3.333ns)
  Data Path Delay:        2.901ns  (logic 2.335ns (80.501%)  route 0.566ns (19.499%))
  Logic Levels:           1  (IDELAYE2=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns = ( 3.795 - 2.833 ) 
    Source Clock Delay      (SCD):    0.685ns = ( 4.018 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.558     3.891    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077     2.814 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     3.309    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.683     4.018    pulse_generator/clk_out1
    SLICE_X1Y199         FDRE                                         r  pulse_generator/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y199         FDRE (Prop_fdre_C_Q)         0.141     4.159 r  pulse_generator/temp_reg/Q
                         net (fo=2, routed)           0.183     4.342    delay_pulse/start
    IDELAY_X0Y199        IDELAYE2 (Prop_idelaye2_DATAIN_DATAOUT)
                                                      2.194     6.536 r  delay_pulse/IDELAYE2_inst/DATAOUT
                         net (fo=9, routed)           0.383     6.919    uut_start/value7/latch/stop
    SLICE_X3Y198         FDRE                                         r  uut_start/value7/latch/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_mmcm_0 rise edge)
                                                      2.833     2.833 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.828     3.661    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.394     2.267 r  mmcm1/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.540     2.806    mmcm1/inst/clk_out7_clk_wiz_mmcm_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.835 r  mmcm1/inst/clkout7_buf/O
                         net (fo=1, routed)           0.960     3.795    uut_start/value7/latch/clk_out7
    SLICE_X3Y198         FDRE                                         r  uut_start/value7/latch/Q_reg/C
                         clock pessimism              0.048     3.843    
                         clock uncertainty            0.173     4.016    
    SLICE_X3Y198         FDRE (Hold_fdre_C_D)         0.078     4.094    uut_start/value7/latch/Q_reg
  -------------------------------------------------------------------
                         required time                         -4.094    
                         arrival time                           6.919    
  -------------------------------------------------------------------
                         slack                                  2.825    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_mmcm_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (required time - arrival time)
  Source:                 uut_start/op_fc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_mmcm_0 rise@6.667ns)
  Data Path Delay:        5.231ns  (logic 0.341ns (6.519%)  route 4.890ns (93.481%))
  Logic Levels:           0  
  Clock Path Skew:        2.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns = ( 14.082 - 10.000 ) 
    Source Clock Delay      (SCD):    1.457ns = ( 8.124 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.294     7.961    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     5.305 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.289     6.594    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     6.670 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.454     8.124    uut_start/clk_out1
    SLICE_X3Y197         FDRE                                         r  uut_start/op_fc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y197         FDRE (Prop_fdre_C_Q)         0.341     8.465 r  uut_start/op_fc_reg[0]/Q
                         net (fo=2, routed)           4.890    13.355    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[32]
    RAMB36_X0Y35         RAMB36E1                                     r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.304    14.082    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y35         RAMB36E1                                     r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.082    
                         clock uncertainty           -0.130    13.952    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[29])
                                                     -0.577    13.375    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.375    
                         arrival time                         -13.355    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 uut_start/op_fc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_mmcm_0 rise@6.667ns)
  Data Path Delay:        3.378ns  (logic 0.175ns (5.180%)  route 3.203ns (94.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 11.597 - 10.000 ) 
    Source Clock Delay      (SCD):    0.962ns = ( 7.629 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.828     7.494    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     6.100 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     6.640    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.669 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.960     7.629    uut_start/clk_out1
    SLICE_X3Y197         FDRE                                         r  uut_start/op_fc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y197         FDRE (Prop_fdre_C_Q)         0.175     7.804 r  uut_start/op_fc_reg[2]/Q
                         net (fo=2, routed)           3.203    11.007    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[34]
    RAMB36_X0Y35         RAMB36E1                                     r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.677    11.597    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y35         RAMB36E1                                     r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.597    
                         clock uncertainty           -0.130    11.467    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[31])
                                                     -0.345    11.122    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.122    
                         arrival time                         -11.007    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 uut_start/op_fc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_mmcm_0 rise@6.667ns)
  Data Path Delay:        3.376ns  (logic 0.175ns (5.183%)  route 3.201ns (94.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 11.597 - 10.000 ) 
    Source Clock Delay      (SCD):    0.962ns = ( 7.629 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.828     7.494    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     6.100 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     6.640    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.669 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.960     7.629    uut_start/clk_out1
    SLICE_X3Y197         FDRE                                         r  uut_start/op_fc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y197         FDRE (Prop_fdre_C_Q)         0.175     7.804 r  uut_start/op_fc_reg[1]/Q
                         net (fo=2, routed)           3.201    11.005    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[33]
    RAMB36_X0Y35         RAMB36E1                                     r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.677    11.597    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y35         RAMB36E1                                     r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.597    
                         clock uncertainty           -0.130    11.467    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[30])
                                                     -0.345    11.122    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.122    
                         arrival time                         -11.005    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 uut_start/op_fc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_mmcm_0 rise@6.667ns)
  Data Path Delay:        5.022ns  (logic 0.341ns (6.790%)  route 4.681ns (93.210%))
  Logic Levels:           0  
  Clock Path Skew:        2.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns = ( 14.082 - 10.000 ) 
    Source Clock Delay      (SCD):    1.457ns = ( 8.124 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.294     7.961    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     5.305 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.289     6.594    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     6.670 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.454     8.124    uut_start/clk_out1
    SLICE_X3Y197         FDRE                                         r  uut_start/op_fc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y197         FDRE (Prop_fdre_C_Q)         0.341     8.465 r  uut_start/op_fc_reg[3]/Q
                         net (fo=2, routed)           4.681    13.146    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[35]
    RAMB36_X0Y35         RAMB36E1                                     r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.304    14.082    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y35         RAMB36E1                                     r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.082    
                         clock uncertainty           -0.130    13.952    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[3])
                                                     -0.577    13.375    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.375    
                         arrival time                         -13.146    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 uut_start/op_fc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_mmcm_0 rise@6.667ns)
  Data Path Delay:        4.829ns  (logic 0.313ns (6.482%)  route 4.516ns (93.518%))
  Logic Levels:           0  
  Clock Path Skew:        2.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.088ns = ( 14.088 - 10.000 ) 
    Source Clock Delay      (SCD):    1.457ns = ( 8.124 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.294     7.961    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.657     5.305 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.289     6.594    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     6.670 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.454     8.124    uut_start/clk_out1
    SLICE_X3Y197         FDRE                                         r  uut_start/op_fc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y197         FDRE (Prop_fdre_C_Q)         0.313     8.437 r  uut_start/op_fc_reg[6]/Q
                         net (fo=2, routed)           4.516    12.953    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[2]
    RAMB36_X0Y36         RAMB36E1                                     r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.310    14.088    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y36         RAMB36E1                                     r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.088    
                         clock uncertainty           -0.130    13.958    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.692    13.266    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.266    
                         arrival time                         -12.953    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 uut_start/op_fc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_mmcm_0 rise@6.667ns)
  Data Path Delay:        2.890ns  (logic 0.160ns (5.536%)  route 2.730ns (94.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 11.602 - 10.000 ) 
    Source Clock Delay      (SCD):    0.962ns = ( 7.629 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.828     7.494    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     6.100 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     6.640    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.669 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.960     7.629    uut_start/clk_out1
    SLICE_X3Y197         FDRE                                         r  uut_start/op_fc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y197         FDRE (Prop_fdre_C_Q)         0.160     7.789 r  uut_start/op_fc_reg[4]/Q
                         net (fo=2, routed)           2.730    10.519    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[0]
    RAMB36_X0Y36         RAMB36E1                                     r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.682    11.602    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y36         RAMB36E1                                     r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.602    
                         clock uncertainty           -0.130    11.472    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.413    11.059    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.059    
                         arrival time                         -10.519    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 uut_start/op_fc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_mmcm_0 rise@6.667ns)
  Data Path Delay:        2.870ns  (logic 0.160ns (5.574%)  route 2.710ns (94.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 11.602 - 10.000 ) 
    Source Clock Delay      (SCD):    0.962ns = ( 7.629 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.828     7.494    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     6.100 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     6.640    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.669 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.960     7.629    uut_start/clk_out1
    SLICE_X3Y197         FDRE                                         r  uut_start/op_fc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y197         FDRE (Prop_fdre_C_Q)         0.160     7.789 r  uut_start/op_fc_reg[5]/Q
                         net (fo=2, routed)           2.710    10.499    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[1]
    RAMB36_X0Y36         RAMB36E1                                     r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.682    11.602    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y36         RAMB36E1                                     r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.602    
                         clock uncertainty           -0.130    11.472    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.412    11.060    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.060    
                         arrival time                         -10.499    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.974ns  (required time - arrival time)
  Source:                 uut_start/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            fifo_module/wr_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_mmcm_0 rise@6.667ns)
  Data Path Delay:        2.874ns  (logic 0.231ns (8.037%)  route 2.643ns (91.963%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 11.594 - 10.000 ) 
    Source Clock Delay      (SCD):    0.962ns = ( 7.629 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.828     7.494    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394     6.100 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     6.640    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.669 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          0.960     7.629    uut_start/clk_out1
    SLICE_X1Y199         FDRE                                         r  uut_start/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y199         FDRE (Prop_fdre_C_Q)         0.175     7.804 r  uut_start/done_reg/Q
                         net (fo=2, routed)           2.643    10.447    uut_start/fine_done
    SLICE_X1Y182         LUT2 (Prop_lut2_I0_O)        0.056    10.503 r  uut_start/wr_en_i_1/O
                         net (fo=1, routed)           0.000    10.503    fifo_module/wr_en_reg_0
    SLICE_X1Y182         FDRE                                         r  fifo_module/wr_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.674    11.594    fifo_module/clk
    SLICE_X1Y182         FDRE                                         r  fifo_module/wr_en_reg/C
                         clock pessimism              0.000    11.594    
                         clock uncertainty           -0.130    11.464    
    SLICE_X1Y182         FDRE (Setup_fdre_C_D)        0.013    11.477    fifo_module/wr_en_reg
  -------------------------------------------------------------------
                         required time                         11.477    
                         arrival time                         -10.503    
  -------------------------------------------------------------------
                         slack                                  0.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 uut_start/op_fc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_mmcm_0 rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 0.251ns (6.730%)  route 3.478ns (93.270%))
  Logic Levels:           0  
  Clock Path Skew:        3.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.347ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.197     1.197    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.493    -1.296 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.226    -0.070    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     0.002 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.344     1.346    uut_start/clk_out1
    SLICE_X3Y197         FDRE                                         r  uut_start/op_fc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y197         FDRE (Prop_fdre_C_Q)         0.251     1.597 r  uut_start/op_fc_reg[5]/Q
                         net (fo=2, routed)           3.478     5.076    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[1]
    RAMB36_X0Y36         RAMB36E1                                     r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.416     4.347    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y36         RAMB36E1                                     r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     4.347    
                         clock uncertainty            0.130     4.477    
    RAMB36_X0Y36         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.501     4.978    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.978    
                         arrival time                           5.076    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 uut_start/op_fc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_mmcm_0 rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.251ns (6.577%)  route 3.565ns (93.423%))
  Logic Levels:           0  
  Clock Path Skew:        3.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.347ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.197     1.197    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.493    -1.296 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.226    -0.070    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     0.002 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.344     1.346    uut_start/clk_out1
    SLICE_X3Y197         FDRE                                         r  uut_start/op_fc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y197         FDRE (Prop_fdre_C_Q)         0.251     1.597 r  uut_start/op_fc_reg[4]/Q
                         net (fo=2, routed)           3.565     5.163    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[0]
    RAMB36_X0Y36         RAMB36E1                                     r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.416     4.347    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y36         RAMB36E1                                     r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     4.347    
                         clock uncertainty            0.130     4.477    
    RAMB36_X0Y36         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.499     4.976    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.976    
                         arrival time                           5.163    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 uut_start/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            fifo_module/wr_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_mmcm_0 rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.352ns (9.670%)  route 3.288ns (90.330%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.372ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.197     1.197    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.493    -1.296 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.226    -0.070    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     0.002 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.344     1.346    uut_start/clk_out1
    SLICE_X1Y199         FDRE                                         r  uut_start/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y199         FDRE (Prop_fdre_C_Q)         0.274     1.620 r  uut_start/done_reg/Q
                         net (fo=2, routed)           3.288     4.909    uut_start/fine_done
    SLICE_X1Y182         LUT2 (Prop_lut2_I0_O)        0.078     4.987 r  uut_start/wr_en_i_1/O
                         net (fo=1, routed)           0.000     4.987    fifo_module/wr_en_reg_0
    SLICE_X1Y182         FDRE                                         r  fifo_module/wr_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.441     4.372    fifo_module/clk
    SLICE_X1Y182         FDRE                                         r  fifo_module/wr_en_reg/C
                         clock pessimism              0.000     4.372    
                         clock uncertainty            0.130     4.502    
    SLICE_X1Y182         FDRE (Hold_fdre_C_D)         0.195     4.697    fifo_module/wr_en_reg
  -------------------------------------------------------------------
                         required time                         -4.697    
                         arrival time                           4.987    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 uut_start/op_fc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_mmcm_0 rise@0.000ns)
  Data Path Delay:        4.114ns  (logic 0.251ns (6.102%)  route 3.863ns (93.898%))
  Logic Levels:           0  
  Clock Path Skew:        3.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.347ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.197     1.197    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.493    -1.296 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.226    -0.070    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     0.002 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.344     1.346    uut_start/clk_out1
    SLICE_X3Y197         FDRE                                         r  uut_start/op_fc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y197         FDRE (Prop_fdre_C_Q)         0.251     1.597 r  uut_start/op_fc_reg[6]/Q
                         net (fo=2, routed)           3.863     5.460    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[2]
    RAMB36_X0Y36         RAMB36E1                                     r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.416     4.347    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y36         RAMB36E1                                     r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     4.347    
                         clock uncertainty            0.130     4.477    
    RAMB36_X0Y36         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.500     4.977    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.977    
                         arrival time                           5.460    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 uut_start/op_fc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_mmcm_0 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 0.274ns (6.454%)  route 3.971ns (93.546%))
  Logic Levels:           0  
  Clock Path Skew:        2.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.341ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.197     1.197    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.493    -1.296 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.226    -0.070    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     0.002 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.344     1.346    uut_start/clk_out1
    SLICE_X3Y197         FDRE                                         r  uut_start/op_fc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y197         FDRE (Prop_fdre_C_Q)         0.274     1.620 r  uut_start/op_fc_reg[1]/Q
                         net (fo=2, routed)           3.971     5.592    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[33]
    RAMB36_X0Y35         RAMB36E1                                     r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.410     4.341    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y35         RAMB36E1                                     r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     4.341    
                         clock uncertainty            0.130     4.471    
    RAMB36_X0Y35         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[30])
                                                      0.593     5.064    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.064    
                         arrival time                           5.592    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 uut_start/op_fc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_mmcm_0 rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 0.274ns (6.440%)  route 3.981ns (93.560%))
  Logic Levels:           0  
  Clock Path Skew:        2.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.341ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.197     1.197    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.493    -1.296 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.226    -0.070    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     0.002 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.344     1.346    uut_start/clk_out1
    SLICE_X3Y197         FDRE                                         r  uut_start/op_fc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y197         FDRE (Prop_fdre_C_Q)         0.274     1.620 r  uut_start/op_fc_reg[3]/Q
                         net (fo=2, routed)           3.981     5.601    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[35]
    RAMB36_X0Y35         RAMB36E1                                     r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.410     4.341    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y35         RAMB36E1                                     r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     4.341    
                         clock uncertainty            0.130     4.471    
    RAMB36_X0Y35         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[3])
                                                      0.593     5.064    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.064    
                         arrival time                           5.601    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 uut_start/op_fc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_mmcm_0 rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 0.274ns (6.327%)  route 4.056ns (93.673%))
  Logic Levels:           0  
  Clock Path Skew:        2.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.341ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.197     1.197    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.493    -1.296 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.226    -0.070    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     0.002 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.344     1.346    uut_start/clk_out1
    SLICE_X3Y197         FDRE                                         r  uut_start/op_fc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y197         FDRE (Prop_fdre_C_Q)         0.274     1.620 r  uut_start/op_fc_reg[2]/Q
                         net (fo=2, routed)           4.056     5.677    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[34]
    RAMB36_X0Y35         RAMB36E1                                     r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.410     4.341    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y35         RAMB36E1                                     r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     4.341    
                         clock uncertainty            0.130     4.471    
    RAMB36_X0Y35         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[31])
                                                      0.593     5.064    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.064    
                         arrival time                           5.677    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 uut_start/op_fc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_mmcm_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_mmcm_0 rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 0.274ns (6.139%)  route 4.189ns (93.861%))
  Logic Levels:           0  
  Clock Path Skew:        2.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.341ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_mmcm_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.197     1.197    mmcm1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.493    -1.296 r  mmcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.226    -0.070    mmcm1/inst/clk_out1_clk_wiz_mmcm_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     0.002 r  mmcm1/inst/clkout1_buf/O
                         net (fo=66, routed)          1.344     1.346    uut_start/clk_out1
    SLICE_X3Y197         FDRE                                         r  uut_start/op_fc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y197         FDRE (Prop_fdre_C_Q)         0.274     1.620 r  uut_start/op_fc_reg[0]/Q
                         net (fo=2, routed)           4.189     5.809    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[32]
    RAMB36_X0Y35         RAMB36E1                                     r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.410     4.341    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y35         RAMB36E1                                     r  fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     4.341    
                         clock uncertainty            0.130     4.471    
    RAMB36_X0Y35         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[29])
                                                      0.593     5.064    fifo_module/uut/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.064    
                         arrival time                           5.809    
  -------------------------------------------------------------------
                         slack                                  0.745    





