ARM GAS  /tmp/ccxNwY6S.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB65:
  26              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32f1xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32f1xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32f1xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32f1xx_hal_msp.c ****   *
  18:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f1xx_hal_msp.c ****   */
  20:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f1xx_hal_msp.c **** 
  22:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f1xx_hal_msp.c **** 
  26:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f1xx_hal_msp.c **** 
  28:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f1xx_hal_msp.c **** 
  31:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccxNwY6S.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f1xx_hal_msp.c **** 
  36:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f1xx_hal_msp.c **** 
  38:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f1xx_hal_msp.c **** 
  41:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f1xx_hal_msp.c **** 
  43:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f1xx_hal_msp.c **** 
  46:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f1xx_hal_msp.c **** 
  48:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f1xx_hal_msp.c **** 
  51:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f1xx_hal_msp.c **** 
  53:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f1xx_hal_msp.c **** 
  56:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f1xx_hal_msp.c **** 
  58:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f1xx_hal_msp.c **** 
  60:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f1xx_hal_msp.c **** /**
  62:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f1xx_hal_msp.c ****   */
  64:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 65 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f1xx_hal_msp.c **** 
  68:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f1xx_hal_msp.c **** 
  70:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 70 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 70 3 view .LVU2
  38              		.loc 1 70 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 70 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00102 		and	r2, r2, #1
ARM GAS  /tmp/ccxNwY6S.s 			page 3


  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 70 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 71 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 71 3 view .LVU8
  54              		.loc 1 71 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 71 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 71 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f1xx_hal_msp.c **** 
  73:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f1xx_hal_msp.c **** 
  75:Core/Src/stm32f1xx_hal_msp.c ****   /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  76:Core/Src/stm32f1xx_hal_msp.c ****   */
  77:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_DISABLE();
  66              		.loc 1 77 3 view .LVU13
  67              	.LBB4:
  68              		.loc 1 77 3 view .LVU14
  69 0028 054A     		ldr	r2, .L3+4
  70 002a 5368     		ldr	r3, [r2, #4]
  71              	.LVL0:
  72              		.loc 1 77 3 view .LVU15
  73 002c 23F0E063 		bic	r3, r3, #117440512
  74              	.LVL1:
  75              		.loc 1 77 3 view .LVU16
  76 0030 43F08063 		orr	r3, r3, #67108864
  77              	.LVL2:
  78              		.loc 1 77 3 view .LVU17
  79 0034 5360     		str	r3, [r2, #4]
  80              	.LBE4:
  81              		.loc 1 77 3 view .LVU18
  78:Core/Src/stm32f1xx_hal_msp.c **** 
  79:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Core/Src/stm32f1xx_hal_msp.c **** 
  81:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Core/Src/stm32f1xx_hal_msp.c **** }
  82              		.loc 1 82 1 is_stmt 0 view .LVU19
  83 0036 02B0     		add	sp, sp, #8
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 0
  86              		@ sp needed
  87 0038 7047     		bx	lr
  88              	.L4:
  89 003a 00BF     		.align	2
  90              	.L3:
ARM GAS  /tmp/ccxNwY6S.s 			page 4


  91 003c 00100240 		.word	1073876992
  92 0040 00000140 		.word	1073807360
  93              		.cfi_endproc
  94              	.LFE65:
  96              		.section	.text.HAL_CRC_MspInit,"ax",%progbits
  97              		.align	1
  98              		.global	HAL_CRC_MspInit
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 102              		.fpu softvfp
 104              	HAL_CRC_MspInit:
 105              	.LVL3:
 106              	.LFB66:
  83:Core/Src/stm32f1xx_hal_msp.c **** 
  84:Core/Src/stm32f1xx_hal_msp.c **** /**
  85:Core/Src/stm32f1xx_hal_msp.c **** * @brief CRC MSP Initialization
  86:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  87:Core/Src/stm32f1xx_hal_msp.c **** * @param hcrc: CRC handle pointer
  88:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  89:Core/Src/stm32f1xx_hal_msp.c **** */
  90:Core/Src/stm32f1xx_hal_msp.c **** void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
  91:Core/Src/stm32f1xx_hal_msp.c **** {
 107              		.loc 1 91 1 is_stmt 1 view -0
 108              		.cfi_startproc
 109              		@ args = 0, pretend = 0, frame = 8
 110              		@ frame_needed = 0, uses_anonymous_args = 0
 111              		@ link register save eliminated.
  92:Core/Src/stm32f1xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 112              		.loc 1 92 3 view .LVU21
 113              		.loc 1 92 10 is_stmt 0 view .LVU22
 114 0000 0268     		ldr	r2, [r0]
 115              		.loc 1 92 5 view .LVU23
 116 0002 094B     		ldr	r3, .L12
 117 0004 9A42     		cmp	r2, r3
 118 0006 00D0     		beq	.L11
 119 0008 7047     		bx	lr
 120              	.L11:
  91:Core/Src/stm32f1xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 121              		.loc 1 91 1 view .LVU24
 122 000a 82B0     		sub	sp, sp, #8
 123              	.LCFI2:
 124              		.cfi_def_cfa_offset 8
  93:Core/Src/stm32f1xx_hal_msp.c ****   {
  94:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 0 */
  95:Core/Src/stm32f1xx_hal_msp.c **** 
  96:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CRC_MspInit 0 */
  97:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
  98:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_CRC_CLK_ENABLE();
 125              		.loc 1 98 5 is_stmt 1 view .LVU25
 126              	.LBB5:
 127              		.loc 1 98 5 view .LVU26
 128              		.loc 1 98 5 view .LVU27
 129 000c A3F50053 		sub	r3, r3, #8192
 130 0010 5A69     		ldr	r2, [r3, #20]
 131 0012 42F04002 		orr	r2, r2, #64
 132 0016 5A61     		str	r2, [r3, #20]
ARM GAS  /tmp/ccxNwY6S.s 			page 5


 133              		.loc 1 98 5 view .LVU28
 134 0018 5B69     		ldr	r3, [r3, #20]
 135 001a 03F04003 		and	r3, r3, #64
 136 001e 0193     		str	r3, [sp, #4]
 137              		.loc 1 98 5 view .LVU29
 138 0020 019B     		ldr	r3, [sp, #4]
 139              	.LBE5:
 140              		.loc 1 98 5 view .LVU30
  99:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 101:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CRC_MspInit 1 */
 102:Core/Src/stm32f1xx_hal_msp.c ****   }
 103:Core/Src/stm32f1xx_hal_msp.c **** 
 104:Core/Src/stm32f1xx_hal_msp.c **** }
 141              		.loc 1 104 1 is_stmt 0 view .LVU31
 142 0022 02B0     		add	sp, sp, #8
 143              	.LCFI3:
 144              		.cfi_def_cfa_offset 0
 145              		@ sp needed
 146 0024 7047     		bx	lr
 147              	.L13:
 148 0026 00BF     		.align	2
 149              	.L12:
 150 0028 00300240 		.word	1073885184
 151              		.cfi_endproc
 152              	.LFE66:
 154              		.section	.text.HAL_CRC_MspDeInit,"ax",%progbits
 155              		.align	1
 156              		.global	HAL_CRC_MspDeInit
 157              		.syntax unified
 158              		.thumb
 159              		.thumb_func
 160              		.fpu softvfp
 162              	HAL_CRC_MspDeInit:
 163              	.LVL4:
 164              	.LFB67:
 105:Core/Src/stm32f1xx_hal_msp.c **** 
 106:Core/Src/stm32f1xx_hal_msp.c **** /**
 107:Core/Src/stm32f1xx_hal_msp.c **** * @brief CRC MSP De-Initialization
 108:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 109:Core/Src/stm32f1xx_hal_msp.c **** * @param hcrc: CRC handle pointer
 110:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 111:Core/Src/stm32f1xx_hal_msp.c **** */
 112:Core/Src/stm32f1xx_hal_msp.c **** void HAL_CRC_MspDeInit(CRC_HandleTypeDef* hcrc)
 113:Core/Src/stm32f1xx_hal_msp.c **** {
 165              		.loc 1 113 1 is_stmt 1 view -0
 166              		.cfi_startproc
 167              		@ args = 0, pretend = 0, frame = 0
 168              		@ frame_needed = 0, uses_anonymous_args = 0
 169              		@ link register save eliminated.
 114:Core/Src/stm32f1xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 170              		.loc 1 114 3 view .LVU33
 171              		.loc 1 114 10 is_stmt 0 view .LVU34
 172 0000 0268     		ldr	r2, [r0]
 173              		.loc 1 114 5 view .LVU35
 174 0002 054B     		ldr	r3, .L17
 175 0004 9A42     		cmp	r2, r3
ARM GAS  /tmp/ccxNwY6S.s 			page 6


 176 0006 00D0     		beq	.L16
 177              	.L14:
 115:Core/Src/stm32f1xx_hal_msp.c ****   {
 116:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 0 */
 117:Core/Src/stm32f1xx_hal_msp.c **** 
 118:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CRC_MspDeInit 0 */
 119:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 120:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_CRC_CLK_DISABLE();
 121:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 1 */
 122:Core/Src/stm32f1xx_hal_msp.c **** 
 123:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CRC_MspDeInit 1 */
 124:Core/Src/stm32f1xx_hal_msp.c ****   }
 125:Core/Src/stm32f1xx_hal_msp.c **** 
 126:Core/Src/stm32f1xx_hal_msp.c **** }
 178              		.loc 1 126 1 view .LVU36
 179 0008 7047     		bx	lr
 180              	.L16:
 120:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 1 */
 181              		.loc 1 120 5 is_stmt 1 view .LVU37
 182 000a 044A     		ldr	r2, .L17+4
 183 000c 5369     		ldr	r3, [r2, #20]
 184 000e 23F04003 		bic	r3, r3, #64
 185 0012 5361     		str	r3, [r2, #20]
 186              		.loc 1 126 1 is_stmt 0 view .LVU38
 187 0014 F8E7     		b	.L14
 188              	.L18:
 189 0016 00BF     		.align	2
 190              	.L17:
 191 0018 00300240 		.word	1073885184
 192 001c 00100240 		.word	1073876992
 193              		.cfi_endproc
 194              	.LFE67:
 196              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 197              		.align	1
 198              		.global	HAL_I2C_MspInit
 199              		.syntax unified
 200              		.thumb
 201              		.thumb_func
 202              		.fpu softvfp
 204              	HAL_I2C_MspInit:
 205              	.LVL5:
 206              	.LFB68:
 127:Core/Src/stm32f1xx_hal_msp.c **** 
 128:Core/Src/stm32f1xx_hal_msp.c **** /**
 129:Core/Src/stm32f1xx_hal_msp.c **** * @brief I2C MSP Initialization
 130:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 131:Core/Src/stm32f1xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 132:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 133:Core/Src/stm32f1xx_hal_msp.c **** */
 134:Core/Src/stm32f1xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 135:Core/Src/stm32f1xx_hal_msp.c **** {
 207              		.loc 1 135 1 is_stmt 1 view -0
 208              		.cfi_startproc
 209              		@ args = 0, pretend = 0, frame = 24
 210              		@ frame_needed = 0, uses_anonymous_args = 0
 211              		.loc 1 135 1 is_stmt 0 view .LVU40
 212 0000 10B5     		push	{r4, lr}
ARM GAS  /tmp/ccxNwY6S.s 			page 7


 213              	.LCFI4:
 214              		.cfi_def_cfa_offset 8
 215              		.cfi_offset 4, -8
 216              		.cfi_offset 14, -4
 217 0002 86B0     		sub	sp, sp, #24
 218              	.LCFI5:
 219              		.cfi_def_cfa_offset 32
 136:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 220              		.loc 1 136 3 is_stmt 1 view .LVU41
 221              		.loc 1 136 20 is_stmt 0 view .LVU42
 222 0004 0023     		movs	r3, #0
 223 0006 0293     		str	r3, [sp, #8]
 224 0008 0393     		str	r3, [sp, #12]
 225 000a 0493     		str	r3, [sp, #16]
 226 000c 0593     		str	r3, [sp, #20]
 137:Core/Src/stm32f1xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 227              		.loc 1 137 3 is_stmt 1 view .LVU43
 228              		.loc 1 137 10 is_stmt 0 view .LVU44
 229 000e 0268     		ldr	r2, [r0]
 230              		.loc 1 137 5 view .LVU45
 231 0010 114B     		ldr	r3, .L23
 232 0012 9A42     		cmp	r2, r3
 233 0014 01D0     		beq	.L22
 234              	.LVL6:
 235              	.L19:
 138:Core/Src/stm32f1xx_hal_msp.c ****   {
 139:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
 140:Core/Src/stm32f1xx_hal_msp.c **** 
 141:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
 142:Core/Src/stm32f1xx_hal_msp.c **** 
 143:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 144:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 145:Core/Src/stm32f1xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 146:Core/Src/stm32f1xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 147:Core/Src/stm32f1xx_hal_msp.c ****     */
 148:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 149:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 150:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 151:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 152:Core/Src/stm32f1xx_hal_msp.c **** 
 153:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 154:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 155:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 156:Core/Src/stm32f1xx_hal_msp.c **** 
 157:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 158:Core/Src/stm32f1xx_hal_msp.c ****   }
 159:Core/Src/stm32f1xx_hal_msp.c **** 
 160:Core/Src/stm32f1xx_hal_msp.c **** }
 236              		.loc 1 160 1 view .LVU46
 237 0016 06B0     		add	sp, sp, #24
 238              	.LCFI6:
 239              		.cfi_remember_state
 240              		.cfi_def_cfa_offset 8
 241              		@ sp needed
 242 0018 10BD     		pop	{r4, pc}
 243              	.LVL7:
 244              	.L22:
ARM GAS  /tmp/ccxNwY6S.s 			page 8


 245              	.LCFI7:
 246              		.cfi_restore_state
 143:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 247              		.loc 1 143 5 is_stmt 1 view .LVU47
 248              	.LBB6:
 143:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 249              		.loc 1 143 5 view .LVU48
 143:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 250              		.loc 1 143 5 view .LVU49
 251 001a 104C     		ldr	r4, .L23+4
 252 001c A369     		ldr	r3, [r4, #24]
 253 001e 43F00803 		orr	r3, r3, #8
 254 0022 A361     		str	r3, [r4, #24]
 143:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 255              		.loc 1 143 5 view .LVU50
 256 0024 A369     		ldr	r3, [r4, #24]
 257 0026 03F00803 		and	r3, r3, #8
 258 002a 0093     		str	r3, [sp]
 143:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 259              		.loc 1 143 5 view .LVU51
 260 002c 009B     		ldr	r3, [sp]
 261              	.LBE6:
 143:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 262              		.loc 1 143 5 view .LVU52
 148:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 263              		.loc 1 148 5 view .LVU53
 148:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 264              		.loc 1 148 25 is_stmt 0 view .LVU54
 265 002e C023     		movs	r3, #192
 266 0030 0293     		str	r3, [sp, #8]
 149:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 267              		.loc 1 149 5 is_stmt 1 view .LVU55
 149:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 268              		.loc 1 149 26 is_stmt 0 view .LVU56
 269 0032 1223     		movs	r3, #18
 270 0034 0393     		str	r3, [sp, #12]
 150:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 271              		.loc 1 150 5 is_stmt 1 view .LVU57
 150:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 272              		.loc 1 150 27 is_stmt 0 view .LVU58
 273 0036 0323     		movs	r3, #3
 274 0038 0593     		str	r3, [sp, #20]
 151:Core/Src/stm32f1xx_hal_msp.c **** 
 275              		.loc 1 151 5 is_stmt 1 view .LVU59
 276 003a 02A9     		add	r1, sp, #8
 277 003c 0848     		ldr	r0, .L23+8
 278              	.LVL8:
 151:Core/Src/stm32f1xx_hal_msp.c **** 
 279              		.loc 1 151 5 is_stmt 0 view .LVU60
 280 003e FFF7FEFF 		bl	HAL_GPIO_Init
 281              	.LVL9:
 154:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 282              		.loc 1 154 5 is_stmt 1 view .LVU61
 283              	.LBB7:
 154:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 284              		.loc 1 154 5 view .LVU62
 154:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
ARM GAS  /tmp/ccxNwY6S.s 			page 9


 285              		.loc 1 154 5 view .LVU63
 286 0042 E369     		ldr	r3, [r4, #28]
 287 0044 43F40013 		orr	r3, r3, #2097152
 288 0048 E361     		str	r3, [r4, #28]
 154:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 289              		.loc 1 154 5 view .LVU64
 290 004a E369     		ldr	r3, [r4, #28]
 291 004c 03F40013 		and	r3, r3, #2097152
 292 0050 0193     		str	r3, [sp, #4]
 154:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 293              		.loc 1 154 5 view .LVU65
 294 0052 019B     		ldr	r3, [sp, #4]
 295              	.LBE7:
 154:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 296              		.loc 1 154 5 view .LVU66
 297              		.loc 1 160 1 is_stmt 0 view .LVU67
 298 0054 DFE7     		b	.L19
 299              	.L24:
 300 0056 00BF     		.align	2
 301              	.L23:
 302 0058 00540040 		.word	1073763328
 303 005c 00100240 		.word	1073876992
 304 0060 000C0140 		.word	1073810432
 305              		.cfi_endproc
 306              	.LFE68:
 308              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 309              		.align	1
 310              		.global	HAL_I2C_MspDeInit
 311              		.syntax unified
 312              		.thumb
 313              		.thumb_func
 314              		.fpu softvfp
 316              	HAL_I2C_MspDeInit:
 317              	.LVL10:
 318              	.LFB69:
 161:Core/Src/stm32f1xx_hal_msp.c **** 
 162:Core/Src/stm32f1xx_hal_msp.c **** /**
 163:Core/Src/stm32f1xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 164:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 165:Core/Src/stm32f1xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 166:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 167:Core/Src/stm32f1xx_hal_msp.c **** */
 168:Core/Src/stm32f1xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 169:Core/Src/stm32f1xx_hal_msp.c **** {
 319              		.loc 1 169 1 is_stmt 1 view -0
 320              		.cfi_startproc
 321              		@ args = 0, pretend = 0, frame = 0
 322              		@ frame_needed = 0, uses_anonymous_args = 0
 170:Core/Src/stm32f1xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 323              		.loc 1 170 3 view .LVU69
 324              		.loc 1 170 10 is_stmt 0 view .LVU70
 325 0000 0268     		ldr	r2, [r0]
 326              		.loc 1 170 5 view .LVU71
 327 0002 0A4B     		ldr	r3, .L32
 328 0004 9A42     		cmp	r2, r3
 329 0006 00D0     		beq	.L31
 330 0008 7047     		bx	lr
ARM GAS  /tmp/ccxNwY6S.s 			page 10


 331              	.L31:
 169:Core/Src/stm32f1xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 332              		.loc 1 169 1 view .LVU72
 333 000a 10B5     		push	{r4, lr}
 334              	.LCFI8:
 335              		.cfi_def_cfa_offset 8
 336              		.cfi_offset 4, -8
 337              		.cfi_offset 14, -4
 171:Core/Src/stm32f1xx_hal_msp.c ****   {
 172:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 173:Core/Src/stm32f1xx_hal_msp.c **** 
 174:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 175:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 176:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 338              		.loc 1 176 5 is_stmt 1 view .LVU73
 339 000c 084A     		ldr	r2, .L32+4
 340 000e D369     		ldr	r3, [r2, #28]
 341 0010 23F40013 		bic	r3, r3, #2097152
 342 0014 D361     		str	r3, [r2, #28]
 177:Core/Src/stm32f1xx_hal_msp.c **** 
 178:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 179:Core/Src/stm32f1xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 180:Core/Src/stm32f1xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 181:Core/Src/stm32f1xx_hal_msp.c ****     */
 182:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 343              		.loc 1 182 5 view .LVU74
 344 0016 074C     		ldr	r4, .L32+8
 345 0018 4021     		movs	r1, #64
 346 001a 2046     		mov	r0, r4
 347              	.LVL11:
 348              		.loc 1 182 5 is_stmt 0 view .LVU75
 349 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 350              	.LVL12:
 183:Core/Src/stm32f1xx_hal_msp.c **** 
 184:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 351              		.loc 1 184 5 is_stmt 1 view .LVU76
 352 0020 8021     		movs	r1, #128
 353 0022 2046     		mov	r0, r4
 354 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 355              	.LVL13:
 185:Core/Src/stm32f1xx_hal_msp.c **** 
 186:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 187:Core/Src/stm32f1xx_hal_msp.c **** 
 188:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 189:Core/Src/stm32f1xx_hal_msp.c ****   }
 190:Core/Src/stm32f1xx_hal_msp.c **** 
 191:Core/Src/stm32f1xx_hal_msp.c **** }
 356              		.loc 1 191 1 is_stmt 0 view .LVU77
 357 0028 10BD     		pop	{r4, pc}
 358              	.L33:
 359 002a 00BF     		.align	2
 360              	.L32:
 361 002c 00540040 		.word	1073763328
 362 0030 00100240 		.word	1073876992
 363 0034 000C0140 		.word	1073810432
 364              		.cfi_endproc
 365              	.LFE69:
ARM GAS  /tmp/ccxNwY6S.s 			page 11


 367              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 368              		.align	1
 369              		.global	HAL_SPI_MspInit
 370              		.syntax unified
 371              		.thumb
 372              		.thumb_func
 373              		.fpu softvfp
 375              	HAL_SPI_MspInit:
 376              	.LVL14:
 377              	.LFB70:
 192:Core/Src/stm32f1xx_hal_msp.c **** 
 193:Core/Src/stm32f1xx_hal_msp.c **** /**
 194:Core/Src/stm32f1xx_hal_msp.c **** * @brief SPI MSP Initialization
 195:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 196:Core/Src/stm32f1xx_hal_msp.c **** * @param hspi: SPI handle pointer
 197:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 198:Core/Src/stm32f1xx_hal_msp.c **** */
 199:Core/Src/stm32f1xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 200:Core/Src/stm32f1xx_hal_msp.c **** {
 378              		.loc 1 200 1 is_stmt 1 view -0
 379              		.cfi_startproc
 380              		@ args = 0, pretend = 0, frame = 24
 381              		@ frame_needed = 0, uses_anonymous_args = 0
 382              		.loc 1 200 1 is_stmt 0 view .LVU79
 383 0000 10B5     		push	{r4, lr}
 384              	.LCFI9:
 385              		.cfi_def_cfa_offset 8
 386              		.cfi_offset 4, -8
 387              		.cfi_offset 14, -4
 388 0002 86B0     		sub	sp, sp, #24
 389              	.LCFI10:
 390              		.cfi_def_cfa_offset 32
 201:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 391              		.loc 1 201 3 is_stmt 1 view .LVU80
 392              		.loc 1 201 20 is_stmt 0 view .LVU81
 393 0004 0023     		movs	r3, #0
 394 0006 0293     		str	r3, [sp, #8]
 395 0008 0393     		str	r3, [sp, #12]
 396 000a 0493     		str	r3, [sp, #16]
 397 000c 0593     		str	r3, [sp, #20]
 202:Core/Src/stm32f1xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 398              		.loc 1 202 3 is_stmt 1 view .LVU82
 399              		.loc 1 202 10 is_stmt 0 view .LVU83
 400 000e 0268     		ldr	r2, [r0]
 401              		.loc 1 202 5 view .LVU84
 402 0010 164B     		ldr	r3, .L38
 403 0012 9A42     		cmp	r2, r3
 404 0014 01D0     		beq	.L37
 405              	.LVL15:
 406              	.L34:
 203:Core/Src/stm32f1xx_hal_msp.c ****   {
 204:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 205:Core/Src/stm32f1xx_hal_msp.c **** 
 206:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 207:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 208:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 209:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccxNwY6S.s 			page 12


 210:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 211:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 212:Core/Src/stm32f1xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 213:Core/Src/stm32f1xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 214:Core/Src/stm32f1xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 215:Core/Src/stm32f1xx_hal_msp.c ****     */
 216:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 217:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 218:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 219:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 220:Core/Src/stm32f1xx_hal_msp.c **** 
 221:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 222:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 223:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 224:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 225:Core/Src/stm32f1xx_hal_msp.c **** 
 226:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 227:Core/Src/stm32f1xx_hal_msp.c **** 
 228:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 229:Core/Src/stm32f1xx_hal_msp.c ****   }
 230:Core/Src/stm32f1xx_hal_msp.c **** 
 231:Core/Src/stm32f1xx_hal_msp.c **** }
 407              		.loc 1 231 1 view .LVU85
 408 0016 06B0     		add	sp, sp, #24
 409              	.LCFI11:
 410              		.cfi_remember_state
 411              		.cfi_def_cfa_offset 8
 412              		@ sp needed
 413 0018 10BD     		pop	{r4, pc}
 414              	.LVL16:
 415              	.L37:
 416              	.LCFI12:
 417              		.cfi_restore_state
 208:Core/Src/stm32f1xx_hal_msp.c **** 
 418              		.loc 1 208 5 is_stmt 1 view .LVU86
 419              	.LBB8:
 208:Core/Src/stm32f1xx_hal_msp.c **** 
 420              		.loc 1 208 5 view .LVU87
 208:Core/Src/stm32f1xx_hal_msp.c **** 
 421              		.loc 1 208 5 view .LVU88
 422 001a 03F56043 		add	r3, r3, #57344
 423 001e 9A69     		ldr	r2, [r3, #24]
 424 0020 42F48052 		orr	r2, r2, #4096
 425 0024 9A61     		str	r2, [r3, #24]
 208:Core/Src/stm32f1xx_hal_msp.c **** 
 426              		.loc 1 208 5 view .LVU89
 427 0026 9A69     		ldr	r2, [r3, #24]
 428 0028 02F48052 		and	r2, r2, #4096
 429 002c 0092     		str	r2, [sp]
 208:Core/Src/stm32f1xx_hal_msp.c **** 
 430              		.loc 1 208 5 view .LVU90
 431 002e 009A     		ldr	r2, [sp]
 432              	.LBE8:
 208:Core/Src/stm32f1xx_hal_msp.c **** 
 433              		.loc 1 208 5 view .LVU91
 210:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 434              		.loc 1 210 5 view .LVU92
ARM GAS  /tmp/ccxNwY6S.s 			page 13


 435              	.LBB9:
 210:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 436              		.loc 1 210 5 view .LVU93
 210:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 437              		.loc 1 210 5 view .LVU94
 438 0030 9A69     		ldr	r2, [r3, #24]
 439 0032 42F00402 		orr	r2, r2, #4
 440 0036 9A61     		str	r2, [r3, #24]
 210:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 441              		.loc 1 210 5 view .LVU95
 442 0038 9B69     		ldr	r3, [r3, #24]
 443 003a 03F00403 		and	r3, r3, #4
 444 003e 0193     		str	r3, [sp, #4]
 210:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 445              		.loc 1 210 5 view .LVU96
 446 0040 019B     		ldr	r3, [sp, #4]
 447              	.LBE9:
 210:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 448              		.loc 1 210 5 view .LVU97
 216:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 449              		.loc 1 216 5 view .LVU98
 216:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 450              		.loc 1 216 25 is_stmt 0 view .LVU99
 451 0042 A023     		movs	r3, #160
 452 0044 0293     		str	r3, [sp, #8]
 217:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 453              		.loc 1 217 5 is_stmt 1 view .LVU100
 217:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 454              		.loc 1 217 26 is_stmt 0 view .LVU101
 455 0046 0223     		movs	r3, #2
 456 0048 0393     		str	r3, [sp, #12]
 218:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 457              		.loc 1 218 5 is_stmt 1 view .LVU102
 218:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 458              		.loc 1 218 27 is_stmt 0 view .LVU103
 459 004a 0323     		movs	r3, #3
 460 004c 0593     		str	r3, [sp, #20]
 219:Core/Src/stm32f1xx_hal_msp.c **** 
 461              		.loc 1 219 5 is_stmt 1 view .LVU104
 462 004e 084C     		ldr	r4, .L38+4
 463 0050 02A9     		add	r1, sp, #8
 464 0052 2046     		mov	r0, r4
 465              	.LVL17:
 219:Core/Src/stm32f1xx_hal_msp.c **** 
 466              		.loc 1 219 5 is_stmt 0 view .LVU105
 467 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 468              	.LVL18:
 221:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 469              		.loc 1 221 5 is_stmt 1 view .LVU106
 221:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 470              		.loc 1 221 25 is_stmt 0 view .LVU107
 471 0058 4023     		movs	r3, #64
 472 005a 0293     		str	r3, [sp, #8]
 222:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 473              		.loc 1 222 5 is_stmt 1 view .LVU108
 222:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 474              		.loc 1 222 26 is_stmt 0 view .LVU109
ARM GAS  /tmp/ccxNwY6S.s 			page 14


 475 005c 0023     		movs	r3, #0
 476 005e 0393     		str	r3, [sp, #12]
 223:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 477              		.loc 1 223 5 is_stmt 1 view .LVU110
 223:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 478              		.loc 1 223 26 is_stmt 0 view .LVU111
 479 0060 0493     		str	r3, [sp, #16]
 224:Core/Src/stm32f1xx_hal_msp.c **** 
 480              		.loc 1 224 5 is_stmt 1 view .LVU112
 481 0062 02A9     		add	r1, sp, #8
 482 0064 2046     		mov	r0, r4
 483 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 484              	.LVL19:
 485              		.loc 1 231 1 is_stmt 0 view .LVU113
 486 006a D4E7     		b	.L34
 487              	.L39:
 488              		.align	2
 489              	.L38:
 490 006c 00300140 		.word	1073819648
 491 0070 00080140 		.word	1073809408
 492              		.cfi_endproc
 493              	.LFE70:
 495              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 496              		.align	1
 497              		.global	HAL_SPI_MspDeInit
 498              		.syntax unified
 499              		.thumb
 500              		.thumb_func
 501              		.fpu softvfp
 503              	HAL_SPI_MspDeInit:
 504              	.LVL20:
 505              	.LFB71:
 232:Core/Src/stm32f1xx_hal_msp.c **** 
 233:Core/Src/stm32f1xx_hal_msp.c **** /**
 234:Core/Src/stm32f1xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 235:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 236:Core/Src/stm32f1xx_hal_msp.c **** * @param hspi: SPI handle pointer
 237:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 238:Core/Src/stm32f1xx_hal_msp.c **** */
 239:Core/Src/stm32f1xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 240:Core/Src/stm32f1xx_hal_msp.c **** {
 506              		.loc 1 240 1 is_stmt 1 view -0
 507              		.cfi_startproc
 508              		@ args = 0, pretend = 0, frame = 0
 509              		@ frame_needed = 0, uses_anonymous_args = 0
 510              		.loc 1 240 1 is_stmt 0 view .LVU115
 511 0000 08B5     		push	{r3, lr}
 512              	.LCFI13:
 513              		.cfi_def_cfa_offset 8
 514              		.cfi_offset 3, -8
 515              		.cfi_offset 14, -4
 241:Core/Src/stm32f1xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 516              		.loc 1 241 3 is_stmt 1 view .LVU116
 517              		.loc 1 241 10 is_stmt 0 view .LVU117
 518 0002 0268     		ldr	r2, [r0]
 519              		.loc 1 241 5 view .LVU118
 520 0004 064B     		ldr	r3, .L44
ARM GAS  /tmp/ccxNwY6S.s 			page 15


 521 0006 9A42     		cmp	r2, r3
 522 0008 00D0     		beq	.L43
 523              	.LVL21:
 524              	.L40:
 242:Core/Src/stm32f1xx_hal_msp.c ****   {
 243:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 244:Core/Src/stm32f1xx_hal_msp.c **** 
 245:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 246:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 247:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 248:Core/Src/stm32f1xx_hal_msp.c **** 
 249:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 250:Core/Src/stm32f1xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 251:Core/Src/stm32f1xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 252:Core/Src/stm32f1xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 253:Core/Src/stm32f1xx_hal_msp.c ****     */
 254:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 255:Core/Src/stm32f1xx_hal_msp.c **** 
 256:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 257:Core/Src/stm32f1xx_hal_msp.c **** 
 258:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 259:Core/Src/stm32f1xx_hal_msp.c ****   }
 260:Core/Src/stm32f1xx_hal_msp.c **** 
 261:Core/Src/stm32f1xx_hal_msp.c **** }
 525              		.loc 1 261 1 view .LVU119
 526 000a 08BD     		pop	{r3, pc}
 527              	.LVL22:
 528              	.L43:
 247:Core/Src/stm32f1xx_hal_msp.c **** 
 529              		.loc 1 247 5 is_stmt 1 view .LVU120
 530 000c 054A     		ldr	r2, .L44+4
 531 000e 9369     		ldr	r3, [r2, #24]
 532 0010 23F48053 		bic	r3, r3, #4096
 533 0014 9361     		str	r3, [r2, #24]
 254:Core/Src/stm32f1xx_hal_msp.c **** 
 534              		.loc 1 254 5 view .LVU121
 535 0016 E021     		movs	r1, #224
 536 0018 0348     		ldr	r0, .L44+8
 537              	.LVL23:
 254:Core/Src/stm32f1xx_hal_msp.c **** 
 538              		.loc 1 254 5 is_stmt 0 view .LVU122
 539 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 540              	.LVL24:
 541              		.loc 1 261 1 view .LVU123
 542 001e F4E7     		b	.L40
 543              	.L45:
 544              		.align	2
 545              	.L44:
 546 0020 00300140 		.word	1073819648
 547 0024 00100240 		.word	1073876992
 548 0028 00080140 		.word	1073809408
 549              		.cfi_endproc
 550              	.LFE71:
 552              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 553              		.align	1
 554              		.global	HAL_UART_MspInit
 555              		.syntax unified
ARM GAS  /tmp/ccxNwY6S.s 			page 16


 556              		.thumb
 557              		.thumb_func
 558              		.fpu softvfp
 560              	HAL_UART_MspInit:
 561              	.LVL25:
 562              	.LFB72:
 262:Core/Src/stm32f1xx_hal_msp.c **** 
 263:Core/Src/stm32f1xx_hal_msp.c **** /**
 264:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
 265:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 266:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 267:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 268:Core/Src/stm32f1xx_hal_msp.c **** */
 269:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 270:Core/Src/stm32f1xx_hal_msp.c **** {
 563              		.loc 1 270 1 is_stmt 1 view -0
 564              		.cfi_startproc
 565              		@ args = 0, pretend = 0, frame = 32
 566              		@ frame_needed = 0, uses_anonymous_args = 0
 567              		.loc 1 270 1 is_stmt 0 view .LVU125
 568 0000 10B5     		push	{r4, lr}
 569              	.LCFI14:
 570              		.cfi_def_cfa_offset 8
 571              		.cfi_offset 4, -8
 572              		.cfi_offset 14, -4
 573 0002 88B0     		sub	sp, sp, #32
 574              	.LCFI15:
 575              		.cfi_def_cfa_offset 40
 271:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 576              		.loc 1 271 3 is_stmt 1 view .LVU126
 577              		.loc 1 271 20 is_stmt 0 view .LVU127
 578 0004 0023     		movs	r3, #0
 579 0006 0493     		str	r3, [sp, #16]
 580 0008 0593     		str	r3, [sp, #20]
 581 000a 0693     		str	r3, [sp, #24]
 582 000c 0793     		str	r3, [sp, #28]
 272:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 583              		.loc 1 272 3 is_stmt 1 view .LVU128
 584              		.loc 1 272 11 is_stmt 0 view .LVU129
 585 000e 0368     		ldr	r3, [r0]
 586              		.loc 1 272 5 view .LVU130
 587 0010 2C4A     		ldr	r2, .L52
 588 0012 9342     		cmp	r3, r2
 589 0014 04D0     		beq	.L50
 273:Core/Src/stm32f1xx_hal_msp.c ****   {
 274:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 275:Core/Src/stm32f1xx_hal_msp.c **** 
 276:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 277:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 278:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 279:Core/Src/stm32f1xx_hal_msp.c **** 
 280:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 281:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 282:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 283:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 284:Core/Src/stm32f1xx_hal_msp.c ****     */
 285:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
ARM GAS  /tmp/ccxNwY6S.s 			page 17


 286:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 287:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 288:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 289:Core/Src/stm32f1xx_hal_msp.c **** 
 290:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 291:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 292:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 293:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 294:Core/Src/stm32f1xx_hal_msp.c **** 
 295:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 296:Core/Src/stm32f1xx_hal_msp.c **** 
 297:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 298:Core/Src/stm32f1xx_hal_msp.c ****   }
 299:Core/Src/stm32f1xx_hal_msp.c ****   else if(huart->Instance==USART2)
 590              		.loc 1 299 8 is_stmt 1 view .LVU131
 591              		.loc 1 299 10 is_stmt 0 view .LVU132
 592 0016 2C4A     		ldr	r2, .L52+4
 593 0018 9342     		cmp	r3, r2
 594 001a 2BD0     		beq	.L51
 595              	.LVL26:
 596              	.L46:
 300:Core/Src/stm32f1xx_hal_msp.c ****   {
 301:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 302:Core/Src/stm32f1xx_hal_msp.c **** 
 303:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 304:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 305:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 306:Core/Src/stm32f1xx_hal_msp.c **** 
 307:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 308:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 309:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> USART2_TX
 310:Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> USART2_RX
 311:Core/Src/stm32f1xx_hal_msp.c ****     */
 312:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 313:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 314:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 315:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 316:Core/Src/stm32f1xx_hal_msp.c **** 
 317:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3;
 318:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 319:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 320:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 321:Core/Src/stm32f1xx_hal_msp.c **** 
 322:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 323:Core/Src/stm32f1xx_hal_msp.c **** 
 324:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 325:Core/Src/stm32f1xx_hal_msp.c ****   }
 326:Core/Src/stm32f1xx_hal_msp.c **** 
 327:Core/Src/stm32f1xx_hal_msp.c **** }
 597              		.loc 1 327 1 view .LVU133
 598 001c 08B0     		add	sp, sp, #32
 599              	.LCFI16:
 600              		.cfi_remember_state
 601              		.cfi_def_cfa_offset 8
 602              		@ sp needed
 603 001e 10BD     		pop	{r4, pc}
 604              	.LVL27:
ARM GAS  /tmp/ccxNwY6S.s 			page 18


 605              	.L50:
 606              	.LCFI17:
 607              		.cfi_restore_state
 278:Core/Src/stm32f1xx_hal_msp.c **** 
 608              		.loc 1 278 5 is_stmt 1 view .LVU134
 609              	.LBB10:
 278:Core/Src/stm32f1xx_hal_msp.c **** 
 610              		.loc 1 278 5 view .LVU135
 278:Core/Src/stm32f1xx_hal_msp.c **** 
 611              		.loc 1 278 5 view .LVU136
 612 0020 2A4B     		ldr	r3, .L52+8
 613 0022 9A69     		ldr	r2, [r3, #24]
 614 0024 42F48042 		orr	r2, r2, #16384
 615 0028 9A61     		str	r2, [r3, #24]
 278:Core/Src/stm32f1xx_hal_msp.c **** 
 616              		.loc 1 278 5 view .LVU137
 617 002a 9A69     		ldr	r2, [r3, #24]
 618 002c 02F48042 		and	r2, r2, #16384
 619 0030 0092     		str	r2, [sp]
 278:Core/Src/stm32f1xx_hal_msp.c **** 
 620              		.loc 1 278 5 view .LVU138
 621 0032 009A     		ldr	r2, [sp]
 622              	.LBE10:
 278:Core/Src/stm32f1xx_hal_msp.c **** 
 623              		.loc 1 278 5 view .LVU139
 280:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 624              		.loc 1 280 5 view .LVU140
 625              	.LBB11:
 280:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 626              		.loc 1 280 5 view .LVU141
 280:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 627              		.loc 1 280 5 view .LVU142
 628 0034 9A69     		ldr	r2, [r3, #24]
 629 0036 42F00402 		orr	r2, r2, #4
 630 003a 9A61     		str	r2, [r3, #24]
 280:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 631              		.loc 1 280 5 view .LVU143
 632 003c 9B69     		ldr	r3, [r3, #24]
 633 003e 03F00403 		and	r3, r3, #4
 634 0042 0193     		str	r3, [sp, #4]
 280:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 635              		.loc 1 280 5 view .LVU144
 636 0044 019B     		ldr	r3, [sp, #4]
 637              	.LBE11:
 280:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 638              		.loc 1 280 5 view .LVU145
 285:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 639              		.loc 1 285 5 view .LVU146
 285:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 640              		.loc 1 285 25 is_stmt 0 view .LVU147
 641 0046 4FF40073 		mov	r3, #512
 642 004a 0493     		str	r3, [sp, #16]
 286:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 643              		.loc 1 286 5 is_stmt 1 view .LVU148
 286:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 644              		.loc 1 286 26 is_stmt 0 view .LVU149
 645 004c 0223     		movs	r3, #2
ARM GAS  /tmp/ccxNwY6S.s 			page 19


 646 004e 0593     		str	r3, [sp, #20]
 287:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 647              		.loc 1 287 5 is_stmt 1 view .LVU150
 287:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 648              		.loc 1 287 27 is_stmt 0 view .LVU151
 649 0050 0323     		movs	r3, #3
 650 0052 0793     		str	r3, [sp, #28]
 288:Core/Src/stm32f1xx_hal_msp.c **** 
 651              		.loc 1 288 5 is_stmt 1 view .LVU152
 652 0054 1E4C     		ldr	r4, .L52+12
 653 0056 04A9     		add	r1, sp, #16
 654 0058 2046     		mov	r0, r4
 655              	.LVL28:
 288:Core/Src/stm32f1xx_hal_msp.c **** 
 656              		.loc 1 288 5 is_stmt 0 view .LVU153
 657 005a FFF7FEFF 		bl	HAL_GPIO_Init
 658              	.LVL29:
 290:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 659              		.loc 1 290 5 is_stmt 1 view .LVU154
 290:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 660              		.loc 1 290 25 is_stmt 0 view .LVU155
 661 005e 4FF48063 		mov	r3, #1024
 662 0062 0493     		str	r3, [sp, #16]
 291:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 663              		.loc 1 291 5 is_stmt 1 view .LVU156
 291:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 664              		.loc 1 291 26 is_stmt 0 view .LVU157
 665 0064 0023     		movs	r3, #0
 666 0066 0593     		str	r3, [sp, #20]
 292:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 667              		.loc 1 292 5 is_stmt 1 view .LVU158
 292:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 668              		.loc 1 292 26 is_stmt 0 view .LVU159
 669 0068 0693     		str	r3, [sp, #24]
 293:Core/Src/stm32f1xx_hal_msp.c **** 
 670              		.loc 1 293 5 is_stmt 1 view .LVU160
 671 006a 04A9     		add	r1, sp, #16
 672 006c 2046     		mov	r0, r4
 673 006e FFF7FEFF 		bl	HAL_GPIO_Init
 674              	.LVL30:
 675 0072 D3E7     		b	.L46
 676              	.LVL31:
 677              	.L51:
 305:Core/Src/stm32f1xx_hal_msp.c **** 
 678              		.loc 1 305 5 view .LVU161
 679              	.LBB12:
 305:Core/Src/stm32f1xx_hal_msp.c **** 
 680              		.loc 1 305 5 view .LVU162
 305:Core/Src/stm32f1xx_hal_msp.c **** 
 681              		.loc 1 305 5 view .LVU163
 682 0074 154B     		ldr	r3, .L52+8
 683 0076 DA69     		ldr	r2, [r3, #28]
 684 0078 42F40032 		orr	r2, r2, #131072
 685 007c DA61     		str	r2, [r3, #28]
 305:Core/Src/stm32f1xx_hal_msp.c **** 
 686              		.loc 1 305 5 view .LVU164
 687 007e DA69     		ldr	r2, [r3, #28]
ARM GAS  /tmp/ccxNwY6S.s 			page 20


 688 0080 02F40032 		and	r2, r2, #131072
 689 0084 0292     		str	r2, [sp, #8]
 305:Core/Src/stm32f1xx_hal_msp.c **** 
 690              		.loc 1 305 5 view .LVU165
 691 0086 029A     		ldr	r2, [sp, #8]
 692              	.LBE12:
 305:Core/Src/stm32f1xx_hal_msp.c **** 
 693              		.loc 1 305 5 view .LVU166
 307:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 694              		.loc 1 307 5 view .LVU167
 695              	.LBB13:
 307:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 696              		.loc 1 307 5 view .LVU168
 307:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 697              		.loc 1 307 5 view .LVU169
 698 0088 9A69     		ldr	r2, [r3, #24]
 699 008a 42F00402 		orr	r2, r2, #4
 700 008e 9A61     		str	r2, [r3, #24]
 307:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 701              		.loc 1 307 5 view .LVU170
 702 0090 9B69     		ldr	r3, [r3, #24]
 703 0092 03F00403 		and	r3, r3, #4
 704 0096 0393     		str	r3, [sp, #12]
 307:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 705              		.loc 1 307 5 view .LVU171
 706 0098 039B     		ldr	r3, [sp, #12]
 707              	.LBE13:
 307:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 708              		.loc 1 307 5 view .LVU172
 312:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 709              		.loc 1 312 5 view .LVU173
 312:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 710              		.loc 1 312 25 is_stmt 0 view .LVU174
 711 009a 0423     		movs	r3, #4
 712 009c 0493     		str	r3, [sp, #16]
 313:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 713              		.loc 1 313 5 is_stmt 1 view .LVU175
 313:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 714              		.loc 1 313 26 is_stmt 0 view .LVU176
 715 009e 0223     		movs	r3, #2
 716 00a0 0593     		str	r3, [sp, #20]
 314:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 717              		.loc 1 314 5 is_stmt 1 view .LVU177
 314:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 718              		.loc 1 314 27 is_stmt 0 view .LVU178
 719 00a2 0323     		movs	r3, #3
 720 00a4 0793     		str	r3, [sp, #28]
 315:Core/Src/stm32f1xx_hal_msp.c **** 
 721              		.loc 1 315 5 is_stmt 1 view .LVU179
 722 00a6 0A4C     		ldr	r4, .L52+12
 723 00a8 04A9     		add	r1, sp, #16
 724 00aa 2046     		mov	r0, r4
 725              	.LVL32:
 315:Core/Src/stm32f1xx_hal_msp.c **** 
 726              		.loc 1 315 5 is_stmt 0 view .LVU180
 727 00ac FFF7FEFF 		bl	HAL_GPIO_Init
 728              	.LVL33:
ARM GAS  /tmp/ccxNwY6S.s 			page 21


 317:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 729              		.loc 1 317 5 is_stmt 1 view .LVU181
 317:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 730              		.loc 1 317 25 is_stmt 0 view .LVU182
 731 00b0 0823     		movs	r3, #8
 732 00b2 0493     		str	r3, [sp, #16]
 318:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 733              		.loc 1 318 5 is_stmt 1 view .LVU183
 318:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 734              		.loc 1 318 26 is_stmt 0 view .LVU184
 735 00b4 0023     		movs	r3, #0
 736 00b6 0593     		str	r3, [sp, #20]
 319:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 737              		.loc 1 319 5 is_stmt 1 view .LVU185
 319:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 738              		.loc 1 319 26 is_stmt 0 view .LVU186
 739 00b8 0693     		str	r3, [sp, #24]
 320:Core/Src/stm32f1xx_hal_msp.c **** 
 740              		.loc 1 320 5 is_stmt 1 view .LVU187
 741 00ba 04A9     		add	r1, sp, #16
 742 00bc 2046     		mov	r0, r4
 743 00be FFF7FEFF 		bl	HAL_GPIO_Init
 744              	.LVL34:
 745              		.loc 1 327 1 is_stmt 0 view .LVU188
 746 00c2 ABE7     		b	.L46
 747              	.L53:
 748              		.align	2
 749              	.L52:
 750 00c4 00380140 		.word	1073821696
 751 00c8 00440040 		.word	1073759232
 752 00cc 00100240 		.word	1073876992
 753 00d0 00080140 		.word	1073809408
 754              		.cfi_endproc
 755              	.LFE72:
 757              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 758              		.align	1
 759              		.global	HAL_UART_MspDeInit
 760              		.syntax unified
 761              		.thumb
 762              		.thumb_func
 763              		.fpu softvfp
 765              	HAL_UART_MspDeInit:
 766              	.LVL35:
 767              	.LFB73:
 328:Core/Src/stm32f1xx_hal_msp.c **** 
 329:Core/Src/stm32f1xx_hal_msp.c **** /**
 330:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 331:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 332:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 333:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 334:Core/Src/stm32f1xx_hal_msp.c **** */
 335:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 336:Core/Src/stm32f1xx_hal_msp.c **** {
 768              		.loc 1 336 1 is_stmt 1 view -0
 769              		.cfi_startproc
 770              		@ args = 0, pretend = 0, frame = 0
 771              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccxNwY6S.s 			page 22


 772              		.loc 1 336 1 is_stmt 0 view .LVU190
 773 0000 08B5     		push	{r3, lr}
 774              	.LCFI18:
 775              		.cfi_def_cfa_offset 8
 776              		.cfi_offset 3, -8
 777              		.cfi_offset 14, -4
 337:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 778              		.loc 1 337 3 is_stmt 1 view .LVU191
 779              		.loc 1 337 11 is_stmt 0 view .LVU192
 780 0002 0368     		ldr	r3, [r0]
 781              		.loc 1 337 5 view .LVU193
 782 0004 0E4A     		ldr	r2, .L60
 783 0006 9342     		cmp	r3, r2
 784 0008 03D0     		beq	.L58
 338:Core/Src/stm32f1xx_hal_msp.c ****   {
 339:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 340:Core/Src/stm32f1xx_hal_msp.c **** 
 341:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 342:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 343:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 344:Core/Src/stm32f1xx_hal_msp.c **** 
 345:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 346:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 347:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 348:Core/Src/stm32f1xx_hal_msp.c ****     */
 349:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 350:Core/Src/stm32f1xx_hal_msp.c **** 
 351:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 352:Core/Src/stm32f1xx_hal_msp.c **** 
 353:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 354:Core/Src/stm32f1xx_hal_msp.c ****   }
 355:Core/Src/stm32f1xx_hal_msp.c ****   else if(huart->Instance==USART2)
 785              		.loc 1 355 8 is_stmt 1 view .LVU194
 786              		.loc 1 355 10 is_stmt 0 view .LVU195
 787 000a 0E4A     		ldr	r2, .L60+4
 788 000c 9342     		cmp	r3, r2
 789 000e 0CD0     		beq	.L59
 790              	.LVL36:
 791              	.L54:
 356:Core/Src/stm32f1xx_hal_msp.c ****   {
 357:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 358:Core/Src/stm32f1xx_hal_msp.c **** 
 359:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 360:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 361:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 362:Core/Src/stm32f1xx_hal_msp.c **** 
 363:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 364:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> USART2_TX
 365:Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> USART2_RX
 366:Core/Src/stm32f1xx_hal_msp.c ****     */
 367:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 368:Core/Src/stm32f1xx_hal_msp.c **** 
 369:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 370:Core/Src/stm32f1xx_hal_msp.c **** 
 371:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 372:Core/Src/stm32f1xx_hal_msp.c ****   }
 373:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccxNwY6S.s 			page 23


 374:Core/Src/stm32f1xx_hal_msp.c **** }
 792              		.loc 1 374 1 view .LVU196
 793 0010 08BD     		pop	{r3, pc}
 794              	.LVL37:
 795              	.L58:
 343:Core/Src/stm32f1xx_hal_msp.c **** 
 796              		.loc 1 343 5 is_stmt 1 view .LVU197
 797 0012 02F55842 		add	r2, r2, #55296
 798 0016 9369     		ldr	r3, [r2, #24]
 799 0018 23F48043 		bic	r3, r3, #16384
 800 001c 9361     		str	r3, [r2, #24]
 349:Core/Src/stm32f1xx_hal_msp.c **** 
 801              		.loc 1 349 5 view .LVU198
 802 001e 4FF4C061 		mov	r1, #1536
 803 0022 0948     		ldr	r0, .L60+8
 804              	.LVL38:
 349:Core/Src/stm32f1xx_hal_msp.c **** 
 805              		.loc 1 349 5 is_stmt 0 view .LVU199
 806 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 807              	.LVL39:
 808 0028 F2E7     		b	.L54
 809              	.LVL40:
 810              	.L59:
 361:Core/Src/stm32f1xx_hal_msp.c **** 
 811              		.loc 1 361 5 is_stmt 1 view .LVU200
 812 002a 02F5E632 		add	r2, r2, #117760
 813 002e D369     		ldr	r3, [r2, #28]
 814 0030 23F40033 		bic	r3, r3, #131072
 815 0034 D361     		str	r3, [r2, #28]
 367:Core/Src/stm32f1xx_hal_msp.c **** 
 816              		.loc 1 367 5 view .LVU201
 817 0036 0C21     		movs	r1, #12
 818 0038 0348     		ldr	r0, .L60+8
 819              	.LVL41:
 367:Core/Src/stm32f1xx_hal_msp.c **** 
 820              		.loc 1 367 5 is_stmt 0 view .LVU202
 821 003a FFF7FEFF 		bl	HAL_GPIO_DeInit
 822              	.LVL42:
 823              		.loc 1 374 1 view .LVU203
 824 003e E7E7     		b	.L54
 825              	.L61:
 826              		.align	2
 827              	.L60:
 828 0040 00380140 		.word	1073821696
 829 0044 00440040 		.word	1073759232
 830 0048 00080140 		.word	1073809408
 831              		.cfi_endproc
 832              	.LFE73:
 834              		.text
 835              	.Letext0:
 836              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 837              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 838              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 839              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 840              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 841              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 842              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_crc.h"
ARM GAS  /tmp/ccxNwY6S.s 			page 24


 843              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_i2c.h"
 844              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 845              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
ARM GAS  /tmp/ccxNwY6S.s 			page 25


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
     /tmp/ccxNwY6S.s:16     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccxNwY6S.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccxNwY6S.s:91     .text.HAL_MspInit:000000000000003c $d
     /tmp/ccxNwY6S.s:97     .text.HAL_CRC_MspInit:0000000000000000 $t
     /tmp/ccxNwY6S.s:104    .text.HAL_CRC_MspInit:0000000000000000 HAL_CRC_MspInit
     /tmp/ccxNwY6S.s:150    .text.HAL_CRC_MspInit:0000000000000028 $d
     /tmp/ccxNwY6S.s:155    .text.HAL_CRC_MspDeInit:0000000000000000 $t
     /tmp/ccxNwY6S.s:162    .text.HAL_CRC_MspDeInit:0000000000000000 HAL_CRC_MspDeInit
     /tmp/ccxNwY6S.s:191    .text.HAL_CRC_MspDeInit:0000000000000018 $d
     /tmp/ccxNwY6S.s:197    .text.HAL_I2C_MspInit:0000000000000000 $t
     /tmp/ccxNwY6S.s:204    .text.HAL_I2C_MspInit:0000000000000000 HAL_I2C_MspInit
     /tmp/ccxNwY6S.s:302    .text.HAL_I2C_MspInit:0000000000000058 $d
     /tmp/ccxNwY6S.s:309    .text.HAL_I2C_MspDeInit:0000000000000000 $t
     /tmp/ccxNwY6S.s:316    .text.HAL_I2C_MspDeInit:0000000000000000 HAL_I2C_MspDeInit
     /tmp/ccxNwY6S.s:361    .text.HAL_I2C_MspDeInit:000000000000002c $d
     /tmp/ccxNwY6S.s:368    .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/ccxNwY6S.s:375    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/ccxNwY6S.s:490    .text.HAL_SPI_MspInit:000000000000006c $d
     /tmp/ccxNwY6S.s:496    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/ccxNwY6S.s:503    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/ccxNwY6S.s:546    .text.HAL_SPI_MspDeInit:0000000000000020 $d
     /tmp/ccxNwY6S.s:553    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccxNwY6S.s:560    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccxNwY6S.s:750    .text.HAL_UART_MspInit:00000000000000c4 $d
     /tmp/ccxNwY6S.s:758    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccxNwY6S.s:765    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccxNwY6S.s:828    .text.HAL_UART_MspDeInit:0000000000000040 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
