// Seed: 3299278825
module module_0 (
    input  wor  id_0,
    output tri  id_1,
    input  tri  id_2,
    output tri0 id_3
);
endmodule
module module_1 (
    output logic id_0,
    input  tri1  id_1,
    input  tri0  id_2,
    output wire  id_3,
    input  tri0  id_4
);
  always @(posedge $realtime) id_0 = id_1 ==? id_1;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_4,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_8 = 32'd50
) (
    output wire  id_0,
    output uwire id_1,
    input  wor   id_2,
    output tri0  id_3
    , _id_8,
    output tri   id_4,
    input  tri0  id_5,
    input  tri   id_6
);
  assign id_3 = id_8;
  assign id_4 = id_6;
  final $clog2(77);
  ;
  wire id_9;
  assign id_3 = id_9;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_5,
      id_0
  );
  int [1 : id_8] id_10;
endmodule
