<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com"
		xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
		xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
	<spirit:vendor>xilinx.com</spirit:vendor>
	<spirit:library>customized_ip</spirit:library>
	<spirit:name>system_convHW_0_0</spirit:name>
	<spirit:version>1.0</spirit:version>
	<spirit:busInterfaces>
		<spirit:busInterface>
			<spirit:name>s_axi_AXILiteS</spirit:name>
			<spirit:busType spirit:vendor="xilinx.com"
					spirit:library="interface"
					spirit:name="aximm"
					spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="xilinx.com"
					spirit:library="interface"
					spirit:name="aximm_rtl"
					spirit:version="1.0"/>
			<spirit:slave>
				<spirit:memoryMapRef spirit:memoryMapRef="s_axi_AXILiteS"/>
			</spirit:slave>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>AWADDR</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_AXILiteS_AWADDR</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>AWVALID</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_AXILiteS_AWVALID</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>AWREADY</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_AXILiteS_AWREADY</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>WDATA</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_AXILiteS_WDATA</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>WSTRB</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_AXILiteS_WSTRB</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>WVALID</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_AXILiteS_WVALID</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>WREADY</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_AXILiteS_WREADY</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>BRESP</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_AXILiteS_BRESP</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>BVALID</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_AXILiteS_BVALID</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>BREADY</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_AXILiteS_BREADY</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>ARADDR</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_AXILiteS_ARADDR</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>ARVALID</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_AXILiteS_ARVALID</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>ARREADY</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_AXILiteS_ARREADY</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>RDATA</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_AXILiteS_RDATA</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>RRESP</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_AXILiteS_RRESP</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>RVALID</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_AXILiteS_RVALID</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>RREADY</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>s_axi_AXILiteS_RREADY</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
			<spirit:parameters>
				<spirit:parameter>
					<spirit:name>ADDR_WIDTH</spirit:name>
					<spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_AXILITES.ADDR_WIDTH">5</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>DATA_WIDTH</spirit:name>
					<spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_AXILITES.DATA_WIDTH">32</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>PROTOCOL</spirit:name>
					<spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_AXILITES.PROTOCOL">AXI4LITE</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>READ_WRITE_MODE</spirit:name>
					<spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_AXILITES.READ_WRITE_MODE">READ_WRITE</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>LAYERED_METADATA</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.S_AXI_AXILITES.LAYERED_METADATA">xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>FREQ_HZ</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.S_AXI_AXILITES.FREQ_HZ">100000000</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>ID_WIDTH</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.S_AXI_AXILITES.ID_WIDTH">0</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>AWUSER_WIDTH</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.S_AXI_AXILITES.AWUSER_WIDTH">0</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>ARUSER_WIDTH</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.S_AXI_AXILITES.ARUSER_WIDTH">0</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>WUSER_WIDTH</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.S_AXI_AXILITES.WUSER_WIDTH">0</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>RUSER_WIDTH</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.S_AXI_AXILITES.RUSER_WIDTH">0</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>BUSER_WIDTH</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.S_AXI_AXILITES.BUSER_WIDTH">0</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_BURST</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.S_AXI_AXILITES.HAS_BURST">0</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_LOCK</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.S_AXI_AXILITES.HAS_LOCK">0</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_PROT</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.S_AXI_AXILITES.HAS_PROT">0</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_CACHE</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.S_AXI_AXILITES.HAS_CACHE">0</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_QOS</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.S_AXI_AXILITES.HAS_QOS">0</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_REGION</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.S_AXI_AXILITES.HAS_REGION">0</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_WSTRB</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.S_AXI_AXILITES.HAS_WSTRB">1</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_BRESP</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.S_AXI_AXILITES.HAS_BRESP">1</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_RRESP</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.S_AXI_AXILITES.HAS_RRESP">1</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.S_AXI_AXILITES.SUPPORTS_NARROW_BURST">0</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>NUM_READ_OUTSTANDING</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.S_AXI_AXILITES.NUM_READ_OUTSTANDING">8</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.S_AXI_AXILITES.NUM_WRITE_OUTSTANDING">8</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>MAX_BURST_LENGTH</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.S_AXI_AXILITES.MAX_BURST_LENGTH">1</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>PHASE</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.S_AXI_AXILITES.PHASE">0.000</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>CLK_DOMAIN</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.S_AXI_AXILITES.CLK_DOMAIN">system_processing_system7_0_0_FCLK_CLK0</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>NUM_READ_THREADS</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.S_AXI_AXILITES.NUM_READ_THREADS">1</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>NUM_WRITE_THREADS</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.S_AXI_AXILITES.NUM_WRITE_THREADS">1</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.S_AXI_AXILITES.RUSER_BITS_PER_BYTE">0</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.S_AXI_AXILITES.WUSER_BITS_PER_BYTE">0</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
			</spirit:parameters>
		</spirit:busInterface>
		<spirit:busInterface>
			<spirit:name>ap_clk</spirit:name>
			<spirit:busType spirit:vendor="xilinx.com"
					spirit:library="signal"
					spirit:name="clock"
					spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="xilinx.com"
					spirit:library="signal"
					spirit:name="clock_rtl"
					spirit:version="1.0"/>
			<spirit:slave/>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>CLK</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>ap_clk</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
			<spirit:parameters>
				<spirit:parameter>
					<spirit:name>ASSOCIATED_BUSIF</spirit:name>
					<spirit:value spirit:id="BUSIFPARAM_VALUE.AP_CLK.ASSOCIATED_BUSIF">s_axi_AXILiteS:m_axi_WeightsIn:input_V:outputStream_V</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>ASSOCIATED_RESET</spirit:name>
					<spirit:value spirit:id="BUSIFPARAM_VALUE.AP_CLK.ASSOCIATED_RESET">ap_rst_n</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>LAYERED_METADATA</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.AP_CLK.LAYERED_METADATA">xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>FREQ_HZ</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.AP_CLK.FREQ_HZ">100000000</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>PHASE</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.AP_CLK.PHASE">0.000</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>CLK_DOMAIN</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.AP_CLK.CLK_DOMAIN">system_processing_system7_0_0_FCLK_CLK0</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
			</spirit:parameters>
		</spirit:busInterface>
		<spirit:busInterface>
			<spirit:name>ap_rst_n</spirit:name>
			<spirit:busType spirit:vendor="xilinx.com"
					spirit:library="signal"
					spirit:name="reset"
					spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="xilinx.com"
					spirit:library="signal"
					spirit:name="reset_rtl"
					spirit:version="1.0"/>
			<spirit:slave/>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>RST</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>ap_rst_n</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
			<spirit:parameters>
				<spirit:parameter>
					<spirit:name>POLARITY</spirit:name>
					<spirit:value spirit:id="BUSIFPARAM_VALUE.AP_RST_N.POLARITY">ACTIVE_LOW</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>LAYERED_METADATA</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.AP_RST_N.LAYERED_METADATA">xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}</spirit:value>
				</spirit:parameter>
			</spirit:parameters>
		</spirit:busInterface>
		<spirit:busInterface>
			<spirit:name>interrupt</spirit:name>
			<spirit:busType spirit:vendor="xilinx.com"
					spirit:library="signal"
					spirit:name="interrupt"
					spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="xilinx.com"
					spirit:library="signal"
					spirit:name="interrupt_rtl"
					spirit:version="1.0"/>
			<spirit:master/>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>INTERRUPT</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>interrupt</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
			<spirit:parameters>
				<spirit:parameter>
					<spirit:name>SENSITIVITY</spirit:name>
					<spirit:value spirit:id="BUSIFPARAM_VALUE.INTERRUPT.SENSITIVITY">LEVEL_HIGH</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>LAYERED_METADATA</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.INTERRUPT.LAYERED_METADATA">xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>PortWidth</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.INTERRUPT.PortWidth">1</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
			</spirit:parameters>
		</spirit:busInterface>
		<spirit:busInterface>
			<spirit:name>m_axi_WeightsIn</spirit:name>
			<spirit:busType spirit:vendor="xilinx.com"
					spirit:library="interface"
					spirit:name="aximm"
					spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="xilinx.com"
					spirit:library="interface"
					spirit:name="aximm_rtl"
					spirit:version="1.0"/>
			<spirit:master>
				<spirit:addressSpaceRef spirit:addressSpaceRef="Data_m_axi_WeightsIn"/>
			</spirit:master>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>AWID</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_WeightsIn_AWID</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>AWADDR</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_WeightsIn_AWADDR</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>AWLEN</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_WeightsIn_AWLEN</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>AWSIZE</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_WeightsIn_AWSIZE</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>AWBURST</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_WeightsIn_AWBURST</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>AWLOCK</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_WeightsIn_AWLOCK</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>AWREGION</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_WeightsIn_AWREGION</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>AWCACHE</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_WeightsIn_AWCACHE</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>AWPROT</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_WeightsIn_AWPROT</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>AWQOS</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_WeightsIn_AWQOS</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>AWUSER</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_WeightsIn_AWUSER</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>AWVALID</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_WeightsIn_AWVALID</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>AWREADY</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_WeightsIn_AWREADY</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>WID</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_WeightsIn_WID</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>WDATA</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_WeightsIn_WDATA</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>WSTRB</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_WeightsIn_WSTRB</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>WLAST</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_WeightsIn_WLAST</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>WUSER</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_WeightsIn_WUSER</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>WVALID</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_WeightsIn_WVALID</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>WREADY</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_WeightsIn_WREADY</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>BID</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_WeightsIn_BID</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>BRESP</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_WeightsIn_BRESP</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>BUSER</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_WeightsIn_BUSER</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>BVALID</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_WeightsIn_BVALID</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>BREADY</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_WeightsIn_BREADY</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>ARID</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_WeightsIn_ARID</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>ARADDR</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_WeightsIn_ARADDR</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>ARLEN</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_WeightsIn_ARLEN</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>ARSIZE</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_WeightsIn_ARSIZE</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>ARBURST</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_WeightsIn_ARBURST</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>ARLOCK</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_WeightsIn_ARLOCK</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>ARREGION</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_WeightsIn_ARREGION</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>ARCACHE</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_WeightsIn_ARCACHE</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>ARPROT</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_WeightsIn_ARPROT</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>ARQOS</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_WeightsIn_ARQOS</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>ARUSER</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_WeightsIn_ARUSER</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>ARVALID</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_WeightsIn_ARVALID</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>ARREADY</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_WeightsIn_ARREADY</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>RID</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_WeightsIn_RID</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>RDATA</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_WeightsIn_RDATA</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>RRESP</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_WeightsIn_RRESP</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>RLAST</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_WeightsIn_RLAST</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>RUSER</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_WeightsIn_RUSER</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>RVALID</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_WeightsIn_RVALID</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>RREADY</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>m_axi_WeightsIn_RREADY</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
			<spirit:parameters>
				<spirit:parameter>
					<spirit:name>ADDR_WIDTH</spirit:name>
					<spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.ADDR_WIDTH">32</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>MAX_BURST_LENGTH</spirit:name>
					<spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.MAX_BURST_LENGTH">256</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>NUM_READ_OUTSTANDING</spirit:name>
					<spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.NUM_READ_OUTSTANDING">16</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
					<spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.NUM_WRITE_OUTSTANDING">16</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>MAX_READ_BURST_LENGTH</spirit:name>
					<spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.MAX_READ_BURST_LENGTH">16</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>MAX_WRITE_BURST_LENGTH</spirit:name>
					<spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.MAX_WRITE_BURST_LENGTH">16</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>PROTOCOL</spirit:name>
					<spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.PROTOCOL">AXI4</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>READ_WRITE_MODE</spirit:name>
					<spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.READ_WRITE_MODE">READ_WRITE</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_BURST</spirit:name>
					<spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.HAS_BURST">0</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
					<spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.SUPPORTS_NARROW_BURST">0</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>LAYERED_METADATA</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.LAYERED_METADATA">xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>DATA_WIDTH</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.DATA_WIDTH">32</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>FREQ_HZ</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.FREQ_HZ">100000000</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>ID_WIDTH</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.ID_WIDTH">0</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>AWUSER_WIDTH</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.AWUSER_WIDTH">0</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>ARUSER_WIDTH</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.ARUSER_WIDTH">0</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>WUSER_WIDTH</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.WUSER_WIDTH">0</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>RUSER_WIDTH</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.RUSER_WIDTH">0</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>BUSER_WIDTH</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.BUSER_WIDTH">0</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_LOCK</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.HAS_LOCK">1</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_PROT</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.HAS_PROT">1</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_CACHE</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.HAS_CACHE">1</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_QOS</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.HAS_QOS">1</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_REGION</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.HAS_REGION">1</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_WSTRB</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.HAS_WSTRB">1</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_BRESP</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.HAS_BRESP">1</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_RRESP</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.HAS_RRESP">1</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>PHASE</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.PHASE">0.000</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>CLK_DOMAIN</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.CLK_DOMAIN">system_processing_system7_0_0_FCLK_CLK0</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>NUM_READ_THREADS</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.NUM_READ_THREADS">1</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>NUM_WRITE_THREADS</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.NUM_WRITE_THREADS">1</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.RUSER_BITS_PER_BYTE">0</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.WUSER_BITS_PER_BYTE">0</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
			</spirit:parameters>
		</spirit:busInterface>
		<spirit:busInterface>
			<spirit:name>input_V</spirit:name>
			<spirit:busType spirit:vendor="xilinx.com"
					spirit:library="interface"
					spirit:name="axis"
					spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="xilinx.com"
					spirit:library="interface"
					spirit:name="axis_rtl"
					spirit:version="1.0"/>
			<spirit:slave/>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TVALID</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>input_V_TVALID</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TREADY</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>input_V_TREADY</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TDATA</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>input_V_TDATA</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
			<spirit:parameters>
				<spirit:parameter>
					<spirit:name>SIGNAL_SET</spirit:name>
					<spirit:value spirit:id="BUSIFPARAM_VALUE.INPUT_V.SIGNAL_SET">00000011</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>TDATA_NUM_BYTES</spirit:name>
					<spirit:value spirit:id="BUSIFPARAM_VALUE.INPUT_V.TDATA_NUM_BYTES">4</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>TUSER_WIDTH</spirit:name>
					<spirit:value spirit:id="BUSIFPARAM_VALUE.INPUT_V.TUSER_WIDTH">0</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>LAYERED_METADATA</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.INPUT_V.LAYERED_METADATA">undef</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>TDEST_WIDTH</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.INPUT_V.TDEST_WIDTH">0</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>TID_WIDTH</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.INPUT_V.TID_WIDTH">0</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_TREADY</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.INPUT_V.HAS_TREADY">1</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_TSTRB</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.INPUT_V.HAS_TSTRB">0</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_TKEEP</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.INPUT_V.HAS_TKEEP">0</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_TLAST</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.INPUT_V.HAS_TLAST">0</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>FREQ_HZ</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.INPUT_V.FREQ_HZ">100000000</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>PHASE</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.INPUT_V.PHASE">0.000</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>CLK_DOMAIN</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.INPUT_V.CLK_DOMAIN">system_processing_system7_0_0_FCLK_CLK0</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
			</spirit:parameters>
		</spirit:busInterface>
		<spirit:busInterface>
			<spirit:name>outputStream_V</spirit:name>
			<spirit:busType spirit:vendor="xilinx.com"
					spirit:library="interface"
					spirit:name="axis"
					spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="xilinx.com"
					spirit:library="interface"
					spirit:name="axis_rtl"
					spirit:version="1.0"/>
			<spirit:master/>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TVALID</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>outputStream_V_TVALID</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TREADY</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>outputStream_V_TREADY</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TDATA</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>outputStream_V_TDATA</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
			<spirit:parameters>
				<spirit:parameter>
					<spirit:name>SIGNAL_SET</spirit:name>
					<spirit:value spirit:id="BUSIFPARAM_VALUE.OUTPUTSTREAM_V.SIGNAL_SET">00000011</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>TDATA_NUM_BYTES</spirit:name>
					<spirit:value spirit:id="BUSIFPARAM_VALUE.OUTPUTSTREAM_V.TDATA_NUM_BYTES">4</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>TUSER_WIDTH</spirit:name>
					<spirit:value spirit:id="BUSIFPARAM_VALUE.OUTPUTSTREAM_V.TUSER_WIDTH">0</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>LAYERED_METADATA</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.OUTPUTSTREAM_V.LAYERED_METADATA">xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type
 immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {float {sigwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 24}}}}} TDATA_WIDTH 32}</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>TDEST_WIDTH</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.OUTPUTSTREAM_V.TDEST_WIDTH">0</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>TID_WIDTH</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.OUTPUTSTREAM_V.TID_WIDTH">0</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_TREADY</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.OUTPUTSTREAM_V.HAS_TREADY">1</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_TSTRB</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.OUTPUTSTREAM_V.HAS_TSTRB">0</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_TKEEP</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.OUTPUTSTREAM_V.HAS_TKEEP">0</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_TLAST</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.OUTPUTSTREAM_V.HAS_TLAST">0</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>FREQ_HZ</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.OUTPUTSTREAM_V.FREQ_HZ">100000000</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>PHASE</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.OUTPUTSTREAM_V.PHASE">0.000</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>CLK_DOMAIN</spirit:name>
					<spirit:value spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.OUTPUTSTREAM_V.CLK_DOMAIN">system_processing_system7_0_0_FCLK_CLK0</spirit:value>
					<spirit:vendorExtensions>
						<xilinx:parameterInfo>
							<xilinx:parameterUsage>none</xilinx:parameterUsage>
						</xilinx:parameterInfo>
					</spirit:vendorExtensions>
				</spirit:parameter>
			</spirit:parameters>
		</spirit:busInterface>
	</spirit:busInterfaces>
	<spirit:addressSpaces>
		<spirit:addressSpace>
			<spirit:name>Data_m_axi_WeightsIn</spirit:name>
			<spirit:range spirit:format="long">4G</spirit:range>
			<spirit:width spirit:format="long">32</spirit:width>
			<spirit:parameters>
				<spirit:parameter>
					<spirit:name>DEPENDENT_ON</spirit:name>
					<spirit:value spirit:id="ADDRSPACEPARAM_VALUE.DATA_M_AXI_WEIGHTSIN.DEPENDENT_ON">s_axi_AXILiteS</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>PREFERRED_USAGE</spirit:name>
					<spirit:value spirit:id="ADDRSPACEPARAM_VALUE.DATA_M_AXI_WEIGHTSIN.PREFERRED_USAGE">MEMORY</spirit:value>
				</spirit:parameter>
			</spirit:parameters>
		</spirit:addressSpace>
	</spirit:addressSpaces>
	<spirit:memoryMaps>
		<spirit:memoryMap>
			<spirit:name>s_axi_AXILiteS</spirit:name>
			<spirit:addressBlock>
				<spirit:name>Reg</spirit:name>
				<spirit:baseAddress spirit:format="long">0</spirit:baseAddress>
				<spirit:range spirit:format="long"
						spirit:resolve="generated">65536</spirit:range>
				<spirit:width spirit:format="long">32</spirit:width>
				<spirit:usage>register</spirit:usage>
				<spirit:access>read-write</spirit:access>
				<spirit:parameters>
					<spirit:parameter>
						<spirit:name>OFFSET_BASE_PARAM</spirit:name>
						<spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S_AXI_AXILITES.REG.OFFSET_BASE_PARAM">C_S_AXI_AXILITES_BASEADDR</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>OFFSET_HIGH_PARAM</spirit:name>
						<spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S_AXI_AXILITES.REG.OFFSET_HIGH_PARAM">C_S_AXI_AXILITES_HIGHADDR</spirit:value>
					</spirit:parameter>
				</spirit:parameters>
				<spirit:register>
					<spirit:name>CTRL</spirit:name>
					<spirit:displayName>CTRL</spirit:displayName>
					<spirit:description>Control signals</spirit:description>
					<spirit:addressOffset>0</spirit:addressOffset>
					<spirit:size spirit:format="long">32</spirit:size>
					<spirit:access>read-write</spirit:access>
					<spirit:reset>
						<spirit:value spirit:format="long">0</spirit:value>
					</spirit:reset>
					<spirit:field>
						<spirit:name>AP_START</spirit:name>
						<spirit:description>Control signal Register for &apos;ap_start&apos;.</spirit:description>
						<spirit:bitOffset>0</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">1</spirit:bitWidth>
						<spirit:access>read-write</spirit:access>
						<spirit:modifiedWriteValue>modify</spirit:modifiedWriteValue>
						<spirit:writeValueConstraint>
							<spirit:minimum>0</spirit:minimum>
							<spirit:maximum>0</spirit:maximum>
						</spirit:writeValueConstraint>
						<spirit:testable spirit:testConstraint="unconstrained">false</spirit:testable>
					</spirit:field>
					<spirit:field>
						<spirit:name>AP_DONE</spirit:name>
						<spirit:description>Control signal Register for &apos;ap_done&apos;.</spirit:description>
						<spirit:bitOffset>1</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">1</spirit:bitWidth>
						<spirit:access>read-only</spirit:access>
						<spirit:writeValueConstraint>
							<spirit:minimum>0</spirit:minimum>
							<spirit:maximum>0</spirit:maximum>
						</spirit:writeValueConstraint>
						<spirit:readAction>modify</spirit:readAction>
						<spirit:testable spirit:testConstraint="unconstrained">false</spirit:testable>
					</spirit:field>
					<spirit:field>
						<spirit:name>AP_IDLE</spirit:name>
						<spirit:description>Control signal Register for &apos;ap_idle&apos;.</spirit:description>
						<spirit:bitOffset>2</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">1</spirit:bitWidth>
						<spirit:access>read-only</spirit:access>
						<spirit:writeValueConstraint>
							<spirit:minimum>0</spirit:minimum>
							<spirit:maximum>0</spirit:maximum>
						</spirit:writeValueConstraint>
						<spirit:readAction>modify</spirit:readAction>
						<spirit:testable spirit:testConstraint="unconstrained">false</spirit:testable>
					</spirit:field>
					<spirit:field>
						<spirit:name>AP_READY</spirit:name>
						<spirit:description>Control signal Register for &apos;ap_ready&apos;.</spirit:description>
						<spirit:bitOffset>3</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">1</spirit:bitWidth>
						<spirit:access>read-only</spirit:access>
						<spirit:writeValueConstraint>
							<spirit:minimum>0</spirit:minimum>
							<spirit:maximum>0</spirit:maximum>
						</spirit:writeValueConstraint>
						<spirit:readAction>modify</spirit:readAction>
						<spirit:testable spirit:testConstraint="unconstrained">false</spirit:testable>
					</spirit:field>
					<spirit:field>
						<spirit:name>RESERVED_1</spirit:name>
						<spirit:description>Reserved.  0s on read.</spirit:description>
						<spirit:bitOffset>4</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">3</spirit:bitWidth>
						<spirit:access>read-only</spirit:access>
						<spirit:writeValueConstraint>
							<spirit:minimum>0</spirit:minimum>
							<spirit:maximum>0</spirit:maximum>
						</spirit:writeValueConstraint>
						<spirit:readAction>modify</spirit:readAction>
						<spirit:testable spirit:testConstraint="unconstrained">false</spirit:testable>
					</spirit:field>
					<spirit:field>
						<spirit:name>AUTO_RESTART</spirit:name>
						<spirit:description>Control signal Register for &apos;auto_restart&apos;.</spirit:description>
						<spirit:bitOffset>7</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">1</spirit:bitWidth>
						<spirit:access>read-write</spirit:access>
						<spirit:modifiedWriteValue>modify</spirit:modifiedWriteValue>
						<spirit:writeValueConstraint>
							<spirit:minimum>0</spirit:minimum>
							<spirit:maximum>0</spirit:maximum>
						</spirit:writeValueConstraint>
						<spirit:testable spirit:testConstraint="unconstrained">false</spirit:testable>
					</spirit:field>
					<spirit:field>
						<spirit:name>RESERVED_2</spirit:name>
						<spirit:description>Reserved.  0s on read.</spirit:description>
						<spirit:bitOffset>8</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">24</spirit:bitWidth>
						<spirit:access>read-only</spirit:access>
						<spirit:writeValueConstraint>
							<spirit:minimum>0</spirit:minimum>
							<spirit:maximum>0</spirit:maximum>
						</spirit:writeValueConstraint>
						<spirit:readAction>modify</spirit:readAction>
						<spirit:testable spirit:testConstraint="unconstrained">false</spirit:testable>
					</spirit:field>
				</spirit:register>
				<spirit:register>
					<spirit:name>GIER</spirit:name>
					<spirit:displayName>GIER</spirit:displayName>
					<spirit:description>Global Interrupt Enable Register</spirit:description>
					<spirit:addressOffset>4</spirit:addressOffset>
					<spirit:size spirit:format="long">32</spirit:size>
					<spirit:access>read-write</spirit:access>
					<spirit:reset>
						<spirit:value spirit:format="long">0</spirit:value>
					</spirit:reset>
					<spirit:field>
						<spirit:name>Enable</spirit:name>
						<spirit:description>Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled</spirit:description>
						<spirit:bitOffset>0</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">1</spirit:bitWidth>
						<spirit:access>read-write</spirit:access>
						<spirit:modifiedWriteValue>modify</spirit:modifiedWriteValue>
						<spirit:writeValueConstraint>
							<spirit:minimum>0</spirit:minimum>
							<spirit:maximum>0</spirit:maximum>
						</spirit:writeValueConstraint>
						<spirit:testable spirit:testConstraint="unconstrained">false</spirit:testable>
					</spirit:field>
					<spirit:field>
						<spirit:name>RESERVED</spirit:name>
						<spirit:description>Reserved.  0s on read.</spirit:description>
						<spirit:bitOffset>1</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">31</spirit:bitWidth>
						<spirit:access>read-only</spirit:access>
						<spirit:writeValueConstraint>
							<spirit:minimum>0</spirit:minimum>
							<spirit:maximum>0</spirit:maximum>
						</spirit:writeValueConstraint>
						<spirit:readAction>modify</spirit:readAction>
						<spirit:testable spirit:testConstraint="unconstrained">false</spirit:testable>
					</spirit:field>
				</spirit:register>
				<spirit:register>
					<spirit:name>IP_IER</spirit:name>
					<spirit:displayName>IP_IER</spirit:displayName>
					<spirit:description>IP Interrupt Enable Register</spirit:description>
					<spirit:addressOffset>8</spirit:addressOffset>
					<spirit:size spirit:format="long">32</spirit:size>
					<spirit:access>read-write</spirit:access>
					<spirit:reset>
						<spirit:value spirit:format="long">0</spirit:value>
					</spirit:reset>
					<spirit:field>
						<spirit:name>CHAN0_INT_EN</spirit:name>
						<spirit:description>Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.</spirit:description>
						<spirit:bitOffset>0</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">1</spirit:bitWidth>
						<spirit:access>read-write</spirit:access>
						<spirit:modifiedWriteValue>modify</spirit:modifiedWriteValue>
						<spirit:writeValueConstraint>
							<spirit:minimum>0</spirit:minimum>
							<spirit:maximum>0</spirit:maximum>
						</spirit:writeValueConstraint>
						<spirit:testable spirit:testConstraint="unconstrained">false</spirit:testable>
					</spirit:field>
					<spirit:field>
						<spirit:name>CHAN1_INT_EN</spirit:name>
						<spirit:description>Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.</spirit:description>
						<spirit:bitOffset>1</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">1</spirit:bitWidth>
						<spirit:access>read-write</spirit:access>
						<spirit:modifiedWriteValue>modify</spirit:modifiedWriteValue>
						<spirit:writeValueConstraint>
							<spirit:minimum>0</spirit:minimum>
							<spirit:maximum>0</spirit:maximum>
						</spirit:writeValueConstraint>
						<spirit:testable spirit:testConstraint="unconstrained">false</spirit:testable>
					</spirit:field>
					<spirit:field>
						<spirit:name>RESERVED</spirit:name>
						<spirit:description>Reserved.  0s on read.</spirit:description>
						<spirit:bitOffset>2</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">30</spirit:bitWidth>
						<spirit:access>read-only</spirit:access>
						<spirit:writeValueConstraint>
							<spirit:minimum>0</spirit:minimum>
							<spirit:maximum>0</spirit:maximum>
						</spirit:writeValueConstraint>
						<spirit:readAction>modify</spirit:readAction>
						<spirit:testable spirit:testConstraint="unconstrained">false</spirit:testable>
					</spirit:field>
				</spirit:register>
				<spirit:register>
					<spirit:name>IP_ISR</spirit:name>
					<spirit:displayName>IP_ISR</spirit:displayName>
					<spirit:description>IP Interrupt Status Register</spirit:description>
					<spirit:addressOffset>12</spirit:addressOffset>
					<spirit:size spirit:format="long">32</spirit:size>
					<spirit:access>read-write</spirit:access>
					<spirit:reset>
						<spirit:value spirit:format="long">0</spirit:value>
					</spirit:reset>
					<spirit:field>
						<spirit:name>CHAN0_INT_ST</spirit:name>
						<spirit:description>Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup</spirit:description>
						<spirit:bitOffset>0</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">1</spirit:bitWidth>
						<spirit:access>read-only</spirit:access>
						<spirit:modifiedWriteValue>oneToToggle</spirit:modifiedWriteValue>
						<spirit:writeValueConstraint>
							<spirit:minimum>0</spirit:minimum>
							<spirit:maximum>0</spirit:maximum>
						</spirit:writeValueConstraint>
						<spirit:readAction>modify</spirit:readAction>
						<spirit:testable spirit:testConstraint="unconstrained">false</spirit:testable>
					</spirit:field>
					<spirit:field>
						<spirit:name>CHAN1_INT_ST</spirit:name>
						<spirit:description>Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup</spirit:description>
						<spirit:bitOffset>1</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">1</spirit:bitWidth>
						<spirit:access>read-only</spirit:access>
						<spirit:modifiedWriteValue>oneToToggle</spirit:modifiedWriteValue>
						<spirit:writeValueConstraint>
							<spirit:minimum>0</spirit:minimum>
							<spirit:maximum>0</spirit:maximum>
						</spirit:writeValueConstraint>
						<spirit:readAction>modify</spirit:readAction>
						<spirit:testable spirit:testConstraint="unconstrained">false</spirit:testable>
					</spirit:field>
					<spirit:field>
						<spirit:name>RESERVED</spirit:name>
						<spirit:description>Reserved.  0s on read.</spirit:description>
						<spirit:bitOffset>2</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">30</spirit:bitWidth>
						<spirit:access>read-only</spirit:access>
						<spirit:writeValueConstraint>
							<spirit:minimum>0</spirit:minimum>
							<spirit:maximum>0</spirit:maximum>
						</spirit:writeValueConstraint>
						<spirit:readAction>modify</spirit:readAction>
						<spirit:testable spirit:testConstraint="unconstrained">false</spirit:testable>
					</spirit:field>
				</spirit:register>
				<spirit:register>
					<spirit:name>inputWeights</spirit:name>
					<spirit:displayName>inputWeights</spirit:displayName>
					<spirit:description>Data signal of inputWeights</spirit:description>
					<spirit:addressOffset>16</spirit:addressOffset>
					<spirit:size spirit:format="long">32</spirit:size>
					<spirit:access>write-only</spirit:access>
					<spirit:reset>
						<spirit:value spirit:format="long">0</spirit:value>
					</spirit:reset>
					<spirit:field>
						<spirit:name>inputWeights</spirit:name>
						<spirit:description>Bit 31 to 0 Data signal of inputWeights</spirit:description>
						<spirit:bitOffset>0</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">32</spirit:bitWidth>
						<spirit:access>write-only</spirit:access>
						<spirit:writeValueConstraint>
							<spirit:minimum>0</spirit:minimum>
							<spirit:maximum>0</spirit:maximum>
						</spirit:writeValueConstraint>
						<spirit:testable spirit:testConstraint="unconstrained">false</spirit:testable>
					</spirit:field>
				</spirit:register>
				<spirit:register>
					<spirit:name>inputBias</spirit:name>
					<spirit:displayName>inputBias</spirit:displayName>
					<spirit:description>Data signal of inputBias</spirit:description>
					<spirit:addressOffset>24</spirit:addressOffset>
					<spirit:size spirit:format="long">32</spirit:size>
					<spirit:access>write-only</spirit:access>
					<spirit:reset>
						<spirit:value spirit:format="long">0</spirit:value>
					</spirit:reset>
					<spirit:field>
						<spirit:name>inputBias</spirit:name>
						<spirit:description>Bit 31 to 0 Data signal of inputBias</spirit:description>
						<spirit:bitOffset>0</spirit:bitOffset>
						<spirit:bitWidth spirit:format="long">32</spirit:bitWidth>
						<spirit:access>write-only</spirit:access>
						<spirit:writeValueConstraint>
							<spirit:minimum>0</spirit:minimum>
							<spirit:maximum>0</spirit:maximum>
						</spirit:writeValueConstraint>
						<spirit:testable spirit:testConstraint="unconstrained">false</spirit:testable>
					</spirit:field>
				</spirit:register>
			</spirit:addressBlock>
		</spirit:memoryMap>
	</spirit:memoryMaps>
	<spirit:model>
		<spirit:views>
			<spirit:view>
				<spirit:name>xilinx_verilogsynthesis</spirit:name>
				<spirit:displayName>Verilog Synthesis</spirit:displayName>
				<spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
				<spirit:language>verilog</spirit:language>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_xbip_utils_3_0__ref_view_fileset</spirit:localName>
				</spirit:fileSetRef>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_axi_utils_2_0__ref_view_fileset</spirit:localName>
				</spirit:fileSetRef>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_xbip_pipe_3_0__ref_view_fileset</spirit:localName>
				</spirit:fileSetRef>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_xbip_dsp48_wrapper_3_0__ref_view_fileset</spirit:localName>
				</spirit:fileSetRef>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_xbip_dsp48_addsub_3_0__ref_view_fileset</spirit:localName>
				</spirit:fileSetRef>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_xbip_dsp48_multadd_3_0__ref_view_fileset</spirit:localName>
				</spirit:fileSetRef>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_xbip_bram18k_3_0__ref_view_fileset</spirit:localName>
				</spirit:fileSetRef>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_mult_gen_12_0__ref_view_fileset</spirit:localName>
				</spirit:fileSetRef>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_floating_point_7_1__ref_view_fileset</spirit:localName>
				</spirit:fileSetRef>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
				</spirit:fileSetRef>
				<spirit:parameters>
					<spirit:parameter>
						<spirit:name>GENtimestamp</spirit:name>
						<spirit:value>Wed Nov 22 09:43:37 UTC 2017</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>outputProductCRC</spirit:name>
						<spirit:value>7:57f7d7b9</spirit:value>
					</spirit:parameter>
				</spirit:parameters>
			</spirit:view>
			<spirit:view>
				<spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
				<spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
				<spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
				<spirit:language>verilog</spirit:language>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
				</spirit:fileSetRef>
				<spirit:parameters>
					<spirit:parameter>
						<spirit:name>GENtimestamp</spirit:name>
						<spirit:value>Wed Nov 22 09:43:37 UTC 2017</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>outputProductCRC</spirit:name>
						<spirit:value>7:57f7d7b9</spirit:value>
					</spirit:parameter>
				</spirit:parameters>
			</spirit:view>
			<spirit:view>
				<spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
				<spirit:displayName>Verilog Simulation</spirit:displayName>
				<spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
				<spirit:language>verilog</spirit:language>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_xbip_utils_3_0__ref_view_fileset</spirit:localName>
				</spirit:fileSetRef>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_axi_utils_2_0__ref_view_fileset</spirit:localName>
				</spirit:fileSetRef>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_xbip_pipe_3_0__ref_view_fileset</spirit:localName>
				</spirit:fileSetRef>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_xbip_dsp48_wrapper_3_0__ref_view_fileset</spirit:localName>
				</spirit:fileSetRef>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_xbip_dsp48_addsub_3_0__ref_view_fileset</spirit:localName>
				</spirit:fileSetRef>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_xbip_dsp48_multadd_3_0__ref_view_fileset</spirit:localName>
				</spirit:fileSetRef>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_xbip_bram18k_3_0__ref_view_fileset</spirit:localName>
				</spirit:fileSetRef>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_mult_gen_12_0__ref_view_fileset</spirit:localName>
				</spirit:fileSetRef>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_floating_point_7_1__ref_view_fileset</spirit:localName>
				</spirit:fileSetRef>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
				</spirit:fileSetRef>
				<spirit:parameters>
					<spirit:parameter>
						<spirit:name>GENtimestamp</spirit:name>
						<spirit:value>Wed Nov 22 09:43:37 UTC 2017</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>outputProductCRC</spirit:name>
						<spirit:value>7:12c8d814</spirit:value>
					</spirit:parameter>
				</spirit:parameters>
			</spirit:view>
			<spirit:view>
				<spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
				<spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
				<spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
				<spirit:language>vhdl</spirit:language>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
				</spirit:fileSetRef>
				<spirit:parameters>
					<spirit:parameter>
						<spirit:name>GENtimestamp</spirit:name>
						<spirit:value>Wed Nov 22 09:43:37 UTC 2017</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>outputProductCRC</spirit:name>
						<spirit:value>7:12c8d814</spirit:value>
					</spirit:parameter>
				</spirit:parameters>
			</spirit:view>
		</spirit:views>
		<spirit:ports>
			<spirit:port>
				<spirit:name>s_axi_AXILiteS_AWADDR</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long"
								spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_AXILITES_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_AXILiteS_AWVALID</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_AXILiteS_AWREADY</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_AXILiteS_WDATA</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long"
								spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_AXILITES_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_AXILiteS_WSTRB</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long"
								spirit:resolve="dependent"
								spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_AXILITES_DATA_WIDTH&apos;)) div 8) - 1)">3</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_AXILiteS_WVALID</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_AXILiteS_WREADY</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_AXILiteS_BRESP</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long">1</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_AXILiteS_BVALID</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_AXILiteS_BREADY</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_AXILiteS_ARADDR</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long"
								spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_AXILITES_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_AXILiteS_ARVALID</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_AXILiteS_ARREADY</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_AXILiteS_RDATA</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long"
								spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_AXILITES_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_AXILiteS_RRESP</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long">1</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_AXILiteS_RVALID</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>s_axi_AXILiteS_RREADY</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>ap_clk</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>ap_rst_n</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>interrupt</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_WeightsIn_AWID</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long"
								spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_WEIGHTSIN_ID_WIDTH&apos;)) - 1)">0</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:isEnabled xilinx:resolve="dependent"
									xilinx:id="PORT_ENABLEMENT.m_axi_WeightsIn_AWID"
									xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.C_M_AXI_WEIGHTSIN_ENABLE_ID_PORTS&apos;)) = 1)">false</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_WeightsIn_AWADDR</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long"
								spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_WEIGHTSIN_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_WeightsIn_AWLEN</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long">7</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_WeightsIn_AWSIZE</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long">2</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_WeightsIn_AWBURST</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long">1</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_WeightsIn_AWLOCK</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long">1</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_WeightsIn_AWREGION</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long">3</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_WeightsIn_AWCACHE</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long">3</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_WeightsIn_AWPROT</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long">2</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_WeightsIn_AWQOS</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long">3</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_WeightsIn_AWUSER</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long"
								spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_WEIGHTSIN_AWUSER_WIDTH&apos;)) - 1)">0</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:isEnabled xilinx:resolve="dependent"
									xilinx:id="PORT_ENABLEMENT.m_axi_WeightsIn_AWUSER"
									xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.C_M_AXI_WEIGHTSIN_ENABLE_USER_PORTS&apos;)) = 1)">false</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_WeightsIn_AWVALID</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_WeightsIn_AWREADY</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_WeightsIn_WID</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long"
								spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_WEIGHTSIN_ID_WIDTH&apos;)) - 1)">0</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:isEnabled xilinx:resolve="dependent"
									xilinx:id="PORT_ENABLEMENT.m_axi_WeightsIn_WID"
									xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.C_M_AXI_WEIGHTSIN_ENABLE_ID_PORTS&apos;)) = 1)">false</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_WeightsIn_WDATA</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long"
								spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_WEIGHTSIN_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_WeightsIn_WSTRB</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long"
								spirit:resolve="dependent"
								spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_WEIGHTSIN_DATA_WIDTH&apos;)) div 8) - 1)">3</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_WeightsIn_WLAST</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_WeightsIn_WUSER</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long"
								spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_WEIGHTSIN_WUSER_WIDTH&apos;)) - 1)">0</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:isEnabled xilinx:resolve="dependent"
									xilinx:id="PORT_ENABLEMENT.m_axi_WeightsIn_WUSER"
									xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.C_M_AXI_WEIGHTSIN_ENABLE_USER_PORTS&apos;)) = 1)">false</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_WeightsIn_WVALID</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_WeightsIn_WREADY</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_WeightsIn_BID</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long"
								spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_WEIGHTSIN_ID_WIDTH&apos;)) - 1)">0</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:isEnabled xilinx:resolve="dependent"
									xilinx:id="PORT_ENABLEMENT.m_axi_WeightsIn_BID"
									xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.C_M_AXI_WEIGHTSIN_ENABLE_ID_PORTS&apos;)) = 1)">false</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_WeightsIn_BRESP</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long">1</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_WeightsIn_BUSER</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long"
								spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_WEIGHTSIN_BUSER_WIDTH&apos;)) - 1)">0</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
					<spirit:driver>
						<spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
					</spirit:driver>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:isEnabled xilinx:resolve="dependent"
									xilinx:id="PORT_ENABLEMENT.m_axi_WeightsIn_BUSER"
									xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.C_M_AXI_WEIGHTSIN_ENABLE_USER_PORTS&apos;)) = 1)">false</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_WeightsIn_BVALID</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_WeightsIn_BREADY</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_WeightsIn_ARID</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long"
								spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_WEIGHTSIN_ID_WIDTH&apos;)) - 1)">0</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:isEnabled xilinx:resolve="dependent"
									xilinx:id="PORT_ENABLEMENT.m_axi_WeightsIn_ARID"
									xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.C_M_AXI_WEIGHTSIN_ENABLE_ID_PORTS&apos;)) = 1)">false</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_WeightsIn_ARADDR</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long"
								spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_WEIGHTSIN_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_WeightsIn_ARLEN</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long">7</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_WeightsIn_ARSIZE</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long">2</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_WeightsIn_ARBURST</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long">1</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_WeightsIn_ARLOCK</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long">1</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_WeightsIn_ARREGION</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long">3</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_WeightsIn_ARCACHE</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long">3</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_WeightsIn_ARPROT</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long">2</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_WeightsIn_ARQOS</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long">3</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_WeightsIn_ARUSER</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long"
								spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_WEIGHTSIN_ARUSER_WIDTH&apos;)) - 1)">0</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:isEnabled xilinx:resolve="dependent"
									xilinx:id="PORT_ENABLEMENT.m_axi_WeightsIn_ARUSER"
									xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.C_M_AXI_WEIGHTSIN_ENABLE_USER_PORTS&apos;)) = 1)">false</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_WeightsIn_ARVALID</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_WeightsIn_ARREADY</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_WeightsIn_RID</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long"
								spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_WEIGHTSIN_ID_WIDTH&apos;)) - 1)">0</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:isEnabled xilinx:resolve="dependent"
									xilinx:id="PORT_ENABLEMENT.m_axi_WeightsIn_RID"
									xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.C_M_AXI_WEIGHTSIN_ENABLE_ID_PORTS&apos;)) = 1)">false</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_WeightsIn_RDATA</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long"
								spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_WEIGHTSIN_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_WeightsIn_RRESP</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long">1</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_WeightsIn_RLAST</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_WeightsIn_RUSER</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long"
								spirit:resolve="dependent"
								spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_WEIGHTSIN_RUSER_WIDTH&apos;)) - 1)">0</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
					<spirit:driver>
						<spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
					</spirit:driver>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:isEnabled xilinx:resolve="dependent"
									xilinx:id="PORT_ENABLEMENT.m_axi_WeightsIn_RUSER"
									xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.C_M_AXI_WEIGHTSIN_ENABLE_USER_PORTS&apos;)) = 1)">false</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_WeightsIn_RVALID</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>m_axi_WeightsIn_RREADY</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>input_V_TVALID</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>input_V_TREADY</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>input_V_TDATA</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long">31</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>outputStream_V_TVALID</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>outputStream_V_TREADY</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>outputStream_V_TDATA</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long">31</spirit:left>
						<spirit:right spirit:format="long">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
		</spirit:ports>
		<spirit:modelParameters>
			<spirit:modelParameter xsi:type="spirit:nameValueTypeType"
					spirit:dataType="integer">
				<spirit:name>C_S_AXI_AXILITES_ADDR_WIDTH</spirit:name>
				<spirit:value spirit:format="long"
						spirit:resolve="generated"
						spirit:id="MODELPARAM_VALUE.C_S_AXI_AXILITES_ADDR_WIDTH">5</spirit:value>
			</spirit:modelParameter>
			<spirit:modelParameter spirit:dataType="integer">
				<spirit:name>C_S_AXI_AXILITES_DATA_WIDTH</spirit:name>
				<spirit:value spirit:format="long"
						spirit:id="MODELPARAM_VALUE.C_S_AXI_AXILITES_DATA_WIDTH">32</spirit:value>
			</spirit:modelParameter>
			<spirit:modelParameter spirit:dataType="integer">
				<spirit:name>C_M_AXI_WEIGHTSIN_ID_WIDTH</spirit:name>
				<spirit:value spirit:format="long"
						spirit:resolve="generated"
						spirit:id="MODELPARAM_VALUE.C_M_AXI_WEIGHTSIN_ID_WIDTH">1</spirit:value>
				<spirit:vendorExtensions>
					<xilinx:parameterInfo>
						<xilinx:enablement>
							<xilinx:isEnabled xilinx:resolve="dependent"
									xilinx:id="MODELPARAM_ENABLEMENT.C_M_AXI_WEIGHTSIN_ID_WIDTH">false</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:parameterInfo>
				</spirit:vendorExtensions>
			</spirit:modelParameter>
			<spirit:modelParameter spirit:dataType="integer">
				<spirit:name>C_M_AXI_WEIGHTSIN_ADDR_WIDTH</spirit:name>
				<spirit:value spirit:format="long"
						spirit:id="MODELPARAM_VALUE.C_M_AXI_WEIGHTSIN_ADDR_WIDTH">32</spirit:value>
			</spirit:modelParameter>
			<spirit:modelParameter spirit:dataType="integer">
				<spirit:name>C_M_AXI_WEIGHTSIN_DATA_WIDTH</spirit:name>
				<spirit:value spirit:format="long"
						spirit:resolve="generated"
						spirit:id="MODELPARAM_VALUE.C_M_AXI_WEIGHTSIN_DATA_WIDTH">32</spirit:value>
			</spirit:modelParameter>
			<spirit:modelParameter spirit:dataType="integer">
				<spirit:name>C_M_AXI_WEIGHTSIN_AWUSER_WIDTH</spirit:name>
				<spirit:value spirit:format="long"
						spirit:resolve="generated"
						spirit:id="MODELPARAM_VALUE.C_M_AXI_WEIGHTSIN_AWUSER_WIDTH">1</spirit:value>
				<spirit:vendorExtensions>
					<xilinx:parameterInfo>
						<xilinx:enablement>
							<xilinx:isEnabled xilinx:resolve="dependent"
									xilinx:id="MODELPARAM_ENABLEMENT.C_M_AXI_WEIGHTSIN_AWUSER_WIDTH">false</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:parameterInfo>
				</spirit:vendorExtensions>
			</spirit:modelParameter>
			<spirit:modelParameter spirit:dataType="integer">
				<spirit:name>C_M_AXI_WEIGHTSIN_ARUSER_WIDTH</spirit:name>
				<spirit:value spirit:format="long"
						spirit:resolve="generated"
						spirit:id="MODELPARAM_VALUE.C_M_AXI_WEIGHTSIN_ARUSER_WIDTH">1</spirit:value>
				<spirit:vendorExtensions>
					<xilinx:parameterInfo>
						<xilinx:enablement>
							<xilinx:isEnabled xilinx:resolve="dependent"
									xilinx:id="MODELPARAM_ENABLEMENT.C_M_AXI_WEIGHTSIN_ARUSER_WIDTH">false</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:parameterInfo>
				</spirit:vendorExtensions>
			</spirit:modelParameter>
			<spirit:modelParameter spirit:dataType="integer">
				<spirit:name>C_M_AXI_WEIGHTSIN_WUSER_WIDTH</spirit:name>
				<spirit:value spirit:format="long"
						spirit:resolve="generated"
						spirit:id="MODELPARAM_VALUE.C_M_AXI_WEIGHTSIN_WUSER_WIDTH">1</spirit:value>
				<spirit:vendorExtensions>
					<xilinx:parameterInfo>
						<xilinx:enablement>
							<xilinx:isEnabled xilinx:resolve="dependent"
									xilinx:id="MODELPARAM_ENABLEMENT.C_M_AXI_WEIGHTSIN_WUSER_WIDTH">false</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:parameterInfo>
				</spirit:vendorExtensions>
			</spirit:modelParameter>
			<spirit:modelParameter spirit:dataType="integer">
				<spirit:name>C_M_AXI_WEIGHTSIN_RUSER_WIDTH</spirit:name>
				<spirit:value spirit:format="long"
						spirit:resolve="generated"
						spirit:id="MODELPARAM_VALUE.C_M_AXI_WEIGHTSIN_RUSER_WIDTH">1</spirit:value>
				<spirit:vendorExtensions>
					<xilinx:parameterInfo>
						<xilinx:enablement>
							<xilinx:isEnabled xilinx:resolve="dependent"
									xilinx:id="MODELPARAM_ENABLEMENT.C_M_AXI_WEIGHTSIN_RUSER_WIDTH">false</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:parameterInfo>
				</spirit:vendorExtensions>
			</spirit:modelParameter>
			<spirit:modelParameter spirit:dataType="integer">
				<spirit:name>C_M_AXI_WEIGHTSIN_BUSER_WIDTH</spirit:name>
				<spirit:value spirit:format="long"
						spirit:resolve="generated"
						spirit:id="MODELPARAM_VALUE.C_M_AXI_WEIGHTSIN_BUSER_WIDTH">1</spirit:value>
				<spirit:vendorExtensions>
					<xilinx:parameterInfo>
						<xilinx:enablement>
							<xilinx:isEnabled xilinx:resolve="dependent"
									xilinx:id="MODELPARAM_ENABLEMENT.C_M_AXI_WEIGHTSIN_BUSER_WIDTH">false</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:parameterInfo>
				</spirit:vendorExtensions>
			</spirit:modelParameter>
			<spirit:modelParameter spirit:dataType="integer">
				<spirit:name>C_M_AXI_WEIGHTSIN_USER_VALUE</spirit:name>
				<spirit:value spirit:format="bitString"
						spirit:resolve="generated"
						spirit:id="MODELPARAM_VALUE.C_M_AXI_WEIGHTSIN_USER_VALUE"
						spirit:bitStringLength="32">0x00000000</spirit:value>
				<spirit:vendorExtensions>
					<xilinx:parameterInfo>
						<xilinx:enablement>
							<xilinx:isEnabled xilinx:resolve="dependent"
									xilinx:id="MODELPARAM_ENABLEMENT.C_M_AXI_WEIGHTSIN_USER_VALUE">false</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:parameterInfo>
				</spirit:vendorExtensions>
			</spirit:modelParameter>
			<spirit:modelParameter spirit:dataType="integer">
				<spirit:name>C_M_AXI_WEIGHTSIN_PROT_VALUE</spirit:name>
				<spirit:value spirit:format="bitString"
						spirit:resolve="generated"
						spirit:id="MODELPARAM_VALUE.C_M_AXI_WEIGHTSIN_PROT_VALUE"
						spirit:bitStringLength="3">&quot;000&quot;</spirit:value>
			</spirit:modelParameter>
			<spirit:modelParameter spirit:dataType="integer">
				<spirit:name>C_M_AXI_WEIGHTSIN_CACHE_VALUE</spirit:name>
				<spirit:value spirit:format="bitString"
						spirit:resolve="generated"
						spirit:id="MODELPARAM_VALUE.C_M_AXI_WEIGHTSIN_CACHE_VALUE"
						spirit:bitStringLength="4">&quot;0011&quot;</spirit:value>
			</spirit:modelParameter>
		</spirit:modelParameters>
	</spirit:model>
	<spirit:choices>
		<spirit:choice>
			<spirit:name>choice_list_40181835</spirit:name>
			<spirit:enumeration>32</spirit:enumeration>
			<spirit:enumeration>64</spirit:enumeration>
			<spirit:enumeration>128</spirit:enumeration>
			<spirit:enumeration>256</spirit:enumeration>
			<spirit:enumeration>512</spirit:enumeration>
			<spirit:enumeration>1024</spirit:enumeration>
		</spirit:choice>
	</spirit:choices>
	<spirit:fileSets>
		<spirit:fileSet>
			<spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_xbip_utils_3_0__ref_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>../../ipshared/3d01/hdl/xbip_utils_v3_0_vh_rfs.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_utils_v3_0_7</spirit:logicalName>
			</spirit:file>
			<spirit:vendorExtensions>
				<xilinx:subCoreRef>
					<xilinx:componentRef xilinx:vendor="xilinx.com"
							xilinx:library="ip"
							xilinx:name="xbip_utils"
							xilinx:version="3.0"
							xilinx:isGenerated="true"
							xilinx:checksum="6e8064b6">
						<xilinx:mode xilinx:name="copy_mode"/>
					</xilinx:componentRef>
				</xilinx:subCoreRef>
			</spirit:vendorExtensions>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_axi_utils_2_0__ref_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>../../ipshared/43f5/hdl/axi_utils_v2_0_vh_rfs.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>axi_utils_v2_0_3</spirit:logicalName>
			</spirit:file>
			<spirit:vendorExtensions>
				<xilinx:subCoreRef>
					<xilinx:componentRef xilinx:vendor="xilinx.com"
							xilinx:library="ip"
							xilinx:name="axi_utils"
							xilinx:version="2.0"
							xilinx:isGenerated="true"
							xilinx:checksum="a8e497e6">
						<xilinx:mode xilinx:name="copy_mode"/>
					</xilinx:componentRef>
				</xilinx:subCoreRef>
			</spirit:vendorExtensions>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_xbip_pipe_3_0__ref_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>../../ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_pipe_v3_0_3</spirit:logicalName>
			</spirit:file>
			<spirit:vendorExtensions>
				<xilinx:subCoreRef>
					<xilinx:componentRef xilinx:vendor="xilinx.com"
							xilinx:library="ip"
							xilinx:name="xbip_pipe"
							xilinx:version="3.0"
							xilinx:isGenerated="true"
							xilinx:checksum="467ac1fe">
						<xilinx:mode xilinx:name="copy_mode"/>
					</xilinx:componentRef>
				</xilinx:subCoreRef>
			</spirit:vendorExtensions>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_xbip_dsp48_wrapper_3_0__ref_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>../../ipshared/1e87/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_dsp48_wrapper_v3_0_4</spirit:logicalName>
			</spirit:file>
			<spirit:vendorExtensions>
				<xilinx:subCoreRef>
					<xilinx:componentRef xilinx:vendor="xilinx.com"
							xilinx:library="ip"
							xilinx:name="xbip_dsp48_wrapper"
							xilinx:version="3.0"
							xilinx:isGenerated="true"
							xilinx:checksum="e4036fd2">
						<xilinx:mode xilinx:name="copy_mode"/>
					</xilinx:componentRef>
				</xilinx:subCoreRef>
			</spirit:vendorExtensions>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_xbip_dsp48_addsub_3_0__ref_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>../../ipshared/c9c4/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_dsp48_addsub_v3_0_3</spirit:logicalName>
			</spirit:file>
			<spirit:vendorExtensions>
				<xilinx:subCoreRef>
					<xilinx:componentRef xilinx:vendor="xilinx.com"
							xilinx:library="ip"
							xilinx:name="xbip_dsp48_addsub"
							xilinx:version="3.0"
							xilinx:isGenerated="true"
							xilinx:checksum="cd69e5c9">
						<xilinx:mode xilinx:name="copy_mode"/>
					</xilinx:componentRef>
				</xilinx:subCoreRef>
			</spirit:vendorExtensions>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_xbip_dsp48_multadd_3_0__ref_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>../../ipshared/779d/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_dsp48_multadd_v3_0_3</spirit:logicalName>
			</spirit:file>
			<spirit:vendorExtensions>
				<xilinx:subCoreRef>
					<xilinx:componentRef xilinx:vendor="xilinx.com"
							xilinx:library="ip"
							xilinx:name="xbip_dsp48_multadd"
							xilinx:version="3.0"
							xilinx:isGenerated="true"
							xilinx:checksum="cdd4a26a">
						<xilinx:mode xilinx:name="copy_mode"/>
					</xilinx:componentRef>
				</xilinx:subCoreRef>
			</spirit:vendorExtensions>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_xbip_bram18k_3_0__ref_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>../../ipshared/403d/hdl/xbip_bram18k_v3_0_vh_rfs.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xbip_bram18k_v3_0_3</spirit:logicalName>
			</spirit:file>
			<spirit:vendorExtensions>
				<xilinx:subCoreRef>
					<xilinx:componentRef xilinx:vendor="xilinx.com"
							xilinx:library="ip"
							xilinx:name="xbip_bram18k"
							xilinx:version="3.0"
							xilinx:isGenerated="true"
							xilinx:checksum="afc2d545">
						<xilinx:mode xilinx:name="copy_mode"/>
					</xilinx:componentRef>
				</xilinx:subCoreRef>
			</spirit:vendorExtensions>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_mult_gen_12_0__ref_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>../../ipshared/f0ab/hdl/mult_gen_v12_0_vh_rfs.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>mult_gen_v12_0_12</spirit:logicalName>
			</spirit:file>
			<spirit:vendorExtensions>
				<xilinx:subCoreRef>
					<xilinx:componentRef xilinx:vendor="xilinx.com"
							xilinx:library="ip"
							xilinx:name="mult_gen"
							xilinx:version="12.0"
							xilinx:isGenerated="true"
							xilinx:checksum="b64ec220">
						<xilinx:mode xilinx:name="copy_mode"/>
					</xilinx:componentRef>
				</xilinx:subCoreRef>
			</spirit:vendorExtensions>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_floating_point_7_1__ref_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>../../ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>floating_point_v7_1_4</spirit:logicalName>
			</spirit:file>
			<spirit:vendorExtensions>
				<xilinx:subCoreRef>
					<xilinx:componentRef xilinx:vendor="xilinx.com"
							xilinx:library="ip"
							xilinx:name="floating_point"
							xilinx:version="7.1"
							xilinx:isGenerated="true"
							xilinx:checksum="af3d7475">
						<xilinx:mode xilinx:name="copy_mode"/>
					</xilinx:componentRef>
				</xilinx:subCoreRef>
			</spirit:vendorExtensions>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>../../ipshared/c467/hdl/ip/convHW_ap_fpext_0_no_dsp_32.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>../../ipshared/c467/hdl/ip/convHW_ap_sitofp_4_no_dsp_32.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>constraints/convHW_ooc.xdc</spirit:name>
				<spirit:userFileType>xdc</spirit:userFileType>
				<spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>../../ipshared/c467/hdl/verilog/convHW.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>../../ipshared/c467/hdl/verilog/convHW_AXILiteS_s_axi.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>../../ipshared/c467/hdl/verilog/convHW_BiasTemp.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>../../ipshared/c467/hdl/verilog/convHW_fpext_32nsThq.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>../../ipshared/c467/hdl/verilog/convHW_linBuff_vafYi.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>../../ipshared/c467/hdl/verilog/convHW_mul_32s_32UhA.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>../../ipshared/c467/hdl/verilog/convHW_Results_V.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/convHW_Results_V_ram.dat</spirit:name>
				<spirit:userFileType>mif</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>../../ipshared/c467/hdl/verilog/convHW_sitofp_32nShg.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>../../ipshared/c467/hdl/verilog/convHW_WeightsIn_m_axi.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>../../ipshared/c467/hdl/verilog/convHW_weightsTembkb.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>synth/system_convHW_0_0.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>xil_defaultlib</spirit:logicalName>
			</spirit:file>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_xbip_utils_3_0__ref_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>../../ipshared/3d01/hdl/xbip_utils_v3_0_vh_rfs.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
				<spirit:logicalName>xbip_utils_v3_0_7</spirit:logicalName>
			</spirit:file>
			<spirit:vendorExtensions>
				<xilinx:subCoreRef>
					<xilinx:componentRef xilinx:vendor="xilinx.com"
							xilinx:library="ip"
							xilinx:name="xbip_utils"
							xilinx:version="3.0"
							xilinx:isGenerated="true"
							xilinx:checksum="6e8064b6">
						<xilinx:mode xilinx:name="copy_mode"/>
					</xilinx:componentRef>
				</xilinx:subCoreRef>
			</spirit:vendorExtensions>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_axi_utils_2_0__ref_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>../../ipshared/43f5/hdl/axi_utils_v2_0_vh_rfs.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
				<spirit:logicalName>axi_utils_v2_0_3</spirit:logicalName>
			</spirit:file>
			<spirit:vendorExtensions>
				<xilinx:subCoreRef>
					<xilinx:componentRef xilinx:vendor="xilinx.com"
							xilinx:library="ip"
							xilinx:name="axi_utils"
							xilinx:version="2.0"
							xilinx:isGenerated="true"
							xilinx:checksum="a8e497e6">
						<xilinx:mode xilinx:name="copy_mode"/>
					</xilinx:componentRef>
				</xilinx:subCoreRef>
			</spirit:vendorExtensions>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_xbip_pipe_3_0__ref_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>../../ipshared/7db8/hdl/xbip_pipe_v3_0_vh_rfs.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
				<spirit:logicalName>xbip_pipe_v3_0_3</spirit:logicalName>
			</spirit:file>
			<spirit:vendorExtensions>
				<xilinx:subCoreRef>
					<xilinx:componentRef xilinx:vendor="xilinx.com"
							xilinx:library="ip"
							xilinx:name="xbip_pipe"
							xilinx:version="3.0"
							xilinx:isGenerated="true"
							xilinx:checksum="467ac1fe">
						<xilinx:mode xilinx:name="copy_mode"/>
					</xilinx:componentRef>
				</xilinx:subCoreRef>
			</spirit:vendorExtensions>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_xbip_dsp48_wrapper_3_0__ref_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>../../ipshared/1e87/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
				<spirit:logicalName>xbip_dsp48_wrapper_v3_0_4</spirit:logicalName>
			</spirit:file>
			<spirit:vendorExtensions>
				<xilinx:subCoreRef>
					<xilinx:componentRef xilinx:vendor="xilinx.com"
							xilinx:library="ip"
							xilinx:name="xbip_dsp48_wrapper"
							xilinx:version="3.0"
							xilinx:isGenerated="true"
							xilinx:checksum="e4036fd2">
						<xilinx:mode xilinx:name="copy_mode"/>
					</xilinx:componentRef>
				</xilinx:subCoreRef>
			</spirit:vendorExtensions>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_xbip_dsp48_addsub_3_0__ref_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>../../ipshared/c9c4/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
				<spirit:logicalName>xbip_dsp48_addsub_v3_0_3</spirit:logicalName>
			</spirit:file>
			<spirit:vendorExtensions>
				<xilinx:subCoreRef>
					<xilinx:componentRef xilinx:vendor="xilinx.com"
							xilinx:library="ip"
							xilinx:name="xbip_dsp48_addsub"
							xilinx:version="3.0"
							xilinx:isGenerated="true"
							xilinx:checksum="cd69e5c9">
						<xilinx:mode xilinx:name="copy_mode"/>
					</xilinx:componentRef>
				</xilinx:subCoreRef>
			</spirit:vendorExtensions>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_xbip_dsp48_multadd_3_0__ref_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>../../ipshared/779d/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
				<spirit:logicalName>xbip_dsp48_multadd_v3_0_3</spirit:logicalName>
			</spirit:file>
			<spirit:vendorExtensions>
				<xilinx:subCoreRef>
					<xilinx:componentRef xilinx:vendor="xilinx.com"
							xilinx:library="ip"
							xilinx:name="xbip_dsp48_multadd"
							xilinx:version="3.0"
							xilinx:isGenerated="true"
							xilinx:checksum="cdd4a26a">
						<xilinx:mode xilinx:name="copy_mode"/>
					</xilinx:componentRef>
				</xilinx:subCoreRef>
			</spirit:vendorExtensions>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_xbip_bram18k_3_0__ref_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>../../ipshared/403d/hdl/xbip_bram18k_v3_0_vh_rfs.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
				<spirit:logicalName>xbip_bram18k_v3_0_3</spirit:logicalName>
			</spirit:file>
			<spirit:vendorExtensions>
				<xilinx:subCoreRef>
					<xilinx:componentRef xilinx:vendor="xilinx.com"
							xilinx:library="ip"
							xilinx:name="xbip_bram18k"
							xilinx:version="3.0"
							xilinx:isGenerated="true"
							xilinx:checksum="afc2d545">
						<xilinx:mode xilinx:name="copy_mode"/>
					</xilinx:componentRef>
				</xilinx:subCoreRef>
			</spirit:vendorExtensions>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_mult_gen_12_0__ref_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>../../ipshared/f0ab/hdl/mult_gen_v12_0_vh_rfs.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
				<spirit:logicalName>mult_gen_v12_0_12</spirit:logicalName>
			</spirit:file>
			<spirit:vendorExtensions>
				<xilinx:subCoreRef>
					<xilinx:componentRef xilinx:vendor="xilinx.com"
							xilinx:library="ip"
							xilinx:name="mult_gen"
							xilinx:version="12.0"
							xilinx:isGenerated="true"
							xilinx:checksum="b64ec220">
						<xilinx:mode xilinx:name="copy_mode"/>
					</xilinx:componentRef>
				</xilinx:subCoreRef>
			</spirit:vendorExtensions>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_floating_point_7_1__ref_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>../../ipshared/4a02/hdl/floating_point_v7_1_vh_rfs.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
				<spirit:logicalName>floating_point_v7_1_4</spirit:logicalName>
			</spirit:file>
			<spirit:vendorExtensions>
				<xilinx:subCoreRef>
					<xilinx:componentRef xilinx:vendor="xilinx.com"
							xilinx:library="ip"
							xilinx:name="floating_point"
							xilinx:version="7.1"
							xilinx:isGenerated="true"
							xilinx:checksum="af3d7475">
						<xilinx:mode xilinx:name="copy_mode"/>
					</xilinx:componentRef>
				</xilinx:subCoreRef>
			</spirit:vendorExtensions>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>../../ipshared/c467/hdl/verilog/convHW.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>../../ipshared/c467/hdl/verilog/convHW_AXILiteS_s_axi.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>../../ipshared/c467/hdl/verilog/convHW_BiasTemp.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>../../ipshared/c467/hdl/verilog/convHW_fpext_32nsThq.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>../../ipshared/c467/hdl/verilog/convHW_linBuff_vafYi.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>../../ipshared/c467/hdl/verilog/convHW_mul_32s_32UhA.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>../../ipshared/c467/hdl/verilog/convHW_Results_V.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>hdl/verilog/convHW_Results_V_ram.dat</spirit:name>
				<spirit:userFileType>mif</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>../../ipshared/c467/hdl/verilog/convHW_sitofp_32nShg.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>../../ipshared/c467/hdl/verilog/convHW_WeightsIn_m_axi.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>../../ipshared/c467/hdl/verilog/convHW_weightsTembkb.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>../../ipshared/c467/hdl/ip/convHW_ap_fpext_0_no_dsp_32.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
			</spirit:file>
			<spirit:file>
				<spirit:name>../../ipshared/c467/hdl/ip/convHW_ap_sitofp_4_no_dsp_32.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
			</spirit:file>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>sim/system_convHW_0_0.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:logicalName>xil_defaultlib</spirit:logicalName>
			</spirit:file>
		</spirit:fileSet>
	</spirit:fileSets>
	<spirit:description>An IP generated by Vivado HLS</spirit:description>
	<spirit:parameters>
		<spirit:parameter>
			<spirit:name>C_M_AXI_WEIGHTSIN_ENABLE_ID_PORTS</spirit:name>
			<spirit:displayName>Enable ID ports</spirit:displayName>
			<spirit:value spirit:format="bool"
					spirit:resolve="user"
					spirit:id="PARAM_VALUE.C_M_AXI_WEIGHTSIN_ENABLE_ID_PORTS"
					spirit:order="2"
					spirit:configGroups="1 m axi WeightsIn (AXI4 Master Interface)">false</spirit:value>
		</spirit:parameter>
		<spirit:parameter>
			<spirit:name>C_M_AXI_WEIGHTSIN_ID_WIDTH</spirit:name>
			<spirit:displayName>ID width</spirit:displayName>
			<spirit:value spirit:format="long"
					spirit:resolve="user"
					spirit:id="PARAM_VALUE.C_M_AXI_WEIGHTSIN_ID_WIDTH"
					spirit:order="3"
					spirit:configGroups="1 m axi WeightsIn (AXI4 Master Interface)"
					spirit:minimum="1"
					spirit:maximum="32"
					spirit:rangeType="long">1</spirit:value>
			<spirit:vendorExtensions>
				<xilinx:parameterInfo>
					<xilinx:enablement>
						<xilinx:isEnabled xilinx:resolve="dependent"
								xilinx:id="PARAM_ENABLEMENT.C_M_AXI_WEIGHTSIN_ID_WIDTH"
								xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.C_M_AXI_WEIGHTSIN_ENABLE_ID_PORTS&apos;)) = 1)">false</xilinx:isEnabled>
					</xilinx:enablement>
				</xilinx:parameterInfo>
			</spirit:vendorExtensions>
		</spirit:parameter>
		<spirit:parameter>
			<spirit:name>C_M_AXI_WEIGHTSIN_DATA_WIDTH</spirit:name>
			<spirit:displayName>Data width</spirit:displayName>
			<spirit:value spirit:format="long"
					spirit:resolve="user"
					spirit:id="PARAM_VALUE.C_M_AXI_WEIGHTSIN_DATA_WIDTH"
					spirit:choiceRef="choice_list_40181835"
					spirit:order="4"
					spirit:configGroups="1 m axi WeightsIn (AXI4 Master Interface)">32</spirit:value>
		</spirit:parameter>
		<spirit:parameter>
			<spirit:name>C_M_AXI_WEIGHTSIN_ENABLE_USER_PORTS</spirit:name>
			<spirit:displayName>Enable USER ports</spirit:displayName>
			<spirit:value spirit:format="bool"
					spirit:resolve="user"
					spirit:id="PARAM_VALUE.C_M_AXI_WEIGHTSIN_ENABLE_USER_PORTS"
					spirit:order="5"
					spirit:configGroups="1 m axi WeightsIn (AXI4 Master Interface)">false</spirit:value>
		</spirit:parameter>
		<spirit:parameter>
			<spirit:name>C_M_AXI_WEIGHTSIN_AWUSER_WIDTH</spirit:name>
			<spirit:displayName>AWUSER width</spirit:displayName>
			<spirit:value spirit:format="long"
					spirit:resolve="user"
					spirit:id="PARAM_VALUE.C_M_AXI_WEIGHTSIN_AWUSER_WIDTH"
					spirit:order="6"
					spirit:configGroups="1 m axi WeightsIn (AXI4 Master Interface)"
					spirit:minimum="1"
					spirit:maximum="1024"
					spirit:rangeType="long">1</spirit:value>
			<spirit:vendorExtensions>
				<xilinx:parameterInfo>
					<xilinx:enablement>
						<xilinx:isEnabled xilinx:resolve="dependent"
								xilinx:id="PARAM_ENABLEMENT.C_M_AXI_WEIGHTSIN_AWUSER_WIDTH"
								xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.C_M_AXI_WEIGHTSIN_ENABLE_USER_PORTS&apos;)) = 1)">false</xilinx:isEnabled>
					</xilinx:enablement>
				</xilinx:parameterInfo>
			</spirit:vendorExtensions>
		</spirit:parameter>
		<spirit:parameter>
			<spirit:name>C_M_AXI_WEIGHTSIN_WUSER_WIDTH</spirit:name>
			<spirit:displayName>WUSER width</spirit:displayName>
			<spirit:value spirit:format="long"
					spirit:resolve="user"
					spirit:id="PARAM_VALUE.C_M_AXI_WEIGHTSIN_WUSER_WIDTH"
					spirit:order="7"
					spirit:configGroups="1 m axi WeightsIn (AXI4 Master Interface)"
					spirit:minimum="1"
					spirit:maximum="1024"
					spirit:rangeType="long">1</spirit:value>
			<spirit:vendorExtensions>
				<xilinx:parameterInfo>
					<xilinx:enablement>
						<xilinx:isEnabled xilinx:resolve="dependent"
								xilinx:id="PARAM_ENABLEMENT.C_M_AXI_WEIGHTSIN_WUSER_WIDTH"
								xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.C_M_AXI_WEIGHTSIN_ENABLE_USER_PORTS&apos;)) = 1)">false</xilinx:isEnabled>
					</xilinx:enablement>
				</xilinx:parameterInfo>
			</spirit:vendorExtensions>
		</spirit:parameter>
		<spirit:parameter>
			<spirit:name>C_M_AXI_WEIGHTSIN_BUSER_WIDTH</spirit:name>
			<spirit:displayName>BUSER width</spirit:displayName>
			<spirit:value spirit:format="long"
					spirit:resolve="user"
					spirit:id="PARAM_VALUE.C_M_AXI_WEIGHTSIN_BUSER_WIDTH"
					spirit:order="8"
					spirit:configGroups="1 m axi WeightsIn (AXI4 Master Interface)"
					spirit:minimum="1"
					spirit:maximum="1024"
					spirit:rangeType="long">1</spirit:value>
			<spirit:vendorExtensions>
				<xilinx:parameterInfo>
					<xilinx:enablement>
						<xilinx:isEnabled xilinx:resolve="dependent"
								xilinx:id="PARAM_ENABLEMENT.C_M_AXI_WEIGHTSIN_BUSER_WIDTH"
								xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.C_M_AXI_WEIGHTSIN_ENABLE_USER_PORTS&apos;)) = 1)">false</xilinx:isEnabled>
					</xilinx:enablement>
				</xilinx:parameterInfo>
			</spirit:vendorExtensions>
		</spirit:parameter>
		<spirit:parameter>
			<spirit:name>C_M_AXI_WEIGHTSIN_ARUSER_WIDTH</spirit:name>
			<spirit:displayName>ARUSER width</spirit:displayName>
			<spirit:value spirit:format="long"
					spirit:resolve="user"
					spirit:id="PARAM_VALUE.C_M_AXI_WEIGHTSIN_ARUSER_WIDTH"
					spirit:order="9"
					spirit:configGroups="1 m axi WeightsIn (AXI4 Master Interface)"
					spirit:minimum="1"
					spirit:maximum="1024"
					spirit:rangeType="long">1</spirit:value>
			<spirit:vendorExtensions>
				<xilinx:parameterInfo>
					<xilinx:enablement>
						<xilinx:isEnabled xilinx:resolve="dependent"
								xilinx:id="PARAM_ENABLEMENT.C_M_AXI_WEIGHTSIN_ARUSER_WIDTH"
								xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.C_M_AXI_WEIGHTSIN_ENABLE_USER_PORTS&apos;)) = 1)">false</xilinx:isEnabled>
					</xilinx:enablement>
				</xilinx:parameterInfo>
			</spirit:vendorExtensions>
		</spirit:parameter>
		<spirit:parameter>
			<spirit:name>C_M_AXI_WEIGHTSIN_RUSER_WIDTH</spirit:name>
			<spirit:displayName>RUSER width</spirit:displayName>
			<spirit:value spirit:format="long"
					spirit:resolve="user"
					spirit:id="PARAM_VALUE.C_M_AXI_WEIGHTSIN_RUSER_WIDTH"
					spirit:order="10"
					spirit:configGroups="1 m axi WeightsIn (AXI4 Master Interface)"
					spirit:minimum="1"
					spirit:maximum="1024"
					spirit:rangeType="long">1</spirit:value>
			<spirit:vendorExtensions>
				<xilinx:parameterInfo>
					<xilinx:enablement>
						<xilinx:isEnabled xilinx:resolve="dependent"
								xilinx:id="PARAM_ENABLEMENT.C_M_AXI_WEIGHTSIN_RUSER_WIDTH"
								xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.C_M_AXI_WEIGHTSIN_ENABLE_USER_PORTS&apos;)) = 1)">false</xilinx:isEnabled>
					</xilinx:enablement>
				</xilinx:parameterInfo>
			</spirit:vendorExtensions>
		</spirit:parameter>
		<spirit:parameter>
			<spirit:name>C_M_AXI_WEIGHTSIN_USER_VALUE</spirit:name>
			<spirit:displayName>USER value</spirit:displayName>
			<spirit:value spirit:format="bitString"
					spirit:resolve="user"
					spirit:id="PARAM_VALUE.C_M_AXI_WEIGHTSIN_USER_VALUE"
					spirit:order="11"
					spirit:configGroups="1 m axi WeightsIn (AXI4 Master Interface)"
					spirit:bitStringLength="32">0x00000000</spirit:value>
			<spirit:vendorExtensions>
				<xilinx:parameterInfo>
					<xilinx:enablement>
						<xilinx:isEnabled xilinx:resolve="dependent"
								xilinx:id="PARAM_ENABLEMENT.C_M_AXI_WEIGHTSIN_USER_VALUE"
								xilinx:dependency="(spirit:decode(id(&apos;PARAM_VALUE.C_M_AXI_WEIGHTSIN_ENABLE_USER_PORTS&apos;)) = 1)">false</xilinx:isEnabled>
					</xilinx:enablement>
				</xilinx:parameterInfo>
			</spirit:vendorExtensions>
		</spirit:parameter>
		<spirit:parameter>
			<spirit:name>C_M_AXI_WEIGHTSIN_PROT_VALUE</spirit:name>
			<spirit:displayName>PROT value</spirit:displayName>
			<spirit:value spirit:format="bitString"
					spirit:resolve="user"
					spirit:id="PARAM_VALUE.C_M_AXI_WEIGHTSIN_PROT_VALUE"
					spirit:order="12"
					spirit:configGroups="1 m axi WeightsIn (AXI4 Master Interface)"
					spirit:bitStringLength="3">&quot;000&quot;</spirit:value>
		</spirit:parameter>
		<spirit:parameter>
			<spirit:name>C_M_AXI_WEIGHTSIN_CACHE_VALUE</spirit:name>
			<spirit:displayName>CACHE value</spirit:displayName>
			<spirit:value spirit:format="bitString"
					spirit:resolve="user"
					spirit:id="PARAM_VALUE.C_M_AXI_WEIGHTSIN_CACHE_VALUE"
					spirit:order="13"
					spirit:configGroups="1 m axi WeightsIn (AXI4 Master Interface)"
					spirit:bitStringLength="4">&quot;0011&quot;</spirit:value>
		</spirit:parameter>
		<spirit:parameter>
			<spirit:name>Component_Name</spirit:name>
			<spirit:value spirit:resolve="user"
					spirit:id="PARAM_VALUE.Component_Name"
					spirit:order="1">system_convHW_0_0</spirit:value>
		</spirit:parameter>
		<spirit:parameter>
			<spirit:name>clk_period</spirit:name>
			<spirit:value spirit:id="PARAM_VALUE.clk_period"
					spirit:order="14">10.000000</spirit:value>
			<spirit:vendorExtensions>
				<xilinx:parameterInfo>
					<xilinx:enablement>
						<xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.clk_period">false</xilinx:isEnabled>
					</xilinx:enablement>
				</xilinx:parameterInfo>
			</spirit:vendorExtensions>
		</spirit:parameter>
		<spirit:parameter>
			<spirit:name>machine</spirit:name>
			<spirit:value spirit:id="PARAM_VALUE.machine"
					spirit:order="15">64</spirit:value>
			<spirit:vendorExtensions>
				<xilinx:parameterInfo>
					<xilinx:enablement>
						<xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.machine">false</xilinx:isEnabled>
					</xilinx:enablement>
				</xilinx:parameterInfo>
			</spirit:vendorExtensions>
		</spirit:parameter>
		<spirit:parameter>
			<spirit:name>combinational</spirit:name>
			<spirit:value spirit:id="PARAM_VALUE.combinational"
					spirit:order="16">0</spirit:value>
			<spirit:vendorExtensions>
				<xilinx:parameterInfo>
					<xilinx:enablement>
						<xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.combinational">false</xilinx:isEnabled>
					</xilinx:enablement>
				</xilinx:parameterInfo>
			</spirit:vendorExtensions>
		</spirit:parameter>
		<spirit:parameter>
			<spirit:name>latency</spirit:name>
			<spirit:value spirit:id="PARAM_VALUE.latency"
					spirit:order="17">95694</spirit:value>
			<spirit:vendorExtensions>
				<xilinx:parameterInfo>
					<xilinx:enablement>
						<xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.latency">false</xilinx:isEnabled>
					</xilinx:enablement>
				</xilinx:parameterInfo>
			</spirit:vendorExtensions>
		</spirit:parameter>
		<spirit:parameter>
			<spirit:name>II</spirit:name>
			<spirit:value spirit:id="PARAM_VALUE.II"
					spirit:order="18">x</spirit:value>
			<spirit:vendorExtensions>
				<xilinx:parameterInfo>
					<xilinx:enablement>
						<xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.II">false</xilinx:isEnabled>
					</xilinx:enablement>
				</xilinx:parameterInfo>
			</spirit:vendorExtensions>
		</spirit:parameter>
	</spirit:parameters>
	<spirit:vendorExtensions>
		<xilinx:coreExtensions>
			<xilinx:displayName>Convhw</xilinx:displayName>
			<xilinx:coreRevision>1711221039</xilinx:coreRevision>
			<xilinx:configElementInfos>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AP_CLK.CLK_DOMAIN"
						xilinx:valueSource="default_prop"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AP_CLK.FREQ_HZ"
						xilinx:valueSource="user_prop"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.INPUT_V.CLK_DOMAIN"
						xilinx:valueSource="default_prop"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.INPUT_V.FREQ_HZ"
						xilinx:valueSource="user_prop"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.INPUT_V.HAS_TKEEP"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.INPUT_V.HAS_TLAST"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.INPUT_V.HAS_TREADY"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.INPUT_V.HAS_TSTRB"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.INPUT_V.LAYERED_METADATA"
						xilinx:valueSource="default_prop"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.INPUT_V.TDEST_WIDTH"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.INPUT_V.TID_WIDTH"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.ARUSER_WIDTH"
						xilinx:valueSource="user"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.AWUSER_WIDTH"
						xilinx:valueSource="user"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.BUSER_WIDTH"
						xilinx:valueSource="user"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.CLK_DOMAIN"
						xilinx:valueSource="default_prop"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.DATA_WIDTH"
						xilinx:valueSource="user"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.FREQ_HZ"
						xilinx:valueSource="user_prop"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.HAS_BRESP"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.HAS_CACHE"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.HAS_LOCK"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.HAS_PROT"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.HAS_QOS"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.HAS_REGION"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.HAS_RRESP"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.HAS_WSTRB"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.ID_WIDTH"
						xilinx:valueSource="user"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.RUSER_WIDTH"
						xilinx:valueSource="user"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI_WEIGHTSIN.WUSER_WIDTH"
						xilinx:valueSource="user"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.OUTPUTSTREAM_V.CLK_DOMAIN"
						xilinx:valueSource="default_prop"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.OUTPUTSTREAM_V.FREQ_HZ"
						xilinx:valueSource="user_prop"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.OUTPUTSTREAM_V.HAS_TKEEP"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.OUTPUTSTREAM_V.HAS_TLAST"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.OUTPUTSTREAM_V.HAS_TREADY"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.OUTPUTSTREAM_V.HAS_TSTRB"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.OUTPUTSTREAM_V.LAYERED_METADATA"
						xilinx:valueSource="propagated"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.OUTPUTSTREAM_V.TDEST_WIDTH"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.OUTPUTSTREAM_V.TID_WIDTH"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_AXILITES.ARUSER_WIDTH"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_AXILITES.AWUSER_WIDTH"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_AXILITES.BUSER_WIDTH"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_AXILITES.CLK_DOMAIN"
						xilinx:valueSource="default_prop"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_AXILITES.FREQ_HZ"
						xilinx:valueSource="user_prop"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_AXILITES.HAS_BRESP"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_AXILITES.HAS_BURST"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_AXILITES.HAS_CACHE"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_AXILITES.HAS_LOCK"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_AXILITES.HAS_PROT"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_AXILITES.HAS_QOS"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_AXILITES.HAS_REGION"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_AXILITES.HAS_RRESP"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_AXILITES.HAS_WSTRB"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_AXILITES.ID_WIDTH"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_AXILITES.MAX_BURST_LENGTH"
						xilinx:valueSource="ip_propagated"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_AXILITES.NUM_READ_OUTSTANDING"
						xilinx:valueSource="ip_propagated"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_AXILITES.NUM_WRITE_OUTSTANDING"
						xilinx:valueSource="ip_propagated"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_AXILITES.RUSER_WIDTH"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_AXILITES.SUPPORTS_NARROW_BURST"
						xilinx:valueSource="ip_propagated"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_AXILITES.WUSER_WIDTH"
						xilinx:valueSource="constant"/>
			</xilinx:configElementInfos>
		</xilinx:coreExtensions>
		<xilinx:packagingInfo>
			<xilinx:xilinxVersion>2017.1</xilinx:xilinxVersion>
		</xilinx:packagingInfo>
	</spirit:vendorExtensions>
</spirit:component>
