# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../mip_processor.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v" \
"../../../../mip_processor.srcs/sim_1/new/tb_maindec.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
