// Seed: 1913423393
module module_0 ();
  supply1 id_1 = -1 - id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd47
) (
    input  wor module_1,
    input  tri _id_1,
    output wor id_2
);
  assign id_2 = id_0;
  logic id_4[1 : id_1] = id_0;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_17 = 32'd17,
    parameter id_8  = 32'd39
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    _id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  inout wire id_25;
  inout wire id_24;
  input wire id_23;
  output wire id_22;
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire _id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire _id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  logic [id_17 : 1] id_26;
  wire [-1 : -1 'b0] id_27;
  wire [1 : id_8] id_28;
endmodule
