
main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000e944  00000000  00000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0000e944  0000e944  00016944  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         000008c8  40000000  0000e94c  00018000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000002c8  400008c8  0000f214  000188c8  2**2
                  ALLOC
  4 .ARM.attributes 00000032  00000000  00000000  000188c8  2**0
                  CONTENTS, READONLY
  5 .comment      0000002a  00000000  00000000  000188fa  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 000006f8  00000000  00000000  00018928  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00000caf  00000000  00000000  00019020  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   00006247  00000000  00000000  00019ccf  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001b58  00000000  00000000  0001ff16  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00002b2f  00000000  00000000  00021a6e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00002350  00000000  00000000  000245a0  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00001fc3  00000000  00000000  000268f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00003f1e  00000000  00000000  000288b3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_pubtypes 000008ff  00000000  00000000  0002c7d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000008b0  00000000  00000000  0002d0d0  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_undf-0x20>:

.section .startup,"ax"
         .code 32
         .align 0

	b     _start						/* reset - _start			*/
       0:	ea0010ab 	b	42b4 <_startup>
	ldr   pc, _undf						/* undefined - _undf		*/
       4:	e59ff014 	ldr	pc, [pc, #20]	; 20 <_undf>
	ldr   pc, _swi						/* SWI - _swi				*/
       8:	e59ff014 	ldr	pc, [pc, #20]	; 24 <_swi>
	ldr   pc, _pabt						/* program abort - _pabt	*/
       c:	e59ff014 	ldr	pc, [pc, #20]	; 28 <_pabt>
	ldr   pc, _dabt						/* data abort - _dabt		*/
      10:	e59ff014 	ldr	pc, [pc, #20]	; 2c <_dabt>
	nop									/* reserved					*/
      14:	e1a00000 	nop			; (mov r0, r0)
	ldr   pc, [pc,#-0x120]				/* IRQ - read the VIC		*/
      18:	e51ff120 	ldr	pc, [pc, #-288]	; ffffff00 <__batteryram_start+0x1ff7bf00>
	ldr   pc, _fiq						/* FIQ - _fiq				*/
      1c:	e59ff00c 	ldr	pc, [pc, #12]	; 30 <_fiq>

00000020 <_undf>:
      20:	00000034 	.word	0x00000034

00000024 <_swi>:
      24:	00000098 	.word	0x00000098

00000028 <_pabt>:
      28:	00000038 	.word	0x00000038

0000002c <_dabt>:
      2c:	0000003c 	.word	0x0000003c

00000030 <_fiq>:
      30:	00000040 	.word	0x00000040

00000034 <__undf>:
_swi:   .word vPortYieldProcessor       /* SWI						*/
_pabt:  .word __pabt                    /* program abort			*/
_dabt:  .word __dabt                    /* data abort				*/
_fiq:   .word __fiq                     /* FIQ						*/

__undf: b     .                         /* undefined				*/
      34:	eafffffe 	b	34 <__undf>

00000038 <__pabt>:
__pabt: b     .                         /* program abort			*/
      38:	eafffffe 	b	38 <__pabt>

0000003c <__dabt>:
__dabt: b     .                         /* data abort				*/
      3c:	eafffffe 	b	3c <__dabt>

00000040 <__fiq>:
__fiq:  b     .                         /* FIQ						*/
      40:	eafffffe 	b	40 <__fiq>

00000044 <vPortISRStartFirstTask>:

void vPortISRStartFirstTask( void )
{
	/* Simply start the scheduler.  This is included here as it can only be
	called from ARM mode. */
	portRESTORE_CONTEXT();
      44:	e59f0044 	ldr	r0, [pc, #68]	; 90 <I_BIT+0x10>
      48:	e5900000 	ldr	r0, [r0]
      4c:	e590e000 	ldr	lr, [r0]
      50:	e59f003c 	ldr	r0, [pc, #60]	; 94 <I_BIT+0x14>
      54:	e8be0002 	ldm	lr!, {r1}
      58:	e5801000 	str	r1, [r0]
      5c:	e8be0001 	ldm	lr!, {r0}
      60:	e169f000 	msr	SPSR_fc, r0
      64:	e8de7fff 	ldm	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr}^
      68:	e1a00000 	nop			; (mov r0, r0)
      6c:	e59ee03c 	ldr	lr, [lr, #60]	; 0x3c
      70:	e25ef004 	subs	pc, lr, #4
      74:	e59f000c 	ldr	r0, [pc, #12]	; 88 <I_BIT+0x8>
      78:	e5903000 	ldr	r3, [r0]
      7c:	e59f3008 	ldr	r3, [pc, #8]	; 8c <I_BIT+0xc>
      80:	e5933000 	ldr	r3, [r3]
}
      84:	e12fff1e 	bx	lr
      88:	400008c0 	.word	0x400008c0
      8c:	40000afc 	.word	0x40000afc
      90:	40000afc 	.word	0x40000afc
      94:	400008c0 	.word	0x400008c0

00000098 <vPortYieldProcessor>:
void vPortYieldProcessor( void )
{
	/* Within an IRQ ISR the link register has an offset from the true return 
	address, but an SWI ISR does not.  Add the offset manually so the same 
	ISR return code can be used in both cases. */
	__asm volatile ( "ADD		LR, LR, #4" );
      98:	e28ee004 	add	lr, lr, #4

	/* Perform the context switch.  First save the context of the current task. */
	portSAVE_CONTEXT();
      9c:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
      a0:	e94d2000 	stmdb	sp, {sp}^
      a4:	e1a00000 	nop			; (mov r0, r0)
      a8:	e24dd004 	sub	sp, sp, #4
      ac:	e49d0004 	pop	{r0}		; (ldr r0, [sp], #4)
      b0:	e9204000 	stmdb	r0!, {lr}
      b4:	e1a0e000 	mov	lr, r0
      b8:	e49d0004 	pop	{r0}		; (ldr r0, [sp], #4)
      bc:	e94e7fff 	stmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr}^
      c0:	e1a00000 	nop			; (mov r0, r0)
      c4:	e24ee03c 	sub	lr, lr, #60	; 0x3c
      c8:	e14f0000 	mrs	r0, SPSR
      cc:	e92e0001 	stmdb	lr!, {r0}
      d0:	e59f0064 	ldr	r0, [pc, #100]	; 13c <IRQ_STACK_SIZE+0x3c>
      d4:	e5900000 	ldr	r0, [r0]
      d8:	e92e0001 	stmdb	lr!, {r0}
      dc:	e59f005c 	ldr	r0, [pc, #92]	; 140 <IRQ_STACK_SIZE+0x40>
      e0:	e5900000 	ldr	r0, [r0]
      e4:	e580e000 	str	lr, [r0]
      e8:	e59f2044 	ldr	r2, [pc, #68]	; 134 <IRQ_STACK_SIZE+0x34>
      ec:	e59f3044 	ldr	r3, [pc, #68]	; 138 <IRQ_STACK_SIZE+0x38>
      f0:	e5921000 	ldr	r1, [r2]
      f4:	e5931000 	ldr	r1, [r3]

	/* Find the highest priority task that is ready to run. */
	__asm volatile( "bl			vTaskSwitchContext" );
      f8:	eb0036ed 	bl	dcb4 <__vTaskSwitchContext_from_arm>

	/* Restore the context of the new task. */
	portRESTORE_CONTEXT();	
      fc:	e59f003c 	ldr	r0, [pc, #60]	; 140 <IRQ_STACK_SIZE+0x40>
     100:	e5900000 	ldr	r0, [r0]
     104:	e590e000 	ldr	lr, [r0]
     108:	e59f002c 	ldr	r0, [pc, #44]	; 13c <IRQ_STACK_SIZE+0x3c>
     10c:	e8be0002 	ldm	lr!, {r1}
     110:	e5801000 	str	r1, [r0]
     114:	e8be0001 	ldm	lr!, {r0}
     118:	e169f000 	msr	SPSR_fc, r0
     11c:	e8de7fff 	ldm	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr}^
     120:	e1a00000 	nop			; (mov r0, r0)
     124:	e59ee03c 	ldr	lr, [lr, #60]	; 0x3c
     128:	e25ef004 	subs	pc, lr, #4
     12c:	e5922000 	ldr	r2, [r2]
     130:	e5933000 	ldr	r3, [r3]
     134:	400008c0 	.word	0x400008c0
     138:	40000afc 	.word	0x40000afc
     13c:	400008c0 	.word	0x400008c0
     140:	40000afc 	.word	0x40000afc

00000144 <vPreemptiveTick>:
	saved on entry as part of the context switch. */
	void vPreemptiveTick( void ) __attribute__((naked));
	void vPreemptiveTick( void )
	{
		/* Save the context of the interrupted task. */
		portSAVE_CONTEXT();	
     144:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
     148:	e94d2000 	stmdb	sp, {sp}^
     14c:	e1a00000 	nop			; (mov r0, r0)
     150:	e24dd004 	sub	sp, sp, #4
     154:	e49d0004 	pop	{r0}		; (ldr r0, [sp], #4)
     158:	e9204000 	stmdb	r0!, {lr}
     15c:	e1a0e000 	mov	lr, r0
     160:	e49d0004 	pop	{r0}		; (ldr r0, [sp], #4)
     164:	e94e7fff 	stmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr}^
     168:	e1a00000 	nop			; (mov r0, r0)
     16c:	e24ee03c 	sub	lr, lr, #60	; 0x3c
     170:	e14f0000 	mrs	r0, SPSR
     174:	e92e0001 	stmdb	lr!, {r0}
     178:	e59f0084 	ldr	r0, [pc, #132]	; 204 <vPreemptiveTick+0xc0>
     17c:	e5900000 	ldr	r0, [r0]
     180:	e92e0001 	stmdb	lr!, {r0}
     184:	e59f007c 	ldr	r0, [pc, #124]	; 208 <vPreemptiveTick+0xc4>
     188:	e5900000 	ldr	r0, [r0]
     18c:	e580e000 	str	lr, [r0]
     190:	e59f2060 	ldr	r2, [pc, #96]	; 1f8 <vPreemptiveTick+0xb4>
     194:	e59f3060 	ldr	r3, [pc, #96]	; 1fc <vPreemptiveTick+0xb8>
     198:	e5921000 	ldr	r1, [r2]
     19c:	e5931000 	ldr	r1, [r3]

		/* Increment the RTOS tick count, then look for the highest priority 
		task that is ready to run. */
		__asm volatile( "bl vTaskIncrementTick" );
     1a0:	eb0036be 	bl	dca0 <__vTaskIncrementTick_from_arm>
		__asm volatile( "bl vTaskSwitchContext" );
     1a4:	eb0036c2 	bl	dcb4 <__vTaskSwitchContext_from_arm>

		/* Ready for the next interrupt. */
		T0IR = 2;
     1a8:	e59f0050 	ldr	r0, [pc, #80]	; 200 <vPreemptiveTick+0xbc>
     1ac:	e3a0c002 	mov	ip, #2
     1b0:	e580c000 	str	ip, [r0]
		VICVectAddr = portCLEAR_VIC_INTERRUPT;
     1b4:	e3e01000 	mvn	r1, #0
     1b8:	e3a00000 	mov	r0, #0
     1bc:	e50100ff 	str	r0, [r1, #-255]	; 0xffffff01
		
		/* Restore the context of the new task. */
		portRESTORE_CONTEXT();
     1c0:	e59f0040 	ldr	r0, [pc, #64]	; 208 <vPreemptiveTick+0xc4>
     1c4:	e5900000 	ldr	r0, [r0]
     1c8:	e590e000 	ldr	lr, [r0]
     1cc:	e59f0030 	ldr	r0, [pc, #48]	; 204 <vPreemptiveTick+0xc0>
     1d0:	e8be0002 	ldm	lr!, {r1}
     1d4:	e5801000 	str	r1, [r0]
     1d8:	e8be0001 	ldm	lr!, {r0}
     1dc:	e169f000 	msr	SPSR_fc, r0
     1e0:	e8de7fff 	ldm	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr}^
     1e4:	e1a00000 	nop			; (mov r0, r0)
     1e8:	e59ee03c 	ldr	lr, [lr, #60]	; 0x3c
     1ec:	e25ef004 	subs	pc, lr, #4
     1f0:	e5922000 	ldr	r2, [r2]
     1f4:	e5933000 	ldr	r3, [r3]
     1f8:	400008c0 	.word	0x400008c0
     1fc:	40000afc 	.word	0x40000afc
     200:	e0004000 	.word	0xe0004000
     204:	400008c0 	.word	0x400008c0
     208:	40000afc 	.word	0x40000afc

0000020c <vPortDisableInterruptsFromThumb>:
	void vPortDisableInterruptsFromThumb( void ) __attribute__ ((naked));
	void vPortEnableInterruptsFromThumb( void ) __attribute__ ((naked));

	void vPortDisableInterruptsFromThumb( void )
	{
		__asm volatile ( 
     20c:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
     210:	e10f0000 	mrs	r0, CPSR
     214:	e38000c0 	orr	r0, r0, #192	; 0xc0
     218:	e129f000 	msr	CPSR_fc, r0
     21c:	e49d0004 	pop	{r0}		; (ldr r0, [sp], #4)
     220:	e12fff1e 	bx	lr

00000224 <vPortEnableInterruptsFromThumb>:
			"BX		R14" );					/* Return back to thumb.					*/
	}
			
	void vPortEnableInterruptsFromThumb( void )
	{
		__asm volatile ( 
     224:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
     228:	e10f0000 	mrs	r0, CPSR
     22c:	e3c000c0 	bic	r0, r0, #192	; 0xc0
     230:	e129f000 	msr	CPSR_fc, r0
     234:	e49d0004 	pop	{r0}		; (ldr r0, [sp], #4)
     238:	e12fff1e 	bx	lr

0000023c <vPortEnterCritical>:
be saved to the stack.  Instead the critical section nesting level is stored
in a variable, which is then saved as part of the stack context. */
void vPortEnterCritical( void )
{
	/* Disable interrupts as per portDISABLE_INTERRUPTS(); 							*/
	__asm volatile ( 
     23c:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
     240:	e10f0000 	mrs	r0, CPSR
     244:	e38000c0 	orr	r0, r0, #192	; 0xc0
     248:	e129f000 	msr	CPSR_fc, r0
     24c:	e49d0004 	pop	{r0}		; (ldr r0, [sp], #4)
		"LDMIA	SP!, {R0}" );				/* Pop R0.								*/

	/* Now interrupts are disabled ulCriticalNesting can be accessed 
	directly.  Increment ulCriticalNesting to keep a count of how many times
	portENTER_CRITICAL() has been called. */
	ulCriticalNesting++;
     250:	e59f300c 	ldr	r3, [pc, #12]	; 264 <vPortEnterCritical+0x28>
     254:	e5930000 	ldr	r0, [r3]
     258:	e2802001 	add	r2, r0, #1
     25c:	e5832000 	str	r2, [r3]
}
     260:	e12fff1e 	bx	lr
     264:	400008c0 	.word	0x400008c0

00000268 <vPortExitCritical>:

void vPortExitCritical( void )
{
	if( ulCriticalNesting > portNO_CRITICAL_NESTING )
     268:	e59f3038 	ldr	r3, [pc, #56]	; 2a8 <vPortExitCritical+0x40>
     26c:	e5932000 	ldr	r2, [r3]
     270:	e3520000 	cmp	r2, #0
     274:	012fff1e 	bxeq	lr
	{
		/* Decrement the nesting count as we are leaving a critical section. */
		ulCriticalNesting--;
     278:	e5931000 	ldr	r1, [r3]
     27c:	e2410001 	sub	r0, r1, #1
     280:	e5830000 	str	r0, [r3]

		/* If the nesting level has reached zero then interrupts should be
		re-enabled. */
		if( ulCriticalNesting == portNO_CRITICAL_NESTING )
     284:	e5933000 	ldr	r3, [r3]
     288:	e3530000 	cmp	r3, #0
     28c:	112fff1e 	bxne	lr
		{
			/* Enable interrupts as per portEXIT_CRITICAL().					*/
			__asm volatile ( 
     290:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
     294:	e10f0000 	mrs	r0, CPSR
     298:	e3c000c0 	bic	r0, r0, #192	; 0xc0
     29c:	e129f000 	msr	CPSR_fc, r0
     2a0:	e49d0004 	pop	{r0}		; (ldr r0, [sp], #4)
     2a4:	e12fff1e 	bx	lr
     2a8:	400008c0 	.word	0x400008c0

000002ac <i2enable>:
Problem	:
****************************************************************************/
void
i2enable ()
{
  PINMODE0 = 0x00000000;
     2ac:	e59f3008 	ldr	r3, [pc, #8]	; 2bc <i2enable+0x10>
     2b0:	e3a02000 	mov	r2, #0
     2b4:	e5832040 	str	r2, [r3, #64]	; 0x40
}
     2b8:	e12fff1e 	bx	lr
     2bc:	e002c000 	.word	0xe002c000

000002c0 <i2cmasterset>:
discribe	:the i2c periphrals which given number will be master
****************************************************************************/
int
i2cmasterset (int a)
{
  switch (a)
     2c0:	e3500001 	cmp	r0, #1
     2c4:	0a00000e 	beq	304 <i2cmasterset+0x44>
     2c8:	e3500002 	cmp	r0, #2
     2cc:	0a000007 	beq	2f0 <i2cmasterset+0x30>
     2d0:	e3500000 	cmp	r0, #0
     2d4:	1a000003 	bne	2e8 <i2cmasterset+0x28>
    {
    case 0:
      I20CONSET = 0x40;
     2d8:	e59f3038 	ldr	r3, [pc, #56]	; 318 <i2cmasterset+0x58>
     2dc:	e3a02040 	mov	r2, #64	; 0x40
     2e0:	e5832000 	str	r2, [r3]
      return 0;
     2e4:	e12fff1e 	bx	lr
    case 2:
      I22CONSET = 0x40;
      return 0;
      break;
    default:
      return 1;
     2e8:	e3a00001 	mov	r0, #1
    }
}
     2ec:	e12fff1e 	bx	lr
    case 1:
      I21CONSET = 0x40;
      return 0;
      break;
    case 2:
      I22CONSET = 0x40;
     2f0:	e59f2024 	ldr	r2, [pc, #36]	; 31c <i2cmasterset+0x5c>
     2f4:	e3a0c040 	mov	ip, #64	; 0x40
     2f8:	e582c000 	str	ip, [r2]
      return 0;
     2fc:	e3a00000 	mov	r0, #0
     300:	e12fff1e 	bx	lr
    case 0:
      I20CONSET = 0x40;
      return 0;
      break;
    case 1:
      I21CONSET = 0x40;
     304:	e59f1014 	ldr	r1, [pc, #20]	; 320 <i2cmasterset+0x60>
     308:	e3a00040 	mov	r0, #64	; 0x40
     30c:	e5810000 	str	r0, [r1]
      return 0;
     310:	e3a00000 	mov	r0, #0
     314:	e12fff1e 	bx	lr
     318:	e001c000 	.word	0xe001c000
     31c:	e0080000 	.word	0xe0080000
     320:	e005c000 	.word	0xe005c000

00000324 <i2cstart>:
discribe	:the i2c will start
****************************************************************************/
int
i2cstart (int a)
{
  switch (a)
     324:	e3500001 	cmp	r0, #1
     328:	0a000015 	beq	384 <i2cstart+0x60>
     32c:	e3500002 	cmp	r0, #2
     330:	0a00000b 	beq	364 <i2cstart+0x40>
     334:	e3500000 	cmp	r0, #0
     338:	1a000007 	bne	35c <i2cstart+0x38>
    {
    case 0:
      I20CONSET = 0x60;
     33c:	e59f2060 	ldr	r2, [pc, #96]	; 3a4 <i2cstart+0x80>
     340:	e3a03060 	mov	r3, #96	; 0x60
     344:	e5823000 	str	r3, [r2]
      while (I20STAT != 0x08);
     348:	e5920004 	ldr	r0, [r2, #4]
     34c:	e3500008 	cmp	r0, #8
     350:	1afffffc 	bne	348 <i2cstart+0x24>
      break;
    case 2:
      I22CONSET = 0x60;
      while (I22STAT != 0x08);
//              printf("I2C now started\n");
      return 0;
     354:	e3a00000 	mov	r0, #0
     358:	e12fff1e 	bx	lr
      break;
    default:
      return 1;
     35c:	e3a00001 	mov	r0, #1
    }
}
     360:	e12fff1e 	bx	lr
      I21CONSET = 0x60;
      while (I21STAT != 0x08);
      return 0;
      break;
    case 2:
      I22CONSET = 0x60;
     364:	e59f203c 	ldr	r2, [pc, #60]	; 3a8 <i2cstart+0x84>
     368:	e3a03060 	mov	r3, #96	; 0x60
     36c:	e5823000 	str	r3, [r2]
      while (I22STAT != 0x08);
     370:	e5920004 	ldr	r0, [r2, #4]
     374:	e3500008 	cmp	r0, #8
     378:	1afffffc 	bne	370 <i2cstart+0x4c>
//              printf("I2C now started\n");
      return 0;
     37c:	e3a00000 	mov	r0, #0
     380:	e12fff1e 	bx	lr
      I20CONSET = 0x60;
      while (I20STAT != 0x08);
      return 0;
      break;
    case 1:
      I21CONSET = 0x60;
     384:	e59f2020 	ldr	r2, [pc, #32]	; 3ac <i2cstart+0x88>
     388:	e3a01060 	mov	r1, #96	; 0x60
     38c:	e5821000 	str	r1, [r2]
      while (I21STAT != 0x08);
     390:	e592c004 	ldr	ip, [r2, #4]
     394:	e35c0008 	cmp	ip, #8
     398:	1afffffc 	bne	390 <i2cstart+0x6c>
      break;
    case 2:
      I22CONSET = 0x60;
      while (I22STAT != 0x08);
//              printf("I2C now started\n");
      return 0;
     39c:	e3a00000 	mov	r0, #0
     3a0:	e12fff1e 	bx	lr
     3a4:	e001c000 	.word	0xe001c000
     3a8:	e0080000 	.word	0xe0080000
     3ac:	e005c000 	.word	0xe005c000

000003b0 <i2crestart>:
discribe	:the i2c will restart
****************************************************************************/
int
i2crestart (int a)
{
  switch (a)
     3b0:	e3500001 	cmp	r0, #1
function name	:i2crestart
discribe	:the i2c will restart
****************************************************************************/
int
i2crestart (int a)
{
     3b4:	e92d4008 	push	{r3, lr}
  switch (a)
     3b8:	0a00002d 	beq	474 <i2crestart+0xc4>
     3bc:	e3500002 	cmp	r0, #2
     3c0:	0a000017 	beq	424 <i2crestart+0x74>
     3c4:	e3500000 	cmp	r0, #0
      while ((I22STAT != 0x10) && (I22STAT != 0x08));
      printf ("restarter report...%x", I22STAT);
      return 0;
      break;
    default:
      return 1;
     3c8:	13a00001 	movne	r0, #1
discribe	:the i2c will restart
****************************************************************************/
int
i2crestart (int a)
{
  switch (a)
     3cc:	1a000012 	bne	41c <i2crestart+0x6c>
    {
    case 0:
      I20CONSET = 0x14;
     3d0:	e59f30ec 	ldr	r3, [pc, #236]	; 4c4 <i2crestart+0x114>
     3d4:	e3a01014 	mov	r1, #20
      I20CONCLR = 0x08;
     3d8:	e3a00008 	mov	r0, #8
      I20CONSET = 0x60;
     3dc:	e3a02060 	mov	r2, #96	; 0x60
i2crestart (int a)
{
  switch (a)
    {
    case 0:
      I20CONSET = 0x14;
     3e0:	e5831000 	str	r1, [r3]
      I20CONCLR = 0x08;
     3e4:	e5830018 	str	r0, [r3, #24]
      I20CONSET = 0x60;
     3e8:	e5832000 	str	r2, [r3]
      while ((I20STAT != 0x10) && (I20STAT != 0x08));
     3ec:	ea000002 	b	3fc <i2crestart+0x4c>
     3f0:	e593e004 	ldr	lr, [r3, #4]
     3f4:	e35e0008 	cmp	lr, #8
     3f8:	0a000002 	beq	408 <i2crestart+0x58>
     3fc:	e593c004 	ldr	ip, [r3, #4]
     400:	e35c0010 	cmp	ip, #16
     404:	1afffff9 	bne	3f0 <i2crestart+0x40>
      printf ("restarter report...%x", I20STAT);
     408:	e59f30b4 	ldr	r3, [pc, #180]	; 4c4 <i2crestart+0x114>
     40c:	e59f00b4 	ldr	r0, [pc, #180]	; 4c8 <i2crestart+0x118>
     410:	e5931004 	ldr	r1, [r3, #4]
     414:	eb003639 	bl	dd00 <__printf_from_arm>
      return 0;
     418:	e3a00000 	mov	r0, #0
      return 0;
      break;
    default:
      return 1;
    }
}
     41c:	e8bd4008 	pop	{r3, lr}
     420:	e12fff1e 	bx	lr
      while ((I21STAT != 0x10) && (I21STAT != 0x08));
      printf ("restarter report...%x", I21STAT);
      return 0;
      break;
    case 2:
      I22CONSET = 0x14;
     424:	e59f30a0 	ldr	r3, [pc, #160]	; 4cc <i2crestart+0x11c>
     428:	e3a01014 	mov	r1, #20
      I22CONCLR = 0x08;
     42c:	e3a00008 	mov	r0, #8
      I22CONSET = 0x60;
     430:	e3a02060 	mov	r2, #96	; 0x60
      while ((I21STAT != 0x10) && (I21STAT != 0x08));
      printf ("restarter report...%x", I21STAT);
      return 0;
      break;
    case 2:
      I22CONSET = 0x14;
     434:	e5831000 	str	r1, [r3]
      I22CONCLR = 0x08;
     438:	e5830018 	str	r0, [r3, #24]
      I22CONSET = 0x60;
     43c:	e5832000 	str	r2, [r3]
      while ((I22STAT != 0x10) && (I22STAT != 0x08));
     440:	ea000002 	b	450 <i2crestart+0xa0>
     444:	e593e004 	ldr	lr, [r3, #4]
     448:	e35e0008 	cmp	lr, #8
     44c:	0a000002 	beq	45c <i2crestart+0xac>
     450:	e593c004 	ldr	ip, [r3, #4]
     454:	e35c0010 	cmp	ip, #16
     458:	1afffff9 	bne	444 <i2crestart+0x94>
      printf ("restarter report...%x", I22STAT);
     45c:	e59f3068 	ldr	r3, [pc, #104]	; 4cc <i2crestart+0x11c>
     460:	e59f0060 	ldr	r0, [pc, #96]	; 4c8 <i2crestart+0x118>
     464:	e5931004 	ldr	r1, [r3, #4]
     468:	eb003624 	bl	dd00 <__printf_from_arm>
      return 0;
     46c:	e3a00000 	mov	r0, #0
     470:	eaffffe9 	b	41c <i2crestart+0x6c>
      while ((I20STAT != 0x10) && (I20STAT != 0x08));
      printf ("restarter report...%x", I20STAT);
      return 0;
      break;
    case 1:
      I21CONSET = 0x14;
     474:	e59f3054 	ldr	r3, [pc, #84]	; 4d0 <i2crestart+0x120>
     478:	e3a01014 	mov	r1, #20
      I21CONCLR = 0x08;
     47c:	e3a00008 	mov	r0, #8
      I21CONSET = 0x60;
     480:	e3a02060 	mov	r2, #96	; 0x60
      while ((I20STAT != 0x10) && (I20STAT != 0x08));
      printf ("restarter report...%x", I20STAT);
      return 0;
      break;
    case 1:
      I21CONSET = 0x14;
     484:	e5831000 	str	r1, [r3]
      I21CONCLR = 0x08;
     488:	e5830018 	str	r0, [r3, #24]
      I21CONSET = 0x60;
     48c:	e5832000 	str	r2, [r3]
      while ((I21STAT != 0x10) && (I21STAT != 0x08));
     490:	ea000002 	b	4a0 <i2crestart+0xf0>
     494:	e593e004 	ldr	lr, [r3, #4]
     498:	e35e0008 	cmp	lr, #8
     49c:	0a000002 	beq	4ac <i2crestart+0xfc>
     4a0:	e593c004 	ldr	ip, [r3, #4]
     4a4:	e35c0010 	cmp	ip, #16
     4a8:	1afffff9 	bne	494 <i2crestart+0xe4>
      printf ("restarter report...%x", I21STAT);
     4ac:	e59f301c 	ldr	r3, [pc, #28]	; 4d0 <i2crestart+0x120>
     4b0:	e59f0010 	ldr	r0, [pc, #16]	; 4c8 <i2crestart+0x118>
     4b4:	e5931004 	ldr	r1, [r3, #4]
     4b8:	eb003610 	bl	dd00 <__printf_from_arm>
      return 0;
     4bc:	e3a00000 	mov	r0, #0
     4c0:	eaffffd5 	b	41c <i2crestart+0x6c>
     4c4:	e001c000 	.word	0xe001c000
     4c8:	0000e490 	.word	0x0000e490
     4cc:	e0080000 	.word	0xe0080000
     4d0:	e005c000 	.word	0xe005c000

000004d4 <i2cstop>:
discribe	:the i2c will stop
****************************************************************************/
int
i2cstop (int a)
{
  switch (a)
     4d4:	e3500002 	cmp	r0, #2
     4d8:	1a000004 	bne	4f0 <i2cstop+0x1c>
    {
    case 2:
      I22CONSET = 0x50;
     4dc:	e59f3014 	ldr	r3, [pc, #20]	; 4f8 <i2cstop+0x24>
     4e0:	e3a00050 	mov	r0, #80	; 0x50
      I22CONCLR = 0x2C;
     4e4:	e3a0202c 	mov	r2, #44	; 0x2c
i2cstop (int a)
{
  switch (a)
    {
    case 2:
      I22CONSET = 0x50;
     4e8:	e5830000 	str	r0, [r3]
      I22CONCLR = 0x2C;
     4ec:	e5832018 	str	r2, [r3, #24]
//              printf("I2C stopped\n");
      break;
    default:
      return 1;
    }
}
     4f0:	e3a00001 	mov	r0, #1
     4f4:	e12fff1e 	bx	lr
     4f8:	e0080000 	.word	0xe0080000

000004fc <i2csender>:
*****************************************************************************/
void
i2csender (int Continue, unsigned int Data, int Keta)
{
//int i2cStatus;
  if (Continue == 0)
     4fc:	e3500000 	cmp	r0, #0
parameter 	:bus_num,data
return value	:void
*****************************************************************************/
void
i2csender (int Continue, unsigned int Data, int Keta)
{
     500:	e92d4008 	push	{r3, lr}
//int i2cStatus;
  if (Continue == 0)
     504:	0a00000d 	beq	540 <i2csender+0x44>
	  i2cErr = 0x22;
	}
    }
  else
    {
      for (; Keta != 0; Keta -= 8)
     508:	e3520000 	cmp	r2, #0
	{
	  I22DAT = (Data & 0xFF);
     50c:	159f0098 	ldrne	r0, [pc, #152]	; 5ac <i2csender+0xb0>
	  I22CONCLR = 0x28;
     510:	13a0c028 	movne	ip, #40	; 0x28
	  i2cErr = 0x22;
	}
    }
  else
    {
      for (; Keta != 0; Keta -= 8)
     514:	0a000022 	beq	5a4 <i2csender+0xa8>
	{
	  I22DAT = (Data & 0xFF);
     518:	e20130ff 	and	r3, r1, #255	; 0xff
     51c:	e5803008 	str	r3, [r0, #8]
	  I22CONCLR = 0x28;
     520:	e580c018 	str	ip, [r0, #24]
	  while (I22STAT != 0x28);
     524:	e5903004 	ldr	r3, [r0, #4]
     528:	e3530028 	cmp	r3, #40	; 0x28
     52c:	1afffffc 	bne	524 <i2csender+0x28>
	  i2cErr = 0x22;
	}
    }
  else
    {
      for (; Keta != 0; Keta -= 8)
     530:	e2522008 	subs	r2, r2, #8
     534:	0a00001a 	beq	5a4 <i2csender+0xa8>
	{
	  I22DAT = (Data & 0xFF);
	  I22CONCLR = 0x28;
	  while (I22STAT != 0x28);
//              printf("Data%4x::::\n",Data);
	  Data = Data >> 8;
     538:	e1a01421 	lsr	r1, r1, #8
     53c:	eafffff5 	b	518 <i2csender+0x1c>
i2csender (int Continue, unsigned int Data, int Keta)
{
//int i2cStatus;
  if (Continue == 0)
    {
      I22DAT = Data;
     540:	e59f3064 	ldr	r3, [pc, #100]	; 5ac <i2csender+0xb0>
     544:	e5831008 	str	r1, [r3, #8]
      I22CONSET |= 0x04;
     548:	e593c000 	ldr	ip, [r3]
      I22CONCLR = 0x08;
     54c:	e3a02008 	mov	r2, #8
{
//int i2cStatus;
  if (Continue == 0)
    {
      I22DAT = Data;
      I22CONSET |= 0x04;
     550:	e38c0004 	orr	r0, ip, #4
     554:	e5830000 	str	r0, [r3]
      I22CONCLR = 0x08;
     558:	e5832018 	str	r2, [r3, #24]
//      printf("requesting%x",Data);
      while (I22STAT != 0x18 && I22STAT != 0x20);
     55c:	e5932004 	ldr	r2, [r3, #4]
     560:	e3520018 	cmp	r2, #24
     564:	0a000002 	beq	574 <i2csender+0x78>
     568:	e5930004 	ldr	r0, [r3, #4]
     56c:	e3500020 	cmp	r0, #32
     570:	1afffff9 	bne	55c <i2csender+0x60>
      FIO2PIN1 = 0x2;
     574:	e59f0034 	ldr	r0, [pc, #52]	; 5b0 <i2csender+0xb4>
     578:	e3a02002 	mov	r2, #2
     57c:	e54020aa 	strb	r2, [r0, #-170]	; 0xffffff56
      if (I22STAT == 0x20)
     580:	e59fc024 	ldr	ip, [pc, #36]	; 5ac <i2csender+0xb0>
     584:	e59c3004 	ldr	r3, [ip, #4]
     588:	e3530020 	cmp	r3, #32
     58c:	1a000004 	bne	5a4 <i2csender+0xa8>
	{
	  printf ("No such device%4x\n", Data);
     590:	e59f001c 	ldr	r0, [pc, #28]	; 5b4 <i2csender+0xb8>
     594:	eb0035d9 	bl	dd00 <__printf_from_arm>
	  i2cErr = 0x22;
     598:	e59f3018 	ldr	r3, [pc, #24]	; 5b8 <i2csender+0xbc>
     59c:	e3a01022 	mov	r1, #34	; 0x22
     5a0:	e5831000 	str	r1, [r3]
	}
//      if(I22STAT==0x28)i2cErr = 0;
//      break;
    }
//      return i2cErr;
}
     5a4:	e8bd4008 	pop	{r3, lr}
     5a8:	e12fff1e 	bx	lr
     5ac:	e0080000 	.word	0xe0080000
     5b0:	3fffc0ff 	.word	0x3fffc0ff
     5b4:	0000e4a8 	.word	0x0000e4a8
     5b8:	40000924 	.word	0x40000924

000005bc <novorvisesender>:

void
novorvisesender (int Continue, unsigned int Data, int Keta)
{
  if (Continue == 0)
     5bc:	e3500000 	cmp	r0, #0
//      return i2cErr;
}

void
novorvisesender (int Continue, unsigned int Data, int Keta)
{
     5c0:	e92d4038 	push	{r3, r4, r5, lr}
     5c4:	e1a04001 	mov	r4, r1
  if (Continue == 0)
     5c8:	0a000021 	beq	654 <novorvisesender+0x98>
	  i2cErr = 0x22;
	}
    }
  else
    {
      for (; Keta != 0; Keta -= 8)
     5cc:	e3520000 	cmp	r2, #0
	{
	  I22DAT = (Data & 0xFF);
     5d0:	159f10a8 	ldrne	r1, [pc, #168]	; 680 <novorvisesender+0xc4>
	  I22CONCLR = 0x28;
     5d4:	13a00028 	movne	r0, #40	; 0x28
	  i2cErr = 0x22;
	}
    }
  else
    {
      for (; Keta != 0; Keta -= 8)
     5d8:	0a00001b 	beq	64c <novorvisesender+0x90>
	{
	  I22DAT = (Data & 0xFF);
     5dc:	e20430ff 	and	r3, r4, #255	; 0xff
     5e0:	e5813008 	str	r3, [r1, #8]
	  I22CONCLR = 0x28;
     5e4:	e5810018 	str	r0, [r1, #24]
	  while (I22STAT != 0x28);
     5e8:	e591c004 	ldr	ip, [r1, #4]
     5ec:	e35c0028 	cmp	ip, #40	; 0x28
     5f0:	1afffffc 	bne	5e8 <novorvisesender+0x2c>
	  i2cErr = 0x22;
	}
    }
  else
    {
      for (; Keta != 0; Keta -= 8)
     5f4:	e2522008 	subs	r2, r2, #8
     5f8:	0a000013 	beq	64c <novorvisesender+0x90>
	{
	  I22DAT = (Data & 0xFF);
	  I22CONCLR = 0x28;
	  while (I22STAT != 0x28);
	  Data = Data >> 8;
     5fc:	e1a04424 	lsr	r4, r4, #8
     600:	eafffff5 	b	5dc <novorvisesender+0x20>
    {
      I22DAT = Data;
      I22CONSET |= 0x04;
      I22CONCLR = 0x08;
      while (I22STAT != 0x18 && I22STAT != 0x20)
	printf (".");
     604:	e3a0002e 	mov	r0, #46	; 0x2e
     608:	eb00357c 	bl	dc00 <__putchar_from_arm>
  if (Continue == 0)
    {
      I22DAT = Data;
      I22CONSET |= 0x04;
      I22CONCLR = 0x08;
      while (I22STAT != 0x18 && I22STAT != 0x20)
     60c:	e5953004 	ldr	r3, [r5, #4]
     610:	e3530018 	cmp	r3, #24
     614:	0a000002 	beq	624 <novorvisesender+0x68>
     618:	e595c004 	ldr	ip, [r5, #4]
     61c:	e35c0020 	cmp	ip, #32
     620:	1afffff7 	bne	604 <novorvisesender+0x48>
	printf (".");
      if (I22STAT == 0x20)
     624:	e59f1054 	ldr	r1, [pc, #84]	; 680 <novorvisesender+0xc4>
     628:	e5910004 	ldr	r0, [r1, #4]
     62c:	e3500020 	cmp	r0, #32
     630:	1a000005 	bne	64c <novorvisesender+0x90>
	{
	  printf ("No such device%4x\n", Data);
     634:	e59f0048 	ldr	r0, [pc, #72]	; 684 <novorvisesender+0xc8>
     638:	e1a01004 	mov	r1, r4
     63c:	eb0035af 	bl	dd00 <__printf_from_arm>
	  i2cErr = 0x22;
     640:	e59fc040 	ldr	ip, [pc, #64]	; 688 <novorvisesender+0xcc>
     644:	e3a02022 	mov	r2, #34	; 0x22
     648:	e58c2000 	str	r2, [ip]
	}
//                              if(I22STAT==0x28)i2cErr = 0;
//                              break;
    }
//      return i2cErr;
}
     64c:	e8bd4038 	pop	{r3, r4, r5, lr}
     650:	e12fff1e 	bx	lr
void
novorvisesender (int Continue, unsigned int Data, int Keta)
{
  if (Continue == 0)
    {
      I22DAT = Data;
     654:	e59f5024 	ldr	r5, [pc, #36]	; 680 <novorvisesender+0xc4>
     658:	e5851008 	str	r1, [r5, #8]
      I22CONSET |= 0x04;
     65c:	e5952000 	ldr	r2, [r5]
      I22CONCLR = 0x08;
     660:	e3a00008 	mov	r0, #8
novorvisesender (int Continue, unsigned int Data, int Keta)
{
  if (Continue == 0)
    {
      I22DAT = Data;
      I22CONSET |= 0x04;
     664:	e3821004 	orr	r1, r2, #4
     668:	e5851000 	str	r1, [r5]
      I22CONCLR = 0x08;
     66c:	e5850018 	str	r0, [r5, #24]
      while (I22STAT != 0x18 && I22STAT != 0x20)
     670:	e5953004 	ldr	r3, [r5, #4]
     674:	e3530018 	cmp	r3, #24
     678:	1affffe6 	bne	618 <novorvisesender+0x5c>
     67c:	eaffffe8 	b	624 <novorvisesender+0x68>
     680:	e0080000 	.word	0xe0080000
     684:	0000e4a8 	.word	0x0000e4a8
     688:	40000924 	.word	0x40000924

0000068c <tinyreader>:

/***********************************************************************************************************************************
*/
int
tinyreader (int Keta, int Adr, int registernumber)
{
     68c:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
upper:
  I22DAT = (Adr + 1);
     690:	e59f40e4 	ldr	r4, [pc, #228]	; 77c <tinyreader+0xf0>

/***********************************************************************************************************************************
*/
int
tinyreader (int Keta, int Adr, int registernumber)
{
     694:	e1a06000 	mov	r6, r0
     698:	e1a05002 	mov	r5, r2
      printf ("reading..  ");
      I22CONSET |= 0x04;
      I22CONCLR = 0x28;
      printf ("Wait\t");
      while (I22STAT != 0x50);
      printf ("%xreg\t%x", registernumber++, I22DAT);
     69c:	e2818001 	add	r8, r1, #1
tinyreader (int Keta, int Adr, int registernumber)
{
upper:
  I22DAT = (Adr + 1);
  I22CONSET |= 0x04;
  I22CONCLR = 0x08;
     6a0:	e3a07008 	mov	r7, #8
*/
int
tinyreader (int Keta, int Adr, int registernumber)
{
upper:
  I22DAT = (Adr + 1);
     6a4:	e5848008 	str	r8, [r4, #8]
  I22CONSET |= 0x04;
     6a8:	e5940000 	ldr	r0, [r4]
     6ac:	e3803004 	orr	r3, r0, #4
     6b0:	e5843000 	str	r3, [r4]
  I22CONCLR = 0x08;
     6b4:	e5847018 	str	r7, [r4, #24]
  while (I22STAT != 0x40 && I22STAT != 0x48);
     6b8:	e5941004 	ldr	r1, [r4, #4]
     6bc:	e3510040 	cmp	r1, #64	; 0x40
     6c0:	0a000002 	beq	6d0 <tinyreader+0x44>
     6c4:	e5942004 	ldr	r2, [r4, #4]
     6c8:	e3520048 	cmp	r2, #72	; 0x48
     6cc:	1afffff9 	bne	6b8 <tinyreader+0x2c>
  if (I22STAT == 0x48)
     6d0:	e594c004 	ldr	ip, [r4, #4]
     6d4:	e35c0048 	cmp	ip, #72	; 0x48
     6d8:	e59f309c 	ldr	r3, [pc, #156]	; 77c <tinyreader+0xf0>
     6dc:	1a000005 	bne	6f8 <tinyreader+0x6c>
    {
      printf ("no acknowlege(%x)\n", I22STAT);
     6e0:	e5941004 	ldr	r1, [r4, #4]
     6e4:	e59f0094 	ldr	r0, [pc, #148]	; 780 <tinyreader+0xf4>
     6e8:	eb003584 	bl	dd00 <__printf_from_arm>
      i2crestart (2);
     6ec:	e3a00002 	mov	r0, #2
     6f0:	ebffff2e 	bl	3b0 <i2crestart>
      goto upper;
     6f4:	eaffffea 	b	6a4 <tinyreader+0x18>
    }
  if (I22STAT == 0x40);
  while (registernumber != (Keta + 1))
     6f8:	e2866001 	add	r6, r6, #1
     6fc:	e1550006 	cmp	r5, r6
    {
      printf ("no acknowlege(%x)\n", I22STAT);
      i2crestart (2);
      goto upper;
    }
  if (I22STAT == 0x40);
     700:	e5932004 	ldr	r2, [r3, #4]
  while (registernumber != (Keta + 1))
     704:	0a000016 	beq	764 <tinyreader+0xd8>
    {
      printf ("reading..  ");
      I22CONSET |= 0x04;
     708:	e1a04003 	mov	r4, r3
      I22CONCLR = 0x28;
     70c:	e3a08028 	mov	r8, #40	; 0x28
      printf ("Wait\t");
      while (I22STAT != 0x50);
     710:	e1a07003 	mov	r7, r3
      goto upper;
    }
  if (I22STAT == 0x40);
  while (registernumber != (Keta + 1))
    {
      printf ("reading..  ");
     714:	e59f0068 	ldr	r0, [pc, #104]	; 784 <tinyreader+0xf8>
     718:	eb003578 	bl	dd00 <__printf_from_arm>
      I22CONSET |= 0x04;
     71c:	e5941000 	ldr	r1, [r4]
     720:	e3813004 	orr	r3, r1, #4
     724:	e5843000 	str	r3, [r4]
      I22CONCLR = 0x28;
      printf ("Wait\t");
     728:	e59f0058 	ldr	r0, [pc, #88]	; 788 <tinyreader+0xfc>
  if (I22STAT == 0x40);
  while (registernumber != (Keta + 1))
    {
      printf ("reading..  ");
      I22CONSET |= 0x04;
      I22CONCLR = 0x28;
     72c:	e5848018 	str	r8, [r4, #24]
      printf ("Wait\t");
     730:	eb003572 	bl	dd00 <__printf_from_arm>
      while (I22STAT != 0x50);
     734:	e594e004 	ldr	lr, [r4, #4]
     738:	e35e0050 	cmp	lr, #80	; 0x50
     73c:	1afffffc 	bne	734 <tinyreader+0xa8>
      printf ("%xreg\t%x", registernumber++, I22DAT);
     740:	e1a01005 	mov	r1, r5
     744:	e5972008 	ldr	r2, [r7, #8]
     748:	e59f003c 	ldr	r0, [pc, #60]	; 78c <tinyreader+0x100>
     74c:	eb00356b 	bl	dd00 <__printf_from_arm>
     750:	e2855001 	add	r5, r5, #1
      vTaskDelay (10 / portTICK_RATE_MS);
     754:	e3a0000a 	mov	r0, #10
     758:	eb003532 	bl	dc28 <__vTaskDelay_from_arm>
      printf ("no acknowlege(%x)\n", I22STAT);
      i2crestart (2);
      goto upper;
    }
  if (I22STAT == 0x40);
  while (registernumber != (Keta + 1))
     75c:	e1550006 	cmp	r5, r6
     760:	1affffeb 	bne	714 <tinyreader+0x88>
      vTaskDelay (10 / portTICK_RATE_MS);

//                                      if(a==32)return;
    }

  I22CONCLR = 0x0C;
     764:	e59f2010 	ldr	r2, [pc, #16]	; 77c <tinyreader+0xf0>
     768:	e3a0000c 	mov	r0, #12
     76c:	e5820018 	str	r0, [r2, #24]
//      return i2cErr;
}
     770:	e3a00000 	mov	r0, #0
     774:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
     778:	e12fff1e 	bx	lr
     77c:	e0080000 	.word	0xe0080000
     780:	0000e4bc 	.word	0x0000e4bc
     784:	0000e4d0 	.word	0x0000e4d0
     788:	0000e4dc 	.word	0x0000e4dc
     78c:	0000e4e4 	.word	0x0000e4e4

00000790 <i2creader>:

int
i2creader (int Keta, int Adr, int registernumber)
{
     790:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
  char Loopy;
upper:
  I22DAT = (Adr + 1);
     794:	e59f4190 	ldr	r4, [pc, #400]	; 92c <i2creader+0x19c>
//      return i2cErr;
}

int
i2creader (int Keta, int Adr, int registernumber)
{
     798:	e1a06000 	mov	r6, r0
     79c:	e1a07002 	mov	r7, r2
	  break;
	case 2:
	  Loopy = '-';
	  break;
	case 3:
	  Loopy = '\\';
     7a0:	e281a001 	add	sl, r1, #1
{
  char Loopy;
upper:
  I22DAT = (Adr + 1);
  I22CONSET |= 0x04;
  I22CONCLR = 0x08;
     7a4:	e3a08008 	mov	r8, #8
int
i2creader (int Keta, int Adr, int registernumber)
{
  char Loopy;
upper:
  I22DAT = (Adr + 1);
     7a8:	e584a008 	str	sl, [r4, #8]
  I22CONSET |= 0x04;
     7ac:	e5941000 	ldr	r1, [r4]
     7b0:	e3810004 	orr	r0, r1, #4
     7b4:	e5840000 	str	r0, [r4]
  I22CONCLR = 0x08;
     7b8:	e5848018 	str	r8, [r4, #24]
  printf ("Status is %x\n", I22STAT);
     7bc:	e59f016c 	ldr	r0, [pc, #364]	; 930 <i2creader+0x1a0>
     7c0:	e5941004 	ldr	r1, [r4, #4]
     7c4:	eb00354d 	bl	dd00 <__printf_from_arm>
  while (I22STAT != 0x40 && I22STAT != 0x48)
     7c8:	e5943004 	ldr	r3, [r4, #4]
     7cc:	e3530040 	cmp	r3, #64	; 0x40
     7d0:	1a000005 	bne	7ec <i2creader+0x5c>
     7d4:	ea000007 	b	7f8 <i2creader+0x68>
    printf (".");
     7d8:	e3a0002e 	mov	r0, #46	; 0x2e
     7dc:	eb003507 	bl	dc00 <__putchar_from_arm>
upper:
  I22DAT = (Adr + 1);
  I22CONSET |= 0x04;
  I22CONCLR = 0x08;
  printf ("Status is %x\n", I22STAT);
  while (I22STAT != 0x40 && I22STAT != 0x48)
     7e0:	e5949004 	ldr	r9, [r4, #4]
     7e4:	e3590040 	cmp	r9, #64	; 0x40
     7e8:	0a000002 	beq	7f8 <i2creader+0x68>
     7ec:	e5942004 	ldr	r2, [r4, #4]
     7f0:	e3520048 	cmp	r2, #72	; 0x48
     7f4:	1afffff7 	bne	7d8 <i2creader+0x48>
    printf (".");
  if (I22STAT == 0x48)
     7f8:	e594c004 	ldr	ip, [r4, #4]
     7fc:	e35c0048 	cmp	ip, #72	; 0x48
     800:	e59f9124 	ldr	r9, [pc, #292]	; 92c <i2creader+0x19c>
     804:	1a000005 	bne	820 <i2creader+0x90>
    {
      printf ("no acknowlege(%x)\n", I22STAT);
     808:	e5941004 	ldr	r1, [r4, #4]
     80c:	e59f0120 	ldr	r0, [pc, #288]	; 934 <i2creader+0x1a4>
     810:	eb00353a 	bl	dd00 <__printf_from_arm>
      i2crestart (2);
     814:	e3a00002 	mov	r0, #2
     818:	ebfffee4 	bl	3b0 <i2crestart>
      goto upper;
     81c:	eaffffe1 	b	7a8 <i2creader+0x18>
    }
  if (I22STAT == 0x40);
  printf ("Read begin[>  ");
     820:	e59f0110 	ldr	r0, [pc, #272]	; 938 <i2creader+0x1a8>
  while (registernumber++ != (Keta + 1))
     824:	e2866001 	add	r6, r6, #1
    {
      printf ("no acknowlege(%x)\n", I22STAT);
      i2crestart (2);
      goto upper;
    }
  if (I22STAT == 0x40);
     828:	e5993004 	ldr	r3, [r9, #4]
  printf ("Read begin[>  ");
     82c:	eb003533 	bl	dd00 <__printf_from_arm>
  while (registernumber++ != (Keta + 1))
     830:	e1570006 	cmp	r7, r6
     834:	059f8100 	ldreq	r8, [pc, #256]	; 93c <i2creader+0x1ac>
     838:	0a000030 	beq	900 <i2creader+0x170>
     83c:	e59f80f8 	ldr	r8, [pc, #248]	; 93c <i2creader+0x1ac>
     840:	e2877001 	add	r7, r7, #1
    {
      I22CONSET |= 0x04;
     844:	e1a04009 	mov	r4, r9
      I22CONCLR = 0x28;
     848:	e3a0a028 	mov	sl, #40	; 0x28
    }
  if (I22STAT == 0x40);
  printf ("Read begin[>  ");
  while (registernumber++ != (Keta + 1))
    {
      I22CONSET |= 0x04;
     84c:	e5943000 	ldr	r3, [r4]
     850:	e383e004 	orr	lr, r3, #4
     854:	e584e000 	str	lr, [r4]
      I22CONCLR = 0x28;
     858:	e584a018 	str	sl, [r4, #24]
      while (I22STAT != 0x50);
     85c:	e5940004 	ldr	r0, [r4, #4]
     860:	e3500050 	cmp	r0, #80	; 0x50
     864:	1afffffc 	bne	85c <i2creader+0xcc>
      vTaskDelay (10 / portTICK_RATE_MS);
     868:	e3a0000a 	mov	r0, #10
     86c:	eb0034ed 	bl	dc28 <__vTaskDelay_from_arm>
      switch (registernumber % 4)
     870:	e1a00fc7 	asr	r0, r7, #31
     874:	e1a02f20 	lsr	r2, r0, #30
     878:	e0873002 	add	r3, r7, r2
     87c:	e203c003 	and	ip, r3, #3
     880:	e062100c 	rsb	r1, r2, ip
     884:	e3510003 	cmp	r1, #3
     888:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
     88c:	ea000019 	b	8f8 <i2creader+0x168>
     890:	000008ec 	.word	0x000008ec
     894:	000008e0 	.word	0x000008e0
     898:	000008d4 	.word	0x000008d4
     89c:	000008a0 	.word	0x000008a0
	case 2:
	  Loopy = '-';
	  break;
	case 3:
	  Loopy = '\\';
	  break;
     8a0:	e3a0105c 	mov	r1, #92	; 0x5c
	  break;
	case 2:
	  Loopy = '-';
	  break;
	case 3:
	  Loopy = '\\';
     8a4:	e1a05001 	mov	r5, r1
	  break;
	}
      printf ("\b\b\b=>%c", Loopy);
     8a8:	e59f0090 	ldr	r0, [pc, #144]	; 940 <i2creader+0x1b0>
     8ac:	eb003513 	bl	dd00 <__printf_from_arm>
      fflush (stdout);
     8b0:	e5981000 	ldr	r1, [r8]
     8b4:	e5910008 	ldr	r0, [r1, #8]
     8b8:	eb0034d3 	bl	dc0c <__fflush_from_arm>
      vTaskDelay (10 / portTICK_RATE_MS);
     8bc:	e3a0000a 	mov	r0, #10
     8c0:	eb0034d8 	bl	dc28 <__vTaskDelay_from_arm>
      i2crestart (2);
      goto upper;
    }
  if (I22STAT == 0x40);
  printf ("Read begin[>  ");
  while (registernumber++ != (Keta + 1))
     8c4:	e1560007 	cmp	r6, r7
     8c8:	0a00000c 	beq	900 <i2creader+0x170>
     8cc:	e2877001 	add	r7, r7, #1
     8d0:	eaffffdd 	b	84c <i2creader+0xbc>
	case 1:
	  Loopy = '/';
	  break;
	case 2:
	  Loopy = '-';
	  break;
     8d4:	e3a0102d 	mov	r1, #45	; 0x2d
	  break;
	case 1:
	  Loopy = '/';
	  break;
	case 2:
	  Loopy = '-';
     8d8:	e1a05001 	mov	r5, r1
	  break;
     8dc:	eafffff1 	b	8a8 <i2creader+0x118>
	case 0:
	  Loopy = '|';
	  break;
	case 1:
	  Loopy = '/';
	  break;
     8e0:	e3a0102f 	mov	r1, #47	; 0x2f
	{
	case 0:
	  Loopy = '|';
	  break;
	case 1:
	  Loopy = '/';
     8e4:	e1a05001 	mov	r5, r1
	  break;
     8e8:	eaffffee 	b	8a8 <i2creader+0x118>
    {
      I22CONSET |= 0x04;
      I22CONCLR = 0x28;
      while (I22STAT != 0x50);
      vTaskDelay (10 / portTICK_RATE_MS);
      switch (registernumber % 4)
     8ec:	e3a0107c 	mov	r1, #124	; 0x7c
	{
	case 0:
	  Loopy = '|';
     8f0:	e1a05001 	mov	r5, r1
     8f4:	eaffffeb 	b	8a8 <i2creader+0x118>
    {
      I22CONSET |= 0x04;
      I22CONCLR = 0x28;
      while (I22STAT != 0x50);
      vTaskDelay (10 / portTICK_RATE_MS);
      switch (registernumber % 4)
     8f8:	e1a01005 	mov	r1, r5
     8fc:	eaffffe9 	b	8a8 <i2creader+0x118>
      printf ("\b\b\b=>%c", Loopy);
      fflush (stdout);
      vTaskDelay (10 / portTICK_RATE_MS);
//                                      if(a==32)return;
    }
  printf ("done.....");
     900:	e59f003c 	ldr	r0, [pc, #60]	; 944 <i2creader+0x1b4>
     904:	eb0034fd 	bl	dd00 <__printf_from_arm>
  fflush (stdout);
     908:	e5983000 	ldr	r3, [r8]
     90c:	e5930008 	ldr	r0, [r3, #8]
     910:	eb0034bd 	bl	dc0c <__fflush_from_arm>
  I22CONCLR = 0x0C;
     914:	e59f2010 	ldr	r2, [pc, #16]	; 92c <i2creader+0x19c>
     918:	e3a0c00c 	mov	ip, #12
     91c:	e582c018 	str	ip, [r2, #24]
//      return i2cErr;
}
     920:	e3a00000 	mov	r0, #0
     924:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
     928:	e12fff1e 	bx	lr
     92c:	e0080000 	.word	0xe0080000
     930:	0000e4f0 	.word	0x0000e4f0
     934:	0000e4bc 	.word	0x0000e4bc
     938:	0000e500 	.word	0x0000e500
     93c:	40000000 	.word	0x40000000
     940:	0000e510 	.word	0x0000e510
     944:	0000e518 	.word	0x0000e518

00000948 <tinyread>:

/*********************************************************************************************************************
*********************************************************************************************************************/
void
tinyread (int subadr, int size, int NumByte)
{
     948:	e92d40f8 	push	{r3, r4, r5, r6, r7, lr}
     94c:	e1a07000 	mov	r7, r0
  i2cstart (2);
     950:	e3a00002 	mov	r0, #2

/*********************************************************************************************************************
*********************************************************************************************************************/
void
tinyread (int subadr, int size, int NumByte)
{
     954:	e1a06001 	mov	r6, r1
     958:	e1a05002 	mov	r5, r2
  i2cstart (2);
  i2cErr = 0;			//i want to read!b So, start.
     95c:	e59f407c 	ldr	r4, [pc, #124]	; 9e0 <tinyread+0x98>
/*********************************************************************************************************************
*********************************************************************************************************************/
void
tinyread (int subadr, int size, int NumByte)
{
  i2cstart (2);
     960:	ebfffe6f 	bl	324 <i2cstart>
  i2cErr = 0;			//i want to read!b So, start.
     964:	e3a0c000 	mov	ip, #0
  novorvisesender (0, 0x42, 8);	//Hey, ?
     968:	e1a0000c 	mov	r0, ip
     96c:	e3a01042 	mov	r1, #66	; 0x42
     970:	e3a02008 	mov	r2, #8
*********************************************************************************************************************/
void
tinyread (int subadr, int size, int NumByte)
{
  i2cstart (2);
  i2cErr = 0;			//i want to read!b So, start.
     974:	e584c000 	str	ip, [r4]
  novorvisesender (0, 0x42, 8);	//Hey, ?
     978:	ebffff0f 	bl	5bc <novorvisesender>
  if (i2cErr == 0x22)
     97c:	e5943000 	ldr	r3, [r4]
     980:	e3530022 	cmp	r3, #34	; 0x22
     984:	0a000012 	beq	9d4 <tinyread+0x8c>
    {
      printf ("fatal");
      i2cstop (2);
      return;
    }
  i2csender (1, subadr, 8);
     988:	e1a01007 	mov	r1, r7
     98c:	e3a02008 	mov	r2, #8
     990:	e3a00001 	mov	r0, #1
     994:	ebfffed8 	bl	4fc <i2csender>
  i2crestart (2);		//if you understand, restart,please.
     998:	e3a00002 	mov	r0, #2
     99c:	ebfffe83 	bl	3b0 <i2crestart>
  tinyreader (size, 0x42, NumByte);	//
     9a0:	e1a00006 	mov	r0, r6
     9a4:	e3a01042 	mov	r1, #66	; 0x42
     9a8:	e1a02005 	mov	r2, r5
     9ac:	ebffff36 	bl	68c <tinyreader>
  vTaskDelay (30 / portTICK_RATE_MS);
     9b0:	e3a0001e 	mov	r0, #30
     9b4:	eb00349b 	bl	dc28 <__vTaskDelay_from_arm>
i2cstop (int a)
{
  switch (a)
    {
    case 2:
      I22CONSET = 0x50;
     9b8:	e59f0024 	ldr	r0, [pc, #36]	; 9e4 <tinyread+0x9c>
     9bc:	e3a01050 	mov	r1, #80	; 0x50
      I22CONCLR = 0x2C;
     9c0:	e3a0202c 	mov	r2, #44	; 0x2c
i2cstop (int a)
{
  switch (a)
    {
    case 2:
      I22CONSET = 0x50;
     9c4:	e5801000 	str	r1, [r0]
      I22CONCLR = 0x2C;
     9c8:	e5802018 	str	r2, [r0, #24]
  i2csender (1, subadr, 8);
  i2crestart (2);		//if you understand, restart,please.
  tinyreader (size, 0x42, NumByte);	//
  vTaskDelay (30 / portTICK_RATE_MS);
  i2cstop (2);
}
     9cc:	e8bd40f8 	pop	{r3, r4, r5, r6, r7, lr}
     9d0:	e12fff1e 	bx	lr
  i2cstart (2);
  i2cErr = 0;			//i want to read!b So, start.
  novorvisesender (0, 0x42, 8);	//Hey, ?
  if (i2cErr == 0x22)
    {
      printf ("fatal");
     9d4:	e59f000c 	ldr	r0, [pc, #12]	; 9e8 <tinyread+0xa0>
     9d8:	eb0034c8 	bl	dd00 <__printf_from_arm>
     9dc:	eafffff5 	b	9b8 <tinyread+0x70>
     9e0:	40000924 	.word	0x40000924
     9e4:	e0080000 	.word	0xe0080000
     9e8:	0000e524 	.word	0x0000e524

000009ec <SCCBread>:
  i2cstop (2);
}

void
SCCBread (int subadr, int size, int NumByte)
{
     9ec:	e92d40f8 	push	{r3, r4, r5, r6, r7, lr}
     9f0:	e1a07000 	mov	r7, r0
  i2cstart (2);
     9f4:	e3a00002 	mov	r0, #2
  i2cstop (2);
}

void
SCCBread (int subadr, int size, int NumByte)
{
     9f8:	e1a06001 	mov	r6, r1
     9fc:	e1a05002 	mov	r5, r2
  i2cstart (2);
//      vTaskDelay(300 / portTICK_RATE_MS);
  i2cErr = 0;			//i want to read!b So, start.
     a00:	e59f4090 	ldr	r4, [pc, #144]	; a98 <SCCBread+0xac>
}

void
SCCBread (int subadr, int size, int NumByte)
{
  i2cstart (2);
     a04:	ebfffe46 	bl	324 <i2cstart>
//      vTaskDelay(300 / portTICK_RATE_MS);
  i2cErr = 0;			//i want to read!b So, start.
     a08:	e3a0c000 	mov	ip, #0
  i2csender (0, 0x42, 8);	//Hey, ?
     a0c:	e1a0000c 	mov	r0, ip
     a10:	e3a01042 	mov	r1, #66	; 0x42
     a14:	e3a02008 	mov	r2, #8
void
SCCBread (int subadr, int size, int NumByte)
{
  i2cstart (2);
//      vTaskDelay(300 / portTICK_RATE_MS);
  i2cErr = 0;			//i want to read!b So, start.
     a18:	e584c000 	str	ip, [r4]
  i2csender (0, 0x42, 8);	//Hey, ?
     a1c:	ebfffeb6 	bl	4fc <i2csender>
  if (i2cErr == 0x22)
     a20:	e5943000 	ldr	r3, [r4]
     a24:	e3530022 	cmp	r3, #34	; 0x22
     a28:	0a000012 	beq	a78 <SCCBread+0x8c>
    {
      printf ("fatal");
      i2cstop (2);
      return;
    }
  i2csender (1, subadr, 8);
     a2c:	e1a01007 	mov	r1, r7
     a30:	e3a02008 	mov	r2, #8
     a34:	e3a00001 	mov	r0, #1
     a38:	ebfffeaf 	bl	4fc <i2csender>
//      printf("Adress read request at%4x OK\n\n", subadr);     //0x03byte? 
  i2crestart (2);		//if you understand, restart,please.
     a3c:	e3a00002 	mov	r0, #2
     a40:	ebfffe5a 	bl	3b0 <i2crestart>
  i2creader (size, 0x42, NumByte);	//
     a44:	e1a02005 	mov	r2, r5
     a48:	e1a00006 	mov	r0, r6
     a4c:	e3a01042 	mov	r1, #66	; 0x42
     a50:	ebffff4e 	bl	790 <i2creader>
i2cstop (int a)
{
  switch (a)
    {
    case 2:
      I22CONSET = 0x50;
     a54:	e59f3040 	ldr	r3, [pc, #64]	; a9c <SCCBread+0xb0>
     a58:	e3a02050 	mov	r2, #80	; 0x50
      I22CONCLR = 0x2C;
     a5c:	e3a0c02c 	mov	ip, #44	; 0x2c
i2cstop (int a)
{
  switch (a)
    {
    case 2:
      I22CONSET = 0x50;
     a60:	e5832000 	str	r2, [r3]
  i2csender (1, subadr, 8);
//      printf("Adress read request at%4x OK\n\n", subadr);     //0x03byte? 
  i2crestart (2);		//if you understand, restart,please.
  i2creader (size, 0x42, NumByte);	//
  i2cstop (2);
  printf ("Debu331g\n");
     a64:	e59f0034 	ldr	r0, [pc, #52]	; aa0 <SCCBread+0xb4>
{
  switch (a)
    {
    case 2:
      I22CONSET = 0x50;
      I22CONCLR = 0x2C;
     a68:	e583c018 	str	ip, [r3, #24]
  i2csender (1, subadr, 8);
//      printf("Adress read request at%4x OK\n\n", subadr);     //0x03byte? 
  i2crestart (2);		//if you understand, restart,please.
  i2creader (size, 0x42, NumByte);	//
  i2cstop (2);
  printf ("Debu331g\n");
     a6c:	eb003499 	bl	dcd8 <__puts_from_arm>
}
     a70:	e8bd40f8 	pop	{r3, r4, r5, r6, r7, lr}
     a74:	e12fff1e 	bx	lr
//      vTaskDelay(300 / portTICK_RATE_MS);
  i2cErr = 0;			//i want to read!b So, start.
  i2csender (0, 0x42, 8);	//Hey, ?
  if (i2cErr == 0x22)
    {
      printf ("fatal");
     a78:	e59f0024 	ldr	r0, [pc, #36]	; aa4 <SCCBread+0xb8>
     a7c:	eb00349f 	bl	dd00 <__printf_from_arm>
i2cstop (int a)
{
  switch (a)
    {
    case 2:
      I22CONSET = 0x50;
     a80:	e59f0014 	ldr	r0, [pc, #20]	; a9c <SCCBread+0xb0>
     a84:	e3a01050 	mov	r1, #80	; 0x50
      I22CONCLR = 0x2C;
     a88:	e3a0202c 	mov	r2, #44	; 0x2c
i2cstop (int a)
{
  switch (a)
    {
    case 2:
      I22CONSET = 0x50;
     a8c:	e5801000 	str	r1, [r0]
      I22CONCLR = 0x2C;
     a90:	e5802018 	str	r2, [r0, #24]
     a94:	eafffff5 	b	a70 <SCCBread+0x84>
     a98:	40000924 	.word	0x40000924
     a9c:	e0080000 	.word	0xe0080000
     aa0:	0000e52c 	.word	0x0000e52c
     aa4:	0000e524 	.word	0x0000e524

00000aa8 <SCCBwrite>:
  printf ("Debu331g\n");
}

int
SCCBwrite (int subadr, int size, int Data)
{
     aa8:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
     aac:	e1a08000 	mov	r8, r0
  i2cstart (2);
     ab0:	e3a00002 	mov	r0, #2
  printf ("Debu331g\n");
}

int
SCCBwrite (int subadr, int size, int Data)
{
     ab4:	e1a06001 	mov	r6, r1
     ab8:	e1a07002 	mov	r7, r2
  i2cstart (2);
     abc:	ebfffe18 	bl	324 <i2cstart>
//      vTaskDelay(1 / portTICK_RATE_MS);
  FIO2CLR1=2; 
     ac0:	e59f3090 	ldr	r3, [pc, #144]	; b58 <SCCBwrite+0xb0>
  i2cErr = 0;
     ac4:	e59f5090 	ldr	r5, [pc, #144]	; b5c <SCCBwrite+0xb4>
     ac8:	e3a04000 	mov	r4, #0
int
SCCBwrite (int subadr, int size, int Data)
{
  i2cstart (2);
//      vTaskDelay(1 / portTICK_RATE_MS);
  FIO2CLR1=2; 
     acc:	e3a0c002 	mov	ip, #2
     ad0:	e543c0a2 	strb	ip, [r3, #-162]	; 0xffffff5e
  i2cErr = 0;
  i2csender (0, 0x42, 8);
     ad4:	e1a00004 	mov	r0, r4
     ad8:	e3a01042 	mov	r1, #66	; 0x42
     adc:	e3a02008 	mov	r2, #8
SCCBwrite (int subadr, int size, int Data)
{
  i2cstart (2);
//      vTaskDelay(1 / portTICK_RATE_MS);
  FIO2CLR1=2; 
  i2cErr = 0;
     ae0:	e5854000 	str	r4, [r5]
  i2csender (0, 0x42, 8);
     ae4:	ebfffe84 	bl	4fc <i2csender>
  if (i2cErr == 0x22)
     ae8:	e5953000 	ldr	r3, [r5]
     aec:	e3530022 	cmp	r3, #34	; 0x22
     af0:	0a00000f 	beq	b34 <SCCBwrite+0x8c>
    {
      printf ("fatal");
      i2cstop (2);
      return -1;
    }
  i2csender (1, subadr, 8);	//3byte? 
     af4:	e3a00001 	mov	r0, #1
     af8:	e1a01008 	mov	r1, r8
     afc:	e3a02008 	mov	r2, #8
     b00:	ebfffe7d 	bl	4fc <i2csender>
  i2csender (1, Data, size);
     b04:	e3a00001 	mov	r0, #1
     b08:	e1a02006 	mov	r2, r6
     b0c:	e1a01007 	mov	r1, r7
     b10:	ebfffe79 	bl	4fc <i2csender>
i2cstop (int a)
{
  switch (a)
    {
    case 2:
      I22CONSET = 0x50;
     b14:	e59f3044 	ldr	r3, [pc, #68]	; b60 <SCCBwrite+0xb8>
     b18:	e3a02050 	mov	r2, #80	; 0x50
      I22CONCLR = 0x2C;
     b1c:	e3a0c02c 	mov	ip, #44	; 0x2c
i2cstop (int a)
{
  switch (a)
    {
    case 2:
      I22CONSET = 0x50;
     b20:	e5832000 	str	r2, [r3]
      I22CONCLR = 0x2C;
     b24:	e583c018 	str	ip, [r3, #24]
      return -1;
    }
  i2csender (1, subadr, 8);	//3byte? 
  i2csender (1, Data, size);
  i2cstop (2);
  return 0;
     b28:	e1a00004 	mov	r0, r4
}
     b2c:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
     b30:	e12fff1e 	bx	lr
  FIO2CLR1=2; 
  i2cErr = 0;
  i2csender (0, 0x42, 8);
  if (i2cErr == 0x22)
    {
      printf ("fatal");
     b34:	e59f0028 	ldr	r0, [pc, #40]	; b64 <SCCBwrite+0xbc>
     b38:	eb003470 	bl	dd00 <__printf_from_arm>
i2cstop (int a)
{
  switch (a)
    {
    case 2:
      I22CONSET = 0x50;
     b3c:	e59f101c 	ldr	r1, [pc, #28]	; b60 <SCCBwrite+0xb8>
     b40:	e3a00050 	mov	r0, #80	; 0x50
      I22CONCLR = 0x2C;
     b44:	e3a0202c 	mov	r2, #44	; 0x2c
i2cstop (int a)
{
  switch (a)
    {
    case 2:
      I22CONSET = 0x50;
     b48:	e5810000 	str	r0, [r1]
  i2csender (0, 0x42, 8);
  if (i2cErr == 0x22)
    {
      printf ("fatal");
      i2cstop (2);
      return -1;
     b4c:	e3e00000 	mvn	r0, #0
{
  switch (a)
    {
    case 2:
      I22CONSET = 0x50;
      I22CONCLR = 0x2C;
     b50:	e5812018 	str	r2, [r1, #24]
  i2csender (0, 0x42, 8);
  if (i2cErr == 0x22)
    {
      printf ("fatal");
      i2cstop (2);
      return -1;
     b54:	eafffff4 	b	b2c <SCCBwrite+0x84>
     b58:	3fffc0ff 	.word	0x3fffc0ff
     b5c:	40000924 	.word	0x40000924
     b60:	e0080000 	.word	0xe0080000
     b64:	0000e524 	.word	0x0000e524

00000b68 <SCCBByteWrite>:

int
SCCBByteWrite (int inp)
{
//      printf("%x,%x,%x",inp >> 8, 8, inp & 0xFF);
 return SCCBwrite ((inp >> 8 & 0xFF), 8, (inp & 0xFF)) ;
     b68:	e1a03420 	lsr	r3, r0, #8
     b6c:	e20020ff 	and	r2, r0, #255	; 0xff
     b70:	e3a01008 	mov	r1, #8
     b74:	e20300ff 	and	r0, r3, #255	; 0xff
     b78:	eaffffca 	b	aa8 <SCCBwrite>

00000b7c <vi2c>:
}

void
vi2c (void *pvParameters)
{
     b7c:	e92d40f8 	push	{r3, r4, r5, r6, r7, lr}
  int regpointer = 0;
  char Loopy;
  xSemaphoreTake (Mutex, portMAX_DELAY);
     b80:	e59f412c 	ldr	r4, [pc, #300]	; cb4 <vi2c+0x138>
     b84:	e3a01000 	mov	r1, #0
     b88:	e1a03001 	mov	r3, r1
    case 1:
      I21CONSET = 0x40;
      return 0;
      break;
    case 2:
      I22CONSET = 0x40;
     b8c:	e3a06040 	mov	r6, #64	; 0x40
void
vi2c (void *pvParameters)
{
  int regpointer = 0;
  char Loopy;
  xSemaphoreTake (Mutex, portMAX_DELAY);
     b90:	e3e02000 	mvn	r2, #0
     b94:	e5940000 	ldr	r0, [r4]
     b98:	eb003448 	bl	dcc0 <__xQueueGenericReceive_from_arm>
  i2cmasterset (2);
  I22SCLH = 80;
     b9c:	e2865010 	add	r5, r6, #16
    case 1:
      I21CONSET = 0x40;
      return 0;
      break;
    case 2:
      I22CONSET = 0x40;
     ba0:	e59f1110 	ldr	r1, [pc, #272]	; cb8 <vi2c+0x13c>
  int regpointer = 0;
  char Loopy;
  xSemaphoreTake (Mutex, portMAX_DELAY);
  i2cmasterset (2);
  I22SCLH = 80;
  I22SCLL = 180;
     ba4:	e2852064 	add	r2, r5, #100	; 0x64
    case 1:
      I21CONSET = 0x40;
      return 0;
      break;
    case 2:
      I22CONSET = 0x40;
     ba8:	e5816000 	str	r6, [r1]
  char Loopy;
  xSemaphoreTake (Mutex, portMAX_DELAY);
  i2cmasterset (2);
  I22SCLH = 80;
  I22SCLL = 180;
  printf ("Register Reset\n");
     bac:	e59f0108 	ldr	r0, [pc, #264]	; cbc <vi2c+0x140>
{
  int regpointer = 0;
  char Loopy;
  xSemaphoreTake (Mutex, portMAX_DELAY);
  i2cmasterset (2);
  I22SCLH = 80;
     bb0:	e5815010 	str	r5, [r1, #16]
  I22SCLL = 180;
     bb4:	e5812014 	str	r2, [r1, #20]
  printf ("Register Reset\n");
     bb8:	eb003446 	bl	dcd8 <__puts_from_arm>
  vTaskDelay (300 / portTICK_RATE_MS);
     bbc:	e3a00f4b 	mov	r0, #300	; 0x12c
     bc0:	eb003418 	bl	dc28 <__vTaskDelay_from_arm>
  RESETREG
     bc4:	e3a00d4a 	mov	r0, #4736	; 0x1280
     bc8:	ebffffe6 	bl	b68 <SCCBByteWrite>
  vTaskDelay (200 / portTICK_RATE_MS);
  printf ("Setup begin[> ");
  fflush (stdout);
     bcc:	e59f60ec 	ldr	r6, [pc, #236]	; cc0 <vi2c+0x144>
  I22SCLH = 80;
  I22SCLL = 180;
  printf ("Register Reset\n");
  vTaskDelay (300 / portTICK_RATE_MS);
  RESETREG
  vTaskDelay (200 / portTICK_RATE_MS);
     bd0:	e3a000c8 	mov	r0, #200	; 0xc8
     bd4:	eb003413 	bl	dc28 <__vTaskDelay_from_arm>
  printf ("Setup begin[> ");
     bd8:	e59f00e4 	ldr	r0, [pc, #228]	; cc4 <vi2c+0x148>
     bdc:	eb003447 	bl	dd00 <__printf_from_arm>
  fflush (stdout);
     be0:	e5963000 	ldr	r3, [r6]
     be4:	e5930008 	ldr	r0, [r3, #8]
     be8:	eb003407 	bl	dc0c <__fflush_from_arm>
     bec:	e59f70d4 	ldr	r7, [pc, #212]	; cc8 <vi2c+0x14c>
  for (regpointer = 0; regpointer != 129;)
     bf0:	e3a05000 	mov	r5, #0
    {
      if (SCCBByteWrite (OV7670[regpointer]) == -1) continue;
     bf4:	e7970105 	ldr	r0, [r7, r5, lsl #2]
     bf8:	ebffffda 	bl	b68 <SCCBByteWrite>
     bfc:	e3700001 	cmn	r0, #1
     c00:	0a000028 	beq	ca8 <vi2c+0x12c>
      regpointer++;
     c04:	e2855001 	add	r5, r5, #1
      	switch (regpointer % 4)
     c08:	e2051003 	and	r1, r5, #3
     c0c:	e3510002 	cmp	r1, #2
	  break;
	  case 1:
	  Loopy = '/';
	  break;
	  case 2:
	  Loopy = '-';
     c10:	03a0102d 	moveq	r1, #45	; 0x2d
  fflush (stdout);
  for (regpointer = 0; regpointer != 129;)
    {
      if (SCCBByteWrite (OV7670[regpointer]) == -1) continue;
      regpointer++;
      	switch (regpointer % 4)
     c14:	0a000005 	beq	c30 <vi2c+0xb4>
     c18:	e3510003 	cmp	r1, #3
	  break;
	  case 2:
	  Loopy = '-';
	  break;
	  case 3:
	  Loopy = '\\';
     c1c:	03a0105c 	moveq	r1, #92	; 0x5c
  fflush (stdout);
  for (regpointer = 0; regpointer != 129;)
    {
      if (SCCBByteWrite (OV7670[regpointer]) == -1) continue;
      regpointer++;
      	switch (regpointer % 4)
     c20:	0a000002 	beq	c30 <vi2c+0xb4>
	  {
	  case 0:
	  Loopy = '|';
     c24:	e3510001 	cmp	r1, #1
     c28:	03a0102f 	moveq	r1, #47	; 0x2f
     c2c:	13a0107c 	movne	r1, #124	; 0x7c
	  break;
	  case 3:
	  Loopy = '\\';
	  break;
	  }
	printf ("\b\b\b=>%c", Loopy);
     c30:	e59f0094 	ldr	r0, [pc, #148]	; ccc <vi2c+0x150>
     c34:	eb003431 	bl	dd00 <__printf_from_arm>
	fflush (stdout);
     c38:	e5960000 	ldr	r0, [r6]
     c3c:	e5900008 	ldr	r0, [r0, #8]
     c40:	eb0033f1 	bl	dc0c <__fflush_from_arm>
      vTaskDelay (10 / portTICK_RATE_MS);
     c44:	e3a0000a 	mov	r0, #10
     c48:	eb0033f6 	bl	dc28 <__vTaskDelay_from_arm>
  vTaskDelay (300 / portTICK_RATE_MS);
  RESETREG
  vTaskDelay (200 / portTICK_RATE_MS);
  printf ("Setup begin[> ");
  fflush (stdout);
  for (regpointer = 0; regpointer != 129;)
     c4c:	e3550081 	cmp	r5, #129	; 0x81
     c50:	1affffe7 	bne	bf4 <vi2c+0x78>
	  }
	printf ("\b\b\b=>%c", Loopy);
	fflush (stdout);
      vTaskDelay (10 / portTICK_RATE_MS);
    }
  printf ("\rData transmition End!\n");
     c54:	e59f0074 	ldr	r0, [pc, #116]	; cd0 <vi2c+0x154>
     c58:	eb00341e 	bl	dcd8 <__puts_from_arm>
  fflush (stdout);
     c5c:	e596c000 	ldr	ip, [r6]
     c60:	e59c0008 	ldr	r0, [ip, #8]
     c64:	eb0033e8 	bl	dc0c <__fflush_from_arm>
  SCCBread (0x00, 0xca, 0);
     c68:	e3a00000 	mov	r0, #0
     c6c:	e1a02000 	mov	r2, r0
     c70:	e3a010ca 	mov	r1, #202	; 0xca
     c74:	ebffff5c 	bl	9ec <SCCBread>
  vTaskDelay (200 / portTICK_RATE_MS);
     c78:	e3a000c8 	mov	r0, #200	; 0xc8
     c7c:	eb0033e9 	bl	dc28 <__vTaskDelay_from_arm>
  if (xSemaphoreGive (Mutex))
     c80:	e3a01000 	mov	r1, #0
     c84:	e5940000 	ldr	r0, [r4]
     c88:	e1a02001 	mov	r2, r1
     c8c:	e1a03001 	mov	r3, r1
     c90:	eb0033fb 	bl	dc84 <__xQueueGenericSend_from_arm>
     c94:	e3500000 	cmp	r0, #0
    FIO2PIN1 = 0x2;
     c98:	159f7034 	ldrne	r7, [pc, #52]	; cd4 <vi2c+0x158>
     c9c:	13a04002 	movne	r4, #2
     ca0:	154740aa 	strbne	r4, [r7, #-170]	; 0xffffff56
     ca4:	eafffffe 	b	ca4 <vi2c+0x128>
  vTaskDelay (300 / portTICK_RATE_MS);
  RESETREG
  vTaskDelay (200 / portTICK_RATE_MS);
  printf ("Setup begin[> ");
  fflush (stdout);
  for (regpointer = 0; regpointer != 129;)
     ca8:	e3550081 	cmp	r5, #129	; 0x81
     cac:	1affffd0 	bne	bf4 <vi2c+0x78>
     cb0:	eaffffe7 	b	c54 <vi2c+0xd8>
     cb4:	40000944 	.word	0x40000944
     cb8:	e0080000 	.word	0xe0080000
     cbc:	0000e538 	.word	0x0000e538
     cc0:	40000000 	.word	0x40000000
     cc4:	0000e548 	.word	0x0000e548
     cc8:	0000e570 	.word	0x0000e570
     ccc:	0000e510 	.word	0x0000e510
     cd0:	0000e558 	.word	0x0000e558
     cd4:	3fffc0ff 	.word	0x3fffc0ff

00000cd8 <ymzwrite0>:
  while (1);
}

int
ymzwrite0 (int frec, int adr)
{
     cd8:	e92d01f0 	push	{r4, r5, r6, r7, r8}
  FIO4PIN = 0x200 + adr;
  FIO4PIN = 0x100 + (frec & 0xFF);
  FIO4PIN = 0x300 + (frec & 0xFF);
  FIO4PIN = adr + 1;
  FIO4PIN = 0x201 + adr;
  highbyte = (frec >> 8) & 0xFF;
     cdc:	e1a04440 	asr	r4, r0, #8
  while (1);
}

int
ymzwrite0 (int frec, int adr)
{
     ce0:	e1a06000 	mov	r6, r0
  int highbyte;
  FIO4PIN = 0x00;
     ce4:	e59f2050 	ldr	r2, [pc, #80]	; d3c <ymzwrite0+0x64>
  FIO4PIN = adr;
  FIO4PIN = 0x200 + adr;
  FIO4PIN = 0x100 + (frec & 0xFF);
     ce8:	e20600ff 	and	r0, r6, #255	; 0xff
ymzwrite0 (int frec, int adr)
{
  int highbyte;
  FIO4PIN = 0x00;
  FIO4PIN = adr;
  FIO4PIN = 0x200 + adr;
     cec:	e281cc02 	add	ip, r1, #512	; 0x200
  FIO4PIN = 0x100 + (frec & 0xFF);
  FIO4PIN = 0x300 + (frec & 0xFF);
  FIO4PIN = adr + 1;
  FIO4PIN = 0x201 + adr;
  highbyte = (frec >> 8) & 0xFF;
     cf0:	e20450ff 	and	r5, r4, #255	; 0xff
{
  int highbyte;
  FIO4PIN = 0x00;
  FIO4PIN = adr;
  FIO4PIN = 0x200 + adr;
  FIO4PIN = 0x100 + (frec & 0xFF);
     cf4:	e2808c01 	add	r8, r0, #256	; 0x100
  FIO4PIN = 0x300 + (frec & 0xFF);
     cf8:	e2803c03 	add	r3, r0, #768	; 0x300
  FIO4PIN = adr + 1;
     cfc:	e2817001 	add	r7, r1, #1
  FIO4PIN = 0x201 + adr;
     d00:	e28c6001 	add	r6, ip, #1
  highbyte = (frec >> 8) & 0xFF;
  FIO4PIN = 0x100 + highbyte;
     d04:	e2855c01 	add	r5, r5, #256	; 0x100
  FIO4PIN = 0x300 + (frec >> 8);
     d08:	e2844c03 	add	r4, r4, #768	; 0x300

int
ymzwrite0 (int frec, int adr)
{
  int highbyte;
  FIO4PIN = 0x00;
     d0c:	e3a00000 	mov	r0, #0
     d10:	e5020f6b 	str	r0, [r2, #-3947]	; 0xfffff095
  FIO4PIN = adr;
     d14:	e5021f6b 	str	r1, [r2, #-3947]	; 0xfffff095
  FIO4PIN = 0x200 + adr;
     d18:	e502cf6b 	str	ip, [r2, #-3947]	; 0xfffff095
  FIO4PIN = 0x100 + (frec & 0xFF);
     d1c:	e5028f6b 	str	r8, [r2, #-3947]	; 0xfffff095
  FIO4PIN = 0x300 + (frec & 0xFF);
     d20:	e5023f6b 	str	r3, [r2, #-3947]	; 0xfffff095
  FIO4PIN = adr + 1;
     d24:	e5027f6b 	str	r7, [r2, #-3947]	; 0xfffff095
  FIO4PIN = 0x201 + adr;
     d28:	e5026f6b 	str	r6, [r2, #-3947]	; 0xfffff095
  highbyte = (frec >> 8) & 0xFF;
  FIO4PIN = 0x100 + highbyte;
     d2c:	e5025f6b 	str	r5, [r2, #-3947]	; 0xfffff095
  FIO4PIN = 0x300 + (frec >> 8);
     d30:	e5024f6b 	str	r4, [r2, #-3947]	; 0xfffff095
}
     d34:	e8bd01f0 	pop	{r4, r5, r6, r7, r8}
     d38:	e12fff1e 	bx	lr
     d3c:	3fffcfff 	.word	0x3fffcfff

00000d40 <ymzwrite1>:

int
ymzwrite1 (int value, int adr)
{
  FIO4PIN = 0x00;
     d40:	e59f3030 	ldr	r3, [pc, #48]	; d78 <ymzwrite1+0x38>
  FIO4PIN = 0x300 + (frec >> 8);
}

int
ymzwrite1 (int value, int adr)
{
     d44:	e92d0030 	push	{r4, r5}
  FIO4PIN = 0x00;
  FIO4PIN = adr;
  FIO4PIN = (0x200 + adr);
  FIO4PIN = (0x100 + value);
     d48:	e280cc01 	add	ip, r0, #256	; 0x100
  FIO4PIN = (0x300 + value);
     d4c:	e2802c03 	add	r2, r0, #768	; 0x300
int
ymzwrite1 (int value, int adr)
{
  FIO4PIN = 0x00;
  FIO4PIN = adr;
  FIO4PIN = (0x200 + adr);
     d50:	e2814c02 	add	r4, r1, #512	; 0x200
}

int
ymzwrite1 (int value, int adr)
{
  FIO4PIN = 0x00;
     d54:	e3a05000 	mov	r5, #0
     d58:	e5035f6b 	str	r5, [r3, #-3947]	; 0xfffff095
  FIO4PIN = adr;
  FIO4PIN = (0x200 + adr);
  FIO4PIN = (0x100 + value);
  FIO4PIN = (0x300 + value);
  return adr * 16 + value;
}
     d5c:	e0800201 	add	r0, r0, r1, lsl #4

int
ymzwrite1 (int value, int adr)
{
  FIO4PIN = 0x00;
  FIO4PIN = adr;
     d60:	e5031f6b 	str	r1, [r3, #-3947]	; 0xfffff095
  FIO4PIN = (0x200 + adr);
     d64:	e5034f6b 	str	r4, [r3, #-3947]	; 0xfffff095
  FIO4PIN = (0x100 + value);
     d68:	e503cf6b 	str	ip, [r3, #-3947]	; 0xfffff095
  FIO4PIN = (0x300 + value);
     d6c:	e5032f6b 	str	r2, [r3, #-3947]	; 0xfffff095
  return adr * 16 + value;
}
     d70:	e8bd0030 	pop	{r4, r5}
     d74:	e12fff1e 	bx	lr
     d78:	3fffcfff 	.word	0x3fffcfff

00000d7c <main>:
xSemaphoreHandle Mutex;

/*-----------------------------------------------------------*/
int
main (void)
{
     d7c:	b5f0      	push	{r4, r5, r6, r7, lr}
     d7e:	b085      	sub	sp, #20
/*******UART initialize***************/
void
UARTint (void)
{
  DWORD Fdiv, i = 0;
  U0LCR = 0x83;			/* 8 bits, no Parity, 1 Stop bit */
     d80:	4f1d      	ldr	r7, [pc, #116]	; (df8 <main+0x7c>)

/*-----------------------------------------------------------*/
int
main (void)
{
  TargetResetInit ();		//
     d82:	f000 fe65 	bl	1a50 <TargetResetInit>
/*******UART initialize***************/
void
UARTint (void)
{
  DWORD Fdiv, i = 0;
  U0LCR = 0x83;			/* 8 bits, no Parity, 1 Stop bit */
     d86:	2483      	movs	r4, #131	; 0x83
/*-----------------------------------------------------------*/
int
main (void)
{
  TargetResetInit ();		//
  GPIOResetInit ();
     d88:	f000 fdbe 	bl	1908 <GPIOResetInit>
UARTint (void)
{
  DWORD Fdiv, i = 0;
  U0LCR = 0x83;			/* 8 bits, no Parity, 1 Stop bit */
  Fdiv = (Fpclk / 16) / UART_BAUD;	/*baud rate */
  U0DLM = Fdiv / 256;
     d8c:	4b1b      	ldr	r3, [pc, #108]	; (dfc <main+0x80>)
/*******UART initialize***************/
void
UARTint (void)
{
  DWORD Fdiv, i = 0;
  U0LCR = 0x83;			/* 8 bits, no Parity, 1 Stop bit */
     d8e:	603c      	str	r4, [r7, #0]
  Fdiv = (Fpclk / 16) / UART_BAUD;	/*baud rate */
  U0DLM = Fdiv / 256;
     d90:	2400      	movs	r4, #0
     d92:	601c      	str	r4, [r3, #0]
  U0DLL = Fdiv % 256;
     d94:	2513      	movs	r5, #19
     d96:	3b04      	subs	r3, #4
     d98:	601d      	str	r5, [r3, #0]
  U0LCR = 0x03;			/* DLAB = 0 */
     d9a:	2503      	movs	r5, #3
  U0FCR = 0x07;			/* Enable and reset TX and RX FIFO. */
     d9c:	2107      	movs	r1, #7
  DWORD Fdiv, i = 0;
  U0LCR = 0x83;			/* 8 bits, no Parity, 1 Stop bit */
  Fdiv = (Fpclk / 16) / UART_BAUD;	/*baud rate */
  U0DLM = Fdiv / 256;
  U0DLL = Fdiv % 256;
  U0LCR = 0x03;			/* DLAB = 0 */
     d9e:	603d      	str	r5, [r7, #0]
  U0FCR = 0x07;			/* Enable and reset TX and RX FIFO. */
     da0:	3f04      	subs	r7, #4
     da2:	6039      	str	r1, [r7, #0]

  printf ("Hello,");
     da4:	4816      	ldr	r0, [pc, #88]	; (e00 <main+0x84>)
     da6:	f004 faf7 	bl	5398 <printf>
main (void)
{
  TargetResetInit ();		//
  GPIOResetInit ();
  UARTint ();
  FIO2PIN1 = 2;
     daa:	4816      	ldr	r0, [pc, #88]	; (e04 <main+0x88>)
     dac:	2702      	movs	r7, #2
     dae:	7007      	strb	r7, [r0, #0]
  Mutex = xSemaphoreCreateMutex ();
     db0:	f002 f9c4 	bl	313c <xQueueCreateMutex>
     db4:	4e14      	ldr	r6, [pc, #80]	; (e08 <main+0x8c>)
     db6:	6030      	str	r0, [r6, #0]
  printf (" world!\n");
     db8:	4814      	ldr	r0, [pc, #80]	; (e0c <main+0x90>)
     dba:	f004 fb49 	bl	5450 <puts>
  if(Mutex != NULL){
     dbe:	6833      	ldr	r3, [r6, #0]
     dc0:	42a3      	cmp	r3, r4
     dc2:	d018      	beq.n	df6 <main+0x7a>
//      xTaskCreate (vLedTask, (signed portCHAR *) "LED",
//		   configMINIMAL_STACK_SIZE, NULL,
//		   mainCHECK_TASK_PRIORITY - 1, NULL);
      /* Start2csender the tasks defined within this file/specific to this demo. */
    xTaskCreate (ISSR, (signed portCHAR *) "issr", configMINIMAL_STACK_SIZE,
     dc4:	2204      	movs	r2, #4
     dc6:	9200      	str	r2, [sp, #0]
     dc8:	4911      	ldr	r1, [pc, #68]	; (e10 <main+0x94>)
     dca:	2268      	movs	r2, #104	; 0x68
     dcc:	1c23      	adds	r3, r4, #0
     dce:	4811      	ldr	r0, [pc, #68]	; (e14 <main+0x98>)
		   NULL, mainCHECK_TASK_PRIORITY +1, NULL);
     xTaskCreate (vi2c, (signed portCHAR *) "LD", configMINIMAL_STACK_SIZE,
		   NULL, mainCHECK_TASK_PRIORITY , NULL);
      vTaskStartScheduler ();
  FIO2SET1 = 2;
     dd0:	4e11      	ldr	r6, [pc, #68]	; (e18 <main+0x9c>)
  if(Mutex != NULL){
//      xTaskCreate (vLedTask, (signed portCHAR *) "LED",
//		   configMINIMAL_STACK_SIZE, NULL,
//		   mainCHECK_TASK_PRIORITY - 1, NULL);
      /* Start2csender the tasks defined within this file/specific to this demo. */
    xTaskCreate (ISSR, (signed portCHAR *) "issr", configMINIMAL_STACK_SIZE,
     dd2:	9401      	str	r4, [sp, #4]
     dd4:	9402      	str	r4, [sp, #8]
     dd6:	9403      	str	r4, [sp, #12]
     dd8:	f002 fb52 	bl	3480 <xTaskGenericCreate>
		   NULL, mainCHECK_TASK_PRIORITY +1, NULL);
     xTaskCreate (vi2c, (signed portCHAR *) "LD", configMINIMAL_STACK_SIZE,
     ddc:	490f      	ldr	r1, [pc, #60]	; (e1c <main+0xa0>)
     dde:	2268      	movs	r2, #104	; 0x68
     de0:	1c23      	adds	r3, r4, #0
     de2:	480f      	ldr	r0, [pc, #60]	; (e20 <main+0xa4>)
     de4:	9500      	str	r5, [sp, #0]
     de6:	9401      	str	r4, [sp, #4]
     de8:	9402      	str	r4, [sp, #8]
     dea:	9403      	str	r4, [sp, #12]
     dec:	f002 fb48 	bl	3480 <xTaskGenericCreate>
		   NULL, mainCHECK_TASK_PRIORITY , NULL);
      vTaskStartScheduler ();
     df0:	f002 fd64 	bl	38bc <vTaskStartScheduler>
  FIO2SET1 = 2;
     df4:	7037      	strb	r7, [r6, #0]
     df6:	e7fe      	b.n	df6 <main+0x7a>
     df8:	e000c00c 	.word	0xe000c00c
     dfc:	e000c004 	.word	0xe000c004
     e00:	0000e794 	.word	0x0000e794
     e04:	3fffc055 	.word	0x3fffc055
     e08:	40000944 	.word	0x40000944
     e0c:	0000e79c 	.word	0x0000e79c
     e10:	0000e7a4 	.word	0x0000e7a4
     e14:	00000ea5 	.word	0x00000ea5
     e18:	3fffc059 	.word	0x3fffc059
     e1c:	0000e7ac 	.word	0x0000e7ac
     e20:	00000b7c 	.word	0x00000b7c

00000e24 <getISSI>:

//*******************************************************************************************************
//      ----------------------------------- Routines -------------------------------
void
getISSI (void)
{
     e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     e26:	465f      	mov	r7, fp
     e28:	4656      	mov	r6, sl
     e2a:	464d      	mov	r5, r9
     e2c:	4644      	mov	r4, r8
     e2e:	b4f0      	push	{r4, r5, r6, r7}
  int bitshift = 0;
  int il = 0;
  int prv;
  int crr;
  vTaskDelay (1 / portTICK_RATE_MS);
     e30:	2001      	movs	r0, #1
     e32:	f002 ff6f 	bl	3d14 <vTaskDelay>
  printf ("start ISSI connection\n");
     e36:	4814      	ldr	r0, [pc, #80]	; (e88 <getISSI+0x64>)
     e38:	f004 fb0a 	bl	5450 <puts>
     e3c:	4a13      	ldr	r2, [pc, #76]	; (e8c <getISSI+0x68>)
  while (1)
    {
      il++;
      FIO2SET0 = 1;
     e3e:	4b14      	ldr	r3, [pc, #80]	; (e90 <getISSI+0x6c>)
     e40:	4690      	mov	r8, r2
      prv = FIO2PIN0 & 3;
     e42:	4a14      	ldr	r2, [pc, #80]	; (e94 <getISSI+0x70>)
  vTaskDelay (1 / portTICK_RATE_MS);
  printf ("start ISSI connection\n");
  while (1)
    {
      il++;
      FIO2SET0 = 1;
     e44:	2601      	movs	r6, #1
     e46:	4f14      	ldr	r7, [pc, #80]	; (e98 <getISSI+0x74>)
     e48:	4699      	mov	r9, r3
     e4a:	46b2      	mov	sl, r6
      prv = FIO2PIN0 & 3;
     e4c:	4693      	mov	fp, r2
  vTaskDelay (1 / portTICK_RATE_MS);
  printf ("start ISSI connection\n");
  while (1)
    {
      il++;
      FIO2SET0 = 1;
     e4e:	4652      	mov	r2, sl
     e50:	464b      	mov	r3, r9
     e52:	701a      	strb	r2, [r3, #0]
      prv = FIO2PIN0 & 3;
      bitshift = (bitshift << 1) + ((prv & 2) >> 1);
      vTaskDelay (100 / portTICK_RATE_MS);
     e54:	2064      	movs	r0, #100	; 0x64
  printf ("start ISSI connection\n");
  while (1)
    {
      il++;
      FIO2SET0 = 1;
      prv = FIO2PIN0 & 3;
     e56:	465b      	mov	r3, fp
     e58:	781d      	ldrb	r5, [r3, #0]
      bitshift = (bitshift << 1) + ((prv & 2) >> 1);
      vTaskDelay (100 / portTICK_RATE_MS);
     e5a:	f002 ff5b 	bl	3d14 <vTaskDelay>
      FIO2CLR0 = 1;
     e5e:	4b0f      	ldr	r3, [pc, #60]	; (e9c <getISSI+0x78>)
  printf ("start ISSI connection\n");
  while (1)
    {
      il++;
      FIO2SET0 = 1;
      prv = FIO2PIN0 & 3;
     e60:	2403      	movs	r4, #3
      bitshift = (bitshift << 1) + ((prv & 2) >> 1);
      vTaskDelay (100 / portTICK_RATE_MS);
      FIO2CLR0 = 1;
     e62:	701e      	strb	r6, [r3, #0]
  printf ("start ISSI connection\n");
  while (1)
    {
      il++;
      FIO2SET0 = 1;
      prv = FIO2PIN0 & 3;
     e64:	4025      	ands	r5, r4
      bitshift = (bitshift << 1) + ((prv & 2) >> 1);
      vTaskDelay (100 / portTICK_RATE_MS);
      FIO2CLR0 = 1;
//      FIO2CLR1 = 2;
      FIO2SET1 = 2;
     e66:	3b03      	subs	r3, #3
     e68:	2102      	movs	r1, #2
     e6a:	7019      	strb	r1, [r3, #0]
      printf ("prv=%x", prv);
     e6c:	1c38      	adds	r0, r7, #0
     e6e:	1c29      	adds	r1, r5, #0
     e70:	f004 fa92 	bl	5398 <printf>
      crr = FIO0PIN & 3;
     e74:	480a      	ldr	r0, [pc, #40]	; (ea0 <getISSI+0x7c>)
     e76:	6801      	ldr	r1, [r0, #0]
      printf ("Cr=%d", crr);
     e78:	4640      	mov	r0, r8
      vTaskDelay (100 / portTICK_RATE_MS);
      FIO2CLR0 = 1;
//      FIO2CLR1 = 2;
      FIO2SET1 = 2;
      printf ("prv=%x", prv);
      crr = FIO0PIN & 3;
     e7a:	4021      	ands	r1, r4
      printf ("Cr=%d", crr);
     e7c:	f004 fa8c 	bl	5398 <printf>
      if (crr & 2 != prv & 2)
	{
	  printf ("-%d\t%d\n", crr, il);
	  break;
	}
      vTaskDelay (100 / portTICK_RATE_MS);
     e80:	2064      	movs	r0, #100	; 0x64
     e82:	f002 ff47 	bl	3d14 <vTaskDelay>
    }
     e86:	e7e2      	b.n	e4e <getISSI+0x2a>
     e88:	0000e7b0 	.word	0x0000e7b0
     e8c:	0000e7d0 	.word	0x0000e7d0
     e90:	3fffc058 	.word	0x3fffc058
     e94:	3fffc054 	.word	0x3fffc054
     e98:	0000e7c8 	.word	0x0000e7c8
     e9c:	3fffc05c 	.word	0x3fffc05c
     ea0:	3fffc014 	.word	0x3fffc014

00000ea4 <ISSR>:
}

/*-----------------------------------------------------------*/
void
ISSR (void *pvParameters)
{
     ea4:	b510      	push	{r4, lr}
  unsigned int tmpData;
  vTaskDelay (30 / portTICK_RATE_MS);
     ea6:	201e      	movs	r0, #30
     ea8:	f002 ff34 	bl	3d14 <vTaskDelay>
     eac:	4c0a      	ldr	r4, [pc, #40]	; (ed8 <ISSR+0x34>)
  while (!xSemaphoreTake (Mutex, 1 / portTICK_RATE_MS));
     eae:	2100      	movs	r1, #0
     eb0:	6820      	ldr	r0, [r4, #0]
     eb2:	2201      	movs	r2, #1
     eb4:	1c0b      	adds	r3, r1, #0
     eb6:	f002 f989 	bl	31cc <xQueueGenericReceive>
     eba:	2800      	cmp	r0, #0
     ebc:	d0f7      	beq.n	eae <ISSR+0xa>
  vTaskDelay (30 / portTICK_RATE_MS);
     ebe:	201e      	movs	r0, #30
     ec0:	f002 ff28 	bl	3d14 <vTaskDelay>
  FIO2CLR1 = 0xFF;
     ec4:	4b05      	ldr	r3, [pc, #20]	; (edc <ISSR+0x38>)
     ec6:	22ff      	movs	r2, #255	; 0xff
     ec8:	701a      	strb	r2, [r3, #0]
  while (1)
    {
      getISSI ();
     eca:	f7ff ffab 	bl	e24 <getISSI>
      vTaskDelay (300 / portTICK_RATE_MS);
     ece:	2096      	movs	r0, #150	; 0x96
     ed0:	0040      	lsls	r0, r0, #1
     ed2:	f002 ff1f 	bl	3d14 <vTaskDelay>
     ed6:	e7f8      	b.n	eca <ISSR+0x26>
     ed8:	40000944 	.word	0x40000944
     edc:	3fffc05d 	.word	0x3fffc05d

00000ee0 <vApplicationTickHook>:

void
vApplicationTickHook (void)
{

}
     ee0:	4770      	bx	lr
     ee2:	46c0      	nop			; (mov r8, r8)

00000ee4 <vtrsTask>:
    }
}

void
vtrsTask (void *pvParameters)
{
     ee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     ee6:	465f      	mov	r7, fp
     ee8:	4656      	mov	r6, sl
     eea:	464d      	mov	r5, r9
     eec:	4644      	mov	r4, r8
     eee:	b4f0      	push	{r4, r5, r6, r7}
  vTaskDelay (300 / portTICK_RATE_MS);
     ef0:	2096      	movs	r0, #150	; 0x96
     ef2:	0040      	lsls	r0, r0, #1
     ef4:	f002 ff0e 	bl	3d14 <vTaskDelay>
     ef8:	4924      	ldr	r1, [pc, #144]	; (f8c <vtrsTask+0xa8>)
     efa:	4a25      	ldr	r2, [pc, #148]	; (f90 <vtrsTask+0xac>)
     efc:	4b25      	ldr	r3, [pc, #148]	; (f94 <vtrsTask+0xb0>)
     efe:	468a      	mov	sl, r1
     f00:	4e25      	ldr	r6, [pc, #148]	; (f98 <vtrsTask+0xb4>)
    {
      if ((2 * res[6]) <= (white + black))
	{
	  printf ("migi");
	  left = 0;
	  right = 10;
     f02:	210a      	movs	r1, #10
     f04:	4d25      	ldr	r5, [pc, #148]	; (f9c <vtrsTask+0xb8>)
     f06:	4c26      	ldr	r4, [pc, #152]	; (fa0 <vtrsTask+0xbc>)
     f08:	4f26      	ldr	r7, [pc, #152]	; (fa4 <vtrsTask+0xc0>)
     f0a:	4690      	mov	r8, r2
     f0c:	469b      	mov	fp, r3
     f0e:	4689      	mov	r9, r1
}

void
vtrsTask (void *pvParameters)
{
  vTaskDelay (300 / portTICK_RATE_MS);
     f10:	6832      	ldr	r2, [r6, #0]
     f12:	682b      	ldr	r3, [r5, #0]
     f14:	18d3      	adds	r3, r2, r3
     f16:	e003      	b.n	f20 <vtrsTask+0x3c>
		 || ((2 * res[3]) <= (white + black))
		 || ((2 * res[4]) <= (white + black)));
	  left = 10;
	  right = 10;
	}
      if ((2 * res[4]) <= ((white + black)))
     f18:	6921      	ldr	r1, [r4, #16]
     f1a:	0048      	lsls	r0, r1, #1
     f1c:	4298      	cmp	r0, r3
     f1e:	d91b      	bls.n	f58 <vtrsTask+0x74>
vtrsTask (void *pvParameters)
{
  vTaskDelay (300 / portTICK_RATE_MS);
  for (;;)
    {
      if ((2 * res[6]) <= (white + black))
     f20:	69a0      	ldr	r0, [r4, #24]
     f22:	0041      	lsls	r1, r0, #1
     f24:	4299      	cmp	r1, r3
     f26:	d8f7      	bhi.n	f18 <vtrsTask+0x34>
	{
	  printf ("migi");
     f28:	4650      	mov	r0, sl
     f2a:	f004 fa35 	bl	5398 <printf>
	  left = 0;
	  right = 10;
     f2e:	6828      	ldr	r0, [r5, #0]
     f30:	6833      	ldr	r3, [r6, #0]
     f32:	464a      	mov	r2, r9
     f34:	603a      	str	r2, [r7, #0]
     f36:	68a1      	ldr	r1, [r4, #8]
     f38:	18c3      	adds	r3, r0, r3
     f3a:	68e2      	ldr	r2, [r4, #12]
     f3c:	6920      	ldr	r0, [r4, #16]
     f3e:	0049      	lsls	r1, r1, #1
     f40:	0052      	lsls	r2, r2, #1
     f42:	0040      	lsls	r0, r0, #1
	  while ((2 * res[2]) <= (white + black)
     f44:	4299      	cmp	r1, r3
     f46:	d920      	bls.n	f8a <vtrsTask+0xa6>
		 || ((2 * res[3]) <= (white + black))
     f48:	4293      	cmp	r3, r2
     f4a:	d2fb      	bcs.n	f44 <vtrsTask+0x60>
		 || ((2 * res[4]) <= (white + black)));
     f4c:	4283      	cmp	r3, r0
     f4e:	d2f9      	bcs.n	f44 <vtrsTask+0x60>
	  left = 10;
     f50:	4649      	mov	r1, r9
     f52:	4642      	mov	r2, r8
     f54:	6011      	str	r1, [r2, #0]
     f56:	e7df      	b.n	f18 <vtrsTask+0x34>
	  right = 10;
	}
      if ((2 * res[4]) <= ((white + black)))
	{
	  printf ("tyuou");
     f58:	4658      	mov	r0, fp
     f5a:	f004 fa1d 	bl	5398 <printf>
	  left = 10;
     f5e:	464b      	mov	r3, r9
     f60:	4641      	mov	r1, r8
     f62:	600b      	str	r3, [r1, #0]
     f64:	6828      	ldr	r0, [r5, #0]
     f66:	6833      	ldr	r3, [r6, #0]
     f68:	68a1      	ldr	r1, [r4, #8]
     f6a:	18c3      	adds	r3, r0, r3
     f6c:	68e2      	ldr	r2, [r4, #12]
     f6e:	6920      	ldr	r0, [r4, #16]
     f70:	0049      	lsls	r1, r1, #1
     f72:	0052      	lsls	r2, r2, #1
     f74:	0040      	lsls	r0, r0, #1
	  right = 0;
	  while (((2 * res[2]) <= (white + black))
     f76:	4299      	cmp	r1, r3
     f78:	d906      	bls.n	f88 <vtrsTask+0xa4>
		 || ((2 * res[3]) <= (white + black))
     f7a:	4293      	cmp	r3, r2
     f7c:	d2fb      	bcs.n	f76 <vtrsTask+0x92>
		 || ((2 * res[4]) <= (white + black)));
     f7e:	4283      	cmp	r3, r0
     f80:	d2f9      	bcs.n	f76 <vtrsTask+0x92>
	  left = 10;
	  right = 10;
     f82:	464a      	mov	r2, r9
     f84:	603a      	str	r2, [r7, #0]
     f86:	e7c3      	b.n	f10 <vtrsTask+0x2c>
     f88:	e7fe      	b.n	f88 <vtrsTask+0xa4>
     f8a:	e7fe      	b.n	f8a <vtrsTask+0xa6>
     f8c:	0000e7e0 	.word	0x0000e7e0
     f90:	40000940 	.word	0x40000940
     f94:	0000e7e8 	.word	0x0000e7e8
     f98:	40000908 	.word	0x40000908
     f9c:	40000948 	.word	0x40000948
     fa0:	40000910 	.word	0x40000910
     fa4:	4000090c 	.word	0x4000090c

00000fa8 <ADC_Read>:
	vTaskDelay (left / portTICK_RATE_MS);
    }
}
unsigned int
ADC_Read (unsigned int ch)
{
     fa8:	b5f0      	push	{r4, r5, r6, r7, lr}
  unsigned int i;
  AD0CR = (0x00200400 | (1 << ch));	// Init ADC (Pclk = 18MHz) and select channel. Sampling rate = 4.5MHz
     faa:	4a18      	ldr	r2, [pc, #96]	; (100c <ADC_Read+0x64>)
     fac:	2101      	movs	r1, #1
     fae:	4e18      	ldr	r6, [pc, #96]	; (1010 <ADC_Read+0x68>)
     fb0:	4081      	lsls	r1, r0
     fb2:	4311      	orrs	r1, r2
     fb4:	6031      	str	r1, [r6, #0]
  AD0CR |= 0x01000000;		// Start A/D Conversion
     fb6:	2780      	movs	r7, #128	; 0x80
     fb8:	6834      	ldr	r4, [r6, #0]
     fba:	047d      	lsls	r5, r7, #17
  do
    {
      switch (ch)
     fbc:	4a15      	ldr	r2, [pc, #84]	; (1014 <ADC_Read+0x6c>)
unsigned int
ADC_Read (unsigned int ch)
{
  unsigned int i;
  AD0CR = (0x00200400 | (1 << ch));	// Init ADC (Pclk = 18MHz) and select channel. Sampling rate = 4.5MHz
  AD0CR |= 0x01000000;		// Start A/D Conversion
     fbe:	4325      	orrs	r5, r4
  do
    {
      switch (ch)
     fc0:	0081      	lsls	r1, r0, #2
unsigned int
ADC_Read (unsigned int ch)
{
  unsigned int i;
  AD0CR = (0x00200400 | (1 << ch));	// Init ADC (Pclk = 18MHz) and select channel. Sampling rate = 4.5MHz
  AD0CR |= 0x01000000;		// Start A/D Conversion
     fc2:	6035      	str	r5, [r6, #0]
  do
    {
      switch (ch)
     fc4:	188a      	adds	r2, r1, r2
	  break;
	case 6:
	  i = AD0DR6;
	  break;
	case 7:
	  i = AD0DR7;
     fc6:	4f14      	ldr	r7, [pc, #80]	; (1018 <ADC_Read+0x70>)
	  break;
	case 5:
	  i = AD0DR5;
	  break;
	case 6:
	  i = AD0DR6;
     fc8:	4e14      	ldr	r6, [pc, #80]	; (101c <ADC_Read+0x74>)
	  break;
	case 4:
	  i = AD0DR4;
	  break;
	case 5:
	  i = AD0DR5;
     fca:	4d15      	ldr	r5, [pc, #84]	; (1020 <ADC_Read+0x78>)
	  break;
	case 3:
	  i = AD0DR3;
	  break;
	case 4:
	  i = AD0DR4;
     fcc:	4c15      	ldr	r4, [pc, #84]	; (1024 <ADC_Read+0x7c>)
	  break;
	case 2:
	  i = AD0DR2;
	  break;
	case 3:
	  i = AD0DR3;
     fce:	4916      	ldr	r1, [pc, #88]	; (1028 <ADC_Read+0x80>)
  unsigned int i;
  AD0CR = (0x00200400 | (1 << ch));	// Init ADC (Pclk = 18MHz) and select channel. Sampling rate = 4.5MHz
  AD0CR |= 0x01000000;		// Start A/D Conversion
  do
    {
      switch (ch)
     fd0:	2807      	cmp	r0, #7
     fd2:	d802      	bhi.n	fda <ADC_Read+0x32>
     fd4:	6813      	ldr	r3, [r2, #0]
     fd6:	469f      	mov	pc, r3
	  break;
	case 5:
	  i = AD0DR5;
	  break;
	case 6:
	  i = AD0DR6;
     fd8:	6833      	ldr	r3, [r6, #0]
	  i = AD0DR7;
	  break;
	}

    }
  while ((i & 0x80000000) == 0);	// Wait for end of A/D Conversion
     fda:	2b00      	cmp	r3, #0
     fdc:	daf8      	bge.n	fd0 <ADC_Read+0x28>
  return (i >> 6) & 0x03FF;	// bit 6:15 is 10 bit AD value
     fde:	0418      	lsls	r0, r3, #16
     fe0:	0d80      	lsrs	r0, r0, #22
}
     fe2:	bcf0      	pop	{r4, r5, r6, r7}
     fe4:	bc02      	pop	{r1}
     fe6:	4708      	bx	r1
	  break;
	case 4:
	  i = AD0DR4;
	  break;
	case 5:
	  i = AD0DR5;
     fe8:	682b      	ldr	r3, [r5, #0]
	  break;
     fea:	e7f6      	b.n	fda <ADC_Read+0x32>
	  break;
	case 3:
	  i = AD0DR3;
	  break;
	case 4:
	  i = AD0DR4;
     fec:	6823      	ldr	r3, [r4, #0]
	  break;
     fee:	e7f4      	b.n	fda <ADC_Read+0x32>
	  break;
	case 2:
	  i = AD0DR2;
	  break;
	case 3:
	  i = AD0DR3;
     ff0:	680b      	ldr	r3, [r1, #0]
	  break;
     ff2:	e7f2      	b.n	fda <ADC_Read+0x32>
	  break;
	case 1:
	  i = AD0DR1;
	  break;
	case 2:
	  i = AD0DR2;
     ff4:	4b0d      	ldr	r3, [pc, #52]	; (102c <ADC_Read+0x84>)
     ff6:	681b      	ldr	r3, [r3, #0]
	  break;
     ff8:	e7ef      	b.n	fda <ADC_Read+0x32>
	{
	case 0:
	  i = AD0DR0;		// Read A/D Data Register
	  break;
	case 1:
	  i = AD0DR1;
     ffa:	4b0d      	ldr	r3, [pc, #52]	; (1030 <ADC_Read+0x88>)
     ffc:	681b      	ldr	r3, [r3, #0]
	  break;
     ffe:	e7ec      	b.n	fda <ADC_Read+0x32>
	  break;
	case 6:
	  i = AD0DR6;
	  break;
	case 7:
	  i = AD0DR7;
    1000:	683b      	ldr	r3, [r7, #0]
	  break;
    1002:	e7ea      	b.n	fda <ADC_Read+0x32>
  do
    {
      switch (ch)
	{
	case 0:
	  i = AD0DR0;		// Read A/D Data Register
    1004:	4b0b      	ldr	r3, [pc, #44]	; (1034 <ADC_Read+0x8c>)
    1006:	681b      	ldr	r3, [r3, #0]
	  break;
    1008:	e7e7      	b.n	fda <ADC_Read+0x32>
    100a:	46c0      	nop			; (mov r8, r8)
    100c:	00200400 	.word	0x00200400
    1010:	e0034000 	.word	0xe0034000
    1014:	0000e774 	.word	0x0000e774
    1018:	e003402c 	.word	0xe003402c
    101c:	e0034028 	.word	0xe0034028
    1020:	e0034024 	.word	0xe0034024
    1024:	e0034020 	.word	0xe0034020
    1028:	e003401c 	.word	0xe003401c
    102c:	e0034018 	.word	0xe0034018
    1030:	e0034014 	.word	0xe0034014
    1034:	e0034010 	.word	0xe0034010

00001038 <vValueTask>:
unsigned int res[5];
int white, black;
//-----------------
void
vValueTask (void *pvParameters)
{
    1038:	b5f0      	push	{r4, r5, r6, r7, lr}
    103a:	4647      	mov	r7, r8
    103c:	b480      	push	{r7}
  int i;
  unsigned int a, t;
  vTaskDelay (30 / portTICK_RATE_MS);
    103e:	201e      	movs	r0, #30
    1040:	f002 fe68 	bl	3d14 <vTaskDelay>
  for (white = 0, black = 0, i = 1; i <= 20; i++)
    1044:	4e40      	ldr	r6, [pc, #256]	; (1148 <vValueTask+0x110>)
    1046:	4f41      	ldr	r7, [pc, #260]	; (114c <vValueTask+0x114>)
    1048:	2300      	movs	r3, #0
    104a:	6033      	str	r3, [r6, #0]
    104c:	603b      	str	r3, [r7, #0]
    104e:	4c40      	ldr	r4, [pc, #256]	; (1150 <vValueTask+0x118>)
    1050:	3314      	adds	r3, #20
    1052:	4d40      	ldr	r5, [pc, #256]	; (1154 <vValueTask+0x11c>)
    1054:	4698      	mov	r8, r3
    {
      for (a = 0; a <= 7; a++)
	{
	  res[a] = ADC_Read (a);
    1056:	2000      	movs	r0, #0
    1058:	f7ff ffa6 	bl	fa8 <ADC_Read>
	  printf ("  %x....%4x\t", a, res[a]);
    105c:	2100      	movs	r1, #0
  vTaskDelay (30 / portTICK_RATE_MS);
  for (white = 0, black = 0, i = 1; i <= 20; i++)
    {
      for (a = 0; a <= 7; a++)
	{
	  res[a] = ADC_Read (a);
    105e:	1c02      	adds	r2, r0, #0
    1060:	6020      	str	r0, [r4, #0]
	  printf ("  %x....%4x\t", a, res[a]);
    1062:	1c28      	adds	r0, r5, #0
    1064:	f004 f998 	bl	5398 <printf>
  vTaskDelay (30 / portTICK_RATE_MS);
  for (white = 0, black = 0, i = 1; i <= 20; i++)
    {
      for (a = 0; a <= 7; a++)
	{
	  res[a] = ADC_Read (a);
    1068:	2001      	movs	r0, #1
    106a:	f7ff ff9d 	bl	fa8 <ADC_Read>
	  printf ("  %x....%4x\t", a, res[a]);
    106e:	2101      	movs	r1, #1
  vTaskDelay (30 / portTICK_RATE_MS);
  for (white = 0, black = 0, i = 1; i <= 20; i++)
    {
      for (a = 0; a <= 7; a++)
	{
	  res[a] = ADC_Read (a);
    1070:	1c02      	adds	r2, r0, #0
    1072:	6060      	str	r0, [r4, #4]
	  printf ("  %x....%4x\t", a, res[a]);
    1074:	1c28      	adds	r0, r5, #0
    1076:	f004 f98f 	bl	5398 <printf>
  vTaskDelay (30 / portTICK_RATE_MS);
  for (white = 0, black = 0, i = 1; i <= 20; i++)
    {
      for (a = 0; a <= 7; a++)
	{
	  res[a] = ADC_Read (a);
    107a:	2002      	movs	r0, #2
    107c:	f7ff ff94 	bl	fa8 <ADC_Read>
	  printf ("  %x....%4x\t", a, res[a]);
    1080:	2102      	movs	r1, #2
  vTaskDelay (30 / portTICK_RATE_MS);
  for (white = 0, black = 0, i = 1; i <= 20; i++)
    {
      for (a = 0; a <= 7; a++)
	{
	  res[a] = ADC_Read (a);
    1082:	1c02      	adds	r2, r0, #0
    1084:	60a0      	str	r0, [r4, #8]
	  printf ("  %x....%4x\t", a, res[a]);
    1086:	1c28      	adds	r0, r5, #0
    1088:	f004 f986 	bl	5398 <printf>
  vTaskDelay (30 / portTICK_RATE_MS);
  for (white = 0, black = 0, i = 1; i <= 20; i++)
    {
      for (a = 0; a <= 7; a++)
	{
	  res[a] = ADC_Read (a);
    108c:	2003      	movs	r0, #3
    108e:	f7ff ff8b 	bl	fa8 <ADC_Read>
	  printf ("  %x....%4x\t", a, res[a]);
    1092:	2103      	movs	r1, #3
  vTaskDelay (30 / portTICK_RATE_MS);
  for (white = 0, black = 0, i = 1; i <= 20; i++)
    {
      for (a = 0; a <= 7; a++)
	{
	  res[a] = ADC_Read (a);
    1094:	1c02      	adds	r2, r0, #0
    1096:	60e0      	str	r0, [r4, #12]
	  printf ("  %x....%4x\t", a, res[a]);
    1098:	1c28      	adds	r0, r5, #0
    109a:	f004 f97d 	bl	5398 <printf>
  vTaskDelay (30 / portTICK_RATE_MS);
  for (white = 0, black = 0, i = 1; i <= 20; i++)
    {
      for (a = 0; a <= 7; a++)
	{
	  res[a] = ADC_Read (a);
    109e:	2004      	movs	r0, #4
    10a0:	f7ff ff82 	bl	fa8 <ADC_Read>
	  printf ("  %x....%4x\t", a, res[a]);
    10a4:	2104      	movs	r1, #4
  vTaskDelay (30 / portTICK_RATE_MS);
  for (white = 0, black = 0, i = 1; i <= 20; i++)
    {
      for (a = 0; a <= 7; a++)
	{
	  res[a] = ADC_Read (a);
    10a6:	1c02      	adds	r2, r0, #0
    10a8:	6120      	str	r0, [r4, #16]
	  printf ("  %x....%4x\t", a, res[a]);
    10aa:	1c28      	adds	r0, r5, #0
    10ac:	f004 f974 	bl	5398 <printf>
  vTaskDelay (30 / portTICK_RATE_MS);
  for (white = 0, black = 0, i = 1; i <= 20; i++)
    {
      for (a = 0; a <= 7; a++)
	{
	  res[a] = ADC_Read (a);
    10b0:	2005      	movs	r0, #5
    10b2:	f7ff ff79 	bl	fa8 <ADC_Read>
	  printf ("  %x....%4x\t", a, res[a]);
    10b6:	2105      	movs	r1, #5
  vTaskDelay (30 / portTICK_RATE_MS);
  for (white = 0, black = 0, i = 1; i <= 20; i++)
    {
      for (a = 0; a <= 7; a++)
	{
	  res[a] = ADC_Read (a);
    10b8:	1c02      	adds	r2, r0, #0
    10ba:	6160      	str	r0, [r4, #20]
	  printf ("  %x....%4x\t", a, res[a]);
    10bc:	1c28      	adds	r0, r5, #0
    10be:	f004 f96b 	bl	5398 <printf>
  vTaskDelay (30 / portTICK_RATE_MS);
  for (white = 0, black = 0, i = 1; i <= 20; i++)
    {
      for (a = 0; a <= 7; a++)
	{
	  res[a] = ADC_Read (a);
    10c2:	2006      	movs	r0, #6
    10c4:	f7ff ff70 	bl	fa8 <ADC_Read>
	  printf ("  %x....%4x\t", a, res[a]);
    10c8:	2106      	movs	r1, #6
  vTaskDelay (30 / portTICK_RATE_MS);
  for (white = 0, black = 0, i = 1; i <= 20; i++)
    {
      for (a = 0; a <= 7; a++)
	{
	  res[a] = ADC_Read (a);
    10ca:	1c02      	adds	r2, r0, #0
    10cc:	61a0      	str	r0, [r4, #24]
	  printf ("  %x....%4x\t", a, res[a]);
    10ce:	1c28      	adds	r0, r5, #0
    10d0:	f004 f962 	bl	5398 <printf>
  vTaskDelay (30 / portTICK_RATE_MS);
  for (white = 0, black = 0, i = 1; i <= 20; i++)
    {
      for (a = 0; a <= 7; a++)
	{
	  res[a] = ADC_Read (a);
    10d4:	2007      	movs	r0, #7
    10d6:	f7ff ff67 	bl	fa8 <ADC_Read>
	  printf ("  %x....%4x\t", a, res[a]);
    10da:	2107      	movs	r1, #7
  vTaskDelay (30 / portTICK_RATE_MS);
  for (white = 0, black = 0, i = 1; i <= 20; i++)
    {
      for (a = 0; a <= 7; a++)
	{
	  res[a] = ADC_Read (a);
    10dc:	1c02      	adds	r2, r0, #0
    10de:	61e0      	str	r0, [r4, #28]
	  printf ("  %x....%4x\t", a, res[a]);
    10e0:	1c28      	adds	r0, r5, #0
    10e2:	f004 f959 	bl	5398 <printf>
	}
      printf ("\n");
    10e6:	200a      	movs	r0, #10
    10e8:	f004 f970 	bl	53cc <putchar>
      white += ((res[1] + res[3] + res[4]) / 3);
    10ec:	6862      	ldr	r2, [r4, #4]
    10ee:	68e1      	ldr	r1, [r4, #12]
    10f0:	6923      	ldr	r3, [r4, #16]
    10f2:	1888      	adds	r0, r1, r2
    10f4:	18c0      	adds	r0, r0, r3
    10f6:	2103      	movs	r1, #3
    10f8:	f00c fd9c 	bl	dc34 <____aeabi_uidiv_from_thumb>
    10fc:	6832      	ldr	r2, [r6, #0]
      black += (res[2]);
    10fe:	68a3      	ldr	r3, [r4, #8]
	{
	  res[a] = ADC_Read (a);
	  printf ("  %x....%4x\t", a, res[a]);
	}
      printf ("\n");
      white += ((res[1] + res[3] + res[4]) / 3);
    1100:	1881      	adds	r1, r0, r2
      black += (res[2]);
    1102:	6838      	ldr	r0, [r7, #0]
	{
	  res[a] = ADC_Read (a);
	  printf ("  %x....%4x\t", a, res[a]);
	}
      printf ("\n");
      white += ((res[1] + res[3] + res[4]) / 3);
    1104:	6031      	str	r1, [r6, #0]
      black += (res[2]);
    1106:	2101      	movs	r1, #1
    1108:	18c2      	adds	r2, r0, r3
    110a:	4248      	negs	r0, r1
    110c:	4480      	add	r8, r0
vValueTask (void *pvParameters)
{
  int i;
  unsigned int a, t;
  vTaskDelay (30 / portTICK_RATE_MS);
  for (white = 0, black = 0, i = 1; i <= 20; i++)
    110e:	3001      	adds	r0, #1
	  res[a] = ADC_Read (a);
	  printf ("  %x....%4x\t", a, res[a]);
	}
      printf ("\n");
      white += ((res[1] + res[3] + res[4]) / 3);
      black += (res[2]);
    1110:	603a      	str	r2, [r7, #0]
vValueTask (void *pvParameters)
{
  int i;
  unsigned int a, t;
  vTaskDelay (30 / portTICK_RATE_MS);
  for (white = 0, black = 0, i = 1; i <= 20; i++)
    1112:	4580      	cmp	r8, r0
    1114:	d19f      	bne.n	1056 <vValueTask+0x1e>
    1116:	4645      	mov	r5, r8
    1118:	4e0f      	ldr	r6, [pc, #60]	; (1158 <vValueTask+0x120>)
//      printf("white %x, black %x", white, black);
//      write_ROM(0x1A, 32, white);             //(int subadr, int size, int Data)
//      write_ROM(0x2A, 32, black);             //(int subadr, int size, int Data)
  while (1)
    {
      for (a = 0; a <= 4; a++)
    111a:	2d04      	cmp	r5, #4
    111c:	d903      	bls.n	1126 <vValueTask+0xee>
	{
	  res[a] = ADC_Read (a);
	  printf ("%d\t", res[a]);
	  vTaskDelay (3 / portTICK_RATE_MS);
	}
      printf ("\n");
    111e:	200a      	movs	r0, #10
    1120:	f004 f954 	bl	53cc <putchar>
//      printf("white %x, black %x", white, black);
//      write_ROM(0x1A, 32, white);             //(int subadr, int size, int Data)
//      write_ROM(0x2A, 32, black);             //(int subadr, int size, int Data)
  while (1)
    {
      for (a = 0; a <= 4; a++)
    1124:	2500      	movs	r5, #0
	{
	  res[a] = ADC_Read (a);
    1126:	1c28      	adds	r0, r5, #0
    1128:	f7ff ff3e 	bl	fa8 <ADC_Read>
    112c:	00af      	lsls	r7, r5, #2
    112e:	1c01      	adds	r1, r0, #0
    1130:	51e0      	str	r0, [r4, r7]
	  printf ("%d\t", res[a]);
    1132:	1c30      	adds	r0, r6, #0
    1134:	f004 f930 	bl	5398 <printf>
//      printf("white %x, black %x", white, black);
//      write_ROM(0x1A, 32, white);             //(int subadr, int size, int Data)
//      write_ROM(0x2A, 32, black);             //(int subadr, int size, int Data)
  while (1)
    {
      for (a = 0; a <= 4; a++)
    1138:	3501      	adds	r5, #1
	{
	  res[a] = ADC_Read (a);
	  printf ("%d\t", res[a]);
	  vTaskDelay (3 / portTICK_RATE_MS);
    113a:	2003      	movs	r0, #3
    113c:	f002 fdea 	bl	3d14 <vTaskDelay>
//      printf("white %x, black %x", white, black);
//      write_ROM(0x1A, 32, white);             //(int subadr, int size, int Data)
//      write_ROM(0x2A, 32, black);             //(int subadr, int size, int Data)
  while (1)
    {
      for (a = 0; a <= 4; a++)
    1140:	2d04      	cmp	r5, #4
    1142:	d8ec      	bhi.n	111e <vValueTask+0xe6>
    1144:	e7ef      	b.n	1126 <vValueTask+0xee>
    1146:	46c0      	nop			; (mov r8, r8)
    1148:	40000908 	.word	0x40000908
    114c:	40000948 	.word	0x40000948
    1150:	40000910 	.word	0x40000910
    1154:	0000e7f0 	.word	0x0000e7f0
    1158:	0000e800 	.word	0x0000e800

0000115c <init_VIC>:
** parameters:			None
** Returned value:		None
** 
******************************************************************************/
void init_VIC(void) 
{
    115c:	b570      	push	{r4, r5, r6, lr}
    DWORD i = 0;
    DWORD *vect_addr, *vect_cntl;
   	
    /* initialize VIC*/
    VICIntEnClr = 0xffffffff;
    115e:	480d      	ldr	r0, [pc, #52]	; (1194 <init_VIC+0x38>)
    VICVectAddr = 0;
    1160:	4b0d      	ldr	r3, [pc, #52]	; (1198 <init_VIC+0x3c>)
{
    DWORD i = 0;
    DWORD *vect_addr, *vect_cntl;
   	
    /* initialize VIC*/
    VICIntEnClr = 0xffffffff;
    1162:	2101      	movs	r1, #1
    VICVectAddr = 0;
    1164:	2500      	movs	r5, #0
{
    DWORD i = 0;
    DWORD *vect_addr, *vect_cntl;
   	
    /* initialize VIC*/
    VICIntEnClr = 0xffffffff;
    1166:	424a      	negs	r2, r1
    1168:	6002      	str	r2, [r0, #0]
    VICVectAddr = 0;
    116a:	601d      	str	r5, [r3, #0]
    VICIntSelect = 0;
    116c:	4b0b      	ldr	r3, [pc, #44]	; (119c <init_VIC+0x40>)
    116e:	480c      	ldr	r0, [pc, #48]	; (11a0 <init_VIC+0x44>)

    /* set all the vector and vector control register to 0 */
    for ( i = 0; i < VIC_SIZE; i++ )
    1170:	4e0c      	ldr	r6, [pc, #48]	; (11a4 <init_VIC+0x48>)
    DWORD *vect_addr, *vect_cntl;
   	
    /* initialize VIC*/
    VICIntEnClr = 0xffffffff;
    VICVectAddr = 0;
    VICIntSelect = 0;
    1172:	601d      	str	r5, [r3, #0]
    for ( i = 0; i < VIC_SIZE; i++ )
    {
		vect_addr = (DWORD *)(VIC_BASE_ADDR + VECT_ADDR_INDEX + i*4);
		vect_cntl = (DWORD *)(VIC_BASE_ADDR + VECT_CNTL_INDEX + i*4);
		*vect_addr = 0x0;
		*vect_cntl = 0xF;
    1174:	240f      	movs	r4, #15
    DWORD *vect_addr, *vect_cntl;
   	
    /* initialize VIC*/
    VICIntEnClr = 0xffffffff;
    VICVectAddr = 0;
    VICIntSelect = 0;
    1176:	33f4      	adds	r3, #244	; 0xf4
    /* set all the vector and vector control register to 0 */
    for ( i = 0; i < VIC_SIZE; i++ )
    {
		vect_addr = (DWORD *)(VIC_BASE_ADDR + VECT_ADDR_INDEX + i*4);
		vect_cntl = (DWORD *)(VIC_BASE_ADDR + VECT_CNTL_INDEX + i*4);
		*vect_addr = 0x0;
    1178:	1c19      	adds	r1, r3, #0
    117a:	c120      	stmia	r1!, {r5}
		*vect_cntl = 0xF;
    117c:	1c02      	adds	r2, r0, #0
    117e:	c210      	stmia	r2!, {r4}
    /* set all the vector and vector control register to 0 */
    for ( i = 0; i < VIC_SIZE; i++ )
    {
		vect_addr = (DWORD *)(VIC_BASE_ADDR + VECT_ADDR_INDEX + i*4);
		vect_cntl = (DWORD *)(VIC_BASE_ADDR + VECT_CNTL_INDEX + i*4);
		*vect_addr = 0x0;
    1180:	605d      	str	r5, [r3, #4]
    1182:	1d0b      	adds	r3, r1, #4
		*vect_cntl = 0xF;
    1184:	6044      	str	r4, [r0, #4]
    1186:	1d10      	adds	r0, r2, #4
    VICIntEnClr = 0xffffffff;
    VICVectAddr = 0;
    VICIntSelect = 0;

    /* set all the vector and vector control register to 0 */
    for ( i = 0; i < VIC_SIZE; i++ )
    1188:	42b3      	cmp	r3, r6
    118a:	d1f5      	bne.n	1178 <init_VIC+0x1c>
		vect_cntl = (DWORD *)(VIC_BASE_ADDR + VECT_CNTL_INDEX + i*4);
		*vect_addr = 0x0;
		*vect_cntl = 0xF;
    }
    return;
}
    118c:	bc70      	pop	{r4, r5, r6}
    118e:	bc01      	pop	{r0}
    1190:	4700      	bx	r0
    1192:	46c0      	nop			; (mov r8, r8)
    1194:	fffff014 	.word	0xfffff014
    1198:	ffffff00 	.word	0xffffff00
    119c:	fffff00c 	.word	0xfffff00c
    11a0:	fffff200 	.word	0xfffff200
    11a4:	fffff180 	.word	0xfffff180

000011a8 <install_irq>:
**						interrupt priority
** Returned value:		true or false, return false if IntNum is out of range
** 
******************************************************************************/
DWORD install_irq( DWORD IntNumber, void *HandlerAddr, DWORD Priority )
{
    11a8:	b570      	push	{r4, r5, r6, lr}
    DWORD *vect_addr;
    DWORD *vect_cntl;
      
    VICIntEnClr = 1 << IntNumber;	/* Disable Interrupt */
    11aa:	2401      	movs	r4, #1
    11ac:	4b0a      	ldr	r3, [pc, #40]	; (11d8 <install_irq+0x30>)
    11ae:	1c25      	adds	r5, r4, #0
    11b0:	4085      	lsls	r5, r0
    11b2:	601d      	str	r5, [r3, #0]
    if ( IntNumber >= VIC_SIZE )
    {
		return ( FALSE );
    11b4:	2300      	movs	r3, #0
{
    DWORD *vect_addr;
    DWORD *vect_cntl;
      
    VICIntEnClr = 1 << IntNumber;	/* Disable Interrupt */
    if ( IntNumber >= VIC_SIZE )
    11b6:	281f      	cmp	r0, #31
    11b8:	d80a      	bhi.n	11d0 <install_irq+0x28>
		return ( FALSE );
    }
    else
    {
		/* find first un-assigned VIC address for the handler */
		vect_addr = (DWORD *)(VIC_BASE_ADDR + VECT_ADDR_INDEX + IntNumber*4);
    11ba:	4e08      	ldr	r6, [pc, #32]	; (11dc <install_irq+0x34>)
    11bc:	1983      	adds	r3, r0, r6
		vect_cntl = (DWORD *)(VIC_BASE_ADDR + VECT_CNTL_INDEX + IntNumber*4);
		*vect_addr = (DWORD)HandlerAddr;	/* set interrupt vector */
    11be:	009e      	lsls	r6, r3, #2
    }
    else
    {
		/* find first un-assigned VIC address for the handler */
		vect_addr = (DWORD *)(VIC_BASE_ADDR + VECT_ADDR_INDEX + IntNumber*4);
		vect_cntl = (DWORD *)(VIC_BASE_ADDR + VECT_CNTL_INDEX + IntNumber*4);
    11c0:	4b07      	ldr	r3, [pc, #28]	; (11e0 <install_irq+0x38>)
		*vect_addr = (DWORD)HandlerAddr;	/* set interrupt vector */
    11c2:	6031      	str	r1, [r6, #0]
    }
    else
    {
		/* find first un-assigned VIC address for the handler */
		vect_addr = (DWORD *)(VIC_BASE_ADDR + VECT_ADDR_INDEX + IntNumber*4);
		vect_cntl = (DWORD *)(VIC_BASE_ADDR + VECT_CNTL_INDEX + IntNumber*4);
    11c4:	18c6      	adds	r6, r0, r3
		*vect_addr = (DWORD)HandlerAddr;	/* set interrupt vector */
		*vect_cntl = Priority;
		VICIntEnable = 1 << IntNumber;	/* Enable Interrupt */
    11c6:	4807      	ldr	r0, [pc, #28]	; (11e4 <install_irq+0x3c>)
    {
		/* find first un-assigned VIC address for the handler */
		vect_addr = (DWORD *)(VIC_BASE_ADDR + VECT_ADDR_INDEX + IntNumber*4);
		vect_cntl = (DWORD *)(VIC_BASE_ADDR + VECT_CNTL_INDEX + IntNumber*4);
		*vect_addr = (DWORD)HandlerAddr;	/* set interrupt vector */
		*vect_cntl = Priority;
    11c8:	00b1      	lsls	r1, r6, #2
    11ca:	600a      	str	r2, [r1, #0]
		VICIntEnable = 1 << IntNumber;	/* Enable Interrupt */
    11cc:	6005      	str	r5, [r0, #0]
		return( TRUE );
    11ce:	1c23      	adds	r3, r4, #0
    }
}
    11d0:	1c18      	adds	r0, r3, #0
    11d2:	bc70      	pop	{r4, r5, r6}
    11d4:	bc02      	pop	{r1}
    11d6:	4708      	bx	r1
    11d8:	fffff014 	.word	0xfffff014
    11dc:	3ffffc40 	.word	0x3ffffc40
    11e0:	3ffffc80 	.word	0x3ffffc80
    11e4:	fffff010 	.word	0xfffff010

000011e8 <RTCInit>:
** parameters:			None
** Returned value:		None
** 
*****************************************************************************/
DWORD RTCInit( void )
{
    11e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    11ea:	4657      	mov	r7, sl
    11ec:	464e      	mov	r6, r9
    11ee:	4645      	mov	r5, r8
    11f0:	b4e0      	push	{r5, r6, r7}
	/*--- Initialize registers ---*/    
	RTC_AMR = 0;
    11f2:	4d2d      	ldr	r5, [pc, #180]	; (12a8 <RTCInit+0xc0>)
    11f4:	2200      	movs	r2, #0
    11f6:	602a      	str	r2, [r5, #0]
	RTC_CIIR = 0;
	RTC_CCR = 0;
	RTC_CCR = CCR_CLKSRC ;
	RTC_PREINT = PREINT_RTC;
    11f8:	21e4      	movs	r1, #228	; 0xe4
*****************************************************************************/
DWORD RTCInit( void )
{
	/*--- Initialize registers ---*/    
	RTC_AMR = 0;
	RTC_CIIR = 0;
    11fa:	3d04      	subs	r5, #4
	RTC_CCR = 0;
	RTC_CCR = CCR_CLKSRC ;
	RTC_PREINT = PREINT_RTC;
    11fc:	4e2b      	ldr	r6, [pc, #172]	; (12ac <RTCInit+0xc4>)
	RTC_PREFRAC = PREFRAC_RTC;
    11fe:	4f2c      	ldr	r7, [pc, #176]	; (12b0 <RTCInit+0xc8>)
*****************************************************************************/
DWORD RTCInit( void )
{
	/*--- Initialize registers ---*/    
	RTC_AMR = 0;
	RTC_CIIR = 0;
    1200:	602a      	str	r2, [r5, #0]
	RTC_CCR = 0;
	RTC_CCR = CCR_CLKSRC ;
	RTC_PREINT = PREINT_RTC;
    1202:	004b      	lsls	r3, r1, #1
DWORD RTCInit( void )
{
	/*--- Initialize registers ---*/    
	RTC_AMR = 0;
	RTC_CIIR = 0;
	RTC_CCR = 0;
    1204:	3d04      	subs	r5, #4
	RTC_CCR = CCR_CLKSRC ;
    1206:	2410      	movs	r4, #16
DWORD RTCInit( void )
{
	/*--- Initialize registers ---*/    
	RTC_AMR = 0;
	RTC_CIIR = 0;
	RTC_CCR = 0;
    1208:	602a      	str	r2, [r5, #0]
	RTC_CCR = CCR_CLKSRC ;
    120a:	602c      	str	r4, [r5, #0]
	RTC_PREINT = PREINT_RTC;
    120c:	6033      	str	r3, [r6, #0]
	RTC_PREFRAC = PREFRAC_RTC;
    120e:	6077      	str	r7, [r6, #4]
** 
*****************************************************************************/
void RTCStart( void ) 
{
  /*--- Start RTC counters ---*/
  RTC_CCR |= CCR_CLKEN;
    1210:	6828      	ldr	r0, [r5, #0]
    1212:	2401      	movs	r4, #1
    1214:	4320      	orrs	r0, r4
    1216:	6028      	str	r0, [r5, #0]
  RTC_ILR = ILR_RTCCIF;
    1218:	3d08      	subs	r5, #8
    121a:	602c      	str	r4, [r5, #0]
	RTC_PREINT = PREINT_RTC;
	RTC_PREFRAC = PREFRAC_RTC;

	RTCStart(); 

	if(RTC_CONF_STAT != CONF_COMPLETED){
    121c:	4825      	ldr	r0, [pc, #148]	; (12b4 <RTCInit+0xcc>)
    121e:	4926      	ldr	r1, [pc, #152]	; (12b8 <RTCInit+0xd0>)
    1220:	6803      	ldr	r3, [r0, #0]
    1222:	468a      	mov	sl, r1
** parameters:			None
** Returned value:		None
** 
*****************************************************************************/
DWORD RTCInit( void )
{
    1224:	b088      	sub	sp, #32
	RTC_PREINT = PREINT_RTC;
	RTC_PREFRAC = PREFRAC_RTC;

	RTCStart(); 

	if(RTC_CONF_STAT != CONF_COMPLETED){
    1226:	4553      	cmp	r3, sl
    1228:	d034      	beq.n	1294 <RTCInit+0xac>
		/* if RTC was not cofigured then set to 
		    2009/07/29 23:43:00 */
		RTC_SEC   = 0;
    122a:	4f24      	ldr	r7, [pc, #144]	; (12bc <RTCInit+0xd4>)
		RTC_MIN   = 43;
    122c:	4e24      	ldr	r6, [pc, #144]	; (12c0 <RTCInit+0xd8>)
    122e:	232b      	movs	r3, #43	; 0x2b
		RTC_HOUR  = 23;
    1230:	4d24      	ldr	r5, [pc, #144]	; (12c4 <RTCInit+0xdc>)
	RTCStart(); 

	if(RTC_CONF_STAT != CONF_COMPLETED){
		/* if RTC was not cofigured then set to 
		    2009/07/29 23:43:00 */
		RTC_SEC   = 0;
    1232:	603a      	str	r2, [r7, #0]
		RTC_MIN   = 43;
		RTC_HOUR  = 23;
		RTC_DOM   = 29;
    1234:	4924      	ldr	r1, [pc, #144]	; (12c8 <RTCInit+0xe0>)

	if(RTC_CONF_STAT != CONF_COMPLETED){
		/* if RTC was not cofigured then set to 
		    2009/07/29 23:43:00 */
		RTC_SEC   = 0;
		RTC_MIN   = 43;
    1236:	6033      	str	r3, [r6, #0]
		RTC_HOUR  = 23;
    1238:	3b14      	subs	r3, #20
    123a:	602b      	str	r3, [r5, #0]
		RTC_DOM   = 29;
		RTC_MONTH = 7;
    123c:	4a23      	ldr	r2, [pc, #140]	; (12cc <RTCInit+0xe4>)
		/* if RTC was not cofigured then set to 
		    2009/07/29 23:43:00 */
		RTC_SEC   = 0;
		RTC_MIN   = 43;
		RTC_HOUR  = 23;
		RTC_DOM   = 29;
    123e:	3306      	adds	r3, #6
    1240:	600b      	str	r3, [r1, #0]
		RTC_MONTH = 7;
    1242:	3b16      	subs	r3, #22
    1244:	6013      	str	r3, [r2, #0]
		RTC_YEAR  = 2009;    
    1246:	4c22      	ldr	r4, [pc, #136]	; (12d0 <RTCInit+0xe8>)
    1248:	4b22      	ldr	r3, [pc, #136]	; (12d4 <RTCInit+0xec>)
    124a:	601c      	str	r4, [r3, #0]
*****************************************************************************/
RTCTime RTCGetTime( void ) 
{
  RTCTime LocalTime;
    
  LocalTime.RTC_Sec = RTC_SEC;
    124c:	683f      	ldr	r7, [r7, #0]
  LocalTime.RTC_Min = RTC_MIN;
    124e:	6836      	ldr	r6, [r6, #0]
  LocalTime.RTC_Hour = RTC_HOUR;
    1250:	682d      	ldr	r5, [r5, #0]
  LocalTime.RTC_Mday = RTC_DOM;
    1252:	6809      	ldr	r1, [r1, #0]
    1254:	4689      	mov	r9, r1
  LocalTime.RTC_Wday = RTC_DOW;
    1256:	4920      	ldr	r1, [pc, #128]	; (12d8 <RTCInit+0xf0>)
RTCTime RTCGetTime( void ) 
{
  RTCTime LocalTime;
    
  LocalTime.RTC_Sec = RTC_SEC;
  LocalTime.RTC_Min = RTC_MIN;
    1258:	46b4      	mov	ip, r6
  LocalTime.RTC_Hour = RTC_HOUR;
    125a:	46a8      	mov	r8, r5
  LocalTime.RTC_Mday = RTC_DOM;
  LocalTime.RTC_Wday = RTC_DOW;
  LocalTime.RTC_Yday = RTC_DOY;
  LocalTime.RTC_Mon = RTC_MONTH;
  LocalTime.RTC_Year = RTC_YEAR;
    125c:	4664      	mov	r4, ip
    
  LocalTime.RTC_Sec = RTC_SEC;
  LocalTime.RTC_Min = RTC_MIN;
  LocalTime.RTC_Hour = RTC_HOUR;
  LocalTime.RTC_Mday = RTC_DOM;
  LocalTime.RTC_Wday = RTC_DOW;
    125e:	680d      	ldr	r5, [r1, #0]
  LocalTime.RTC_Yday = RTC_DOY;
    1260:	3104      	adds	r1, #4
    1262:	6809      	ldr	r1, [r1, #0]
  LocalTime.RTC_Mon = RTC_MONTH;
    1264:	6816      	ldr	r6, [r2, #0]
  LocalTime.RTC_Year = RTC_YEAR;
    1266:	681a      	ldr	r2, [r3, #0]
    1268:	9401      	str	r4, [sp, #4]
    126a:	4644      	mov	r4, r8
    126c:	9402      	str	r4, [sp, #8]
    126e:	9506      	str	r5, [sp, #24]
    1270:	464c      	mov	r4, r9
		RTC_HOUR  = 23;
		RTC_DOM   = 29;
		RTC_MONTH = 7;
		RTC_YEAR  = 2009;    
		
		local_time = RTCGetTime();
    1272:	4d1a      	ldr	r5, [pc, #104]	; (12dc <RTCInit+0xf4>)
  LocalTime.RTC_Hour = RTC_HOUR;
  LocalTime.RTC_Mday = RTC_DOM;
  LocalTime.RTC_Wday = RTC_DOW;
  LocalTime.RTC_Yday = RTC_DOY;
  LocalTime.RTC_Mon = RTC_MONTH;
  LocalTime.RTC_Year = RTC_YEAR;
    1274:	9700      	str	r7, [sp, #0]
    1276:	9604      	str	r6, [sp, #16]
    1278:	9205      	str	r2, [sp, #20]
    127a:	9107      	str	r1, [sp, #28]
    127c:	9403      	str	r4, [sp, #12]
		RTC_HOUR  = 23;
		RTC_DOM   = 29;
		RTC_MONTH = 7;
		RTC_YEAR  = 2009;    
		
		local_time = RTCGetTime();
    127e:	1c2f      	adds	r7, r5, #0
  LocalTime.RTC_Hour = RTC_HOUR;
  LocalTime.RTC_Mday = RTC_DOM;
  LocalTime.RTC_Wday = RTC_DOW;
  LocalTime.RTC_Yday = RTC_DOY;
  LocalTime.RTC_Mon = RTC_MONTH;
  LocalTime.RTC_Year = RTC_YEAR;
    1280:	466b      	mov	r3, sp
		RTC_HOUR  = 23;
		RTC_DOM   = 29;
		RTC_MONTH = 7;
		RTC_YEAR  = 2009;    
		
		local_time = RTCGetTime();
    1282:	cb70      	ldmia	r3!, {r4, r5, r6}
    1284:	c770      	stmia	r7!, {r4, r5, r6}
    1286:	1c3a      	adds	r2, r7, #0
    1288:	cb70      	ldmia	r3!, {r4, r5, r6}
    128a:	c270      	stmia	r2!, {r4, r5, r6}
		
		RTC_CONF_STAT = CONF_COMPLETED;
    128c:	4651      	mov	r1, sl
		RTC_HOUR  = 23;
		RTC_DOM   = 29;
		RTC_MONTH = 7;
		RTC_YEAR  = 2009;    
		
		local_time = RTCGetTime();
    128e:	cb60      	ldmia	r3!, {r5, r6}
    1290:	c260      	stmia	r2!, {r5, r6}
		
		RTC_CONF_STAT = CONF_COMPLETED;
    1292:	6001      	str	r1, [r0, #0]
	}

	return (TRUE);
}
    1294:	b008      	add	sp, #32
    1296:	2001      	movs	r0, #1
    1298:	bc1c      	pop	{r2, r3, r4}
    129a:	4690      	mov	r8, r2
    129c:	4699      	mov	r9, r3
    129e:	46a2      	mov	sl, r4
    12a0:	bcf0      	pop	{r4, r5, r6, r7}
    12a2:	bc02      	pop	{r1}
    12a4:	4708      	bx	r1
    12a6:	46c0      	nop			; (mov r8, r8)
    12a8:	e0024010 	.word	0xe0024010
    12ac:	e0024080 	.word	0xe0024080
    12b0:	000061c0 	.word	0x000061c0
    12b4:	e0084004 	.word	0xe0084004
    12b8:	a5a5a5a5 	.word	0xa5a5a5a5
    12bc:	e0024020 	.word	0xe0024020
    12c0:	e0024024 	.word	0xe0024024
    12c4:	e0024028 	.word	0xe0024028
    12c8:	e002402c 	.word	0xe002402c
    12cc:	e0024038 	.word	0xe0024038
    12d0:	000007d9 	.word	0x000007d9
    12d4:	e002403c 	.word	0xe002403c
    12d8:	e0024030 	.word	0xe0024030
    12dc:	4000098c 	.word	0x4000098c

000012e0 <RTCStart>:
** 
*****************************************************************************/
void RTCStart( void ) 
{
  /*--- Start RTC counters ---*/
  RTC_CCR |= CCR_CLKEN;
    12e0:	4a03      	ldr	r2, [pc, #12]	; (12f0 <RTCStart+0x10>)
    12e2:	6811      	ldr	r1, [r2, #0]
    12e4:	2301      	movs	r3, #1
    12e6:	4319      	orrs	r1, r3
    12e8:	6011      	str	r1, [r2, #0]
  RTC_ILR = ILR_RTCCIF;
    12ea:	3a08      	subs	r2, #8
    12ec:	6013      	str	r3, [r2, #0]
  return;
}
    12ee:	4770      	bx	lr
    12f0:	e0024008 	.word	0xe0024008

000012f4 <RTCStop>:
** 
*****************************************************************************/
void RTCStop( void )
{   
  /*--- Stop RTC counters ---*/
  RTC_CCR &= ~CCR_CLKEN;
    12f4:	4b02      	ldr	r3, [pc, #8]	; (1300 <RTCStop+0xc>)
    12f6:	681a      	ldr	r2, [r3, #0]
    12f8:	2101      	movs	r1, #1
    12fa:	438a      	bics	r2, r1
    12fc:	601a      	str	r2, [r3, #0]
  return;
} 
    12fe:	4770      	bx	lr
    1300:	e0024008 	.word	0xe0024008

00001304 <RTC_CTCReset>:
** 
*****************************************************************************/
void RTC_CTCReset( void )
{   
  /*--- Reset CTC ---*/
  RTC_CCR |= CCR_CTCRST;
    1304:	4b02      	ldr	r3, [pc, #8]	; (1310 <RTC_CTCReset+0xc>)
    1306:	681a      	ldr	r2, [r3, #0]
    1308:	2102      	movs	r1, #2
    130a:	430a      	orrs	r2, r1
    130c:	601a      	str	r2, [r3, #0]
  return;
}
    130e:	4770      	bx	lr
    1310:	e0024008 	.word	0xe0024008

00001314 <RTCSetTime>:
** parameters:			None
** Returned value:		None
** 
*****************************************************************************/
void RTCSetTime( RTCTime Time ) 
{
    1314:	b084      	sub	sp, #16
    1316:	b510      	push	{r4, lr}
    1318:	9305      	str	r3, [sp, #20]
  RTC_SEC   = Time.RTC_Sec;
    131a:	4b0b      	ldr	r3, [pc, #44]	; (1348 <RTCSetTime+0x34>)
** parameters:			None
** Returned value:		None
** 
*****************************************************************************/
void RTCSetTime( RTCTime Time ) 
{
    131c:	9204      	str	r2, [sp, #16]
    131e:	9002      	str	r0, [sp, #8]
    1320:	9103      	str	r1, [sp, #12]
  RTC_SEC   = Time.RTC_Sec;
    1322:	6018      	str	r0, [r3, #0]
  RTC_MIN   = Time.RTC_Min;
    1324:	9903      	ldr	r1, [sp, #12]
    1326:	6059      	str	r1, [r3, #4]
  RTC_HOUR  = Time.RTC_Hour;
    1328:	9804      	ldr	r0, [sp, #16]
    132a:	6098      	str	r0, [r3, #8]
  RTC_DOM   = Time.RTC_Mday;
    132c:	9a05      	ldr	r2, [sp, #20]
    132e:	60da      	str	r2, [r3, #12]
  RTC_DOW   = Time.RTC_Wday;
    1330:	9c08      	ldr	r4, [sp, #32]
    1332:	611c      	str	r4, [r3, #16]
  RTC_DOY   = Time.RTC_Yday;
    1334:	9909      	ldr	r1, [sp, #36]	; 0x24
    1336:	6159      	str	r1, [r3, #20]
  RTC_MONTH = Time.RTC_Mon;
    1338:	9806      	ldr	r0, [sp, #24]
    133a:	6198      	str	r0, [r3, #24]
  RTC_YEAR  = Time.RTC_Year;    
    133c:	9a07      	ldr	r2, [sp, #28]
    133e:	61da      	str	r2, [r3, #28]
  return;
}
    1340:	bc10      	pop	{r4}
    1342:	bc08      	pop	{r3}
    1344:	b004      	add	sp, #16
    1346:	4718      	bx	r3
    1348:	e0024020 	.word	0xe0024020

0000134c <RTCSetAlarm>:
** parameters:			None
** Returned value:		None
** 
*****************************************************************************/
void RTCSetAlarm( RTCTime Alarm ) 
{   
    134c:	b084      	sub	sp, #16
    134e:	b510      	push	{r4, lr}
    1350:	9305      	str	r3, [sp, #20]
  RTC_ALSEC  = Alarm.RTC_Sec;
    1352:	4b0b      	ldr	r3, [pc, #44]	; (1380 <RTCSetAlarm+0x34>)
** parameters:			None
** Returned value:		None
** 
*****************************************************************************/
void RTCSetAlarm( RTCTime Alarm ) 
{   
    1354:	9204      	str	r2, [sp, #16]
    1356:	9002      	str	r0, [sp, #8]
    1358:	9103      	str	r1, [sp, #12]
  RTC_ALSEC  = Alarm.RTC_Sec;
    135a:	6018      	str	r0, [r3, #0]
  RTC_ALMIN  = Alarm.RTC_Min;
    135c:	9903      	ldr	r1, [sp, #12]
    135e:	6059      	str	r1, [r3, #4]
  RTC_ALHOUR = Alarm.RTC_Hour;
    1360:	9804      	ldr	r0, [sp, #16]
    1362:	6098      	str	r0, [r3, #8]
  RTC_ALDOM  = Alarm.RTC_Mday;
    1364:	9a05      	ldr	r2, [sp, #20]
    1366:	60da      	str	r2, [r3, #12]
  RTC_ALDOW  = Alarm.RTC_Wday;
    1368:	9c08      	ldr	r4, [sp, #32]
    136a:	611c      	str	r4, [r3, #16]
  RTC_ALDOY  = Alarm.RTC_Yday;
    136c:	9909      	ldr	r1, [sp, #36]	; 0x24
    136e:	6159      	str	r1, [r3, #20]
  RTC_ALMON  = Alarm.RTC_Mon;
    1370:	9806      	ldr	r0, [sp, #24]
    1372:	6198      	str	r0, [r3, #24]
  RTC_ALYEAR = Alarm.RTC_Year;    
    1374:	9a07      	ldr	r2, [sp, #28]
    1376:	61da      	str	r2, [r3, #28]
  return;
}
    1378:	bc10      	pop	{r4}
    137a:	bc08      	pop	{r3}
    137c:	b004      	add	sp, #16
    137e:	4718      	bx	r3
    1380:	e0024060 	.word	0xe0024060

00001384 <RTCGetTime>:
** parameters:			None
** Returned value:		The data structure of the RTC time table
** 
*****************************************************************************/
RTCTime RTCGetTime( void ) 
{
    1384:	b5f0      	push	{r4, r5, r6, r7, lr}
    1386:	4647      	mov	r7, r8
    1388:	b480      	push	{r7}
  RTCTime LocalTime;
    
  LocalTime.RTC_Sec = RTC_SEC;
    138a:	4a0f      	ldr	r2, [pc, #60]	; (13c8 <RTCGetTime+0x44>)
    138c:	6813      	ldr	r3, [r2, #0]
    138e:	469c      	mov	ip, r3
  LocalTime.RTC_Min = RTC_MIN;
    1390:	4b0e      	ldr	r3, [pc, #56]	; (13cc <RTCGetTime+0x48>)
  LocalTime.RTC_Hour = RTC_HOUR;
  LocalTime.RTC_Mday = RTC_DOM;
  LocalTime.RTC_Wday = RTC_DOW;
  LocalTime.RTC_Yday = RTC_DOY;
  LocalTime.RTC_Mon = RTC_MONTH;
    1392:	490f      	ldr	r1, [pc, #60]	; (13d0 <RTCGetTime+0x4c>)
RTCTime RTCGetTime( void ) 
{
  RTCTime LocalTime;
    
  LocalTime.RTC_Sec = RTC_SEC;
  LocalTime.RTC_Min = RTC_MIN;
    1394:	681f      	ldr	r7, [r3, #0]
  LocalTime.RTC_Hour = RTC_HOUR;
    1396:	685e      	ldr	r6, [r3, #4]
  LocalTime.RTC_Mday = RTC_DOM;
    1398:	689d      	ldr	r5, [r3, #8]
  LocalTime.RTC_Wday = RTC_DOW;
    139a:	68da      	ldr	r2, [r3, #12]
  LocalTime.RTC_Yday = RTC_DOY;
    139c:	3310      	adds	r3, #16
    139e:	681b      	ldr	r3, [r3, #0]
  LocalTime.RTC_Mon = RTC_MONTH;
    13a0:	680c      	ldr	r4, [r1, #0]
  LocalTime.RTC_Year = RTC_YEAR;
    13a2:	3104      	adds	r1, #4
    13a4:	6809      	ldr	r1, [r1, #0]
    13a6:	4688      	mov	r8, r1
    13a8:	4661      	mov	r1, ip
    13aa:	6001      	str	r1, [r0, #0]
    13ac:	4641      	mov	r1, r8
    13ae:	6047      	str	r7, [r0, #4]
    13b0:	6086      	str	r6, [r0, #8]
    13b2:	60c5      	str	r5, [r0, #12]
    13b4:	6104      	str	r4, [r0, #16]
    13b6:	6141      	str	r1, [r0, #20]
    13b8:	6182      	str	r2, [r0, #24]
    13ba:	61c3      	str	r3, [r0, #28]
  return ( LocalTime );    
}
    13bc:	bc04      	pop	{r2}
    13be:	4690      	mov	r8, r2
    13c0:	bcf0      	pop	{r4, r5, r6, r7}
    13c2:	bc02      	pop	{r1}
    13c4:	4708      	bx	r1
    13c6:	46c0      	nop			; (mov r8, r8)
    13c8:	e0024020 	.word	0xe0024020
    13cc:	e0024024 	.word	0xe0024024
    13d0:	e0024038 	.word	0xe0024038

000013d4 <RTCSetAlarmMask>:
** 
*****************************************************************************/
void RTCSetAlarmMask( DWORD AlarmMask ) 
{
  /*--- Set alarm mask ---*/    
  RTC_AMR = AlarmMask;
    13d4:	4b01      	ldr	r3, [pc, #4]	; (13dc <RTCSetAlarmMask+0x8>)
    13d6:	6018      	str	r0, [r3, #0]
  return;
}
    13d8:	4770      	bx	lr
    13da:	46c0      	nop			; (mov r8, r8)
    13dc:	e0024010 	.word	0xe0024010

000013e0 <UARTInit>:
**						interrupt handler can't be installed to the 
**						VIC table
** 
*****************************************************************************/
DWORD UARTInit( DWORD PortNum, DWORD baudrate )
{
    13e0:	b538      	push	{r3, r4, r5, lr}
    DWORD Fdiv;

	if ( PortNum == 0 )
    13e2:	1e04      	subs	r4, r0, #0
    13e4:	d022      	beq.n	142c <UARTInit+0x4c>
    	}
    	U1IER = IER_RBR | IER_THRE | IER_RLS;	/* Enable UART0 interrupt */
#endif
    	return (TRUE);
	}
	return( FALSE ); 
    13e6:	2000      	movs	r0, #0
    	}
    	U0IER = IER_RBR | IER_THRE | IER_RLS;	/* Enable UART0 interrupt */
#endif
    	return (TRUE);
	}
	else if ( PortNum == 1 )
    13e8:	2c01      	cmp	r4, #1
    13ea:	d002      	beq.n	13f2 <UARTInit+0x12>
    	U1IER = IER_RBR | IER_THRE | IER_RLS;	/* Enable UART0 interrupt */
#endif
    	return (TRUE);
	}
	return( FALSE ); 
}
    13ec:	bc38      	pop	{r3, r4, r5}
    13ee:	bc02      	pop	{r1}
    13f0:	4708      	bx	r1
	else if ( PortNum == 1 )
	{
#if EA_BOARD_LPC24XX
		PINSEL7 |= 0x0000000F;	/* P3.16 TXD1, P3.17 RXD1 */
#else							/* Default is Keil MCB2300 board */							
		PINSEL0 |= 0x40000000;	/* Enable TxD1 P0.15 */
    13f2:	4b1a      	ldr	r3, [pc, #104]	; (145c <UARTInit+0x7c>)
    13f4:	2580      	movs	r5, #128	; 0x80
    13f6:	6818      	ldr	r0, [r3, #0]
    13f8:	05ea      	lsls	r2, r5, #23
    13fa:	4302      	orrs	r2, r0
    13fc:	601a      	str	r2, [r3, #0]
		PINSEL1 |= 0x00000001;	/* Enable RxD1 P0.16 */
    13fe:	685d      	ldr	r5, [r3, #4]
    1400:	4325      	orrs	r5, r4
    1402:	605d      	str	r5, [r3, #4]
#endif
    	U1LCR = 0x83;		/* 8 bits, no Parity, 1 Stop bit */
    1404:	4d16      	ldr	r5, [pc, #88]	; (1460 <UARTInit+0x80>)
    1406:	2083      	movs	r0, #131	; 0x83
    1408:	6028      	str	r0, [r5, #0]
    	Fdiv = ( Fpclk / 16 ) / baudrate ;	/*baud rate */
    140a:	4816      	ldr	r0, [pc, #88]	; (1464 <UARTInit+0x84>)
    140c:	f00c fc12 	bl	dc34 <____aeabi_uidiv_from_thumb>
    	U1DLM = Fdiv / 256;							
    1410:	4b15      	ldr	r3, [pc, #84]	; (1468 <UARTInit+0x88>)
    1412:	0a01      	lsrs	r1, r0, #8
    1414:	6019      	str	r1, [r3, #0]
    	U1DLL = Fdiv % 256;
    1416:	22ff      	movs	r2, #255	; 0xff
    1418:	4914      	ldr	r1, [pc, #80]	; (146c <UARTInit+0x8c>)
    141a:	4010      	ands	r0, r2
		U1LCR = 0x03;		/* DLAB = 0 */
    	U1FCR = 0x07;		/* Enable and reset TX and RX FIFO. */
    141c:	4a14      	ldr	r2, [pc, #80]	; (1470 <UARTInit+0x90>)
		PINSEL1 |= 0x00000001;	/* Enable RxD1 P0.16 */
#endif
    	U1LCR = 0x83;		/* 8 bits, no Parity, 1 Stop bit */
    	Fdiv = ( Fpclk / 16 ) / baudrate ;	/*baud rate */
    	U1DLM = Fdiv / 256;							
    	U1DLL = Fdiv % 256;
    141e:	6008      	str	r0, [r1, #0]
		U1LCR = 0x03;		/* DLAB = 0 */
    1420:	2303      	movs	r3, #3
    	U1FCR = 0x07;		/* Enable and reset TX and RX FIFO. */
    1422:	2107      	movs	r1, #7
#endif
    	U1LCR = 0x83;		/* 8 bits, no Parity, 1 Stop bit */
    	Fdiv = ( Fpclk / 16 ) / baudrate ;	/*baud rate */
    	U1DLM = Fdiv / 256;							
    	U1DLL = Fdiv % 256;
		U1LCR = 0x03;		/* DLAB = 0 */
    1424:	602b      	str	r3, [r5, #0]
    	{
			return (FALSE);
    	}
    	U1IER = IER_RBR | IER_THRE | IER_RLS;	/* Enable UART0 interrupt */
#endif
    	return (TRUE);
    1426:	1c20      	adds	r0, r4, #0
    	U1LCR = 0x83;		/* 8 bits, no Parity, 1 Stop bit */
    	Fdiv = ( Fpclk / 16 ) / baudrate ;	/*baud rate */
    	U1DLM = Fdiv / 256;							
    	U1DLL = Fdiv % 256;
		U1LCR = 0x03;		/* DLAB = 0 */
    	U1FCR = 0x07;		/* Enable and reset TX and RX FIFO. */
    1428:	6011      	str	r1, [r2, #0]
    	{
			return (FALSE);
    	}
    	U1IER = IER_RBR | IER_THRE | IER_RLS;	/* Enable UART0 interrupt */
#endif
    	return (TRUE);
    142a:	e7df      	b.n	13ec <UARTInit+0xc>
{
    DWORD Fdiv;

	if ( PortNum == 0 )
	{
		PINSEL0 = 0x00000050;       /* RxD0 and TxD0 */
    142c:	4d0b      	ldr	r5, [pc, #44]	; (145c <UARTInit+0x7c>)
    142e:	2450      	movs	r4, #80	; 0x50
    1430:	602c      	str	r4, [r5, #0]

    	U0LCR = 0x83;		/* 8 bits, no Parity, 1 Stop bit */
    1432:	4c10      	ldr	r4, [pc, #64]	; (1474 <UARTInit+0x94>)
    1434:	2083      	movs	r0, #131	; 0x83
    1436:	6020      	str	r0, [r4, #0]
    	Fdiv = ( Fpclk / 16 ) / baudrate ;	/*baud rate */
    1438:	480a      	ldr	r0, [pc, #40]	; (1464 <UARTInit+0x84>)
    143a:	f00c fbfb 	bl	dc34 <____aeabi_uidiv_from_thumb>
    	U0DLM = Fdiv / 256;							
    143e:	4b0e      	ldr	r3, [pc, #56]	; (1478 <UARTInit+0x98>)
    1440:	0a02      	lsrs	r2, r0, #8
    	U0DLL = Fdiv % 256;
    1442:	25ff      	movs	r5, #255	; 0xff
    1444:	490d      	ldr	r1, [pc, #52]	; (147c <UARTInit+0x9c>)
	{
		PINSEL0 = 0x00000050;       /* RxD0 and TxD0 */

    	U0LCR = 0x83;		/* 8 bits, no Parity, 1 Stop bit */
    	Fdiv = ( Fpclk / 16 ) / baudrate ;	/*baud rate */
    	U0DLM = Fdiv / 256;							
    1446:	601a      	str	r2, [r3, #0]
    	U0DLL = Fdiv % 256;
    1448:	4028      	ands	r0, r5
		U0LCR = 0x03;		/* DLAB = 0 */
    	U0FCR = 0x07;		/* Enable and reset TX and RX FIFO. */
    144a:	4b0d      	ldr	r3, [pc, #52]	; (1480 <UARTInit+0xa0>)
		PINSEL0 = 0x00000050;       /* RxD0 and TxD0 */

    	U0LCR = 0x83;		/* 8 bits, no Parity, 1 Stop bit */
    	Fdiv = ( Fpclk / 16 ) / baudrate ;	/*baud rate */
    	U0DLM = Fdiv / 256;							
    	U0DLL = Fdiv % 256;
    144c:	6008      	str	r0, [r1, #0]
		U0LCR = 0x03;		/* DLAB = 0 */
    	U0FCR = 0x07;		/* Enable and reset TX and RX FIFO. */
    144e:	2207      	movs	r2, #7

    	U0LCR = 0x83;		/* 8 bits, no Parity, 1 Stop bit */
    	Fdiv = ( Fpclk / 16 ) / baudrate ;	/*baud rate */
    	U0DLM = Fdiv / 256;							
    	U0DLL = Fdiv % 256;
		U0LCR = 0x03;		/* DLAB = 0 */
    1450:	2003      	movs	r0, #3
    1452:	6020      	str	r0, [r4, #0]
    	U0FCR = 0x07;		/* Enable and reset TX and RX FIFO. */
    1454:	601a      	str	r2, [r3, #0]
    	{
			return (FALSE);
    	}
    	U0IER = IER_RBR | IER_THRE | IER_RLS;	/* Enable UART0 interrupt */
#endif
    	return (TRUE);
    1456:	2001      	movs	r0, #1
    1458:	e7c8      	b.n	13ec <UARTInit+0xc>
    145a:	46c0      	nop			; (mov r8, r8)
    145c:	e002c000 	.word	0xe002c000
    1460:	e001000c 	.word	0xe001000c
    1464:	00225510 	.word	0x00225510
    1468:	e0010004 	.word	0xe0010004
    146c:	e0010000 	.word	0xe0010000
    1470:	e0010008 	.word	0xe0010008
    1474:	e000c00c 	.word	0xe000c00c
    1478:	e000c004 	.word	0xe000c004
    147c:	e000c000 	.word	0xe000c000
    1480:	e000c008 	.word	0xe000c008

00001484 <UARTPutch>:
** parameters:			portNum, charactor
** Returned value:		None
** 
*****************************************************************************/
void UARTPutch( DWORD portNum, BYTE charactor)
{
    1484:	b500      	push	{lr}
	if ( portNum == 0 )
    1486:	2800      	cmp	r0, #0
    1488:	d108      	bne.n	149c <UARTPutch+0x18>
		if (charactor== '\n') {
		while (!(U0LSR & 0x20));
		U0THR = '\r';
		}
*/
		while (!(U0LSR & 0x20));
    148a:	4808      	ldr	r0, [pc, #32]	; (14ac <UARTPutch+0x28>)
    148c:	2220      	movs	r2, #32
    148e:	6803      	ldr	r3, [r0, #0]
    1490:	4213      	tst	r3, r2
    1492:	d0fc      	beq.n	148e <UARTPutch+0xa>
		U0THR = charactor;
    1494:	4806      	ldr	r0, [pc, #24]	; (14b0 <UARTPutch+0x2c>)
    1496:	6001      	str	r1, [r0, #0]
		while (!(U1LSR & 0x20));
		U1THR = charactor;
#endif
	}
    return;
}
    1498:	bc01      	pop	{r0}
    149a:	4700      	bx	r0
		if (charactor== '\n') {
		while (!(U1LSR & 0x20));
		U1THR = '\r';
		}
*/
		while (!(U1LSR & 0x20));
    149c:	4805      	ldr	r0, [pc, #20]	; (14b4 <UARTPutch+0x30>)
    149e:	2220      	movs	r2, #32
    14a0:	6803      	ldr	r3, [r0, #0]
    14a2:	4213      	tst	r3, r2
    14a4:	d0fc      	beq.n	14a0 <UARTPutch+0x1c>
		U1THR = charactor;
    14a6:	4a04      	ldr	r2, [pc, #16]	; (14b8 <UARTPutch+0x34>)
    14a8:	6011      	str	r1, [r2, #0]
    14aa:	e7f5      	b.n	1498 <UARTPutch+0x14>
    14ac:	e000c014 	.word	0xe000c014
    14b0:	e000c000 	.word	0xe000c000
    14b4:	e0010014 	.word	0xe0010014
    14b8:	e0010000 	.word	0xe0010000

000014bc <UARTGetch>:
** parameters:			portNum, charactor
** Returned value:		None
** 
*****************************************************************************/
char UARTGetch (DWORD portNum)
{
    14bc:	b500      	push	{lr}
#ifdef BUFFERING_UART
    int c;
#endif
	if ( portNum == 0 )
    14be:	2800      	cmp	r0, #0
    14c0:	d10a      	bne.n	14d8 <UARTGetch+0x1c>
		}
		else {
			return FALSE;
		}
#else
		while (!(U0LSR & 0x01));
    14c2:	490a      	ldr	r1, [pc, #40]	; (14ec <UARTGetch+0x30>)
    14c4:	2201      	movs	r2, #1
    14c6:	680b      	ldr	r3, [r1, #0]
    14c8:	4213      	tst	r3, r2
    14ca:	d0fc      	beq.n	14c6 <UARTGetch+0xa>
		return (U0RBR);
    14cc:	4a08      	ldr	r2, [pc, #32]	; (14f0 <UARTGetch+0x34>)
    14ce:	6811      	ldr	r1, [r2, #0]
    14d0:	0608      	lsls	r0, r1, #24
    14d2:	0e00      	lsrs	r0, r0, #24
#else
		while (!(U1LSR & 0x01));
		return (U1RBR);
#endif
	}
}
    14d4:	bc02      	pop	{r1}
    14d6:	4708      	bx	r1
		}
		else {
			return FALSE;
		}
#else
		while (!(U1LSR & 0x01));
    14d8:	4906      	ldr	r1, [pc, #24]	; (14f4 <UARTGetch+0x38>)
    14da:	2201      	movs	r2, #1
    14dc:	680b      	ldr	r3, [r1, #0]
    14de:	4213      	tst	r3, r2
    14e0:	d0fc      	beq.n	14dc <UARTGetch+0x20>
		return (U1RBR);
    14e2:	4a05      	ldr	r2, [pc, #20]	; (14f8 <UARTGetch+0x3c>)
    14e4:	6811      	ldr	r1, [r2, #0]
    14e6:	0608      	lsls	r0, r1, #24
    14e8:	0e00      	lsrs	r0, r0, #24
    14ea:	e7f3      	b.n	14d4 <UARTGetch+0x18>
    14ec:	e000c014 	.word	0xe000c014
    14f0:	e000c000 	.word	0xe000c000
    14f4:	e0010014 	.word	0xe0010014
    14f8:	e0010000 	.word	0xe0010000

000014fc <GPIOInit>:
**                  regular GPIO, direction, Mask
** Returned value:  None
**
*****************************************************************************/
void GPIOInit( DWORD PortNum, DWORD PortType, DWORD PortDir, DWORD Mask )
{
    14fc:	b530      	push	{r4, r5, lr}
	if ( (PortType == REGULAR_PORT) && ((PortNum == 0) || (PortNum == 1)) )
    14fe:	2501      	movs	r5, #1
    1500:	2400      	movs	r4, #0
    1502:	4285      	cmp	r5, r0
    1504:	4164      	adcs	r4, r4
    1506:	2902      	cmp	r1, #2
    1508:	d110      	bne.n	152c <GPIOInit+0x30>
    150a:	2c00      	cmp	r4, #0
    150c:	d00e      	beq.n	152c <GPIOInit+0x30>
	{
		SCS &= ~GPIOM;    /* set GPIOx to use regular I/O */
    150e:	4917      	ldr	r1, [pc, #92]	; (156c <GPIOInit+0x70>)
    1510:	680c      	ldr	r4, [r1, #0]
    1512:	43ac      	bics	r4, r5
    1514:	600c      	str	r4, [r1, #0]
		if ( PortDir == DIR_OUT )
    1516:	42aa      	cmp	r2, r5
    1518:	d015      	beq.n	1546 <GPIOInit+0x4a>
				+ PortNum * REGULAR_PORT_DIR_INDEX)) |= Mask;
		}
		else
		{
			(*(volatile unsigned long *)(REGULAR_PORT_DIR_BASE
				+ PortNum * REGULAR_PORT_DIR_INDEX)) &= ~Mask;
    151a:	4a15      	ldr	r2, [pc, #84]	; (1570 <GPIOInit+0x74>)
    151c:	0105      	lsls	r5, r0, #4
    151e:	18ac      	adds	r4, r5, r2
    1520:	6820      	ldr	r0, [r4, #0]
    1522:	4398      	bics	r0, r3
    1524:	6020      	str	r0, [r4, #0]
			(*(volatile unsigned long *)(HS_PORT_DIR_BASE
				+ PortNum * HS_PORT_DIR_INDEX)) &= ~Mask;
		}
	}
	return;
}
    1526:	bc30      	pop	{r4, r5}
    1528:	bc01      	pop	{r0}
    152a:	4700      	bx	r0
		{
			(*(volatile unsigned long *)(REGULAR_PORT_DIR_BASE
				+ PortNum * REGULAR_PORT_DIR_INDEX)) &= ~Mask;
		}
	}
	else if ( PortType == FAST_PORT )
    152c:	2901      	cmp	r1, #1
    152e:	d1fa      	bne.n	1526 <GPIOInit+0x2a>
	{
		if ( (PortNum == 0) || (PortNum == 1) )
    1530:	2c00      	cmp	r4, #0
    1532:	d10f      	bne.n	1554 <GPIOInit+0x58>
		{
			SCS |= GPIOM; /* set GPIOx to use Fast I/O */
		}
		if ( PortDir == DIR_OUT )
    1534:	2a01      	cmp	r2, #1
    1536:	d012      	beq.n	155e <GPIOInit+0x62>
				+ PortNum * HS_PORT_DIR_INDEX)) |= Mask;
		}
		else
		{
			(*(volatile unsigned long *)(HS_PORT_DIR_BASE
				+ PortNum * HS_PORT_DIR_INDEX)) &= ~Mask;
    1538:	4a0e      	ldr	r2, [pc, #56]	; (1574 <GPIOInit+0x78>)
    153a:	1880      	adds	r0, r0, r2
    153c:	0145      	lsls	r5, r0, #5
    153e:	6829      	ldr	r1, [r5, #0]
    1540:	4399      	bics	r1, r3
    1542:	6029      	str	r1, [r5, #0]
    1544:	e7ef      	b.n	1526 <GPIOInit+0x2a>
	{
		SCS &= ~GPIOM;    /* set GPIOx to use regular I/O */
		if ( PortDir == DIR_OUT )
		{
			(*(volatile unsigned long *)(REGULAR_PORT_DIR_BASE
				+ PortNum * REGULAR_PORT_DIR_INDEX)) |= Mask;
    1546:	490a      	ldr	r1, [pc, #40]	; (1570 <GPIOInit+0x74>)
    1548:	0105      	lsls	r5, r0, #4
    154a:	1868      	adds	r0, r5, r1
    154c:	6802      	ldr	r2, [r0, #0]
    154e:	4313      	orrs	r3, r2
    1550:	6003      	str	r3, [r0, #0]
    1552:	e7e8      	b.n	1526 <GPIOInit+0x2a>
	}
	else if ( PortType == FAST_PORT )
	{
		if ( (PortNum == 0) || (PortNum == 1) )
		{
			SCS |= GPIOM; /* set GPIOx to use Fast I/O */
    1554:	4c05      	ldr	r4, [pc, #20]	; (156c <GPIOInit+0x70>)
    1556:	6825      	ldr	r5, [r4, #0]
    1558:	4329      	orrs	r1, r5
    155a:	6021      	str	r1, [r4, #0]
    155c:	e7ea      	b.n	1534 <GPIOInit+0x38>
		}
		if ( PortDir == DIR_OUT )
		{
			(*(volatile unsigned long *)(HS_PORT_DIR_BASE
				+ PortNum * HS_PORT_DIR_INDEX)) |= Mask;
    155e:	4c05      	ldr	r4, [pc, #20]	; (1574 <GPIOInit+0x78>)
    1560:	1902      	adds	r2, r0, r4
    1562:	0151      	lsls	r1, r2, #5
    1564:	6808      	ldr	r0, [r1, #0]
    1566:	4303      	orrs	r3, r0
    1568:	600b      	str	r3, [r1, #0]
    156a:	e7dc      	b.n	1526 <GPIOInit+0x2a>
    156c:	e01fc1a0 	.word	0xe01fc1a0
    1570:	e0028008 	.word	0xe0028008
    1574:	01fffe00 	.word	0x01fffe00

00001578 <__NOP>:
/*-----------------------------------------
		   Common Basis Functions
-------------------------------------------*/
inline void __NOP(void)
{
	__asm__ __volatile__("nop"); 
    1578:	46c0      	nop			; (mov r8, r8)
}
    157a:	4770      	bx	lr

0000157c <time_waste>:

void time_waste(volatile uint32_t dv)
{
    157c:	b500      	push	{lr}
    157e:	b085      	sub	sp, #20
    1580:	9001      	str	r0, [sp, #4]
	volatile uint32_t cnt;
	for (cnt=0; cnt<dv ; cnt++ ) { ; }
    1582:	2000      	movs	r0, #0
    1584:	9003      	str	r0, [sp, #12]
    1586:	9a03      	ldr	r2, [sp, #12]
    1588:	9b01      	ldr	r3, [sp, #4]
    158a:	429a      	cmp	r2, r3
    158c:	d206      	bcs.n	159c <time_waste+0x20>
    158e:	9a03      	ldr	r2, [sp, #12]
    1590:	3201      	adds	r2, #1
    1592:	9203      	str	r2, [sp, #12]
    1594:	9903      	ldr	r1, [sp, #12]
    1596:	9b01      	ldr	r3, [sp, #4]
    1598:	4299      	cmp	r1, r3
    159a:	d3f8      	bcc.n	158e <time_waste+0x12>
}
    159c:	b005      	add	sp, #20
    159e:	bc01      	pop	{r0}
    15a0:	4700      	bx	r0
    15a2:	46c0      	nop			; (mov r8, r8)

000015a4 <_delay_us>:

void _delay_us(volatile uint32_t us)
{
    15a4:	b500      	push	{lr}
    15a6:	b083      	sub	sp, #12
    15a8:	9001      	str	r0, [sp, #4]
    15aa:	e005      	b.n	15b8 <_delay_us+0x14>
/*-----------------------------------------
		   Common Basis Functions
-------------------------------------------*/
inline void __NOP(void)
{
	__asm__ __volatile__("nop"); 
    15ac:	46c0      	nop			; (mov r8, r8)
    15ae:	46c0      	nop			; (mov r8, r8)
    15b0:	46c0      	nop			; (mov r8, r8)
    15b2:	46c0      	nop			; (mov r8, r8)
    15b4:	46c0      	nop			; (mov r8, r8)
    15b6:	46c0      	nop			; (mov r8, r8)
	for (cnt=0; cnt<dv ; cnt++ ) { ; }
}

void _delay_us(volatile uint32_t us)
{
	while(--us) { __NOP();__NOP();__NOP();__NOP();__NOP();__NOP();}
    15b8:	9801      	ldr	r0, [sp, #4]
    15ba:	3801      	subs	r0, #1
    15bc:	9001      	str	r0, [sp, #4]
    15be:	9b01      	ldr	r3, [sp, #4]
    15c0:	2b00      	cmp	r3, #0
    15c2:	d1f3      	bne.n	15ac <_delay_us+0x8>
}
    15c4:	b003      	add	sp, #12
    15c6:	bc01      	pop	{r0}
    15c8:	4700      	bx	r0
    15ca:	46c0      	nop			; (mov r8, r8)

000015cc <dump>:

/*-----------------------------------------
		Support Functions via STDIO
-------------------------------------------*/
void dump(uint32_t adr,uint32_t size)
{
    15cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    15ce:	465f      	mov	r7, fp
    15d0:	4656      	mov	r6, sl
    15d2:	464d      	mov	r5, r9
    15d4:	4644      	mov	r4, r8
    15d6:	b4f0      	push	{r4, r5, r6, r7}
    15d8:	b087      	sub	sp, #28
	uint8_t *ad,data[16];
	int	i,j,k;

	(size%16)?(k=size/16+1):(k=size/16);
    15da:	090a      	lsrs	r2, r1, #4

/*-----------------------------------------
		Support Functions via STDIO
-------------------------------------------*/
void dump(uint32_t adr,uint32_t size)
{
    15dc:	1c04      	adds	r4, r0, #0
	uint8_t *ad,data[16];
	int	i,j,k;

	(size%16)?(k=size/16+1):(k=size/16);
    15de:	9201      	str	r2, [sp, #4]
    15e0:	070b      	lsls	r3, r1, #28
    15e2:	d001      	beq.n	15e8 <dump+0x1c>
    15e4:	3201      	adds	r2, #1
    15e6:	9201      	str	r2, [sp, #4]
	DBG_print("\n");
    15e8:	200a      	movs	r0, #10
    15ea:	f003 feef 	bl	53cc <putchar>
	for(j=0,ad=(uint8_t*)adr;j<k;j++){
    15ee:	9a01      	ldr	r2, [sp, #4]
    15f0:	2a00      	cmp	r2, #0
    15f2:	dc00      	bgt.n	15f6 <dump+0x2a>
    15f4:	e0f9      	b.n	17ea <dump+0x21e>
    15f6:	2300      	movs	r3, #0
    15f8:	4ab9      	ldr	r2, [pc, #740]	; (18e0 <dump+0x314>)
    15fa:	9300      	str	r3, [sp, #0]
#endif

/*-----------------------------------------
		Support Functions via STDIO
-------------------------------------------*/
void dump(uint32_t adr,uint32_t size)
    15fc:	3318      	adds	r3, #24
	uint8_t *ad,data[16];
	int	i,j,k;

	(size%16)?(k=size/16+1):(k=size/16);
	DBG_print("\n");
	for(j=0,ad=(uint8_t*)adr;j<k;j++){
    15fe:	46a0      	mov	r8, r4
    1600:	4691      	mov	r9, r2
#endif

/*-----------------------------------------
		Support Functions via STDIO
-------------------------------------------*/
void dump(uint32_t adr,uint32_t size)
    1602:	446b      	add	r3, sp
		DBG_print("%08X",(unsigned int)ad);
		for(i=0;i<16;i++,ad++)
			DBG_print(" %02X",data[i]=*ad);
		DBG_putch(' ');
		for(i=0;i<16;i++){
			(data[i]>=0x20 && data[i]<0x80)?DBG_putch(data[i]):DBG_putch('.');
    1604:	222e      	movs	r2, #46	; 0x2e
    1606:	4cb7      	ldr	r4, [pc, #732]	; (18e4 <dump+0x318>)
    1608:	af02      	add	r7, sp, #8
#endif

/*-----------------------------------------
		Support Functions via STDIO
-------------------------------------------*/
void dump(uint32_t adr,uint32_t size)
    160a:	469a      	mov	sl, r3
		DBG_print("%08X",(unsigned int)ad);
		for(i=0;i<16;i++,ad++)
			DBG_print(" %02X",data[i]=*ad);
		DBG_putch(' ');
		for(i=0;i<16;i++){
			(data[i]>=0x20 && data[i]<0x80)?DBG_putch(data[i]):DBG_putch('.');
    160c:	4693      	mov	fp, r2
	int	i,j,k;

	(size%16)?(k=size/16+1):(k=size/16);
	DBG_print("\n");
	for(j=0,ad=(uint8_t*)adr;j<k;j++){
		DBG_print("%08X",(unsigned int)ad);
    160e:	4641      	mov	r1, r8
    1610:	48b5      	ldr	r0, [pc, #724]	; (18e8 <dump+0x31c>)
    1612:	f003 fec1 	bl	5398 <printf>
		for(i=0;i<16;i++,ad++)
			DBG_print(" %02X",data[i]=*ad);
    1616:	4643      	mov	r3, r8
    1618:	7819      	ldrb	r1, [r3, #0]
    161a:	4648      	mov	r0, r9
    161c:	7039      	strb	r1, [r7, #0]
    161e:	f003 febb 	bl	5398 <printf>
    1622:	4642      	mov	r2, r8
    1624:	7851      	ldrb	r1, [r2, #1]
    1626:	4648      	mov	r0, r9
    1628:	7079      	strb	r1, [r7, #1]
    162a:	f003 feb5 	bl	5398 <printf>
    162e:	4643      	mov	r3, r8
    1630:	7899      	ldrb	r1, [r3, #2]
    1632:	4648      	mov	r0, r9
    1634:	70b9      	strb	r1, [r7, #2]
    1636:	f003 feaf 	bl	5398 <printf>
    163a:	4642      	mov	r2, r8
    163c:	78d1      	ldrb	r1, [r2, #3]
    163e:	4648      	mov	r0, r9
    1640:	70f9      	strb	r1, [r7, #3]
    1642:	f003 fea9 	bl	5398 <printf>
    1646:	4643      	mov	r3, r8
    1648:	7919      	ldrb	r1, [r3, #4]
    164a:	4648      	mov	r0, r9
    164c:	7139      	strb	r1, [r7, #4]
    164e:	f003 fea3 	bl	5398 <printf>
    1652:	4642      	mov	r2, r8
    1654:	7951      	ldrb	r1, [r2, #5]
    1656:	4648      	mov	r0, r9
    1658:	7179      	strb	r1, [r7, #5]
    165a:	f003 fe9d 	bl	5398 <printf>
    165e:	4643      	mov	r3, r8
    1660:	7999      	ldrb	r1, [r3, #6]
    1662:	4648      	mov	r0, r9
    1664:	71b9      	strb	r1, [r7, #6]
    1666:	f003 fe97 	bl	5398 <printf>
    166a:	4642      	mov	r2, r8
    166c:	79d1      	ldrb	r1, [r2, #7]
    166e:	4648      	mov	r0, r9
    1670:	71f9      	strb	r1, [r7, #7]
    1672:	f003 fe91 	bl	5398 <printf>
    1676:	4643      	mov	r3, r8
    1678:	7a19      	ldrb	r1, [r3, #8]
    167a:	4648      	mov	r0, r9
    167c:	7239      	strb	r1, [r7, #8]
    167e:	f003 fe8b 	bl	5398 <printf>
    1682:	4642      	mov	r2, r8
    1684:	7a51      	ldrb	r1, [r2, #9]
    1686:	4648      	mov	r0, r9
    1688:	7279      	strb	r1, [r7, #9]
    168a:	f003 fe85 	bl	5398 <printf>
    168e:	4643      	mov	r3, r8
    1690:	7a99      	ldrb	r1, [r3, #10]
    1692:	4648      	mov	r0, r9
    1694:	72b9      	strb	r1, [r7, #10]
    1696:	f003 fe7f 	bl	5398 <printf>
    169a:	4642      	mov	r2, r8
    169c:	7ad1      	ldrb	r1, [r2, #11]
    169e:	4648      	mov	r0, r9
    16a0:	72f9      	strb	r1, [r7, #11]
    16a2:	f003 fe79 	bl	5398 <printf>
    16a6:	4643      	mov	r3, r8
    16a8:	7b19      	ldrb	r1, [r3, #12]
    16aa:	4648      	mov	r0, r9
    16ac:	7339      	strb	r1, [r7, #12]
    16ae:	f003 fe73 	bl	5398 <printf>
    16b2:	4642      	mov	r2, r8
    16b4:	7b51      	ldrb	r1, [r2, #13]
    16b6:	4648      	mov	r0, r9
    16b8:	7379      	strb	r1, [r7, #13]
    16ba:	f003 fe6d 	bl	5398 <printf>
    16be:	4643      	mov	r3, r8
    16c0:	7b99      	ldrb	r1, [r3, #14]
    16c2:	4648      	mov	r0, r9
    16c4:	73b9      	strb	r1, [r7, #14]
    16c6:	f003 fe67 	bl	5398 <printf>
    16ca:	4642      	mov	r2, r8
    16cc:	7bd1      	ldrb	r1, [r2, #15]
    16ce:	4648      	mov	r0, r9
    16d0:	73f9      	strb	r1, [r7, #15]
    16d2:	f003 fe61 	bl	5398 <printf>
    16d6:	2010      	movs	r0, #16
    16d8:	4480      	add	r8, r0
		DBG_putch(' ');
    16da:	6820      	ldr	r0, [r4, #0]
    16dc:	6882      	ldr	r2, [r0, #8]
    16de:	6893      	ldr	r3, [r2, #8]
    16e0:	3b01      	subs	r3, #1
    16e2:	6093      	str	r3, [r2, #8]
    16e4:	2b00      	cmp	r3, #0
    16e6:	da00      	bge.n	16ea <dump+0x11e>
    16e8:	e0c4      	b.n	1874 <dump+0x2a8>
    16ea:	6812      	ldr	r2, [r2, #0]
    16ec:	2020      	movs	r0, #32
    16ee:	7010      	strb	r0, [r2, #0]
    16f0:	6820      	ldr	r0, [r4, #0]
    16f2:	6882      	ldr	r2, [r0, #8]
    16f4:	6811      	ldr	r1, [r2, #0]
    16f6:	3101      	adds	r1, #1
    16f8:	6011      	str	r1, [r2, #0]
    16fa:	2301      	movs	r3, #1
    16fc:	1c3d      	adds	r5, r7, #0
    16fe:	43bb      	bics	r3, r7
    1700:	d040      	beq.n	1784 <dump+0x1b8>
		for(i=0;i<16;i++){
			(data[i]>=0x20 && data[i]<0x80)?DBG_putch(data[i]):DBG_putch('.');
    1702:	7839      	ldrb	r1, [r7, #0]
    1704:	1c0b      	adds	r3, r1, #0
    1706:	3b20      	subs	r3, #32
    1708:	061d      	lsls	r5, r3, #24
    170a:	0e2e      	lsrs	r6, r5, #24
    170c:	2e5f      	cmp	r6, #95	; 0x5f
    170e:	d800      	bhi.n	1712 <dump+0x146>
    1710:	e0a0      	b.n	1854 <dump+0x288>
    1712:	6893      	ldr	r3, [r2, #8]
    1714:	3b01      	subs	r3, #1
    1716:	6093      	str	r3, [r2, #8]
    1718:	2b00      	cmp	r3, #0
    171a:	da00      	bge.n	171e <dump+0x152>
    171c:	e0c7      	b.n	18ae <dump+0x2e2>
    171e:	6812      	ldr	r2, [r2, #0]
    1720:	4658      	mov	r0, fp
    1722:	7010      	strb	r0, [r2, #0]
    1724:	6821      	ldr	r1, [r4, #0]
    1726:	688a      	ldr	r2, [r1, #8]
    1728:	6810      	ldr	r0, [r2, #0]
    172a:	3001      	adds	r0, #1
    172c:	6010      	str	r0, [r2, #0]
	DBG_print("\n");
	for(j=0,ad=(uint8_t*)adr;j<k;j++){
		DBG_print("%08X",(unsigned int)ad);
		for(i=0;i<16;i++,ad++)
			DBG_print(" %02X",data[i]=*ad);
		DBG_putch(' ');
    172e:	6820      	ldr	r0, [r4, #0]
		for(i=0;i<16;i++){
			(data[i]>=0x20 && data[i]<0x80)?DBG_putch(data[i]):DBG_putch('.');
    1730:	1c7d      	adds	r5, r7, #1
	DBG_print("\n");
	for(j=0,ad=(uint8_t*)adr;j<k;j++){
		DBG_print("%08X",(unsigned int)ad);
		for(i=0;i<16;i++,ad++)
			DBG_print(" %02X",data[i]=*ad);
		DBG_putch(' ');
    1732:	6882      	ldr	r2, [r0, #8]
    1734:	e026      	b.n	1784 <dump+0x1b8>
		for(i=0;i<16;i++){
			(data[i]>=0x20 && data[i]<0x80)?DBG_putch(data[i]):DBG_putch('.');
    1736:	6893      	ldr	r3, [r2, #8]
    1738:	3b01      	subs	r3, #1
    173a:	6093      	str	r3, [r2, #8]
    173c:	2b00      	cmp	r3, #0
    173e:	db3a      	blt.n	17b6 <dump+0x1ea>
    1740:	6812      	ldr	r2, [r2, #0]
    1742:	7011      	strb	r1, [r2, #0]
    1744:	6823      	ldr	r3, [r4, #0]
    1746:	689e      	ldr	r6, [r3, #8]
    1748:	6831      	ldr	r1, [r6, #0]
    174a:	3101      	adds	r1, #1
    174c:	6031      	str	r1, [r6, #0]
    174e:	1c6e      	adds	r6, r5, #1
	for(j=0,ad=(uint8_t*)adr;j<k;j++){
		DBG_print("%08X",(unsigned int)ad);
		for(i=0;i<16;i++,ad++)
			DBG_print(" %02X",data[i]=*ad);
		DBG_putch(' ');
		for(i=0;i<16;i++){
    1750:	45b2      	cmp	sl, r6
    1752:	d040      	beq.n	17d6 <dump+0x20a>
			(data[i]>=0x20 && data[i]<0x80)?DBG_putch(data[i]):DBG_putch('.');
    1754:	7869      	ldrb	r1, [r5, #1]
    1756:	1c0d      	adds	r5, r1, #0
    1758:	3d20      	subs	r5, #32
	DBG_print("\n");
	for(j=0,ad=(uint8_t*)adr;j<k;j++){
		DBG_print("%08X",(unsigned int)ad);
		for(i=0;i<16;i++,ad++)
			DBG_print(" %02X",data[i]=*ad);
		DBG_putch(' ');
    175a:	6820      	ldr	r0, [r4, #0]
		for(i=0;i<16;i++){
			(data[i]>=0x20 && data[i]<0x80)?DBG_putch(data[i]):DBG_putch('.');
    175c:	062b      	lsls	r3, r5, #24
    175e:	0e1d      	lsrs	r5, r3, #24
	DBG_print("\n");
	for(j=0,ad=(uint8_t*)adr;j<k;j++){
		DBG_print("%08X",(unsigned int)ad);
		for(i=0;i<16;i++,ad++)
			DBG_print(" %02X",data[i]=*ad);
		DBG_putch(' ');
    1760:	6882      	ldr	r2, [r0, #8]
		for(i=0;i<16;i++){
			(data[i]>=0x20 && data[i]<0x80)?DBG_putch(data[i]):DBG_putch('.');
    1762:	2d5f      	cmp	r5, #95	; 0x5f
    1764:	d81e      	bhi.n	17a4 <dump+0x1d8>
    1766:	6893      	ldr	r3, [r2, #8]
    1768:	3b01      	subs	r3, #1
    176a:	6093      	str	r3, [r2, #8]
    176c:	2b00      	cmp	r3, #0
    176e:	db63      	blt.n	1838 <dump+0x26c>
    1770:	6810      	ldr	r0, [r2, #0]
    1772:	7001      	strb	r1, [r0, #0]
    1774:	6822      	ldr	r2, [r4, #0]
    1776:	6893      	ldr	r3, [r2, #8]
    1778:	6819      	ldr	r1, [r3, #0]
    177a:	3101      	adds	r1, #1
    177c:	6019      	str	r1, [r3, #0]
	DBG_print("\n");
	for(j=0,ad=(uint8_t*)adr;j<k;j++){
		DBG_print("%08X",(unsigned int)ad);
		for(i=0;i<16;i++,ad++)
			DBG_print(" %02X",data[i]=*ad);
		DBG_putch(' ');
    177e:	6820      	ldr	r0, [r4, #0]
    1780:	6882      	ldr	r2, [r0, #8]
		for(i=0;i<16;i++){
			(data[i]>=0x20 && data[i]<0x80)?DBG_putch(data[i]):DBG_putch('.');
    1782:	1c75      	adds	r5, r6, #1
    1784:	7829      	ldrb	r1, [r5, #0]
    1786:	1c0e      	adds	r6, r1, #0
    1788:	3e20      	subs	r6, #32
    178a:	0633      	lsls	r3, r6, #24
    178c:	0e1e      	lsrs	r6, r3, #24
    178e:	2e5f      	cmp	r6, #95	; 0x5f
    1790:	d9d1      	bls.n	1736 <dump+0x16a>
    1792:	6893      	ldr	r3, [r2, #8]
    1794:	3b01      	subs	r3, #1
    1796:	6093      	str	r3, [r2, #8]
    1798:	2b00      	cmp	r3, #0
    179a:	db2f      	blt.n	17fc <dump+0x230>
    179c:	6812      	ldr	r2, [r2, #0]
    179e:	4658      	mov	r0, fp
    17a0:	7010      	strb	r0, [r2, #0]
    17a2:	e7cf      	b.n	1744 <dump+0x178>
    17a4:	6893      	ldr	r3, [r2, #8]
    17a6:	3b01      	subs	r3, #1
    17a8:	6093      	str	r3, [r2, #8]
    17aa:	2b00      	cmp	r3, #0
    17ac:	db35      	blt.n	181a <dump+0x24e>
    17ae:	6813      	ldr	r3, [r2, #0]
    17b0:	4658      	mov	r0, fp
    17b2:	7018      	strb	r0, [r3, #0]
    17b4:	e7de      	b.n	1774 <dump+0x1a8>
    17b6:	6996      	ldr	r6, [r2, #24]
    17b8:	42b3      	cmp	r3, r6
    17ba:	db2b      	blt.n	1814 <dump+0x248>
    17bc:	6810      	ldr	r0, [r2, #0]
    17be:	7001      	strb	r1, [r0, #0]
    17c0:	6820      	ldr	r0, [r4, #0]
    17c2:	6882      	ldr	r2, [r0, #8]
    17c4:	6813      	ldr	r3, [r2, #0]
    17c6:	7819      	ldrb	r1, [r3, #0]
    17c8:	290a      	cmp	r1, #10
    17ca:	d023      	beq.n	1814 <dump+0x248>
    17cc:	3301      	adds	r3, #1
    17ce:	1c6e      	adds	r6, r5, #1
    17d0:	6013      	str	r3, [r2, #0]
	for(j=0,ad=(uint8_t*)adr;j<k;j++){
		DBG_print("%08X",(unsigned int)ad);
		for(i=0;i<16;i++,ad++)
			DBG_print(" %02X",data[i]=*ad);
		DBG_putch(' ');
		for(i=0;i<16;i++){
    17d2:	45b2      	cmp	sl, r6
    17d4:	d1be      	bne.n	1754 <dump+0x188>
			(data[i]>=0x20 && data[i]<0x80)?DBG_putch(data[i]):DBG_putch('.');
		}
        DBG_print("\n");
    17d6:	200a      	movs	r0, #10
    17d8:	f003 fdf8 	bl	53cc <putchar>
	uint8_t *ad,data[16];
	int	i,j,k;

	(size%16)?(k=size/16+1):(k=size/16);
	DBG_print("\n");
	for(j=0,ad=(uint8_t*)adr;j<k;j++){
    17dc:	9b00      	ldr	r3, [sp, #0]
    17de:	9d01      	ldr	r5, [sp, #4]
    17e0:	3301      	adds	r3, #1
    17e2:	9300      	str	r3, [sp, #0]
    17e4:	429d      	cmp	r5, r3
    17e6:	dd00      	ble.n	17ea <dump+0x21e>
    17e8:	e711      	b.n	160e <dump+0x42>
		for(i=0;i<16;i++){
			(data[i]>=0x20 && data[i]<0x80)?DBG_putch(data[i]):DBG_putch('.');
		}
        DBG_print("\n");
	}
}
    17ea:	b007      	add	sp, #28
    17ec:	bc3c      	pop	{r2, r3, r4, r5}
    17ee:	4690      	mov	r8, r2
    17f0:	4699      	mov	r9, r3
    17f2:	46a2      	mov	sl, r4
    17f4:	46ab      	mov	fp, r5
    17f6:	bcf0      	pop	{r4, r5, r6, r7}
    17f8:	bc01      	pop	{r0}
    17fa:	4700      	bx	r0
		DBG_print("%08X",(unsigned int)ad);
		for(i=0;i<16;i++,ad++)
			DBG_print(" %02X",data[i]=*ad);
		DBG_putch(' ');
		for(i=0;i<16;i++){
			(data[i]>=0x20 && data[i]<0x80)?DBG_putch(data[i]):DBG_putch('.');
    17fc:	6991      	ldr	r1, [r2, #24]
    17fe:	428b      	cmp	r3, r1
    1800:	db30      	blt.n	1864 <dump+0x298>
    1802:	6813      	ldr	r3, [r2, #0]
    1804:	465e      	mov	r6, fp
    1806:	701e      	strb	r6, [r3, #0]
    1808:	6820      	ldr	r0, [r4, #0]
    180a:	6882      	ldr	r2, [r0, #8]
    180c:	6813      	ldr	r3, [r2, #0]
    180e:	7819      	ldrb	r1, [r3, #0]
    1810:	290a      	cmp	r1, #10
    1812:	d1db      	bne.n	17cc <dump+0x200>
    1814:	f006 fdd0 	bl	83b8 <__swbuf_r>
    1818:	e799      	b.n	174e <dump+0x182>
    181a:	6991      	ldr	r1, [r2, #24]
    181c:	428b      	cmp	r3, r1
    181e:	db25      	blt.n	186c <dump+0x2a0>
    1820:	6815      	ldr	r5, [r2, #0]
    1822:	465a      	mov	r2, fp
    1824:	702a      	strb	r2, [r5, #0]
    1826:	6820      	ldr	r0, [r4, #0]
    1828:	6882      	ldr	r2, [r0, #8]
    182a:	6813      	ldr	r3, [r2, #0]
    182c:	7819      	ldrb	r1, [r3, #0]
    182e:	290a      	cmp	r1, #10
    1830:	d00d      	beq.n	184e <dump+0x282>
    1832:	3301      	adds	r3, #1
    1834:	6013      	str	r3, [r2, #0]
    1836:	e7a2      	b.n	177e <dump+0x1b2>
    1838:	6995      	ldr	r5, [r2, #24]
    183a:	42ab      	cmp	r3, r5
    183c:	db07      	blt.n	184e <dump+0x282>
    183e:	6810      	ldr	r0, [r2, #0]
    1840:	7001      	strb	r1, [r0, #0]
    1842:	6820      	ldr	r0, [r4, #0]
    1844:	6882      	ldr	r2, [r0, #8]
    1846:	6813      	ldr	r3, [r2, #0]
    1848:	7819      	ldrb	r1, [r3, #0]
    184a:	290a      	cmp	r1, #10
    184c:	d1f1      	bne.n	1832 <dump+0x266>
    184e:	f006 fdb3 	bl	83b8 <__swbuf_r>
    1852:	e794      	b.n	177e <dump+0x1b2>
    1854:	6893      	ldr	r3, [r2, #8]
    1856:	3b01      	subs	r3, #1
    1858:	6093      	str	r3, [r2, #8]
    185a:	2b00      	cmp	r3, #0
    185c:	db19      	blt.n	1892 <dump+0x2c6>
    185e:	6813      	ldr	r3, [r2, #0]
    1860:	7019      	strb	r1, [r3, #0]
    1862:	e75f      	b.n	1724 <dump+0x158>
    1864:	212e      	movs	r1, #46	; 0x2e
    1866:	f006 fda7 	bl	83b8 <__swbuf_r>
    186a:	e770      	b.n	174e <dump+0x182>
    186c:	212e      	movs	r1, #46	; 0x2e
    186e:	f006 fda3 	bl	83b8 <__swbuf_r>
    1872:	e784      	b.n	177e <dump+0x1b2>
	DBG_print("\n");
	for(j=0,ad=(uint8_t*)adr;j<k;j++){
		DBG_print("%08X",(unsigned int)ad);
		for(i=0;i<16;i++,ad++)
			DBG_print(" %02X",data[i]=*ad);
		DBG_putch(' ');
    1874:	6991      	ldr	r1, [r2, #24]
    1876:	428b      	cmp	r3, r1
    1878:	db28      	blt.n	18cc <dump+0x300>
    187a:	6816      	ldr	r6, [r2, #0]
    187c:	2520      	movs	r5, #32
    187e:	7035      	strb	r5, [r6, #0]
    1880:	6820      	ldr	r0, [r4, #0]
    1882:	6882      	ldr	r2, [r0, #8]
    1884:	6813      	ldr	r3, [r2, #0]
    1886:	7819      	ldrb	r1, [r3, #0]
    1888:	290a      	cmp	r1, #10
    188a:	d020      	beq.n	18ce <dump+0x302>
    188c:	3301      	adds	r3, #1
    188e:	6013      	str	r3, [r2, #0]
    1890:	e733      	b.n	16fa <dump+0x12e>
		for(i=0;i<16;i++){
			(data[i]>=0x20 && data[i]<0x80)?DBG_putch(data[i]):DBG_putch('.');
    1892:	6995      	ldr	r5, [r2, #24]
    1894:	42ab      	cmp	r3, r5
    1896:	db16      	blt.n	18c6 <dump+0x2fa>
    1898:	6816      	ldr	r6, [r2, #0]
    189a:	7031      	strb	r1, [r6, #0]
    189c:	6820      	ldr	r0, [r4, #0]
    189e:	6882      	ldr	r2, [r0, #8]
    18a0:	6813      	ldr	r3, [r2, #0]
    18a2:	7819      	ldrb	r1, [r3, #0]
    18a4:	290a      	cmp	r1, #10
    18a6:	d00e      	beq.n	18c6 <dump+0x2fa>
    18a8:	3301      	adds	r3, #1
    18aa:	6013      	str	r3, [r2, #0]
    18ac:	e73f      	b.n	172e <dump+0x162>
    18ae:	6991      	ldr	r1, [r2, #24]
    18b0:	428b      	cmp	r3, r1
    18b2:	db11      	blt.n	18d8 <dump+0x30c>
    18b4:	6815      	ldr	r5, [r2, #0]
    18b6:	465e      	mov	r6, fp
    18b8:	702e      	strb	r6, [r5, #0]
    18ba:	6820      	ldr	r0, [r4, #0]
    18bc:	6882      	ldr	r2, [r0, #8]
    18be:	6813      	ldr	r3, [r2, #0]
    18c0:	7819      	ldrb	r1, [r3, #0]
    18c2:	290a      	cmp	r1, #10
    18c4:	d1f0      	bne.n	18a8 <dump+0x2dc>
    18c6:	f006 fd77 	bl	83b8 <__swbuf_r>
    18ca:	e730      	b.n	172e <dump+0x162>
	DBG_print("\n");
	for(j=0,ad=(uint8_t*)adr;j<k;j++){
		DBG_print("%08X",(unsigned int)ad);
		for(i=0;i<16;i++,ad++)
			DBG_print(" %02X",data[i]=*ad);
		DBG_putch(' ');
    18cc:	2120      	movs	r1, #32
    18ce:	f006 fd73 	bl	83b8 <__swbuf_r>
    18d2:	6820      	ldr	r0, [r4, #0]
    18d4:	6882      	ldr	r2, [r0, #8]
    18d6:	e710      	b.n	16fa <dump+0x12e>
		for(i=0;i<16;i++){
			(data[i]>=0x20 && data[i]<0x80)?DBG_putch(data[i]):DBG_putch('.');
    18d8:	212e      	movs	r1, #46	; 0x2e
    18da:	f006 fd6d 	bl	83b8 <__swbuf_r>
    18de:	e726      	b.n	172e <dump+0x162>
    18e0:	0000e80c 	.word	0x0000e80c
    18e4:	40000000 	.word	0x40000000
    18e8:	0000e804 	.word	0x0000e804

000018ec <TargetInit>:
** parameters:			None
** Returned value:		None
** 
******************************************************************************/
void TargetInit(void)
{
    18ec:	b508      	push	{r3, lr}
    /* Add your codes here */
    i2enable();
    18ee:	f00c f993 	bl	dc18 <__i2enable_from_thumb>
    PCONP |= 0x00001000;
    18f2:	4b04      	ldr	r3, [pc, #16]	; (1904 <TargetInit+0x18>)
    18f4:	2080      	movs	r0, #128	; 0x80
    18f6:	6819      	ldr	r1, [r3, #0]
    18f8:	0142      	lsls	r2, r0, #5
    18fa:	430a      	orrs	r2, r1
    18fc:	601a      	str	r2, [r3, #0]
    return;
}
    18fe:	bc08      	pop	{r3}
    1900:	bc01      	pop	{r0}
    1902:	4700      	bx	r0
    1904:	e01fc0c4 	.word	0xe01fc0c4

00001908 <GPIOResetInit>:
** 
******************************************************************************/
void GPIOResetInit( void )
{
	/* Reset all GPIO pins to default: primary function */
    PINSEL0 = 0x0FA00050;
    1908:	4b1c      	ldr	r3, [pc, #112]	; (197c <GPIOResetInit+0x74>)
    190a:	4a1d      	ldr	r2, [pc, #116]	; (1980 <GPIOResetInit+0x78>)
    PINSEL1 = 0x00154000;
    190c:	21aa      	movs	r1, #170	; 0xaa
** 
******************************************************************************/
void GPIOResetInit( void )
{
	/* Reset all GPIO pins to default: primary function */
    PINSEL0 = 0x0FA00050;
    190e:	601a      	str	r2, [r3, #0]
    PINSEL1 = 0x00154000;
    1910:	0348      	lsls	r0, r1, #13
    PINSEL2 = 0x00000000;
    PINSEL3 = 0xF0000000;
    1912:	22f0      	movs	r2, #240	; 0xf0
******************************************************************************/
void GPIOResetInit( void )
{
	/* Reset all GPIO pins to default: primary function */
    PINSEL0 = 0x0FA00050;
    PINSEL1 = 0x00154000;
    1914:	6058      	str	r0, [r3, #4]
    PINSEL2 = 0x00000000;
    PINSEL3 = 0xF0000000;
    1916:	0611      	lsls	r1, r2, #24
void GPIOResetInit( void )
{
	/* Reset all GPIO pins to default: primary function */
    PINSEL0 = 0x0FA00050;
    PINSEL1 = 0x00154000;
    PINSEL2 = 0x00000000;
    1918:	481a      	ldr	r0, [pc, #104]	; (1984 <GPIOResetInit+0x7c>)
    PINSEL7 = 0x00000000;
    PINSEL8 = 0x00000000;
    PINSEL9 = 0x00000000;
   PINSEL10 = 0x00000000;
    
     IODIR0 = 0x00000000;
    191a:	4a1b      	ldr	r2, [pc, #108]	; (1988 <GPIOResetInit+0x80>)
void GPIOResetInit( void )
{
	/* Reset all GPIO pins to default: primary function */
    PINSEL0 = 0x0FA00050;
    PINSEL1 = 0x00154000;
    PINSEL2 = 0x00000000;
    191c:	2300      	movs	r3, #0
    191e:	6003      	str	r3, [r0, #0]
    PINSEL3 = 0xF0000000;
    1920:	6041      	str	r1, [r0, #4]
    PINSEL4 = 0x00000000;
    1922:	6083      	str	r3, [r0, #8]
    PINSEL5 = 0x00000000;
    1924:	60c3      	str	r3, [r0, #12]
    PINSEL6 = 0x00000000;
    1926:	6103      	str	r3, [r0, #16]
    PINSEL7 = 0x00000000;
    1928:	6143      	str	r3, [r0, #20]
    PINSEL8 = 0x00000000;
    192a:	6183      	str	r3, [r0, #24]
    PINSEL9 = 0x00000000;
    192c:	61c3      	str	r3, [r0, #28]
   PINSEL10 = 0x00000000;
    192e:	6203      	str	r3, [r0, #32]
    
     IODIR0 = 0x00000000;
    1930:	6013      	str	r3, [r2, #0]
     IODIR1 = 0x00000000;
    1932:	6113      	str	r3, [r2, #16]
     IOSET0 = 0x00000000;
    1934:	3a04      	subs	r2, #4
    1936:	6013      	str	r3, [r2, #0]
     IOSET1 = 0x00000000;
    
    FIO0DIR = 0x00000000;
    FIO1DIR = 0x00000000;
    FIO2DIR = 0x00000201;
    1938:	4814      	ldr	r0, [pc, #80]	; (198c <GPIOResetInit+0x84>)
   PINSEL10 = 0x00000000;
    
     IODIR0 = 0x00000000;
     IODIR1 = 0x00000000;
     IOSET0 = 0x00000000;
     IOSET1 = 0x00000000;
    193a:	6113      	str	r3, [r2, #16]
    
    FIO0DIR = 0x00000000;
    193c:	4a14      	ldr	r2, [pc, #80]	; (1990 <GPIOResetInit+0x88>)
    FIO1DIR = 0x00000000;
    FIO2DIR = 0x00000201;
    FIO3DIR = 0x00000000;
    FIO4DIR = 0x0000FFFF;
    193e:	4915      	ldr	r1, [pc, #84]	; (1994 <GPIOResetInit+0x8c>)
     IODIR0 = 0x00000000;
     IODIR1 = 0x00000000;
     IOSET0 = 0x00000000;
     IOSET1 = 0x00000000;
    
    FIO0DIR = 0x00000000;
    1940:	6013      	str	r3, [r2, #0]
    FIO1DIR = 0x00000000;
    1942:	6213      	str	r3, [r2, #32]
    FIO2DIR = 0x00000201;
    1944:	6410      	str	r0, [r2, #64]	; 0x40
    FIO3DIR = 0x00000000;
    1946:	6613      	str	r3, [r2, #96]	; 0x60
     IODIR1 = 0x00000000;
     IOSET0 = 0x00000000;
     IOSET1 = 0x00000000;
    
    FIO0DIR = 0x00000000;
    FIO1DIR = 0x00000000;
    1948:	3220      	adds	r2, #32
    FIO2DIR = 0x00000201;
    FIO3DIR = 0x00000000;
    FIO4DIR = 0x0000FFFF;
    194a:	6611      	str	r1, [r2, #96]	; 0x60
    
	FIO0MASK = 0x00000000;
    194c:	3a10      	subs	r2, #16
    194e:	6013      	str	r3, [r2, #0]
	FIO0PIN = 0x00000000;
    1950:	6053      	str	r3, [r2, #4]
	FIO0SET = 0x00000000;
    1952:	6093      	str	r3, [r2, #8]
	FIO0CLR = 0x00000000;
    1954:	60d3      	str	r3, [r2, #12]
	
	FIO1MASK = 0x00000000;
    1956:	3220      	adds	r2, #32
    1958:	6013      	str	r3, [r2, #0]
	FIO1PIN = 0x00000000;
    195a:	6053      	str	r3, [r2, #4]
	FIO1SET = 0x00000000;
    195c:	6093      	str	r3, [r2, #8]
	FIO1CLR = 0x00000000;
    195e:	60d3      	str	r3, [r2, #12]
	
	FIO2MASK = 0x00000000;
    1960:	6213      	str	r3, [r2, #32]
	FIO2PIN = 0x00000000;
    1962:	6253      	str	r3, [r2, #36]	; 0x24
	FIO2SET = 0x00000000;
    1964:	6293      	str	r3, [r2, #40]	; 0x28
	FIO2CLR = 0x00000000;
    1966:	62d3      	str	r3, [r2, #44]	; 0x2c

	FIO3MASK = 0x00000000;
    1968:	6413      	str	r3, [r2, #64]	; 0x40
	FIO3PIN = 0x00000000;
    196a:	6453      	str	r3, [r2, #68]	; 0x44
	FIO3SET = 0x00000000;
    196c:	6493      	str	r3, [r2, #72]	; 0x48
	FIO3CLR = 0x00000000;
    196e:	64d3      	str	r3, [r2, #76]	; 0x4c
	
	FIO4MASK = 0x00000000;
    1970:	6613      	str	r3, [r2, #96]	; 0x60
	FIO4PIN = 0x00000000;
    1972:	6653      	str	r3, [r2, #100]	; 0x64
	FIO4SET = 0x00000000;
    1974:	6693      	str	r3, [r2, #104]	; 0x68
	FIO4CLR = 0x00000000;
    1976:	66d3      	str	r3, [r2, #108]	; 0x6c
	
    return;        
}
    1978:	4770      	bx	lr
    197a:	46c0      	nop			; (mov r8, r8)
    197c:	e002c000 	.word	0xe002c000
    1980:	0fa00050 	.word	0x0fa00050
    1984:	e002c008 	.word	0xe002c008
    1988:	e0028008 	.word	0xe0028008
    198c:	00000201 	.word	0x00000201
    1990:	3fffc000 	.word	0x3fffc000
    1994:	0000ffff 	.word	0x0000ffff

00001998 <ConfigurePLL>:
** parameters:			None
** Returned value:		None
** 
******************************************************************************/
void ConfigurePLL ( void )
{
    1998:	b510      	push	{r4, lr}
	DWORD MValue, NValue;

	if ( PLLSTAT & (1 << 25) )
    199a:	4829      	ldr	r0, [pc, #164]	; (1a40 <ConfigurePLL+0xa8>)
    199c:	6803      	ldr	r3, [r0, #0]
    199e:	019a      	lsls	r2, r3, #6
    19a0:	d506      	bpl.n	19b0 <ConfigurePLL+0x18>
    {
		PLLCON = 1;			/* Enable PLL, disconnected */
    19a2:	4928      	ldr	r1, [pc, #160]	; (1a44 <ConfigurePLL+0xac>)
    19a4:	2201      	movs	r2, #1
    19a6:	600a      	str	r2, [r1, #0]
	 	PLLFEED = 0xaa;
    19a8:	32a9      	adds	r2, #169	; 0xa9
    19aa:	60ca      	str	r2, [r1, #12]
		PLLFEED = 0x55;
    19ac:	3a55      	subs	r2, #85	; 0x55
    19ae:	60ca      	str	r2, [r1, #12]
    }

    PLLCON = 0;				/* Disable PLL, disconnected */
    19b0:	4b24      	ldr	r3, [pc, #144]	; (1a44 <ConfigurePLL+0xac>)
    19b2:	2200      	movs	r2, #0
    19b4:	601a      	str	r2, [r3, #0]
    PLLFEED = 0xaa;
    19b6:	32aa      	adds	r2, #170	; 0xaa
    19b8:	60da      	str	r2, [r3, #12]
    PLLFEED = 0x55;
    19ba:	3a55      	subs	r2, #85	; 0x55
    19bc:	60da      	str	r2, [r3, #12]
    
	SCS |= 0x20;			/* Enable main OSC */
    19be:	4922      	ldr	r1, [pc, #136]	; (1a48 <ConfigurePLL+0xb0>)
    19c0:	680c      	ldr	r4, [r1, #0]
    19c2:	3a35      	subs	r2, #53	; 0x35
    19c4:	4314      	orrs	r4, r2
    19c6:	600c      	str	r4, [r1, #0]
    while( !(SCS & 0x40) );	/* Wait until main OSC is usable */
    19c8:	3220      	adds	r2, #32
    19ca:	6808      	ldr	r0, [r1, #0]
    19cc:	4210      	tst	r0, r2
    19ce:	d0fc      	beq.n	19ca <ConfigurePLL+0x32>

    CLKSRCSEL = 0x1;		/* select main OSC, 12MHz, as the PLL clock source */
    19d0:	4b1e      	ldr	r3, [pc, #120]	; (1a4c <ConfigurePLL+0xb4>)
    19d2:	2001      	movs	r0, #1
    19d4:	6018      	str	r0, [r3, #0]
	
		  
	PLLCFG = (PLL_NValue << 16) | PLL_MValue ;
    19d6:	220b      	movs	r2, #11
    19d8:	3b88      	subs	r3, #136	; 0x88
	PLLFEED = 0xAA;
	PLLFEED = 0x55;
	PLLCON = 1;				/* Enable PLL */
    19da:	4c1a      	ldr	r4, [pc, #104]	; (1a44 <ConfigurePLL+0xac>)
    while( !(SCS & 0x40) );	/* Wait until main OSC is usable */

    CLKSRCSEL = 0x1;		/* select main OSC, 12MHz, as the PLL clock source */
	
		  
	PLLCFG = (PLL_NValue << 16) | PLL_MValue ;
    19dc:	601a      	str	r2, [r3, #0]
	PLLFEED = 0xAA;
    19de:	21aa      	movs	r1, #170	; 0xaa
	PLLFEED = 0x55;
    19e0:	324a      	adds	r2, #74	; 0x4a

    CLKSRCSEL = 0x1;		/* select main OSC, 12MHz, as the PLL clock source */
	
		  
	PLLCFG = (PLL_NValue << 16) | PLL_MValue ;
	PLLFEED = 0xAA;
    19e2:	6099      	str	r1, [r3, #8]
	PLLFEED = 0x55;
    19e4:	609a      	str	r2, [r3, #8]
	PLLCON = 1;				/* Enable PLL */
    19e6:	6020      	str	r0, [r4, #0]
	PLLFEED = 0xAA;
    19e8:	6099      	str	r1, [r3, #8]
	PLLFEED = 0x55;
    19ea:	609a      	str	r2, [r3, #8]

    CLKSRCSEL = 0x1;		/* select main OSC, 12MHz, as the PLL clock source */
	
		  
	PLLCFG = (PLL_NValue << 16) | PLL_MValue ;
	PLLFEED = 0xAA;
    19ec:	3308      	adds	r3, #8
	PLLCON = 1;				/* Enable PLL */
	PLLFEED = 0xAA;
	PLLFEED = 0x55;
	

    CCLKCFG = CCLKDivValue;	        /* Fcore = 72 MHz */
    19ee:	3a52      	subs	r2, #82	; 0x52
    19f0:	679a      	str	r2, [r3, #120]	; 0x78
#if USE_USB
    USBCLKCFG = USBCLKDivValue;		/* usbclk = 48 MHz */
    19f2:	3202      	adds	r2, #2
#endif

    while ( ((PLLSTAT & (1 << 26)) == 0) );	/* Check lock bit status */
    19f4:	392a      	subs	r1, #42	; 0x2a
	PLLFEED = 0x55;
	

    CCLKCFG = CCLKDivValue;	        /* Fcore = 72 MHz */
#if USE_USB
    USBCLKCFG = USBCLKDivValue;		/* usbclk = 48 MHz */
    19f6:	67da      	str	r2, [r3, #124]	; 0x7c
#endif

    while ( ((PLLSTAT & (1 << 26)) == 0) );	/* Check lock bit status */
    19f8:	4811      	ldr	r0, [pc, #68]	; (1a40 <ConfigurePLL+0xa8>)
    19fa:	04c9      	lsls	r1, r1, #19
    19fc:	6803      	ldr	r3, [r0, #0]
    19fe:	4a10      	ldr	r2, [pc, #64]	; (1a40 <ConfigurePLL+0xa8>)
    1a00:	420b      	tst	r3, r1
    1a02:	d0fb      	beq.n	19fc <ConfigurePLL+0x64>
    
    MValue = PLLSTAT & 0x00007FFF;
    1a04:	6813      	ldr	r3, [r2, #0]
    NValue = (PLLSTAT & 0x00FF0000) >> 16;
    1a06:	6814      	ldr	r4, [r2, #0]
    USBCLKCFG = USBCLKDivValue;		/* usbclk = 48 MHz */
#endif

    while ( ((PLLSTAT & (1 << 26)) == 0) );	/* Check lock bit status */
    
    MValue = PLLSTAT & 0x00007FFF;
    1a08:	045a      	lsls	r2, r3, #17
    1a0a:	0c52      	lsrs	r2, r2, #17
    NValue = (PLLSTAT & 0x00FF0000) >> 16;
    1a0c:	3a0b      	subs	r2, #11
    1a0e:	0220      	lsls	r0, r4, #8
    1a10:	1e51      	subs	r1, r2, #1
    1a12:	418a      	sbcs	r2, r1
    1a14:	0e01      	lsrs	r1, r0, #24
    while ((MValue != PLL_MValue) && ( NValue != PLL_NValue) );
    1a16:	2900      	cmp	r1, #0
    1a18:	d10f      	bne.n	1a3a <ConfigurePLL+0xa2>

    PLLCON = 3;				/* enable and connect */
    1a1a:	490a      	ldr	r1, [pc, #40]	; (1a44 <ConfigurePLL+0xac>)
    1a1c:	2003      	movs	r0, #3
    1a1e:	6008      	str	r0, [r1, #0]
    PLLFEED = 0xaa;
    1a20:	30a7      	adds	r0, #167	; 0xa7
    1a22:	60c8      	str	r0, [r1, #12]
    PLLFEED = 0x55;
    1a24:	3855      	subs	r0, #85	; 0x55
    1a26:	60c8      	str	r0, [r1, #12]
	while ( ((PLLSTAT & (1 << 25)) == 0) );	/* Check connect bit status */
    1a28:	302b      	adds	r0, #43	; 0x2b
    1a2a:	4905      	ldr	r1, [pc, #20]	; (1a40 <ConfigurePLL+0xa8>)
    1a2c:	0482      	lsls	r2, r0, #18
    1a2e:	680c      	ldr	r4, [r1, #0]
    1a30:	4214      	tst	r4, r2
    1a32:	d0fc      	beq.n	1a2e <ConfigurePLL+0x96>


	return;
}
    1a34:	bc10      	pop	{r4}
    1a36:	bc01      	pop	{r0}
    1a38:	4700      	bx	r0

    while ( ((PLLSTAT & (1 << 26)) == 0) );	/* Check lock bit status */
    
    MValue = PLLSTAT & 0x00007FFF;
    NValue = (PLLSTAT & 0x00FF0000) >> 16;
    while ((MValue != PLL_MValue) && ( NValue != PLL_NValue) );
    1a3a:	2a00      	cmp	r2, #0
    1a3c:	d0ed      	beq.n	1a1a <ConfigurePLL+0x82>
    1a3e:	e7fe      	b.n	1a3e <ConfigurePLL+0xa6>
    1a40:	e01fc088 	.word	0xe01fc088
    1a44:	e01fc080 	.word	0xe01fc080
    1a48:	e01fc1a0 	.word	0xe01fc1a0
    1a4c:	e01fc10c 	.word	0xe01fc10c

00001a50 <TargetResetInit>:
** parameters:			None
** Returned value:		None
** 
******************************************************************************/
void TargetResetInit(void)
{
    1a50:	b508      	push	{r3, lr}
#endif

#ifdef __DEBUG_RAM    
    MEMMAP = 0x2;			/* remap to internal RAM */
#else
    MEMMAP = 0x1;			/* remap to internal flash */
    1a52:	4b0f      	ldr	r3, [pc, #60]	; (1a90 <TargetResetInit+0x40>)
    1a54:	2201      	movs	r2, #1
    1a56:	601a      	str	r2, [r3, #0]
#endif 


#if USE_USB
	PCONP |= 0x80000000;		/* Turn On USB PCLK */
    1a58:	3384      	adds	r3, #132	; 0x84
    1a5a:	6819      	ldr	r1, [r3, #0]
    1a5c:	327f      	adds	r2, #127	; 0x7f
    1a5e:	0610      	lsls	r0, r2, #24
    1a60:	4308      	orrs	r0, r1
    1a62:	6018      	str	r0, [r3, #0]
#endif
	/* Configure PLL, switch from IRC to Main OSC */
	ConfigurePLL();
    1a64:	f7ff ff98 	bl	1998 <ConfigurePLL>
#if (Fpclk / (Fcclk / 4)) == 1
    PCLKSEL0 = 0x00000000;	/* PCLK is 1/4 CCLK */
    PCLKSEL1 = 0x00000000;
#endif
#if (Fpclk / (Fcclk / 4)) == 2
    PCLKSEL0 = 0xAAAAAAAA;	/* PCLK is 1/2 CCLK */
    1a68:	4b0a      	ldr	r3, [pc, #40]	; (1a94 <TargetResetInit+0x44>)
    1a6a:	490b      	ldr	r1, [pc, #44]	; (1a98 <TargetResetInit+0x48>)
    1a6c:	600b      	str	r3, [r1, #0]
    PCLKSEL1 = 0xAAAAAAAA;	 
    1a6e:	604b      	str	r3, [r1, #4]
    PCLKSEL0 = 0x55555555;	/* PCLK is the same as CCLK */
    PCLKSEL1 = 0x55555555;	
#endif

    /* Set memory accelerater module*/
    MAMCR = 0;
    1a70:	4b0a      	ldr	r3, [pc, #40]	; (1a9c <TargetResetInit+0x4c>)
    MAMTIM = 1;
#else
#if Fcclk < 40000000
    MAMTIM = 2;
#else
    MAMTIM = 3;
    1a72:	480b      	ldr	r0, [pc, #44]	; (1aa0 <TargetResetInit+0x50>)
    PCLKSEL0 = 0x55555555;	/* PCLK is the same as CCLK */
    PCLKSEL1 = 0x55555555;	
#endif

    /* Set memory accelerater module*/
    MAMCR = 0;
    1a74:	2200      	movs	r2, #0
    1a76:	601a      	str	r2, [r3, #0]
    MAMTIM = 1;
#else
#if Fcclk < 40000000
    MAMTIM = 2;
#else
    MAMTIM = 3;
    1a78:	2103      	movs	r1, #3
#endif
#endif
    MAMCR = 2;
    1a7a:	2202      	movs	r2, #2
    MAMTIM = 1;
#else
#if Fcclk < 40000000
    MAMTIM = 2;
#else
    MAMTIM = 3;
    1a7c:	6001      	str	r1, [r0, #0]
#endif
#endif
    MAMCR = 2;
    1a7e:	601a      	str	r2, [r3, #0]
	
	init_VIC();
    1a80:	f7ff fb6c 	bl	115c <init_VIC>
	
	TargetInit();
    1a84:	f7ff ff32 	bl	18ec <TargetInit>
	
    return;
}
    1a88:	bc08      	pop	{r3}
    1a8a:	bc01      	pop	{r0}
    1a8c:	4700      	bx	r0
    1a8e:	46c0      	nop			; (mov r8, r8)
    1a90:	e01fc040 	.word	0xe01fc040
    1a94:	aaaaaaaa 	.word	0xaaaaaaaa
    1a98:	e01fc1a8 	.word	0xe01fc1a8
    1a9c:	e01fc000 	.word	0xe01fc000
    1aa0:	e01fc004 	.word	0xe01fc004

00001aa4 <_read_r>:
	#define TRUE  1
#endif

/* new code for _read_r provided by Alexey Shusharin - Thanks */
_ssize_t _read_r(struct _reent *r, int file, void *ptr, size_t len)
{
    1aa4:	b5f0      	push	{r4, r5, r6, r7, lr}
    1aa6:	4647      	mov	r7, r8
    1aa8:	b480      	push	{r7}
    1aaa:	1c1f      	adds	r7, r3, #0
  char c;
  int  i;
  unsigned char *p;

  p = (unsigned char*)ptr;
  for (i = 0; i < len; i++)
    1aac:	1e1c      	subs	r4, r3, #0
    1aae:	d011      	beq.n	1ad4 <_read_r+0x30>
    1ab0:	2600      	movs	r6, #0
    *p++ = c;
	#ifdef ECHOBACK 
		putch(c);
	#endif
	
    if (c == '\r' && i <= (len - 2)) /* 0x0D */
    1ab2:	3b02      	subs	r3, #2
{
  char c;
  int  i;
  unsigned char *p;

  p = (unsigned char*)ptr;
    1ab4:	1c15      	adds	r5, r2, #0
  for (i = 0; i < len; i++)
    1ab6:	1c34      	adds	r4, r6, #0
    *p++ = c;
	#ifdef ECHOBACK 
		putch(c);
	#endif
	
    if (c == '\r' && i <= (len - 2)) /* 0x0D */
    1ab8:	4698      	mov	r8, r3
  p = (unsigned char*)ptr;
  for (i = 0; i < len; i++)
  {
	/* 20090521Nemui */
	do{		
		c = getch();
    1aba:	2000      	movs	r0, #0
    1abc:	f7ff fcfe 	bl	14bc <UARTGetch>
	}while(c == FALSE);
    1ac0:	2800      	cmp	r0, #0
    1ac2:	d0fa      	beq.n	1aba <_read_r+0x16>
	/* 20090521Nemui */
	
    *p++ = c;
    1ac4:	7028      	strb	r0, [r5, #0]
    1ac6:	3501      	adds	r5, #1
	#ifdef ECHOBACK 
		putch(c);
	#endif
	
    if (c == '\r' && i <= (len - 2)) /* 0x0D */
    1ac8:	280d      	cmp	r0, #13
    1aca:	d009      	beq.n	1ae0 <_read_r+0x3c>
  char c;
  int  i;
  unsigned char *p;

  p = (unsigned char*)ptr;
  for (i = 0; i < len; i++)
    1acc:	3401      	adds	r4, #1
    1ace:	1c26      	adds	r6, r4, #0
    1ad0:	42a7      	cmp	r7, r4
    1ad2:	d8f2      	bhi.n	1aba <_read_r+0x16>
	  #endif
      return i + 2;
    }
  }
  return i;
}
    1ad4:	1c20      	adds	r0, r4, #0
    1ad6:	bc04      	pop	{r2}
    1ad8:	4690      	mov	r8, r2
    1ada:	bcf0      	pop	{r4, r5, r6, r7}
    1adc:	bc02      	pop	{r1}
    1ade:	4708      	bx	r1
    *p++ = c;
	#ifdef ECHOBACK 
		putch(c);
	#endif
	
    if (c == '\r' && i <= (len - 2)) /* 0x0D */
    1ae0:	45b0      	cmp	r8, r6
    1ae2:	d3f3      	bcc.n	1acc <_read_r+0x28>
    {
      *p = '\n';					 /* 0x0A */
    1ae4:	200a      	movs	r0, #10
    1ae6:	7028      	strb	r0, [r5, #0]
	  #ifdef ECHOBACK 
		putch('\n');				 /* 0x0A */
	  #endif
      return i + 2;
    1ae8:	3402      	adds	r4, #2
    1aea:	e7f3      	b.n	1ad4 <_read_r+0x30>

00001aec <_write_r>:
_ssize_t _write_r (
    struct _reent *r, 
    int file, 
    const void *ptr, 
    size_t len)
{
    1aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1aee:	1c15      	adds	r5, r2, #0
	int i;
	const unsigned char *p;
	
	p = (const unsigned char*) ptr;
	
	for (i = 0; i < len; i++) {
    1af0:	1e1e      	subs	r6, r3, #0
    1af2:	d02b      	beq.n	1b4c <_write_r+0x60>
		if (*p == '\n' ) putch('\r');
    1af4:	7811      	ldrb	r1, [r2, #0]
    1af6:	1e77      	subs	r7, r6, #1
    1af8:	2301      	movs	r3, #1
    1afa:	401f      	ands	r7, r3
    1afc:	290a      	cmp	r1, #10
    1afe:	d02f      	beq.n	1b60 <_write_r+0x74>
		putch(*p++);
    1b00:	2000      	movs	r0, #0
	int i;
	const unsigned char *p;
	
	p = (const unsigned char*) ptr;
	
	for (i = 0; i < len; i++) {
    1b02:	2401      	movs	r4, #1
		if (*p == '\n' ) putch('\r');
		putch(*p++);
    1b04:	f7ff fcbe 	bl	1484 <UARTPutch>
	int i;
	const unsigned char *p;
	
	p = (const unsigned char*) ptr;
	
	for (i = 0; i < len; i++) {
    1b08:	42b4      	cmp	r4, r6
    1b0a:	d21f      	bcs.n	1b4c <_write_r+0x60>
    1b0c:	2f00      	cmp	r7, #0
    1b0e:	d008      	beq.n	1b22 <_write_r+0x36>
		if (*p == '\n' ) putch('\r');
    1b10:	5d29      	ldrb	r1, [r5, r4]
    1b12:	290a      	cmp	r1, #10
    1b14:	d02a      	beq.n	1b6c <_write_r+0x80>
		putch(*p++);
    1b16:	2000      	movs	r0, #0
	int i;
	const unsigned char *p;
	
	p = (const unsigned char*) ptr;
	
	for (i = 0; i < len; i++) {
    1b18:	3401      	adds	r4, #1
		if (*p == '\n' ) putch('\r');
		putch(*p++);
    1b1a:	f7ff fcb3 	bl	1484 <UARTPutch>
	int i;
	const unsigned char *p;
	
	p = (const unsigned char*) ptr;
	
	for (i = 0; i < len; i++) {
    1b1e:	42b4      	cmp	r4, r6
    1b20:	d214      	bcs.n	1b4c <_write_r+0x60>
		if (*p == '\n' ) putch('\r');
    1b22:	5d29      	ldrb	r1, [r5, r4]
    1b24:	290a      	cmp	r1, #10
    1b26:	d015      	beq.n	1b54 <_write_r+0x68>
		putch(*p++);
    1b28:	2000      	movs	r0, #0
	int i;
	const unsigned char *p;
	
	p = (const unsigned char*) ptr;
	
	for (i = 0; i < len; i++) {
    1b2a:	3401      	adds	r4, #1
		if (*p == '\n' ) putch('\r');
		putch(*p++);
    1b2c:	f7ff fcaa 	bl	1484 <UARTPutch>
	const unsigned char *p;
	
	p = (const unsigned char*) ptr;
	
	for (i = 0; i < len; i++) {
		if (*p == '\n' ) putch('\r');
    1b30:	5d29      	ldrb	r1, [r5, r4]
    1b32:	290a      	cmp	r1, #10
    1b34:	d1ef      	bne.n	1b16 <_write_r+0x2a>
    1b36:	2000      	movs	r0, #0
    1b38:	210d      	movs	r1, #13
    1b3a:	f7ff fca3 	bl	1484 <UARTPutch>
    1b3e:	5d29      	ldrb	r1, [r5, r4]
		putch(*p++);
    1b40:	2000      	movs	r0, #0
	int i;
	const unsigned char *p;
	
	p = (const unsigned char*) ptr;
	
	for (i = 0; i < len; i++) {
    1b42:	3401      	adds	r4, #1
		if (*p == '\n' ) putch('\r');
		putch(*p++);
    1b44:	f7ff fc9e 	bl	1484 <UARTPutch>
	int i;
	const unsigned char *p;
	
	p = (const unsigned char*) ptr;
	
	for (i = 0; i < len; i++) {
    1b48:	42b4      	cmp	r4, r6
    1b4a:	d3ea      	bcc.n	1b22 <_write_r+0x36>
		if (*p == '\n' ) putch('\r');
		putch(*p++);
	}
	
	return len;
}
    1b4c:	1c30      	adds	r0, r6, #0
    1b4e:	bcf8      	pop	{r3, r4, r5, r6, r7}
    1b50:	bc02      	pop	{r1}
    1b52:	4708      	bx	r1
	const unsigned char *p;
	
	p = (const unsigned char*) ptr;
	
	for (i = 0; i < len; i++) {
		if (*p == '\n' ) putch('\r');
    1b54:	3103      	adds	r1, #3
    1b56:	2000      	movs	r0, #0
    1b58:	f7ff fc94 	bl	1484 <UARTPutch>
    1b5c:	5d29      	ldrb	r1, [r5, r4]
    1b5e:	e7e3      	b.n	1b28 <_write_r+0x3c>
    1b60:	210d      	movs	r1, #13
    1b62:	2000      	movs	r0, #0
    1b64:	f7ff fc8e 	bl	1484 <UARTPutch>
    1b68:	7829      	ldrb	r1, [r5, #0]
    1b6a:	e7c9      	b.n	1b00 <_write_r+0x14>
    1b6c:	3103      	adds	r1, #3
    1b6e:	2000      	movs	r0, #0
    1b70:	f7ff fc88 	bl	1484 <UARTPutch>
    1b74:	5d29      	ldrb	r1, [r5, r4]
    1b76:	e7ce      	b.n	1b16 <_write_r+0x2a>

00001b78 <_close_r>:
int _close_r(
    struct _reent *r, 
    int file)
{
	return 0;
}
    1b78:	2000      	movs	r0, #0
    1b7a:	4770      	bx	lr

00001b7c <_lseek_r>:
    int file, 
    _off_t ptr, 
    int dir)
{
	return (_off_t)0;	/*  Always indicate we are at file beginning.	*/
}
    1b7c:	2000      	movs	r0, #0
    1b7e:	4770      	bx	lr

00001b80 <_fstat_r>:
    struct _reent *r, 
    int file, 
    struct stat *st)
{
	/*  Always set as character device.				*/
	st->st_mode = S_IFCHR;	
    1b80:	2080      	movs	r0, #128	; 0x80
    1b82:	0183      	lsls	r3, r0, #6
    1b84:	6053      	str	r3, [r2, #4]
		/* assigned to strong type with implicit 	*/
		/* signed/unsigned conversion.  Required by 	*/
		/* newlib.					*/

	return 0;
}
    1b86:	2000      	movs	r0, #0
    1b88:	4770      	bx	lr
    1b8a:	46c0      	nop			; (mov r8, r8)

00001b8c <isatty>:
int isatty(int file); /* avoid warning */
#endif
int isatty(int file)
{
	return 1;
}
    1b8c:	2001      	movs	r0, #1
    1b8e:	4770      	bx	lr

00001b90 <_exit>:


void _exit(int n) {
    1b90:	b500      	push	{lr}
    1b92:	e7fe      	b.n	1b92 <_exit+0x2>

00001b94 <_getpid>:
}

int _getpid(int file)
{
	return 1;
}
    1b94:	2001      	movs	r0, #1
    1b96:	4770      	bx	lr

00001b98 <_kill>:

int _kill(int file)
{
	return 1;
}
    1b98:	2001      	movs	r0, #1
    1b9a:	4770      	bx	lr

00001b9c <_sbrk_r>:
/* messages must be suppressed.											*/

void * _sbrk_r(
    struct _reent *_s_r, 
    ptrdiff_t nbytes)
{
    1b9c:	b500      	push	{lr}
	char  *base;		/*  errno should be set to  ENOMEM on error	*/

	if (!heap_ptr) {	/*  Initialize if first time through.		*/
    1b9e:	4b05      	ldr	r3, [pc, #20]	; (1bb4 <_sbrk_r+0x18>)
    1ba0:	6818      	ldr	r0, [r3, #0]
    1ba2:	2800      	cmp	r0, #0
    1ba4:	d003      	beq.n	1bae <_sbrk_r+0x12>
		heap_ptr = end;
	}
	base = heap_ptr;	/*  Point to end of heap.					*/
	heap_ptr += nbytes;	/*  Increase heap.							*/
    1ba6:	1841      	adds	r1, r0, r1
    1ba8:	6019      	str	r1, [r3, #0]
	
	return base;		/*  Return pointer to start of new heap area.	*/
}
    1baa:	bc02      	pop	{r1}
    1bac:	4708      	bx	r1
    struct _reent *_s_r, 
    ptrdiff_t nbytes)
{
	char  *base;		/*  errno should be set to  ENOMEM on error	*/

	if (!heap_ptr) {	/*  Initialize if first time through.		*/
    1bae:	4802      	ldr	r0, [pc, #8]	; (1bb8 <_sbrk_r+0x1c>)
    1bb0:	e7f9      	b.n	1ba6 <_sbrk_r+0xa>
    1bb2:	46c0      	nop			; (mov r8, r8)
    1bb4:	400009b4 	.word	0x400009b4
    1bb8:	40000b90 	.word	0x40000b90

00001bbc <_sbrk>:
}



void * _sbrk(ptrdiff_t incr)
{
    1bbc:	b500      	push	{lr}
  char  *base;

/* Initialize if first time through. */

  if (!heap_ptr) heap_ptr = end;
    1bbe:	4a05      	ldr	r2, [pc, #20]	; (1bd4 <_sbrk+0x18>)
    1bc0:	6813      	ldr	r3, [r2, #0]
    1bc2:	2b00      	cmp	r3, #0
    1bc4:	d004      	beq.n	1bd0 <_sbrk+0x14>

  base = heap_ptr;      /*  Point to end of heap.                       */
  heap_ptr += incr;     /*  Increase heap.                              */
    1bc6:	1818      	adds	r0, r3, r0
    1bc8:	6010      	str	r0, [r2, #0]

  return base;          /*  Return pointer to start of new heap area.   */
}
    1bca:	1c18      	adds	r0, r3, #0
    1bcc:	bc02      	pop	{r1}
    1bce:	4708      	bx	r1
{
  char  *base;

/* Initialize if first time through. */

  if (!heap_ptr) heap_ptr = end;
    1bd0:	4b01      	ldr	r3, [pc, #4]	; (1bd8 <_sbrk+0x1c>)
    1bd2:	e7f8      	b.n	1bc6 <_sbrk+0xa>
    1bd4:	400009b4 	.word	0x400009b4
    1bd8:	40000b90 	.word	0x40000b90

00001bdc <_open>:

  return base;          /*  Return pointer to start of new heap area.   */
}

int _open(const char *path, int flags, ...)
{
    1bdc:	b40e      	push	{r1, r2, r3}
  return 1;
}
    1bde:	2001      	movs	r0, #1
    1be0:	b003      	add	sp, #12
    1be2:	4770      	bx	lr

00001be4 <_close>:

int _close(int fd)
{
  return 0;
}
    1be4:	2000      	movs	r0, #0
    1be6:	4770      	bx	lr

00001be8 <_fstat>:

int _fstat(int fd, struct stat *st)
{
  st->st_mode = S_IFCHR;
    1be8:	2080      	movs	r0, #128	; 0x80
    1bea:	0183      	lsls	r3, r0, #6
    1bec:	604b      	str	r3, [r1, #4]
  return 0;
}
    1bee:	2000      	movs	r0, #0
    1bf0:	4770      	bx	lr
    1bf2:	46c0      	nop			; (mov r8, r8)

00001bf4 <_isatty>:

int _isatty(int fd)
{
  return 1;
}
    1bf4:	2001      	movs	r0, #1
    1bf6:	4770      	bx	lr

00001bf8 <_lseek>:


int _lseek(int fd, off_t pos, int whence)
{
  return 0;
}
    1bf8:	2000      	movs	r0, #0
    1bfa:	4770      	bx	lr

00001bfc <_read>:

int _read(int fd, char *buf, size_t cnt)
{
    1bfc:	b510      	push	{r4, lr}
  *buf = getch();
    1bfe:	2000      	movs	r0, #0
{
  return 0;
}

int _read(int fd, char *buf, size_t cnt)
{
    1c00:	1c0c      	adds	r4, r1, #0
  *buf = getch();
    1c02:	f7ff fc5b 	bl	14bc <UARTGetch>
    1c06:	7020      	strb	r0, [r4, #0]

  return 1;
}
    1c08:	2001      	movs	r0, #1
    1c0a:	bc10      	pop	{r4}
    1c0c:	bc02      	pop	{r1}
    1c0e:	4708      	bx	r1

00001c10 <_write>:

int _write(int fd, const char *buf, size_t cnt)
{
    1c10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1c12:	1c0d      	adds	r5, r1, #0
  int i;

  for (i = 0; i < cnt; i++)
    1c14:	1e16      	subs	r6, r2, #0
    1c16:	d020      	beq.n	1c5a <_write+0x4a>
    1c18:	2401      	movs	r4, #1
    putch(buf[i]);
    1c1a:	7809      	ldrb	r1, [r1, #0]
    1c1c:	2000      	movs	r0, #0
    1c1e:	1e77      	subs	r7, r6, #1
    1c20:	f7ff fc30 	bl	1484 <UARTPutch>

int _write(int fd, const char *buf, size_t cnt)
{
  int i;

  for (i = 0; i < cnt; i++)
    1c24:	1c23      	adds	r3, r4, #0
    1c26:	4027      	ands	r7, r4
    1c28:	429e      	cmp	r6, r3
    1c2a:	d916      	bls.n	1c5a <_write+0x4a>
    1c2c:	2f00      	cmp	r7, #0
    1c2e:	d007      	beq.n	1c40 <_write+0x30>
    putch(buf[i]);
    1c30:	7869      	ldrb	r1, [r5, #1]
    1c32:	2000      	movs	r0, #0

int _write(int fd, const char *buf, size_t cnt)
{
  int i;

  for (i = 0; i < cnt; i++)
    1c34:	2402      	movs	r4, #2
    putch(buf[i]);
    1c36:	f7ff fc25 	bl	1484 <UARTPutch>

int _write(int fd, const char *buf, size_t cnt)
{
  int i;

  for (i = 0; i < cnt; i++)
    1c3a:	1c23      	adds	r3, r4, #0
    1c3c:	42a6      	cmp	r6, r4
    1c3e:	d90c      	bls.n	1c5a <_write+0x4a>
    putch(buf[i]);
    1c40:	5ce9      	ldrb	r1, [r5, r3]
    1c42:	2000      	movs	r0, #0

int _write(int fd, const char *buf, size_t cnt)
{
  int i;

  for (i = 0; i < cnt; i++)
    1c44:	3401      	adds	r4, #1
    putch(buf[i]);
    1c46:	f7ff fc1d 	bl	1484 <UARTPutch>
    1c4a:	5d29      	ldrb	r1, [r5, r4]
    1c4c:	2000      	movs	r0, #0

int _write(int fd, const char *buf, size_t cnt)
{
  int i;

  for (i = 0; i < cnt; i++)
    1c4e:	3401      	adds	r4, #1
    putch(buf[i]);
    1c50:	f7ff fc18 	bl	1484 <UARTPutch>

int _write(int fd, const char *buf, size_t cnt)
{
  int i;

  for (i = 0; i < cnt; i++)
    1c54:	1c23      	adds	r3, r4, #0
    1c56:	42a6      	cmp	r6, r4
    1c58:	d8f2      	bhi.n	1c40 <_write+0x30>
    putch(buf[i]);

  return cnt;
}
    1c5a:	1c30      	adds	r0, r6, #0
    1c5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    1c5e:	bc02      	pop	{r1}
    1c60:	4708      	bx	r1
    1c62:	46c0      	nop			; (mov r8, r8)

00001c64 <vBlockingQueueProducer>:
	xTaskCreate( vBlockingQueueConsumer, ( signed char * ) "QConsB6", blckqSTACK_SIZE, ( void * ) pxQueueParameters6, tskIDLE_PRIORITY, NULL );
}
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( vBlockingQueueProducer, pvParameters )
{
    1c64:	b570      	push	{r4, r5, r6, lr}
    1c66:	b082      	sub	sp, #8
unsigned short usValue = 0;
    1c68:	466d      	mov	r5, sp
    1c6a:	3506      	adds	r5, #6
    1c6c:	2600      	movs	r6, #0
	xTaskCreate( vBlockingQueueConsumer, ( signed char * ) "QConsB6", blckqSTACK_SIZE, ( void * ) pxQueueParameters6, tskIDLE_PRIORITY, NULL );
}
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( vBlockingQueueProducer, pvParameters )
{
    1c6e:	1c04      	adds	r4, r0, #0
unsigned short usValue = 0;
    1c70:	802e      	strh	r6, [r5, #0]
    1c72:	e000      	b.n	1c76 <vBlockingQueueProducer+0x12>

	for( ;; )
	{		
		if( xQueueSend( pxQueueParameters->xQueue, ( void * ) &usValue, pxQueueParameters->xBlockTime ) != pdPASS )
		{
			sErrorEverOccurred = pdTRUE;
    1c74:	2601      	movs	r6, #1

	pxQueueParameters = ( xBlockingQueueParameters * ) pvParameters;

	for( ;; )
	{		
		if( xQueueSend( pxQueueParameters->xQueue, ( void * ) &usValue, pxQueueParameters->xBlockTime ) != pdPASS )
    1c76:	6820      	ldr	r0, [r4, #0]
    1c78:	6862      	ldr	r2, [r4, #4]
    1c7a:	1c29      	adds	r1, r5, #0
    1c7c:	2300      	movs	r3, #0
    1c7e:	f001 f9d5 	bl	302c <xQueueGenericSend>
    1c82:	2801      	cmp	r0, #1
    1c84:	d1f6      	bne.n	1c74 <vBlockingQueueProducer+0x10>
		}
		else
		{
			/* We have successfully posted a message, so increment the variable
			used to check we are still running. */
			if( sErrorEverOccurred == pdFALSE )
    1c86:	2e00      	cmp	r6, #0
    1c88:	d105      	bne.n	1c96 <vBlockingQueueProducer+0x32>
			{
				( *pxQueueParameters->psCheckVariable )++;
    1c8a:	68a3      	ldr	r3, [r4, #8]
    1c8c:	8819      	ldrh	r1, [r3, #0]
    1c8e:	3101      	adds	r1, #1
    1c90:	0408      	lsls	r0, r1, #16
    1c92:	0c02      	lsrs	r2, r0, #16
    1c94:	801a      	strh	r2, [r3, #0]
			}

			/* Increment the variable we are going to post next time round.  The
			consumer will expect the numbers to	follow in numerical order. */
			++usValue;
    1c96:	882a      	ldrh	r2, [r5, #0]
    1c98:	3201      	adds	r2, #1
    1c9a:	802a      	strh	r2, [r5, #0]
    1c9c:	e7eb      	b.n	1c76 <vBlockingQueueProducer+0x12>
    1c9e:	46c0      	nop			; (mov r8, r8)

00001ca0 <vBlockingQueueConsumer>:
	}
}
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( vBlockingQueueConsumer, pvParameters )
{
    1ca0:	b5f0      	push	{r4, r5, r6, r7, lr}
    1ca2:	b083      	sub	sp, #12
unsigned short usData, usExpectedValue = 0;
xBlockingQueueParameters *pxQueueParameters;
short sErrorEverOccurred = pdFALSE;
    1ca4:	2700      	movs	r7, #0
    1ca6:	466d      	mov	r5, sp
	}
}
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( vBlockingQueueConsumer, pvParameters )
{
    1ca8:	1c04      	adds	r4, r0, #0
unsigned short usData, usExpectedValue = 0;
    1caa:	1c3e      	adds	r6, r7, #0
    1cac:	3506      	adds	r5, #6

	pxQueueParameters = ( xBlockingQueueParameters * ) pvParameters;

	for( ;; )
	{	
		if( xQueueReceive( pxQueueParameters->xQueue, &usData, pxQueueParameters->xBlockTime ) == pdPASS )
    1cae:	6820      	ldr	r0, [r4, #0]
    1cb0:	6862      	ldr	r2, [r4, #4]
    1cb2:	1c29      	adds	r1, r5, #0
    1cb4:	2300      	movs	r3, #0
    1cb6:	f001 fa89 	bl	31cc <xQueueGenericReceive>
    1cba:	2801      	cmp	r0, #1
    1cbc:	d1f7      	bne.n	1cae <vBlockingQueueConsumer+0xe>
		{
			if( usData != usExpectedValue )
    1cbe:	882b      	ldrh	r3, [r5, #0]
    1cc0:	42b3      	cmp	r3, r6
    1cc2:	d002      	beq.n	1cca <vBlockingQueueConsumer+0x2a>
    1cc4:	1c1e      	adds	r6, r3, #0
			{
				/* Catch-up. */
				usExpectedValue = usData;

				sErrorEverOccurred = pdTRUE;
    1cc6:	1c07      	adds	r7, r0, #0
    1cc8:	e7f1      	b.n	1cae <vBlockingQueueConsumer+0xe>
			}
			else
			{
				/* We have successfully received a message, so increment the
				variable used to check we are still running. */	
				if( sErrorEverOccurred == pdFALSE )
    1cca:	2f00      	cmp	r7, #0
    1ccc:	d105      	bne.n	1cda <vBlockingQueueConsumer+0x3a>
				{
					( *pxQueueParameters->psCheckVariable )++;
    1cce:	68a2      	ldr	r2, [r4, #8]
    1cd0:	8816      	ldrh	r6, [r2, #0]
    1cd2:	3601      	adds	r6, #1
    1cd4:	0430      	lsls	r0, r6, #16
    1cd6:	0c01      	lsrs	r1, r0, #16
    1cd8:	8011      	strh	r1, [r2, #0]
				}
							
				/* Increment the value we expect to remove from the queue next time
				round. */
				++usExpectedValue;
    1cda:	1c59      	adds	r1, r3, #1
    1cdc:	040b      	lsls	r3, r1, #16
    1cde:	0c1e      	lsrs	r6, r3, #16
    1ce0:	e7e5      	b.n	1cae <vBlockingQueueConsumer+0xe>
    1ce2:	46c0      	nop			; (mov r8, r8)

00001ce4 <vStartBlockingQueueTasks>:
static volatile short sBlockingProducerCount[ blckqNUM_TASK_SETS ] = { ( unsigned short ) 0, ( unsigned short ) 0, ( unsigned short ) 0 };

/*-----------------------------------------------------------*/

void vStartBlockingQueueTasks( unsigned portBASE_TYPE uxPriority )
{
    1ce4:	b5f0      	push	{r4, r5, r6, r7, lr}
    1ce6:	465f      	mov	r7, fp
    1ce8:	4656      	mov	r6, sl
    1cea:	464d      	mov	r5, r9
    1cec:	4644      	mov	r4, r8
    1cee:	b4f0      	push	{r4, r5, r6, r7}
    1cf0:	b087      	sub	sp, #28
    1cf2:	9005      	str	r0, [sp, #20]
const portTickType xDontBlock = ( portTickType ) 0;

	/* Create the first two tasks as described at the top of the file. */
	
	/* First create the structure used to pass parameters to the consumer tasks. */
	pxQueueParameters1 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );
    1cf4:	200c      	movs	r0, #12
    1cf6:	f002 fac1 	bl	427c <pvPortMalloc>

	/* Create the queue used by the first two tasks to pass the incrementing number.
	Pass a pointer to the queue in the parameter structure. */
	pxQueueParameters1->xQueue = xQueueCreate( uxQueueSize1, ( unsigned portBASE_TYPE ) sizeof( unsigned short ) );
    1cfa:	2102      	movs	r1, #2
const portTickType xDontBlock = ( portTickType ) 0;

	/* Create the first two tasks as described at the top of the file. */
	
	/* First create the structure used to pass parameters to the consumer tasks. */
	pxQueueParameters1 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );
    1cfc:	1c05      	adds	r5, r0, #0

	/* Create the queue used by the first two tasks to pass the incrementing number.
	Pass a pointer to the queue in the parameter structure. */
	pxQueueParameters1->xQueue = xQueueCreate( uxQueueSize1, ( unsigned portBASE_TYPE ) sizeof( unsigned short ) );
    1cfe:	2001      	movs	r0, #1
    1d00:	f001 f958 	bl	2fb4 <xQueueCreate>

	/* The consumer is created first so gets a block time as described above. */
	pxQueueParameters1->xBlockTime = xBlockTime;
    1d04:	27fa      	movs	r7, #250	; 0xfa

	/* Pass in the variable that this task is going to increment so we can check it
	is still running. */
	pxQueueParameters1->psCheckVariable = &( sBlockingConsumerCount[ 0 ] );
    1d06:	4a47      	ldr	r2, [pc, #284]	; (1e24 <vStartBlockingQueueTasks+0x140>)
	/* Create the queue used by the first two tasks to pass the incrementing number.
	Pass a pointer to the queue in the parameter structure. */
	pxQueueParameters1->xQueue = xQueueCreate( uxQueueSize1, ( unsigned portBASE_TYPE ) sizeof( unsigned short ) );

	/* The consumer is created first so gets a block time as described above. */
	pxQueueParameters1->xBlockTime = xBlockTime;
    1d08:	00bf      	lsls	r7, r7, #2
    1d0a:	606f      	str	r7, [r5, #4]
	/* First create the structure used to pass parameters to the consumer tasks. */
	pxQueueParameters1 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );

	/* Create the queue used by the first two tasks to pass the incrementing number.
	Pass a pointer to the queue in the parameter structure. */
	pxQueueParameters1->xQueue = xQueueCreate( uxQueueSize1, ( unsigned portBASE_TYPE ) sizeof( unsigned short ) );
    1d0c:	6028      	str	r0, [r5, #0]
	/* The consumer is created first so gets a block time as described above. */
	pxQueueParameters1->xBlockTime = xBlockTime;

	/* Pass in the variable that this task is going to increment so we can check it
	is still running. */
	pxQueueParameters1->psCheckVariable = &( sBlockingConsumerCount[ 0 ] );
    1d0e:	60aa      	str	r2, [r5, #8]
		
	/* Create the structure used to pass parameters to the producer task. */
	pxQueueParameters2 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );
    1d10:	200c      	movs	r0, #12
	/* The consumer is created first so gets a block time as described above. */
	pxQueueParameters1->xBlockTime = xBlockTime;

	/* Pass in the variable that this task is going to increment so we can check it
	is still running. */
	pxQueueParameters1->psCheckVariable = &( sBlockingConsumerCount[ 0 ] );
    1d12:	4692      	mov	sl, r2
		
	/* Create the structure used to pass parameters to the producer task. */
	pxQueueParameters2 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );
    1d14:	f002 fab2 	bl	427c <pvPortMalloc>
	wake and remove the item so the producer should always have room to post. */
	pxQueueParameters2->xBlockTime = xDontBlock;

	/* Pass in the variable that this task is going to increment so we can check
	it is still running. */
	pxQueueParameters2->psCheckVariable = &( sBlockingProducerCount[ 0 ] );
    1d18:	4b43      	ldr	r3, [pc, #268]	; (1e28 <vStartBlockingQueueTasks+0x144>)
		
	/* Create the structure used to pass parameters to the producer task. */
	pxQueueParameters2 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );

	/* Pass the queue to this task also, using the parameter structure. */
	pxQueueParameters2->xQueue = pxQueueParameters1->xQueue;
    1d1a:	682c      	ldr	r4, [r5, #0]
	wake and remove the item so the producer should always have room to post. */
	pxQueueParameters2->xBlockTime = xDontBlock;

	/* Pass in the variable that this task is going to increment so we can check
	it is still running. */
	pxQueueParameters2->psCheckVariable = &( sBlockingProducerCount[ 0 ] );
    1d1c:	6083      	str	r3, [r0, #8]
    1d1e:	4698      	mov	r8, r3


	/* Note the producer has a lower priority than the consumer when the tasks are
	spawned. */
	xTaskCreate( vBlockingQueueConsumer, ( signed char * ) "QConsB1", blckqSTACK_SIZE, ( void * ) pxQueueParameters1, uxPriority, NULL );
    1d20:	4a42      	ldr	r2, [pc, #264]	; (1e2c <vStartBlockingQueueTasks+0x148>)
    1d22:	9b05      	ldr	r3, [sp, #20]
		
	/* Create the structure used to pass parameters to the producer task. */
	pxQueueParameters2 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );

	/* Pass the queue to this task also, using the parameter structure. */
	pxQueueParameters2->xQueue = pxQueueParameters1->xQueue;
    1d24:	6004      	str	r4, [r0, #0]

	/* The producer is not going to block - as soon as it posts the consumer will
	wake and remove the item so the producer should always have room to post. */
	pxQueueParameters2->xBlockTime = xDontBlock;
    1d26:	2400      	movs	r4, #0
    1d28:	6044      	str	r4, [r0, #4]
	pxQueueParameters2->psCheckVariable = &( sBlockingProducerCount[ 0 ] );


	/* Note the producer has a lower priority than the consumer when the tasks are
	spawned. */
	xTaskCreate( vBlockingQueueConsumer, ( signed char * ) "QConsB1", blckqSTACK_SIZE, ( void * ) pxQueueParameters1, uxPriority, NULL );
    1d2a:	4693      	mov	fp, r2
	/* Pass in the variable that this task is going to increment so we can check it
	is still running. */
	pxQueueParameters1->psCheckVariable = &( sBlockingConsumerCount[ 0 ] );
		
	/* Create the structure used to pass parameters to the producer task. */
	pxQueueParameters2 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );
    1d2c:	1c06      	adds	r6, r0, #0
	pxQueueParameters2->psCheckVariable = &( sBlockingProducerCount[ 0 ] );


	/* Note the producer has a lower priority than the consumer when the tasks are
	spawned. */
	xTaskCreate( vBlockingQueueConsumer, ( signed char * ) "QConsB1", blckqSTACK_SIZE, ( void * ) pxQueueParameters1, uxPriority, NULL );
    1d2e:	9300      	str	r3, [sp, #0]
    1d30:	1c10      	adds	r0, r2, #0
    1d32:	1c2b      	adds	r3, r5, #0
    1d34:	493e      	ldr	r1, [pc, #248]	; (1e30 <vStartBlockingQueueTasks+0x14c>)
    1d36:	2268      	movs	r2, #104	; 0x68
    1d38:	9401      	str	r4, [sp, #4]
    1d3a:	9402      	str	r4, [sp, #8]
    1d3c:	9403      	str	r4, [sp, #12]
    1d3e:	f001 fb9f 	bl	3480 <xTaskGenericCreate>
	xTaskCreate( vBlockingQueueProducer, ( signed char * ) "QProdB2", blckqSTACK_SIZE, ( void * ) pxQueueParameters2, tskIDLE_PRIORITY, NULL );
    1d42:	4a3c      	ldr	r2, [pc, #240]	; (1e34 <vStartBlockingQueueTasks+0x150>)
    1d44:	1c33      	adds	r3, r6, #0
    1d46:	4691      	mov	r9, r2
    1d48:	493b      	ldr	r1, [pc, #236]	; (1e38 <vStartBlockingQueueTasks+0x154>)
    1d4a:	1c10      	adds	r0, r2, #0
    1d4c:	2268      	movs	r2, #104	; 0x68
    1d4e:	9400      	str	r4, [sp, #0]
    1d50:	9401      	str	r4, [sp, #4]
    1d52:	9402      	str	r4, [sp, #8]
    1d54:	9403      	str	r4, [sp, #12]
    1d56:	f001 fb93 	bl	3480 <xTaskGenericCreate>
	

	/* Create the second two tasks as described at the top of the file.   This uses
	the same mechanism but reverses the task priorities. */

	pxQueueParameters3 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );
    1d5a:	200c      	movs	r0, #12
    1d5c:	f002 fa8e 	bl	427c <pvPortMalloc>
	pxQueueParameters3->xQueue = xQueueCreate( uxQueueSize1, ( unsigned portBASE_TYPE ) sizeof( unsigned short ) );
    1d60:	2102      	movs	r1, #2
	

	/* Create the second two tasks as described at the top of the file.   This uses
	the same mechanism but reverses the task priorities. */

	pxQueueParameters3 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );
    1d62:	1c05      	adds	r5, r0, #0
	pxQueueParameters3->xQueue = xQueueCreate( uxQueueSize1, ( unsigned portBASE_TYPE ) sizeof( unsigned short ) );
    1d64:	2001      	movs	r0, #1
    1d66:	f001 f925 	bl	2fb4 <xQueueCreate>
	pxQueueParameters3->xBlockTime = xDontBlock;
	pxQueueParameters3->psCheckVariable = &( sBlockingProducerCount[ 1 ] );
    1d6a:	2202      	movs	r2, #2
    1d6c:	1c11      	adds	r1, r2, #0
    1d6e:	4441      	add	r1, r8

	/* Create the second two tasks as described at the top of the file.   This uses
	the same mechanism but reverses the task priorities. */

	pxQueueParameters3 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );
	pxQueueParameters3->xQueue = xQueueCreate( uxQueueSize1, ( unsigned portBASE_TYPE ) sizeof( unsigned short ) );
    1d70:	6028      	str	r0, [r5, #0]
	pxQueueParameters3->xBlockTime = xDontBlock;
    1d72:	606c      	str	r4, [r5, #4]
	pxQueueParameters3->psCheckVariable = &( sBlockingProducerCount[ 1 ] );
    1d74:	60a9      	str	r1, [r5, #8]

	pxQueueParameters4 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );
    1d76:	200c      	movs	r0, #12
    1d78:	f002 fa80 	bl	427c <pvPortMalloc>
	pxQueueParameters4->xQueue = pxQueueParameters3->xQueue;
	pxQueueParameters4->xBlockTime = xBlockTime;
	pxQueueParameters4->psCheckVariable = &( sBlockingConsumerCount[ 1 ] );
    1d7c:	2202      	movs	r2, #2
	pxQueueParameters3 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );
	pxQueueParameters3->xQueue = xQueueCreate( uxQueueSize1, ( unsigned portBASE_TYPE ) sizeof( unsigned short ) );
	pxQueueParameters3->xBlockTime = xDontBlock;
	pxQueueParameters3->psCheckVariable = &( sBlockingProducerCount[ 1 ] );

	pxQueueParameters4 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );
    1d7e:	1c06      	adds	r6, r0, #0
	pxQueueParameters4->xQueue = pxQueueParameters3->xQueue;
	pxQueueParameters4->xBlockTime = xBlockTime;
	pxQueueParameters4->psCheckVariable = &( sBlockingConsumerCount[ 1 ] );
    1d80:	1c13      	adds	r3, r2, #0
	pxQueueParameters3->xQueue = xQueueCreate( uxQueueSize1, ( unsigned portBASE_TYPE ) sizeof( unsigned short ) );
	pxQueueParameters3->xBlockTime = xDontBlock;
	pxQueueParameters3->psCheckVariable = &( sBlockingProducerCount[ 1 ] );

	pxQueueParameters4 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );
	pxQueueParameters4->xQueue = pxQueueParameters3->xQueue;
    1d82:	6828      	ldr	r0, [r5, #0]
	pxQueueParameters4->xBlockTime = xBlockTime;
	pxQueueParameters4->psCheckVariable = &( sBlockingConsumerCount[ 1 ] );
    1d84:	4453      	add	r3, sl
	pxQueueParameters3->xBlockTime = xDontBlock;
	pxQueueParameters3->psCheckVariable = &( sBlockingProducerCount[ 1 ] );

	pxQueueParameters4 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );
	pxQueueParameters4->xQueue = pxQueueParameters3->xQueue;
	pxQueueParameters4->xBlockTime = xBlockTime;
    1d86:	6077      	str	r7, [r6, #4]
	pxQueueParameters3->xQueue = xQueueCreate( uxQueueSize1, ( unsigned portBASE_TYPE ) sizeof( unsigned short ) );
	pxQueueParameters3->xBlockTime = xDontBlock;
	pxQueueParameters3->psCheckVariable = &( sBlockingProducerCount[ 1 ] );

	pxQueueParameters4 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );
	pxQueueParameters4->xQueue = pxQueueParameters3->xQueue;
    1d88:	6030      	str	r0, [r6, #0]
	pxQueueParameters4->xBlockTime = xBlockTime;
	pxQueueParameters4->psCheckVariable = &( sBlockingConsumerCount[ 1 ] );
    1d8a:	60b3      	str	r3, [r6, #8]

	xTaskCreate( vBlockingQueueConsumer, ( signed char * ) "QProdB3", blckqSTACK_SIZE, ( void * ) pxQueueParameters3, tskIDLE_PRIORITY, NULL );
    1d8c:	4658      	mov	r0, fp
    1d8e:	1c2b      	adds	r3, r5, #0
    1d90:	492a      	ldr	r1, [pc, #168]	; (1e3c <vStartBlockingQueueTasks+0x158>)
    1d92:	3266      	adds	r2, #102	; 0x66
    1d94:	9400      	str	r4, [sp, #0]
    1d96:	9401      	str	r4, [sp, #4]
    1d98:	9402      	str	r4, [sp, #8]
    1d9a:	9403      	str	r4, [sp, #12]
    1d9c:	f001 fb70 	bl	3480 <xTaskGenericCreate>
	xTaskCreate( vBlockingQueueProducer, ( signed char * ) "QConsB4", blckqSTACK_SIZE, ( void * ) pxQueueParameters4, uxPriority, NULL );
    1da0:	9d05      	ldr	r5, [sp, #20]
    1da2:	1c33      	adds	r3, r6, #0
    1da4:	2268      	movs	r2, #104	; 0x68
    1da6:	4648      	mov	r0, r9
    1da8:	4925      	ldr	r1, [pc, #148]	; (1e40 <vStartBlockingQueueTasks+0x15c>)
    1daa:	9500      	str	r5, [sp, #0]
    1dac:	9401      	str	r4, [sp, #4]
    1dae:	9402      	str	r4, [sp, #8]
    1db0:	9403      	str	r4, [sp, #12]
    1db2:	f001 fb65 	bl	3480 <xTaskGenericCreate>



	/* Create the last two tasks as described above.  The mechanism is again just
	the same.  This time both parameter structures are given a block time. */
	pxQueueParameters5 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );
    1db6:	200c      	movs	r0, #12
    1db8:	f002 fa60 	bl	427c <pvPortMalloc>
	pxQueueParameters5->xQueue = xQueueCreate( uxQueueSize5, ( unsigned portBASE_TYPE ) sizeof( unsigned short ) );
    1dbc:	2102      	movs	r1, #2



	/* Create the last two tasks as described above.  The mechanism is again just
	the same.  This time both parameter structures are given a block time. */
	pxQueueParameters5 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );
    1dbe:	1c05      	adds	r5, r0, #0
	pxQueueParameters5->xQueue = xQueueCreate( uxQueueSize5, ( unsigned portBASE_TYPE ) sizeof( unsigned short ) );
    1dc0:	2005      	movs	r0, #5
    1dc2:	f001 f8f7 	bl	2fb4 <xQueueCreate>
	pxQueueParameters5->xBlockTime = xBlockTime;
	pxQueueParameters5->psCheckVariable = &( sBlockingProducerCount[ 2 ] );
    1dc6:	2204      	movs	r2, #4
    1dc8:	1c11      	adds	r1, r2, #0
    1dca:	4441      	add	r1, r8


	/* Create the last two tasks as described above.  The mechanism is again just
	the same.  This time both parameter structures are given a block time. */
	pxQueueParameters5 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );
	pxQueueParameters5->xQueue = xQueueCreate( uxQueueSize5, ( unsigned portBASE_TYPE ) sizeof( unsigned short ) );
    1dcc:	6028      	str	r0, [r5, #0]
	pxQueueParameters5->xBlockTime = xBlockTime;
    1dce:	606f      	str	r7, [r5, #4]
	pxQueueParameters5->psCheckVariable = &( sBlockingProducerCount[ 2 ] );
    1dd0:	60a9      	str	r1, [r5, #8]

	pxQueueParameters6 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );
    1dd2:	200c      	movs	r0, #12
    1dd4:	f002 fa52 	bl	427c <pvPortMalloc>
	pxQueueParameters6->xQueue = pxQueueParameters5->xQueue;
	pxQueueParameters6->xBlockTime = xBlockTime;
	pxQueueParameters6->psCheckVariable = &( sBlockingConsumerCount[ 2 ] );	
    1dd8:	2204      	movs	r2, #4
	pxQueueParameters5 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );
	pxQueueParameters5->xQueue = xQueueCreate( uxQueueSize5, ( unsigned portBASE_TYPE ) sizeof( unsigned short ) );
	pxQueueParameters5->xBlockTime = xBlockTime;
	pxQueueParameters5->psCheckVariable = &( sBlockingProducerCount[ 2 ] );

	pxQueueParameters6 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );
    1dda:	1c06      	adds	r6, r0, #0
	pxQueueParameters6->xQueue = pxQueueParameters5->xQueue;
	pxQueueParameters6->xBlockTime = xBlockTime;
	pxQueueParameters6->psCheckVariable = &( sBlockingConsumerCount[ 2 ] );	
    1ddc:	1c13      	adds	r3, r2, #0
	pxQueueParameters5->xQueue = xQueueCreate( uxQueueSize5, ( unsigned portBASE_TYPE ) sizeof( unsigned short ) );
	pxQueueParameters5->xBlockTime = xBlockTime;
	pxQueueParameters5->psCheckVariable = &( sBlockingProducerCount[ 2 ] );

	pxQueueParameters6 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );
	pxQueueParameters6->xQueue = pxQueueParameters5->xQueue;
    1dde:	6828      	ldr	r0, [r5, #0]
	pxQueueParameters6->xBlockTime = xBlockTime;
	pxQueueParameters6->psCheckVariable = &( sBlockingConsumerCount[ 2 ] );	
    1de0:	4453      	add	r3, sl
	pxQueueParameters5->xQueue = xQueueCreate( uxQueueSize5, ( unsigned portBASE_TYPE ) sizeof( unsigned short ) );
	pxQueueParameters5->xBlockTime = xBlockTime;
	pxQueueParameters5->psCheckVariable = &( sBlockingProducerCount[ 2 ] );

	pxQueueParameters6 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );
	pxQueueParameters6->xQueue = pxQueueParameters5->xQueue;
    1de2:	6030      	str	r0, [r6, #0]
	pxQueueParameters6->xBlockTime = xBlockTime;
    1de4:	6077      	str	r7, [r6, #4]
	pxQueueParameters6->psCheckVariable = &( sBlockingConsumerCount[ 2 ] );	
    1de6:	60b3      	str	r3, [r6, #8]

	xTaskCreate( vBlockingQueueProducer, ( signed char * ) "QProdB5", blckqSTACK_SIZE, ( void * ) pxQueueParameters5, tskIDLE_PRIORITY, NULL );
    1de8:	4648      	mov	r0, r9
    1dea:	1c2b      	adds	r3, r5, #0
    1dec:	4915      	ldr	r1, [pc, #84]	; (1e44 <vStartBlockingQueueTasks+0x160>)
    1dee:	3264      	adds	r2, #100	; 0x64
    1df0:	9400      	str	r4, [sp, #0]
    1df2:	9401      	str	r4, [sp, #4]
    1df4:	9402      	str	r4, [sp, #8]
    1df6:	9403      	str	r4, [sp, #12]
    1df8:	f001 fb42 	bl	3480 <xTaskGenericCreate>
	xTaskCreate( vBlockingQueueConsumer, ( signed char * ) "QConsB6", blckqSTACK_SIZE, ( void * ) pxQueueParameters6, tskIDLE_PRIORITY, NULL );
    1dfc:	4658      	mov	r0, fp
    1dfe:	1c33      	adds	r3, r6, #0
    1e00:	4911      	ldr	r1, [pc, #68]	; (1e48 <vStartBlockingQueueTasks+0x164>)
    1e02:	2268      	movs	r2, #104	; 0x68
    1e04:	9400      	str	r4, [sp, #0]
    1e06:	9401      	str	r4, [sp, #4]
    1e08:	9402      	str	r4, [sp, #8]
    1e0a:	9403      	str	r4, [sp, #12]
    1e0c:	f001 fb38 	bl	3480 <xTaskGenericCreate>
}
    1e10:	b007      	add	sp, #28
    1e12:	bc3c      	pop	{r2, r3, r4, r5}
    1e14:	4690      	mov	r8, r2
    1e16:	4699      	mov	r9, r3
    1e18:	46a2      	mov	sl, r4
    1e1a:	46ab      	mov	fp, r5
    1e1c:	bcf0      	pop	{r4, r5, r6, r7}
    1e1e:	bc01      	pop	{r0}
    1e20:	4700      	bx	r0
    1e22:	46c0      	nop			; (mov r8, r8)
    1e24:	400009d0 	.word	0x400009d0
    1e28:	400009c0 	.word	0x400009c0
    1e2c:	00001ca1 	.word	0x00001ca1
    1e30:	0000e814 	.word	0x0000e814
    1e34:	00001c65 	.word	0x00001c65
    1e38:	0000e81c 	.word	0x0000e81c
    1e3c:	0000e824 	.word	0x0000e824
    1e40:	0000e82c 	.word	0x0000e82c
    1e44:	0000e834 	.word	0x0000e834
    1e48:	0000e83c 	.word	0x0000e83c

00001e4c <xAreBlockingQueuesStillRunning>:
}
/*-----------------------------------------------------------*/

/* This is called to check that all the created tasks are still running. */
portBASE_TYPE xAreBlockingQueuesStillRunning( void )
{
    1e4c:	b5f0      	push	{r4, r5, r6, r7, lr}
	Loop through each check variable to and return pdFALSE if any are found not
	to have changed since the last call. */

	for( xTasks = 0; xTasks < blckqNUM_TASK_SETS; xTasks++ )
	{
		if( sBlockingConsumerCount[ xTasks ] == sLastBlockingConsumerCount[ xTasks ]  )
    1e4e:	4c27      	ldr	r4, [pc, #156]	; (1eec <xAreBlockingQueuesStillRunning+0xa0>)
    1e50:	4927      	ldr	r1, [pc, #156]	; (1ef0 <xAreBlockingQueuesStillRunning+0xa4>)
    1e52:	8825      	ldrh	r5, [r4, #0]
	}
}
/*-----------------------------------------------------------*/

/* This is called to check that all the created tasks are still running. */
portBASE_TYPE xAreBlockingQueuesStillRunning( void )
    1e54:	2200      	movs	r2, #0
    1e56:	5e8e      	ldrsh	r6, [r1, r2]
    1e58:	042f      	lsls	r7, r5, #16
    1e5a:	143a      	asrs	r2, r7, #16
    1e5c:	1ab6      	subs	r6, r6, r2
    1e5e:	1e73      	subs	r3, r6, #1
    1e60:	419e      	sbcs	r6, r3
	{
		if( sBlockingConsumerCount[ xTasks ] == sLastBlockingConsumerCount[ xTasks ]  )
		{
			xReturn = pdFALSE;
		}
		sLastBlockingConsumerCount[ xTasks ] = sBlockingConsumerCount[ xTasks ];
    1e62:	8823      	ldrh	r3, [r4, #0]


		if( sBlockingProducerCount[ xTasks ] == sLastBlockingProducerCount[ xTasks ]  )
    1e64:	4a23      	ldr	r2, [pc, #140]	; (1ef4 <xAreBlockingQueuesStillRunning+0xa8>)
	{
		if( sBlockingConsumerCount[ xTasks ] == sLastBlockingConsumerCount[ xTasks ]  )
		{
			xReturn = pdFALSE;
		}
		sLastBlockingConsumerCount[ xTasks ] = sBlockingConsumerCount[ xTasks ];
    1e66:	800b      	strh	r3, [r1, #0]


		if( sBlockingProducerCount[ xTasks ] == sLastBlockingProducerCount[ xTasks ]  )
    1e68:	4b23      	ldr	r3, [pc, #140]	; (1ef8 <xAreBlockingQueuesStillRunning+0xac>)
    1e6a:	8810      	ldrh	r0, [r2, #0]
    1e6c:	2700      	movs	r7, #0
    1e6e:	5fdd      	ldrsh	r5, [r3, r7]
    1e70:	0400      	lsls	r0, r0, #16
    1e72:	1407      	asrs	r7, r0, #16
		{
			xReturn = pdFALSE;
    1e74:	1be8      	subs	r0, r5, r7
		}
		sLastBlockingProducerCount[ xTasks ] = sBlockingProducerCount[ xTasks ];
    1e76:	8817      	ldrh	r7, [r2, #0]
    1e78:	801f      	strh	r7, [r3, #0]
		sLastBlockingConsumerCount[ xTasks ] = sBlockingConsumerCount[ xTasks ];


		if( sBlockingProducerCount[ xTasks ] == sLastBlockingProducerCount[ xTasks ]  )
		{
			xReturn = pdFALSE;
    1e7a:	1e45      	subs	r5, r0, #1
    1e7c:	41a8      	sbcs	r0, r5
    1e7e:	4245      	negs	r5, r0
	Loop through each check variable to and return pdFALSE if any are found not
	to have changed since the last call. */

	for( xTasks = 0; xTasks < blckqNUM_TASK_SETS; xTasks++ )
	{
		if( sBlockingConsumerCount[ xTasks ] == sLastBlockingConsumerCount[ xTasks ]  )
    1e80:	8860      	ldrh	r0, [r4, #2]
		sLastBlockingConsumerCount[ xTasks ] = sBlockingConsumerCount[ xTasks ];


		if( sBlockingProducerCount[ xTasks ] == sLastBlockingProducerCount[ xTasks ]  )
		{
			xReturn = pdFALSE;
    1e82:	402e      	ands	r6, r5
	Loop through each check variable to and return pdFALSE if any are found not
	to have changed since the last call. */

	for( xTasks = 0; xTasks < blckqNUM_TASK_SETS; xTasks++ )
	{
		if( sBlockingConsumerCount[ xTasks ] == sLastBlockingConsumerCount[ xTasks ]  )
    1e84:	0400      	lsls	r0, r0, #16
    1e86:	2702      	movs	r7, #2
    1e88:	5fcd      	ldrsh	r5, [r1, r7]
    1e8a:	1407      	asrs	r7, r0, #16
		{
			xReturn = pdFALSE;
    1e8c:	1be8      	subs	r0, r5, r7
		}
		sLastBlockingConsumerCount[ xTasks ] = sBlockingConsumerCount[ xTasks ];
    1e8e:	8867      	ldrh	r7, [r4, #2]
    1e90:	804f      	strh	r7, [r1, #2]

	for( xTasks = 0; xTasks < blckqNUM_TASK_SETS; xTasks++ )
	{
		if( sBlockingConsumerCount[ xTasks ] == sLastBlockingConsumerCount[ xTasks ]  )
		{
			xReturn = pdFALSE;
    1e92:	1e45      	subs	r5, r0, #1
    1e94:	41a8      	sbcs	r0, r5
    1e96:	4245      	negs	r5, r0
		}
		sLastBlockingConsumerCount[ xTasks ] = sBlockingConsumerCount[ xTasks ];


		if( sBlockingProducerCount[ xTasks ] == sLastBlockingProducerCount[ xTasks ]  )
    1e98:	8850      	ldrh	r0, [r2, #2]

	for( xTasks = 0; xTasks < blckqNUM_TASK_SETS; xTasks++ )
	{
		if( sBlockingConsumerCount[ xTasks ] == sLastBlockingConsumerCount[ xTasks ]  )
		{
			xReturn = pdFALSE;
    1e9a:	402e      	ands	r6, r5
		}
		sLastBlockingConsumerCount[ xTasks ] = sBlockingConsumerCount[ xTasks ];


		if( sBlockingProducerCount[ xTasks ] == sLastBlockingProducerCount[ xTasks ]  )
    1e9c:	0400      	lsls	r0, r0, #16
    1e9e:	2702      	movs	r7, #2
    1ea0:	5fdd      	ldrsh	r5, [r3, r7]
    1ea2:	1407      	asrs	r7, r0, #16
		{
			xReturn = pdFALSE;
    1ea4:	1be8      	subs	r0, r5, r7
		}
		sLastBlockingProducerCount[ xTasks ] = sBlockingProducerCount[ xTasks ];
    1ea6:	8857      	ldrh	r7, [r2, #2]
    1ea8:	805f      	strh	r7, [r3, #2]
		sLastBlockingConsumerCount[ xTasks ] = sBlockingConsumerCount[ xTasks ];


		if( sBlockingProducerCount[ xTasks ] == sLastBlockingProducerCount[ xTasks ]  )
		{
			xReturn = pdFALSE;
    1eaa:	1e45      	subs	r5, r0, #1
    1eac:	41a8      	sbcs	r0, r5
    1eae:	4245      	negs	r5, r0
	Loop through each check variable to and return pdFALSE if any are found not
	to have changed since the last call. */

	for( xTasks = 0; xTasks < blckqNUM_TASK_SETS; xTasks++ )
	{
		if( sBlockingConsumerCount[ xTasks ] == sLastBlockingConsumerCount[ xTasks ]  )
    1eb0:	88a0      	ldrh	r0, [r4, #4]
		sLastBlockingConsumerCount[ xTasks ] = sBlockingConsumerCount[ xTasks ];


		if( sBlockingProducerCount[ xTasks ] == sLastBlockingProducerCount[ xTasks ]  )
		{
			xReturn = pdFALSE;
    1eb2:	402e      	ands	r6, r5
	Loop through each check variable to and return pdFALSE if any are found not
	to have changed since the last call. */

	for( xTasks = 0; xTasks < blckqNUM_TASK_SETS; xTasks++ )
	{
		if( sBlockingConsumerCount[ xTasks ] == sLastBlockingConsumerCount[ xTasks ]  )
    1eb4:	0400      	lsls	r0, r0, #16
    1eb6:	2704      	movs	r7, #4
    1eb8:	5fcd      	ldrsh	r5, [r1, r7]
    1eba:	1407      	asrs	r7, r0, #16
		{
			xReturn = pdFALSE;
    1ebc:	1be8      	subs	r0, r5, r7
    1ebe:	1e45      	subs	r5, r0, #1
    1ec0:	41a8      	sbcs	r0, r5
		}
		sLastBlockingConsumerCount[ xTasks ] = sBlockingConsumerCount[ xTasks ];
    1ec2:	88a5      	ldrh	r5, [r4, #4]
    1ec4:	808d      	strh	r5, [r1, #4]


		if( sBlockingProducerCount[ xTasks ] == sLastBlockingProducerCount[ xTasks ]  )
    1ec6:	8891      	ldrh	r1, [r2, #4]

	for( xTasks = 0; xTasks < blckqNUM_TASK_SETS; xTasks++ )
	{
		if( sBlockingConsumerCount[ xTasks ] == sLastBlockingConsumerCount[ xTasks ]  )
		{
			xReturn = pdFALSE;
    1ec8:	4247      	negs	r7, r0
    1eca:	1c30      	adds	r0, r6, #0
		}
		sLastBlockingConsumerCount[ xTasks ] = sBlockingConsumerCount[ xTasks ];


		if( sBlockingProducerCount[ xTasks ] == sLastBlockingProducerCount[ xTasks ]  )
    1ecc:	2504      	movs	r5, #4
    1ece:	5f5c      	ldrsh	r4, [r3, r5]

	for( xTasks = 0; xTasks < blckqNUM_TASK_SETS; xTasks++ )
	{
		if( sBlockingConsumerCount[ xTasks ] == sLastBlockingConsumerCount[ xTasks ]  )
		{
			xReturn = pdFALSE;
    1ed0:	4038      	ands	r0, r7
		}
		sLastBlockingConsumerCount[ xTasks ] = sBlockingConsumerCount[ xTasks ];


		if( sBlockingProducerCount[ xTasks ] == sLastBlockingProducerCount[ xTasks ]  )
    1ed2:	040f      	lsls	r7, r1, #16
    1ed4:	143e      	asrs	r6, r7, #16
		{
			xReturn = pdFALSE;
    1ed6:	1ba5      	subs	r5, r4, r6
    1ed8:	1e6c      	subs	r4, r5, #1
    1eda:	41a5      	sbcs	r5, r4
		}
		sLastBlockingProducerCount[ xTasks ] = sBlockingProducerCount[ xTasks ];
    1edc:	8892      	ldrh	r2, [r2, #4]
		sLastBlockingConsumerCount[ xTasks ] = sBlockingConsumerCount[ xTasks ];


		if( sBlockingProducerCount[ xTasks ] == sLastBlockingProducerCount[ xTasks ]  )
		{
			xReturn = pdFALSE;
    1ede:	4269      	negs	r1, r5
    1ee0:	4008      	ands	r0, r1
		}
		sLastBlockingProducerCount[ xTasks ] = sBlockingProducerCount[ xTasks ];
    1ee2:	809a      	strh	r2, [r3, #4]
	}

	return xReturn;
}
    1ee4:	bcf0      	pop	{r4, r5, r6, r7}
    1ee6:	bc02      	pop	{r1}
    1ee8:	4708      	bx	r1
    1eea:	46c0      	nop			; (mov r8, r8)
    1eec:	400009d0 	.word	0x400009d0
    1ef0:	400009c8 	.word	0x400009c8
    1ef4:	400009c0 	.word	0x400009c0
    1ef8:	400009b8 	.word	0x400009b8

00001efc <vSecondaryBlockTimeTestTask>:
	}
}
/*-----------------------------------------------------------*/

static void vSecondaryBlockTimeTestTask( void *pvParameters )
{
    1efc:	b5f0      	push	{r4, r5, r6, r7, lr}
    1efe:	4657      	mov	r7, sl
    1f00:	464e      	mov	r6, r9
    1f02:	4645      	mov	r5, r8
    1f04:	b4e0      	push	{r5, r6, r7}
	{
		/*********************************************************************
        Test 1 and 2

		This task does does not participate in these tests. */
		vTaskSuspend( NULL );
    1f06:	2300      	movs	r3, #0
    1f08:	469a      	mov	sl, r3
    1f0a:	4c24      	ldr	r4, [pc, #144]	; (1f9c <vSecondaryBlockTimeTestTask+0xa0>)
		xTimeWhenBlocking = xTaskGetTickCount();

		/* We should unblock after bktTIME_TO_BLOCK having not sent
		anything to the queue. */
		xData = 0;
		xRunIndicator = bktRUN_INDICATOR;
    1f0c:	3355      	adds	r3, #85	; 0x55
    1f0e:	4e24      	ldr	r6, [pc, #144]	; (1fa0 <vSecondaryBlockTimeTestTask+0xa4>)
    1f10:	4d24      	ldr	r5, [pc, #144]	; (1fa4 <vSecondaryBlockTimeTestTask+0xa8>)
    1f12:	4f25      	ldr	r7, [pc, #148]	; (1fa8 <vSecondaryBlockTimeTestTask+0xac>)
	}
}
/*-----------------------------------------------------------*/

static void vSecondaryBlockTimeTestTask( void *pvParameters )
{
    1f14:	b082      	sub	sp, #8
		xTimeWhenBlocking = xTaskGetTickCount();

		/* We should unblock after bktTIME_TO_BLOCK having not sent
		anything to the queue. */
		xData = 0;
		xRunIndicator = bktRUN_INDICATOR;
    1f16:	4698      	mov	r8, r3
	{
		/*********************************************************************
        Test 1 and 2

		This task does does not participate in these tests. */
		vTaskSuspend( NULL );
    1f18:	2000      	movs	r0, #0
    1f1a:	f001 ffd3 	bl	3ec4 <vTaskSuspend>
        Test 3

		The first thing we do is attempt to read from the queue.  It should be
		full so we block.  Note the time before we block so we can check the
		wake time is as per that expected. */
		xTimeWhenBlocking = xTaskGetTickCount();
    1f1e:	f001 fd09 	bl	3934 <xTaskGetTickCount>

		/* We should unblock after bktTIME_TO_BLOCK having not sent
		anything to the queue. */
		xData = 0;
    1f22:	4653      	mov	r3, sl
    1f24:	9301      	str	r3, [sp, #4]
		xRunIndicator = bktRUN_INDICATOR;
    1f26:	4643      	mov	r3, r8
        Test 3

		The first thing we do is attempt to read from the queue.  It should be
		full so we block.  Note the time before we block so we can check the
		wake time is as per that expected. */
		xTimeWhenBlocking = xTaskGetTickCount();
    1f28:	4681      	mov	r9, r0

		/* We should unblock after bktTIME_TO_BLOCK having not sent
		anything to the queue. */
		xData = 0;
		xRunIndicator = bktRUN_INDICATOR;
    1f2a:	6023      	str	r3, [r4, #0]
		if( xQueueSend( xTestQueue, &xData, bktTIME_TO_BLOCK ) != errQUEUE_FULL )
    1f2c:	6830      	ldr	r0, [r6, #0]
    1f2e:	a901      	add	r1, sp, #4
    1f30:	22af      	movs	r2, #175	; 0xaf
    1f32:	4653      	mov	r3, sl
    1f34:	f001 f87a 	bl	302c <xQueueGenericSend>
    1f38:	2800      	cmp	r0, #0
    1f3a:	d001      	beq.n	1f40 <vSecondaryBlockTimeTestTask+0x44>
		{
			xErrorOccurred = pdTRUE;
    1f3c:	2001      	movs	r0, #1
    1f3e:	6028      	str	r0, [r5, #0]
		}

		/* How long were we inside the send function? */
		xBlockedTime = xTaskGetTickCount() - xTimeWhenBlocking;
    1f40:	f001 fcf8 	bl	3934 <xTaskGetTickCount>
    1f44:	464b      	mov	r3, r9
    1f46:	1ac0      	subs	r0, r0, r3

		/* We should not have blocked for less time than bktTIME_TO_BLOCK. */
		if( xBlockedTime < bktTIME_TO_BLOCK )
    1f48:	28ae      	cmp	r0, #174	; 0xae
    1f4a:	d901      	bls.n	1f50 <vSecondaryBlockTimeTestTask+0x54>
		}

		/* We should of not blocked for much longer than bktALLOWABLE_MARGIN
		either.  A margin is permitted as we would not necessarily run as
		soon as we unblocked. */
		if( xBlockedTime > ( bktTIME_TO_BLOCK + bktALLOWABLE_MARGIN ) )
    1f4c:	28be      	cmp	r0, #190	; 0xbe
    1f4e:	d901      	bls.n	1f54 <vSecondaryBlockTimeTestTask+0x58>
		{
			xErrorOccurred = pdTRUE;
    1f50:	2101      	movs	r1, #1
    1f52:	6029      	str	r1, [r5, #0]
		}

		/* Suspend ready for test 3. */
		xRunIndicator = bktRUN_INDICATOR;
    1f54:	4643      	mov	r3, r8
    1f56:	6023      	str	r3, [r4, #0]
		vTaskSuspend( NULL );
    1f58:	2000      	movs	r0, #0
    1f5a:	f001 ffb3 	bl	3ec4 <vTaskSuspend>

		/*********************************************************************
        Test 4

		As per test three, but with the send and receive reversed. */
		xTimeWhenBlocking = xTaskGetTickCount();
    1f5e:	f001 fce9 	bl	3934 <xTaskGetTickCount>

		/* We should unblock after bktTIME_TO_BLOCK having not received
		anything on the queue. */
		xRunIndicator = bktRUN_INDICATOR;
    1f62:	4643      	mov	r3, r8

		/*********************************************************************
        Test 4

		As per test three, but with the send and receive reversed. */
		xTimeWhenBlocking = xTaskGetTickCount();
    1f64:	4681      	mov	r9, r0

		/* We should unblock after bktTIME_TO_BLOCK having not received
		anything on the queue. */
		xRunIndicator = bktRUN_INDICATOR;
    1f66:	6023      	str	r3, [r4, #0]
		if( xQueueReceive( xTestQueue, &xData, bktTIME_TO_BLOCK ) != errQUEUE_EMPTY )
    1f68:	6830      	ldr	r0, [r6, #0]
    1f6a:	a901      	add	r1, sp, #4
    1f6c:	22af      	movs	r2, #175	; 0xaf
    1f6e:	2300      	movs	r3, #0
    1f70:	f001 f92c 	bl	31cc <xQueueGenericReceive>
    1f74:	2800      	cmp	r0, #0
    1f76:	d001      	beq.n	1f7c <vSecondaryBlockTimeTestTask+0x80>
		{
			xErrorOccurred = pdTRUE;
    1f78:	2201      	movs	r2, #1
    1f7a:	602a      	str	r2, [r5, #0]
		}

		xBlockedTime = xTaskGetTickCount() - xTimeWhenBlocking;
    1f7c:	f001 fcda 	bl	3934 <xTaskGetTickCount>
    1f80:	464b      	mov	r3, r9
    1f82:	1ac0      	subs	r0, r0, r3

		/* We should not have blocked for less time than bktTIME_TO_BLOCK. */
		if( xBlockedTime < bktTIME_TO_BLOCK )
    1f84:	28ae      	cmp	r0, #174	; 0xae
    1f86:	d901      	bls.n	1f8c <vSecondaryBlockTimeTestTask+0x90>
		}

		/* We should of not blocked for much longer than bktALLOWABLE_MARGIN
		either.  A margin is permitted as we would not necessarily run as soon
		as we unblocked. */
		if( xBlockedTime > ( bktTIME_TO_BLOCK + bktALLOWABLE_MARGIN ) )
    1f88:	28be      	cmp	r0, #190	; 0xbe
    1f8a:	d901      	bls.n	1f90 <vSecondaryBlockTimeTestTask+0x94>
		{
			xErrorOccurred = pdTRUE;
    1f8c:	2001      	movs	r0, #1
    1f8e:	6028      	str	r0, [r5, #0]
		}

		xRunIndicator = bktRUN_INDICATOR;
    1f90:	4643      	mov	r3, r8
    1f92:	6023      	str	r3, [r4, #0]

		xSecondaryCycles++;
    1f94:	6839      	ldr	r1, [r7, #0]
    1f96:	3101      	adds	r1, #1
    1f98:	6039      	str	r1, [r7, #0]
	}
    1f9a:	e7bd      	b.n	1f18 <vSecondaryBlockTimeTestTask+0x1c>
    1f9c:	400009e0 	.word	0x400009e0
    1fa0:	400009e8 	.word	0x400009e8
    1fa4:	400009ec 	.word	0x400009ec
    1fa8:	400009f4 	.word	0x400009f4

00001fac <vPrimaryBlockTimeTestTask>:
	xTaskCreate( vSecondaryBlockTimeTestTask, ( signed char * )"BTest2", configMINIMAL_STACK_SIZE, NULL, bktSECONDARY_PRIORITY, &xSecondary );
}
/*-----------------------------------------------------------*/

static void vPrimaryBlockTimeTestTask( void *pvParameters )
{
    1fac:	b5f0      	push	{r4, r5, r6, r7, lr}
    1fae:	465f      	mov	r7, fp
    1fb0:	4656      	mov	r6, sl
    1fb2:	464d      	mov	r5, r9
    1fb4:	4644      	mov	r4, r8
    1fb6:	b4f0      	push	{r4, r5, r6, r7}
        Simple block time wakeup test on queue receives. */
		for( xItem = 0; xItem < bktQUEUE_LENGTH; xItem++ )
		{
			/* The queue is empty. Attempt to read from the queue using a block
			time.  When we wake, ensure the delta in time is as expected. */
			xTimeToBlock = bktPRIMARY_BLOCK_TIME << xItem;
    1fb8:	220a      	movs	r2, #10

			/* We should unblock after xTimeToBlock having not received
			anything on the queue. */
			if( xQueueReceive( xTestQueue, &xData, xTimeToBlock ) != errQUEUE_EMPTY )
			{
				xErrorOccurred = pdTRUE;
    1fba:	2301      	movs	r3, #1
    1fbc:	4e8e      	ldr	r6, [pc, #568]	; (21f8 <vPrimaryBlockTimeTestTask+0x24c>)
    1fbe:	4d8f      	ldr	r5, [pc, #572]	; (21fc <vPrimaryBlockTimeTestTask+0x250>)
    1fc0:	4c8f      	ldr	r4, [pc, #572]	; (2200 <vPrimaryBlockTimeTestTask+0x254>)
    1fc2:	4f90      	ldr	r7, [pc, #576]	; (2204 <vPrimaryBlockTimeTestTask+0x258>)
	xTaskCreate( vSecondaryBlockTimeTestTask, ( signed char * )"BTest2", configMINIMAL_STACK_SIZE, NULL, bktSECONDARY_PRIORITY, &xSecondary );
}
/*-----------------------------------------------------------*/

static void vPrimaryBlockTimeTestTask( void *pvParameters )
{
    1fc4:	b083      	sub	sp, #12
        Simple block time wakeup test on queue receives. */
		for( xItem = 0; xItem < bktQUEUE_LENGTH; xItem++ )
		{
			/* The queue is empty. Attempt to read from the queue using a block
			time.  When we wake, ensure the delta in time is as expected. */
			xTimeToBlock = bktPRIMARY_BLOCK_TIME << xItem;
    1fc6:	4693      	mov	fp, r2

			/* We should unblock after xTimeToBlock having not received
			anything on the queue. */
			if( xQueueReceive( xTestQueue, &xData, xTimeToBlock ) != errQUEUE_EMPTY )
			{
				xErrorOccurred = pdTRUE;
    1fc8:	4698      	mov	r8, r3
	{
		/*********************************************************************
        Test 1

        Simple block time wakeup test on queue receives. */
		for( xItem = 0; xItem < bktQUEUE_LENGTH; xItem++ )
    1fca:	2000      	movs	r0, #0
    1fcc:	9001      	str	r0, [sp, #4]
    1fce:	1c03      	adds	r3, r0, #0
		{
			/* The queue is empty. Attempt to read from the queue using a block
			time.  When we wake, ensure the delta in time is as expected. */
			xTimeToBlock = bktPRIMARY_BLOCK_TIME << xItem;
    1fd0:	465a      	mov	r2, fp
    1fd2:	409a      	lsls	r2, r3
    1fd4:	4691      	mov	r9, r2

			xTimeWhenBlocking = xTaskGetTickCount();
    1fd6:	f001 fcad 	bl	3934 <xTaskGetTickCount>

			/* We should unblock after xTimeToBlock having not received
			anything on the queue. */
			if( xQueueReceive( xTestQueue, &xData, xTimeToBlock ) != errQUEUE_EMPTY )
    1fda:	4669      	mov	r1, sp
		{
			/* The queue is empty. Attempt to read from the queue using a block
			time.  When we wake, ensure the delta in time is as expected. */
			xTimeToBlock = bktPRIMARY_BLOCK_TIME << xItem;

			xTimeWhenBlocking = xTaskGetTickCount();
    1fdc:	4682      	mov	sl, r0

			/* We should unblock after xTimeToBlock having not received
			anything on the queue. */
			if( xQueueReceive( xTestQueue, &xData, xTimeToBlock ) != errQUEUE_EMPTY )
    1fde:	464a      	mov	r2, r9
    1fe0:	6830      	ldr	r0, [r6, #0]
    1fe2:	2300      	movs	r3, #0
    1fe4:	f001 f8f2 	bl	31cc <xQueueGenericReceive>
    1fe8:	2800      	cmp	r0, #0
    1fea:	d001      	beq.n	1ff0 <vPrimaryBlockTimeTestTask+0x44>
			{
				xErrorOccurred = pdTRUE;
    1fec:	4643      	mov	r3, r8
    1fee:	602b      	str	r3, [r5, #0]
			}

			/* How long were we blocked for? */
			xBlockedTime = xTaskGetTickCount() - xTimeWhenBlocking;
    1ff0:	f001 fca0 	bl	3934 <xTaskGetTickCount>
    1ff4:	4652      	mov	r2, sl
    1ff6:	1a80      	subs	r0, r0, r2

			if( xBlockedTime < xTimeToBlock )
    1ff8:	4581      	cmp	r9, r0
    1ffa:	d901      	bls.n	2000 <vPrimaryBlockTimeTestTask+0x54>
			{
				/* Should not have blocked for less than we requested. */
				xErrorOccurred = pdTRUE;
    1ffc:	4643      	mov	r3, r8
    1ffe:	602b      	str	r3, [r5, #0]
			}

			if( xBlockedTime > ( xTimeToBlock + bktALLOWABLE_MARGIN ) )
    2000:	210f      	movs	r1, #15
    2002:	1c0b      	adds	r3, r1, #0
    2004:	444b      	add	r3, r9
    2006:	4298      	cmp	r0, r3
    2008:	d901      	bls.n	200e <vPrimaryBlockTimeTestTask+0x62>
			{
				/* Should not have blocked for longer than we requested,
				although we would not necessarily run as soon as we were
				unblocked so a margin is allowed. */
				xErrorOccurred = pdTRUE;
    200a:	4643      	mov	r3, r8
    200c:	602b      	str	r3, [r5, #0]
	{
		/*********************************************************************
        Test 1

        Simple block time wakeup test on queue receives. */
		for( xItem = 0; xItem < bktQUEUE_LENGTH; xItem++ )
    200e:	9b01      	ldr	r3, [sp, #4]
    2010:	3301      	adds	r3, #1
    2012:	9301      	str	r3, [sp, #4]
    2014:	2b04      	cmp	r3, #4
    2016:	dddb      	ble.n	1fd0 <vPrimaryBlockTimeTestTask+0x24>
        Test 2

        Simple block time wakeup test on queue sends.

		First fill the queue.  It should be empty so all sends should pass. */
		for( xItem = 0; xItem < bktQUEUE_LENGTH; xItem++ )
    2018:	2000      	movs	r0, #0
    201a:	9001      	str	r0, [sp, #4]
		{
			if( xQueueSend( xTestQueue, &xItem, bktDONT_BLOCK ) != pdPASS )
    201c:	2200      	movs	r2, #0
    201e:	6830      	ldr	r0, [r6, #0]
    2020:	a901      	add	r1, sp, #4
    2022:	1c13      	adds	r3, r2, #0
    2024:	f001 f802 	bl	302c <xQueueGenericSend>
    2028:	2801      	cmp	r0, #1
    202a:	d001      	beq.n	2030 <vPrimaryBlockTimeTestTask+0x84>
			{
				xErrorOccurred = pdTRUE;
    202c:	4643      	mov	r3, r8
    202e:	602b      	str	r3, [r5, #0]
        Test 2

        Simple block time wakeup test on queue sends.

		First fill the queue.  It should be empty so all sends should pass. */
		for( xItem = 0; xItem < bktQUEUE_LENGTH; xItem++ )
    2030:	9a01      	ldr	r2, [sp, #4]
    2032:	3201      	adds	r2, #1
    2034:	9201      	str	r2, [sp, #4]
    2036:	2a04      	cmp	r2, #4
    2038:	ddf0      	ble.n	201c <vPrimaryBlockTimeTestTask+0x70>
			#if configUSE_PREEMPTION == 0
				taskYIELD();
			#endif
		}

		for( xItem = 0; xItem < bktQUEUE_LENGTH; xItem++ )
    203a:	2100      	movs	r1, #0
    203c:	9101      	str	r1, [sp, #4]
    203e:	1c0b      	adds	r3, r1, #0
		{
			/* The queue is full. Attempt to write to the queue using a block
			time.  When we wake, ensure the delta in time is as expected. */
			xTimeToBlock = bktPRIMARY_BLOCK_TIME << xItem;
    2040:	465a      	mov	r2, fp
    2042:	409a      	lsls	r2, r3
    2044:	4691      	mov	r9, r2

			xTimeWhenBlocking = xTaskGetTickCount();
    2046:	f001 fc75 	bl	3934 <xTaskGetTickCount>

			/* We should unblock after xTimeToBlock having not received
			anything on the queue. */
			if( xQueueSend( xTestQueue, &xItem, xTimeToBlock ) != errQUEUE_FULL )
    204a:	a901      	add	r1, sp, #4
		{
			/* The queue is full. Attempt to write to the queue using a block
			time.  When we wake, ensure the delta in time is as expected. */
			xTimeToBlock = bktPRIMARY_BLOCK_TIME << xItem;

			xTimeWhenBlocking = xTaskGetTickCount();
    204c:	4682      	mov	sl, r0

			/* We should unblock after xTimeToBlock having not received
			anything on the queue. */
			if( xQueueSend( xTestQueue, &xItem, xTimeToBlock ) != errQUEUE_FULL )
    204e:	464a      	mov	r2, r9
    2050:	6830      	ldr	r0, [r6, #0]
    2052:	2300      	movs	r3, #0
    2054:	f000 ffea 	bl	302c <xQueueGenericSend>
    2058:	2800      	cmp	r0, #0
    205a:	d001      	beq.n	2060 <vPrimaryBlockTimeTestTask+0xb4>
			{
				xErrorOccurred = pdTRUE;
    205c:	4643      	mov	r3, r8
    205e:	602b      	str	r3, [r5, #0]
			}

			/* How long were we blocked for? */
			xBlockedTime = xTaskGetTickCount() - xTimeWhenBlocking;
    2060:	f001 fc68 	bl	3934 <xTaskGetTickCount>
    2064:	4652      	mov	r2, sl
    2066:	1a80      	subs	r0, r0, r2

			if( xBlockedTime < xTimeToBlock )
    2068:	4581      	cmp	r9, r0
    206a:	d901      	bls.n	2070 <vPrimaryBlockTimeTestTask+0xc4>
			{
				/* Should not have blocked for less than we requested. */
				xErrorOccurred = pdTRUE;
    206c:	4643      	mov	r3, r8
    206e:	602b      	str	r3, [r5, #0]
			}

			if( xBlockedTime > ( xTimeToBlock + bktALLOWABLE_MARGIN ) )
    2070:	210f      	movs	r1, #15
    2072:	1c0b      	adds	r3, r1, #0
    2074:	444b      	add	r3, r9
    2076:	4298      	cmp	r0, r3
    2078:	d901      	bls.n	207e <vPrimaryBlockTimeTestTask+0xd2>
			{
				/* Should not have blocked for longer than we requested,
				although we would not necessarily run as soon as we were
				unblocked so a margin is allowed. */
				xErrorOccurred = pdTRUE;
    207a:	4643      	mov	r3, r8
    207c:	602b      	str	r3, [r5, #0]
			#if configUSE_PREEMPTION == 0
				taskYIELD();
			#endif
		}

		for( xItem = 0; xItem < bktQUEUE_LENGTH; xItem++ )
    207e:	9b01      	ldr	r3, [sp, #4]
    2080:	3301      	adds	r3, #1
    2082:	9301      	str	r3, [sp, #4]
    2084:	2b04      	cmp	r3, #4
    2086:	dddb      	ble.n	2040 <vPrimaryBlockTimeTestTask+0x94>
		recognise that its block time has not expired and return to block for
		the remains of its block time.

		Wake the other task so it blocks attempting to post to the already
		full queue. */
		xRunIndicator = 0;
    2088:	2200      	movs	r2, #0
		vTaskResume( xSecondary );
    208a:	6838      	ldr	r0, [r7, #0]
		recognise that its block time has not expired and return to block for
		the remains of its block time.

		Wake the other task so it blocks attempting to post to the already
		full queue. */
		xRunIndicator = 0;
    208c:	6022      	str	r2, [r4, #0]
		vTaskResume( xSecondary );
    208e:	f001 fb99 	bl	37c4 <vTaskResume>

		/* We need to wait a little to ensure the other task executes. */
		while( xRunIndicator != bktRUN_INDICATOR )
    2092:	6820      	ldr	r0, [r4, #0]
    2094:	2855      	cmp	r0, #85	; 0x55
    2096:	d005      	beq.n	20a4 <vPrimaryBlockTimeTestTask+0xf8>
		{
			/* The other task has not yet executed. */
			vTaskDelay( bktSHORT_WAIT );
    2098:	2014      	movs	r0, #20
    209a:	f001 fe3b 	bl	3d14 <vTaskDelay>
		full queue. */
		xRunIndicator = 0;
		vTaskResume( xSecondary );

		/* We need to wait a little to ensure the other task executes. */
		while( xRunIndicator != bktRUN_INDICATOR )
    209e:	6821      	ldr	r1, [r4, #0]
    20a0:	2955      	cmp	r1, #85	; 0x55
    20a2:	d1f9      	bne.n	2098 <vPrimaryBlockTimeTestTask+0xec>
		{
			/* The other task has not yet executed. */
			vTaskDelay( bktSHORT_WAIT );
		}
		/* Make sure the other task is blocked on the queue. */
		vTaskDelay( bktSHORT_WAIT );
    20a4:	2014      	movs	r0, #20
    20a6:	f001 fe35 	bl	3d14 <vTaskDelay>
		xRunIndicator = 0;
    20aa:	2300      	movs	r3, #0
    20ac:	6023      	str	r3, [r4, #0]

		for( xItem = 0; xItem < bktQUEUE_LENGTH; xItem++ )
    20ae:	9301      	str	r3, [sp, #4]
    20b0:	e00f      	b.n	20d2 <vPrimaryBlockTimeTestTask+0x126>
				xErrorOccurred = pdTRUE;
			}

			/* Raise the priority of the other task so it executes and blocks
			on the queue again. */
			vTaskPrioritySet( xSecondary, bktPRIMARY_PRIORITY + 2 );
    20b2:	2105      	movs	r1, #5
    20b4:	6838      	ldr	r0, [r7, #0]
    20b6:	f001 fb23 	bl	3700 <vTaskPrioritySet>

			/* The other task should now have re-blocked without exiting the
			queue function. */
			if( xRunIndicator == bktRUN_INDICATOR )
    20ba:	6821      	ldr	r1, [r4, #0]
    20bc:	2955      	cmp	r1, #85	; 0x55
    20be:	d028      	beq.n	2112 <vPrimaryBlockTimeTestTask+0x166>
				queue function. */
				xErrorOccurred = pdTRUE;
			}

			/* Set the priority back down. */
			vTaskPrioritySet( xSecondary, bktSECONDARY_PRIORITY );
    20c0:	6838      	ldr	r0, [r7, #0]
    20c2:	2102      	movs	r1, #2
    20c4:	f001 fb1c 	bl	3700 <vTaskPrioritySet>
		}
		/* Make sure the other task is blocked on the queue. */
		vTaskDelay( bktSHORT_WAIT );
		xRunIndicator = 0;

		for( xItem = 0; xItem < bktQUEUE_LENGTH; xItem++ )
    20c8:	9801      	ldr	r0, [sp, #4]
    20ca:	3001      	adds	r0, #1
    20cc:	9001      	str	r0, [sp, #4]
    20ce:	2804      	cmp	r0, #4
    20d0:	dc25      	bgt.n	211e <vPrimaryBlockTimeTestTask+0x172>
		{
			/* Now when we make space on the queue the other task should wake
			but not execute as this task has higher priority. */
			if( xQueueReceive( xTestQueue, &xData, bktDONT_BLOCK ) != pdPASS )
    20d2:	2200      	movs	r2, #0
    20d4:	6830      	ldr	r0, [r6, #0]
    20d6:	4669      	mov	r1, sp
    20d8:	1c13      	adds	r3, r2, #0
    20da:	f001 f877 	bl	31cc <xQueueGenericReceive>
    20de:	2801      	cmp	r0, #1
    20e0:	d001      	beq.n	20e6 <vPrimaryBlockTimeTestTask+0x13a>
			{
				xErrorOccurred = pdTRUE;
    20e2:	4642      	mov	r2, r8
    20e4:	602a      	str	r2, [r5, #0]
			}

			/* Now fill the queue again before the other task gets a chance to
			execute.  If the other task had executed we would find the queue
			full ourselves, and the other task have set xRunIndicator. */
			if( xQueueSend( xTestQueue, &xItem, bktDONT_BLOCK ) != pdPASS )
    20e6:	2200      	movs	r2, #0
    20e8:	6830      	ldr	r0, [r6, #0]
    20ea:	a901      	add	r1, sp, #4
    20ec:	1c13      	adds	r3, r2, #0
    20ee:	f000 ff9d 	bl	302c <xQueueGenericSend>
    20f2:	2801      	cmp	r0, #1
    20f4:	d001      	beq.n	20fa <vPrimaryBlockTimeTestTask+0x14e>
			{
				xErrorOccurred = pdTRUE;
    20f6:	4643      	mov	r3, r8
    20f8:	602b      	str	r3, [r5, #0]
			}

			if( xRunIndicator == bktRUN_INDICATOR )
    20fa:	6820      	ldr	r0, [r4, #0]
    20fc:	2855      	cmp	r0, #85	; 0x55
    20fe:	d1d8      	bne.n	20b2 <vPrimaryBlockTimeTestTask+0x106>
			{
				/* The other task should not have executed. */
				xErrorOccurred = pdTRUE;
    2100:	4642      	mov	r2, r8
			}

			/* Raise the priority of the other task so it executes and blocks
			on the queue again. */
			vTaskPrioritySet( xSecondary, bktPRIMARY_PRIORITY + 2 );
    2102:	2105      	movs	r1, #5
			}

			if( xRunIndicator == bktRUN_INDICATOR )
			{
				/* The other task should not have executed. */
				xErrorOccurred = pdTRUE;
    2104:	602a      	str	r2, [r5, #0]
			}

			/* Raise the priority of the other task so it executes and blocks
			on the queue again. */
			vTaskPrioritySet( xSecondary, bktPRIMARY_PRIORITY + 2 );
    2106:	6838      	ldr	r0, [r7, #0]
    2108:	f001 fafa 	bl	3700 <vTaskPrioritySet>

			/* The other task should now have re-blocked without exiting the
			queue function. */
			if( xRunIndicator == bktRUN_INDICATOR )
    210c:	6821      	ldr	r1, [r4, #0]
    210e:	2955      	cmp	r1, #85	; 0x55
    2110:	d1d6      	bne.n	20c0 <vPrimaryBlockTimeTestTask+0x114>
			{
				/* The other task should not have executed outside of the
				queue function. */
				xErrorOccurred = pdTRUE;
    2112:	4643      	mov	r3, r8
    2114:	602b      	str	r3, [r5, #0]
    2116:	e7d3      	b.n	20c0 <vPrimaryBlockTimeTestTask+0x114>

		/* Let the other task timeout.  When it unblockes it will check that it
		unblocked at the correct time, then suspend itself. */
		while( xRunIndicator != bktRUN_INDICATOR )
		{
			vTaskDelay( bktSHORT_WAIT );
    2118:	2014      	movs	r0, #20
    211a:	f001 fdfb 	bl	3d14 <vTaskDelay>
			vTaskPrioritySet( xSecondary, bktSECONDARY_PRIORITY );
		}

		/* Let the other task timeout.  When it unblockes it will check that it
		unblocked at the correct time, then suspend itself. */
		while( xRunIndicator != bktRUN_INDICATOR )
    211e:	6822      	ldr	r2, [r4, #0]
    2120:	2a55      	cmp	r2, #85	; 0x55
    2122:	d1f9      	bne.n	2118 <vPrimaryBlockTimeTestTask+0x16c>
		{
			vTaskDelay( bktSHORT_WAIT );
		}
		vTaskDelay( bktSHORT_WAIT );
    2124:	2014      	movs	r0, #20
    2126:	f001 fdf5 	bl	3d14 <vTaskDelay>
		xRunIndicator = 0;
    212a:	2100      	movs	r1, #0
    212c:	6021      	str	r1, [r4, #0]

		As per test 3 - but with the send and receive the other way around.
		The other task blocks attempting to read from the queue.

		Empty the queue.  We should find that it is full. */
		for( xItem = 0; xItem < bktQUEUE_LENGTH; xItem++ )
    212e:	9101      	str	r1, [sp, #4]
		{
			if( xQueueReceive( xTestQueue, &xData, bktDONT_BLOCK ) != pdPASS )
    2130:	2200      	movs	r2, #0
    2132:	6830      	ldr	r0, [r6, #0]
    2134:	4669      	mov	r1, sp
    2136:	1c13      	adds	r3, r2, #0
    2138:	f001 f848 	bl	31cc <xQueueGenericReceive>
    213c:	2801      	cmp	r0, #1
    213e:	d001      	beq.n	2144 <vPrimaryBlockTimeTestTask+0x198>
			{
				xErrorOccurred = pdTRUE;
    2140:	4643      	mov	r3, r8
    2142:	602b      	str	r3, [r5, #0]

		As per test 3 - but with the send and receive the other way around.
		The other task blocks attempting to read from the queue.

		Empty the queue.  We should find that it is full. */
		for( xItem = 0; xItem < bktQUEUE_LENGTH; xItem++ )
    2144:	9801      	ldr	r0, [sp, #4]
    2146:	3001      	adds	r0, #1
    2148:	9001      	str	r0, [sp, #4]
    214a:	2804      	cmp	r0, #4
    214c:	ddf0      	ble.n	2130 <vPrimaryBlockTimeTestTask+0x184>
			}
		}

		/* Wake the other task so it blocks attempting to read from  the
		already	empty queue. */
		vTaskResume( xSecondary );
    214e:	6838      	ldr	r0, [r7, #0]
    2150:	f001 fb38 	bl	37c4 <vTaskResume>

		/* We need to wait a little to ensure the other task executes. */
		while( xRunIndicator != bktRUN_INDICATOR )
    2154:	6822      	ldr	r2, [r4, #0]
    2156:	2a55      	cmp	r2, #85	; 0x55
    2158:	d005      	beq.n	2166 <vPrimaryBlockTimeTestTask+0x1ba>
		{
			vTaskDelay( bktSHORT_WAIT );
    215a:	2014      	movs	r0, #20
    215c:	f001 fdda 	bl	3d14 <vTaskDelay>
		/* Wake the other task so it blocks attempting to read from  the
		already	empty queue. */
		vTaskResume( xSecondary );

		/* We need to wait a little to ensure the other task executes. */
		while( xRunIndicator != bktRUN_INDICATOR )
    2160:	6821      	ldr	r1, [r4, #0]
    2162:	2955      	cmp	r1, #85	; 0x55
    2164:	d1f9      	bne.n	215a <vPrimaryBlockTimeTestTask+0x1ae>
		{
			vTaskDelay( bktSHORT_WAIT );
		}
		vTaskDelay( bktSHORT_WAIT );
    2166:	2014      	movs	r0, #20
    2168:	f001 fdd4 	bl	3d14 <vTaskDelay>
		xRunIndicator = 0;
    216c:	2300      	movs	r3, #0
    216e:	6023      	str	r3, [r4, #0]

		for( xItem = 0; xItem < bktQUEUE_LENGTH; xItem++ )
    2170:	9301      	str	r3, [sp, #4]
    2172:	e00f      	b.n	2194 <vPrimaryBlockTimeTestTask+0x1e8>
				xErrorOccurred = pdTRUE;
			}

			/* Raise the priority of the other task so it executes and blocks
			on the queue again. */
			vTaskPrioritySet( xSecondary, bktPRIMARY_PRIORITY + 2 );
    2174:	2105      	movs	r1, #5
    2176:	6838      	ldr	r0, [r7, #0]
    2178:	f001 fac2 	bl	3700 <vTaskPrioritySet>

			/* The other task should now have re-blocked without exiting the
			queue function. */
			if( xRunIndicator == bktRUN_INDICATOR )
    217c:	6821      	ldr	r1, [r4, #0]
    217e:	2955      	cmp	r1, #85	; 0x55
    2180:	d028      	beq.n	21d4 <vPrimaryBlockTimeTestTask+0x228>
			{
				/* The other task should not have executed outside of the
				queue function. */
				xErrorOccurred = pdTRUE;
			}
			vTaskPrioritySet( xSecondary, bktSECONDARY_PRIORITY );
    2182:	6838      	ldr	r0, [r7, #0]
    2184:	2102      	movs	r1, #2
    2186:	f001 fabb 	bl	3700 <vTaskPrioritySet>
			vTaskDelay( bktSHORT_WAIT );
		}
		vTaskDelay( bktSHORT_WAIT );
		xRunIndicator = 0;

		for( xItem = 0; xItem < bktQUEUE_LENGTH; xItem++ )
    218a:	9801      	ldr	r0, [sp, #4]
    218c:	3001      	adds	r0, #1
    218e:	9001      	str	r0, [sp, #4]
    2190:	2804      	cmp	r0, #4
    2192:	dc25      	bgt.n	21e0 <vPrimaryBlockTimeTestTask+0x234>
		{
			/* Now when we place an item on the queue the other task should
			wake but not execute as this task has higher priority. */
			if( xQueueSend( xTestQueue, &xItem, bktDONT_BLOCK ) != pdPASS )
    2194:	2200      	movs	r2, #0
    2196:	6830      	ldr	r0, [r6, #0]
    2198:	a901      	add	r1, sp, #4
    219a:	1c13      	adds	r3, r2, #0
    219c:	f000 ff46 	bl	302c <xQueueGenericSend>
    21a0:	2801      	cmp	r0, #1
    21a2:	d001      	beq.n	21a8 <vPrimaryBlockTimeTestTask+0x1fc>
			{
				xErrorOccurred = pdTRUE;
    21a4:	4643      	mov	r3, r8
    21a6:	602b      	str	r3, [r5, #0]
			}

			/* Now empty the queue again before the other task gets a chance to
			execute.  If the other task had executed we would find the queue
			empty ourselves, and the other task would be suspended. */
			if( xQueueReceive( xTestQueue, &xData, bktDONT_BLOCK ) != pdPASS )
    21a8:	2200      	movs	r2, #0
    21aa:	6830      	ldr	r0, [r6, #0]
    21ac:	4669      	mov	r1, sp
    21ae:	1c13      	adds	r3, r2, #0
    21b0:	f001 f80c 	bl	31cc <xQueueGenericReceive>
    21b4:	2801      	cmp	r0, #1
    21b6:	d001      	beq.n	21bc <vPrimaryBlockTimeTestTask+0x210>
			{
				xErrorOccurred = pdTRUE;
    21b8:	4642      	mov	r2, r8
    21ba:	602a      	str	r2, [r5, #0]
			}

			if( xRunIndicator == bktRUN_INDICATOR )
    21bc:	6820      	ldr	r0, [r4, #0]
    21be:	2855      	cmp	r0, #85	; 0x55
    21c0:	d1d8      	bne.n	2174 <vPrimaryBlockTimeTestTask+0x1c8>
			{
				/* The other task should not have executed. */
				xErrorOccurred = pdTRUE;
    21c2:	4643      	mov	r3, r8
			}

			/* Raise the priority of the other task so it executes and blocks
			on the queue again. */
			vTaskPrioritySet( xSecondary, bktPRIMARY_PRIORITY + 2 );
    21c4:	2105      	movs	r1, #5
			}

			if( xRunIndicator == bktRUN_INDICATOR )
			{
				/* The other task should not have executed. */
				xErrorOccurred = pdTRUE;
    21c6:	602b      	str	r3, [r5, #0]
			}

			/* Raise the priority of the other task so it executes and blocks
			on the queue again. */
			vTaskPrioritySet( xSecondary, bktPRIMARY_PRIORITY + 2 );
    21c8:	6838      	ldr	r0, [r7, #0]
    21ca:	f001 fa99 	bl	3700 <vTaskPrioritySet>

			/* The other task should now have re-blocked without exiting the
			queue function. */
			if( xRunIndicator == bktRUN_INDICATOR )
    21ce:	6821      	ldr	r1, [r4, #0]
    21d0:	2955      	cmp	r1, #85	; 0x55
    21d2:	d1d6      	bne.n	2182 <vPrimaryBlockTimeTestTask+0x1d6>
			{
				/* The other task should not have executed outside of the
				queue function. */
				xErrorOccurred = pdTRUE;
    21d4:	4642      	mov	r2, r8
    21d6:	602a      	str	r2, [r5, #0]
    21d8:	e7d3      	b.n	2182 <vPrimaryBlockTimeTestTask+0x1d6>

		/* Let the other task timeout.  When it unblockes it will check that it
		unblocked at the correct time, then suspend itself. */
		while( xRunIndicator != bktRUN_INDICATOR )
		{
			vTaskDelay( bktSHORT_WAIT );
    21da:	2014      	movs	r0, #20
    21dc:	f001 fd9a 	bl	3d14 <vTaskDelay>
			vTaskPrioritySet( xSecondary, bktSECONDARY_PRIORITY );
		}

		/* Let the other task timeout.  When it unblockes it will check that it
		unblocked at the correct time, then suspend itself. */
		while( xRunIndicator != bktRUN_INDICATOR )
    21e0:	6823      	ldr	r3, [r4, #0]
    21e2:	2b55      	cmp	r3, #85	; 0x55
    21e4:	d1f9      	bne.n	21da <vPrimaryBlockTimeTestTask+0x22e>
		{
			vTaskDelay( bktSHORT_WAIT );
		}
		vTaskDelay( bktSHORT_WAIT );
    21e6:	2014      	movs	r0, #20
    21e8:	f001 fd94 	bl	3d14 <vTaskDelay>

		xPrimaryCycles++;
    21ec:	4906      	ldr	r1, [pc, #24]	; (2208 <vPrimaryBlockTimeTestTask+0x25c>)
    21ee:	680a      	ldr	r2, [r1, #0]
    21f0:	3201      	adds	r2, #1
    21f2:	600a      	str	r2, [r1, #0]
	}
    21f4:	e6e9      	b.n	1fca <vPrimaryBlockTimeTestTask+0x1e>
    21f6:	46c0      	nop			; (mov r8, r8)
    21f8:	400009e8 	.word	0x400009e8
    21fc:	400009ec 	.word	0x400009ec
    2200:	400009e0 	.word	0x400009e0
    2204:	400009e4 	.word	0x400009e4
    2208:	400009dc 	.word	0x400009dc

0000220c <vCreateBlockTimeTasks>:
static void vSecondaryBlockTimeTestTask( void *pvParameters );

/*-----------------------------------------------------------*/

void vCreateBlockTimeTasks( void )
{
    220c:	b510      	push	{r4, lr}
    220e:	b084      	sub	sp, #16
	/* Create the queue on which the two tasks block. */
    xTestQueue = xQueueCreate( bktQUEUE_LENGTH, sizeof( portBASE_TYPE ) );
    2210:	2104      	movs	r1, #4
    2212:	2005      	movs	r0, #5
    2214:	f000 fece 	bl	2fb4 <xQueueCreate>
    2218:	4a0e      	ldr	r2, [pc, #56]	; (2254 <vCreateBlockTimeTasks+0x48>)
	by the pre-processor if configQUEUE_REGISTRY_SIZE is not defined or is
	defined to be less than 1. */
	vQueueAddToRegistry( xTestQueue, ( signed char * ) "Block_Time_Queue" );

	/* Create the two test tasks. */
	xTaskCreate( vPrimaryBlockTimeTestTask, ( signed char * )"BTest1", configMINIMAL_STACK_SIZE, NULL, bktPRIMARY_PRIORITY, NULL );
    221a:	2400      	movs	r4, #0
    221c:	2103      	movs	r1, #3
/*-----------------------------------------------------------*/

void vCreateBlockTimeTasks( void )
{
	/* Create the queue on which the two tasks block. */
    xTestQueue = xQueueCreate( bktQUEUE_LENGTH, sizeof( portBASE_TYPE ) );
    221e:	6010      	str	r0, [r2, #0]
	by the pre-processor if configQUEUE_REGISTRY_SIZE is not defined or is
	defined to be less than 1. */
	vQueueAddToRegistry( xTestQueue, ( signed char * ) "Block_Time_Queue" );

	/* Create the two test tasks. */
	xTaskCreate( vPrimaryBlockTimeTestTask, ( signed char * )"BTest1", configMINIMAL_STACK_SIZE, NULL, bktPRIMARY_PRIORITY, NULL );
    2220:	1c23      	adds	r3, r4, #0
    2222:	9100      	str	r1, [sp, #0]
    2224:	2268      	movs	r2, #104	; 0x68
    2226:	490c      	ldr	r1, [pc, #48]	; (2258 <vCreateBlockTimeTasks+0x4c>)
    2228:	480c      	ldr	r0, [pc, #48]	; (225c <vCreateBlockTimeTasks+0x50>)
    222a:	9401      	str	r4, [sp, #4]
    222c:	9402      	str	r4, [sp, #8]
    222e:	9403      	str	r4, [sp, #12]
    2230:	f001 f926 	bl	3480 <xTaskGenericCreate>
	xTaskCreate( vSecondaryBlockTimeTestTask, ( signed char * )"BTest2", configMINIMAL_STACK_SIZE, NULL, bktSECONDARY_PRIORITY, &xSecondary );
    2234:	4b0a      	ldr	r3, [pc, #40]	; (2260 <vCreateBlockTimeTasks+0x54>)
    2236:	2002      	movs	r0, #2
    2238:	9000      	str	r0, [sp, #0]
    223a:	9301      	str	r3, [sp, #4]
    223c:	4909      	ldr	r1, [pc, #36]	; (2264 <vCreateBlockTimeTasks+0x58>)
    223e:	2268      	movs	r2, #104	; 0x68
    2240:	1c23      	adds	r3, r4, #0
    2242:	4809      	ldr	r0, [pc, #36]	; (2268 <vCreateBlockTimeTasks+0x5c>)
    2244:	9402      	str	r4, [sp, #8]
    2246:	9403      	str	r4, [sp, #12]
    2248:	f001 f91a 	bl	3480 <xTaskGenericCreate>
}
    224c:	b004      	add	sp, #16
    224e:	bc10      	pop	{r4}
    2250:	bc01      	pop	{r0}
    2252:	4700      	bx	r0
    2254:	400009e8 	.word	0x400009e8
    2258:	0000e844 	.word	0x0000e844
    225c:	00001fad 	.word	0x00001fad
    2260:	400009e4 	.word	0x400009e4
    2264:	0000e84c 	.word	0x0000e84c
    2268:	00001efd 	.word	0x00001efd

0000226c <xAreBlockTimeTestTasksStillRunning>:
	}
}
/*-----------------------------------------------------------*/

portBASE_TYPE xAreBlockTimeTestTasksStillRunning( void )
{
    226c:	b5f0      	push	{r4, r5, r6, r7, lr}
static portBASE_TYPE xLastPrimaryCycleCount = 0, xLastSecondaryCycleCount = 0;
portBASE_TYPE xReturn = pdPASS;

	/* Have both tasks performed at least one cycle since this function was
	last called? */
	if( xPrimaryCycles == xLastPrimaryCycleCount )
    226e:	4a0f      	ldr	r2, [pc, #60]	; (22ac <xAreBlockTimeTestTasksStillRunning+0x40>)
	{
		xReturn = pdFAIL;
	}

	if( xSecondaryCycles == xLastSecondaryCycleCount )
    2270:	4c0f      	ldr	r4, [pc, #60]	; (22b0 <xAreBlockTimeTestTasksStillRunning+0x44>)
static portBASE_TYPE xLastPrimaryCycleCount = 0, xLastSecondaryCycleCount = 0;
portBASE_TYPE xReturn = pdPASS;

	/* Have both tasks performed at least one cycle since this function was
	last called? */
	if( xPrimaryCycles == xLastPrimaryCycleCount )
    2272:	6813      	ldr	r3, [r2, #0]
	{
		xReturn = pdFAIL;
	}

	if( xSecondaryCycles == xLastSecondaryCycleCount )
    2274:	490f      	ldr	r1, [pc, #60]	; (22b4 <xAreBlockTimeTestTasksStillRunning+0x48>)
static portBASE_TYPE xLastPrimaryCycleCount = 0, xLastSecondaryCycleCount = 0;
portBASE_TYPE xReturn = pdPASS;

	/* Have both tasks performed at least one cycle since this function was
	last called? */
	if( xPrimaryCycles == xLastPrimaryCycleCount )
    2276:	469c      	mov	ip, r3
	{
		xReturn = pdFAIL;
	}

	if( xSecondaryCycles == xLastSecondaryCycleCount )
    2278:	6826      	ldr	r6, [r4, #0]
static portBASE_TYPE xLastPrimaryCycleCount = 0, xLastSecondaryCycleCount = 0;
portBASE_TYPE xReturn = pdPASS;

	/* Have both tasks performed at least one cycle since this function was
	last called? */
	if( xPrimaryCycles == xLastPrimaryCycleCount )
    227a:	4b0f      	ldr	r3, [pc, #60]	; (22b8 <xAreBlockTimeTestTasksStillRunning+0x4c>)
	{
		xReturn = pdFAIL;
	}

	if( xSecondaryCycles == xLastSecondaryCycleCount )
    227c:	680d      	ldr	r5, [r1, #0]
static portBASE_TYPE xLastPrimaryCycleCount = 0, xLastSecondaryCycleCount = 0;
portBASE_TYPE xReturn = pdPASS;

	/* Have both tasks performed at least one cycle since this function was
	last called? */
	if( xPrimaryCycles == xLastPrimaryCycleCount )
    227e:	681f      	ldr	r7, [r3, #0]
		xReturn = pdFAIL;
	}

	if( xSecondaryCycles == xLastSecondaryCycleCount )
	{
		xReturn = pdFAIL;
    2280:	2000      	movs	r0, #0
	if( xPrimaryCycles == xLastPrimaryCycleCount )
	{
		xReturn = pdFAIL;
	}

	if( xSecondaryCycles == xLastSecondaryCycleCount )
    2282:	42ae      	cmp	r6, r5
    2284:	d003      	beq.n	228e <xAreBlockTimeTestTasksStillRunning+0x22>
/*-----------------------------------------------------------*/

portBASE_TYPE xAreBlockTimeTestTasksStillRunning( void )
{
static portBASE_TYPE xLastPrimaryCycleCount = 0, xLastSecondaryCycleCount = 0;
portBASE_TYPE xReturn = pdPASS;
    2286:	4665      	mov	r5, ip
    2288:	1be8      	subs	r0, r5, r7
    228a:	1e47      	subs	r7, r0, #1
    228c:	41b8      	sbcs	r0, r7
	if( xSecondaryCycles == xLastSecondaryCycleCount )
	{
		xReturn = pdFAIL;
	}

	if( xErrorOccurred == pdTRUE )
    228e:	4e0b      	ldr	r6, [pc, #44]	; (22bc <xAreBlockTimeTestTasksStillRunning+0x50>)
    2290:	6835      	ldr	r5, [r6, #0]
	{
		xReturn = pdFAIL;
    2292:	3d01      	subs	r5, #1
    2294:	1e6e      	subs	r6, r5, #1
    2296:	41b5      	sbcs	r5, r6
	}

	xLastSecondaryCycleCount = xSecondaryCycles;
    2298:	6824      	ldr	r4, [r4, #0]
	xLastPrimaryCycleCount = xPrimaryCycles;
    229a:	6812      	ldr	r2, [r2, #0]
		xReturn = pdFAIL;
	}

	if( xErrorOccurred == pdTRUE )
	{
		xReturn = pdFAIL;
    229c:	426f      	negs	r7, r5
    229e:	4038      	ands	r0, r7
	}

	xLastSecondaryCycleCount = xSecondaryCycles;
    22a0:	600c      	str	r4, [r1, #0]
	xLastPrimaryCycleCount = xPrimaryCycles;
    22a2:	601a      	str	r2, [r3, #0]

	return xReturn;
}
    22a4:	bcf0      	pop	{r4, r5, r6, r7}
    22a6:	bc02      	pop	{r1}
    22a8:	4708      	bx	r1
    22aa:	46c0      	nop			; (mov r8, r8)
    22ac:	400009dc 	.word	0x400009dc
    22b0:	400009f4 	.word	0x400009f4
    22b4:	400009d8 	.word	0x400009d8
    22b8:	400009f0 	.word	0x400009f0
    22bc:	400009ec 	.word	0x400009ec

000022c0 <vCompeteingIntMathTask>:
	}
}
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( vCompeteingIntMathTask, pvParameters )
{
    22c0:	b5f0      	push	{r4, r5, r6, r7, lr}
		lValue /= intgCONST4;

		/* If the calculation is found to be incorrect we stop setting the 
		TaskHasExecuted variable so the check task can see an error has 
		occurred. */
		if( lValue != intgEXPECTED_ANSWER ) /*lint !e774 volatile used to prevent this being optimised out. */
    22c2:	4f10      	ldr	r7, [pc, #64]	; (2304 <vCompeteingIntMathTask+0x44>)
	}
}
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( vCompeteingIntMathTask, pvParameters )
{
    22c4:	b083      	sub	sp, #12
    22c6:	1c06      	adds	r6, r0, #0
/* These variables are all effectively set to constants so they are volatile to
ensure the compiler does not just get rid of them. */
volatile long lValue;
short sError = pdFALSE;
    22c8:	2400      	movs	r4, #0
	/* Keep performing a calculation and checking the result against a constant. */
	for( ;; )
	{
		/* Perform the calculation.  This will store partial value in
		registers, resulting in a good test of the context switch mechanism. */
		lValue = intgCONST1;
    22ca:	257b      	movs	r5, #123	; 0x7b
    22cc:	9501      	str	r5, [sp, #4]
		lValue += intgCONST2;
    22ce:	9801      	ldr	r0, [sp, #4]
    22d0:	490d      	ldr	r1, [pc, #52]	; (2308 <vCompeteingIntMathTask+0x48>)
    22d2:	1843      	adds	r3, r0, r1
    22d4:	9301      	str	r3, [sp, #4]
			taskYIELD();
		}
		#endif

		/* Finish off the calculation. */
		lValue *= intgCONST3;
    22d6:	9901      	ldr	r1, [sp, #4]
    22d8:	008a      	lsls	r2, r1, #2
    22da:	1a88      	subs	r0, r1, r2
    22dc:	9001      	str	r0, [sp, #4]
		lValue /= intgCONST4;
    22de:	9801      	ldr	r0, [sp, #4]
    22e0:	2107      	movs	r1, #7
    22e2:	f00b fcc1 	bl	dc68 <____aeabi_idiv_from_thumb>
    22e6:	9001      	str	r0, [sp, #4]

		/* If the calculation is found to be incorrect we stop setting the 
		TaskHasExecuted variable so the check task can see an error has 
		occurred. */
		if( lValue != intgEXPECTED_ANSWER ) /*lint !e774 volatile used to prevent this being optimised out. */
    22e8:	9b01      	ldr	r3, [sp, #4]
    22ea:	42bb      	cmp	r3, r7
    22ec:	d001      	beq.n	22f2 <vCompeteingIntMathTask+0x32>
		{
			sError = pdTRUE;
		}

		if( sError == pdFALSE )
    22ee:	2401      	movs	r4, #1
    22f0:	e7ec      	b.n	22cc <vCompeteingIntMathTask+0xc>
    22f2:	2c00      	cmp	r4, #0
    22f4:	d1fb      	bne.n	22ee <vCompeteingIntMathTask+0x2e>
		{
			/* We have not encountered any errors, so set the flag that show
			we are still executing.  This will be periodically cleared by
			the check task. */
			portENTER_CRITICAL();
    22f6:	f00b fca1 	bl	dc3c <__vPortEnterCritical_from_thumb>
				*pxTaskHasExecuted = pdTRUE;
    22fa:	2201      	movs	r2, #1
    22fc:	6032      	str	r2, [r6, #0]
			portEXIT_CRITICAL();
    22fe:	f00b fc6b 	bl	dbd8 <__vPortExitCritical_from_thumb>
    2302:	e7e3      	b.n	22cc <vCompeteingIntMathTask+0xc>
    2304:	fffe771b 	.word	0xfffe771b
    2308:	00039447 	.word	0x00039447

0000230c <vStartIntegerMathTasks>:
static volatile signed portBASE_TYPE xTaskCheck[ intgNUMBER_OF_TASKS ] = { ( signed portBASE_TYPE ) pdFALSE };

/*-----------------------------------------------------------*/

void vStartIntegerMathTasks( unsigned portBASE_TYPE uxPriority )
{
    230c:	b500      	push	{lr}
    230e:	b085      	sub	sp, #20
short sTask;

	for( sTask = 0; sTask < intgNUMBER_OF_TASKS; sTask++ )
	{
		xTaskCreate( vCompeteingIntMathTask, ( signed char * ) "IntMath", intgSTACK_SIZE, ( void * ) &( xTaskCheck[ sTask ] ), uxPriority, ( xTaskHandle * ) NULL );
    2310:	2300      	movs	r3, #0
    2312:	9000      	str	r0, [sp, #0]
    2314:	9301      	str	r3, [sp, #4]
    2316:	9302      	str	r3, [sp, #8]
    2318:	9303      	str	r3, [sp, #12]
    231a:	4804      	ldr	r0, [pc, #16]	; (232c <vStartIntegerMathTasks+0x20>)
    231c:	4904      	ldr	r1, [pc, #16]	; (2330 <vStartIntegerMathTasks+0x24>)
    231e:	2268      	movs	r2, #104	; 0x68
    2320:	4b04      	ldr	r3, [pc, #16]	; (2334 <vStartIntegerMathTasks+0x28>)
    2322:	f001 f8ad 	bl	3480 <xTaskGenericCreate>
	}
}
    2326:	b005      	add	sp, #20
    2328:	bc01      	pop	{r0}
    232a:	4700      	bx	r0
    232c:	000022c1 	.word	0x000022c1
    2330:	0000e854 	.word	0x0000e854
    2334:	400009f8 	.word	0x400009f8

00002338 <xAreIntegerMathsTaskStillRunning>:

	/* Check the maths tasks are still running by ensuring their check variables 
	are still being set to true. */
	for( sTask = 0; sTask < intgNUMBER_OF_TASKS; sTask++ )
	{
		if( xTaskCheck[ sTask ] == pdFALSE )
    2338:	4b03      	ldr	r3, [pc, #12]	; (2348 <xAreIntegerMathsTaskStillRunning+0x10>)
    233a:	6818      	ldr	r0, [r3, #0]
			xReturn = pdFALSE;
		}

		/* Reset the check variable so we can tell if it has been set by
		the next time around. */
		xTaskCheck[ sTask ] = pdFALSE;
    233c:	2200      	movs	r2, #0
    233e:	601a      	str	r2, [r3, #0]
/*-----------------------------------------------------------*/

/* This is called to check that all the created tasks are still running. */
portBASE_TYPE xAreIntegerMathsTaskStillRunning( void )
{
portBASE_TYPE xReturn = pdTRUE;
    2340:	1e43      	subs	r3, r0, #1
    2342:	4198      	sbcs	r0, r3
		the next time around. */
		xTaskCheck[ sTask ] = pdFALSE;
	}

	return xReturn;
}
    2344:	4770      	bx	lr
    2346:	46c0      	nop			; (mov r8, r8)
    2348:	400009f8 	.word	0x400009f8

0000234c <prvMediumPriorityMutexTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvMediumPriorityMutexTask( void *pvParameters )
{
    234c:	b510      	push	{r4, lr}
    234e:	4c04      	ldr	r4, [pc, #16]	; (2360 <prvMediumPriorityMutexTask+0x14>)

	for( ;; )
	{
		/* The medium priority task starts by suspending itself.  The low
		priority task will unsuspend this task when required. */
		vTaskSuspend( NULL );
    2350:	2000      	movs	r0, #0
    2352:	f001 fdb7 	bl	3ec4 <vTaskSuspend>

		/* When this task unsuspends all it does is increment the guarded
		variable, this is so the low priority task knows that it has
		executed. */
		ulGuardedVariable++;
    2356:	6823      	ldr	r3, [r4, #0]
    2358:	3301      	adds	r3, #1
    235a:	6023      	str	r3, [r4, #0]
    235c:	e7f8      	b.n	2350 <prvMediumPriorityMutexTask+0x4>
    235e:	46c0      	nop			; (mov r8, r8)
    2360:	40000a0c 	.word	0x40000a0c

00002364 <prvHighPriorityMutexTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvHighPriorityMutexTask( void *pvParameters )
{
    2364:	b570      	push	{r4, r5, r6, lr}
    2366:	4e0d      	ldr	r6, [pc, #52]	; (239c <prvHighPriorityMutexTask+0x38>)
    2368:	1c04      	adds	r4, r0, #0
		/* When this task unsuspends all it does is attempt to obtain
		the mutex.  It should find the mutex is not available so a
		block time is specified. */
		if( xSemaphoreTake( xMutex, portMAX_DELAY ) != pdPASS )
		{
			xErrorDetected = pdTRUE;
    236a:	2501      	movs	r5, #1

	for( ;; )
	{
		/* The high priority task starts by suspending itself.  The low
		priority task will unsuspend this task when required. */
		vTaskSuspend( NULL );
    236c:	2000      	movs	r0, #0
    236e:	f001 fda9 	bl	3ec4 <vTaskSuspend>

		/* When this task unsuspends all it does is attempt to obtain
		the mutex.  It should find the mutex is not available so a
		block time is specified. */
		if( xSemaphoreTake( xMutex, portMAX_DELAY ) != pdPASS )
    2372:	2100      	movs	r1, #0
    2374:	2201      	movs	r2, #1
    2376:	1c20      	adds	r0, r4, #0
    2378:	4252      	negs	r2, r2
    237a:	1c0b      	adds	r3, r1, #0
    237c:	f000 ff26 	bl	31cc <xQueueGenericReceive>
    2380:	2801      	cmp	r0, #1
    2382:	d000      	beq.n	2386 <prvHighPriorityMutexTask+0x22>
		{
			xErrorDetected = pdTRUE;
    2384:	6035      	str	r5, [r6, #0]
		}

		/* When we eventually obtain the mutex we just give it back then
		return to suspend ready for the next test. */
		if( xSemaphoreGive( xMutex ) != pdPASS )
    2386:	2100      	movs	r1, #0
    2388:	1c20      	adds	r0, r4, #0
    238a:	1c0a      	adds	r2, r1, #0
    238c:	1c0b      	adds	r3, r1, #0
    238e:	f000 fe4d 	bl	302c <xQueueGenericSend>
    2392:	2801      	cmp	r0, #1
    2394:	d0ea      	beq.n	236c <prvHighPriorityMutexTask+0x8>
		{
			xErrorDetected = pdTRUE;
    2396:	6035      	str	r5, [r6, #0]
    2398:	e7e8      	b.n	236c <prvHighPriorityMutexTask+0x8>
    239a:	46c0      	nop			; (mov r8, r8)
    239c:	40000a14 	.word	0x40000a14

000023a0 <prvLowPriorityMutexTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvLowPriorityMutexTask( void *pvParameters )
{
    23a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    23a2:	465f      	mov	r7, fp
    23a4:	4656      	mov	r6, sl
    23a6:	464d      	mov	r5, r9
    23a8:	4644      	mov	r4, r8
    23aa:	b4f0      	push	{r4, r5, r6, r7}
    23ac:	4a29      	ldr	r2, [pc, #164]	; (2454 <prvLowPriorityMutexTask+0xb4>)
    23ae:	4b2a      	ldr	r3, [pc, #168]	; (2458 <prvLowPriorityMutexTask+0xb8>)
    23b0:	4690      	mov	r8, r2
    23b2:	4d2a      	ldr	r5, [pc, #168]	; (245c <prvLowPriorityMutexTask+0xbc>)
	#endif

	for( ;; )
	{
		/* Take the mutex.  It should be available now. */
		if( xSemaphoreTake( xMutex, genqNO_BLOCK ) != pdPASS )
    23b4:	2200      	movs	r2, #0
    23b6:	4e2a      	ldr	r6, [pc, #168]	; (2460 <prvLowPriorityMutexTask+0xc0>)
    23b8:	4f2a      	ldr	r7, [pc, #168]	; (2464 <prvLowPriorityMutexTask+0xc4>)
	}
}
/*-----------------------------------------------------------*/

static void prvLowPriorityMutexTask( void *pvParameters )
{
    23ba:	4682      	mov	sl, r0
    23bc:	4699      	mov	r9, r3
	#endif

	for( ;; )
	{
		/* Take the mutex.  It should be available now. */
		if( xSemaphoreTake( xMutex, genqNO_BLOCK ) != pdPASS )
    23be:	4693      	mov	fp, r2
		{
			xErrorDetected = pdTRUE;
    23c0:	2401      	movs	r4, #1
	#endif

	for( ;; )
	{
		/* Take the mutex.  It should be available now. */
		if( xSemaphoreTake( xMutex, genqNO_BLOCK ) != pdPASS )
    23c2:	2100      	movs	r1, #0
    23c4:	4650      	mov	r0, sl
    23c6:	1c0a      	adds	r2, r1, #0
    23c8:	1c0b      	adds	r3, r1, #0
    23ca:	f000 feff 	bl	31cc <xQueueGenericReceive>
    23ce:	2801      	cmp	r0, #1
    23d0:	d000      	beq.n	23d4 <prvLowPriorityMutexTask+0x34>
		{
			xErrorDetected = pdTRUE;
    23d2:	602c      	str	r4, [r5, #0]
		}

		/* Set our guarded variable to a known start value. */
		ulGuardedVariable = 0;
    23d4:	465b      	mov	r3, fp
    23d6:	6033      	str	r3, [r6, #0]

		/* Our priority should be as per that assigned when the task was
		created. */
		if( uxTaskPriorityGet( NULL ) != genqMUTEX_LOW_PRIORITY )
    23d8:	2000      	movs	r0, #0
    23da:	f001 f97f 	bl	36dc <uxTaskPriorityGet>
    23de:	2800      	cmp	r0, #0
    23e0:	d000      	beq.n	23e4 <prvLowPriorityMutexTask+0x44>
		{
			xErrorDetected = pdTRUE;
    23e2:	602c      	str	r4, [r5, #0]
		}

		/* Now unsuspend the high priority task.  This will attempt to take the
		mutex, and block when it finds it cannot obtain it. */
		vTaskResume( xHighPriorityMutexTask );
    23e4:	6838      	ldr	r0, [r7, #0]
    23e6:	f001 f9ed 	bl	37c4 <vTaskResume>

		/* We should now have inherited the prioritoy of the high priority task,
		as by now it will have attempted to get the mutex. */
		if( uxTaskPriorityGet( NULL ) != genqMUTEX_HIGH_PRIORITY )
    23ea:	2000      	movs	r0, #0
    23ec:	f001 f976 	bl	36dc <uxTaskPriorityGet>
    23f0:	2803      	cmp	r0, #3
    23f2:	d000      	beq.n	23f6 <prvLowPriorityMutexTask+0x56>
		{
			xErrorDetected = pdTRUE;
    23f4:	602c      	str	r4, [r5, #0]
		}

		/* We can attempt to set our priority to the test priority - between the
		idle priority and the medium/high test priorities, but our actual
		prioroity should remain at the high priority. */
		vTaskPrioritySet( NULL, genqMUTEX_TEST_PRIORITY );
    23f6:	2000      	movs	r0, #0
    23f8:	2101      	movs	r1, #1
    23fa:	f001 f981 	bl	3700 <vTaskPrioritySet>
		if( uxTaskPriorityGet( NULL ) != genqMUTEX_HIGH_PRIORITY )
    23fe:	2000      	movs	r0, #0
    2400:	f001 f96c 	bl	36dc <uxTaskPriorityGet>
    2404:	2803      	cmp	r0, #3
    2406:	d000      	beq.n	240a <prvLowPriorityMutexTask+0x6a>
		{
			xErrorDetected = pdTRUE;
    2408:	602c      	str	r4, [r5, #0]
		}

		/* Now unsuspend the medium priority task.  This should not run as our
		inherited priority is above that of the medium priority task. */
		vTaskResume( xMediumPriorityMutexTask );
    240a:	4642      	mov	r2, r8
    240c:	6810      	ldr	r0, [r2, #0]
    240e:	f001 f9d9 	bl	37c4 <vTaskResume>

		/* If the did run then it will have incremented our guarded variable. */
		if( ulGuardedVariable != 0 )
    2412:	6830      	ldr	r0, [r6, #0]
    2414:	2800      	cmp	r0, #0
    2416:	d000      	beq.n	241a <prvLowPriorityMutexTask+0x7a>
		{
			xErrorDetected = pdTRUE;
    2418:	602c      	str	r4, [r5, #0]
		/* When we give back the semaphore our priority should be disinherited
		back to the priority to which we attempted to set ourselves.  This means
		that when the high priority task next blocks, the medium priority task
		should execute and increment the guarded variable.   When we next run
		both the high and medium priority tasks will have been suspended again. */
		if( xSemaphoreGive( xMutex ) != pdPASS )
    241a:	2100      	movs	r1, #0
    241c:	4650      	mov	r0, sl
    241e:	1c0a      	adds	r2, r1, #0
    2420:	1c0b      	adds	r3, r1, #0
    2422:	f000 fe03 	bl	302c <xQueueGenericSend>
    2426:	2801      	cmp	r0, #1
    2428:	d000      	beq.n	242c <prvLowPriorityMutexTask+0x8c>
		{
			xErrorDetected = pdTRUE;
    242a:	602c      	str	r4, [r5, #0]
		}

		/* Check that the guarded variable did indeed increment... */
		if( ulGuardedVariable != 1 )
    242c:	6831      	ldr	r1, [r6, #0]
    242e:	2901      	cmp	r1, #1
    2430:	d000      	beq.n	2434 <prvLowPriorityMutexTask+0x94>
		{
			xErrorDetected = pdTRUE;
    2432:	602c      	str	r4, [r5, #0]
		}

		/* ... and that our priority has been disinherited to
		genqMUTEX_TEST_PRIORITY. */
		if( uxTaskPriorityGet( NULL ) != genqMUTEX_TEST_PRIORITY )
    2434:	2000      	movs	r0, #0
    2436:	f001 f951 	bl	36dc <uxTaskPriorityGet>
    243a:	2801      	cmp	r0, #1
    243c:	d000      	beq.n	2440 <prvLowPriorityMutexTask+0xa0>
		{
			xErrorDetected = pdTRUE;
    243e:	602c      	str	r4, [r5, #0]
		}

		/* Set our priority back to our original priority ready for the next
		loop around this test. */
		vTaskPrioritySet( NULL, genqMUTEX_LOW_PRIORITY );
    2440:	2000      	movs	r0, #0
    2442:	1c01      	adds	r1, r0, #0
    2444:	f001 f95c 	bl	3700 <vTaskPrioritySet>

		/* Just to show we are still running. */
		ulLoopCounter2++;
    2448:	464a      	mov	r2, r9
    244a:	6813      	ldr	r3, [r2, #0]
    244c:	3301      	adds	r3, #1
    244e:	6013      	str	r3, [r2, #0]

		#if configUSE_PREEMPTION == 0
			taskYIELD();
		#endif		
	}
    2450:	e7b7      	b.n	23c2 <prvLowPriorityMutexTask+0x22>
    2452:	46c0      	nop			; (mov r8, r8)
    2454:	40000a10 	.word	0x40000a10
    2458:	400009fc 	.word	0x400009fc
    245c:	40000a14 	.word	0x40000a14
    2460:	40000a0c 	.word	0x40000a0c
    2464:	40000a00 	.word	0x40000a00

00002468 <prvSendFrontAndBackTest>:
	xTaskCreate( prvHighPriorityMutexTask, ( signed portCHAR * )"MuHigh", configMINIMAL_STACK_SIZE, ( void * ) xMutex, genqMUTEX_HIGH_PRIORITY, &xHighPriorityMutexTask );
}
/*-----------------------------------------------------------*/

static void prvSendFrontAndBackTest( void *pvParameters )
{
    2468:	b5f0      	push	{r4, r5, r6, r7, lr}
    246a:	464f      	mov	r7, r9
    246c:	4646      	mov	r6, r8
    246e:	b4c0      	push	{r6, r7}
	{
		/* The queue is empty, so sending an item to the back of the queue
		should have the same efect as sending it to the front of the queue.

		First send to the front and check everything is as expected. */
		xQueueSendToFront( xQueue, ( void * ) &ulLoopCounter, genqNO_BLOCK );
    2470:	2300      	movs	r3, #0
    2472:	4698      	mov	r8, r3
    2474:	4f87      	ldr	r7, [pc, #540]	; (2694 <prvSendFrontAndBackTest+0x22c>)
		#endif



		/* Place 2, 3, 4 into the queue, adding items to the back of the queue. */
		for( ulData = 2; ulData < 5; ulData++ )
    2476:	3302      	adds	r3, #2
    2478:	4e87      	ldr	r6, [pc, #540]	; (2698 <prvSendFrontAndBackTest+0x230>)
	xTaskCreate( prvHighPriorityMutexTask, ( signed portCHAR * )"MuHigh", configMINIMAL_STACK_SIZE, ( void * ) xMutex, genqMUTEX_HIGH_PRIORITY, &xHighPriorityMutexTask );
}
/*-----------------------------------------------------------*/

static void prvSendFrontAndBackTest( void *pvParameters )
{
    247a:	b083      	sub	sp, #12
    247c:	1c04      	adds	r4, r0, #0
	{
		/* The queue is empty, so sending an item to the back of the queue
		should have the same efect as sending it to the front of the queue.

		First send to the front and check everything is as expected. */
		xQueueSendToFront( xQueue, ( void * ) &ulLoopCounter, genqNO_BLOCK );
    247e:	2501      	movs	r5, #1
		#endif



		/* Place 2, 3, 4 into the queue, adding items to the back of the queue. */
		for( ulData = 2; ulData < 5; ulData++ )
    2480:	4699      	mov	r9, r3
	{
		/* The queue is empty, so sending an item to the back of the queue
		should have the same efect as sending it to the front of the queue.

		First send to the front and check everything is as expected. */
		xQueueSendToFront( xQueue, ( void * ) &ulLoopCounter, genqNO_BLOCK );
    2482:	1c20      	adds	r0, r4, #0
    2484:	1c39      	adds	r1, r7, #0
    2486:	2200      	movs	r2, #0
    2488:	2301      	movs	r3, #1
    248a:	f000 fdcf 	bl	302c <xQueueGenericSend>

		if( uxQueueMessagesWaiting( xQueue ) != 1 )
    248e:	1c20      	adds	r0, r4, #0
    2490:	f000 ff80 	bl	3394 <uxQueueMessagesWaiting>
    2494:	2801      	cmp	r0, #1
    2496:	d000      	beq.n	249a <prvSendFrontAndBackTest+0x32>
		{
			xErrorDetected = pdTRUE;
    2498:	6035      	str	r5, [r6, #0]
		}

		if( xQueueReceive( xQueue, ( void * ) &ulData, genqNO_BLOCK ) != pdPASS )
    249a:	2200      	movs	r2, #0
    249c:	1c20      	adds	r0, r4, #0
    249e:	a901      	add	r1, sp, #4
    24a0:	1c13      	adds	r3, r2, #0
    24a2:	f000 fe93 	bl	31cc <xQueueGenericReceive>
    24a6:	2801      	cmp	r0, #1
    24a8:	d000      	beq.n	24ac <prvSendFrontAndBackTest+0x44>
		{
			xErrorDetected = pdTRUE;
    24aa:	6035      	str	r5, [r6, #0]
		}

		/* The data we sent to the queue should equal the data we just received
		from the queue. */
		if( ulLoopCounter != ulData )
    24ac:	683a      	ldr	r2, [r7, #0]
    24ae:	9b01      	ldr	r3, [sp, #4]
    24b0:	429a      	cmp	r2, r3
    24b2:	d000      	beq.n	24b6 <prvSendFrontAndBackTest+0x4e>
		{
			xErrorDetected = pdTRUE;
    24b4:	6035      	str	r5, [r6, #0]
		}

		/* Then do the same, sending the data to the back, checking everything
		is as expected. */
		if( uxQueueMessagesWaiting( xQueue ) != 0 )
    24b6:	1c20      	adds	r0, r4, #0
    24b8:	f000 ff6c 	bl	3394 <uxQueueMessagesWaiting>
    24bc:	2800      	cmp	r0, #0
    24be:	d000      	beq.n	24c2 <prvSendFrontAndBackTest+0x5a>
		{
			xErrorDetected = pdTRUE;
    24c0:	6035      	str	r5, [r6, #0]
		}

		xQueueSendToBack( xQueue, ( void * ) &ulLoopCounter, genqNO_BLOCK );
    24c2:	2200      	movs	r2, #0
    24c4:	1c20      	adds	r0, r4, #0
    24c6:	1c39      	adds	r1, r7, #0
    24c8:	1c13      	adds	r3, r2, #0
    24ca:	f000 fdaf 	bl	302c <xQueueGenericSend>

		if( uxQueueMessagesWaiting( xQueue ) != 1 )
    24ce:	1c20      	adds	r0, r4, #0
    24d0:	f000 ff60 	bl	3394 <uxQueueMessagesWaiting>
    24d4:	2801      	cmp	r0, #1
    24d6:	d000      	beq.n	24da <prvSendFrontAndBackTest+0x72>
		{
			xErrorDetected = pdTRUE;
    24d8:	6035      	str	r5, [r6, #0]
		}

		if( xQueueReceive( xQueue, ( void * ) &ulData, genqNO_BLOCK ) != pdPASS )
    24da:	2200      	movs	r2, #0
    24dc:	1c20      	adds	r0, r4, #0
    24de:	a901      	add	r1, sp, #4
    24e0:	1c13      	adds	r3, r2, #0
    24e2:	f000 fe73 	bl	31cc <xQueueGenericReceive>
    24e6:	2801      	cmp	r0, #1
    24e8:	d000      	beq.n	24ec <prvSendFrontAndBackTest+0x84>
		{
			xErrorDetected = pdTRUE;
    24ea:	6035      	str	r5, [r6, #0]
		}

		if( uxQueueMessagesWaiting( xQueue ) != 0 )
    24ec:	1c20      	adds	r0, r4, #0
    24ee:	f000 ff51 	bl	3394 <uxQueueMessagesWaiting>
    24f2:	2800      	cmp	r0, #0
    24f4:	d000      	beq.n	24f8 <prvSendFrontAndBackTest+0x90>
		{
			xErrorDetected = pdTRUE;
    24f6:	6035      	str	r5, [r6, #0]
		}

		/* The data we sent to the queue should equal the data we just received
		from the queue. */
		if( ulLoopCounter != ulData )
    24f8:	6838      	ldr	r0, [r7, #0]
    24fa:	9b01      	ldr	r3, [sp, #4]
    24fc:	4298      	cmp	r0, r3
    24fe:	d000      	beq.n	2502 <prvSendFrontAndBackTest+0x9a>
		{
			xErrorDetected = pdTRUE;
    2500:	6035      	str	r5, [r6, #0]
		#endif



		/* Place 2, 3, 4 into the queue, adding items to the back of the queue. */
		for( ulData = 2; ulData < 5; ulData++ )
    2502:	464b      	mov	r3, r9
    2504:	9301      	str	r3, [sp, #4]
		{
			xQueueSendToBack( xQueue, ( void * ) &ulData, genqNO_BLOCK );
    2506:	2200      	movs	r2, #0
    2508:	a901      	add	r1, sp, #4
    250a:	1c20      	adds	r0, r4, #0
    250c:	1c13      	adds	r3, r2, #0
    250e:	f000 fd8d 	bl	302c <xQueueGenericSend>
		#endif



		/* Place 2, 3, 4 into the queue, adding items to the back of the queue. */
		for( ulData = 2; ulData < 5; ulData++ )
    2512:	9901      	ldr	r1, [sp, #4]
    2514:	3101      	adds	r1, #1
    2516:	9101      	str	r1, [sp, #4]
    2518:	2904      	cmp	r1, #4
    251a:	d9f4      	bls.n	2506 <prvSendFrontAndBackTest+0x9e>
			xQueueSendToBack( xQueue, ( void * ) &ulData, genqNO_BLOCK );
		}

		/* Now the order in the queue should be 2, 3, 4, with 2 being the first
		thing to be read out.  Now add 1 then 0 to the front of the queue. */
		if( uxQueueMessagesWaiting( xQueue ) != 3 )
    251c:	1c20      	adds	r0, r4, #0
    251e:	f000 ff39 	bl	3394 <uxQueueMessagesWaiting>
    2522:	2803      	cmp	r0, #3
    2524:	d000      	beq.n	2528 <prvSendFrontAndBackTest+0xc0>
		{
			xErrorDetected = pdTRUE;
    2526:	6035      	str	r5, [r6, #0]
		}
		ulData = 1;
		xQueueSendToFront( xQueue, ( void * ) &ulData, genqNO_BLOCK );
    2528:	a901      	add	r1, sp, #4
    252a:	2200      	movs	r2, #0
    252c:	1c2b      	adds	r3, r5, #0
    252e:	1c20      	adds	r0, r4, #0
		thing to be read out.  Now add 1 then 0 to the front of the queue. */
		if( uxQueueMessagesWaiting( xQueue ) != 3 )
		{
			xErrorDetected = pdTRUE;
		}
		ulData = 1;
    2530:	9501      	str	r5, [sp, #4]
		xQueueSendToFront( xQueue, ( void * ) &ulData, genqNO_BLOCK );
    2532:	f000 fd7b 	bl	302c <xQueueGenericSend>
		ulData = 0;
    2536:	4643      	mov	r3, r8
    2538:	9301      	str	r3, [sp, #4]
		xQueueSendToFront( xQueue, ( void * ) &ulData, genqNO_BLOCK );
    253a:	1c20      	adds	r0, r4, #0
    253c:	a901      	add	r1, sp, #4
    253e:	4642      	mov	r2, r8
    2540:	1c2b      	adds	r3, r5, #0
    2542:	f000 fd73 	bl	302c <xQueueGenericSend>

		/* Now the queue should be full, and when we read the data out we
		should receive 0, 1, 2, 3, 4. */
		if( uxQueueMessagesWaiting( xQueue ) != 5 )
    2546:	1c20      	adds	r0, r4, #0
    2548:	f000 ff24 	bl	3394 <uxQueueMessagesWaiting>
    254c:	2805      	cmp	r0, #5
    254e:	d000      	beq.n	2552 <prvSendFrontAndBackTest+0xea>
		{
			xErrorDetected = pdTRUE;
    2550:	6035      	str	r5, [r6, #0]
		}

		if( xQueueSendToFront( xQueue, ( void * ) &ulData, genqNO_BLOCK ) != errQUEUE_FULL )
    2552:	1c20      	adds	r0, r4, #0
    2554:	a901      	add	r1, sp, #4
    2556:	2200      	movs	r2, #0
    2558:	2301      	movs	r3, #1
    255a:	f000 fd67 	bl	302c <xQueueGenericSend>
    255e:	2800      	cmp	r0, #0
    2560:	d000      	beq.n	2564 <prvSendFrontAndBackTest+0xfc>
		{
			xErrorDetected = pdTRUE;
    2562:	6035      	str	r5, [r6, #0]
		}

		if( xQueueSendToBack( xQueue, ( void * ) &ulData, genqNO_BLOCK ) != errQUEUE_FULL )
    2564:	2200      	movs	r2, #0
    2566:	1c20      	adds	r0, r4, #0
    2568:	a901      	add	r1, sp, #4
    256a:	1c13      	adds	r3, r2, #0
    256c:	f000 fd5e 	bl	302c <xQueueGenericSend>
    2570:	2800      	cmp	r0, #0
    2572:	d100      	bne.n	2576 <prvSendFrontAndBackTest+0x10e>
    2574:	e08c      	b.n	2690 <prvSendFrontAndBackTest+0x228>
		#if configUSE_PREEMPTION == 0
			taskYIELD();
		#endif

		/* Check the data we read out is in the expected order. */
		for( ulData = 0; ulData < genqQUEUE_LENGTH; ulData++ )
    2576:	4643      	mov	r3, r8
			xErrorDetected = pdTRUE;
		}

		if( xQueueSendToBack( xQueue, ( void * ) &ulData, genqNO_BLOCK ) != errQUEUE_FULL )
		{
			xErrorDetected = pdTRUE;
    2578:	6035      	str	r5, [r6, #0]
		#if configUSE_PREEMPTION == 0
			taskYIELD();
		#endif

		/* Check the data we read out is in the expected order. */
		for( ulData = 0; ulData < genqQUEUE_LENGTH; ulData++ )
    257a:	9301      	str	r3, [sp, #4]
		{
			/* Try peeking the data first. */
			if( xQueuePeek( xQueue, &ulData2, genqNO_BLOCK ) != pdPASS )
    257c:	1c20      	adds	r0, r4, #0
    257e:	4669      	mov	r1, sp
    2580:	2200      	movs	r2, #0
    2582:	2301      	movs	r3, #1
    2584:	f000 fe22 	bl	31cc <xQueueGenericReceive>
    2588:	2801      	cmp	r0, #1
    258a:	d000      	beq.n	258e <prvSendFrontAndBackTest+0x126>
			{
				xErrorDetected = pdTRUE;
    258c:	6035      	str	r5, [r6, #0]
			}

			if( ulData != ulData2 )
    258e:	9b00      	ldr	r3, [sp, #0]
    2590:	9a01      	ldr	r2, [sp, #4]
    2592:	429a      	cmp	r2, r3
    2594:	d000      	beq.n	2598 <prvSendFrontAndBackTest+0x130>
			{
				xErrorDetected = pdTRUE;
    2596:	6035      	str	r5, [r6, #0]
			}
			

			/* Now try receiving the data for real.  The value should be the
			same.  Clobber the value first so we know we really received it. */
			ulData2 = ~ulData2;
    2598:	43d8      	mvns	r0, r3
			if( xQueueReceive( xQueue, &ulData2, genqNO_BLOCK ) != pdPASS )
    259a:	2200      	movs	r2, #0
			}
			

			/* Now try receiving the data for real.  The value should be the
			same.  Clobber the value first so we know we really received it. */
			ulData2 = ~ulData2;
    259c:	9000      	str	r0, [sp, #0]
			if( xQueueReceive( xQueue, &ulData2, genqNO_BLOCK ) != pdPASS )
    259e:	4669      	mov	r1, sp
    25a0:	1c20      	adds	r0, r4, #0
    25a2:	1c13      	adds	r3, r2, #0
    25a4:	f000 fe12 	bl	31cc <xQueueGenericReceive>
    25a8:	2801      	cmp	r0, #1
    25aa:	d000      	beq.n	25ae <prvSendFrontAndBackTest+0x146>
			{
				xErrorDetected = pdTRUE;
    25ac:	6035      	str	r5, [r6, #0]
			}

			if( ulData != ulData2 )
    25ae:	9b01      	ldr	r3, [sp, #4]
    25b0:	9a00      	ldr	r2, [sp, #0]
    25b2:	4293      	cmp	r3, r2
    25b4:	d000      	beq.n	25b8 <prvSendFrontAndBackTest+0x150>
			{
				xErrorDetected = pdTRUE;
    25b6:	6035      	str	r5, [r6, #0]
		#if configUSE_PREEMPTION == 0
			taskYIELD();
		#endif

		/* Check the data we read out is in the expected order. */
		for( ulData = 0; ulData < genqQUEUE_LENGTH; ulData++ )
    25b8:	3301      	adds	r3, #1
    25ba:	9301      	str	r3, [sp, #4]
    25bc:	2b04      	cmp	r3, #4
    25be:	d9dd      	bls.n	257c <prvSendFrontAndBackTest+0x114>
				xErrorDetected = pdTRUE;
			}
		}

		/* The queue should now be empty again. */
		if( uxQueueMessagesWaiting( xQueue ) != 0 )
    25c0:	1c20      	adds	r0, r4, #0
    25c2:	f000 fee7 	bl	3394 <uxQueueMessagesWaiting>
    25c6:	2800      	cmp	r0, #0
    25c8:	d000      	beq.n	25cc <prvSendFrontAndBackTest+0x164>
		{
			xErrorDetected = pdTRUE;
    25ca:	6035      	str	r5, [r6, #0]
			taskYIELD();
		#endif


		/* Our queue is empty once more, add 10, 11 to the back. */
		ulData = 10;
    25cc:	210a      	movs	r1, #10
		if( xQueueSend( xQueue, &ulData, genqNO_BLOCK ) != pdPASS )
    25ce:	2200      	movs	r2, #0
			taskYIELD();
		#endif


		/* Our queue is empty once more, add 10, 11 to the back. */
		ulData = 10;
    25d0:	9101      	str	r1, [sp, #4]
		if( xQueueSend( xQueue, &ulData, genqNO_BLOCK ) != pdPASS )
    25d2:	1c20      	adds	r0, r4, #0
    25d4:	a901      	add	r1, sp, #4
    25d6:	1c13      	adds	r3, r2, #0
    25d8:	f000 fd28 	bl	302c <xQueueGenericSend>
    25dc:	2801      	cmp	r0, #1
    25de:	d000      	beq.n	25e2 <prvSendFrontAndBackTest+0x17a>
		{
			xErrorDetected = pdTRUE;
    25e0:	6035      	str	r5, [r6, #0]
		}
		ulData = 11;
    25e2:	230b      	movs	r3, #11
		if( xQueueSend( xQueue, &ulData, genqNO_BLOCK ) != pdPASS )
    25e4:	2200      	movs	r2, #0
		ulData = 10;
		if( xQueueSend( xQueue, &ulData, genqNO_BLOCK ) != pdPASS )
		{
			xErrorDetected = pdTRUE;
		}
		ulData = 11;
    25e6:	9301      	str	r3, [sp, #4]
		if( xQueueSend( xQueue, &ulData, genqNO_BLOCK ) != pdPASS )
    25e8:	1c20      	adds	r0, r4, #0
    25ea:	a901      	add	r1, sp, #4
    25ec:	1c13      	adds	r3, r2, #0
    25ee:	f000 fd1d 	bl	302c <xQueueGenericSend>
    25f2:	2801      	cmp	r0, #1
    25f4:	d000      	beq.n	25f8 <prvSendFrontAndBackTest+0x190>
		{
			xErrorDetected = pdTRUE;
    25f6:	6035      	str	r5, [r6, #0]
		}

		if( uxQueueMessagesWaiting( xQueue ) != 2 )
    25f8:	1c20      	adds	r0, r4, #0
    25fa:	f000 fecb 	bl	3394 <uxQueueMessagesWaiting>
    25fe:	2802      	cmp	r0, #2
    2600:	d000      	beq.n	2604 <prvSendFrontAndBackTest+0x19c>
		{
			xErrorDetected = pdTRUE;
    2602:	6035      	str	r5, [r6, #0]
		}

		/* Now we should have 10, 11 in the queue.  Add 7, 8, 9 to the
		front. */
		for( ulData = 9; ulData >= 7; ulData-- )
    2604:	2009      	movs	r0, #9
    2606:	9001      	str	r0, [sp, #4]
		{
			if( xQueueSendToFront( xQueue, ( void * ) &ulData, genqNO_BLOCK ) != pdPASS )
    2608:	1c20      	adds	r0, r4, #0
    260a:	a901      	add	r1, sp, #4
    260c:	2200      	movs	r2, #0
    260e:	2301      	movs	r3, #1
    2610:	f000 fd0c 	bl	302c <xQueueGenericSend>
    2614:	2801      	cmp	r0, #1
    2616:	d000      	beq.n	261a <prvSendFrontAndBackTest+0x1b2>
			{
				xErrorDetected = pdTRUE;
    2618:	6035      	str	r5, [r6, #0]
			xErrorDetected = pdTRUE;
		}

		/* Now we should have 10, 11 in the queue.  Add 7, 8, 9 to the
		front. */
		for( ulData = 9; ulData >= 7; ulData-- )
    261a:	9a01      	ldr	r2, [sp, #4]
    261c:	3a01      	subs	r2, #1
    261e:	9201      	str	r2, [sp, #4]
    2620:	2a06      	cmp	r2, #6
    2622:	d8f1      	bhi.n	2608 <prvSendFrontAndBackTest+0x1a0>
			}
		}

		/* Now check that the queue is full, and that receiving data provides
		the expected sequence of 7, 8, 9, 10, 11. */
		if( uxQueueMessagesWaiting( xQueue ) != 5 )
    2624:	1c20      	adds	r0, r4, #0
    2626:	f000 feb5 	bl	3394 <uxQueueMessagesWaiting>
    262a:	2805      	cmp	r0, #5
    262c:	d000      	beq.n	2630 <prvSendFrontAndBackTest+0x1c8>
		{
			xErrorDetected = pdTRUE;
    262e:	6035      	str	r5, [r6, #0]
		}

		if( xQueueSendToFront( xQueue, ( void * ) &ulData, genqNO_BLOCK ) != errQUEUE_FULL )
    2630:	1c20      	adds	r0, r4, #0
    2632:	a901      	add	r1, sp, #4
    2634:	2200      	movs	r2, #0
    2636:	2301      	movs	r3, #1
    2638:	f000 fcf8 	bl	302c <xQueueGenericSend>
    263c:	2800      	cmp	r0, #0
    263e:	d000      	beq.n	2642 <prvSendFrontAndBackTest+0x1da>
		{
			xErrorDetected = pdTRUE;
    2640:	6035      	str	r5, [r6, #0]
		}

		if( xQueueSendToBack( xQueue, ( void * ) &ulData, genqNO_BLOCK ) != errQUEUE_FULL )
    2642:	2200      	movs	r2, #0
    2644:	1c20      	adds	r0, r4, #0
    2646:	a901      	add	r1, sp, #4
    2648:	1c13      	adds	r3, r2, #0
    264a:	f000 fcef 	bl	302c <xQueueGenericSend>
    264e:	2800      	cmp	r0, #0
    2650:	d000      	beq.n	2654 <prvSendFrontAndBackTest+0x1ec>
		{
			xErrorDetected = pdTRUE;
    2652:	6035      	str	r5, [r6, #0]
		#if configUSE_PREEMPTION == 0
			taskYIELD();
		#endif

		/* Check the data we read out is in the expected order. */
		for( ulData = 7; ulData < ( 7 + genqQUEUE_LENGTH ); ulData++ )
    2654:	2107      	movs	r1, #7
    2656:	9101      	str	r1, [sp, #4]
		{
			if( xQueueReceive( xQueue, &ulData2, genqNO_BLOCK ) != pdPASS )
    2658:	2200      	movs	r2, #0
    265a:	1c20      	adds	r0, r4, #0
    265c:	4669      	mov	r1, sp
    265e:	1c13      	adds	r3, r2, #0
    2660:	f000 fdb4 	bl	31cc <xQueueGenericReceive>
    2664:	2801      	cmp	r0, #1
    2666:	d000      	beq.n	266a <prvSendFrontAndBackTest+0x202>
			{
				xErrorDetected = pdTRUE;
    2668:	6035      	str	r5, [r6, #0]
			}

			if( ulData != ulData2 )
    266a:	9b01      	ldr	r3, [sp, #4]
    266c:	9a00      	ldr	r2, [sp, #0]
    266e:	4293      	cmp	r3, r2
    2670:	d000      	beq.n	2674 <prvSendFrontAndBackTest+0x20c>
			{
				xErrorDetected = pdTRUE;
    2672:	6035      	str	r5, [r6, #0]
		#if configUSE_PREEMPTION == 0
			taskYIELD();
		#endif

		/* Check the data we read out is in the expected order. */
		for( ulData = 7; ulData < ( 7 + genqQUEUE_LENGTH ); ulData++ )
    2674:	3301      	adds	r3, #1
    2676:	9301      	str	r3, [sp, #4]
    2678:	2b0b      	cmp	r3, #11
    267a:	d9ed      	bls.n	2658 <prvSendFrontAndBackTest+0x1f0>
			{
				xErrorDetected = pdTRUE;
			}
		}

		if( uxQueueMessagesWaiting( xQueue ) != 0 )
    267c:	1c20      	adds	r0, r4, #0
    267e:	f000 fe89 	bl	3394 <uxQueueMessagesWaiting>
    2682:	2800      	cmp	r0, #0
    2684:	d000      	beq.n	2688 <prvSendFrontAndBackTest+0x220>
		{
			xErrorDetected = pdTRUE;
    2686:	6035      	str	r5, [r6, #0]
		}

		ulLoopCounter++;
    2688:	683b      	ldr	r3, [r7, #0]
    268a:	3301      	adds	r3, #1
    268c:	603b      	str	r3, [r7, #0]
	}
    268e:	e6f8      	b.n	2482 <prvSendFrontAndBackTest+0x1a>
		#if configUSE_PREEMPTION == 0
			taskYIELD();
		#endif

		/* Check the data we read out is in the expected order. */
		for( ulData = 0; ulData < genqQUEUE_LENGTH; ulData++ )
    2690:	9001      	str	r0, [sp, #4]
    2692:	e773      	b.n	257c <prvSendFrontAndBackTest+0x114>
    2694:	40000a18 	.word	0x40000a18
    2698:	40000a14 	.word	0x40000a14

0000269c <vStartGenericQueueTasks>:
static xTaskHandle xHighPriorityMutexTask, xMediumPriorityMutexTask;

/*-----------------------------------------------------------*/

void vStartGenericQueueTasks( unsigned portBASE_TYPE uxPriority )
{
    269c:	b530      	push	{r4, r5, lr}
    269e:	b085      	sub	sp, #20
    26a0:	1c05      	adds	r5, r0, #0
xQueueHandle xQueue;
xSemaphoreHandle xMutex;

	/* Create the queue that we are going to use for the
	prvSendFrontAndBackTest demo. */
	xQueue = xQueueCreate( genqQUEUE_LENGTH, sizeof( unsigned portLONG ) );
    26a2:	2104      	movs	r1, #4
    26a4:	2005      	movs	r0, #5
    26a6:	f000 fc85 	bl	2fb4 <xQueueCreate>
	vQueueAddToRegistry( xQueue, ( signed portCHAR * ) "Gen_Queue_Test" );

	/* Create the demo task and pass it the queue just created.  We are
	passing the queue handle by value so it does not matter that it is
	declared on the stack here. */
	xTaskCreate( prvSendFrontAndBackTest, ( signed portCHAR * )"GenQ", configMINIMAL_STACK_SIZE, ( void * ) xQueue, uxPriority, NULL );
    26aa:	2400      	movs	r4, #0
xQueueHandle xQueue;
xSemaphoreHandle xMutex;

	/* Create the queue that we are going to use for the
	prvSendFrontAndBackTest demo. */
	xQueue = xQueueCreate( genqQUEUE_LENGTH, sizeof( unsigned portLONG ) );
    26ac:	1c03      	adds	r3, r0, #0
	vQueueAddToRegistry( xQueue, ( signed portCHAR * ) "Gen_Queue_Test" );

	/* Create the demo task and pass it the queue just created.  We are
	passing the queue handle by value so it does not matter that it is
	declared on the stack here. */
	xTaskCreate( prvSendFrontAndBackTest, ( signed portCHAR * )"GenQ", configMINIMAL_STACK_SIZE, ( void * ) xQueue, uxPriority, NULL );
    26ae:	4919      	ldr	r1, [pc, #100]	; (2714 <vStartGenericQueueTasks+0x78>)
    26b0:	2268      	movs	r2, #104	; 0x68
    26b2:	4819      	ldr	r0, [pc, #100]	; (2718 <vStartGenericQueueTasks+0x7c>)
    26b4:	9500      	str	r5, [sp, #0]
    26b6:	9401      	str	r4, [sp, #4]
    26b8:	9402      	str	r4, [sp, #8]
    26ba:	9403      	str	r4, [sp, #12]
    26bc:	f000 fee0 	bl	3480 <xTaskGenericCreate>

	/* Create the mutex used by the prvMutexTest task. */
	xMutex = xSemaphoreCreateMutex();
    26c0:	f000 fd3c 	bl	313c <xQueueCreateMutex>
    26c4:	1c05      	adds	r5, r0, #0
	vQueueAddToRegistry( ( xQueueHandle ) xMutex, ( signed portCHAR * ) "Gen_Queue_Mutex" );

	/* Create the mutex demo tasks and pass it the mutex just created.  We are
	passing the mutex handle by value so it does not matter that it is declared
	on the stack here. */
	xTaskCreate( prvLowPriorityMutexTask, ( signed portCHAR * )"MuLow", configMINIMAL_STACK_SIZE, ( void * ) xMutex, genqMUTEX_LOW_PRIORITY, NULL );
    26c6:	1c2b      	adds	r3, r5, #0
    26c8:	4914      	ldr	r1, [pc, #80]	; (271c <vStartGenericQueueTasks+0x80>)
    26ca:	2268      	movs	r2, #104	; 0x68
    26cc:	4814      	ldr	r0, [pc, #80]	; (2720 <vStartGenericQueueTasks+0x84>)
    26ce:	9400      	str	r4, [sp, #0]
    26d0:	9401      	str	r4, [sp, #4]
    26d2:	9402      	str	r4, [sp, #8]
    26d4:	9403      	str	r4, [sp, #12]
    26d6:	f000 fed3 	bl	3480 <xTaskGenericCreate>
	xTaskCreate( prvMediumPriorityMutexTask, ( signed portCHAR * )"MuMed", configMINIMAL_STACK_SIZE, NULL, genqMUTEX_MEDIUM_PRIORITY, &xMediumPriorityMutexTask );
    26da:	4912      	ldr	r1, [pc, #72]	; (2724 <vStartGenericQueueTasks+0x88>)
    26dc:	2202      	movs	r2, #2
    26de:	9200      	str	r2, [sp, #0]
    26e0:	9101      	str	r1, [sp, #4]
    26e2:	1c23      	adds	r3, r4, #0
    26e4:	4910      	ldr	r1, [pc, #64]	; (2728 <vStartGenericQueueTasks+0x8c>)
    26e6:	2268      	movs	r2, #104	; 0x68
    26e8:	4810      	ldr	r0, [pc, #64]	; (272c <vStartGenericQueueTasks+0x90>)
    26ea:	9402      	str	r4, [sp, #8]
    26ec:	9403      	str	r4, [sp, #12]
    26ee:	f000 fec7 	bl	3480 <xTaskGenericCreate>
	xTaskCreate( prvHighPriorityMutexTask, ( signed portCHAR * )"MuHigh", configMINIMAL_STACK_SIZE, ( void * ) xMutex, genqMUTEX_HIGH_PRIORITY, &xHighPriorityMutexTask );
    26f2:	4b0f      	ldr	r3, [pc, #60]	; (2730 <vStartGenericQueueTasks+0x94>)
    26f4:	2003      	movs	r0, #3
    26f6:	9000      	str	r0, [sp, #0]
    26f8:	9301      	str	r3, [sp, #4]
    26fa:	490e      	ldr	r1, [pc, #56]	; (2734 <vStartGenericQueueTasks+0x98>)
    26fc:	1c2b      	adds	r3, r5, #0
    26fe:	2268      	movs	r2, #104	; 0x68
    2700:	480d      	ldr	r0, [pc, #52]	; (2738 <vStartGenericQueueTasks+0x9c>)
    2702:	9402      	str	r4, [sp, #8]
    2704:	9403      	str	r4, [sp, #12]
    2706:	f000 febb 	bl	3480 <xTaskGenericCreate>
}
    270a:	b005      	add	sp, #20
    270c:	bc30      	pop	{r4, r5}
    270e:	bc01      	pop	{r0}
    2710:	4700      	bx	r0
    2712:	46c0      	nop			; (mov r8, r8)
    2714:	0000e85c 	.word	0x0000e85c
    2718:	00002469 	.word	0x00002469
    271c:	0000e864 	.word	0x0000e864
    2720:	000023a1 	.word	0x000023a1
    2724:	40000a10 	.word	0x40000a10
    2728:	0000e86c 	.word	0x0000e86c
    272c:	0000234d 	.word	0x0000234d
    2730:	40000a00 	.word	0x40000a00
    2734:	0000e874 	.word	0x0000e874
    2738:	00002365 	.word	0x00002365

0000273c <xAreGenericQueueTasksStillRunning>:
}
/*-----------------------------------------------------------*/

/* This is called to check that all the created tasks are still running. */
portBASE_TYPE xAreGenericQueueTasksStillRunning( void )
{
    273c:	b570      	push	{r4, r5, r6, lr}
static unsigned portLONG ulLastLoopCounter = 0, ulLastLoopCounter2 = 0;

	/* If the demo task is still running then we expect the loopcounters to
	have incremented since this function was last called. */
	if( ulLastLoopCounter == ulLoopCounter )
    273e:	4c0f      	ldr	r4, [pc, #60]	; (277c <xAreGenericQueueTasksStillRunning+0x40>)
    2740:	490f      	ldr	r1, [pc, #60]	; (2780 <xAreGenericQueueTasksStillRunning+0x44>)
    2742:	6823      	ldr	r3, [r4, #0]
    2744:	680a      	ldr	r2, [r1, #0]
    2746:	429a      	cmp	r2, r3
    2748:	d014      	beq.n	2774 <xAreGenericQueueTasksStillRunning+0x38>
    274a:	480e      	ldr	r0, [pc, #56]	; (2784 <xAreGenericQueueTasksStillRunning+0x48>)
	{
		xErrorDetected = pdTRUE;
	}

	if( ulLastLoopCounter2 == ulLoopCounter2 )
    274c:	4a0e      	ldr	r2, [pc, #56]	; (2788 <xAreGenericQueueTasksStillRunning+0x4c>)
    274e:	4b0f      	ldr	r3, [pc, #60]	; (278c <xAreGenericQueueTasksStillRunning+0x50>)
    2750:	6815      	ldr	r5, [r2, #0]
    2752:	681e      	ldr	r6, [r3, #0]
    2754:	42ae      	cmp	r6, r5
    2756:	d009      	beq.n	276c <xAreGenericQueueTasksStillRunning+0x30>
    2758:	6800      	ldr	r0, [r0, #0]
    275a:	4245      	negs	r5, r0
    275c:	4168      	adcs	r0, r5
	{
		xErrorDetected = pdTRUE;
	}

	ulLastLoopCounter = ulLoopCounter;
    275e:	6824      	ldr	r4, [r4, #0]
    2760:	600c      	str	r4, [r1, #0]
	ulLastLoopCounter2 = ulLoopCounter2;	
    2762:	6811      	ldr	r1, [r2, #0]
    2764:	6019      	str	r1, [r3, #0]

	/* Errors detected in the task itself will have latched xErrorDetected
	to true. */

	return !xErrorDetected;
}
    2766:	bc70      	pop	{r4, r5, r6}
    2768:	bc02      	pop	{r1}
    276a:	4708      	bx	r1
		xErrorDetected = pdTRUE;
	}

	if( ulLastLoopCounter2 == ulLoopCounter2 )
	{
		xErrorDetected = pdTRUE;
    276c:	2501      	movs	r5, #1
    276e:	6005      	str	r5, [r0, #0]
    2770:	2000      	movs	r0, #0
    2772:	e7f4      	b.n	275e <xAreGenericQueueTasksStillRunning+0x22>

	/* If the demo task is still running then we expect the loopcounters to
	have incremented since this function was last called. */
	if( ulLastLoopCounter == ulLoopCounter )
	{
		xErrorDetected = pdTRUE;
    2774:	4803      	ldr	r0, [pc, #12]	; (2784 <xAreGenericQueueTasksStillRunning+0x48>)
    2776:	2501      	movs	r5, #1
    2778:	6005      	str	r5, [r0, #0]
    277a:	e7e7      	b.n	274c <xAreGenericQueueTasksStillRunning+0x10>
    277c:	40000a18 	.word	0x40000a18
    2780:	40000a08 	.word	0x40000a08
    2784:	40000a14 	.word	0x40000a14
    2788:	400009fc 	.word	0x400009fc
    278c:	40000a04 	.word	0x40000a04

00002790 <prvHighestPriorityPeekTask>:
	xTaskCreate( prvHighestPriorityPeekTask, ( signed portCHAR * )"PeekH2", configMINIMAL_STACK_SIZE, ( void * ) xQueue, qpeekHIGHEST_PRIORITY, &xHighestPriorityTask );
}
/*-----------------------------------------------------------*/

static void prvHighestPriorityPeekTask( void *pvParameters )
{
    2790:	b5f0      	push	{r4, r5, r6, r7, lr}
    2792:	4d29      	ldr	r5, [pc, #164]	; (2838 <prvHighestPriorityPeekTask+0xa8>)
		be blocked on the queue.  We unblocked because the low priority task
		wrote a value to the queue, which we should have peeked.  Peeking the
		data (rather than receiving it) will leave the data on the queue, so
		the high priority task should then have also been unblocked, but not
		yet executed. */
		if( ulValue != 0x11223344 )
    2794:	4f29      	ldr	r7, [pc, #164]	; (283c <prvHighestPriorityPeekTask+0xac>)
	xTaskCreate( prvHighestPriorityPeekTask, ( signed portCHAR * )"PeekH2", configMINIMAL_STACK_SIZE, ( void * ) xQueue, qpeekHIGHEST_PRIORITY, &xHighestPriorityTask );
}
/*-----------------------------------------------------------*/

static void prvHighestPriorityPeekTask( void *pvParameters )
{
    2796:	b083      	sub	sp, #12
    2798:	1c06      	adds	r6, r0, #0

	for( ;; )
	{
		/* Try peeking from the queue.  The queue should be empty so we will
		block, allowing the high priority task to execute. */
		if( xQueuePeek( xQueue, &ulValue, portMAX_DELAY ) != pdPASS )
    279a:	2401      	movs	r4, #1
    279c:	2201      	movs	r2, #1
    279e:	1c30      	adds	r0, r6, #0
    27a0:	a901      	add	r1, sp, #4
    27a2:	4252      	negs	r2, r2
    27a4:	2301      	movs	r3, #1
    27a6:	f000 fd11 	bl	31cc <xQueueGenericReceive>
    27aa:	2801      	cmp	r0, #1
    27ac:	d000      	beq.n	27b0 <prvHighestPriorityPeekTask+0x20>
		{
			/* We expected to have received something by the time we unblock. */
			xErrorDetected = pdTRUE;
    27ae:	602c      	str	r4, [r5, #0]
		be blocked on the queue.  We unblocked because the low priority task
		wrote a value to the queue, which we should have peeked.  Peeking the
		data (rather than receiving it) will leave the data on the queue, so
		the high priority task should then have also been unblocked, but not
		yet executed. */
		if( ulValue != 0x11223344 )
    27b0:	9b01      	ldr	r3, [sp, #4]
    27b2:	42bb      	cmp	r3, r7
    27b4:	d000      	beq.n	27b8 <prvHighestPriorityPeekTask+0x28>
		{
			/* We did not receive the expected value. */
			xErrorDetected = pdTRUE;
    27b6:	602c      	str	r4, [r5, #0]
		}

		if( uxQueueMessagesWaiting( xQueue ) != 1 )
    27b8:	1c30      	adds	r0, r6, #0
    27ba:	f000 fdeb 	bl	3394 <uxQueueMessagesWaiting>
    27be:	2801      	cmp	r0, #1
    27c0:	d000      	beq.n	27c4 <prvHighestPriorityPeekTask+0x34>
		{
			/* The message should have been left on the queue. */
			xErrorDetected = pdTRUE;
    27c2:	602c      	str	r4, [r5, #0]
		}

		/* Now we are going to actually receive the data, so when the high
		priority task runs it will find the queue empty and return to the
		blocked state. */
		ulValue = 0;
    27c4:	2300      	movs	r3, #0
		if( xQueueReceive( xQueue, &ulValue, qpeekNO_BLOCK ) != pdPASS )
    27c6:	1c30      	adds	r0, r6, #0
    27c8:	a901      	add	r1, sp, #4
    27ca:	1c1a      	adds	r2, r3, #0
		}

		/* Now we are going to actually receive the data, so when the high
		priority task runs it will find the queue empty and return to the
		blocked state. */
		ulValue = 0;
    27cc:	9301      	str	r3, [sp, #4]
		if( xQueueReceive( xQueue, &ulValue, qpeekNO_BLOCK ) != pdPASS )
    27ce:	f000 fcfd 	bl	31cc <xQueueGenericReceive>
    27d2:	2801      	cmp	r0, #1
    27d4:	d000      	beq.n	27d8 <prvHighestPriorityPeekTask+0x48>
		{
			/* We expected to receive the value. */
			xErrorDetected = pdTRUE;
    27d6:	602c      	str	r4, [r5, #0]
		}

		if( ulValue != 0x11223344 )
    27d8:	9801      	ldr	r0, [sp, #4]
    27da:	42b8      	cmp	r0, r7
    27dc:	d000      	beq.n	27e0 <prvHighestPriorityPeekTask+0x50>
		{
			/* We did not receive the expected value - which should have been
			the same value as was peeked. */
			xErrorDetected = pdTRUE;
    27de:	602c      	str	r4, [r5, #0]
		}

		/* Now we will block again as the queue is once more empty.  The low 
		priority task can then execute again. */
		if( xQueuePeek( xQueue, &ulValue, portMAX_DELAY ) != pdPASS )
    27e0:	2201      	movs	r2, #1
    27e2:	1c30      	adds	r0, r6, #0
    27e4:	a901      	add	r1, sp, #4
    27e6:	4252      	negs	r2, r2
    27e8:	2301      	movs	r3, #1
    27ea:	f000 fcef 	bl	31cc <xQueueGenericReceive>
    27ee:	2801      	cmp	r0, #1
    27f0:	d000      	beq.n	27f4 <prvHighestPriorityPeekTask+0x64>
		{
			/* We expected to have received something by the time we unblock. */
			xErrorDetected = pdTRUE;
    27f2:	602c      	str	r4, [r5, #0]
		}

		/* When we get here the low priority task should have again written to the
		queue. */
		if( ulValue != 0x01234567 )
    27f4:	9901      	ldr	r1, [sp, #4]
    27f6:	4b12      	ldr	r3, [pc, #72]	; (2840 <prvHighestPriorityPeekTask+0xb0>)
    27f8:	4299      	cmp	r1, r3
    27fa:	d000      	beq.n	27fe <prvHighestPriorityPeekTask+0x6e>
		{
			/* We did not receive the expected value. */
			xErrorDetected = pdTRUE;
    27fc:	602c      	str	r4, [r5, #0]
		}

		if( uxQueueMessagesWaiting( xQueue ) != 1 )
    27fe:	1c30      	adds	r0, r6, #0
    2800:	f000 fdc8 	bl	3394 <uxQueueMessagesWaiting>
    2804:	2801      	cmp	r0, #1
    2806:	d000      	beq.n	280a <prvHighestPriorityPeekTask+0x7a>
		{
			/* The message should have been left on the queue. */
			xErrorDetected = pdTRUE;
    2808:	602c      	str	r4, [r5, #0]

		/* We only peeked the data, so suspending ourselves now should enable
		the high priority task to also peek the data.  The high priority task
		will have been unblocked when we peeked the data as we left the data
		in the queue. */
		vTaskSuspend( NULL );
    280a:	2000      	movs	r0, #0
    280c:	f001 fb5a 	bl	3ec4 <vTaskSuspend>


		/* This time we are going to do the same as the above test, but the
		high priority task is going to receive the data, rather than peek it.
		This means that the medium priority task should never peek the value. */
		if( xQueuePeek( xQueue, &ulValue, portMAX_DELAY ) != pdPASS )
    2810:	2201      	movs	r2, #1
    2812:	1c30      	adds	r0, r6, #0
    2814:	a901      	add	r1, sp, #4
    2816:	4252      	negs	r2, r2
    2818:	2301      	movs	r3, #1
    281a:	f000 fcd7 	bl	31cc <xQueueGenericReceive>
    281e:	2801      	cmp	r0, #1
    2820:	d000      	beq.n	2824 <prvHighestPriorityPeekTask+0x94>
		{
			xErrorDetected = pdTRUE;
    2822:	602c      	str	r4, [r5, #0]
		}

		if( ulValue != 0xaabbaabb )
    2824:	9801      	ldr	r0, [sp, #4]
    2826:	4b07      	ldr	r3, [pc, #28]	; (2844 <prvHighestPriorityPeekTask+0xb4>)
    2828:	4298      	cmp	r0, r3
    282a:	d000      	beq.n	282e <prvHighestPriorityPeekTask+0x9e>
		{
			xErrorDetected = pdTRUE;
    282c:	602c      	str	r4, [r5, #0]
		}

		vTaskSuspend( NULL );		
    282e:	2000      	movs	r0, #0
    2830:	f001 fb48 	bl	3ec4 <vTaskSuspend>
	}
    2834:	e7b2      	b.n	279c <prvHighestPriorityPeekTask+0xc>
    2836:	46c0      	nop			; (mov r8, r8)
    2838:	40000a28 	.word	0x40000a28
    283c:	11223344 	.word	0x11223344
    2840:	01234567 	.word	0x01234567
    2844:	aabbaabb 	.word	0xaabbaabb

00002848 <prvHighPriorityPeekTask>:
}
/*-----------------------------------------------------------*/

static void prvHighPriorityPeekTask( void *pvParameters )
{
    2848:	b5f0      	push	{r4, r5, r6, r7, lr}
    284a:	4d17      	ldr	r5, [pc, #92]	; (28a8 <prvHighPriorityPeekTask+0x60>)
		}

		/* When we get here the highest priority task should have peeked the data
		(unblocking this task) then suspended (allowing this task to also peek
		the data). */
		if( ulValue != 0x01234567 )
    284c:	4f17      	ldr	r7, [pc, #92]	; (28ac <prvHighPriorityPeekTask+0x64>)
	}
}
/*-----------------------------------------------------------*/

static void prvHighPriorityPeekTask( void *pvParameters )
{
    284e:	b083      	sub	sp, #12
    2850:	1c06      	adds	r6, r0, #0
	for( ;; )
	{
		/* Try peeking from the queue.  The queue should be empty so we will
		block, allowing the medium priority task to execute.  Both the high
		and highest priority tasks will then be blocked on the queue. */
		if( xQueuePeek( xQueue, &ulValue, portMAX_DELAY ) != pdPASS )
    2852:	2401      	movs	r4, #1
    2854:	2201      	movs	r2, #1
    2856:	1c30      	adds	r0, r6, #0
    2858:	a901      	add	r1, sp, #4
    285a:	4252      	negs	r2, r2
    285c:	2301      	movs	r3, #1
    285e:	f000 fcb5 	bl	31cc <xQueueGenericReceive>
    2862:	2801      	cmp	r0, #1
    2864:	d000      	beq.n	2868 <prvHighPriorityPeekTask+0x20>
		{
			/* We expected to have received something by the time we unblock. */
			xErrorDetected = pdTRUE;
    2866:	602c      	str	r4, [r5, #0]
		}

		/* When we get here the highest priority task should have peeked the data
		(unblocking this task) then suspended (allowing this task to also peek
		the data). */
		if( ulValue != 0x01234567 )
    2868:	9b01      	ldr	r3, [sp, #4]
    286a:	42bb      	cmp	r3, r7
    286c:	d000      	beq.n	2870 <prvHighPriorityPeekTask+0x28>
		{
			/* We did not receive the expected value. */
			xErrorDetected = pdTRUE;
    286e:	602c      	str	r4, [r5, #0]
		}

		if( uxQueueMessagesWaiting( xQueue ) != 1 )
    2870:	1c30      	adds	r0, r6, #0
    2872:	f000 fd8f 	bl	3394 <uxQueueMessagesWaiting>
    2876:	2801      	cmp	r0, #1
    2878:	d000      	beq.n	287c <prvHighPriorityPeekTask+0x34>
		{
			/* The message should have been left on the queue. */
			xErrorDetected = pdTRUE;
    287a:	602c      	str	r4, [r5, #0]

		/* We only peeked the data, so suspending ourselves now should enable
		the medium priority task to also peek the data.  The medium priority task
		will have been unblocked when we peeked the data as we left the data
		in the queue. */
		vTaskSuspend( NULL );
    287c:	2000      	movs	r0, #0
    287e:	f001 fb21 	bl	3ec4 <vTaskSuspend>


		/* This time we are going actually receive the value, so the medium
		priority task will never peek the data - we removed it from the queue. */
		if( xQueueReceive( xQueue, &ulValue, portMAX_DELAY ) != pdPASS )
    2882:	2201      	movs	r2, #1
    2884:	1c30      	adds	r0, r6, #0
    2886:	a901      	add	r1, sp, #4
    2888:	4252      	negs	r2, r2
    288a:	2300      	movs	r3, #0
    288c:	f000 fc9e 	bl	31cc <xQueueGenericReceive>
    2890:	2801      	cmp	r0, #1
    2892:	d000      	beq.n	2896 <prvHighPriorityPeekTask+0x4e>
		{
			xErrorDetected = pdTRUE;
    2894:	602c      	str	r4, [r5, #0]
		}

		if( ulValue != 0xaabbaabb )
    2896:	9801      	ldr	r0, [sp, #4]
    2898:	4b05      	ldr	r3, [pc, #20]	; (28b0 <prvHighPriorityPeekTask+0x68>)
    289a:	4298      	cmp	r0, r3
    289c:	d000      	beq.n	28a0 <prvHighPriorityPeekTask+0x58>
		{
			xErrorDetected = pdTRUE;
    289e:	602c      	str	r4, [r5, #0]
		}

		vTaskSuspend( NULL );				
    28a0:	2000      	movs	r0, #0
    28a2:	f001 fb0f 	bl	3ec4 <vTaskSuspend>
	}
    28a6:	e7d5      	b.n	2854 <prvHighPriorityPeekTask+0xc>
    28a8:	40000a28 	.word	0x40000a28
    28ac:	01234567 	.word	0x01234567
    28b0:	aabbaabb 	.word	0xaabbaabb

000028b4 <prvMediumPriorityPeekTask>:
}
/*-----------------------------------------------------------*/

static void prvMediumPriorityPeekTask( void *pvParameters )
{
    28b4:	b5f0      	push	{r4, r5, r6, r7, lr}
    28b6:	4647      	mov	r7, r8
    28b8:	b480      	push	{r7}
		}

		/* When we get here the high priority task should have peeked the data
		(unblocking this task) then suspended (allowing this task to also peek
		the data). */
		if( ulValue != 0x01234567 )
    28ba:	4b11      	ldr	r3, [pc, #68]	; (2900 <prvMediumPriorityPeekTask+0x4c>)
    28bc:	4d11      	ldr	r5, [pc, #68]	; (2904 <prvMediumPriorityPeekTask+0x50>)
    28be:	4e12      	ldr	r6, [pc, #72]	; (2908 <prvMediumPriorityPeekTask+0x54>)
	}
}
/*-----------------------------------------------------------*/

static void prvMediumPriorityPeekTask( void *pvParameters )
{
    28c0:	b082      	sub	sp, #8
    28c2:	1c07      	adds	r7, r0, #0
	for( ;; )
	{
		/* Try peeking from the queue.  The queue should be empty so we will
		block, allowing the low priority task to execute.  The highest, high
		and medium priority tasks will then all be blocked on the queue. */
		if( xQueuePeek( xQueue, &ulValue, portMAX_DELAY ) != pdPASS )
    28c4:	2401      	movs	r4, #1
		}

		/* When we get here the high priority task should have peeked the data
		(unblocking this task) then suspended (allowing this task to also peek
		the data). */
		if( ulValue != 0x01234567 )
    28c6:	4698      	mov	r8, r3
	for( ;; )
	{
		/* Try peeking from the queue.  The queue should be empty so we will
		block, allowing the low priority task to execute.  The highest, high
		and medium priority tasks will then all be blocked on the queue. */
		if( xQueuePeek( xQueue, &ulValue, portMAX_DELAY ) != pdPASS )
    28c8:	2201      	movs	r2, #1
    28ca:	1c38      	adds	r0, r7, #0
    28cc:	a901      	add	r1, sp, #4
    28ce:	4252      	negs	r2, r2
    28d0:	2301      	movs	r3, #1
    28d2:	f000 fc7b 	bl	31cc <xQueueGenericReceive>
    28d6:	2801      	cmp	r0, #1
    28d8:	d000      	beq.n	28dc <prvMediumPriorityPeekTask+0x28>
		{
			/* We expected to have received something by the time we unblock. */
			xErrorDetected = pdTRUE;
    28da:	602c      	str	r4, [r5, #0]
		}

		/* When we get here the high priority task should have peeked the data
		(unblocking this task) then suspended (allowing this task to also peek
		the data). */
		if( ulValue != 0x01234567 )
    28dc:	9801      	ldr	r0, [sp, #4]
    28de:	4540      	cmp	r0, r8
    28e0:	d000      	beq.n	28e4 <prvMediumPriorityPeekTask+0x30>
		{
			/* We did not receive the expected value. */
			xErrorDetected = pdTRUE;
    28e2:	602c      	str	r4, [r5, #0]
		}

		if( uxQueueMessagesWaiting( xQueue ) != 1 )
    28e4:	1c38      	adds	r0, r7, #0
    28e6:	f000 fd55 	bl	3394 <uxQueueMessagesWaiting>
    28ea:	2801      	cmp	r0, #1
    28ec:	d000      	beq.n	28f0 <prvMediumPriorityPeekTask+0x3c>
		{
			/* The message should have been left on the queue. */
			xErrorDetected = pdTRUE;
    28ee:	602c      	str	r4, [r5, #0]
		}

		/* Just so we know the test is still running. */
		ulLoopCounter++;
    28f0:	6831      	ldr	r1, [r6, #0]
    28f2:	3101      	adds	r1, #1
    28f4:	6031      	str	r1, [r6, #0]

		/* Now we can suspend ourselves so the low priority task can execute
		again. */
		vTaskSuspend( NULL );
    28f6:	2000      	movs	r0, #0
    28f8:	f001 fae4 	bl	3ec4 <vTaskSuspend>
	}
    28fc:	e7e4      	b.n	28c8 <prvMediumPriorityPeekTask+0x14>
    28fe:	46c0      	nop			; (mov r8, r8)
    2900:	01234567 	.word	0x01234567
    2904:	40000a28 	.word	0x40000a28
    2908:	40000a2c 	.word	0x40000a2c

0000290c <prvLowPriorityPeekTask>:
}
/*-----------------------------------------------------------*/

static void prvLowPriorityPeekTask( void *pvParameters )
{
    290c:	b5f0      	push	{r4, r5, r6, r7, lr}
    290e:	465f      	mov	r7, fp
    2910:	4656      	mov	r6, sl
    2912:	464d      	mov	r5, r9
    2914:	4644      	mov	r4, r8
    2916:	b4f0      	push	{r4, r5, r6, r7}
    2918:	4b31      	ldr	r3, [pc, #196]	; (29e0 <prvLowPriorityPeekTask+0xd4>)
    291a:	4698      	mov	r8, r3

	for( ;; )
	{
		/* Write some data to the queue.  This should unblock the highest 
		priority task that is waiting to peek data from the queue. */
		ulValue = 0x11223344;
    291c:	4b31      	ldr	r3, [pc, #196]	; (29e4 <prvLowPriorityPeekTask+0xd8>)
    291e:	469b      	mov	fp, r3
		if( xQueueSendToBack( xQueue, &ulValue, qpeekNO_BLOCK ) != pdPASS )
    2920:	2300      	movs	r3, #0
    2922:	469a      	mov	sl, r3
    2924:	4c30      	ldr	r4, [pc, #192]	; (29e8 <prvLowPriorityPeekTask+0xdc>)
		{
			/* We were expecting the queue to be empty so we should not of
			had a problem writing to the queue. */
			xErrorDetected = pdTRUE;
    2926:	3301      	adds	r3, #1
    2928:	4e30      	ldr	r6, [pc, #192]	; (29ec <prvLowPriorityPeekTask+0xe0>)
    292a:	4d31      	ldr	r5, [pc, #196]	; (29f0 <prvLowPriorityPeekTask+0xe4>)
	}
}
/*-----------------------------------------------------------*/

static void prvLowPriorityPeekTask( void *pvParameters )
{
    292c:	b083      	sub	sp, #12
    292e:	1c07      	adds	r7, r0, #0
		ulValue = 0x11223344;
		if( xQueueSendToBack( xQueue, &ulValue, qpeekNO_BLOCK ) != pdPASS )
		{
			/* We were expecting the queue to be empty so we should not of
			had a problem writing to the queue. */
			xErrorDetected = pdTRUE;
    2930:	4699      	mov	r9, r3

	for( ;; )
	{
		/* Write some data to the queue.  This should unblock the highest 
		priority task that is waiting to peek data from the queue. */
		ulValue = 0x11223344;
    2932:	465b      	mov	r3, fp
		if( xQueueSendToBack( xQueue, &ulValue, qpeekNO_BLOCK ) != pdPASS )
    2934:	2200      	movs	r2, #0

	for( ;; )
	{
		/* Write some data to the queue.  This should unblock the highest 
		priority task that is waiting to peek data from the queue. */
		ulValue = 0x11223344;
    2936:	9301      	str	r3, [sp, #4]
		if( xQueueSendToBack( xQueue, &ulValue, qpeekNO_BLOCK ) != pdPASS )
    2938:	1c38      	adds	r0, r7, #0
    293a:	a901      	add	r1, sp, #4
    293c:	1c13      	adds	r3, r2, #0
    293e:	f000 fb75 	bl	302c <xQueueGenericSend>
    2942:	2801      	cmp	r0, #1
    2944:	d001      	beq.n	294a <prvLowPriorityPeekTask+0x3e>
		{
			/* We were expecting the queue to be empty so we should not of
			had a problem writing to the queue. */
			xErrorDetected = pdTRUE;
    2946:	464b      	mov	r3, r9
    2948:	6023      	str	r3, [r4, #0]
		}

		/* By the time we get here the data should have been removed from
		the queue. */
		if( uxQueueMessagesWaiting( xQueue ) != 0 )
    294a:	1c38      	adds	r0, r7, #0
    294c:	f000 fd22 	bl	3394 <uxQueueMessagesWaiting>
    2950:	2800      	cmp	r0, #0
    2952:	d001      	beq.n	2958 <prvLowPriorityPeekTask+0x4c>
		{
			xErrorDetected = pdTRUE;
    2954:	464b      	mov	r3, r9
    2956:	6023      	str	r3, [r4, #0]
		}

		/* Write another value to the queue, again waking the highest priority
		task that is blocked on the queue. */
		ulValue = 0x01234567;
    2958:	4826      	ldr	r0, [pc, #152]	; (29f4 <prvLowPriorityPeekTask+0xe8>)
		if( xQueueSendToBack( xQueue, &ulValue, qpeekNO_BLOCK ) != pdPASS )
    295a:	2200      	movs	r2, #0
			xErrorDetected = pdTRUE;
		}

		/* Write another value to the queue, again waking the highest priority
		task that is blocked on the queue. */
		ulValue = 0x01234567;
    295c:	9001      	str	r0, [sp, #4]
		if( xQueueSendToBack( xQueue, &ulValue, qpeekNO_BLOCK ) != pdPASS )
    295e:	a901      	add	r1, sp, #4
    2960:	1c38      	adds	r0, r7, #0
    2962:	1c13      	adds	r3, r2, #0
    2964:	f000 fb62 	bl	302c <xQueueGenericSend>
    2968:	2801      	cmp	r0, #1
    296a:	d001      	beq.n	2970 <prvLowPriorityPeekTask+0x64>
		{
			/* We were expecting the queue to be empty so we should not of
			had a problem writing to the queue. */
			xErrorDetected = pdTRUE;
    296c:	464b      	mov	r3, r9
    296e:	6023      	str	r3, [r4, #0]
		}

		/* All the other tasks should now have successfully peeked the data.
		The data is still in the queue so we should be able to receive it. */
		ulValue = 0;
    2970:	4653      	mov	r3, sl
		if( xQueueReceive( xQueue, &ulValue, qpeekNO_BLOCK ) != pdPASS )
    2972:	1c38      	adds	r0, r7, #0
    2974:	a901      	add	r1, sp, #4
    2976:	4652      	mov	r2, sl
			xErrorDetected = pdTRUE;
		}

		/* All the other tasks should now have successfully peeked the data.
		The data is still in the queue so we should be able to receive it. */
		ulValue = 0;
    2978:	9301      	str	r3, [sp, #4]
		if( xQueueReceive( xQueue, &ulValue, qpeekNO_BLOCK ) != pdPASS )
    297a:	f000 fc27 	bl	31cc <xQueueGenericReceive>
    297e:	2801      	cmp	r0, #1
    2980:	d001      	beq.n	2986 <prvLowPriorityPeekTask+0x7a>
		{
			/* We expected to receive the data. */
			xErrorDetected = pdTRUE;
    2982:	464b      	mov	r3, r9
    2984:	6023      	str	r3, [r4, #0]
			/* We did not receive the expected value. */
		}
		
		/* Lets just delay a while as this is an intensive test as we don't
		want to starve other tests of processing time. */
		vTaskDelay( qpeekSHORT_DELAY );
    2986:	200a      	movs	r0, #10
    2988:	f001 f9c4 	bl	3d14 <vTaskDelay>
		/* Unsuspend the other tasks so we can repeat the test - this time
		however not all the other tasks will peek the data as the high
		priority task is actually going to remove it from the queue.  Send
		to front is used just to be different.  As the queue is empty it
		makes no difference to the result. */
		vTaskResume( xMediumPriorityTask );
    298c:	4643      	mov	r3, r8
    298e:	6818      	ldr	r0, [r3, #0]
    2990:	f000 ff18 	bl	37c4 <vTaskResume>
		vTaskResume( xHighPriorityTask );
    2994:	6830      	ldr	r0, [r6, #0]
    2996:	f000 ff15 	bl	37c4 <vTaskResume>
		vTaskResume( xHighestPriorityTask );
    299a:	6828      	ldr	r0, [r5, #0]
    299c:	f000 ff12 	bl	37c4 <vTaskResume>

		ulValue = 0xaabbaabb;
    29a0:	4915      	ldr	r1, [pc, #84]	; (29f8 <prvLowPriorityPeekTask+0xec>)
		if( xQueueSendToFront( xQueue, &ulValue, qpeekNO_BLOCK ) != pdPASS )
    29a2:	1c38      	adds	r0, r7, #0
		makes no difference to the result. */
		vTaskResume( xMediumPriorityTask );
		vTaskResume( xHighPriorityTask );
		vTaskResume( xHighestPriorityTask );

		ulValue = 0xaabbaabb;
    29a4:	9101      	str	r1, [sp, #4]
		if( xQueueSendToFront( xQueue, &ulValue, qpeekNO_BLOCK ) != pdPASS )
    29a6:	2200      	movs	r2, #0
    29a8:	a901      	add	r1, sp, #4
    29aa:	2301      	movs	r3, #1
    29ac:	f000 fb3e 	bl	302c <xQueueGenericSend>
    29b0:	2801      	cmp	r0, #1
    29b2:	d001      	beq.n	29b8 <prvLowPriorityPeekTask+0xac>
		{
			/* We were expecting the queue to be empty so we should not of
			had a problem writing to the queue. */
			xErrorDetected = pdTRUE;
    29b4:	464b      	mov	r3, r9
    29b6:	6023      	str	r3, [r4, #0]
		}

		/* This time we should find that the queue is empty.  The high priority
		task actually removed the data rather than just peeking it. */
		if( xQueuePeek( xQueue, &ulValue, qpeekNO_BLOCK ) != errQUEUE_EMPTY )
    29b8:	1c38      	adds	r0, r7, #0
    29ba:	a901      	add	r1, sp, #4
    29bc:	2200      	movs	r2, #0
    29be:	2301      	movs	r3, #1
    29c0:	f000 fc04 	bl	31cc <xQueueGenericReceive>
    29c4:	2800      	cmp	r0, #0
    29c6:	d001      	beq.n	29cc <prvLowPriorityPeekTask+0xc0>
		{
			/* We expected to receive the data. */
			xErrorDetected = pdTRUE;
    29c8:	464b      	mov	r3, r9
    29ca:	6023      	str	r3, [r4, #0]
		}

		/* Unsuspend the highest and high priority tasks so we can go back
		and repeat the whole thing.  The medium priority task should not be
		suspended as it was not able to peek the data in this last case. */
		vTaskResume( xHighPriorityTask );
    29cc:	6830      	ldr	r0, [r6, #0]
    29ce:	f000 fef9 	bl	37c4 <vTaskResume>
		vTaskResume( xHighestPriorityTask );		
    29d2:	6828      	ldr	r0, [r5, #0]
    29d4:	f000 fef6 	bl	37c4 <vTaskResume>

		/* Lets just delay a while as this is an intensive test as we don't
		want to starve other tests of processing time. */
		vTaskDelay( qpeekSHORT_DELAY );
    29d8:	200a      	movs	r0, #10
    29da:	f001 f99b 	bl	3d14 <vTaskDelay>
	}
    29de:	e7a8      	b.n	2932 <prvLowPriorityPeekTask+0x26>
    29e0:	40000a30 	.word	0x40000a30
    29e4:	11223344 	.word	0x11223344
    29e8:	40000a28 	.word	0x40000a28
    29ec:	40000a24 	.word	0x40000a24
    29f0:	40000a20 	.word	0x40000a20
    29f4:	01234567 	.word	0x01234567
    29f8:	aabbaabb 	.word	0xaabbaabb

000029fc <vStartQueuePeekTasks>:
/* Handles to the test tasks. */
xTaskHandle xMediumPriorityTask, xHighPriorityTask, xHighestPriorityTask;
/*-----------------------------------------------------------*/

void vStartQueuePeekTasks( void )
{
    29fc:	b530      	push	{r4, r5, lr}
    29fe:	b085      	sub	sp, #20
xQueueHandle xQueue;

	/* Create the queue that we are going to use for the test/demo. */
	xQueue = xQueueCreate( qpeekQUEUE_LENGTH, sizeof( unsigned portLONG ) );
    2a00:	2104      	movs	r1, #4
    2a02:	2005      	movs	r0, #5
    2a04:	f000 fad6 	bl	2fb4 <xQueueCreate>
    2a08:	1c05      	adds	r5, r0, #0
	vQueueAddToRegistry( xQueue, ( signed portCHAR * ) "QPeek_Test_Queue" );

	/* Create the demo tasks and pass it the queue just created.  We are
	passing the queue handle by value so it does not matter that it is declared
	on the stack here. */
	xTaskCreate( prvLowPriorityPeekTask, ( signed portCHAR * )"PeekL", configMINIMAL_STACK_SIZE, ( void * ) xQueue, qpeekLOW_PRIORITY, NULL );
    2a0a:	2400      	movs	r4, #0
    2a0c:	1c2b      	adds	r3, r5, #0
    2a0e:	4918      	ldr	r1, [pc, #96]	; (2a70 <vStartQueuePeekTasks+0x74>)
    2a10:	2268      	movs	r2, #104	; 0x68
    2a12:	4818      	ldr	r0, [pc, #96]	; (2a74 <vStartQueuePeekTasks+0x78>)
    2a14:	9400      	str	r4, [sp, #0]
    2a16:	9401      	str	r4, [sp, #4]
    2a18:	9402      	str	r4, [sp, #8]
    2a1a:	9403      	str	r4, [sp, #12]
    2a1c:	f000 fd30 	bl	3480 <xTaskGenericCreate>
	xTaskCreate( prvMediumPriorityPeekTask, ( signed portCHAR * )"PeekM", configMINIMAL_STACK_SIZE, ( void * ) xQueue, qpeekMEDIUM_PRIORITY, &xMediumPriorityTask );
    2a20:	4b15      	ldr	r3, [pc, #84]	; (2a78 <vStartQueuePeekTasks+0x7c>)
    2a22:	2001      	movs	r0, #1
    2a24:	9000      	str	r0, [sp, #0]
    2a26:	9301      	str	r3, [sp, #4]
    2a28:	4914      	ldr	r1, [pc, #80]	; (2a7c <vStartQueuePeekTasks+0x80>)
    2a2a:	1c2b      	adds	r3, r5, #0
    2a2c:	2268      	movs	r2, #104	; 0x68
    2a2e:	4814      	ldr	r0, [pc, #80]	; (2a80 <vStartQueuePeekTasks+0x84>)
    2a30:	9402      	str	r4, [sp, #8]
    2a32:	9403      	str	r4, [sp, #12]
    2a34:	f000 fd24 	bl	3480 <xTaskGenericCreate>
	xTaskCreate( prvHighPriorityPeekTask, ( signed portCHAR * )"PeekH1", configMINIMAL_STACK_SIZE, ( void * ) xQueue, qpeekHIGH_PRIORITY, &xHighPriorityTask );
    2a38:	4912      	ldr	r1, [pc, #72]	; (2a84 <vStartQueuePeekTasks+0x88>)
    2a3a:	2202      	movs	r2, #2
    2a3c:	1c2b      	adds	r3, r5, #0
    2a3e:	9200      	str	r2, [sp, #0]
    2a40:	9101      	str	r1, [sp, #4]
    2a42:	2268      	movs	r2, #104	; 0x68
    2a44:	4910      	ldr	r1, [pc, #64]	; (2a88 <vStartQueuePeekTasks+0x8c>)
    2a46:	4811      	ldr	r0, [pc, #68]	; (2a8c <vStartQueuePeekTasks+0x90>)
    2a48:	9402      	str	r4, [sp, #8]
    2a4a:	9403      	str	r4, [sp, #12]
    2a4c:	f000 fd18 	bl	3480 <xTaskGenericCreate>
	xTaskCreate( prvHighestPriorityPeekTask, ( signed portCHAR * )"PeekH2", configMINIMAL_STACK_SIZE, ( void * ) xQueue, qpeekHIGHEST_PRIORITY, &xHighestPriorityTask );
    2a50:	4b0f      	ldr	r3, [pc, #60]	; (2a90 <vStartQueuePeekTasks+0x94>)
    2a52:	2003      	movs	r0, #3
    2a54:	9000      	str	r0, [sp, #0]
    2a56:	9301      	str	r3, [sp, #4]
    2a58:	490e      	ldr	r1, [pc, #56]	; (2a94 <vStartQueuePeekTasks+0x98>)
    2a5a:	1c2b      	adds	r3, r5, #0
    2a5c:	2268      	movs	r2, #104	; 0x68
    2a5e:	480e      	ldr	r0, [pc, #56]	; (2a98 <vStartQueuePeekTasks+0x9c>)
    2a60:	9402      	str	r4, [sp, #8]
    2a62:	9403      	str	r4, [sp, #12]
    2a64:	f000 fd0c 	bl	3480 <xTaskGenericCreate>
}
    2a68:	b005      	add	sp, #20
    2a6a:	bc30      	pop	{r4, r5}
    2a6c:	bc01      	pop	{r0}
    2a6e:	4700      	bx	r0
    2a70:	0000e87c 	.word	0x0000e87c
    2a74:	0000290d 	.word	0x0000290d
    2a78:	40000a30 	.word	0x40000a30
    2a7c:	0000e884 	.word	0x0000e884
    2a80:	000028b5 	.word	0x000028b5
    2a84:	40000a24 	.word	0x40000a24
    2a88:	0000e88c 	.word	0x0000e88c
    2a8c:	00002849 	.word	0x00002849
    2a90:	40000a20 	.word	0x40000a20
    2a94:	0000e894 	.word	0x0000e894
    2a98:	00002791 	.word	0x00002791

00002a9c <xAreQueuePeekTasksStillRunning>:
}
/*-----------------------------------------------------------*/

/* This is called to check that all the created tasks are still running. */
portBASE_TYPE xAreQueuePeekTasksStillRunning( void )
{
    2a9c:	b500      	push	{lr}
static unsigned portLONG ulLastLoopCounter = 0;

	/* If the demo task is still running then we expect the loopcounter to
	have incremented since this function was last called. */
	if( ulLastLoopCounter == ulLoopCounter )
    2a9e:	4a09      	ldr	r2, [pc, #36]	; (2ac4 <xAreQueuePeekTasksStillRunning+0x28>)
    2aa0:	4b09      	ldr	r3, [pc, #36]	; (2ac8 <xAreQueuePeekTasksStillRunning+0x2c>)
    2aa2:	6811      	ldr	r1, [r2, #0]
    2aa4:	6818      	ldr	r0, [r3, #0]
    2aa6:	4288      	cmp	r0, r1
    2aa8:	d007      	beq.n	2aba <xAreQueuePeekTasksStillRunning+0x1e>
    2aaa:	4908      	ldr	r1, [pc, #32]	; (2acc <xAreQueuePeekTasksStillRunning+0x30>)
	{
		xErrorDetected = pdTRUE;
	}

	ulLastLoopCounter = ulLoopCounter;
    2aac:	6812      	ldr	r2, [r2, #0]

	/* Errors detected in the task itself will have latched xErrorDetected
	to true. */

	return !xErrorDetected;
    2aae:	6808      	ldr	r0, [r1, #0]
	if( ulLastLoopCounter == ulLoopCounter )
	{
		xErrorDetected = pdTRUE;
	}

	ulLastLoopCounter = ulLoopCounter;
    2ab0:	601a      	str	r2, [r3, #0]

	/* Errors detected in the task itself will have latched xErrorDetected
	to true. */

	return !xErrorDetected;
    2ab2:	4243      	negs	r3, r0
    2ab4:	4158      	adcs	r0, r3
}
    2ab6:	bc02      	pop	{r1}
    2ab8:	4708      	bx	r1

	/* If the demo task is still running then we expect the loopcounter to
	have incremented since this function was last called. */
	if( ulLastLoopCounter == ulLoopCounter )
	{
		xErrorDetected = pdTRUE;
    2aba:	4904      	ldr	r1, [pc, #16]	; (2acc <xAreQueuePeekTasksStillRunning+0x30>)
    2abc:	2001      	movs	r0, #1
    2abe:	6008      	str	r0, [r1, #0]
    2ac0:	e7f4      	b.n	2aac <xAreQueuePeekTasksStillRunning+0x10>
    2ac2:	46c0      	nop			; (mov r8, r8)
    2ac4:	40000a2c 	.word	0x40000a2c
    2ac8:	40000a1c 	.word	0x40000a1c
    2acc:	40000a28 	.word	0x40000a28

00002ad0 <vQueueReceiveWhenSuspendedTask>:
	}
}
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( vQueueReceiveWhenSuspendedTask, pvParameters )
{
    2ad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2ad2:	464f      	mov	r7, r9
    2ad4:	4646      	mov	r6, r8
    2ad6:	b4c0      	push	{r6, r7}
    2ad8:	4a13      	ldr	r2, [pc, #76]	; (2b28 <vQueueReceiveWhenSuspendedTask+0x58>)
				{
					xGotValue = xQueueReceive( xSuspendedTestQueue, ( void * ) &ulReceivedValue, priNO_BLOCK );
				}
				if( xTaskResumeAll() )
				{
					xSuspendedQueueReceiveError = pdTRUE;
    2ada:	2301      	movs	r3, #1
    2adc:	4e13      	ldr	r6, [pc, #76]	; (2b2c <vQueueReceiveWhenSuspendedTask+0x5c>)
    2ade:	4d14      	ldr	r5, [pc, #80]	; (2b30 <vQueueReceiveWhenSuspendedTask+0x60>)
    2ae0:	4f14      	ldr	r7, [pc, #80]	; (2b34 <vQueueReceiveWhenSuspendedTask+0x64>)
    2ae2:	4691      	mov	r9, r2
    2ae4:	4698      	mov	r8, r3
			/* Suspending the scheduler here is fairly pointless and 
			undesirable for a normal application.  It is done here purely
			to test the scheduler.  The inner xTaskResumeAll() should
			never return pdTRUE as the scheduler is still locked by the
			outer call. */
			vTaskSuspendAll();
    2ae6:	f000 ff1d 	bl	3924 <vTaskSuspendAll>
			{
				vTaskSuspendAll();
    2aea:	f000 ff1b 	bl	3924 <vTaskSuspendAll>
				{
					xGotValue = xQueueReceive( xSuspendedTestQueue, ( void * ) &ulReceivedValue, priNO_BLOCK );
    2aee:	2200      	movs	r2, #0
    2af0:	6830      	ldr	r0, [r6, #0]
    2af2:	1c29      	adds	r1, r5, #0
    2af4:	1c13      	adds	r3, r2, #0
    2af6:	f000 fb69 	bl	31cc <xQueueGenericReceive>
    2afa:	1c04      	adds	r4, r0, #0
				}
				if( xTaskResumeAll() )
    2afc:	f000 ffd0 	bl	3aa0 <xTaskResumeAll>
    2b00:	2800      	cmp	r0, #0
    2b02:	d001      	beq.n	2b08 <vQueueReceiveWhenSuspendedTask+0x38>
				{
					xSuspendedQueueReceiveError = pdTRUE;
    2b04:	4642      	mov	r2, r8
    2b06:	603a      	str	r2, [r7, #0]
				}
			}
			xTaskResumeAll();
    2b08:	f000 ffca 	bl	3aa0 <xTaskResumeAll>
			{
				taskYIELD();
			}
			#endif

		} while( xGotValue == pdFALSE );
    2b0c:	2c00      	cmp	r4, #0
    2b0e:	d0ea      	beq.n	2ae6 <vQueueReceiveWhenSuspendedTask+0x16>

		if( ulReceivedValue != ulExpectedValue )
    2b10:	464a      	mov	r2, r9
    2b12:	6813      	ldr	r3, [r2, #0]
    2b14:	6828      	ldr	r0, [r5, #0]
    2b16:	4298      	cmp	r0, r3
    2b18:	d001      	beq.n	2b1e <vQueueReceiveWhenSuspendedTask+0x4e>
		{
			xSuspendedQueueReceiveError = pdTRUE;
    2b1a:	4642      	mov	r2, r8
    2b1c:	603a      	str	r2, [r7, #0]
		}

		++ulExpectedValue;
    2b1e:	3301      	adds	r3, #1
    2b20:	464a      	mov	r2, r9
    2b22:	6013      	str	r3, [r2, #0]
    2b24:	e7df      	b.n	2ae6 <vQueueReceiveWhenSuspendedTask+0x16>
    2b26:	46c0      	nop			; (mov r8, r8)
    2b28:	40000a54 	.word	0x40000a54
    2b2c:	40000a34 	.word	0x40000a34
    2b30:	40000a58 	.word	0x40000a58
    2b34:	40000a48 	.word	0x40000a48

00002b38 <vQueueSendWhenSuspendedTask>:
	}
}
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( vQueueSendWhenSuspendedTask, pvParameters )
{
    2b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2b3a:	4d0c      	ldr	r5, [pc, #48]	; (2b6c <vQueueSendWhenSuspendedTask+0x34>)
    2b3c:	4c0c      	ldr	r4, [pc, #48]	; (2b70 <vQueueSendWhenSuspendedTask+0x38>)
    2b3e:	4e0d      	ldr	r6, [pc, #52]	; (2b74 <vQueueSendWhenSuspendedTask+0x3c>)
		vTaskSuspendAll();
		{
			/* We must not block while the scheduler is suspended! */
			if( xQueueSend( xSuspendedTestQueue, ( void * ) &ulValueToSend, priNO_BLOCK ) != pdTRUE )
			{
				xSuspendedQueueSendError = pdTRUE;
    2b40:	2701      	movs	r7, #1
	/* Just to stop warning messages. */
	( void ) pvParameters;

	for( ;; )
	{
		vTaskSuspendAll();
    2b42:	f000 feef 	bl	3924 <vTaskSuspendAll>
		{
			/* We must not block while the scheduler is suspended! */
			if( xQueueSend( xSuspendedTestQueue, ( void * ) &ulValueToSend, priNO_BLOCK ) != pdTRUE )
    2b46:	2200      	movs	r2, #0
    2b48:	6828      	ldr	r0, [r5, #0]
    2b4a:	1c21      	adds	r1, r4, #0
    2b4c:	1c13      	adds	r3, r2, #0
    2b4e:	f000 fa6d 	bl	302c <xQueueGenericSend>
    2b52:	2801      	cmp	r0, #1
    2b54:	d000      	beq.n	2b58 <vQueueSendWhenSuspendedTask+0x20>
			{
				xSuspendedQueueSendError = pdTRUE;
    2b56:	6037      	str	r7, [r6, #0]
			}
		}
		xTaskResumeAll();
    2b58:	f000 ffa2 	bl	3aa0 <xTaskResumeAll>

		vTaskDelay( priSLEEP_TIME );
    2b5c:	2080      	movs	r0, #128	; 0x80
    2b5e:	f001 f8d9 	bl	3d14 <vTaskDelay>

		++ulValueToSend;
    2b62:	6823      	ldr	r3, [r4, #0]
    2b64:	3301      	adds	r3, #1
    2b66:	6023      	str	r3, [r4, #0]
	}
    2b68:	e7eb      	b.n	2b42 <vQueueSendWhenSuspendedTask+0xa>
    2b6a:	46c0      	nop			; (mov r8, r8)
    2b6c:	40000a34 	.word	0x40000a34
    2b70:	40000a4c 	.word	0x40000a4c
    2b74:	40000a40 	.word	0x40000a40

00002b78 <vLimitedIncrementTask>:
/*
 * Just loops around incrementing the shared variable until the limit has been
 * reached.  Once the limit has been reached it suspends itself. 
 */
static portTASK_FUNCTION( vLimitedIncrementTask, pvParameters )
{
    2b78:	b510      	push	{r4, lr}
    2b7a:	1c04      	adds	r4, r0, #0
	the task. */
	pulCounter = ( unsigned long * ) pvParameters;

	/* This will run before the control task, so the first thing it does is
	suspend - the control task will resume it when ready. */
	vTaskSuspend( NULL );
    2b7c:	2000      	movs	r0, #0
    2b7e:	f001 f9a1 	bl	3ec4 <vTaskSuspend>
    2b82:	6823      	ldr	r3, [r4, #0]
    2b84:	2201      	movs	r2, #1
    2b86:	401a      	ands	r2, r3

	for( ;; )
	{
		/* Just count up to a value then suspend. */
		( *pulCounter )++;	
    2b88:	3301      	adds	r3, #1
		
		if( *pulCounter >= priMAX_COUNT )
    2b8a:	2bfe      	cmp	r3, #254	; 0xfe
    2b8c:	d807      	bhi.n	2b9e <vLimitedIncrementTask+0x26>
    2b8e:	2a00      	cmp	r2, #0
    2b90:	d002      	beq.n	2b98 <vLimitedIncrementTask+0x20>
	vTaskSuspend( NULL );

	for( ;; )
	{
		/* Just count up to a value then suspend. */
		( *pulCounter )++;	
    2b92:	3301      	adds	r3, #1
		
		if( *pulCounter >= priMAX_COUNT )
    2b94:	2bfe      	cmp	r3, #254	; 0xfe
    2b96:	d802      	bhi.n	2b9e <vLimitedIncrementTask+0x26>
	vTaskSuspend( NULL );

	for( ;; )
	{
		/* Just count up to a value then suspend. */
		( *pulCounter )++;	
    2b98:	3302      	adds	r3, #2
		
		if( *pulCounter >= priMAX_COUNT )
    2b9a:	2bfe      	cmp	r3, #254	; 0xfe
    2b9c:	d9fc      	bls.n	2b98 <vLimitedIncrementTask+0x20>
    2b9e:	6023      	str	r3, [r4, #0]
		{
			vTaskSuspend( NULL );
    2ba0:	2000      	movs	r0, #0
    2ba2:	f001 f98f 	bl	3ec4 <vTaskSuspend>
    2ba6:	e7ec      	b.n	2b82 <vLimitedIncrementTask+0xa>

00002ba8 <vCounterControlTask>:

/*
 * Controller task as described above.
 */
static portTASK_FUNCTION( vCounterControlTask, pvParameters )
{
    2ba8:	b5f0      	push	{r4, r5, r6, r7, lr}
    2baa:	4657      	mov	r7, sl
    2bac:	464e      	mov	r6, r9
    2bae:	4645      	mov	r5, r8
    2bb0:	b4e0      	push	{r5, r6, r7}
    2bb2:	4b48      	ldr	r3, [pc, #288]	; (2cd4 <vCounterControlTask+0x12c>)
unsigned long ulLastCounter;
short sLoops;
short sError = pdFALSE;
    2bb4:	2200      	movs	r2, #0
    2bb6:	4690      	mov	r8, r2
    2bb8:	4c47      	ldr	r4, [pc, #284]	; (2cd8 <vCounterControlTask+0x130>)
    2bba:	4d48      	ldr	r5, [pc, #288]	; (2cdc <vCounterControlTask+0x134>)
    2bbc:	4e48      	ldr	r6, [pc, #288]	; (2ce0 <vCounterControlTask+0x138>)
    2bbe:	469a      	mov	sl, r3
	( void ) pvParameters;

	for( ;; )
	{
		/* Start with the counter at zero. */
		ulCounter = ( unsigned long ) 0;
    2bc0:	4691      	mov	r9, r2
    2bc2:	e055      	b.n	2c70 <vCounterControlTask+0xc8>
					/* The shared variable has not changed.  There is a problem
					with the continuous count task so flag an error. */
					sError = pdTRUE;
				}
			}
			xTaskResumeAll();
    2bc4:	f000 ff6c 	bl	3aa0 <xTaskResumeAll>
		/* Check the continuous count task is running. */
		for( sLoops = 0; sLoops < priLOOPS; sLoops++ )
		{
			/* Suspend the continuous count task so we can take a mirror of the
			shared variable without risk of corruption. */
			vTaskSuspend( xContinousIncrementHandle );
    2bc8:	6828      	ldr	r0, [r5, #0]
    2bca:	f001 f97b 	bl	3ec4 <vTaskSuspend>
				ulLastCounter = ulCounter;
			vTaskResume( xContinousIncrementHandle );
    2bce:	6828      	ldr	r0, [r5, #0]
		for( sLoops = 0; sLoops < priLOOPS; sLoops++ )
		{
			/* Suspend the continuous count task so we can take a mirror of the
			shared variable without risk of corruption. */
			vTaskSuspend( xContinousIncrementHandle );
				ulLastCounter = ulCounter;
    2bd0:	6827      	ldr	r7, [r4, #0]
			vTaskResume( xContinousIncrementHandle );
    2bd2:	f000 fdf7 	bl	37c4 <vTaskResume>
			
			/* Now delay to ensure the other task has processor time. */
			vTaskDelay( priSLEEP_TIME );
    2bd6:	2080      	movs	r0, #128	; 0x80
    2bd8:	f001 f89c 	bl	3d14 <vTaskDelay>

			/* Check the shared variable again.  This time to ensure mutual 
			exclusion the whole scheduler will be locked.  This is just for
			demo purposes! */
			vTaskSuspendAll();
    2bdc:	f000 fea2 	bl	3924 <vTaskSuspendAll>
			{
				if( ulLastCounter == ulCounter )
    2be0:	6823      	ldr	r3, [r4, #0]
    2be2:	429f      	cmp	r7, r3
    2be4:	d06c      	beq.n	2cc0 <vCounterControlTask+0x118>
					/* The shared variable has not changed.  There is a problem
					with the continuous count task so flag an error. */
					sError = pdTRUE;
				}
			}
			xTaskResumeAll();
    2be6:	f000 ff5b 	bl	3aa0 <xTaskResumeAll>
		/* Check the continuous count task is running. */
		for( sLoops = 0; sLoops < priLOOPS; sLoops++ )
		{
			/* Suspend the continuous count task so we can take a mirror of the
			shared variable without risk of corruption. */
			vTaskSuspend( xContinousIncrementHandle );
    2bea:	6828      	ldr	r0, [r5, #0]
    2bec:	f001 f96a 	bl	3ec4 <vTaskSuspend>
				ulLastCounter = ulCounter;
			vTaskResume( xContinousIncrementHandle );
    2bf0:	6828      	ldr	r0, [r5, #0]
		for( sLoops = 0; sLoops < priLOOPS; sLoops++ )
		{
			/* Suspend the continuous count task so we can take a mirror of the
			shared variable without risk of corruption. */
			vTaskSuspend( xContinousIncrementHandle );
				ulLastCounter = ulCounter;
    2bf2:	6827      	ldr	r7, [r4, #0]
			vTaskResume( xContinousIncrementHandle );
    2bf4:	f000 fde6 	bl	37c4 <vTaskResume>
			
			/* Now delay to ensure the other task has processor time. */
			vTaskDelay( priSLEEP_TIME );
    2bf8:	2080      	movs	r0, #128	; 0x80
    2bfa:	f001 f88b 	bl	3d14 <vTaskDelay>

			/* Check the shared variable again.  This time to ensure mutual 
			exclusion the whole scheduler will be locked.  This is just for
			demo purposes! */
			vTaskSuspendAll();
    2bfe:	f000 fe91 	bl	3924 <vTaskSuspendAll>
			{
				if( ulLastCounter == ulCounter )
    2c02:	6823      	ldr	r3, [r4, #0]
    2c04:	429f      	cmp	r7, r3
    2c06:	d058      	beq.n	2cba <vCounterControlTask+0x112>
					/* The shared variable has not changed.  There is a problem
					with the continuous count task so flag an error. */
					sError = pdTRUE;
				}
			}
			xTaskResumeAll();
    2c08:	f000 ff4a 	bl	3aa0 <xTaskResumeAll>
		/* Check the continuous count task is running. */
		for( sLoops = 0; sLoops < priLOOPS; sLoops++ )
		{
			/* Suspend the continuous count task so we can take a mirror of the
			shared variable without risk of corruption. */
			vTaskSuspend( xContinousIncrementHandle );
    2c0c:	6828      	ldr	r0, [r5, #0]
    2c0e:	f001 f959 	bl	3ec4 <vTaskSuspend>
				ulLastCounter = ulCounter;
			vTaskResume( xContinousIncrementHandle );
    2c12:	6828      	ldr	r0, [r5, #0]
		for( sLoops = 0; sLoops < priLOOPS; sLoops++ )
		{
			/* Suspend the continuous count task so we can take a mirror of the
			shared variable without risk of corruption. */
			vTaskSuspend( xContinousIncrementHandle );
				ulLastCounter = ulCounter;
    2c14:	6827      	ldr	r7, [r4, #0]
			vTaskResume( xContinousIncrementHandle );
    2c16:	f000 fdd5 	bl	37c4 <vTaskResume>
			
			/* Now delay to ensure the other task has processor time. */
			vTaskDelay( priSLEEP_TIME );
    2c1a:	2080      	movs	r0, #128	; 0x80
    2c1c:	f001 f87a 	bl	3d14 <vTaskDelay>

			/* Check the shared variable again.  This time to ensure mutual 
			exclusion the whole scheduler will be locked.  This is just for
			demo purposes! */
			vTaskSuspendAll();
    2c20:	f000 fe80 	bl	3924 <vTaskSuspendAll>
			{
				if( ulLastCounter == ulCounter )
    2c24:	6823      	ldr	r3, [r4, #0]
    2c26:	429f      	cmp	r7, r3
    2c28:	d04d      	beq.n	2cc6 <vCounterControlTask+0x11e>
					/* The shared variable has not changed.  There is a problem
					with the continuous count task so flag an error. */
					sError = pdTRUE;
				}
			}
			xTaskResumeAll();
    2c2a:	f000 ff39 	bl	3aa0 <xTaskResumeAll>
		/* Check the continuous count task is running. */
		for( sLoops = 0; sLoops < priLOOPS; sLoops++ )
		{
			/* Suspend the continuous count task so we can take a mirror of the
			shared variable without risk of corruption. */
			vTaskSuspend( xContinousIncrementHandle );
    2c2e:	6828      	ldr	r0, [r5, #0]
    2c30:	f001 f948 	bl	3ec4 <vTaskSuspend>
				ulLastCounter = ulCounter;
			vTaskResume( xContinousIncrementHandle );
    2c34:	6828      	ldr	r0, [r5, #0]
		for( sLoops = 0; sLoops < priLOOPS; sLoops++ )
		{
			/* Suspend the continuous count task so we can take a mirror of the
			shared variable without risk of corruption. */
			vTaskSuspend( xContinousIncrementHandle );
				ulLastCounter = ulCounter;
    2c36:	6827      	ldr	r7, [r4, #0]
			vTaskResume( xContinousIncrementHandle );
    2c38:	f000 fdc4 	bl	37c4 <vTaskResume>
			
			/* Now delay to ensure the other task has processor time. */
			vTaskDelay( priSLEEP_TIME );
    2c3c:	2080      	movs	r0, #128	; 0x80
    2c3e:	f001 f869 	bl	3d14 <vTaskDelay>

			/* Check the shared variable again.  This time to ensure mutual 
			exclusion the whole scheduler will be locked.  This is just for
			demo purposes! */
			vTaskSuspendAll();
    2c42:	f000 fe6f 	bl	3924 <vTaskSuspendAll>
			{
				if( ulLastCounter == ulCounter )
    2c46:	6823      	ldr	r3, [r4, #0]
    2c48:	429f      	cmp	r7, r3
    2c4a:	d033      	beq.n	2cb4 <vCounterControlTask+0x10c>
					/* The shared variable has not changed.  There is a problem
					with the continuous count task so flag an error. */
					sError = pdTRUE;
				}
			}
			xTaskResumeAll();
    2c4c:	f000 ff28 	bl	3aa0 <xTaskResumeAll>


		/* Second section: */

		/* Suspend the continuous counter task so it stops accessing the shared variable. */
		vTaskSuspend( xContinousIncrementHandle );
    2c50:	6828      	ldr	r0, [r5, #0]
    2c52:	f001 f937 	bl	3ec4 <vTaskSuspend>

		/* Reset the variable. */
		ulCounter = ( unsigned long ) 0;
    2c56:	464a      	mov	r2, r9
    2c58:	6022      	str	r2, [r4, #0]

		/* Resume the limited count task which has a higher priority than us.
		We should therefore not return from this call until the limited count
		task has suspended itself with a known value in the counter variable. */
		vTaskResume( xLimitedIncrementHandle );
    2c5a:	6830      	ldr	r0, [r6, #0]
    2c5c:	f000 fdb2 	bl	37c4 <vTaskResume>

		/* Does the counter variable have the expected value? */
		if( ulCounter != priMAX_COUNT )
    2c60:	6823      	ldr	r3, [r4, #0]
    2c62:	2bff      	cmp	r3, #255	; 0xff
    2c64:	d018      	beq.n	2c98 <vCounterControlTask+0xf0>
		{
			sError = pdTRUE;
    2c66:	2301      	movs	r3, #1
    2c68:	4698      	mov	r8, r3
				usCheckVariable++;
			portEXIT_CRITICAL();
		}

		/* Resume the continuous count task and do it all again. */
		vTaskResume( xContinousIncrementHandle );
    2c6a:	6828      	ldr	r0, [r5, #0]
    2c6c:	f000 fdaa 	bl	37c4 <vTaskResume>
	( void ) pvParameters;

	for( ;; )
	{
		/* Start with the counter at zero. */
		ulCounter = ( unsigned long ) 0;
    2c70:	464a      	mov	r2, r9
    2c72:	6022      	str	r2, [r4, #0]
		/* Check the continuous count task is running. */
		for( sLoops = 0; sLoops < priLOOPS; sLoops++ )
		{
			/* Suspend the continuous count task so we can take a mirror of the
			shared variable without risk of corruption. */
			vTaskSuspend( xContinousIncrementHandle );
    2c74:	6828      	ldr	r0, [r5, #0]
    2c76:	f001 f925 	bl	3ec4 <vTaskSuspend>
				ulLastCounter = ulCounter;
			vTaskResume( xContinousIncrementHandle );
    2c7a:	6828      	ldr	r0, [r5, #0]
		for( sLoops = 0; sLoops < priLOOPS; sLoops++ )
		{
			/* Suspend the continuous count task so we can take a mirror of the
			shared variable without risk of corruption. */
			vTaskSuspend( xContinousIncrementHandle );
				ulLastCounter = ulCounter;
    2c7c:	6827      	ldr	r7, [r4, #0]
			vTaskResume( xContinousIncrementHandle );
    2c7e:	f000 fda1 	bl	37c4 <vTaskResume>
			
			/* Now delay to ensure the other task has processor time. */
			vTaskDelay( priSLEEP_TIME );
    2c82:	2080      	movs	r0, #128	; 0x80
    2c84:	f001 f846 	bl	3d14 <vTaskDelay>

			/* Check the shared variable again.  This time to ensure mutual 
			exclusion the whole scheduler will be locked.  This is just for
			demo purposes! */
			vTaskSuspendAll();
    2c88:	f000 fe4c 	bl	3924 <vTaskSuspendAll>
			{
				if( ulLastCounter == ulCounter )
    2c8c:	6823      	ldr	r3, [r4, #0]
    2c8e:	429f      	cmp	r7, r3
    2c90:	d198      	bne.n	2bc4 <vCounterControlTask+0x1c>
				{
					/* The shared variable has not changed.  There is a problem
					with the continuous count task so flag an error. */
					sError = pdTRUE;
    2c92:	2301      	movs	r3, #1
    2c94:	4698      	mov	r8, r3
    2c96:	e795      	b.n	2bc4 <vCounterControlTask+0x1c>
		if( ulCounter != priMAX_COUNT )
		{
			sError = pdTRUE;
		}

		if( sError == pdFALSE )
    2c98:	3bff      	subs	r3, #255	; 0xff
    2c9a:	4598      	cmp	r8, r3
    2c9c:	d116      	bne.n	2ccc <vCounterControlTask+0x124>
		{
			/* If no errors have occurred then increment the check variable. */
			portENTER_CRITICAL();
    2c9e:	f00a ffcd 	bl	dc3c <__vPortEnterCritical_from_thumb>
				usCheckVariable++;
    2ca2:	4652      	mov	r2, sl
    2ca4:	8817      	ldrh	r7, [r2, #0]
    2ca6:	3701      	adds	r7, #1
    2ca8:	0439      	lsls	r1, r7, #16
    2caa:	0c08      	lsrs	r0, r1, #16
    2cac:	8010      	strh	r0, [r2, #0]
			portEXIT_CRITICAL();
    2cae:	f00a ff93 	bl	dbd8 <__vPortExitCritical_from_thumb>
    2cb2:	e7da      	b.n	2c6a <vCounterControlTask+0xc2>
			{
				if( ulLastCounter == ulCounter )
				{
					/* The shared variable has not changed.  There is a problem
					with the continuous count task so flag an error. */
					sError = pdTRUE;
    2cb4:	2301      	movs	r3, #1
    2cb6:	4698      	mov	r8, r3
    2cb8:	e7c8      	b.n	2c4c <vCounterControlTask+0xa4>
    2cba:	2301      	movs	r3, #1
    2cbc:	4698      	mov	r8, r3
    2cbe:	e7a3      	b.n	2c08 <vCounterControlTask+0x60>
    2cc0:	2201      	movs	r2, #1
    2cc2:	4690      	mov	r8, r2
    2cc4:	e78f      	b.n	2be6 <vCounterControlTask+0x3e>
    2cc6:	2201      	movs	r2, #1
    2cc8:	4690      	mov	r8, r2
    2cca:	e7ae      	b.n	2c2a <vCounterControlTask+0x82>
		if( ulCounter != priMAX_COUNT )
		{
			sError = pdTRUE;
		}

		if( sError == pdFALSE )
    2ccc:	2201      	movs	r2, #1
    2cce:	4690      	mov	r8, r2
    2cd0:	e7cb      	b.n	2c6a <vCounterControlTask+0xc2>
    2cd2:	46c0      	nop			; (mov r8, r8)
    2cd4:	40000a38 	.word	0x40000a38
    2cd8:	40000a44 	.word	0x40000a44
    2cdc:	40000a50 	.word	0x40000a50
    2ce0:	40000a3c 	.word	0x40000a3c

00002ce4 <vContinuousIncrementTask>:
/*
 * Just keep counting the shared variable up.  The control task will suspend
 * this task when it wants.
 */
static portTASK_FUNCTION( vContinuousIncrementTask, pvParameters )
{
    2ce4:	b570      	push	{r4, r5, r6, lr}
    2ce6:	1c04      	adds	r4, r0, #0
	the task. */
	pulCounter = ( unsigned long * ) pvParameters;

	/* Query our priority so we can raise it when exclusive access to the 
	shared variable is required. */
	uxOurPriority = uxTaskPriorityGet( NULL );
    2ce8:	2000      	movs	r0, #0
    2cea:	f000 fcf7 	bl	36dc <uxTaskPriorityGet>
    2cee:	1c05      	adds	r5, r0, #0
    2cf0:	1c46      	adds	r6, r0, #1

	for( ;; )
	{
		/* Raise our priority above the controller task to ensure a context
		switch does not occur while we are accessing this variable. */
		vTaskPrioritySet( NULL, uxOurPriority + 1 );
    2cf2:	1c31      	adds	r1, r6, #0
    2cf4:	2000      	movs	r0, #0
    2cf6:	f000 fd03 	bl	3700 <vTaskPrioritySet>
			( *pulCounter )++;		
    2cfa:	6823      	ldr	r3, [r4, #0]
    2cfc:	3301      	adds	r3, #1
    2cfe:	6023      	str	r3, [r4, #0]
		vTaskPrioritySet( NULL, uxOurPriority );
    2d00:	2000      	movs	r0, #0
    2d02:	1c29      	adds	r1, r5, #0
    2d04:	f000 fcfc 	bl	3700 <vTaskPrioritySet>
    2d08:	e7f3      	b.n	2cf2 <vContinuousIncrementTask+0xe>
    2d0a:	46c0      	nop			; (mov r8, r8)

00002d0c <vStartDynamicPriorityTasks>:
/*
 * Start the three tasks as described at the top of the file.
 * Note that the limited count task is given a higher priority.
 */
void vStartDynamicPriorityTasks( void )
{
    2d0c:	b530      	push	{r4, r5, lr}
    2d0e:	b085      	sub	sp, #20
	xSuspendedTestQueue = xQueueCreate( priSUSPENDED_QUEUE_LENGTH, sizeof( unsigned long ) );
    2d10:	2104      	movs	r1, #4
    2d12:	2001      	movs	r0, #1
    2d14:	f000 f94e 	bl	2fb4 <xQueueCreate>
	is not being used.  The call to vQueueAddToRegistry() will be removed
	by the pre-processor if configQUEUE_REGISTRY_SIZE is not defined or is 
	defined to be less than 1. */
	vQueueAddToRegistry( xSuspendedTestQueue, ( signed char * ) "Suspended_Test_Queue" );

	xTaskCreate( vContinuousIncrementTask, ( signed char * ) "CNT_INC", priSTACK_SIZE, ( void * ) &ulCounter, tskIDLE_PRIORITY, &xContinousIncrementHandle );
    2d18:	4d1e      	ldr	r5, [pc, #120]	; (2d94 <vStartDynamicPriorityTasks+0x88>)
 * Start the three tasks as described at the top of the file.
 * Note that the limited count task is given a higher priority.
 */
void vStartDynamicPriorityTasks( void )
{
	xSuspendedTestQueue = xQueueCreate( priSUSPENDED_QUEUE_LENGTH, sizeof( unsigned long ) );
    2d1a:	4a1f      	ldr	r2, [pc, #124]	; (2d98 <vStartDynamicPriorityTasks+0x8c>)
	is not being used.  The call to vQueueAddToRegistry() will be removed
	by the pre-processor if configQUEUE_REGISTRY_SIZE is not defined or is 
	defined to be less than 1. */
	vQueueAddToRegistry( xSuspendedTestQueue, ( signed char * ) "Suspended_Test_Queue" );

	xTaskCreate( vContinuousIncrementTask, ( signed char * ) "CNT_INC", priSTACK_SIZE, ( void * ) &ulCounter, tskIDLE_PRIORITY, &xContinousIncrementHandle );
    2d1c:	491f      	ldr	r1, [pc, #124]	; (2d9c <vStartDynamicPriorityTasks+0x90>)
    2d1e:	2400      	movs	r4, #0
 * Start the three tasks as described at the top of the file.
 * Note that the limited count task is given a higher priority.
 */
void vStartDynamicPriorityTasks( void )
{
	xSuspendedTestQueue = xQueueCreate( priSUSPENDED_QUEUE_LENGTH, sizeof( unsigned long ) );
    2d20:	6010      	str	r0, [r2, #0]
	is not being used.  The call to vQueueAddToRegistry() will be removed
	by the pre-processor if configQUEUE_REGISTRY_SIZE is not defined or is 
	defined to be less than 1. */
	vQueueAddToRegistry( xSuspendedTestQueue, ( signed char * ) "Suspended_Test_Queue" );

	xTaskCreate( vContinuousIncrementTask, ( signed char * ) "CNT_INC", priSTACK_SIZE, ( void * ) &ulCounter, tskIDLE_PRIORITY, &xContinousIncrementHandle );
    2d22:	1c2b      	adds	r3, r5, #0
    2d24:	9101      	str	r1, [sp, #4]
    2d26:	2268      	movs	r2, #104	; 0x68
    2d28:	491d      	ldr	r1, [pc, #116]	; (2da0 <vStartDynamicPriorityTasks+0x94>)
    2d2a:	481e      	ldr	r0, [pc, #120]	; (2da4 <vStartDynamicPriorityTasks+0x98>)
    2d2c:	9400      	str	r4, [sp, #0]
    2d2e:	9402      	str	r4, [sp, #8]
    2d30:	9403      	str	r4, [sp, #12]
    2d32:	f000 fba5 	bl	3480 <xTaskGenericCreate>
	xTaskCreate( vLimitedIncrementTask, ( signed char * ) "LIM_INC", priSTACK_SIZE, ( void * ) &ulCounter, tskIDLE_PRIORITY + 1, &xLimitedIncrementHandle );
    2d36:	4b1c      	ldr	r3, [pc, #112]	; (2da8 <vStartDynamicPriorityTasks+0x9c>)
    2d38:	2001      	movs	r0, #1
    2d3a:	9000      	str	r0, [sp, #0]
    2d3c:	9301      	str	r3, [sp, #4]
    2d3e:	491b      	ldr	r1, [pc, #108]	; (2dac <vStartDynamicPriorityTasks+0xa0>)
    2d40:	1c2b      	adds	r3, r5, #0
    2d42:	2268      	movs	r2, #104	; 0x68
    2d44:	481a      	ldr	r0, [pc, #104]	; (2db0 <vStartDynamicPriorityTasks+0xa4>)
    2d46:	9402      	str	r4, [sp, #8]
    2d48:	9403      	str	r4, [sp, #12]
    2d4a:	f000 fb99 	bl	3480 <xTaskGenericCreate>
	xTaskCreate( vCounterControlTask, ( signed char * ) "C_CTRL", priSTACK_SIZE, NULL, tskIDLE_PRIORITY, NULL );
    2d4e:	1c23      	adds	r3, r4, #0
    2d50:	4918      	ldr	r1, [pc, #96]	; (2db4 <vStartDynamicPriorityTasks+0xa8>)
    2d52:	2268      	movs	r2, #104	; 0x68
    2d54:	4818      	ldr	r0, [pc, #96]	; (2db8 <vStartDynamicPriorityTasks+0xac>)
    2d56:	9400      	str	r4, [sp, #0]
    2d58:	9401      	str	r4, [sp, #4]
    2d5a:	9402      	str	r4, [sp, #8]
    2d5c:	9403      	str	r4, [sp, #12]
    2d5e:	f000 fb8f 	bl	3480 <xTaskGenericCreate>
	xTaskCreate( vQueueSendWhenSuspendedTask, ( signed char * ) "SUSP_TX", priSTACK_SIZE, NULL, tskIDLE_PRIORITY, NULL );
    2d62:	1c23      	adds	r3, r4, #0
    2d64:	4915      	ldr	r1, [pc, #84]	; (2dbc <vStartDynamicPriorityTasks+0xb0>)
    2d66:	2268      	movs	r2, #104	; 0x68
    2d68:	4815      	ldr	r0, [pc, #84]	; (2dc0 <vStartDynamicPriorityTasks+0xb4>)
    2d6a:	9400      	str	r4, [sp, #0]
    2d6c:	9401      	str	r4, [sp, #4]
    2d6e:	9402      	str	r4, [sp, #8]
    2d70:	9403      	str	r4, [sp, #12]
    2d72:	f000 fb85 	bl	3480 <xTaskGenericCreate>
	xTaskCreate( vQueueReceiveWhenSuspendedTask, ( signed char * ) "SUSP_RX", priSTACK_SIZE, NULL, tskIDLE_PRIORITY, NULL );
    2d76:	4913      	ldr	r1, [pc, #76]	; (2dc4 <vStartDynamicPriorityTasks+0xb8>)
    2d78:	2268      	movs	r2, #104	; 0x68
    2d7a:	1c23      	adds	r3, r4, #0
    2d7c:	4812      	ldr	r0, [pc, #72]	; (2dc8 <vStartDynamicPriorityTasks+0xbc>)
    2d7e:	9400      	str	r4, [sp, #0]
    2d80:	9401      	str	r4, [sp, #4]
    2d82:	9402      	str	r4, [sp, #8]
    2d84:	9403      	str	r4, [sp, #12]
    2d86:	f000 fb7b 	bl	3480 <xTaskGenericCreate>
}
    2d8a:	b005      	add	sp, #20
    2d8c:	bc30      	pop	{r4, r5}
    2d8e:	bc01      	pop	{r0}
    2d90:	4700      	bx	r0
    2d92:	46c0      	nop			; (mov r8, r8)
    2d94:	40000a44 	.word	0x40000a44
    2d98:	40000a34 	.word	0x40000a34
    2d9c:	40000a50 	.word	0x40000a50
    2da0:	0000e89c 	.word	0x0000e89c
    2da4:	00002ce5 	.word	0x00002ce5
    2da8:	40000a3c 	.word	0x40000a3c
    2dac:	0000e8a4 	.word	0x0000e8a4
    2db0:	00002b79 	.word	0x00002b79
    2db4:	0000e8ac 	.word	0x0000e8ac
    2db8:	00002ba9 	.word	0x00002ba9
    2dbc:	0000e8b4 	.word	0x0000e8b4
    2dc0:	00002b39 	.word	0x00002b39
    2dc4:	0000e8bc 	.word	0x0000e8bc
    2dc8:	00002ad1 	.word	0x00002ad1

00002dcc <xAreDynamicPriorityTasksStillRunning>:
}
/*-----------------------------------------------------------*/

/* Called to check that all the created tasks are still running without error. */
portBASE_TYPE xAreDynamicPriorityTasksStillRunning( void )
{
    2dcc:	b530      	push	{r4, r5, lr}
portBASE_TYPE xReturn = pdTRUE;

	/* Check the tasks are still running by ensuring the check variable
	is still incrementing. */

	if( usCheckVariable == usLastTaskCheck )
    2dce:	4a0c      	ldr	r2, [pc, #48]	; (2e00 <xAreDynamicPriorityTasksStillRunning+0x34>)
	{
		/* The check has not incremented so an error exists. */
		xReturn = pdFALSE;
	}

	if( xSuspendedQueueSendError == pdTRUE )
    2dd0:	490c      	ldr	r1, [pc, #48]	; (2e04 <xAreDynamicPriorityTasksStillRunning+0x38>)
portBASE_TYPE xReturn = pdTRUE;

	/* Check the tasks are still running by ensuring the check variable
	is still incrementing. */

	if( usCheckVariable == usLastTaskCheck )
    2dd2:	8813      	ldrh	r3, [r2, #0]
	{
		/* The check has not incremented so an error exists. */
		xReturn = pdFALSE;
	}

	if( xSuspendedQueueSendError == pdTRUE )
    2dd4:	6808      	ldr	r0, [r1, #0]
portBASE_TYPE xReturn = pdTRUE;

	/* Check the tasks are still running by ensuring the check variable
	is still incrementing. */

	if( usCheckVariable == usLastTaskCheck )
    2dd6:	1c1d      	adds	r5, r3, #0
    2dd8:	4b0b      	ldr	r3, [pc, #44]	; (2e08 <xAreDynamicPriorityTasksStillRunning+0x3c>)
		xReturn = pdFALSE;
	}

	if( xSuspendedQueueSendError == pdTRUE )
	{
		xReturn = pdFALSE;
    2dda:	2100      	movs	r1, #0
portBASE_TYPE xReturn = pdTRUE;

	/* Check the tasks are still running by ensuring the check variable
	is still incrementing. */

	if( usCheckVariable == usLastTaskCheck )
    2ddc:	881c      	ldrh	r4, [r3, #0]
	{
		/* The check has not incremented so an error exists. */
		xReturn = pdFALSE;
	}

	if( xSuspendedQueueSendError == pdTRUE )
    2dde:	2801      	cmp	r0, #1
    2de0:	d002      	beq.n	2de8 <xAreDynamicPriorityTasksStillRunning+0x1c>
portBASE_TYPE xAreDynamicPriorityTasksStillRunning( void )
{
/* Keep a history of the check variables so we know if it has been incremented 
since the last call. */
static unsigned short usLastTaskCheck = ( unsigned short ) 0;
portBASE_TYPE xReturn = pdTRUE;
    2de2:	1b29      	subs	r1, r5, r4
    2de4:	1e4c      	subs	r4, r1, #1
    2de6:	41a1      	sbcs	r1, r4
	if( xSuspendedQueueSendError == pdTRUE )
	{
		xReturn = pdFALSE;
	}

	if( xSuspendedQueueReceiveError == pdTRUE )
    2de8:	4c08      	ldr	r4, [pc, #32]	; (2e0c <xAreDynamicPriorityTasksStillRunning+0x40>)
    2dea:	6825      	ldr	r5, [r4, #0]
	{
		xReturn = pdFALSE;
    2dec:	3d01      	subs	r5, #1
    2dee:	1e6c      	subs	r4, r5, #1
    2df0:	41a5      	sbcs	r5, r4
	}

	usLastTaskCheck = usCheckVariable;
    2df2:	8812      	ldrh	r2, [r2, #0]
		xReturn = pdFALSE;
	}

	if( xSuspendedQueueReceiveError == pdTRUE )
	{
		xReturn = pdFALSE;
    2df4:	4268      	negs	r0, r5
    2df6:	4008      	ands	r0, r1
	}

	usLastTaskCheck = usCheckVariable;
    2df8:	801a      	strh	r2, [r3, #0]
	return xReturn;
}
    2dfa:	bc30      	pop	{r4, r5}
    2dfc:	bc02      	pop	{r1}
    2dfe:	4708      	bx	r1
    2e00:	40000a38 	.word	0x40000a38
    2e04:	40000a40 	.word	0x40000a40
    2e08:	40000a3a 	.word	0x40000a3a
    2e0c:	40000a48 	.word	0x40000a48

00002e10 <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
    2e10:	1c01      	adds	r1, r0, #0

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    2e12:	2301      	movs	r3, #1
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
    2e14:	3108      	adds	r1, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    2e16:	425a      	negs	r2, r3
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );

	pxList->uxNumberOfItems = 0;
    2e18:	2300      	movs	r3, #0
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    2e1a:	6082      	str	r2, [r0, #8]
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
    2e1c:	6041      	str	r1, [r0, #4]
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
    2e1e:	60c1      	str	r1, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
    2e20:	6101      	str	r1, [r0, #16]

	pxList->uxNumberOfItems = 0;
    2e22:	6003      	str	r3, [r0, #0]
}
    2e24:	4770      	bx	lr
    2e26:	46c0      	nop			; (mov r8, r8)

00002e28 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
    2e28:	2300      	movs	r3, #0
    2e2a:	6103      	str	r3, [r0, #16]
}
    2e2c:	4770      	bx	lr
    2e2e:	46c0      	nop			; (mov r8, r8)

00002e30 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
    2e30:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
    2e32:	685a      	ldr	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
    2e34:	608b      	str	r3, [r1, #8]
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;

	pxNewListItem->pxNext = pxIndex->pxNext;
    2e36:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
    2e38:	685a      	ldr	r2, [r3, #4]
    2e3a:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
    2e3c:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
    2e3e:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    2e40:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
    2e42:	6803      	ldr	r3, [r0, #0]
    2e44:	3301      	adds	r3, #1
    2e46:	6003      	str	r3, [r0, #0]
}
    2e48:	4770      	bx	lr
    2e4a:	46c0      	nop			; (mov r8, r8)

00002e4c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
    2e4c:	b510      	push	{r4, lr}
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
    2e4e:	680c      	ldr	r4, [r1, #0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as 
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the 
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
    2e50:	1c63      	adds	r3, r4, #1
    2e52:	d016      	beq.n	2e82 <vListInsert+0x36>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips. 
		**********************************************************************/
		
		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
    2e54:	1c03      	adds	r3, r0, #0
    2e56:	3308      	adds	r3, #8
    2e58:	685a      	ldr	r2, [r3, #4]
    2e5a:	6812      	ldr	r2, [r2, #0]
    2e5c:	4294      	cmp	r4, r2
    2e5e:	d304      	bcc.n	2e6a <vListInsert+0x1e>
    2e60:	685b      	ldr	r3, [r3, #4]
    2e62:	685a      	ldr	r2, [r3, #4]
    2e64:	6812      	ldr	r2, [r2, #0]
    2e66:	4294      	cmp	r4, r2
    2e68:	d2fa      	bcs.n	2e60 <vListInsert+0x14>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    2e6a:	685c      	ldr	r4, [r3, #4]
	pxNewListItem->pxPrevious = pxIterator;
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    2e6c:	6108      	str	r0, [r1, #16]
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
    2e6e:	60a1      	str	r1, [r4, #8]
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    2e70:	604c      	str	r4, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
	pxNewListItem->pxPrevious = pxIterator;
    2e72:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
    2e74:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
    2e76:	6803      	ldr	r3, [r0, #0]
    2e78:	3301      	adds	r3, #1
    2e7a:	6003      	str	r3, [r0, #0]
}
    2e7c:	bc10      	pop	{r4}
    2e7e:	bc01      	pop	{r0}
    2e80:	4700      	bx	r0
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the 
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
	{
		pxIterator = pxList->xListEnd.pxPrevious;
    2e82:	6903      	ldr	r3, [r0, #16]
    2e84:	e7f1      	b.n	2e6a <vListInsert+0x1e>
    2e86:	46c0      	nop			; (mov r8, r8)

00002e88 <vListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

void vListRemove( xListItem *pxItemToRemove )
{
    2e88:	b500      	push	{lr}
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    2e8a:	6843      	ldr	r3, [r0, #4]
    2e8c:	6882      	ldr	r2, [r0, #8]
    2e8e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    2e90:	6882      	ldr	r2, [r0, #8]
    2e92:	6053      	str	r3, [r2, #4]
	
	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
    2e94:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    2e96:	6859      	ldr	r1, [r3, #4]
    2e98:	4281      	cmp	r1, r0
    2e9a:	d006      	beq.n	2eaa <vListRemove+0x22>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
	}

	pxItemToRemove->pvContainer = NULL;
    2e9c:	2100      	movs	r1, #0
    2e9e:	6101      	str	r1, [r0, #16]
	( pxList->uxNumberOfItems )--;
    2ea0:	6818      	ldr	r0, [r3, #0]
    2ea2:	3801      	subs	r0, #1
    2ea4:	6018      	str	r0, [r3, #0]
}
    2ea6:	bc01      	pop	{r0}
    2ea8:	4700      	bx	r0
	pxList = ( xList * ) pxItemToRemove->pvContainer;

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    2eaa:	605a      	str	r2, [r3, #4]
    2eac:	e7f6      	b.n	2e9c <vListRemove+0x14>
    2eae:	46c0      	nop			; (mov r8, r8)

00002eb0 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
    2eb0:	b538      	push	{r3, r4, r5, lr}
    2eb2:	1c04      	adds	r4, r0, #0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
    2eb4:	f00a fec2 	bl	dc3c <__vPortEnterCritical_from_thumb>
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    2eb8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
    2eba:	2b00      	cmp	r3, #0
    2ebc:	dd19      	ble.n	2ef2 <prvUnlockQueue+0x42>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( !listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) )
    2ebe:	6a60      	ldr	r0, [r4, #36]	; 0x24
    2ec0:	1c25      	adds	r5, r4, #0
    2ec2:	3524      	adds	r5, #36	; 0x24
    2ec4:	2800      	cmp	r0, #0
    2ec6:	d108      	bne.n	2eda <prvUnlockQueue+0x2a>
    2ec8:	e013      	b.n	2ef2 <prvUnlockQueue+0x42>
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
				}

				--( pxQueue->xTxLock );
    2eca:	6ca2      	ldr	r2, [r4, #72]	; 0x48
    2ecc:	3a01      	subs	r2, #1
    2ece:	64a2      	str	r2, [r4, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    2ed0:	2a00      	cmp	r2, #0
    2ed2:	dd0e      	ble.n	2ef2 <prvUnlockQueue+0x42>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( !listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) )
    2ed4:	6a61      	ldr	r1, [r4, #36]	; 0x24
    2ed6:	2900      	cmp	r1, #0
    2ed8:	d00b      	beq.n	2ef2 <prvUnlockQueue+0x42>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    2eda:	1c28      	adds	r0, r5, #0
    2edc:	f001 f862 	bl	3fa4 <xTaskRemoveFromEventList>
    2ee0:	2800      	cmp	r0, #0
    2ee2:	d0f2      	beq.n	2eca <prvUnlockQueue+0x1a>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
    2ee4:	f001 f8da 	bl	409c <vTaskMissedYield>
				}

				--( pxQueue->xTxLock );
    2ee8:	6ca2      	ldr	r2, [r4, #72]	; 0x48
    2eea:	3a01      	subs	r2, #1
    2eec:	64a2      	str	r2, [r4, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    2eee:	2a00      	cmp	r2, #0
    2ef0:	dcf0      	bgt.n	2ed4 <prvUnlockQueue+0x24>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
    2ef2:	2001      	movs	r0, #1
    2ef4:	4243      	negs	r3, r0
    2ef6:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
    2ef8:	f00a fe6e 	bl	dbd8 <__vPortExitCritical_from_thumb>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
    2efc:	f00a fe9e 	bl	dc3c <__vPortEnterCritical_from_thumb>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    2f00:	6c65      	ldr	r5, [r4, #68]	; 0x44
    2f02:	2d00      	cmp	r5, #0
    2f04:	dd19      	ble.n	2f3a <prvUnlockQueue+0x8a>
		{
			if( !listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) )
    2f06:	6921      	ldr	r1, [r4, #16]
    2f08:	1c25      	adds	r5, r4, #0
    2f0a:	3510      	adds	r5, #16
    2f0c:	2900      	cmp	r1, #0
    2f0e:	d108      	bne.n	2f22 <prvUnlockQueue+0x72>
    2f10:	e013      	b.n	2f3a <prvUnlockQueue+0x8a>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
				{
					vTaskMissedYield();
				}

				--( pxQueue->xRxLock );
    2f12:	6c63      	ldr	r3, [r4, #68]	; 0x44
    2f14:	3b01      	subs	r3, #1
    2f16:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    2f18:	2b00      	cmp	r3, #0
    2f1a:	dd0e      	ble.n	2f3a <prvUnlockQueue+0x8a>
		{
			if( !listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) )
    2f1c:	6922      	ldr	r2, [r4, #16]
    2f1e:	2a00      	cmp	r2, #0
    2f20:	d00b      	beq.n	2f3a <prvUnlockQueue+0x8a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    2f22:	1c28      	adds	r0, r5, #0
    2f24:	f001 f83e 	bl	3fa4 <xTaskRemoveFromEventList>
    2f28:	2800      	cmp	r0, #0
    2f2a:	d0f2      	beq.n	2f12 <prvUnlockQueue+0x62>
				{
					vTaskMissedYield();
    2f2c:	f001 f8b6 	bl	409c <vTaskMissedYield>
				}

				--( pxQueue->xRxLock );
    2f30:	6c63      	ldr	r3, [r4, #68]	; 0x44
    2f32:	3b01      	subs	r3, #1
    2f34:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    2f36:	2b00      	cmp	r3, #0
    2f38:	dcf0      	bgt.n	2f1c <prvUnlockQueue+0x6c>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
    2f3a:	2001      	movs	r0, #1
    2f3c:	4245      	negs	r5, r0
    2f3e:	6465      	str	r5, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
    2f40:	f00a fe4a 	bl	dbd8 <__vPortExitCritical_from_thumb>
}
    2f44:	bc38      	pop	{r3, r4, r5}
    2f46:	bc01      	pop	{r0}
    2f48:	4700      	bx	r0
    2f4a:	46c0      	nop			; (mov r8, r8)

00002f4c <prvCopyDataToQueue>:
	vPortFree( pxQueue );
}
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
    2f4c:	b538      	push	{r3, r4, r5, lr}
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
    2f4e:	6c03      	ldr	r3, [r0, #64]	; 0x40
	vPortFree( pxQueue );
}
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
    2f50:	1c04      	adds	r4, r0, #0
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
    2f52:	2b00      	cmp	r3, #0
    2f54:	d108      	bne.n	2f68 <prvCopyDataToQueue+0x1c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    2f56:	6805      	ldr	r5, [r0, #0]
    2f58:	2d00      	cmp	r5, #0
    2f5a:	d025      	beq.n	2fa8 <prvCopyDataToQueue+0x5c>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
		}
	}

	++( pxQueue->uxMessagesWaiting );
    2f5c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    2f5e:	3301      	adds	r3, #1
    2f60:	63a3      	str	r3, [r4, #56]	; 0x38
}
    2f62:	bc38      	pop	{r3, r4, r5}
    2f64:	bc01      	pop	{r0}
    2f66:	4700      	bx	r0
				pxQueue->pxMutexHolder = NULL;
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
    2f68:	2a00      	cmp	r2, #0
    2f6a:	d10d      	bne.n	2f88 <prvCopyDataToQueue+0x3c>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
    2f6c:	1c1a      	adds	r2, r3, #0
    2f6e:	6880      	ldr	r0, [r0, #8]
    2f70:	f002 f93c 	bl	51ec <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
    2f74:	68a1      	ldr	r1, [r4, #8]
    2f76:	6c20      	ldr	r0, [r4, #64]	; 0x40
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
    2f78:	6862      	ldr	r2, [r4, #4]
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
    2f7a:	180b      	adds	r3, r1, r0
    2f7c:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
    2f7e:	4293      	cmp	r3, r2
    2f80:	d3ec      	bcc.n	2f5c <prvCopyDataToQueue+0x10>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
    2f82:	6825      	ldr	r5, [r4, #0]
    2f84:	60a5      	str	r5, [r4, #8]
    2f86:	e7e9      	b.n	2f5c <prvCopyDataToQueue+0x10>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
    2f88:	1c1a      	adds	r2, r3, #0
    2f8a:	68c0      	ldr	r0, [r0, #12]
    2f8c:	f002 f92e 	bl	51ec <memcpy>
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
    2f90:	6c22      	ldr	r2, [r4, #64]	; 0x40
    2f92:	68e0      	ldr	r0, [r4, #12]
    2f94:	4252      	negs	r2, r2
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
    2f96:	6821      	ldr	r1, [r4, #0]
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
    2f98:	1883      	adds	r3, r0, r2
    2f9a:	60e3      	str	r3, [r4, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
    2f9c:	428b      	cmp	r3, r1
    2f9e:	d2dd      	bcs.n	2f5c <prvCopyDataToQueue+0x10>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
    2fa0:	6861      	ldr	r1, [r4, #4]
    2fa2:	188d      	adds	r5, r1, r2
    2fa4:	60e5      	str	r5, [r4, #12]
    2fa6:	e7d9      	b.n	2f5c <prvCopyDataToQueue+0x10>
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
    2fa8:	6840      	ldr	r0, [r0, #4]
    2faa:	f001 f8b9 	bl	4120 <vTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
    2fae:	6065      	str	r5, [r4, #4]
    2fb0:	e7d4      	b.n	2f5c <prvCopyDataToQueue+0x10>
    2fb2:	46c0      	nop			; (mov r8, r8)

00002fb4 <xQueueCreate>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

xQueueHandle xQueueCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize )
{
    2fb4:	b5f0      	push	{r4, r5, r6, r7, lr}
    2fb6:	4647      	mov	r7, r8
    2fb8:	b480      	push	{r7}
    2fba:	1c04      	adds	r4, r0, #0
    2fbc:	1c0e      	adds	r6, r1, #0
xQUEUE *pxNewQueue;
size_t xQueueSizeInBytes;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
    2fbe:	1e05      	subs	r5, r0, #0
    2fc0:	d105      	bne.n	2fce <xQueueCreate+0x1a>
	}

	/* Will only reach here if we could not allocate enough memory or no memory
	was required. */
	return NULL;
}
    2fc2:	1c28      	adds	r0, r5, #0
    2fc4:	bc04      	pop	{r2}
    2fc6:	4690      	mov	r8, r2
    2fc8:	bcf0      	pop	{r4, r5, r6, r7}
    2fca:	bc02      	pop	{r1}
    2fcc:	4708      	bx	r1
size_t xQueueSizeInBytes;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
    2fce:	204c      	movs	r0, #76	; 0x4c
    2fd0:	f001 f954 	bl	427c <pvPortMalloc>
		if( pxNewQueue != NULL )
    2fd4:	1e05      	subs	r5, r0, #0
    2fd6:	d0f4      	beq.n	2fc2 <xQueueCreate+0xe>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
    2fd8:	1c23      	adds	r3, r4, #0
    2fda:	4373      	muls	r3, r6
    2fdc:	4698      	mov	r8, r3
    2fde:	2301      	movs	r3, #1
    2fe0:	1c18      	adds	r0, r3, #0
    2fe2:	4440      	add	r0, r8

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
    2fe4:	f001 f94a 	bl	427c <pvPortMalloc>
    2fe8:	1c07      	adds	r7, r0, #0
    2fea:	6028      	str	r0, [r5, #0]
			if( pxNewQueue->pcHead != NULL )
    2fec:	2800      	cmp	r0, #0
    2fee:	d017      	beq.n	3020 <xQueueCreate+0x6c>
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->pcTail = pxNewQueue->pcHead + ( uxQueueLength * uxItemSize );
				pxNewQueue->uxMessagesWaiting = 0;
				pxNewQueue->pcWriteTo = pxNewQueue->pcHead;
				pxNewQueue->pcReadFrom = pxNewQueue->pcHead + ( ( uxQueueLength - 1 ) * uxItemSize );
    2ff0:	1e62      	subs	r2, r4, #1
    2ff2:	4372      	muls	r2, r6
			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
			if( pxNewQueue->pcHead != NULL )
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->pcTail = pxNewQueue->pcHead + ( uxQueueLength * uxItemSize );
    2ff4:	4440      	add	r0, r8
				pxNewQueue->uxMessagesWaiting = 0;
				pxNewQueue->pcWriteTo = pxNewQueue->pcHead;
				pxNewQueue->pcReadFrom = pxNewQueue->pcHead + ( ( uxQueueLength - 1 ) * uxItemSize );
				pxNewQueue->uxLength = uxQueueLength;
				pxNewQueue->uxItemSize = uxItemSize;
				pxNewQueue->xRxLock = queueUNLOCKED;
    2ff6:	2101      	movs	r1, #1
			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
			if( pxNewQueue->pcHead != NULL )
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->pcTail = pxNewQueue->pcHead + ( uxQueueLength * uxItemSize );
    2ff8:	6068      	str	r0, [r5, #4]
				pxNewQueue->uxMessagesWaiting = 0;
				pxNewQueue->pcWriteTo = pxNewQueue->pcHead;
				pxNewQueue->pcReadFrom = pxNewQueue->pcHead + ( ( uxQueueLength - 1 ) * uxItemSize );
				pxNewQueue->uxLength = uxQueueLength;
				pxNewQueue->uxItemSize = uxItemSize;
				pxNewQueue->xRxLock = queueUNLOCKED;
    2ffa:	4248      	negs	r0, r1
			if( pxNewQueue->pcHead != NULL )
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->pcTail = pxNewQueue->pcHead + ( uxQueueLength * uxItemSize );
				pxNewQueue->uxMessagesWaiting = 0;
    2ffc:	2300      	movs	r3, #0
				pxNewQueue->pcWriteTo = pxNewQueue->pcHead;
    2ffe:	60af      	str	r7, [r5, #8]
				pxNewQueue->pcReadFrom = pxNewQueue->pcHead + ( ( uxQueueLength - 1 ) * uxItemSize );
				pxNewQueue->uxLength = uxQueueLength;
				pxNewQueue->uxItemSize = uxItemSize;
				pxNewQueue->xRxLock = queueUNLOCKED;
    3000:	6468      	str	r0, [r5, #68]	; 0x44
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->pcTail = pxNewQueue->pcHead + ( uxQueueLength * uxItemSize );
				pxNewQueue->uxMessagesWaiting = 0;
				pxNewQueue->pcWriteTo = pxNewQueue->pcHead;
				pxNewQueue->pcReadFrom = pxNewQueue->pcHead + ( ( uxQueueLength - 1 ) * uxItemSize );
    3002:	18bf      	adds	r7, r7, r2
				pxNewQueue->uxLength = uxQueueLength;
				pxNewQueue->uxItemSize = uxItemSize;
				pxNewQueue->xRxLock = queueUNLOCKED;
				pxNewQueue->xTxLock = queueUNLOCKED;
    3004:	64a8      	str	r0, [r5, #72]	; 0x48

				/* Likewise ensure the event queues start with the correct state. */
				vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
    3006:	1c28      	adds	r0, r5, #0
			if( pxNewQueue->pcHead != NULL )
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->pcTail = pxNewQueue->pcHead + ( uxQueueLength * uxItemSize );
				pxNewQueue->uxMessagesWaiting = 0;
    3008:	63ab      	str	r3, [r5, #56]	; 0x38
				pxNewQueue->pcWriteTo = pxNewQueue->pcHead;
				pxNewQueue->pcReadFrom = pxNewQueue->pcHead + ( ( uxQueueLength - 1 ) * uxItemSize );
    300a:	60ef      	str	r7, [r5, #12]
				pxNewQueue->uxLength = uxQueueLength;
    300c:	63ec      	str	r4, [r5, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
    300e:	642e      	str	r6, [r5, #64]	; 0x40
				pxNewQueue->xRxLock = queueUNLOCKED;
				pxNewQueue->xTxLock = queueUNLOCKED;

				/* Likewise ensure the event queues start with the correct state. */
				vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
    3010:	3010      	adds	r0, #16
    3012:	f7ff fefd 	bl	2e10 <vListInitialise>
				vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
    3016:	1c28      	adds	r0, r5, #0
    3018:	3024      	adds	r0, #36	; 0x24
    301a:	f7ff fef9 	bl	2e10 <vListInitialise>

				traceQUEUE_CREATE( pxNewQueue );
				return  pxNewQueue;
    301e:	e7d0      	b.n	2fc2 <xQueueCreate+0xe>
			}
			else
			{
				traceQUEUE_CREATE_FAILED();
				vPortFree( pxNewQueue );
    3020:	1c28      	adds	r0, r5, #0
    3022:	f001 f939 	bl	4298 <vPortFree>
		}
	}

	/* Will only reach here if we could not allocate enough memory or no memory
	was required. */
	return NULL;
    3026:	1c3d      	adds	r5, r7, #0
    3028:	e7cb      	b.n	2fc2 <xQueueCreate+0xe>
    302a:	46c0      	nop			; (mov r8, r8)

0000302c <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
    302c:	b5f0      	push	{r4, r5, r6, r7, lr}
    302e:	4657      	mov	r7, sl
    3030:	464e      	mov	r6, r9
    3032:	4645      	mov	r5, r8
    3034:	b4e0      	push	{r5, r6, r7}
    3036:	1c04      	adds	r4, r0, #0
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) )
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    3038:	2010      	movs	r0, #16

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
    303a:	b084      	sub	sp, #16
    303c:	469a      	mov	sl, r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) )
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    303e:	1903      	adds	r3, r0, r4

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
    3040:	9201      	str	r2, [sp, #4]
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) )
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    3042:	4698      	mov	r8, r3

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
    3044:	4689      	mov	r9, r1
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    3046:	f00a fdf9 	bl	dc3c <__vPortEnterCritical_from_thumb>
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
    304a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    304c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
    304e:	2500      	movs	r5, #0

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
		prvLockQueue( pxQueue );
    3050:	1c2f      	adds	r7, r5, #0
	{
		taskENTER_CRITICAL();
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
    3052:	429a      	cmp	r2, r3
    3054:	d32c      	bcc.n	30b0 <xQueueGenericSend+0x84>
				function. */
				return pdPASS;
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
    3056:	9e01      	ldr	r6, [sp, #4]
    3058:	2e00      	cmp	r6, #0
    305a:	d062      	beq.n	3122 <xQueueGenericSend+0xf6>
					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
				}
				else if( xEntryTimeSet == pdFALSE )
    305c:	2d00      	cmp	r5, #0
    305e:	d03a      	beq.n	30d6 <xQueueGenericSend+0xaa>
					vTaskSetTimeOutState( &xTimeOut );
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
    3060:	f00a fdba 	bl	dbd8 <__vPortExitCritical_from_thumb>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    3064:	f000 fc5e 	bl	3924 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    3068:	f00a fde8 	bl	dc3c <__vPortEnterCritical_from_thumb>
    306c:	6c65      	ldr	r5, [r4, #68]	; 0x44
    306e:	1c6b      	adds	r3, r5, #1
    3070:	d035      	beq.n	30de <xQueueGenericSend+0xb2>
    3072:	6ca6      	ldr	r6, [r4, #72]	; 0x48
    3074:	1c73      	adds	r3, r6, #1
    3076:	d036      	beq.n	30e6 <xQueueGenericSend+0xba>
    3078:	f00a fdae 	bl	dbd8 <__vPortExitCritical_from_thumb>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    307c:	a802      	add	r0, sp, #8
    307e:	a901      	add	r1, sp, #4
    3080:	f000 ffd8 	bl	4034 <xTaskCheckForTimeOut>
    3084:	2800      	cmp	r0, #0
    3086:	d137      	bne.n	30f8 <xQueueGenericSend+0xcc>

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
    3088:	f00a fdd8 	bl	dc3c <__vPortEnterCritical_from_thumb>
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
    308c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
    308e:	6be5      	ldr	r5, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
    3090:	f00a fda2 	bl	dbd8 <__vPortExitCritical_from_thumb>
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) )
    3094:	42ae      	cmp	r6, r5
    3096:	d036      	beq.n	3106 <xQueueGenericSend+0xda>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    3098:	1c20      	adds	r0, r4, #0
    309a:	f7ff ff09 	bl	2eb0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
    309e:	f000 fcff 	bl	3aa0 <xTaskResumeAll>
			( void ) xTaskResumeAll();

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
    30a2:	2501      	movs	r5, #1
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    30a4:	f00a fdca 	bl	dc3c <__vPortEnterCritical_from_thumb>
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
    30a8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    30aa:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    30ac:	429a      	cmp	r2, r3
    30ae:	d2d2      	bcs.n	3056 <xQueueGenericSend+0x2a>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    30b0:	4649      	mov	r1, r9
    30b2:	1c20      	adds	r0, r4, #0
    30b4:	4652      	mov	r2, sl
    30b6:	f7ff ff49 	bl	2f4c <prvCopyDataToQueue>

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    30ba:	6a61      	ldr	r1, [r4, #36]	; 0x24
    30bc:	2900      	cmp	r1, #0
    30be:	d134      	bne.n	312a <xQueueGenericSend+0xfe>
						takes care of that. */
						portYIELD_WITHIN_API();
					}
				}

				taskEXIT_CRITICAL();
    30c0:	f00a fd8a 	bl	dbd8 <__vPortExitCritical_from_thumb>

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
    30c4:	2001      	movs	r0, #1
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
}
    30c6:	b004      	add	sp, #16
    30c8:	bc1c      	pop	{r2, r3, r4}
    30ca:	4690      	mov	r8, r2
    30cc:	4699      	mov	r9, r3
    30ce:	46a2      	mov	sl, r4
    30d0:	bcf0      	pop	{r4, r5, r6, r7}
    30d2:	bc02      	pop	{r1}
    30d4:	4708      	bx	r1
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    30d6:	a802      	add	r0, sp, #8
    30d8:	f000 ffa0 	bl	401c <vTaskSetTimeOutState>
    30dc:	e7c0      	b.n	3060 <xQueueGenericSend+0x34>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
		prvLockQueue( pxQueue );
    30de:	6ca6      	ldr	r6, [r4, #72]	; 0x48
    30e0:	6467      	str	r7, [r4, #68]	; 0x44
    30e2:	1c73      	adds	r3, r6, #1
    30e4:	d1c8      	bne.n	3078 <xQueueGenericSend+0x4c>
    30e6:	64a7      	str	r7, [r4, #72]	; 0x48
    30e8:	f00a fd76 	bl	dbd8 <__vPortExitCritical_from_thumb>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    30ec:	a802      	add	r0, sp, #8
    30ee:	a901      	add	r1, sp, #4
    30f0:	f000 ffa0 	bl	4034 <xTaskCheckForTimeOut>
    30f4:	2800      	cmp	r0, #0
    30f6:	d0c7      	beq.n	3088 <xQueueGenericSend+0x5c>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
    30f8:	1c20      	adds	r0, r4, #0
    30fa:	f7ff fed9 	bl	2eb0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
    30fe:	f000 fccf 	bl	3aa0 <xTaskResumeAll>

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
    3102:	2000      	movs	r0, #0
    3104:	e7df      	b.n	30c6 <xQueueGenericSend+0x9a>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) )
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    3106:	4640      	mov	r0, r8
    3108:	9901      	ldr	r1, [sp, #4]
    310a:	f000 ff15 	bl	3f38 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
    310e:	1c20      	adds	r0, r4, #0
    3110:	f7ff fece 	bl	2eb0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( !xTaskResumeAll() )
    3114:	f000 fcc4 	bl	3aa0 <xTaskResumeAll>
    3118:	2800      	cmp	r0, #0
    311a:	d1c2      	bne.n	30a2 <xQueueGenericSend+0x76>
				{
					portYIELD_WITHIN_API();
    311c:	df00      	svc	0
			( void ) xTaskResumeAll();

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
    311e:	2501      	movs	r5, #1
    3120:	e7c0      	b.n	30a4 <xQueueGenericSend+0x78>
			{
				if( xTicksToWait == ( portTickType ) 0 )
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    3122:	f00a fd59 	bl	dbd8 <__vPortExitCritical_from_thumb>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
    3126:	1c30      	adds	r0, r6, #0
    3128:	e7cd      	b.n	30c6 <xQueueGenericSend+0x9a>

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
    312a:	1c20      	adds	r0, r4, #0
    312c:	3024      	adds	r0, #36	; 0x24
    312e:	f000 ff39 	bl	3fa4 <xTaskRemoveFromEventList>
    3132:	2801      	cmp	r0, #1
    3134:	d1c4      	bne.n	30c0 <xQueueGenericSend+0x94>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
    3136:	df00      	svc	0
    3138:	e7c2      	b.n	30c0 <xQueueGenericSend+0x94>
    313a:	46c0      	nop			; (mov r8, r8)

0000313c <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	xQueueHandle xQueueCreateMutex( void )
	{
    313c:	b538      	push	{r3, r4, r5, lr}
	xQUEUE *pxNewQueue;

		/* Allocate the new queue structure. */
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
    313e:	204c      	movs	r0, #76	; 0x4c
    3140:	f001 f89c 	bl	427c <pvPortMalloc>
		if( pxNewQueue != NULL )
    3144:	1e04      	subs	r4, r0, #0
    3146:	d018      	beq.n	317a <xQueueCreateMutex+0x3e>

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = 0;
			pxNewQueue->uxLength = 1;
    3148:	2101      	movs	r1, #1
		/* Allocate the new queue structure. */
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
		if( pxNewQueue != NULL )
		{
			/* Information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
    314a:	2500      	movs	r5, #0
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = 0;
			pxNewQueue->uxLength = 1;
			pxNewQueue->uxItemSize = 0;
			pxNewQueue->xRxLock = queueUNLOCKED;
    314c:	424b      	negs	r3, r1

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = 0;
			pxNewQueue->uxLength = 1;
    314e:	63e1      	str	r1, [r4, #60]	; 0x3c
			pxNewQueue->uxItemSize = 0;
			pxNewQueue->xRxLock = queueUNLOCKED;
    3150:	6463      	str	r3, [r4, #68]	; 0x44
			pxNewQueue->xTxLock = queueUNLOCKED;
    3152:	64a3      	str	r3, [r4, #72]	; 0x48

			/* Ensure the event queues start with the correct state. */
			vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
    3154:	3010      	adds	r0, #16
		/* Allocate the new queue structure. */
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
		if( pxNewQueue != NULL )
		{
			/* Information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
    3156:	6065      	str	r5, [r4, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
    3158:	6025      	str	r5, [r4, #0]

			/* Queues used as a mutex no data is actually copied into or out
			of the queue. */
			pxNewQueue->pcWriteTo = NULL;
    315a:	60a5      	str	r5, [r4, #8]
			pxNewQueue->pcReadFrom = NULL;
    315c:	60e5      	str	r5, [r4, #12]

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = 0;
    315e:	63a5      	str	r5, [r4, #56]	; 0x38
			pxNewQueue->uxLength = 1;
			pxNewQueue->uxItemSize = 0;
    3160:	6425      	str	r5, [r4, #64]	; 0x40
			pxNewQueue->xRxLock = queueUNLOCKED;
			pxNewQueue->xTxLock = queueUNLOCKED;

			/* Ensure the event queues start with the correct state. */
			vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
    3162:	f7ff fe55 	bl	2e10 <vListInitialise>
			vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
    3166:	1c20      	adds	r0, r4, #0
    3168:	3024      	adds	r0, #36	; 0x24
    316a:	f7ff fe51 	bl	2e10 <vListInitialise>

			/* Start with the semaphore in the expected state. */
			xQueueGenericSend( pxNewQueue, NULL, 0, queueSEND_TO_BACK );
    316e:	1c20      	adds	r0, r4, #0
    3170:	1c29      	adds	r1, r5, #0
    3172:	1c2a      	adds	r2, r5, #0
    3174:	1c2b      	adds	r3, r5, #0
    3176:	f7ff ff59 	bl	302c <xQueueGenericSend>
		{
			traceCREATE_MUTEX_FAILED();
		}

		return pxNewQueue;
	}
    317a:	1c20      	adds	r0, r4, #0
    317c:	bc38      	pop	{r3, r4, r5}
    317e:	bc02      	pop	{r1}
    3180:	4708      	bx	r1
    3182:	46c0      	nop			; (mov r8, r8)

00003184 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
    3184:	b570      	push	{r4, r5, r6, lr}
    3186:	1c04      	adds	r4, r0, #0
    3188:	1c16      	adds	r6, r2, #0
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
    318a:	6b80      	ldr	r0, [r0, #56]	; 0x38
    318c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
			xReturn = pdPASS;
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    318e:	2500      	movs	r5, #0
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
    3190:	4290      	cmp	r0, r2
    3192:	d303      	bcc.n	319c <xQueueGenericSendFromISR+0x18>
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
}
    3194:	1c28      	adds	r0, r5, #0
    3196:	bc70      	pop	{r4, r5, r6}
    3198:	bc02      	pop	{r1}
    319a:	4708      	bx	r1
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    319c:	1c1a      	adds	r2, r3, #0
    319e:	1c20      	adds	r0, r4, #0
    31a0:	f7ff fed4 	bl	2f4c <prvCopyDataToQueue>

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    31a4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
    31a6:	1c5a      	adds	r2, r3, #1
    31a8:	d003      	beq.n	31b2 <xQueueGenericSendFromISR+0x2e>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    31aa:	3301      	adds	r3, #1
    31ac:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
    31ae:	2501      	movs	r5, #1
    31b0:	e7f0      	b.n	3194 <xQueueGenericSendFromISR+0x10>

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
			{
				if( !listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) )
    31b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
    31b4:	3501      	adds	r5, #1

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
			{
				if( !listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) )
    31b6:	2b00      	cmp	r3, #0
    31b8:	d0ec      	beq.n	3194 <xQueueGenericSendFromISR+0x10>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    31ba:	1c20      	adds	r0, r4, #0
    31bc:	3024      	adds	r0, #36	; 0x24
    31be:	f000 fef1 	bl	3fa4 <xTaskRemoveFromEventList>
    31c2:	2800      	cmp	r0, #0
    31c4:	d0e6      	beq.n	3194 <xQueueGenericSendFromISR+0x10>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						*pxHigherPriorityTaskWoken = pdTRUE;
    31c6:	6035      	str	r5, [r6, #0]
    31c8:	e7e4      	b.n	3194 <xQueueGenericSendFromISR+0x10>
    31ca:	46c0      	nop			; (mov r8, r8)

000031cc <xQueueGenericReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
    31cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    31ce:	4657      	mov	r7, sl
    31d0:	464e      	mov	r6, r9
    31d2:	4645      	mov	r5, r8
    31d4:	b4e0      	push	{r5, r6, r7}
    31d6:	b084      	sub	sp, #16
    31d8:	1c04      	adds	r4, r0, #0
    31da:	4699      	mov	r9, r3
						portEXIT_CRITICAL();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    31dc:	1c07      	adds	r7, r0, #0
	return xReturn;
}
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
    31de:	468a      	mov	sl, r1
    31e0:	9201      	str	r2, [sp, #4]
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    31e2:	f00a fd2b 	bl	dc3c <__vPortEnterCritical_from_thumb>
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
    31e6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
}
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
    31e8:	2500      	movs	r5, #0

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
		prvLockQueue( pxQueue );
    31ea:	46a8      	mov	r8, r5
						portEXIT_CRITICAL();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    31ec:	3724      	adds	r7, #36	; 0x24
	{
		taskENTER_CRITICAL();
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
    31ee:	2b00      	cmp	r3, #0
    31f0:	d134      	bne.n	325c <xQueueGenericReceive+0x90>
				taskEXIT_CRITICAL();
				return pdPASS;
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
    31f2:	9e01      	ldr	r6, [sp, #4]
    31f4:	2e00      	cmp	r6, #0
    31f6:	d07b      	beq.n	32f0 <xQueueGenericReceive+0x124>
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
				}
				else if( xEntryTimeSet == pdFALSE )
    31f8:	2d00      	cmp	r5, #0
    31fa:	d050      	beq.n	329e <xQueueGenericReceive+0xd2>
					vTaskSetTimeOutState( &xTimeOut );
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
    31fc:	f00a fcec 	bl	dbd8 <__vPortExitCritical_from_thumb>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    3200:	f000 fb90 	bl	3924 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    3204:	f00a fd1a 	bl	dc3c <__vPortEnterCritical_from_thumb>
    3208:	6c63      	ldr	r3, [r4, #68]	; 0x44
    320a:	3301      	adds	r3, #1
    320c:	d052      	beq.n	32b4 <xQueueGenericReceive+0xe8>
    320e:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    3210:	1c43      	adds	r3, r0, #1
    3212:	d054      	beq.n	32be <xQueueGenericReceive+0xf2>
    3214:	f00a fce0 	bl	dbd8 <__vPortExitCritical_from_thumb>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    3218:	a802      	add	r0, sp, #8
    321a:	a901      	add	r1, sp, #4
    321c:	f000 ff0a 	bl	4034 <xTaskCheckForTimeOut>
    3220:	2800      	cmp	r0, #0
    3222:	d156      	bne.n	32d2 <xQueueGenericReceive+0x106>

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
    3224:	f00a fd0a 	bl	dc3c <__vPortEnterCritical_from_thumb>
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
    3228:	6ba5      	ldr	r5, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
    322a:	f00a fcd5 	bl	dbd8 <__vPortExitCritical_from_thumb>
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) )
    322e:	2d00      	cmp	r5, #0
    3230:	d139      	bne.n	32a6 <xQueueGenericReceive+0xda>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    3232:	6821      	ldr	r1, [r4, #0]
    3234:	2900      	cmp	r1, #0
    3236:	d053      	beq.n	32e0 <xQueueGenericReceive+0x114>
						portEXIT_CRITICAL();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    3238:	1c38      	adds	r0, r7, #0
    323a:	9901      	ldr	r1, [sp, #4]
    323c:	f000 fe7c 	bl	3f38 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    3240:	1c20      	adds	r0, r4, #0
    3242:	f7ff fe35 	bl	2eb0 <prvUnlockQueue>
				if( !xTaskResumeAll() )
    3246:	f000 fc2b 	bl	3aa0 <xTaskResumeAll>
    324a:	2800      	cmp	r0, #0
    324c:	d100      	bne.n	3250 <xQueueGenericReceive+0x84>
				{
					portYIELD_WITHIN_API();
    324e:	df00      	svc	0
		else
		{
			prvUnlockQueue( pxQueue );
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
    3250:	2501      	movs	r5, #1
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    3252:	f00a fcf3 	bl	dc3c <__vPortEnterCritical_from_thumb>
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
    3256:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    3258:	2b00      	cmp	r3, #0
    325a:	d0ca      	beq.n	31f2 <xQueueGenericReceive+0x26>
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
    325c:	6823      	ldr	r3, [r4, #0]
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
    325e:	68e5      	ldr	r5, [r4, #12]
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
    3260:	2b00      	cmp	r3, #0
    3262:	d008      	beq.n	3276 <xQueueGenericReceive+0xaa>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
    3264:	6c22      	ldr	r2, [r4, #64]	; 0x40
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
    3266:	6860      	ldr	r0, [r4, #4]

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
    3268:	18a9      	adds	r1, r5, r2
    326a:	60e1      	str	r1, [r4, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
    326c:	4281      	cmp	r1, r0
    326e:	d252      	bcs.n	3316 <xQueueGenericReceive+0x14a>
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
    3270:	4650      	mov	r0, sl
    3272:	f001 ffbb 	bl	51ec <memcpy>
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;

				prvCopyDataFromQueue( pxQueue, pvBuffer );

				if( xJustPeeking == pdFALSE )
    3276:	2100      	movs	r1, #0
    3278:	4589      	cmp	r9, r1
    327a:	d144      	bne.n	3306 <xQueueGenericReceive+0x13a>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
    327c:	6ba5      	ldr	r5, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    327e:	6822      	ldr	r2, [r4, #0]
				if( xJustPeeking == pdFALSE )
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
    3280:	3d01      	subs	r5, #1
    3282:	63a5      	str	r5, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    3284:	2a00      	cmp	r2, #0
    3286:	d051      	beq.n	332c <xQueueGenericReceive+0x160>
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    3288:	6926      	ldr	r6, [r4, #16]
    328a:	2e00      	cmp	r6, #0
    328c:	d03f      	beq.n	330e <xQueueGenericReceive+0x142>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    328e:	1c20      	adds	r0, r4, #0
    3290:	3010      	adds	r0, #16
    3292:	f000 fe87 	bl	3fa4 <xTaskRemoveFromEventList>
    3296:	2801      	cmp	r0, #1
    3298:	d139      	bne.n	330e <xQueueGenericReceive+0x142>
						{
							portYIELD_WITHIN_API();
    329a:	df00      	svc	0
    329c:	e037      	b.n	330e <xQueueGenericReceive+0x142>
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    329e:	a802      	add	r0, sp, #8
    32a0:	f000 febc 	bl	401c <vTaskSetTimeOutState>
    32a4:	e7aa      	b.n	31fc <xQueueGenericReceive+0x30>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    32a6:	1c20      	adds	r0, r4, #0
    32a8:	f7ff fe02 	bl	2eb0 <prvUnlockQueue>
		else
		{
			prvUnlockQueue( pxQueue );
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
    32ac:	2501      	movs	r5, #1
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
				( void ) xTaskResumeAll();
    32ae:	f000 fbf7 	bl	3aa0 <xTaskResumeAll>
    32b2:	e7ce      	b.n	3252 <xQueueGenericReceive+0x86>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
		prvLockQueue( pxQueue );
    32b4:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    32b6:	4643      	mov	r3, r8
    32b8:	6463      	str	r3, [r4, #68]	; 0x44
    32ba:	1c43      	adds	r3, r0, #1
    32bc:	d1aa      	bne.n	3214 <xQueueGenericReceive+0x48>
    32be:	4643      	mov	r3, r8
    32c0:	64a3      	str	r3, [r4, #72]	; 0x48
    32c2:	f00a fc89 	bl	dbd8 <__vPortExitCritical_from_thumb>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    32c6:	a802      	add	r0, sp, #8
    32c8:	a901      	add	r1, sp, #4
    32ca:	f000 feb3 	bl	4034 <xTaskCheckForTimeOut>
    32ce:	2800      	cmp	r0, #0
    32d0:	d0a8      	beq.n	3224 <xQueueGenericReceive+0x58>
				( void ) xTaskResumeAll();
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
    32d2:	1c20      	adds	r0, r4, #0
    32d4:	f7ff fdec 	bl	2eb0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
    32d8:	f000 fbe2 	bl	3aa0 <xTaskResumeAll>
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
    32dc:	2000      	movs	r0, #0
    32de:	e00a      	b.n	32f6 <xQueueGenericReceive+0x12a>

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
					{
						portENTER_CRITICAL();
    32e0:	f00a fcac 	bl	dc3c <__vPortEnterCritical_from_thumb>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
    32e4:	6860      	ldr	r0, [r4, #4]
    32e6:	f000 fee5 	bl	40b4 <vTaskPriorityInherit>
						}
						portEXIT_CRITICAL();
    32ea:	f00a fc75 	bl	dbd8 <__vPortExitCritical_from_thumb>
    32ee:	e7a3      	b.n	3238 <xQueueGenericReceive+0x6c>
			{
				if( xTicksToWait == ( portTickType ) 0 )
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    32f0:	f00a fc72 	bl	dbd8 <__vPortExitCritical_from_thumb>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    32f4:	1c30      	adds	r0, r6, #0
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
}
    32f6:	b004      	add	sp, #16
    32f8:	bc1c      	pop	{r2, r3, r4}
    32fa:	4690      	mov	r8, r2
    32fc:	4699      	mov	r9, r3
    32fe:	46a2      	mov	sl, r4
    3300:	bcf0      	pop	{r4, r5, r6, r7}
    3302:	bc02      	pop	{r1}
    3304:	4708      	bx	r1
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( !listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) )
    3306:	6a67      	ldr	r7, [r4, #36]	; 0x24
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
    3308:	60e5      	str	r5, [r4, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( !listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) )
    330a:	2f00      	cmp	r7, #0
    330c:	d106      	bne.n	331c <xQueueGenericReceive+0x150>
						}
					}

				}

				taskEXIT_CRITICAL();
    330e:	f00a fc63 	bl	dbd8 <__vPortExitCritical_from_thumb>
				return pdPASS;
    3312:	2001      	movs	r0, #1
    3314:	e7ef      	b.n	32f6 <xQueueGenericReceive+0x12a>
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
    3316:	60e3      	str	r3, [r4, #12]
    3318:	1c19      	adds	r1, r3, #0
    331a:	e7a9      	b.n	3270 <xQueueGenericReceive+0xa4>
					any other tasks waiting for the data. */
					if( !listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) )
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    331c:	1c20      	adds	r0, r4, #0
    331e:	3024      	adds	r0, #36	; 0x24
    3320:	f000 fe40 	bl	3fa4 <xTaskRemoveFromEventList>
    3324:	2800      	cmp	r0, #0
    3326:	d0f2      	beq.n	330e <xQueueGenericReceive+0x142>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
    3328:	df00      	svc	0
    332a:	e7f0      	b.n	330e <xQueueGenericReceive+0x142>
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
    332c:	f000 febc 	bl	40a8 <xTaskGetCurrentTaskHandle>
    3330:	6060      	str	r0, [r4, #4]
    3332:	e7a9      	b.n	3288 <xQueueGenericReceive+0xbc>

00003334 <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueReceiveFromISR( xQueueHandle pxQueue, void * const pvBuffer, signed portBASE_TYPE *pxTaskWoken )
{
    3334:	b570      	push	{r4, r5, r6, lr}
unsigned portBASE_TYPE uxSavedInterruptStatus;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
	{
		/* We cannot block from an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
    3336:	6b85      	ldr	r5, [r0, #56]	; 0x38
	}
}
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueReceiveFromISR( xQueueHandle pxQueue, void * const pvBuffer, signed portBASE_TYPE *pxTaskWoken )
{
    3338:	1c04      	adds	r4, r0, #0
    333a:	1c16      	adds	r6, r2, #0
unsigned portBASE_TYPE uxSavedInterruptStatus;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
	{
		/* We cannot block from an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
    333c:	2d00      	cmp	r5, #0
    333e:	d016      	beq.n	336e <xQueueReceiveFromISR+0x3a>
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
    3340:	6800      	ldr	r0, [r0, #0]
    3342:	2800      	cmp	r0, #0
    3344:	d00a      	beq.n	335c <xQueueReceiveFromISR+0x28>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
    3346:	68e3      	ldr	r3, [r4, #12]
    3348:	6c22      	ldr	r2, [r4, #64]	; 0x40
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
    334a:	6865      	ldr	r5, [r4, #4]

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
    334c:	189b      	adds	r3, r3, r2
    334e:	60e3      	str	r3, [r4, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
    3350:	42ab      	cmp	r3, r5
    3352:	d210      	bcs.n	3376 <xQueueReceiveFromISR+0x42>
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
    3354:	1c08      	adds	r0, r1, #0
    3356:	1c19      	adds	r1, r3, #0
    3358:	f001 ff48 	bl	51ec <memcpy>
		if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
		{
			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
			--( pxQueue->uxMessagesWaiting );
    335c:	6ba0      	ldr	r0, [r4, #56]	; 0x38

			/* If the queue is locked we will not modify the event list.  Instead
			we update the lock count so the task that unlocks the queue will know
			that an ISR has removed data while the queue was locked. */
			if( pxQueue->xRxLock == queueUNLOCKED )
    335e:	6c63      	ldr	r3, [r4, #68]	; 0x44
		if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
		{
			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
			--( pxQueue->uxMessagesWaiting );
    3360:	3801      	subs	r0, #1
    3362:	63a0      	str	r0, [r4, #56]	; 0x38

			/* If the queue is locked we will not modify the event list.  Instead
			we update the lock count so the task that unlocks the queue will know
			that an ISR has removed data while the queue was locked. */
			if( pxQueue->xRxLock == queueUNLOCKED )
    3364:	1c5a      	adds	r2, r3, #1
    3366:	d009      	beq.n	337c <xQueueReceiveFromISR+0x48>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				++( pxQueue->xRxLock );
    3368:	3301      	adds	r3, #1
    336a:	6463      	str	r3, [r4, #68]	; 0x44
			}

			xReturn = pdPASS;
    336c:	2501      	movs	r5, #1
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
}
    336e:	1c28      	adds	r0, r5, #0
    3370:	bc70      	pop	{r4, r5, r6}
    3372:	bc02      	pop	{r1}
    3374:	4708      	bx	r1
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
    3376:	60e0      	str	r0, [r4, #12]
    3378:	1c03      	adds	r3, r0, #0
    337a:	e7eb      	b.n	3354 <xQueueReceiveFromISR+0x20>
			/* If the queue is locked we will not modify the event list.  Instead
			we update the lock count so the task that unlocks the queue will know
			that an ISR has removed data while the queue was locked. */
			if( pxQueue->xRxLock == queueUNLOCKED )
			{
				if( !listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) )
    337c:	6921      	ldr	r1, [r4, #16]
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				++( pxQueue->xRxLock );
			}

			xReturn = pdPASS;
    337e:	2501      	movs	r5, #1
			/* If the queue is locked we will not modify the event list.  Instead
			we update the lock count so the task that unlocks the queue will know
			that an ISR has removed data while the queue was locked. */
			if( pxQueue->xRxLock == queueUNLOCKED )
			{
				if( !listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) )
    3380:	2900      	cmp	r1, #0
    3382:	d0f4      	beq.n	336e <xQueueReceiveFromISR+0x3a>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    3384:	1c20      	adds	r0, r4, #0
    3386:	3010      	adds	r0, #16
    3388:	f000 fe0c 	bl	3fa4 <xTaskRemoveFromEventList>
    338c:	2800      	cmp	r0, #0
    338e:	d0ee      	beq.n	336e <xQueueReceiveFromISR+0x3a>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						*pxTaskWoken = pdTRUE;
    3390:	6035      	str	r5, [r6, #0]
    3392:	e7ec      	b.n	336e <xQueueReceiveFromISR+0x3a>

00003394 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

unsigned portBASE_TYPE uxQueueMessagesWaiting( const xQueueHandle pxQueue )
{
    3394:	b510      	push	{r4, lr}
    3396:	1c04      	adds	r4, r0, #0
unsigned portBASE_TYPE uxReturn;

	taskENTER_CRITICAL();
    3398:	f00a fc50 	bl	dc3c <__vPortEnterCritical_from_thumb>
		uxReturn = pxQueue->uxMessagesWaiting;
    339c:	6ba4      	ldr	r4, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
    339e:	f00a fc1b 	bl	dbd8 <__vPortExitCritical_from_thumb>

	return uxReturn;
}
    33a2:	1c20      	adds	r0, r4, #0
    33a4:	bc10      	pop	{r4}
    33a6:	bc02      	pop	{r1}
    33a8:	4708      	bx	r1
    33aa:	46c0      	nop			; (mov r8, r8)

000033ac <uxQueueMessagesWaitingFromISR>:

unsigned portBASE_TYPE uxQueueMessagesWaitingFromISR( const xQueueHandle pxQueue )
{
unsigned portBASE_TYPE uxReturn;

	uxReturn = pxQueue->uxMessagesWaiting;
    33ac:	6b80      	ldr	r0, [r0, #56]	; 0x38

	return uxReturn;
}
    33ae:	4770      	bx	lr

000033b0 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( xQueueHandle pxQueue )
{
    33b0:	b510      	push	{r4, lr}
    33b2:	1c04      	adds	r4, r0, #0
	traceQUEUE_DELETE( pxQueue );
	vQueueUnregisterQueue( pxQueue );
	vPortFree( pxQueue->pcHead );
    33b4:	6800      	ldr	r0, [r0, #0]
    33b6:	f000 ff6f 	bl	4298 <vPortFree>
	vPortFree( pxQueue );
    33ba:	1c20      	adds	r0, r4, #0
    33bc:	f000 ff6c 	bl	4298 <vPortFree>
}
    33c0:	bc10      	pop	{r4}
    33c2:	bc01      	pop	{r0}
    33c4:	4700      	bx	r0
    33c6:	46c0      	nop			; (mov r8, r8)

000033c8 <xQueueIsQueueEmptyFromISR>:

signed portBASE_TYPE xQueueIsQueueEmptyFromISR( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
    33c8:	6b80      	ldr	r0, [r0, #56]	; 0x38
    33ca:	4243      	negs	r3, r0
    33cc:	4158      	adcs	r0, r3

	return xReturn;
}
    33ce:	4770      	bx	lr

000033d0 <xQueueIsQueueFullFromISR>:

signed portBASE_TYPE xQueueIsQueueFullFromISR( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
    33d0:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
    33d2:	6b82      	ldr	r2, [r0, #56]	; 0x38
    33d4:	1ad0      	subs	r0, r2, r3
    33d6:	4243      	negs	r3, r0
    33d8:	4158      	adcs	r0, r3

	return xReturn;
}
    33da:	4770      	bx	lr

000033dc <prvListTaskWithinSingleList>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	static void prvListTaskWithinSingleList( const signed char *pcWriteBuffer, xList *pxList, signed char cStatus )
	{
    33dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    33de:	465f      	mov	r7, fp
    33e0:	4656      	mov	r6, sl
    33e2:	464d      	mov	r5, r9
    33e4:	4644      	mov	r4, r8
    33e6:	b4f0      	push	{r4, r5, r6, r7}
	volatile tskTCB *pxNextTCB, *pxFirstTCB;
	unsigned short usStackRemaining;

		/* Write the details of all the TCB's in pxList into the buffer. */
		listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList );
    33e8:	684b      	ldr	r3, [r1, #4]
    33ea:	1c0f      	adds	r7, r1, #0
    33ec:	685b      	ldr	r3, [r3, #4]
    33ee:	3708      	adds	r7, #8
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	static void prvListTaskWithinSingleList( const signed char *pcWriteBuffer, xList *pxList, signed char cStatus )
	{
    33f0:	b085      	sub	sp, #20
    33f2:	4681      	mov	r9, r0
    33f4:	1c0d      	adds	r5, r1, #0
    33f6:	4690      	mov	r8, r2
	volatile tskTCB *pxNextTCB, *pxFirstTCB;
	unsigned short usStackRemaining;

		/* Write the details of all the TCB's in pxList into the buffer. */
		listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList );
    33f8:	604b      	str	r3, [r1, #4]
    33fa:	42bb      	cmp	r3, r7
    33fc:	d039      	beq.n	3472 <prvListTaskWithinSingleList+0x96>
    33fe:	68da      	ldr	r2, [r3, #12]
		do
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList );
    3400:	685b      	ldr	r3, [r3, #4]
	{
	volatile tskTCB *pxNextTCB, *pxFirstTCB;
	unsigned short usStackRemaining;

		/* Write the details of all the TCB's in pxList into the buffer. */
		listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList );
    3402:	4692      	mov	sl, r2
    3404:	4a1c      	ldr	r2, [pc, #112]	; (3478 <prvListTaskWithinSingleList+0x9c>)
    3406:	4e1d      	ldr	r6, [pc, #116]	; (347c <prvListTaskWithinSingleList+0xa0>)
    3408:	4693      	mov	fp, r2
		do
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList );
    340a:	606b      	str	r3, [r5, #4]
    340c:	42bb      	cmp	r3, r7
    340e:	d024      	beq.n	345a <prvListTaskWithinSingleList+0x7e>
    3410:	68dc      	ldr	r4, [r3, #12]
			{
				usStackRemaining = usTaskCheckFreeStackSpace( ( unsigned char * ) pxNextTCB->pxEndOfStack );
			}
			#else
			{
				usStackRemaining = usTaskCheckFreeStackSpace( ( unsigned char * ) pxNextTCB->pxStack );
    3412:	6b23      	ldr	r3, [r4, #48]	; 0x30

	static unsigned short usTaskCheckFreeStackSpace( const unsigned char * pucStackByte )
	{
	register unsigned short usCount = 0;

		while( *pucStackByte == tskSTACK_FILL_BYTE )
    3414:	7818      	ldrb	r0, [r3, #0]
    3416:	2100      	movs	r1, #0
    3418:	28a5      	cmp	r0, #165	; 0xa5
    341a:	d107      	bne.n	342c <prvListTaskWithinSingleList+0x50>
		{
			pucStackByte -= portSTACK_GROWTH;
    341c:	3301      	adds	r3, #1
			usCount++;
    341e:	3101      	adds	r1, #1

	static unsigned short usTaskCheckFreeStackSpace( const unsigned char * pucStackByte )
	{
	register unsigned short usCount = 0;

		while( *pucStackByte == tskSTACK_FILL_BYTE )
    3420:	7818      	ldrb	r0, [r3, #0]
		{
			pucStackByte -= portSTACK_GROWTH;
			usCount++;
    3422:	040a      	lsls	r2, r1, #16
    3424:	0c11      	lsrs	r1, r2, #16

	static unsigned short usTaskCheckFreeStackSpace( const unsigned char * pucStackByte )
	{
	register unsigned short usCount = 0;

		while( *pucStackByte == tskSTACK_FILL_BYTE )
    3426:	28a5      	cmp	r0, #165	; 0xa5
    3428:	d0f8      	beq.n	341c <prvListTaskWithinSingleList+0x40>
    342a:	0c91      	lsrs	r1, r2, #18
			{
				usStackRemaining = usTaskCheckFreeStackSpace( ( unsigned char * ) pxNextTCB->pxStack );
			}
			#endif			
			
			sprintf( pcStatusString, ( char * ) "%s\t\t%c\t%u\t%u\t%u\r\n", pxNextTCB->pcTaskName, cStatus, ( unsigned int ) pxNextTCB->uxPriority, usStackRemaining, ( unsigned int ) pxNextTCB->uxTCBNumber );
    342c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
    342e:	6c23      	ldr	r3, [r4, #64]	; 0x40
    3430:	1c22      	adds	r2, r4, #0
    3432:	9000      	str	r0, [sp, #0]
    3434:	9101      	str	r1, [sp, #4]
    3436:	9302      	str	r3, [sp, #8]
    3438:	4659      	mov	r1, fp
    343a:	3234      	adds	r2, #52	; 0x34
    343c:	1c30      	adds	r0, r6, #0
    343e:	4643      	mov	r3, r8
    3440:	f002 f832 	bl	54a8 <sprintf>
			strcat( ( char * ) pcWriteBuffer, ( char * ) pcStatusString );
    3444:	4648      	mov	r0, r9
    3446:	1c31      	adds	r1, r6, #0
    3448:	f002 f8a6 	bl	5598 <strcat>

		} while( pxNextTCB != pxFirstTCB );
    344c:	4554      	cmp	r4, sl
    344e:	d007      	beq.n	3460 <prvListTaskWithinSingleList+0x84>
    3450:	686b      	ldr	r3, [r5, #4]

		/* Write the details of all the TCB's in pxList into the buffer. */
		listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList );
		do
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList );
    3452:	685b      	ldr	r3, [r3, #4]
    3454:	606b      	str	r3, [r5, #4]
    3456:	42bb      	cmp	r3, r7
    3458:	d1da      	bne.n	3410 <prvListTaskWithinSingleList+0x34>
    345a:	687b      	ldr	r3, [r7, #4]
    345c:	606b      	str	r3, [r5, #4]
    345e:	e7d7      	b.n	3410 <prvListTaskWithinSingleList+0x34>
			
			sprintf( pcStatusString, ( char * ) "%s\t\t%c\t%u\t%u\t%u\r\n", pxNextTCB->pcTaskName, cStatus, ( unsigned int ) pxNextTCB->uxPriority, usStackRemaining, ( unsigned int ) pxNextTCB->uxTCBNumber );
			strcat( ( char * ) pcWriteBuffer, ( char * ) pcStatusString );

		} while( pxNextTCB != pxFirstTCB );
	}
    3460:	b005      	add	sp, #20
    3462:	bc3c      	pop	{r2, r3, r4, r5}
    3464:	4690      	mov	r8, r2
    3466:	4699      	mov	r9, r3
    3468:	46a2      	mov	sl, r4
    346a:	46ab      	mov	fp, r5
    346c:	bcf0      	pop	{r4, r5, r6, r7}
    346e:	bc01      	pop	{r0}
    3470:	4700      	bx	r0
	{
	volatile tskTCB *pxNextTCB, *pxFirstTCB;
	unsigned short usStackRemaining;

		/* Write the details of all the TCB's in pxList into the buffer. */
		listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList );
    3472:	685b      	ldr	r3, [r3, #4]
    3474:	e7c3      	b.n	33fe <prvListTaskWithinSingleList+0x22>
    3476:	46c0      	nop			; (mov r8, r8)
    3478:	0000e8c4 	.word	0x0000e8c4
    347c:	40000b00 	.word	0x40000b00

00003480 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
    3480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3482:	465f      	mov	r7, fp
    3484:	4656      	mov	r6, sl
    3486:	464d      	mov	r5, r9
    3488:	4644      	mov	r4, r8
    348a:	b4f0      	push	{r4, r5, r6, r7}
    348c:	1c16      	adds	r6, r2, #0
    348e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    3490:	4683      	mov	fp, r0
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
    3492:	2048      	movs	r0, #72	; 0x48
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
    3494:	4688      	mov	r8, r1
    3496:	469a      	mov	sl, r3
    3498:	4691      	mov	r9, r2
    349a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
    349c:	f000 feee 	bl	427c <pvPortMalloc>

	if( pxNewTCB != NULL )
    34a0:	1e04      	subs	r4, r0, #0
    34a2:	d100      	bne.n	34a6 <xTaskGenericCreate+0x26>
    34a4:	e07b      	b.n	359e <xTaskGenericCreate+0x11e>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
    34a6:	2d00      	cmp	r5, #0
    34a8:	d100      	bne.n	34ac <xTaskGenericCreate+0x2c>
    34aa:	e083      	b.n	35b4 <xTaskGenericCreate+0x134>
    34ac:	6325      	str	r5, [r4, #48]	; 0x30
    34ae:	00b7      	lsls	r7, r6, #2
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, tskSTACK_FILL_BYTE, usStackDepth * sizeof( portSTACK_TYPE ) );
    34b0:	1c3a      	adds	r2, r7, #0
    34b2:	1c28      	adds	r0, r5, #0
    34b4:	21a5      	movs	r1, #165	; 0xa5
    34b6:	f001 ff17 	bl	52e8 <memset>
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
    34ba:	1c20      	adds	r0, r4, #0
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
    34bc:	6b27      	ldr	r7, [r4, #48]	; 0x30
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
    34be:	4641      	mov	r1, r8
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
    34c0:	3e01      	subs	r6, #1
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
    34c2:	3034      	adds	r0, #52	; 0x34
    34c4:	220a      	movs	r2, #10
    34c6:	f002 f89b 	bl	5600 <strncpy>
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
    34ca:	00b6      	lsls	r6, r6, #2
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = '\0';
    34cc:	2100      	movs	r1, #0
    34ce:	233d      	movs	r3, #61	; 0x3d
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( unsigned long ) pxTopOfStack ) & ( ( unsigned long ) ~portBYTE_ALIGNMENT_MASK  ) );
    34d0:	2507      	movs	r5, #7
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
    34d2:	19be      	adds	r6, r7, r6
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = '\0';
    34d4:	54e1      	strb	r1, [r4, r3]
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( unsigned long ) pxTopOfStack ) & ( ( unsigned long ) ~portBYTE_ALIGNMENT_MASK  ) );
    34d6:	43ae      	bics	r6, r5
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = '\0';
    34d8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    34da:	2d03      	cmp	r5, #3
    34dc:	d854      	bhi.n	3588 <xTaskGenericCreate+0x108>
	{
		pxTCB->uxBasePriority = uxPriority;
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
    34de:	1d27      	adds	r7, r4, #4
    34e0:	1c38      	adds	r0, r7, #0
	if( uxPriority >= configMAX_PRIORITIES )
	{
		uxPriority = configMAX_PRIORITIES - 1;
	}

	pxTCB->uxPriority = uxPriority;
    34e2:	62e5      	str	r5, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
    34e4:	6465      	str	r5, [r4, #68]	; 0x44
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
    34e6:	f7ff fc9f 	bl	2e28 <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
    34ea:	1c20      	adds	r0, r4, #0
    34ec:	3018      	adds	r0, #24
    34ee:	f7ff fc9b 	bl	2e28 <vListInitialiseItem>
	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
    34f2:	2104      	movs	r1, #4
    34f4:	1b48      	subs	r0, r1, r5
    34f6:	61a0      	str	r0, [r4, #24]
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
    34f8:	4652      	mov	r2, sl
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
	vListInitialiseItem( &( pxTCB->xEventListItem ) );

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
    34fa:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
    34fc:	6264      	str	r4, [r4, #36]	; 0x24
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
    34fe:	1c30      	adds	r0, r6, #0
    3500:	4659      	mov	r1, fp
    3502:	f000 fe33 	bl	416c <pxPortInitialiseStack>
		}
		#endif

		if( ( void * ) pxCreatedTask != NULL )
    3506:	2200      	movs	r2, #0
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
    3508:	6020      	str	r0, [r4, #0]
		}
		#endif

		if( ( void * ) pxCreatedTask != NULL )
    350a:	4591      	cmp	r9, r2
    350c:	d001      	beq.n	3512 <xTaskGenericCreate+0x92>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
    350e:	464a      	mov	r2, r9
    3510:	6014      	str	r4, [r2, #0]
		}
		
		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		portENTER_CRITICAL();
    3512:	f00a fb93 	bl	dc3c <__vPortEnterCritical_from_thumb>
		{
			uxCurrentNumberOfTasks++;
    3516:	4b45      	ldr	r3, [pc, #276]	; (362c <xTaskGenericCreate+0x1ac>)
    3518:	681d      	ldr	r5, [r3, #0]
    351a:	3501      	adds	r5, #1
    351c:	601d      	str	r5, [r3, #0]
			if( pxCurrentTCB == NULL )
    351e:	4d44      	ldr	r5, [pc, #272]	; (3630 <xTaskGenericCreate+0x1b0>)
    3520:	682e      	ldr	r6, [r5, #0]
    3522:	2e00      	cmp	r6, #0
    3524:	d03e      	beq.n	35a4 <xTaskGenericCreate+0x124>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
    3526:	4e43      	ldr	r6, [pc, #268]	; (3634 <xTaskGenericCreate+0x1b4>)
    3528:	6833      	ldr	r3, [r6, #0]
    352a:	2b00      	cmp	r3, #0
    352c:	d02e      	beq.n	358c <xTaskGenericCreate+0x10c>
    352e:	4b42      	ldr	r3, [pc, #264]	; (3638 <xTaskGenericCreate+0x1b8>)
    3530:	4698      	mov	r8, r3
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
    3532:	4a42      	ldr	r2, [pc, #264]	; (363c <xTaskGenericCreate+0x1bc>)
    3534:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    3536:	6811      	ldr	r1, [r2, #0]
    3538:	428b      	cmp	r3, r1
    353a:	d900      	bls.n	353e <xTaskGenericCreate+0xbe>
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
    353c:	6013      	str	r3, [r2, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
    353e:	4a40      	ldr	r2, [pc, #256]	; (3640 <xTaskGenericCreate+0x1c0>)
    3540:	6810      	ldr	r0, [r2, #0]
    3542:	6420      	str	r0, [r4, #64]	; 0x40
			}
			#endif
			uxTaskNumber++;
    3544:	3001      	adds	r0, #1
    3546:	6010      	str	r0, [r2, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
    3548:	4a3e      	ldr	r2, [pc, #248]	; (3644 <xTaskGenericCreate+0x1c4>)
    354a:	6811      	ldr	r1, [r2, #0]
    354c:	428b      	cmp	r3, r1
    354e:	d900      	bls.n	3552 <xTaskGenericCreate+0xd2>
    3550:	6013      	str	r3, [r2, #0]
    3552:	0099      	lsls	r1, r3, #2
    3554:	18cb      	adds	r3, r1, r3
    3556:	0098      	lsls	r0, r3, #2
    3558:	4440      	add	r0, r8
    355a:	1c39      	adds	r1, r7, #0
    355c:	f7ff fc68 	bl	2e30 <vListInsertEnd>

			xReturn = pdPASS;
			traceTASK_CREATE( pxNewTCB );
		}
		portEXIT_CRITICAL();
    3560:	f00a fb3a 	bl	dbd8 <__vPortExitCritical_from_thumb>
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
    3564:	6834      	ldr	r4, [r6, #0]
			#endif
			uxTaskNumber++;

			prvAddTaskToReadyQueue( pxNewTCB );

			xReturn = pdPASS;
    3566:	2001      	movs	r0, #1
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
    3568:	2c00      	cmp	r4, #0
    356a:	d005      	beq.n	3578 <xTaskGenericCreate+0xf8>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
    356c:	682d      	ldr	r5, [r5, #0]
    356e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    3570:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
    3572:	429f      	cmp	r7, r3
    3574:	d900      	bls.n	3578 <xTaskGenericCreate+0xf8>
			{
				portYIELD_WITHIN_API();
    3576:	df00      	svc	0
			}
		}
	}

	return xReturn;
}
    3578:	bc3c      	pop	{r2, r3, r4, r5}
    357a:	4690      	mov	r8, r2
    357c:	4699      	mov	r9, r3
    357e:	46a2      	mov	sl, r4
    3580:	46ab      	mov	fp, r5
    3582:	bcf8      	pop	{r3, r4, r5, r6, r7}
    3584:	bc02      	pop	{r1}
    3586:	4708      	bx	r1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = '\0';
    3588:	2503      	movs	r5, #3
    358a:	e7a8      	b.n	34de <xTaskGenericCreate+0x5e>
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
    358c:	6829      	ldr	r1, [r5, #0]
    358e:	980a      	ldr	r0, [sp, #40]	; 0x28
    3590:	6acb      	ldr	r3, [r1, #44]	; 0x2c
    3592:	4298      	cmp	r0, r3
    3594:	d3cb      	bcc.n	352e <xTaskGenericCreate+0xae>
    3596:	4a28      	ldr	r2, [pc, #160]	; (3638 <xTaskGenericCreate+0x1b8>)
					{
						pxCurrentTCB = pxNewTCB;
    3598:	602c      	str	r4, [r5, #0]
    359a:	4690      	mov	r8, r2
    359c:	e7c9      	b.n	3532 <xTaskGenericCreate+0xb2>
		}
		portEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    359e:	2601      	movs	r6, #1
    35a0:	4270      	negs	r0, r6
    35a2:	e7e9      	b.n	3578 <xTaskGenericCreate+0xf8>
			uxCurrentNumberOfTasks++;
			if( pxCurrentTCB == NULL )
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
    35a4:	602c      	str	r4, [r5, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
    35a6:	681b      	ldr	r3, [r3, #0]
    35a8:	2b01      	cmp	r3, #1
    35aa:	d012      	beq.n	35d2 <xTaskGenericCreate+0x152>
    35ac:	4b22      	ldr	r3, [pc, #136]	; (3638 <xTaskGenericCreate+0x1b8>)
    35ae:	4e21      	ldr	r6, [pc, #132]	; (3634 <xTaskGenericCreate+0x1b4>)
    35b0:	4698      	mov	r8, r3
    35b2:	e7be      	b.n	3532 <xTaskGenericCreate+0xb2>
	if( pxNewTCB != NULL )
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
    35b4:	00b7      	lsls	r7, r6, #2
    35b6:	1c38      	adds	r0, r7, #0
    35b8:	f000 fe60 	bl	427c <pvPortMalloc>
    35bc:	1c05      	adds	r5, r0, #0
    35be:	6320      	str	r0, [r4, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
    35c0:	2800      	cmp	r0, #0
    35c2:	d000      	beq.n	35c6 <xTaskGenericCreate+0x146>
    35c4:	e774      	b.n	34b0 <xTaskGenericCreate+0x30>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
    35c6:	1c20      	adds	r0, r4, #0
    35c8:	f000 fe66 	bl	4298 <vPortFree>
		}
		portEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    35cc:	2001      	movs	r0, #1
    35ce:	4240      	negs	r0, r0
    35d0:	e7d2      	b.n	3578 <xTaskGenericCreate+0xf8>
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
    35d2:	4a19      	ldr	r2, [pc, #100]	; (3638 <xTaskGenericCreate+0x1b8>)
    35d4:	1c10      	adds	r0, r2, #0
    35d6:	4690      	mov	r8, r2
    35d8:	f7ff fc1a 	bl	2e10 <vListInitialise>
    35dc:	2114      	movs	r1, #20
    35de:	1c08      	adds	r0, r1, #0
    35e0:	4440      	add	r0, r8
    35e2:	f7ff fc15 	bl	2e10 <vListInitialise>
    35e6:	2028      	movs	r0, #40	; 0x28
    35e8:	4440      	add	r0, r8
    35ea:	f7ff fc11 	bl	2e10 <vListInitialise>
    35ee:	233c      	movs	r3, #60	; 0x3c
    35f0:	1c18      	adds	r0, r3, #0
    35f2:	4440      	add	r0, r8
    35f4:	f7ff fc0c 	bl	2e10 <vListInitialise>
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
    35f8:	4e13      	ldr	r6, [pc, #76]	; (3648 <xTaskGenericCreate+0x1c8>)
    35fa:	1c30      	adds	r0, r6, #0
    35fc:	f7ff fc08 	bl	2e10 <vListInitialise>
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
    3600:	4a12      	ldr	r2, [pc, #72]	; (364c <xTaskGenericCreate+0x1cc>)
    3602:	1c10      	adds	r0, r2, #0
    3604:	4691      	mov	r9, r2
    3606:	f7ff fc03 	bl	2e10 <vListInitialise>
	vListInitialise( ( xList * ) &xPendingReadyList );
    360a:	4811      	ldr	r0, [pc, #68]	; (3650 <xTaskGenericCreate+0x1d0>)
    360c:	f7ff fc00 	bl	2e10 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
    3610:	4810      	ldr	r0, [pc, #64]	; (3654 <xTaskGenericCreate+0x1d4>)
    3612:	f7ff fbfd 	bl	2e10 <vListInitialise>
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
    3616:	4810      	ldr	r0, [pc, #64]	; (3658 <xTaskGenericCreate+0x1d8>)
    3618:	f7ff fbfa 	bl	2e10 <vListInitialise>
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
    361c:	490f      	ldr	r1, [pc, #60]	; (365c <xTaskGenericCreate+0x1dc>)
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
    361e:	4810      	ldr	r0, [pc, #64]	; (3660 <xTaskGenericCreate+0x1e0>)
    3620:	464a      	mov	r2, r9
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
    3622:	600e      	str	r6, [r1, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
    3624:	6002      	str	r2, [r0, #0]
    3626:	4e03      	ldr	r6, [pc, #12]	; (3634 <xTaskGenericCreate+0x1b4>)
    3628:	e783      	b.n	3532 <xTaskGenericCreate+0xb2>
    362a:	46c0      	nop			; (mov r8, r8)
    362c:	40000b48 	.word	0x40000b48
    3630:	40000afc 	.word	0x40000afc
    3634:	40000aec 	.word	0x40000aec
    3638:	40000a68 	.word	0x40000a68
    363c:	40000b88 	.word	0x40000b88
    3640:	40000af4 	.word	0x40000af4
    3644:	40000a5c 	.word	0x40000a5c
    3648:	40000b4c 	.word	0x40000b4c
    364c:	40000b60 	.word	0x40000b60
    3650:	40000ad8 	.word	0x40000ad8
    3654:	40000abc 	.word	0x40000abc
    3658:	40000b34 	.word	0x40000b34
    365c:	40000ad4 	.word	0x40000ad4
    3660:	40000ab8 	.word	0x40000ab8

00003664 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( xTaskHandle pxTaskToDelete )
	{
    3664:	b570      	push	{r4, r5, r6, lr}
    3666:	1c04      	adds	r4, r0, #0
	tskTCB *pxTCB;

		portENTER_CRITICAL();
    3668:	f00a fae8 	bl	dc3c <__vPortEnterCritical_from_thumb>
		{
			/* Ensure a yield is performed if the current task is being
			deleted. */
			if( pxTaskToDelete == pxCurrentTCB )
    366c:	4b16      	ldr	r3, [pc, #88]	; (36c8 <vTaskDelete+0x64>)
    366e:	681a      	ldr	r2, [r3, #0]
    3670:	4294      	cmp	r4, r2
    3672:	d025      	beq.n	36c0 <vTaskDelete+0x5c>
			{
				pxTaskToDelete = NULL;
			}

			/* If null is passed in here then we are deleting ourselves. */
			pxTCB = prvGetTCBFromHandle( pxTaskToDelete );
    3674:	1e25      	subs	r5, r4, #0
    3676:	d023      	beq.n	36c0 <vTaskDelete+0x5c>

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			vListRemove( &( pxTCB->xGenericListItem ) );
    3678:	1d2e      	adds	r6, r5, #4
    367a:	1c30      	adds	r0, r6, #0
    367c:	f7ff fc04 	bl	2e88 <vListRemove>

			/* Is the task waiting on an event also? */
			if( pxTCB->xEventListItem.pvContainer )
    3680:	6aab      	ldr	r3, [r5, #40]	; 0x28
    3682:	2b00      	cmp	r3, #0
    3684:	d003      	beq.n	368e <vTaskDelete+0x2a>
			{
				vListRemove( &( pxTCB->xEventListItem ) );
    3686:	1c28      	adds	r0, r5, #0
    3688:	3018      	adds	r0, #24
    368a:	f7ff fbfd 	bl	2e88 <vListRemove>
			}

			vListInsertEnd( ( xList * ) &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
    368e:	1c31      	adds	r1, r6, #0
    3690:	480e      	ldr	r0, [pc, #56]	; (36cc <vTaskDelete+0x68>)
    3692:	f7ff fbcd 	bl	2e30 <vListInsertEnd>

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
    3696:	4b0e      	ldr	r3, [pc, #56]	; (36d0 <vTaskDelete+0x6c>)

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
    3698:	4e0e      	ldr	r6, [pc, #56]	; (36d4 <vTaskDelete+0x70>)
			vListInsertEnd( ( xList * ) &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
    369a:	681a      	ldr	r2, [r3, #0]

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
    369c:	6835      	ldr	r5, [r6, #0]
			vListInsertEnd( ( xList * ) &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
    369e:	3201      	adds	r2, #1

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
    36a0:	3501      	adds	r5, #1
			vListInsertEnd( ( xList * ) &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
    36a2:	601a      	str	r2, [r3, #0]

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
    36a4:	6035      	str	r5, [r6, #0]

			traceTASK_DELETE( pxTCB );
		}
		portEXIT_CRITICAL();
    36a6:	f00a fa97 	bl	dbd8 <__vPortExitCritical_from_thumb>

		/* Force a reschedule if we have just deleted the current task. */
		if( xSchedulerRunning != pdFALSE )
    36aa:	490b      	ldr	r1, [pc, #44]	; (36d8 <vTaskDelete+0x74>)
    36ac:	6808      	ldr	r0, [r1, #0]
    36ae:	2800      	cmp	r0, #0
    36b0:	d001      	beq.n	36b6 <vTaskDelete+0x52>
		{
			if( ( void * ) pxTaskToDelete == NULL )
    36b2:	2c00      	cmp	r4, #0
    36b4:	d002      	beq.n	36bc <vTaskDelete+0x58>
			{
				portYIELD_WITHIN_API();
			}
		}
	}
    36b6:	bc70      	pop	{r4, r5, r6}
    36b8:	bc01      	pop	{r0}
    36ba:	4700      	bx	r0
		/* Force a reschedule if we have just deleted the current task. */
		if( xSchedulerRunning != pdFALSE )
		{
			if( ( void * ) pxTaskToDelete == NULL )
			{
				portYIELD_WITHIN_API();
    36bc:	df00      	svc	0
    36be:	e7fa      	b.n	36b6 <vTaskDelete+0x52>
			{
				pxTaskToDelete = NULL;
			}

			/* If null is passed in here then we are deleting ourselves. */
			pxTCB = prvGetTCBFromHandle( pxTaskToDelete );
    36c0:	681d      	ldr	r5, [r3, #0]
    36c2:	2400      	movs	r4, #0
    36c4:	e7d8      	b.n	3678 <vTaskDelete+0x14>
    36c6:	46c0      	nop			; (mov r8, r8)
    36c8:	40000afc 	.word	0x40000afc
    36cc:	40000abc 	.word	0x40000abc
    36d0:	40000a60 	.word	0x40000a60
    36d4:	40000af4 	.word	0x40000af4
    36d8:	40000aec 	.word	0x40000aec

000036dc <uxTaskPriorityGet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskPriorityGet == 1 )

	unsigned portBASE_TYPE uxTaskPriorityGet( xTaskHandle pxTask )
	{
    36dc:	b510      	push	{r4, lr}
    36de:	1c04      	adds	r4, r0, #0
	tskTCB *pxTCB;
	unsigned portBASE_TYPE uxReturn;

		portENTER_CRITICAL();
    36e0:	f00a faac 	bl	dc3c <__vPortEnterCritical_from_thumb>
		{
			/* If null is passed in here then we are changing the
			priority of the calling function. */
			pxTCB = prvGetTCBFromHandle( pxTask );
    36e4:	2c00      	cmp	r4, #0
    36e6:	d006      	beq.n	36f6 <uxTaskPriorityGet+0x1a>
			uxReturn = pxTCB->uxPriority;
    36e8:	6ae4      	ldr	r4, [r4, #44]	; 0x2c
		}
		portEXIT_CRITICAL();
    36ea:	f00a fa75 	bl	dbd8 <__vPortExitCritical_from_thumb>

		return uxReturn;
	}
    36ee:	1c20      	adds	r0, r4, #0
    36f0:	bc10      	pop	{r4}
    36f2:	bc02      	pop	{r1}
    36f4:	4708      	bx	r1

		portENTER_CRITICAL();
		{
			/* If null is passed in here then we are changing the
			priority of the calling function. */
			pxTCB = prvGetTCBFromHandle( pxTask );
    36f6:	4b01      	ldr	r3, [pc, #4]	; (36fc <uxTaskPriorityGet+0x20>)
    36f8:	681c      	ldr	r4, [r3, #0]
    36fa:	e7f5      	b.n	36e8 <uxTaskPriorityGet+0xc>
    36fc:	40000afc 	.word	0x40000afc

00003700 <vTaskPrioritySet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskPrioritySet == 1 )

	void vTaskPrioritySet( xTaskHandle pxTask, unsigned portBASE_TYPE uxNewPriority )
	{
    3700:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3702:	1c06      	adds	r6, r0, #0
    3704:	1c0d      	adds	r5, r1, #0
				pxTask = NULL;
			}

			/* If null is passed in here then we are changing the
			priority of the calling function. */
			pxTCB = prvGetTCBFromHandle( pxTask );
    3706:	2903      	cmp	r1, #3
    3708:	d900      	bls.n	370c <vTaskPrioritySet+0xc>
    370a:	2503      	movs	r5, #3
		if( uxNewPriority >= configMAX_PRIORITIES )
		{
			uxNewPriority = configMAX_PRIORITIES - 1;
		}

		portENTER_CRITICAL();
    370c:	f00a fa96 	bl	dc3c <__vPortEnterCritical_from_thumb>
		{
			if( pxTask == pxCurrentTCB )
    3710:	4b1f      	ldr	r3, [pc, #124]	; (3790 <vTaskPrioritySet+0x90>)
    3712:	681a      	ldr	r2, [r3, #0]
    3714:	4296      	cmp	r6, r2
    3716:	d025      	beq.n	3764 <vTaskPrioritySet+0x64>
				pxTask = NULL;
			}

			/* If null is passed in here then we are changing the
			priority of the calling function. */
			pxTCB = prvGetTCBFromHandle( pxTask );
    3718:	1e34      	subs	r4, r6, #0
    371a:	d023      	beq.n	3764 <vTaskPrioritySet+0x64>

			traceTASK_PRIORITY_SET( pxTask, uxNewPriority );

			#if ( configUSE_MUTEXES == 1 )
			{
				uxCurrentPriority = pxTCB->uxBasePriority;
    371c:	6c63      	ldr	r3, [r4, #68]	; 0x44
			{
				uxCurrentPriority = pxTCB->uxPriority;
			}
			#endif

			if( uxCurrentPriority != uxNewPriority )
    371e:	42ab      	cmp	r3, r5
    3720:	d014      	beq.n	374c <vTaskPrioritySet+0x4c>
			{
				/* The priority change may have readied a task of higher
				priority than the calling task. */
				if( uxNewPriority > uxCurrentPriority )
    3722:	d318      	bcc.n	3756 <vTaskPrioritySet+0x56>
					{
						/* The priority of another task is being raised.  If we
						were raising the priority of the currently running task
						there would be no need to switch as it must have already
						been the highest priority task. */
						xYieldRequired = pdTRUE;
    3724:	4272      	negs	r2, r6
    3726:	4156      	adcs	r6, r2

				#if ( configUSE_MUTEXES == 1 )
				{
					/* Only change the priority being used if the task is not
					currently using an inherited priority. */
					if( pxTCB->uxBasePriority == pxTCB->uxPriority )
    3728:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    372a:	4293      	cmp	r3, r2
    372c:	d018      	beq.n	3760 <vTaskPrioritySet+0x60>
				{
					pxTCB->uxPriority = uxNewPriority;
				}
				#endif

				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( configMAX_PRIORITIES - ( portTickType ) uxNewPriority ) );
    372e:	2004      	movs	r0, #4

				/* If the task is in the blocked or suspended list we need do
				nothing more than change it's priority variable. However, if
				the task is in a ready list it needs to be removed and placed
				in the queue appropriate to its new priority. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxCurrentPriority ] ), &( pxTCB->xGenericListItem ) ) )
    3730:	009a      	lsls	r2, r3, #2
					{
						pxTCB->uxPriority = uxNewPriority;
					}

					/* The base priority gets set whatever. */
					pxTCB->uxBasePriority = uxNewPriority;
    3732:	6465      	str	r5, [r4, #68]	; 0x44
				{
					pxTCB->uxPriority = uxNewPriority;
				}
				#endif

				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( configMAX_PRIORITIES - ( portTickType ) uxNewPriority ) );
    3734:	1b45      	subs	r5, r0, r5

				/* If the task is in the blocked or suspended list we need do
				nothing more than change it's priority variable. However, if
				the task is in a ready list it needs to be removed and placed
				in the queue appropriate to its new priority. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxCurrentPriority ] ), &( pxTCB->xGenericListItem ) ) )
    3736:	18d7      	adds	r7, r2, r3
				{
					pxTCB->uxPriority = uxNewPriority;
				}
				#endif

				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( configMAX_PRIORITIES - ( portTickType ) uxNewPriority ) );
    3738:	61a5      	str	r5, [r4, #24]

				/* If the task is in the blocked or suspended list we need do
				nothing more than change it's priority variable. However, if
				the task is in a ready list it needs to be removed and placed
				in the queue appropriate to its new priority. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxCurrentPriority ] ), &( pxTCB->xGenericListItem ) ) )
    373a:	4d16      	ldr	r5, [pc, #88]	; (3794 <vTaskPrioritySet+0x94>)
    373c:	00b9      	lsls	r1, r7, #2
    373e:	6960      	ldr	r0, [r4, #20]
    3740:	186b      	adds	r3, r5, r1
    3742:	4298      	cmp	r0, r3
    3744:	d011      	beq.n	376a <vTaskPrioritySet+0x6a>
					can do this even if the scheduler is suspended. */
					vListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
				}

				if( xYieldRequired == pdTRUE )
    3746:	2e01      	cmp	r6, #1
    3748:	d100      	bne.n	374c <vTaskPrioritySet+0x4c>
				{
					portYIELD_WITHIN_API();
    374a:	df00      	svc	0
				}
			}
		}
		portEXIT_CRITICAL();
    374c:	f00a fa44 	bl	dbd8 <__vPortExitCritical_from_thumb>
	}
    3750:	bcf8      	pop	{r3, r4, r5, r6, r7}
    3752:	bc01      	pop	{r0}
    3754:	4700      	bx	r0
					{
						/* The priority of another task is being raised.  If we
						were raising the priority of the currently running task
						there would be no need to switch as it must have already
						been the highest priority task. */
						xYieldRequired = pdTRUE;
    3756:	1e72      	subs	r2, r6, #1
    3758:	4196      	sbcs	r6, r2

				#if ( configUSE_MUTEXES == 1 )
				{
					/* Only change the priority being used if the task is not
					currently using an inherited priority. */
					if( pxTCB->uxBasePriority == pxTCB->uxPriority )
    375a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    375c:	4293      	cmp	r3, r2
    375e:	d1e6      	bne.n	372e <vTaskPrioritySet+0x2e>
					{
						pxTCB->uxPriority = uxNewPriority;
    3760:	62e5      	str	r5, [r4, #44]	; 0x2c
    3762:	e7e4      	b.n	372e <vTaskPrioritySet+0x2e>
				pxTask = NULL;
			}

			/* If null is passed in here then we are changing the
			priority of the calling function. */
			pxTCB = prvGetTCBFromHandle( pxTask );
    3764:	681c      	ldr	r4, [r3, #0]
    3766:	2600      	movs	r6, #0
    3768:	e7d8      	b.n	371c <vTaskPrioritySet+0x1c>
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxCurrentPriority ] ), &( pxTCB->xGenericListItem ) ) )
				{
					/* The task is currently in its ready list - remove before adding
					it to it's new ready list.  As we are in a critical section we
					can do this even if the scheduler is suspended. */
					vListRemove( &( pxTCB->xGenericListItem ) );
    376a:	1d27      	adds	r7, r4, #4
    376c:	1c38      	adds	r0, r7, #0
    376e:	f7ff fb8b 	bl	2e88 <vListRemove>
					prvAddTaskToReadyQueue( pxTCB );
    3772:	4a09      	ldr	r2, [pc, #36]	; (3798 <vTaskPrioritySet+0x98>)
    3774:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    3776:	6811      	ldr	r1, [r2, #0]
    3778:	428b      	cmp	r3, r1
    377a:	d900      	bls.n	377e <vTaskPrioritySet+0x7e>
    377c:	6013      	str	r3, [r2, #0]
    377e:	009a      	lsls	r2, r3, #2
    3780:	18d3      	adds	r3, r2, r3
    3782:	009c      	lsls	r4, r3, #2
    3784:	1928      	adds	r0, r5, r4
    3786:	1c39      	adds	r1, r7, #0
    3788:	f7ff fb52 	bl	2e30 <vListInsertEnd>
    378c:	e7db      	b.n	3746 <vTaskPrioritySet+0x46>
    378e:	46c0      	nop			; (mov r8, r8)
    3790:	40000afc 	.word	0x40000afc
    3794:	40000a68 	.word	0x40000a68
    3798:	40000a5c 	.word	0x40000a5c

0000379c <xTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	signed portBASE_TYPE xTaskIsTaskSuspended( xTaskHandle xTask )
	{
    379c:	b500      	push	{lr}
	portBASE_TYPE xReturn = pdFALSE;
	const tskTCB * const pxTCB = ( tskTCB * ) xTask;

		/* Is the task we are attempting to resume actually in the
		suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xGenericListItem ) ) != pdFALSE )
    379e:	6941      	ldr	r1, [r0, #20]
    37a0:	4a06      	ldr	r2, [pc, #24]	; (37bc <xTaskIsTaskSuspended+0x20>)
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	signed portBASE_TYPE xTaskIsTaskSuspended( xTaskHandle xTask )
	{
    37a2:	1c03      	adds	r3, r0, #0
	portBASE_TYPE xReturn = pdFALSE;
    37a4:	2000      	movs	r0, #0
	const tskTCB * const pxTCB = ( tskTCB * ) xTask;

		/* Is the task we are attempting to resume actually in the
		suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xGenericListItem ) ) != pdFALSE )
    37a6:	4291      	cmp	r1, r2
    37a8:	d001      	beq.n	37ae <xTaskIsTaskSuspended+0x12>
				}
			}
		}

		return xReturn;
	}
    37aa:	bc02      	pop	{r1}
    37ac:	4708      	bx	r1
		/* Is the task we are attempting to resume actually in the
		suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xGenericListItem ) ) != pdFALSE )
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) != pdTRUE )
    37ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    37b0:	4a03      	ldr	r2, [pc, #12]	; (37c0 <xTaskIsTaskSuspended+0x24>)
    37b2:	4293      	cmp	r3, r2
    37b4:	d0f9      	beq.n	37aa <xTaskIsTaskSuspended+0xe>

#if ( INCLUDE_vTaskSuspend == 1 )

	signed portBASE_TYPE xTaskIsTaskSuspended( xTaskHandle xTask )
	{
	portBASE_TYPE xReturn = pdFALSE;
    37b6:	4258      	negs	r0, r3
    37b8:	4158      	adcs	r0, r3
    37ba:	e7f6      	b.n	37aa <xTaskIsTaskSuspended+0xe>
    37bc:	40000b34 	.word	0x40000b34
    37c0:	40000ad8 	.word	0x40000ad8

000037c4 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( xTaskHandle pxTaskToResume )
	{
    37c4:	b570      	push	{r4, r5, r6, lr}
		it in the ready list. */
		pxTCB = ( tskTCB * ) pxTaskToResume;

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != NULL ) && ( pxTCB != pxCurrentTCB ) )
    37c6:	1e04      	subs	r4, r0, #0
    37c8:	d00b      	beq.n	37e2 <vTaskResume+0x1e>
    37ca:	4d17      	ldr	r5, [pc, #92]	; (3828 <vTaskResume+0x64>)
    37cc:	682b      	ldr	r3, [r5, #0]
    37ce:	429c      	cmp	r4, r3
    37d0:	d007      	beq.n	37e2 <vTaskResume+0x1e>
		{
			portENTER_CRITICAL();
    37d2:	f00a fa33 	bl	dc3c <__vPortEnterCritical_from_thumb>
	portBASE_TYPE xReturn = pdFALSE;
	const tskTCB * const pxTCB = ( tskTCB * ) xTask;

		/* Is the task we are attempting to resume actually in the
		suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xGenericListItem ) ) != pdFALSE )
    37d6:	6962      	ldr	r2, [r4, #20]
    37d8:	4b14      	ldr	r3, [pc, #80]	; (382c <vTaskResume+0x68>)
    37da:	429a      	cmp	r2, r3
    37dc:	d004      	beq.n	37e8 <vTaskResume+0x24>
						will leave the lists in the correct state for the next yield. */
						portYIELD_WITHIN_API();
					}
				}
			}
			portEXIT_CRITICAL();
    37de:	f00a f9fb 	bl	dbd8 <__vPortExitCritical_from_thumb>
		}
	}
    37e2:	bc70      	pop	{r4, r5, r6}
    37e4:	bc01      	pop	{r0}
    37e6:	4700      	bx	r0
		/* Is the task we are attempting to resume actually in the
		suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xGenericListItem ) ) != pdFALSE )
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) != pdTRUE )
    37e8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    37ea:	4a11      	ldr	r2, [pc, #68]	; (3830 <vTaskResume+0x6c>)
    37ec:	4293      	cmp	r3, r2
    37ee:	d0f6      	beq.n	37de <vTaskResume+0x1a>
			{
				/* Is it in the suspended list because it is in the
				Suspended state?  It is possible to be in the suspended
				list because it is blocked on a task with no timeout
				specified. */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) == pdTRUE )
    37f0:	2b00      	cmp	r3, #0
    37f2:	d1f4      	bne.n	37de <vTaskResume+0x1a>
				{
					traceTASK_RESUME( pxTCB );

					/* As we are in a critical section we can access the ready
					lists even if the scheduler is suspended. */
					vListRemove(  &( pxTCB->xGenericListItem ) );
    37f4:	1d26      	adds	r6, r4, #4
    37f6:	1c30      	adds	r0, r6, #0
    37f8:	f7ff fb46 	bl	2e88 <vListRemove>
					prvAddTaskToReadyQueue( pxTCB );
    37fc:	4a0d      	ldr	r2, [pc, #52]	; (3834 <vTaskResume+0x70>)
    37fe:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    3800:	6811      	ldr	r1, [r2, #0]
    3802:	428b      	cmp	r3, r1
    3804:	d900      	bls.n	3808 <vTaskResume+0x44>
    3806:	6013      	str	r3, [r2, #0]
    3808:	0099      	lsls	r1, r3, #2
    380a:	18cb      	adds	r3, r1, r3
    380c:	4a0a      	ldr	r2, [pc, #40]	; (3838 <vTaskResume+0x74>)
    380e:	0098      	lsls	r0, r3, #2
    3810:	1810      	adds	r0, r2, r0
    3812:	1c31      	adds	r1, r6, #0
    3814:	f7ff fb0c 	bl	2e30 <vListInsertEnd>

					/* We may have just resumed a higher priority task. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    3818:	6829      	ldr	r1, [r5, #0]
    381a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
    381c:	6acb      	ldr	r3, [r1, #44]	; 0x2c
    381e:	4298      	cmp	r0, r3
    3820:	d3dd      	bcc.n	37de <vTaskResume+0x1a>
					{
						/* This yield may not cause the task just resumed to run, but
						will leave the lists in the correct state for the next yield. */
						portYIELD_WITHIN_API();
    3822:	df00      	svc	0
    3824:	e7db      	b.n	37de <vTaskResume+0x1a>
    3826:	46c0      	nop			; (mov r8, r8)
    3828:	40000afc 	.word	0x40000afc
    382c:	40000b34 	.word	0x40000b34
    3830:	40000ad8 	.word	0x40000ad8
    3834:	40000a5c 	.word	0x40000a5c
    3838:	40000a68 	.word	0x40000a68

0000383c <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	portBASE_TYPE xTaskResumeFromISR( xTaskHandle pxTaskToResume )
	{
    383c:	b570      	push	{r4, r5, r6, lr}
	portBASE_TYPE xReturn = pdFALSE;
	const tskTCB * const pxTCB = ( tskTCB * ) xTask;

		/* Is the task we are attempting to resume actually in the
		suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xGenericListItem ) ) != pdFALSE )
    383e:	6942      	ldr	r2, [r0, #20]
    3840:	4b18      	ldr	r3, [pc, #96]	; (38a4 <xTaskResumeFromISR+0x68>)
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	portBASE_TYPE xTaskResumeFromISR( xTaskHandle pxTaskToResume )
	{
    3842:	1c04      	adds	r4, r0, #0
	portBASE_TYPE xYieldRequired = pdFALSE;
    3844:	2500      	movs	r5, #0
	portBASE_TYPE xReturn = pdFALSE;
	const tskTCB * const pxTCB = ( tskTCB * ) xTask;

		/* Is the task we are attempting to resume actually in the
		suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xGenericListItem ) ) != pdFALSE )
    3846:	429a      	cmp	r2, r3
    3848:	d003      	beq.n	3852 <xTaskResumeFromISR+0x16>
				vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
			}
		}

		return xYieldRequired;
	}
    384a:	1c28      	adds	r0, r5, #0
    384c:	bc70      	pop	{r4, r5, r6}
    384e:	bc02      	pop	{r1}
    3850:	4708      	bx	r1
		/* Is the task we are attempting to resume actually in the
		suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xGenericListItem ) ) != pdFALSE )
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) != pdTRUE )
    3852:	6a83      	ldr	r3, [r0, #40]	; 0x28
    3854:	4814      	ldr	r0, [pc, #80]	; (38a8 <xTaskResumeFromISR+0x6c>)
    3856:	4283      	cmp	r3, r0
    3858:	d0f7      	beq.n	384a <xTaskResumeFromISR+0xe>
			{
				/* Is it in the suspended list because it is in the
				Suspended state?  It is possible to be in the suspended
				list because it is blocked on a task with no timeout
				specified. */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) == pdTRUE )
    385a:	42ab      	cmp	r3, r5
    385c:	d1f5      	bne.n	384a <xTaskResumeFromISR+0xe>

		if( xTaskIsTaskSuspended( pxTCB ) == pdTRUE )
		{
			traceTASK_RESUME_FROM_ISR( pxTCB );

			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
    385e:	4b13      	ldr	r3, [pc, #76]	; (38ac <xTaskResumeFromISR+0x70>)
    3860:	681e      	ldr	r6, [r3, #0]
    3862:	2e00      	cmp	r6, #0
    3864:	d118      	bne.n	3898 <xTaskResumeFromISR+0x5c>
			{
				xYieldRequired = ( pxTCB->uxPriority >= pxCurrentTCB->uxPriority );
    3866:	4b12      	ldr	r3, [pc, #72]	; (38b0 <xTaskResumeFromISR+0x74>)
    3868:	681a      	ldr	r2, [r3, #0]
    386a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
    386c:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
    386e:	42b0      	cmp	r0, r6
    3870:	416d      	adcs	r5, r5
				vListRemove(  &( pxTCB->xGenericListItem ) );
    3872:	1d26      	adds	r6, r4, #4
    3874:	1c30      	adds	r0, r6, #0
    3876:	f7ff fb07 	bl	2e88 <vListRemove>
				prvAddTaskToReadyQueue( pxTCB );
    387a:	4a0e      	ldr	r2, [pc, #56]	; (38b4 <xTaskResumeFromISR+0x78>)
    387c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    387e:	6811      	ldr	r1, [r2, #0]
    3880:	428b      	cmp	r3, r1
    3882:	d900      	bls.n	3886 <xTaskResumeFromISR+0x4a>
    3884:	6013      	str	r3, [r2, #0]
    3886:	009a      	lsls	r2, r3, #2
    3888:	18d0      	adds	r0, r2, r3
    388a:	4c0b      	ldr	r4, [pc, #44]	; (38b8 <xTaskResumeFromISR+0x7c>)
    388c:	0081      	lsls	r1, r0, #2
    388e:	1860      	adds	r0, r4, r1
    3890:	1c31      	adds	r1, r6, #0
    3892:	f7ff facd 	bl	2e30 <vListInsertEnd>
    3896:	e7d8      	b.n	384a <xTaskResumeFromISR+0xe>
			else
			{
				/* We cannot access the delayed or ready lists, so will hold this
				task pending until the scheduler is resumed, at which point a
				yield will be performed if necessary. */
				vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    3898:	1c21      	adds	r1, r4, #0
    389a:	3118      	adds	r1, #24
    389c:	f7ff fac8 	bl	2e30 <vListInsertEnd>
    38a0:	e7d3      	b.n	384a <xTaskResumeFromISR+0xe>
    38a2:	46c0      	nop			; (mov r8, r8)
    38a4:	40000b34 	.word	0x40000b34
    38a8:	40000ad8 	.word	0x40000ad8
    38ac:	40000b74 	.word	0x40000b74
    38b0:	40000afc 	.word	0x40000afc
    38b4:	40000a5c 	.word	0x40000a5c
    38b8:	40000a68 	.word	0x40000a68

000038bc <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
    38bc:	b530      	push	{r4, r5, lr}
portBASE_TYPE xReturn;

	/* Add the idle task at the lowest priority. */
	xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), ( xTaskHandle * ) NULL );
    38be:	2400      	movs	r4, #0
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
    38c0:	b085      	sub	sp, #20
portBASE_TYPE xReturn;

	/* Add the idle task at the lowest priority. */
	xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), ( xTaskHandle * ) NULL );
    38c2:	480d      	ldr	r0, [pc, #52]	; (38f8 <vTaskStartScheduler+0x3c>)
    38c4:	490d      	ldr	r1, [pc, #52]	; (38fc <vTaskStartScheduler+0x40>)
    38c6:	2268      	movs	r2, #104	; 0x68
    38c8:	1c23      	adds	r3, r4, #0
    38ca:	9400      	str	r4, [sp, #0]
    38cc:	9401      	str	r4, [sp, #4]
    38ce:	9402      	str	r4, [sp, #8]
    38d0:	9403      	str	r4, [sp, #12]
    38d2:	f7ff fdd5 	bl	3480 <xTaskGenericCreate>
    38d6:	1c05      	adds	r5, r0, #0

	if( xReturn == pdPASS )
    38d8:	2801      	cmp	r0, #1
    38da:	d003      	beq.n	38e4 <vTaskStartScheduler+0x28>
		else
		{
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}
}
    38dc:	b005      	add	sp, #20
    38de:	bc30      	pop	{r4, r5}
    38e0:	bc01      	pop	{r0}
    38e2:	4700      	bx	r0
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
    38e4:	f00a f974 	bl	dbd0 <__vPortDisableInterruptsFromThumb_from_thumb>

		xSchedulerRunning = pdTRUE;
		xTickCount = ( portTickType ) 0;
    38e8:	4b05      	ldr	r3, [pc, #20]	; (3900 <vTaskStartScheduler+0x44>)

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();

		xSchedulerRunning = pdTRUE;
    38ea:	4806      	ldr	r0, [pc, #24]	; (3904 <vTaskStartScheduler+0x48>)
    38ec:	6005      	str	r5, [r0, #0]
		xTickCount = ( portTickType ) 0;
    38ee:	601c      	str	r4, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
		
		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() )
    38f0:	f000 fc8e 	bl	4210 <xPortStartScheduler>
    38f4:	e7f2      	b.n	38dc <vTaskStartScheduler+0x20>
    38f6:	46c0      	nop			; (mov r8, r8)
    38f8:	00003c8d 	.word	0x00003c8d
    38fc:	0000e8d8 	.word	0x0000e8d8
    3900:	40000a64 	.word	0x40000a64
    3904:	40000aec 	.word	0x40000aec

00003908 <vTaskEndScheduler>:
	}
}
/*-----------------------------------------------------------*/

void vTaskEndScheduler( void )
{
    3908:	b508      	push	{r3, lr}
	/* Stop the scheduler interrupts and call the portable scheduler end
	routine so the original ISRs can be restored if necessary.  The port
	layer must ensure interrupts enable	bit is left in the correct state. */
	portDISABLE_INTERRUPTS();
    390a:	f00a f961 	bl	dbd0 <__vPortDisableInterruptsFromThumb_from_thumb>
	xSchedulerRunning = pdFALSE;
    390e:	4b04      	ldr	r3, [pc, #16]	; (3920 <vTaskEndScheduler+0x18>)
    3910:	2200      	movs	r2, #0
    3912:	601a      	str	r2, [r3, #0]
	vPortEndScheduler();
    3914:	f000 fcb0 	bl	4278 <vPortEndScheduler>
}
    3918:	bc08      	pop	{r3}
    391a:	bc01      	pop	{r0}
    391c:	4700      	bx	r0
    391e:	46c0      	nop			; (mov r8, r8)
    3920:	40000aec 	.word	0x40000aec

00003924 <vTaskSuspendAll>:

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
    3924:	4b02      	ldr	r3, [pc, #8]	; (3930 <vTaskSuspendAll+0xc>)
    3926:	681a      	ldr	r2, [r3, #0]
    3928:	3201      	adds	r2, #1
    392a:	601a      	str	r2, [r3, #0]
}
    392c:	4770      	bx	lr
    392e:	46c0      	nop			; (mov r8, r8)
    3930:	40000b74 	.word	0x40000b74

00003934 <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
    3934:	b510      	push	{r4, lr}
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portENTER_CRITICAL();
    3936:	f00a f981 	bl	dc3c <__vPortEnterCritical_from_thumb>
	{
		xTicks = xTickCount;
    393a:	4b04      	ldr	r3, [pc, #16]	; (394c <xTaskGetTickCount+0x18>)
    393c:	681c      	ldr	r4, [r3, #0]
	}
	portEXIT_CRITICAL();
    393e:	f00a f94b 	bl	dbd8 <__vPortExitCritical_from_thumb>

	return xTicks;
}
    3942:	1c20      	adds	r0, r4, #0
    3944:	bc10      	pop	{r4}
    3946:	bc02      	pop	{r1}
    3948:	4708      	bx	r1
    394a:	46c0      	nop			; (mov r8, r8)
    394c:	40000a64 	.word	0x40000a64

00003950 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

portTickType xTaskGetTickCountFromISR( void )
{
	return xTickCount;
    3950:	4b01      	ldr	r3, [pc, #4]	; (3958 <xTaskGetTickCountFromISR+0x8>)
    3952:	6818      	ldr	r0, [r3, #0]
}
    3954:	4770      	bx	lr
    3956:	46c0      	nop			; (mov r8, r8)
    3958:	40000a64 	.word	0x40000a64

0000395c <uxTaskGetNumberOfTasks>:

unsigned portBASE_TYPE uxTaskGetNumberOfTasks( void )
{
	/* A critical section is not required because the variables are of type
	portBASE_TYPE. */
	return uxCurrentNumberOfTasks;
    395c:	4b01      	ldr	r3, [pc, #4]	; (3964 <uxTaskGetNumberOfTasks+0x8>)
    395e:	6818      	ldr	r0, [r3, #0]
}
    3960:	4770      	bx	lr
    3962:	46c0      	nop			; (mov r8, r8)
    3964:	40000b48 	.word	0x40000b48

00003968 <vTaskStartTrace>:
/*----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	void vTaskStartTrace( signed char * pcBuffer, unsigned long ulBufferSize )
	{
    3968:	b538      	push	{r3, r4, r5, lr}
    396a:	1c04      	adds	r4, r0, #0
    396c:	1c0d      	adds	r5, r1, #0
		portENTER_CRITICAL();
    396e:	f00a f965 	bl	dc3c <__vPortEnterCritical_from_thumb>
		{
			pcTraceBuffer = ( signed char * )pcBuffer;
    3972:	4a08      	ldr	r2, [pc, #32]	; (3994 <vTaskStartTrace+0x2c>)
			pcTraceBufferStart = pcBuffer;
    3974:	4908      	ldr	r1, [pc, #32]	; (3998 <vTaskStartTrace+0x30>)
			pcTraceBufferEnd = pcBuffer + ( ulBufferSize - tskSIZE_OF_EACH_TRACE_LINE );
    3976:	3d08      	subs	r5, #8
    3978:	4808      	ldr	r0, [pc, #32]	; (399c <vTaskStartTrace+0x34>)
			xTracing = pdTRUE;
    397a:	4b09      	ldr	r3, [pc, #36]	; (39a0 <vTaskStartTrace+0x38>)

	void vTaskStartTrace( signed char * pcBuffer, unsigned long ulBufferSize )
	{
		portENTER_CRITICAL();
		{
			pcTraceBuffer = ( signed char * )pcBuffer;
    397c:	6014      	str	r4, [r2, #0]
			pcTraceBufferStart = pcBuffer;
    397e:	600c      	str	r4, [r1, #0]
			pcTraceBufferEnd = pcBuffer + ( ulBufferSize - tskSIZE_OF_EACH_TRACE_LINE );
			xTracing = pdTRUE;
    3980:	2201      	movs	r2, #1
	{
		portENTER_CRITICAL();
		{
			pcTraceBuffer = ( signed char * )pcBuffer;
			pcTraceBufferStart = pcBuffer;
			pcTraceBufferEnd = pcBuffer + ( ulBufferSize - tskSIZE_OF_EACH_TRACE_LINE );
    3982:	1964      	adds	r4, r4, r5
    3984:	6004      	str	r4, [r0, #0]
			xTracing = pdTRUE;
    3986:	601a      	str	r2, [r3, #0]
		}
		portEXIT_CRITICAL();
    3988:	f00a f926 	bl	dbd8 <__vPortExitCritical_from_thumb>
	}
    398c:	bc38      	pop	{r3, r4, r5}
    398e:	bc01      	pop	{r0}
    3990:	4700      	bx	r0
    3992:	46c0      	nop			; (mov r8, r8)
    3994:	40000af8 	.word	0x40000af8
    3998:	40000b7c 	.word	0x40000b7c
    399c:	40000b80 	.word	0x40000b80
    39a0:	40000ad0 	.word	0x40000ad0

000039a4 <ulTaskEndTrace>:
/*----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	unsigned long ulTaskEndTrace( void )
	{
    39a4:	b508      	push	{r3, lr}
	unsigned long ulBufferLength;

		portENTER_CRITICAL();
    39a6:	f00a f949 	bl	dc3c <__vPortEnterCritical_from_thumb>
			xTracing = pdFALSE;
    39aa:	4b06      	ldr	r3, [pc, #24]	; (39c4 <ulTaskEndTrace+0x20>)
    39ac:	2000      	movs	r0, #0
    39ae:	6018      	str	r0, [r3, #0]
		portEXIT_CRITICAL();
    39b0:	f00a f912 	bl	dbd8 <__vPortExitCritical_from_thumb>

		ulBufferLength = ( unsigned long ) ( pcTraceBuffer - pcTraceBufferStart );
    39b4:	4a04      	ldr	r2, [pc, #16]	; (39c8 <ulTaskEndTrace+0x24>)
    39b6:	4905      	ldr	r1, [pc, #20]	; (39cc <ulTaskEndTrace+0x28>)
    39b8:	6810      	ldr	r0, [r2, #0]
    39ba:	680b      	ldr	r3, [r1, #0]
    39bc:	1ac0      	subs	r0, r0, r3

		return ulBufferLength;
	}
    39be:	bc08      	pop	{r3}
    39c0:	bc02      	pop	{r1}
    39c2:	4708      	bx	r1
    39c4:	40000ad0 	.word	0x40000ad0
    39c8:	40000af8 	.word	0x40000af8
    39cc:	40000b7c 	.word	0x40000b7c

000039d0 <vTaskIncrementTick>:
 * documented in task.h
 *----------------------------------------------------------*/


void vTaskIncrementTick( void )
{
    39d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    39d2:	464f      	mov	r7, r9
    39d4:	4646      	mov	r6, r8
    39d6:	b4c0      	push	{r6, r7}
	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
    39d8:	4829      	ldr	r0, [pc, #164]	; (3a80 <vTaskIncrementTick+0xb0>)
    39da:	6803      	ldr	r3, [r0, #0]
    39dc:	2b00      	cmp	r3, #0
    39de:	d148      	bne.n	3a72 <vTaskIncrementTick+0xa2>
	{
		++xTickCount;
    39e0:	4a28      	ldr	r2, [pc, #160]	; (3a84 <vTaskIncrementTick+0xb4>)
    39e2:	6814      	ldr	r4, [r2, #0]
    39e4:	3401      	adds	r4, #1
    39e6:	6014      	str	r4, [r2, #0]
		if( xTickCount == ( portTickType ) 0 )
    39e8:	6811      	ldr	r1, [r2, #0]
	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
	{
		++xTickCount;
    39ea:	4690      	mov	r8, r2
		if( xTickCount == ( portTickType ) 0 )
    39ec:	2900      	cmp	r1, #0
    39ee:	d035      	beq.n	3a5c <vTaskIncrementTick+0x8c>
    39f0:	4d25      	ldr	r5, [pc, #148]	; (3a88 <vTaskIncrementTick+0xb8>)
			pxOverflowDelayedTaskList = pxTemp;
			xNumOfOverflows++;
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
    39f2:	4b26      	ldr	r3, [pc, #152]	; (3a8c <vTaskIncrementTick+0xbc>)
    39f4:	4e26      	ldr	r6, [pc, #152]	; (3a90 <vTaskIncrementTick+0xc0>)
    39f6:	4699      	mov	r9, r3
    39f8:	e020      	b.n	3a3c <vTaskIncrementTick+0x6c>
    39fa:	682c      	ldr	r4, [r5, #0]
    39fc:	68e2      	ldr	r2, [r4, #12]
    39fe:	68d4      	ldr	r4, [r2, #12]
    3a00:	2c00      	cmp	r4, #0
    3a02:	d01f      	beq.n	3a44 <vTaskIncrementTick+0x74>
    3a04:	4642      	mov	r2, r8
    3a06:	6813      	ldr	r3, [r2, #0]
    3a08:	6862      	ldr	r2, [r4, #4]
    3a0a:	429a      	cmp	r2, r3
    3a0c:	d81a      	bhi.n	3a44 <vTaskIncrementTick+0x74>
    3a0e:	1d27      	adds	r7, r4, #4
    3a10:	1c38      	adds	r0, r7, #0
    3a12:	f7ff fa39 	bl	2e88 <vListRemove>
    3a16:	6aa0      	ldr	r0, [r4, #40]	; 0x28
    3a18:	2800      	cmp	r0, #0
    3a1a:	d003      	beq.n	3a24 <vTaskIncrementTick+0x54>
    3a1c:	1c20      	adds	r0, r4, #0
    3a1e:	3018      	adds	r0, #24
    3a20:	f7ff fa32 	bl	2e88 <vListRemove>
    3a24:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    3a26:	6832      	ldr	r2, [r6, #0]
    3a28:	4293      	cmp	r3, r2
    3a2a:	d900      	bls.n	3a2e <vTaskIncrementTick+0x5e>
    3a2c:	6033      	str	r3, [r6, #0]
    3a2e:	0099      	lsls	r1, r3, #2
    3a30:	18cc      	adds	r4, r1, r3
    3a32:	00a0      	lsls	r0, r4, #2
    3a34:	4448      	add	r0, r9
    3a36:	1c39      	adds	r1, r7, #0
    3a38:	f7ff f9fa 	bl	2e30 <vListInsertEnd>
    3a3c:	6828      	ldr	r0, [r5, #0]
    3a3e:	6807      	ldr	r7, [r0, #0]
    3a40:	2f00      	cmp	r7, #0
    3a42:	d1da      	bne.n	39fa <vTaskIncrementTick+0x2a>
    3a44:	4c13      	ldr	r4, [pc, #76]	; (3a94 <vTaskIncrementTick+0xc4>)
	{
		extern void vApplicationTickHook( void );

		/* Guard against the tick hook being called when the missed tick
		count is being unwound (when the scheduler is being unlocked. */
		if( uxMissedTicks == 0 )
    3a46:	6826      	ldr	r6, [r4, #0]
    3a48:	2e00      	cmp	r6, #0
    3a4a:	d101      	bne.n	3a50 <vTaskIncrementTick+0x80>
		{
			vApplicationTickHook();
    3a4c:	f7fd fa48 	bl	ee0 <vApplicationTickHook>
		}
	}
	#endif

	traceTASK_INCREMENT_TICK( xTickCount );
}
    3a50:	bc0c      	pop	{r2, r3}
    3a52:	4690      	mov	r8, r2
    3a54:	4699      	mov	r9, r3
    3a56:	bcf8      	pop	{r3, r4, r5, r6, r7}
    3a58:	bc01      	pop	{r0}
    3a5a:	4700      	bx	r0
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			pxTemp = pxDelayedTaskList;
    3a5c:	4d0a      	ldr	r5, [pc, #40]	; (3a88 <vTaskIncrementTick+0xb8>)
			pxDelayedTaskList = pxOverflowDelayedTaskList;
    3a5e:	4b0e      	ldr	r3, [pc, #56]	; (3a98 <vTaskIncrementTick+0xc8>)
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			pxTemp = pxDelayedTaskList;
    3a60:	6828      	ldr	r0, [r5, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
    3a62:	6819      	ldr	r1, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
			xNumOfOverflows++;
    3a64:	4f0d      	ldr	r7, [pc, #52]	; (3a9c <vTaskIncrementTick+0xcc>)

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			pxTemp = pxDelayedTaskList;
			pxDelayedTaskList = pxOverflowDelayedTaskList;
    3a66:	6029      	str	r1, [r5, #0]
			pxOverflowDelayedTaskList = pxTemp;
    3a68:	6018      	str	r0, [r3, #0]
			xNumOfOverflows++;
    3a6a:	683e      	ldr	r6, [r7, #0]
    3a6c:	3601      	adds	r6, #1
    3a6e:	603e      	str	r6, [r7, #0]
    3a70:	e7bf      	b.n	39f2 <vTaskIncrementTick+0x22>
		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
	}
	else
	{
		++uxMissedTicks;
    3a72:	4c08      	ldr	r4, [pc, #32]	; (3a94 <vTaskIncrementTick+0xc4>)
    3a74:	6825      	ldr	r5, [r4, #0]
    3a76:	3501      	adds	r5, #1
    3a78:	6025      	str	r5, [r4, #0]
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			extern void vApplicationTickHook( void );

			vApplicationTickHook();
    3a7a:	f7fd fa31 	bl	ee0 <vApplicationTickHook>
    3a7e:	e7e2      	b.n	3a46 <vTaskIncrementTick+0x76>
    3a80:	40000b74 	.word	0x40000b74
    3a84:	40000a64 	.word	0x40000a64
    3a88:	40000ad4 	.word	0x40000ad4
    3a8c:	40000a68 	.word	0x40000a68
    3a90:	40000a5c 	.word	0x40000a5c
    3a94:	40000b78 	.word	0x40000b78
    3a98:	40000ab8 	.word	0x40000ab8
    3a9c:	40000b84 	.word	0x40000b84

00003aa0 <xTaskResumeAll>:
	++uxSchedulerSuspended;
}
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
    3aa0:	b5f0      	push	{r4, r5, r6, r7, lr}
    3aa2:	4657      	mov	r7, sl
    3aa4:	464e      	mov	r6, r9
    3aa6:	4645      	mov	r5, r8
    3aa8:	b4e0      	push	{r5, r6, r7}
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	portENTER_CRITICAL();
    3aaa:	f00a f8c7 	bl	dc3c <__vPortEnterCritical_from_thumb>
	{
		--uxSchedulerSuspended;
    3aae:	4b2d      	ldr	r3, [pc, #180]	; (3b64 <xTaskResumeAll+0xc4>)
    3ab0:	681a      	ldr	r2, [r3, #0]
    3ab2:	3a01      	subs	r2, #1
    3ab4:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
    3ab6:	681b      	ldr	r3, [r3, #0]
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
    3ab8:	2400      	movs	r4, #0
	tasks from this list into their appropriate ready list. */
	portENTER_CRITICAL();
	{
		--uxSchedulerSuspended;

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
    3aba:	42a3      	cmp	r3, r4
    3abc:	d119      	bne.n	3af2 <xTaskResumeAll+0x52>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0 )
    3abe:	482a      	ldr	r0, [pc, #168]	; (3b68 <xTaskResumeAll+0xc8>)
    3ac0:	6804      	ldr	r4, [r0, #0]
    3ac2:	2c00      	cmp	r4, #0
    3ac4:	d015      	beq.n	3af2 <xTaskResumeAll+0x52>
    3ac6:	469a      	mov	sl, r3
				appropriate ready list. */
				while( ( pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) ) ) != NULL )
				{
					vListRemove( &( pxTCB->xEventListItem ) );
					vListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
    3ac8:	4a28      	ldr	r2, [pc, #160]	; (3b6c <xTaskResumeAll+0xcc>)

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    3aca:	4b29      	ldr	r3, [pc, #164]	; (3b70 <xTaskResumeAll+0xd0>)
    3acc:	4d29      	ldr	r5, [pc, #164]	; (3b74 <xTaskResumeAll+0xd4>)
				appropriate ready list. */
				while( ( pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) ) ) != NULL )
				{
					vListRemove( &( pxTCB->xEventListItem ) );
					vListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
    3ace:	4e2a      	ldr	r6, [pc, #168]	; (3b78 <xTaskResumeAll+0xd8>)
    3ad0:	4691      	mov	r9, r2

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    3ad2:	4698      	mov	r8, r3
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( ( pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) ) ) != NULL )
    3ad4:	682c      	ldr	r4, [r5, #0]
    3ad6:	2c00      	cmp	r4, #0
    3ad8:	d123      	bne.n	3b22 <xTaskResumeAll+0x82>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
    3ada:	4c28      	ldr	r4, [pc, #160]	; (3b7c <xTaskResumeAll+0xdc>)
    3adc:	6823      	ldr	r3, [r4, #0]
    3ade:	2b00      	cmp	r3, #0
    3ae0:	d116      	bne.n	3b10 <xTaskResumeAll+0x70>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
    3ae2:	2201      	movs	r2, #1
    3ae4:	4592      	cmp	sl, r2
    3ae6:	d016      	beq.n	3b16 <xTaskResumeAll+0x76>
    3ae8:	4a25      	ldr	r2, [pc, #148]	; (3b80 <xTaskResumeAll+0xe0>)
    3aea:	6810      	ldr	r0, [r2, #0]
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
    3aec:	1c1c      	adds	r4, r3, #0
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
    3aee:	2801      	cmp	r0, #1
    3af0:	d012      	beq.n	3b18 <xTaskResumeAll+0x78>
					portYIELD_WITHIN_API();
				}
			}
		}
	}
	portEXIT_CRITICAL();
    3af2:	f00a f871 	bl	dbd8 <__vPortExitCritical_from_thumb>

	return xAlreadyYielded;
}
    3af6:	1c20      	adds	r0, r4, #0
    3af8:	bc1c      	pop	{r2, r3, r4}
    3afa:	4690      	mov	r8, r2
    3afc:	4699      	mov	r9, r3
    3afe:	46a2      	mov	sl, r4
    3b00:	bcf0      	pop	{r4, r5, r6, r7}
    3b02:	bc02      	pop	{r1}
    3b04:	4708      	bx	r1
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
					{
						vTaskIncrementTick();
    3b06:	f7ff ff63 	bl	39d0 <vTaskIncrementTick>
						--uxMissedTicks;
    3b0a:	6825      	ldr	r5, [r4, #0]
    3b0c:	3d01      	subs	r5, #1
    3b0e:	6025      	str	r5, [r4, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
    3b10:	6826      	ldr	r6, [r4, #0]
    3b12:	2e00      	cmp	r6, #0
    3b14:	d1f7      	bne.n	3b06 <xTaskResumeAll+0x66>
    3b16:	4a1a      	ldr	r2, [pc, #104]	; (3b80 <xTaskResumeAll+0xe0>)
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
    3b18:	2100      	movs	r1, #0
    3b1a:	6011      	str	r1, [r2, #0]
					portYIELD_WITHIN_API();
    3b1c:	df00      	svc	0
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
				{
					xAlreadyYielded = pdTRUE;
    3b1e:	2401      	movs	r4, #1
    3b20:	e7e7      	b.n	3af2 <xTaskResumeAll+0x52>
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( ( pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) ) ) != NULL )
    3b22:	68ef      	ldr	r7, [r5, #12]
    3b24:	68fc      	ldr	r4, [r7, #12]
    3b26:	2c00      	cmp	r4, #0
    3b28:	d0d7      	beq.n	3ada <xTaskResumeAll+0x3a>
				{
					vListRemove( &( pxTCB->xEventListItem ) );
    3b2a:	1c20      	adds	r0, r4, #0
    3b2c:	3018      	adds	r0, #24
					vListRemove( &( pxTCB->xGenericListItem ) );
    3b2e:	1d27      	adds	r7, r4, #4

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( ( pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) ) ) != NULL )
				{
					vListRemove( &( pxTCB->xEventListItem ) );
    3b30:	f7ff f9aa 	bl	2e88 <vListRemove>
					vListRemove( &( pxTCB->xGenericListItem ) );
    3b34:	1c38      	adds	r0, r7, #0
    3b36:	f7ff f9a7 	bl	2e88 <vListRemove>
					prvAddTaskToReadyQueue( pxTCB );
    3b3a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    3b3c:	6832      	ldr	r2, [r6, #0]
    3b3e:	4293      	cmp	r3, r2
    3b40:	d900      	bls.n	3b44 <xTaskResumeAll+0xa4>
    3b42:	6033      	str	r3, [r6, #0]
    3b44:	0099      	lsls	r1, r3, #2
    3b46:	18c8      	adds	r0, r1, r3
    3b48:	0080      	lsls	r0, r0, #2
    3b4a:	1c39      	adds	r1, r7, #0
    3b4c:	4448      	add	r0, r9
    3b4e:	f7ff f96f 	bl	2e30 <vListInsertEnd>

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    3b52:	4642      	mov	r2, r8
    3b54:	6817      	ldr	r7, [r2, #0]
    3b56:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    3b58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    3b5a:	4299      	cmp	r1, r3
    3b5c:	d3ba      	bcc.n	3ad4 <xTaskResumeAll+0x34>
					{
						xYieldRequired = pdTRUE;
    3b5e:	2301      	movs	r3, #1
    3b60:	469a      	mov	sl, r3
    3b62:	e7b7      	b.n	3ad4 <xTaskResumeAll+0x34>
    3b64:	40000b74 	.word	0x40000b74
    3b68:	40000b48 	.word	0x40000b48
    3b6c:	40000a68 	.word	0x40000a68
    3b70:	40000afc 	.word	0x40000afc
    3b74:	40000ad8 	.word	0x40000ad8
    3b78:	40000a5c 	.word	0x40000a5c
    3b7c:	40000b78 	.word	0x40000b78
    3b80:	40000af0 	.word	0x40000af0

00003b84 <vTaskList>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	void vTaskList( signed char *pcWriteBuffer )
	{
    3b84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
    3b86:	4f39      	ldr	r7, [pc, #228]	; (3c6c <vTaskList+0xe8>)
    3b88:	683e      	ldr	r6, [r7, #0]
		vTaskSuspendAll();
		{
			/* Run through all the lists that could potentially contain a TCB and
			report the task name, state and stack high water mark. */

			pcWriteBuffer[ 0 ] = ( signed char ) 0x00;
    3b8a:	2400      	movs	r4, #0

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
    3b8c:	3601      	adds	r6, #1
    3b8e:	603e      	str	r6, [r7, #0]
		vTaskSuspendAll();
		{
			/* Run through all the lists that could potentially contain a TCB and
			report the task name, state and stack high water mark. */

			pcWriteBuffer[ 0 ] = ( signed char ) 0x00;
    3b90:	7004      	strb	r4, [r0, #0]
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	void vTaskList( signed char *pcWriteBuffer )
	{
    3b92:	1c05      	adds	r5, r0, #0
		{
			/* Run through all the lists that could potentially contain a TCB and
			report the task name, state and stack high water mark. */

			pcWriteBuffer[ 0 ] = ( signed char ) 0x00;
			strcat( ( char * ) pcWriteBuffer, ( const char * ) "\r\n" );
    3b94:	f001 fd2c 	bl	55f0 <strlen>
    3b98:	4935      	ldr	r1, [pc, #212]	; (3c70 <vTaskList+0xec>)
    3b9a:	2203      	movs	r2, #3
    3b9c:	1828      	adds	r0, r5, r0
    3b9e:	f001 fb25 	bl	51ec <memcpy>

			uxQueue = uxTopUsedPriority + 1;
    3ba2:	4a34      	ldr	r2, [pc, #208]	; (3c74 <vTaskList+0xf0>)
    3ba4:	6814      	ldr	r4, [r2, #0]

			do
			{
				uxQueue--;

				if( !listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxQueue ] ) ) )
    3ba6:	00a0      	lsls	r0, r4, #2
    3ba8:	4e33      	ldr	r6, [pc, #204]	; (3c78 <vTaskList+0xf4>)
    3baa:	1901      	adds	r1, r0, r4
    3bac:	0089      	lsls	r1, r1, #2
    3bae:	5873      	ldr	r3, [r6, r1]
    3bb0:	2701      	movs	r7, #1
    3bb2:	4027      	ands	r7, r4
    3bb4:	2b00      	cmp	r3, #0
    3bb6:	d146      	bne.n	3c46 <vTaskList+0xc2>
				{
					prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) &( pxReadyTasksLists[ uxQueue ] ), tskREADY_CHAR );
				}
			}while( uxQueue > ( unsigned short ) tskIDLE_PRIORITY );
    3bb8:	2c00      	cmp	r4, #0
    3bba:	d024      	beq.n	3c06 <vTaskList+0x82>
    3bbc:	2f00      	cmp	r7, #0
    3bbe:	d008      	beq.n	3bd2 <vTaskList+0x4e>

			uxQueue = uxTopUsedPriority + 1;

			do
			{
				uxQueue--;
    3bc0:	3c01      	subs	r4, #1

				if( !listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxQueue ] ) ) )
    3bc2:	00a7      	lsls	r7, r4, #2
    3bc4:	1939      	adds	r1, r7, r4
    3bc6:	0089      	lsls	r1, r1, #2
    3bc8:	5872      	ldr	r2, [r6, r1]
    3bca:	2a00      	cmp	r2, #0
    3bcc:	d114      	bne.n	3bf8 <vTaskList+0x74>
				{
					prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) &( pxReadyTasksLists[ uxQueue ] ), tskREADY_CHAR );
				}
			}while( uxQueue > ( unsigned short ) tskIDLE_PRIORITY );
    3bce:	2c00      	cmp	r4, #0
    3bd0:	d019      	beq.n	3c06 <vTaskList+0x82>

			uxQueue = uxTopUsedPriority + 1;

			do
			{
				uxQueue--;
    3bd2:	3c01      	subs	r4, #1

				if( !listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxQueue ] ) ) )
    3bd4:	00a0      	lsls	r0, r4, #2
    3bd6:	1901      	adds	r1, r0, r4
    3bd8:	0089      	lsls	r1, r1, #2
    3bda:	5873      	ldr	r3, [r6, r1]
    3bdc:	2b00      	cmp	r3, #0
    3bde:	d0ef      	beq.n	3bc0 <vTaskList+0x3c>

			uxQueue = uxTopUsedPriority + 1;

			do
			{
				uxQueue--;
    3be0:	3c01      	subs	r4, #1

				if( !listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxQueue ] ) ) )
				{
					prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) &( pxReadyTasksLists[ uxQueue ] ), tskREADY_CHAR );
    3be2:	1871      	adds	r1, r6, r1
    3be4:	2252      	movs	r2, #82	; 0x52
    3be6:	1c28      	adds	r0, r5, #0

			do
			{
				uxQueue--;

				if( !listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxQueue ] ) ) )
    3be8:	00a7      	lsls	r7, r4, #2
				{
					prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) &( pxReadyTasksLists[ uxQueue ] ), tskREADY_CHAR );
    3bea:	f7ff fbf7 	bl	33dc <prvListTaskWithinSingleList>

			do
			{
				uxQueue--;

				if( !listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxQueue ] ) ) )
    3bee:	1939      	adds	r1, r7, r4
    3bf0:	0089      	lsls	r1, r1, #2
    3bf2:	5872      	ldr	r2, [r6, r1]
    3bf4:	2a00      	cmp	r2, #0
    3bf6:	d0ea      	beq.n	3bce <vTaskList+0x4a>
				{
					prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) &( pxReadyTasksLists[ uxQueue ] ), tskREADY_CHAR );
    3bf8:	1871      	adds	r1, r6, r1
    3bfa:	1c28      	adds	r0, r5, #0
    3bfc:	2252      	movs	r2, #82	; 0x52
    3bfe:	f7ff fbed 	bl	33dc <prvListTaskWithinSingleList>
				}
			}while( uxQueue > ( unsigned short ) tskIDLE_PRIORITY );
    3c02:	2c00      	cmp	r4, #0
    3c04:	d1e5      	bne.n	3bd2 <vTaskList+0x4e>

			if( !listLIST_IS_EMPTY( pxDelayedTaskList ) )
    3c06:	4b1d      	ldr	r3, [pc, #116]	; (3c7c <vTaskList+0xf8>)
    3c08:	681c      	ldr	r4, [r3, #0]
    3c0a:	6822      	ldr	r2, [r4, #0]
    3c0c:	2a00      	cmp	r2, #0
    3c0e:	d126      	bne.n	3c5e <vTaskList+0xda>
			{
				prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) pxDelayedTaskList, tskBLOCKED_CHAR );
			}

			if( !listLIST_IS_EMPTY( pxOverflowDelayedTaskList ) )
    3c10:	4b1b      	ldr	r3, [pc, #108]	; (3c80 <vTaskList+0xfc>)
    3c12:	681f      	ldr	r7, [r3, #0]
    3c14:	683e      	ldr	r6, [r7, #0]
    3c16:	2e00      	cmp	r6, #0
    3c18:	d11b      	bne.n	3c52 <vTaskList+0xce>
				prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) pxOverflowDelayedTaskList, tskBLOCKED_CHAR );
			}

			#if( INCLUDE_vTaskDelete == 1 )
			{
				if( !listLIST_IS_EMPTY( &xTasksWaitingTermination ) )
    3c1a:	491a      	ldr	r1, [pc, #104]	; (3c84 <vTaskList+0x100>)
    3c1c:	680b      	ldr	r3, [r1, #0]
    3c1e:	2b00      	cmp	r3, #0
    3c20:	d10c      	bne.n	3c3c <vTaskList+0xb8>
			}
			#endif

			#if ( INCLUDE_vTaskSuspend == 1 )
			{
				if( !listLIST_IS_EMPTY( &xSuspendedTaskList ) )
    3c22:	4919      	ldr	r1, [pc, #100]	; (3c88 <vTaskList+0x104>)
    3c24:	6808      	ldr	r0, [r1, #0]
    3c26:	2800      	cmp	r0, #0
    3c28:	d003      	beq.n	3c32 <vTaskList+0xae>
				{
					prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) &xSuspendedTaskList, tskSUSPENDED_CHAR );
    3c2a:	1c28      	adds	r0, r5, #0
    3c2c:	2253      	movs	r2, #83	; 0x53
    3c2e:	f7ff fbd5 	bl	33dc <prvListTaskWithinSingleList>
				}
			}
			#endif
		}
		xTaskResumeAll();
    3c32:	f7ff ff35 	bl	3aa0 <xTaskResumeAll>
	}
    3c36:	bcf8      	pop	{r3, r4, r5, r6, r7}
    3c38:	bc01      	pop	{r0}
    3c3a:	4700      	bx	r0

			#if( INCLUDE_vTaskDelete == 1 )
			{
				if( !listLIST_IS_EMPTY( &xTasksWaitingTermination ) )
				{
					prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) &xTasksWaitingTermination, tskDELETED_CHAR );
    3c3c:	1c28      	adds	r0, r5, #0
    3c3e:	2244      	movs	r2, #68	; 0x44
    3c40:	f7ff fbcc 	bl	33dc <prvListTaskWithinSingleList>
    3c44:	e7ed      	b.n	3c22 <vTaskList+0x9e>
			{
				uxQueue--;

				if( !listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxQueue ] ) ) )
				{
					prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) &( pxReadyTasksLists[ uxQueue ] ), tskREADY_CHAR );
    3c46:	1871      	adds	r1, r6, r1
    3c48:	1c28      	adds	r0, r5, #0
    3c4a:	2252      	movs	r2, #82	; 0x52
    3c4c:	f7ff fbc6 	bl	33dc <prvListTaskWithinSingleList>
    3c50:	e7b2      	b.n	3bb8 <vTaskList+0x34>
				prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) pxDelayedTaskList, tskBLOCKED_CHAR );
			}

			if( !listLIST_IS_EMPTY( pxOverflowDelayedTaskList ) )
			{
				prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) pxOverflowDelayedTaskList, tskBLOCKED_CHAR );
    3c52:	6819      	ldr	r1, [r3, #0]
    3c54:	1c28      	adds	r0, r5, #0
    3c56:	2242      	movs	r2, #66	; 0x42
    3c58:	f7ff fbc0 	bl	33dc <prvListTaskWithinSingleList>
    3c5c:	e7dd      	b.n	3c1a <vTaskList+0x96>
				}
			}while( uxQueue > ( unsigned short ) tskIDLE_PRIORITY );

			if( !listLIST_IS_EMPTY( pxDelayedTaskList ) )
			{
				prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) pxDelayedTaskList, tskBLOCKED_CHAR );
    3c5e:	6819      	ldr	r1, [r3, #0]
    3c60:	1c28      	adds	r0, r5, #0
    3c62:	2242      	movs	r2, #66	; 0x42
    3c64:	f7ff fbba 	bl	33dc <prvListTaskWithinSingleList>
    3c68:	e7d2      	b.n	3c10 <vTaskList+0x8c>
    3c6a:	46c0      	nop			; (mov r8, r8)
    3c6c:	40000b74 	.word	0x40000b74
    3c70:	0000e8e0 	.word	0x0000e8e0
    3c74:	40000b88 	.word	0x40000b88
    3c78:	40000a68 	.word	0x40000a68
    3c7c:	40000ad4 	.word	0x40000ad4
    3c80:	40000ab8 	.word	0x40000ab8
    3c84:	40000abc 	.word	0x40000abc
    3c88:	40000b34 	.word	0x40000b34

00003c8c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
    3c8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3c8e:	464f      	mov	r7, r9
    3c90:	4646      	mov	r6, r8
    3c92:	b4c0      	push	{r6, r7}
    3c94:	4a1a      	ldr	r2, [pc, #104]	; (3d00 <prvIdleTask+0x74>)
    3c96:	4b1b      	ldr	r3, [pc, #108]	; (3d04 <prvIdleTask+0x78>)
    3c98:	4c1b      	ldr	r4, [pc, #108]	; (3d08 <prvIdleTask+0x7c>)
    3c9a:	4f1c      	ldr	r7, [pc, #112]	; (3d0c <prvIdleTask+0x80>)
    3c9c:	4d1c      	ldr	r5, [pc, #112]	; (3d10 <prvIdleTask+0x84>)
    3c9e:	4690      	mov	r8, r2
    3ca0:	4699      	mov	r9, r3
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		if( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0 )
    3ca2:	6820      	ldr	r0, [r4, #0]
    3ca4:	2800      	cmp	r0, #0
    3ca6:	d106      	bne.n	3cb6 <prvIdleTask+0x2a>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
    3ca8:	682e      	ldr	r6, [r5, #0]
    3caa:	2e01      	cmp	r6, #1
    3cac:	d9f9      	bls.n	3ca2 <prvIdleTask+0x16>
			{
				taskYIELD();
    3cae:	df00      	svc	0
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		if( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0 )
    3cb0:	6820      	ldr	r0, [r4, #0]
    3cb2:	2800      	cmp	r0, #0
    3cb4:	d0f8      	beq.n	3ca8 <prvIdleTask+0x1c>

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
    3cb6:	6839      	ldr	r1, [r7, #0]
    3cb8:	3101      	adds	r1, #1
    3cba:	6039      	str	r1, [r7, #0]
		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		if( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0 )
		{
			vTaskSuspendAll();
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
    3cbc:	4642      	mov	r2, r8
    3cbe:	6816      	ldr	r6, [r2, #0]
			xTaskResumeAll();
    3cc0:	f7ff feee 	bl	3aa0 <xTaskResumeAll>

			if( !xListIsEmpty )
    3cc4:	2e00      	cmp	r6, #0
    3cc6:	d0ef      	beq.n	3ca8 <prvIdleTask+0x1c>
			{
				tskTCB *pxTCB;

				portENTER_CRITICAL();
    3cc8:	f009 ffb8 	bl	dc3c <__vPortEnterCritical_from_thumb>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
    3ccc:	4643      	mov	r3, r8
    3cce:	681e      	ldr	r6, [r3, #0]
    3cd0:	2e00      	cmp	r6, #0
    3cd2:	d001      	beq.n	3cd8 <prvIdleTask+0x4c>
    3cd4:	68db      	ldr	r3, [r3, #12]
    3cd6:	68de      	ldr	r6, [r3, #12]
					vListRemove( &( pxTCB->xGenericListItem ) );
    3cd8:	1d30      	adds	r0, r6, #4
    3cda:	f7ff f8d5 	bl	2e88 <vListRemove>
					--uxCurrentNumberOfTasks;
    3cde:	464a      	mov	r2, r9
    3ce0:	6811      	ldr	r1, [r2, #0]
    3ce2:	3901      	subs	r1, #1
    3ce4:	6011      	str	r1, [r2, #0]
					--uxTasksDeleted;
    3ce6:	6820      	ldr	r0, [r4, #0]
    3ce8:	3801      	subs	r0, #1
    3cea:	6020      	str	r0, [r4, #0]
				}
				portEXIT_CRITICAL();
    3cec:	f009 ff74 	bl	dbd8 <__vPortExitCritical_from_thumb>

	static void prvDeleteTCB( tskTCB *pxTCB )
	{
		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
    3cf0:	6b30      	ldr	r0, [r6, #48]	; 0x30
    3cf2:	f000 fad1 	bl	4298 <vPortFree>
		vPortFree( pxTCB );
    3cf6:	1c30      	adds	r0, r6, #0
    3cf8:	f000 face 	bl	4298 <vPortFree>
    3cfc:	e7d4      	b.n	3ca8 <prvIdleTask+0x1c>
    3cfe:	46c0      	nop			; (mov r8, r8)
    3d00:	40000abc 	.word	0x40000abc
    3d04:	40000b48 	.word	0x40000b48
    3d08:	40000a60 	.word	0x40000a60
    3d0c:	40000b74 	.word	0x40000b74
    3d10:	40000a68 	.word	0x40000a68

00003d14 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( portTickType xTicksToDelay )
	{
    3d14:	b570      	push	{r4, r5, r6, lr}
	portTickType xTimeToWake;
	signed portBASE_TYPE xAlreadyYielded = pdFALSE;

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( portTickType ) 0 )
    3d16:	2800      	cmp	r0, #0
    3d18:	d103      	bne.n	3d22 <vTaskDelay+0xe>

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( !xAlreadyYielded )
		{
			portYIELD_WITHIN_API();
    3d1a:	df00      	svc	0
		}
	}
    3d1c:	bc70      	pop	{r4, r5, r6}
    3d1e:	bc01      	pop	{r0}
    3d20:	4700      	bx	r0

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
    3d22:	4c11      	ldr	r4, [pc, #68]	; (3d68 <vTaskDelay+0x54>)
    3d24:	6822      	ldr	r2, [r4, #0]
    3d26:	3201      	adds	r2, #1
    3d28:	6022      	str	r2, [r4, #0]
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
    3d2a:	4e10      	ldr	r6, [pc, #64]	; (3d6c <vTaskDelay+0x58>)

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				vListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
    3d2c:	4c10      	ldr	r4, [pc, #64]	; (3d70 <vTaskDelay+0x5c>)
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
    3d2e:	6831      	ldr	r1, [r6, #0]
    3d30:	1845      	adds	r5, r0, r1

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				vListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
    3d32:	6820      	ldr	r0, [r4, #0]
    3d34:	3004      	adds	r0, #4
    3d36:	f7ff f8a7 	bl	2e88 <vListRemove>

				/* The list item will be inserted in wake time order. */
				listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
    3d3a:	6820      	ldr	r0, [r4, #0]

				if( xTimeToWake < xTickCount )
    3d3c:	6833      	ldr	r3, [r6, #0]
				ourselves to the blocked list as the same list item is used for
				both lists. */
				vListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );

				/* The list item will be inserted in wake time order. */
				listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
    3d3e:	6045      	str	r5, [r0, #4]

				if( xTimeToWake < xTickCount )
    3d40:	429d      	cmp	r5, r3
    3d42:	d30a      	bcc.n	3d5a <vTaskDelay+0x46>
				}
				else
				{
					/* The wake time has not overflowed, so we can use the
					current block list. */
					vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
    3d44:	4d0b      	ldr	r5, [pc, #44]	; (3d74 <vTaskDelay+0x60>)
    3d46:	6828      	ldr	r0, [r5, #0]
    3d48:	6821      	ldr	r1, [r4, #0]
    3d4a:	3104      	adds	r1, #4
    3d4c:	f7ff f87e 	bl	2e4c <vListInsert>
				}
			}
			xAlreadyYielded = xTaskResumeAll();
    3d50:	f7ff fea6 	bl	3aa0 <xTaskResumeAll>
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( !xAlreadyYielded )
    3d54:	2800      	cmp	r0, #0
    3d56:	d1e1      	bne.n	3d1c <vTaskDelay+0x8>
    3d58:	e7df      	b.n	3d1a <vTaskDelay+0x6>

				if( xTimeToWake < xTickCount )
				{
					/* Wake time has overflowed.  Place this item in the
					overflow list. */
					vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
    3d5a:	4b07      	ldr	r3, [pc, #28]	; (3d78 <vTaskDelay+0x64>)
    3d5c:	6818      	ldr	r0, [r3, #0]
    3d5e:	6821      	ldr	r1, [r4, #0]
    3d60:	3104      	adds	r1, #4
    3d62:	f7ff f873 	bl	2e4c <vListInsert>
    3d66:	e7f3      	b.n	3d50 <vTaskDelay+0x3c>
    3d68:	40000b74 	.word	0x40000b74
    3d6c:	40000a64 	.word	0x40000a64
    3d70:	40000afc 	.word	0x40000afc
    3d74:	40000ad4 	.word	0x40000ad4
    3d78:	40000ab8 	.word	0x40000ab8

00003d7c <vTaskDelayUntil>:
 *----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( portTickType * const pxPreviousWakeTime, portTickType xTimeIncrement )
	{
    3d7c:	b570      	push	{r4, r5, r6, lr}

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
    3d7e:	4b1a      	ldr	r3, [pc, #104]	; (3de8 <vTaskDelayUntil+0x6c>)
    3d80:	681c      	ldr	r4, [r3, #0]
    3d82:	3401      	adds	r4, #1
    3d84:	601c      	str	r4, [r3, #0]
		vTaskSuspendAll();
		{
			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;

			if( xTickCount < *pxPreviousWakeTime )
    3d86:	4d19      	ldr	r5, [pc, #100]	; (3dec <vTaskDelayUntil+0x70>)
	portBASE_TYPE xAlreadyYielded, xShouldDelay = pdFALSE;

		vTaskSuspendAll();
		{
			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
    3d88:	6803      	ldr	r3, [r0, #0]

			if( xTickCount < *pxPreviousWakeTime )
    3d8a:	682a      	ldr	r2, [r5, #0]
	portBASE_TYPE xAlreadyYielded, xShouldDelay = pdFALSE;

		vTaskSuspendAll();
		{
			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
    3d8c:	18cc      	adds	r4, r1, r3

			if( xTickCount < *pxPreviousWakeTime )
    3d8e:	4293      	cmp	r3, r2
    3d90:	d91d      	bls.n	3dce <vTaskDelayUntil+0x52>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xTickCount ) )
    3d92:	42a3      	cmp	r3, r4
    3d94:	d925      	bls.n	3de2 <vTaskDelayUntil+0x66>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xTickCount ) )
    3d96:	682b      	ldr	r3, [r5, #0]
    3d98:	429c      	cmp	r4, r3
    3d9a:	d922      	bls.n	3de2 <vTaskDelayUntil+0x66>
				traceTASK_DELAY_UNTIL();

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				vListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
    3d9c:	4e14      	ldr	r6, [pc, #80]	; (3df0 <vTaskDelayUntil+0x74>)
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
    3d9e:	6004      	str	r4, [r0, #0]
				traceTASK_DELAY_UNTIL();

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				vListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
    3da0:	6830      	ldr	r0, [r6, #0]
    3da2:	3004      	adds	r0, #4
    3da4:	f7ff f870 	bl	2e88 <vListRemove>

				/* The list item will be inserted in wake time order. */
				listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
    3da8:	6832      	ldr	r2, [r6, #0]

				if( xTimeToWake < xTickCount )
    3daa:	682b      	ldr	r3, [r5, #0]
				ourselves to the blocked list as the same list item is used for
				both lists. */
				vListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );

				/* The list item will be inserted in wake time order. */
				listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
    3dac:	6054      	str	r4, [r2, #4]

				if( xTimeToWake < xTickCount )
    3dae:	429c      	cmp	r4, r3
    3db0:	d310      	bcc.n	3dd4 <vTaskDelayUntil+0x58>
				}
				else
				{
					/* The wake time has not overflowed, so we can use the
					current block list. */
					vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
    3db2:	4910      	ldr	r1, [pc, #64]	; (3df4 <vTaskDelayUntil+0x78>)
    3db4:	6808      	ldr	r0, [r1, #0]
    3db6:	6831      	ldr	r1, [r6, #0]
    3db8:	3104      	adds	r1, #4
    3dba:	f7ff f847 	bl	2e4c <vListInsert>
				}
			}
		}
		xAlreadyYielded = xTaskResumeAll();
    3dbe:	f7ff fe6f 	bl	3aa0 <xTaskResumeAll>

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( !xAlreadyYielded )
    3dc2:	2800      	cmp	r0, #0
    3dc4:	d100      	bne.n	3dc8 <vTaskDelayUntil+0x4c>
		{
			portYIELD_WITHIN_API();
    3dc6:	df00      	svc	0
		}
	}
    3dc8:	bc70      	pop	{r4, r5, r6}
    3dca:	bc01      	pop	{r0}
    3dcc:	4700      	bx	r0
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xTickCount ) )
    3dce:	42a3      	cmp	r3, r4
    3dd0:	d8e4      	bhi.n	3d9c <vTaskDelayUntil+0x20>
    3dd2:	e7e0      	b.n	3d96 <vTaskDelayUntil+0x1a>

				if( xTimeToWake < xTickCount )
				{
					/* Wake time has overflowed.  Place this item in the
					overflow list. */
					vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
    3dd4:	4808      	ldr	r0, [pc, #32]	; (3df8 <vTaskDelayUntil+0x7c>)
    3dd6:	6800      	ldr	r0, [r0, #0]
    3dd8:	6831      	ldr	r1, [r6, #0]
    3dda:	3104      	adds	r1, #4
    3ddc:	f7ff f836 	bl	2e4c <vListInsert>
    3de0:	e7ed      	b.n	3dbe <vTaskDelayUntil+0x42>
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
    3de2:	6004      	str	r4, [r0, #0]
    3de4:	e7eb      	b.n	3dbe <vTaskDelayUntil+0x42>
    3de6:	46c0      	nop			; (mov r8, r8)
    3de8:	40000b74 	.word	0x40000b74
    3dec:	40000a64 	.word	0x40000a64
    3df0:	40000afc 	.word	0x40000afc
    3df4:	40000ad4 	.word	0x40000ad4
    3df8:	40000ab8 	.word	0x40000ab8

00003dfc <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
    3dfc:	b530      	push	{r4, r5, lr}
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
    3dfe:	4827      	ldr	r0, [pc, #156]	; (3e9c <vTaskSwitchContext+0xa0>)
    3e00:	6803      	ldr	r3, [r0, #0]
    3e02:	2b00      	cmp	r3, #0
    3e04:	d132      	bne.n	3e6c <vTaskSwitchContext+0x70>

	taskFIRST_CHECK_FOR_STACK_OVERFLOW();
	taskSECOND_CHECK_FOR_STACK_OVERFLOW();

	/* Find the highest priority queue that contains ready tasks. */
	while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
    3e06:	4b26      	ldr	r3, [pc, #152]	; (3ea0 <vTaskSwitchContext+0xa4>)
    3e08:	4826      	ldr	r0, [pc, #152]	; (3ea4 <vTaskSwitchContext+0xa8>)
    3e0a:	681a      	ldr	r2, [r3, #0]
    3e0c:	e003      	b.n	3e16 <vTaskSwitchContext+0x1a>
	{
		--uxTopReadyPriority;
    3e0e:	681c      	ldr	r4, [r3, #0]
    3e10:	3c01      	subs	r4, #1
    3e12:	601c      	str	r4, [r3, #0]

	taskFIRST_CHECK_FOR_STACK_OVERFLOW();
	taskSECOND_CHECK_FOR_STACK_OVERFLOW();

	/* Find the highest priority queue that contains ready tasks. */
	while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
    3e14:	681a      	ldr	r2, [r3, #0]
    3e16:	0094      	lsls	r4, r2, #2
    3e18:	18a1      	adds	r1, r4, r2
    3e1a:	008a      	lsls	r2, r1, #2
    3e1c:	5885      	ldr	r5, [r0, r2]
    3e1e:	2d00      	cmp	r5, #0
    3e20:	d0f5      	beq.n	3e0e <vTaskSwitchContext+0x12>
		--uxTopReadyPriority;
	}

	/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the tasks of the
	same priority get an equal share of the processor time. */
	listGET_OWNER_OF_NEXT_ENTRY( pxCurrentTCB, &( pxReadyTasksLists[ uxTopReadyPriority ] ) );
    3e22:	681c      	ldr	r4, [r3, #0]
    3e24:	00a1      	lsls	r1, r4, #2
    3e26:	190a      	adds	r2, r1, r4
    3e28:	0095      	lsls	r5, r2, #2
    3e2a:	1942      	adds	r2, r0, r5
    3e2c:	6853      	ldr	r3, [r2, #4]
    3e2e:	3508      	adds	r5, #8
    3e30:	685b      	ldr	r3, [r3, #4]
    3e32:	1940      	adds	r0, r0, r5
    3e34:	6053      	str	r3, [r2, #4]
    3e36:	4283      	cmp	r3, r0
    3e38:	d02c      	beq.n	3e94 <vTaskSwitchContext+0x98>

	traceTASK_SWITCHED_IN();
	vWriteTraceToBuffer();
    3e3a:	4a1b      	ldr	r2, [pc, #108]	; (3ea8 <vTaskSwitchContext+0xac>)
		--uxTopReadyPriority;
	}

	/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the tasks of the
	same priority get an equal share of the processor time. */
	listGET_OWNER_OF_NEXT_ENTRY( pxCurrentTCB, &( pxReadyTasksLists[ uxTopReadyPriority ] ) );
    3e3c:	68dd      	ldr	r5, [r3, #12]

	traceTASK_SWITCHED_IN();
	vWriteTraceToBuffer();
    3e3e:	6810      	ldr	r0, [r2, #0]
		--uxTopReadyPriority;
	}

	/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the tasks of the
	same priority get an equal share of the processor time. */
	listGET_OWNER_OF_NEXT_ENTRY( pxCurrentTCB, &( pxReadyTasksLists[ uxTopReadyPriority ] ) );
    3e40:	4b1a      	ldr	r3, [pc, #104]	; (3eac <vTaskSwitchContext+0xb0>)
    3e42:	601d      	str	r5, [r3, #0]

	traceTASK_SWITCHED_IN();
	vWriteTraceToBuffer();
    3e44:	2800      	cmp	r0, #0
    3e46:	d00e      	beq.n	3e66 <vTaskSwitchContext+0x6a>
    3e48:	681d      	ldr	r5, [r3, #0]
    3e4a:	4819      	ldr	r0, [pc, #100]	; (3eb0 <vTaskSwitchContext+0xb4>)
    3e4c:	6c2c      	ldr	r4, [r5, #64]	; 0x40
    3e4e:	6801      	ldr	r1, [r0, #0]
    3e50:	428c      	cmp	r4, r1
    3e52:	d008      	beq.n	3e66 <vTaskSwitchContext+0x6a>
    3e54:	4917      	ldr	r1, [pc, #92]	; (3eb4 <vTaskSwitchContext+0xb8>)
    3e56:	4d18      	ldr	r5, [pc, #96]	; (3eb8 <vTaskSwitchContext+0xbc>)
    3e58:	680c      	ldr	r4, [r1, #0]
    3e5a:	682d      	ldr	r5, [r5, #0]
    3e5c:	3408      	adds	r4, #8
    3e5e:	42a5      	cmp	r5, r4
    3e60:	d808      	bhi.n	3e74 <vTaskSwitchContext+0x78>
    3e62:	2100      	movs	r1, #0
    3e64:	6011      	str	r1, [r2, #0]
}
    3e66:	bc30      	pop	{r4, r5}
    3e68:	bc01      	pop	{r0}
    3e6a:	4700      	bx	r0
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
    3e6c:	4913      	ldr	r1, [pc, #76]	; (3ebc <vTaskSwitchContext+0xc0>)
    3e6e:	2201      	movs	r2, #1
    3e70:	600a      	str	r2, [r1, #0]
		return;
    3e72:	e7f8      	b.n	3e66 <vTaskSwitchContext+0x6a>
	/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the tasks of the
	same priority get an equal share of the processor time. */
	listGET_OWNER_OF_NEXT_ENTRY( pxCurrentTCB, &( pxReadyTasksLists[ uxTopReadyPriority ] ) );

	traceTASK_SWITCHED_IN();
	vWriteTraceToBuffer();
    3e74:	681c      	ldr	r4, [r3, #0]
    3e76:	4a12      	ldr	r2, [pc, #72]	; (3ec0 <vTaskSwitchContext+0xc4>)
    3e78:	6c24      	ldr	r4, [r4, #64]	; 0x40
    3e7a:	680b      	ldr	r3, [r1, #0]
    3e7c:	6004      	str	r4, [r0, #0]
    3e7e:	6815      	ldr	r5, [r2, #0]
    3e80:	6808      	ldr	r0, [r1, #0]
    3e82:	3004      	adds	r0, #4
    3e84:	601d      	str	r5, [r3, #0]
    3e86:	6008      	str	r0, [r1, #0]
    3e88:	680a      	ldr	r2, [r1, #0]
    3e8a:	680b      	ldr	r3, [r1, #0]
    3e8c:	3304      	adds	r3, #4
    3e8e:	6014      	str	r4, [r2, #0]
    3e90:	600b      	str	r3, [r1, #0]
    3e92:	e7e8      	b.n	3e66 <vTaskSwitchContext+0x6a>
		--uxTopReadyPriority;
	}

	/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the tasks of the
	same priority get an equal share of the processor time. */
	listGET_OWNER_OF_NEXT_ENTRY( pxCurrentTCB, &( pxReadyTasksLists[ uxTopReadyPriority ] ) );
    3e94:	685b      	ldr	r3, [r3, #4]
    3e96:	6053      	str	r3, [r2, #4]
    3e98:	e7cf      	b.n	3e3a <vTaskSwitchContext+0x3e>
    3e9a:	46c0      	nop			; (mov r8, r8)
    3e9c:	40000b74 	.word	0x40000b74
    3ea0:	40000a5c 	.word	0x40000a5c
    3ea4:	40000a68 	.word	0x40000a68
    3ea8:	40000ad0 	.word	0x40000ad0
    3eac:	40000afc 	.word	0x40000afc
    3eb0:	400008c4 	.word	0x400008c4
    3eb4:	40000af8 	.word	0x40000af8
    3eb8:	40000b80 	.word	0x40000b80
    3ebc:	40000af0 	.word	0x40000af0
    3ec0:	40000a64 	.word	0x40000a64

00003ec4 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( xTaskHandle pxTaskToSuspend )
	{
    3ec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3ec6:	1c04      	adds	r4, r0, #0
	tskTCB *pxTCB;

		portENTER_CRITICAL();
    3ec8:	f009 feb8 	bl	dc3c <__vPortEnterCritical_from_thumb>
		{
			/* Ensure a yield is performed if the current task is being
			suspended. */
			if( pxTaskToSuspend == pxCurrentTCB )
    3ecc:	4e16      	ldr	r6, [pc, #88]	; (3f28 <vTaskSuspend+0x64>)
    3ece:	6833      	ldr	r3, [r6, #0]
    3ed0:	429c      	cmp	r4, r3
    3ed2:	d024      	beq.n	3f1e <vTaskSuspend+0x5a>
			{
				pxTaskToSuspend = NULL;
			}

			/* If null is passed in here then we are suspending ourselves. */
			pxTCB = prvGetTCBFromHandle( pxTaskToSuspend );
    3ed4:	1e25      	subs	r5, r4, #0
    3ed6:	d022      	beq.n	3f1e <vTaskSuspend+0x5a>

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the	suspended list. */
			vListRemove( &( pxTCB->xGenericListItem ) );
    3ed8:	1d2f      	adds	r7, r5, #4
    3eda:	1c38      	adds	r0, r7, #0
    3edc:	f7fe ffd4 	bl	2e88 <vListRemove>

			/* Is the task waiting on an event also? */
			if( pxTCB->xEventListItem.pvContainer )
    3ee0:	6aa8      	ldr	r0, [r5, #40]	; 0x28
    3ee2:	2800      	cmp	r0, #0
    3ee4:	d003      	beq.n	3eee <vTaskSuspend+0x2a>
			{
				vListRemove( &( pxTCB->xEventListItem ) );
    3ee6:	1c28      	adds	r0, r5, #0
    3ee8:	3018      	adds	r0, #24
    3eea:	f7fe ffcd 	bl	2e88 <vListRemove>
			}

			vListInsertEnd( ( xList * ) &xSuspendedTaskList, &( pxTCB->xGenericListItem ) );
    3eee:	480f      	ldr	r0, [pc, #60]	; (3f2c <vTaskSuspend+0x68>)
    3ef0:	1c39      	adds	r1, r7, #0
    3ef2:	f7fe ff9d 	bl	2e30 <vListInsertEnd>
		}
		portEXIT_CRITICAL();
    3ef6:	f009 fe6f 	bl	dbd8 <__vPortExitCritical_from_thumb>

		if( ( void * ) pxTaskToSuspend == NULL )
    3efa:	2c00      	cmp	r4, #0
    3efc:	d002      	beq.n	3f04 <vTaskSuspend+0x40>
				{
					vTaskSwitchContext();
				}
			}
		}
	}
    3efe:	bcf8      	pop	{r3, r4, r5, r6, r7}
    3f00:	bc01      	pop	{r0}
    3f02:	4700      	bx	r0
		}
		portEXIT_CRITICAL();

		if( ( void * ) pxTaskToSuspend == NULL )
		{
			if( xSchedulerRunning != pdFALSE )
    3f04:	4a0a      	ldr	r2, [pc, #40]	; (3f30 <vTaskSuspend+0x6c>)
    3f06:	6811      	ldr	r1, [r2, #0]
    3f08:	2900      	cmp	r1, #0
    3f0a:	d106      	bne.n	3f1a <vTaskSuspend+0x56>
			else
			{
				/* The scheduler is not running, but the task that was pointed
				to by pxCurrentTCB has just been suspended and pxCurrentTCB
				must be adjusted to point to a different task. */
				if( uxCurrentNumberOfTasks == 1 )
    3f0c:	4f09      	ldr	r7, [pc, #36]	; (3f34 <vTaskSuspend+0x70>)
    3f0e:	683d      	ldr	r5, [r7, #0]
    3f10:	2d01      	cmp	r5, #1
    3f12:	d007      	beq.n	3f24 <vTaskSuspend+0x60>
					is. */
					pxCurrentTCB = NULL;
				}
				else
				{
					vTaskSwitchContext();
    3f14:	f7ff ff72 	bl	3dfc <vTaskSwitchContext>
    3f18:	e7f1      	b.n	3efe <vTaskSuspend+0x3a>
		if( ( void * ) pxTaskToSuspend == NULL )
		{
			if( xSchedulerRunning != pdFALSE )
			{
				/* We have just suspended the current task. */
				portYIELD_WITHIN_API();
    3f1a:	df00      	svc	0
    3f1c:	e7ef      	b.n	3efe <vTaskSuspend+0x3a>
			{
				pxTaskToSuspend = NULL;
			}

			/* If null is passed in here then we are suspending ourselves. */
			pxTCB = prvGetTCBFromHandle( pxTaskToSuspend );
    3f1e:	6835      	ldr	r5, [r6, #0]
    3f20:	2400      	movs	r4, #0
    3f22:	e7d9      	b.n	3ed8 <vTaskSuspend+0x14>
				{
					/* No other tasks are defined, so set pxCurrentTCB back to
					NULL so when the next task is created pxCurrentTCB will
					be set to point to it no matter what its relative priority
					is. */
					pxCurrentTCB = NULL;
    3f24:	6034      	str	r4, [r6, #0]
    3f26:	e7ea      	b.n	3efe <vTaskSuspend+0x3a>
    3f28:	40000afc 	.word	0x40000afc
    3f2c:	40000b34 	.word	0x40000b34
    3f30:	40000aec 	.word	0x40000aec
    3f34:	40000b48 	.word	0x40000b48

00003f38 <vTaskPlaceOnEventList>:
	vWriteTraceToBuffer();
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
    3f38:	b538      	push	{r3, r4, r5, lr}
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
    3f3a:	4c15      	ldr	r4, [pc, #84]	; (3f90 <vTaskPlaceOnEventList+0x58>)
	vWriteTraceToBuffer();
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
    3f3c:	1c0d      	adds	r5, r1, #0
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
    3f3e:	6821      	ldr	r1, [r4, #0]
    3f40:	3118      	adds	r1, #24
    3f42:	f7fe ff83 	bl	2e4c <vListInsert>

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	vListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
    3f46:	6820      	ldr	r0, [r4, #0]
    3f48:	3004      	adds	r0, #4
    3f4a:	f7fe ff9d 	bl	2e88 <vListRemove>


	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
    3f4e:	1c6b      	adds	r3, r5, #1
    3f50:	d017      	beq.n	3f82 <vTaskPlaceOnEventList+0x4a>
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
    3f52:	4810      	ldr	r0, [pc, #64]	; (3f94 <vTaskPlaceOnEventList+0x5c>)
    3f54:	6801      	ldr	r1, [r0, #0]

			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
    3f56:	6822      	ldr	r2, [r4, #0]

			if( xTimeToWake < xTickCount )
    3f58:	6803      	ldr	r3, [r0, #0]
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
    3f5a:	186d      	adds	r5, r5, r1

			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
    3f5c:	6055      	str	r5, [r2, #4]

			if( xTimeToWake < xTickCount )
    3f5e:	429d      	cmp	r5, r3
    3f60:	d308      	bcc.n	3f74 <vTaskPlaceOnEventList+0x3c>
				vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
			}
			else
			{
				/* The wake time has not overflowed, so we can use the current block list. */
				vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
    3f62:	4d0d      	ldr	r5, [pc, #52]	; (3f98 <vTaskPlaceOnEventList+0x60>)
    3f64:	6828      	ldr	r0, [r5, #0]
    3f66:	6821      	ldr	r1, [r4, #0]
    3f68:	3104      	adds	r1, #4
    3f6a:	f7fe ff6f 	bl	2e4c <vListInsert>
				/* The wake time has not overflowed, so we can use the current block list. */
				vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
			}
	}
	#endif
}
    3f6e:	bc38      	pop	{r3, r4, r5}
    3f70:	bc01      	pop	{r0}
    3f72:	4700      	bx	r0
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );

			if( xTimeToWake < xTickCount )
			{
				/* Wake time has overflowed.  Place this item in the overflow list. */
				vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
    3f74:	4b09      	ldr	r3, [pc, #36]	; (3f9c <vTaskPlaceOnEventList+0x64>)
    3f76:	6818      	ldr	r0, [r3, #0]
    3f78:	6821      	ldr	r1, [r4, #0]
    3f7a:	3104      	adds	r1, #4
    3f7c:	f7fe ff66 	bl	2e4c <vListInsert>
    3f80:	e7f5      	b.n	3f6e <vTaskPlaceOnEventList+0x36>
		if( xTicksToWait == portMAX_DELAY )
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
    3f82:	6821      	ldr	r1, [r4, #0]
    3f84:	4806      	ldr	r0, [pc, #24]	; (3fa0 <vTaskPlaceOnEventList+0x68>)
    3f86:	3104      	adds	r1, #4
    3f88:	f7fe ff52 	bl	2e30 <vListInsertEnd>
    3f8c:	e7ef      	b.n	3f6e <vTaskPlaceOnEventList+0x36>
    3f8e:	46c0      	nop			; (mov r8, r8)
    3f90:	40000afc 	.word	0x40000afc
    3f94:	40000a64 	.word	0x40000a64
    3f98:	40000ad4 	.word	0x40000ad4
    3f9c:	40000ab8 	.word	0x40000ab8
    3fa0:	40000b34 	.word	0x40000b34

00003fa4 <xTaskRemoveFromEventList>:
	#endif
}
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
    3fa4:	b538      	push	{r3, r4, r5, lr}
	it to the ready list.

	If an event is for a queue that is locked then this function will never
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
    3fa6:	6804      	ldr	r4, [r0, #0]
    3fa8:	2c00      	cmp	r4, #0
    3faa:	d001      	beq.n	3fb0 <xTaskRemoveFromEventList+0xc>
    3fac:	68c3      	ldr	r3, [r0, #12]
    3fae:	68dc      	ldr	r4, [r3, #12]
	vListRemove( &( pxUnblockedTCB->xEventListItem ) );
    3fb0:	1c25      	adds	r5, r4, #0
    3fb2:	3518      	adds	r5, #24
    3fb4:	1c28      	adds	r0, r5, #0
    3fb6:	f7fe ff67 	bl	2e88 <vListRemove>

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
    3fba:	4913      	ldr	r1, [pc, #76]	; (4008 <xTaskRemoveFromEventList+0x64>)
    3fbc:	6808      	ldr	r0, [r1, #0]
    3fbe:	2800      	cmp	r0, #0
    3fc0:	d11a      	bne.n	3ff8 <xTaskRemoveFromEventList+0x54>
	{
		vListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    3fc2:	1d25      	adds	r5, r4, #4
    3fc4:	1c28      	adds	r0, r5, #0
    3fc6:	f7fe ff5f 	bl	2e88 <vListRemove>
		prvAddTaskToReadyQueue( pxUnblockedTCB );
    3fca:	4a10      	ldr	r2, [pc, #64]	; (400c <xTaskRemoveFromEventList+0x68>)
    3fcc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    3fce:	6811      	ldr	r1, [r2, #0]
    3fd0:	428b      	cmp	r3, r1
    3fd2:	d816      	bhi.n	4002 <xTaskRemoveFromEventList+0x5e>
    3fd4:	0099      	lsls	r1, r3, #2
    3fd6:	18c8      	adds	r0, r1, r3
    3fd8:	4a0d      	ldr	r2, [pc, #52]	; (4010 <xTaskRemoveFromEventList+0x6c>)
    3fda:	0083      	lsls	r3, r0, #2
    3fdc:	18d0      	adds	r0, r2, r3
    3fde:	1c29      	adds	r1, r5, #0
    3fe0:	f7fe ff26 	bl	2e30 <vListInsertEnd>
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
    3fe4:	4b0b      	ldr	r3, [pc, #44]	; (4014 <xTaskRemoveFromEventList+0x70>)
    3fe6:	681a      	ldr	r2, [r3, #0]
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
    3fe8:	6ae4      	ldr	r4, [r4, #44]	; 0x2c
    3fea:	6ad5      	ldr	r5, [r2, #44]	; 0x2c
    3fec:	2000      	movs	r0, #0
    3fee:	42ac      	cmp	r4, r5
    3ff0:	4140      	adcs	r0, r0
	{
		xReturn = pdFALSE;
	}

	return xReturn;
}
    3ff2:	bc38      	pop	{r3, r4, r5}
    3ff4:	bc02      	pop	{r1}
    3ff6:	4708      	bx	r1
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
    3ff8:	4807      	ldr	r0, [pc, #28]	; (4018 <xTaskRemoveFromEventList+0x74>)
    3ffa:	1c29      	adds	r1, r5, #0
    3ffc:	f7fe ff18 	bl	2e30 <vListInsertEnd>
    4000:	e7f0      	b.n	3fe4 <xTaskRemoveFromEventList+0x40>
	vListRemove( &( pxUnblockedTCB->xEventListItem ) );

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
	{
		vListRemove( &( pxUnblockedTCB->xGenericListItem ) );
		prvAddTaskToReadyQueue( pxUnblockedTCB );
    4002:	6013      	str	r3, [r2, #0]
    4004:	e7e6      	b.n	3fd4 <xTaskRemoveFromEventList+0x30>
    4006:	46c0      	nop			; (mov r8, r8)
    4008:	40000b74 	.word	0x40000b74
    400c:	40000a5c 	.word	0x40000a5c
    4010:	40000a68 	.word	0x40000a68
    4014:	40000afc 	.word	0x40000afc
    4018:	40000ad8 	.word	0x40000ad8

0000401c <vTaskSetTimeOutState>:
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    401c:	4b03      	ldr	r3, [pc, #12]	; (402c <vTaskSetTimeOutState+0x10>)
	pxTimeOut->xTimeOnEntering = xTickCount;
    401e:	4904      	ldr	r1, [pc, #16]	; (4030 <vTaskSetTimeOutState+0x14>)
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    4020:	681a      	ldr	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
    4022:	680b      	ldr	r3, [r1, #0]
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    4024:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
    4026:	6043      	str	r3, [r0, #4]
}
    4028:	4770      	bx	lr
    402a:	46c0      	nop			; (mov r8, r8)
    402c:	40000b84 	.word	0x40000b84
    4030:	40000a64 	.word	0x40000a64

00004034 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
    4034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4036:	1c0e      	adds	r6, r1, #0
    4038:	1c05      	adds	r5, r0, #0
portBASE_TYPE xReturn;

	portENTER_CRITICAL();
    403a:	f009 fdff 	bl	dc3c <__vPortEnterCritical_from_thumb>
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
    403e:	6833      	ldr	r3, [r6, #0]
			{
				xReturn = pdFALSE;
    4040:	2400      	movs	r4, #0
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
    4042:	1c5a      	adds	r2, r3, #1
    4044:	d018      	beq.n	4078 <xTaskCheckForTimeOut+0x44>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
    4046:	4813      	ldr	r0, [pc, #76]	; (4094 <xTaskCheckForTimeOut+0x60>)
    4048:	6829      	ldr	r1, [r5, #0]
    404a:	6802      	ldr	r2, [r0, #0]
    404c:	4291      	cmp	r1, r2
    404e:	d019      	beq.n	4084 <xTaskCheckForTimeOut+0x50>
    4050:	4a11      	ldr	r2, [pc, #68]	; (4098 <xTaskCheckForTimeOut+0x64>)
    4052:	6869      	ldr	r1, [r5, #4]
    4054:	6817      	ldr	r7, [r2, #0]
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
    4056:	2401      	movs	r4, #1
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
    4058:	42b9      	cmp	r1, r7
    405a:	d90d      	bls.n	4078 <xTaskCheckForTimeOut+0x44>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
    405c:	6814      	ldr	r4, [r2, #0]
    405e:	1a67      	subs	r7, r4, r1
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
    4060:	2401      	movs	r4, #1
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
    4062:	42bb      	cmp	r3, r7
    4064:	d908      	bls.n	4078 <xTaskCheckForTimeOut+0x44>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
    4066:	6814      	ldr	r4, [r2, #0]
    4068:	1b1f      	subs	r7, r3, r4
    406a:	1879      	adds	r1, r7, r1
    406c:	6031      	str	r1, [r6, #0]
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    406e:	6800      	ldr	r0, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
    4070:	6813      	ldr	r3, [r2, #0]
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    4072:	6028      	str	r0, [r5, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
    4074:	606b      	str	r3, [r5, #4]
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
    4076:	2400      	movs	r4, #0
		else
		{
			xReturn = pdTRUE;
		}
	}
	portEXIT_CRITICAL();
    4078:	f009 fdae 	bl	dbd8 <__vPortExitCritical_from_thumb>

	return xReturn;
}
    407c:	1c20      	adds	r0, r4, #0
    407e:	bcf8      	pop	{r3, r4, r5, r6, r7}
    4080:	bc02      	pop	{r1}
    4082:	4708      	bx	r1
    4084:	4a04      	ldr	r2, [pc, #16]	; (4098 <xTaskCheckForTimeOut+0x64>)
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
    4086:	6869      	ldr	r1, [r5, #4]
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
    4088:	6814      	ldr	r4, [r2, #0]
    408a:	1a67      	subs	r7, r4, r1
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
    408c:	2401      	movs	r4, #1
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
    408e:	42bb      	cmp	r3, r7
    4090:	d8e9      	bhi.n	4066 <xTaskCheckForTimeOut+0x32>
    4092:	e7f1      	b.n	4078 <xTaskCheckForTimeOut+0x44>
    4094:	40000b84 	.word	0x40000b84
    4098:	40000a64 	.word	0x40000a64

0000409c <vTaskMissedYield>:
}
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xMissedYield = pdTRUE;
    409c:	4b01      	ldr	r3, [pc, #4]	; (40a4 <vTaskMissedYield+0x8>)
    409e:	2201      	movs	r2, #1
    40a0:	601a      	str	r2, [r3, #0]
}
    40a2:	4770      	bx	lr
    40a4:	40000af0 	.word	0x40000af0

000040a8 <xTaskGetCurrentTaskHandle>:
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
    40a8:	4b01      	ldr	r3, [pc, #4]	; (40b0 <xTaskGetCurrentTaskHandle+0x8>)
    40aa:	6818      	ldr	r0, [r3, #0]

		return xReturn;
	}
    40ac:	4770      	bx	lr
    40ae:	46c0      	nop			; (mov r8, r8)
    40b0:	40000afc 	.word	0x40000afc

000040b4 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
    40b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
    40b6:	4d17      	ldr	r5, [pc, #92]	; (4114 <vTaskPriorityInherit+0x60>)
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
    40b8:	1c04      	adds	r4, r0, #0
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
    40ba:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    40bc:	6828      	ldr	r0, [r5, #0]
    40be:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
    40c0:	4293      	cmp	r3, r2
    40c2:	d20f      	bcs.n	40e4 <vTaskPriorityInherit+0x30>
		{
			/* Adjust the mutex holder state to account for its new priority. */
			listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
    40c4:	6829      	ldr	r1, [r5, #0]
    40c6:	6aca      	ldr	r2, [r1, #44]	; 0x2c
    40c8:	2104      	movs	r1, #4
    40ca:	1a8e      	subs	r6, r1, r2

			/* If the task being modified is in the ready state it will need to
			be moved in to a new list. */
			if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) )
    40cc:	009f      	lsls	r7, r3, #2
    40ce:	18f8      	adds	r0, r7, r3
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
		{
			/* Adjust the mutex holder state to account for its new priority. */
			listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
    40d0:	61a6      	str	r6, [r4, #24]

			/* If the task being modified is in the ready state it will need to
			be moved in to a new list. */
			if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) )
    40d2:	4e11      	ldr	r6, [pc, #68]	; (4118 <vTaskPriorityInherit+0x64>)
    40d4:	0082      	lsls	r2, r0, #2
    40d6:	6967      	ldr	r7, [r4, #20]
    40d8:	18b3      	adds	r3, r6, r2
    40da:	429f      	cmp	r7, r3
    40dc:	d005      	beq.n	40ea <vTaskPriorityInherit+0x36>
				prvAddTaskToReadyQueue( pxTCB );
			}
			else
			{
				/* Just inherit the priority. */
				pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    40de:	682e      	ldr	r6, [r5, #0]
    40e0:	6af7      	ldr	r7, [r6, #44]	; 0x2c
    40e2:	62e7      	str	r7, [r4, #44]	; 0x2c
			}
		}
	}
    40e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    40e6:	bc01      	pop	{r0}
    40e8:	4700      	bx	r0

			/* If the task being modified is in the ready state it will need to
			be moved in to a new list. */
			if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) )
			{
				vListRemove( &( pxTCB->xGenericListItem ) );
    40ea:	1867      	adds	r7, r4, r1
    40ec:	1c38      	adds	r0, r7, #0
    40ee:	f7fe fecb 	bl	2e88 <vListRemove>

				/* Inherit the priority before being moved into the new list. */
				pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    40f2:	682d      	ldr	r5, [r5, #0]
				prvAddTaskToReadyQueue( pxTCB );
    40f4:	4a09      	ldr	r2, [pc, #36]	; (411c <vTaskPriorityInherit+0x68>)
			if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) )
			{
				vListRemove( &( pxTCB->xGenericListItem ) );

				/* Inherit the priority before being moved into the new list. */
				pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    40f6:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
				prvAddTaskToReadyQueue( pxTCB );
    40f8:	6811      	ldr	r1, [r2, #0]
			if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) )
			{
				vListRemove( &( pxTCB->xGenericListItem ) );

				/* Inherit the priority before being moved into the new list. */
				pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    40fa:	62e3      	str	r3, [r4, #44]	; 0x2c
				prvAddTaskToReadyQueue( pxTCB );
    40fc:	428b      	cmp	r3, r1
    40fe:	d900      	bls.n	4102 <vTaskPriorityInherit+0x4e>
    4100:	6013      	str	r3, [r2, #0]
    4102:	0098      	lsls	r0, r3, #2
    4104:	18c3      	adds	r3, r0, r3
    4106:	009c      	lsls	r4, r3, #2
    4108:	1930      	adds	r0, r6, r4
    410a:	1c39      	adds	r1, r7, #0
    410c:	f7fe fe90 	bl	2e30 <vListInsertEnd>
    4110:	e7e8      	b.n	40e4 <vTaskPriorityInherit+0x30>
    4112:	46c0      	nop			; (mov r8, r8)
    4114:	40000afc 	.word	0x40000afc
    4118:	40000a68 	.word	0x40000a68
    411c:	40000a5c 	.word	0x40000a5c

00004120 <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
    4120:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
    4122:	1e04      	subs	r4, r0, #0
    4124:	d018      	beq.n	4158 <vTaskPriorityDisinherit+0x38>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
    4126:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    4128:	6c63      	ldr	r3, [r4, #68]	; 0x44
    412a:	429a      	cmp	r2, r3
    412c:	d014      	beq.n	4158 <vTaskPriorityDisinherit+0x38>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				vListRemove( &( pxTCB->xGenericListItem ) );
    412e:	1d25      	adds	r5, r4, #4
    4130:	1c28      	adds	r0, r5, #0
    4132:	f7fe fea9 	bl	2e88 <vListRemove>

				/* Disinherit the priority before adding ourselves into the new
				ready list. */
				pxTCB->uxPriority = pxTCB->uxBasePriority;
    4136:	6c63      	ldr	r3, [r4, #68]	; 0x44
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
    4138:	2204      	movs	r2, #4
    413a:	1ad0      	subs	r0, r2, r3
				prvAddTaskToReadyQueue( pxTCB );
    413c:	4a09      	ldr	r2, [pc, #36]	; (4164 <vTaskPriorityDisinherit+0x44>)
    413e:	6811      	ldr	r1, [r2, #0]
				Remove ourselves from the ready list we currently appear in. */
				vListRemove( &( pxTCB->xGenericListItem ) );

				/* Disinherit the priority before adding ourselves into the new
				ready list. */
				pxTCB->uxPriority = pxTCB->uxBasePriority;
    4140:	62e3      	str	r3, [r4, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
    4142:	61a0      	str	r0, [r4, #24]
				prvAddTaskToReadyQueue( pxTCB );
    4144:	428b      	cmp	r3, r1
    4146:	d80a      	bhi.n	415e <vTaskPriorityDisinherit+0x3e>
    4148:	0098      	lsls	r0, r3, #2
    414a:	18c1      	adds	r1, r0, r3
    414c:	4c06      	ldr	r4, [pc, #24]	; (4168 <vTaskPriorityDisinherit+0x48>)
    414e:	008b      	lsls	r3, r1, #2
    4150:	18e0      	adds	r0, r4, r3
    4152:	1c29      	adds	r1, r5, #0
    4154:	f7fe fe6c 	bl	2e30 <vListInsertEnd>
			}
		}
	}
    4158:	bc38      	pop	{r3, r4, r5}
    415a:	bc01      	pop	{r0}
    415c:	4700      	bx	r0

				/* Disinherit the priority before adding ourselves into the new
				ready list. */
				pxTCB->uxPriority = pxTCB->uxBasePriority;
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
				prvAddTaskToReadyQueue( pxTCB );
    415e:	6013      	str	r3, [r2, #0]
    4160:	e7f2      	b.n	4148 <vTaskPriorityDisinherit+0x28>
    4162:	46c0      	nop			; (mov r8, r8)
    4164:	40000a5c 	.word	0x40000a5c
    4168:	40000a68 	.word	0x40000a68

0000416c <pxPortInitialiseStack>:
 * portSAVE_CONTEXT had been called.
 *
 * See header file for description. 
 */
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
    416c:	b510      	push	{r4, lr}
	expected by the portRESTORE_CONTEXT() macro. */

	/* First on the stack is the return address - which in this case is the
	start of the task.  The offset is added to make the return address appear
	as it would within an IRQ ISR. */
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode + portINSTRUCTION_SIZE;		
    416e:	1d0b      	adds	r3, r1, #4
    4170:	6003      	str	r3, [r0, #0]
	pxTopOfStack--;

	*pxTopOfStack = ( portSTACK_TYPE ) 0x00000000;	/* R14 */
    4172:	2400      	movs	r4, #0

	/* First on the stack is the return address - which in this case is the
	start of the task.  The offset is added to make the return address appear
	as it would within an IRQ ISR. */
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode + portINSTRUCTION_SIZE;		
	pxTopOfStack--;
    4174:	1f03      	subs	r3, r0, #4

	*pxTopOfStack = ( portSTACK_TYPE ) 0x00000000;	/* R14 */
    4176:	601c      	str	r4, [r3, #0]
	pxTopOfStack--;	
    4178:	3b04      	subs	r3, #4
	*pxTopOfStack = ( portSTACK_TYPE ) pxOriginalTOS; /* Stack used when task starts goes in R13. */
	pxTopOfStack--;
	*pxTopOfStack = ( portSTACK_TYPE ) 0x12121212;	/* R12 */
    417a:	4c19      	ldr	r4, [pc, #100]	; (41e0 <pxPortInitialiseStack+0x74>)
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode + portINSTRUCTION_SIZE;		
	pxTopOfStack--;

	*pxTopOfStack = ( portSTACK_TYPE ) 0x00000000;	/* R14 */
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) pxOriginalTOS; /* Stack used when task starts goes in R13. */
    417c:	6018      	str	r0, [r3, #0]
	pxTopOfStack--;
    417e:	3b04      	subs	r3, #4
	*pxTopOfStack = ( portSTACK_TYPE ) 0x12121212;	/* R12 */
    4180:	601c      	str	r4, [r3, #0]
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x11111111;	/* R11 */
    4182:	4c18      	ldr	r4, [pc, #96]	; (41e4 <pxPortInitialiseStack+0x78>)
	*pxTopOfStack = ( portSTACK_TYPE ) 0x00000000;	/* R14 */
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) pxOriginalTOS; /* Stack used when task starts goes in R13. */
	pxTopOfStack--;
	*pxTopOfStack = ( portSTACK_TYPE ) 0x12121212;	/* R12 */
	pxTopOfStack--;	
    4184:	3b04      	subs	r3, #4
	*pxTopOfStack = ( portSTACK_TYPE ) 0x11111111;	/* R11 */
    4186:	601c      	str	r4, [r3, #0]
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x10101010;	/* R10 */
    4188:	4c17      	ldr	r4, [pc, #92]	; (41e8 <pxPortInitialiseStack+0x7c>)
	*pxTopOfStack = ( portSTACK_TYPE ) pxOriginalTOS; /* Stack used when task starts goes in R13. */
	pxTopOfStack--;
	*pxTopOfStack = ( portSTACK_TYPE ) 0x12121212;	/* R12 */
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x11111111;	/* R11 */
	pxTopOfStack--;	
    418a:	3b04      	subs	r3, #4
	*pxTopOfStack = ( portSTACK_TYPE ) 0x10101010;	/* R10 */
    418c:	601c      	str	r4, [r3, #0]
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x09090909;	/* R9 */
    418e:	4c17      	ldr	r4, [pc, #92]	; (41ec <pxPortInitialiseStack+0x80>)
	*pxTopOfStack = ( portSTACK_TYPE ) 0x12121212;	/* R12 */
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x11111111;	/* R11 */
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x10101010;	/* R10 */
	pxTopOfStack--;	
    4190:	3b04      	subs	r3, #4
	*pxTopOfStack = ( portSTACK_TYPE ) 0x09090909;	/* R9 */
    4192:	601c      	str	r4, [r3, #0]
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x08080808;	/* R8 */
    4194:	4c16      	ldr	r4, [pc, #88]	; (41f0 <pxPortInitialiseStack+0x84>)
	*pxTopOfStack = ( portSTACK_TYPE ) 0x11111111;	/* R11 */
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x10101010;	/* R10 */
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x09090909;	/* R9 */
	pxTopOfStack--;	
    4196:	3b04      	subs	r3, #4
	*pxTopOfStack = ( portSTACK_TYPE ) 0x08080808;	/* R8 */
    4198:	601c      	str	r4, [r3, #0]
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x07070707;	/* R7 */
    419a:	4c16      	ldr	r4, [pc, #88]	; (41f4 <pxPortInitialiseStack+0x88>)
	*pxTopOfStack = ( portSTACK_TYPE ) 0x10101010;	/* R10 */
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x09090909;	/* R9 */
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x08080808;	/* R8 */
	pxTopOfStack--;	
    419c:	3b04      	subs	r3, #4
	*pxTopOfStack = ( portSTACK_TYPE ) 0x07070707;	/* R7 */
    419e:	601c      	str	r4, [r3, #0]
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x06060606;	/* R6 */
    41a0:	4c15      	ldr	r4, [pc, #84]	; (41f8 <pxPortInitialiseStack+0x8c>)
	*pxTopOfStack = ( portSTACK_TYPE ) 0x09090909;	/* R9 */
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x08080808;	/* R8 */
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x07070707;	/* R7 */
	pxTopOfStack--;	
    41a2:	3b04      	subs	r3, #4
	*pxTopOfStack = ( portSTACK_TYPE ) 0x06060606;	/* R6 */
    41a4:	601c      	str	r4, [r3, #0]
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x05050505;	/* R5 */
    41a6:	4c15      	ldr	r4, [pc, #84]	; (41fc <pxPortInitialiseStack+0x90>)
	*pxTopOfStack = ( portSTACK_TYPE ) 0x08080808;	/* R8 */
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x07070707;	/* R7 */
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x06060606;	/* R6 */
	pxTopOfStack--;	
    41a8:	3b04      	subs	r3, #4
	*pxTopOfStack = ( portSTACK_TYPE ) 0x05050505;	/* R5 */
    41aa:	601c      	str	r4, [r3, #0]
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x04040404;	/* R4 */
    41ac:	4c14      	ldr	r4, [pc, #80]	; (4200 <pxPortInitialiseStack+0x94>)
	*pxTopOfStack = ( portSTACK_TYPE ) 0x07070707;	/* R7 */
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x06060606;	/* R6 */
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x05050505;	/* R5 */
	pxTopOfStack--;	
    41ae:	3b04      	subs	r3, #4
	*pxTopOfStack = ( portSTACK_TYPE ) 0x04040404;	/* R4 */
    41b0:	601c      	str	r4, [r3, #0]
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x03030303;	/* R3 */
    41b2:	4c14      	ldr	r4, [pc, #80]	; (4204 <pxPortInitialiseStack+0x98>)
	*pxTopOfStack = ( portSTACK_TYPE ) 0x06060606;	/* R6 */
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x05050505;	/* R5 */
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x04040404;	/* R4 */
	pxTopOfStack--;	
    41b4:	3b04      	subs	r3, #4
	*pxTopOfStack = ( portSTACK_TYPE ) 0x03030303;	/* R3 */
    41b6:	601c      	str	r4, [r3, #0]
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x02020202;	/* R2 */
    41b8:	4c13      	ldr	r4, [pc, #76]	; (4208 <pxPortInitialiseStack+0x9c>)
	*pxTopOfStack = ( portSTACK_TYPE ) 0x05050505;	/* R5 */
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x04040404;	/* R4 */
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x03030303;	/* R3 */
	pxTopOfStack--;	
    41ba:	3b04      	subs	r3, #4
	*pxTopOfStack = ( portSTACK_TYPE ) 0x02020202;	/* R2 */
    41bc:	601c      	str	r4, [r3, #0]
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x01010101;	/* R1 */
    41be:	4c13      	ldr	r4, [pc, #76]	; (420c <pxPortInitialiseStack+0xa0>)
	*pxTopOfStack = ( portSTACK_TYPE ) 0x04040404;	/* R4 */
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x03030303;	/* R3 */
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x02020202;	/* R2 */
	pxTopOfStack--;	
    41c0:	3b04      	subs	r3, #4
	*pxTopOfStack = ( portSTACK_TYPE ) 0x01010101;	/* R1 */
    41c2:	601c      	str	r4, [r3, #0]
	pxTopOfStack--;	
    41c4:	3b04      	subs	r3, #4

	/* When the task starts is will expect to find the function parameter in
	R0. */
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters; /* R0 */
    41c6:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
    41c8:	3840      	subs	r0, #64	; 0x40
	*pxTopOfStack = ( portSTACK_TYPE ) portINITIAL_SPSR;

	if( ( ( unsigned long ) pxCode & 0x01UL ) != 0x00 )
	{
		/* We want the task to start in thumb mode. */
		*pxTopOfStack |= portTHUMB_MODE_BIT;
    41ca:	231f      	movs	r3, #31

	/* The last thing onto the stack is the status register, which is set for
	system mode, with interrupts enabled. */
	*pxTopOfStack = ( portSTACK_TYPE ) portINITIAL_SPSR;

	if( ( ( unsigned long ) pxCode & 0x01UL ) != 0x00 )
    41cc:	07ca      	lsls	r2, r1, #31
    41ce:	d500      	bpl.n	41d2 <pxPortInitialiseStack+0x66>
	{
		/* We want the task to start in thumb mode. */
		*pxTopOfStack |= portTHUMB_MODE_BIT;
    41d0:	3320      	adds	r3, #32

	/* The last thing onto the stack is the status register, which is set for
	system mode, with interrupts enabled. */
	*pxTopOfStack = ( portSTACK_TYPE ) portINITIAL_SPSR;

	if( ( ( unsigned long ) pxCode & 0x01UL ) != 0x00 )
    41d2:	6003      	str	r3, [r0, #0]

	/* Some optimisation levels use the stack differently to others.  This 
	means the interrupt flags cannot always be stored on the stack and will
	instead be stored in a variable, which is then saved as part of the
	tasks context. */
	*pxTopOfStack = portNO_CRITICAL_SECTION_NESTING;
    41d4:	2100      	movs	r1, #0
	{
		/* We want the task to start in thumb mode. */
		*pxTopOfStack |= portTHUMB_MODE_BIT;
	}

	pxTopOfStack--;
    41d6:	3804      	subs	r0, #4

	/* Some optimisation levels use the stack differently to others.  This 
	means the interrupt flags cannot always be stored on the stack and will
	instead be stored in a variable, which is then saved as part of the
	tasks context. */
	*pxTopOfStack = portNO_CRITICAL_SECTION_NESTING;
    41d8:	6001      	str	r1, [r0, #0]

	return pxTopOfStack;
}
    41da:	bc10      	pop	{r4}
    41dc:	bc02      	pop	{r1}
    41de:	4708      	bx	r1
    41e0:	12121212 	.word	0x12121212
    41e4:	11111111 	.word	0x11111111
    41e8:	10101010 	.word	0x10101010
    41ec:	09090909 	.word	0x09090909
    41f0:	08080808 	.word	0x08080808
    41f4:	07070707 	.word	0x07070707
    41f8:	06060606 	.word	0x06060606
    41fc:	05050505 	.word	0x05050505
    4200:	04040404 	.word	0x04040404
    4204:	03030303 	.word	0x03030303
    4208:	02020202 	.word	0x02020202
    420c:	01010101 	.word	0x01010101

00004210 <xPortStartScheduler>:
/*-----------------------------------------------------------*/

portBASE_TYPE xPortStartScheduler( void )
{
    4210:	b510      	push	{r4, lr}
 */
static void prvSetupTimerInterrupt( void )
{
unsigned portLONG ulCompareMatch;

	PCLKSEL0 = (PCLKSEL0 & (~(0x3<<2))) | (0x01 << 2);
    4212:	4b12      	ldr	r3, [pc, #72]	; (425c <xPortStartScheduler+0x4c>)
    4214:	6818      	ldr	r0, [r3, #0]
    4216:	210c      	movs	r1, #12
    4218:	4388      	bics	r0, r1
    421a:	3908      	subs	r1, #8
    421c:	4308      	orrs	r0, r1
    421e:	6018      	str	r0, [r3, #0]
	T0TCR  = 2;         /* Stop and reset the timer */
    4220:	4b0f      	ldr	r3, [pc, #60]	; (4260 <xPortStartScheduler+0x50>)
    4222:	2402      	movs	r4, #2
	T0CTCR = 0;         /* Timer mode               */
    4224:	480f      	ldr	r0, [pc, #60]	; (4264 <xPortStartScheduler+0x54>)
static void prvSetupTimerInterrupt( void )
{
unsigned portLONG ulCompareMatch;

	PCLKSEL0 = (PCLKSEL0 & (~(0x3<<2))) | (0x01 << 2);
	T0TCR  = 2;         /* Stop and reset the timer */
    4226:	601c      	str	r4, [r3, #0]
	#if portPRESCALE_VALUE != 0
	{
		ulCompareMatch /= ( portPRESCALE_VALUE + 1 );
	}
	#endif
	T0MR1 = ulCompareMatch;
    4228:	4a0f      	ldr	r2, [pc, #60]	; (4268 <xPortStartScheduler+0x58>)
{
unsigned portLONG ulCompareMatch;

	PCLKSEL0 = (PCLKSEL0 & (~(0x3<<2))) | (0x01 << 2);
	T0TCR  = 2;         /* Stop and reset the timer */
	T0CTCR = 0;         /* Timer mode               */
    422a:	2400      	movs	r4, #0
    422c:	6004      	str	r4, [r0, #0]
	
	/* A 1ms tick does not require the use of the timer prescale.  This is
	defaulted to zero but can be used if necessary. */
	T0PR = portPRESCALE_VALUE;
    422e:	3864      	subs	r0, #100	; 0x64
    4230:	6004      	str	r4, [r0, #0]
	}
	#endif
	T0MR1 = ulCompareMatch;

	/* Generate tick with timer 0 compare match. */
	T0MCR  = (3 << 3);  /* Reset timer on match and generate interrupt */
    4232:	2118      	movs	r1, #24
	#if portPRESCALE_VALUE != 0
	{
		ulCompareMatch /= ( portPRESCALE_VALUE + 1 );
	}
	#endif
	T0MR1 = ulCompareMatch;
    4234:	6102      	str	r2, [r0, #16]

	/* Generate tick with timer 0 compare match. */
	T0MCR  = (3 << 3);  /* Reset timer on match and generate interrupt */
    4236:	3008      	adds	r0, #8

	/* Setup the VIC for the timer. */
	VICIntEnable = 0x00000010;
    4238:	4a0c      	ldr	r2, [pc, #48]	; (426c <xPortStartScheduler+0x5c>)
	}
	#endif
	T0MR1 = ulCompareMatch;

	/* Generate tick with timer 0 compare match. */
	T0MCR  = (3 << 3);  /* Reset timer on match and generate interrupt */
    423a:	6001      	str	r1, [r0, #0]

	/* Setup the VIC for the timer. */
	VICIntEnable = 0x00000010;
    423c:	3908      	subs	r1, #8
    423e:	6011      	str	r1, [r2, #0]
	/* The ISR installed depends on whether the preemptive or cooperative
	scheduler is being used. */
	#if configUSE_PREEMPTION == 1
	{
		extern void ( vPreemptiveTick )( void );
		VICVectAddr4 = ( portLONG ) vPreemptiveTick;
    4240:	480b      	ldr	r0, [pc, #44]	; (4270 <xPortStartScheduler+0x60>)
    4242:	3201      	adds	r2, #1
		extern void ( vNonPreemptiveTick )( void );
		VICVectAddr4 = ( portLONG ) vNonPreemptiveTick;
	}
	#endif

	VICVectCntl4 = 1;
    4244:	490b      	ldr	r1, [pc, #44]	; (4274 <xPortStartScheduler+0x64>)
	/* The ISR installed depends on whether the preemptive or cooperative
	scheduler is being used. */
	#if configUSE_PREEMPTION == 1
	{
		extern void ( vPreemptiveTick )( void );
		VICVectAddr4 = ( portLONG ) vPreemptiveTick;
    4246:	32ff      	adds	r2, #255	; 0xff
    4248:	6010      	str	r0, [r2, #0]
		extern void ( vNonPreemptiveTick )( void );
		VICVectAddr4 = ( portLONG ) vNonPreemptiveTick;
	}
	#endif

	VICVectCntl4 = 1;
    424a:	2201      	movs	r2, #1
    424c:	600a      	str	r2, [r1, #0]

	/* Start the timer - interrupts are disabled when this function is called
	so it is okay to do this here. */
	T0TCR = portENABLE_TIMER;
    424e:	601a      	str	r2, [r3, #0]
	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();

	/* Start the first task. */
	vPortISRStartFirstTask();	
    4250:	f009 fd02 	bl	dc58 <__vPortISRStartFirstTask_from_thumb>

	/* Should not get here! */
	return 0;
}
    4254:	1c20      	adds	r0, r4, #0
    4256:	bc10      	pop	{r4}
    4258:	bc02      	pop	{r1}
    425a:	4708      	bx	r1
    425c:	e01fc1a8 	.word	0xe01fc1a8
    4260:	e0004004 	.word	0xe0004004
    4264:	e0004070 	.word	0xe0004070
    4268:	00011940 	.word	0x00011940
    426c:	fffff010 	.word	0xfffff010
    4270:	00000144 	.word	0x00000144
    4274:	fffff210 	.word	0xfffff210

00004278 <vPortEndScheduler>:

void vPortEndScheduler( void )
{
	/* It is unlikely that the ARM port will require this function as there
	is nothing to return to.  */
}
    4278:	4770      	bx	lr
    427a:	46c0      	nop			; (mov r8, r8)

0000427c <pvPortMalloc>:
#undef MPU_WRAPPERS_INCLUDED_FROM_API_FILE

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
    427c:	b510      	push	{r4, lr}
    427e:	1c04      	adds	r4, r0, #0
void *pvReturn;

	vTaskSuspendAll();
    4280:	f7ff fb50 	bl	3924 <vTaskSuspendAll>
	{
		pvReturn = malloc( xWantedSize );
    4284:	1c20      	adds	r0, r4, #0
    4286:	f000 fd13 	bl	4cb0 <malloc>
    428a:	1c04      	adds	r4, r0, #0
	}
	xTaskResumeAll();
    428c:	f7ff fc08 	bl	3aa0 <xTaskResumeAll>
		}
	}
	#endif
	
	return pvReturn;
}
    4290:	1c20      	adds	r0, r4, #0
    4292:	bc10      	pop	{r4}
    4294:	bc02      	pop	{r1}
    4296:	4708      	bx	r1

00004298 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
    4298:	b510      	push	{r4, lr}
	if( pv )
    429a:	1e04      	subs	r4, r0, #0
    429c:	d006      	beq.n	42ac <vPortFree+0x14>
	{
		vTaskSuspendAll();
    429e:	f7ff fb41 	bl	3924 <vTaskSuspendAll>
		{
			free( pv );
    42a2:	1c20      	adds	r0, r4, #0
    42a4:	f000 fd10 	bl	4cc8 <free>
		}
		xTaskResumeAll();
    42a8:	f7ff fbfa 	bl	3aa0 <xTaskResumeAll>
	}
}
    42ac:	bc10      	pop	{r4}
    42ae:	bc01      	pop	{r0}
    42b0:	4700      	bx	r0
    42b2:	46c0      	nop			; (mov r8, r8)

000042b4 <_startup>:
_mainCRTStartup:

	/* Setup a stack for each mode - note that this only sets up a usable stack
	for system/user, SWI and IRQ modes.   Also each mode is setup with
	interrupts initially disabled. */
    ldr   r0, .LC6
    42b4:	e59f00b8 	ldr	r0, [pc, #184]	; 4374 <endless_loop+0x18>
    msr   CPSR_c, #MODE_UND|I_BIT|F_BIT /* Undefined Instruction Mode */
    42b8:	e321f0db 	msr	CPSR_c, #219	; 0xdb
    mov   sp, r0
    42bc:	e1a0d000 	mov	sp, r0
    sub   r0, r0, #UND_STACK_SIZE
    42c0:	e2400004 	sub	r0, r0, #4
    msr   CPSR_c, #MODE_ABT|I_BIT|F_BIT /* Abort Mode */
    42c4:	e321f0d7 	msr	CPSR_c, #215	; 0xd7
    mov   sp, r0
    42c8:	e1a0d000 	mov	sp, r0
    sub   r0, r0, #ABT_STACK_SIZE
    42cc:	e2400004 	sub	r0, r0, #4
    msr   CPSR_c, #MODE_FIQ|I_BIT|F_BIT /* FIQ Mode */
    42d0:	e321f0d1 	msr	CPSR_c, #209	; 0xd1
    mov   sp, r0
    42d4:	e1a0d000 	mov	sp, r0
    sub   r0, r0, #FIQ_STACK_SIZE
    42d8:	e2400004 	sub	r0, r0, #4
    msr   CPSR_c, #MODE_IRQ|I_BIT|F_BIT /* IRQ Mode */
    42dc:	e321f0d2 	msr	CPSR_c, #210	; 0xd2
    mov   sp, r0
    42e0:	e1a0d000 	mov	sp, r0
    sub   r0, r0, #IRQ_STACK_SIZE
    42e4:	e2400c01 	sub	r0, r0, #256	; 0x100
    msr   CPSR_c, #MODE_SVC|I_BIT|F_BIT /* Supervisor Mode */
    42e8:	e321f0d3 	msr	CPSR_c, #211	; 0xd3
    mov   sp, r0
    42ec:	e1a0d000 	mov	sp, r0
    sub   r0, r0, #SVC_STACK_SIZE
    42f0:	e2400c01 	sub	r0, r0, #256	; 0x100
    msr   CPSR_c, #MODE_SYS|I_BIT|F_BIT /* System Mode */
    42f4:	e321f0df 	msr	CPSR_c, #223	; 0xdf
    mov   sp, r0
    42f8:	e1a0d000 	mov	sp, r0

	/* We want to start in supervisor mode.  Operation will switch to system
	mode when the first task starts. */
	msr   CPSR_c, #MODE_SVC|I_BIT|F_BIT
    42fc:	e321f0d3 	msr	CPSR_c, #211	; 0xd3

	/* Clear BSS. */

	mov     a2, #0			/* Fill value */
    4300:	e3a01000 	mov	r1, #0
	mov		fp, a2			/* Null frame pointer */
    4304:	e1a0b001 	mov	fp, r1
	mov		r7, a2			/* Null frame pointer for Thumb */
    4308:	e1a07001 	mov	r7, r1

	ldr		r1, .LC1		/* Start of memory block */
    430c:	e59f104c 	ldr	r1, [pc, #76]	; 4360 <endless_loop+0x4>
	ldr		r3, .LC2		/* End of memory block */
    4310:	e59f304c 	ldr	r3, [pc, #76]	; 4364 <endless_loop+0x8>
	subs	r3, r3, r1      /* Length of block */
    4314:	e0533001 	subs	r3, r3, r1
	beq		.end_clear_loop
    4318:	0a000003 	beq	432c <.end_clear_loop>
	mov		r2, #0
    431c:	e3a02000 	mov	r2, #0

00004320 <.clear_loop>:

.clear_loop:
	strb	r2, [r1], #1
    4320:	e4c12001 	strb	r2, [r1], #1
	subs	r3, r3, #1
    4324:	e2533001 	subs	r3, r3, #1
	bgt		.clear_loop
    4328:	cafffffc 	bgt	4320 <.clear_loop>

0000432c <.end_clear_loop>:

.end_clear_loop:

	/* Initialise data. */

	ldr		r1, .LC3		/* Start of memory block */
    432c:	e59f1034 	ldr	r1, [pc, #52]	; 4368 <endless_loop+0xc>
	ldr		r2, .LC4		/* End of memory block */
    4330:	e59f2034 	ldr	r2, [pc, #52]	; 436c <endless_loop+0x10>
	ldr		r3, .LC5
    4334:	e59f3034 	ldr	r3, [pc, #52]	; 4370 <endless_loop+0x14>
	subs	r3, r3, r1		/* Length of block */
    4338:	e0533001 	subs	r3, r3, r1
	beq		.end_set_loop
    433c:	0a000003 	beq	4350 <.end_set_loop>

00004340 <.set_loop>:

.set_loop:
	ldrb	r4, [r2], #1
    4340:	e4d24001 	ldrb	r4, [r2], #1
	strb	r4, [r1], #1
    4344:	e4c14001 	strb	r4, [r1], #1
	subs	r3, r3, #1
    4348:	e2533001 	subs	r3, r3, #1
	bgt		.set_loop
    434c:	cafffffb 	bgt	4340 <.set_loop>

00004350 <.end_set_loop>:

.end_set_loop:

	mov		r0, #0          /* no arguments  */
    4350:	e3a00000 	mov	r0, #0
	mov		r1, #0          /* no argv either */
    4354:	e3a01000 	mov	r1, #0

	bl		main
    4358:	eb002661 	bl	dce4 <__main_from_arm>

0000435c <endless_loop>:

endless_loop:
	b               endless_loop
    435c:	eafffffe 	b	435c <endless_loop>
    4360:	400008c8 	.word	0x400008c8
    4364:	40000b90 	.word	0x40000b90
    4368:	40000000 	.word	0x40000000
    436c:	0000e94c 	.word	0x0000e94c
    4370:	400008c8 	.word	0x400008c8
    4374:	4000ffdc 	.word	0x4000ffdc

00004378 <__aeabi_uidiv>:
    4378:	e2512001 	subs	r2, r1, #1
    437c:	012fff1e 	bxeq	lr
    4380:	3a000036 	bcc	4460 <__aeabi_uidiv+0xe8>
    4384:	e1500001 	cmp	r0, r1
    4388:	9a000022 	bls	4418 <__aeabi_uidiv+0xa0>
    438c:	e1110002 	tst	r1, r2
    4390:	0a000023 	beq	4424 <__aeabi_uidiv+0xac>
    4394:	e311020e 	tst	r1, #-536870912	; 0xe0000000
    4398:	01a01181 	lsleq	r1, r1, #3
    439c:	03a03008 	moveq	r3, #8
    43a0:	13a03001 	movne	r3, #1
    43a4:	e3510201 	cmp	r1, #268435456	; 0x10000000
    43a8:	31510000 	cmpcc	r1, r0
    43ac:	31a01201 	lslcc	r1, r1, #4
    43b0:	31a03203 	lslcc	r3, r3, #4
    43b4:	3afffffa 	bcc	43a4 <__aeabi_uidiv+0x2c>
    43b8:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
    43bc:	31510000 	cmpcc	r1, r0
    43c0:	31a01081 	lslcc	r1, r1, #1
    43c4:	31a03083 	lslcc	r3, r3, #1
    43c8:	3afffffa 	bcc	43b8 <__aeabi_uidiv+0x40>
    43cc:	e3a02000 	mov	r2, #0
    43d0:	e1500001 	cmp	r0, r1
    43d4:	20400001 	subcs	r0, r0, r1
    43d8:	21822003 	orrcs	r2, r2, r3
    43dc:	e15000a1 	cmp	r0, r1, lsr #1
    43e0:	204000a1 	subcs	r0, r0, r1, lsr #1
    43e4:	218220a3 	orrcs	r2, r2, r3, lsr #1
    43e8:	e1500121 	cmp	r0, r1, lsr #2
    43ec:	20400121 	subcs	r0, r0, r1, lsr #2
    43f0:	21822123 	orrcs	r2, r2, r3, lsr #2
    43f4:	e15001a1 	cmp	r0, r1, lsr #3
    43f8:	204001a1 	subcs	r0, r0, r1, lsr #3
    43fc:	218221a3 	orrcs	r2, r2, r3, lsr #3
    4400:	e3500000 	cmp	r0, #0
    4404:	11b03223 	lsrsne	r3, r3, #4
    4408:	11a01221 	lsrne	r1, r1, #4
    440c:	1affffef 	bne	43d0 <__aeabi_uidiv+0x58>
    4410:	e1a00002 	mov	r0, r2
    4414:	e12fff1e 	bx	lr
    4418:	03a00001 	moveq	r0, #1
    441c:	13a00000 	movne	r0, #0
    4420:	e12fff1e 	bx	lr
    4424:	e3510801 	cmp	r1, #65536	; 0x10000
    4428:	21a01821 	lsrcs	r1, r1, #16
    442c:	23a02010 	movcs	r2, #16
    4430:	33a02000 	movcc	r2, #0
    4434:	e3510c01 	cmp	r1, #256	; 0x100
    4438:	21a01421 	lsrcs	r1, r1, #8
    443c:	22822008 	addcs	r2, r2, #8
    4440:	e3510010 	cmp	r1, #16
    4444:	21a01221 	lsrcs	r1, r1, #4
    4448:	22822004 	addcs	r2, r2, #4
    444c:	e3510004 	cmp	r1, #4
    4450:	82822003 	addhi	r2, r2, #3
    4454:	908220a1 	addls	r2, r2, r1, lsr #1
    4458:	e1a00230 	lsr	r0, r0, r2
    445c:	e12fff1e 	bx	lr
    4460:	e12fff1f 	bx	pc
    4464:	e1a00000 	nop			; (mov r0, r0)
    4468:	e3500000 	cmp	r0, #0
    446c:	13e00000 	mvnne	r0, #0
    4470:	ea002615 	b	dccc <____aeabi_idiv0_from_arm>

00004474 <__aeabi_uidivmod>:
    4474:	e3510000 	cmp	r1, #0
    4478:	0afffff8 	beq	4460 <__aeabi_uidiv+0xe8>
    447c:	e92d4003 	push	{r0, r1, lr}
    4480:	ebffffbc 	bl	4378 <__aeabi_uidiv>
    4484:	e8bd4006 	pop	{r1, r2, lr}
    4488:	e0030092 	mul	r3, r2, r0
    448c:	e0411003 	sub	r1, r1, r3
    4490:	e12fff1e 	bx	lr

00004494 <__aeabi_idiv>:
    4494:	e3510000 	cmp	r1, #0
    4498:	0a000043 	beq	45ac <.divsi3_skip_div0_test+0x110>

0000449c <.divsi3_skip_div0_test>:
    449c:	e020c001 	eor	ip, r0, r1
    44a0:	42611000 	rsbmi	r1, r1, #0
    44a4:	e2512001 	subs	r2, r1, #1
    44a8:	0a000027 	beq	454c <.divsi3_skip_div0_test+0xb0>
    44ac:	e1b03000 	movs	r3, r0
    44b0:	42603000 	rsbmi	r3, r0, #0
    44b4:	e1530001 	cmp	r3, r1
    44b8:	9a000026 	bls	4558 <.divsi3_skip_div0_test+0xbc>
    44bc:	e1110002 	tst	r1, r2
    44c0:	0a000028 	beq	4568 <.divsi3_skip_div0_test+0xcc>
    44c4:	e311020e 	tst	r1, #-536870912	; 0xe0000000
    44c8:	01a01181 	lsleq	r1, r1, #3
    44cc:	03a02008 	moveq	r2, #8
    44d0:	13a02001 	movne	r2, #1
    44d4:	e3510201 	cmp	r1, #268435456	; 0x10000000
    44d8:	31510003 	cmpcc	r1, r3
    44dc:	31a01201 	lslcc	r1, r1, #4
    44e0:	31a02202 	lslcc	r2, r2, #4
    44e4:	3afffffa 	bcc	44d4 <.divsi3_skip_div0_test+0x38>
    44e8:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
    44ec:	31510003 	cmpcc	r1, r3
    44f0:	31a01081 	lslcc	r1, r1, #1
    44f4:	31a02082 	lslcc	r2, r2, #1
    44f8:	3afffffa 	bcc	44e8 <.divsi3_skip_div0_test+0x4c>
    44fc:	e3a00000 	mov	r0, #0
    4500:	e1530001 	cmp	r3, r1
    4504:	20433001 	subcs	r3, r3, r1
    4508:	21800002 	orrcs	r0, r0, r2
    450c:	e15300a1 	cmp	r3, r1, lsr #1
    4510:	204330a1 	subcs	r3, r3, r1, lsr #1
    4514:	218000a2 	orrcs	r0, r0, r2, lsr #1
    4518:	e1530121 	cmp	r3, r1, lsr #2
    451c:	20433121 	subcs	r3, r3, r1, lsr #2
    4520:	21800122 	orrcs	r0, r0, r2, lsr #2
    4524:	e15301a1 	cmp	r3, r1, lsr #3
    4528:	204331a1 	subcs	r3, r3, r1, lsr #3
    452c:	218001a2 	orrcs	r0, r0, r2, lsr #3
    4530:	e3530000 	cmp	r3, #0
    4534:	11b02222 	lsrsne	r2, r2, #4
    4538:	11a01221 	lsrne	r1, r1, #4
    453c:	1affffef 	bne	4500 <.divsi3_skip_div0_test+0x64>
    4540:	e35c0000 	cmp	ip, #0
    4544:	42600000 	rsbmi	r0, r0, #0
    4548:	e12fff1e 	bx	lr
    454c:	e13c0000 	teq	ip, r0
    4550:	42600000 	rsbmi	r0, r0, #0
    4554:	e12fff1e 	bx	lr
    4558:	33a00000 	movcc	r0, #0
    455c:	01a00fcc 	asreq	r0, ip, #31
    4560:	03800001 	orreq	r0, r0, #1
    4564:	e12fff1e 	bx	lr
    4568:	e3510801 	cmp	r1, #65536	; 0x10000
    456c:	21a01821 	lsrcs	r1, r1, #16
    4570:	23a02010 	movcs	r2, #16
    4574:	33a02000 	movcc	r2, #0
    4578:	e3510c01 	cmp	r1, #256	; 0x100
    457c:	21a01421 	lsrcs	r1, r1, #8
    4580:	22822008 	addcs	r2, r2, #8
    4584:	e3510010 	cmp	r1, #16
    4588:	21a01221 	lsrcs	r1, r1, #4
    458c:	22822004 	addcs	r2, r2, #4
    4590:	e3510004 	cmp	r1, #4
    4594:	82822003 	addhi	r2, r2, #3
    4598:	908220a1 	addls	r2, r2, r1, lsr #1
    459c:	e35c0000 	cmp	ip, #0
    45a0:	e1a00233 	lsr	r0, r3, r2
    45a4:	42600000 	rsbmi	r0, r0, #0
    45a8:	e12fff1e 	bx	lr
    45ac:	e12fff1f 	bx	pc
    45b0:	e1a00000 	nop			; (mov r0, r0)
    45b4:	e3500000 	cmp	r0, #0
    45b8:	c3e00102 	mvngt	r0, #-2147483648	; 0x80000000
    45bc:	b3a00102 	movlt	r0, #-2147483648	; 0x80000000
    45c0:	ea0025c1 	b	dccc <____aeabi_idiv0_from_arm>

000045c4 <__aeabi_idivmod>:
    45c4:	e3510000 	cmp	r1, #0
    45c8:	0afffff7 	beq	45ac <.divsi3_skip_div0_test+0x110>
    45cc:	e92d4003 	push	{r0, r1, lr}
    45d0:	ebffffb1 	bl	449c <.divsi3_skip_div0_test>
    45d4:	e8bd4006 	pop	{r1, r2, lr}
    45d8:	e0030092 	mul	r3, r2, r0
    45dc:	e0411003 	sub	r1, r1, r3
    45e0:	e12fff1e 	bx	lr

000045e4 <__aeabi_idiv0>:
    45e4:	4770      	bx	lr
    45e6:	46c0      	nop			; (mov r8, r8)

000045e8 <_fflush_r>:
    45e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    45ea:	1c06      	adds	r6, r0, #0
    45ec:	1c0c      	adds	r4, r1, #0
    45ee:	2800      	cmp	r0, #0
    45f0:	d003      	beq.n	45fa <_fflush_r+0x12>
    45f2:	6b83      	ldr	r3, [r0, #56]	; 0x38
    45f4:	2b00      	cmp	r3, #0
    45f6:	d100      	bne.n	45fa <_fflush_r+0x12>
    45f8:	e06a      	b.n	46d0 <_fflush_r+0xe8>
    45fa:	89a0      	ldrh	r0, [r4, #12]
    45fc:	2800      	cmp	r0, #0
    45fe:	d041      	beq.n	4684 <_fflush_r+0x9c>
    4600:	0403      	lsls	r3, r0, #16
    4602:	141b      	asrs	r3, r3, #16
    4604:	2208      	movs	r2, #8
    4606:	401a      	ands	r2, r3
    4608:	d13f      	bne.n	468a <_fflush_r+0xa2>
    460a:	2380      	movs	r3, #128	; 0x80
    460c:	011b      	lsls	r3, r3, #4
    460e:	6861      	ldr	r1, [r4, #4]
    4610:	4303      	orrs	r3, r0
    4612:	81a3      	strh	r3, [r4, #12]
    4614:	2900      	cmp	r1, #0
    4616:	dc00      	bgt.n	461a <_fflush_r+0x32>
    4618:	e06c      	b.n	46f4 <_fflush_r+0x10c>
    461a:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    461c:	1e38      	subs	r0, r7, #0
    461e:	d031      	beq.n	4684 <_fflush_r+0x9c>
    4620:	2200      	movs	r2, #0
    4622:	6835      	ldr	r5, [r6, #0]
    4624:	6032      	str	r2, [r6, #0]
    4626:	3280      	adds	r2, #128	; 0x80
    4628:	0152      	lsls	r2, r2, #5
    462a:	401a      	ands	r2, r3
    462c:	d055      	beq.n	46da <_fflush_r+0xf2>
    462e:	6d22      	ldr	r2, [r4, #80]	; 0x50
    4630:	0759      	lsls	r1, r3, #29
    4632:	d506      	bpl.n	4642 <_fflush_r+0x5a>
    4634:	6863      	ldr	r3, [r4, #4]
    4636:	1ad2      	subs	r2, r2, r3
    4638:	6b23      	ldr	r3, [r4, #48]	; 0x30
    463a:	2b00      	cmp	r3, #0
    463c:	d001      	beq.n	4642 <_fflush_r+0x5a>
    463e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    4640:	1ad2      	subs	r2, r2, r3
    4642:	69e1      	ldr	r1, [r4, #28]
    4644:	1c30      	adds	r0, r6, #0
    4646:	2300      	movs	r3, #0
    4648:	f000 f892 	bl	4770 <fflush+0x2c>
    464c:	1c42      	adds	r2, r0, #1
    464e:	d057      	beq.n	4700 <_fflush_r+0x118>
    4650:	89a2      	ldrh	r2, [r4, #12]
    4652:	4b3b      	ldr	r3, [pc, #236]	; (4740 <_fflush_r+0x158>)
    4654:	4013      	ands	r3, r2
    4656:	2200      	movs	r2, #0
    4658:	6062      	str	r2, [r4, #4]
    465a:	6922      	ldr	r2, [r4, #16]
    465c:	81a3      	strh	r3, [r4, #12]
    465e:	6022      	str	r2, [r4, #0]
    4660:	04d9      	lsls	r1, r3, #19
    4662:	d502      	bpl.n	466a <_fflush_r+0x82>
    4664:	1c42      	adds	r2, r0, #1
    4666:	d057      	beq.n	4718 <_fflush_r+0x130>
    4668:	6520      	str	r0, [r4, #80]	; 0x50
    466a:	6b21      	ldr	r1, [r4, #48]	; 0x30
    466c:	6035      	str	r5, [r6, #0]
    466e:	1e08      	subs	r0, r1, #0
    4670:	d008      	beq.n	4684 <_fflush_r+0x9c>
    4672:	1c23      	adds	r3, r4, #0
    4674:	3340      	adds	r3, #64	; 0x40
    4676:	4299      	cmp	r1, r3
    4678:	d002      	beq.n	4680 <_fflush_r+0x98>
    467a:	1c30      	adds	r0, r6, #0
    467c:	f000 f9e6 	bl	4a4c <_free_r>
    4680:	2000      	movs	r0, #0
    4682:	6320      	str	r0, [r4, #48]	; 0x30
    4684:	bcf8      	pop	{r3, r4, r5, r6, r7}
    4686:	bc02      	pop	{r1}
    4688:	4708      	bx	r1
    468a:	6927      	ldr	r7, [r4, #16]
    468c:	1e38      	subs	r0, r7, #0
    468e:	d0f9      	beq.n	4684 <_fflush_r+0x9c>
    4690:	6825      	ldr	r5, [r4, #0]
    4692:	2200      	movs	r2, #0
    4694:	1bed      	subs	r5, r5, r7
    4696:	6027      	str	r7, [r4, #0]
    4698:	0799      	lsls	r1, r3, #30
    469a:	d01c      	beq.n	46d6 <_fflush_r+0xee>
    469c:	2000      	movs	r0, #0
    469e:	60a2      	str	r2, [r4, #8]
    46a0:	4285      	cmp	r5, r0
    46a2:	dc04      	bgt.n	46ae <_fflush_r+0xc6>
    46a4:	e7ee      	b.n	4684 <_fflush_r+0x9c>
    46a6:	1a2d      	subs	r5, r5, r0
    46a8:	2d00      	cmp	r5, #0
    46aa:	dd21      	ble.n	46f0 <_fflush_r+0x108>
    46ac:	183f      	adds	r7, r7, r0
    46ae:	6a62      	ldr	r2, [r4, #36]	; 0x24
    46b0:	69e1      	ldr	r1, [r4, #28]
    46b2:	4694      	mov	ip, r2
    46b4:	1c30      	adds	r0, r6, #0
    46b6:	1c3a      	adds	r2, r7, #0
    46b8:	1c2b      	adds	r3, r5, #0
    46ba:	f000 f85a 	bl	4772 <fflush+0x2e>
    46be:	2800      	cmp	r0, #0
    46c0:	dcf1      	bgt.n	46a6 <_fflush_r+0xbe>
    46c2:	89a3      	ldrh	r3, [r4, #12]
    46c4:	2240      	movs	r2, #64	; 0x40
    46c6:	4313      	orrs	r3, r2
    46c8:	2001      	movs	r0, #1
    46ca:	81a3      	strh	r3, [r4, #12]
    46cc:	4240      	negs	r0, r0
    46ce:	e7d9      	b.n	4684 <_fflush_r+0x9c>
    46d0:	f000 f87e 	bl	47d0 <__sinit>
    46d4:	e791      	b.n	45fa <_fflush_r+0x12>
    46d6:	6962      	ldr	r2, [r4, #20]
    46d8:	e7e0      	b.n	469c <_fflush_r+0xb4>
    46da:	69e1      	ldr	r1, [r4, #28]
    46dc:	1c30      	adds	r0, r6, #0
    46de:	2301      	movs	r3, #1
    46e0:	f000 f846 	bl	4770 <fflush+0x2c>
    46e4:	1c02      	adds	r2, r0, #0
    46e6:	1c41      	adds	r1, r0, #1
    46e8:	d01a      	beq.n	4720 <_fflush_r+0x138>
    46ea:	89a3      	ldrh	r3, [r4, #12]
    46ec:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    46ee:	e79f      	b.n	4630 <_fflush_r+0x48>
    46f0:	2000      	movs	r0, #0
    46f2:	e7c7      	b.n	4684 <_fflush_r+0x9c>
    46f4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
    46f6:	1c10      	adds	r0, r2, #0
    46f8:	2900      	cmp	r1, #0
    46fa:	dd00      	ble.n	46fe <_fflush_r+0x116>
    46fc:	e78d      	b.n	461a <_fflush_r+0x32>
    46fe:	e7c1      	b.n	4684 <_fflush_r+0x9c>
    4700:	6833      	ldr	r3, [r6, #0]
    4702:	2b00      	cmp	r3, #0
    4704:	d0a4      	beq.n	4650 <_fflush_r+0x68>
    4706:	2b1d      	cmp	r3, #29
    4708:	d0a2      	beq.n	4650 <_fflush_r+0x68>
    470a:	2b16      	cmp	r3, #22
    470c:	d0a0      	beq.n	4650 <_fflush_r+0x68>
    470e:	89a3      	ldrh	r3, [r4, #12]
    4710:	2240      	movs	r2, #64	; 0x40
    4712:	4313      	orrs	r3, r2
    4714:	81a3      	strh	r3, [r4, #12]
    4716:	e7b5      	b.n	4684 <_fflush_r+0x9c>
    4718:	6833      	ldr	r3, [r6, #0]
    471a:	2b00      	cmp	r3, #0
    471c:	d1a5      	bne.n	466a <_fflush_r+0x82>
    471e:	e7a3      	b.n	4668 <_fflush_r+0x80>
    4720:	6833      	ldr	r3, [r6, #0]
    4722:	2b00      	cmp	r3, #0
    4724:	d0e1      	beq.n	46ea <_fflush_r+0x102>
    4726:	2b16      	cmp	r3, #22
    4728:	d001      	beq.n	472e <_fflush_r+0x146>
    472a:	2b1d      	cmp	r3, #29
    472c:	d102      	bne.n	4734 <_fflush_r+0x14c>
    472e:	6035      	str	r5, [r6, #0]
    4730:	2000      	movs	r0, #0
    4732:	e7a7      	b.n	4684 <_fflush_r+0x9c>
    4734:	89a3      	ldrh	r3, [r4, #12]
    4736:	2140      	movs	r1, #64	; 0x40
    4738:	430b      	orrs	r3, r1
    473a:	81a3      	strh	r3, [r4, #12]
    473c:	e7a2      	b.n	4684 <_fflush_r+0x9c>
    473e:	46c0      	nop			; (mov r8, r8)
    4740:	fffff7ff 	.word	0xfffff7ff

00004744 <fflush>:
    4744:	b508      	push	{r3, lr}
    4746:	1e01      	subs	r1, r0, #0
    4748:	d006      	beq.n	4758 <fflush+0x14>
    474a:	4b06      	ldr	r3, [pc, #24]	; (4764 <fflush+0x20>)
    474c:	6818      	ldr	r0, [r3, #0]
    474e:	f7ff ff4b 	bl	45e8 <_fflush_r>
    4752:	bc08      	pop	{r3}
    4754:	bc02      	pop	{r1}
    4756:	4708      	bx	r1
    4758:	4b03      	ldr	r3, [pc, #12]	; (4768 <fflush+0x24>)
    475a:	4904      	ldr	r1, [pc, #16]	; (476c <fflush+0x28>)
    475c:	6818      	ldr	r0, [r3, #0]
    475e:	f000 fa75 	bl	4c4c <_fwalk_reent>
    4762:	e7f6      	b.n	4752 <fflush+0xe>
    4764:	40000000 	.word	0x40000000
    4768:	0000dd50 	.word	0x0000dd50
    476c:	000045e9 	.word	0x000045e9
    4770:	4738      	bx	r7
    4772:	4760      	bx	ip

00004774 <__fp_lock>:
    4774:	2000      	movs	r0, #0
    4776:	4770      	bx	lr

00004778 <__fp_unlock>:
    4778:	2000      	movs	r0, #0
    477a:	4770      	bx	lr

0000477c <_cleanup_r>:
    477c:	b508      	push	{r3, lr}
    477e:	4903      	ldr	r1, [pc, #12]	; (478c <_cleanup_r+0x10>)
    4780:	f000 fa38 	bl	4bf4 <_fwalk>
    4784:	bc08      	pop	{r3}
    4786:	bc01      	pop	{r0}
    4788:	4700      	bx	r0
    478a:	46c0      	nop			; (mov r8, r8)
    478c:	0000967d 	.word	0x0000967d

00004790 <__sfmoreglue>:
    4790:	b570      	push	{r4, r5, r6, lr}
    4792:	2568      	movs	r5, #104	; 0x68
    4794:	434d      	muls	r5, r1
    4796:	1c0e      	adds	r6, r1, #0
    4798:	1c29      	adds	r1, r5, #0
    479a:	310c      	adds	r1, #12
    479c:	f000 faa0 	bl	4ce0 <_malloc_r>
    47a0:	1e04      	subs	r4, r0, #0
    47a2:	d007      	beq.n	47b4 <__sfmoreglue+0x24>
    47a4:	300c      	adds	r0, #12
    47a6:	2100      	movs	r1, #0
    47a8:	6021      	str	r1, [r4, #0]
    47aa:	6066      	str	r6, [r4, #4]
    47ac:	60a0      	str	r0, [r4, #8]
    47ae:	1c2a      	adds	r2, r5, #0
    47b0:	f000 fd9a 	bl	52e8 <memset>
    47b4:	1c20      	adds	r0, r4, #0
    47b6:	bc70      	pop	{r4, r5, r6}
    47b8:	bc02      	pop	{r1}
    47ba:	4708      	bx	r1

000047bc <_cleanup>:
    47bc:	b508      	push	{r3, lr}
    47be:	4b03      	ldr	r3, [pc, #12]	; (47cc <_cleanup+0x10>)
    47c0:	6818      	ldr	r0, [r3, #0]
    47c2:	f7ff ffdb 	bl	477c <_cleanup_r>
    47c6:	bc08      	pop	{r3}
    47c8:	bc01      	pop	{r0}
    47ca:	4700      	bx	r0
    47cc:	0000dd50 	.word	0x0000dd50

000047d0 <__sinit>:
    47d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    47d2:	465f      	mov	r7, fp
    47d4:	4656      	mov	r6, sl
    47d6:	464d      	mov	r5, r9
    47d8:	4644      	mov	r4, r8
    47da:	b4f0      	push	{r4, r5, r6, r7}
    47dc:	6b84      	ldr	r4, [r0, #56]	; 0x38
    47de:	1c06      	adds	r6, r0, #0
    47e0:	2c00      	cmp	r4, #0
    47e2:	d162      	bne.n	48aa <__sinit+0xda>
    47e4:	4b35      	ldr	r3, [pc, #212]	; (48bc <__sinit+0xec>)
    47e6:	63c3      	str	r3, [r0, #60]	; 0x3c
    47e8:	2301      	movs	r3, #1
    47ea:	6383      	str	r3, [r0, #56]	; 0x38
    47ec:	469b      	mov	fp, r3
    47ee:	33b7      	adds	r3, #183	; 0xb7
    47f0:	009b      	lsls	r3, r3, #2
    47f2:	50c4      	str	r4, [r0, r3]
    47f4:	23b9      	movs	r3, #185	; 0xb9
    47f6:	2203      	movs	r2, #3
    47f8:	009b      	lsls	r3, r3, #2
    47fa:	50c2      	str	r2, [r0, r3]
    47fc:	23bb      	movs	r3, #187	; 0xbb
    47fe:	009b      	lsls	r3, r3, #2
    4800:	6845      	ldr	r5, [r0, #4]
    4802:	18c2      	adds	r2, r0, r3
    4804:	23ba      	movs	r3, #186	; 0xba
    4806:	009b      	lsls	r3, r3, #2
    4808:	50c2      	str	r2, [r0, r3]
    480a:	2304      	movs	r3, #4
    480c:	1c28      	adds	r0, r5, #0
    480e:	81ab      	strh	r3, [r5, #12]
    4810:	602c      	str	r4, [r5, #0]
    4812:	606c      	str	r4, [r5, #4]
    4814:	60ac      	str	r4, [r5, #8]
    4816:	666c      	str	r4, [r5, #100]	; 0x64
    4818:	81ec      	strh	r4, [r5, #14]
    481a:	612c      	str	r4, [r5, #16]
    481c:	616c      	str	r4, [r5, #20]
    481e:	61ac      	str	r4, [r5, #24]
    4820:	1c21      	adds	r1, r4, #0
    4822:	2208      	movs	r2, #8
    4824:	305c      	adds	r0, #92	; 0x5c
    4826:	f000 fd5f 	bl	52e8 <memset>
    482a:	4b25      	ldr	r3, [pc, #148]	; (48c0 <__sinit+0xf0>)
    482c:	4698      	mov	r8, r3
    482e:	626b      	str	r3, [r5, #36]	; 0x24
    4830:	4b24      	ldr	r3, [pc, #144]	; (48c4 <__sinit+0xf4>)
    4832:	4f25      	ldr	r7, [pc, #148]	; (48c8 <__sinit+0xf8>)
    4834:	4699      	mov	r9, r3
    4836:	62ab      	str	r3, [r5, #40]	; 0x28
    4838:	4b24      	ldr	r3, [pc, #144]	; (48cc <__sinit+0xfc>)
    483a:	61ed      	str	r5, [r5, #28]
    483c:	62eb      	str	r3, [r5, #44]	; 0x2c
    483e:	622f      	str	r7, [r5, #32]
    4840:	68b5      	ldr	r5, [r6, #8]
    4842:	469a      	mov	sl, r3
    4844:	2309      	movs	r3, #9
    4846:	81ab      	strh	r3, [r5, #12]
    4848:	1c28      	adds	r0, r5, #0
    484a:	465b      	mov	r3, fp
    484c:	81eb      	strh	r3, [r5, #14]
    484e:	602c      	str	r4, [r5, #0]
    4850:	606c      	str	r4, [r5, #4]
    4852:	60ac      	str	r4, [r5, #8]
    4854:	666c      	str	r4, [r5, #100]	; 0x64
    4856:	612c      	str	r4, [r5, #16]
    4858:	616c      	str	r4, [r5, #20]
    485a:	61ac      	str	r4, [r5, #24]
    485c:	1c21      	adds	r1, r4, #0
    485e:	2208      	movs	r2, #8
    4860:	305c      	adds	r0, #92	; 0x5c
    4862:	f000 fd41 	bl	52e8 <memset>
    4866:	4643      	mov	r3, r8
    4868:	626b      	str	r3, [r5, #36]	; 0x24
    486a:	464b      	mov	r3, r9
    486c:	62ab      	str	r3, [r5, #40]	; 0x28
    486e:	4653      	mov	r3, sl
    4870:	62eb      	str	r3, [r5, #44]	; 0x2c
    4872:	61ed      	str	r5, [r5, #28]
    4874:	622f      	str	r7, [r5, #32]
    4876:	68f5      	ldr	r5, [r6, #12]
    4878:	2312      	movs	r3, #18
    487a:	81ab      	strh	r3, [r5, #12]
    487c:	1c28      	adds	r0, r5, #0
    487e:	3b10      	subs	r3, #16
    4880:	81eb      	strh	r3, [r5, #14]
    4882:	602c      	str	r4, [r5, #0]
    4884:	606c      	str	r4, [r5, #4]
    4886:	60ac      	str	r4, [r5, #8]
    4888:	666c      	str	r4, [r5, #100]	; 0x64
    488a:	612c      	str	r4, [r5, #16]
    488c:	616c      	str	r4, [r5, #20]
    488e:	61ac      	str	r4, [r5, #24]
    4890:	305c      	adds	r0, #92	; 0x5c
    4892:	1c21      	adds	r1, r4, #0
    4894:	2208      	movs	r2, #8
    4896:	f000 fd27 	bl	52e8 <memset>
    489a:	4643      	mov	r3, r8
    489c:	626b      	str	r3, [r5, #36]	; 0x24
    489e:	464b      	mov	r3, r9
    48a0:	62ab      	str	r3, [r5, #40]	; 0x28
    48a2:	4653      	mov	r3, sl
    48a4:	61ed      	str	r5, [r5, #28]
    48a6:	622f      	str	r7, [r5, #32]
    48a8:	62eb      	str	r3, [r5, #44]	; 0x2c
    48aa:	bc3c      	pop	{r2, r3, r4, r5}
    48ac:	4690      	mov	r8, r2
    48ae:	4699      	mov	r9, r3
    48b0:	46a2      	mov	sl, r4
    48b2:	46ab      	mov	fp, r5
    48b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    48b6:	bc01      	pop	{r0}
    48b8:	4700      	bx	r0
    48ba:	46c0      	nop			; (mov r8, r8)
    48bc:	0000477d 	.word	0x0000477d
    48c0:	0000551d 	.word	0x0000551d
    48c4:	00005559 	.word	0x00005559
    48c8:	000054ed 	.word	0x000054ed
    48cc:	00005589 	.word	0x00005589

000048d0 <__sfp>:
    48d0:	b570      	push	{r4, r5, r6, lr}
    48d2:	4b22      	ldr	r3, [pc, #136]	; (495c <__sfp+0x8c>)
    48d4:	681d      	ldr	r5, [r3, #0]
    48d6:	6bab      	ldr	r3, [r5, #56]	; 0x38
    48d8:	1c06      	adds	r6, r0, #0
    48da:	2b00      	cmp	r3, #0
    48dc:	d02e      	beq.n	493c <__sfp+0x6c>
    48de:	21b8      	movs	r1, #184	; 0xb8
    48e0:	0089      	lsls	r1, r1, #2
    48e2:	186d      	adds	r5, r5, r1
    48e4:	686b      	ldr	r3, [r5, #4]
    48e6:	68ac      	ldr	r4, [r5, #8]
    48e8:	3b01      	subs	r3, #1
    48ea:	d503      	bpl.n	48f4 <__sfp+0x24>
    48ec:	e021      	b.n	4932 <__sfp+0x62>
    48ee:	3b01      	subs	r3, #1
    48f0:	d41f      	bmi.n	4932 <__sfp+0x62>
    48f2:	3468      	adds	r4, #104	; 0x68
    48f4:	210c      	movs	r1, #12
    48f6:	5e62      	ldrsh	r2, [r4, r1]
    48f8:	2a00      	cmp	r2, #0
    48fa:	d1f8      	bne.n	48ee <__sfp+0x1e>
    48fc:	2301      	movs	r3, #1
    48fe:	425b      	negs	r3, r3
    4900:	2500      	movs	r5, #0
    4902:	81e3      	strh	r3, [r4, #14]
    4904:	1c20      	adds	r0, r4, #0
    4906:	2301      	movs	r3, #1
    4908:	81a3      	strh	r3, [r4, #12]
    490a:	6665      	str	r5, [r4, #100]	; 0x64
    490c:	6025      	str	r5, [r4, #0]
    490e:	60a5      	str	r5, [r4, #8]
    4910:	6065      	str	r5, [r4, #4]
    4912:	6125      	str	r5, [r4, #16]
    4914:	6165      	str	r5, [r4, #20]
    4916:	61a5      	str	r5, [r4, #24]
    4918:	305c      	adds	r0, #92	; 0x5c
    491a:	1c29      	adds	r1, r5, #0
    491c:	2208      	movs	r2, #8
    491e:	f000 fce3 	bl	52e8 <memset>
    4922:	6325      	str	r5, [r4, #48]	; 0x30
    4924:	6365      	str	r5, [r4, #52]	; 0x34
    4926:	6465      	str	r5, [r4, #68]	; 0x44
    4928:	64a5      	str	r5, [r4, #72]	; 0x48
    492a:	1c20      	adds	r0, r4, #0
    492c:	bc70      	pop	{r4, r5, r6}
    492e:	bc02      	pop	{r1}
    4930:	4708      	bx	r1
    4932:	6828      	ldr	r0, [r5, #0]
    4934:	2800      	cmp	r0, #0
    4936:	d005      	beq.n	4944 <__sfp+0x74>
    4938:	1c05      	adds	r5, r0, #0
    493a:	e7d3      	b.n	48e4 <__sfp+0x14>
    493c:	1c28      	adds	r0, r5, #0
    493e:	f7ff ff47 	bl	47d0 <__sinit>
    4942:	e7cc      	b.n	48de <__sfp+0xe>
    4944:	1c30      	adds	r0, r6, #0
    4946:	2104      	movs	r1, #4
    4948:	f7ff ff22 	bl	4790 <__sfmoreglue>
    494c:	6028      	str	r0, [r5, #0]
    494e:	2800      	cmp	r0, #0
    4950:	d1f2      	bne.n	4938 <__sfp+0x68>
    4952:	230c      	movs	r3, #12
    4954:	6033      	str	r3, [r6, #0]
    4956:	1c04      	adds	r4, r0, #0
    4958:	e7e7      	b.n	492a <__sfp+0x5a>
    495a:	46c0      	nop			; (mov r8, r8)
    495c:	0000dd50 	.word	0x0000dd50

00004960 <__sfp_lock_acquire>:
    4960:	4770      	bx	lr
    4962:	46c0      	nop			; (mov r8, r8)

00004964 <__sfp_lock_release>:
    4964:	4770      	bx	lr
    4966:	46c0      	nop			; (mov r8, r8)

00004968 <__sinit_lock_acquire>:
    4968:	4770      	bx	lr
    496a:	46c0      	nop			; (mov r8, r8)

0000496c <__sinit_lock_release>:
    496c:	4770      	bx	lr
    496e:	46c0      	nop			; (mov r8, r8)

00004970 <__fp_lock_all>:
    4970:	b508      	push	{r3, lr}
    4972:	4b04      	ldr	r3, [pc, #16]	; (4984 <__fp_lock_all+0x14>)
    4974:	4904      	ldr	r1, [pc, #16]	; (4988 <__fp_lock_all+0x18>)
    4976:	6818      	ldr	r0, [r3, #0]
    4978:	f000 f93c 	bl	4bf4 <_fwalk>
    497c:	bc08      	pop	{r3}
    497e:	bc01      	pop	{r0}
    4980:	4700      	bx	r0
    4982:	46c0      	nop			; (mov r8, r8)
    4984:	40000000 	.word	0x40000000
    4988:	00004775 	.word	0x00004775

0000498c <__fp_unlock_all>:
    498c:	b508      	push	{r3, lr}
    498e:	4b04      	ldr	r3, [pc, #16]	; (49a0 <__fp_unlock_all+0x14>)
    4990:	4904      	ldr	r1, [pc, #16]	; (49a4 <__fp_unlock_all+0x18>)
    4992:	6818      	ldr	r0, [r3, #0]
    4994:	f000 f92e 	bl	4bf4 <_fwalk>
    4998:	bc08      	pop	{r3}
    499a:	bc01      	pop	{r0}
    499c:	4700      	bx	r0
    499e:	46c0      	nop			; (mov r8, r8)
    49a0:	40000000 	.word	0x40000000
    49a4:	00004779 	.word	0x00004779

000049a8 <_malloc_trim_r>:
    49a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    49aa:	1c0f      	adds	r7, r1, #0
    49ac:	1c04      	adds	r4, r0, #0
    49ae:	f000 fce1 	bl	5374 <__malloc_lock>
    49b2:	4d21      	ldr	r5, [pc, #132]	; (4a38 <_malloc_trim_r+0x90>)
    49b4:	68ab      	ldr	r3, [r5, #8]
    49b6:	685e      	ldr	r6, [r3, #4]
    49b8:	4a20      	ldr	r2, [pc, #128]	; (4a3c <_malloc_trim_r+0x94>)
    49ba:	2303      	movs	r3, #3
    49bc:	439e      	bics	r6, r3
    49be:	18b3      	adds	r3, r6, r2
    49c0:	1bdf      	subs	r7, r3, r7
    49c2:	0b3f      	lsrs	r7, r7, #12
    49c4:	3f01      	subs	r7, #1
    49c6:	4b1e      	ldr	r3, [pc, #120]	; (4a40 <_malloc_trim_r+0x98>)
    49c8:	033f      	lsls	r7, r7, #12
    49ca:	429f      	cmp	r7, r3
    49cc:	dd07      	ble.n	49de <_malloc_trim_r+0x36>
    49ce:	1c20      	adds	r0, r4, #0
    49d0:	2100      	movs	r1, #0
    49d2:	f7fd f8e3 	bl	1b9c <_sbrk_r>
    49d6:	68ab      	ldr	r3, [r5, #8]
    49d8:	199b      	adds	r3, r3, r6
    49da:	4298      	cmp	r0, r3
    49dc:	d006      	beq.n	49ec <_malloc_trim_r+0x44>
    49de:	1c20      	adds	r0, r4, #0
    49e0:	f000 fcca 	bl	5378 <__malloc_unlock>
    49e4:	2000      	movs	r0, #0
    49e6:	bcf8      	pop	{r3, r4, r5, r6, r7}
    49e8:	bc02      	pop	{r1}
    49ea:	4708      	bx	r1
    49ec:	4279      	negs	r1, r7
    49ee:	1c20      	adds	r0, r4, #0
    49f0:	f7fd f8d4 	bl	1b9c <_sbrk_r>
    49f4:	3001      	adds	r0, #1
    49f6:	d00d      	beq.n	4a14 <_malloc_trim_r+0x6c>
    49f8:	68ab      	ldr	r3, [r5, #8]
    49fa:	1bf6      	subs	r6, r6, r7
    49fc:	2501      	movs	r5, #1
    49fe:	432e      	orrs	r6, r5
    4a00:	605e      	str	r6, [r3, #4]
    4a02:	4b10      	ldr	r3, [pc, #64]	; (4a44 <_malloc_trim_r+0x9c>)
    4a04:	681a      	ldr	r2, [r3, #0]
    4a06:	1bd7      	subs	r7, r2, r7
    4a08:	1c20      	adds	r0, r4, #0
    4a0a:	601f      	str	r7, [r3, #0]
    4a0c:	f000 fcb4 	bl	5378 <__malloc_unlock>
    4a10:	1c28      	adds	r0, r5, #0
    4a12:	e7e8      	b.n	49e6 <_malloc_trim_r+0x3e>
    4a14:	1c20      	adds	r0, r4, #0
    4a16:	2100      	movs	r1, #0
    4a18:	f7fd f8c0 	bl	1b9c <_sbrk_r>
    4a1c:	68ab      	ldr	r3, [r5, #8]
    4a1e:	1ac2      	subs	r2, r0, r3
    4a20:	2a0f      	cmp	r2, #15
    4a22:	dddc      	ble.n	49de <_malloc_trim_r+0x36>
    4a24:	4908      	ldr	r1, [pc, #32]	; (4a48 <_malloc_trim_r+0xa0>)
    4a26:	6809      	ldr	r1, [r1, #0]
    4a28:	1a40      	subs	r0, r0, r1
    4a2a:	4906      	ldr	r1, [pc, #24]	; (4a44 <_malloc_trim_r+0x9c>)
    4a2c:	6008      	str	r0, [r1, #0]
    4a2e:	2101      	movs	r1, #1
    4a30:	430a      	orrs	r2, r1
    4a32:	605a      	str	r2, [r3, #4]
    4a34:	e7d3      	b.n	49de <_malloc_trim_r+0x36>
    4a36:	46c0      	nop			; (mov r8, r8)
    4a38:	40000430 	.word	0x40000430
    4a3c:	00000fef 	.word	0x00000fef
    4a40:	00000fff 	.word	0x00000fff
    4a44:	400008cc 	.word	0x400008cc
    4a48:	40000838 	.word	0x40000838

00004a4c <_free_r>:
    4a4c:	b5f0      	push	{r4, r5, r6, r7, lr}
    4a4e:	4657      	mov	r7, sl
    4a50:	464e      	mov	r6, r9
    4a52:	4645      	mov	r5, r8
    4a54:	b4e0      	push	{r5, r6, r7}
    4a56:	1c05      	adds	r5, r0, #0
    4a58:	1e0c      	subs	r4, r1, #0
    4a5a:	d05d      	beq.n	4b18 <_free_r+0xcc>
    4a5c:	3c08      	subs	r4, #8
    4a5e:	f000 fc89 	bl	5374 <__malloc_lock>
    4a62:	6860      	ldr	r0, [r4, #4]
    4a64:	2101      	movs	r1, #1
    4a66:	1c03      	adds	r3, r0, #0
    4a68:	438b      	bics	r3, r1
    4a6a:	18e2      	adds	r2, r4, r3
    4a6c:	6857      	ldr	r7, [r2, #4]
    4a6e:	2603      	movs	r6, #3
    4a70:	43b7      	bics	r7, r6
    4a72:	4e5b      	ldr	r6, [pc, #364]	; (4be0 <_free_r+0x194>)
    4a74:	4680      	mov	r8, r0
    4a76:	68b0      	ldr	r0, [r6, #8]
    4a78:	4684      	mov	ip, r0
    4a7a:	4594      	cmp	ip, r2
    4a7c:	d06e      	beq.n	4b5c <_free_r+0x110>
    4a7e:	2000      	movs	r0, #0
    4a80:	4684      	mov	ip, r0
    4a82:	4640      	mov	r0, r8
    4a84:	6057      	str	r7, [r2, #4]
    4a86:	4008      	ands	r0, r1
    4a88:	4680      	mov	r8, r0
    4a8a:	d10e      	bne.n	4aaa <_free_r+0x5e>
    4a8c:	6820      	ldr	r0, [r4, #0]
    4a8e:	1a24      	subs	r4, r4, r0
    4a90:	181b      	adds	r3, r3, r0
    4a92:	68a0      	ldr	r0, [r4, #8]
    4a94:	4682      	mov	sl, r0
    4a96:	2008      	movs	r0, #8
    4a98:	1980      	adds	r0, r0, r6
    4a9a:	468c      	mov	ip, r1
    4a9c:	4582      	cmp	sl, r0
    4a9e:	d004      	beq.n	4aaa <_free_r+0x5e>
    4aa0:	68e1      	ldr	r1, [r4, #12]
    4aa2:	4650      	mov	r0, sl
    4aa4:	60c1      	str	r1, [r0, #12]
    4aa6:	6088      	str	r0, [r1, #8]
    4aa8:	46c4      	mov	ip, r8
    4aaa:	19d1      	adds	r1, r2, r7
    4aac:	6848      	ldr	r0, [r1, #4]
    4aae:	2101      	movs	r1, #1
    4ab0:	4208      	tst	r0, r1
    4ab2:	d107      	bne.n	4ac4 <_free_r+0x78>
    4ab4:	2000      	movs	r0, #0
    4ab6:	19db      	adds	r3, r3, r7
    4ab8:	4584      	cmp	ip, r0
    4aba:	d034      	beq.n	4b26 <_free_r+0xda>
    4abc:	6890      	ldr	r0, [r2, #8]
    4abe:	68d2      	ldr	r2, [r2, #12]
    4ac0:	60c2      	str	r2, [r0, #12]
    4ac2:	6090      	str	r0, [r2, #8]
    4ac4:	2201      	movs	r2, #1
    4ac6:	1c11      	adds	r1, r2, #0
    4ac8:	4319      	orrs	r1, r3
    4aca:	6061      	str	r1, [r4, #4]
    4acc:	2100      	movs	r1, #0
    4ace:	50e3      	str	r3, [r4, r3]
    4ad0:	458c      	cmp	ip, r1
    4ad2:	d11e      	bne.n	4b12 <_free_r+0xc6>
    4ad4:	4943      	ldr	r1, [pc, #268]	; (4be4 <_free_r+0x198>)
    4ad6:	428b      	cmp	r3, r1
    4ad8:	d932      	bls.n	4b40 <_free_r+0xf4>
    4ada:	0a5a      	lsrs	r2, r3, #9
    4adc:	2a04      	cmp	r2, #4
    4ade:	d856      	bhi.n	4b8e <_free_r+0x142>
    4ae0:	0999      	lsrs	r1, r3, #6
    4ae2:	3138      	adds	r1, #56	; 0x38
    4ae4:	00c8      	lsls	r0, r1, #3
    4ae6:	1830      	adds	r0, r6, r0
    4ae8:	6882      	ldr	r2, [r0, #8]
    4aea:	4282      	cmp	r2, r0
    4aec:	d055      	beq.n	4b9a <_free_r+0x14e>
    4aee:	6851      	ldr	r1, [r2, #4]
    4af0:	2603      	movs	r6, #3
    4af2:	43b1      	bics	r1, r6
    4af4:	428b      	cmp	r3, r1
    4af6:	d304      	bcc.n	4b02 <_free_r+0xb6>
    4af8:	e006      	b.n	4b08 <_free_r+0xbc>
    4afa:	6851      	ldr	r1, [r2, #4]
    4afc:	43b1      	bics	r1, r6
    4afe:	428b      	cmp	r3, r1
    4b00:	d202      	bcs.n	4b08 <_free_r+0xbc>
    4b02:	6892      	ldr	r2, [r2, #8]
    4b04:	4290      	cmp	r0, r2
    4b06:	d1f8      	bne.n	4afa <_free_r+0xae>
    4b08:	68d3      	ldr	r3, [r2, #12]
    4b0a:	60e3      	str	r3, [r4, #12]
    4b0c:	60a2      	str	r2, [r4, #8]
    4b0e:	60d4      	str	r4, [r2, #12]
    4b10:	609c      	str	r4, [r3, #8]
    4b12:	1c28      	adds	r0, r5, #0
    4b14:	f000 fc30 	bl	5378 <__malloc_unlock>
    4b18:	bc1c      	pop	{r2, r3, r4}
    4b1a:	4690      	mov	r8, r2
    4b1c:	4699      	mov	r9, r3
    4b1e:	46a2      	mov	sl, r4
    4b20:	bcf0      	pop	{r4, r5, r6, r7}
    4b22:	bc01      	pop	{r0}
    4b24:	4700      	bx	r0
    4b26:	1c37      	adds	r7, r6, #0
    4b28:	6890      	ldr	r0, [r2, #8]
    4b2a:	3708      	adds	r7, #8
    4b2c:	42b8      	cmp	r0, r7
    4b2e:	d1c6      	bne.n	4abe <_free_r+0x72>
    4b30:	4319      	orrs	r1, r3
    4b32:	60c4      	str	r4, [r0, #12]
    4b34:	6084      	str	r4, [r0, #8]
    4b36:	60e0      	str	r0, [r4, #12]
    4b38:	60a0      	str	r0, [r4, #8]
    4b3a:	6061      	str	r1, [r4, #4]
    4b3c:	50e3      	str	r3, [r4, r3]
    4b3e:	e7e8      	b.n	4b12 <_free_r+0xc6>
    4b40:	08db      	lsrs	r3, r3, #3
    4b42:	1099      	asrs	r1, r3, #2
    4b44:	408a      	lsls	r2, r1
    4b46:	6871      	ldr	r1, [r6, #4]
    4b48:	00db      	lsls	r3, r3, #3
    4b4a:	430a      	orrs	r2, r1
    4b4c:	6072      	str	r2, [r6, #4]
    4b4e:	18f6      	adds	r6, r6, r3
    4b50:	68b3      	ldr	r3, [r6, #8]
    4b52:	60e6      	str	r6, [r4, #12]
    4b54:	60a3      	str	r3, [r4, #8]
    4b56:	60dc      	str	r4, [r3, #12]
    4b58:	60b4      	str	r4, [r6, #8]
    4b5a:	e7da      	b.n	4b12 <_free_r+0xc6>
    4b5c:	4642      	mov	r2, r8
    4b5e:	18fb      	adds	r3, r7, r3
    4b60:	420a      	tst	r2, r1
    4b62:	d106      	bne.n	4b72 <_free_r+0x126>
    4b64:	6822      	ldr	r2, [r4, #0]
    4b66:	1aa4      	subs	r4, r4, r2
    4b68:	68a1      	ldr	r1, [r4, #8]
    4b6a:	189b      	adds	r3, r3, r2
    4b6c:	68e2      	ldr	r2, [r4, #12]
    4b6e:	60ca      	str	r2, [r1, #12]
    4b70:	6091      	str	r1, [r2, #8]
    4b72:	2201      	movs	r2, #1
    4b74:	431a      	orrs	r2, r3
    4b76:	6062      	str	r2, [r4, #4]
    4b78:	4a1b      	ldr	r2, [pc, #108]	; (4be8 <_free_r+0x19c>)
    4b7a:	6812      	ldr	r2, [r2, #0]
    4b7c:	60b4      	str	r4, [r6, #8]
    4b7e:	4293      	cmp	r3, r2
    4b80:	d3c7      	bcc.n	4b12 <_free_r+0xc6>
    4b82:	4b1a      	ldr	r3, [pc, #104]	; (4bec <_free_r+0x1a0>)
    4b84:	1c28      	adds	r0, r5, #0
    4b86:	6819      	ldr	r1, [r3, #0]
    4b88:	f7ff ff0e 	bl	49a8 <_malloc_trim_r>
    4b8c:	e7c1      	b.n	4b12 <_free_r+0xc6>
    4b8e:	2a14      	cmp	r2, #20
    4b90:	d80c      	bhi.n	4bac <_free_r+0x160>
    4b92:	1c11      	adds	r1, r2, #0
    4b94:	315b      	adds	r1, #91	; 0x5b
    4b96:	00c8      	lsls	r0, r1, #3
    4b98:	e7a5      	b.n	4ae6 <_free_r+0x9a>
    4b9a:	1089      	asrs	r1, r1, #2
    4b9c:	2301      	movs	r3, #1
    4b9e:	408b      	lsls	r3, r1
    4ba0:	1c19      	adds	r1, r3, #0
    4ba2:	6873      	ldr	r3, [r6, #4]
    4ba4:	4319      	orrs	r1, r3
    4ba6:	6071      	str	r1, [r6, #4]
    4ba8:	1c13      	adds	r3, r2, #0
    4baa:	e7ae      	b.n	4b0a <_free_r+0xbe>
    4bac:	2a54      	cmp	r2, #84	; 0x54
    4bae:	d803      	bhi.n	4bb8 <_free_r+0x16c>
    4bb0:	0b19      	lsrs	r1, r3, #12
    4bb2:	316e      	adds	r1, #110	; 0x6e
    4bb4:	00c8      	lsls	r0, r1, #3
    4bb6:	e796      	b.n	4ae6 <_free_r+0x9a>
    4bb8:	21aa      	movs	r1, #170	; 0xaa
    4bba:	0049      	lsls	r1, r1, #1
    4bbc:	428a      	cmp	r2, r1
    4bbe:	d803      	bhi.n	4bc8 <_free_r+0x17c>
    4bc0:	0bd9      	lsrs	r1, r3, #15
    4bc2:	3177      	adds	r1, #119	; 0x77
    4bc4:	00c8      	lsls	r0, r1, #3
    4bc6:	e78e      	b.n	4ae6 <_free_r+0x9a>
    4bc8:	4909      	ldr	r1, [pc, #36]	; (4bf0 <_free_r+0x1a4>)
    4bca:	428a      	cmp	r2, r1
    4bcc:	d803      	bhi.n	4bd6 <_free_r+0x18a>
    4bce:	0c99      	lsrs	r1, r3, #18
    4bd0:	317c      	adds	r1, #124	; 0x7c
    4bd2:	00c8      	lsls	r0, r1, #3
    4bd4:	e787      	b.n	4ae6 <_free_r+0x9a>
    4bd6:	20fc      	movs	r0, #252	; 0xfc
    4bd8:	0080      	lsls	r0, r0, #2
    4bda:	217e      	movs	r1, #126	; 0x7e
    4bdc:	e783      	b.n	4ae6 <_free_r+0x9a>
    4bde:	46c0      	nop			; (mov r8, r8)
    4be0:	40000430 	.word	0x40000430
    4be4:	000001ff 	.word	0x000001ff
    4be8:	4000083c 	.word	0x4000083c
    4bec:	400008c8 	.word	0x400008c8
    4bf0:	00000554 	.word	0x00000554

00004bf4 <_fwalk>:
    4bf4:	b5f0      	push	{r4, r5, r6, r7, lr}
    4bf6:	4647      	mov	r7, r8
    4bf8:	b480      	push	{r7}
    4bfa:	1c06      	adds	r6, r0, #0
    4bfc:	4688      	mov	r8, r1
    4bfe:	f7ff feaf 	bl	4960 <__sfp_lock_acquire>
    4c02:	22b8      	movs	r2, #184	; 0xb8
    4c04:	0092      	lsls	r2, r2, #2
    4c06:	18b6      	adds	r6, r6, r2
    4c08:	1e37      	subs	r7, r6, #0
    4c0a:	d017      	beq.n	4c3c <_fwalk+0x48>
    4c0c:	2700      	movs	r7, #0
    4c0e:	6875      	ldr	r5, [r6, #4]
    4c10:	68b4      	ldr	r4, [r6, #8]
    4c12:	3d01      	subs	r5, #1
    4c14:	d501      	bpl.n	4c1a <_fwalk+0x26>
    4c16:	e00e      	b.n	4c36 <_fwalk+0x42>
    4c18:	3468      	adds	r4, #104	; 0x68
    4c1a:	220c      	movs	r2, #12
    4c1c:	5ea3      	ldrsh	r3, [r4, r2]
    4c1e:	2b00      	cmp	r3, #0
    4c20:	d007      	beq.n	4c32 <_fwalk+0x3e>
    4c22:	220e      	movs	r2, #14
    4c24:	5ea3      	ldrsh	r3, [r4, r2]
    4c26:	3301      	adds	r3, #1
    4c28:	d003      	beq.n	4c32 <_fwalk+0x3e>
    4c2a:	1c20      	adds	r0, r4, #0
    4c2c:	f000 f83e 	bl	4cac <_fwalk_reent+0x60>
    4c30:	4307      	orrs	r7, r0
    4c32:	3d01      	subs	r5, #1
    4c34:	d5f0      	bpl.n	4c18 <_fwalk+0x24>
    4c36:	6836      	ldr	r6, [r6, #0]
    4c38:	2e00      	cmp	r6, #0
    4c3a:	d1e8      	bne.n	4c0e <_fwalk+0x1a>
    4c3c:	f7ff fe92 	bl	4964 <__sfp_lock_release>
    4c40:	1c38      	adds	r0, r7, #0
    4c42:	bc04      	pop	{r2}
    4c44:	4690      	mov	r8, r2
    4c46:	bcf0      	pop	{r4, r5, r6, r7}
    4c48:	bc02      	pop	{r1}
    4c4a:	4708      	bx	r1

00004c4c <_fwalk_reent>:
    4c4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4c4e:	464f      	mov	r7, r9
    4c50:	4646      	mov	r6, r8
    4c52:	b4c0      	push	{r6, r7}
    4c54:	4680      	mov	r8, r0
    4c56:	4689      	mov	r9, r1
    4c58:	f7ff fe82 	bl	4960 <__sfp_lock_acquire>
    4c5c:	22b8      	movs	r2, #184	; 0xb8
    4c5e:	0092      	lsls	r2, r2, #2
    4c60:	1c16      	adds	r6, r2, #0
    4c62:	4446      	add	r6, r8
    4c64:	1e37      	subs	r7, r6, #0
    4c66:	d018      	beq.n	4c9a <_fwalk_reent+0x4e>
    4c68:	2700      	movs	r7, #0
    4c6a:	6875      	ldr	r5, [r6, #4]
    4c6c:	68b4      	ldr	r4, [r6, #8]
    4c6e:	3d01      	subs	r5, #1
    4c70:	d501      	bpl.n	4c76 <_fwalk_reent+0x2a>
    4c72:	e00f      	b.n	4c94 <_fwalk_reent+0x48>
    4c74:	3468      	adds	r4, #104	; 0x68
    4c76:	220c      	movs	r2, #12
    4c78:	5ea3      	ldrsh	r3, [r4, r2]
    4c7a:	2b00      	cmp	r3, #0
    4c7c:	d008      	beq.n	4c90 <_fwalk_reent+0x44>
    4c7e:	220e      	movs	r2, #14
    4c80:	5ea3      	ldrsh	r3, [r4, r2]
    4c82:	3301      	adds	r3, #1
    4c84:	d004      	beq.n	4c90 <_fwalk_reent+0x44>
    4c86:	4640      	mov	r0, r8
    4c88:	1c21      	adds	r1, r4, #0
    4c8a:	f000 f810 	bl	4cae <_fwalk_reent+0x62>
    4c8e:	4307      	orrs	r7, r0
    4c90:	3d01      	subs	r5, #1
    4c92:	d5ef      	bpl.n	4c74 <_fwalk_reent+0x28>
    4c94:	6836      	ldr	r6, [r6, #0]
    4c96:	2e00      	cmp	r6, #0
    4c98:	d1e7      	bne.n	4c6a <_fwalk_reent+0x1e>
    4c9a:	f7ff fe63 	bl	4964 <__sfp_lock_release>
    4c9e:	1c38      	adds	r0, r7, #0
    4ca0:	bc0c      	pop	{r2, r3}
    4ca2:	4690      	mov	r8, r2
    4ca4:	4699      	mov	r9, r3
    4ca6:	bcf8      	pop	{r3, r4, r5, r6, r7}
    4ca8:	bc02      	pop	{r1}
    4caa:	4708      	bx	r1
    4cac:	4740      	bx	r8
    4cae:	4748      	bx	r9

00004cb0 <malloc>:
    4cb0:	b508      	push	{r3, lr}
    4cb2:	4b04      	ldr	r3, [pc, #16]	; (4cc4 <malloc+0x14>)
    4cb4:	1c01      	adds	r1, r0, #0
    4cb6:	6818      	ldr	r0, [r3, #0]
    4cb8:	f000 f812 	bl	4ce0 <_malloc_r>
    4cbc:	bc08      	pop	{r3}
    4cbe:	bc02      	pop	{r1}
    4cc0:	4708      	bx	r1
    4cc2:	46c0      	nop			; (mov r8, r8)
    4cc4:	40000000 	.word	0x40000000

00004cc8 <free>:
    4cc8:	b508      	push	{r3, lr}
    4cca:	4b04      	ldr	r3, [pc, #16]	; (4cdc <free+0x14>)
    4ccc:	1c01      	adds	r1, r0, #0
    4cce:	6818      	ldr	r0, [r3, #0]
    4cd0:	f7ff febc 	bl	4a4c <_free_r>
    4cd4:	bc08      	pop	{r3}
    4cd6:	bc01      	pop	{r0}
    4cd8:	4700      	bx	r0
    4cda:	46c0      	nop			; (mov r8, r8)
    4cdc:	40000000 	.word	0x40000000

00004ce0 <_malloc_r>:
    4ce0:	b5f0      	push	{r4, r5, r6, r7, lr}
    4ce2:	465f      	mov	r7, fp
    4ce4:	4656      	mov	r6, sl
    4ce6:	464d      	mov	r5, r9
    4ce8:	4644      	mov	r4, r8
    4cea:	b4f0      	push	{r4, r5, r6, r7}
    4cec:	1c0d      	adds	r5, r1, #0
    4cee:	350b      	adds	r5, #11
    4cf0:	b083      	sub	sp, #12
    4cf2:	1c07      	adds	r7, r0, #0
    4cf4:	2d16      	cmp	r5, #22
    4cf6:	d92e      	bls.n	4d56 <_malloc_r+0x76>
    4cf8:	2307      	movs	r3, #7
    4cfa:	439d      	bics	r5, r3
    4cfc:	0feb      	lsrs	r3, r5, #31
    4cfe:	428d      	cmp	r5, r1
    4d00:	d32d      	bcc.n	4d5e <_malloc_r+0x7e>
    4d02:	2b00      	cmp	r3, #0
    4d04:	d12b      	bne.n	4d5e <_malloc_r+0x7e>
    4d06:	1c38      	adds	r0, r7, #0
    4d08:	f000 fb34 	bl	5374 <__malloc_lock>
    4d0c:	4b8c      	ldr	r3, [pc, #560]	; (4f40 <_malloc_r+0x260>)
    4d0e:	429d      	cmp	r5, r3
    4d10:	d829      	bhi.n	4d66 <_malloc_r+0x86>
    4d12:	08ea      	lsrs	r2, r5, #3
    4d14:	4e8b      	ldr	r6, [pc, #556]	; (4f44 <_malloc_r+0x264>)
    4d16:	00d3      	lsls	r3, r2, #3
    4d18:	18f3      	adds	r3, r6, r3
    4d1a:	68dc      	ldr	r4, [r3, #12]
    4d1c:	429c      	cmp	r4, r3
    4d1e:	d100      	bne.n	4d22 <_malloc_r+0x42>
    4d20:	e1b8      	b.n	5094 <_malloc_r+0x3b4>
    4d22:	6863      	ldr	r3, [r4, #4]
    4d24:	2203      	movs	r2, #3
    4d26:	68a1      	ldr	r1, [r4, #8]
    4d28:	4393      	bics	r3, r2
    4d2a:	68e2      	ldr	r2, [r4, #12]
    4d2c:	18e3      	adds	r3, r4, r3
    4d2e:	60ca      	str	r2, [r1, #12]
    4d30:	6091      	str	r1, [r2, #8]
    4d32:	685a      	ldr	r2, [r3, #4]
    4d34:	2101      	movs	r1, #1
    4d36:	430a      	orrs	r2, r1
    4d38:	1c38      	adds	r0, r7, #0
    4d3a:	605a      	str	r2, [r3, #4]
    4d3c:	f000 fb1c 	bl	5378 <__malloc_unlock>
    4d40:	1c20      	adds	r0, r4, #0
    4d42:	3008      	adds	r0, #8
    4d44:	b003      	add	sp, #12
    4d46:	bc3c      	pop	{r2, r3, r4, r5}
    4d48:	4690      	mov	r8, r2
    4d4a:	4699      	mov	r9, r3
    4d4c:	46a2      	mov	sl, r4
    4d4e:	46ab      	mov	fp, r5
    4d50:	bcf0      	pop	{r4, r5, r6, r7}
    4d52:	bc02      	pop	{r1}
    4d54:	4708      	bx	r1
    4d56:	2510      	movs	r5, #16
    4d58:	2300      	movs	r3, #0
    4d5a:	428d      	cmp	r5, r1
    4d5c:	d2d1      	bcs.n	4d02 <_malloc_r+0x22>
    4d5e:	230c      	movs	r3, #12
    4d60:	603b      	str	r3, [r7, #0]
    4d62:	2000      	movs	r0, #0
    4d64:	e7ee      	b.n	4d44 <_malloc_r+0x64>
    4d66:	0a6b      	lsrs	r3, r5, #9
    4d68:	2b00      	cmp	r3, #0
    4d6a:	d02b      	beq.n	4dc4 <_malloc_r+0xe4>
    4d6c:	2b04      	cmp	r3, #4
    4d6e:	d900      	bls.n	4d72 <_malloc_r+0x92>
    4d70:	e179      	b.n	5066 <_malloc_r+0x386>
    4d72:	09ab      	lsrs	r3, r5, #6
    4d74:	3338      	adds	r3, #56	; 0x38
    4d76:	4699      	mov	r9, r3
    4d78:	00d9      	lsls	r1, r3, #3
    4d7a:	4e72      	ldr	r6, [pc, #456]	; (4f44 <_malloc_r+0x264>)
    4d7c:	1871      	adds	r1, r6, r1
    4d7e:	68cc      	ldr	r4, [r1, #12]
    4d80:	42a1      	cmp	r1, r4
    4d82:	d026      	beq.n	4dd2 <_malloc_r+0xf2>
    4d84:	6862      	ldr	r2, [r4, #4]
    4d86:	2003      	movs	r0, #3
    4d88:	4382      	bics	r2, r0
    4d8a:	1b53      	subs	r3, r2, r5
    4d8c:	2b0f      	cmp	r3, #15
    4d8e:	dd08      	ble.n	4da2 <_malloc_r+0xc2>
    4d90:	e01c      	b.n	4dcc <_malloc_r+0xec>
    4d92:	68e4      	ldr	r4, [r4, #12]
    4d94:	42a1      	cmp	r1, r4
    4d96:	d01c      	beq.n	4dd2 <_malloc_r+0xf2>
    4d98:	6862      	ldr	r2, [r4, #4]
    4d9a:	4382      	bics	r2, r0
    4d9c:	1b53      	subs	r3, r2, r5
    4d9e:	2b0f      	cmp	r3, #15
    4da0:	dc14      	bgt.n	4dcc <_malloc_r+0xec>
    4da2:	2b00      	cmp	r3, #0
    4da4:	dbf5      	blt.n	4d92 <_malloc_r+0xb2>
    4da6:	68e3      	ldr	r3, [r4, #12]
    4da8:	68a1      	ldr	r1, [r4, #8]
    4daa:	60cb      	str	r3, [r1, #12]
    4dac:	6099      	str	r1, [r3, #8]
    4dae:	18a2      	adds	r2, r4, r2
    4db0:	6853      	ldr	r3, [r2, #4]
    4db2:	2101      	movs	r1, #1
    4db4:	430b      	orrs	r3, r1
    4db6:	1c38      	adds	r0, r7, #0
    4db8:	6053      	str	r3, [r2, #4]
    4dba:	f000 fadd 	bl	5378 <__malloc_unlock>
    4dbe:	1c20      	adds	r0, r4, #0
    4dc0:	3008      	adds	r0, #8
    4dc2:	e7bf      	b.n	4d44 <_malloc_r+0x64>
    4dc4:	08e8      	lsrs	r0, r5, #3
    4dc6:	4681      	mov	r9, r0
    4dc8:	00c1      	lsls	r1, r0, #3
    4dca:	e7d6      	b.n	4d7a <_malloc_r+0x9a>
    4dcc:	2301      	movs	r3, #1
    4dce:	425b      	negs	r3, r3
    4dd0:	4499      	add	r9, r3
    4dd2:	2401      	movs	r4, #1
    4dd4:	44a1      	add	r9, r4
    4dd6:	1c31      	adds	r1, r6, #0
    4dd8:	3108      	adds	r1, #8
    4dda:	688c      	ldr	r4, [r1, #8]
    4ddc:	42a1      	cmp	r1, r4
    4dde:	d100      	bne.n	4de2 <_malloc_r+0x102>
    4de0:	e085      	b.n	4eee <_malloc_r+0x20e>
    4de2:	6862      	ldr	r2, [r4, #4]
    4de4:	2303      	movs	r3, #3
    4de6:	439a      	bics	r2, r3
    4de8:	1b53      	subs	r3, r2, r5
    4dea:	4693      	mov	fp, r2
    4dec:	2b0f      	cmp	r3, #15
    4dee:	dd00      	ble.n	4df2 <_malloc_r+0x112>
    4df0:	e142      	b.n	5078 <_malloc_r+0x398>
    4df2:	60c9      	str	r1, [r1, #12]
    4df4:	6089      	str	r1, [r1, #8]
    4df6:	2b00      	cmp	r3, #0
    4df8:	db00      	blt.n	4dfc <_malloc_r+0x11c>
    4dfa:	e09d      	b.n	4f38 <_malloc_r+0x258>
    4dfc:	4b52      	ldr	r3, [pc, #328]	; (4f48 <_malloc_r+0x268>)
    4dfe:	459b      	cmp	fp, r3
    4e00:	d851      	bhi.n	4ea6 <_malloc_r+0x1c6>
    4e02:	08d2      	lsrs	r2, r2, #3
    4e04:	1093      	asrs	r3, r2, #2
    4e06:	2001      	movs	r0, #1
    4e08:	4098      	lsls	r0, r3
    4e0a:	00d2      	lsls	r2, r2, #3
    4e0c:	6873      	ldr	r3, [r6, #4]
    4e0e:	18b2      	adds	r2, r6, r2
    4e10:	4303      	orrs	r3, r0
    4e12:	6890      	ldr	r0, [r2, #8]
    4e14:	60e2      	str	r2, [r4, #12]
    4e16:	60a0      	str	r0, [r4, #8]
    4e18:	60c4      	str	r4, [r0, #12]
    4e1a:	6094      	str	r4, [r2, #8]
    4e1c:	464c      	mov	r4, r9
    4e1e:	10a2      	asrs	r2, r4, #2
    4e20:	2001      	movs	r0, #1
    4e22:	4090      	lsls	r0, r2
    4e24:	6073      	str	r3, [r6, #4]
    4e26:	4298      	cmp	r0, r3
    4e28:	d868      	bhi.n	4efc <_malloc_r+0x21c>
    4e2a:	4218      	tst	r0, r3
    4e2c:	d10c      	bne.n	4e48 <_malloc_r+0x168>
    4e2e:	2203      	movs	r2, #3
    4e30:	4394      	bics	r4, r2
    4e32:	1c22      	adds	r2, r4, #0
    4e34:	3204      	adds	r2, #4
    4e36:	0040      	lsls	r0, r0, #1
    4e38:	4691      	mov	r9, r2
    4e3a:	4218      	tst	r0, r3
    4e3c:	d104      	bne.n	4e48 <_malloc_r+0x168>
    4e3e:	2204      	movs	r2, #4
    4e40:	0040      	lsls	r0, r0, #1
    4e42:	4491      	add	r9, r2
    4e44:	4203      	tst	r3, r0
    4e46:	d0fa      	beq.n	4e3e <_malloc_r+0x15e>
    4e48:	2303      	movs	r3, #3
    4e4a:	4698      	mov	r8, r3
    4e4c:	464c      	mov	r4, r9
    4e4e:	00e3      	lsls	r3, r4, #3
    4e50:	199b      	adds	r3, r3, r6
    4e52:	469b      	mov	fp, r3
    4e54:	469c      	mov	ip, r3
    4e56:	46ca      	mov	sl, r9
    4e58:	4662      	mov	r2, ip
    4e5a:	68d4      	ldr	r4, [r2, #12]
    4e5c:	45a4      	cmp	ip, r4
    4e5e:	d107      	bne.n	4e70 <_malloc_r+0x190>
    4e60:	e10f      	b.n	5082 <_malloc_r+0x3a2>
    4e62:	2b00      	cmp	r3, #0
    4e64:	db00      	blt.n	4e68 <_malloc_r+0x188>
    4e66:	e11e      	b.n	50a6 <_malloc_r+0x3c6>
    4e68:	68e4      	ldr	r4, [r4, #12]
    4e6a:	45a4      	cmp	ip, r4
    4e6c:	d100      	bne.n	4e70 <_malloc_r+0x190>
    4e6e:	e108      	b.n	5082 <_malloc_r+0x3a2>
    4e70:	6862      	ldr	r2, [r4, #4]
    4e72:	4643      	mov	r3, r8
    4e74:	439a      	bics	r2, r3
    4e76:	1b53      	subs	r3, r2, r5
    4e78:	2b0f      	cmp	r3, #15
    4e7a:	ddf2      	ble.n	4e62 <_malloc_r+0x182>
    4e7c:	2001      	movs	r0, #1
    4e7e:	1962      	adds	r2, r4, r5
    4e80:	4305      	orrs	r5, r0
    4e82:	68a6      	ldr	r6, [r4, #8]
    4e84:	6065      	str	r5, [r4, #4]
    4e86:	68e5      	ldr	r5, [r4, #12]
    4e88:	60f5      	str	r5, [r6, #12]
    4e8a:	60ae      	str	r6, [r5, #8]
    4e8c:	4318      	orrs	r0, r3
    4e8e:	60ca      	str	r2, [r1, #12]
    4e90:	608a      	str	r2, [r1, #8]
    4e92:	6050      	str	r0, [r2, #4]
    4e94:	60d1      	str	r1, [r2, #12]
    4e96:	6091      	str	r1, [r2, #8]
    4e98:	1c38      	adds	r0, r7, #0
    4e9a:	50d3      	str	r3, [r2, r3]
    4e9c:	f000 fa6c 	bl	5378 <__malloc_unlock>
    4ea0:	1c20      	adds	r0, r4, #0
    4ea2:	3008      	adds	r0, #8
    4ea4:	e74e      	b.n	4d44 <_malloc_r+0x64>
    4ea6:	0a53      	lsrs	r3, r2, #9
    4ea8:	2b04      	cmp	r3, #4
    4eaa:	d900      	bls.n	4eae <_malloc_r+0x1ce>
    4eac:	e10e      	b.n	50cc <_malloc_r+0x3ec>
    4eae:	0990      	lsrs	r0, r2, #6
    4eb0:	3038      	adds	r0, #56	; 0x38
    4eb2:	4680      	mov	r8, r0
    4eb4:	4640      	mov	r0, r8
    4eb6:	00c3      	lsls	r3, r0, #3
    4eb8:	199b      	adds	r3, r3, r6
    4eba:	469c      	mov	ip, r3
    4ebc:	689b      	ldr	r3, [r3, #8]
    4ebe:	4563      	cmp	r3, ip
    4ec0:	d100      	bne.n	4ec4 <_malloc_r+0x1e4>
    4ec2:	e117      	b.n	50f4 <_malloc_r+0x414>
    4ec4:	685a      	ldr	r2, [r3, #4]
    4ec6:	2003      	movs	r0, #3
    4ec8:	4382      	bics	r2, r0
    4eca:	4680      	mov	r8, r0
    4ecc:	4593      	cmp	fp, r2
    4ece:	d306      	bcc.n	4ede <_malloc_r+0x1fe>
    4ed0:	e008      	b.n	4ee4 <_malloc_r+0x204>
    4ed2:	6858      	ldr	r0, [r3, #4]
    4ed4:	1c02      	adds	r2, r0, #0
    4ed6:	4640      	mov	r0, r8
    4ed8:	4382      	bics	r2, r0
    4eda:	4593      	cmp	fp, r2
    4edc:	d202      	bcs.n	4ee4 <_malloc_r+0x204>
    4ede:	689b      	ldr	r3, [r3, #8]
    4ee0:	459c      	cmp	ip, r3
    4ee2:	d1f6      	bne.n	4ed2 <_malloc_r+0x1f2>
    4ee4:	68da      	ldr	r2, [r3, #12]
    4ee6:	60e2      	str	r2, [r4, #12]
    4ee8:	60a3      	str	r3, [r4, #8]
    4eea:	60dc      	str	r4, [r3, #12]
    4eec:	6094      	str	r4, [r2, #8]
    4eee:	464c      	mov	r4, r9
    4ef0:	10a2      	asrs	r2, r4, #2
    4ef2:	2001      	movs	r0, #1
    4ef4:	6873      	ldr	r3, [r6, #4]
    4ef6:	4090      	lsls	r0, r2
    4ef8:	4298      	cmp	r0, r3
    4efa:	d996      	bls.n	4e2a <_malloc_r+0x14a>
    4efc:	68b4      	ldr	r4, [r6, #8]
    4efe:	6863      	ldr	r3, [r4, #4]
    4f00:	2203      	movs	r2, #3
    4f02:	4393      	bics	r3, r2
    4f04:	469a      	mov	sl, r3
    4f06:	1b5b      	subs	r3, r3, r5
    4f08:	0fd8      	lsrs	r0, r3, #31
    4f0a:	3a03      	subs	r2, #3
    4f0c:	210f      	movs	r1, #15
    4f0e:	4299      	cmp	r1, r3
    4f10:	4142      	adcs	r2, r0
    4f12:	0612      	lsls	r2, r2, #24
    4f14:	2a00      	cmp	r2, #0
    4f16:	d119      	bne.n	4f4c <_malloc_r+0x26c>
    4f18:	45aa      	cmp	sl, r5
    4f1a:	d317      	bcc.n	4f4c <_malloc_r+0x26c>
    4f1c:	2201      	movs	r2, #1
    4f1e:	1c11      	adds	r1, r2, #0
    4f20:	4329      	orrs	r1, r5
    4f22:	4313      	orrs	r3, r2
    4f24:	1965      	adds	r5, r4, r5
    4f26:	6061      	str	r1, [r4, #4]
    4f28:	1c38      	adds	r0, r7, #0
    4f2a:	60b5      	str	r5, [r6, #8]
    4f2c:	606b      	str	r3, [r5, #4]
    4f2e:	f000 fa23 	bl	5378 <__malloc_unlock>
    4f32:	1c20      	adds	r0, r4, #0
    4f34:	3008      	adds	r0, #8
    4f36:	e705      	b.n	4d44 <_malloc_r+0x64>
    4f38:	1c22      	adds	r2, r4, #0
    4f3a:	445a      	add	r2, fp
    4f3c:	e738      	b.n	4db0 <_malloc_r+0xd0>
    4f3e:	46c0      	nop			; (mov r8, r8)
    4f40:	000001f7 	.word	0x000001f7
    4f44:	40000430 	.word	0x40000430
    4f48:	000001ff 	.word	0x000001ff
    4f4c:	48a3      	ldr	r0, [pc, #652]	; (51dc <_malloc_r+0x4fc>)
    4f4e:	6803      	ldr	r3, [r0, #0]
    4f50:	49a3      	ldr	r1, [pc, #652]	; (51e0 <_malloc_r+0x500>)
    4f52:	3310      	adds	r3, #16
    4f54:	195b      	adds	r3, r3, r5
    4f56:	469b      	mov	fp, r3
    4f58:	688b      	ldr	r3, [r1, #8]
    4f5a:	4680      	mov	r8, r0
    4f5c:	4689      	mov	r9, r1
    4f5e:	3301      	adds	r3, #1
    4f60:	d005      	beq.n	4f6e <_malloc_r+0x28e>
    4f62:	4aa0      	ldr	r2, [pc, #640]	; (51e4 <_malloc_r+0x504>)
    4f64:	1c13      	adds	r3, r2, #0
    4f66:	445b      	add	r3, fp
    4f68:	0b1b      	lsrs	r3, r3, #12
    4f6a:	031b      	lsls	r3, r3, #12
    4f6c:	469b      	mov	fp, r3
    4f6e:	1c38      	adds	r0, r7, #0
    4f70:	4659      	mov	r1, fp
    4f72:	f7fc fe13 	bl	1b9c <_sbrk_r>
    4f76:	9001      	str	r0, [sp, #4]
    4f78:	1c43      	adds	r3, r0, #1
    4f7a:	d05c      	beq.n	5036 <_malloc_r+0x356>
    4f7c:	1c22      	adds	r2, r4, #0
    4f7e:	4452      	add	r2, sl
    4f80:	4282      	cmp	r2, r0
    4f82:	d900      	bls.n	4f86 <_malloc_r+0x2a6>
    4f84:	e0a7      	b.n	50d6 <_malloc_r+0x3f6>
    4f86:	4641      	mov	r1, r8
    4f88:	684b      	ldr	r3, [r1, #4]
    4f8a:	445b      	add	r3, fp
    4f8c:	604b      	str	r3, [r1, #4]
    4f8e:	4282      	cmp	r2, r0
    4f90:	d100      	bne.n	4f94 <_malloc_r+0x2b4>
    4f92:	e0f4      	b.n	517e <_malloc_r+0x49e>
    4f94:	4649      	mov	r1, r9
    4f96:	6889      	ldr	r1, [r1, #8]
    4f98:	3101      	adds	r1, #1
    4f9a:	d100      	bne.n	4f9e <_malloc_r+0x2be>
    4f9c:	e0fa      	b.n	5194 <_malloc_r+0x4b4>
    4f9e:	18c3      	adds	r3, r0, r3
    4fa0:	1a9a      	subs	r2, r3, r2
    4fa2:	4643      	mov	r3, r8
    4fa4:	605a      	str	r2, [r3, #4]
    4fa6:	2307      	movs	r3, #7
    4fa8:	4003      	ands	r3, r0
    4faa:	d100      	bne.n	4fae <_malloc_r+0x2ce>
    4fac:	e09f      	b.n	50ee <_malloc_r+0x40e>
    4fae:	2208      	movs	r2, #8
    4fb0:	1ad2      	subs	r2, r2, r3
    4fb2:	1880      	adds	r0, r0, r2
    4fb4:	9001      	str	r0, [sp, #4]
    4fb6:	2080      	movs	r0, #128	; 0x80
    4fb8:	0140      	lsls	r0, r0, #5
    4fba:	1812      	adds	r2, r2, r0
    4fbc:	9901      	ldr	r1, [sp, #4]
    4fbe:	1c0b      	adds	r3, r1, #0
    4fc0:	445b      	add	r3, fp
    4fc2:	051b      	lsls	r3, r3, #20
    4fc4:	0d1b      	lsrs	r3, r3, #20
    4fc6:	1ad3      	subs	r3, r2, r3
    4fc8:	1c38      	adds	r0, r7, #0
    4fca:	1c19      	adds	r1, r3, #0
    4fcc:	4699      	mov	r9, r3
    4fce:	f7fc fde5 	bl	1b9c <_sbrk_r>
    4fd2:	1c42      	adds	r2, r0, #1
    4fd4:	d100      	bne.n	4fd8 <_malloc_r+0x2f8>
    4fd6:	e0e8      	b.n	51aa <_malloc_r+0x4ca>
    4fd8:	9b01      	ldr	r3, [sp, #4]
    4fda:	1ac0      	subs	r0, r0, r3
    4fdc:	4448      	add	r0, r9
    4fde:	2301      	movs	r3, #1
    4fe0:	4318      	orrs	r0, r3
    4fe2:	4642      	mov	r2, r8
    4fe4:	6853      	ldr	r3, [r2, #4]
    4fe6:	9901      	ldr	r1, [sp, #4]
    4fe8:	444b      	add	r3, r9
    4fea:	6053      	str	r3, [r2, #4]
    4fec:	60b1      	str	r1, [r6, #8]
    4fee:	6048      	str	r0, [r1, #4]
    4ff0:	42b4      	cmp	r4, r6
    4ff2:	d015      	beq.n	5020 <_malloc_r+0x340>
    4ff4:	220f      	movs	r2, #15
    4ff6:	4592      	cmp	sl, r2
    4ff8:	d800      	bhi.n	4ffc <_malloc_r+0x31c>
    4ffa:	e094      	b.n	5126 <_malloc_r+0x446>
    4ffc:	200c      	movs	r0, #12
    4ffe:	4240      	negs	r0, r0
    5000:	1c02      	adds	r2, r0, #0
    5002:	2107      	movs	r1, #7
    5004:	6860      	ldr	r0, [r4, #4]
    5006:	4452      	add	r2, sl
    5008:	438a      	bics	r2, r1
    500a:	3906      	subs	r1, #6
    500c:	4001      	ands	r1, r0
    500e:	4311      	orrs	r1, r2
    5010:	6061      	str	r1, [r4, #4]
    5012:	2005      	movs	r0, #5
    5014:	18a1      	adds	r1, r4, r2
    5016:	6048      	str	r0, [r1, #4]
    5018:	6088      	str	r0, [r1, #8]
    501a:	2a0f      	cmp	r2, #15
    501c:	d900      	bls.n	5020 <_malloc_r+0x340>
    501e:	e0bc      	b.n	519a <_malloc_r+0x4ba>
    5020:	4644      	mov	r4, r8
    5022:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    5024:	4293      	cmp	r3, r2
    5026:	d900      	bls.n	502a <_malloc_r+0x34a>
    5028:	62e3      	str	r3, [r4, #44]	; 0x2c
    502a:	4640      	mov	r0, r8
    502c:	6b02      	ldr	r2, [r0, #48]	; 0x30
    502e:	4293      	cmp	r3, r2
    5030:	d901      	bls.n	5036 <_malloc_r+0x356>
    5032:	4641      	mov	r1, r8
    5034:	630b      	str	r3, [r1, #48]	; 0x30
    5036:	68b4      	ldr	r4, [r6, #8]
    5038:	6862      	ldr	r2, [r4, #4]
    503a:	2303      	movs	r3, #3
    503c:	439a      	bics	r2, r3
    503e:	4692      	mov	sl, r2
    5040:	4652      	mov	r2, sl
    5042:	1b53      	subs	r3, r2, r5
    5044:	2100      	movs	r1, #0
    5046:	0fd8      	lsrs	r0, r3, #31
    5048:	220f      	movs	r2, #15
    504a:	4688      	mov	r8, r1
    504c:	429a      	cmp	r2, r3
    504e:	4141      	adcs	r1, r0
    5050:	0609      	lsls	r1, r1, #24
    5052:	4541      	cmp	r1, r8
    5054:	d102      	bne.n	505c <_malloc_r+0x37c>
    5056:	45aa      	cmp	sl, r5
    5058:	d300      	bcc.n	505c <_malloc_r+0x37c>
    505a:	e75f      	b.n	4f1c <_malloc_r+0x23c>
    505c:	1c38      	adds	r0, r7, #0
    505e:	f000 f98b 	bl	5378 <__malloc_unlock>
    5062:	2000      	movs	r0, #0
    5064:	e66e      	b.n	4d44 <_malloc_r+0x64>
    5066:	2b14      	cmp	r3, #20
    5068:	d92c      	bls.n	50c4 <_malloc_r+0x3e4>
    506a:	2b54      	cmp	r3, #84	; 0x54
    506c:	d836      	bhi.n	50dc <_malloc_r+0x3fc>
    506e:	0b2b      	lsrs	r3, r5, #12
    5070:	336e      	adds	r3, #110	; 0x6e
    5072:	4699      	mov	r9, r3
    5074:	00d9      	lsls	r1, r3, #3
    5076:	e680      	b.n	4d7a <_malloc_r+0x9a>
    5078:	2001      	movs	r0, #1
    507a:	1962      	adds	r2, r4, r5
    507c:	4305      	orrs	r5, r0
    507e:	6065      	str	r5, [r4, #4]
    5080:	e704      	b.n	4e8c <_malloc_r+0x1ac>
    5082:	2401      	movs	r4, #1
    5084:	44a2      	add	sl, r4
    5086:	4652      	mov	r2, sl
    5088:	4643      	mov	r3, r8
    508a:	421a      	tst	r2, r3
    508c:	d051      	beq.n	5132 <_malloc_r+0x452>
    508e:	2408      	movs	r4, #8
    5090:	44a4      	add	ip, r4
    5092:	e6e1      	b.n	4e58 <_malloc_r+0x178>
    5094:	1c23      	adds	r3, r4, #0
    5096:	6964      	ldr	r4, [r4, #20]
    5098:	3202      	adds	r2, #2
    509a:	3308      	adds	r3, #8
    509c:	4691      	mov	r9, r2
    509e:	42a3      	cmp	r3, r4
    50a0:	d100      	bne.n	50a4 <_malloc_r+0x3c4>
    50a2:	e698      	b.n	4dd6 <_malloc_r+0xf6>
    50a4:	e63d      	b.n	4d22 <_malloc_r+0x42>
    50a6:	18a2      	adds	r2, r4, r2
    50a8:	6853      	ldr	r3, [r2, #4]
    50aa:	2101      	movs	r1, #1
    50ac:	430b      	orrs	r3, r1
    50ae:	6053      	str	r3, [r2, #4]
    50b0:	68e3      	ldr	r3, [r4, #12]
    50b2:	68a2      	ldr	r2, [r4, #8]
    50b4:	1c38      	adds	r0, r7, #0
    50b6:	60d3      	str	r3, [r2, #12]
    50b8:	609a      	str	r2, [r3, #8]
    50ba:	f000 f95d 	bl	5378 <__malloc_unlock>
    50be:	1c20      	adds	r0, r4, #0
    50c0:	3008      	adds	r0, #8
    50c2:	e63f      	b.n	4d44 <_malloc_r+0x64>
    50c4:	335b      	adds	r3, #91	; 0x5b
    50c6:	4699      	mov	r9, r3
    50c8:	00d9      	lsls	r1, r3, #3
    50ca:	e656      	b.n	4d7a <_malloc_r+0x9a>
    50cc:	2b14      	cmp	r3, #20
    50ce:	d823      	bhi.n	5118 <_malloc_r+0x438>
    50d0:	335b      	adds	r3, #91	; 0x5b
    50d2:	4698      	mov	r8, r3
    50d4:	e6ee      	b.n	4eb4 <_malloc_r+0x1d4>
    50d6:	42b4      	cmp	r4, r6
    50d8:	d1ad      	bne.n	5036 <_malloc_r+0x356>
    50da:	e754      	b.n	4f86 <_malloc_r+0x2a6>
    50dc:	22aa      	movs	r2, #170	; 0xaa
    50de:	0052      	lsls	r2, r2, #1
    50e0:	4293      	cmp	r3, r2
    50e2:	d811      	bhi.n	5108 <_malloc_r+0x428>
    50e4:	0beb      	lsrs	r3, r5, #15
    50e6:	3377      	adds	r3, #119	; 0x77
    50e8:	4699      	mov	r9, r3
    50ea:	00d9      	lsls	r1, r3, #3
    50ec:	e645      	b.n	4d7a <_malloc_r+0x9a>
    50ee:	2280      	movs	r2, #128	; 0x80
    50f0:	0152      	lsls	r2, r2, #5
    50f2:	e763      	b.n	4fbc <_malloc_r+0x2dc>
    50f4:	4642      	mov	r2, r8
    50f6:	1090      	asrs	r0, r2, #2
    50f8:	2201      	movs	r2, #1
    50fa:	4082      	lsls	r2, r0
    50fc:	1c10      	adds	r0, r2, #0
    50fe:	6872      	ldr	r2, [r6, #4]
    5100:	4302      	orrs	r2, r0
    5102:	6072      	str	r2, [r6, #4]
    5104:	1c1a      	adds	r2, r3, #0
    5106:	e6ee      	b.n	4ee6 <_malloc_r+0x206>
    5108:	4a37      	ldr	r2, [pc, #220]	; (51e8 <_malloc_r+0x508>)
    510a:	4293      	cmp	r3, r2
    510c:	d829      	bhi.n	5162 <_malloc_r+0x482>
    510e:	0cab      	lsrs	r3, r5, #18
    5110:	337c      	adds	r3, #124	; 0x7c
    5112:	4699      	mov	r9, r3
    5114:	00d9      	lsls	r1, r3, #3
    5116:	e630      	b.n	4d7a <_malloc_r+0x9a>
    5118:	2b54      	cmp	r3, #84	; 0x54
    511a:	d827      	bhi.n	516c <_malloc_r+0x48c>
    511c:	465b      	mov	r3, fp
    511e:	0b18      	lsrs	r0, r3, #12
    5120:	306e      	adds	r0, #110	; 0x6e
    5122:	4680      	mov	r8, r0
    5124:	e6c6      	b.n	4eb4 <_malloc_r+0x1d4>
    5126:	2301      	movs	r3, #1
    5128:	604b      	str	r3, [r1, #4]
    512a:	3b01      	subs	r3, #1
    512c:	1c0c      	adds	r4, r1, #0
    512e:	469a      	mov	sl, r3
    5130:	e786      	b.n	5040 <_malloc_r+0x360>
    5132:	465b      	mov	r3, fp
    5134:	464c      	mov	r4, r9
    5136:	e000      	b.n	513a <_malloc_r+0x45a>
    5138:	3c01      	subs	r4, #1
    513a:	4642      	mov	r2, r8
    513c:	4214      	tst	r4, r2
    513e:	d044      	beq.n	51ca <_malloc_r+0x4ea>
    5140:	1c1a      	adds	r2, r3, #0
    5142:	681b      	ldr	r3, [r3, #0]
    5144:	3a08      	subs	r2, #8
    5146:	4293      	cmp	r3, r2
    5148:	d0f6      	beq.n	5138 <_malloc_r+0x458>
    514a:	6873      	ldr	r3, [r6, #4]
    514c:	0040      	lsls	r0, r0, #1
    514e:	4298      	cmp	r0, r3
    5150:	d900      	bls.n	5154 <_malloc_r+0x474>
    5152:	e6d3      	b.n	4efc <_malloc_r+0x21c>
    5154:	2800      	cmp	r0, #0
    5156:	d100      	bne.n	515a <_malloc_r+0x47a>
    5158:	e6d0      	b.n	4efc <_malloc_r+0x21c>
    515a:	4203      	tst	r3, r0
    515c:	d039      	beq.n	51d2 <_malloc_r+0x4f2>
    515e:	46d1      	mov	r9, sl
    5160:	e674      	b.n	4e4c <_malloc_r+0x16c>
    5162:	21fc      	movs	r1, #252	; 0xfc
    5164:	227e      	movs	r2, #126	; 0x7e
    5166:	0089      	lsls	r1, r1, #2
    5168:	4691      	mov	r9, r2
    516a:	e606      	b.n	4d7a <_malloc_r+0x9a>
    516c:	20aa      	movs	r0, #170	; 0xaa
    516e:	0040      	lsls	r0, r0, #1
    5170:	4283      	cmp	r3, r0
    5172:	d81e      	bhi.n	51b2 <_malloc_r+0x4d2>
    5174:	465a      	mov	r2, fp
    5176:	0bd0      	lsrs	r0, r2, #15
    5178:	3077      	adds	r0, #119	; 0x77
    517a:	4680      	mov	r8, r0
    517c:	e69a      	b.n	4eb4 <_malloc_r+0x1d4>
    517e:	0511      	lsls	r1, r2, #20
    5180:	2900      	cmp	r1, #0
    5182:	d000      	beq.n	5186 <_malloc_r+0x4a6>
    5184:	e706      	b.n	4f94 <_malloc_r+0x2b4>
    5186:	4659      	mov	r1, fp
    5188:	68b2      	ldr	r2, [r6, #8]
    518a:	4451      	add	r1, sl
    518c:	2001      	movs	r0, #1
    518e:	4301      	orrs	r1, r0
    5190:	6051      	str	r1, [r2, #4]
    5192:	e745      	b.n	5020 <_malloc_r+0x340>
    5194:	464a      	mov	r2, r9
    5196:	6090      	str	r0, [r2, #8]
    5198:	e705      	b.n	4fa6 <_malloc_r+0x2c6>
    519a:	1c21      	adds	r1, r4, #0
    519c:	3108      	adds	r1, #8
    519e:	1c38      	adds	r0, r7, #0
    51a0:	f7ff fc54 	bl	4a4c <_free_r>
    51a4:	4641      	mov	r1, r8
    51a6:	684b      	ldr	r3, [r1, #4]
    51a8:	e73a      	b.n	5020 <_malloc_r+0x340>
    51aa:	2100      	movs	r1, #0
    51ac:	2001      	movs	r0, #1
    51ae:	4689      	mov	r9, r1
    51b0:	e717      	b.n	4fe2 <_malloc_r+0x302>
    51b2:	4a0d      	ldr	r2, [pc, #52]	; (51e8 <_malloc_r+0x508>)
    51b4:	207e      	movs	r0, #126	; 0x7e
    51b6:	4694      	mov	ip, r2
    51b8:	4680      	mov	r8, r0
    51ba:	4563      	cmp	r3, ip
    51bc:	d900      	bls.n	51c0 <_malloc_r+0x4e0>
    51be:	e679      	b.n	4eb4 <_malloc_r+0x1d4>
    51c0:	465b      	mov	r3, fp
    51c2:	0c98      	lsrs	r0, r3, #18
    51c4:	307c      	adds	r0, #124	; 0x7c
    51c6:	4680      	mov	r8, r0
    51c8:	e674      	b.n	4eb4 <_malloc_r+0x1d4>
    51ca:	6873      	ldr	r3, [r6, #4]
    51cc:	4383      	bics	r3, r0
    51ce:	6073      	str	r3, [r6, #4]
    51d0:	e7bb      	b.n	514a <_malloc_r+0x46a>
    51d2:	2404      	movs	r4, #4
    51d4:	44a2      	add	sl, r4
    51d6:	0040      	lsls	r0, r0, #1
    51d8:	e7bf      	b.n	515a <_malloc_r+0x47a>
    51da:	46c0      	nop			; (mov r8, r8)
    51dc:	400008c8 	.word	0x400008c8
    51e0:	40000830 	.word	0x40000830
    51e4:	00000fff 	.word	0x00000fff
    51e8:	00000554 	.word	0x00000554

000051ec <memcpy>:
    51ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    51ee:	464f      	mov	r7, r9
    51f0:	4646      	mov	r6, r8
    51f2:	b4c0      	push	{r6, r7}
    51f4:	2a03      	cmp	r2, #3
    51f6:	d80d      	bhi.n	5214 <memcpy+0x28>
    51f8:	2a00      	cmp	r2, #0
    51fa:	d005      	beq.n	5208 <memcpy+0x1c>
    51fc:	2300      	movs	r3, #0
    51fe:	5ccc      	ldrb	r4, [r1, r3]
    5200:	54c4      	strb	r4, [r0, r3]
    5202:	3301      	adds	r3, #1
    5204:	4293      	cmp	r3, r2
    5206:	d1fa      	bne.n	51fe <memcpy+0x12>
    5208:	bc0c      	pop	{r2, r3}
    520a:	4690      	mov	r8, r2
    520c:	4699      	mov	r9, r3
    520e:	bcf0      	pop	{r4, r5, r6, r7}
    5210:	bc02      	pop	{r1}
    5212:	4708      	bx	r1
    5214:	1882      	adds	r2, r0, r2
    5216:	1c03      	adds	r3, r0, #0
    5218:	2503      	movs	r5, #3
    521a:	e003      	b.n	5224 <memcpy+0x38>
    521c:	780c      	ldrb	r4, [r1, #0]
    521e:	3101      	adds	r1, #1
    5220:	701c      	strb	r4, [r3, #0]
    5222:	3301      	adds	r3, #1
    5224:	2403      	movs	r4, #3
    5226:	422b      	tst	r3, r5
    5228:	d1f8      	bne.n	521c <memcpy+0x30>
    522a:	400c      	ands	r4, r1
    522c:	d041      	beq.n	52b2 <memcpy+0xc6>
    522e:	00e7      	lsls	r7, r4, #3
    5230:	46bc      	mov	ip, r7
    5232:	2704      	movs	r7, #4
    5234:	4266      	negs	r6, r4
    5236:	1b3c      	subs	r4, r7, r4
    5238:	00e4      	lsls	r4, r4, #3
    523a:	598d      	ldr	r5, [r1, r6]
    523c:	46a1      	mov	r9, r4
    523e:	e00b      	b.n	5258 <memcpy+0x6c>
    5240:	3104      	adds	r1, #4
    5242:	598f      	ldr	r7, [r1, r6]
    5244:	4664      	mov	r4, ip
    5246:	40e5      	lsrs	r5, r4
    5248:	46a8      	mov	r8, r5
    524a:	464c      	mov	r4, r9
    524c:	1c3d      	adds	r5, r7, #0
    524e:	40a5      	lsls	r5, r4
    5250:	4644      	mov	r4, r8
    5252:	4325      	orrs	r5, r4
    5254:	c320      	stmia	r3!, {r5}
    5256:	1c3d      	adds	r5, r7, #0
    5258:	1ad7      	subs	r7, r2, r3
    525a:	2f03      	cmp	r7, #3
    525c:	dcf0      	bgt.n	5240 <memcpy+0x54>
    525e:	e003      	b.n	5268 <memcpy+0x7c>
    5260:	780c      	ldrb	r4, [r1, #0]
    5262:	3101      	adds	r1, #1
    5264:	701c      	strb	r4, [r3, #0]
    5266:	3301      	adds	r3, #1
    5268:	4293      	cmp	r3, r2
    526a:	d3f9      	bcc.n	5260 <memcpy+0x74>
    526c:	e7cc      	b.n	5208 <memcpy+0x1c>
    526e:	680c      	ldr	r4, [r1, #0]
    5270:	601c      	str	r4, [r3, #0]
    5272:	684c      	ldr	r4, [r1, #4]
    5274:	605c      	str	r4, [r3, #4]
    5276:	688c      	ldr	r4, [r1, #8]
    5278:	609c      	str	r4, [r3, #8]
    527a:	68cc      	ldr	r4, [r1, #12]
    527c:	60dc      	str	r4, [r3, #12]
    527e:	690c      	ldr	r4, [r1, #16]
    5280:	611c      	str	r4, [r3, #16]
    5282:	694c      	ldr	r4, [r1, #20]
    5284:	615c      	str	r4, [r3, #20]
    5286:	698c      	ldr	r4, [r1, #24]
    5288:	619c      	str	r4, [r3, #24]
    528a:	69cc      	ldr	r4, [r1, #28]
    528c:	61dc      	str	r4, [r3, #28]
    528e:	6a0c      	ldr	r4, [r1, #32]
    5290:	621c      	str	r4, [r3, #32]
    5292:	6a4c      	ldr	r4, [r1, #36]	; 0x24
    5294:	625c      	str	r4, [r3, #36]	; 0x24
    5296:	6a8c      	ldr	r4, [r1, #40]	; 0x28
    5298:	629c      	str	r4, [r3, #40]	; 0x28
    529a:	6acc      	ldr	r4, [r1, #44]	; 0x2c
    529c:	62dc      	str	r4, [r3, #44]	; 0x2c
    529e:	6b0c      	ldr	r4, [r1, #48]	; 0x30
    52a0:	631c      	str	r4, [r3, #48]	; 0x30
    52a2:	6b4c      	ldr	r4, [r1, #52]	; 0x34
    52a4:	635c      	str	r4, [r3, #52]	; 0x34
    52a6:	6b8c      	ldr	r4, [r1, #56]	; 0x38
    52a8:	639c      	str	r4, [r3, #56]	; 0x38
    52aa:	6bcc      	ldr	r4, [r1, #60]	; 0x3c
    52ac:	3140      	adds	r1, #64	; 0x40
    52ae:	63dc      	str	r4, [r3, #60]	; 0x3c
    52b0:	3340      	adds	r3, #64	; 0x40
    52b2:	1ad4      	subs	r4, r2, r3
    52b4:	2c3f      	cmp	r4, #63	; 0x3f
    52b6:	dcda      	bgt.n	526e <memcpy+0x82>
    52b8:	e00a      	b.n	52d0 <memcpy+0xe4>
    52ba:	680c      	ldr	r4, [r1, #0]
    52bc:	601c      	str	r4, [r3, #0]
    52be:	684c      	ldr	r4, [r1, #4]
    52c0:	605c      	str	r4, [r3, #4]
    52c2:	688c      	ldr	r4, [r1, #8]
    52c4:	609c      	str	r4, [r3, #8]
    52c6:	68cc      	ldr	r4, [r1, #12]
    52c8:	60dc      	str	r4, [r3, #12]
    52ca:	3310      	adds	r3, #16
    52cc:	3110      	adds	r1, #16
    52ce:	1ad4      	subs	r4, r2, r3
    52d0:	2c0f      	cmp	r4, #15
    52d2:	dcf2      	bgt.n	52ba <memcpy+0xce>
    52d4:	1c0d      	adds	r5, r1, #0
    52d6:	e003      	b.n	52e0 <memcpy+0xf4>
    52d8:	6809      	ldr	r1, [r1, #0]
    52da:	c302      	stmia	r3!, {r1}
    52dc:	3504      	adds	r5, #4
    52de:	1ad4      	subs	r4, r2, r3
    52e0:	1c29      	adds	r1, r5, #0
    52e2:	2c03      	cmp	r4, #3
    52e4:	dcf8      	bgt.n	52d8 <memcpy+0xec>
    52e6:	e7bf      	b.n	5268 <memcpy+0x7c>

000052e8 <memset>:
    52e8:	b530      	push	{r4, r5, lr}
    52ea:	0609      	lsls	r1, r1, #24
    52ec:	0e09      	lsrs	r1, r1, #24
    52ee:	2a03      	cmp	r2, #3
    52f0:	d80a      	bhi.n	5308 <memset+0x20>
    52f2:	2a00      	cmp	r2, #0
    52f4:	d005      	beq.n	5302 <memset+0x1a>
    52f6:	1c03      	adds	r3, r0, #0
    52f8:	1812      	adds	r2, r2, r0
    52fa:	7019      	strb	r1, [r3, #0]
    52fc:	3301      	adds	r3, #1
    52fe:	4293      	cmp	r3, r2
    5300:	d1fb      	bne.n	52fa <memset+0x12>
    5302:	bc30      	pop	{r4, r5}
    5304:	bc02      	pop	{r1}
    5306:	4708      	bx	r1
    5308:	1882      	adds	r2, r0, r2
    530a:	1c03      	adds	r3, r0, #0
    530c:	2403      	movs	r4, #3
    530e:	e001      	b.n	5314 <memset+0x2c>
    5310:	7019      	strb	r1, [r3, #0]
    5312:	3301      	adds	r3, #1
    5314:	4223      	tst	r3, r4
    5316:	d1fb      	bne.n	5310 <memset+0x28>
    5318:	020c      	lsls	r4, r1, #8
    531a:	1864      	adds	r4, r4, r1
    531c:	0425      	lsls	r5, r4, #16
    531e:	1964      	adds	r4, r4, r5
    5320:	e010      	b.n	5344 <memset+0x5c>
    5322:	601c      	str	r4, [r3, #0]
    5324:	605c      	str	r4, [r3, #4]
    5326:	609c      	str	r4, [r3, #8]
    5328:	60dc      	str	r4, [r3, #12]
    532a:	611c      	str	r4, [r3, #16]
    532c:	615c      	str	r4, [r3, #20]
    532e:	619c      	str	r4, [r3, #24]
    5330:	61dc      	str	r4, [r3, #28]
    5332:	621c      	str	r4, [r3, #32]
    5334:	625c      	str	r4, [r3, #36]	; 0x24
    5336:	629c      	str	r4, [r3, #40]	; 0x28
    5338:	62dc      	str	r4, [r3, #44]	; 0x2c
    533a:	631c      	str	r4, [r3, #48]	; 0x30
    533c:	635c      	str	r4, [r3, #52]	; 0x34
    533e:	639c      	str	r4, [r3, #56]	; 0x38
    5340:	63dc      	str	r4, [r3, #60]	; 0x3c
    5342:	3340      	adds	r3, #64	; 0x40
    5344:	1ad5      	subs	r5, r2, r3
    5346:	2d3f      	cmp	r5, #63	; 0x3f
    5348:	dceb      	bgt.n	5322 <memset+0x3a>
    534a:	e005      	b.n	5358 <memset+0x70>
    534c:	601c      	str	r4, [r3, #0]
    534e:	605c      	str	r4, [r3, #4]
    5350:	609c      	str	r4, [r3, #8]
    5352:	60dc      	str	r4, [r3, #12]
    5354:	3310      	adds	r3, #16
    5356:	1ad5      	subs	r5, r2, r3
    5358:	2d0f      	cmp	r5, #15
    535a:	dcf7      	bgt.n	534c <memset+0x64>
    535c:	e001      	b.n	5362 <memset+0x7a>
    535e:	c310      	stmia	r3!, {r4}
    5360:	1ad5      	subs	r5, r2, r3
    5362:	2d03      	cmp	r5, #3
    5364:	dcfb      	bgt.n	535e <memset+0x76>
    5366:	e001      	b.n	536c <memset+0x84>
    5368:	7019      	strb	r1, [r3, #0]
    536a:	3301      	adds	r3, #1
    536c:	4293      	cmp	r3, r2
    536e:	d3fb      	bcc.n	5368 <memset+0x80>
    5370:	e7c7      	b.n	5302 <memset+0x1a>
    5372:	46c0      	nop			; (mov r8, r8)

00005374 <__malloc_lock>:
    5374:	4770      	bx	lr
    5376:	46c0      	nop			; (mov r8, r8)

00005378 <__malloc_unlock>:
    5378:	4770      	bx	lr
    537a:	46c0      	nop			; (mov r8, r8)

0000537c <_printf_r>:
    537c:	b40e      	push	{r1, r2, r3}
    537e:	b500      	push	{lr}
    5380:	b082      	sub	sp, #8
    5382:	ab03      	add	r3, sp, #12
    5384:	cb04      	ldmia	r3!, {r2}
    5386:	6881      	ldr	r1, [r0, #8]
    5388:	9301      	str	r3, [sp, #4]
    538a:	f001 fc1d 	bl	6bc8 <_vfprintf_r>
    538e:	b002      	add	sp, #8
    5390:	bc08      	pop	{r3}
    5392:	b003      	add	sp, #12
    5394:	4718      	bx	r3
    5396:	46c0      	nop			; (mov r8, r8)

00005398 <printf>:
    5398:	b40f      	push	{r0, r1, r2, r3}
    539a:	b500      	push	{lr}
    539c:	4906      	ldr	r1, [pc, #24]	; (53b8 <printf+0x20>)
    539e:	b083      	sub	sp, #12
    53a0:	ab04      	add	r3, sp, #16
    53a2:	6808      	ldr	r0, [r1, #0]
    53a4:	cb04      	ldmia	r3!, {r2}
    53a6:	6881      	ldr	r1, [r0, #8]
    53a8:	9301      	str	r3, [sp, #4]
    53aa:	f001 fc0d 	bl	6bc8 <_vfprintf_r>
    53ae:	b003      	add	sp, #12
    53b0:	bc08      	pop	{r3}
    53b2:	b004      	add	sp, #16
    53b4:	4718      	bx	r3
    53b6:	46c0      	nop			; (mov r8, r8)
    53b8:	40000000 	.word	0x40000000

000053bc <_putchar_r>:
    53bc:	b508      	push	{r3, lr}
    53be:	6882      	ldr	r2, [r0, #8]
    53c0:	f005 f946 	bl	a650 <_putc_r>
    53c4:	bc08      	pop	{r3}
    53c6:	bc02      	pop	{r1}
    53c8:	4708      	bx	r1
    53ca:	46c0      	nop			; (mov r8, r8)

000053cc <putchar>:
    53cc:	b508      	push	{r3, lr}
    53ce:	4b04      	ldr	r3, [pc, #16]	; (53e0 <putchar+0x14>)
    53d0:	1c01      	adds	r1, r0, #0
    53d2:	6818      	ldr	r0, [r3, #0]
    53d4:	6882      	ldr	r2, [r0, #8]
    53d6:	f005 f93b 	bl	a650 <_putc_r>
    53da:	bc08      	pop	{r3}
    53dc:	bc02      	pop	{r1}
    53de:	4708      	bx	r1
    53e0:	40000000 	.word	0x40000000

000053e4 <_puts_r>:
    53e4:	b530      	push	{r4, r5, lr}
    53e6:	b089      	sub	sp, #36	; 0x24
    53e8:	1c04      	adds	r4, r0, #0
    53ea:	1c08      	adds	r0, r1, #0
    53ec:	1c0d      	adds	r5, r1, #0
    53ee:	f000 f8ff 	bl	55f0 <strlen>
    53f2:	ab01      	add	r3, sp, #4
    53f4:	9305      	str	r3, [sp, #20]
    53f6:	2302      	movs	r3, #2
    53f8:	4a12      	ldr	r2, [pc, #72]	; (5444 <_puts_r+0x60>)
    53fa:	9306      	str	r3, [sp, #24]
    53fc:	4b12      	ldr	r3, [pc, #72]	; (5448 <_puts_r+0x64>)
    53fe:	9203      	str	r2, [sp, #12]
    5400:	681b      	ldr	r3, [r3, #0]
    5402:	2201      	movs	r2, #1
    5404:	9002      	str	r0, [sp, #8]
    5406:	1880      	adds	r0, r0, r2
    5408:	9501      	str	r5, [sp, #4]
    540a:	9204      	str	r2, [sp, #16]
    540c:	9007      	str	r0, [sp, #28]
    540e:	689b      	ldr	r3, [r3, #8]
    5410:	2180      	movs	r1, #128	; 0x80
    5412:	899a      	ldrh	r2, [r3, #12]
    5414:	0189      	lsls	r1, r1, #6
    5416:	420a      	tst	r2, r1
    5418:	d105      	bne.n	5426 <_puts_r+0x42>
    541a:	430a      	orrs	r2, r1
    541c:	819a      	strh	r2, [r3, #12]
    541e:	6e59      	ldr	r1, [r3, #100]	; 0x64
    5420:	4a0a      	ldr	r2, [pc, #40]	; (544c <_puts_r+0x68>)
    5422:	400a      	ands	r2, r1
    5424:	665a      	str	r2, [r3, #100]	; 0x64
    5426:	aa05      	add	r2, sp, #20
    5428:	68a1      	ldr	r1, [r4, #8]
    542a:	1c20      	adds	r0, r4, #0
    542c:	f004 f934 	bl	9698 <__sfvwrite_r>
    5430:	1e43      	subs	r3, r0, #1
    5432:	4198      	sbcs	r0, r3
    5434:	b009      	add	sp, #36	; 0x24
    5436:	230a      	movs	r3, #10
    5438:	4240      	negs	r0, r0
    543a:	4318      	orrs	r0, r3
    543c:	bc30      	pop	{r4, r5}
    543e:	bc02      	pop	{r1}
    5440:	4708      	bx	r1
    5442:	46c0      	nop			; (mov r8, r8)
    5444:	0000e8d4 	.word	0x0000e8d4
    5448:	40000000 	.word	0x40000000
    544c:	ffffdfff 	.word	0xffffdfff

00005450 <puts>:
    5450:	b508      	push	{r3, lr}
    5452:	4b04      	ldr	r3, [pc, #16]	; (5464 <puts+0x14>)
    5454:	1c01      	adds	r1, r0, #0
    5456:	6818      	ldr	r0, [r3, #0]
    5458:	f7ff ffc4 	bl	53e4 <_puts_r>
    545c:	bc08      	pop	{r3}
    545e:	bc02      	pop	{r1}
    5460:	4708      	bx	r1
    5462:	46c0      	nop			; (mov r8, r8)
    5464:	40000000 	.word	0x40000000

00005468 <_sprintf_r>:
    5468:	b40c      	push	{r2, r3}
    546a:	b530      	push	{r4, r5, lr}
    546c:	b09d      	sub	sp, #116	; 0x74
    546e:	1c0c      	adds	r4, r1, #0
    5470:	a901      	add	r1, sp, #4
    5472:	9401      	str	r4, [sp, #4]
    5474:	610c      	str	r4, [r1, #16]
    5476:	4c0b      	ldr	r4, [pc, #44]	; (54a4 <_sprintf_r+0x3c>)
    5478:	ab20      	add	r3, sp, #128	; 0x80
    547a:	608c      	str	r4, [r1, #8]
    547c:	614c      	str	r4, [r1, #20]
    547e:	2582      	movs	r5, #130	; 0x82
    5480:	2401      	movs	r4, #1
    5482:	cb04      	ldmia	r3!, {r2}
    5484:	00ad      	lsls	r5, r5, #2
    5486:	4264      	negs	r4, r4
    5488:	818d      	strh	r5, [r1, #12]
    548a:	81cc      	strh	r4, [r1, #14]
    548c:	931b      	str	r3, [sp, #108]	; 0x6c
    548e:	f000 f8ef 	bl	5670 <_svfprintf_r>
    5492:	9b01      	ldr	r3, [sp, #4]
    5494:	2200      	movs	r2, #0
    5496:	b01d      	add	sp, #116	; 0x74
    5498:	701a      	strb	r2, [r3, #0]
    549a:	bc30      	pop	{r4, r5}
    549c:	bc08      	pop	{r3}
    549e:	b002      	add	sp, #8
    54a0:	4718      	bx	r3
    54a2:	46c0      	nop			; (mov r8, r8)
    54a4:	7fffffff 	.word	0x7fffffff

000054a8 <sprintf>:
    54a8:	b40e      	push	{r1, r2, r3}
    54aa:	b510      	push	{r4, lr}
    54ac:	b09d      	sub	sp, #116	; 0x74
    54ae:	a901      	add	r1, sp, #4
    54b0:	9001      	str	r0, [sp, #4]
    54b2:	6108      	str	r0, [r1, #16]
    54b4:	480b      	ldr	r0, [pc, #44]	; (54e4 <sprintf+0x3c>)
    54b6:	6088      	str	r0, [r1, #8]
    54b8:	6148      	str	r0, [r1, #20]
    54ba:	2001      	movs	r0, #1
    54bc:	4240      	negs	r0, r0
    54be:	ab1f      	add	r3, sp, #124	; 0x7c
    54c0:	81c8      	strh	r0, [r1, #14]
    54c2:	2482      	movs	r4, #130	; 0x82
    54c4:	4808      	ldr	r0, [pc, #32]	; (54e8 <sprintf+0x40>)
    54c6:	cb04      	ldmia	r3!, {r2}
    54c8:	00a4      	lsls	r4, r4, #2
    54ca:	818c      	strh	r4, [r1, #12]
    54cc:	6800      	ldr	r0, [r0, #0]
    54ce:	931b      	str	r3, [sp, #108]	; 0x6c
    54d0:	f000 f8ce 	bl	5670 <_svfprintf_r>
    54d4:	9b01      	ldr	r3, [sp, #4]
    54d6:	2200      	movs	r2, #0
    54d8:	b01d      	add	sp, #116	; 0x74
    54da:	701a      	strb	r2, [r3, #0]
    54dc:	bc10      	pop	{r4}
    54de:	bc08      	pop	{r3}
    54e0:	b003      	add	sp, #12
    54e2:	4718      	bx	r3
    54e4:	7fffffff 	.word	0x7fffffff
    54e8:	40000000 	.word	0x40000000

000054ec <__sread>:
    54ec:	b538      	push	{r3, r4, r5, lr}
    54ee:	1c0c      	adds	r4, r1, #0
    54f0:	250e      	movs	r5, #14
    54f2:	5f49      	ldrsh	r1, [r1, r5]
    54f4:	f7fc fad6 	bl	1aa4 <_read_r>
    54f8:	2800      	cmp	r0, #0
    54fa:	db05      	blt.n	5508 <__sread+0x1c>
    54fc:	6d23      	ldr	r3, [r4, #80]	; 0x50
    54fe:	181b      	adds	r3, r3, r0
    5500:	6523      	str	r3, [r4, #80]	; 0x50
    5502:	bc38      	pop	{r3, r4, r5}
    5504:	bc02      	pop	{r1}
    5506:	4708      	bx	r1
    5508:	89a2      	ldrh	r2, [r4, #12]
    550a:	4b02      	ldr	r3, [pc, #8]	; (5514 <__sread+0x28>)
    550c:	4013      	ands	r3, r2
    550e:	81a3      	strh	r3, [r4, #12]
    5510:	e7f7      	b.n	5502 <__sread+0x16>
    5512:	46c0      	nop			; (mov r8, r8)
    5514:	ffffefff 	.word	0xffffefff

00005518 <__seofread>:
    5518:	2000      	movs	r0, #0
    551a:	4770      	bx	lr

0000551c <__swrite>:
    551c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    551e:	1c1f      	adds	r7, r3, #0
    5520:	898b      	ldrh	r3, [r1, #12]
    5522:	1c05      	adds	r5, r0, #0
    5524:	1c0c      	adds	r4, r1, #0
    5526:	1c16      	adds	r6, r2, #0
    5528:	05da      	lsls	r2, r3, #23
    552a:	d506      	bpl.n	553a <__swrite+0x1e>
    552c:	230e      	movs	r3, #14
    552e:	5ec9      	ldrsh	r1, [r1, r3]
    5530:	2200      	movs	r2, #0
    5532:	2302      	movs	r3, #2
    5534:	f7fc fb22 	bl	1b7c <_lseek_r>
    5538:	89a3      	ldrh	r3, [r4, #12]
    553a:	4a06      	ldr	r2, [pc, #24]	; (5554 <__swrite+0x38>)
    553c:	4013      	ands	r3, r2
    553e:	81a3      	strh	r3, [r4, #12]
    5540:	220e      	movs	r2, #14
    5542:	5ea1      	ldrsh	r1, [r4, r2]
    5544:	1c28      	adds	r0, r5, #0
    5546:	1c32      	adds	r2, r6, #0
    5548:	1c3b      	adds	r3, r7, #0
    554a:	f7fc facf 	bl	1aec <_write_r>
    554e:	bcf8      	pop	{r3, r4, r5, r6, r7}
    5550:	bc02      	pop	{r1}
    5552:	4708      	bx	r1
    5554:	ffffefff 	.word	0xffffefff

00005558 <__sseek>:
    5558:	b538      	push	{r3, r4, r5, lr}
    555a:	1c0c      	adds	r4, r1, #0
    555c:	250e      	movs	r5, #14
    555e:	5f49      	ldrsh	r1, [r1, r5]
    5560:	f7fc fb0c 	bl	1b7c <_lseek_r>
    5564:	1c43      	adds	r3, r0, #1
    5566:	d008      	beq.n	557a <__sseek+0x22>
    5568:	89a2      	ldrh	r2, [r4, #12]
    556a:	2380      	movs	r3, #128	; 0x80
    556c:	015b      	lsls	r3, r3, #5
    556e:	4313      	orrs	r3, r2
    5570:	81a3      	strh	r3, [r4, #12]
    5572:	6520      	str	r0, [r4, #80]	; 0x50
    5574:	bc38      	pop	{r3, r4, r5}
    5576:	bc02      	pop	{r1}
    5578:	4708      	bx	r1
    557a:	89a2      	ldrh	r2, [r4, #12]
    557c:	4b01      	ldr	r3, [pc, #4]	; (5584 <__sseek+0x2c>)
    557e:	4013      	ands	r3, r2
    5580:	81a3      	strh	r3, [r4, #12]
    5582:	e7f7      	b.n	5574 <__sseek+0x1c>
    5584:	ffffefff 	.word	0xffffefff

00005588 <__sclose>:
    5588:	b508      	push	{r3, lr}
    558a:	230e      	movs	r3, #14
    558c:	5ec9      	ldrsh	r1, [r1, r3]
    558e:	f7fc faf3 	bl	1b78 <_close_r>
    5592:	bc08      	pop	{r3}
    5594:	bc02      	pop	{r1}
    5596:	4708      	bx	r1

00005598 <strcat>:
    5598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    559a:	1c04      	adds	r4, r0, #0
    559c:	07a3      	lsls	r3, r4, #30
    559e:	d112      	bne.n	55c6 <strcat+0x2e>
    55a0:	6823      	ldr	r3, [r4, #0]
    55a2:	4d0d      	ldr	r5, [pc, #52]	; (55d8 <strcat+0x40>)
    55a4:	4e0d      	ldr	r6, [pc, #52]	; (55dc <strcat+0x44>)
    55a6:	195a      	adds	r2, r3, r5
    55a8:	439a      	bics	r2, r3
    55aa:	4232      	tst	r2, r6
    55ac:	d10b      	bne.n	55c6 <strcat+0x2e>
    55ae:	1d23      	adds	r3, r4, #4
    55b0:	1c18      	adds	r0, r3, #0
    55b2:	4f09      	ldr	r7, [pc, #36]	; (55d8 <strcat+0x40>)
    55b4:	cb04      	ldmia	r3!, {r2}
    55b6:	19d5      	adds	r5, r2, r7
    55b8:	4395      	bics	r5, r2
    55ba:	4235      	tst	r5, r6
    55bc:	d0f8      	beq.n	55b0 <strcat+0x18>
    55be:	7803      	ldrb	r3, [r0, #0]
    55c0:	2b00      	cmp	r3, #0
    55c2:	d003      	beq.n	55cc <strcat+0x34>
    55c4:	3001      	adds	r0, #1
    55c6:	7803      	ldrb	r3, [r0, #0]
    55c8:	2b00      	cmp	r3, #0
    55ca:	d1fb      	bne.n	55c4 <strcat+0x2c>
    55cc:	f000 f808 	bl	55e0 <strcpy>
    55d0:	1c20      	adds	r0, r4, #0
    55d2:	bcf8      	pop	{r3, r4, r5, r6, r7}
    55d4:	bc02      	pop	{r1}
    55d6:	4708      	bx	r1
    55d8:	fefefeff 	.word	0xfefefeff
    55dc:	80808080 	.word	0x80808080

000055e0 <strcpy>:
    55e0:	1c03      	adds	r3, r0, #0
    55e2:	780a      	ldrb	r2, [r1, #0]
    55e4:	3101      	adds	r1, #1
    55e6:	701a      	strb	r2, [r3, #0]
    55e8:	3301      	adds	r3, #1
    55ea:	2a00      	cmp	r2, #0
    55ec:	d1f9      	bne.n	55e2 <strcpy+0x2>
    55ee:	4770      	bx	lr

000055f0 <strlen>:
    55f0:	2300      	movs	r3, #0
    55f2:	5cc2      	ldrb	r2, [r0, r3]
    55f4:	3301      	adds	r3, #1
    55f6:	2a00      	cmp	r2, #0
    55f8:	d1fb      	bne.n	55f2 <strlen+0x2>
    55fa:	1e58      	subs	r0, r3, #1
    55fc:	4770      	bx	lr
    55fe:	46c0      	nop			; (mov r8, r8)

00005600 <strncpy>:
    5600:	b5f0      	push	{r4, r5, r6, r7, lr}
    5602:	1c0e      	adds	r6, r1, #0
    5604:	4306      	orrs	r6, r0
    5606:	2503      	movs	r5, #3
    5608:	1c0c      	adds	r4, r1, #0
    560a:	1c03      	adds	r3, r0, #0
    560c:	422e      	tst	r6, r5
    560e:	d101      	bne.n	5614 <strncpy+0x14>
    5610:	4295      	cmp	r5, r2
    5612:	d317      	bcc.n	5644 <strncpy+0x44>
    5614:	1c03      	adds	r3, r0, #0
    5616:	2a00      	cmp	r2, #0
    5618:	d103      	bne.n	5622 <strncpy+0x22>
    561a:	e010      	b.n	563e <strncpy+0x3e>
    561c:	3101      	adds	r1, #1
    561e:	2a00      	cmp	r2, #0
    5620:	d00d      	beq.n	563e <strncpy+0x3e>
    5622:	780c      	ldrb	r4, [r1, #0]
    5624:	3a01      	subs	r2, #1
    5626:	701c      	strb	r4, [r3, #0]
    5628:	3301      	adds	r3, #1
    562a:	2c00      	cmp	r4, #0
    562c:	d1f6      	bne.n	561c <strncpy+0x1c>
    562e:	2100      	movs	r1, #0
    5630:	428a      	cmp	r2, r1
    5632:	d004      	beq.n	563e <strncpy+0x3e>
    5634:	3a01      	subs	r2, #1
    5636:	7019      	strb	r1, [r3, #0]
    5638:	3301      	adds	r3, #1
    563a:	2a00      	cmp	r2, #0
    563c:	d1fa      	bne.n	5634 <strncpy+0x34>
    563e:	bcf0      	pop	{r4, r5, r6, r7}
    5640:	bc02      	pop	{r1}
    5642:	4708      	bx	r1
    5644:	4907      	ldr	r1, [pc, #28]	; (5664 <strncpy+0x64>)
    5646:	468c      	mov	ip, r1
    5648:	4f07      	ldr	r7, [pc, #28]	; (5668 <strncpy+0x68>)
    564a:	1c21      	adds	r1, r4, #0
    564c:	cc20      	ldmia	r4!, {r5}
    564e:	19ee      	adds	r6, r5, r7
    5650:	43ae      	bics	r6, r5
    5652:	4667      	mov	r7, ip
    5654:	423e      	tst	r6, r7
    5656:	d1de      	bne.n	5616 <strncpy+0x16>
    5658:	3a04      	subs	r2, #4
    565a:	c320      	stmia	r3!, {r5}
    565c:	1c21      	adds	r1, r4, #0
    565e:	2a03      	cmp	r2, #3
    5660:	d8f2      	bhi.n	5648 <strncpy+0x48>
    5662:	e7d8      	b.n	5616 <strncpy+0x16>
    5664:	80808080 	.word	0x80808080
    5668:	fefefeff 	.word	0xfefefeff
    566c:	00000000 	.word	0x00000000

00005670 <_svfprintf_r>:
    5670:	b5f0      	push	{r4, r5, r6, r7, lr}
    5672:	465f      	mov	r7, fp
    5674:	4656      	mov	r6, sl
    5676:	464d      	mov	r5, r9
    5678:	4644      	mov	r4, r8
    567a:	b4f0      	push	{r4, r5, r6, r7}
    567c:	b0c5      	sub	sp, #276	; 0x114
    567e:	930f      	str	r3, [sp, #60]	; 0x3c
    5680:	9108      	str	r1, [sp, #32]
    5682:	1c15      	adds	r5, r2, #0
    5684:	9009      	str	r0, [sp, #36]	; 0x24
    5686:	f004 f9e1 	bl	9a4c <_localeconv_r>
    568a:	6800      	ldr	r0, [r0, #0]
    568c:	9019      	str	r0, [sp, #100]	; 0x64
    568e:	f7ff ffaf 	bl	55f0 <strlen>
    5692:	901c      	str	r0, [sp, #112]	; 0x70
    5694:	9808      	ldr	r0, [sp, #32]
    5696:	8983      	ldrh	r3, [r0, #12]
    5698:	0619      	lsls	r1, r3, #24
    569a:	d504      	bpl.n	56a6 <_svfprintf_r+0x36>
    569c:	6903      	ldr	r3, [r0, #16]
    569e:	2b00      	cmp	r3, #0
    56a0:	d101      	bne.n	56a6 <_svfprintf_r+0x36>
    56a2:	f001 f903 	bl	68ac <_svfprintf_r+0x123c>
    56a6:	2300      	movs	r3, #0
    56a8:	ac39      	add	r4, sp, #228	; 0xe4
    56aa:	af1f      	add	r7, sp, #124	; 0x7c
    56ac:	9739      	str	r7, [sp, #228]	; 0xe4
    56ae:	60a3      	str	r3, [r4, #8]
    56b0:	6063      	str	r3, [r4, #4]
    56b2:	930d      	str	r3, [sp, #52]	; 0x34
    56b4:	931a      	str	r3, [sp, #104]	; 0x68
    56b6:	931b      	str	r3, [sp, #108]	; 0x6c
    56b8:	9317      	str	r3, [sp, #92]	; 0x5c
    56ba:	931d      	str	r3, [sp, #116]	; 0x74
    56bc:	930e      	str	r3, [sp, #56]	; 0x38
    56be:	46ab      	mov	fp, r5
    56c0:	1c3d      	adds	r5, r7, #0
    56c2:	4658      	mov	r0, fp
    56c4:	7803      	ldrb	r3, [r0, #0]
    56c6:	2b00      	cmp	r3, #0
    56c8:	d100      	bne.n	56cc <_svfprintf_r+0x5c>
    56ca:	e167      	b.n	599c <_svfprintf_r+0x32c>
    56cc:	2b25      	cmp	r3, #37	; 0x25
    56ce:	d100      	bne.n	56d2 <_svfprintf_r+0x62>
    56d0:	e164      	b.n	599c <_svfprintf_r+0x32c>
    56d2:	465e      	mov	r6, fp
    56d4:	e001      	b.n	56da <_svfprintf_r+0x6a>
    56d6:	2b00      	cmp	r3, #0
    56d8:	d003      	beq.n	56e2 <_svfprintf_r+0x72>
    56da:	3601      	adds	r6, #1
    56dc:	7833      	ldrb	r3, [r6, #0]
    56de:	2b25      	cmp	r3, #37	; 0x25
    56e0:	d1f9      	bne.n	56d6 <_svfprintf_r+0x66>
    56e2:	4659      	mov	r1, fp
    56e4:	1a77      	subs	r7, r6, r1
    56e6:	2f00      	cmp	r7, #0
    56e8:	d00f      	beq.n	570a <_svfprintf_r+0x9a>
    56ea:	68a3      	ldr	r3, [r4, #8]
    56ec:	19db      	adds	r3, r3, r7
    56ee:	6029      	str	r1, [r5, #0]
    56f0:	606f      	str	r7, [r5, #4]
    56f2:	60a3      	str	r3, [r4, #8]
    56f4:	6863      	ldr	r3, [r4, #4]
    56f6:	3301      	adds	r3, #1
    56f8:	6063      	str	r3, [r4, #4]
    56fa:	3508      	adds	r5, #8
    56fc:	2b07      	cmp	r3, #7
    56fe:	dd00      	ble.n	5702 <_svfprintf_r+0x92>
    5700:	e15c      	b.n	59bc <_svfprintf_r+0x34c>
    5702:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    5704:	19d2      	adds	r2, r2, r7
    5706:	920e      	str	r2, [sp, #56]	; 0x38
    5708:	7833      	ldrb	r3, [r6, #0]
    570a:	2b00      	cmp	r3, #0
    570c:	d100      	bne.n	5710 <_svfprintf_r+0xa0>
    570e:	e15e      	b.n	59ce <_svfprintf_r+0x35e>
    5710:	4fbb      	ldr	r7, [pc, #748]	; (5a00 <_svfprintf_r+0x390>)
    5712:	2000      	movs	r0, #0
    5714:	446f      	add	r7, sp
    5716:	7038      	strb	r0, [r7, #0]
    5718:	1c73      	adds	r3, r6, #1
    571a:	469b      	mov	fp, r3
    571c:	2100      	movs	r1, #0
    571e:	7873      	ldrb	r3, [r6, #1]
    5720:	2601      	movs	r6, #1
    5722:	46b9      	mov	r9, r7
    5724:	4276      	negs	r6, r6
    5726:	910b      	str	r1, [sp, #44]	; 0x2c
    5728:	9107      	str	r1, [sp, #28]
    572a:	2740      	movs	r7, #64	; 0x40
    572c:	3180      	adds	r1, #128	; 0x80
    572e:	4ab5      	ldr	r2, [pc, #724]	; (5a04 <_svfprintf_r+0x394>)
    5730:	468a      	mov	sl, r1
    5732:	2020      	movs	r0, #32
    5734:	4659      	mov	r1, fp
    5736:	46bc      	mov	ip, r7
    5738:	46b3      	mov	fp, r6
    573a:	3101      	adds	r1, #1
    573c:	1c1e      	adds	r6, r3, #0
    573e:	3e20      	subs	r6, #32
    5740:	2e58      	cmp	r6, #88	; 0x58
    5742:	d800      	bhi.n	5746 <_svfprintf_r+0xd6>
    5744:	e12d      	b.n	59a2 <_svfprintf_r+0x332>
    5746:	468b      	mov	fp, r1
    5748:	9316      	str	r3, [sp, #88]	; 0x58
    574a:	2b00      	cmp	r3, #0
    574c:	d100      	bne.n	5750 <_svfprintf_r+0xe0>
    574e:	e13e      	b.n	59ce <_svfprintf_r+0x35e>
    5750:	af16      	add	r7, sp, #88	; 0x58
    5752:	783f      	ldrb	r7, [r7, #0]
    5754:	ab2f      	add	r3, sp, #188	; 0xbc
    5756:	2200      	movs	r2, #0
    5758:	2601      	movs	r6, #1
    575a:	2100      	movs	r1, #0
    575c:	4648      	mov	r0, r9
    575e:	701f      	strb	r7, [r3, #0]
    5760:	7001      	strb	r1, [r0, #0]
    5762:	960a      	str	r6, [sp, #40]	; 0x28
    5764:	960c      	str	r6, [sp, #48]	; 0x30
    5766:	9214      	str	r2, [sp, #80]	; 0x50
    5768:	9218      	str	r2, [sp, #96]	; 0x60
    576a:	9313      	str	r3, [sp, #76]	; 0x4c
    576c:	9807      	ldr	r0, [sp, #28]
    576e:	2302      	movs	r3, #2
    5770:	4018      	ands	r0, r3
    5772:	4682      	mov	sl, r0
    5774:	d002      	beq.n	577c <_svfprintf_r+0x10c>
    5776:	990a      	ldr	r1, [sp, #40]	; 0x28
    5778:	18c9      	adds	r1, r1, r3
    577a:	910a      	str	r1, [sp, #40]	; 0x28
    577c:	9e07      	ldr	r6, [sp, #28]
    577e:	2384      	movs	r3, #132	; 0x84
    5780:	401e      	ands	r6, r3
    5782:	9615      	str	r6, [sp, #84]	; 0x54
    5784:	d13c      	bne.n	5800 <_svfprintf_r+0x190>
    5786:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5788:	980a      	ldr	r0, [sp, #40]	; 0x28
    578a:	1a3e      	subs	r6, r7, r0
    578c:	2e00      	cmp	r6, #0
    578e:	dd37      	ble.n	5800 <_svfprintf_r+0x190>
    5790:	2e10      	cmp	r6, #16
    5792:	dc01      	bgt.n	5798 <_svfprintf_r+0x128>
    5794:	f001 f906 	bl	69a4 <_svfprintf_r+0x1334>
    5798:	499b      	ldr	r1, [pc, #620]	; (5a08 <_svfprintf_r+0x398>)
    579a:	1c2a      	adds	r2, r5, #0
    579c:	2710      	movs	r7, #16
    579e:	1c0d      	adds	r5, r1, #0
    57a0:	e005      	b.n	57ae <_svfprintf_r+0x13e>
    57a2:	3208      	adds	r2, #8
    57a4:	1c13      	adds	r3, r2, #0
    57a6:	3e10      	subs	r6, #16
    57a8:	3308      	adds	r3, #8
    57aa:	2e10      	cmp	r6, #16
    57ac:	dd16      	ble.n	57dc <_svfprintf_r+0x16c>
    57ae:	68a3      	ldr	r3, [r4, #8]
    57b0:	3310      	adds	r3, #16
    57b2:	6015      	str	r5, [r2, #0]
    57b4:	6057      	str	r7, [r2, #4]
    57b6:	60a3      	str	r3, [r4, #8]
    57b8:	6863      	ldr	r3, [r4, #4]
    57ba:	3301      	adds	r3, #1
    57bc:	6063      	str	r3, [r4, #4]
    57be:	2b07      	cmp	r3, #7
    57c0:	ddef      	ble.n	57a2 <_svfprintf_r+0x132>
    57c2:	9809      	ldr	r0, [sp, #36]	; 0x24
    57c4:	9908      	ldr	r1, [sp, #32]
    57c6:	1c22      	adds	r2, r4, #0
    57c8:	f005 fa14 	bl	abf4 <__ssprint_r>
    57cc:	2800      	cmp	r0, #0
    57ce:	d000      	beq.n	57d2 <_svfprintf_r+0x162>
    57d0:	e105      	b.n	59de <_svfprintf_r+0x36e>
    57d2:	3e10      	subs	r6, #16
    57d4:	ab21      	add	r3, sp, #132	; 0x84
    57d6:	aa1f      	add	r2, sp, #124	; 0x7c
    57d8:	2e10      	cmp	r6, #16
    57da:	dce8      	bgt.n	57ae <_svfprintf_r+0x13e>
    57dc:	46a8      	mov	r8, r5
    57de:	1c15      	adds	r5, r2, #0
    57e0:	68a2      	ldr	r2, [r4, #8]
    57e2:	4647      	mov	r7, r8
    57e4:	18b2      	adds	r2, r6, r2
    57e6:	602f      	str	r7, [r5, #0]
    57e8:	606e      	str	r6, [r5, #4]
    57ea:	60a2      	str	r2, [r4, #8]
    57ec:	6862      	ldr	r2, [r4, #4]
    57ee:	3201      	adds	r2, #1
    57f0:	6062      	str	r2, [r4, #4]
    57f2:	2a07      	cmp	r2, #7
    57f4:	dd01      	ble.n	57fa <_svfprintf_r+0x18a>
    57f6:	f000 fd19 	bl	622c <_svfprintf_r+0xbbc>
    57fa:	4648      	mov	r0, r9
    57fc:	7802      	ldrb	r2, [r0, #0]
    57fe:	1c1d      	adds	r5, r3, #0
    5800:	2a00      	cmp	r2, #0
    5802:	d00e      	beq.n	5822 <_svfprintf_r+0x1b2>
    5804:	2301      	movs	r3, #1
    5806:	606b      	str	r3, [r5, #4]
    5808:	68a3      	ldr	r3, [r4, #8]
    580a:	464a      	mov	r2, r9
    580c:	3301      	adds	r3, #1
    580e:	602a      	str	r2, [r5, #0]
    5810:	60a3      	str	r3, [r4, #8]
    5812:	6863      	ldr	r3, [r4, #4]
    5814:	3301      	adds	r3, #1
    5816:	6063      	str	r3, [r4, #4]
    5818:	3508      	adds	r5, #8
    581a:	2b07      	cmp	r3, #7
    581c:	dd01      	ble.n	5822 <_svfprintf_r+0x1b2>
    581e:	f000 fc44 	bl	60aa <_svfprintf_r+0xa3a>
    5822:	2300      	movs	r3, #0
    5824:	459a      	cmp	sl, r3
    5826:	d00e      	beq.n	5846 <_svfprintf_r+0x1d6>
    5828:	ab43      	add	r3, sp, #268	; 0x10c
    582a:	602b      	str	r3, [r5, #0]
    582c:	2302      	movs	r3, #2
    582e:	606b      	str	r3, [r5, #4]
    5830:	68a3      	ldr	r3, [r4, #8]
    5832:	3302      	adds	r3, #2
    5834:	60a3      	str	r3, [r4, #8]
    5836:	6863      	ldr	r3, [r4, #4]
    5838:	3301      	adds	r3, #1
    583a:	6063      	str	r3, [r4, #4]
    583c:	3508      	adds	r5, #8
    583e:	2b07      	cmp	r3, #7
    5840:	dd01      	ble.n	5846 <_svfprintf_r+0x1d6>
    5842:	f000 fc3d 	bl	60c0 <_svfprintf_r+0xa50>
    5846:	9e15      	ldr	r6, [sp, #84]	; 0x54
    5848:	2e80      	cmp	r6, #128	; 0x80
    584a:	d100      	bne.n	584e <_svfprintf_r+0x1de>
    584c:	e371      	b.n	5f32 <_svfprintf_r+0x8c2>
    584e:	9a14      	ldr	r2, [sp, #80]	; 0x50
    5850:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    5852:	1ad6      	subs	r6, r2, r3
    5854:	2e00      	cmp	r6, #0
    5856:	dc00      	bgt.n	585a <_svfprintf_r+0x1ea>
    5858:	e3ba      	b.n	5fd0 <_svfprintf_r+0x960>
    585a:	2e10      	cmp	r6, #16
    585c:	dc01      	bgt.n	5862 <_svfprintf_r+0x1f2>
    585e:	f000 feb7 	bl	65d0 <_svfprintf_r+0xf60>
    5862:	4f69      	ldr	r7, [pc, #420]	; (5a08 <_svfprintf_r+0x398>)
    5864:	2010      	movs	r0, #16
    5866:	46b8      	mov	r8, r7
    5868:	4681      	mov	r9, r0
    586a:	1c2b      	adds	r3, r5, #0
    586c:	44c1      	add	r9, r8
    586e:	4682      	mov	sl, r0
    5870:	9f09      	ldr	r7, [sp, #36]	; 0x24
    5872:	9d08      	ldr	r5, [sp, #32]
    5874:	e005      	b.n	5882 <_svfprintf_r+0x212>
    5876:	3308      	adds	r3, #8
    5878:	1c1a      	adds	r2, r3, #0
    587a:	3e10      	subs	r6, #16
    587c:	3208      	adds	r2, #8
    587e:	2e10      	cmp	r6, #16
    5880:	dd18      	ble.n	58b4 <_svfprintf_r+0x244>
    5882:	464a      	mov	r2, r9
    5884:	601a      	str	r2, [r3, #0]
    5886:	68a2      	ldr	r2, [r4, #8]
    5888:	4650      	mov	r0, sl
    588a:	3210      	adds	r2, #16
    588c:	6058      	str	r0, [r3, #4]
    588e:	60a2      	str	r2, [r4, #8]
    5890:	6862      	ldr	r2, [r4, #4]
    5892:	3201      	adds	r2, #1
    5894:	6062      	str	r2, [r4, #4]
    5896:	2a07      	cmp	r2, #7
    5898:	dded      	ble.n	5876 <_svfprintf_r+0x206>
    589a:	1c38      	adds	r0, r7, #0
    589c:	1c29      	adds	r1, r5, #0
    589e:	1c22      	adds	r2, r4, #0
    58a0:	f005 f9a8 	bl	abf4 <__ssprint_r>
    58a4:	2800      	cmp	r0, #0
    58a6:	d000      	beq.n	58aa <_svfprintf_r+0x23a>
    58a8:	e099      	b.n	59de <_svfprintf_r+0x36e>
    58aa:	3e10      	subs	r6, #16
    58ac:	aa21      	add	r2, sp, #132	; 0x84
    58ae:	ab1f      	add	r3, sp, #124	; 0x7c
    58b0:	2e10      	cmp	r6, #16
    58b2:	dce6      	bgt.n	5882 <_svfprintf_r+0x212>
    58b4:	1c1d      	adds	r5, r3, #0
    58b6:	1c17      	adds	r7, r2, #0
    58b8:	2110      	movs	r1, #16
    58ba:	1c0b      	adds	r3, r1, #0
    58bc:	4443      	add	r3, r8
    58be:	602b      	str	r3, [r5, #0]
    58c0:	68a3      	ldr	r3, [r4, #8]
    58c2:	606e      	str	r6, [r5, #4]
    58c4:	18f6      	adds	r6, r6, r3
    58c6:	6863      	ldr	r3, [r4, #4]
    58c8:	3301      	adds	r3, #1
    58ca:	60a6      	str	r6, [r4, #8]
    58cc:	6063      	str	r3, [r4, #4]
    58ce:	2b07      	cmp	r3, #7
    58d0:	dd00      	ble.n	58d4 <_svfprintf_r+0x264>
    58d2:	e3df      	b.n	6094 <_svfprintf_r+0xa24>
    58d4:	9a07      	ldr	r2, [sp, #28]
    58d6:	05d2      	lsls	r2, r2, #23
    58d8:	d500      	bpl.n	58dc <_svfprintf_r+0x26c>
    58da:	e2bb      	b.n	5e54 <_svfprintf_r+0x7e4>
    58dc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    58de:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    58e0:	603b      	str	r3, [r7, #0]
    58e2:	68a3      	ldr	r3, [r4, #8]
    58e4:	195b      	adds	r3, r3, r5
    58e6:	607d      	str	r5, [r7, #4]
    58e8:	60a3      	str	r3, [r4, #8]
    58ea:	6863      	ldr	r3, [r4, #4]
    58ec:	3301      	adds	r3, #1
    58ee:	6063      	str	r3, [r4, #4]
    58f0:	2b07      	cmp	r3, #7
    58f2:	dd00      	ble.n	58f6 <_svfprintf_r+0x286>
    58f4:	e3b8      	b.n	6068 <_svfprintf_r+0x9f8>
    58f6:	1c3b      	adds	r3, r7, #0
    58f8:	3308      	adds	r3, #8
    58fa:	9f07      	ldr	r7, [sp, #28]
    58fc:	077f      	lsls	r7, r7, #29
    58fe:	d539      	bpl.n	5974 <_svfprintf_r+0x304>
    5900:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5902:	990a      	ldr	r1, [sp, #40]	; 0x28
    5904:	1a45      	subs	r5, r0, r1
    5906:	2d00      	cmp	r5, #0
    5908:	dd34      	ble.n	5974 <_svfprintf_r+0x304>
    590a:	2d10      	cmp	r5, #16
    590c:	dc01      	bgt.n	5912 <_svfprintf_r+0x2a2>
    590e:	f001 f86e 	bl	69ee <_svfprintf_r+0x137e>
    5912:	4e3d      	ldr	r6, [pc, #244]	; (5a08 <_svfprintf_r+0x398>)
    5914:	46b0      	mov	r8, r6
    5916:	4647      	mov	r7, r8
    5918:	2610      	movs	r6, #16
    591a:	e002      	b.n	5922 <_svfprintf_r+0x2b2>
    591c:	3d10      	subs	r5, #16
    591e:	2d10      	cmp	r5, #16
    5920:	dd15      	ble.n	594e <_svfprintf_r+0x2de>
    5922:	68a2      	ldr	r2, [r4, #8]
    5924:	3210      	adds	r2, #16
    5926:	601f      	str	r7, [r3, #0]
    5928:	605e      	str	r6, [r3, #4]
    592a:	60a2      	str	r2, [r4, #8]
    592c:	6862      	ldr	r2, [r4, #4]
    592e:	3201      	adds	r2, #1
    5930:	6062      	str	r2, [r4, #4]
    5932:	3308      	adds	r3, #8
    5934:	2a07      	cmp	r2, #7
    5936:	ddf1      	ble.n	591c <_svfprintf_r+0x2ac>
    5938:	9809      	ldr	r0, [sp, #36]	; 0x24
    593a:	9908      	ldr	r1, [sp, #32]
    593c:	1c22      	adds	r2, r4, #0
    593e:	f005 f959 	bl	abf4 <__ssprint_r>
    5942:	2800      	cmp	r0, #0
    5944:	d14b      	bne.n	59de <_svfprintf_r+0x36e>
    5946:	3d10      	subs	r5, #16
    5948:	ab1f      	add	r3, sp, #124	; 0x7c
    594a:	2d10      	cmp	r5, #16
    594c:	dce9      	bgt.n	5922 <_svfprintf_r+0x2b2>
    594e:	46b8      	mov	r8, r7
    5950:	4647      	mov	r7, r8
    5952:	605d      	str	r5, [r3, #4]
    5954:	601f      	str	r7, [r3, #0]
    5956:	68a3      	ldr	r3, [r4, #8]
    5958:	18ed      	adds	r5, r5, r3
    595a:	6863      	ldr	r3, [r4, #4]
    595c:	3301      	adds	r3, #1
    595e:	60a5      	str	r5, [r4, #8]
    5960:	6063      	str	r3, [r4, #4]
    5962:	2b07      	cmp	r3, #7
    5964:	dd07      	ble.n	5976 <_svfprintf_r+0x306>
    5966:	9809      	ldr	r0, [sp, #36]	; 0x24
    5968:	9908      	ldr	r1, [sp, #32]
    596a:	1c22      	adds	r2, r4, #0
    596c:	f005 f942 	bl	abf4 <__ssprint_r>
    5970:	2800      	cmp	r0, #0
    5972:	d134      	bne.n	59de <_svfprintf_r+0x36e>
    5974:	68a5      	ldr	r5, [r4, #8]
    5976:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5978:	980b      	ldr	r0, [sp, #44]	; 0x2c
    597a:	4283      	cmp	r3, r0
    597c:	da00      	bge.n	5980 <_svfprintf_r+0x310>
    597e:	1c03      	adds	r3, r0, #0
    5980:	990e      	ldr	r1, [sp, #56]	; 0x38
    5982:	18c9      	adds	r1, r1, r3
    5984:	910e      	str	r1, [sp, #56]	; 0x38
    5986:	2d00      	cmp	r5, #0
    5988:	d000      	beq.n	598c <_svfprintf_r+0x31c>
    598a:	e377      	b.n	607c <_svfprintf_r+0xa0c>
    598c:	2200      	movs	r2, #0
    598e:	6062      	str	r2, [r4, #4]
    5990:	4658      	mov	r0, fp
    5992:	7803      	ldrb	r3, [r0, #0]
    5994:	ad1f      	add	r5, sp, #124	; 0x7c
    5996:	2b00      	cmp	r3, #0
    5998:	d000      	beq.n	599c <_svfprintf_r+0x32c>
    599a:	e697      	b.n	56cc <_svfprintf_r+0x5c>
    599c:	465e      	mov	r6, fp
    599e:	7833      	ldrb	r3, [r6, #0]
    59a0:	e6b3      	b.n	570a <_svfprintf_r+0x9a>
    59a2:	00b6      	lsls	r6, r6, #2
    59a4:	5996      	ldr	r6, [r2, r6]
    59a6:	46b7      	mov	pc, r6
    59a8:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    59aa:	427f      	negs	r7, r7
    59ac:	970b      	str	r7, [sp, #44]	; 0x2c
    59ae:	960f      	str	r6, [sp, #60]	; 0x3c
    59b0:	9e07      	ldr	r6, [sp, #28]
    59b2:	2304      	movs	r3, #4
    59b4:	431e      	orrs	r6, r3
    59b6:	9607      	str	r6, [sp, #28]
    59b8:	780b      	ldrb	r3, [r1, #0]
    59ba:	e6be      	b.n	573a <_svfprintf_r+0xca>
    59bc:	9809      	ldr	r0, [sp, #36]	; 0x24
    59be:	9908      	ldr	r1, [sp, #32]
    59c0:	1c22      	adds	r2, r4, #0
    59c2:	f005 f917 	bl	abf4 <__ssprint_r>
    59c6:	2800      	cmp	r0, #0
    59c8:	d109      	bne.n	59de <_svfprintf_r+0x36e>
    59ca:	ad1f      	add	r5, sp, #124	; 0x7c
    59cc:	e699      	b.n	5702 <_svfprintf_r+0x92>
    59ce:	68a3      	ldr	r3, [r4, #8]
    59d0:	2b00      	cmp	r3, #0
    59d2:	d004      	beq.n	59de <_svfprintf_r+0x36e>
    59d4:	9809      	ldr	r0, [sp, #36]	; 0x24
    59d6:	9908      	ldr	r1, [sp, #32]
    59d8:	1c22      	adds	r2, r4, #0
    59da:	f005 f90b 	bl	abf4 <__ssprint_r>
    59de:	9d08      	ldr	r5, [sp, #32]
    59e0:	89ab      	ldrh	r3, [r5, #12]
    59e2:	065e      	lsls	r6, r3, #25
    59e4:	d502      	bpl.n	59ec <_svfprintf_r+0x37c>
    59e6:	2301      	movs	r3, #1
    59e8:	425b      	negs	r3, r3
    59ea:	930e      	str	r3, [sp, #56]	; 0x38
    59ec:	980e      	ldr	r0, [sp, #56]	; 0x38
    59ee:	b045      	add	sp, #276	; 0x114
    59f0:	bc3c      	pop	{r2, r3, r4, r5}
    59f2:	4690      	mov	r8, r2
    59f4:	4699      	mov	r9, r3
    59f6:	46a2      	mov	sl, r4
    59f8:	46ab      	mov	fp, r5
    59fa:	bcf0      	pop	{r4, r5, r6, r7}
    59fc:	bc02      	pop	{r1}
    59fe:	4708      	bx	r1
    5a00:	0000010f 	.word	0x0000010f
    5a04:	0000dd54 	.word	0x0000dd54
    5a08:	0000deb8 	.word	0x0000deb8
    5a0c:	9a07      	ldr	r2, [sp, #28]
    5a0e:	9316      	str	r3, [sp, #88]	; 0x58
    5a10:	2310      	movs	r3, #16
    5a12:	431a      	orrs	r2, r3
    5a14:	9207      	str	r2, [sp, #28]
    5a16:	465e      	mov	r6, fp
    5a18:	468b      	mov	fp, r1
    5a1a:	9b07      	ldr	r3, [sp, #28]
    5a1c:	069b      	lsls	r3, r3, #26
    5a1e:	d401      	bmi.n	5a24 <_svfprintf_r+0x3b4>
    5a20:	f000 fc76 	bl	6310 <_svfprintf_r+0xca0>
    5a24:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    5a26:	2307      	movs	r3, #7
    5a28:	3207      	adds	r2, #7
    5a2a:	439a      	bics	r2, r3
    5a2c:	6810      	ldr	r0, [r2, #0]
    5a2e:	6851      	ldr	r1, [r2, #4]
    5a30:	2708      	movs	r7, #8
    5a32:	18bf      	adds	r7, r7, r2
    5a34:	9010      	str	r0, [sp, #64]	; 0x40
    5a36:	9111      	str	r1, [sp, #68]	; 0x44
    5a38:	970f      	str	r7, [sp, #60]	; 0x3c
    5a3a:	9a11      	ldr	r2, [sp, #68]	; 0x44
    5a3c:	2a00      	cmp	r2, #0
    5a3e:	da01      	bge.n	5a44 <_svfprintf_r+0x3d4>
    5a40:	f000 fcc0 	bl	63c4 <_svfprintf_r+0xd54>
    5a44:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5a46:	9a10      	ldr	r2, [sp, #64]	; 0x40
    5a48:	431a      	orrs	r2, r3
    5a4a:	1e53      	subs	r3, r2, #1
    5a4c:	419a      	sbcs	r2, r3
    5a4e:	2301      	movs	r3, #1
    5a50:	2e00      	cmp	r6, #0
    5a52:	db03      	blt.n	5a5c <_svfprintf_r+0x3ec>
    5a54:	9f07      	ldr	r7, [sp, #28]
    5a56:	2180      	movs	r1, #128	; 0x80
    5a58:	438f      	bics	r7, r1
    5a5a:	9707      	str	r7, [sp, #28]
    5a5c:	2e00      	cmp	r6, #0
    5a5e:	d102      	bne.n	5a66 <_svfprintf_r+0x3f6>
    5a60:	2a00      	cmp	r2, #0
    5a62:	d100      	bne.n	5a66 <_svfprintf_r+0x3f6>
    5a64:	e255      	b.n	5f12 <_svfprintf_r+0x8a2>
    5a66:	2b01      	cmp	r3, #1
    5a68:	d100      	bne.n	5a6c <_svfprintf_r+0x3fc>
    5a6a:	e3af      	b.n	61cc <_svfprintf_r+0xb5c>
    5a6c:	2b02      	cmp	r3, #2
    5a6e:	d100      	bne.n	5a72 <_svfprintf_r+0x402>
    5a70:	e38e      	b.n	6190 <_svfprintf_r+0xb20>
    5a72:	4659      	mov	r1, fp
    5a74:	2007      	movs	r0, #7
    5a76:	9413      	str	r4, [sp, #76]	; 0x4c
    5a78:	9a10      	ldr	r2, [sp, #64]	; 0x40
    5a7a:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5a7c:	910a      	str	r1, [sp, #40]	; 0x28
    5a7e:	4684      	mov	ip, r0
    5a80:	1c21      	adds	r1, r4, #0
    5a82:	46a8      	mov	r8, r5
    5a84:	08d7      	lsrs	r7, r2, #3
    5a86:	0758      	lsls	r0, r3, #29
    5a88:	46ba      	mov	sl, r7
    5a8a:	4665      	mov	r5, ip
    5a8c:	4015      	ands	r5, r2
    5a8e:	1c07      	adds	r7, r0, #0
    5a90:	4650      	mov	r0, sl
    5a92:	4307      	orrs	r7, r0
    5a94:	3901      	subs	r1, #1
    5a96:	3530      	adds	r5, #48	; 0x30
    5a98:	08d8      	lsrs	r0, r3, #3
    5a9a:	700d      	strb	r5, [r1, #0]
    5a9c:	1c3a      	adds	r2, r7, #0
    5a9e:	1c03      	adds	r3, r0, #0
    5aa0:	4307      	orrs	r7, r0
    5aa2:	d1ef      	bne.n	5a84 <_svfprintf_r+0x414>
    5aa4:	980a      	ldr	r0, [sp, #40]	; 0x28
    5aa6:	9113      	str	r1, [sp, #76]	; 0x4c
    5aa8:	9907      	ldr	r1, [sp, #28]
    5aaa:	1c2f      	adds	r7, r5, #0
    5aac:	4683      	mov	fp, r0
    5aae:	9210      	str	r2, [sp, #64]	; 0x40
    5ab0:	9311      	str	r3, [sp, #68]	; 0x44
    5ab2:	4645      	mov	r5, r8
    5ab4:	07c9      	lsls	r1, r1, #31
    5ab6:	d501      	bpl.n	5abc <_svfprintf_r+0x44c>
    5ab8:	f000 fc78 	bl	63ac <_svfprintf_r+0xd3c>
    5abc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    5abe:	1aa2      	subs	r2, r4, r2
    5ac0:	920c      	str	r2, [sp, #48]	; 0x30
    5ac2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    5ac4:	920a      	str	r2, [sp, #40]	; 0x28
    5ac6:	42b2      	cmp	r2, r6
    5ac8:	da00      	bge.n	5acc <_svfprintf_r+0x45c>
    5aca:	960a      	str	r6, [sp, #40]	; 0x28
    5acc:	464b      	mov	r3, r9
    5ace:	9614      	str	r6, [sp, #80]	; 0x50
    5ad0:	2600      	movs	r6, #0
    5ad2:	781a      	ldrb	r2, [r3, #0]
    5ad4:	9618      	str	r6, [sp, #96]	; 0x60
    5ad6:	2a00      	cmp	r2, #0
    5ad8:	d100      	bne.n	5adc <_svfprintf_r+0x46c>
    5ada:	e647      	b.n	576c <_svfprintf_r+0xfc>
    5adc:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    5ade:	3701      	adds	r7, #1
    5ae0:	970a      	str	r7, [sp, #40]	; 0x28
    5ae2:	e643      	b.n	576c <_svfprintf_r+0xfc>
    5ae4:	9807      	ldr	r0, [sp, #28]
    5ae6:	465e      	mov	r6, fp
    5ae8:	9316      	str	r3, [sp, #88]	; 0x58
    5aea:	468b      	mov	fp, r1
    5aec:	4698      	mov	r8, r3
    5aee:	0700      	lsls	r0, r0, #28
    5af0:	d401      	bmi.n	5af6 <_svfprintf_r+0x486>
    5af2:	f000 fcc3 	bl	647c <_svfprintf_r+0xe0c>
    5af6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    5af8:	2307      	movs	r3, #7
    5afa:	3207      	adds	r2, #7
    5afc:	439a      	bics	r2, r3
    5afe:	6813      	ldr	r3, [r2, #0]
    5b00:	2108      	movs	r1, #8
    5b02:	1889      	adds	r1, r1, r2
    5b04:	910f      	str	r1, [sp, #60]	; 0x3c
    5b06:	931a      	str	r3, [sp, #104]	; 0x68
    5b08:	6852      	ldr	r2, [r2, #4]
    5b0a:	921b      	str	r2, [sp, #108]	; 0x6c
    5b0c:	981a      	ldr	r0, [sp, #104]	; 0x68
    5b0e:	991b      	ldr	r1, [sp, #108]	; 0x6c
    5b10:	f005 f818 	bl	ab44 <__fpclassifyd>
    5b14:	2801      	cmp	r0, #1
    5b16:	d001      	beq.n	5b1c <_svfprintf_r+0x4ac>
    5b18:	f000 fc68 	bl	63ec <_svfprintf_r+0xd7c>
    5b1c:	981a      	ldr	r0, [sp, #104]	; 0x68
    5b1e:	991b      	ldr	r1, [sp, #108]	; 0x6c
    5b20:	4bc8      	ldr	r3, [pc, #800]	; (5e44 <_svfprintf_r+0x7d4>)
    5b22:	4ac7      	ldr	r2, [pc, #796]	; (5e40 <_svfprintf_r+0x7d0>)
    5b24:	f008 f868 	bl	dbf8 <____aeabi_dcmplt_from_thumb>
    5b28:	2800      	cmp	r0, #0
    5b2a:	d001      	beq.n	5b30 <_svfprintf_r+0x4c0>
    5b2c:	f000 ff23 	bl	6976 <_svfprintf_r+0x1306>
    5b30:	4649      	mov	r1, r9
    5b32:	780a      	ldrb	r2, [r1, #0]
    5b34:	9e16      	ldr	r6, [sp, #88]	; 0x58
    5b36:	2e47      	cmp	r6, #71	; 0x47
    5b38:	dd01      	ble.n	5b3e <_svfprintf_r+0x4ce>
    5b3a:	f000 fdd4 	bl	66e6 <_svfprintf_r+0x1076>
    5b3e:	4fc2      	ldr	r7, [pc, #776]	; (5e48 <_svfprintf_r+0x7d8>)
    5b40:	9713      	str	r7, [sp, #76]	; 0x4c
    5b42:	9907      	ldr	r1, [sp, #28]
    5b44:	2380      	movs	r3, #128	; 0x80
    5b46:	4399      	bics	r1, r3
    5b48:	2600      	movs	r6, #0
    5b4a:	3b7d      	subs	r3, #125	; 0x7d
    5b4c:	9107      	str	r1, [sp, #28]
    5b4e:	930a      	str	r3, [sp, #40]	; 0x28
    5b50:	930c      	str	r3, [sp, #48]	; 0x30
    5b52:	9614      	str	r6, [sp, #80]	; 0x50
    5b54:	9618      	str	r6, [sp, #96]	; 0x60
    5b56:	e7be      	b.n	5ad6 <_svfprintf_r+0x466>
    5b58:	9f07      	ldr	r7, [sp, #28]
    5b5a:	2308      	movs	r3, #8
    5b5c:	431f      	orrs	r7, r3
    5b5e:	9707      	str	r7, [sp, #28]
    5b60:	780b      	ldrb	r3, [r1, #0]
    5b62:	e5ea      	b.n	573a <_svfprintf_r+0xca>
    5b64:	9a07      	ldr	r2, [sp, #28]
    5b66:	9316      	str	r3, [sp, #88]	; 0x58
    5b68:	2310      	movs	r3, #16
    5b6a:	431a      	orrs	r2, r3
    5b6c:	9207      	str	r2, [sp, #28]
    5b6e:	465e      	mov	r6, fp
    5b70:	468b      	mov	fp, r1
    5b72:	9b07      	ldr	r3, [sp, #28]
    5b74:	2120      	movs	r1, #32
    5b76:	4019      	ands	r1, r3
    5b78:	d100      	bne.n	5b7c <_svfprintf_r+0x50c>
    5b7a:	e3b5      	b.n	62e8 <_svfprintf_r+0xc78>
    5b7c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    5b7e:	2307      	movs	r3, #7
    5b80:	3207      	adds	r2, #7
    5b82:	439a      	bics	r2, r3
    5b84:	6810      	ldr	r0, [r2, #0]
    5b86:	6851      	ldr	r1, [r2, #4]
    5b88:	2708      	movs	r7, #8
    5b8a:	18bf      	adds	r7, r7, r2
    5b8c:	9010      	str	r0, [sp, #64]	; 0x40
    5b8e:	9111      	str	r1, [sp, #68]	; 0x44
    5b90:	1c02      	adds	r2, r0, #0
    5b92:	430a      	orrs	r2, r1
    5b94:	970f      	str	r7, [sp, #60]	; 0x3c
    5b96:	1e53      	subs	r3, r2, #1
    5b98:	419a      	sbcs	r2, r3
    5b9a:	2300      	movs	r3, #0
    5b9c:	2000      	movs	r0, #0
    5b9e:	464f      	mov	r7, r9
    5ba0:	7038      	strb	r0, [r7, #0]
    5ba2:	e755      	b.n	5a50 <_svfprintf_r+0x3e0>
    5ba4:	9807      	ldr	r0, [sp, #28]
    5ba6:	9316      	str	r3, [sp, #88]	; 0x58
    5ba8:	2310      	movs	r3, #16
    5baa:	4318      	orrs	r0, r3
    5bac:	9007      	str	r0, [sp, #28]
    5bae:	465e      	mov	r6, fp
    5bb0:	468b      	mov	fp, r1
    5bb2:	9907      	ldr	r1, [sp, #28]
    5bb4:	2220      	movs	r2, #32
    5bb6:	400a      	ands	r2, r1
    5bb8:	d100      	bne.n	5bbc <_svfprintf_r+0x54c>
    5bba:	e382      	b.n	62c2 <_svfprintf_r+0xc52>
    5bbc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    5bbe:	2307      	movs	r3, #7
    5bc0:	3207      	adds	r2, #7
    5bc2:	439a      	bics	r2, r3
    5bc4:	6810      	ldr	r0, [r2, #0]
    5bc6:	6851      	ldr	r1, [r2, #4]
    5bc8:	3301      	adds	r3, #1
    5bca:	189b      	adds	r3, r3, r2
    5bcc:	1c02      	adds	r2, r0, #0
    5bce:	430a      	orrs	r2, r1
    5bd0:	930f      	str	r3, [sp, #60]	; 0x3c
    5bd2:	9010      	str	r0, [sp, #64]	; 0x40
    5bd4:	9111      	str	r1, [sp, #68]	; 0x44
    5bd6:	1e53      	subs	r3, r2, #1
    5bd8:	419a      	sbcs	r2, r3
    5bda:	2301      	movs	r3, #1
    5bdc:	e7de      	b.n	5b9c <_svfprintf_r+0x52c>
    5bde:	465e      	mov	r6, fp
    5be0:	489a      	ldr	r0, [pc, #616]	; (5e4c <_svfprintf_r+0x7dc>)
    5be2:	468b      	mov	fp, r1
    5be4:	9907      	ldr	r1, [sp, #28]
    5be6:	2220      	movs	r2, #32
    5be8:	9316      	str	r3, [sp, #88]	; 0x58
    5bea:	9017      	str	r0, [sp, #92]	; 0x5c
    5bec:	400a      	ands	r2, r1
    5bee:	d100      	bne.n	5bf2 <_svfprintf_r+0x582>
    5bf0:	e0f3      	b.n	5dda <_svfprintf_r+0x76a>
    5bf2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    5bf4:	2307      	movs	r3, #7
    5bf6:	3207      	adds	r2, #7
    5bf8:	439a      	bics	r2, r3
    5bfa:	6810      	ldr	r0, [r2, #0]
    5bfc:	6851      	ldr	r1, [r2, #4]
    5bfe:	3301      	adds	r3, #1
    5c00:	189b      	adds	r3, r3, r2
    5c02:	9010      	str	r0, [sp, #64]	; 0x40
    5c04:	9111      	str	r1, [sp, #68]	; 0x44
    5c06:	930f      	str	r3, [sp, #60]	; 0x3c
    5c08:	9a10      	ldr	r2, [sp, #64]	; 0x40
    5c0a:	9f11      	ldr	r7, [sp, #68]	; 0x44
    5c0c:	433a      	orrs	r2, r7
    5c0e:	1e53      	subs	r3, r2, #1
    5c10:	419a      	sbcs	r2, r3
    5c12:	2a00      	cmp	r2, #0
    5c14:	d100      	bne.n	5c18 <_svfprintf_r+0x5a8>
    5c16:	e365      	b.n	62e4 <_svfprintf_r+0xc74>
    5c18:	9807      	ldr	r0, [sp, #28]
    5c1a:	2301      	movs	r3, #1
    5c1c:	4218      	tst	r0, r3
    5c1e:	d100      	bne.n	5c22 <_svfprintf_r+0x5b2>
    5c20:	e360      	b.n	62e4 <_svfprintf_r+0xc74>
    5c22:	aa43      	add	r2, sp, #268	; 0x10c
    5c24:	2130      	movs	r1, #48	; 0x30
    5c26:	7011      	strb	r1, [r2, #0]
    5c28:	a916      	add	r1, sp, #88	; 0x58
    5c2a:	7809      	ldrb	r1, [r1, #0]
    5c2c:	7051      	strb	r1, [r2, #1]
    5c2e:	2102      	movs	r1, #2
    5c30:	4308      	orrs	r0, r1
    5c32:	1c1a      	adds	r2, r3, #0
    5c34:	9007      	str	r0, [sp, #28]
    5c36:	1c0b      	adds	r3, r1, #0
    5c38:	e7b0      	b.n	5b9c <_svfprintf_r+0x52c>
    5c3a:	780b      	ldrb	r3, [r1, #0]
    5c3c:	3101      	adds	r1, #1
    5c3e:	2b2a      	cmp	r3, #42	; 0x2a
    5c40:	d101      	bne.n	5c46 <_svfprintf_r+0x5d6>
    5c42:	f000 ff9d 	bl	6b80 <_svfprintf_r+0x1510>
    5c46:	2630      	movs	r6, #48	; 0x30
    5c48:	4276      	negs	r6, r6
    5c4a:	18f6      	adds	r6, r6, r3
    5c4c:	2700      	movs	r7, #0
    5c4e:	960a      	str	r6, [sp, #40]	; 0x28
    5c50:	46bb      	mov	fp, r7
    5c52:	2e09      	cmp	r6, #9
    5c54:	d900      	bls.n	5c58 <_svfprintf_r+0x5e8>
    5c56:	e571      	b.n	573c <_svfprintf_r+0xcc>
    5c58:	9e0a      	ldr	r6, [sp, #40]	; 0x28
    5c5a:	46a8      	mov	r8, r5
    5c5c:	1c3b      	adds	r3, r7, #0
    5c5e:	009d      	lsls	r5, r3, #2
    5c60:	18eb      	adds	r3, r5, r3
    5c62:	780d      	ldrb	r5, [r1, #0]
    5c64:	005b      	lsls	r3, r3, #1
    5c66:	199b      	adds	r3, r3, r6
    5c68:	1c2e      	adds	r6, r5, #0
    5c6a:	3e30      	subs	r6, #48	; 0x30
    5c6c:	3101      	adds	r1, #1
    5c6e:	2e09      	cmp	r6, #9
    5c70:	d9f5      	bls.n	5c5e <_svfprintf_r+0x5ee>
    5c72:	469b      	mov	fp, r3
    5c74:	465e      	mov	r6, fp
    5c76:	1c2b      	adds	r3, r5, #0
    5c78:	4645      	mov	r5, r8
    5c7a:	2e00      	cmp	r6, #0
    5c7c:	46b3      	mov	fp, r6
    5c7e:	db00      	blt.n	5c82 <_svfprintf_r+0x612>
    5c80:	e55c      	b.n	573c <_svfprintf_r+0xcc>
    5c82:	2601      	movs	r6, #1
    5c84:	4276      	negs	r6, r6
    5c86:	46b3      	mov	fp, r6
    5c88:	e558      	b.n	573c <_svfprintf_r+0xcc>
    5c8a:	9e07      	ldr	r6, [sp, #28]
    5c8c:	4667      	mov	r7, ip
    5c8e:	433e      	orrs	r6, r7
    5c90:	9607      	str	r6, [sp, #28]
    5c92:	780b      	ldrb	r3, [r1, #0]
    5c94:	e551      	b.n	573a <_svfprintf_r+0xca>
    5c96:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    5c98:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    5c9a:	681b      	ldr	r3, [r3, #0]
    5c9c:	3604      	adds	r6, #4
    5c9e:	930b      	str	r3, [sp, #44]	; 0x2c
    5ca0:	2b00      	cmp	r3, #0
    5ca2:	da00      	bge.n	5ca6 <_svfprintf_r+0x636>
    5ca4:	e680      	b.n	59a8 <_svfprintf_r+0x338>
    5ca6:	780b      	ldrb	r3, [r1, #0]
    5ca8:	960f      	str	r6, [sp, #60]	; 0x3c
    5caa:	e546      	b.n	573a <_svfprintf_r+0xca>
    5cac:	232b      	movs	r3, #43	; 0x2b
    5cae:	464f      	mov	r7, r9
    5cb0:	703b      	strb	r3, [r7, #0]
    5cb2:	780b      	ldrb	r3, [r1, #0]
    5cb4:	e541      	b.n	573a <_svfprintf_r+0xca>
    5cb6:	9f07      	ldr	r7, [sp, #28]
    5cb8:	4653      	mov	r3, sl
    5cba:	431f      	orrs	r7, r3
    5cbc:	9707      	str	r7, [sp, #28]
    5cbe:	780b      	ldrb	r3, [r1, #0]
    5cc0:	e53b      	b.n	573a <_svfprintf_r+0xca>
    5cc2:	3b30      	subs	r3, #48	; 0x30
    5cc4:	2600      	movs	r6, #0
    5cc6:	930a      	str	r3, [sp, #40]	; 0x28
    5cc8:	960b      	str	r6, [sp, #44]	; 0x2c
    5cca:	1c33      	adds	r3, r6, #0
    5ccc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
    5cce:	46a8      	mov	r8, r5
    5cd0:	009d      	lsls	r5, r3, #2
    5cd2:	18eb      	adds	r3, r5, r3
    5cd4:	780d      	ldrb	r5, [r1, #0]
    5cd6:	005b      	lsls	r3, r3, #1
    5cd8:	18f3      	adds	r3, r6, r3
    5cda:	1c2e      	adds	r6, r5, #0
    5cdc:	3e30      	subs	r6, #48	; 0x30
    5cde:	3101      	adds	r1, #1
    5ce0:	2e09      	cmp	r6, #9
    5ce2:	d9f5      	bls.n	5cd0 <_svfprintf_r+0x660>
    5ce4:	930b      	str	r3, [sp, #44]	; 0x2c
    5ce6:	1c2b      	adds	r3, r5, #0
    5ce8:	4645      	mov	r5, r8
    5cea:	e527      	b.n	573c <_svfprintf_r+0xcc>
    5cec:	464e      	mov	r6, r9
    5cee:	7833      	ldrb	r3, [r6, #0]
    5cf0:	2b00      	cmp	r3, #0
    5cf2:	d000      	beq.n	5cf6 <_svfprintf_r+0x686>
    5cf4:	e377      	b.n	63e6 <_svfprintf_r+0xd76>
    5cf6:	7030      	strb	r0, [r6, #0]
    5cf8:	780b      	ldrb	r3, [r1, #0]
    5cfa:	e51e      	b.n	573a <_svfprintf_r+0xca>
    5cfc:	9f07      	ldr	r7, [sp, #28]
    5cfe:	2301      	movs	r3, #1
    5d00:	431f      	orrs	r7, r3
    5d02:	9707      	str	r7, [sp, #28]
    5d04:	780b      	ldrb	r3, [r1, #0]
    5d06:	e518      	b.n	573a <_svfprintf_r+0xca>
    5d08:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    5d0a:	1c16      	adds	r6, r2, #0
    5d0c:	6812      	ldr	r2, [r2, #0]
    5d0e:	9316      	str	r3, [sp, #88]	; 0x58
    5d10:	ab2f      	add	r3, sp, #188	; 0xbc
    5d12:	468b      	mov	fp, r1
    5d14:	3604      	adds	r6, #4
    5d16:	2101      	movs	r1, #1
    5d18:	701a      	strb	r2, [r3, #0]
    5d1a:	2000      	movs	r0, #0
    5d1c:	2200      	movs	r2, #0
    5d1e:	464f      	mov	r7, r9
    5d20:	960f      	str	r6, [sp, #60]	; 0x3c
    5d22:	7038      	strb	r0, [r7, #0]
    5d24:	910a      	str	r1, [sp, #40]	; 0x28
    5d26:	910c      	str	r1, [sp, #48]	; 0x30
    5d28:	9214      	str	r2, [sp, #80]	; 0x50
    5d2a:	9218      	str	r2, [sp, #96]	; 0x60
    5d2c:	9313      	str	r3, [sp, #76]	; 0x4c
    5d2e:	e51d      	b.n	576c <_svfprintf_r+0xfc>
    5d30:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    5d32:	1c1f      	adds	r7, r3, #0
    5d34:	681b      	ldr	r3, [r3, #0]
    5d36:	465e      	mov	r6, fp
    5d38:	468b      	mov	fp, r1
    5d3a:	9907      	ldr	r1, [sp, #28]
    5d3c:	9310      	str	r3, [sp, #64]	; 0x40
    5d3e:	2302      	movs	r3, #2
    5d40:	2000      	movs	r0, #0
    5d42:	4319      	orrs	r1, r3
    5d44:	aa43      	add	r2, sp, #268	; 0x10c
    5d46:	3704      	adds	r7, #4
    5d48:	9011      	str	r0, [sp, #68]	; 0x44
    5d4a:	9107      	str	r1, [sp, #28]
    5d4c:	3078      	adds	r0, #120	; 0x78
    5d4e:	2130      	movs	r1, #48	; 0x30
    5d50:	7011      	strb	r1, [r2, #0]
    5d52:	970f      	str	r7, [sp, #60]	; 0x3c
    5d54:	7050      	strb	r0, [r2, #1]
    5d56:	4f3e      	ldr	r7, [pc, #248]	; (5e50 <_svfprintf_r+0x7e0>)
    5d58:	9a10      	ldr	r2, [sp, #64]	; 0x40
    5d5a:	9717      	str	r7, [sp, #92]	; 0x5c
    5d5c:	1e51      	subs	r1, r2, #1
    5d5e:	418a      	sbcs	r2, r1
    5d60:	9016      	str	r0, [sp, #88]	; 0x58
    5d62:	e71b      	b.n	5b9c <_svfprintf_r+0x52c>
    5d64:	9b07      	ldr	r3, [sp, #28]
    5d66:	4303      	orrs	r3, r0
    5d68:	9307      	str	r3, [sp, #28]
    5d6a:	780b      	ldrb	r3, [r1, #0]
    5d6c:	e4e5      	b.n	573a <_svfprintf_r+0xca>
    5d6e:	465e      	mov	r6, fp
    5d70:	4648      	mov	r0, r9
    5d72:	468b      	mov	fp, r1
    5d74:	2100      	movs	r1, #0
    5d76:	7001      	strb	r1, [r0, #0]
    5d78:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    5d7a:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    5d7c:	6812      	ldr	r2, [r2, #0]
    5d7e:	9316      	str	r3, [sp, #88]	; 0x58
    5d80:	3704      	adds	r7, #4
    5d82:	9213      	str	r2, [sp, #76]	; 0x4c
    5d84:	2a00      	cmp	r2, #0
    5d86:	d101      	bne.n	5d8c <_svfprintf_r+0x71c>
    5d88:	f000 fe40 	bl	6a0c <_svfprintf_r+0x139c>
    5d8c:	2e00      	cmp	r6, #0
    5d8e:	da01      	bge.n	5d94 <_svfprintf_r+0x724>
    5d90:	f000 fdf8 	bl	6984 <_svfprintf_r+0x1314>
    5d94:	9813      	ldr	r0, [sp, #76]	; 0x4c
    5d96:	2100      	movs	r1, #0
    5d98:	1c32      	adds	r2, r6, #0
    5d9a:	f003 fee3 	bl	9b64 <memchr>
    5d9e:	2800      	cmp	r0, #0
    5da0:	d101      	bne.n	5da6 <_svfprintf_r+0x736>
    5da2:	f000 fe88 	bl	6ab6 <_svfprintf_r+0x1446>
    5da6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    5da8:	1a80      	subs	r0, r0, r2
    5daa:	900c      	str	r0, [sp, #48]	; 0x30
    5dac:	42b0      	cmp	r0, r6
    5dae:	dc01      	bgt.n	5db4 <_svfprintf_r+0x744>
    5db0:	f000 fc7a 	bl	66a8 <_svfprintf_r+0x1038>
    5db4:	960a      	str	r6, [sp, #40]	; 0x28
    5db6:	464b      	mov	r3, r9
    5db8:	960c      	str	r6, [sp, #48]	; 0x30
    5dba:	2600      	movs	r6, #0
    5dbc:	781a      	ldrb	r2, [r3, #0]
    5dbe:	970f      	str	r7, [sp, #60]	; 0x3c
    5dc0:	9614      	str	r6, [sp, #80]	; 0x50
    5dc2:	9618      	str	r6, [sp, #96]	; 0x60
    5dc4:	e687      	b.n	5ad6 <_svfprintf_r+0x466>
    5dc6:	465e      	mov	r6, fp
    5dc8:	4f21      	ldr	r7, [pc, #132]	; (5e50 <_svfprintf_r+0x7e0>)
    5dca:	468b      	mov	fp, r1
    5dcc:	9907      	ldr	r1, [sp, #28]
    5dce:	2220      	movs	r2, #32
    5dd0:	9316      	str	r3, [sp, #88]	; 0x58
    5dd2:	9717      	str	r7, [sp, #92]	; 0x5c
    5dd4:	400a      	ands	r2, r1
    5dd6:	d000      	beq.n	5dda <_svfprintf_r+0x76a>
    5dd8:	e70b      	b.n	5bf2 <_svfprintf_r+0x582>
    5dda:	9907      	ldr	r1, [sp, #28]
    5ddc:	2310      	movs	r3, #16
    5dde:	4019      	ands	r1, r3
    5de0:	d100      	bne.n	5de4 <_svfprintf_r+0x774>
    5de2:	e364      	b.n	64ae <_svfprintf_r+0xe3e>
    5de4:	990f      	ldr	r1, [sp, #60]	; 0x3c
    5de6:	6809      	ldr	r1, [r1, #0]
    5de8:	9211      	str	r2, [sp, #68]	; 0x44
    5dea:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    5dec:	3204      	adds	r2, #4
    5dee:	9110      	str	r1, [sp, #64]	; 0x40
    5df0:	920f      	str	r2, [sp, #60]	; 0x3c
    5df2:	e709      	b.n	5c08 <_svfprintf_r+0x598>
    5df4:	780b      	ldrb	r3, [r1, #0]
    5df6:	2b6c      	cmp	r3, #108	; 0x6c
    5df8:	d101      	bne.n	5dfe <_svfprintf_r+0x78e>
    5dfa:	f000 fc4a 	bl	6692 <_svfprintf_r+0x1022>
    5dfe:	9e07      	ldr	r6, [sp, #28]
    5e00:	2710      	movs	r7, #16
    5e02:	433e      	orrs	r6, r7
    5e04:	9607      	str	r6, [sp, #28]
    5e06:	e498      	b.n	573a <_svfprintf_r+0xca>
    5e08:	468b      	mov	fp, r1
    5e0a:	9907      	ldr	r1, [sp, #28]
    5e0c:	0689      	lsls	r1, r1, #26
    5e0e:	d400      	bmi.n	5e12 <_svfprintf_r+0x7a2>
    5e10:	e341      	b.n	6496 <_svfprintf_r+0xe26>
    5e12:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    5e14:	9e0e      	ldr	r6, [sp, #56]	; 0x38
    5e16:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    5e18:	6813      	ldr	r3, [r2, #0]
    5e1a:	3704      	adds	r7, #4
    5e1c:	17f2      	asrs	r2, r6, #31
    5e1e:	601e      	str	r6, [r3, #0]
    5e20:	605a      	str	r2, [r3, #4]
    5e22:	970f      	str	r7, [sp, #60]	; 0x3c
    5e24:	e44d      	b.n	56c2 <_svfprintf_r+0x52>
    5e26:	465e      	mov	r6, fp
    5e28:	9316      	str	r3, [sp, #88]	; 0x58
    5e2a:	468b      	mov	fp, r1
    5e2c:	e5f5      	b.n	5a1a <_svfprintf_r+0x3aa>
    5e2e:	465e      	mov	r6, fp
    5e30:	9316      	str	r3, [sp, #88]	; 0x58
    5e32:	468b      	mov	fp, r1
    5e34:	e6bd      	b.n	5bb2 <_svfprintf_r+0x542>
    5e36:	465e      	mov	r6, fp
    5e38:	9316      	str	r3, [sp, #88]	; 0x58
    5e3a:	468b      	mov	fp, r1
    5e3c:	e699      	b.n	5b72 <_svfprintf_r+0x502>
    5e3e:	46c0      	nop			; (mov r8, r8)
	...
    5e48:	0000e8e8 	.word	0x0000e8e8
    5e4c:	0000e8f8 	.word	0x0000e8f8
    5e50:	0000e90c 	.word	0x0000e90c
    5e54:	9e16      	ldr	r6, [sp, #88]	; 0x58
    5e56:	2e65      	cmp	r6, #101	; 0x65
    5e58:	dc00      	bgt.n	5e5c <_svfprintf_r+0x7ec>
    5e5a:	e0bb      	b.n	5fd4 <_svfprintf_r+0x964>
    5e5c:	981a      	ldr	r0, [sp, #104]	; 0x68
    5e5e:	991b      	ldr	r1, [sp, #108]	; 0x6c
    5e60:	4bc8      	ldr	r3, [pc, #800]	; (6184 <_svfprintf_r+0xb14>)
    5e62:	4ac7      	ldr	r2, [pc, #796]	; (6180 <_svfprintf_r+0xb10>)
    5e64:	f007 fec0 	bl	dbe8 <____aeabi_dcmpeq_from_thumb>
    5e68:	2800      	cmp	r0, #0
    5e6a:	d100      	bne.n	5e6e <_svfprintf_r+0x7fe>
    5e6c:	e133      	b.n	60d6 <_svfprintf_r+0xa66>
    5e6e:	4bc6      	ldr	r3, [pc, #792]	; (6188 <_svfprintf_r+0xb18>)
    5e70:	603b      	str	r3, [r7, #0]
    5e72:	2301      	movs	r3, #1
    5e74:	607b      	str	r3, [r7, #4]
    5e76:	68a3      	ldr	r3, [r4, #8]
    5e78:	3301      	adds	r3, #1
    5e7a:	60a3      	str	r3, [r4, #8]
    5e7c:	6863      	ldr	r3, [r4, #4]
    5e7e:	3301      	adds	r3, #1
    5e80:	6063      	str	r3, [r4, #4]
    5e82:	2b07      	cmp	r3, #7
    5e84:	dd00      	ble.n	5e88 <_svfprintf_r+0x818>
    5e86:	e3a9      	b.n	65dc <_svfprintf_r+0xf6c>
    5e88:	1c3b      	adds	r3, r7, #0
    5e8a:	3308      	adds	r3, #8
    5e8c:	9a42      	ldr	r2, [sp, #264]	; 0x108
    5e8e:	9f0d      	ldr	r7, [sp, #52]	; 0x34
    5e90:	42ba      	cmp	r2, r7
    5e92:	db03      	blt.n	5e9c <_svfprintf_r+0x82c>
    5e94:	9807      	ldr	r0, [sp, #28]
    5e96:	07c0      	lsls	r0, r0, #31
    5e98:	d400      	bmi.n	5e9c <_svfprintf_r+0x82c>
    5e9a:	e52e      	b.n	58fa <_svfprintf_r+0x28a>
    5e9c:	9a1c      	ldr	r2, [sp, #112]	; 0x70
    5e9e:	9d1c      	ldr	r5, [sp, #112]	; 0x70
    5ea0:	605a      	str	r2, [r3, #4]
    5ea2:	68a2      	ldr	r2, [r4, #8]
    5ea4:	9919      	ldr	r1, [sp, #100]	; 0x64
    5ea6:	1952      	adds	r2, r2, r5
    5ea8:	6019      	str	r1, [r3, #0]
    5eaa:	60a2      	str	r2, [r4, #8]
    5eac:	6862      	ldr	r2, [r4, #4]
    5eae:	3201      	adds	r2, #1
    5eb0:	6062      	str	r2, [r4, #4]
    5eb2:	2a07      	cmp	r2, #7
    5eb4:	dd01      	ble.n	5eba <_svfprintf_r+0x84a>
    5eb6:	f000 fc1a 	bl	66ee <_svfprintf_r+0x107e>
    5eba:	1c1a      	adds	r2, r3, #0
    5ebc:	3208      	adds	r2, #8
    5ebe:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    5ec0:	3d01      	subs	r5, #1
    5ec2:	2d00      	cmp	r5, #0
    5ec4:	dc00      	bgt.n	5ec8 <_svfprintf_r+0x858>
    5ec6:	e379      	b.n	65bc <_svfprintf_r+0xf4c>
    5ec8:	2d10      	cmp	r5, #16
    5eca:	dc00      	bgt.n	5ece <_svfprintf_r+0x85e>
    5ecc:	e2a9      	b.n	6422 <_svfprintf_r+0xdb2>
    5ece:	4eaf      	ldr	r6, [pc, #700]	; (618c <_svfprintf_r+0xb1c>)
    5ed0:	2710      	movs	r7, #16
    5ed2:	46b0      	mov	r8, r6
    5ed4:	1c3e      	adds	r6, r7, #0
    5ed6:	4446      	add	r6, r8
    5ed8:	e006      	b.n	5ee8 <_svfprintf_r+0x878>
    5eda:	3208      	adds	r2, #8
    5edc:	1c13      	adds	r3, r2, #0
    5ede:	3308      	adds	r3, #8
    5ee0:	3d10      	subs	r5, #16
    5ee2:	2d10      	cmp	r5, #16
    5ee4:	dc00      	bgt.n	5ee8 <_svfprintf_r+0x878>
    5ee6:	e2a0      	b.n	642a <_svfprintf_r+0xdba>
    5ee8:	68a3      	ldr	r3, [r4, #8]
    5eea:	3310      	adds	r3, #16
    5eec:	6016      	str	r6, [r2, #0]
    5eee:	6057      	str	r7, [r2, #4]
    5ef0:	60a3      	str	r3, [r4, #8]
    5ef2:	6863      	ldr	r3, [r4, #4]
    5ef4:	3301      	adds	r3, #1
    5ef6:	6063      	str	r3, [r4, #4]
    5ef8:	2b07      	cmp	r3, #7
    5efa:	ddee      	ble.n	5eda <_svfprintf_r+0x86a>
    5efc:	9809      	ldr	r0, [sp, #36]	; 0x24
    5efe:	9908      	ldr	r1, [sp, #32]
    5f00:	1c22      	adds	r2, r4, #0
    5f02:	f004 fe77 	bl	abf4 <__ssprint_r>
    5f06:	2800      	cmp	r0, #0
    5f08:	d000      	beq.n	5f0c <_svfprintf_r+0x89c>
    5f0a:	e568      	b.n	59de <_svfprintf_r+0x36e>
    5f0c:	ab21      	add	r3, sp, #132	; 0x84
    5f0e:	aa1f      	add	r2, sp, #124	; 0x7c
    5f10:	e7e6      	b.n	5ee0 <_svfprintf_r+0x870>
    5f12:	2b00      	cmp	r3, #0
    5f14:	d000      	beq.n	5f18 <_svfprintf_r+0x8a8>
    5f16:	e0ba      	b.n	608e <_svfprintf_r+0xa1e>
    5f18:	9807      	ldr	r0, [sp, #28]
    5f1a:	07c0      	lsls	r0, r0, #31
    5f1c:	d400      	bmi.n	5f20 <_svfprintf_r+0x8b0>
    5f1e:	e12c      	b.n	617a <_svfprintf_r+0xb0a>
    5f20:	2127      	movs	r1, #39	; 0x27
    5f22:	ab2f      	add	r3, sp, #188	; 0xbc
    5f24:	2230      	movs	r2, #48	; 0x30
    5f26:	545a      	strb	r2, [r3, r1]
    5f28:	185b      	adds	r3, r3, r1
    5f2a:	1ae1      	subs	r1, r4, r3
    5f2c:	910c      	str	r1, [sp, #48]	; 0x30
    5f2e:	9313      	str	r3, [sp, #76]	; 0x4c
    5f30:	e5c7      	b.n	5ac2 <_svfprintf_r+0x452>
    5f32:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5f34:	980a      	ldr	r0, [sp, #40]	; 0x28
    5f36:	1a3e      	subs	r6, r7, r0
    5f38:	2e00      	cmp	r6, #0
    5f3a:	dc00      	bgt.n	5f3e <_svfprintf_r+0x8ce>
    5f3c:	e487      	b.n	584e <_svfprintf_r+0x1de>
    5f3e:	2e10      	cmp	r6, #16
    5f40:	dc01      	bgt.n	5f46 <_svfprintf_r+0x8d6>
    5f42:	f000 fd9b 	bl	6a7c <_svfprintf_r+0x140c>
    5f46:	4a91      	ldr	r2, [pc, #580]	; (618c <_svfprintf_r+0xb1c>)
    5f48:	1c2b      	adds	r3, r5, #0
    5f4a:	2510      	movs	r5, #16
    5f4c:	1c2f      	adds	r7, r5, #0
    5f4e:	4690      	mov	r8, r2
    5f50:	46a9      	mov	r9, r5
    5f52:	4447      	add	r7, r8
    5f54:	9d09      	ldr	r5, [sp, #36]	; 0x24
    5f56:	e005      	b.n	5f64 <_svfprintf_r+0x8f4>
    5f58:	3308      	adds	r3, #8
    5f5a:	1c1a      	adds	r2, r3, #0
    5f5c:	3e10      	subs	r6, #16
    5f5e:	3208      	adds	r2, #8
    5f60:	2e10      	cmp	r6, #16
    5f62:	dd17      	ble.n	5f94 <_svfprintf_r+0x924>
    5f64:	68a2      	ldr	r2, [r4, #8]
    5f66:	4648      	mov	r0, r9
    5f68:	3210      	adds	r2, #16
    5f6a:	601f      	str	r7, [r3, #0]
    5f6c:	6058      	str	r0, [r3, #4]
    5f6e:	60a2      	str	r2, [r4, #8]
    5f70:	6862      	ldr	r2, [r4, #4]
    5f72:	3201      	adds	r2, #1
    5f74:	6062      	str	r2, [r4, #4]
    5f76:	2a07      	cmp	r2, #7
    5f78:	ddee      	ble.n	5f58 <_svfprintf_r+0x8e8>
    5f7a:	1c28      	adds	r0, r5, #0
    5f7c:	9908      	ldr	r1, [sp, #32]
    5f7e:	1c22      	adds	r2, r4, #0
    5f80:	f004 fe38 	bl	abf4 <__ssprint_r>
    5f84:	2800      	cmp	r0, #0
    5f86:	d000      	beq.n	5f8a <_svfprintf_r+0x91a>
    5f88:	e529      	b.n	59de <_svfprintf_r+0x36e>
    5f8a:	3e10      	subs	r6, #16
    5f8c:	aa21      	add	r2, sp, #132	; 0x84
    5f8e:	ab1f      	add	r3, sp, #124	; 0x7c
    5f90:	2e10      	cmp	r6, #16
    5f92:	dce7      	bgt.n	5f64 <_svfprintf_r+0x8f4>
    5f94:	1c15      	adds	r5, r2, #0
    5f96:	2110      	movs	r1, #16
    5f98:	1c0a      	adds	r2, r1, #0
    5f9a:	4442      	add	r2, r8
    5f9c:	605e      	str	r6, [r3, #4]
    5f9e:	601a      	str	r2, [r3, #0]
    5fa0:	68a3      	ldr	r3, [r4, #8]
    5fa2:	18f6      	adds	r6, r6, r3
    5fa4:	6863      	ldr	r3, [r4, #4]
    5fa6:	3301      	adds	r3, #1
    5fa8:	60a6      	str	r6, [r4, #8]
    5faa:	6063      	str	r3, [r4, #4]
    5fac:	2b07      	cmp	r3, #7
    5fae:	dc00      	bgt.n	5fb2 <_svfprintf_r+0x942>
    5fb0:	e44d      	b.n	584e <_svfprintf_r+0x1de>
    5fb2:	9809      	ldr	r0, [sp, #36]	; 0x24
    5fb4:	9908      	ldr	r1, [sp, #32]
    5fb6:	1c22      	adds	r2, r4, #0
    5fb8:	f004 fe1c 	bl	abf4 <__ssprint_r>
    5fbc:	2800      	cmp	r0, #0
    5fbe:	d000      	beq.n	5fc2 <_svfprintf_r+0x952>
    5fc0:	e50d      	b.n	59de <_svfprintf_r+0x36e>
    5fc2:	9a14      	ldr	r2, [sp, #80]	; 0x50
    5fc4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    5fc6:	1ad6      	subs	r6, r2, r3
    5fc8:	ad1f      	add	r5, sp, #124	; 0x7c
    5fca:	2e00      	cmp	r6, #0
    5fcc:	dd00      	ble.n	5fd0 <_svfprintf_r+0x960>
    5fce:	e444      	b.n	585a <_svfprintf_r+0x1ea>
    5fd0:	1c2f      	adds	r7, r5, #0
    5fd2:	e47f      	b.n	58d4 <_svfprintf_r+0x264>
    5fd4:	980d      	ldr	r0, [sp, #52]	; 0x34
    5fd6:	2801      	cmp	r0, #1
    5fd8:	dc00      	bgt.n	5fdc <_svfprintf_r+0x96c>
    5fda:	e1b1      	b.n	6340 <_svfprintf_r+0xcd0>
    5fdc:	2301      	movs	r3, #1
    5fde:	607b      	str	r3, [r7, #4]
    5fe0:	68a3      	ldr	r3, [r4, #8]
    5fe2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    5fe4:	3301      	adds	r3, #1
    5fe6:	603a      	str	r2, [r7, #0]
    5fe8:	60a3      	str	r3, [r4, #8]
    5fea:	6863      	ldr	r3, [r4, #4]
    5fec:	3301      	adds	r3, #1
    5fee:	6063      	str	r3, [r4, #4]
    5ff0:	2b07      	cmp	r3, #7
    5ff2:	dd00      	ble.n	5ff6 <_svfprintf_r+0x986>
    5ff4:	e1ce      	b.n	6394 <_svfprintf_r+0xd24>
    5ff6:	3708      	adds	r7, #8
    5ff8:	1c3d      	adds	r5, r7, #0
    5ffa:	3508      	adds	r5, #8
    5ffc:	9b19      	ldr	r3, [sp, #100]	; 0x64
    5ffe:	9e1c      	ldr	r6, [sp, #112]	; 0x70
    6000:	603b      	str	r3, [r7, #0]
    6002:	68a3      	ldr	r3, [r4, #8]
    6004:	199b      	adds	r3, r3, r6
    6006:	607e      	str	r6, [r7, #4]
    6008:	60a3      	str	r3, [r4, #8]
    600a:	6863      	ldr	r3, [r4, #4]
    600c:	3301      	adds	r3, #1
    600e:	6063      	str	r3, [r4, #4]
    6010:	2b07      	cmp	r3, #7
    6012:	dd00      	ble.n	6016 <_svfprintf_r+0x9a6>
    6014:	e1b2      	b.n	637c <_svfprintf_r+0xd0c>
    6016:	1c2f      	adds	r7, r5, #0
    6018:	3708      	adds	r7, #8
    601a:	981a      	ldr	r0, [sp, #104]	; 0x68
    601c:	991b      	ldr	r1, [sp, #108]	; 0x6c
    601e:	4b59      	ldr	r3, [pc, #356]	; (6184 <_svfprintf_r+0xb14>)
    6020:	4a57      	ldr	r2, [pc, #348]	; (6180 <_svfprintf_r+0xb10>)
    6022:	f007 fde1 	bl	dbe8 <____aeabi_dcmpeq_from_thumb>
    6026:	2800      	cmp	r0, #0
    6028:	d000      	beq.n	602c <_svfprintf_r+0x9bc>
    602a:	e10d      	b.n	6248 <_svfprintf_r+0xbd8>
    602c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    602e:	3301      	adds	r3, #1
    6030:	602b      	str	r3, [r5, #0]
    6032:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    6034:	68a2      	ldr	r2, [r4, #8]
    6036:	3b01      	subs	r3, #1
    6038:	606b      	str	r3, [r5, #4]
    603a:	189b      	adds	r3, r3, r2
    603c:	60a3      	str	r3, [r4, #8]
    603e:	6863      	ldr	r3, [r4, #4]
    6040:	3301      	adds	r3, #1
    6042:	6063      	str	r3, [r4, #4]
    6044:	2b07      	cmp	r3, #7
    6046:	dd00      	ble.n	604a <_svfprintf_r+0x9da>
    6048:	e18c      	b.n	6364 <_svfprintf_r+0xcf4>
    604a:	1c3b      	adds	r3, r7, #0
    604c:	3308      	adds	r3, #8
    604e:	aa3e      	add	r2, sp, #248	; 0xf8
    6050:	9e1d      	ldr	r6, [sp, #116]	; 0x74
    6052:	603a      	str	r2, [r7, #0]
    6054:	68a2      	ldr	r2, [r4, #8]
    6056:	607e      	str	r6, [r7, #4]
    6058:	1992      	adds	r2, r2, r6
    605a:	60a2      	str	r2, [r4, #8]
    605c:	6862      	ldr	r2, [r4, #4]
    605e:	3201      	adds	r2, #1
    6060:	6062      	str	r2, [r4, #4]
    6062:	2a07      	cmp	r2, #7
    6064:	dc00      	bgt.n	6068 <_svfprintf_r+0x9f8>
    6066:	e448      	b.n	58fa <_svfprintf_r+0x28a>
    6068:	9809      	ldr	r0, [sp, #36]	; 0x24
    606a:	9908      	ldr	r1, [sp, #32]
    606c:	1c22      	adds	r2, r4, #0
    606e:	f004 fdc1 	bl	abf4 <__ssprint_r>
    6072:	2800      	cmp	r0, #0
    6074:	d000      	beq.n	6078 <_svfprintf_r+0xa08>
    6076:	e4b2      	b.n	59de <_svfprintf_r+0x36e>
    6078:	ab1f      	add	r3, sp, #124	; 0x7c
    607a:	e43e      	b.n	58fa <_svfprintf_r+0x28a>
    607c:	9809      	ldr	r0, [sp, #36]	; 0x24
    607e:	9908      	ldr	r1, [sp, #32]
    6080:	1c22      	adds	r2, r4, #0
    6082:	f004 fdb7 	bl	abf4 <__ssprint_r>
    6086:	2800      	cmp	r0, #0
    6088:	d100      	bne.n	608c <_svfprintf_r+0xa1c>
    608a:	e47f      	b.n	598c <_svfprintf_r+0x31c>
    608c:	e4a7      	b.n	59de <_svfprintf_r+0x36e>
    608e:	920c      	str	r2, [sp, #48]	; 0x30
    6090:	9413      	str	r4, [sp, #76]	; 0x4c
    6092:	e516      	b.n	5ac2 <_svfprintf_r+0x452>
    6094:	9809      	ldr	r0, [sp, #36]	; 0x24
    6096:	9908      	ldr	r1, [sp, #32]
    6098:	1c22      	adds	r2, r4, #0
    609a:	f004 fdab 	bl	abf4 <__ssprint_r>
    609e:	2800      	cmp	r0, #0
    60a0:	d000      	beq.n	60a4 <_svfprintf_r+0xa34>
    60a2:	e49c      	b.n	59de <_svfprintf_r+0x36e>
    60a4:	af1f      	add	r7, sp, #124	; 0x7c
    60a6:	f7ff fc15 	bl	58d4 <_svfprintf_r+0x264>
    60aa:	9809      	ldr	r0, [sp, #36]	; 0x24
    60ac:	9908      	ldr	r1, [sp, #32]
    60ae:	1c22      	adds	r2, r4, #0
    60b0:	f004 fda0 	bl	abf4 <__ssprint_r>
    60b4:	2800      	cmp	r0, #0
    60b6:	d000      	beq.n	60ba <_svfprintf_r+0xa4a>
    60b8:	e491      	b.n	59de <_svfprintf_r+0x36e>
    60ba:	ad1f      	add	r5, sp, #124	; 0x7c
    60bc:	f7ff fbb1 	bl	5822 <_svfprintf_r+0x1b2>
    60c0:	9809      	ldr	r0, [sp, #36]	; 0x24
    60c2:	9908      	ldr	r1, [sp, #32]
    60c4:	1c22      	adds	r2, r4, #0
    60c6:	f004 fd95 	bl	abf4 <__ssprint_r>
    60ca:	2800      	cmp	r0, #0
    60cc:	d000      	beq.n	60d0 <_svfprintf_r+0xa60>
    60ce:	e486      	b.n	59de <_svfprintf_r+0x36e>
    60d0:	ad1f      	add	r5, sp, #124	; 0x7c
    60d2:	f7ff fbb8 	bl	5846 <_svfprintf_r+0x1d6>
    60d6:	9d42      	ldr	r5, [sp, #264]	; 0x108
    60d8:	2d00      	cmp	r5, #0
    60da:	dc00      	bgt.n	60de <_svfprintf_r+0xa6e>
    60dc:	e289      	b.n	65f2 <_svfprintf_r+0xf82>
    60de:	9913      	ldr	r1, [sp, #76]	; 0x4c
    60e0:	468a      	mov	sl, r1
    60e2:	990d      	ldr	r1, [sp, #52]	; 0x34
    60e4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    60e6:	448a      	add	sl, r1
    60e8:	4652      	mov	r2, sl
    60ea:	9e18      	ldr	r6, [sp, #96]	; 0x60
    60ec:	1ad5      	subs	r5, r2, r3
    60ee:	42b5      	cmp	r5, r6
    60f0:	dd00      	ble.n	60f4 <_svfprintf_r+0xa84>
    60f2:	1c35      	adds	r5, r6, #0
    60f4:	2d00      	cmp	r5, #0
    60f6:	dd0d      	ble.n	6114 <_svfprintf_r+0xaa4>
    60f8:	68a3      	ldr	r3, [r4, #8]
    60fa:	9813      	ldr	r0, [sp, #76]	; 0x4c
    60fc:	18eb      	adds	r3, r5, r3
    60fe:	6038      	str	r0, [r7, #0]
    6100:	607d      	str	r5, [r7, #4]
    6102:	60a3      	str	r3, [r4, #8]
    6104:	6863      	ldr	r3, [r4, #4]
    6106:	3301      	adds	r3, #1
    6108:	6063      	str	r3, [r4, #4]
    610a:	3708      	adds	r7, #8
    610c:	2b07      	cmp	r3, #7
    610e:	dd01      	ble.n	6114 <_svfprintf_r+0xaa4>
    6110:	f000 fc4e 	bl	69b0 <_svfprintf_r+0x1340>
    6114:	43eb      	mvns	r3, r5
    6116:	17db      	asrs	r3, r3, #31
    6118:	9918      	ldr	r1, [sp, #96]	; 0x60
    611a:	401d      	ands	r5, r3
    611c:	1b4d      	subs	r5, r1, r5
    611e:	2d00      	cmp	r5, #0
    6120:	dc01      	bgt.n	6126 <_svfprintf_r+0xab6>
    6122:	f000 fc2d 	bl	6980 <_svfprintf_r+0x1310>
    6126:	2d10      	cmp	r5, #16
    6128:	dc01      	bgt.n	612e <_svfprintf_r+0xabe>
    612a:	f000 fcfd 	bl	6b28 <_svfprintf_r+0x14b8>
    612e:	4a17      	ldr	r2, [pc, #92]	; (618c <_svfprintf_r+0xb1c>)
    6130:	2310      	movs	r3, #16
    6132:	1c1e      	adds	r6, r3, #0
    6134:	4690      	mov	r8, r2
    6136:	4699      	mov	r9, r3
    6138:	4446      	add	r6, r8
    613a:	1c3b      	adds	r3, r7, #0
    613c:	9f09      	ldr	r7, [sp, #36]	; 0x24
    613e:	e006      	b.n	614e <_svfprintf_r+0xade>
    6140:	3308      	adds	r3, #8
    6142:	1c1a      	adds	r2, r3, #0
    6144:	3208      	adds	r2, #8
    6146:	3d10      	subs	r5, #16
    6148:	2d10      	cmp	r5, #16
    614a:	dc00      	bgt.n	614e <_svfprintf_r+0xade>
    614c:	e1bd      	b.n	64ca <_svfprintf_r+0xe5a>
    614e:	68a2      	ldr	r2, [r4, #8]
    6150:	4648      	mov	r0, r9
    6152:	3210      	adds	r2, #16
    6154:	601e      	str	r6, [r3, #0]
    6156:	6058      	str	r0, [r3, #4]
    6158:	60a2      	str	r2, [r4, #8]
    615a:	6862      	ldr	r2, [r4, #4]
    615c:	3201      	adds	r2, #1
    615e:	6062      	str	r2, [r4, #4]
    6160:	2a07      	cmp	r2, #7
    6162:	dded      	ble.n	6140 <_svfprintf_r+0xad0>
    6164:	1c38      	adds	r0, r7, #0
    6166:	9908      	ldr	r1, [sp, #32]
    6168:	1c22      	adds	r2, r4, #0
    616a:	f004 fd43 	bl	abf4 <__ssprint_r>
    616e:	2800      	cmp	r0, #0
    6170:	d000      	beq.n	6174 <_svfprintf_r+0xb04>
    6172:	e434      	b.n	59de <_svfprintf_r+0x36e>
    6174:	aa21      	add	r2, sp, #132	; 0x84
    6176:	ab1f      	add	r3, sp, #124	; 0x7c
    6178:	e7e5      	b.n	6146 <_svfprintf_r+0xad6>
    617a:	930c      	str	r3, [sp, #48]	; 0x30
    617c:	9413      	str	r4, [sp, #76]	; 0x4c
    617e:	e4a0      	b.n	5ac2 <_svfprintf_r+0x452>
	...
    6188:	0000e928 	.word	0x0000e928
    618c:	0000deb8 	.word	0x0000deb8
    6190:	9413      	str	r4, [sp, #76]	; 0x4c
    6192:	9a10      	ldr	r2, [sp, #64]	; 0x40
    6194:	9b11      	ldr	r3, [sp, #68]	; 0x44
    6196:	270f      	movs	r7, #15
    6198:	1c21      	adds	r1, r4, #0
    619a:	46ac      	mov	ip, r5
    619c:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    619e:	1c10      	adds	r0, r2, #0
    61a0:	4038      	ands	r0, r7
    61a2:	5c28      	ldrb	r0, [r5, r0]
    61a4:	3901      	subs	r1, #1
    61a6:	0915      	lsrs	r5, r2, #4
    61a8:	46a8      	mov	r8, r5
    61aa:	7008      	strb	r0, [r1, #0]
    61ac:	0718      	lsls	r0, r3, #28
    61ae:	1c05      	adds	r5, r0, #0
    61b0:	4640      	mov	r0, r8
    61b2:	4305      	orrs	r5, r0
    61b4:	0918      	lsrs	r0, r3, #4
    61b6:	1c2a      	adds	r2, r5, #0
    61b8:	1c03      	adds	r3, r0, #0
    61ba:	4305      	orrs	r5, r0
    61bc:	d1ee      	bne.n	619c <_svfprintf_r+0xb2c>
    61be:	1a67      	subs	r7, r4, r1
    61c0:	9113      	str	r1, [sp, #76]	; 0x4c
    61c2:	4665      	mov	r5, ip
    61c4:	9210      	str	r2, [sp, #64]	; 0x40
    61c6:	9311      	str	r3, [sp, #68]	; 0x44
    61c8:	970c      	str	r7, [sp, #48]	; 0x30
    61ca:	e47a      	b.n	5ac2 <_svfprintf_r+0x452>
    61cc:	9911      	ldr	r1, [sp, #68]	; 0x44
    61ce:	2900      	cmp	r1, #0
    61d0:	d102      	bne.n	61d8 <_svfprintf_r+0xb68>
    61d2:	9a10      	ldr	r2, [sp, #64]	; 0x40
    61d4:	2a09      	cmp	r2, #9
    61d6:	d920      	bls.n	621a <_svfprintf_r+0xbaa>
    61d8:	46aa      	mov	sl, r5
    61da:	46b0      	mov	r8, r6
    61dc:	9413      	str	r4, [sp, #76]	; 0x4c
    61de:	9d10      	ldr	r5, [sp, #64]	; 0x40
    61e0:	9e11      	ldr	r6, [sp, #68]	; 0x44
    61e2:	1c27      	adds	r7, r4, #0
    61e4:	1c28      	adds	r0, r5, #0
    61e6:	1c31      	adds	r1, r6, #0
    61e8:	220a      	movs	r2, #10
    61ea:	2300      	movs	r3, #0
    61ec:	f007 fd5e 	bl	dcac <____aeabi_uldivmod_from_thumb>
    61f0:	3f01      	subs	r7, #1
    61f2:	3230      	adds	r2, #48	; 0x30
    61f4:	703a      	strb	r2, [r7, #0]
    61f6:	1c28      	adds	r0, r5, #0
    61f8:	1c31      	adds	r1, r6, #0
    61fa:	220a      	movs	r2, #10
    61fc:	2300      	movs	r3, #0
    61fe:	f007 fd55 	bl	dcac <____aeabi_uldivmod_from_thumb>
    6202:	1c05      	adds	r5, r0, #0
    6204:	1c0e      	adds	r6, r1, #0
    6206:	4308      	orrs	r0, r1
    6208:	d1ec      	bne.n	61e4 <_svfprintf_r+0xb74>
    620a:	1be1      	subs	r1, r4, r7
    620c:	9510      	str	r5, [sp, #64]	; 0x40
    620e:	9611      	str	r6, [sp, #68]	; 0x44
    6210:	9713      	str	r7, [sp, #76]	; 0x4c
    6212:	4655      	mov	r5, sl
    6214:	4646      	mov	r6, r8
    6216:	910c      	str	r1, [sp, #48]	; 0x30
    6218:	e453      	b.n	5ac2 <_svfprintf_r+0x452>
    621a:	ab2f      	add	r3, sp, #188	; 0xbc
    621c:	3230      	adds	r2, #48	; 0x30
    621e:	3127      	adds	r1, #39	; 0x27
    6220:	545a      	strb	r2, [r3, r1]
    6222:	3327      	adds	r3, #39	; 0x27
    6224:	1ae7      	subs	r7, r4, r3
    6226:	970c      	str	r7, [sp, #48]	; 0x30
    6228:	9313      	str	r3, [sp, #76]	; 0x4c
    622a:	e44a      	b.n	5ac2 <_svfprintf_r+0x452>
    622c:	9809      	ldr	r0, [sp, #36]	; 0x24
    622e:	9908      	ldr	r1, [sp, #32]
    6230:	1c22      	adds	r2, r4, #0
    6232:	f004 fcdf 	bl	abf4 <__ssprint_r>
    6236:	2800      	cmp	r0, #0
    6238:	d001      	beq.n	623e <_svfprintf_r+0xbce>
    623a:	f7ff fbd0 	bl	59de <_svfprintf_r+0x36e>
    623e:	4649      	mov	r1, r9
    6240:	780a      	ldrb	r2, [r1, #0]
    6242:	ad1f      	add	r5, sp, #124	; 0x7c
    6244:	f7ff fadc 	bl	5800 <_svfprintf_r+0x190>
    6248:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    624a:	3e01      	subs	r6, #1
    624c:	2e00      	cmp	r6, #0
    624e:	dc00      	bgt.n	6252 <_svfprintf_r+0xbe2>
    6250:	e226      	b.n	66a0 <_svfprintf_r+0x1030>
    6252:	2e10      	cmp	r6, #16
    6254:	dc01      	bgt.n	625a <_svfprintf_r+0xbea>
    6256:	f000 fc63 	bl	6b20 <_svfprintf_r+0x14b0>
    625a:	49d6      	ldr	r1, [pc, #856]	; (65b4 <_svfprintf_r+0xf44>)
    625c:	2210      	movs	r2, #16
    625e:	4688      	mov	r8, r1
    6260:	4691      	mov	r9, r2
    6262:	1c2b      	adds	r3, r5, #0
    6264:	44c1      	add	r9, r8
    6266:	4692      	mov	sl, r2
    6268:	9f09      	ldr	r7, [sp, #36]	; 0x24
    626a:	9d08      	ldr	r5, [sp, #32]
    626c:	e005      	b.n	627a <_svfprintf_r+0xc0a>
    626e:	3308      	adds	r3, #8
    6270:	1c1a      	adds	r2, r3, #0
    6272:	3e10      	subs	r6, #16
    6274:	3208      	adds	r2, #8
    6276:	2e10      	cmp	r6, #16
    6278:	dd19      	ble.n	62ae <_svfprintf_r+0xc3e>
    627a:	68a2      	ldr	r2, [r4, #8]
    627c:	4648      	mov	r0, r9
    627e:	3210      	adds	r2, #16
    6280:	4651      	mov	r1, sl
    6282:	6018      	str	r0, [r3, #0]
    6284:	6059      	str	r1, [r3, #4]
    6286:	60a2      	str	r2, [r4, #8]
    6288:	6862      	ldr	r2, [r4, #4]
    628a:	3201      	adds	r2, #1
    628c:	6062      	str	r2, [r4, #4]
    628e:	2a07      	cmp	r2, #7
    6290:	dded      	ble.n	626e <_svfprintf_r+0xbfe>
    6292:	1c38      	adds	r0, r7, #0
    6294:	1c29      	adds	r1, r5, #0
    6296:	1c22      	adds	r2, r4, #0
    6298:	f004 fcac 	bl	abf4 <__ssprint_r>
    629c:	2800      	cmp	r0, #0
    629e:	d001      	beq.n	62a4 <_svfprintf_r+0xc34>
    62a0:	f7ff fb9d 	bl	59de <_svfprintf_r+0x36e>
    62a4:	3e10      	subs	r6, #16
    62a6:	aa21      	add	r2, sp, #132	; 0x84
    62a8:	ab1f      	add	r3, sp, #124	; 0x7c
    62aa:	2e10      	cmp	r6, #16
    62ac:	dce5      	bgt.n	627a <_svfprintf_r+0xc0a>
    62ae:	1c1d      	adds	r5, r3, #0
    62b0:	1c17      	adds	r7, r2, #0
    62b2:	2210      	movs	r2, #16
    62b4:	1c13      	adds	r3, r2, #0
    62b6:	4443      	add	r3, r8
    62b8:	602b      	str	r3, [r5, #0]
    62ba:	68a3      	ldr	r3, [r4, #8]
    62bc:	606e      	str	r6, [r5, #4]
    62be:	18f3      	adds	r3, r6, r3
    62c0:	e6bc      	b.n	603c <_svfprintf_r+0x9cc>
    62c2:	9907      	ldr	r1, [sp, #28]
    62c4:	2310      	movs	r3, #16
    62c6:	4019      	ands	r1, r3
    62c8:	d100      	bne.n	62cc <_svfprintf_r+0xc5c>
    62ca:	e0b6      	b.n	643a <_svfprintf_r+0xdca>
    62cc:	990f      	ldr	r1, [sp, #60]	; 0x3c
    62ce:	6809      	ldr	r1, [r1, #0]
    62d0:	9110      	str	r1, [sp, #64]	; 0x40
    62d2:	9211      	str	r2, [sp, #68]	; 0x44
    62d4:	1c0a      	adds	r2, r1, #0
    62d6:	1e53      	subs	r3, r2, #1
    62d8:	419a      	sbcs	r2, r3
    62da:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    62dc:	3304      	adds	r3, #4
    62de:	930f      	str	r3, [sp, #60]	; 0x3c
    62e0:	2301      	movs	r3, #1
    62e2:	e45b      	b.n	5b9c <_svfprintf_r+0x52c>
    62e4:	2302      	movs	r3, #2
    62e6:	e459      	b.n	5b9c <_svfprintf_r+0x52c>
    62e8:	9807      	ldr	r0, [sp, #28]
    62ea:	2310      	movs	r3, #16
    62ec:	4018      	ands	r0, r3
    62ee:	d11c      	bne.n	632a <_svfprintf_r+0xcba>
    62f0:	9907      	ldr	r1, [sp, #28]
    62f2:	2340      	movs	r3, #64	; 0x40
    62f4:	4019      	ands	r1, r3
    62f6:	d018      	beq.n	632a <_svfprintf_r+0xcba>
    62f8:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    62fa:	990f      	ldr	r1, [sp, #60]	; 0x3c
    62fc:	883f      	ldrh	r7, [r7, #0]
    62fe:	3104      	adds	r1, #4
    6300:	1c3a      	adds	r2, r7, #0
    6302:	1e53      	subs	r3, r2, #1
    6304:	419a      	sbcs	r2, r3
    6306:	9710      	str	r7, [sp, #64]	; 0x40
    6308:	9011      	str	r0, [sp, #68]	; 0x44
    630a:	910f      	str	r1, [sp, #60]	; 0x3c
    630c:	1c03      	adds	r3, r0, #0
    630e:	e445      	b.n	5b9c <_svfprintf_r+0x52c>
    6310:	9907      	ldr	r1, [sp, #28]
    6312:	06c9      	lsls	r1, r1, #27
    6314:	d400      	bmi.n	6318 <_svfprintf_r+0xca8>
    6316:	e0a2      	b.n	645e <_svfprintf_r+0xdee>
    6318:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    631a:	6813      	ldr	r3, [r2, #0]
    631c:	3204      	adds	r2, #4
    631e:	9310      	str	r3, [sp, #64]	; 0x40
    6320:	17db      	asrs	r3, r3, #31
    6322:	9311      	str	r3, [sp, #68]	; 0x44
    6324:	920f      	str	r2, [sp, #60]	; 0x3c
    6326:	f7ff fb88 	bl	5a3a <_svfprintf_r+0x3ca>
    632a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    632c:	6812      	ldr	r2, [r2, #0]
    632e:	9210      	str	r2, [sp, #64]	; 0x40
    6330:	1e53      	subs	r3, r2, #1
    6332:	419a      	sbcs	r2, r3
    6334:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    6336:	3304      	adds	r3, #4
    6338:	930f      	str	r3, [sp, #60]	; 0x3c
    633a:	9111      	str	r1, [sp, #68]	; 0x44
    633c:	1c0b      	adds	r3, r1, #0
    633e:	e42d      	b.n	5b9c <_svfprintf_r+0x52c>
    6340:	9907      	ldr	r1, [sp, #28]
    6342:	2301      	movs	r3, #1
    6344:	4219      	tst	r1, r3
    6346:	d000      	beq.n	634a <_svfprintf_r+0xcda>
    6348:	e648      	b.n	5fdc <_svfprintf_r+0x96c>
    634a:	607b      	str	r3, [r7, #4]
    634c:	68a3      	ldr	r3, [r4, #8]
    634e:	9d13      	ldr	r5, [sp, #76]	; 0x4c
    6350:	3301      	adds	r3, #1
    6352:	603d      	str	r5, [r7, #0]
    6354:	60a3      	str	r3, [r4, #8]
    6356:	6863      	ldr	r3, [r4, #4]
    6358:	3301      	adds	r3, #1
    635a:	6063      	str	r3, [r4, #4]
    635c:	2b07      	cmp	r3, #7
    635e:	dc01      	bgt.n	6364 <_svfprintf_r+0xcf4>
    6360:	3708      	adds	r7, #8
    6362:	e672      	b.n	604a <_svfprintf_r+0x9da>
    6364:	9809      	ldr	r0, [sp, #36]	; 0x24
    6366:	9908      	ldr	r1, [sp, #32]
    6368:	1c22      	adds	r2, r4, #0
    636a:	f004 fc43 	bl	abf4 <__ssprint_r>
    636e:	2800      	cmp	r0, #0
    6370:	d001      	beq.n	6376 <_svfprintf_r+0xd06>
    6372:	f7ff fb34 	bl	59de <_svfprintf_r+0x36e>
    6376:	ab21      	add	r3, sp, #132	; 0x84
    6378:	af1f      	add	r7, sp, #124	; 0x7c
    637a:	e668      	b.n	604e <_svfprintf_r+0x9de>
    637c:	9809      	ldr	r0, [sp, #36]	; 0x24
    637e:	9908      	ldr	r1, [sp, #32]
    6380:	1c22      	adds	r2, r4, #0
    6382:	f004 fc37 	bl	abf4 <__ssprint_r>
    6386:	2800      	cmp	r0, #0
    6388:	d001      	beq.n	638e <_svfprintf_r+0xd1e>
    638a:	f7ff fb28 	bl	59de <_svfprintf_r+0x36e>
    638e:	af21      	add	r7, sp, #132	; 0x84
    6390:	ad1f      	add	r5, sp, #124	; 0x7c
    6392:	e642      	b.n	601a <_svfprintf_r+0x9aa>
    6394:	9809      	ldr	r0, [sp, #36]	; 0x24
    6396:	9908      	ldr	r1, [sp, #32]
    6398:	1c22      	adds	r2, r4, #0
    639a:	f004 fc2b 	bl	abf4 <__ssprint_r>
    639e:	2800      	cmp	r0, #0
    63a0:	d001      	beq.n	63a6 <_svfprintf_r+0xd36>
    63a2:	f7ff fb1c 	bl	59de <_svfprintf_r+0x36e>
    63a6:	ad21      	add	r5, sp, #132	; 0x84
    63a8:	af1f      	add	r7, sp, #124	; 0x7c
    63aa:	e627      	b.n	5ffc <_svfprintf_r+0x98c>
    63ac:	2f30      	cmp	r7, #48	; 0x30
    63ae:	d100      	bne.n	63b2 <_svfprintf_r+0xd42>
    63b0:	e30a      	b.n	69c8 <_svfprintf_r+0x1358>
    63b2:	9f13      	ldr	r7, [sp, #76]	; 0x4c
    63b4:	3f01      	subs	r7, #1
    63b6:	2330      	movs	r3, #48	; 0x30
    63b8:	1be0      	subs	r0, r4, r7
    63ba:	9713      	str	r7, [sp, #76]	; 0x4c
    63bc:	703b      	strb	r3, [r7, #0]
    63be:	900c      	str	r0, [sp, #48]	; 0x30
    63c0:	f7ff fb7f 	bl	5ac2 <_svfprintf_r+0x452>
    63c4:	9a10      	ldr	r2, [sp, #64]	; 0x40
    63c6:	9b11      	ldr	r3, [sp, #68]	; 0x44
    63c8:	2100      	movs	r1, #0
    63ca:	4250      	negs	r0, r2
    63cc:	4199      	sbcs	r1, r3
    63ce:	1c02      	adds	r2, r0, #0
    63d0:	232d      	movs	r3, #45	; 0x2d
    63d2:	464f      	mov	r7, r9
    63d4:	430a      	orrs	r2, r1
    63d6:	703b      	strb	r3, [r7, #0]
    63d8:	9010      	str	r0, [sp, #64]	; 0x40
    63da:	9111      	str	r1, [sp, #68]	; 0x44
    63dc:	1e53      	subs	r3, r2, #1
    63de:	419a      	sbcs	r2, r3
    63e0:	2301      	movs	r3, #1
    63e2:	f7ff fb35 	bl	5a50 <_svfprintf_r+0x3e0>
    63e6:	780b      	ldrb	r3, [r1, #0]
    63e8:	f7ff f9a7 	bl	573a <_svfprintf_r+0xca>
    63ec:	981a      	ldr	r0, [sp, #104]	; 0x68
    63ee:	991b      	ldr	r1, [sp, #108]	; 0x6c
    63f0:	f004 fba8 	bl	ab44 <__fpclassifyd>
    63f4:	2800      	cmp	r0, #0
    63f6:	d000      	beq.n	63fa <_svfprintf_r+0xd8a>
    63f8:	e185      	b.n	6706 <_svfprintf_r+0x1096>
    63fa:	9f16      	ldr	r7, [sp, #88]	; 0x58
    63fc:	2f47      	cmp	r7, #71	; 0x47
    63fe:	dc00      	bgt.n	6402 <_svfprintf_r+0xd92>
    6400:	e26b      	b.n	68da <_svfprintf_r+0x126a>
    6402:	496d      	ldr	r1, [pc, #436]	; (65b8 <_svfprintf_r+0xf48>)
    6404:	9113      	str	r1, [sp, #76]	; 0x4c
    6406:	9a07      	ldr	r2, [sp, #28]
    6408:	2380      	movs	r3, #128	; 0x80
    640a:	439a      	bics	r2, r3
    640c:	2603      	movs	r6, #3
    640e:	2700      	movs	r7, #0
    6410:	464b      	mov	r3, r9
    6412:	9207      	str	r2, [sp, #28]
    6414:	960a      	str	r6, [sp, #40]	; 0x28
    6416:	781a      	ldrb	r2, [r3, #0]
    6418:	960c      	str	r6, [sp, #48]	; 0x30
    641a:	9714      	str	r7, [sp, #80]	; 0x50
    641c:	9718      	str	r7, [sp, #96]	; 0x60
    641e:	f7ff fb5a 	bl	5ad6 <_svfprintf_r+0x466>
    6422:	4864      	ldr	r0, [pc, #400]	; (65b4 <_svfprintf_r+0xf44>)
    6424:	1c13      	adds	r3, r2, #0
    6426:	3308      	adds	r3, #8
    6428:	4680      	mov	r8, r0
    642a:	2610      	movs	r6, #16
    642c:	1c31      	adds	r1, r6, #0
    642e:	6055      	str	r5, [r2, #4]
    6430:	4441      	add	r1, r8
    6432:	6011      	str	r1, [r2, #0]
    6434:	68a2      	ldr	r2, [r4, #8]
    6436:	18aa      	adds	r2, r5, r2
    6438:	e60f      	b.n	605a <_svfprintf_r+0x9ea>
    643a:	9f07      	ldr	r7, [sp, #28]
    643c:	2340      	movs	r3, #64	; 0x40
    643e:	403b      	ands	r3, r7
    6440:	d100      	bne.n	6444 <_svfprintf_r+0xdd4>
    6442:	e221      	b.n	6888 <_svfprintf_r+0x1218>
    6444:	980f      	ldr	r0, [sp, #60]	; 0x3c
    6446:	8800      	ldrh	r0, [r0, #0]
    6448:	9111      	str	r1, [sp, #68]	; 0x44
    644a:	990f      	ldr	r1, [sp, #60]	; 0x3c
    644c:	1c02      	adds	r2, r0, #0
    644e:	3104      	adds	r1, #4
    6450:	1e53      	subs	r3, r2, #1
    6452:	419a      	sbcs	r2, r3
    6454:	9010      	str	r0, [sp, #64]	; 0x40
    6456:	910f      	str	r1, [sp, #60]	; 0x3c
    6458:	2301      	movs	r3, #1
    645a:	f7ff fb9f 	bl	5b9c <_svfprintf_r+0x52c>
    645e:	9b07      	ldr	r3, [sp, #28]
    6460:	065b      	lsls	r3, r3, #25
    6462:	d400      	bmi.n	6466 <_svfprintf_r+0xdf6>
    6464:	e136      	b.n	66d4 <_svfprintf_r+0x1064>
    6466:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    6468:	980f      	ldr	r0, [sp, #60]	; 0x3c
    646a:	2300      	movs	r3, #0
    646c:	5efb      	ldrsh	r3, [r7, r3]
    646e:	3004      	adds	r0, #4
    6470:	9310      	str	r3, [sp, #64]	; 0x40
    6472:	17db      	asrs	r3, r3, #31
    6474:	9311      	str	r3, [sp, #68]	; 0x44
    6476:	900f      	str	r0, [sp, #60]	; 0x3c
    6478:	f7ff fadf 	bl	5a3a <_svfprintf_r+0x3ca>
    647c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    647e:	2307      	movs	r3, #7
    6480:	3207      	adds	r2, #7
    6482:	439a      	bics	r2, r3
    6484:	6810      	ldr	r0, [r2, #0]
    6486:	2708      	movs	r7, #8
    6488:	18bf      	adds	r7, r7, r2
    648a:	970f      	str	r7, [sp, #60]	; 0x3c
    648c:	901a      	str	r0, [sp, #104]	; 0x68
    648e:	6852      	ldr	r2, [r2, #4]
    6490:	921b      	str	r2, [sp, #108]	; 0x6c
    6492:	f7ff fb3b 	bl	5b0c <_svfprintf_r+0x49c>
    6496:	9807      	ldr	r0, [sp, #28]
    6498:	06c0      	lsls	r0, r0, #27
    649a:	d400      	bmi.n	649e <_svfprintf_r+0xe2e>
    649c:	e1f9      	b.n	6892 <_svfprintf_r+0x1222>
    649e:	990f      	ldr	r1, [sp, #60]	; 0x3c
    64a0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    64a2:	680b      	ldr	r3, [r1, #0]
    64a4:	3104      	adds	r1, #4
    64a6:	601a      	str	r2, [r3, #0]
    64a8:	910f      	str	r1, [sp, #60]	; 0x3c
    64aa:	f7ff f90a 	bl	56c2 <_svfprintf_r+0x52>
    64ae:	9f07      	ldr	r7, [sp, #28]
    64b0:	2340      	movs	r3, #64	; 0x40
    64b2:	403b      	ands	r3, r7
    64b4:	d100      	bne.n	64b8 <_svfprintf_r+0xe48>
    64b6:	e104      	b.n	66c2 <_svfprintf_r+0x1052>
    64b8:	980f      	ldr	r0, [sp, #60]	; 0x3c
    64ba:	8800      	ldrh	r0, [r0, #0]
    64bc:	9111      	str	r1, [sp, #68]	; 0x44
    64be:	990f      	ldr	r1, [sp, #60]	; 0x3c
    64c0:	3104      	adds	r1, #4
    64c2:	9010      	str	r0, [sp, #64]	; 0x40
    64c4:	910f      	str	r1, [sp, #60]	; 0x3c
    64c6:	f7ff fb9f 	bl	5c08 <_svfprintf_r+0x598>
    64ca:	1c1f      	adds	r7, r3, #0
    64cc:	2110      	movs	r1, #16
    64ce:	1c0b      	adds	r3, r1, #0
    64d0:	4443      	add	r3, r8
    64d2:	603b      	str	r3, [r7, #0]
    64d4:	68a3      	ldr	r3, [r4, #8]
    64d6:	18eb      	adds	r3, r5, r3
    64d8:	607d      	str	r5, [r7, #4]
    64da:	60a3      	str	r3, [r4, #8]
    64dc:	6863      	ldr	r3, [r4, #4]
    64de:	3301      	adds	r3, #1
    64e0:	6063      	str	r3, [r4, #4]
    64e2:	2b07      	cmp	r3, #7
    64e4:	dd00      	ble.n	64e8 <_svfprintf_r+0xe78>
    64e6:	e286      	b.n	69f6 <_svfprintf_r+0x1386>
    64e8:	9d42      	ldr	r5, [sp, #264]	; 0x108
    64ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    64ec:	429d      	cmp	r5, r3
    64ee:	db47      	blt.n	6580 <_svfprintf_r+0xf10>
    64f0:	9e07      	ldr	r6, [sp, #28]
    64f2:	07f6      	lsls	r6, r6, #31
    64f4:	d444      	bmi.n	6580 <_svfprintf_r+0xf10>
    64f6:	9913      	ldr	r1, [sp, #76]	; 0x4c
    64f8:	1c0b      	adds	r3, r1, #0
    64fa:	9918      	ldr	r1, [sp, #96]	; 0x60
    64fc:	9f0d      	ldr	r7, [sp, #52]	; 0x34
    64fe:	185b      	adds	r3, r3, r1
    6500:	4656      	mov	r6, sl
    6502:	1af0      	subs	r0, r6, r3
    6504:	1b79      	subs	r1, r7, r5
    6506:	1c0e      	adds	r6, r1, #0
    6508:	4281      	cmp	r1, r0
    650a:	dd00      	ble.n	650e <_svfprintf_r+0xe9e>
    650c:	1c06      	adds	r6, r0, #0
    650e:	2e00      	cmp	r6, #0
    6510:	dd0b      	ble.n	652a <_svfprintf_r+0xeba>
    6512:	6013      	str	r3, [r2, #0]
    6514:	68a3      	ldr	r3, [r4, #8]
    6516:	18f3      	adds	r3, r6, r3
    6518:	6056      	str	r6, [r2, #4]
    651a:	60a3      	str	r3, [r4, #8]
    651c:	6863      	ldr	r3, [r4, #4]
    651e:	3301      	adds	r3, #1
    6520:	6063      	str	r3, [r4, #4]
    6522:	3208      	adds	r2, #8
    6524:	2b07      	cmp	r3, #7
    6526:	dd00      	ble.n	652a <_svfprintf_r+0xeba>
    6528:	e253      	b.n	69d2 <_svfprintf_r+0x1362>
    652a:	43f5      	mvns	r5, r6
    652c:	17ed      	asrs	r5, r5, #31
    652e:	4035      	ands	r5, r6
    6530:	1b4d      	subs	r5, r1, r5
    6532:	2d00      	cmp	r5, #0
    6534:	dd42      	ble.n	65bc <_svfprintf_r+0xf4c>
    6536:	2d10      	cmp	r5, #16
    6538:	dd43      	ble.n	65c2 <_svfprintf_r+0xf52>
    653a:	491e      	ldr	r1, [pc, #120]	; (65b4 <_svfprintf_r+0xf44>)
    653c:	2310      	movs	r3, #16
    653e:	4688      	mov	r8, r1
    6540:	1c1e      	adds	r6, r3, #0
    6542:	4446      	add	r6, r8
    6544:	1c1f      	adds	r7, r3, #0
    6546:	e005      	b.n	6554 <_svfprintf_r+0xee4>
    6548:	3208      	adds	r2, #8
    654a:	1c13      	adds	r3, r2, #0
    654c:	3308      	adds	r3, #8
    654e:	3d10      	subs	r5, #16
    6550:	2d10      	cmp	r5, #16
    6552:	dd3a      	ble.n	65ca <_svfprintf_r+0xf5a>
    6554:	68a3      	ldr	r3, [r4, #8]
    6556:	3310      	adds	r3, #16
    6558:	6016      	str	r6, [r2, #0]
    655a:	6057      	str	r7, [r2, #4]
    655c:	60a3      	str	r3, [r4, #8]
    655e:	6863      	ldr	r3, [r4, #4]
    6560:	3301      	adds	r3, #1
    6562:	6063      	str	r3, [r4, #4]
    6564:	2b07      	cmp	r3, #7
    6566:	ddef      	ble.n	6548 <_svfprintf_r+0xed8>
    6568:	9809      	ldr	r0, [sp, #36]	; 0x24
    656a:	9908      	ldr	r1, [sp, #32]
    656c:	1c22      	adds	r2, r4, #0
    656e:	f004 fb41 	bl	abf4 <__ssprint_r>
    6572:	2800      	cmp	r0, #0
    6574:	d001      	beq.n	657a <_svfprintf_r+0xf0a>
    6576:	f7ff fa32 	bl	59de <_svfprintf_r+0x36e>
    657a:	ab21      	add	r3, sp, #132	; 0x84
    657c:	aa1f      	add	r2, sp, #124	; 0x7c
    657e:	e7e6      	b.n	654e <_svfprintf_r+0xede>
    6580:	981c      	ldr	r0, [sp, #112]	; 0x70
    6582:	68a3      	ldr	r3, [r4, #8]
    6584:	9f19      	ldr	r7, [sp, #100]	; 0x64
    6586:	181b      	adds	r3, r3, r0
    6588:	6017      	str	r7, [r2, #0]
    658a:	6050      	str	r0, [r2, #4]
    658c:	60a3      	str	r3, [r4, #8]
    658e:	6863      	ldr	r3, [r4, #4]
    6590:	3301      	adds	r3, #1
    6592:	6063      	str	r3, [r4, #4]
    6594:	3208      	adds	r2, #8
    6596:	2b07      	cmp	r3, #7
    6598:	ddad      	ble.n	64f6 <_svfprintf_r+0xe86>
    659a:	9809      	ldr	r0, [sp, #36]	; 0x24
    659c:	9908      	ldr	r1, [sp, #32]
    659e:	1c22      	adds	r2, r4, #0
    65a0:	f004 fb28 	bl	abf4 <__ssprint_r>
    65a4:	2800      	cmp	r0, #0
    65a6:	d001      	beq.n	65ac <_svfprintf_r+0xf3c>
    65a8:	f7ff fa19 	bl	59de <_svfprintf_r+0x36e>
    65ac:	9d42      	ldr	r5, [sp, #264]	; 0x108
    65ae:	aa1f      	add	r2, sp, #124	; 0x7c
    65b0:	e7a1      	b.n	64f6 <_svfprintf_r+0xe86>
    65b2:	46c0      	nop			; (mov r8, r8)
    65b4:	0000deb8 	.word	0x0000deb8
    65b8:	0000e8f4 	.word	0x0000e8f4
    65bc:	1c13      	adds	r3, r2, #0
    65be:	f7ff f99c 	bl	58fa <_svfprintf_r+0x28a>
    65c2:	4ed3      	ldr	r6, [pc, #844]	; (6910 <_svfprintf_r+0x12a0>)
    65c4:	1c13      	adds	r3, r2, #0
    65c6:	3308      	adds	r3, #8
    65c8:	46b0      	mov	r8, r6
    65ca:	2710      	movs	r7, #16
    65cc:	1c39      	adds	r1, r7, #0
    65ce:	e72e      	b.n	642e <_svfprintf_r+0xdbe>
    65d0:	49cf      	ldr	r1, [pc, #828]	; (6910 <_svfprintf_r+0x12a0>)
    65d2:	1c2f      	adds	r7, r5, #0
    65d4:	3708      	adds	r7, #8
    65d6:	4688      	mov	r8, r1
    65d8:	f7ff f96e 	bl	58b8 <_svfprintf_r+0x248>
    65dc:	9809      	ldr	r0, [sp, #36]	; 0x24
    65de:	9908      	ldr	r1, [sp, #32]
    65e0:	1c22      	adds	r2, r4, #0
    65e2:	f004 fb07 	bl	abf4 <__ssprint_r>
    65e6:	2800      	cmp	r0, #0
    65e8:	d001      	beq.n	65ee <_svfprintf_r+0xf7e>
    65ea:	f7ff f9f8 	bl	59de <_svfprintf_r+0x36e>
    65ee:	ab1f      	add	r3, sp, #124	; 0x7c
    65f0:	e44c      	b.n	5e8c <_svfprintf_r+0x81c>
    65f2:	4bc8      	ldr	r3, [pc, #800]	; (6914 <_svfprintf_r+0x12a4>)
    65f4:	603b      	str	r3, [r7, #0]
    65f6:	2301      	movs	r3, #1
    65f8:	607b      	str	r3, [r7, #4]
    65fa:	68a3      	ldr	r3, [r4, #8]
    65fc:	3301      	adds	r3, #1
    65fe:	60a3      	str	r3, [r4, #8]
    6600:	6863      	ldr	r3, [r4, #4]
    6602:	3301      	adds	r3, #1
    6604:	6063      	str	r3, [r4, #4]
    6606:	2b07      	cmp	r3, #7
    6608:	dd00      	ble.n	660c <_svfprintf_r+0xf9c>
    660a:	e169      	b.n	68e0 <_svfprintf_r+0x1270>
    660c:	1c3b      	adds	r3, r7, #0
    660e:	3308      	adds	r3, #8
    6610:	2d00      	cmp	r5, #0
    6612:	d107      	bne.n	6624 <_svfprintf_r+0xfb4>
    6614:	9f0d      	ldr	r7, [sp, #52]	; 0x34
    6616:	2f00      	cmp	r7, #0
    6618:	d104      	bne.n	6624 <_svfprintf_r+0xfb4>
    661a:	9807      	ldr	r0, [sp, #28]
    661c:	07c0      	lsls	r0, r0, #31
    661e:	d401      	bmi.n	6624 <_svfprintf_r+0xfb4>
    6620:	f7ff f96b 	bl	58fa <_svfprintf_r+0x28a>
    6624:	9a1c      	ldr	r2, [sp, #112]	; 0x70
    6626:	9e1c      	ldr	r6, [sp, #112]	; 0x70
    6628:	605a      	str	r2, [r3, #4]
    662a:	68a2      	ldr	r2, [r4, #8]
    662c:	9919      	ldr	r1, [sp, #100]	; 0x64
    662e:	1992      	adds	r2, r2, r6
    6630:	6019      	str	r1, [r3, #0]
    6632:	60a2      	str	r2, [r4, #8]
    6634:	6862      	ldr	r2, [r4, #4]
    6636:	3201      	adds	r2, #1
    6638:	6062      	str	r2, [r4, #4]
    663a:	3308      	adds	r3, #8
    663c:	2a07      	cmp	r2, #7
    663e:	dd00      	ble.n	6642 <_svfprintf_r+0xfd2>
    6640:	e242      	b.n	6ac8 <_svfprintf_r+0x1458>
    6642:	426d      	negs	r5, r5
    6644:	2d00      	cmp	r5, #0
    6646:	dc00      	bgt.n	664a <_svfprintf_r+0xfda>
    6648:	e184      	b.n	6954 <_svfprintf_r+0x12e4>
    664a:	2d10      	cmp	r5, #16
    664c:	dc00      	bgt.n	6650 <_svfprintf_r+0xfe0>
    664e:	e167      	b.n	6920 <_svfprintf_r+0x12b0>
    6650:	48af      	ldr	r0, [pc, #700]	; (6910 <_svfprintf_r+0x12a0>)
    6652:	2110      	movs	r1, #16
    6654:	4680      	mov	r8, r0
    6656:	1c0e      	adds	r6, r1, #0
    6658:	4446      	add	r6, r8
    665a:	1c0f      	adds	r7, r1, #0
    665c:	e003      	b.n	6666 <_svfprintf_r+0xff6>
    665e:	3d10      	subs	r5, #16
    6660:	2d10      	cmp	r5, #16
    6662:	dc00      	bgt.n	6666 <_svfprintf_r+0xff6>
    6664:	e15e      	b.n	6924 <_svfprintf_r+0x12b4>
    6666:	68a2      	ldr	r2, [r4, #8]
    6668:	3210      	adds	r2, #16
    666a:	601e      	str	r6, [r3, #0]
    666c:	605f      	str	r7, [r3, #4]
    666e:	60a2      	str	r2, [r4, #8]
    6670:	6862      	ldr	r2, [r4, #4]
    6672:	3201      	adds	r2, #1
    6674:	6062      	str	r2, [r4, #4]
    6676:	3308      	adds	r3, #8
    6678:	2a07      	cmp	r2, #7
    667a:	ddf0      	ble.n	665e <_svfprintf_r+0xfee>
    667c:	9809      	ldr	r0, [sp, #36]	; 0x24
    667e:	9908      	ldr	r1, [sp, #32]
    6680:	1c22      	adds	r2, r4, #0
    6682:	f004 fab7 	bl	abf4 <__ssprint_r>
    6686:	2800      	cmp	r0, #0
    6688:	d001      	beq.n	668e <_svfprintf_r+0x101e>
    668a:	f7ff f9a8 	bl	59de <_svfprintf_r+0x36e>
    668e:	ab1f      	add	r3, sp, #124	; 0x7c
    6690:	e7e5      	b.n	665e <_svfprintf_r+0xfee>
    6692:	9b07      	ldr	r3, [sp, #28]
    6694:	4303      	orrs	r3, r0
    6696:	9307      	str	r3, [sp, #28]
    6698:	3101      	adds	r1, #1
    669a:	780b      	ldrb	r3, [r1, #0]
    669c:	f7ff f84d 	bl	573a <_svfprintf_r+0xca>
    66a0:	1c2b      	adds	r3, r5, #0
    66a2:	3308      	adds	r3, #8
    66a4:	1c2f      	adds	r7, r5, #0
    66a6:	e4d2      	b.n	604e <_svfprintf_r+0x9de>
    66a8:	980c      	ldr	r0, [sp, #48]	; 0x30
    66aa:	43c3      	mvns	r3, r0
    66ac:	17db      	asrs	r3, r3, #31
    66ae:	4018      	ands	r0, r3
    66b0:	4649      	mov	r1, r9
    66b2:	2300      	movs	r3, #0
    66b4:	900a      	str	r0, [sp, #40]	; 0x28
    66b6:	780a      	ldrb	r2, [r1, #0]
    66b8:	970f      	str	r7, [sp, #60]	; 0x3c
    66ba:	9314      	str	r3, [sp, #80]	; 0x50
    66bc:	9318      	str	r3, [sp, #96]	; 0x60
    66be:	f7ff fa0a 	bl	5ad6 <_svfprintf_r+0x466>
    66c2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    66c4:	6812      	ldr	r2, [r2, #0]
    66c6:	9311      	str	r3, [sp, #68]	; 0x44
    66c8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    66ca:	3304      	adds	r3, #4
    66cc:	9210      	str	r2, [sp, #64]	; 0x40
    66ce:	930f      	str	r3, [sp, #60]	; 0x3c
    66d0:	f7ff fa9a 	bl	5c08 <_svfprintf_r+0x598>
    66d4:	990f      	ldr	r1, [sp, #60]	; 0x3c
    66d6:	680b      	ldr	r3, [r1, #0]
    66d8:	3104      	adds	r1, #4
    66da:	9310      	str	r3, [sp, #64]	; 0x40
    66dc:	17db      	asrs	r3, r3, #31
    66de:	9311      	str	r3, [sp, #68]	; 0x44
    66e0:	910f      	str	r1, [sp, #60]	; 0x3c
    66e2:	f7ff f9aa 	bl	5a3a <_svfprintf_r+0x3ca>
    66e6:	488c      	ldr	r0, [pc, #560]	; (6918 <_svfprintf_r+0x12a8>)
    66e8:	9013      	str	r0, [sp, #76]	; 0x4c
    66ea:	f7ff fa2a 	bl	5b42 <_svfprintf_r+0x4d2>
    66ee:	9809      	ldr	r0, [sp, #36]	; 0x24
    66f0:	9908      	ldr	r1, [sp, #32]
    66f2:	1c22      	adds	r2, r4, #0
    66f4:	f004 fa7e 	bl	abf4 <__ssprint_r>
    66f8:	2800      	cmp	r0, #0
    66fa:	d001      	beq.n	6700 <_svfprintf_r+0x1090>
    66fc:	f7ff f96f 	bl	59de <_svfprintf_r+0x36e>
    6700:	aa1f      	add	r2, sp, #124	; 0x7c
    6702:	f7ff fbdc 	bl	5ebe <_svfprintf_r+0x84e>
    6706:	1c70      	adds	r0, r6, #1
    6708:	d100      	bne.n	670c <_svfprintf_r+0x109c>
    670a:	e0f5      	b.n	68f8 <_svfprintf_r+0x1288>
    670c:	9916      	ldr	r1, [sp, #88]	; 0x58
    670e:	3947      	subs	r1, #71	; 0x47
    6710:	910c      	str	r1, [sp, #48]	; 0x30
    6712:	2900      	cmp	r1, #0
    6714:	d002      	beq.n	671c <_svfprintf_r+0x10ac>
    6716:	9a16      	ldr	r2, [sp, #88]	; 0x58
    6718:	2a67      	cmp	r2, #103	; 0x67
    671a:	d102      	bne.n	6722 <_svfprintf_r+0x10b2>
    671c:	2e00      	cmp	r6, #0
    671e:	d100      	bne.n	6722 <_svfprintf_r+0x10b2>
    6720:	2601      	movs	r6, #1
    6722:	9f07      	ldr	r7, [sp, #28]
    6724:	2380      	movs	r3, #128	; 0x80
    6726:	005b      	lsls	r3, r3, #1
    6728:	431f      	orrs	r7, r3
    672a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    672c:	9707      	str	r7, [sp, #28]
    672e:	2b00      	cmp	r3, #0
    6730:	da00      	bge.n	6734 <_svfprintf_r+0x10c4>
    6732:	e1d5      	b.n	6ae0 <_svfprintf_r+0x1470>
    6734:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    6736:	2700      	movs	r7, #0
    6738:	930a      	str	r3, [sp, #40]	; 0x28
    673a:	9714      	str	r7, [sp, #80]	; 0x50
    673c:	9b16      	ldr	r3, [sp, #88]	; 0x58
    673e:	3b46      	subs	r3, #70	; 0x46
    6740:	4259      	negs	r1, r3
    6742:	4159      	adcs	r1, r3
    6744:	9b16      	ldr	r3, [sp, #88]	; 0x58
    6746:	3b66      	subs	r3, #102	; 0x66
    6748:	425a      	negs	r2, r3
    674a:	4153      	adcs	r3, r2
    674c:	1c08      	adds	r0, r1, #0
    674e:	4318      	orrs	r0, r3
    6750:	900d      	str	r0, [sp, #52]	; 0x34
    6752:	d000      	beq.n	6756 <_svfprintf_r+0x10e6>
    6754:	e16e      	b.n	6a34 <_svfprintf_r+0x13c4>
    6756:	9916      	ldr	r1, [sp, #88]	; 0x58
    6758:	2945      	cmp	r1, #69	; 0x45
    675a:	d002      	beq.n	6762 <_svfprintf_r+0x10f2>
    675c:	2965      	cmp	r1, #101	; 0x65
    675e:	d000      	beq.n	6762 <_svfprintf_r+0x10f2>
    6760:	e1c7      	b.n	6af2 <_svfprintf_r+0x1482>
    6762:	1c72      	adds	r2, r6, #1
    6764:	4692      	mov	sl, r2
    6766:	2302      	movs	r3, #2
    6768:	9300      	str	r3, [sp, #0]
    676a:	4653      	mov	r3, sl
    676c:	9301      	str	r3, [sp, #4]
    676e:	ab42      	add	r3, sp, #264	; 0x108
    6770:	9302      	str	r3, [sp, #8]
    6772:	ab41      	add	r3, sp, #260	; 0x104
    6774:	9303      	str	r3, [sp, #12]
    6776:	ab40      	add	r3, sp, #256	; 0x100
    6778:	9304      	str	r3, [sp, #16]
    677a:	9809      	ldr	r0, [sp, #36]	; 0x24
    677c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    677e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6780:	f001 ff9c 	bl	86bc <_dtoa_r>
    6784:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    6786:	9013      	str	r0, [sp, #76]	; 0x4c
    6788:	2f00      	cmp	r7, #0
    678a:	d002      	beq.n	6792 <_svfprintf_r+0x1122>
    678c:	9816      	ldr	r0, [sp, #88]	; 0x58
    678e:	2867      	cmp	r0, #103	; 0x67
    6790:	d103      	bne.n	679a <_svfprintf_r+0x112a>
    6792:	9907      	ldr	r1, [sp, #28]
    6794:	07c9      	lsls	r1, r1, #31
    6796:	d400      	bmi.n	679a <_svfprintf_r+0x112a>
    6798:	e1b5      	b.n	6b06 <_svfprintf_r+0x1496>
    679a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    679c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    679e:	1c17      	adds	r7, r2, #0
    67a0:	4457      	add	r7, sl
    67a2:	2b00      	cmp	r3, #0
    67a4:	d005      	beq.n	67b2 <_svfprintf_r+0x1142>
    67a6:	7813      	ldrb	r3, [r2, #0]
    67a8:	2b30      	cmp	r3, #48	; 0x30
    67aa:	d100      	bne.n	67ae <_svfprintf_r+0x113e>
    67ac:	e1c1      	b.n	6b32 <_svfprintf_r+0x14c2>
    67ae:	9a42      	ldr	r2, [sp, #264]	; 0x108
    67b0:	18bf      	adds	r7, r7, r2
    67b2:	981a      	ldr	r0, [sp, #104]	; 0x68
    67b4:	990a      	ldr	r1, [sp, #40]	; 0x28
    67b6:	4b55      	ldr	r3, [pc, #340]	; (690c <_svfprintf_r+0x129c>)
    67b8:	4a53      	ldr	r2, [pc, #332]	; (6908 <_svfprintf_r+0x1298>)
    67ba:	f007 fa15 	bl	dbe8 <____aeabi_dcmpeq_from_thumb>
    67be:	2800      	cmp	r0, #0
    67c0:	d100      	bne.n	67c4 <_svfprintf_r+0x1154>
    67c2:	e161      	b.n	6a88 <_svfprintf_r+0x1418>
    67c4:	9740      	str	r7, [sp, #256]	; 0x100
    67c6:	1c3b      	adds	r3, r7, #0
    67c8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    67ca:	1a9b      	subs	r3, r3, r2
    67cc:	930d      	str	r3, [sp, #52]	; 0x34
    67ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    67d0:	2b00      	cmp	r3, #0
    67d2:	d003      	beq.n	67dc <_svfprintf_r+0x116c>
    67d4:	9f16      	ldr	r7, [sp, #88]	; 0x58
    67d6:	2f67      	cmp	r7, #103	; 0x67
    67d8:	d000      	beq.n	67dc <_svfprintf_r+0x116c>
    67da:	e12e      	b.n	6a3a <_svfprintf_r+0x13ca>
    67dc:	9a42      	ldr	r2, [sp, #264]	; 0x108
    67de:	920c      	str	r2, [sp, #48]	; 0x30
    67e0:	1cd0      	adds	r0, r2, #3
    67e2:	db02      	blt.n	67ea <_svfprintf_r+0x117a>
    67e4:	4296      	cmp	r6, r2
    67e6:	db00      	blt.n	67ea <_svfprintf_r+0x117a>
    67e8:	e15a      	b.n	6aa0 <_svfprintf_r+0x1430>
    67ea:	9916      	ldr	r1, [sp, #88]	; 0x58
    67ec:	3902      	subs	r1, #2
    67ee:	9116      	str	r1, [sp, #88]	; 0x58
    67f0:	af16      	add	r7, sp, #88	; 0x58
    67f2:	783f      	ldrb	r7, [r7, #0]
    67f4:	ab3e      	add	r3, sp, #248	; 0xf8
    67f6:	1e56      	subs	r6, r2, #1
    67f8:	9642      	str	r6, [sp, #264]	; 0x108
    67fa:	469a      	mov	sl, r3
    67fc:	701f      	strb	r7, [r3, #0]
    67fe:	2e00      	cmp	r6, #0
    6800:	da00      	bge.n	6804 <_svfprintf_r+0x1194>
    6802:	e1a4      	b.n	6b4e <_svfprintf_r+0x14de>
    6804:	232b      	movs	r3, #43	; 0x2b
    6806:	4651      	mov	r1, sl
    6808:	704b      	strb	r3, [r1, #1]
    680a:	2e09      	cmp	r6, #9
    680c:	dc00      	bgt.n	6810 <_svfprintf_r+0x11a0>
    680e:	e173      	b.n	6af8 <_svfprintf_r+0x1488>
    6810:	22f7      	movs	r2, #247	; 0xf7
    6812:	446a      	add	r2, sp
    6814:	4690      	mov	r8, r2
    6816:	1c17      	adds	r7, r2, #0
    6818:	1c30      	adds	r0, r6, #0
    681a:	210a      	movs	r1, #10
    681c:	f007 f9e0 	bl	dbe0 <____aeabi_idivmod_from_thumb>
    6820:	3f01      	subs	r7, #1
    6822:	3130      	adds	r1, #48	; 0x30
    6824:	7039      	strb	r1, [r7, #0]
    6826:	1c30      	adds	r0, r6, #0
    6828:	210a      	movs	r1, #10
    682a:	f007 fa1d 	bl	dc68 <____aeabi_idiv_from_thumb>
    682e:	1c06      	adds	r6, r0, #0
    6830:	2809      	cmp	r0, #9
    6832:	dcf1      	bgt.n	6818 <_svfprintf_r+0x11a8>
    6834:	1c02      	adds	r2, r0, #0
    6836:	1e7b      	subs	r3, r7, #1
    6838:	3230      	adds	r2, #48	; 0x30
    683a:	4669      	mov	r1, sp
    683c:	701a      	strb	r2, [r3, #0]
    683e:	31fa      	adds	r1, #250	; 0xfa
    6840:	4543      	cmp	r3, r8
    6842:	d205      	bcs.n	6850 <_svfprintf_r+0x11e0>
    6844:	781a      	ldrb	r2, [r3, #0]
    6846:	3301      	adds	r3, #1
    6848:	700a      	strb	r2, [r1, #0]
    684a:	3101      	adds	r1, #1
    684c:	4543      	cmp	r3, r8
    684e:	d3f9      	bcc.n	6844 <_svfprintf_r+0x11d4>
    6850:	4650      	mov	r0, sl
    6852:	1a08      	subs	r0, r1, r0
    6854:	990d      	ldr	r1, [sp, #52]	; 0x34
    6856:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    6858:	901d      	str	r0, [sp, #116]	; 0x74
    685a:	1840      	adds	r0, r0, r1
    685c:	900c      	str	r0, [sp, #48]	; 0x30
    685e:	2a01      	cmp	r2, #1
    6860:	dc00      	bgt.n	6864 <_svfprintf_r+0x11f4>
    6862:	e179      	b.n	6b58 <_svfprintf_r+0x14e8>
    6864:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    6866:	2000      	movs	r0, #0
    6868:	3701      	adds	r7, #1
    686a:	970c      	str	r7, [sp, #48]	; 0x30
    686c:	9018      	str	r0, [sp, #96]	; 0x60
    686e:	9814      	ldr	r0, [sp, #80]	; 0x50
    6870:	2800      	cmp	r0, #0
    6872:	d000      	beq.n	6876 <_svfprintf_r+0x1206>
    6874:	e0f6      	b.n	6a64 <_svfprintf_r+0x13f4>
    6876:	990c      	ldr	r1, [sp, #48]	; 0x30
    6878:	43cb      	mvns	r3, r1
    687a:	17db      	asrs	r3, r3, #31
    687c:	4019      	ands	r1, r3
    687e:	464b      	mov	r3, r9
    6880:	910a      	str	r1, [sp, #40]	; 0x28
    6882:	781a      	ldrb	r2, [r3, #0]
    6884:	f7ff f927 	bl	5ad6 <_svfprintf_r+0x466>
    6888:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    688a:	6812      	ldr	r2, [r2, #0]
    688c:	9311      	str	r3, [sp, #68]	; 0x44
    688e:	9210      	str	r2, [sp, #64]	; 0x40
    6890:	e521      	b.n	62d6 <_svfprintf_r+0xc66>
    6892:	9b07      	ldr	r3, [sp, #28]
    6894:	065b      	lsls	r3, r3, #25
    6896:	d518      	bpl.n	68ca <_svfprintf_r+0x125a>
    6898:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    689a:	466f      	mov	r7, sp
    689c:	2038      	movs	r0, #56	; 0x38
    689e:	6833      	ldr	r3, [r6, #0]
    68a0:	5bc7      	ldrh	r7, [r0, r7]
    68a2:	3604      	adds	r6, #4
    68a4:	801f      	strh	r7, [r3, #0]
    68a6:	960f      	str	r6, [sp, #60]	; 0x3c
    68a8:	f7fe ff0b 	bl	56c2 <_svfprintf_r+0x52>
    68ac:	9809      	ldr	r0, [sp, #36]	; 0x24
    68ae:	2140      	movs	r1, #64	; 0x40
    68b0:	f7fe fa16 	bl	4ce0 <_malloc_r>
    68b4:	9a08      	ldr	r2, [sp, #32]
    68b6:	6010      	str	r0, [r2, #0]
    68b8:	6110      	str	r0, [r2, #16]
    68ba:	2800      	cmp	r0, #0
    68bc:	d100      	bne.n	68c0 <_svfprintf_r+0x1250>
    68be:	e170      	b.n	6ba2 <_svfprintf_r+0x1532>
    68c0:	9e08      	ldr	r6, [sp, #32]
    68c2:	2340      	movs	r3, #64	; 0x40
    68c4:	6173      	str	r3, [r6, #20]
    68c6:	f7fe feee 	bl	56a6 <_svfprintf_r+0x36>
    68ca:	980f      	ldr	r0, [sp, #60]	; 0x3c
    68cc:	990e      	ldr	r1, [sp, #56]	; 0x38
    68ce:	6803      	ldr	r3, [r0, #0]
    68d0:	3004      	adds	r0, #4
    68d2:	6019      	str	r1, [r3, #0]
    68d4:	900f      	str	r0, [sp, #60]	; 0x3c
    68d6:	f7fe fef4 	bl	56c2 <_svfprintf_r+0x52>
    68da:	4810      	ldr	r0, [pc, #64]	; (691c <_svfprintf_r+0x12ac>)
    68dc:	9013      	str	r0, [sp, #76]	; 0x4c
    68de:	e592      	b.n	6406 <_svfprintf_r+0xd96>
    68e0:	9809      	ldr	r0, [sp, #36]	; 0x24
    68e2:	9908      	ldr	r1, [sp, #32]
    68e4:	1c22      	adds	r2, r4, #0
    68e6:	f004 f985 	bl	abf4 <__ssprint_r>
    68ea:	2800      	cmp	r0, #0
    68ec:	d001      	beq.n	68f2 <_svfprintf_r+0x1282>
    68ee:	f7ff f876 	bl	59de <_svfprintf_r+0x36e>
    68f2:	9d42      	ldr	r5, [sp, #264]	; 0x108
    68f4:	ab1f      	add	r3, sp, #124	; 0x7c
    68f6:	e68b      	b.n	6610 <_svfprintf_r+0xfa0>
    68f8:	9b16      	ldr	r3, [sp, #88]	; 0x58
    68fa:	3b47      	subs	r3, #71	; 0x47
    68fc:	2606      	movs	r6, #6
    68fe:	930c      	str	r3, [sp, #48]	; 0x30
    6900:	e70f      	b.n	6722 <_svfprintf_r+0x10b2>
    6902:	46c0      	nop			; (mov r8, r8)
    6904:	46c0      	nop			; (mov r8, r8)
    6906:	46c0      	nop			; (mov r8, r8)
	...
    6910:	0000deb8 	.word	0x0000deb8
    6914:	0000e928 	.word	0x0000e928
    6918:	0000e8ec 	.word	0x0000e8ec
    691c:	0000e8f0 	.word	0x0000e8f0
    6920:	4fa7      	ldr	r7, [pc, #668]	; (6bc0 <_svfprintf_r+0x1550>)
    6922:	46b8      	mov	r8, r7
    6924:	2610      	movs	r6, #16
    6926:	1c32      	adds	r2, r6, #0
    6928:	4442      	add	r2, r8
    692a:	601a      	str	r2, [r3, #0]
    692c:	68a2      	ldr	r2, [r4, #8]
    692e:	18aa      	adds	r2, r5, r2
    6930:	605d      	str	r5, [r3, #4]
    6932:	60a2      	str	r2, [r4, #8]
    6934:	6862      	ldr	r2, [r4, #4]
    6936:	3201      	adds	r2, #1
    6938:	6062      	str	r2, [r4, #4]
    693a:	3308      	adds	r3, #8
    693c:	2a07      	cmp	r2, #7
    693e:	dd09      	ble.n	6954 <_svfprintf_r+0x12e4>
    6940:	9809      	ldr	r0, [sp, #36]	; 0x24
    6942:	9908      	ldr	r1, [sp, #32]
    6944:	1c22      	adds	r2, r4, #0
    6946:	f004 f955 	bl	abf4 <__ssprint_r>
    694a:	2800      	cmp	r0, #0
    694c:	d001      	beq.n	6952 <_svfprintf_r+0x12e2>
    694e:	f7ff f846 	bl	59de <_svfprintf_r+0x36e>
    6952:	ab1f      	add	r3, sp, #124	; 0x7c
    6954:	980d      	ldr	r0, [sp, #52]	; 0x34
    6956:	68a2      	ldr	r2, [r4, #8]
    6958:	9f13      	ldr	r7, [sp, #76]	; 0x4c
    695a:	1812      	adds	r2, r2, r0
    695c:	601f      	str	r7, [r3, #0]
    695e:	6058      	str	r0, [r3, #4]
    6960:	60a2      	str	r2, [r4, #8]
    6962:	6862      	ldr	r2, [r4, #4]
    6964:	3201      	adds	r2, #1
    6966:	6062      	str	r2, [r4, #4]
    6968:	3308      	adds	r3, #8
    696a:	2a07      	cmp	r2, #7
    696c:	dc01      	bgt.n	6972 <_svfprintf_r+0x1302>
    696e:	f7fe ffc4 	bl	58fa <_svfprintf_r+0x28a>
    6972:	f7ff fb79 	bl	6068 <_svfprintf_r+0x9f8>
    6976:	222d      	movs	r2, #45	; 0x2d
    6978:	464b      	mov	r3, r9
    697a:	701a      	strb	r2, [r3, #0]
    697c:	f7ff f8da 	bl	5b34 <_svfprintf_r+0x4c4>
    6980:	1c3a      	adds	r2, r7, #0
    6982:	e5b1      	b.n	64e8 <_svfprintf_r+0xe78>
    6984:	9813      	ldr	r0, [sp, #76]	; 0x4c
    6986:	f7fe fe33 	bl	55f0 <strlen>
    698a:	43c3      	mvns	r3, r0
    698c:	17db      	asrs	r3, r3, #31
    698e:	900c      	str	r0, [sp, #48]	; 0x30
    6990:	464e      	mov	r6, r9
    6992:	4018      	ands	r0, r3
    6994:	970f      	str	r7, [sp, #60]	; 0x3c
    6996:	2700      	movs	r7, #0
    6998:	900a      	str	r0, [sp, #40]	; 0x28
    699a:	7832      	ldrb	r2, [r6, #0]
    699c:	9714      	str	r7, [sp, #80]	; 0x50
    699e:	9718      	str	r7, [sp, #96]	; 0x60
    69a0:	f7ff f899 	bl	5ad6 <_svfprintf_r+0x466>
    69a4:	4a86      	ldr	r2, [pc, #536]	; (6bc0 <_svfprintf_r+0x1550>)
    69a6:	1c2b      	adds	r3, r5, #0
    69a8:	3308      	adds	r3, #8
    69aa:	4690      	mov	r8, r2
    69ac:	f7fe ff18 	bl	57e0 <_svfprintf_r+0x170>
    69b0:	9809      	ldr	r0, [sp, #36]	; 0x24
    69b2:	9908      	ldr	r1, [sp, #32]
    69b4:	1c22      	adds	r2, r4, #0
    69b6:	f004 f91d 	bl	abf4 <__ssprint_r>
    69ba:	2800      	cmp	r0, #0
    69bc:	d001      	beq.n	69c2 <_svfprintf_r+0x1352>
    69be:	f7ff f80e 	bl	59de <_svfprintf_r+0x36e>
    69c2:	af1f      	add	r7, sp, #124	; 0x7c
    69c4:	f7ff fba6 	bl	6114 <_svfprintf_r+0xaa4>
    69c8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    69ca:	1ae3      	subs	r3, r4, r3
    69cc:	930c      	str	r3, [sp, #48]	; 0x30
    69ce:	f7ff f878 	bl	5ac2 <_svfprintf_r+0x452>
    69d2:	9809      	ldr	r0, [sp, #36]	; 0x24
    69d4:	9908      	ldr	r1, [sp, #32]
    69d6:	1c22      	adds	r2, r4, #0
    69d8:	f004 f90c 	bl	abf4 <__ssprint_r>
    69dc:	2800      	cmp	r0, #0
    69de:	d001      	beq.n	69e4 <_svfprintf_r+0x1374>
    69e0:	f7fe fffd 	bl	59de <_svfprintf_r+0x36e>
    69e4:	9942      	ldr	r1, [sp, #264]	; 0x108
    69e6:	980d      	ldr	r0, [sp, #52]	; 0x34
    69e8:	aa1f      	add	r2, sp, #124	; 0x7c
    69ea:	1a41      	subs	r1, r0, r1
    69ec:	e59d      	b.n	652a <_svfprintf_r+0xeba>
    69ee:	4a74      	ldr	r2, [pc, #464]	; (6bc0 <_svfprintf_r+0x1550>)
    69f0:	4690      	mov	r8, r2
    69f2:	f7fe ffad 	bl	5950 <_svfprintf_r+0x2e0>
    69f6:	9809      	ldr	r0, [sp, #36]	; 0x24
    69f8:	9908      	ldr	r1, [sp, #32]
    69fa:	1c22      	adds	r2, r4, #0
    69fc:	f004 f8fa 	bl	abf4 <__ssprint_r>
    6a00:	2800      	cmp	r0, #0
    6a02:	d001      	beq.n	6a08 <_svfprintf_r+0x1398>
    6a04:	f7fe ffeb 	bl	59de <_svfprintf_r+0x36e>
    6a08:	aa1f      	add	r2, sp, #124	; 0x7c
    6a0a:	e56d      	b.n	64e8 <_svfprintf_r+0xe78>
    6a0c:	960c      	str	r6, [sp, #48]	; 0x30
    6a0e:	2e06      	cmp	r6, #6
    6a10:	d90a      	bls.n	6a28 <_svfprintf_r+0x13b8>
    6a12:	2306      	movs	r3, #6
    6a14:	930c      	str	r3, [sp, #48]	; 0x30
    6a16:	930a      	str	r3, [sp, #40]	; 0x28
    6a18:	970f      	str	r7, [sp, #60]	; 0x3c
    6a1a:	4f6a      	ldr	r7, [pc, #424]	; (6bc4 <_svfprintf_r+0x1554>)
    6a1c:	2200      	movs	r2, #0
    6a1e:	9214      	str	r2, [sp, #80]	; 0x50
    6a20:	9218      	str	r2, [sp, #96]	; 0x60
    6a22:	9713      	str	r7, [sp, #76]	; 0x4c
    6a24:	f7fe fea2 	bl	576c <_svfprintf_r+0xfc>
    6a28:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    6a2a:	43f3      	mvns	r3, r6
    6a2c:	17db      	asrs	r3, r3, #31
    6a2e:	401e      	ands	r6, r3
    6a30:	960a      	str	r6, [sp, #40]	; 0x28
    6a32:	e7f1      	b.n	6a18 <_svfprintf_r+0x13a8>
    6a34:	46b2      	mov	sl, r6
    6a36:	2303      	movs	r3, #3
    6a38:	e696      	b.n	6768 <_svfprintf_r+0x10f8>
    6a3a:	9a16      	ldr	r2, [sp, #88]	; 0x58
    6a3c:	2a66      	cmp	r2, #102	; 0x66
    6a3e:	d000      	beq.n	6a42 <_svfprintf_r+0x13d2>
    6a40:	e091      	b.n	6b66 <_svfprintf_r+0x14f6>
    6a42:	9a42      	ldr	r2, [sp, #264]	; 0x108
    6a44:	920c      	str	r2, [sp, #48]	; 0x30
    6a46:	2a00      	cmp	r2, #0
    6a48:	dc00      	bgt.n	6a4c <_svfprintf_r+0x13dc>
    6a4a:	e08e      	b.n	6b6a <_svfprintf_r+0x14fa>
    6a4c:	2e00      	cmp	r6, #0
    6a4e:	d102      	bne.n	6a56 <_svfprintf_r+0x13e6>
    6a50:	9907      	ldr	r1, [sp, #28]
    6a52:	07c9      	lsls	r1, r1, #31
    6a54:	d502      	bpl.n	6a5c <_svfprintf_r+0x13ec>
    6a56:	1c53      	adds	r3, r2, #1
    6a58:	199b      	adds	r3, r3, r6
    6a5a:	930c      	str	r3, [sp, #48]	; 0x30
    6a5c:	4641      	mov	r1, r8
    6a5e:	9218      	str	r2, [sp, #96]	; 0x60
    6a60:	9116      	str	r1, [sp, #88]	; 0x58
    6a62:	e704      	b.n	686e <_svfprintf_r+0x11fe>
    6a64:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    6a66:	43fb      	mvns	r3, r7
    6a68:	17db      	asrs	r3, r3, #31
    6a6a:	222d      	movs	r2, #45	; 0x2d
    6a6c:	464e      	mov	r6, r9
    6a6e:	401f      	ands	r7, r3
    6a70:	2000      	movs	r0, #0
    6a72:	7032      	strb	r2, [r6, #0]
    6a74:	970a      	str	r7, [sp, #40]	; 0x28
    6a76:	9014      	str	r0, [sp, #80]	; 0x50
    6a78:	f7ff f830 	bl	5adc <_svfprintf_r+0x46c>
    6a7c:	4950      	ldr	r1, [pc, #320]	; (6bc0 <_svfprintf_r+0x1550>)
    6a7e:	1c2b      	adds	r3, r5, #0
    6a80:	4688      	mov	r8, r1
    6a82:	3508      	adds	r5, #8
    6a84:	f7ff fa87 	bl	5f96 <_svfprintf_r+0x926>
    6a88:	9b40      	ldr	r3, [sp, #256]	; 0x100
    6a8a:	429f      	cmp	r7, r3
    6a8c:	d800      	bhi.n	6a90 <_svfprintf_r+0x1420>
    6a8e:	e69b      	b.n	67c8 <_svfprintf_r+0x1158>
    6a90:	2230      	movs	r2, #48	; 0x30
    6a92:	701a      	strb	r2, [r3, #0]
    6a94:	3301      	adds	r3, #1
    6a96:	9340      	str	r3, [sp, #256]	; 0x100
    6a98:	429f      	cmp	r7, r3
    6a9a:	d8fa      	bhi.n	6a92 <_svfprintf_r+0x1422>
    6a9c:	1c3b      	adds	r3, r7, #0
    6a9e:	e693      	b.n	67c8 <_svfprintf_r+0x1158>
    6aa0:	980d      	ldr	r0, [sp, #52]	; 0x34
    6aa2:	4282      	cmp	r2, r0
    6aa4:	db31      	blt.n	6b0a <_svfprintf_r+0x149a>
    6aa6:	9b07      	ldr	r3, [sp, #28]
    6aa8:	2167      	movs	r1, #103	; 0x67
    6aaa:	4688      	mov	r8, r1
    6aac:	07db      	lsls	r3, r3, #31
    6aae:	d5d5      	bpl.n	6a5c <_svfprintf_r+0x13ec>
    6ab0:	1c56      	adds	r6, r2, #1
    6ab2:	960c      	str	r6, [sp, #48]	; 0x30
    6ab4:	e7d2      	b.n	6a5c <_svfprintf_r+0x13ec>
    6ab6:	4649      	mov	r1, r9
    6ab8:	960a      	str	r6, [sp, #40]	; 0x28
    6aba:	780a      	ldrb	r2, [r1, #0]
    6abc:	970f      	str	r7, [sp, #60]	; 0x3c
    6abe:	960c      	str	r6, [sp, #48]	; 0x30
    6ac0:	9014      	str	r0, [sp, #80]	; 0x50
    6ac2:	9018      	str	r0, [sp, #96]	; 0x60
    6ac4:	f7ff f807 	bl	5ad6 <_svfprintf_r+0x466>
    6ac8:	9809      	ldr	r0, [sp, #36]	; 0x24
    6aca:	9908      	ldr	r1, [sp, #32]
    6acc:	1c22      	adds	r2, r4, #0
    6ace:	f004 f891 	bl	abf4 <__ssprint_r>
    6ad2:	2800      	cmp	r0, #0
    6ad4:	d001      	beq.n	6ada <_svfprintf_r+0x146a>
    6ad6:	f7fe ff82 	bl	59de <_svfprintf_r+0x36e>
    6ada:	9d42      	ldr	r5, [sp, #264]	; 0x108
    6adc:	ab1f      	add	r3, sp, #124	; 0x7c
    6ade:	e5b0      	b.n	6642 <_svfprintf_r+0xfd2>
    6ae0:	981b      	ldr	r0, [sp, #108]	; 0x6c
    6ae2:	1c01      	adds	r1, r0, #0
    6ae4:	2080      	movs	r0, #128	; 0x80
    6ae6:	0600      	lsls	r0, r0, #24
    6ae8:	1809      	adds	r1, r1, r0
    6aea:	222d      	movs	r2, #45	; 0x2d
    6aec:	910a      	str	r1, [sp, #40]	; 0x28
    6aee:	9214      	str	r2, [sp, #80]	; 0x50
    6af0:	e624      	b.n	673c <_svfprintf_r+0x10cc>
    6af2:	46b2      	mov	sl, r6
    6af4:	2302      	movs	r3, #2
    6af6:	e637      	b.n	6768 <_svfprintf_r+0x10f8>
    6af8:	2330      	movs	r3, #48	; 0x30
    6afa:	4657      	mov	r7, sl
    6afc:	18f6      	adds	r6, r6, r3
    6afe:	70bb      	strb	r3, [r7, #2]
    6b00:	70fe      	strb	r6, [r7, #3]
    6b02:	a93f      	add	r1, sp, #252	; 0xfc
    6b04:	e6a4      	b.n	6850 <_svfprintf_r+0x11e0>
    6b06:	9b40      	ldr	r3, [sp, #256]	; 0x100
    6b08:	e65e      	b.n	67c8 <_svfprintf_r+0x1158>
    6b0a:	2301      	movs	r3, #1
    6b0c:	2a00      	cmp	r2, #0
    6b0e:	dc01      	bgt.n	6b14 <_svfprintf_r+0x14a4>
    6b10:	18db      	adds	r3, r3, r3
    6b12:	1a9b      	subs	r3, r3, r2
    6b14:	9f0d      	ldr	r7, [sp, #52]	; 0x34
    6b16:	2067      	movs	r0, #103	; 0x67
    6b18:	18ff      	adds	r7, r7, r3
    6b1a:	970c      	str	r7, [sp, #48]	; 0x30
    6b1c:	4680      	mov	r8, r0
    6b1e:	e79d      	b.n	6a5c <_svfprintf_r+0x13ec>
    6b20:	4827      	ldr	r0, [pc, #156]	; (6bc0 <_svfprintf_r+0x1550>)
    6b22:	4680      	mov	r8, r0
    6b24:	f7ff fbc5 	bl	62b2 <_svfprintf_r+0xc42>
    6b28:	4e25      	ldr	r6, [pc, #148]	; (6bc0 <_svfprintf_r+0x1550>)
    6b2a:	1c3a      	adds	r2, r7, #0
    6b2c:	3208      	adds	r2, #8
    6b2e:	46b0      	mov	r8, r6
    6b30:	e4cc      	b.n	64cc <_svfprintf_r+0xe5c>
    6b32:	981a      	ldr	r0, [sp, #104]	; 0x68
    6b34:	990a      	ldr	r1, [sp, #40]	; 0x28
    6b36:	4b21      	ldr	r3, [pc, #132]	; (6bbc <_svfprintf_r+0x154c>)
    6b38:	4a1f      	ldr	r2, [pc, #124]	; (6bb8 <_svfprintf_r+0x1548>)
    6b3a:	f007 f855 	bl	dbe8 <____aeabi_dcmpeq_from_thumb>
    6b3e:	2800      	cmp	r0, #0
    6b40:	d000      	beq.n	6b44 <_svfprintf_r+0x14d4>
    6b42:	e634      	b.n	67ae <_svfprintf_r+0x113e>
    6b44:	2301      	movs	r3, #1
    6b46:	4651      	mov	r1, sl
    6b48:	1a5b      	subs	r3, r3, r1
    6b4a:	9342      	str	r3, [sp, #264]	; 0x108
    6b4c:	e62f      	b.n	67ae <_svfprintf_r+0x113e>
    6b4e:	232d      	movs	r3, #45	; 0x2d
    6b50:	4650      	mov	r0, sl
    6b52:	4276      	negs	r6, r6
    6b54:	7043      	strb	r3, [r0, #1]
    6b56:	e658      	b.n	680a <_svfprintf_r+0x119a>
    6b58:	9e07      	ldr	r6, [sp, #28]
    6b5a:	2301      	movs	r3, #1
    6b5c:	401e      	ands	r6, r3
    6b5e:	9618      	str	r6, [sp, #96]	; 0x60
    6b60:	d100      	bne.n	6b64 <_svfprintf_r+0x14f4>
    6b62:	e684      	b.n	686e <_svfprintf_r+0x11fe>
    6b64:	e67e      	b.n	6864 <_svfprintf_r+0x11f4>
    6b66:	9a42      	ldr	r2, [sp, #264]	; 0x108
    6b68:	e642      	b.n	67f0 <_svfprintf_r+0x1180>
    6b6a:	2e00      	cmp	r6, #0
    6b6c:	d105      	bne.n	6b7a <_svfprintf_r+0x150a>
    6b6e:	9f07      	ldr	r7, [sp, #28]
    6b70:	2301      	movs	r3, #1
    6b72:	930c      	str	r3, [sp, #48]	; 0x30
    6b74:	421f      	tst	r7, r3
    6b76:	d100      	bne.n	6b7a <_svfprintf_r+0x150a>
    6b78:	e770      	b.n	6a5c <_svfprintf_r+0x13ec>
    6b7a:	3602      	adds	r6, #2
    6b7c:	960c      	str	r6, [sp, #48]	; 0x30
    6b7e:	e76d      	b.n	6a5c <_svfprintf_r+0x13ec>
    6b80:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    6b82:	681b      	ldr	r3, [r3, #0]
    6b84:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    6b86:	469b      	mov	fp, r3
    6b88:	2700      	movs	r7, #0
    6b8a:	3604      	adds	r6, #4
    6b8c:	45bb      	cmp	fp, r7
    6b8e:	db01      	blt.n	6b94 <_svfprintf_r+0x1524>
    6b90:	f7ff f889 	bl	5ca6 <_svfprintf_r+0x636>
    6b94:	780b      	ldrb	r3, [r1, #0]
    6b96:	960f      	str	r6, [sp, #60]	; 0x3c
    6b98:	2601      	movs	r6, #1
    6b9a:	4276      	negs	r6, r6
    6b9c:	46b3      	mov	fp, r6
    6b9e:	f7fe fdcc 	bl	573a <_svfprintf_r+0xca>
    6ba2:	9d09      	ldr	r5, [sp, #36]	; 0x24
    6ba4:	230c      	movs	r3, #12
    6ba6:	602b      	str	r3, [r5, #0]
    6ba8:	3b0b      	subs	r3, #11
    6baa:	425b      	negs	r3, r3
    6bac:	930e      	str	r3, [sp, #56]	; 0x38
    6bae:	f7fe ff1d 	bl	59ec <_svfprintf_r+0x37c>
    6bb2:	46c0      	nop			; (mov r8, r8)
    6bb4:	46c0      	nop			; (mov r8, r8)
    6bb6:	46c0      	nop			; (mov r8, r8)
	...
    6bc0:	0000deb8 	.word	0x0000deb8
    6bc4:	0000e920 	.word	0x0000e920

00006bc8 <_vfprintf_r>:
    6bc8:	b5f0      	push	{r4, r5, r6, r7, lr}
    6bca:	465f      	mov	r7, fp
    6bcc:	4656      	mov	r6, sl
    6bce:	464d      	mov	r5, r9
    6bd0:	4644      	mov	r4, r8
    6bd2:	b4f0      	push	{r4, r5, r6, r7}
    6bd4:	4cbc      	ldr	r4, [pc, #752]	; (6ec8 <_vfprintf_r+0x300>)
    6bd6:	44a5      	add	sp, r4
    6bd8:	468a      	mov	sl, r1
    6bda:	1c15      	adds	r5, r2, #0
    6bdc:	930f      	str	r3, [sp, #60]	; 0x3c
    6bde:	9009      	str	r0, [sp, #36]	; 0x24
    6be0:	f002 ff34 	bl	9a4c <_localeconv_r>
    6be4:	6800      	ldr	r0, [r0, #0]
    6be6:	9018      	str	r0, [sp, #96]	; 0x60
    6be8:	f7fe fd02 	bl	55f0 <strlen>
    6bec:	901c      	str	r0, [sp, #112]	; 0x70
    6bee:	9809      	ldr	r0, [sp, #36]	; 0x24
    6bf0:	2800      	cmp	r0, #0
    6bf2:	d003      	beq.n	6bfc <_vfprintf_r+0x34>
    6bf4:	6b83      	ldr	r3, [r0, #56]	; 0x38
    6bf6:	2b00      	cmp	r3, #0
    6bf8:	d100      	bne.n	6bfc <_vfprintf_r+0x34>
    6bfa:	e22a      	b.n	7052 <_vfprintf_r+0x48a>
    6bfc:	4651      	mov	r1, sl
    6bfe:	898a      	ldrh	r2, [r1, #12]
    6c00:	2180      	movs	r1, #128	; 0x80
    6c02:	0189      	lsls	r1, r1, #6
    6c04:	1c13      	adds	r3, r2, #0
    6c06:	420a      	tst	r2, r1
    6c08:	d108      	bne.n	6c1c <_vfprintf_r+0x54>
    6c0a:	430a      	orrs	r2, r1
    6c0c:	4653      	mov	r3, sl
    6c0e:	6e59      	ldr	r1, [r3, #100]	; 0x64
    6c10:	819a      	strh	r2, [r3, #12]
    6c12:	4bae      	ldr	r3, [pc, #696]	; (6ecc <_vfprintf_r+0x304>)
    6c14:	4656      	mov	r6, sl
    6c16:	400b      	ands	r3, r1
    6c18:	6673      	str	r3, [r6, #100]	; 0x64
    6c1a:	1c13      	adds	r3, r2, #0
    6c1c:	071f      	lsls	r7, r3, #28
    6c1e:	d401      	bmi.n	6c24 <_vfprintf_r+0x5c>
    6c20:	f001 fab0 	bl	8184 <_vfprintf_r+0x15bc>
    6c24:	4650      	mov	r0, sl
    6c26:	6901      	ldr	r1, [r0, #16]
    6c28:	2900      	cmp	r1, #0
    6c2a:	d101      	bne.n	6c30 <_vfprintf_r+0x68>
    6c2c:	f001 faaa 	bl	8184 <_vfprintf_r+0x15bc>
    6c30:	211a      	movs	r1, #26
    6c32:	400b      	ands	r3, r1
    6c34:	2b0a      	cmp	r3, #10
    6c36:	d100      	bne.n	6c3a <_vfprintf_r+0x72>
    6c38:	e1d1      	b.n	6fde <_vfprintf_r+0x416>
    6c3a:	4aa5      	ldr	r2, [pc, #660]	; (6ed0 <_vfprintf_r+0x308>)
    6c3c:	4ca5      	ldr	r4, [pc, #660]	; (6ed4 <_vfprintf_r+0x30c>)
    6c3e:	2300      	movs	r3, #0
    6c40:	446c      	add	r4, sp
    6c42:	446a      	add	r2, sp
    6c44:	6022      	str	r2, [r4, #0]
    6c46:	60a3      	str	r3, [r4, #8]
    6c48:	6063      	str	r3, [r4, #4]
    6c4a:	930e      	str	r3, [sp, #56]	; 0x38
    6c4c:	931a      	str	r3, [sp, #104]	; 0x68
    6c4e:	931b      	str	r3, [sp, #108]	; 0x6c
    6c50:	9317      	str	r3, [sp, #92]	; 0x5c
    6c52:	931d      	str	r3, [sp, #116]	; 0x74
    6c54:	930d      	str	r3, [sp, #52]	; 0x34
    6c56:	9508      	str	r5, [sp, #32]
    6c58:	46d3      	mov	fp, sl
    6c5a:	1c15      	adds	r5, r2, #0
    6c5c:	9e08      	ldr	r6, [sp, #32]
    6c5e:	7833      	ldrb	r3, [r6, #0]
    6c60:	2b00      	cmp	r3, #0
    6c62:	d100      	bne.n	6c66 <_vfprintf_r+0x9e>
    6c64:	e186      	b.n	6f74 <_vfprintf_r+0x3ac>
    6c66:	2b25      	cmp	r3, #37	; 0x25
    6c68:	d102      	bne.n	6c70 <_vfprintf_r+0xa8>
    6c6a:	e183      	b.n	6f74 <_vfprintf_r+0x3ac>
    6c6c:	2b00      	cmp	r3, #0
    6c6e:	d003      	beq.n	6c78 <_vfprintf_r+0xb0>
    6c70:	3601      	adds	r6, #1
    6c72:	7833      	ldrb	r3, [r6, #0]
    6c74:	2b25      	cmp	r3, #37	; 0x25
    6c76:	d1f9      	bne.n	6c6c <_vfprintf_r+0xa4>
    6c78:	9808      	ldr	r0, [sp, #32]
    6c7a:	1a37      	subs	r7, r6, r0
    6c7c:	2f00      	cmp	r7, #0
    6c7e:	d00f      	beq.n	6ca0 <_vfprintf_r+0xd8>
    6c80:	68a3      	ldr	r3, [r4, #8]
    6c82:	19db      	adds	r3, r3, r7
    6c84:	6028      	str	r0, [r5, #0]
    6c86:	606f      	str	r7, [r5, #4]
    6c88:	60a3      	str	r3, [r4, #8]
    6c8a:	6863      	ldr	r3, [r4, #4]
    6c8c:	3301      	adds	r3, #1
    6c8e:	6063      	str	r3, [r4, #4]
    6c90:	3508      	adds	r5, #8
    6c92:	2b07      	cmp	r3, #7
    6c94:	dd00      	ble.n	6c98 <_vfprintf_r+0xd0>
    6c96:	e17e      	b.n	6f96 <_vfprintf_r+0x3ce>
    6c98:	990d      	ldr	r1, [sp, #52]	; 0x34
    6c9a:	19c9      	adds	r1, r1, r7
    6c9c:	910d      	str	r1, [sp, #52]	; 0x34
    6c9e:	7833      	ldrb	r3, [r6, #0]
    6ca0:	2b00      	cmp	r3, #0
    6ca2:	d101      	bne.n	6ca8 <_vfprintf_r+0xe0>
    6ca4:	f000 fbed 	bl	7482 <_vfprintf_r+0x8ba>
    6ca8:	4b8b      	ldr	r3, [pc, #556]	; (6ed8 <_vfprintf_r+0x310>)
    6caa:	1c72      	adds	r2, r6, #1
    6cac:	446b      	add	r3, sp
    6cae:	2700      	movs	r7, #0
    6cb0:	9208      	str	r2, [sp, #32]
    6cb2:	701f      	strb	r7, [r3, #0]
    6cb4:	2000      	movs	r0, #0
    6cb6:	4699      	mov	r9, r3
    6cb8:	2108      	movs	r1, #8
    6cba:	7873      	ldrb	r3, [r6, #1]
    6cbc:	2780      	movs	r7, #128	; 0x80
    6cbe:	2601      	movs	r6, #1
    6cc0:	4a86      	ldr	r2, [pc, #536]	; (6edc <_vfprintf_r+0x314>)
    6cc2:	900b      	str	r0, [sp, #44]	; 0x2c
    6cc4:	9007      	str	r0, [sp, #28]
    6cc6:	4276      	negs	r6, r6
    6cc8:	3020      	adds	r0, #32
    6cca:	4688      	mov	r8, r1
    6ccc:	46ba      	mov	sl, r7
    6cce:	9f08      	ldr	r7, [sp, #32]
    6cd0:	3701      	adds	r7, #1
    6cd2:	9708      	str	r7, [sp, #32]
    6cd4:	1c19      	adds	r1, r3, #0
    6cd6:	3920      	subs	r1, #32
    6cd8:	2958      	cmp	r1, #88	; 0x58
    6cda:	d800      	bhi.n	6cde <_vfprintf_r+0x116>
    6cdc:	e14d      	b.n	6f7a <_vfprintf_r+0x3b2>
    6cde:	9316      	str	r3, [sp, #88]	; 0x58
    6ce0:	2b00      	cmp	r3, #0
    6ce2:	d100      	bne.n	6ce6 <_vfprintf_r+0x11e>
    6ce4:	e3cd      	b.n	7482 <_vfprintf_r+0x8ba>
    6ce6:	4b7e      	ldr	r3, [pc, #504]	; (6ee0 <_vfprintf_r+0x318>)
    6ce8:	af16      	add	r7, sp, #88	; 0x58
    6cea:	783f      	ldrb	r7, [r7, #0]
    6cec:	446b      	add	r3, sp
    6cee:	2100      	movs	r1, #0
    6cf0:	4648      	mov	r0, r9
    6cf2:	701f      	strb	r7, [r3, #0]
    6cf4:	7001      	strb	r1, [r0, #0]
    6cf6:	2200      	movs	r2, #0
    6cf8:	2601      	movs	r6, #1
    6cfa:	960a      	str	r6, [sp, #40]	; 0x28
    6cfc:	960c      	str	r6, [sp, #48]	; 0x30
    6cfe:	9214      	str	r2, [sp, #80]	; 0x50
    6d00:	9219      	str	r2, [sp, #100]	; 0x64
    6d02:	9313      	str	r3, [sp, #76]	; 0x4c
    6d04:	9807      	ldr	r0, [sp, #28]
    6d06:	2302      	movs	r3, #2
    6d08:	4018      	ands	r0, r3
    6d0a:	4682      	mov	sl, r0
    6d0c:	d002      	beq.n	6d14 <_vfprintf_r+0x14c>
    6d0e:	990a      	ldr	r1, [sp, #40]	; 0x28
    6d10:	18c9      	adds	r1, r1, r3
    6d12:	910a      	str	r1, [sp, #40]	; 0x28
    6d14:	9e07      	ldr	r6, [sp, #28]
    6d16:	2384      	movs	r3, #132	; 0x84
    6d18:	401e      	ands	r6, r3
    6d1a:	9615      	str	r6, [sp, #84]	; 0x54
    6d1c:	d13e      	bne.n	6d9c <_vfprintf_r+0x1d4>
    6d1e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    6d20:	980a      	ldr	r0, [sp, #40]	; 0x28
    6d22:	1a3e      	subs	r6, r7, r0
    6d24:	2e00      	cmp	r6, #0
    6d26:	dd39      	ble.n	6d9c <_vfprintf_r+0x1d4>
    6d28:	2e10      	cmp	r6, #16
    6d2a:	dc01      	bgt.n	6d30 <_vfprintf_r+0x168>
    6d2c:	f001 f9d0 	bl	80d0 <_vfprintf_r+0x1508>
    6d30:	496c      	ldr	r1, [pc, #432]	; (6ee4 <_vfprintf_r+0x31c>)
    6d32:	1c2a      	adds	r2, r5, #0
    6d34:	2710      	movs	r7, #16
    6d36:	1c0d      	adds	r5, r1, #0
    6d38:	e005      	b.n	6d46 <_vfprintf_r+0x17e>
    6d3a:	3208      	adds	r2, #8
    6d3c:	1c13      	adds	r3, r2, #0
    6d3e:	3e10      	subs	r6, #16
    6d40:	3308      	adds	r3, #8
    6d42:	2e10      	cmp	r6, #16
    6d44:	dd18      	ble.n	6d78 <_vfprintf_r+0x1b0>
    6d46:	68a3      	ldr	r3, [r4, #8]
    6d48:	3310      	adds	r3, #16
    6d4a:	6015      	str	r5, [r2, #0]
    6d4c:	6057      	str	r7, [r2, #4]
    6d4e:	60a3      	str	r3, [r4, #8]
    6d50:	6863      	ldr	r3, [r4, #4]
    6d52:	3301      	adds	r3, #1
    6d54:	6063      	str	r3, [r4, #4]
    6d56:	2b07      	cmp	r3, #7
    6d58:	ddef      	ble.n	6d3a <_vfprintf_r+0x172>
    6d5a:	9809      	ldr	r0, [sp, #36]	; 0x24
    6d5c:	4659      	mov	r1, fp
    6d5e:	1c22      	adds	r2, r4, #0
    6d60:	f004 fd72 	bl	b848 <__sprint_r>
    6d64:	2800      	cmp	r0, #0
    6d66:	d000      	beq.n	6d6a <_vfprintf_r+0x1a2>
    6d68:	e126      	b.n	6fb8 <_vfprintf_r+0x3f0>
    6d6a:	4b5f      	ldr	r3, [pc, #380]	; (6ee8 <_vfprintf_r+0x320>)
    6d6c:	4a58      	ldr	r2, [pc, #352]	; (6ed0 <_vfprintf_r+0x308>)
    6d6e:	3e10      	subs	r6, #16
    6d70:	446b      	add	r3, sp
    6d72:	446a      	add	r2, sp
    6d74:	2e10      	cmp	r6, #16
    6d76:	dce6      	bgt.n	6d46 <_vfprintf_r+0x17e>
    6d78:	46a8      	mov	r8, r5
    6d7a:	1c15      	adds	r5, r2, #0
    6d7c:	68a2      	ldr	r2, [r4, #8]
    6d7e:	4647      	mov	r7, r8
    6d80:	18b2      	adds	r2, r6, r2
    6d82:	602f      	str	r7, [r5, #0]
    6d84:	606e      	str	r6, [r5, #4]
    6d86:	60a2      	str	r2, [r4, #8]
    6d88:	6862      	ldr	r2, [r4, #4]
    6d8a:	3201      	adds	r2, #1
    6d8c:	6062      	str	r2, [r4, #4]
    6d8e:	2a07      	cmp	r2, #7
    6d90:	dd01      	ble.n	6d96 <_vfprintf_r+0x1ce>
    6d92:	f000 fd90 	bl	78b6 <_vfprintf_r+0xcee>
    6d96:	4648      	mov	r0, r9
    6d98:	7802      	ldrb	r2, [r0, #0]
    6d9a:	1c1d      	adds	r5, r3, #0
    6d9c:	2a00      	cmp	r2, #0
    6d9e:	d00e      	beq.n	6dbe <_vfprintf_r+0x1f6>
    6da0:	2301      	movs	r3, #1
    6da2:	606b      	str	r3, [r5, #4]
    6da4:	68a3      	ldr	r3, [r4, #8]
    6da6:	464a      	mov	r2, r9
    6da8:	3301      	adds	r3, #1
    6daa:	602a      	str	r2, [r5, #0]
    6dac:	60a3      	str	r3, [r4, #8]
    6dae:	6863      	ldr	r3, [r4, #4]
    6db0:	3301      	adds	r3, #1
    6db2:	6063      	str	r3, [r4, #4]
    6db4:	3508      	adds	r5, #8
    6db6:	2b07      	cmp	r3, #7
    6db8:	dd01      	ble.n	6dbe <_vfprintf_r+0x1f6>
    6dba:	f000 fcc7 	bl	774c <_vfprintf_r+0xb84>
    6dbe:	2300      	movs	r3, #0
    6dc0:	459a      	cmp	sl, r3
    6dc2:	d00f      	beq.n	6de4 <_vfprintf_r+0x21c>
    6dc4:	4b49      	ldr	r3, [pc, #292]	; (6eec <_vfprintf_r+0x324>)
    6dc6:	446b      	add	r3, sp
    6dc8:	602b      	str	r3, [r5, #0]
    6dca:	2302      	movs	r3, #2
    6dcc:	606b      	str	r3, [r5, #4]
    6dce:	68a3      	ldr	r3, [r4, #8]
    6dd0:	3302      	adds	r3, #2
    6dd2:	60a3      	str	r3, [r4, #8]
    6dd4:	6863      	ldr	r3, [r4, #4]
    6dd6:	3301      	adds	r3, #1
    6dd8:	6063      	str	r3, [r4, #4]
    6dda:	3508      	adds	r5, #8
    6ddc:	2b07      	cmp	r3, #7
    6dde:	dd01      	ble.n	6de4 <_vfprintf_r+0x21c>
    6de0:	f000 fca8 	bl	7734 <_vfprintf_r+0xb6c>
    6de4:	9e15      	ldr	r6, [sp, #84]	; 0x54
    6de6:	2e80      	cmp	r6, #128	; 0x80
    6de8:	d100      	bne.n	6dec <_vfprintf_r+0x224>
    6dea:	e3cf      	b.n	758c <_vfprintf_r+0x9c4>
    6dec:	9a14      	ldr	r2, [sp, #80]	; 0x50
    6dee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6df0:	1ad6      	subs	r6, r2, r3
    6df2:	2e00      	cmp	r6, #0
    6df4:	dc01      	bgt.n	6dfa <_vfprintf_r+0x232>
    6df6:	f000 fc19 	bl	762c <_vfprintf_r+0xa64>
    6dfa:	2e10      	cmp	r6, #16
    6dfc:	dc01      	bgt.n	6e02 <_vfprintf_r+0x23a>
    6dfe:	f001 f80e 	bl	7e1e <_vfprintf_r+0x1256>
    6e02:	4f38      	ldr	r7, [pc, #224]	; (6ee4 <_vfprintf_r+0x31c>)
    6e04:	2010      	movs	r0, #16
    6e06:	46b8      	mov	r8, r7
    6e08:	4681      	mov	r9, r0
    6e0a:	1c2b      	adds	r3, r5, #0
    6e0c:	44c1      	add	r9, r8
    6e0e:	4682      	mov	sl, r0
    6e10:	9d09      	ldr	r5, [sp, #36]	; 0x24
    6e12:	465f      	mov	r7, fp
    6e14:	e005      	b.n	6e22 <_vfprintf_r+0x25a>
    6e16:	3308      	adds	r3, #8
    6e18:	1c1a      	adds	r2, r3, #0
    6e1a:	3e10      	subs	r6, #16
    6e1c:	3208      	adds	r2, #8
    6e1e:	2e10      	cmp	r6, #16
    6e20:	dd1b      	ble.n	6e5a <_vfprintf_r+0x292>
    6e22:	464a      	mov	r2, r9
    6e24:	601a      	str	r2, [r3, #0]
    6e26:	68a2      	ldr	r2, [r4, #8]
    6e28:	4650      	mov	r0, sl
    6e2a:	3210      	adds	r2, #16
    6e2c:	6058      	str	r0, [r3, #4]
    6e2e:	60a2      	str	r2, [r4, #8]
    6e30:	6862      	ldr	r2, [r4, #4]
    6e32:	3201      	adds	r2, #1
    6e34:	6062      	str	r2, [r4, #4]
    6e36:	2a07      	cmp	r2, #7
    6e38:	dded      	ble.n	6e16 <_vfprintf_r+0x24e>
    6e3a:	1c28      	adds	r0, r5, #0
    6e3c:	1c39      	adds	r1, r7, #0
    6e3e:	1c22      	adds	r2, r4, #0
    6e40:	f004 fd02 	bl	b848 <__sprint_r>
    6e44:	2800      	cmp	r0, #0
    6e46:	d001      	beq.n	6e4c <_vfprintf_r+0x284>
    6e48:	f000 fc66 	bl	7718 <_vfprintf_r+0xb50>
    6e4c:	4a26      	ldr	r2, [pc, #152]	; (6ee8 <_vfprintf_r+0x320>)
    6e4e:	4b20      	ldr	r3, [pc, #128]	; (6ed0 <_vfprintf_r+0x308>)
    6e50:	3e10      	subs	r6, #16
    6e52:	446a      	add	r2, sp
    6e54:	446b      	add	r3, sp
    6e56:	2e10      	cmp	r6, #16
    6e58:	dce3      	bgt.n	6e22 <_vfprintf_r+0x25a>
    6e5a:	46bb      	mov	fp, r7
    6e5c:	1c1d      	adds	r5, r3, #0
    6e5e:	1c17      	adds	r7, r2, #0
    6e60:	2110      	movs	r1, #16
    6e62:	1c0b      	adds	r3, r1, #0
    6e64:	4443      	add	r3, r8
    6e66:	602b      	str	r3, [r5, #0]
    6e68:	68a3      	ldr	r3, [r4, #8]
    6e6a:	606e      	str	r6, [r5, #4]
    6e6c:	18f6      	adds	r6, r6, r3
    6e6e:	6863      	ldr	r3, [r4, #4]
    6e70:	3301      	adds	r3, #1
    6e72:	60a6      	str	r6, [r4, #8]
    6e74:	6063      	str	r3, [r4, #4]
    6e76:	2b07      	cmp	r3, #7
    6e78:	dd01      	ble.n	6e7e <_vfprintf_r+0x2b6>
    6e7a:	f000 fc4f 	bl	771c <_vfprintf_r+0xb54>
    6e7e:	9a07      	ldr	r2, [sp, #28]
    6e80:	05d2      	lsls	r2, r2, #23
    6e82:	d500      	bpl.n	6e86 <_vfprintf_r+0x2be>
    6e84:	e308      	b.n	7498 <_vfprintf_r+0x8d0>
    6e86:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    6e88:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    6e8a:	603b      	str	r3, [r7, #0]
    6e8c:	607d      	str	r5, [r7, #4]
    6e8e:	68a3      	ldr	r3, [r4, #8]
    6e90:	195b      	adds	r3, r3, r5
    6e92:	60a3      	str	r3, [r4, #8]
    6e94:	6863      	ldr	r3, [r4, #4]
    6e96:	3301      	adds	r3, #1
    6e98:	6063      	str	r3, [r4, #4]
    6e9a:	3708      	adds	r7, #8
    6e9c:	2b07      	cmp	r3, #7
    6e9e:	dd01      	ble.n	6ea4 <_vfprintf_r+0x2dc>
    6ea0:	f000 fc17 	bl	76d2 <_vfprintf_r+0xb0a>
    6ea4:	9907      	ldr	r1, [sp, #28]
    6ea6:	0749      	lsls	r1, r1, #29
    6ea8:	d550      	bpl.n	6f4c <_vfprintf_r+0x384>
    6eaa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6eac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6eae:	1ad5      	subs	r5, r2, r3
    6eb0:	2d00      	cmp	r5, #0
    6eb2:	dd4b      	ble.n	6f4c <_vfprintf_r+0x384>
    6eb4:	2d10      	cmp	r5, #16
    6eb6:	dc01      	bgt.n	6ebc <_vfprintf_r+0x2f4>
    6eb8:	f001 f971 	bl	819e <_vfprintf_r+0x15d6>
    6ebc:	4809      	ldr	r0, [pc, #36]	; (6ee4 <_vfprintf_r+0x31c>)
    6ebe:	1c3b      	adds	r3, r7, #0
    6ec0:	2610      	movs	r6, #16
    6ec2:	1c07      	adds	r7, r0, #0
    6ec4:	e017      	b.n	6ef6 <_vfprintf_r+0x32e>
    6ec6:	46c0      	nop			; (mov r8, r8)
    6ec8:	fffffa8c 	.word	0xfffffa8c
    6ecc:	ffffdfff 	.word	0xffffdfff
    6ed0:	000004e4 	.word	0x000004e4
    6ed4:	0000054c 	.word	0x0000054c
    6ed8:	0000056f 	.word	0x0000056f
    6edc:	0000ded8 	.word	0x0000ded8
    6ee0:	00000524 	.word	0x00000524
    6ee4:	0000e03c 	.word	0x0000e03c
    6ee8:	000004ec 	.word	0x000004ec
    6eec:	0000056c 	.word	0x0000056c
    6ef0:	3d10      	subs	r5, #16
    6ef2:	2d10      	cmp	r5, #16
    6ef4:	dd16      	ble.n	6f24 <_vfprintf_r+0x35c>
    6ef6:	68a2      	ldr	r2, [r4, #8]
    6ef8:	3210      	adds	r2, #16
    6efa:	601f      	str	r7, [r3, #0]
    6efc:	605e      	str	r6, [r3, #4]
    6efe:	60a2      	str	r2, [r4, #8]
    6f00:	6862      	ldr	r2, [r4, #4]
    6f02:	3201      	adds	r2, #1
    6f04:	6062      	str	r2, [r4, #4]
    6f06:	3308      	adds	r3, #8
    6f08:	2a07      	cmp	r2, #7
    6f0a:	ddf1      	ble.n	6ef0 <_vfprintf_r+0x328>
    6f0c:	9809      	ldr	r0, [sp, #36]	; 0x24
    6f0e:	4659      	mov	r1, fp
    6f10:	1c22      	adds	r2, r4, #0
    6f12:	f004 fc99 	bl	b848 <__sprint_r>
    6f16:	2800      	cmp	r0, #0
    6f18:	d14e      	bne.n	6fb8 <_vfprintf_r+0x3f0>
    6f1a:	4bcf      	ldr	r3, [pc, #828]	; (7258 <_vfprintf_r+0x690>)
    6f1c:	3d10      	subs	r5, #16
    6f1e:	446b      	add	r3, sp
    6f20:	2d10      	cmp	r5, #16
    6f22:	dce8      	bgt.n	6ef6 <_vfprintf_r+0x32e>
    6f24:	46b8      	mov	r8, r7
    6f26:	1c1f      	adds	r7, r3, #0
    6f28:	68a3      	ldr	r3, [r4, #8]
    6f2a:	607d      	str	r5, [r7, #4]
    6f2c:	18ed      	adds	r5, r5, r3
    6f2e:	6863      	ldr	r3, [r4, #4]
    6f30:	4641      	mov	r1, r8
    6f32:	3301      	adds	r3, #1
    6f34:	6039      	str	r1, [r7, #0]
    6f36:	60a5      	str	r5, [r4, #8]
    6f38:	6063      	str	r3, [r4, #4]
    6f3a:	2b07      	cmp	r3, #7
    6f3c:	dd07      	ble.n	6f4e <_vfprintf_r+0x386>
    6f3e:	9809      	ldr	r0, [sp, #36]	; 0x24
    6f40:	4659      	mov	r1, fp
    6f42:	1c22      	adds	r2, r4, #0
    6f44:	f004 fc80 	bl	b848 <__sprint_r>
    6f48:	2800      	cmp	r0, #0
    6f4a:	d135      	bne.n	6fb8 <_vfprintf_r+0x3f0>
    6f4c:	68a5      	ldr	r5, [r4, #8]
    6f4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6f50:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6f52:	4293      	cmp	r3, r2
    6f54:	da00      	bge.n	6f58 <_vfprintf_r+0x390>
    6f56:	1c13      	adds	r3, r2, #0
    6f58:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    6f5a:	18f6      	adds	r6, r6, r3
    6f5c:	960d      	str	r6, [sp, #52]	; 0x34
    6f5e:	2d00      	cmp	r5, #0
    6f60:	d123      	bne.n	6faa <_vfprintf_r+0x3e2>
    6f62:	2700      	movs	r7, #0
    6f64:	6067      	str	r7, [r4, #4]
    6f66:	9e08      	ldr	r6, [sp, #32]
    6f68:	4dbb      	ldr	r5, [pc, #748]	; (7258 <_vfprintf_r+0x690>)
    6f6a:	7833      	ldrb	r3, [r6, #0]
    6f6c:	446d      	add	r5, sp
    6f6e:	2b00      	cmp	r3, #0
    6f70:	d000      	beq.n	6f74 <_vfprintf_r+0x3ac>
    6f72:	e678      	b.n	6c66 <_vfprintf_r+0x9e>
    6f74:	9e08      	ldr	r6, [sp, #32]
    6f76:	7833      	ldrb	r3, [r6, #0]
    6f78:	e692      	b.n	6ca0 <_vfprintf_r+0xd8>
    6f7a:	0089      	lsls	r1, r1, #2
    6f7c:	5851      	ldr	r1, [r2, r1]
    6f7e:	468f      	mov	pc, r1
    6f80:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6f82:	425b      	negs	r3, r3
    6f84:	930b      	str	r3, [sp, #44]	; 0x2c
    6f86:	970f      	str	r7, [sp, #60]	; 0x3c
    6f88:	9f07      	ldr	r7, [sp, #28]
    6f8a:	2304      	movs	r3, #4
    6f8c:	431f      	orrs	r7, r3
    6f8e:	9707      	str	r7, [sp, #28]
    6f90:	9908      	ldr	r1, [sp, #32]
    6f92:	780b      	ldrb	r3, [r1, #0]
    6f94:	e69b      	b.n	6cce <_vfprintf_r+0x106>
    6f96:	9809      	ldr	r0, [sp, #36]	; 0x24
    6f98:	4659      	mov	r1, fp
    6f9a:	1c22      	adds	r2, r4, #0
    6f9c:	f004 fc54 	bl	b848 <__sprint_r>
    6fa0:	2800      	cmp	r0, #0
    6fa2:	d109      	bne.n	6fb8 <_vfprintf_r+0x3f0>
    6fa4:	4dac      	ldr	r5, [pc, #688]	; (7258 <_vfprintf_r+0x690>)
    6fa6:	446d      	add	r5, sp
    6fa8:	e676      	b.n	6c98 <_vfprintf_r+0xd0>
    6faa:	9809      	ldr	r0, [sp, #36]	; 0x24
    6fac:	4659      	mov	r1, fp
    6fae:	1c22      	adds	r2, r4, #0
    6fb0:	f004 fc4a 	bl	b848 <__sprint_r>
    6fb4:	2800      	cmp	r0, #0
    6fb6:	d0d4      	beq.n	6f62 <_vfprintf_r+0x39a>
    6fb8:	46da      	mov	sl, fp
    6fba:	4650      	mov	r0, sl
    6fbc:	8983      	ldrh	r3, [r0, #12]
    6fbe:	0659      	lsls	r1, r3, #25
    6fc0:	d502      	bpl.n	6fc8 <_vfprintf_r+0x400>
    6fc2:	2301      	movs	r3, #1
    6fc4:	425b      	negs	r3, r3
    6fc6:	930d      	str	r3, [sp, #52]	; 0x34
    6fc8:	4ba4      	ldr	r3, [pc, #656]	; (725c <_vfprintf_r+0x694>)
    6fca:	980d      	ldr	r0, [sp, #52]	; 0x34
    6fcc:	449d      	add	sp, r3
    6fce:	bc3c      	pop	{r2, r3, r4, r5}
    6fd0:	4690      	mov	r8, r2
    6fd2:	4699      	mov	r9, r3
    6fd4:	46a2      	mov	sl, r4
    6fd6:	46ab      	mov	fp, r5
    6fd8:	bcf0      	pop	{r4, r5, r6, r7}
    6fda:	bc02      	pop	{r1}
    6fdc:	4708      	bx	r1
    6fde:	4653      	mov	r3, sl
    6fe0:	89d9      	ldrh	r1, [r3, #14]
    6fe2:	040b      	lsls	r3, r1, #16
    6fe4:	141b      	asrs	r3, r3, #16
    6fe6:	2b00      	cmp	r3, #0
    6fe8:	da00      	bge.n	6fec <_vfprintf_r+0x424>
    6fea:	e626      	b.n	6c3a <_vfprintf_r+0x72>
    6fec:	4656      	mov	r6, sl
    6fee:	2302      	movs	r3, #2
    6ff0:	4c9b      	ldr	r4, [pc, #620]	; (7260 <_vfprintf_r+0x698>)
    6ff2:	439a      	bics	r2, r3
    6ff4:	6e73      	ldr	r3, [r6, #100]	; 0x64
    6ff6:	446c      	add	r4, sp
    6ff8:	6663      	str	r3, [r4, #100]	; 0x64
    6ffa:	69f3      	ldr	r3, [r6, #28]
    6ffc:	61e3      	str	r3, [r4, #28]
    6ffe:	6a73      	ldr	r3, [r6, #36]	; 0x24
    7000:	81a2      	strh	r2, [r4, #12]
    7002:	81e1      	strh	r1, [r4, #14]
    7004:	6263      	str	r3, [r4, #36]	; 0x24
    7006:	4c96      	ldr	r4, [pc, #600]	; (7260 <_vfprintf_r+0x698>)
    7008:	2380      	movs	r3, #128	; 0x80
    700a:	446c      	add	r4, sp
    700c:	00db      	lsls	r3, r3, #3
    700e:	af1f      	add	r7, sp, #124	; 0x7c
    7010:	60a3      	str	r3, [r4, #8]
    7012:	6163      	str	r3, [r4, #20]
    7014:	2300      	movs	r3, #0
    7016:	61a3      	str	r3, [r4, #24]
    7018:	6027      	str	r7, [r4, #0]
    701a:	6127      	str	r7, [r4, #16]
    701c:	9809      	ldr	r0, [sp, #36]	; 0x24
    701e:	1c21      	adds	r1, r4, #0
    7020:	1c2a      	adds	r2, r5, #0
    7022:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    7024:	f7ff fdd0 	bl	6bc8 <_vfprintf_r>
    7028:	900d      	str	r0, [sp, #52]	; 0x34
    702a:	2800      	cmp	r0, #0
    702c:	db07      	blt.n	703e <_vfprintf_r+0x476>
    702e:	9809      	ldr	r0, [sp, #36]	; 0x24
    7030:	1c21      	adds	r1, r4, #0
    7032:	f7fd fad9 	bl	45e8 <_fflush_r>
    7036:	2800      	cmp	r0, #0
    7038:	d001      	beq.n	703e <_vfprintf_r+0x476>
    703a:	f001 f99c 	bl	8376 <_vfprintf_r+0x17ae>
    703e:	89a2      	ldrh	r2, [r4, #12]
    7040:	2340      	movs	r3, #64	; 0x40
    7042:	421a      	tst	r2, r3
    7044:	d0c0      	beq.n	6fc8 <_vfprintf_r+0x400>
    7046:	4650      	mov	r0, sl
    7048:	8982      	ldrh	r2, [r0, #12]
    704a:	4651      	mov	r1, sl
    704c:	4313      	orrs	r3, r2
    704e:	818b      	strh	r3, [r1, #12]
    7050:	e7ba      	b.n	6fc8 <_vfprintf_r+0x400>
    7052:	f7fd fbbd 	bl	47d0 <__sinit>
    7056:	e5d1      	b.n	6bfc <_vfprintf_r+0x34>
    7058:	9f07      	ldr	r7, [sp, #28]
    705a:	9316      	str	r3, [sp, #88]	; 0x58
    705c:	2310      	movs	r3, #16
    705e:	431f      	orrs	r7, r3
    7060:	9707      	str	r7, [sp, #28]
    7062:	9807      	ldr	r0, [sp, #28]
    7064:	0680      	lsls	r0, r0, #26
    7066:	d401      	bmi.n	706c <_vfprintf_r+0x4a4>
    7068:	f000 fc64 	bl	7934 <_vfprintf_r+0xd6c>
    706c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    706e:	2307      	movs	r3, #7
    7070:	3207      	adds	r2, #7
    7072:	439a      	bics	r2, r3
    7074:	2108      	movs	r1, #8
    7076:	1889      	adds	r1, r1, r2
    7078:	910f      	str	r1, [sp, #60]	; 0x3c
    707a:	6810      	ldr	r0, [r2, #0]
    707c:	6851      	ldr	r1, [r2, #4]
    707e:	9010      	str	r0, [sp, #64]	; 0x40
    7080:	9111      	str	r1, [sp, #68]	; 0x44
    7082:	9a11      	ldr	r2, [sp, #68]	; 0x44
    7084:	2a00      	cmp	r2, #0
    7086:	da01      	bge.n	708c <_vfprintf_r+0x4c4>
    7088:	f000 fcc7 	bl	7a1a <_vfprintf_r+0xe52>
    708c:	9b11      	ldr	r3, [sp, #68]	; 0x44
    708e:	9a10      	ldr	r2, [sp, #64]	; 0x40
    7090:	431a      	orrs	r2, r3
    7092:	1e53      	subs	r3, r2, #1
    7094:	419a      	sbcs	r2, r3
    7096:	2301      	movs	r3, #1
    7098:	2e00      	cmp	r6, #0
    709a:	db03      	blt.n	70a4 <_vfprintf_r+0x4dc>
    709c:	9f07      	ldr	r7, [sp, #28]
    709e:	2180      	movs	r1, #128	; 0x80
    70a0:	438f      	bics	r7, r1
    70a2:	9707      	str	r7, [sp, #28]
    70a4:	2e00      	cmp	r6, #0
    70a6:	d102      	bne.n	70ae <_vfprintf_r+0x4e6>
    70a8:	2a00      	cmp	r2, #0
    70aa:	d100      	bne.n	70ae <_vfprintf_r+0x4e6>
    70ac:	e25c      	b.n	7568 <_vfprintf_r+0x9a0>
    70ae:	2b01      	cmp	r3, #1
    70b0:	d100      	bne.n	70b4 <_vfprintf_r+0x4ec>
    70b2:	e3ce      	b.n	7852 <_vfprintf_r+0xc8a>
    70b4:	2b02      	cmp	r3, #2
    70b6:	d100      	bne.n	70ba <_vfprintf_r+0x4f2>
    70b8:	e3ad      	b.n	7816 <_vfprintf_r+0xc4e>
    70ba:	2007      	movs	r0, #7
    70bc:	9413      	str	r4, [sp, #76]	; 0x4c
    70be:	950a      	str	r5, [sp, #40]	; 0x28
    70c0:	9a10      	ldr	r2, [sp, #64]	; 0x40
    70c2:	9b11      	ldr	r3, [sp, #68]	; 0x44
    70c4:	4684      	mov	ip, r0
    70c6:	1c21      	adds	r1, r4, #0
    70c8:	08d7      	lsrs	r7, r2, #3
    70ca:	075d      	lsls	r5, r3, #29
    70cc:	46b8      	mov	r8, r7
    70ce:	4660      	mov	r0, ip
    70d0:	4010      	ands	r0, r2
    70d2:	1c2f      	adds	r7, r5, #0
    70d4:	4645      	mov	r5, r8
    70d6:	432f      	orrs	r7, r5
    70d8:	3901      	subs	r1, #1
    70da:	3030      	adds	r0, #48	; 0x30
    70dc:	08dd      	lsrs	r5, r3, #3
    70de:	7008      	strb	r0, [r1, #0]
    70e0:	1c3a      	adds	r2, r7, #0
    70e2:	1c2b      	adds	r3, r5, #0
    70e4:	432f      	orrs	r7, r5
    70e6:	d1ef      	bne.n	70c8 <_vfprintf_r+0x500>
    70e8:	9113      	str	r1, [sp, #76]	; 0x4c
    70ea:	9907      	ldr	r1, [sp, #28]
    70ec:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    70ee:	9210      	str	r2, [sp, #64]	; 0x40
    70f0:	9311      	str	r3, [sp, #68]	; 0x44
    70f2:	07c9      	lsls	r1, r1, #31
    70f4:	d501      	bpl.n	70fa <_vfprintf_r+0x532>
    70f6:	f000 fc84 	bl	7a02 <_vfprintf_r+0xe3a>
    70fa:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    70fc:	1aa2      	subs	r2, r4, r2
    70fe:	920c      	str	r2, [sp, #48]	; 0x30
    7100:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    7102:	920a      	str	r2, [sp, #40]	; 0x28
    7104:	42b2      	cmp	r2, r6
    7106:	da00      	bge.n	710a <_vfprintf_r+0x542>
    7108:	960a      	str	r6, [sp, #40]	; 0x28
    710a:	464b      	mov	r3, r9
    710c:	9614      	str	r6, [sp, #80]	; 0x50
    710e:	2600      	movs	r6, #0
    7110:	781a      	ldrb	r2, [r3, #0]
    7112:	9619      	str	r6, [sp, #100]	; 0x64
    7114:	2a00      	cmp	r2, #0
    7116:	d100      	bne.n	711a <_vfprintf_r+0x552>
    7118:	e5f4      	b.n	6d04 <_vfprintf_r+0x13c>
    711a:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    711c:	3701      	adds	r7, #1
    711e:	970a      	str	r7, [sp, #40]	; 0x28
    7120:	e5f0      	b.n	6d04 <_vfprintf_r+0x13c>
    7122:	9807      	ldr	r0, [sp, #28]
    7124:	9316      	str	r3, [sp, #88]	; 0x58
    7126:	4698      	mov	r8, r3
    7128:	0700      	lsls	r0, r0, #28
    712a:	d401      	bmi.n	7130 <_vfprintf_r+0x568>
    712c:	f000 fd93 	bl	7c56 <_vfprintf_r+0x108e>
    7130:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    7132:	2307      	movs	r3, #7
    7134:	3207      	adds	r2, #7
    7136:	439a      	bics	r2, r3
    7138:	6813      	ldr	r3, [r2, #0]
    713a:	2108      	movs	r1, #8
    713c:	1889      	adds	r1, r1, r2
    713e:	910f      	str	r1, [sp, #60]	; 0x3c
    7140:	931a      	str	r3, [sp, #104]	; 0x68
    7142:	6852      	ldr	r2, [r2, #4]
    7144:	921b      	str	r2, [sp, #108]	; 0x6c
    7146:	981a      	ldr	r0, [sp, #104]	; 0x68
    7148:	991b      	ldr	r1, [sp, #108]	; 0x6c
    714a:	f003 fcfb 	bl	ab44 <__fpclassifyd>
    714e:	2801      	cmp	r0, #1
    7150:	d001      	beq.n	7156 <_vfprintf_r+0x58e>
    7152:	f000 fc93 	bl	7a7c <_vfprintf_r+0xeb4>
    7156:	981a      	ldr	r0, [sp, #104]	; 0x68
    7158:	991b      	ldr	r1, [sp, #108]	; 0x6c
    715a:	4b3e      	ldr	r3, [pc, #248]	; (7254 <_vfprintf_r+0x68c>)
    715c:	4a3c      	ldr	r2, [pc, #240]	; (7250 <_vfprintf_r+0x688>)
    715e:	f006 fd4b 	bl	dbf8 <____aeabi_dcmplt_from_thumb>
    7162:	2800      	cmp	r0, #0
    7164:	d001      	beq.n	716a <_vfprintf_r+0x5a2>
    7166:	f000 ff36 	bl	7fd6 <_vfprintf_r+0x140e>
    716a:	4649      	mov	r1, r9
    716c:	780a      	ldrb	r2, [r1, #0]
    716e:	9e16      	ldr	r6, [sp, #88]	; 0x58
    7170:	2e47      	cmp	r6, #71	; 0x47
    7172:	dd01      	ble.n	7178 <_vfprintf_r+0x5b0>
    7174:	f000 ff69 	bl	804a <_vfprintf_r+0x1482>
    7178:	4f3a      	ldr	r7, [pc, #232]	; (7264 <_vfprintf_r+0x69c>)
    717a:	9713      	str	r7, [sp, #76]	; 0x4c
    717c:	9907      	ldr	r1, [sp, #28]
    717e:	2380      	movs	r3, #128	; 0x80
    7180:	4399      	bics	r1, r3
    7182:	2600      	movs	r6, #0
    7184:	3b7d      	subs	r3, #125	; 0x7d
    7186:	9107      	str	r1, [sp, #28]
    7188:	930a      	str	r3, [sp, #40]	; 0x28
    718a:	930c      	str	r3, [sp, #48]	; 0x30
    718c:	9614      	str	r6, [sp, #80]	; 0x50
    718e:	9619      	str	r6, [sp, #100]	; 0x64
    7190:	e7c0      	b.n	7114 <_vfprintf_r+0x54c>
    7192:	9907      	ldr	r1, [sp, #28]
    7194:	4643      	mov	r3, r8
    7196:	4319      	orrs	r1, r3
    7198:	9107      	str	r1, [sp, #28]
    719a:	9f08      	ldr	r7, [sp, #32]
    719c:	783b      	ldrb	r3, [r7, #0]
    719e:	e596      	b.n	6cce <_vfprintf_r+0x106>
    71a0:	4831      	ldr	r0, [pc, #196]	; (7268 <_vfprintf_r+0x6a0>)
    71a2:	9907      	ldr	r1, [sp, #28]
    71a4:	2220      	movs	r2, #32
    71a6:	9316      	str	r3, [sp, #88]	; 0x58
    71a8:	9017      	str	r0, [sp, #92]	; 0x5c
    71aa:	400a      	ands	r2, r1
    71ac:	d100      	bne.n	71b0 <_vfprintf_r+0x5e8>
    71ae:	e132      	b.n	7416 <_vfprintf_r+0x84e>
    71b0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    71b2:	2307      	movs	r3, #7
    71b4:	3207      	adds	r2, #7
    71b6:	439a      	bics	r2, r3
    71b8:	6810      	ldr	r0, [r2, #0]
    71ba:	6851      	ldr	r1, [r2, #4]
    71bc:	3301      	adds	r3, #1
    71be:	189b      	adds	r3, r3, r2
    71c0:	9010      	str	r0, [sp, #64]	; 0x40
    71c2:	9111      	str	r1, [sp, #68]	; 0x44
    71c4:	930f      	str	r3, [sp, #60]	; 0x3c
    71c6:	9a10      	ldr	r2, [sp, #64]	; 0x40
    71c8:	9f11      	ldr	r7, [sp, #68]	; 0x44
    71ca:	433a      	orrs	r2, r7
    71cc:	1e53      	subs	r3, r2, #1
    71ce:	419a      	sbcs	r2, r3
    71d0:	2a00      	cmp	r2, #0
    71d2:	d100      	bne.n	71d6 <_vfprintf_r+0x60e>
    71d4:	e3bb      	b.n	794e <_vfprintf_r+0xd86>
    71d6:	9807      	ldr	r0, [sp, #28]
    71d8:	2101      	movs	r1, #1
    71da:	4208      	tst	r0, r1
    71dc:	d100      	bne.n	71e0 <_vfprintf_r+0x618>
    71de:	e3b6      	b.n	794e <_vfprintf_r+0xd86>
    71e0:	4b22      	ldr	r3, [pc, #136]	; (726c <_vfprintf_r+0x6a4>)
    71e2:	2230      	movs	r2, #48	; 0x30
    71e4:	446b      	add	r3, sp
    71e6:	701a      	strb	r2, [r3, #0]
    71e8:	aa16      	add	r2, sp, #88	; 0x58
    71ea:	7812      	ldrb	r2, [r2, #0]
    71ec:	705a      	strb	r2, [r3, #1]
    71ee:	2302      	movs	r3, #2
    71f0:	4318      	orrs	r0, r3
    71f2:	9007      	str	r0, [sp, #28]
    71f4:	1c0a      	adds	r2, r1, #0
    71f6:	2000      	movs	r0, #0
    71f8:	464f      	mov	r7, r9
    71fa:	7038      	strb	r0, [r7, #0]
    71fc:	e74c      	b.n	7098 <_vfprintf_r+0x4d0>
    71fe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    7200:	9316      	str	r3, [sp, #88]	; 0x58
    7202:	4b1b      	ldr	r3, [pc, #108]	; (7270 <_vfprintf_r+0x6a8>)
    7204:	1c10      	adds	r0, r2, #0
    7206:	6812      	ldr	r2, [r2, #0]
    7208:	446b      	add	r3, sp
    720a:	3004      	adds	r0, #4
    720c:	701a      	strb	r2, [r3, #0]
    720e:	4649      	mov	r1, r9
    7210:	2200      	movs	r2, #0
    7212:	900f      	str	r0, [sp, #60]	; 0x3c
    7214:	700a      	strb	r2, [r1, #0]
    7216:	e56e      	b.n	6cf6 <_vfprintf_r+0x12e>
    7218:	9a07      	ldr	r2, [sp, #28]
    721a:	9316      	str	r3, [sp, #88]	; 0x58
    721c:	2310      	movs	r3, #16
    721e:	431a      	orrs	r2, r3
    7220:	9207      	str	r2, [sp, #28]
    7222:	9f07      	ldr	r7, [sp, #28]
    7224:	2320      	movs	r3, #32
    7226:	403b      	ands	r3, r7
    7228:	d100      	bne.n	722c <_vfprintf_r+0x664>
    722a:	e3a3      	b.n	7974 <_vfprintf_r+0xdac>
    722c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    722e:	2307      	movs	r3, #7
    7230:	3207      	adds	r2, #7
    7232:	439a      	bics	r2, r3
    7234:	2008      	movs	r0, #8
    7236:	1880      	adds	r0, r0, r2
    7238:	900f      	str	r0, [sp, #60]	; 0x3c
    723a:	6810      	ldr	r0, [r2, #0]
    723c:	6851      	ldr	r1, [r2, #4]
    723e:	1c02      	adds	r2, r0, #0
    7240:	430a      	orrs	r2, r1
    7242:	1e53      	subs	r3, r2, #1
    7244:	419a      	sbcs	r2, r3
    7246:	9010      	str	r0, [sp, #64]	; 0x40
    7248:	9111      	str	r1, [sp, #68]	; 0x44
    724a:	2300      	movs	r3, #0
    724c:	e7d3      	b.n	71f6 <_vfprintf_r+0x62e>
    724e:	46c0      	nop			; (mov r8, r8)
	...
    7258:	000004e4 	.word	0x000004e4
    725c:	00000574 	.word	0x00000574
    7260:	0000047c 	.word	0x0000047c
    7264:	0000e8e8 	.word	0x0000e8e8
    7268:	0000e8f8 	.word	0x0000e8f8
    726c:	0000056c 	.word	0x0000056c
    7270:	00000524 	.word	0x00000524
    7274:	9807      	ldr	r0, [sp, #28]
    7276:	9316      	str	r3, [sp, #88]	; 0x58
    7278:	2310      	movs	r3, #16
    727a:	4318      	orrs	r0, r3
    727c:	9007      	str	r0, [sp, #28]
    727e:	9907      	ldr	r1, [sp, #28]
    7280:	2220      	movs	r2, #32
    7282:	400a      	ands	r2, r1
    7284:	d100      	bne.n	7288 <_vfprintf_r+0x6c0>
    7286:	e364      	b.n	7952 <_vfprintf_r+0xd8a>
    7288:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    728a:	2307      	movs	r3, #7
    728c:	3207      	adds	r2, #7
    728e:	439a      	bics	r2, r3
    7290:	6810      	ldr	r0, [r2, #0]
    7292:	6851      	ldr	r1, [r2, #4]
    7294:	3301      	adds	r3, #1
    7296:	189b      	adds	r3, r3, r2
    7298:	1c02      	adds	r2, r0, #0
    729a:	430a      	orrs	r2, r1
    729c:	930f      	str	r3, [sp, #60]	; 0x3c
    729e:	9010      	str	r0, [sp, #64]	; 0x40
    72a0:	9111      	str	r1, [sp, #68]	; 0x44
    72a2:	1e53      	subs	r3, r2, #1
    72a4:	419a      	sbcs	r2, r3
    72a6:	2301      	movs	r3, #1
    72a8:	e7a5      	b.n	71f6 <_vfprintf_r+0x62e>
    72aa:	9e08      	ldr	r6, [sp, #32]
    72ac:	7833      	ldrb	r3, [r6, #0]
    72ae:	3601      	adds	r6, #1
    72b0:	9608      	str	r6, [sp, #32]
    72b2:	2b2a      	cmp	r3, #42	; 0x2a
    72b4:	d101      	bne.n	72ba <_vfprintf_r+0x6f2>
    72b6:	f001 f84f 	bl	8358 <_vfprintf_r+0x1790>
    72ba:	1c19      	adds	r1, r3, #0
    72bc:	3930      	subs	r1, #48	; 0x30
    72be:	2600      	movs	r6, #0
    72c0:	2909      	cmp	r1, #9
    72c2:	d900      	bls.n	72c6 <_vfprintf_r+0x6fe>
    72c4:	e506      	b.n	6cd4 <_vfprintf_r+0x10c>
    72c6:	9b08      	ldr	r3, [sp, #32]
    72c8:	46ac      	mov	ip, r5
    72ca:	00b5      	lsls	r5, r6, #2
    72cc:	19ae      	adds	r6, r5, r6
    72ce:	781d      	ldrb	r5, [r3, #0]
    72d0:	0076      	lsls	r6, r6, #1
    72d2:	1876      	adds	r6, r6, r1
    72d4:	1c29      	adds	r1, r5, #0
    72d6:	3930      	subs	r1, #48	; 0x30
    72d8:	3301      	adds	r3, #1
    72da:	2909      	cmp	r1, #9
    72dc:	d9f5      	bls.n	72ca <_vfprintf_r+0x702>
    72de:	9308      	str	r3, [sp, #32]
    72e0:	1c2b      	adds	r3, r5, #0
    72e2:	4665      	mov	r5, ip
    72e4:	2e00      	cmp	r6, #0
    72e6:	db00      	blt.n	72ea <_vfprintf_r+0x722>
    72e8:	e4f4      	b.n	6cd4 <_vfprintf_r+0x10c>
    72ea:	2601      	movs	r6, #1
    72ec:	4276      	negs	r6, r6
    72ee:	e4f1      	b.n	6cd4 <_vfprintf_r+0x10c>
    72f0:	990f      	ldr	r1, [sp, #60]	; 0x3c
    72f2:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    72f4:	6809      	ldr	r1, [r1, #0]
    72f6:	3704      	adds	r7, #4
    72f8:	910b      	str	r1, [sp, #44]	; 0x2c
    72fa:	2900      	cmp	r1, #0
    72fc:	da00      	bge.n	7300 <_vfprintf_r+0x738>
    72fe:	e63f      	b.n	6f80 <_vfprintf_r+0x3b8>
    7300:	9908      	ldr	r1, [sp, #32]
    7302:	780b      	ldrb	r3, [r1, #0]
    7304:	970f      	str	r7, [sp, #60]	; 0x3c
    7306:	e4e2      	b.n	6cce <_vfprintf_r+0x106>
    7308:	232b      	movs	r3, #43	; 0x2b
    730a:	464f      	mov	r7, r9
    730c:	703b      	strb	r3, [r7, #0]
    730e:	9908      	ldr	r1, [sp, #32]
    7310:	780b      	ldrb	r3, [r1, #0]
    7312:	e4dc      	b.n	6cce <_vfprintf_r+0x106>
    7314:	9b07      	ldr	r3, [sp, #28]
    7316:	4657      	mov	r7, sl
    7318:	433b      	orrs	r3, r7
    731a:	9307      	str	r3, [sp, #28]
    731c:	9908      	ldr	r1, [sp, #32]
    731e:	780b      	ldrb	r3, [r1, #0]
    7320:	e4d5      	b.n	6cce <_vfprintf_r+0x106>
    7322:	2700      	movs	r7, #0
    7324:	1c19      	adds	r1, r3, #0
    7326:	950a      	str	r5, [sp, #40]	; 0x28
    7328:	970b      	str	r7, [sp, #44]	; 0x2c
    732a:	9d08      	ldr	r5, [sp, #32]
    732c:	3930      	subs	r1, #48	; 0x30
    732e:	1c3b      	adds	r3, r7, #0
    7330:	46b4      	mov	ip, r6
    7332:	009e      	lsls	r6, r3, #2
    7334:	18f3      	adds	r3, r6, r3
    7336:	782e      	ldrb	r6, [r5, #0]
    7338:	005b      	lsls	r3, r3, #1
    733a:	18cb      	adds	r3, r1, r3
    733c:	1c31      	adds	r1, r6, #0
    733e:	3930      	subs	r1, #48	; 0x30
    7340:	3501      	adds	r5, #1
    7342:	2909      	cmp	r1, #9
    7344:	d9f5      	bls.n	7332 <_vfprintf_r+0x76a>
    7346:	9508      	str	r5, [sp, #32]
    7348:	930b      	str	r3, [sp, #44]	; 0x2c
    734a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    734c:	1c33      	adds	r3, r6, #0
    734e:	4666      	mov	r6, ip
    7350:	e4c0      	b.n	6cd4 <_vfprintf_r+0x10c>
    7352:	4649      	mov	r1, r9
    7354:	780b      	ldrb	r3, [r1, #0]
    7356:	2b00      	cmp	r3, #0
    7358:	d001      	beq.n	735e <_vfprintf_r+0x796>
    735a:	f000 fc6a 	bl	7c32 <_vfprintf_r+0x106a>
    735e:	7008      	strb	r0, [r1, #0]
    7360:	9f08      	ldr	r7, [sp, #32]
    7362:	783b      	ldrb	r3, [r7, #0]
    7364:	e4b3      	b.n	6cce <_vfprintf_r+0x106>
    7366:	9907      	ldr	r1, [sp, #28]
    7368:	2301      	movs	r3, #1
    736a:	4319      	orrs	r1, r3
    736c:	9107      	str	r1, [sp, #28]
    736e:	9f08      	ldr	r7, [sp, #32]
    7370:	783b      	ldrb	r3, [r7, #0]
    7372:	e4ac      	b.n	6cce <_vfprintf_r+0x106>
    7374:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    7376:	1c1a      	adds	r2, r3, #0
    7378:	3204      	adds	r2, #4
    737a:	681b      	ldr	r3, [r3, #0]
    737c:	920f      	str	r2, [sp, #60]	; 0x3c
    737e:	4ade      	ldr	r2, [pc, #888]	; (76f8 <_vfprintf_r+0xb30>)
    7380:	2130      	movs	r1, #48	; 0x30
    7382:	446a      	add	r2, sp
    7384:	9310      	str	r3, [sp, #64]	; 0x40
    7386:	2078      	movs	r0, #120	; 0x78
    7388:	7011      	strb	r1, [r2, #0]
    738a:	7050      	strb	r0, [r2, #1]
    738c:	9a10      	ldr	r2, [sp, #64]	; 0x40
    738e:	2300      	movs	r3, #0
    7390:	9f07      	ldr	r7, [sp, #28]
    7392:	9311      	str	r3, [sp, #68]	; 0x44
    7394:	1e51      	subs	r1, r2, #1
    7396:	418a      	sbcs	r2, r1
    7398:	3302      	adds	r3, #2
    739a:	49d8      	ldr	r1, [pc, #864]	; (76fc <_vfprintf_r+0xb34>)
    739c:	431f      	orrs	r7, r3
    739e:	9707      	str	r7, [sp, #28]
    73a0:	9117      	str	r1, [sp, #92]	; 0x5c
    73a2:	9016      	str	r0, [sp, #88]	; 0x58
    73a4:	e727      	b.n	71f6 <_vfprintf_r+0x62e>
    73a6:	9b07      	ldr	r3, [sp, #28]
    73a8:	4303      	orrs	r3, r0
    73aa:	9307      	str	r3, [sp, #28]
    73ac:	9f08      	ldr	r7, [sp, #32]
    73ae:	783b      	ldrb	r3, [r7, #0]
    73b0:	e48d      	b.n	6cce <_vfprintf_r+0x106>
    73b2:	9316      	str	r3, [sp, #88]	; 0x58
    73b4:	464a      	mov	r2, r9
    73b6:	2300      	movs	r3, #0
    73b8:	7013      	strb	r3, [r2, #0]
    73ba:	980f      	ldr	r0, [sp, #60]	; 0x3c
    73bc:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    73be:	6800      	ldr	r0, [r0, #0]
    73c0:	3704      	adds	r7, #4
    73c2:	9013      	str	r0, [sp, #76]	; 0x4c
    73c4:	2800      	cmp	r0, #0
    73c6:	d101      	bne.n	73cc <_vfprintf_r+0x804>
    73c8:	f000 fec8 	bl	815c <_vfprintf_r+0x1594>
    73cc:	2e00      	cmp	r6, #0
    73ce:	da01      	bge.n	73d4 <_vfprintf_r+0x80c>
    73d0:	f000 fe6e 	bl	80b0 <_vfprintf_r+0x14e8>
    73d4:	9813      	ldr	r0, [sp, #76]	; 0x4c
    73d6:	2100      	movs	r1, #0
    73d8:	1c32      	adds	r2, r6, #0
    73da:	f002 fbc3 	bl	9b64 <memchr>
    73de:	2800      	cmp	r0, #0
    73e0:	d101      	bne.n	73e6 <_vfprintf_r+0x81e>
    73e2:	f000 ff3b 	bl	825c <_vfprintf_r+0x1694>
    73e6:	9913      	ldr	r1, [sp, #76]	; 0x4c
    73e8:	1a40      	subs	r0, r0, r1
    73ea:	900c      	str	r0, [sp, #48]	; 0x30
    73ec:	42b0      	cmp	r0, r6
    73ee:	dc01      	bgt.n	73f4 <_vfprintf_r+0x82c>
    73f0:	f000 fda4 	bl	7f3c <_vfprintf_r+0x1374>
    73f4:	960a      	str	r6, [sp, #40]	; 0x28
    73f6:	464b      	mov	r3, r9
    73f8:	960c      	str	r6, [sp, #48]	; 0x30
    73fa:	2600      	movs	r6, #0
    73fc:	781a      	ldrb	r2, [r3, #0]
    73fe:	970f      	str	r7, [sp, #60]	; 0x3c
    7400:	9614      	str	r6, [sp, #80]	; 0x50
    7402:	9619      	str	r6, [sp, #100]	; 0x64
    7404:	e686      	b.n	7114 <_vfprintf_r+0x54c>
    7406:	4fbd      	ldr	r7, [pc, #756]	; (76fc <_vfprintf_r+0xb34>)
    7408:	9907      	ldr	r1, [sp, #28]
    740a:	2220      	movs	r2, #32
    740c:	9316      	str	r3, [sp, #88]	; 0x58
    740e:	9717      	str	r7, [sp, #92]	; 0x5c
    7410:	400a      	ands	r2, r1
    7412:	d000      	beq.n	7416 <_vfprintf_r+0x84e>
    7414:	e6cc      	b.n	71b0 <_vfprintf_r+0x5e8>
    7416:	9907      	ldr	r1, [sp, #28]
    7418:	2310      	movs	r3, #16
    741a:	4019      	ands	r1, r3
    741c:	d101      	bne.n	7422 <_vfprintf_r+0x85a>
    741e:	f000 fc0c 	bl	7c3a <_vfprintf_r+0x1072>
    7422:	990f      	ldr	r1, [sp, #60]	; 0x3c
    7424:	6809      	ldr	r1, [r1, #0]
    7426:	9211      	str	r2, [sp, #68]	; 0x44
    7428:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    742a:	3204      	adds	r2, #4
    742c:	9110      	str	r1, [sp, #64]	; 0x40
    742e:	920f      	str	r2, [sp, #60]	; 0x3c
    7430:	e6c9      	b.n	71c6 <_vfprintf_r+0x5fe>
    7432:	9908      	ldr	r1, [sp, #32]
    7434:	780b      	ldrb	r3, [r1, #0]
    7436:	2b6c      	cmp	r3, #108	; 0x6c
    7438:	d101      	bne.n	743e <_vfprintf_r+0x876>
    743a:	f000 fd77 	bl	7f2c <_vfprintf_r+0x1364>
    743e:	9f07      	ldr	r7, [sp, #28]
    7440:	2110      	movs	r1, #16
    7442:	430f      	orrs	r7, r1
    7444:	9707      	str	r7, [sp, #28]
    7446:	e442      	b.n	6cce <_vfprintf_r+0x106>
    7448:	9907      	ldr	r1, [sp, #28]
    744a:	0689      	lsls	r1, r1, #26
    744c:	d401      	bmi.n	7452 <_vfprintf_r+0x88a>
    744e:	f000 fc0f 	bl	7c70 <_vfprintf_r+0x10a8>
    7452:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    7454:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    7456:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    7458:	6813      	ldr	r3, [r2, #0]
    745a:	3704      	adds	r7, #4
    745c:	17f2      	asrs	r2, r6, #31
    745e:	601e      	str	r6, [r3, #0]
    7460:	605a      	str	r2, [r3, #4]
    7462:	970f      	str	r7, [sp, #60]	; 0x3c
    7464:	f7ff fbfa 	bl	6c5c <_vfprintf_r+0x94>
    7468:	9907      	ldr	r1, [sp, #28]
    746a:	2340      	movs	r3, #64	; 0x40
    746c:	4319      	orrs	r1, r3
    746e:	9107      	str	r1, [sp, #28]
    7470:	9f08      	ldr	r7, [sp, #32]
    7472:	783b      	ldrb	r3, [r7, #0]
    7474:	e42b      	b.n	6cce <_vfprintf_r+0x106>
    7476:	9316      	str	r3, [sp, #88]	; 0x58
    7478:	e5f3      	b.n	7062 <_vfprintf_r+0x49a>
    747a:	9316      	str	r3, [sp, #88]	; 0x58
    747c:	e6d1      	b.n	7222 <_vfprintf_r+0x65a>
    747e:	9316      	str	r3, [sp, #88]	; 0x58
    7480:	e6fd      	b.n	727e <_vfprintf_r+0x6b6>
    7482:	68a3      	ldr	r3, [r4, #8]
    7484:	46da      	mov	sl, fp
    7486:	2b00      	cmp	r3, #0
    7488:	d100      	bne.n	748c <_vfprintf_r+0x8c4>
    748a:	e596      	b.n	6fba <_vfprintf_r+0x3f2>
    748c:	9809      	ldr	r0, [sp, #36]	; 0x24
    748e:	4659      	mov	r1, fp
    7490:	1c22      	adds	r2, r4, #0
    7492:	f004 f9d9 	bl	b848 <__sprint_r>
    7496:	e590      	b.n	6fba <_vfprintf_r+0x3f2>
    7498:	9e16      	ldr	r6, [sp, #88]	; 0x58
    749a:	2e65      	cmp	r6, #101	; 0x65
    749c:	dc00      	bgt.n	74a0 <_vfprintf_r+0x8d8>
    749e:	e0c7      	b.n	7630 <_vfprintf_r+0xa68>
    74a0:	981a      	ldr	r0, [sp, #104]	; 0x68
    74a2:	991b      	ldr	r1, [sp, #108]	; 0x6c
    74a4:	4b93      	ldr	r3, [pc, #588]	; (76f4 <_vfprintf_r+0xb2c>)
    74a6:	4a92      	ldr	r2, [pc, #584]	; (76f0 <_vfprintf_r+0xb28>)
    74a8:	f006 fb9e 	bl	dbe8 <____aeabi_dcmpeq_from_thumb>
    74ac:	2800      	cmp	r0, #0
    74ae:	d100      	bne.n	74b2 <_vfprintf_r+0x8ea>
    74b0:	e158      	b.n	7764 <_vfprintf_r+0xb9c>
    74b2:	4b93      	ldr	r3, [pc, #588]	; (7700 <_vfprintf_r+0xb38>)
    74b4:	603b      	str	r3, [r7, #0]
    74b6:	2301      	movs	r3, #1
    74b8:	607b      	str	r3, [r7, #4]
    74ba:	68a3      	ldr	r3, [r4, #8]
    74bc:	3301      	adds	r3, #1
    74be:	60a3      	str	r3, [r4, #8]
    74c0:	6863      	ldr	r3, [r4, #4]
    74c2:	3301      	adds	r3, #1
    74c4:	6063      	str	r3, [r4, #4]
    74c6:	3708      	adds	r7, #8
    74c8:	2b07      	cmp	r3, #7
    74ca:	dd01      	ble.n	74d0 <_vfprintf_r+0x908>
    74cc:	f000 fcad 	bl	7e2a <_vfprintf_r+0x1262>
    74d0:	20ad      	movs	r0, #173	; 0xad
    74d2:	00c0      	lsls	r0, r0, #3
    74d4:	4468      	add	r0, sp
    74d6:	6803      	ldr	r3, [r0, #0]
    74d8:	990e      	ldr	r1, [sp, #56]	; 0x38
    74da:	428b      	cmp	r3, r1
    74dc:	db03      	blt.n	74e6 <_vfprintf_r+0x91e>
    74de:	9a07      	ldr	r2, [sp, #28]
    74e0:	07d2      	lsls	r2, r2, #31
    74e2:	d400      	bmi.n	74e6 <_vfprintf_r+0x91e>
    74e4:	e4de      	b.n	6ea4 <_vfprintf_r+0x2dc>
    74e6:	9b18      	ldr	r3, [sp, #96]	; 0x60
    74e8:	9d1c      	ldr	r5, [sp, #112]	; 0x70
    74ea:	603b      	str	r3, [r7, #0]
    74ec:	68a3      	ldr	r3, [r4, #8]
    74ee:	195b      	adds	r3, r3, r5
    74f0:	607d      	str	r5, [r7, #4]
    74f2:	60a3      	str	r3, [r4, #8]
    74f4:	6863      	ldr	r3, [r4, #4]
    74f6:	3301      	adds	r3, #1
    74f8:	6063      	str	r3, [r4, #4]
    74fa:	2b07      	cmp	r3, #7
    74fc:	dd01      	ble.n	7502 <_vfprintf_r+0x93a>
    74fe:	f000 fda8 	bl	8052 <_vfprintf_r+0x148a>
    7502:	1c3b      	adds	r3, r7, #0
    7504:	3308      	adds	r3, #8
    7506:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    7508:	3d01      	subs	r5, #1
    750a:	2d00      	cmp	r5, #0
    750c:	dc01      	bgt.n	7512 <_vfprintf_r+0x94a>
    750e:	f000 fc7e 	bl	7e0e <_vfprintf_r+0x1246>
    7512:	2d10      	cmp	r5, #16
    7514:	dc01      	bgt.n	751a <_vfprintf_r+0x952>
    7516:	f000 ff05 	bl	8324 <_vfprintf_r+0x175c>
    751a:	4e7a      	ldr	r6, [pc, #488]	; (7704 <_vfprintf_r+0xb3c>)
    751c:	2710      	movs	r7, #16
    751e:	46b0      	mov	r8, r6
    7520:	1c3e      	adds	r6, r7, #0
    7522:	46b9      	mov	r9, r7
    7524:	4446      	add	r6, r8
    7526:	465f      	mov	r7, fp
    7528:	e006      	b.n	7538 <_vfprintf_r+0x970>
    752a:	3308      	adds	r3, #8
    752c:	1c1a      	adds	r2, r3, #0
    752e:	3208      	adds	r2, #8
    7530:	3d10      	subs	r5, #16
    7532:	2d10      	cmp	r5, #16
    7534:	dc00      	bgt.n	7538 <_vfprintf_r+0x970>
    7536:	e3e0      	b.n	7cfa <_vfprintf_r+0x1132>
    7538:	68a2      	ldr	r2, [r4, #8]
    753a:	4649      	mov	r1, r9
    753c:	3210      	adds	r2, #16
    753e:	601e      	str	r6, [r3, #0]
    7540:	6059      	str	r1, [r3, #4]
    7542:	60a2      	str	r2, [r4, #8]
    7544:	6862      	ldr	r2, [r4, #4]
    7546:	3201      	adds	r2, #1
    7548:	6062      	str	r2, [r4, #4]
    754a:	2a07      	cmp	r2, #7
    754c:	dded      	ble.n	752a <_vfprintf_r+0x962>
    754e:	9809      	ldr	r0, [sp, #36]	; 0x24
    7550:	1c39      	adds	r1, r7, #0
    7552:	1c22      	adds	r2, r4, #0
    7554:	f004 f978 	bl	b848 <__sprint_r>
    7558:	2800      	cmp	r0, #0
    755a:	d000      	beq.n	755e <_vfprintf_r+0x996>
    755c:	e0dc      	b.n	7718 <_vfprintf_r+0xb50>
    755e:	4a6a      	ldr	r2, [pc, #424]	; (7708 <_vfprintf_r+0xb40>)
    7560:	4b6a      	ldr	r3, [pc, #424]	; (770c <_vfprintf_r+0xb44>)
    7562:	446a      	add	r2, sp
    7564:	446b      	add	r3, sp
    7566:	e7e3      	b.n	7530 <_vfprintf_r+0x968>
    7568:	2b00      	cmp	r3, #0
    756a:	d000      	beq.n	756e <_vfprintf_r+0x9a6>
    756c:	e0bd      	b.n	76ea <_vfprintf_r+0xb22>
    756e:	9807      	ldr	r0, [sp, #28]
    7570:	07c0      	lsls	r0, r0, #31
    7572:	d400      	bmi.n	7576 <_vfprintf_r+0x9ae>
    7574:	e14c      	b.n	7810 <_vfprintf_r+0xc48>
    7576:	4b66      	ldr	r3, [pc, #408]	; (7710 <_vfprintf_r+0xb48>)
    7578:	2127      	movs	r1, #39	; 0x27
    757a:	446b      	add	r3, sp
    757c:	2230      	movs	r2, #48	; 0x30
    757e:	545a      	strb	r2, [r3, r1]
    7580:	4b64      	ldr	r3, [pc, #400]	; (7714 <_vfprintf_r+0xb4c>)
    7582:	446b      	add	r3, sp
    7584:	1ae1      	subs	r1, r4, r3
    7586:	910c      	str	r1, [sp, #48]	; 0x30
    7588:	9313      	str	r3, [sp, #76]	; 0x4c
    758a:	e5b9      	b.n	7100 <_vfprintf_r+0x538>
    758c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    758e:	980a      	ldr	r0, [sp, #40]	; 0x28
    7590:	1a3e      	subs	r6, r7, r0
    7592:	2e00      	cmp	r6, #0
    7594:	dc00      	bgt.n	7598 <_vfprintf_r+0x9d0>
    7596:	e429      	b.n	6dec <_vfprintf_r+0x224>
    7598:	2e10      	cmp	r6, #16
    759a:	dc01      	bgt.n	75a0 <_vfprintf_r+0x9d8>
    759c:	f000 fe58 	bl	8250 <_vfprintf_r+0x1688>
    75a0:	4a58      	ldr	r2, [pc, #352]	; (7704 <_vfprintf_r+0xb3c>)
    75a2:	1c2b      	adds	r3, r5, #0
    75a4:	2510      	movs	r5, #16
    75a6:	1c2f      	adds	r7, r5, #0
    75a8:	4690      	mov	r8, r2
    75aa:	46a9      	mov	r9, r5
    75ac:	4447      	add	r7, r8
    75ae:	465d      	mov	r5, fp
    75b0:	e005      	b.n	75be <_vfprintf_r+0x9f6>
    75b2:	3308      	adds	r3, #8
    75b4:	1c1a      	adds	r2, r3, #0
    75b6:	3e10      	subs	r6, #16
    75b8:	3208      	adds	r2, #8
    75ba:	2e10      	cmp	r6, #16
    75bc:	dd19      	ble.n	75f2 <_vfprintf_r+0xa2a>
    75be:	68a2      	ldr	r2, [r4, #8]
    75c0:	4648      	mov	r0, r9
    75c2:	3210      	adds	r2, #16
    75c4:	601f      	str	r7, [r3, #0]
    75c6:	6058      	str	r0, [r3, #4]
    75c8:	60a2      	str	r2, [r4, #8]
    75ca:	6862      	ldr	r2, [r4, #4]
    75cc:	3201      	adds	r2, #1
    75ce:	6062      	str	r2, [r4, #4]
    75d0:	2a07      	cmp	r2, #7
    75d2:	ddee      	ble.n	75b2 <_vfprintf_r+0x9ea>
    75d4:	9809      	ldr	r0, [sp, #36]	; 0x24
    75d6:	1c29      	adds	r1, r5, #0
    75d8:	1c22      	adds	r2, r4, #0
    75da:	f004 f935 	bl	b848 <__sprint_r>
    75de:	2800      	cmp	r0, #0
    75e0:	d000      	beq.n	75e4 <_vfprintf_r+0xa1c>
    75e2:	e1d7      	b.n	7994 <_vfprintf_r+0xdcc>
    75e4:	4a48      	ldr	r2, [pc, #288]	; (7708 <_vfprintf_r+0xb40>)
    75e6:	4b49      	ldr	r3, [pc, #292]	; (770c <_vfprintf_r+0xb44>)
    75e8:	3e10      	subs	r6, #16
    75ea:	446a      	add	r2, sp
    75ec:	446b      	add	r3, sp
    75ee:	2e10      	cmp	r6, #16
    75f0:	dce5      	bgt.n	75be <_vfprintf_r+0x9f6>
    75f2:	46ab      	mov	fp, r5
    75f4:	1c15      	adds	r5, r2, #0
    75f6:	2110      	movs	r1, #16
    75f8:	1c0a      	adds	r2, r1, #0
    75fa:	4442      	add	r2, r8
    75fc:	601a      	str	r2, [r3, #0]
    75fe:	605e      	str	r6, [r3, #4]
    7600:	68a3      	ldr	r3, [r4, #8]
    7602:	18f3      	adds	r3, r6, r3
    7604:	60a3      	str	r3, [r4, #8]
    7606:	6863      	ldr	r3, [r4, #4]
    7608:	3301      	adds	r3, #1
    760a:	6063      	str	r3, [r4, #4]
    760c:	2b07      	cmp	r3, #7
    760e:	dc01      	bgt.n	7614 <_vfprintf_r+0xa4c>
    7610:	f7ff fbec 	bl	6dec <_vfprintf_r+0x224>
    7614:	9809      	ldr	r0, [sp, #36]	; 0x24
    7616:	4659      	mov	r1, fp
    7618:	1c22      	adds	r2, r4, #0
    761a:	f004 f915 	bl	b848 <__sprint_r>
    761e:	2800      	cmp	r0, #0
    7620:	d000      	beq.n	7624 <_vfprintf_r+0xa5c>
    7622:	e4c9      	b.n	6fb8 <_vfprintf_r+0x3f0>
    7624:	4d39      	ldr	r5, [pc, #228]	; (770c <_vfprintf_r+0xb44>)
    7626:	446d      	add	r5, sp
    7628:	f7ff fbe0 	bl	6dec <_vfprintf_r+0x224>
    762c:	1c2f      	adds	r7, r5, #0
    762e:	e426      	b.n	6e7e <_vfprintf_r+0x2b6>
    7630:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    7632:	2a01      	cmp	r2, #1
    7634:	dc00      	bgt.n	7638 <_vfprintf_r+0xa70>
    7636:	e1b0      	b.n	799a <_vfprintf_r+0xdd2>
    7638:	2301      	movs	r3, #1
    763a:	607b      	str	r3, [r7, #4]
    763c:	68a3      	ldr	r3, [r4, #8]
    763e:	9e13      	ldr	r6, [sp, #76]	; 0x4c
    7640:	3301      	adds	r3, #1
    7642:	603e      	str	r6, [r7, #0]
    7644:	60a3      	str	r3, [r4, #8]
    7646:	6863      	ldr	r3, [r4, #4]
    7648:	3301      	adds	r3, #1
    764a:	6063      	str	r3, [r4, #4]
    764c:	2b07      	cmp	r3, #7
    764e:	dd00      	ble.n	7652 <_vfprintf_r+0xa8a>
    7650:	e1c9      	b.n	79e6 <_vfprintf_r+0xe1e>
    7652:	3708      	adds	r7, #8
    7654:	1c3d      	adds	r5, r7, #0
    7656:	3508      	adds	r5, #8
    7658:	991c      	ldr	r1, [sp, #112]	; 0x70
    765a:	68a3      	ldr	r3, [r4, #8]
    765c:	9818      	ldr	r0, [sp, #96]	; 0x60
    765e:	185b      	adds	r3, r3, r1
    7660:	6038      	str	r0, [r7, #0]
    7662:	6079      	str	r1, [r7, #4]
    7664:	60a3      	str	r3, [r4, #8]
    7666:	6863      	ldr	r3, [r4, #4]
    7668:	3301      	adds	r3, #1
    766a:	6063      	str	r3, [r4, #4]
    766c:	2b07      	cmp	r3, #7
    766e:	dd00      	ble.n	7672 <_vfprintf_r+0xaaa>
    7670:	e1aa      	b.n	79c8 <_vfprintf_r+0xe00>
    7672:	2208      	movs	r2, #8
    7674:	1952      	adds	r2, r2, r5
    7676:	4691      	mov	r9, r2
    7678:	981a      	ldr	r0, [sp, #104]	; 0x68
    767a:	991b      	ldr	r1, [sp, #108]	; 0x6c
    767c:	4b1d      	ldr	r3, [pc, #116]	; (76f4 <_vfprintf_r+0xb2c>)
    767e:	4a1c      	ldr	r2, [pc, #112]	; (76f0 <_vfprintf_r+0xb28>)
    7680:	f006 fab2 	bl	dbe8 <____aeabi_dcmpeq_from_thumb>
    7684:	2800      	cmp	r0, #0
    7686:	d000      	beq.n	768a <_vfprintf_r+0xac2>
    7688:	e124      	b.n	78d4 <_vfprintf_r+0xd0c>
    768a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    768c:	3301      	adds	r3, #1
    768e:	602b      	str	r3, [r5, #0]
    7690:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    7692:	68a2      	ldr	r2, [r4, #8]
    7694:	3b01      	subs	r3, #1
    7696:	606b      	str	r3, [r5, #4]
    7698:	189b      	adds	r3, r3, r2
    769a:	60a3      	str	r3, [r4, #8]
    769c:	6863      	ldr	r3, [r4, #4]
    769e:	3301      	adds	r3, #1
    76a0:	6063      	str	r3, [r4, #4]
    76a2:	2b07      	cmp	r3, #7
    76a4:	dd01      	ble.n	76aa <_vfprintf_r+0xae2>
    76a6:	f000 fc31 	bl	7f0c <_vfprintf_r+0x1344>
    76aa:	2508      	movs	r5, #8
    76ac:	1c2f      	adds	r7, r5, #0
    76ae:	444f      	add	r7, r9
    76b0:	23ab      	movs	r3, #171	; 0xab
    76b2:	00db      	lsls	r3, r3, #3
    76b4:	446b      	add	r3, sp
    76b6:	464e      	mov	r6, r9
    76b8:	981d      	ldr	r0, [sp, #116]	; 0x74
    76ba:	6033      	str	r3, [r6, #0]
    76bc:	68a3      	ldr	r3, [r4, #8]
    76be:	6070      	str	r0, [r6, #4]
    76c0:	181b      	adds	r3, r3, r0
    76c2:	60a3      	str	r3, [r4, #8]
    76c4:	6863      	ldr	r3, [r4, #4]
    76c6:	3301      	adds	r3, #1
    76c8:	6063      	str	r3, [r4, #4]
    76ca:	2b07      	cmp	r3, #7
    76cc:	dc01      	bgt.n	76d2 <_vfprintf_r+0xb0a>
    76ce:	f7ff fbe9 	bl	6ea4 <_vfprintf_r+0x2dc>
    76d2:	9809      	ldr	r0, [sp, #36]	; 0x24
    76d4:	4659      	mov	r1, fp
    76d6:	1c22      	adds	r2, r4, #0
    76d8:	f004 f8b6 	bl	b848 <__sprint_r>
    76dc:	2800      	cmp	r0, #0
    76de:	d000      	beq.n	76e2 <_vfprintf_r+0xb1a>
    76e0:	e46a      	b.n	6fb8 <_vfprintf_r+0x3f0>
    76e2:	4f0a      	ldr	r7, [pc, #40]	; (770c <_vfprintf_r+0xb44>)
    76e4:	446f      	add	r7, sp
    76e6:	f7ff fbdd 	bl	6ea4 <_vfprintf_r+0x2dc>
    76ea:	920c      	str	r2, [sp, #48]	; 0x30
    76ec:	9413      	str	r4, [sp, #76]	; 0x4c
    76ee:	e507      	b.n	7100 <_vfprintf_r+0x538>
	...
    76f8:	0000056c 	.word	0x0000056c
    76fc:	0000e90c 	.word	0x0000e90c
    7700:	0000e928 	.word	0x0000e928
    7704:	0000e03c 	.word	0x0000e03c
    7708:	000004ec 	.word	0x000004ec
    770c:	000004e4 	.word	0x000004e4
    7710:	00000524 	.word	0x00000524
    7714:	0000054b 	.word	0x0000054b
    7718:	46ba      	mov	sl, r7
    771a:	e44e      	b.n	6fba <_vfprintf_r+0x3f2>
    771c:	9809      	ldr	r0, [sp, #36]	; 0x24
    771e:	4659      	mov	r1, fp
    7720:	1c22      	adds	r2, r4, #0
    7722:	f004 f891 	bl	b848 <__sprint_r>
    7726:	2800      	cmp	r0, #0
    7728:	d000      	beq.n	772c <_vfprintf_r+0xb64>
    772a:	e445      	b.n	6fb8 <_vfprintf_r+0x3f0>
    772c:	4fce      	ldr	r7, [pc, #824]	; (7a68 <_vfprintf_r+0xea0>)
    772e:	446f      	add	r7, sp
    7730:	f7ff fba5 	bl	6e7e <_vfprintf_r+0x2b6>
    7734:	9809      	ldr	r0, [sp, #36]	; 0x24
    7736:	4659      	mov	r1, fp
    7738:	1c22      	adds	r2, r4, #0
    773a:	f004 f885 	bl	b848 <__sprint_r>
    773e:	2800      	cmp	r0, #0
    7740:	d000      	beq.n	7744 <_vfprintf_r+0xb7c>
    7742:	e439      	b.n	6fb8 <_vfprintf_r+0x3f0>
    7744:	4dc8      	ldr	r5, [pc, #800]	; (7a68 <_vfprintf_r+0xea0>)
    7746:	446d      	add	r5, sp
    7748:	f7ff fb4c 	bl	6de4 <_vfprintf_r+0x21c>
    774c:	9809      	ldr	r0, [sp, #36]	; 0x24
    774e:	4659      	mov	r1, fp
    7750:	1c22      	adds	r2, r4, #0
    7752:	f004 f879 	bl	b848 <__sprint_r>
    7756:	2800      	cmp	r0, #0
    7758:	d000      	beq.n	775c <_vfprintf_r+0xb94>
    775a:	e42d      	b.n	6fb8 <_vfprintf_r+0x3f0>
    775c:	4dc2      	ldr	r5, [pc, #776]	; (7a68 <_vfprintf_r+0xea0>)
    775e:	446d      	add	r5, sp
    7760:	f7ff fb2d 	bl	6dbe <_vfprintf_r+0x1f6>
    7764:	20ad      	movs	r0, #173	; 0xad
    7766:	00c0      	lsls	r0, r0, #3
    7768:	4468      	add	r0, sp
    776a:	6805      	ldr	r5, [r0, #0]
    776c:	2d00      	cmp	r5, #0
    776e:	dc00      	bgt.n	7772 <_vfprintf_r+0xbaa>
    7770:	e37a      	b.n	7e68 <_vfprintf_r+0x12a0>
    7772:	9e13      	ldr	r6, [sp, #76]	; 0x4c
    7774:	46b2      	mov	sl, r6
    7776:	9e0e      	ldr	r6, [sp, #56]	; 0x38
    7778:	9913      	ldr	r1, [sp, #76]	; 0x4c
    777a:	44b2      	add	sl, r6
    777c:	4650      	mov	r0, sl
    777e:	9a19      	ldr	r2, [sp, #100]	; 0x64
    7780:	1a45      	subs	r5, r0, r1
    7782:	4295      	cmp	r5, r2
    7784:	dd00      	ble.n	7788 <_vfprintf_r+0xbc0>
    7786:	1c15      	adds	r5, r2, #0
    7788:	2d00      	cmp	r5, #0
    778a:	dd0d      	ble.n	77a8 <_vfprintf_r+0xbe0>
    778c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    778e:	603b      	str	r3, [r7, #0]
    7790:	68a3      	ldr	r3, [r4, #8]
    7792:	18eb      	adds	r3, r5, r3
    7794:	607d      	str	r5, [r7, #4]
    7796:	60a3      	str	r3, [r4, #8]
    7798:	6863      	ldr	r3, [r4, #4]
    779a:	3301      	adds	r3, #1
    779c:	6063      	str	r3, [r4, #4]
    779e:	3708      	adds	r7, #8
    77a0:	2b07      	cmp	r3, #7
    77a2:	dd01      	ble.n	77a8 <_vfprintf_r+0xbe0>
    77a4:	f000 fc9a 	bl	80dc <_vfprintf_r+0x1514>
    77a8:	43eb      	mvns	r3, r5
    77aa:	17db      	asrs	r3, r3, #31
    77ac:	9e19      	ldr	r6, [sp, #100]	; 0x64
    77ae:	401d      	ands	r5, r3
    77b0:	1b75      	subs	r5, r6, r5
    77b2:	2d00      	cmp	r5, #0
    77b4:	dc01      	bgt.n	77ba <_vfprintf_r+0xbf2>
    77b6:	f000 fc59 	bl	806c <_vfprintf_r+0x14a4>
    77ba:	2d10      	cmp	r5, #16
    77bc:	dc01      	bgt.n	77c2 <_vfprintf_r+0xbfa>
    77be:	f000 fdb6 	bl	832e <_vfprintf_r+0x1766>
    77c2:	48aa      	ldr	r0, [pc, #680]	; (7a6c <_vfprintf_r+0xea4>)
    77c4:	2110      	movs	r1, #16
    77c6:	4680      	mov	r8, r0
    77c8:	1c0e      	adds	r6, r1, #0
    77ca:	1c3a      	adds	r2, r7, #0
    77cc:	4446      	add	r6, r8
    77ce:	4689      	mov	r9, r1
    77d0:	465f      	mov	r7, fp
    77d2:	e006      	b.n	77e2 <_vfprintf_r+0xc1a>
    77d4:	3208      	adds	r2, #8
    77d6:	1c13      	adds	r3, r2, #0
    77d8:	3308      	adds	r3, #8
    77da:	3d10      	subs	r5, #16
    77dc:	2d10      	cmp	r5, #16
    77de:	dc00      	bgt.n	77e2 <_vfprintf_r+0xc1a>
    77e0:	e295      	b.n	7d0e <_vfprintf_r+0x1146>
    77e2:	464b      	mov	r3, r9
    77e4:	6053      	str	r3, [r2, #4]
    77e6:	68a3      	ldr	r3, [r4, #8]
    77e8:	3310      	adds	r3, #16
    77ea:	6016      	str	r6, [r2, #0]
    77ec:	60a3      	str	r3, [r4, #8]
    77ee:	6863      	ldr	r3, [r4, #4]
    77f0:	3301      	adds	r3, #1
    77f2:	6063      	str	r3, [r4, #4]
    77f4:	2b07      	cmp	r3, #7
    77f6:	dded      	ble.n	77d4 <_vfprintf_r+0xc0c>
    77f8:	9809      	ldr	r0, [sp, #36]	; 0x24
    77fa:	1c39      	adds	r1, r7, #0
    77fc:	1c22      	adds	r2, r4, #0
    77fe:	f004 f823 	bl	b848 <__sprint_r>
    7802:	2800      	cmp	r0, #0
    7804:	d188      	bne.n	7718 <_vfprintf_r+0xb50>
    7806:	4b9a      	ldr	r3, [pc, #616]	; (7a70 <_vfprintf_r+0xea8>)
    7808:	4a97      	ldr	r2, [pc, #604]	; (7a68 <_vfprintf_r+0xea0>)
    780a:	446b      	add	r3, sp
    780c:	446a      	add	r2, sp
    780e:	e7e4      	b.n	77da <_vfprintf_r+0xc12>
    7810:	930c      	str	r3, [sp, #48]	; 0x30
    7812:	9413      	str	r4, [sp, #76]	; 0x4c
    7814:	e474      	b.n	7100 <_vfprintf_r+0x538>
    7816:	9413      	str	r4, [sp, #76]	; 0x4c
    7818:	9a10      	ldr	r2, [sp, #64]	; 0x40
    781a:	9b11      	ldr	r3, [sp, #68]	; 0x44
    781c:	270f      	movs	r7, #15
    781e:	1c21      	adds	r1, r4, #0
    7820:	46ac      	mov	ip, r5
    7822:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    7824:	1c10      	adds	r0, r2, #0
    7826:	4038      	ands	r0, r7
    7828:	5c28      	ldrb	r0, [r5, r0]
    782a:	3901      	subs	r1, #1
    782c:	0915      	lsrs	r5, r2, #4
    782e:	46a8      	mov	r8, r5
    7830:	7008      	strb	r0, [r1, #0]
    7832:	0718      	lsls	r0, r3, #28
    7834:	1c05      	adds	r5, r0, #0
    7836:	4640      	mov	r0, r8
    7838:	4305      	orrs	r5, r0
    783a:	0918      	lsrs	r0, r3, #4
    783c:	1c2a      	adds	r2, r5, #0
    783e:	1c03      	adds	r3, r0, #0
    7840:	4305      	orrs	r5, r0
    7842:	d1ee      	bne.n	7822 <_vfprintf_r+0xc5a>
    7844:	1a67      	subs	r7, r4, r1
    7846:	9113      	str	r1, [sp, #76]	; 0x4c
    7848:	4665      	mov	r5, ip
    784a:	9210      	str	r2, [sp, #64]	; 0x40
    784c:	9311      	str	r3, [sp, #68]	; 0x44
    784e:	970c      	str	r7, [sp, #48]	; 0x30
    7850:	e456      	b.n	7100 <_vfprintf_r+0x538>
    7852:	9911      	ldr	r1, [sp, #68]	; 0x44
    7854:	2900      	cmp	r1, #0
    7856:	d102      	bne.n	785e <_vfprintf_r+0xc96>
    7858:	9a10      	ldr	r2, [sp, #64]	; 0x40
    785a:	2a09      	cmp	r2, #9
    785c:	d920      	bls.n	78a0 <_vfprintf_r+0xcd8>
    785e:	46aa      	mov	sl, r5
    7860:	46b0      	mov	r8, r6
    7862:	9413      	str	r4, [sp, #76]	; 0x4c
    7864:	9d10      	ldr	r5, [sp, #64]	; 0x40
    7866:	9e11      	ldr	r6, [sp, #68]	; 0x44
    7868:	1c27      	adds	r7, r4, #0
    786a:	1c28      	adds	r0, r5, #0
    786c:	1c31      	adds	r1, r6, #0
    786e:	220a      	movs	r2, #10
    7870:	2300      	movs	r3, #0
    7872:	f006 fa1b 	bl	dcac <____aeabi_uldivmod_from_thumb>
    7876:	3f01      	subs	r7, #1
    7878:	3230      	adds	r2, #48	; 0x30
    787a:	703a      	strb	r2, [r7, #0]
    787c:	1c28      	adds	r0, r5, #0
    787e:	1c31      	adds	r1, r6, #0
    7880:	220a      	movs	r2, #10
    7882:	2300      	movs	r3, #0
    7884:	f006 fa12 	bl	dcac <____aeabi_uldivmod_from_thumb>
    7888:	1c05      	adds	r5, r0, #0
    788a:	1c0e      	adds	r6, r1, #0
    788c:	4308      	orrs	r0, r1
    788e:	d1ec      	bne.n	786a <_vfprintf_r+0xca2>
    7890:	1be1      	subs	r1, r4, r7
    7892:	9510      	str	r5, [sp, #64]	; 0x40
    7894:	9611      	str	r6, [sp, #68]	; 0x44
    7896:	9713      	str	r7, [sp, #76]	; 0x4c
    7898:	4655      	mov	r5, sl
    789a:	4646      	mov	r6, r8
    789c:	910c      	str	r1, [sp, #48]	; 0x30
    789e:	e42f      	b.n	7100 <_vfprintf_r+0x538>
    78a0:	4b74      	ldr	r3, [pc, #464]	; (7a74 <_vfprintf_r+0xeac>)
    78a2:	3230      	adds	r2, #48	; 0x30
    78a4:	446b      	add	r3, sp
    78a6:	3127      	adds	r1, #39	; 0x27
    78a8:	545a      	strb	r2, [r3, r1]
    78aa:	4b73      	ldr	r3, [pc, #460]	; (7a78 <_vfprintf_r+0xeb0>)
    78ac:	446b      	add	r3, sp
    78ae:	1ae7      	subs	r7, r4, r3
    78b0:	970c      	str	r7, [sp, #48]	; 0x30
    78b2:	9313      	str	r3, [sp, #76]	; 0x4c
    78b4:	e424      	b.n	7100 <_vfprintf_r+0x538>
    78b6:	9809      	ldr	r0, [sp, #36]	; 0x24
    78b8:	4659      	mov	r1, fp
    78ba:	1c22      	adds	r2, r4, #0
    78bc:	f003 ffc4 	bl	b848 <__sprint_r>
    78c0:	2800      	cmp	r0, #0
    78c2:	d001      	beq.n	78c8 <_vfprintf_r+0xd00>
    78c4:	f7ff fb78 	bl	6fb8 <_vfprintf_r+0x3f0>
    78c8:	4d67      	ldr	r5, [pc, #412]	; (7a68 <_vfprintf_r+0xea0>)
    78ca:	4649      	mov	r1, r9
    78cc:	780a      	ldrb	r2, [r1, #0]
    78ce:	446d      	add	r5, sp
    78d0:	f7ff fa64 	bl	6d9c <_vfprintf_r+0x1d4>
    78d4:	9e0e      	ldr	r6, [sp, #56]	; 0x38
    78d6:	3e01      	subs	r6, #1
    78d8:	2e00      	cmp	r6, #0
    78da:	dc00      	bgt.n	78de <_vfprintf_r+0xd16>
    78dc:	e3b0      	b.n	8040 <_vfprintf_r+0x1478>
    78de:	2e10      	cmp	r6, #16
    78e0:	dc01      	bgt.n	78e6 <_vfprintf_r+0xd1e>
    78e2:	f000 fd14 	bl	830e <_vfprintf_r+0x1746>
    78e6:	4861      	ldr	r0, [pc, #388]	; (7a6c <_vfprintf_r+0xea4>)
    78e8:	2110      	movs	r1, #16
    78ea:	4680      	mov	r8, r0
    78ec:	1c0f      	adds	r7, r1, #0
    78ee:	1c2b      	adds	r3, r5, #0
    78f0:	4447      	add	r7, r8
    78f2:	468a      	mov	sl, r1
    78f4:	465d      	mov	r5, fp
    78f6:	e006      	b.n	7906 <_vfprintf_r+0xd3e>
    78f8:	3308      	adds	r3, #8
    78fa:	1c1a      	adds	r2, r3, #0
    78fc:	3208      	adds	r2, #8
    78fe:	3e10      	subs	r6, #16
    7900:	2e10      	cmp	r6, #16
    7902:	dc00      	bgt.n	7906 <_vfprintf_r+0xd3e>
    7904:	e09a      	b.n	7a3c <_vfprintf_r+0xe74>
    7906:	4652      	mov	r2, sl
    7908:	605a      	str	r2, [r3, #4]
    790a:	68a2      	ldr	r2, [r4, #8]
    790c:	3210      	adds	r2, #16
    790e:	601f      	str	r7, [r3, #0]
    7910:	60a2      	str	r2, [r4, #8]
    7912:	6862      	ldr	r2, [r4, #4]
    7914:	3201      	adds	r2, #1
    7916:	6062      	str	r2, [r4, #4]
    7918:	2a07      	cmp	r2, #7
    791a:	dded      	ble.n	78f8 <_vfprintf_r+0xd30>
    791c:	9809      	ldr	r0, [sp, #36]	; 0x24
    791e:	1c29      	adds	r1, r5, #0
    7920:	1c22      	adds	r2, r4, #0
    7922:	f003 ff91 	bl	b848 <__sprint_r>
    7926:	2800      	cmp	r0, #0
    7928:	d134      	bne.n	7994 <_vfprintf_r+0xdcc>
    792a:	4a51      	ldr	r2, [pc, #324]	; (7a70 <_vfprintf_r+0xea8>)
    792c:	4b4e      	ldr	r3, [pc, #312]	; (7a68 <_vfprintf_r+0xea0>)
    792e:	446a      	add	r2, sp
    7930:	446b      	add	r3, sp
    7932:	e7e4      	b.n	78fe <_vfprintf_r+0xd36>
    7934:	9907      	ldr	r1, [sp, #28]
    7936:	06c9      	lsls	r1, r1, #27
    7938:	d400      	bmi.n	793c <_vfprintf_r+0xd74>
    793a:	e1bd      	b.n	7cb8 <_vfprintf_r+0x10f0>
    793c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    793e:	6813      	ldr	r3, [r2, #0]
    7940:	3204      	adds	r2, #4
    7942:	9310      	str	r3, [sp, #64]	; 0x40
    7944:	17db      	asrs	r3, r3, #31
    7946:	9311      	str	r3, [sp, #68]	; 0x44
    7948:	920f      	str	r2, [sp, #60]	; 0x3c
    794a:	f7ff fb9a 	bl	7082 <_vfprintf_r+0x4ba>
    794e:	2302      	movs	r3, #2
    7950:	e451      	b.n	71f6 <_vfprintf_r+0x62e>
    7952:	9907      	ldr	r1, [sp, #28]
    7954:	2310      	movs	r3, #16
    7956:	4019      	ands	r1, r3
    7958:	d100      	bne.n	795c <_vfprintf_r+0xd94>
    795a:	e19b      	b.n	7c94 <_vfprintf_r+0x10cc>
    795c:	990f      	ldr	r1, [sp, #60]	; 0x3c
    795e:	6809      	ldr	r1, [r1, #0]
    7960:	9110      	str	r1, [sp, #64]	; 0x40
    7962:	9211      	str	r2, [sp, #68]	; 0x44
    7964:	1c0a      	adds	r2, r1, #0
    7966:	1e53      	subs	r3, r2, #1
    7968:	419a      	sbcs	r2, r3
    796a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    796c:	3304      	adds	r3, #4
    796e:	930f      	str	r3, [sp, #60]	; 0x3c
    7970:	2301      	movs	r3, #1
    7972:	e440      	b.n	71f6 <_vfprintf_r+0x62e>
    7974:	9907      	ldr	r1, [sp, #28]
    7976:	2210      	movs	r2, #16
    7978:	4011      	ands	r1, r2
    797a:	d100      	bne.n	797e <_vfprintf_r+0xdb6>
    797c:	e1ab      	b.n	7cd6 <_vfprintf_r+0x110e>
    797e:	990f      	ldr	r1, [sp, #60]	; 0x3c
    7980:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    7982:	6809      	ldr	r1, [r1, #0]
    7984:	3704      	adds	r7, #4
    7986:	1c0a      	adds	r2, r1, #0
    7988:	9110      	str	r1, [sp, #64]	; 0x40
    798a:	9311      	str	r3, [sp, #68]	; 0x44
    798c:	1e51      	subs	r1, r2, #1
    798e:	418a      	sbcs	r2, r1
    7990:	970f      	str	r7, [sp, #60]	; 0x3c
    7992:	e430      	b.n	71f6 <_vfprintf_r+0x62e>
    7994:	46aa      	mov	sl, r5
    7996:	f7ff fb10 	bl	6fba <_vfprintf_r+0x3f2>
    799a:	9d07      	ldr	r5, [sp, #28]
    799c:	2301      	movs	r3, #1
    799e:	421d      	tst	r5, r3
    79a0:	d000      	beq.n	79a4 <_vfprintf_r+0xddc>
    79a2:	e649      	b.n	7638 <_vfprintf_r+0xa70>
    79a4:	607b      	str	r3, [r7, #4]
    79a6:	68a3      	ldr	r3, [r4, #8]
    79a8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    79aa:	3301      	adds	r3, #1
    79ac:	603a      	str	r2, [r7, #0]
    79ae:	60a3      	str	r3, [r4, #8]
    79b0:	6863      	ldr	r3, [r4, #4]
    79b2:	3301      	adds	r3, #1
    79b4:	6063      	str	r3, [r4, #4]
    79b6:	2b07      	cmp	r3, #7
    79b8:	dd00      	ble.n	79bc <_vfprintf_r+0xdf4>
    79ba:	e321      	b.n	8000 <_vfprintf_r+0x1438>
    79bc:	3708      	adds	r7, #8
    79be:	2308      	movs	r3, #8
    79c0:	46b9      	mov	r9, r7
    79c2:	1c1f      	adds	r7, r3, #0
    79c4:	444f      	add	r7, r9
    79c6:	e673      	b.n	76b0 <_vfprintf_r+0xae8>
    79c8:	9809      	ldr	r0, [sp, #36]	; 0x24
    79ca:	4659      	mov	r1, fp
    79cc:	1c22      	adds	r2, r4, #0
    79ce:	f003 ff3b 	bl	b848 <__sprint_r>
    79d2:	2800      	cmp	r0, #0
    79d4:	d001      	beq.n	79da <_vfprintf_r+0xe12>
    79d6:	f7ff faef 	bl	6fb8 <_vfprintf_r+0x3f0>
    79da:	4b25      	ldr	r3, [pc, #148]	; (7a70 <_vfprintf_r+0xea8>)
    79dc:	4d22      	ldr	r5, [pc, #136]	; (7a68 <_vfprintf_r+0xea0>)
    79de:	446b      	add	r3, sp
    79e0:	4699      	mov	r9, r3
    79e2:	446d      	add	r5, sp
    79e4:	e648      	b.n	7678 <_vfprintf_r+0xab0>
    79e6:	9809      	ldr	r0, [sp, #36]	; 0x24
    79e8:	4659      	mov	r1, fp
    79ea:	1c22      	adds	r2, r4, #0
    79ec:	f003 ff2c 	bl	b848 <__sprint_r>
    79f0:	2800      	cmp	r0, #0
    79f2:	d001      	beq.n	79f8 <_vfprintf_r+0xe30>
    79f4:	f7ff fae0 	bl	6fb8 <_vfprintf_r+0x3f0>
    79f8:	4d1d      	ldr	r5, [pc, #116]	; (7a70 <_vfprintf_r+0xea8>)
    79fa:	4f1b      	ldr	r7, [pc, #108]	; (7a68 <_vfprintf_r+0xea0>)
    79fc:	446d      	add	r5, sp
    79fe:	446f      	add	r7, sp
    7a00:	e62a      	b.n	7658 <_vfprintf_r+0xa90>
    7a02:	2830      	cmp	r0, #48	; 0x30
    7a04:	d100      	bne.n	7a08 <_vfprintf_r+0xe40>
    7a06:	e386      	b.n	8116 <_vfprintf_r+0x154e>
    7a08:	9f13      	ldr	r7, [sp, #76]	; 0x4c
    7a0a:	3f01      	subs	r7, #1
    7a0c:	2330      	movs	r3, #48	; 0x30
    7a0e:	1be0      	subs	r0, r4, r7
    7a10:	9713      	str	r7, [sp, #76]	; 0x4c
    7a12:	703b      	strb	r3, [r7, #0]
    7a14:	900c      	str	r0, [sp, #48]	; 0x30
    7a16:	f7ff fb73 	bl	7100 <_vfprintf_r+0x538>
    7a1a:	9a10      	ldr	r2, [sp, #64]	; 0x40
    7a1c:	9b11      	ldr	r3, [sp, #68]	; 0x44
    7a1e:	2100      	movs	r1, #0
    7a20:	4250      	negs	r0, r2
    7a22:	4199      	sbcs	r1, r3
    7a24:	1c02      	adds	r2, r0, #0
    7a26:	232d      	movs	r3, #45	; 0x2d
    7a28:	464f      	mov	r7, r9
    7a2a:	430a      	orrs	r2, r1
    7a2c:	703b      	strb	r3, [r7, #0]
    7a2e:	9010      	str	r0, [sp, #64]	; 0x40
    7a30:	9111      	str	r1, [sp, #68]	; 0x44
    7a32:	1e53      	subs	r3, r2, #1
    7a34:	419a      	sbcs	r2, r3
    7a36:	2301      	movs	r3, #1
    7a38:	f7ff fb2e 	bl	7098 <_vfprintf_r+0x4d0>
    7a3c:	46ab      	mov	fp, r5
    7a3e:	4691      	mov	r9, r2
    7a40:	1c1d      	adds	r5, r3, #0
    7a42:	2710      	movs	r7, #16
    7a44:	1c3b      	adds	r3, r7, #0
    7a46:	4443      	add	r3, r8
    7a48:	602b      	str	r3, [r5, #0]
    7a4a:	68a3      	ldr	r3, [r4, #8]
    7a4c:	18f3      	adds	r3, r6, r3
    7a4e:	606e      	str	r6, [r5, #4]
    7a50:	60a3      	str	r3, [r4, #8]
    7a52:	6863      	ldr	r3, [r4, #4]
    7a54:	3301      	adds	r3, #1
    7a56:	6063      	str	r3, [r4, #4]
    7a58:	2b07      	cmp	r3, #7
    7a5a:	dd00      	ble.n	7a5e <_vfprintf_r+0xe96>
    7a5c:	e34b      	b.n	80f6 <_vfprintf_r+0x152e>
    7a5e:	2008      	movs	r0, #8
    7a60:	1c07      	adds	r7, r0, #0
    7a62:	444f      	add	r7, r9
    7a64:	e624      	b.n	76b0 <_vfprintf_r+0xae8>
    7a66:	46c0      	nop			; (mov r8, r8)
    7a68:	000004e4 	.word	0x000004e4
    7a6c:	0000e03c 	.word	0x0000e03c
    7a70:	000004ec 	.word	0x000004ec
    7a74:	00000524 	.word	0x00000524
    7a78:	0000054b 	.word	0x0000054b
    7a7c:	981a      	ldr	r0, [sp, #104]	; 0x68
    7a7e:	991b      	ldr	r1, [sp, #108]	; 0x6c
    7a80:	f003 f860 	bl	ab44 <__fpclassifyd>
    7a84:	2800      	cmp	r0, #0
    7a86:	d100      	bne.n	7a8a <_vfprintf_r+0xec2>
    7a88:	e272      	b.n	7f70 <_vfprintf_r+0x13a8>
    7a8a:	1c70      	adds	r0, r6, #1
    7a8c:	d101      	bne.n	7a92 <_vfprintf_r+0xeca>
    7a8e:	f000 fbfa 	bl	8286 <_vfprintf_r+0x16be>
    7a92:	9916      	ldr	r1, [sp, #88]	; 0x58
    7a94:	3947      	subs	r1, #71	; 0x47
    7a96:	910c      	str	r1, [sp, #48]	; 0x30
    7a98:	2900      	cmp	r1, #0
    7a9a:	d002      	beq.n	7aa2 <_vfprintf_r+0xeda>
    7a9c:	9a16      	ldr	r2, [sp, #88]	; 0x58
    7a9e:	2a67      	cmp	r2, #103	; 0x67
    7aa0:	d102      	bne.n	7aa8 <_vfprintf_r+0xee0>
    7aa2:	2e00      	cmp	r6, #0
    7aa4:	d100      	bne.n	7aa8 <_vfprintf_r+0xee0>
    7aa6:	2601      	movs	r6, #1
    7aa8:	9f07      	ldr	r7, [sp, #28]
    7aaa:	2380      	movs	r3, #128	; 0x80
    7aac:	005b      	lsls	r3, r3, #1
    7aae:	431f      	orrs	r7, r3
    7ab0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    7ab2:	9707      	str	r7, [sp, #28]
    7ab4:	2b00      	cmp	r3, #0
    7ab6:	da00      	bge.n	7aba <_vfprintf_r+0xef2>
    7ab8:	e3f2      	b.n	82a0 <_vfprintf_r+0x16d8>
    7aba:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    7abc:	2700      	movs	r7, #0
    7abe:	930a      	str	r3, [sp, #40]	; 0x28
    7ac0:	9714      	str	r7, [sp, #80]	; 0x50
    7ac2:	9b16      	ldr	r3, [sp, #88]	; 0x58
    7ac4:	3b46      	subs	r3, #70	; 0x46
    7ac6:	4259      	negs	r1, r3
    7ac8:	4159      	adcs	r1, r3
    7aca:	9b16      	ldr	r3, [sp, #88]	; 0x58
    7acc:	3b66      	subs	r3, #102	; 0x66
    7ace:	425a      	negs	r2, r3
    7ad0:	4153      	adcs	r3, r2
    7ad2:	1c08      	adds	r0, r1, #0
    7ad4:	4318      	orrs	r0, r3
    7ad6:	900e      	str	r0, [sp, #56]	; 0x38
    7ad8:	d000      	beq.n	7adc <_vfprintf_r+0xf14>
    7ada:	e364      	b.n	81a6 <_vfprintf_r+0x15de>
    7adc:	9916      	ldr	r1, [sp, #88]	; 0x58
    7ade:	2945      	cmp	r1, #69	; 0x45
    7ae0:	d002      	beq.n	7ae8 <_vfprintf_r+0xf20>
    7ae2:	2965      	cmp	r1, #101	; 0x65
    7ae4:	d000      	beq.n	7ae8 <_vfprintf_r+0xf20>
    7ae6:	e3e5      	b.n	82b4 <_vfprintf_r+0x16ec>
    7ae8:	1c72      	adds	r2, r6, #1
    7aea:	4692      	mov	sl, r2
    7aec:	2302      	movs	r3, #2
    7aee:	9300      	str	r3, [sp, #0]
    7af0:	4653      	mov	r3, sl
    7af2:	9301      	str	r3, [sp, #4]
    7af4:	23ad      	movs	r3, #173	; 0xad
    7af6:	00db      	lsls	r3, r3, #3
    7af8:	446b      	add	r3, sp
    7afa:	9302      	str	r3, [sp, #8]
    7afc:	4bd4      	ldr	r3, [pc, #848]	; (7e50 <_vfprintf_r+0x1288>)
    7afe:	446b      	add	r3, sp
    7b00:	9303      	str	r3, [sp, #12]
    7b02:	23ac      	movs	r3, #172	; 0xac
    7b04:	00db      	lsls	r3, r3, #3
    7b06:	446b      	add	r3, sp
    7b08:	9304      	str	r3, [sp, #16]
    7b0a:	9809      	ldr	r0, [sp, #36]	; 0x24
    7b0c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    7b0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7b10:	f000 fdd4 	bl	86bc <_dtoa_r>
    7b14:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    7b16:	9013      	str	r0, [sp, #76]	; 0x4c
    7b18:	2f00      	cmp	r7, #0
    7b1a:	d002      	beq.n	7b22 <_vfprintf_r+0xf5a>
    7b1c:	9816      	ldr	r0, [sp, #88]	; 0x58
    7b1e:	2867      	cmp	r0, #103	; 0x67
    7b20:	d103      	bne.n	7b2a <_vfprintf_r+0xf62>
    7b22:	9907      	ldr	r1, [sp, #28]
    7b24:	07c9      	lsls	r1, r1, #31
    7b26:	d400      	bmi.n	7b2a <_vfprintf_r+0xf62>
    7b28:	e3d2      	b.n	82d0 <_vfprintf_r+0x1708>
    7b2a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    7b2c:	980e      	ldr	r0, [sp, #56]	; 0x38
    7b2e:	1c1f      	adds	r7, r3, #0
    7b30:	4457      	add	r7, sl
    7b32:	2800      	cmp	r0, #0
    7b34:	d008      	beq.n	7b48 <_vfprintf_r+0xf80>
    7b36:	781b      	ldrb	r3, [r3, #0]
    7b38:	2b30      	cmp	r3, #48	; 0x30
    7b3a:	d100      	bne.n	7b3e <_vfprintf_r+0xf76>
    7b3c:	e3cd      	b.n	82da <_vfprintf_r+0x1712>
    7b3e:	21ad      	movs	r1, #173	; 0xad
    7b40:	00c9      	lsls	r1, r1, #3
    7b42:	4469      	add	r1, sp
    7b44:	680a      	ldr	r2, [r1, #0]
    7b46:	18bf      	adds	r7, r7, r2
    7b48:	981a      	ldr	r0, [sp, #104]	; 0x68
    7b4a:	990a      	ldr	r1, [sp, #40]	; 0x28
    7b4c:	4bbf      	ldr	r3, [pc, #764]	; (7e4c <_vfprintf_r+0x1284>)
    7b4e:	4abe      	ldr	r2, [pc, #760]	; (7e48 <_vfprintf_r+0x1280>)
    7b50:	f006 f84a 	bl	dbe8 <____aeabi_dcmpeq_from_thumb>
    7b54:	2800      	cmp	r0, #0
    7b56:	d100      	bne.n	7b5a <_vfprintf_r+0xf92>
    7b58:	e368      	b.n	822c <_vfprintf_r+0x1664>
    7b5a:	22ac      	movs	r2, #172	; 0xac
    7b5c:	00d2      	lsls	r2, r2, #3
    7b5e:	446a      	add	r2, sp
    7b60:	6017      	str	r7, [r2, #0]
    7b62:	1c3b      	adds	r3, r7, #0
    7b64:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    7b66:	1a9b      	subs	r3, r3, r2
    7b68:	930e      	str	r3, [sp, #56]	; 0x38
    7b6a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    7b6c:	2b00      	cmp	r3, #0
    7b6e:	d003      	beq.n	7b78 <_vfprintf_r+0xfb0>
    7b70:	9f16      	ldr	r7, [sp, #88]	; 0x58
    7b72:	2f67      	cmp	r7, #103	; 0x67
    7b74:	d000      	beq.n	7b78 <_vfprintf_r+0xfb0>
    7b76:	e341      	b.n	81fc <_vfprintf_r+0x1634>
    7b78:	20ad      	movs	r0, #173	; 0xad
    7b7a:	00c0      	lsls	r0, r0, #3
    7b7c:	4468      	add	r0, sp
    7b7e:	6802      	ldr	r2, [r0, #0]
    7b80:	920c      	str	r2, [sp, #48]	; 0x30
    7b82:	1cd1      	adds	r1, r2, #3
    7b84:	db02      	blt.n	7b8c <_vfprintf_r+0xfc4>
    7b86:	4296      	cmp	r6, r2
    7b88:	db00      	blt.n	7b8c <_vfprintf_r+0xfc4>
    7b8a:	e371      	b.n	8270 <_vfprintf_r+0x16a8>
    7b8c:	9b16      	ldr	r3, [sp, #88]	; 0x58
    7b8e:	3b02      	subs	r3, #2
    7b90:	9316      	str	r3, [sp, #88]	; 0x58
    7b92:	1e56      	subs	r6, r2, #1
    7b94:	21ad      	movs	r1, #173	; 0xad
    7b96:	22ab      	movs	r2, #171	; 0xab
    7b98:	ab16      	add	r3, sp, #88	; 0x58
    7b9a:	00c9      	lsls	r1, r1, #3
    7b9c:	00d2      	lsls	r2, r2, #3
    7b9e:	781b      	ldrb	r3, [r3, #0]
    7ba0:	446a      	add	r2, sp
    7ba2:	4469      	add	r1, sp
    7ba4:	600e      	str	r6, [r1, #0]
    7ba6:	4692      	mov	sl, r2
    7ba8:	7013      	strb	r3, [r2, #0]
    7baa:	2e00      	cmp	r6, #0
    7bac:	da00      	bge.n	7bb0 <_vfprintf_r+0xfe8>
    7bae:	e3a5      	b.n	82fc <_vfprintf_r+0x1734>
    7bb0:	232b      	movs	r3, #43	; 0x2b
    7bb2:	7053      	strb	r3, [r2, #1]
    7bb4:	2e09      	cmp	r6, #9
    7bb6:	dc00      	bgt.n	7bba <_vfprintf_r+0xff2>
    7bb8:	e36a      	b.n	8290 <_vfprintf_r+0x16c8>
    7bba:	48a6      	ldr	r0, [pc, #664]	; (7e54 <_vfprintf_r+0x128c>)
    7bbc:	4468      	add	r0, sp
    7bbe:	4680      	mov	r8, r0
    7bc0:	1c07      	adds	r7, r0, #0
    7bc2:	1c30      	adds	r0, r6, #0
    7bc4:	210a      	movs	r1, #10
    7bc6:	f006 f80b 	bl	dbe0 <____aeabi_idivmod_from_thumb>
    7bca:	3f01      	subs	r7, #1
    7bcc:	3130      	adds	r1, #48	; 0x30
    7bce:	7039      	strb	r1, [r7, #0]
    7bd0:	1c30      	adds	r0, r6, #0
    7bd2:	210a      	movs	r1, #10
    7bd4:	f006 f848 	bl	dc68 <____aeabi_idiv_from_thumb>
    7bd8:	1c06      	adds	r6, r0, #0
    7bda:	2809      	cmp	r0, #9
    7bdc:	dcf1      	bgt.n	7bc2 <_vfprintf_r+0xffa>
    7bde:	1c02      	adds	r2, r0, #0
    7be0:	499d      	ldr	r1, [pc, #628]	; (7e58 <_vfprintf_r+0x1290>)
    7be2:	1e7b      	subs	r3, r7, #1
    7be4:	3230      	adds	r2, #48	; 0x30
    7be6:	701a      	strb	r2, [r3, #0]
    7be8:	4469      	add	r1, sp
    7bea:	4543      	cmp	r3, r8
    7bec:	d205      	bcs.n	7bfa <_vfprintf_r+0x1032>
    7bee:	781a      	ldrb	r2, [r3, #0]
    7bf0:	3301      	adds	r3, #1
    7bf2:	700a      	strb	r2, [r1, #0]
    7bf4:	3101      	adds	r1, #1
    7bf6:	4543      	cmp	r3, r8
    7bf8:	d3f9      	bcc.n	7bee <_vfprintf_r+0x1026>
    7bfa:	4652      	mov	r2, sl
    7bfc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    7bfe:	1a8a      	subs	r2, r1, r2
    7c00:	9e0e      	ldr	r6, [sp, #56]	; 0x38
    7c02:	921d      	str	r2, [sp, #116]	; 0x74
    7c04:	18d2      	adds	r2, r2, r3
    7c06:	920c      	str	r2, [sp, #48]	; 0x30
    7c08:	2e01      	cmp	r6, #1
    7c0a:	dc00      	bgt.n	7c0e <_vfprintf_r+0x1046>
    7c0c:	e383      	b.n	8316 <_vfprintf_r+0x174e>
    7c0e:	980c      	ldr	r0, [sp, #48]	; 0x30
    7c10:	2100      	movs	r1, #0
    7c12:	3001      	adds	r0, #1
    7c14:	900c      	str	r0, [sp, #48]	; 0x30
    7c16:	9119      	str	r1, [sp, #100]	; 0x64
    7c18:	9814      	ldr	r0, [sp, #80]	; 0x50
    7c1a:	2800      	cmp	r0, #0
    7c1c:	d000      	beq.n	7c20 <_vfprintf_r+0x1058>
    7c1e:	e2d0      	b.n	81c2 <_vfprintf_r+0x15fa>
    7c20:	990c      	ldr	r1, [sp, #48]	; 0x30
    7c22:	43cb      	mvns	r3, r1
    7c24:	17db      	asrs	r3, r3, #31
    7c26:	4019      	ands	r1, r3
    7c28:	464b      	mov	r3, r9
    7c2a:	910a      	str	r1, [sp, #40]	; 0x28
    7c2c:	781a      	ldrb	r2, [r3, #0]
    7c2e:	f7ff fa71 	bl	7114 <_vfprintf_r+0x54c>
    7c32:	9908      	ldr	r1, [sp, #32]
    7c34:	780b      	ldrb	r3, [r1, #0]
    7c36:	f7ff f84a 	bl	6cce <_vfprintf_r+0x106>
    7c3a:	9f07      	ldr	r7, [sp, #28]
    7c3c:	2340      	movs	r3, #64	; 0x40
    7c3e:	403b      	ands	r3, r7
    7c40:	d100      	bne.n	7c44 <_vfprintf_r+0x107c>
    7c42:	e1bf      	b.n	7fc4 <_vfprintf_r+0x13fc>
    7c44:	980f      	ldr	r0, [sp, #60]	; 0x3c
    7c46:	8800      	ldrh	r0, [r0, #0]
    7c48:	9111      	str	r1, [sp, #68]	; 0x44
    7c4a:	990f      	ldr	r1, [sp, #60]	; 0x3c
    7c4c:	3104      	adds	r1, #4
    7c4e:	9010      	str	r0, [sp, #64]	; 0x40
    7c50:	910f      	str	r1, [sp, #60]	; 0x3c
    7c52:	f7ff fab8 	bl	71c6 <_vfprintf_r+0x5fe>
    7c56:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    7c58:	2307      	movs	r3, #7
    7c5a:	3207      	adds	r2, #7
    7c5c:	439a      	bics	r2, r3
    7c5e:	6810      	ldr	r0, [r2, #0]
    7c60:	2708      	movs	r7, #8
    7c62:	18bf      	adds	r7, r7, r2
    7c64:	970f      	str	r7, [sp, #60]	; 0x3c
    7c66:	901a      	str	r0, [sp, #104]	; 0x68
    7c68:	6852      	ldr	r2, [r2, #4]
    7c6a:	921b      	str	r2, [sp, #108]	; 0x6c
    7c6c:	f7ff fa6b 	bl	7146 <_vfprintf_r+0x57e>
    7c70:	9807      	ldr	r0, [sp, #28]
    7c72:	06c0      	lsls	r0, r0, #27
    7c74:	d500      	bpl.n	7c78 <_vfprintf_r+0x10b0>
    7c76:	e198      	b.n	7faa <_vfprintf_r+0x13e2>
    7c78:	9b07      	ldr	r3, [sp, #28]
    7c7a:	065b      	lsls	r3, r3, #25
    7c7c:	d400      	bmi.n	7c80 <_vfprintf_r+0x10b8>
    7c7e:	e298      	b.n	81b2 <_vfprintf_r+0x15ea>
    7c80:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    7c82:	466f      	mov	r7, sp
    7c84:	2034      	movs	r0, #52	; 0x34
    7c86:	6833      	ldr	r3, [r6, #0]
    7c88:	5bc7      	ldrh	r7, [r0, r7]
    7c8a:	3604      	adds	r6, #4
    7c8c:	801f      	strh	r7, [r3, #0]
    7c8e:	960f      	str	r6, [sp, #60]	; 0x3c
    7c90:	f7fe ffe4 	bl	6c5c <_vfprintf_r+0x94>
    7c94:	9f07      	ldr	r7, [sp, #28]
    7c96:	2340      	movs	r3, #64	; 0x40
    7c98:	403b      	ands	r3, r7
    7c9a:	d100      	bne.n	7c9e <_vfprintf_r+0x10d6>
    7c9c:	e18d      	b.n	7fba <_vfprintf_r+0x13f2>
    7c9e:	980f      	ldr	r0, [sp, #60]	; 0x3c
    7ca0:	8800      	ldrh	r0, [r0, #0]
    7ca2:	9111      	str	r1, [sp, #68]	; 0x44
    7ca4:	990f      	ldr	r1, [sp, #60]	; 0x3c
    7ca6:	1c02      	adds	r2, r0, #0
    7ca8:	3104      	adds	r1, #4
    7caa:	1e53      	subs	r3, r2, #1
    7cac:	419a      	sbcs	r2, r3
    7cae:	9010      	str	r0, [sp, #64]	; 0x40
    7cb0:	910f      	str	r1, [sp, #60]	; 0x3c
    7cb2:	2301      	movs	r3, #1
    7cb4:	f7ff fa9f 	bl	71f6 <_vfprintf_r+0x62e>
    7cb8:	9b07      	ldr	r3, [sp, #28]
    7cba:	065b      	lsls	r3, r3, #25
    7cbc:	d400      	bmi.n	7cc0 <_vfprintf_r+0x10f8>
    7cbe:	e16b      	b.n	7f98 <_vfprintf_r+0x13d0>
    7cc0:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    7cc2:	980f      	ldr	r0, [sp, #60]	; 0x3c
    7cc4:	2300      	movs	r3, #0
    7cc6:	5efb      	ldrsh	r3, [r7, r3]
    7cc8:	3004      	adds	r0, #4
    7cca:	9310      	str	r3, [sp, #64]	; 0x40
    7ccc:	17db      	asrs	r3, r3, #31
    7cce:	9311      	str	r3, [sp, #68]	; 0x44
    7cd0:	900f      	str	r0, [sp, #60]	; 0x3c
    7cd2:	f7ff f9d6 	bl	7082 <_vfprintf_r+0x4ba>
    7cd6:	9807      	ldr	r0, [sp, #28]
    7cd8:	2340      	movs	r3, #64	; 0x40
    7cda:	4018      	ands	r0, r3
    7cdc:	d100      	bne.n	7ce0 <_vfprintf_r+0x1118>
    7cde:	e13a      	b.n	7f56 <_vfprintf_r+0x138e>
    7ce0:	980f      	ldr	r0, [sp, #60]	; 0x3c
    7ce2:	8800      	ldrh	r0, [r0, #0]
    7ce4:	1c02      	adds	r2, r0, #0
    7ce6:	1e53      	subs	r3, r2, #1
    7ce8:	419a      	sbcs	r2, r3
    7cea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    7cec:	3304      	adds	r3, #4
    7cee:	930f      	str	r3, [sp, #60]	; 0x3c
    7cf0:	9010      	str	r0, [sp, #64]	; 0x40
    7cf2:	9111      	str	r1, [sp, #68]	; 0x44
    7cf4:	1c0b      	adds	r3, r1, #0
    7cf6:	f7ff fa7e 	bl	71f6 <_vfprintf_r+0x62e>
    7cfa:	46bb      	mov	fp, r7
    7cfc:	1c17      	adds	r7, r2, #0
    7cfe:	2610      	movs	r6, #16
    7d00:	1c32      	adds	r2, r6, #0
    7d02:	605d      	str	r5, [r3, #4]
    7d04:	4442      	add	r2, r8
    7d06:	601a      	str	r2, [r3, #0]
    7d08:	68a3      	ldr	r3, [r4, #8]
    7d0a:	18eb      	adds	r3, r5, r3
    7d0c:	e4d9      	b.n	76c2 <_vfprintf_r+0xafa>
    7d0e:	46bb      	mov	fp, r7
    7d10:	1c17      	adds	r7, r2, #0
    7d12:	2610      	movs	r6, #16
    7d14:	1c32      	adds	r2, r6, #0
    7d16:	4442      	add	r2, r8
    7d18:	603a      	str	r2, [r7, #0]
    7d1a:	68a2      	ldr	r2, [r4, #8]
    7d1c:	18aa      	adds	r2, r5, r2
    7d1e:	607d      	str	r5, [r7, #4]
    7d20:	60a2      	str	r2, [r4, #8]
    7d22:	6862      	ldr	r2, [r4, #4]
    7d24:	3201      	adds	r2, #1
    7d26:	6062      	str	r2, [r4, #4]
    7d28:	2a07      	cmp	r2, #7
    7d2a:	dd00      	ble.n	7d2e <_vfprintf_r+0x1166>
    7d2c:	e20a      	b.n	8144 <_vfprintf_r+0x157c>
    7d2e:	27ad      	movs	r7, #173	; 0xad
    7d30:	00ff      	lsls	r7, r7, #3
    7d32:	446f      	add	r7, sp
    7d34:	683d      	ldr	r5, [r7, #0]
    7d36:	980e      	ldr	r0, [sp, #56]	; 0x38
    7d38:	4285      	cmp	r5, r0
    7d3a:	db4b      	blt.n	7dd4 <_vfprintf_r+0x120c>
    7d3c:	9907      	ldr	r1, [sp, #28]
    7d3e:	07c9      	lsls	r1, r1, #31
    7d40:	d448      	bmi.n	7dd4 <_vfprintf_r+0x120c>
    7d42:	9813      	ldr	r0, [sp, #76]	; 0x4c
    7d44:	1c02      	adds	r2, r0, #0
    7d46:	9819      	ldr	r0, [sp, #100]	; 0x64
    7d48:	9e0e      	ldr	r6, [sp, #56]	; 0x38
    7d4a:	4651      	mov	r1, sl
    7d4c:	1812      	adds	r2, r2, r0
    7d4e:	1a88      	subs	r0, r1, r2
    7d50:	1b71      	subs	r1, r6, r5
    7d52:	1c0e      	adds	r6, r1, #0
    7d54:	4281      	cmp	r1, r0
    7d56:	dd00      	ble.n	7d5a <_vfprintf_r+0x1192>
    7d58:	1c06      	adds	r6, r0, #0
    7d5a:	2e00      	cmp	r6, #0
    7d5c:	dd0b      	ble.n	7d76 <_vfprintf_r+0x11ae>
    7d5e:	601a      	str	r2, [r3, #0]
    7d60:	68a2      	ldr	r2, [r4, #8]
    7d62:	18b2      	adds	r2, r6, r2
    7d64:	605e      	str	r6, [r3, #4]
    7d66:	60a2      	str	r2, [r4, #8]
    7d68:	6862      	ldr	r2, [r4, #4]
    7d6a:	3201      	adds	r2, #1
    7d6c:	6062      	str	r2, [r4, #4]
    7d6e:	3308      	adds	r3, #8
    7d70:	2a07      	cmp	r2, #7
    7d72:	dd00      	ble.n	7d76 <_vfprintf_r+0x11ae>
    7d74:	e1d4      	b.n	8120 <_vfprintf_r+0x1558>
    7d76:	43f5      	mvns	r5, r6
    7d78:	17ed      	asrs	r5, r5, #31
    7d7a:	4035      	ands	r5, r6
    7d7c:	1b4d      	subs	r5, r1, r5
    7d7e:	2d00      	cmp	r5, #0
    7d80:	dd45      	ble.n	7e0e <_vfprintf_r+0x1246>
    7d82:	2d10      	cmp	r5, #16
    7d84:	dc00      	bgt.n	7d88 <_vfprintf_r+0x11c0>
    7d86:	e2e2      	b.n	834e <_vfprintf_r+0x1786>
    7d88:	4934      	ldr	r1, [pc, #208]	; (7e5c <_vfprintf_r+0x1294>)
    7d8a:	2210      	movs	r2, #16
    7d8c:	4688      	mov	r8, r1
    7d8e:	1c16      	adds	r6, r2, #0
    7d90:	4446      	add	r6, r8
    7d92:	4691      	mov	r9, r2
    7d94:	465f      	mov	r7, fp
    7d96:	e005      	b.n	7da4 <_vfprintf_r+0x11dc>
    7d98:	3308      	adds	r3, #8
    7d9a:	1c1a      	adds	r2, r3, #0
    7d9c:	3208      	adds	r2, #8
    7d9e:	3d10      	subs	r5, #16
    7da0:	2d10      	cmp	r5, #16
    7da2:	dd37      	ble.n	7e14 <_vfprintf_r+0x124c>
    7da4:	68a2      	ldr	r2, [r4, #8]
    7da6:	4648      	mov	r0, r9
    7da8:	3210      	adds	r2, #16
    7daa:	601e      	str	r6, [r3, #0]
    7dac:	6058      	str	r0, [r3, #4]
    7dae:	60a2      	str	r2, [r4, #8]
    7db0:	6862      	ldr	r2, [r4, #4]
    7db2:	3201      	adds	r2, #1
    7db4:	6062      	str	r2, [r4, #4]
    7db6:	2a07      	cmp	r2, #7
    7db8:	ddee      	ble.n	7d98 <_vfprintf_r+0x11d0>
    7dba:	9809      	ldr	r0, [sp, #36]	; 0x24
    7dbc:	1c39      	adds	r1, r7, #0
    7dbe:	1c22      	adds	r2, r4, #0
    7dc0:	f003 fd42 	bl	b848 <__sprint_r>
    7dc4:	2800      	cmp	r0, #0
    7dc6:	d000      	beq.n	7dca <_vfprintf_r+0x1202>
    7dc8:	e4a6      	b.n	7718 <_vfprintf_r+0xb50>
    7dca:	4a25      	ldr	r2, [pc, #148]	; (7e60 <_vfprintf_r+0x1298>)
    7dcc:	4b25      	ldr	r3, [pc, #148]	; (7e64 <_vfprintf_r+0x129c>)
    7dce:	446a      	add	r2, sp
    7dd0:	446b      	add	r3, sp
    7dd2:	e7e4      	b.n	7d9e <_vfprintf_r+0x11d6>
    7dd4:	9a18      	ldr	r2, [sp, #96]	; 0x60
    7dd6:	9e1c      	ldr	r6, [sp, #112]	; 0x70
    7dd8:	601a      	str	r2, [r3, #0]
    7dda:	68a2      	ldr	r2, [r4, #8]
    7ddc:	1992      	adds	r2, r2, r6
    7dde:	605e      	str	r6, [r3, #4]
    7de0:	60a2      	str	r2, [r4, #8]
    7de2:	6862      	ldr	r2, [r4, #4]
    7de4:	3201      	adds	r2, #1
    7de6:	6062      	str	r2, [r4, #4]
    7de8:	3308      	adds	r3, #8
    7dea:	2a07      	cmp	r2, #7
    7dec:	dda9      	ble.n	7d42 <_vfprintf_r+0x117a>
    7dee:	9809      	ldr	r0, [sp, #36]	; 0x24
    7df0:	4659      	mov	r1, fp
    7df2:	1c22      	adds	r2, r4, #0
    7df4:	f003 fd28 	bl	b848 <__sprint_r>
    7df8:	2800      	cmp	r0, #0
    7dfa:	d001      	beq.n	7e00 <_vfprintf_r+0x1238>
    7dfc:	f7ff f8dc 	bl	6fb8 <_vfprintf_r+0x3f0>
    7e00:	27ad      	movs	r7, #173	; 0xad
    7e02:	00ff      	lsls	r7, r7, #3
    7e04:	4b17      	ldr	r3, [pc, #92]	; (7e64 <_vfprintf_r+0x129c>)
    7e06:	446f      	add	r7, sp
    7e08:	683d      	ldr	r5, [r7, #0]
    7e0a:	446b      	add	r3, sp
    7e0c:	e799      	b.n	7d42 <_vfprintf_r+0x117a>
    7e0e:	1c1f      	adds	r7, r3, #0
    7e10:	f7ff f848 	bl	6ea4 <_vfprintf_r+0x2dc>
    7e14:	46bb      	mov	fp, r7
    7e16:	1c17      	adds	r7, r2, #0
    7e18:	2110      	movs	r1, #16
    7e1a:	1c0a      	adds	r2, r1, #0
    7e1c:	e771      	b.n	7d02 <_vfprintf_r+0x113a>
    7e1e:	490f      	ldr	r1, [pc, #60]	; (7e5c <_vfprintf_r+0x1294>)
    7e20:	1c2f      	adds	r7, r5, #0
    7e22:	3708      	adds	r7, #8
    7e24:	4688      	mov	r8, r1
    7e26:	f7ff f81b 	bl	6e60 <_vfprintf_r+0x298>
    7e2a:	9809      	ldr	r0, [sp, #36]	; 0x24
    7e2c:	4659      	mov	r1, fp
    7e2e:	1c22      	adds	r2, r4, #0
    7e30:	f003 fd0a 	bl	b848 <__sprint_r>
    7e34:	2800      	cmp	r0, #0
    7e36:	d001      	beq.n	7e3c <_vfprintf_r+0x1274>
    7e38:	f7ff f8be 	bl	6fb8 <_vfprintf_r+0x3f0>
    7e3c:	4f09      	ldr	r7, [pc, #36]	; (7e64 <_vfprintf_r+0x129c>)
    7e3e:	446f      	add	r7, sp
    7e40:	f7ff fb46 	bl	74d0 <_vfprintf_r+0x908>
    7e44:	46c0      	nop			; (mov r8, r8)
    7e46:	46c0      	nop			; (mov r8, r8)
	...
    7e50:	00000564 	.word	0x00000564
    7e54:	00000483 	.word	0x00000483
    7e58:	0000055a 	.word	0x0000055a
    7e5c:	0000e03c 	.word	0x0000e03c
    7e60:	000004ec 	.word	0x000004ec
    7e64:	000004e4 	.word	0x000004e4
    7e68:	4bdc      	ldr	r3, [pc, #880]	; (81dc <_vfprintf_r+0x1614>)
    7e6a:	603b      	str	r3, [r7, #0]
    7e6c:	2301      	movs	r3, #1
    7e6e:	607b      	str	r3, [r7, #4]
    7e70:	68a3      	ldr	r3, [r4, #8]
    7e72:	3301      	adds	r3, #1
    7e74:	60a3      	str	r3, [r4, #8]
    7e76:	6863      	ldr	r3, [r4, #4]
    7e78:	3301      	adds	r3, #1
    7e7a:	6063      	str	r3, [r4, #4]
    7e7c:	3708      	adds	r7, #8
    7e7e:	2b07      	cmp	r3, #7
    7e80:	dd00      	ble.n	7e84 <_vfprintf_r+0x12bc>
    7e82:	e0ad      	b.n	7fe0 <_vfprintf_r+0x1418>
    7e84:	2d00      	cmp	r5, #0
    7e86:	d107      	bne.n	7e98 <_vfprintf_r+0x12d0>
    7e88:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    7e8a:	2a00      	cmp	r2, #0
    7e8c:	d104      	bne.n	7e98 <_vfprintf_r+0x12d0>
    7e8e:	9b07      	ldr	r3, [sp, #28]
    7e90:	07db      	lsls	r3, r3, #31
    7e92:	d401      	bmi.n	7e98 <_vfprintf_r+0x12d0>
    7e94:	f7ff f806 	bl	6ea4 <_vfprintf_r+0x2dc>
    7e98:	981c      	ldr	r0, [sp, #112]	; 0x70
    7e9a:	68a3      	ldr	r3, [r4, #8]
    7e9c:	9e18      	ldr	r6, [sp, #96]	; 0x60
    7e9e:	181b      	adds	r3, r3, r0
    7ea0:	603e      	str	r6, [r7, #0]
    7ea2:	6078      	str	r0, [r7, #4]
    7ea4:	60a3      	str	r3, [r4, #8]
    7ea6:	6863      	ldr	r3, [r4, #4]
    7ea8:	3301      	adds	r3, #1
    7eaa:	6063      	str	r3, [r4, #4]
    7eac:	3708      	adds	r7, #8
    7eae:	2b07      	cmp	r3, #7
    7eb0:	dd00      	ble.n	7eb4 <_vfprintf_r+0x12ec>
    7eb2:	e0b5      	b.n	8020 <_vfprintf_r+0x1458>
    7eb4:	426d      	negs	r5, r5
    7eb6:	2d00      	cmp	r5, #0
    7eb8:	dc00      	bgt.n	7ebc <_vfprintf_r+0x12f4>
    7eba:	e0f4      	b.n	80a6 <_vfprintf_r+0x14de>
    7ebc:	2d10      	cmp	r5, #16
    7ebe:	dc00      	bgt.n	7ec2 <_vfprintf_r+0x12fa>
    7ec0:	e25e      	b.n	8380 <_vfprintf_r+0x17b8>
    7ec2:	4bc7      	ldr	r3, [pc, #796]	; (81e0 <_vfprintf_r+0x1618>)
    7ec4:	2010      	movs	r0, #16
    7ec6:	4698      	mov	r8, r3
    7ec8:	1c06      	adds	r6, r0, #0
    7eca:	1c3b      	adds	r3, r7, #0
    7ecc:	4446      	add	r6, r8
    7ece:	4681      	mov	r9, r0
    7ed0:	465f      	mov	r7, fp
    7ed2:	e003      	b.n	7edc <_vfprintf_r+0x1314>
    7ed4:	3d10      	subs	r5, #16
    7ed6:	2d10      	cmp	r5, #16
    7ed8:	dc00      	bgt.n	7edc <_vfprintf_r+0x1314>
    7eda:	e0c9      	b.n	8070 <_vfprintf_r+0x14a8>
    7edc:	68a2      	ldr	r2, [r4, #8]
    7ede:	4649      	mov	r1, r9
    7ee0:	3210      	adds	r2, #16
    7ee2:	601e      	str	r6, [r3, #0]
    7ee4:	6059      	str	r1, [r3, #4]
    7ee6:	60a2      	str	r2, [r4, #8]
    7ee8:	6862      	ldr	r2, [r4, #4]
    7eea:	3201      	adds	r2, #1
    7eec:	6062      	str	r2, [r4, #4]
    7eee:	3308      	adds	r3, #8
    7ef0:	2a07      	cmp	r2, #7
    7ef2:	ddef      	ble.n	7ed4 <_vfprintf_r+0x130c>
    7ef4:	9809      	ldr	r0, [sp, #36]	; 0x24
    7ef6:	1c39      	adds	r1, r7, #0
    7ef8:	1c22      	adds	r2, r4, #0
    7efa:	f003 fca5 	bl	b848 <__sprint_r>
    7efe:	2800      	cmp	r0, #0
    7f00:	d001      	beq.n	7f06 <_vfprintf_r+0x133e>
    7f02:	f7ff fc09 	bl	7718 <_vfprintf_r+0xb50>
    7f06:	4bb7      	ldr	r3, [pc, #732]	; (81e4 <_vfprintf_r+0x161c>)
    7f08:	446b      	add	r3, sp
    7f0a:	e7e3      	b.n	7ed4 <_vfprintf_r+0x130c>
    7f0c:	9809      	ldr	r0, [sp, #36]	; 0x24
    7f0e:	4659      	mov	r1, fp
    7f10:	1c22      	adds	r2, r4, #0
    7f12:	f003 fc99 	bl	b848 <__sprint_r>
    7f16:	2800      	cmp	r0, #0
    7f18:	d001      	beq.n	7f1e <_vfprintf_r+0x1356>
    7f1a:	f7ff f84d 	bl	6fb8 <_vfprintf_r+0x3f0>
    7f1e:	4eb1      	ldr	r6, [pc, #708]	; (81e4 <_vfprintf_r+0x161c>)
    7f20:	4fb1      	ldr	r7, [pc, #708]	; (81e8 <_vfprintf_r+0x1620>)
    7f22:	446e      	add	r6, sp
    7f24:	446f      	add	r7, sp
    7f26:	46b1      	mov	r9, r6
    7f28:	f7ff fbc2 	bl	76b0 <_vfprintf_r+0xae8>
    7f2c:	9b07      	ldr	r3, [sp, #28]
    7f2e:	3101      	adds	r1, #1
    7f30:	4303      	orrs	r3, r0
    7f32:	9108      	str	r1, [sp, #32]
    7f34:	9307      	str	r3, [sp, #28]
    7f36:	780b      	ldrb	r3, [r1, #0]
    7f38:	f7fe fec9 	bl	6cce <_vfprintf_r+0x106>
    7f3c:	980c      	ldr	r0, [sp, #48]	; 0x30
    7f3e:	43c3      	mvns	r3, r0
    7f40:	17db      	asrs	r3, r3, #31
    7f42:	4018      	ands	r0, r3
    7f44:	4649      	mov	r1, r9
    7f46:	2300      	movs	r3, #0
    7f48:	900a      	str	r0, [sp, #40]	; 0x28
    7f4a:	780a      	ldrb	r2, [r1, #0]
    7f4c:	970f      	str	r7, [sp, #60]	; 0x3c
    7f4e:	9314      	str	r3, [sp, #80]	; 0x50
    7f50:	9319      	str	r3, [sp, #100]	; 0x64
    7f52:	f7ff f8df 	bl	7114 <_vfprintf_r+0x54c>
    7f56:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    7f58:	990f      	ldr	r1, [sp, #60]	; 0x3c
    7f5a:	683f      	ldr	r7, [r7, #0]
    7f5c:	3104      	adds	r1, #4
    7f5e:	1c3a      	adds	r2, r7, #0
    7f60:	1e53      	subs	r3, r2, #1
    7f62:	419a      	sbcs	r2, r3
    7f64:	9710      	str	r7, [sp, #64]	; 0x40
    7f66:	9011      	str	r0, [sp, #68]	; 0x44
    7f68:	910f      	str	r1, [sp, #60]	; 0x3c
    7f6a:	1c03      	adds	r3, r0, #0
    7f6c:	f7ff f943 	bl	71f6 <_vfprintf_r+0x62e>
    7f70:	9f16      	ldr	r7, [sp, #88]	; 0x58
    7f72:	2f47      	cmp	r7, #71	; 0x47
    7f74:	dd00      	ble.n	7f78 <_vfprintf_r+0x13b0>
    7f76:	e119      	b.n	81ac <_vfprintf_r+0x15e4>
    7f78:	489c      	ldr	r0, [pc, #624]	; (81ec <_vfprintf_r+0x1624>)
    7f7a:	9013      	str	r0, [sp, #76]	; 0x4c
    7f7c:	9a07      	ldr	r2, [sp, #28]
    7f7e:	2380      	movs	r3, #128	; 0x80
    7f80:	439a      	bics	r2, r3
    7f82:	2603      	movs	r6, #3
    7f84:	2700      	movs	r7, #0
    7f86:	464b      	mov	r3, r9
    7f88:	9207      	str	r2, [sp, #28]
    7f8a:	960a      	str	r6, [sp, #40]	; 0x28
    7f8c:	781a      	ldrb	r2, [r3, #0]
    7f8e:	960c      	str	r6, [sp, #48]	; 0x30
    7f90:	9714      	str	r7, [sp, #80]	; 0x50
    7f92:	9719      	str	r7, [sp, #100]	; 0x64
    7f94:	f7ff f8be 	bl	7114 <_vfprintf_r+0x54c>
    7f98:	990f      	ldr	r1, [sp, #60]	; 0x3c
    7f9a:	680b      	ldr	r3, [r1, #0]
    7f9c:	3104      	adds	r1, #4
    7f9e:	9310      	str	r3, [sp, #64]	; 0x40
    7fa0:	17db      	asrs	r3, r3, #31
    7fa2:	9311      	str	r3, [sp, #68]	; 0x44
    7fa4:	910f      	str	r1, [sp, #60]	; 0x3c
    7fa6:	f7ff f86c 	bl	7082 <_vfprintf_r+0x4ba>
    7faa:	990f      	ldr	r1, [sp, #60]	; 0x3c
    7fac:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    7fae:	680b      	ldr	r3, [r1, #0]
    7fb0:	3104      	adds	r1, #4
    7fb2:	601a      	str	r2, [r3, #0]
    7fb4:	910f      	str	r1, [sp, #60]	; 0x3c
    7fb6:	f7fe fe51 	bl	6c5c <_vfprintf_r+0x94>
    7fba:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    7fbc:	6812      	ldr	r2, [r2, #0]
    7fbe:	9311      	str	r3, [sp, #68]	; 0x44
    7fc0:	9210      	str	r2, [sp, #64]	; 0x40
    7fc2:	e4d0      	b.n	7966 <_vfprintf_r+0xd9e>
    7fc4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    7fc6:	6812      	ldr	r2, [r2, #0]
    7fc8:	9311      	str	r3, [sp, #68]	; 0x44
    7fca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    7fcc:	3304      	adds	r3, #4
    7fce:	9210      	str	r2, [sp, #64]	; 0x40
    7fd0:	930f      	str	r3, [sp, #60]	; 0x3c
    7fd2:	f7ff f8f8 	bl	71c6 <_vfprintf_r+0x5fe>
    7fd6:	222d      	movs	r2, #45	; 0x2d
    7fd8:	464b      	mov	r3, r9
    7fda:	701a      	strb	r2, [r3, #0]
    7fdc:	f7ff f8c7 	bl	716e <_vfprintf_r+0x5a6>
    7fe0:	9809      	ldr	r0, [sp, #36]	; 0x24
    7fe2:	4659      	mov	r1, fp
    7fe4:	1c22      	adds	r2, r4, #0
    7fe6:	f003 fc2f 	bl	b848 <__sprint_r>
    7fea:	2800      	cmp	r0, #0
    7fec:	d001      	beq.n	7ff2 <_vfprintf_r+0x142a>
    7fee:	f7fe ffe3 	bl	6fb8 <_vfprintf_r+0x3f0>
    7ff2:	21ad      	movs	r1, #173	; 0xad
    7ff4:	00c9      	lsls	r1, r1, #3
    7ff6:	4f7b      	ldr	r7, [pc, #492]	; (81e4 <_vfprintf_r+0x161c>)
    7ff8:	4469      	add	r1, sp
    7ffa:	680d      	ldr	r5, [r1, #0]
    7ffc:	446f      	add	r7, sp
    7ffe:	e741      	b.n	7e84 <_vfprintf_r+0x12bc>
    8000:	9809      	ldr	r0, [sp, #36]	; 0x24
    8002:	4659      	mov	r1, fp
    8004:	1c22      	adds	r2, r4, #0
    8006:	f003 fc1f 	bl	b848 <__sprint_r>
    800a:	2800      	cmp	r0, #0
    800c:	d001      	beq.n	8012 <_vfprintf_r+0x144a>
    800e:	f7fe ffd3 	bl	6fb8 <_vfprintf_r+0x3f0>
    8012:	4d74      	ldr	r5, [pc, #464]	; (81e4 <_vfprintf_r+0x161c>)
    8014:	4f74      	ldr	r7, [pc, #464]	; (81e8 <_vfprintf_r+0x1620>)
    8016:	446d      	add	r5, sp
    8018:	446f      	add	r7, sp
    801a:	46a9      	mov	r9, r5
    801c:	f7ff fb48 	bl	76b0 <_vfprintf_r+0xae8>
    8020:	9809      	ldr	r0, [sp, #36]	; 0x24
    8022:	4659      	mov	r1, fp
    8024:	1c22      	adds	r2, r4, #0
    8026:	f003 fc0f 	bl	b848 <__sprint_r>
    802a:	2800      	cmp	r0, #0
    802c:	d001      	beq.n	8032 <_vfprintf_r+0x146a>
    802e:	f7fe ffc3 	bl	6fb8 <_vfprintf_r+0x3f0>
    8032:	21ad      	movs	r1, #173	; 0xad
    8034:	00c9      	lsls	r1, r1, #3
    8036:	4f6b      	ldr	r7, [pc, #428]	; (81e4 <_vfprintf_r+0x161c>)
    8038:	4469      	add	r1, sp
    803a:	680d      	ldr	r5, [r1, #0]
    803c:	446f      	add	r7, sp
    803e:	e739      	b.n	7eb4 <_vfprintf_r+0x12ec>
    8040:	1c2f      	adds	r7, r5, #0
    8042:	3708      	adds	r7, #8
    8044:	46a9      	mov	r9, r5
    8046:	f7ff fb33 	bl	76b0 <_vfprintf_r+0xae8>
    804a:	4869      	ldr	r0, [pc, #420]	; (81f0 <_vfprintf_r+0x1628>)
    804c:	9013      	str	r0, [sp, #76]	; 0x4c
    804e:	f7ff f895 	bl	717c <_vfprintf_r+0x5b4>
    8052:	9809      	ldr	r0, [sp, #36]	; 0x24
    8054:	4659      	mov	r1, fp
    8056:	1c22      	adds	r2, r4, #0
    8058:	f003 fbf6 	bl	b848 <__sprint_r>
    805c:	2800      	cmp	r0, #0
    805e:	d001      	beq.n	8064 <_vfprintf_r+0x149c>
    8060:	f7fe ffaa 	bl	6fb8 <_vfprintf_r+0x3f0>
    8064:	4b5f      	ldr	r3, [pc, #380]	; (81e4 <_vfprintf_r+0x161c>)
    8066:	446b      	add	r3, sp
    8068:	f7ff fa4d 	bl	7506 <_vfprintf_r+0x93e>
    806c:	1c3b      	adds	r3, r7, #0
    806e:	e65e      	b.n	7d2e <_vfprintf_r+0x1166>
    8070:	46bb      	mov	fp, r7
    8072:	1c1f      	adds	r7, r3, #0
    8074:	2210      	movs	r2, #16
    8076:	1c13      	adds	r3, r2, #0
    8078:	4443      	add	r3, r8
    807a:	603b      	str	r3, [r7, #0]
    807c:	68a3      	ldr	r3, [r4, #8]
    807e:	18eb      	adds	r3, r5, r3
    8080:	607d      	str	r5, [r7, #4]
    8082:	60a3      	str	r3, [r4, #8]
    8084:	6863      	ldr	r3, [r4, #4]
    8086:	3301      	adds	r3, #1
    8088:	6063      	str	r3, [r4, #4]
    808a:	3708      	adds	r7, #8
    808c:	2b07      	cmp	r3, #7
    808e:	dd0a      	ble.n	80a6 <_vfprintf_r+0x14de>
    8090:	9809      	ldr	r0, [sp, #36]	; 0x24
    8092:	4659      	mov	r1, fp
    8094:	1c22      	adds	r2, r4, #0
    8096:	f003 fbd7 	bl	b848 <__sprint_r>
    809a:	2800      	cmp	r0, #0
    809c:	d001      	beq.n	80a2 <_vfprintf_r+0x14da>
    809e:	f7fe ff8b 	bl	6fb8 <_vfprintf_r+0x3f0>
    80a2:	4f50      	ldr	r7, [pc, #320]	; (81e4 <_vfprintf_r+0x161c>)
    80a4:	446f      	add	r7, sp
    80a6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    80a8:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    80aa:	603b      	str	r3, [r7, #0]
    80ac:	f7fe feee 	bl	6e8c <_vfprintf_r+0x2c4>
    80b0:	9813      	ldr	r0, [sp, #76]	; 0x4c
    80b2:	f7fd fa9d 	bl	55f0 <strlen>
    80b6:	43c3      	mvns	r3, r0
    80b8:	17db      	asrs	r3, r3, #31
    80ba:	900c      	str	r0, [sp, #48]	; 0x30
    80bc:	464e      	mov	r6, r9
    80be:	4018      	ands	r0, r3
    80c0:	970f      	str	r7, [sp, #60]	; 0x3c
    80c2:	2700      	movs	r7, #0
    80c4:	900a      	str	r0, [sp, #40]	; 0x28
    80c6:	7832      	ldrb	r2, [r6, #0]
    80c8:	9714      	str	r7, [sp, #80]	; 0x50
    80ca:	9719      	str	r7, [sp, #100]	; 0x64
    80cc:	f7ff f822 	bl	7114 <_vfprintf_r+0x54c>
    80d0:	4a43      	ldr	r2, [pc, #268]	; (81e0 <_vfprintf_r+0x1618>)
    80d2:	1c2b      	adds	r3, r5, #0
    80d4:	3308      	adds	r3, #8
    80d6:	4690      	mov	r8, r2
    80d8:	f7fe fe50 	bl	6d7c <_vfprintf_r+0x1b4>
    80dc:	9809      	ldr	r0, [sp, #36]	; 0x24
    80de:	4659      	mov	r1, fp
    80e0:	1c22      	adds	r2, r4, #0
    80e2:	f003 fbb1 	bl	b848 <__sprint_r>
    80e6:	2800      	cmp	r0, #0
    80e8:	d001      	beq.n	80ee <_vfprintf_r+0x1526>
    80ea:	f7fe ff65 	bl	6fb8 <_vfprintf_r+0x3f0>
    80ee:	4f3d      	ldr	r7, [pc, #244]	; (81e4 <_vfprintf_r+0x161c>)
    80f0:	446f      	add	r7, sp
    80f2:	f7ff fb59 	bl	77a8 <_vfprintf_r+0xbe0>
    80f6:	9809      	ldr	r0, [sp, #36]	; 0x24
    80f8:	4659      	mov	r1, fp
    80fa:	1c22      	adds	r2, r4, #0
    80fc:	f003 fba4 	bl	b848 <__sprint_r>
    8100:	2800      	cmp	r0, #0
    8102:	d001      	beq.n	8108 <_vfprintf_r+0x1540>
    8104:	f7fe ff58 	bl	6fb8 <_vfprintf_r+0x3f0>
    8108:	4936      	ldr	r1, [pc, #216]	; (81e4 <_vfprintf_r+0x161c>)
    810a:	4f37      	ldr	r7, [pc, #220]	; (81e8 <_vfprintf_r+0x1620>)
    810c:	4469      	add	r1, sp
    810e:	446f      	add	r7, sp
    8110:	4689      	mov	r9, r1
    8112:	f7ff facd 	bl	76b0 <_vfprintf_r+0xae8>
    8116:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    8118:	1ae3      	subs	r3, r4, r3
    811a:	930c      	str	r3, [sp, #48]	; 0x30
    811c:	f7fe fff0 	bl	7100 <_vfprintf_r+0x538>
    8120:	9809      	ldr	r0, [sp, #36]	; 0x24
    8122:	4659      	mov	r1, fp
    8124:	1c22      	adds	r2, r4, #0
    8126:	f003 fb8f 	bl	b848 <__sprint_r>
    812a:	2800      	cmp	r0, #0
    812c:	d001      	beq.n	8132 <_vfprintf_r+0x156a>
    812e:	f7fe ff43 	bl	6fb8 <_vfprintf_r+0x3f0>
    8132:	27ad      	movs	r7, #173	; 0xad
    8134:	00ff      	lsls	r7, r7, #3
    8136:	446f      	add	r7, sp
    8138:	6839      	ldr	r1, [r7, #0]
    813a:	980e      	ldr	r0, [sp, #56]	; 0x38
    813c:	4b29      	ldr	r3, [pc, #164]	; (81e4 <_vfprintf_r+0x161c>)
    813e:	1a41      	subs	r1, r0, r1
    8140:	446b      	add	r3, sp
    8142:	e618      	b.n	7d76 <_vfprintf_r+0x11ae>
    8144:	9809      	ldr	r0, [sp, #36]	; 0x24
    8146:	4659      	mov	r1, fp
    8148:	1c22      	adds	r2, r4, #0
    814a:	f003 fb7d 	bl	b848 <__sprint_r>
    814e:	2800      	cmp	r0, #0
    8150:	d001      	beq.n	8156 <_vfprintf_r+0x158e>
    8152:	f7fe ff31 	bl	6fb8 <_vfprintf_r+0x3f0>
    8156:	4b23      	ldr	r3, [pc, #140]	; (81e4 <_vfprintf_r+0x161c>)
    8158:	446b      	add	r3, sp
    815a:	e5e8      	b.n	7d2e <_vfprintf_r+0x1166>
    815c:	960c      	str	r6, [sp, #48]	; 0x30
    815e:	2e06      	cmp	r6, #6
    8160:	d90a      	bls.n	8178 <_vfprintf_r+0x15b0>
    8162:	2106      	movs	r1, #6
    8164:	910c      	str	r1, [sp, #48]	; 0x30
    8166:	910a      	str	r1, [sp, #40]	; 0x28
    8168:	4b22      	ldr	r3, [pc, #136]	; (81f4 <_vfprintf_r+0x162c>)
    816a:	2200      	movs	r2, #0
    816c:	970f      	str	r7, [sp, #60]	; 0x3c
    816e:	9214      	str	r2, [sp, #80]	; 0x50
    8170:	9219      	str	r2, [sp, #100]	; 0x64
    8172:	9313      	str	r3, [sp, #76]	; 0x4c
    8174:	f7fe fdc6 	bl	6d04 <_vfprintf_r+0x13c>
    8178:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    817a:	43d3      	mvns	r3, r2
    817c:	17db      	asrs	r3, r3, #31
    817e:	401a      	ands	r2, r3
    8180:	920a      	str	r2, [sp, #40]	; 0x28
    8182:	e7f1      	b.n	8168 <_vfprintf_r+0x15a0>
    8184:	9809      	ldr	r0, [sp, #36]	; 0x24
    8186:	4651      	mov	r1, sl
    8188:	f000 f986 	bl	8498 <__swsetup_r>
    818c:	2800      	cmp	r0, #0
    818e:	d001      	beq.n	8194 <_vfprintf_r+0x15cc>
    8190:	f7fe ff17 	bl	6fc2 <_vfprintf_r+0x3fa>
    8194:	4651      	mov	r1, sl
    8196:	898a      	ldrh	r2, [r1, #12]
    8198:	1c13      	adds	r3, r2, #0
    819a:	f7fe fd49 	bl	6c30 <_vfprintf_r+0x68>
    819e:	4e10      	ldr	r6, [pc, #64]	; (81e0 <_vfprintf_r+0x1618>)
    81a0:	46b0      	mov	r8, r6
    81a2:	f7fe fec1 	bl	6f28 <_vfprintf_r+0x360>
    81a6:	46b2      	mov	sl, r6
    81a8:	2303      	movs	r3, #3
    81aa:	e4a0      	b.n	7aee <_vfprintf_r+0xf26>
    81ac:	4912      	ldr	r1, [pc, #72]	; (81f8 <_vfprintf_r+0x1630>)
    81ae:	9113      	str	r1, [sp, #76]	; 0x4c
    81b0:	e6e4      	b.n	7f7c <_vfprintf_r+0x13b4>
    81b2:	980f      	ldr	r0, [sp, #60]	; 0x3c
    81b4:	990d      	ldr	r1, [sp, #52]	; 0x34
    81b6:	6803      	ldr	r3, [r0, #0]
    81b8:	3004      	adds	r0, #4
    81ba:	6019      	str	r1, [r3, #0]
    81bc:	900f      	str	r0, [sp, #60]	; 0x3c
    81be:	f7fe fd4d 	bl	6c5c <_vfprintf_r+0x94>
    81c2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    81c4:	43fb      	mvns	r3, r7
    81c6:	17db      	asrs	r3, r3, #31
    81c8:	222d      	movs	r2, #45	; 0x2d
    81ca:	464e      	mov	r6, r9
    81cc:	401f      	ands	r7, r3
    81ce:	2000      	movs	r0, #0
    81d0:	7032      	strb	r2, [r6, #0]
    81d2:	970a      	str	r7, [sp, #40]	; 0x28
    81d4:	9014      	str	r0, [sp, #80]	; 0x50
    81d6:	f7fe ffa0 	bl	711a <_vfprintf_r+0x552>
    81da:	46c0      	nop			; (mov r8, r8)
    81dc:	0000e928 	.word	0x0000e928
    81e0:	0000e03c 	.word	0x0000e03c
    81e4:	000004e4 	.word	0x000004e4
    81e8:	000004ec 	.word	0x000004ec
    81ec:	0000e8f0 	.word	0x0000e8f0
    81f0:	0000e8ec 	.word	0x0000e8ec
    81f4:	0000e920 	.word	0x0000e920
    81f8:	0000e8f4 	.word	0x0000e8f4
    81fc:	9f16      	ldr	r7, [sp, #88]	; 0x58
    81fe:	2f66      	cmp	r7, #102	; 0x66
    8200:	d000      	beq.n	8204 <_vfprintf_r+0x163c>
    8202:	e07f      	b.n	8304 <_vfprintf_r+0x173c>
    8204:	23ad      	movs	r3, #173	; 0xad
    8206:	00db      	lsls	r3, r3, #3
    8208:	446b      	add	r3, sp
    820a:	681a      	ldr	r2, [r3, #0]
    820c:	920c      	str	r2, [sp, #48]	; 0x30
    820e:	2a00      	cmp	r2, #0
    8210:	dc00      	bgt.n	8214 <_vfprintf_r+0x164c>
    8212:	e091      	b.n	8338 <_vfprintf_r+0x1770>
    8214:	2e00      	cmp	r6, #0
    8216:	d102      	bne.n	821e <_vfprintf_r+0x1656>
    8218:	9f07      	ldr	r7, [sp, #28]
    821a:	07ff      	lsls	r7, r7, #31
    821c:	d502      	bpl.n	8224 <_vfprintf_r+0x165c>
    821e:	1c53      	adds	r3, r2, #1
    8220:	199b      	adds	r3, r3, r6
    8222:	930c      	str	r3, [sp, #48]	; 0x30
    8224:	4646      	mov	r6, r8
    8226:	9219      	str	r2, [sp, #100]	; 0x64
    8228:	9616      	str	r6, [sp, #88]	; 0x58
    822a:	e4f5      	b.n	7c18 <_vfprintf_r+0x1050>
    822c:	20ac      	movs	r0, #172	; 0xac
    822e:	00c0      	lsls	r0, r0, #3
    8230:	4468      	add	r0, sp
    8232:	6803      	ldr	r3, [r0, #0]
    8234:	429f      	cmp	r7, r3
    8236:	d800      	bhi.n	823a <_vfprintf_r+0x1672>
    8238:	e494      	b.n	7b64 <_vfprintf_r+0xf9c>
    823a:	2230      	movs	r2, #48	; 0x30
    823c:	21ac      	movs	r1, #172	; 0xac
    823e:	00c9      	lsls	r1, r1, #3
    8240:	701a      	strb	r2, [r3, #0]
    8242:	4469      	add	r1, sp
    8244:	3301      	adds	r3, #1
    8246:	600b      	str	r3, [r1, #0]
    8248:	429f      	cmp	r7, r3
    824a:	d8f7      	bhi.n	823c <_vfprintf_r+0x1674>
    824c:	1c3b      	adds	r3, r7, #0
    824e:	e489      	b.n	7b64 <_vfprintf_r+0xf9c>
    8250:	494f      	ldr	r1, [pc, #316]	; (8390 <_vfprintf_r+0x17c8>)
    8252:	1c2b      	adds	r3, r5, #0
    8254:	4688      	mov	r8, r1
    8256:	3508      	adds	r5, #8
    8258:	f7ff f9cd 	bl	75f6 <_vfprintf_r+0xa2e>
    825c:	960a      	str	r6, [sp, #40]	; 0x28
    825e:	970f      	str	r7, [sp, #60]	; 0x3c
    8260:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    8262:	464e      	mov	r6, r9
    8264:	7832      	ldrb	r2, [r6, #0]
    8266:	970c      	str	r7, [sp, #48]	; 0x30
    8268:	9014      	str	r0, [sp, #80]	; 0x50
    826a:	9019      	str	r0, [sp, #100]	; 0x64
    826c:	f7fe ff52 	bl	7114 <_vfprintf_r+0x54c>
    8270:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    8272:	429a      	cmp	r2, r3
    8274:	db21      	blt.n	82ba <_vfprintf_r+0x16f2>
    8276:	9f07      	ldr	r7, [sp, #28]
    8278:	2667      	movs	r6, #103	; 0x67
    827a:	46b0      	mov	r8, r6
    827c:	07ff      	lsls	r7, r7, #31
    827e:	d5d1      	bpl.n	8224 <_vfprintf_r+0x165c>
    8280:	1c50      	adds	r0, r2, #1
    8282:	900c      	str	r0, [sp, #48]	; 0x30
    8284:	e7ce      	b.n	8224 <_vfprintf_r+0x165c>
    8286:	9b16      	ldr	r3, [sp, #88]	; 0x58
    8288:	3b47      	subs	r3, #71	; 0x47
    828a:	2606      	movs	r6, #6
    828c:	930c      	str	r3, [sp, #48]	; 0x30
    828e:	e40b      	b.n	7aa8 <_vfprintf_r+0xee0>
    8290:	2330      	movs	r3, #48	; 0x30
    8292:	4651      	mov	r1, sl
    8294:	18f6      	adds	r6, r6, r3
    8296:	708b      	strb	r3, [r1, #2]
    8298:	70ce      	strb	r6, [r1, #3]
    829a:	493e      	ldr	r1, [pc, #248]	; (8394 <_vfprintf_r+0x17cc>)
    829c:	4469      	add	r1, sp
    829e:	e4ac      	b.n	7bfa <_vfprintf_r+0x1032>
    82a0:	981b      	ldr	r0, [sp, #108]	; 0x6c
    82a2:	1c01      	adds	r1, r0, #0
    82a4:	2080      	movs	r0, #128	; 0x80
    82a6:	0600      	lsls	r0, r0, #24
    82a8:	1809      	adds	r1, r1, r0
    82aa:	222d      	movs	r2, #45	; 0x2d
    82ac:	910a      	str	r1, [sp, #40]	; 0x28
    82ae:	9214      	str	r2, [sp, #80]	; 0x50
    82b0:	f7ff fc07 	bl	7ac2 <_vfprintf_r+0xefa>
    82b4:	46b2      	mov	sl, r6
    82b6:	2302      	movs	r3, #2
    82b8:	e419      	b.n	7aee <_vfprintf_r+0xf26>
    82ba:	2301      	movs	r3, #1
    82bc:	2a00      	cmp	r2, #0
    82be:	dc01      	bgt.n	82c4 <_vfprintf_r+0x16fc>
    82c0:	18db      	adds	r3, r3, r3
    82c2:	1a9b      	subs	r3, r3, r2
    82c4:	990e      	ldr	r1, [sp, #56]	; 0x38
    82c6:	18c9      	adds	r1, r1, r3
    82c8:	2367      	movs	r3, #103	; 0x67
    82ca:	910c      	str	r1, [sp, #48]	; 0x30
    82cc:	4698      	mov	r8, r3
    82ce:	e7a9      	b.n	8224 <_vfprintf_r+0x165c>
    82d0:	22ac      	movs	r2, #172	; 0xac
    82d2:	00d2      	lsls	r2, r2, #3
    82d4:	446a      	add	r2, sp
    82d6:	6813      	ldr	r3, [r2, #0]
    82d8:	e444      	b.n	7b64 <_vfprintf_r+0xf9c>
    82da:	981a      	ldr	r0, [sp, #104]	; 0x68
    82dc:	990a      	ldr	r1, [sp, #40]	; 0x28
    82de:	4b2b      	ldr	r3, [pc, #172]	; (838c <_vfprintf_r+0x17c4>)
    82e0:	4a29      	ldr	r2, [pc, #164]	; (8388 <_vfprintf_r+0x17c0>)
    82e2:	f005 fc81 	bl	dbe8 <____aeabi_dcmpeq_from_thumb>
    82e6:	2800      	cmp	r0, #0
    82e8:	d000      	beq.n	82ec <_vfprintf_r+0x1724>
    82ea:	e428      	b.n	7b3e <_vfprintf_r+0xf76>
    82ec:	20ad      	movs	r0, #173	; 0xad
    82ee:	2301      	movs	r3, #1
    82f0:	4652      	mov	r2, sl
    82f2:	00c0      	lsls	r0, r0, #3
    82f4:	1a9b      	subs	r3, r3, r2
    82f6:	4468      	add	r0, sp
    82f8:	6003      	str	r3, [r0, #0]
    82fa:	e420      	b.n	7b3e <_vfprintf_r+0xf76>
    82fc:	232d      	movs	r3, #45	; 0x2d
    82fe:	4276      	negs	r6, r6
    8300:	7053      	strb	r3, [r2, #1]
    8302:	e457      	b.n	7bb4 <_vfprintf_r+0xfec>
    8304:	20ad      	movs	r0, #173	; 0xad
    8306:	00c0      	lsls	r0, r0, #3
    8308:	4468      	add	r0, sp
    830a:	6802      	ldr	r2, [r0, #0]
    830c:	e441      	b.n	7b92 <_vfprintf_r+0xfca>
    830e:	4f20      	ldr	r7, [pc, #128]	; (8390 <_vfprintf_r+0x17c8>)
    8310:	46b8      	mov	r8, r7
    8312:	f7ff fb96 	bl	7a42 <_vfprintf_r+0xe7a>
    8316:	9f07      	ldr	r7, [sp, #28]
    8318:	2301      	movs	r3, #1
    831a:	401f      	ands	r7, r3
    831c:	9719      	str	r7, [sp, #100]	; 0x64
    831e:	d100      	bne.n	8322 <_vfprintf_r+0x175a>
    8320:	e47a      	b.n	7c18 <_vfprintf_r+0x1050>
    8322:	e474      	b.n	7c0e <_vfprintf_r+0x1046>
    8324:	481a      	ldr	r0, [pc, #104]	; (8390 <_vfprintf_r+0x17c8>)
    8326:	1c1f      	adds	r7, r3, #0
    8328:	3708      	adds	r7, #8
    832a:	4680      	mov	r8, r0
    832c:	e4e7      	b.n	7cfe <_vfprintf_r+0x1136>
    832e:	4a18      	ldr	r2, [pc, #96]	; (8390 <_vfprintf_r+0x17c8>)
    8330:	1c3b      	adds	r3, r7, #0
    8332:	3308      	adds	r3, #8
    8334:	4690      	mov	r8, r2
    8336:	e4ec      	b.n	7d12 <_vfprintf_r+0x114a>
    8338:	2e00      	cmp	r6, #0
    833a:	d105      	bne.n	8348 <_vfprintf_r+0x1780>
    833c:	9907      	ldr	r1, [sp, #28]
    833e:	2001      	movs	r0, #1
    8340:	900c      	str	r0, [sp, #48]	; 0x30
    8342:	4201      	tst	r1, r0
    8344:	d100      	bne.n	8348 <_vfprintf_r+0x1780>
    8346:	e76d      	b.n	8224 <_vfprintf_r+0x165c>
    8348:	3602      	adds	r6, #2
    834a:	960c      	str	r6, [sp, #48]	; 0x30
    834c:	e76a      	b.n	8224 <_vfprintf_r+0x165c>
    834e:	4e10      	ldr	r6, [pc, #64]	; (8390 <_vfprintf_r+0x17c8>)
    8350:	1c1f      	adds	r7, r3, #0
    8352:	3708      	adds	r7, #8
    8354:	46b0      	mov	r8, r6
    8356:	e55f      	b.n	7e18 <_vfprintf_r+0x1250>
    8358:	990f      	ldr	r1, [sp, #60]	; 0x3c
    835a:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    835c:	680e      	ldr	r6, [r1, #0]
    835e:	3704      	adds	r7, #4
    8360:	2e00      	cmp	r6, #0
    8362:	db01      	blt.n	8368 <_vfprintf_r+0x17a0>
    8364:	f7fe ffcc 	bl	7300 <_vfprintf_r+0x738>
    8368:	9e08      	ldr	r6, [sp, #32]
    836a:	7833      	ldrb	r3, [r6, #0]
    836c:	2601      	movs	r6, #1
    836e:	970f      	str	r7, [sp, #60]	; 0x3c
    8370:	4276      	negs	r6, r6
    8372:	f7fe fcac 	bl	6cce <_vfprintf_r+0x106>
    8376:	2301      	movs	r3, #1
    8378:	425b      	negs	r3, r3
    837a:	930d      	str	r3, [sp, #52]	; 0x34
    837c:	f7fe fe5f 	bl	703e <_vfprintf_r+0x476>
    8380:	4a03      	ldr	r2, [pc, #12]	; (8390 <_vfprintf_r+0x17c8>)
    8382:	4690      	mov	r8, r2
    8384:	e676      	b.n	8074 <_vfprintf_r+0x14ac>
    8386:	46c0      	nop			; (mov r8, r8)
	...
    8390:	0000e03c 	.word	0x0000e03c
    8394:	0000055c 	.word	0x0000055c

00008398 <vfprintf>:
    8398:	b538      	push	{r3, r4, r5, lr}
    839a:	1c13      	adds	r3, r2, #0
    839c:	4a05      	ldr	r2, [pc, #20]	; (83b4 <vfprintf+0x1c>)
    839e:	1c05      	adds	r5, r0, #0
    83a0:	1c0c      	adds	r4, r1, #0
    83a2:	6810      	ldr	r0, [r2, #0]
    83a4:	1c29      	adds	r1, r5, #0
    83a6:	1c22      	adds	r2, r4, #0
    83a8:	f7fe fc0e 	bl	6bc8 <_vfprintf_r>
    83ac:	bc38      	pop	{r3, r4, r5}
    83ae:	bc02      	pop	{r1}
    83b0:	4708      	bx	r1
    83b2:	46c0      	nop			; (mov r8, r8)
    83b4:	40000000 	.word	0x40000000

000083b8 <__swbuf_r>:
    83b8:	b570      	push	{r4, r5, r6, lr}
    83ba:	1c06      	adds	r6, r0, #0
    83bc:	1c0d      	adds	r5, r1, #0
    83be:	1c14      	adds	r4, r2, #0
    83c0:	2800      	cmp	r0, #0
    83c2:	d002      	beq.n	83ca <__swbuf_r+0x12>
    83c4:	6b83      	ldr	r3, [r0, #56]	; 0x38
    83c6:	2b00      	cmp	r3, #0
    83c8:	d034      	beq.n	8434 <__swbuf_r+0x7c>
    83ca:	69a3      	ldr	r3, [r4, #24]
    83cc:	89a2      	ldrh	r2, [r4, #12]
    83ce:	60a3      	str	r3, [r4, #8]
    83d0:	1c13      	adds	r3, r2, #0
    83d2:	0711      	lsls	r1, r2, #28
    83d4:	d524      	bpl.n	8420 <__swbuf_r+0x68>
    83d6:	6921      	ldr	r1, [r4, #16]
    83d8:	2900      	cmp	r1, #0
    83da:	d021      	beq.n	8420 <__swbuf_r+0x68>
    83dc:	2080      	movs	r0, #128	; 0x80
    83de:	0180      	lsls	r0, r0, #6
    83e0:	4203      	tst	r3, r0
    83e2:	d016      	beq.n	8412 <__swbuf_r+0x5a>
    83e4:	6823      	ldr	r3, [r4, #0]
    83e6:	1a5a      	subs	r2, r3, r1
    83e8:	6961      	ldr	r1, [r4, #20]
    83ea:	428a      	cmp	r2, r1
    83ec:	da31      	bge.n	8452 <__swbuf_r+0x9a>
    83ee:	3201      	adds	r2, #1
    83f0:	68a1      	ldr	r1, [r4, #8]
    83f2:	062d      	lsls	r5, r5, #24
    83f4:	0e2d      	lsrs	r5, r5, #24
    83f6:	3901      	subs	r1, #1
    83f8:	60a1      	str	r1, [r4, #8]
    83fa:	701d      	strb	r5, [r3, #0]
    83fc:	3301      	adds	r3, #1
    83fe:	6023      	str	r3, [r4, #0]
    8400:	6963      	ldr	r3, [r4, #20]
    8402:	4293      	cmp	r3, r2
    8404:	d01c      	beq.n	8440 <__swbuf_r+0x88>
    8406:	2d0a      	cmp	r5, #10
    8408:	d017      	beq.n	843a <__swbuf_r+0x82>
    840a:	1c28      	adds	r0, r5, #0
    840c:	bc70      	pop	{r4, r5, r6}
    840e:	bc02      	pop	{r1}
    8410:	4708      	bx	r1
    8412:	4302      	orrs	r2, r0
    8414:	81a2      	strh	r2, [r4, #12]
    8416:	4b18      	ldr	r3, [pc, #96]	; (8478 <__swbuf_r+0xc0>)
    8418:	6e62      	ldr	r2, [r4, #100]	; 0x64
    841a:	4013      	ands	r3, r2
    841c:	6663      	str	r3, [r4, #100]	; 0x64
    841e:	e7e1      	b.n	83e4 <__swbuf_r+0x2c>
    8420:	1c30      	adds	r0, r6, #0
    8422:	1c21      	adds	r1, r4, #0
    8424:	f000 f838 	bl	8498 <__swsetup_r>
    8428:	2800      	cmp	r0, #0
    842a:	d11b      	bne.n	8464 <__swbuf_r+0xac>
    842c:	89a2      	ldrh	r2, [r4, #12]
    842e:	6921      	ldr	r1, [r4, #16]
    8430:	1c13      	adds	r3, r2, #0
    8432:	e7d3      	b.n	83dc <__swbuf_r+0x24>
    8434:	f7fc f9cc 	bl	47d0 <__sinit>
    8438:	e7c7      	b.n	83ca <__swbuf_r+0x12>
    843a:	89a3      	ldrh	r3, [r4, #12]
    843c:	07da      	lsls	r2, r3, #31
    843e:	d5e4      	bpl.n	840a <__swbuf_r+0x52>
    8440:	1c30      	adds	r0, r6, #0
    8442:	1c21      	adds	r1, r4, #0
    8444:	f7fc f8d0 	bl	45e8 <_fflush_r>
    8448:	2800      	cmp	r0, #0
    844a:	d0de      	beq.n	840a <__swbuf_r+0x52>
    844c:	2501      	movs	r5, #1
    844e:	426d      	negs	r5, r5
    8450:	e7db      	b.n	840a <__swbuf_r+0x52>
    8452:	1c30      	adds	r0, r6, #0
    8454:	1c21      	adds	r1, r4, #0
    8456:	f7fc f8c7 	bl	45e8 <_fflush_r>
    845a:	2800      	cmp	r0, #0
    845c:	d1f6      	bne.n	844c <__swbuf_r+0x94>
    845e:	6823      	ldr	r3, [r4, #0]
    8460:	2201      	movs	r2, #1
    8462:	e7c5      	b.n	83f0 <__swbuf_r+0x38>
    8464:	89a3      	ldrh	r3, [r4, #12]
    8466:	2240      	movs	r2, #64	; 0x40
    8468:	4313      	orrs	r3, r2
    846a:	81a3      	strh	r3, [r4, #12]
    846c:	2501      	movs	r5, #1
    846e:	2309      	movs	r3, #9
    8470:	6033      	str	r3, [r6, #0]
    8472:	426d      	negs	r5, r5
    8474:	e7c9      	b.n	840a <__swbuf_r+0x52>
    8476:	46c0      	nop			; (mov r8, r8)
    8478:	ffffdfff 	.word	0xffffdfff

0000847c <__swbuf>:
    847c:	b508      	push	{r3, lr}
    847e:	1c0a      	adds	r2, r1, #0
    8480:	4904      	ldr	r1, [pc, #16]	; (8494 <__swbuf+0x18>)
    8482:	1c03      	adds	r3, r0, #0
    8484:	6808      	ldr	r0, [r1, #0]
    8486:	1c19      	adds	r1, r3, #0
    8488:	f7ff ff96 	bl	83b8 <__swbuf_r>
    848c:	bc08      	pop	{r3}
    848e:	bc02      	pop	{r1}
    8490:	4708      	bx	r1
    8492:	46c0      	nop			; (mov r8, r8)
    8494:	40000000 	.word	0x40000000

00008498 <__swsetup_r>:
    8498:	b538      	push	{r3, r4, r5, lr}
    849a:	4b2e      	ldr	r3, [pc, #184]	; (8554 <__swsetup_r+0xbc>)
    849c:	1c05      	adds	r5, r0, #0
    849e:	6818      	ldr	r0, [r3, #0]
    84a0:	1c0c      	adds	r4, r1, #0
    84a2:	2800      	cmp	r0, #0
    84a4:	d002      	beq.n	84ac <__swsetup_r+0x14>
    84a6:	6b83      	ldr	r3, [r0, #56]	; 0x38
    84a8:	2b00      	cmp	r3, #0
    84aa:	d020      	beq.n	84ee <__swsetup_r+0x56>
    84ac:	89a1      	ldrh	r1, [r4, #12]
    84ae:	1c0a      	adds	r2, r1, #0
    84b0:	1c0b      	adds	r3, r1, #0
    84b2:	0708      	lsls	r0, r1, #28
    84b4:	d52c      	bpl.n	8510 <__swsetup_r+0x78>
    84b6:	6922      	ldr	r2, [r4, #16]
    84b8:	2a00      	cmp	r2, #0
    84ba:	d01b      	beq.n	84f4 <__swsetup_r+0x5c>
    84bc:	2101      	movs	r1, #1
    84be:	4019      	ands	r1, r3
    84c0:	d00a      	beq.n	84d8 <__swsetup_r+0x40>
    84c2:	2300      	movs	r3, #0
    84c4:	60a3      	str	r3, [r4, #8]
    84c6:	6963      	ldr	r3, [r4, #20]
    84c8:	2000      	movs	r0, #0
    84ca:	425b      	negs	r3, r3
    84cc:	61a3      	str	r3, [r4, #24]
    84ce:	4282      	cmp	r2, r0
    84d0:	d009      	beq.n	84e6 <__swsetup_r+0x4e>
    84d2:	bc38      	pop	{r3, r4, r5}
    84d4:	bc02      	pop	{r1}
    84d6:	4708      	bx	r1
    84d8:	0798      	lsls	r0, r3, #30
    84da:	d400      	bmi.n	84de <__swsetup_r+0x46>
    84dc:	6961      	ldr	r1, [r4, #20]
    84de:	2000      	movs	r0, #0
    84e0:	60a1      	str	r1, [r4, #8]
    84e2:	4282      	cmp	r2, r0
    84e4:	d1f5      	bne.n	84d2 <__swsetup_r+0x3a>
    84e6:	89a0      	ldrh	r0, [r4, #12]
    84e8:	0600      	lsls	r0, r0, #24
    84ea:	17c0      	asrs	r0, r0, #31
    84ec:	e7f1      	b.n	84d2 <__swsetup_r+0x3a>
    84ee:	f7fc f96f 	bl	47d0 <__sinit>
    84f2:	e7db      	b.n	84ac <__swsetup_r+0x14>
    84f4:	20a0      	movs	r0, #160	; 0xa0
    84f6:	0080      	lsls	r0, r0, #2
    84f8:	2180      	movs	r1, #128	; 0x80
    84fa:	4018      	ands	r0, r3
    84fc:	0089      	lsls	r1, r1, #2
    84fe:	4288      	cmp	r0, r1
    8500:	d0dc      	beq.n	84bc <__swsetup_r+0x24>
    8502:	1c28      	adds	r0, r5, #0
    8504:	1c21      	adds	r1, r4, #0
    8506:	f001 fabb 	bl	9a80 <__smakebuf_r>
    850a:	89a3      	ldrh	r3, [r4, #12]
    850c:	6922      	ldr	r2, [r4, #16]
    850e:	e7d5      	b.n	84bc <__swsetup_r+0x24>
    8510:	06c8      	lsls	r0, r1, #27
    8512:	d506      	bpl.n	8522 <__swsetup_r+0x8a>
    8514:	0748      	lsls	r0, r1, #29
    8516:	d407      	bmi.n	8528 <__swsetup_r+0x90>
    8518:	6922      	ldr	r2, [r4, #16]
    851a:	2308      	movs	r3, #8
    851c:	430b      	orrs	r3, r1
    851e:	81a3      	strh	r3, [r4, #12]
    8520:	e7ca      	b.n	84b8 <__swsetup_r+0x20>
    8522:	2001      	movs	r0, #1
    8524:	4240      	negs	r0, r0
    8526:	e7d4      	b.n	84d2 <__swsetup_r+0x3a>
    8528:	6b21      	ldr	r1, [r4, #48]	; 0x30
    852a:	2900      	cmp	r1, #0
    852c:	d009      	beq.n	8542 <__swsetup_r+0xaa>
    852e:	1c23      	adds	r3, r4, #0
    8530:	3340      	adds	r3, #64	; 0x40
    8532:	4299      	cmp	r1, r3
    8534:	d003      	beq.n	853e <__swsetup_r+0xa6>
    8536:	1c28      	adds	r0, r5, #0
    8538:	f7fc fa88 	bl	4a4c <_free_r>
    853c:	89a2      	ldrh	r2, [r4, #12]
    853e:	2300      	movs	r3, #0
    8540:	6323      	str	r3, [r4, #48]	; 0x30
    8542:	2324      	movs	r3, #36	; 0x24
    8544:	1c11      	adds	r1, r2, #0
    8546:	6922      	ldr	r2, [r4, #16]
    8548:	4399      	bics	r1, r3
    854a:	3b24      	subs	r3, #36	; 0x24
    854c:	6063      	str	r3, [r4, #4]
    854e:	6022      	str	r2, [r4, #0]
    8550:	e7e3      	b.n	851a <__swsetup_r+0x82>
    8552:	46c0      	nop			; (mov r8, r8)
    8554:	40000000 	.word	0x40000000

00008558 <quorem>:
    8558:	b5f0      	push	{r4, r5, r6, r7, lr}
    855a:	465f      	mov	r7, fp
    855c:	4656      	mov	r6, sl
    855e:	464d      	mov	r5, r9
    8560:	4644      	mov	r4, r8
    8562:	b4f0      	push	{r4, r5, r6, r7}
    8564:	6902      	ldr	r2, [r0, #16]
    8566:	690b      	ldr	r3, [r1, #16]
    8568:	b083      	sub	sp, #12
    856a:	1c06      	adds	r6, r0, #0
    856c:	2000      	movs	r0, #0
    856e:	9100      	str	r1, [sp, #0]
    8570:	4681      	mov	r9, r0
    8572:	4293      	cmp	r3, r2
    8574:	dd00      	ble.n	8578 <quorem+0x20>
    8576:	e096      	b.n	86a6 <quorem+0x14e>
    8578:	1e5d      	subs	r5, r3, #1
    857a:	3303      	adds	r3, #3
    857c:	009b      	lsls	r3, r3, #2
    857e:	18ca      	adds	r2, r1, r3
    8580:	1c0c      	adds	r4, r1, #0
    8582:	1d11      	adds	r1, r2, #4
    8584:	4688      	mov	r8, r1
    8586:	6851      	ldr	r1, [r2, #4]
    8588:	18f3      	adds	r3, r6, r3
    858a:	2714      	movs	r7, #20
    858c:	19bf      	adds	r7, r7, r6
    858e:	3101      	adds	r1, #1
    8590:	6858      	ldr	r0, [r3, #4]
    8592:	9701      	str	r7, [sp, #4]
    8594:	f005 fb4e 	bl	dc34 <____aeabi_uidiv_from_thumb>
    8598:	3414      	adds	r4, #20
    859a:	1c07      	adds	r7, r0, #0
    859c:	4548      	cmp	r0, r9
    859e:	d041      	beq.n	8624 <quorem+0xcc>
    85a0:	1c29      	adds	r1, r5, #0
    85a2:	9b01      	ldr	r3, [sp, #4]
    85a4:	464d      	mov	r5, r9
    85a6:	46b3      	mov	fp, r6
    85a8:	1c22      	adds	r2, r4, #0
    85aa:	464e      	mov	r6, r9
    85ac:	468a      	mov	sl, r1
    85ae:	46a1      	mov	r9, r4
    85b0:	ca01      	ldmia	r2!, {r0}
    85b2:	0404      	lsls	r4, r0, #16
    85b4:	0c24      	lsrs	r4, r4, #16
    85b6:	437c      	muls	r4, r7
    85b8:	0c01      	lsrs	r1, r0, #16
    85ba:	4379      	muls	r1, r7
    85bc:	6818      	ldr	r0, [r3, #0]
    85be:	0400      	lsls	r0, r0, #16
    85c0:	1934      	adds	r4, r6, r4
    85c2:	0c00      	lsrs	r0, r0, #16
    85c4:	0c26      	lsrs	r6, r4, #16
    85c6:	4684      	mov	ip, r0
    85c8:	0424      	lsls	r4, r4, #16
    85ca:	4465      	add	r5, ip
    85cc:	0c24      	lsrs	r4, r4, #16
    85ce:	1b2c      	subs	r4, r5, r4
    85d0:	1871      	adds	r1, r6, r1
    85d2:	681d      	ldr	r5, [r3, #0]
    85d4:	0c0e      	lsrs	r6, r1, #16
    85d6:	0409      	lsls	r1, r1, #16
    85d8:	0c28      	lsrs	r0, r5, #16
    85da:	0c09      	lsrs	r1, r1, #16
    85dc:	1425      	asrs	r5, r4, #16
    85de:	1a40      	subs	r0, r0, r1
    85e0:	1940      	adds	r0, r0, r5
    85e2:	0424      	lsls	r4, r4, #16
    85e4:	1405      	asrs	r5, r0, #16
    85e6:	0c24      	lsrs	r4, r4, #16
    85e8:	0400      	lsls	r0, r0, #16
    85ea:	4320      	orrs	r0, r4
    85ec:	c301      	stmia	r3!, {r0}
    85ee:	4590      	cmp	r8, r2
    85f0:	d2de      	bcs.n	85b0 <quorem+0x58>
    85f2:	4655      	mov	r5, sl
    85f4:	1d2b      	adds	r3, r5, #4
    85f6:	465e      	mov	r6, fp
    85f8:	009b      	lsls	r3, r3, #2
    85fa:	18f3      	adds	r3, r6, r3
    85fc:	685a      	ldr	r2, [r3, #4]
    85fe:	464c      	mov	r4, r9
    8600:	2a00      	cmp	r2, #0
    8602:	d10f      	bne.n	8624 <quorem+0xcc>
    8604:	9801      	ldr	r0, [sp, #4]
    8606:	4298      	cmp	r0, r3
    8608:	d20b      	bcs.n	8622 <quorem+0xca>
    860a:	681a      	ldr	r2, [r3, #0]
    860c:	2a00      	cmp	r2, #0
    860e:	d108      	bne.n	8622 <quorem+0xca>
    8610:	1c01      	adds	r1, r0, #0
    8612:	e002      	b.n	861a <quorem+0xc2>
    8614:	681a      	ldr	r2, [r3, #0]
    8616:	2a00      	cmp	r2, #0
    8618:	d103      	bne.n	8622 <quorem+0xca>
    861a:	3b04      	subs	r3, #4
    861c:	3d01      	subs	r5, #1
    861e:	4299      	cmp	r1, r3
    8620:	d3f8      	bcc.n	8614 <quorem+0xbc>
    8622:	6135      	str	r5, [r6, #16]
    8624:	1c30      	adds	r0, r6, #0
    8626:	9900      	ldr	r1, [sp, #0]
    8628:	f001 fde2 	bl	a1f0 <__mcmp>
    862c:	2800      	cmp	r0, #0
    862e:	db39      	blt.n	86a4 <quorem+0x14c>
    8630:	2100      	movs	r1, #0
    8632:	1c2a      	adds	r2, r5, #0
    8634:	3701      	adds	r7, #1
    8636:	1c0d      	adds	r5, r1, #0
    8638:	9b01      	ldr	r3, [sp, #4]
    863a:	1c31      	adds	r1, r6, #0
    863c:	46ba      	mov	sl, r7
    863e:	4646      	mov	r6, r8
    8640:	4694      	mov	ip, r2
    8642:	4688      	mov	r8, r1
    8644:	6819      	ldr	r1, [r3, #0]
    8646:	cc01      	ldmia	r4!, {r0}
    8648:	040a      	lsls	r2, r1, #16
    864a:	0c12      	lsrs	r2, r2, #16
    864c:	4691      	mov	r9, r2
    864e:	0402      	lsls	r2, r0, #16
    8650:	0c12      	lsrs	r2, r2, #16
    8652:	464f      	mov	r7, r9
    8654:	1aba      	subs	r2, r7, r2
    8656:	1952      	adds	r2, r2, r5
    8658:	0c09      	lsrs	r1, r1, #16
    865a:	0c00      	lsrs	r0, r0, #16
    865c:	1415      	asrs	r5, r2, #16
    865e:	1a09      	subs	r1, r1, r0
    8660:	1949      	adds	r1, r1, r5
    8662:	0412      	lsls	r2, r2, #16
    8664:	140d      	asrs	r5, r1, #16
    8666:	0c12      	lsrs	r2, r2, #16
    8668:	0409      	lsls	r1, r1, #16
    866a:	4311      	orrs	r1, r2
    866c:	c302      	stmia	r3!, {r1}
    866e:	42a6      	cmp	r6, r4
    8670:	d2e8      	bcs.n	8644 <quorem+0xec>
    8672:	4665      	mov	r5, ip
    8674:	1d2b      	adds	r3, r5, #4
    8676:	4646      	mov	r6, r8
    8678:	009b      	lsls	r3, r3, #2
    867a:	18f3      	adds	r3, r6, r3
    867c:	685a      	ldr	r2, [r3, #4]
    867e:	4657      	mov	r7, sl
    8680:	2a00      	cmp	r2, #0
    8682:	d10f      	bne.n	86a4 <quorem+0x14c>
    8684:	9801      	ldr	r0, [sp, #4]
    8686:	4298      	cmp	r0, r3
    8688:	d20b      	bcs.n	86a2 <quorem+0x14a>
    868a:	681a      	ldr	r2, [r3, #0]
    868c:	2a00      	cmp	r2, #0
    868e:	d108      	bne.n	86a2 <quorem+0x14a>
    8690:	1c01      	adds	r1, r0, #0
    8692:	e002      	b.n	869a <quorem+0x142>
    8694:	681a      	ldr	r2, [r3, #0]
    8696:	2a00      	cmp	r2, #0
    8698:	d103      	bne.n	86a2 <quorem+0x14a>
    869a:	3b04      	subs	r3, #4
    869c:	3d01      	subs	r5, #1
    869e:	4299      	cmp	r1, r3
    86a0:	d3f8      	bcc.n	8694 <quorem+0x13c>
    86a2:	6135      	str	r5, [r6, #16]
    86a4:	46b9      	mov	r9, r7
    86a6:	b003      	add	sp, #12
    86a8:	4648      	mov	r0, r9
    86aa:	bc3c      	pop	{r2, r3, r4, r5}
    86ac:	4690      	mov	r8, r2
    86ae:	4699      	mov	r9, r3
    86b0:	46a2      	mov	sl, r4
    86b2:	46ab      	mov	fp, r5
    86b4:	bcf0      	pop	{r4, r5, r6, r7}
    86b6:	bc02      	pop	{r1}
    86b8:	4708      	bx	r1
    86ba:	46c0      	nop			; (mov r8, r8)

000086bc <_dtoa_r>:
    86bc:	b5f0      	push	{r4, r5, r6, r7, lr}
    86be:	465f      	mov	r7, fp
    86c0:	4656      	mov	r6, sl
    86c2:	464d      	mov	r5, r9
    86c4:	4644      	mov	r4, r8
    86c6:	b4f0      	push	{r4, r5, r6, r7}
    86c8:	1c04      	adds	r4, r0, #0
    86ca:	b09d      	sub	sp, #116	; 0x74
    86cc:	9829      	ldr	r0, [sp, #164]	; 0xa4
    86ce:	6c21      	ldr	r1, [r4, #64]	; 0x40
    86d0:	4680      	mov	r8, r0
    86d2:	1c16      	adds	r6, r2, #0
    86d4:	1c1f      	adds	r7, r3, #0
    86d6:	2900      	cmp	r1, #0
    86d8:	d009      	beq.n	86ee <_dtoa_r+0x32>
    86da:	6c63      	ldr	r3, [r4, #68]	; 0x44
    86dc:	2201      	movs	r2, #1
    86de:	409a      	lsls	r2, r3
    86e0:	604b      	str	r3, [r1, #4]
    86e2:	608a      	str	r2, [r1, #8]
    86e4:	1c20      	adds	r0, r4, #0
    86e6:	f001 fafd 	bl	9ce4 <_Bfree>
    86ea:	2300      	movs	r3, #0
    86ec:	6423      	str	r3, [r4, #64]	; 0x40
    86ee:	1e3d      	subs	r5, r7, #0
    86f0:	db3e      	blt.n	8770 <_dtoa_r+0xb4>
    86f2:	2300      	movs	r3, #0
    86f4:	4642      	mov	r2, r8
    86f6:	6013      	str	r3, [r2, #0]
    86f8:	4bbb      	ldr	r3, [pc, #748]	; (89e8 <_dtoa_r+0x32c>)
    86fa:	1c2a      	adds	r2, r5, #0
    86fc:	401a      	ands	r2, r3
    86fe:	429a      	cmp	r2, r3
    8700:	d024      	beq.n	874c <_dtoa_r+0x90>
    8702:	2301      	movs	r3, #1
    8704:	4698      	mov	r8, r3
    8706:	1c39      	adds	r1, r7, #0
    8708:	4bac      	ldr	r3, [pc, #688]	; (89bc <_dtoa_r+0x300>)
    870a:	4aab      	ldr	r2, [pc, #684]	; (89b8 <_dtoa_r+0x2fc>)
    870c:	1c30      	adds	r0, r6, #0
    870e:	9602      	str	r6, [sp, #8]
    8710:	9703      	str	r7, [sp, #12]
    8712:	f005 fa69 	bl	dbe8 <____aeabi_dcmpeq_from_thumb>
    8716:	4243      	negs	r3, r0
    8718:	4158      	adcs	r0, r3
    871a:	4240      	negs	r0, r0
    871c:	4641      	mov	r1, r8
    871e:	4001      	ands	r1, r0
    8720:	060b      	lsls	r3, r1, #24
    8722:	2b00      	cmp	r3, #0
    8724:	d12b      	bne.n	877e <_dtoa_r+0xc2>
    8726:	9a28      	ldr	r2, [sp, #160]	; 0xa0
    8728:	3301      	adds	r3, #1
    872a:	6013      	str	r3, [r2, #0]
    872c:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
    872e:	2b00      	cmp	r3, #0
    8730:	d100      	bne.n	8734 <_dtoa_r+0x78>
    8732:	e1f7      	b.n	8b24 <_dtoa_r+0x468>
    8734:	48ad      	ldr	r0, [pc, #692]	; (89ec <_dtoa_r+0x330>)
    8736:	6018      	str	r0, [r3, #0]
    8738:	3801      	subs	r0, #1
    873a:	b01d      	add	sp, #116	; 0x74
    873c:	bc3c      	pop	{r2, r3, r4, r5}
    873e:	4690      	mov	r8, r2
    8740:	4699      	mov	r9, r3
    8742:	46a2      	mov	sl, r4
    8744:	46ab      	mov	fp, r5
    8746:	bcf0      	pop	{r4, r5, r6, r7}
    8748:	bc02      	pop	{r1}
    874a:	4708      	bx	r1
    874c:	4ba8      	ldr	r3, [pc, #672]	; (89f0 <_dtoa_r+0x334>)
    874e:	9828      	ldr	r0, [sp, #160]	; 0xa0
    8750:	6003      	str	r3, [r0, #0]
    8752:	2e00      	cmp	r6, #0
    8754:	d100      	bne.n	8758 <_dtoa_r+0x9c>
    8756:	e1bc      	b.n	8ad2 <_dtoa_r+0x416>
    8758:	48a6      	ldr	r0, [pc, #664]	; (89f4 <_dtoa_r+0x338>)
    875a:	992a      	ldr	r1, [sp, #168]	; 0xa8
    875c:	2900      	cmp	r1, #0
    875e:	d0ec      	beq.n	873a <_dtoa_r+0x7e>
    8760:	78c2      	ldrb	r2, [r0, #3]
    8762:	1cc3      	adds	r3, r0, #3
    8764:	2a00      	cmp	r2, #0
    8766:	d000      	beq.n	876a <_dtoa_r+0xae>
    8768:	3305      	adds	r3, #5
    876a:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
    876c:	6013      	str	r3, [r2, #0]
    876e:	e7e4      	b.n	873a <_dtoa_r+0x7e>
    8770:	2301      	movs	r3, #1
    8772:	409d      	lsls	r5, r3
    8774:	4641      	mov	r1, r8
    8776:	40dd      	lsrs	r5, r3
    8778:	600b      	str	r3, [r1, #0]
    877a:	1c2f      	adds	r7, r5, #0
    877c:	e7bc      	b.n	86f8 <_dtoa_r+0x3c>
    877e:	ab1a      	add	r3, sp, #104	; 0x68
    8780:	9300      	str	r3, [sp, #0]
    8782:	ab1b      	add	r3, sp, #108	; 0x6c
    8784:	9301      	str	r3, [sp, #4]
    8786:	1c20      	adds	r0, r4, #0
    8788:	9a02      	ldr	r2, [sp, #8]
    878a:	9b03      	ldr	r3, [sp, #12]
    878c:	f001 fe46 	bl	a41c <__d2b>
    8790:	006b      	lsls	r3, r5, #1
    8792:	0d5b      	lsrs	r3, r3, #21
    8794:	9007      	str	r0, [sp, #28]
    8796:	2b00      	cmp	r3, #0
    8798:	d100      	bne.n	879c <_dtoa_r+0xe0>
    879a:	e1a0      	b.n	8ade <_dtoa_r+0x422>
    879c:	9903      	ldr	r1, [sp, #12]
    879e:	030a      	lsls	r2, r1, #12
    87a0:	4995      	ldr	r1, [pc, #596]	; (89f8 <_dtoa_r+0x33c>)
    87a2:	0b12      	lsrs	r2, r2, #12
    87a4:	4311      	orrs	r1, r2
    87a6:	4a95      	ldr	r2, [pc, #596]	; (89fc <_dtoa_r+0x340>)
    87a8:	2000      	movs	r0, #0
    87aa:	189d      	adds	r5, r3, r2
    87ac:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    87ae:	9103      	str	r1, [sp, #12]
    87b0:	9016      	str	r0, [sp, #88]	; 0x58
    87b2:	4699      	mov	r9, r3
    87b4:	9802      	ldr	r0, [sp, #8]
    87b6:	9903      	ldr	r1, [sp, #12]
    87b8:	4a81      	ldr	r2, [pc, #516]	; (89c0 <_dtoa_r+0x304>)
    87ba:	4b82      	ldr	r3, [pc, #520]	; (89c4 <_dtoa_r+0x308>)
    87bc:	f005 faa6 	bl	dd0c <____aeabi_dsub_from_thumb>
    87c0:	4a81      	ldr	r2, [pc, #516]	; (89c8 <_dtoa_r+0x30c>)
    87c2:	4b82      	ldr	r3, [pc, #520]	; (89cc <_dtoa_r+0x310>)
    87c4:	f005 fa44 	bl	dc50 <____aeabi_dmul_from_thumb>
    87c8:	4a81      	ldr	r2, [pc, #516]	; (89d0 <_dtoa_r+0x314>)
    87ca:	4b82      	ldr	r3, [pc, #520]	; (89d4 <_dtoa_r+0x318>)
    87cc:	f005 fa48 	bl	dc60 <____aeabi_dadd_from_thumb>
    87d0:	9004      	str	r0, [sp, #16]
    87d2:	9105      	str	r1, [sp, #20]
    87d4:	1c28      	adds	r0, r5, #0
    87d6:	f005 fa8f 	bl	dcf8 <____aeabi_i2d_from_thumb>
    87da:	4a7f      	ldr	r2, [pc, #508]	; (89d8 <_dtoa_r+0x31c>)
    87dc:	4b7f      	ldr	r3, [pc, #508]	; (89dc <_dtoa_r+0x320>)
    87de:	f005 fa37 	bl	dc50 <____aeabi_dmul_from_thumb>
    87e2:	1c02      	adds	r2, r0, #0
    87e4:	1c0b      	adds	r3, r1, #0
    87e6:	9804      	ldr	r0, [sp, #16]
    87e8:	9905      	ldr	r1, [sp, #20]
    87ea:	f005 fa39 	bl	dc60 <____aeabi_dadd_from_thumb>
    87ee:	9002      	str	r0, [sp, #8]
    87f0:	9103      	str	r1, [sp, #12]
    87f2:	f005 fa3d 	bl	dc70 <____aeabi_d2iz_from_thumb>
    87f6:	4b71      	ldr	r3, [pc, #452]	; (89bc <_dtoa_r+0x300>)
    87f8:	4a6f      	ldr	r2, [pc, #444]	; (89b8 <_dtoa_r+0x2fc>)
    87fa:	9004      	str	r0, [sp, #16]
    87fc:	9802      	ldr	r0, [sp, #8]
    87fe:	9903      	ldr	r1, [sp, #12]
    8800:	f005 f9fa 	bl	dbf8 <____aeabi_dcmplt_from_thumb>
    8804:	2800      	cmp	r0, #0
    8806:	d00b      	beq.n	8820 <_dtoa_r+0x164>
    8808:	9804      	ldr	r0, [sp, #16]
    880a:	f005 fa75 	bl	dcf8 <____aeabi_i2d_from_thumb>
    880e:	9a02      	ldr	r2, [sp, #8]
    8810:	9b03      	ldr	r3, [sp, #12]
    8812:	f005 f9e9 	bl	dbe8 <____aeabi_dcmpeq_from_thumb>
    8816:	4243      	negs	r3, r0
    8818:	4143      	adcs	r3, r0
    881a:	9804      	ldr	r0, [sp, #16]
    881c:	1ac0      	subs	r0, r0, r3
    881e:	9004      	str	r0, [sp, #16]
    8820:	9a04      	ldr	r2, [sp, #16]
    8822:	2101      	movs	r1, #1
    8824:	9111      	str	r1, [sp, #68]	; 0x44
    8826:	2a16      	cmp	r2, #22
    8828:	d810      	bhi.n	884c <_dtoa_r+0x190>
    882a:	00d3      	lsls	r3, r2, #3
    882c:	4a74      	ldr	r2, [pc, #464]	; (8a00 <_dtoa_r+0x344>)
    882e:	18d3      	adds	r3, r2, r3
    8830:	6818      	ldr	r0, [r3, #0]
    8832:	6859      	ldr	r1, [r3, #4]
    8834:	1c32      	adds	r2, r6, #0
    8836:	1c3b      	adds	r3, r7, #0
    8838:	f005 fa2e 	bl	dc98 <____aeabi_dcmpgt_from_thumb>
    883c:	2800      	cmp	r0, #0
    883e:	d100      	bne.n	8842 <_dtoa_r+0x186>
    8840:	e31f      	b.n	8e82 <_dtoa_r+0x7c6>
    8842:	9b04      	ldr	r3, [sp, #16]
    8844:	2000      	movs	r0, #0
    8846:	3b01      	subs	r3, #1
    8848:	9304      	str	r3, [sp, #16]
    884a:	9011      	str	r0, [sp, #68]	; 0x44
    884c:	2201      	movs	r2, #1
    884e:	4252      	negs	r2, r2
    8850:	1c13      	adds	r3, r2, #0
    8852:	444b      	add	r3, r9
    8854:	1b5d      	subs	r5, r3, r5
    8856:	d500      	bpl.n	885a <_dtoa_r+0x19e>
    8858:	e308      	b.n	8e6c <_dtoa_r+0x7b0>
    885a:	46aa      	mov	sl, r5
    885c:	2500      	movs	r5, #0
    885e:	950f      	str	r5, [sp, #60]	; 0x3c
    8860:	9804      	ldr	r0, [sp, #16]
    8862:	2800      	cmp	r0, #0
    8864:	da00      	bge.n	8868 <_dtoa_r+0x1ac>
    8866:	e2f8      	b.n	8e5a <_dtoa_r+0x79e>
    8868:	2100      	movs	r1, #0
    886a:	9014      	str	r0, [sp, #80]	; 0x50
    886c:	9113      	str	r1, [sp, #76]	; 0x4c
    886e:	4482      	add	sl, r0
    8870:	9926      	ldr	r1, [sp, #152]	; 0x98
    8872:	2909      	cmp	r1, #9
    8874:	d900      	bls.n	8878 <_dtoa_r+0x1bc>
    8876:	e157      	b.n	8b28 <_dtoa_r+0x46c>
    8878:	2501      	movs	r5, #1
    887a:	2905      	cmp	r1, #5
    887c:	dd02      	ble.n	8884 <_dtoa_r+0x1c8>
    887e:	3904      	subs	r1, #4
    8880:	9126      	str	r1, [sp, #152]	; 0x98
    8882:	3d01      	subs	r5, #1
    8884:	9a26      	ldr	r2, [sp, #152]	; 0x98
    8886:	2a03      	cmp	r2, #3
    8888:	d101      	bne.n	888e <_dtoa_r+0x1d2>
    888a:	f000 fd03 	bl	9294 <_dtoa_r+0xbd8>
    888e:	dc00      	bgt.n	8892 <_dtoa_r+0x1d6>
    8890:	e306      	b.n	8ea0 <_dtoa_r+0x7e4>
    8892:	9b26      	ldr	r3, [sp, #152]	; 0x98
    8894:	2b04      	cmp	r3, #4
    8896:	d101      	bne.n	889c <_dtoa_r+0x1e0>
    8898:	f000 fd0a 	bl	92b0 <_dtoa_r+0xbf4>
    889c:	2b05      	cmp	r3, #5
    889e:	d000      	beq.n	88a2 <_dtoa_r+0x1e6>
    88a0:	e301      	b.n	8ea6 <_dtoa_r+0x7ea>
    88a2:	2001      	movs	r0, #1
    88a4:	9012      	str	r0, [sp, #72]	; 0x48
    88a6:	9a04      	ldr	r2, [sp, #16]
    88a8:	1c13      	adds	r3, r2, #0
    88aa:	9a27      	ldr	r2, [sp, #156]	; 0x9c
    88ac:	189b      	adds	r3, r3, r2
    88ae:	1c18      	adds	r0, r3, #0
    88b0:	3001      	adds	r0, #1
    88b2:	9310      	str	r3, [sp, #64]	; 0x40
    88b4:	2800      	cmp	r0, #0
    88b6:	dc01      	bgt.n	88bc <_dtoa_r+0x200>
    88b8:	f000 fd27 	bl	930a <_dtoa_r+0xc4e>
    88bc:	900b      	str	r0, [sp, #44]	; 0x2c
    88be:	2100      	movs	r1, #0
    88c0:	6461      	str	r1, [r4, #68]	; 0x44
    88c2:	2304      	movs	r3, #4
    88c4:	2817      	cmp	r0, #23
    88c6:	d801      	bhi.n	88cc <_dtoa_r+0x210>
    88c8:	f000 fe82 	bl	95d0 <_dtoa_r+0xf14>
    88cc:	005b      	lsls	r3, r3, #1
    88ce:	1c1a      	adds	r2, r3, #0
    88d0:	3214      	adds	r2, #20
    88d2:	3101      	adds	r1, #1
    88d4:	4282      	cmp	r2, r0
    88d6:	d9f9      	bls.n	88cc <_dtoa_r+0x210>
    88d8:	980b      	ldr	r0, [sp, #44]	; 0x2c
    88da:	220e      	movs	r2, #14
    88dc:	2300      	movs	r3, #0
    88de:	4282      	cmp	r2, r0
    88e0:	415b      	adcs	r3, r3
    88e2:	6461      	str	r1, [r4, #68]	; 0x44
    88e4:	1c20      	adds	r0, r4, #0
    88e6:	401d      	ands	r5, r3
    88e8:	f001 f9d2 	bl	9c90 <_Balloc>
    88ec:	900a      	str	r0, [sp, #40]	; 0x28
    88ee:	6420      	str	r0, [r4, #64]	; 0x40
    88f0:	2d00      	cmp	r5, #0
    88f2:	d000      	beq.n	88f6 <_dtoa_r+0x23a>
    88f4:	e12b      	b.n	8b4e <_dtoa_r+0x492>
    88f6:	9a04      	ldr	r2, [sp, #16]
    88f8:	9d04      	ldr	r5, [sp, #16]
    88fa:	0fd1      	lsrs	r1, r2, #31
    88fc:	2300      	movs	r3, #0
    88fe:	220e      	movs	r2, #14
    8900:	42aa      	cmp	r2, r5
    8902:	4159      	adcs	r1, r3
    8904:	0609      	lsls	r1, r1, #24
    8906:	981a      	ldr	r0, [sp, #104]	; 0x68
    8908:	4299      	cmp	r1, r3
    890a:	d100      	bne.n	890e <_dtoa_r+0x252>
    890c:	e206      	b.n	8d1c <_dtoa_r+0x660>
    890e:	4298      	cmp	r0, r3
    8910:	da00      	bge.n	8914 <_dtoa_r+0x258>
    8912:	e203      	b.n	8d1c <_dtoa_r+0x660>
    8914:	493a      	ldr	r1, [pc, #232]	; (8a00 <_dtoa_r+0x344>)
    8916:	00ea      	lsls	r2, r5, #3
    8918:	188a      	adds	r2, r1, r2
    891a:	6810      	ldr	r0, [r2, #0]
    891c:	6851      	ldr	r1, [r2, #4]
    891e:	9002      	str	r0, [sp, #8]
    8920:	9103      	str	r1, [sp, #12]
    8922:	990b      	ldr	r1, [sp, #44]	; 0x2c
    8924:	4299      	cmp	r1, r3
    8926:	dc00      	bgt.n	892a <_dtoa_r+0x26e>
    8928:	e2e1      	b.n	8eee <_dtoa_r+0x832>
    892a:	9a02      	ldr	r2, [sp, #8]
    892c:	9b03      	ldr	r3, [sp, #12]
    892e:	1c30      	adds	r0, r6, #0
    8930:	1c39      	adds	r1, r7, #0
    8932:	f005 f9dd 	bl	dcf0 <____aeabi_ddiv_from_thumb>
    8936:	f005 f99b 	bl	dc70 <____aeabi_d2iz_from_thumb>
    893a:	4680      	mov	r8, r0
    893c:	f005 f9dc 	bl	dcf8 <____aeabi_i2d_from_thumb>
    8940:	9a02      	ldr	r2, [sp, #8]
    8942:	9b03      	ldr	r3, [sp, #12]
    8944:	f005 f984 	bl	dc50 <____aeabi_dmul_from_thumb>
    8948:	1c02      	adds	r2, r0, #0
    894a:	1c0b      	adds	r3, r1, #0
    894c:	1c30      	adds	r0, r6, #0
    894e:	1c39      	adds	r1, r7, #0
    8950:	f005 f9dc 	bl	dd0c <____aeabi_dsub_from_thumb>
    8954:	2530      	movs	r5, #48	; 0x30
    8956:	1c06      	adds	r6, r0, #0
    8958:	1c0f      	adds	r7, r1, #0
    895a:	1c02      	adds	r2, r0, #0
    895c:	1c0b      	adds	r3, r1, #0
    895e:	980a      	ldr	r0, [sp, #40]	; 0x28
    8960:	1c29      	adds	r1, r5, #0
    8962:	4441      	add	r1, r8
    8964:	7001      	strb	r1, [r0, #0]
    8966:	990b      	ldr	r1, [sp, #44]	; 0x2c
    8968:	1c05      	adds	r5, r0, #0
    896a:	3501      	adds	r5, #1
    896c:	2901      	cmp	r1, #1
    896e:	d100      	bne.n	8972 <_dtoa_r+0x2b6>
    8970:	e07c      	b.n	8a6c <_dtoa_r+0x3b0>
    8972:	1c30      	adds	r0, r6, #0
    8974:	1c39      	adds	r1, r7, #0
    8976:	4a1a      	ldr	r2, [pc, #104]	; (89e0 <_dtoa_r+0x324>)
    8978:	4b1a      	ldr	r3, [pc, #104]	; (89e4 <_dtoa_r+0x328>)
    897a:	f005 f969 	bl	dc50 <____aeabi_dmul_from_thumb>
    897e:	1c06      	adds	r6, r0, #0
    8980:	2001      	movs	r0, #1
    8982:	4680      	mov	r8, r0
    8984:	4b0d      	ldr	r3, [pc, #52]	; (89bc <_dtoa_r+0x300>)
    8986:	4a0c      	ldr	r2, [pc, #48]	; (89b8 <_dtoa_r+0x2fc>)
    8988:	1c30      	adds	r0, r6, #0
    898a:	1c0f      	adds	r7, r1, #0
    898c:	f005 f92c 	bl	dbe8 <____aeabi_dcmpeq_from_thumb>
    8990:	4243      	negs	r3, r0
    8992:	4143      	adcs	r3, r0
    8994:	425b      	negs	r3, r3
    8996:	4641      	mov	r1, r8
    8998:	4019      	ands	r1, r3
    899a:	060b      	lsls	r3, r1, #24
    899c:	2b00      	cmp	r3, #0
    899e:	d100      	bne.n	89a2 <_dtoa_r+0x2e6>
    89a0:	e185      	b.n	8cae <_dtoa_r+0x5f2>
    89a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    89a4:	2201      	movs	r2, #1
    89a6:	469b      	mov	fp, r3
    89a8:	1c23      	adds	r3, r4, #0
    89aa:	4692      	mov	sl, r2
    89ac:	1c14      	adds	r4, r2, #0
    89ae:	4699      	mov	r9, r3
    89b0:	e03c      	b.n	8a2c <_dtoa_r+0x370>
    89b2:	46c0      	nop			; (mov r8, r8)
    89b4:	46c0      	nop			; (mov r8, r8)
    89b6:	46c0      	nop			; (mov r8, r8)
	...
    89c4:	3ff80000 	.word	0x3ff80000
    89c8:	636f4361 	.word	0x636f4361
    89cc:	3fd287a7 	.word	0x3fd287a7
    89d0:	8b60c8b3 	.word	0x8b60c8b3
    89d4:	3fc68a28 	.word	0x3fc68a28
    89d8:	509f79fb 	.word	0x509f79fb
    89dc:	3fd34413 	.word	0x3fd34413
    89e0:	00000000 	.word	0x00000000
    89e4:	40240000 	.word	0x40240000
    89e8:	7ff00000 	.word	0x7ff00000
    89ec:	0000e929 	.word	0x0000e929
    89f0:	0000270f 	.word	0x0000270f
    89f4:	0000e938 	.word	0x0000e938
    89f8:	3ff00000 	.word	0x3ff00000
    89fc:	fffffc01 	.word	0xfffffc01
    8a00:	0000e070 	.word	0x0000e070
    8a04:	4bb3      	ldr	r3, [pc, #716]	; (8cd4 <_dtoa_r+0x618>)
    8a06:	4ab2      	ldr	r2, [pc, #712]	; (8cd0 <_dtoa_r+0x614>)
    8a08:	f005 f922 	bl	dc50 <____aeabi_dmul_from_thumb>
    8a0c:	4ab2      	ldr	r2, [pc, #712]	; (8cd8 <_dtoa_r+0x61c>)
    8a0e:	4bb3      	ldr	r3, [pc, #716]	; (8cdc <_dtoa_r+0x620>)
    8a10:	1c0f      	adds	r7, r1, #0
    8a12:	1c06      	adds	r6, r0, #0
    8a14:	f005 f8e8 	bl	dbe8 <____aeabi_dcmpeq_from_thumb>
    8a18:	4243      	negs	r3, r0
    8a1a:	4143      	adcs	r3, r0
    8a1c:	425b      	negs	r3, r3
    8a1e:	4651      	mov	r1, sl
    8a20:	400b      	ands	r3, r1
    8a22:	061b      	lsls	r3, r3, #24
    8a24:	2b00      	cmp	r3, #0
    8a26:	d101      	bne.n	8a2c <_dtoa_r+0x370>
    8a28:	f000 fd05 	bl	9436 <_dtoa_r+0xd7a>
    8a2c:	9a02      	ldr	r2, [sp, #8]
    8a2e:	9b03      	ldr	r3, [sp, #12]
    8a30:	1c30      	adds	r0, r6, #0
    8a32:	1c39      	adds	r1, r7, #0
    8a34:	f005 f95c 	bl	dcf0 <____aeabi_ddiv_from_thumb>
    8a38:	f005 f91a 	bl	dc70 <____aeabi_d2iz_from_thumb>
    8a3c:	4680      	mov	r8, r0
    8a3e:	f005 f95b 	bl	dcf8 <____aeabi_i2d_from_thumb>
    8a42:	9a02      	ldr	r2, [sp, #8]
    8a44:	9b03      	ldr	r3, [sp, #12]
    8a46:	f005 f903 	bl	dc50 <____aeabi_dmul_from_thumb>
    8a4a:	1c02      	adds	r2, r0, #0
    8a4c:	1c0b      	adds	r3, r1, #0
    8a4e:	1c30      	adds	r0, r6, #0
    8a50:	1c39      	adds	r1, r7, #0
    8a52:	f005 f95b 	bl	dd0c <____aeabi_dsub_from_thumb>
    8a56:	2730      	movs	r7, #48	; 0x30
    8a58:	1c3e      	adds	r6, r7, #0
    8a5a:	4446      	add	r6, r8
    8a5c:	3401      	adds	r4, #1
    8a5e:	702e      	strb	r6, [r5, #0]
    8a60:	1c02      	adds	r2, r0, #0
    8a62:	1c0b      	adds	r3, r1, #0
    8a64:	3501      	adds	r5, #1
    8a66:	45a3      	cmp	fp, r4
    8a68:	d1cc      	bne.n	8a04 <_dtoa_r+0x348>
    8a6a:	464c      	mov	r4, r9
    8a6c:	1c10      	adds	r0, r2, #0
    8a6e:	1c19      	adds	r1, r3, #0
    8a70:	f005 f8f6 	bl	dc60 <____aeabi_dadd_from_thumb>
    8a74:	1c06      	adds	r6, r0, #0
    8a76:	1c0f      	adds	r7, r1, #0
    8a78:	1c32      	adds	r2, r6, #0
    8a7a:	9802      	ldr	r0, [sp, #8]
    8a7c:	9903      	ldr	r1, [sp, #12]
    8a7e:	1c3b      	adds	r3, r7, #0
    8a80:	f005 f8ba 	bl	dbf8 <____aeabi_dcmplt_from_thumb>
    8a84:	9904      	ldr	r1, [sp, #16]
    8a86:	9117      	str	r1, [sp, #92]	; 0x5c
    8a88:	2800      	cmp	r0, #0
    8a8a:	d10e      	bne.n	8aaa <_dtoa_r+0x3ee>
    8a8c:	9802      	ldr	r0, [sp, #8]
    8a8e:	9903      	ldr	r1, [sp, #12]
    8a90:	1c32      	adds	r2, r6, #0
    8a92:	1c3b      	adds	r3, r7, #0
    8a94:	f005 f8a8 	bl	dbe8 <____aeabi_dcmpeq_from_thumb>
    8a98:	2800      	cmp	r0, #0
    8a9a:	d100      	bne.n	8a9e <_dtoa_r+0x3e2>
    8a9c:	e107      	b.n	8cae <_dtoa_r+0x5f2>
    8a9e:	9a04      	ldr	r2, [sp, #16]
    8aa0:	4643      	mov	r3, r8
    8aa2:	9217      	str	r2, [sp, #92]	; 0x5c
    8aa4:	07db      	lsls	r3, r3, #31
    8aa6:	d400      	bmi.n	8aaa <_dtoa_r+0x3ee>
    8aa8:	e101      	b.n	8cae <_dtoa_r+0x5f2>
    8aaa:	990a      	ldr	r1, [sp, #40]	; 0x28
    8aac:	e000      	b.n	8ab0 <_dtoa_r+0x3f4>
    8aae:	1c1d      	adds	r5, r3, #0
    8ab0:	1e6b      	subs	r3, r5, #1
    8ab2:	781a      	ldrb	r2, [r3, #0]
    8ab4:	2a39      	cmp	r2, #57	; 0x39
    8ab6:	d001      	beq.n	8abc <_dtoa_r+0x400>
    8ab8:	f000 fce8 	bl	948c <_dtoa_r+0xdd0>
    8abc:	428b      	cmp	r3, r1
    8abe:	d1f6      	bne.n	8aae <_dtoa_r+0x3f2>
    8ac0:	9f17      	ldr	r7, [sp, #92]	; 0x5c
    8ac2:	2230      	movs	r2, #48	; 0x30
    8ac4:	3701      	adds	r7, #1
    8ac6:	910a      	str	r1, [sp, #40]	; 0x28
    8ac8:	9704      	str	r7, [sp, #16]
    8aca:	700a      	strb	r2, [r1, #0]
    8acc:	3201      	adds	r2, #1
    8ace:	701a      	strb	r2, [r3, #0]
    8ad0:	e0ed      	b.n	8cae <_dtoa_r+0x5f2>
    8ad2:	032d      	lsls	r5, r5, #12
    8ad4:	2d00      	cmp	r5, #0
    8ad6:	d000      	beq.n	8ada <_dtoa_r+0x41e>
    8ad8:	e63e      	b.n	8758 <_dtoa_r+0x9c>
    8ada:	4887      	ldr	r0, [pc, #540]	; (8cf8 <_dtoa_r+0x63c>)
    8adc:	e63d      	b.n	875a <_dtoa_r+0x9e>
    8ade:	991b      	ldr	r1, [sp, #108]	; 0x6c
    8ae0:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    8ae2:	4689      	mov	r9, r1
    8ae4:	4a85      	ldr	r2, [pc, #532]	; (8cfc <_dtoa_r+0x640>)
    8ae6:	444b      	add	r3, r9
    8ae8:	18d2      	adds	r2, r2, r3
    8aea:	4690      	mov	r8, r2
    8aec:	2020      	movs	r0, #32
    8aee:	4580      	cmp	r8, r0
    8af0:	dc00      	bgt.n	8af4 <_dtoa_r+0x438>
    8af2:	e1c0      	b.n	8e76 <_dtoa_r+0x7ba>
    8af4:	1800      	adds	r0, r0, r0
    8af6:	4982      	ldr	r1, [pc, #520]	; (8d00 <_dtoa_r+0x644>)
    8af8:	1a80      	subs	r0, r0, r2
    8afa:	4085      	lsls	r5, r0
    8afc:	185b      	adds	r3, r3, r1
    8afe:	1c32      	adds	r2, r6, #0
    8b00:	1c28      	adds	r0, r5, #0
    8b02:	40da      	lsrs	r2, r3
    8b04:	4310      	orrs	r0, r2
    8b06:	f005 f88b 	bl	dc20 <____aeabi_ui2d_from_thumb>
    8b0a:	9002      	str	r0, [sp, #8]
    8b0c:	9103      	str	r1, [sp, #12]
    8b0e:	9803      	ldr	r0, [sp, #12]
    8b10:	4a7c      	ldr	r2, [pc, #496]	; (8d04 <_dtoa_r+0x648>)
    8b12:	1c01      	adds	r1, r0, #0
    8b14:	487c      	ldr	r0, [pc, #496]	; (8d08 <_dtoa_r+0x64c>)
    8b16:	1c15      	adds	r5, r2, #0
    8b18:	1809      	adds	r1, r1, r0
    8b1a:	2301      	movs	r3, #1
    8b1c:	9103      	str	r1, [sp, #12]
    8b1e:	4445      	add	r5, r8
    8b20:	9316      	str	r3, [sp, #88]	; 0x58
    8b22:	e647      	b.n	87b4 <_dtoa_r+0xf8>
    8b24:	4879      	ldr	r0, [pc, #484]	; (8d0c <_dtoa_r+0x650>)
    8b26:	e608      	b.n	873a <_dtoa_r+0x7e>
    8b28:	2301      	movs	r3, #1
    8b2a:	2200      	movs	r2, #0
    8b2c:	9312      	str	r3, [sp, #72]	; 0x48
    8b2e:	425b      	negs	r3, r3
    8b30:	9226      	str	r2, [sp, #152]	; 0x98
    8b32:	9310      	str	r3, [sp, #64]	; 0x40
    8b34:	930b      	str	r3, [sp, #44]	; 0x2c
    8b36:	9227      	str	r2, [sp, #156]	; 0x9c
    8b38:	1c15      	adds	r5, r2, #0
    8b3a:	2100      	movs	r1, #0
    8b3c:	6461      	str	r1, [r4, #68]	; 0x44
    8b3e:	1c20      	adds	r0, r4, #0
    8b40:	f001 f8a6 	bl	9c90 <_Balloc>
    8b44:	900a      	str	r0, [sp, #40]	; 0x28
    8b46:	6420      	str	r0, [r4, #64]	; 0x40
    8b48:	2d00      	cmp	r5, #0
    8b4a:	d100      	bne.n	8b4e <_dtoa_r+0x492>
    8b4c:	e6d3      	b.n	88f6 <_dtoa_r+0x23a>
    8b4e:	1c3a      	adds	r2, r7, #0
    8b50:	1c31      	adds	r1, r6, #0
    8b52:	9102      	str	r1, [sp, #8]
    8b54:	9203      	str	r2, [sp, #12]
    8b56:	9a04      	ldr	r2, [sp, #16]
    8b58:	960c      	str	r6, [sp, #48]	; 0x30
    8b5a:	970d      	str	r7, [sp, #52]	; 0x34
    8b5c:	2a00      	cmp	r2, #0
    8b5e:	dc00      	bgt.n	8b62 <_dtoa_r+0x4a6>
    8b60:	e2e1      	b.n	9126 <_dtoa_r+0xa6a>
    8b62:	230f      	movs	r3, #15
    8b64:	496a      	ldr	r1, [pc, #424]	; (8d10 <_dtoa_r+0x654>)
    8b66:	401a      	ands	r2, r3
    8b68:	00d2      	lsls	r2, r2, #3
    8b6a:	188a      	adds	r2, r1, r2
    8b6c:	6810      	ldr	r0, [r2, #0]
    8b6e:	6851      	ldr	r1, [r2, #4]
    8b70:	9008      	str	r0, [sp, #32]
    8b72:	9109      	str	r1, [sp, #36]	; 0x24
    8b74:	9904      	ldr	r1, [sp, #16]
    8b76:	110d      	asrs	r5, r1, #4
    8b78:	2702      	movs	r7, #2
    8b7a:	06ea      	lsls	r2, r5, #27
    8b7c:	d500      	bpl.n	8b80 <_dtoa_r+0x4c4>
    8b7e:	e183      	b.n	8e88 <_dtoa_r+0x7cc>
    8b80:	2d00      	cmp	r5, #0
    8b82:	d012      	beq.n	8baa <_dtoa_r+0x4ee>
    8b84:	2301      	movs	r3, #1
    8b86:	4e63      	ldr	r6, [pc, #396]	; (8d14 <_dtoa_r+0x658>)
    8b88:	9808      	ldr	r0, [sp, #32]
    8b8a:	9909      	ldr	r1, [sp, #36]	; 0x24
    8b8c:	4698      	mov	r8, r3
    8b8e:	4642      	mov	r2, r8
    8b90:	4215      	tst	r5, r2
    8b92:	d004      	beq.n	8b9e <_dtoa_r+0x4e2>
    8b94:	6832      	ldr	r2, [r6, #0]
    8b96:	6873      	ldr	r3, [r6, #4]
    8b98:	3701      	adds	r7, #1
    8b9a:	f005 f859 	bl	dc50 <____aeabi_dmul_from_thumb>
    8b9e:	106d      	asrs	r5, r5, #1
    8ba0:	3608      	adds	r6, #8
    8ba2:	2d00      	cmp	r5, #0
    8ba4:	d1f3      	bne.n	8b8e <_dtoa_r+0x4d2>
    8ba6:	9008      	str	r0, [sp, #32]
    8ba8:	9109      	str	r1, [sp, #36]	; 0x24
    8baa:	980c      	ldr	r0, [sp, #48]	; 0x30
    8bac:	990d      	ldr	r1, [sp, #52]	; 0x34
    8bae:	9a08      	ldr	r2, [sp, #32]
    8bb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
    8bb2:	f005 f89d 	bl	dcf0 <____aeabi_ddiv_from_thumb>
    8bb6:	900c      	str	r0, [sp, #48]	; 0x30
    8bb8:	910d      	str	r1, [sp, #52]	; 0x34
    8bba:	9b11      	ldr	r3, [sp, #68]	; 0x44
    8bbc:	2b00      	cmp	r3, #0
    8bbe:	d032      	beq.n	8c26 <_dtoa_r+0x56a>
    8bc0:	4a47      	ldr	r2, [pc, #284]	; (8ce0 <_dtoa_r+0x624>)
    8bc2:	4b48      	ldr	r3, [pc, #288]	; (8ce4 <_dtoa_r+0x628>)
    8bc4:	980c      	ldr	r0, [sp, #48]	; 0x30
    8bc6:	990d      	ldr	r1, [sp, #52]	; 0x34
    8bc8:	f005 f816 	bl	dbf8 <____aeabi_dcmplt_from_thumb>
    8bcc:	1e43      	subs	r3, r0, #1
    8bce:	4198      	sbcs	r0, r3
    8bd0:	2501      	movs	r5, #1
    8bd2:	4240      	negs	r0, r0
    8bd4:	4005      	ands	r5, r0
    8bd6:	062d      	lsls	r5, r5, #24
    8bd8:	2d00      	cmp	r5, #0
    8bda:	d024      	beq.n	8c26 <_dtoa_r+0x56a>
    8bdc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    8bde:	2d00      	cmp	r5, #0
    8be0:	dd21      	ble.n	8c26 <_dtoa_r+0x56a>
    8be2:	9810      	ldr	r0, [sp, #64]	; 0x40
    8be4:	2800      	cmp	r0, #0
    8be6:	dc00      	bgt.n	8bea <_dtoa_r+0x52e>
    8be8:	e299      	b.n	911e <_dtoa_r+0xa62>
    8bea:	9904      	ldr	r1, [sp, #16]
    8bec:	3901      	subs	r1, #1
    8bee:	4b39      	ldr	r3, [pc, #228]	; (8cd4 <_dtoa_r+0x618>)
    8bf0:	4a37      	ldr	r2, [pc, #220]	; (8cd0 <_dtoa_r+0x614>)
    8bf2:	9117      	str	r1, [sp, #92]	; 0x5c
    8bf4:	980c      	ldr	r0, [sp, #48]	; 0x30
    8bf6:	990d      	ldr	r1, [sp, #52]	; 0x34
    8bf8:	f005 f82a 	bl	dc50 <____aeabi_dmul_from_thumb>
    8bfc:	900c      	str	r0, [sp, #48]	; 0x30
    8bfe:	910d      	str	r1, [sp, #52]	; 0x34
    8c00:	1c78      	adds	r0, r7, #1
    8c02:	f005 f879 	bl	dcf8 <____aeabi_i2d_from_thumb>
    8c06:	1c02      	adds	r2, r0, #0
    8c08:	1c0b      	adds	r3, r1, #0
    8c0a:	980c      	ldr	r0, [sp, #48]	; 0x30
    8c0c:	990d      	ldr	r1, [sp, #52]	; 0x34
    8c0e:	f005 f81f 	bl	dc50 <____aeabi_dmul_from_thumb>
    8c12:	4a35      	ldr	r2, [pc, #212]	; (8ce8 <_dtoa_r+0x62c>)
    8c14:	4b35      	ldr	r3, [pc, #212]	; (8cec <_dtoa_r+0x630>)
    8c16:	f005 f823 	bl	dc60 <____aeabi_dadd_from_thumb>
    8c1a:	4a3f      	ldr	r2, [pc, #252]	; (8d18 <_dtoa_r+0x65c>)
    8c1c:	9b10      	ldr	r3, [sp, #64]	; 0x40
    8c1e:	1c05      	adds	r5, r0, #0
    8c20:	188e      	adds	r6, r1, r2
    8c22:	9315      	str	r3, [sp, #84]	; 0x54
    8c24:	e180      	b.n	8f28 <_dtoa_r+0x86c>
    8c26:	1c38      	adds	r0, r7, #0
    8c28:	f005 f866 	bl	dcf8 <____aeabi_i2d_from_thumb>
    8c2c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    8c2e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    8c30:	f005 f80e 	bl	dc50 <____aeabi_dmul_from_thumb>
    8c34:	4a2c      	ldr	r2, [pc, #176]	; (8ce8 <_dtoa_r+0x62c>)
    8c36:	4b2d      	ldr	r3, [pc, #180]	; (8cec <_dtoa_r+0x630>)
    8c38:	f005 f812 	bl	dc60 <____aeabi_dadd_from_thumb>
    8c3c:	1c05      	adds	r5, r0, #0
    8c3e:	4836      	ldr	r0, [pc, #216]	; (8d18 <_dtoa_r+0x65c>)
    8c40:	180f      	adds	r7, r1, r0
    8c42:	990b      	ldr	r1, [sp, #44]	; 0x2c
    8c44:	1c3e      	adds	r6, r7, #0
    8c46:	2900      	cmp	r1, #0
    8c48:	d000      	beq.n	8c4c <_dtoa_r+0x590>
    8c4a:	e169      	b.n	8f20 <_dtoa_r+0x864>
    8c4c:	4a28      	ldr	r2, [pc, #160]	; (8cf0 <_dtoa_r+0x634>)
    8c4e:	4b29      	ldr	r3, [pc, #164]	; (8cf4 <_dtoa_r+0x638>)
    8c50:	980c      	ldr	r0, [sp, #48]	; 0x30
    8c52:	990d      	ldr	r1, [sp, #52]	; 0x34
    8c54:	f005 f85a 	bl	dd0c <____aeabi_dsub_from_thumb>
    8c58:	1c2a      	adds	r2, r5, #0
    8c5a:	1c3b      	adds	r3, r7, #0
    8c5c:	9008      	str	r0, [sp, #32]
    8c5e:	9109      	str	r1, [sp, #36]	; 0x24
    8c60:	f005 f81a 	bl	dc98 <____aeabi_dcmpgt_from_thumb>
    8c64:	2800      	cmp	r0, #0
    8c66:	d000      	beq.n	8c6a <_dtoa_r+0x5ae>
    8c68:	e288      	b.n	917c <_dtoa_r+0xac0>
    8c6a:	1c2a      	adds	r2, r5, #0
    8c6c:	2580      	movs	r5, #128	; 0x80
    8c6e:	062d      	lsls	r5, r5, #24
    8c70:	9808      	ldr	r0, [sp, #32]
    8c72:	9909      	ldr	r1, [sp, #36]	; 0x24
    8c74:	197b      	adds	r3, r7, r5
    8c76:	f004 ffbf 	bl	dbf8 <____aeabi_dcmplt_from_thumb>
    8c7a:	2800      	cmp	r0, #0
    8c7c:	d100      	bne.n	8c80 <_dtoa_r+0x5c4>
    8c7e:	e24e      	b.n	911e <_dtoa_r+0xa62>
    8c80:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    8c82:	9202      	str	r2, [sp, #8]
    8c84:	4690      	mov	r8, r2
    8c86:	9827      	ldr	r0, [sp, #156]	; 0x9c
    8c88:	43c0      	mvns	r0, r0
    8c8a:	2100      	movs	r1, #0
    8c8c:	9004      	str	r0, [sp, #16]
    8c8e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    8c90:	4689      	mov	r9, r1
    8c92:	1c20      	adds	r0, r4, #0
    8c94:	4641      	mov	r1, r8
    8c96:	f001 f825 	bl	9ce4 <_Bfree>
    8c9a:	9802      	ldr	r0, [sp, #8]
    8c9c:	2800      	cmp	r0, #0
    8c9e:	d006      	beq.n	8cae <_dtoa_r+0x5f2>
    8ca0:	4581      	cmp	r9, r0
    8ca2:	d000      	beq.n	8ca6 <_dtoa_r+0x5ea>
    8ca4:	e22f      	b.n	9106 <_dtoa_r+0xa4a>
    8ca6:	1c20      	adds	r0, r4, #0
    8ca8:	9902      	ldr	r1, [sp, #8]
    8caa:	f001 f81b 	bl	9ce4 <_Bfree>
    8cae:	1c20      	adds	r0, r4, #0
    8cb0:	9907      	ldr	r1, [sp, #28]
    8cb2:	f001 f817 	bl	9ce4 <_Bfree>
    8cb6:	2300      	movs	r3, #0
    8cb8:	702b      	strb	r3, [r5, #0]
    8cba:	9b04      	ldr	r3, [sp, #16]
    8cbc:	9f28      	ldr	r7, [sp, #160]	; 0xa0
    8cbe:	992a      	ldr	r1, [sp, #168]	; 0xa8
    8cc0:	3301      	adds	r3, #1
    8cc2:	603b      	str	r3, [r7, #0]
    8cc4:	980a      	ldr	r0, [sp, #40]	; 0x28
    8cc6:	2900      	cmp	r1, #0
    8cc8:	d100      	bne.n	8ccc <_dtoa_r+0x610>
    8cca:	e536      	b.n	873a <_dtoa_r+0x7e>
    8ccc:	600d      	str	r5, [r1, #0]
    8cce:	e534      	b.n	873a <_dtoa_r+0x7e>
    8cd0:	00000000 	.word	0x00000000
    8cd4:	40240000 	.word	0x40240000
	...
    8ce4:	3ff00000 	.word	0x3ff00000
    8ce8:	00000000 	.word	0x00000000
    8cec:	401c0000 	.word	0x401c0000
    8cf0:	00000000 	.word	0x00000000
    8cf4:	40140000 	.word	0x40140000
    8cf8:	0000e92c 	.word	0x0000e92c
    8cfc:	00000432 	.word	0x00000432
    8d00:	00000412 	.word	0x00000412
    8d04:	fffffbcd 	.word	0xfffffbcd
    8d08:	fe100000 	.word	0xfe100000
    8d0c:	0000e928 	.word	0x0000e928
    8d10:	0000e070 	.word	0x0000e070
    8d14:	0000e138 	.word	0x0000e138
    8d18:	fcc00000 	.word	0xfcc00000
    8d1c:	9912      	ldr	r1, [sp, #72]	; 0x48
    8d1e:	2900      	cmp	r1, #0
    8d20:	d000      	beq.n	8d24 <_dtoa_r+0x668>
    8d22:	e0c8      	b.n	8eb6 <_dtoa_r+0x7fa>
    8d24:	9b12      	ldr	r3, [sp, #72]	; 0x48
    8d26:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    8d28:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    8d2a:	9302      	str	r3, [sp, #8]
    8d2c:	4690      	mov	r8, r2
    8d2e:	2000      	movs	r0, #0
    8d30:	4582      	cmp	sl, r0
    8d32:	dd0c      	ble.n	8d4e <_dtoa_r+0x692>
    8d34:	4285      	cmp	r5, r0
    8d36:	dd0a      	ble.n	8d4e <_dtoa_r+0x692>
    8d38:	4653      	mov	r3, sl
    8d3a:	45aa      	cmp	sl, r5
    8d3c:	dd00      	ble.n	8d40 <_dtoa_r+0x684>
    8d3e:	1c2b      	adds	r3, r5, #0
    8d40:	990f      	ldr	r1, [sp, #60]	; 0x3c
    8d42:	4652      	mov	r2, sl
    8d44:	1ac9      	subs	r1, r1, r3
    8d46:	1ad2      	subs	r2, r2, r3
    8d48:	910f      	str	r1, [sp, #60]	; 0x3c
    8d4a:	1aed      	subs	r5, r5, r3
    8d4c:	4692      	mov	sl, r2
    8d4e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    8d50:	2b00      	cmp	r3, #0
    8d52:	dd1e      	ble.n	8d92 <_dtoa_r+0x6d6>
    8d54:	9812      	ldr	r0, [sp, #72]	; 0x48
    8d56:	2800      	cmp	r0, #0
    8d58:	d100      	bne.n	8d5c <_dtoa_r+0x6a0>
    8d5a:	e36e      	b.n	943a <_dtoa_r+0xd7e>
    8d5c:	2100      	movs	r1, #0
    8d5e:	4588      	cmp	r8, r1
    8d60:	dd11      	ble.n	8d86 <_dtoa_r+0x6ca>
    8d62:	9902      	ldr	r1, [sp, #8]
    8d64:	4642      	mov	r2, r8
    8d66:	1c20      	adds	r0, r4, #0
    8d68:	f001 f980 	bl	a06c <__pow5mult>
    8d6c:	9002      	str	r0, [sp, #8]
    8d6e:	9a07      	ldr	r2, [sp, #28]
    8d70:	9902      	ldr	r1, [sp, #8]
    8d72:	1c20      	adds	r0, r4, #0
    8d74:	f001 f8b6 	bl	9ee4 <__multiply>
    8d78:	9907      	ldr	r1, [sp, #28]
    8d7a:	4681      	mov	r9, r0
    8d7c:	1c20      	adds	r0, r4, #0
    8d7e:	f000 ffb1 	bl	9ce4 <_Bfree>
    8d82:	464a      	mov	r2, r9
    8d84:	9207      	str	r2, [sp, #28]
    8d86:	9813      	ldr	r0, [sp, #76]	; 0x4c
    8d88:	4641      	mov	r1, r8
    8d8a:	1a42      	subs	r2, r0, r1
    8d8c:	2a00      	cmp	r2, #0
    8d8e:	d000      	beq.n	8d92 <_dtoa_r+0x6d6>
    8d90:	e369      	b.n	9466 <_dtoa_r+0xdaa>
    8d92:	1c20      	adds	r0, r4, #0
    8d94:	2101      	movs	r1, #1
    8d96:	f001 f899 	bl	9ecc <__i2b>
    8d9a:	9a14      	ldr	r2, [sp, #80]	; 0x50
    8d9c:	4680      	mov	r8, r0
    8d9e:	2a00      	cmp	r2, #0
    8da0:	dd04      	ble.n	8dac <_dtoa_r+0x6f0>
    8da2:	4641      	mov	r1, r8
    8da4:	1c20      	adds	r0, r4, #0
    8da6:	f001 f961 	bl	a06c <__pow5mult>
    8daa:	4680      	mov	r8, r0
    8dac:	9826      	ldr	r0, [sp, #152]	; 0x98
    8dae:	2300      	movs	r3, #0
    8db0:	4699      	mov	r9, r3
    8db2:	2801      	cmp	r0, #1
    8db4:	dc00      	bgt.n	8db8 <_dtoa_r+0x6fc>
    8db6:	e2b6      	b.n	9326 <_dtoa_r+0xc6a>
    8db8:	9814      	ldr	r0, [sp, #80]	; 0x50
    8dba:	2301      	movs	r3, #1
    8dbc:	2800      	cmp	r0, #0
    8dbe:	d000      	beq.n	8dc2 <_dtoa_r+0x706>
    8dc0:	e298      	b.n	92f4 <_dtoa_r+0xc38>
    8dc2:	1c1a      	adds	r2, r3, #0
    8dc4:	4452      	add	r2, sl
    8dc6:	211f      	movs	r1, #31
    8dc8:	231c      	movs	r3, #28
    8dca:	400a      	ands	r2, r1
    8dcc:	d000      	beq.n	8dd0 <_dtoa_r+0x714>
    8dce:	e13b      	b.n	9048 <_dtoa_r+0x98c>
    8dd0:	980f      	ldr	r0, [sp, #60]	; 0x3c
    8dd2:	18c0      	adds	r0, r0, r3
    8dd4:	900f      	str	r0, [sp, #60]	; 0x3c
    8dd6:	18ed      	adds	r5, r5, r3
    8dd8:	449a      	add	sl, r3
    8dda:	990f      	ldr	r1, [sp, #60]	; 0x3c
    8ddc:	2900      	cmp	r1, #0
    8dde:	dd05      	ble.n	8dec <_dtoa_r+0x730>
    8de0:	1c20      	adds	r0, r4, #0
    8de2:	9907      	ldr	r1, [sp, #28]
    8de4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    8de6:	f001 f99b 	bl	a120 <__lshift>
    8dea:	9007      	str	r0, [sp, #28]
    8dec:	2200      	movs	r2, #0
    8dee:	4592      	cmp	sl, r2
    8df0:	dd05      	ble.n	8dfe <_dtoa_r+0x742>
    8df2:	4641      	mov	r1, r8
    8df4:	1c20      	adds	r0, r4, #0
    8df6:	4652      	mov	r2, sl
    8df8:	f001 f992 	bl	a120 <__lshift>
    8dfc:	4680      	mov	r8, r0
    8dfe:	9b11      	ldr	r3, [sp, #68]	; 0x44
    8e00:	2b00      	cmp	r3, #0
    8e02:	d000      	beq.n	8e06 <_dtoa_r+0x74a>
    8e04:	e257      	b.n	92b6 <_dtoa_r+0xbfa>
    8e06:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    8e08:	2b00      	cmp	r3, #0
    8e0a:	dd00      	ble.n	8e0e <_dtoa_r+0x752>
    8e0c:	e128      	b.n	9060 <_dtoa_r+0x9a4>
    8e0e:	9826      	ldr	r0, [sp, #152]	; 0x98
    8e10:	2301      	movs	r3, #1
    8e12:	2802      	cmp	r0, #2
    8e14:	dc00      	bgt.n	8e18 <_dtoa_r+0x75c>
    8e16:	2300      	movs	r3, #0
    8e18:	061b      	lsls	r3, r3, #24
    8e1a:	2b00      	cmp	r3, #0
    8e1c:	d100      	bne.n	8e20 <_dtoa_r+0x764>
    8e1e:	e11f      	b.n	9060 <_dtoa_r+0x9a4>
    8e20:	990b      	ldr	r1, [sp, #44]	; 0x2c
    8e22:	2900      	cmp	r1, #0
    8e24:	d000      	beq.n	8e28 <_dtoa_r+0x76c>
    8e26:	e72e      	b.n	8c86 <_dtoa_r+0x5ca>
    8e28:	4641      	mov	r1, r8
    8e2a:	1c20      	adds	r0, r4, #0
    8e2c:	2205      	movs	r2, #5
    8e2e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    8e30:	f000 ff64 	bl	9cfc <__multadd>
    8e34:	4680      	mov	r8, r0
    8e36:	4641      	mov	r1, r8
    8e38:	9807      	ldr	r0, [sp, #28]
    8e3a:	f001 f9d9 	bl	a1f0 <__mcmp>
    8e3e:	2800      	cmp	r0, #0
    8e40:	dc00      	bgt.n	8e44 <_dtoa_r+0x788>
    8e42:	e720      	b.n	8c86 <_dtoa_r+0x5ca>
    8e44:	980a      	ldr	r0, [sp, #40]	; 0x28
    8e46:	2331      	movs	r3, #49	; 0x31
    8e48:	7003      	strb	r3, [r0, #0]
    8e4a:	9904      	ldr	r1, [sp, #16]
    8e4c:	1c05      	adds	r5, r0, #0
    8e4e:	3101      	adds	r1, #1
    8e50:	2200      	movs	r2, #0
    8e52:	3501      	adds	r5, #1
    8e54:	9104      	str	r1, [sp, #16]
    8e56:	4691      	mov	r9, r2
    8e58:	e71b      	b.n	8c92 <_dtoa_r+0x5d6>
    8e5a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    8e5c:	9b04      	ldr	r3, [sp, #16]
    8e5e:	2000      	movs	r0, #0
    8e60:	1ad2      	subs	r2, r2, r3
    8e62:	425d      	negs	r5, r3
    8e64:	920f      	str	r2, [sp, #60]	; 0x3c
    8e66:	9513      	str	r5, [sp, #76]	; 0x4c
    8e68:	9014      	str	r0, [sp, #80]	; 0x50
    8e6a:	e501      	b.n	8870 <_dtoa_r+0x1b4>
    8e6c:	426d      	negs	r5, r5
    8e6e:	2300      	movs	r3, #0
    8e70:	950f      	str	r5, [sp, #60]	; 0x3c
    8e72:	469a      	mov	sl, r3
    8e74:	e4f4      	b.n	8860 <_dtoa_r+0x1a4>
    8e76:	2020      	movs	r0, #32
    8e78:	1a80      	subs	r0, r0, r2
    8e7a:	1c35      	adds	r5, r6, #0
    8e7c:	4085      	lsls	r5, r0
    8e7e:	1c28      	adds	r0, r5, #0
    8e80:	e641      	b.n	8b06 <_dtoa_r+0x44a>
    8e82:	2100      	movs	r1, #0
    8e84:	9111      	str	r1, [sp, #68]	; 0x44
    8e86:	e4e1      	b.n	884c <_dtoa_r+0x190>
    8e88:	401d      	ands	r5, r3
    8e8a:	4bc7      	ldr	r3, [pc, #796]	; (91a8 <_dtoa_r+0xaec>)
    8e8c:	980c      	ldr	r0, [sp, #48]	; 0x30
    8e8e:	990d      	ldr	r1, [sp, #52]	; 0x34
    8e90:	6a1a      	ldr	r2, [r3, #32]
    8e92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    8e94:	f004 ff2c 	bl	dcf0 <____aeabi_ddiv_from_thumb>
    8e98:	3701      	adds	r7, #1
    8e9a:	900c      	str	r0, [sp, #48]	; 0x30
    8e9c:	910d      	str	r1, [sp, #52]	; 0x34
    8e9e:	e66f      	b.n	8b80 <_dtoa_r+0x4c4>
    8ea0:	2a02      	cmp	r2, #2
    8ea2:	d100      	bne.n	8ea6 <_dtoa_r+0x7ea>
    8ea4:	e1fa      	b.n	929c <_dtoa_r+0xbe0>
    8ea6:	2001      	movs	r0, #1
    8ea8:	4243      	negs	r3, r0
    8eaa:	2500      	movs	r5, #0
    8eac:	9012      	str	r0, [sp, #72]	; 0x48
    8eae:	9310      	str	r3, [sp, #64]	; 0x40
    8eb0:	930b      	str	r3, [sp, #44]	; 0x2c
    8eb2:	9527      	str	r5, [sp, #156]	; 0x9c
    8eb4:	e641      	b.n	8b3a <_dtoa_r+0x47e>
    8eb6:	9a26      	ldr	r2, [sp, #152]	; 0x98
    8eb8:	2a01      	cmp	r2, #1
    8eba:	dc00      	bgt.n	8ebe <_dtoa_r+0x802>
    8ebc:	e2dd      	b.n	947a <_dtoa_r+0xdbe>
    8ebe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    8ec0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    8ec2:	3a01      	subs	r2, #1
    8ec4:	4293      	cmp	r3, r2
    8ec6:	da00      	bge.n	8eca <_dtoa_r+0x80e>
    8ec8:	e2c3      	b.n	9452 <_dtoa_r+0xd96>
    8eca:	1a9b      	subs	r3, r3, r2
    8ecc:	4698      	mov	r8, r3
    8ece:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    8ed0:	2a00      	cmp	r2, #0
    8ed2:	da00      	bge.n	8ed6 <_dtoa_r+0x81a>
    8ed4:	e2e8      	b.n	94a8 <_dtoa_r+0xdec>
    8ed6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    8ed8:	980b      	ldr	r0, [sp, #44]	; 0x2c
    8eda:	990f      	ldr	r1, [sp, #60]	; 0x3c
    8edc:	1809      	adds	r1, r1, r0
    8ede:	910f      	str	r1, [sp, #60]	; 0x3c
    8ee0:	4482      	add	sl, r0
    8ee2:	2101      	movs	r1, #1
    8ee4:	1c20      	adds	r0, r4, #0
    8ee6:	f000 fff1 	bl	9ecc <__i2b>
    8eea:	9002      	str	r0, [sp, #8]
    8eec:	e71f      	b.n	8d2e <_dtoa_r+0x672>
    8eee:	9a27      	ldr	r2, [sp, #156]	; 0x9c
    8ef0:	429a      	cmp	r2, r3
    8ef2:	db00      	blt.n	8ef6 <_dtoa_r+0x83a>
    8ef4:	e519      	b.n	892a <_dtoa_r+0x26e>
    8ef6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    8ef8:	2a00      	cmp	r2, #0
    8efa:	d000      	beq.n	8efe <_dtoa_r+0x842>
    8efc:	e2b9      	b.n	9472 <_dtoa_r+0xdb6>
    8efe:	4ba3      	ldr	r3, [pc, #652]	; (918c <_dtoa_r+0xad0>)
    8f00:	4aa1      	ldr	r2, [pc, #644]	; (9188 <_dtoa_r+0xacc>)
    8f02:	9802      	ldr	r0, [sp, #8]
    8f04:	9903      	ldr	r1, [sp, #12]
    8f06:	f004 fea3 	bl	dc50 <____aeabi_dmul_from_thumb>
    8f0a:	1c32      	adds	r2, r6, #0
    8f0c:	1c3b      	adds	r3, r7, #0
    8f0e:	f004 fe6f 	bl	dbf0 <____aeabi_dcmpge_from_thumb>
    8f12:	2800      	cmp	r0, #0
    8f14:	d000      	beq.n	8f18 <_dtoa_r+0x85c>
    8f16:	e297      	b.n	9448 <_dtoa_r+0xd8c>
    8f18:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    8f1a:	4698      	mov	r8, r3
    8f1c:	9302      	str	r3, [sp, #8]
    8f1e:	e791      	b.n	8e44 <_dtoa_r+0x788>
    8f20:	9f04      	ldr	r7, [sp, #16]
    8f22:	980b      	ldr	r0, [sp, #44]	; 0x2c
    8f24:	9717      	str	r7, [sp, #92]	; 0x5c
    8f26:	9015      	str	r0, [sp, #84]	; 0x54
    8f28:	9912      	ldr	r1, [sp, #72]	; 0x48
    8f2a:	2900      	cmp	r1, #0
    8f2c:	d100      	bne.n	8f30 <_dtoa_r+0x874>
    8f2e:	e13f      	b.n	91b0 <_dtoa_r+0xaf4>
    8f30:	9b15      	ldr	r3, [sp, #84]	; 0x54
    8f32:	3b01      	subs	r3, #1
    8f34:	00da      	lsls	r2, r3, #3
    8f36:	4b9d      	ldr	r3, [pc, #628]	; (91ac <_dtoa_r+0xaf0>)
    8f38:	189b      	adds	r3, r3, r2
    8f3a:	681a      	ldr	r2, [r3, #0]
    8f3c:	685b      	ldr	r3, [r3, #4]
    8f3e:	4894      	ldr	r0, [pc, #592]	; (9190 <_dtoa_r+0xad4>)
    8f40:	4994      	ldr	r1, [pc, #592]	; (9194 <_dtoa_r+0xad8>)
    8f42:	f004 fed5 	bl	dcf0 <____aeabi_ddiv_from_thumb>
    8f46:	1c2a      	adds	r2, r5, #0
    8f48:	1c33      	adds	r3, r6, #0
    8f4a:	f004 fedf 	bl	dd0c <____aeabi_dsub_from_thumb>
    8f4e:	9008      	str	r0, [sp, #32]
    8f50:	9109      	str	r1, [sp, #36]	; 0x24
    8f52:	980c      	ldr	r0, [sp, #48]	; 0x30
    8f54:	990d      	ldr	r1, [sp, #52]	; 0x34
    8f56:	f004 fe8b 	bl	dc70 <____aeabi_d2iz_from_thumb>
    8f5a:	1c05      	adds	r5, r0, #0
    8f5c:	f004 fecc 	bl	dcf8 <____aeabi_i2d_from_thumb>
    8f60:	1c02      	adds	r2, r0, #0
    8f62:	1c0b      	adds	r3, r1, #0
    8f64:	980c      	ldr	r0, [sp, #48]	; 0x30
    8f66:	990d      	ldr	r1, [sp, #52]	; 0x34
    8f68:	f004 fed0 	bl	dd0c <____aeabi_dsub_from_thumb>
    8f6c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    8f6e:	1c2b      	adds	r3, r5, #0
    8f70:	3330      	adds	r3, #48	; 0x30
    8f72:	7013      	strb	r3, [r2, #0]
    8f74:	1c06      	adds	r6, r0, #0
    8f76:	1c0f      	adds	r7, r1, #0
    8f78:	1c15      	adds	r5, r2, #0
    8f7a:	9808      	ldr	r0, [sp, #32]
    8f7c:	9909      	ldr	r1, [sp, #36]	; 0x24
    8f7e:	1c32      	adds	r2, r6, #0
    8f80:	1c3b      	adds	r3, r7, #0
    8f82:	3501      	adds	r5, #1
    8f84:	f004 fe88 	bl	dc98 <____aeabi_dcmpgt_from_thumb>
    8f88:	2800      	cmp	r0, #0
    8f8a:	d000      	beq.n	8f8e <_dtoa_r+0x8d2>
    8f8c:	e315      	b.n	95ba <_dtoa_r+0xefe>
    8f8e:	1c32      	adds	r2, r6, #0
    8f90:	1c3b      	adds	r3, r7, #0
    8f92:	4881      	ldr	r0, [pc, #516]	; (9198 <_dtoa_r+0xadc>)
    8f94:	4981      	ldr	r1, [pc, #516]	; (919c <_dtoa_r+0xae0>)
    8f96:	f004 feb9 	bl	dd0c <____aeabi_dsub_from_thumb>
    8f9a:	1c02      	adds	r2, r0, #0
    8f9c:	1c0b      	adds	r3, r1, #0
    8f9e:	9808      	ldr	r0, [sp, #32]
    8fa0:	9909      	ldr	r1, [sp, #36]	; 0x24
    8fa2:	f004 fe79 	bl	dc98 <____aeabi_dcmpgt_from_thumb>
    8fa6:	2800      	cmp	r0, #0
    8fa8:	d000      	beq.n	8fac <_dtoa_r+0x8f0>
    8faa:	e57e      	b.n	8aaa <_dtoa_r+0x3ee>
    8fac:	9b15      	ldr	r3, [sp, #84]	; 0x54
    8fae:	2b01      	cmp	r3, #1
    8fb0:	dc00      	bgt.n	8fb4 <_dtoa_r+0x8f8>
    8fb2:	e0b4      	b.n	911e <_dtoa_r+0xa62>
    8fb4:	4651      	mov	r1, sl
    8fb6:	3001      	adds	r0, #1
    8fb8:	910c      	str	r1, [sp, #48]	; 0x30
    8fba:	46a8      	mov	r8, r5
    8fbc:	4682      	mov	sl, r0
    8fbe:	46a3      	mov	fp, r4
    8fc0:	e012      	b.n	8fe8 <_dtoa_r+0x92c>
    8fc2:	1c32      	adds	r2, r6, #0
    8fc4:	1c3b      	adds	r3, r7, #0
    8fc6:	4874      	ldr	r0, [pc, #464]	; (9198 <_dtoa_r+0xadc>)
    8fc8:	4974      	ldr	r1, [pc, #464]	; (919c <_dtoa_r+0xae0>)
    8fca:	f004 fe9f 	bl	dd0c <____aeabi_dsub_from_thumb>
    8fce:	9a08      	ldr	r2, [sp, #32]
    8fd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
    8fd2:	f004 fe11 	bl	dbf8 <____aeabi_dcmplt_from_thumb>
    8fd6:	2800      	cmp	r0, #0
    8fd8:	d000      	beq.n	8fdc <_dtoa_r+0x920>
    8fda:	e260      	b.n	949e <_dtoa_r+0xde2>
    8fdc:	3001      	adds	r0, #1
    8fde:	9915      	ldr	r1, [sp, #84]	; 0x54
    8fe0:	4482      	add	sl, r0
    8fe2:	458a      	cmp	sl, r1
    8fe4:	db00      	blt.n	8fe8 <_dtoa_r+0x92c>
    8fe6:	e097      	b.n	9118 <_dtoa_r+0xa5c>
    8fe8:	9808      	ldr	r0, [sp, #32]
    8fea:	9909      	ldr	r1, [sp, #36]	; 0x24
    8fec:	4a6c      	ldr	r2, [pc, #432]	; (91a0 <_dtoa_r+0xae4>)
    8fee:	4b6d      	ldr	r3, [pc, #436]	; (91a4 <_dtoa_r+0xae8>)
    8ff0:	f004 fe2e 	bl	dc50 <____aeabi_dmul_from_thumb>
    8ff4:	4a6a      	ldr	r2, [pc, #424]	; (91a0 <_dtoa_r+0xae4>)
    8ff6:	4b6b      	ldr	r3, [pc, #428]	; (91a4 <_dtoa_r+0xae8>)
    8ff8:	9008      	str	r0, [sp, #32]
    8ffa:	9109      	str	r1, [sp, #36]	; 0x24
    8ffc:	1c30      	adds	r0, r6, #0
    8ffe:	1c39      	adds	r1, r7, #0
    9000:	f004 fe26 	bl	dc50 <____aeabi_dmul_from_thumb>
    9004:	1c0d      	adds	r5, r1, #0
    9006:	1c04      	adds	r4, r0, #0
    9008:	f004 fe32 	bl	dc70 <____aeabi_d2iz_from_thumb>
    900c:	4681      	mov	r9, r0
    900e:	f004 fe73 	bl	dcf8 <____aeabi_i2d_from_thumb>
    9012:	1c02      	adds	r2, r0, #0
    9014:	1c0b      	adds	r3, r1, #0
    9016:	1c20      	adds	r0, r4, #0
    9018:	1c29      	adds	r1, r5, #0
    901a:	f004 fe77 	bl	dd0c <____aeabi_dsub_from_thumb>
    901e:	2230      	movs	r2, #48	; 0x30
    9020:	1c13      	adds	r3, r2, #0
    9022:	444b      	add	r3, r9
    9024:	4645      	mov	r5, r8
    9026:	1c06      	adds	r6, r0, #0
    9028:	702b      	strb	r3, [r5, #0]
    902a:	2001      	movs	r0, #1
    902c:	4480      	add	r8, r0
    902e:	9a08      	ldr	r2, [sp, #32]
    9030:	9b09      	ldr	r3, [sp, #36]	; 0x24
    9032:	1c30      	adds	r0, r6, #0
    9034:	1c0f      	adds	r7, r1, #0
    9036:	f004 fddf 	bl	dbf8 <____aeabi_dcmplt_from_thumb>
    903a:	2800      	cmp	r0, #0
    903c:	d0c1      	beq.n	8fc2 <_dtoa_r+0x906>
    903e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    9040:	4645      	mov	r5, r8
    9042:	465c      	mov	r4, fp
    9044:	9304      	str	r3, [sp, #16]
    9046:	e632      	b.n	8cae <_dtoa_r+0x5f2>
    9048:	3304      	adds	r3, #4
    904a:	1a9b      	subs	r3, r3, r2
    904c:	2b04      	cmp	r3, #4
    904e:	dc00      	bgt.n	9052 <_dtoa_r+0x996>
    9050:	e2b7      	b.n	95c2 <_dtoa_r+0xf06>
    9052:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    9054:	3b04      	subs	r3, #4
    9056:	18d2      	adds	r2, r2, r3
    9058:	920f      	str	r2, [sp, #60]	; 0x3c
    905a:	18ed      	adds	r5, r5, r3
    905c:	449a      	add	sl, r3
    905e:	e6bc      	b.n	8dda <_dtoa_r+0x71e>
    9060:	9b12      	ldr	r3, [sp, #72]	; 0x48
    9062:	2b00      	cmp	r3, #0
    9064:	d000      	beq.n	9068 <_dtoa_r+0x9ac>
    9066:	e172      	b.n	934e <_dtoa_r+0xc92>
    9068:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    906a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    906c:	990a      	ldr	r1, [sp, #40]	; 0x28
    906e:	46ab      	mov	fp, r5
    9070:	2501      	movs	r5, #1
    9072:	44ab      	add	fp, r5
    9074:	4647      	mov	r7, r8
    9076:	1c25      	adds	r5, r4, #0
    9078:	1c1e      	adds	r6, r3, #0
    907a:	4680      	mov	r8, r0
    907c:	4689      	mov	r9, r1
    907e:	9c07      	ldr	r4, [sp, #28]
    9080:	e006      	b.n	9090 <_dtoa_r+0x9d4>
    9082:	1c21      	adds	r1, r4, #0
    9084:	1c28      	adds	r0, r5, #0
    9086:	220a      	movs	r2, #10
    9088:	2300      	movs	r3, #0
    908a:	f000 fe37 	bl	9cfc <__multadd>
    908e:	1c04      	adds	r4, r0, #0
    9090:	1c20      	adds	r0, r4, #0
    9092:	1c39      	adds	r1, r7, #0
    9094:	f7ff fa60 	bl	8558 <quorem>
    9098:	464b      	mov	r3, r9
    909a:	3030      	adds	r0, #48	; 0x30
    909c:	5598      	strb	r0, [r3, r6]
    909e:	1c33      	adds	r3, r6, #0
    90a0:	3601      	adds	r6, #1
    90a2:	445b      	add	r3, fp
    90a4:	45b0      	cmp	r8, r6
    90a6:	dcec      	bgt.n	9082 <_dtoa_r+0x9c6>
    90a8:	4682      	mov	sl, r0
    90aa:	2000      	movs	r0, #0
    90ac:	9407      	str	r4, [sp, #28]
    90ae:	46b8      	mov	r8, r7
    90b0:	1c2c      	adds	r4, r5, #0
    90b2:	4681      	mov	r9, r0
    90b4:	1c1d      	adds	r5, r3, #0
    90b6:	9907      	ldr	r1, [sp, #28]
    90b8:	1c20      	adds	r0, r4, #0
    90ba:	2201      	movs	r2, #1
    90bc:	f001 f830 	bl	a120 <__lshift>
    90c0:	4641      	mov	r1, r8
    90c2:	9007      	str	r0, [sp, #28]
    90c4:	f001 f894 	bl	a1f0 <__mcmp>
    90c8:	2800      	cmp	r0, #0
    90ca:	dd10      	ble.n	90ee <_dtoa_r+0xa32>
    90cc:	990a      	ldr	r1, [sp, #40]	; 0x28
    90ce:	e000      	b.n	90d2 <_dtoa_r+0xa16>
    90d0:	1c1d      	adds	r5, r3, #0
    90d2:	1e6b      	subs	r3, r5, #1
    90d4:	781a      	ldrb	r2, [r3, #0]
    90d6:	2a39      	cmp	r2, #57	; 0x39
    90d8:	d000      	beq.n	90dc <_dtoa_r+0xa20>
    90da:	e22c      	b.n	9536 <_dtoa_r+0xe7a>
    90dc:	428b      	cmp	r3, r1
    90de:	d1f7      	bne.n	90d0 <_dtoa_r+0xa14>
    90e0:	9a04      	ldr	r2, [sp, #16]
    90e2:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    90e4:	3201      	adds	r2, #1
    90e6:	2331      	movs	r3, #49	; 0x31
    90e8:	9204      	str	r2, [sp, #16]
    90ea:	703b      	strb	r3, [r7, #0]
    90ec:	e5d1      	b.n	8c92 <_dtoa_r+0x5d6>
    90ee:	2800      	cmp	r0, #0
    90f0:	d104      	bne.n	90fc <_dtoa_r+0xa40>
    90f2:	4651      	mov	r1, sl
    90f4:	07c9      	lsls	r1, r1, #31
    90f6:	d4e9      	bmi.n	90cc <_dtoa_r+0xa10>
    90f8:	e000      	b.n	90fc <_dtoa_r+0xa40>
    90fa:	1c1d      	adds	r5, r3, #0
    90fc:	1e6b      	subs	r3, r5, #1
    90fe:	781a      	ldrb	r2, [r3, #0]
    9100:	2a30      	cmp	r2, #48	; 0x30
    9102:	d0fa      	beq.n	90fa <_dtoa_r+0xa3e>
    9104:	e5c5      	b.n	8c92 <_dtoa_r+0x5d6>
    9106:	2100      	movs	r1, #0
    9108:	4589      	cmp	r9, r1
    910a:	d100      	bne.n	910e <_dtoa_r+0xa52>
    910c:	e5cb      	b.n	8ca6 <_dtoa_r+0x5ea>
    910e:	1c20      	adds	r0, r4, #0
    9110:	4649      	mov	r1, r9
    9112:	f000 fde7 	bl	9ce4 <_Bfree>
    9116:	e5c6      	b.n	8ca6 <_dtoa_r+0x5ea>
    9118:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    911a:	465c      	mov	r4, fp
    911c:	46aa      	mov	sl, r5
    911e:	9e02      	ldr	r6, [sp, #8]
    9120:	9f03      	ldr	r7, [sp, #12]
    9122:	f7ff fbe8 	bl	88f6 <_dtoa_r+0x23a>
    9126:	9b04      	ldr	r3, [sp, #16]
    9128:	425d      	negs	r5, r3
    912a:	2702      	movs	r7, #2
    912c:	2d00      	cmp	r5, #0
    912e:	d100      	bne.n	9132 <_dtoa_r+0xa76>
    9130:	e543      	b.n	8bba <_dtoa_r+0x4fe>
    9132:	230f      	movs	r3, #15
    9134:	402b      	ands	r3, r5
    9136:	00da      	lsls	r2, r3, #3
    9138:	4b1c      	ldr	r3, [pc, #112]	; (91ac <_dtoa_r+0xaf0>)
    913a:	189b      	adds	r3, r3, r2
    913c:	980c      	ldr	r0, [sp, #48]	; 0x30
    913e:	990d      	ldr	r1, [sp, #52]	; 0x34
    9140:	681a      	ldr	r2, [r3, #0]
    9142:	685b      	ldr	r3, [r3, #4]
    9144:	f004 fd84 	bl	dc50 <____aeabi_dmul_from_thumb>
    9148:	112d      	asrs	r5, r5, #4
    914a:	900c      	str	r0, [sp, #48]	; 0x30
    914c:	910d      	str	r1, [sp, #52]	; 0x34
    914e:	2d00      	cmp	r5, #0
    9150:	d100      	bne.n	9154 <_dtoa_r+0xa98>
    9152:	e532      	b.n	8bba <_dtoa_r+0x4fe>
    9154:	2001      	movs	r0, #1
    9156:	4680      	mov	r8, r0
    9158:	4e13      	ldr	r6, [pc, #76]	; (91a8 <_dtoa_r+0xaec>)
    915a:	980c      	ldr	r0, [sp, #48]	; 0x30
    915c:	990d      	ldr	r1, [sp, #52]	; 0x34
    915e:	4642      	mov	r2, r8
    9160:	4215      	tst	r5, r2
    9162:	d004      	beq.n	916e <_dtoa_r+0xab2>
    9164:	6832      	ldr	r2, [r6, #0]
    9166:	6873      	ldr	r3, [r6, #4]
    9168:	3701      	adds	r7, #1
    916a:	f004 fd71 	bl	dc50 <____aeabi_dmul_from_thumb>
    916e:	106d      	asrs	r5, r5, #1
    9170:	3608      	adds	r6, #8
    9172:	2d00      	cmp	r5, #0
    9174:	d1f3      	bne.n	915e <_dtoa_r+0xaa2>
    9176:	900c      	str	r0, [sp, #48]	; 0x30
    9178:	910d      	str	r1, [sp, #52]	; 0x34
    917a:	e51e      	b.n	8bba <_dtoa_r+0x4fe>
    917c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    917e:	4690      	mov	r8, r2
    9180:	9202      	str	r2, [sp, #8]
    9182:	e65f      	b.n	8e44 <_dtoa_r+0x788>
    9184:	46c0      	nop			; (mov r8, r8)
    9186:	46c0      	nop			; (mov r8, r8)
    9188:	00000000 	.word	0x00000000
    918c:	40140000 	.word	0x40140000
    9190:	00000000 	.word	0x00000000
    9194:	3fe00000 	.word	0x3fe00000
    9198:	00000000 	.word	0x00000000
    919c:	3ff00000 	.word	0x3ff00000
    91a0:	00000000 	.word	0x00000000
    91a4:	40240000 	.word	0x40240000
    91a8:	0000e138 	.word	0x0000e138
    91ac:	0000e070 	.word	0x0000e070
    91b0:	9915      	ldr	r1, [sp, #84]	; 0x54
    91b2:	4bd3      	ldr	r3, [pc, #844]	; (9500 <_dtoa_r+0xe44>)
    91b4:	3901      	subs	r1, #1
    91b6:	00ca      	lsls	r2, r1, #3
    91b8:	189b      	adds	r3, r3, r2
    91ba:	9108      	str	r1, [sp, #32]
    91bc:	1c2a      	adds	r2, r5, #0
    91be:	6818      	ldr	r0, [r3, #0]
    91c0:	6859      	ldr	r1, [r3, #4]
    91c2:	1c33      	adds	r3, r6, #0
    91c4:	f004 fd44 	bl	dc50 <____aeabi_dmul_from_thumb>
    91c8:	9018      	str	r0, [sp, #96]	; 0x60
    91ca:	9119      	str	r1, [sp, #100]	; 0x64
    91cc:	980c      	ldr	r0, [sp, #48]	; 0x30
    91ce:	990d      	ldr	r1, [sp, #52]	; 0x34
    91d0:	f004 fd4e 	bl	dc70 <____aeabi_d2iz_from_thumb>
    91d4:	1c05      	adds	r5, r0, #0
    91d6:	f004 fd8f 	bl	dcf8 <____aeabi_i2d_from_thumb>
    91da:	1c02      	adds	r2, r0, #0
    91dc:	1c0b      	adds	r3, r1, #0
    91de:	980c      	ldr	r0, [sp, #48]	; 0x30
    91e0:	990d      	ldr	r1, [sp, #52]	; 0x34
    91e2:	f004 fd93 	bl	dd0c <____aeabi_dsub_from_thumb>
    91e6:	1c2b      	adds	r3, r5, #0
    91e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    91ea:	3330      	adds	r3, #48	; 0x30
    91ec:	7013      	strb	r3, [r2, #0]
    91ee:	1c06      	adds	r6, r0, #0
    91f0:	4693      	mov	fp, r2
    91f2:	2301      	movs	r3, #1
    91f4:	9815      	ldr	r0, [sp, #84]	; 0x54
    91f6:	449b      	add	fp, r3
    91f8:	1c0f      	adds	r7, r1, #0
    91fa:	465d      	mov	r5, fp
    91fc:	4298      	cmp	r0, r3
    91fe:	d022      	beq.n	9246 <_dtoa_r+0xb8a>
    9200:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    9202:	4691      	mov	r9, r2
    9204:	9a15      	ldr	r2, [sp, #84]	; 0x54
    9206:	465d      	mov	r5, fp
    9208:	4491      	add	r9, r2
    920a:	1c30      	adds	r0, r6, #0
    920c:	46a0      	mov	r8, r4
    920e:	4bb9      	ldr	r3, [pc, #740]	; (94f4 <_dtoa_r+0xe38>)
    9210:	4ab7      	ldr	r2, [pc, #732]	; (94f0 <_dtoa_r+0xe34>)
    9212:	f004 fd1d 	bl	dc50 <____aeabi_dmul_from_thumb>
    9216:	1c0f      	adds	r7, r1, #0
    9218:	1c06      	adds	r6, r0, #0
    921a:	f004 fd29 	bl	dc70 <____aeabi_d2iz_from_thumb>
    921e:	1c04      	adds	r4, r0, #0
    9220:	f004 fd6a 	bl	dcf8 <____aeabi_i2d_from_thumb>
    9224:	3430      	adds	r4, #48	; 0x30
    9226:	1c02      	adds	r2, r0, #0
    9228:	1c0b      	adds	r3, r1, #0
    922a:	1c30      	adds	r0, r6, #0
    922c:	1c39      	adds	r1, r7, #0
    922e:	f004 fd6d 	bl	dd0c <____aeabi_dsub_from_thumb>
    9232:	702c      	strb	r4, [r5, #0]
    9234:	3501      	adds	r5, #1
    9236:	454d      	cmp	r5, r9
    9238:	d1e9      	bne.n	920e <_dtoa_r+0xb52>
    923a:	9b08      	ldr	r3, [sp, #32]
    923c:	1c1d      	adds	r5, r3, #0
    923e:	1c06      	adds	r6, r0, #0
    9240:	1c0f      	adds	r7, r1, #0
    9242:	4644      	mov	r4, r8
    9244:	445d      	add	r5, fp
    9246:	4aac      	ldr	r2, [pc, #688]	; (94f8 <_dtoa_r+0xe3c>)
    9248:	4bac      	ldr	r3, [pc, #688]	; (94fc <_dtoa_r+0xe40>)
    924a:	9818      	ldr	r0, [sp, #96]	; 0x60
    924c:	9919      	ldr	r1, [sp, #100]	; 0x64
    924e:	f004 fd07 	bl	dc60 <____aeabi_dadd_from_thumb>
    9252:	1c02      	adds	r2, r0, #0
    9254:	1c0b      	adds	r3, r1, #0
    9256:	1c30      	adds	r0, r6, #0
    9258:	1c39      	adds	r1, r7, #0
    925a:	f004 fd1d 	bl	dc98 <____aeabi_dcmpgt_from_thumb>
    925e:	2800      	cmp	r0, #0
    9260:	d001      	beq.n	9266 <_dtoa_r+0xbaa>
    9262:	f7ff fc22 	bl	8aaa <_dtoa_r+0x3ee>
    9266:	9a18      	ldr	r2, [sp, #96]	; 0x60
    9268:	9b19      	ldr	r3, [sp, #100]	; 0x64
    926a:	48a3      	ldr	r0, [pc, #652]	; (94f8 <_dtoa_r+0xe3c>)
    926c:	49a3      	ldr	r1, [pc, #652]	; (94fc <_dtoa_r+0xe40>)
    926e:	f004 fd4d 	bl	dd0c <____aeabi_dsub_from_thumb>
    9272:	1c02      	adds	r2, r0, #0
    9274:	1c0b      	adds	r3, r1, #0
    9276:	1c30      	adds	r0, r6, #0
    9278:	1c39      	adds	r1, r7, #0
    927a:	f004 fcbd 	bl	dbf8 <____aeabi_dcmplt_from_thumb>
    927e:	2800      	cmp	r0, #0
    9280:	d101      	bne.n	9286 <_dtoa_r+0xbca>
    9282:	e74c      	b.n	911e <_dtoa_r+0xa62>
    9284:	1c1d      	adds	r5, r3, #0
    9286:	1e6b      	subs	r3, r5, #1
    9288:	781a      	ldrb	r2, [r3, #0]
    928a:	2a30      	cmp	r2, #48	; 0x30
    928c:	d0fa      	beq.n	9284 <_dtoa_r+0xbc8>
    928e:	9917      	ldr	r1, [sp, #92]	; 0x5c
    9290:	9104      	str	r1, [sp, #16]
    9292:	e50c      	b.n	8cae <_dtoa_r+0x5f2>
    9294:	2100      	movs	r1, #0
    9296:	9112      	str	r1, [sp, #72]	; 0x48
    9298:	f7ff fb05 	bl	88a6 <_dtoa_r+0x1ea>
    929c:	2200      	movs	r2, #0
    929e:	9212      	str	r2, [sp, #72]	; 0x48
    92a0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
    92a2:	2b00      	cmp	r3, #0
    92a4:	dd39      	ble.n	931a <_dtoa_r+0xc5e>
    92a6:	1c18      	adds	r0, r3, #0
    92a8:	9310      	str	r3, [sp, #64]	; 0x40
    92aa:	930b      	str	r3, [sp, #44]	; 0x2c
    92ac:	f7ff fb07 	bl	88be <_dtoa_r+0x202>
    92b0:	2101      	movs	r1, #1
    92b2:	9112      	str	r1, [sp, #72]	; 0x48
    92b4:	e7f4      	b.n	92a0 <_dtoa_r+0xbe4>
    92b6:	9807      	ldr	r0, [sp, #28]
    92b8:	4641      	mov	r1, r8
    92ba:	f000 ff99 	bl	a1f0 <__mcmp>
    92be:	2800      	cmp	r0, #0
    92c0:	db00      	blt.n	92c4 <_dtoa_r+0xc08>
    92c2:	e5a0      	b.n	8e06 <_dtoa_r+0x74a>
    92c4:	9804      	ldr	r0, [sp, #16]
    92c6:	3801      	subs	r0, #1
    92c8:	9004      	str	r0, [sp, #16]
    92ca:	9907      	ldr	r1, [sp, #28]
    92cc:	220a      	movs	r2, #10
    92ce:	1c20      	adds	r0, r4, #0
    92d0:	2300      	movs	r3, #0
    92d2:	f000 fd13 	bl	9cfc <__multadd>
    92d6:	9910      	ldr	r1, [sp, #64]	; 0x40
    92d8:	9a12      	ldr	r2, [sp, #72]	; 0x48
    92da:	9007      	str	r0, [sp, #28]
    92dc:	910b      	str	r1, [sp, #44]	; 0x2c
    92de:	2a00      	cmp	r2, #0
    92e0:	d100      	bne.n	92e4 <_dtoa_r+0xc28>
    92e2:	e590      	b.n	8e06 <_dtoa_r+0x74a>
    92e4:	1c20      	adds	r0, r4, #0
    92e6:	9902      	ldr	r1, [sp, #8]
    92e8:	220a      	movs	r2, #10
    92ea:	2300      	movs	r3, #0
    92ec:	f000 fd06 	bl	9cfc <__multadd>
    92f0:	9002      	str	r0, [sp, #8]
    92f2:	e588      	b.n	8e06 <_dtoa_r+0x74a>
    92f4:	4641      	mov	r1, r8
    92f6:	690b      	ldr	r3, [r1, #16]
    92f8:	3303      	adds	r3, #3
    92fa:	009b      	lsls	r3, r3, #2
    92fc:	4443      	add	r3, r8
    92fe:	6858      	ldr	r0, [r3, #4]
    9300:	f000 fd92 	bl	9e28 <__hi0bits>
    9304:	2320      	movs	r3, #32
    9306:	1a1b      	subs	r3, r3, r0
    9308:	e55b      	b.n	8dc2 <_dtoa_r+0x706>
    930a:	2200      	movs	r2, #0
    930c:	230e      	movs	r3, #14
    930e:	4283      	cmp	r3, r0
    9310:	4152      	adcs	r2, r2
    9312:	4015      	ands	r5, r2
    9314:	900b      	str	r0, [sp, #44]	; 0x2c
    9316:	f7ff fc10 	bl	8b3a <_dtoa_r+0x47e>
    931a:	2001      	movs	r0, #1
    931c:	9010      	str	r0, [sp, #64]	; 0x40
    931e:	900b      	str	r0, [sp, #44]	; 0x2c
    9320:	9027      	str	r0, [sp, #156]	; 0x9c
    9322:	f7ff fc0a 	bl	8b3a <_dtoa_r+0x47e>
    9326:	454e      	cmp	r6, r9
    9328:	d000      	beq.n	932c <_dtoa_r+0xc70>
    932a:	e545      	b.n	8db8 <_dtoa_r+0x6fc>
    932c:	033b      	lsls	r3, r7, #12
    932e:	1c3a      	adds	r2, r7, #0
    9330:	454b      	cmp	r3, r9
    9332:	d000      	beq.n	9336 <_dtoa_r+0xc7a>
    9334:	e540      	b.n	8db8 <_dtoa_r+0x6fc>
    9336:	4b73      	ldr	r3, [pc, #460]	; (9504 <_dtoa_r+0xe48>)
    9338:	401a      	ands	r2, r3
    933a:	4691      	mov	r9, r2
    933c:	d100      	bne.n	9340 <_dtoa_r+0xc84>
    933e:	e53b      	b.n	8db8 <_dtoa_r+0x6fc>
    9340:	990f      	ldr	r1, [sp, #60]	; 0x3c
    9342:	2201      	movs	r2, #1
    9344:	3101      	adds	r1, #1
    9346:	910f      	str	r1, [sp, #60]	; 0x3c
    9348:	4492      	add	sl, r2
    934a:	4691      	mov	r9, r2
    934c:	e534      	b.n	8db8 <_dtoa_r+0x6fc>
    934e:	2d00      	cmp	r5, #0
    9350:	dd05      	ble.n	935e <_dtoa_r+0xca2>
    9352:	1c20      	adds	r0, r4, #0
    9354:	9902      	ldr	r1, [sp, #8]
    9356:	1c2a      	adds	r2, r5, #0
    9358:	f000 fee2 	bl	a120 <__lshift>
    935c:	9002      	str	r0, [sp, #8]
    935e:	9a02      	ldr	r2, [sp, #8]
    9360:	2300      	movs	r3, #0
    9362:	4693      	mov	fp, r2
    9364:	4599      	cmp	r9, r3
    9366:	d000      	beq.n	936a <_dtoa_r+0xcae>
    9368:	e0d0      	b.n	950c <_dtoa_r+0xe50>
    936a:	2301      	movs	r3, #1
    936c:	9802      	ldr	r0, [sp, #8]
    936e:	4033      	ands	r3, r6
    9370:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    9372:	9306      	str	r3, [sp, #24]
    9374:	1c07      	adds	r7, r0, #0
    9376:	46c1      	mov	r9, r8
    9378:	4649      	mov	r1, r9
    937a:	9807      	ldr	r0, [sp, #28]
    937c:	f7ff f8ec 	bl	8558 <quorem>
    9380:	3030      	adds	r0, #48	; 0x30
    9382:	9002      	str	r0, [sp, #8]
    9384:	1c39      	adds	r1, r7, #0
    9386:	9807      	ldr	r0, [sp, #28]
    9388:	f000 ff32 	bl	a1f0 <__mcmp>
    938c:	4649      	mov	r1, r9
    938e:	4682      	mov	sl, r0
    9390:	465a      	mov	r2, fp
    9392:	1c20      	adds	r0, r4, #0
    9394:	f000 ff4c 	bl	a230 <__mdiff>
    9398:	68c3      	ldr	r3, [r0, #12]
    939a:	4680      	mov	r8, r0
    939c:	2601      	movs	r6, #1
    939e:	2b00      	cmp	r3, #0
    93a0:	d03a      	beq.n	9418 <_dtoa_r+0xd5c>
    93a2:	4641      	mov	r1, r8
    93a4:	1c20      	adds	r0, r4, #0
    93a6:	f000 fc9d 	bl	9ce4 <_Bfree>
    93aa:	9926      	ldr	r1, [sp, #152]	; 0x98
    93ac:	4331      	orrs	r1, r6
    93ae:	d103      	bne.n	93b8 <_dtoa_r+0xcfc>
    93b0:	9a06      	ldr	r2, [sp, #24]
    93b2:	2a00      	cmp	r2, #0
    93b4:	d100      	bne.n	93b8 <_dtoa_r+0xcfc>
    93b6:	e0e7      	b.n	9588 <_dtoa_r+0xecc>
    93b8:	2000      	movs	r0, #0
    93ba:	4582      	cmp	sl, r0
    93bc:	db78      	blt.n	94b0 <_dtoa_r+0xdf4>
    93be:	9a26      	ldr	r2, [sp, #152]	; 0x98
    93c0:	4651      	mov	r1, sl
    93c2:	4311      	orrs	r1, r2
    93c4:	d102      	bne.n	93cc <_dtoa_r+0xd10>
    93c6:	9b06      	ldr	r3, [sp, #24]
    93c8:	4283      	cmp	r3, r0
    93ca:	d071      	beq.n	94b0 <_dtoa_r+0xdf4>
    93cc:	2e00      	cmp	r6, #0
    93ce:	dd00      	ble.n	93d2 <_dtoa_r+0xd16>
    93d0:	e0c3      	b.n	955a <_dtoa_r+0xe9e>
    93d2:	2108      	movs	r1, #8
    93d4:	4668      	mov	r0, sp
    93d6:	5c08      	ldrb	r0, [r1, r0]
    93d8:	7028      	strb	r0, [r5, #0]
    93da:	990a      	ldr	r1, [sp, #40]	; 0x28
    93dc:	3501      	adds	r5, #1
    93de:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    93e0:	1a6b      	subs	r3, r5, r1
    93e2:	4293      	cmp	r3, r2
    93e4:	d100      	bne.n	93e8 <_dtoa_r+0xd2c>
    93e6:	e0b1      	b.n	954c <_dtoa_r+0xe90>
    93e8:	1c20      	adds	r0, r4, #0
    93ea:	9907      	ldr	r1, [sp, #28]
    93ec:	220a      	movs	r2, #10
    93ee:	2300      	movs	r3, #0
    93f0:	f000 fc84 	bl	9cfc <__multadd>
    93f4:	9007      	str	r0, [sp, #28]
    93f6:	455f      	cmp	r7, fp
    93f8:	d014      	beq.n	9424 <_dtoa_r+0xd68>
    93fa:	1c39      	adds	r1, r7, #0
    93fc:	220a      	movs	r2, #10
    93fe:	2300      	movs	r3, #0
    9400:	1c20      	adds	r0, r4, #0
    9402:	f000 fc7b 	bl	9cfc <__multadd>
    9406:	4659      	mov	r1, fp
    9408:	1c07      	adds	r7, r0, #0
    940a:	220a      	movs	r2, #10
    940c:	1c20      	adds	r0, r4, #0
    940e:	2300      	movs	r3, #0
    9410:	f000 fc74 	bl	9cfc <__multadd>
    9414:	4683      	mov	fp, r0
    9416:	e7af      	b.n	9378 <_dtoa_r+0xcbc>
    9418:	9807      	ldr	r0, [sp, #28]
    941a:	4641      	mov	r1, r8
    941c:	f000 fee8 	bl	a1f0 <__mcmp>
    9420:	1c06      	adds	r6, r0, #0
    9422:	e7be      	b.n	93a2 <_dtoa_r+0xce6>
    9424:	1c39      	adds	r1, r7, #0
    9426:	1c20      	adds	r0, r4, #0
    9428:	220a      	movs	r2, #10
    942a:	2300      	movs	r3, #0
    942c:	f000 fc66 	bl	9cfc <__multadd>
    9430:	1c07      	adds	r7, r0, #0
    9432:	4683      	mov	fp, r0
    9434:	e7a0      	b.n	9378 <_dtoa_r+0xcbc>
    9436:	464c      	mov	r4, r9
    9438:	e439      	b.n	8cae <_dtoa_r+0x5f2>
    943a:	1c20      	adds	r0, r4, #0
    943c:	9907      	ldr	r1, [sp, #28]
    943e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    9440:	f000 fe14 	bl	a06c <__pow5mult>
    9444:	9007      	str	r0, [sp, #28]
    9446:	e4a4      	b.n	8d92 <_dtoa_r+0x6d6>
    9448:	980b      	ldr	r0, [sp, #44]	; 0x2c
    944a:	4680      	mov	r8, r0
    944c:	9002      	str	r0, [sp, #8]
    944e:	f7ff fc1a 	bl	8c86 <_dtoa_r+0x5ca>
    9452:	9d13      	ldr	r5, [sp, #76]	; 0x4c
    9454:	9814      	ldr	r0, [sp, #80]	; 0x50
    9456:	1b52      	subs	r2, r2, r5
    9458:	1880      	adds	r0, r0, r2
    945a:	18ad      	adds	r5, r5, r2
    945c:	2100      	movs	r1, #0
    945e:	9014      	str	r0, [sp, #80]	; 0x50
    9460:	9513      	str	r5, [sp, #76]	; 0x4c
    9462:	4688      	mov	r8, r1
    9464:	e533      	b.n	8ece <_dtoa_r+0x812>
    9466:	1c20      	adds	r0, r4, #0
    9468:	9907      	ldr	r1, [sp, #28]
    946a:	f000 fdff 	bl	a06c <__pow5mult>
    946e:	9007      	str	r0, [sp, #28]
    9470:	e48f      	b.n	8d92 <_dtoa_r+0x6d6>
    9472:	4698      	mov	r8, r3
    9474:	9302      	str	r3, [sp, #8]
    9476:	f7ff fc06 	bl	8c86 <_dtoa_r+0x5ca>
    947a:	9b16      	ldr	r3, [sp, #88]	; 0x58
    947c:	2b00      	cmp	r3, #0
    947e:	d05e      	beq.n	953e <_dtoa_r+0xe82>
    9480:	4d21      	ldr	r5, [pc, #132]	; (9508 <_dtoa_r+0xe4c>)
    9482:	9913      	ldr	r1, [sp, #76]	; 0x4c
    9484:	1940      	adds	r0, r0, r5
    9486:	4688      	mov	r8, r1
    9488:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    948a:	e526      	b.n	8eda <_dtoa_r+0x81e>
    948c:	3201      	adds	r2, #1
    948e:	9817      	ldr	r0, [sp, #92]	; 0x5c
    9490:	0612      	lsls	r2, r2, #24
    9492:	0e12      	lsrs	r2, r2, #24
    9494:	910a      	str	r1, [sp, #40]	; 0x28
    9496:	9004      	str	r0, [sp, #16]
    9498:	701a      	strb	r2, [r3, #0]
    949a:	f7ff fc08 	bl	8cae <_dtoa_r+0x5f2>
    949e:	4645      	mov	r5, r8
    94a0:	990a      	ldr	r1, [sp, #40]	; 0x28
    94a2:	465c      	mov	r4, fp
    94a4:	f7ff fb04 	bl	8ab0 <_dtoa_r+0x3f4>
    94a8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    94aa:	2000      	movs	r0, #0
    94ac:	1a9d      	subs	r5, r3, r2
    94ae:	e514      	b.n	8eda <_dtoa_r+0x81e>
    94b0:	9802      	ldr	r0, [sp, #8]
    94b2:	46c8      	mov	r8, r9
    94b4:	4682      	mov	sl, r0
    94b6:	46b9      	mov	r9, r7
    94b8:	2e00      	cmp	r6, #0
    94ba:	dd0f      	ble.n	94dc <_dtoa_r+0xe20>
    94bc:	9907      	ldr	r1, [sp, #28]
    94be:	1c20      	adds	r0, r4, #0
    94c0:	2201      	movs	r2, #1
    94c2:	f000 fe2d 	bl	a120 <__lshift>
    94c6:	4641      	mov	r1, r8
    94c8:	9007      	str	r0, [sp, #28]
    94ca:	f000 fe91 	bl	a1f0 <__mcmp>
    94ce:	2800      	cmp	r0, #0
    94d0:	dd6d      	ble.n	95ae <_dtoa_r+0xef2>
    94d2:	2239      	movs	r2, #57	; 0x39
    94d4:	4592      	cmp	sl, r2
    94d6:	d050      	beq.n	957a <_dtoa_r+0xebe>
    94d8:	2301      	movs	r3, #1
    94da:	449a      	add	sl, r3
    94dc:	4657      	mov	r7, sl
    94de:	4658      	mov	r0, fp
    94e0:	702f      	strb	r7, [r5, #0]
    94e2:	3501      	adds	r5, #1
    94e4:	9002      	str	r0, [sp, #8]
    94e6:	f7ff fbd4 	bl	8c92 <_dtoa_r+0x5d6>
    94ea:	46c0      	nop			; (mov r8, r8)
    94ec:	46c0      	nop			; (mov r8, r8)
    94ee:	46c0      	nop			; (mov r8, r8)
    94f0:	00000000 	.word	0x00000000
    94f4:	40240000 	.word	0x40240000
    94f8:	00000000 	.word	0x00000000
    94fc:	3fe00000 	.word	0x3fe00000
    9500:	0000e070 	.word	0x0000e070
    9504:	7ff00000 	.word	0x7ff00000
    9508:	00000433 	.word	0x00000433
    950c:	6851      	ldr	r1, [r2, #4]
    950e:	1c20      	adds	r0, r4, #0
    9510:	f000 fbbe 	bl	9c90 <_Balloc>
    9514:	9b02      	ldr	r3, [sp, #8]
    9516:	691a      	ldr	r2, [r3, #16]
    9518:	9902      	ldr	r1, [sp, #8]
    951a:	3202      	adds	r2, #2
    951c:	1c05      	adds	r5, r0, #0
    951e:	310c      	adds	r1, #12
    9520:	0092      	lsls	r2, r2, #2
    9522:	300c      	adds	r0, #12
    9524:	f7fb fe62 	bl	51ec <memcpy>
    9528:	1c20      	adds	r0, r4, #0
    952a:	1c29      	adds	r1, r5, #0
    952c:	2201      	movs	r2, #1
    952e:	f000 fdf7 	bl	a120 <__lshift>
    9532:	4683      	mov	fp, r0
    9534:	e719      	b.n	936a <_dtoa_r+0xcae>
    9536:	3201      	adds	r2, #1
    9538:	701a      	strb	r2, [r3, #0]
    953a:	f7ff fbaa 	bl	8c92 <_dtoa_r+0x5d6>
    953e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    9540:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    9542:	2036      	movs	r0, #54	; 0x36
    9544:	1ac0      	subs	r0, r0, r3
    9546:	4690      	mov	r8, r2
    9548:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    954a:	e4c6      	b.n	8eda <_dtoa_r+0x81e>
    954c:	9802      	ldr	r0, [sp, #8]
    954e:	4659      	mov	r1, fp
    9550:	46c8      	mov	r8, r9
    9552:	4682      	mov	sl, r0
    9554:	46b9      	mov	r9, r7
    9556:	9102      	str	r1, [sp, #8]
    9558:	e5ad      	b.n	90b6 <_dtoa_r+0x9fa>
    955a:	9802      	ldr	r0, [sp, #8]
    955c:	2139      	movs	r1, #57	; 0x39
    955e:	4682      	mov	sl, r0
    9560:	46c8      	mov	r8, r9
    9562:	46b9      	mov	r9, r7
    9564:	458a      	cmp	sl, r1
    9566:	d008      	beq.n	957a <_dtoa_r+0xebe>
    9568:	2001      	movs	r0, #1
    956a:	1c03      	adds	r3, r0, #0
    956c:	4453      	add	r3, sl
    956e:	4659      	mov	r1, fp
    9570:	702b      	strb	r3, [r5, #0]
    9572:	182d      	adds	r5, r5, r0
    9574:	9102      	str	r1, [sp, #8]
    9576:	f7ff fb8c 	bl	8c92 <_dtoa_r+0x5d6>
    957a:	2339      	movs	r3, #57	; 0x39
    957c:	702b      	strb	r3, [r5, #0]
    957e:	465a      	mov	r2, fp
    9580:	3501      	adds	r5, #1
    9582:	9202      	str	r2, [sp, #8]
    9584:	990a      	ldr	r1, [sp, #40]	; 0x28
    9586:	e5a4      	b.n	90d2 <_dtoa_r+0xa16>
    9588:	9b02      	ldr	r3, [sp, #8]
    958a:	46c8      	mov	r8, r9
    958c:	4656      	mov	r6, sl
    958e:	46b9      	mov	r9, r7
    9590:	469a      	mov	sl, r3
    9592:	2739      	movs	r7, #57	; 0x39
    9594:	45ba      	cmp	sl, r7
    9596:	d0f0      	beq.n	957a <_dtoa_r+0xebe>
    9598:	17f3      	asrs	r3, r6, #31
    959a:	1b9b      	subs	r3, r3, r6
    959c:	0fdb      	lsrs	r3, r3, #31
    959e:	449a      	add	sl, r3
    95a0:	4650      	mov	r0, sl
    95a2:	4659      	mov	r1, fp
    95a4:	7028      	strb	r0, [r5, #0]
    95a6:	3501      	adds	r5, #1
    95a8:	9102      	str	r1, [sp, #8]
    95aa:	f7ff fb72 	bl	8c92 <_dtoa_r+0x5d6>
    95ae:	2800      	cmp	r0, #0
    95b0:	d194      	bne.n	94dc <_dtoa_r+0xe20>
    95b2:	4651      	mov	r1, sl
    95b4:	07c9      	lsls	r1, r1, #31
    95b6:	d591      	bpl.n	94dc <_dtoa_r+0xe20>
    95b8:	e78b      	b.n	94d2 <_dtoa_r+0xe16>
    95ba:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    95bc:	9204      	str	r2, [sp, #16]
    95be:	f7ff fb76 	bl	8cae <_dtoa_r+0x5f2>
    95c2:	2b04      	cmp	r3, #4
    95c4:	d101      	bne.n	95ca <_dtoa_r+0xf0e>
    95c6:	f7ff fc08 	bl	8dda <_dtoa_r+0x71e>
    95ca:	331c      	adds	r3, #28
    95cc:	f7ff fc00 	bl	8dd0 <_dtoa_r+0x714>
    95d0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    95d2:	230e      	movs	r3, #14
    95d4:	1c08      	adds	r0, r1, #0
    95d6:	4293      	cmp	r3, r2
    95d8:	4148      	adcs	r0, r1
    95da:	4005      	ands	r5, r0
    95dc:	f7ff faaf 	bl	8b3e <_dtoa_r+0x482>

000095e0 <_fclose_r>:
    95e0:	b570      	push	{r4, r5, r6, lr}
    95e2:	1c05      	adds	r5, r0, #0
    95e4:	1c0c      	adds	r4, r1, #0
    95e6:	1e0e      	subs	r6, r1, #0
    95e8:	d033      	beq.n	9652 <_fclose_r+0x72>
    95ea:	f7fb f9b9 	bl	4960 <__sfp_lock_acquire>
    95ee:	2d00      	cmp	r5, #0
    95f0:	d002      	beq.n	95f8 <_fclose_r+0x18>
    95f2:	6bab      	ldr	r3, [r5, #56]	; 0x38
    95f4:	2b00      	cmp	r3, #0
    95f6:	d030      	beq.n	965a <_fclose_r+0x7a>
    95f8:	220c      	movs	r2, #12
    95fa:	5ea6      	ldrsh	r6, [r4, r2]
    95fc:	2e00      	cmp	r6, #0
    95fe:	d026      	beq.n	964e <_fclose_r+0x6e>
    9600:	1c28      	adds	r0, r5, #0
    9602:	1c21      	adds	r1, r4, #0
    9604:	f7fa fff0 	bl	45e8 <_fflush_r>
    9608:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    960a:	1c06      	adds	r6, r0, #0
    960c:	2b00      	cmp	r3, #0
    960e:	d005      	beq.n	961c <_fclose_r+0x3c>
    9610:	69e1      	ldr	r1, [r4, #28]
    9612:	1c28      	adds	r0, r5, #0
    9614:	f000 f83e 	bl	9694 <fclose+0x18>
    9618:	2800      	cmp	r0, #0
    961a:	db2b      	blt.n	9674 <_fclose_r+0x94>
    961c:	89a3      	ldrh	r3, [r4, #12]
    961e:	061a      	lsls	r2, r3, #24
    9620:	d423      	bmi.n	966a <_fclose_r+0x8a>
    9622:	6b21      	ldr	r1, [r4, #48]	; 0x30
    9624:	2900      	cmp	r1, #0
    9626:	d008      	beq.n	963a <_fclose_r+0x5a>
    9628:	1c23      	adds	r3, r4, #0
    962a:	3340      	adds	r3, #64	; 0x40
    962c:	4299      	cmp	r1, r3
    962e:	d002      	beq.n	9636 <_fclose_r+0x56>
    9630:	1c28      	adds	r0, r5, #0
    9632:	f7fb fa0b 	bl	4a4c <_free_r>
    9636:	2300      	movs	r3, #0
    9638:	6323      	str	r3, [r4, #48]	; 0x30
    963a:	6c61      	ldr	r1, [r4, #68]	; 0x44
    963c:	2900      	cmp	r1, #0
    963e:	d004      	beq.n	964a <_fclose_r+0x6a>
    9640:	1c28      	adds	r0, r5, #0
    9642:	f7fb fa03 	bl	4a4c <_free_r>
    9646:	2300      	movs	r3, #0
    9648:	6463      	str	r3, [r4, #68]	; 0x44
    964a:	2300      	movs	r3, #0
    964c:	81a3      	strh	r3, [r4, #12]
    964e:	f7fb f989 	bl	4964 <__sfp_lock_release>
    9652:	1c30      	adds	r0, r6, #0
    9654:	bc70      	pop	{r4, r5, r6}
    9656:	bc02      	pop	{r1}
    9658:	4708      	bx	r1
    965a:	1c28      	adds	r0, r5, #0
    965c:	f7fb f8b8 	bl	47d0 <__sinit>
    9660:	220c      	movs	r2, #12
    9662:	5ea6      	ldrsh	r6, [r4, r2]
    9664:	2e00      	cmp	r6, #0
    9666:	d1cb      	bne.n	9600 <_fclose_r+0x20>
    9668:	e7f1      	b.n	964e <_fclose_r+0x6e>
    966a:	6921      	ldr	r1, [r4, #16]
    966c:	1c28      	adds	r0, r5, #0
    966e:	f7fb f9ed 	bl	4a4c <_free_r>
    9672:	e7d6      	b.n	9622 <_fclose_r+0x42>
    9674:	2601      	movs	r6, #1
    9676:	4276      	negs	r6, r6
    9678:	e7d0      	b.n	961c <_fclose_r+0x3c>
    967a:	46c0      	nop			; (mov r8, r8)

0000967c <fclose>:
    967c:	b508      	push	{r3, lr}
    967e:	4b04      	ldr	r3, [pc, #16]	; (9690 <fclose+0x14>)
    9680:	1c01      	adds	r1, r0, #0
    9682:	6818      	ldr	r0, [r3, #0]
    9684:	f7ff ffac 	bl	95e0 <_fclose_r>
    9688:	bc08      	pop	{r3}
    968a:	bc02      	pop	{r1}
    968c:	4708      	bx	r1
    968e:	46c0      	nop			; (mov r8, r8)
    9690:	40000000 	.word	0x40000000
    9694:	4718      	bx	r3
    9696:	46c0      	nop			; (mov r8, r8)

00009698 <__sfvwrite_r>:
    9698:	b5f0      	push	{r4, r5, r6, r7, lr}
    969a:	465f      	mov	r7, fp
    969c:	4656      	mov	r6, sl
    969e:	464d      	mov	r5, r9
    96a0:	4644      	mov	r4, r8
    96a2:	b4f0      	push	{r4, r5, r6, r7}
    96a4:	b083      	sub	sp, #12
    96a6:	9001      	str	r0, [sp, #4]
    96a8:	6890      	ldr	r0, [r2, #8]
    96aa:	1c0c      	adds	r4, r1, #0
    96ac:	1c16      	adds	r6, r2, #0
    96ae:	2800      	cmp	r0, #0
    96b0:	d028      	beq.n	9704 <__sfvwrite_r+0x6c>
    96b2:	898b      	ldrh	r3, [r1, #12]
    96b4:	1c1a      	adds	r2, r3, #0
    96b6:	0718      	lsls	r0, r3, #28
    96b8:	d52d      	bpl.n	9716 <__sfvwrite_r+0x7e>
    96ba:	6909      	ldr	r1, [r1, #16]
    96bc:	2900      	cmp	r1, #0
    96be:	d02a      	beq.n	9716 <__sfvwrite_r+0x7e>
    96c0:	2102      	movs	r1, #2
    96c2:	6835      	ldr	r5, [r6, #0]
    96c4:	4011      	ands	r1, r2
    96c6:	d033      	beq.n	9730 <__sfvwrite_r+0x98>
    96c8:	2380      	movs	r3, #128	; 0x80
    96ca:	2200      	movs	r2, #0
    96cc:	00db      	lsls	r3, r3, #3
    96ce:	4691      	mov	r9, r2
    96d0:	1c17      	adds	r7, r2, #0
    96d2:	469a      	mov	sl, r3
    96d4:	46b0      	mov	r8, r6
    96d6:	2f00      	cmp	r7, #0
    96d8:	d068      	beq.n	97ac <__sfvwrite_r+0x114>
    96da:	69e1      	ldr	r1, [r4, #28]
    96dc:	1c3b      	adds	r3, r7, #0
    96de:	4557      	cmp	r7, sl
    96e0:	d901      	bls.n	96e6 <__sfvwrite_r+0x4e>
    96e2:	2380      	movs	r3, #128	; 0x80
    96e4:	00db      	lsls	r3, r3, #3
    96e6:	6a66      	ldr	r6, [r4, #36]	; 0x24
    96e8:	9801      	ldr	r0, [sp, #4]
    96ea:	464a      	mov	r2, r9
    96ec:	f000 f974 	bl	99d8 <__sfvwrite_r+0x340>
    96f0:	2800      	cmp	r0, #0
    96f2:	dd63      	ble.n	97bc <__sfvwrite_r+0x124>
    96f4:	4641      	mov	r1, r8
    96f6:	688b      	ldr	r3, [r1, #8]
    96f8:	4481      	add	r9, r0
    96fa:	1a3f      	subs	r7, r7, r0
    96fc:	1a18      	subs	r0, r3, r0
    96fe:	6088      	str	r0, [r1, #8]
    9700:	2800      	cmp	r0, #0
    9702:	d1e8      	bne.n	96d6 <__sfvwrite_r+0x3e>
    9704:	b003      	add	sp, #12
    9706:	bc3c      	pop	{r2, r3, r4, r5}
    9708:	4690      	mov	r8, r2
    970a:	4699      	mov	r9, r3
    970c:	46a2      	mov	sl, r4
    970e:	46ab      	mov	fp, r5
    9710:	bcf0      	pop	{r4, r5, r6, r7}
    9712:	bc02      	pop	{r1}
    9714:	4708      	bx	r1
    9716:	9801      	ldr	r0, [sp, #4]
    9718:	1c21      	adds	r1, r4, #0
    971a:	f7fe febd 	bl	8498 <__swsetup_r>
    971e:	2800      	cmp	r0, #0
    9720:	d000      	beq.n	9724 <__sfvwrite_r+0x8c>
    9722:	e14d      	b.n	99c0 <__sfvwrite_r+0x328>
    9724:	89a3      	ldrh	r3, [r4, #12]
    9726:	2102      	movs	r1, #2
    9728:	1c1a      	adds	r2, r3, #0
    972a:	6835      	ldr	r5, [r6, #0]
    972c:	4011      	ands	r1, r2
    972e:	d1cb      	bne.n	96c8 <__sfvwrite_r+0x30>
    9730:	2001      	movs	r0, #1
    9732:	4002      	ands	r2, r0
    9734:	d049      	beq.n	97ca <__sfvwrite_r+0x132>
    9736:	9100      	str	r1, [sp, #0]
    9738:	468a      	mov	sl, r1
    973a:	468b      	mov	fp, r1
    973c:	1c0f      	adds	r7, r1, #0
    973e:	2f00      	cmp	r7, #0
    9740:	d076      	beq.n	9830 <__sfvwrite_r+0x198>
    9742:	9a00      	ldr	r2, [sp, #0]
    9744:	2a00      	cmp	r2, #0
    9746:	d100      	bne.n	974a <__sfvwrite_r+0xb2>
    9748:	e0c2      	b.n	98d0 <__sfvwrite_r+0x238>
    974a:	46d1      	mov	r9, sl
    974c:	45ba      	cmp	sl, r7
    974e:	d900      	bls.n	9752 <__sfvwrite_r+0xba>
    9750:	46b9      	mov	r9, r7
    9752:	6963      	ldr	r3, [r4, #20]
    9754:	68a2      	ldr	r2, [r4, #8]
    9756:	18d2      	adds	r2, r2, r3
    9758:	4690      	mov	r8, r2
    975a:	6820      	ldr	r0, [r4, #0]
    975c:	2201      	movs	r2, #1
    975e:	45c1      	cmp	r9, r8
    9760:	dc00      	bgt.n	9764 <__sfvwrite_r+0xcc>
    9762:	2200      	movs	r2, #0
    9764:	0612      	lsls	r2, r2, #24
    9766:	2a00      	cmp	r2, #0
    9768:	d000      	beq.n	976c <__sfvwrite_r+0xd4>
    976a:	e09e      	b.n	98aa <__sfvwrite_r+0x212>
    976c:	4599      	cmp	r9, r3
    976e:	da00      	bge.n	9772 <__sfvwrite_r+0xda>
    9770:	e07e      	b.n	9870 <__sfvwrite_r+0x1d8>
    9772:	6a60      	ldr	r0, [r4, #36]	; 0x24
    9774:	69e1      	ldr	r1, [r4, #28]
    9776:	4684      	mov	ip, r0
    9778:	465a      	mov	r2, fp
    977a:	9801      	ldr	r0, [sp, #4]
    977c:	f000 f92d 	bl	99da <__sfvwrite_r+0x342>
    9780:	2100      	movs	r1, #0
    9782:	4680      	mov	r8, r0
    9784:	4588      	cmp	r8, r1
    9786:	dd19      	ble.n	97bc <__sfvwrite_r+0x124>
    9788:	4653      	mov	r3, sl
    978a:	4640      	mov	r0, r8
    978c:	1a1b      	subs	r3, r3, r0
    978e:	469a      	mov	sl, r3
    9790:	2100      	movs	r1, #0
    9792:	458a      	cmp	sl, r1
    9794:	d100      	bne.n	9798 <__sfvwrite_r+0x100>
    9796:	e07f      	b.n	9898 <__sfvwrite_r+0x200>
    9798:	68b3      	ldr	r3, [r6, #8]
    979a:	4640      	mov	r0, r8
    979c:	1a1b      	subs	r3, r3, r0
    979e:	44c3      	add	fp, r8
    97a0:	1a3f      	subs	r7, r7, r0
    97a2:	60b3      	str	r3, [r6, #8]
    97a4:	2b00      	cmp	r3, #0
    97a6:	d1ca      	bne.n	973e <__sfvwrite_r+0xa6>
    97a8:	1c18      	adds	r0, r3, #0
    97aa:	e7ab      	b.n	9704 <__sfvwrite_r+0x6c>
    97ac:	682b      	ldr	r3, [r5, #0]
    97ae:	686f      	ldr	r7, [r5, #4]
    97b0:	4699      	mov	r9, r3
    97b2:	3508      	adds	r5, #8
    97b4:	e78f      	b.n	96d6 <__sfvwrite_r+0x3e>
    97b6:	9a01      	ldr	r2, [sp, #4]
    97b8:	230c      	movs	r3, #12
    97ba:	6013      	str	r3, [r2, #0]
    97bc:	89a3      	ldrh	r3, [r4, #12]
    97be:	2240      	movs	r2, #64	; 0x40
    97c0:	4313      	orrs	r3, r2
    97c2:	2001      	movs	r0, #1
    97c4:	81a3      	strh	r3, [r4, #12]
    97c6:	4240      	negs	r0, r0
    97c8:	e79c      	b.n	9704 <__sfvwrite_r+0x6c>
    97ca:	4691      	mov	r9, r2
    97cc:	1c17      	adds	r7, r2, #0
    97ce:	2f00      	cmp	r7, #0
    97d0:	d029      	beq.n	9826 <__sfvwrite_r+0x18e>
    97d2:	68a1      	ldr	r1, [r4, #8]
    97d4:	2280      	movs	r2, #128	; 0x80
    97d6:	0092      	lsls	r2, r2, #2
    97d8:	4688      	mov	r8, r1
    97da:	4213      	tst	r3, r2
    97dc:	d02f      	beq.n	983e <__sfvwrite_r+0x1a6>
    97de:	468a      	mov	sl, r1
    97e0:	4547      	cmp	r7, r8
    97e2:	d340      	bcc.n	9866 <__sfvwrite_r+0x1ce>
    97e4:	2090      	movs	r0, #144	; 0x90
    97e6:	00c0      	lsls	r0, r0, #3
    97e8:	4203      	tst	r3, r0
    97ea:	d000      	beq.n	97ee <__sfvwrite_r+0x156>
    97ec:	e09d      	b.n	992a <__sfvwrite_r+0x292>
    97ee:	6820      	ldr	r0, [r4, #0]
    97f0:	468b      	mov	fp, r1
    97f2:	46b8      	mov	r8, r7
    97f4:	4652      	mov	r2, sl
    97f6:	4649      	mov	r1, r9
    97f8:	f000 f9fc 	bl	9bf4 <memmove>
    97fc:	68a3      	ldr	r3, [r4, #8]
    97fe:	465a      	mov	r2, fp
    9800:	1a9b      	subs	r3, r3, r2
    9802:	60a3      	str	r3, [r4, #8]
    9804:	6823      	ldr	r3, [r4, #0]
    9806:	4453      	add	r3, sl
    9808:	6023      	str	r3, [r4, #0]
    980a:	46ba      	mov	sl, r7
    980c:	68b0      	ldr	r0, [r6, #8]
    980e:	4643      	mov	r3, r8
    9810:	4652      	mov	r2, sl
    9812:	1ac0      	subs	r0, r0, r3
    9814:	44d1      	add	r9, sl
    9816:	1abf      	subs	r7, r7, r2
    9818:	60b0      	str	r0, [r6, #8]
    981a:	2800      	cmp	r0, #0
    981c:	d100      	bne.n	9820 <__sfvwrite_r+0x188>
    981e:	e771      	b.n	9704 <__sfvwrite_r+0x6c>
    9820:	89a3      	ldrh	r3, [r4, #12]
    9822:	2f00      	cmp	r7, #0
    9824:	d1d5      	bne.n	97d2 <__sfvwrite_r+0x13a>
    9826:	6828      	ldr	r0, [r5, #0]
    9828:	686f      	ldr	r7, [r5, #4]
    982a:	4681      	mov	r9, r0
    982c:	3508      	adds	r5, #8
    982e:	e7ce      	b.n	97ce <__sfvwrite_r+0x136>
    9830:	6828      	ldr	r0, [r5, #0]
    9832:	2100      	movs	r1, #0
    9834:	686f      	ldr	r7, [r5, #4]
    9836:	4683      	mov	fp, r0
    9838:	3508      	adds	r5, #8
    983a:	9100      	str	r1, [sp, #0]
    983c:	e77f      	b.n	973e <__sfvwrite_r+0xa6>
    983e:	6820      	ldr	r0, [r4, #0]
    9840:	468a      	mov	sl, r1
    9842:	45b8      	cmp	r8, r7
    9844:	d35f      	bcc.n	9906 <__sfvwrite_r+0x26e>
    9846:	6963      	ldr	r3, [r4, #20]
    9848:	429f      	cmp	r7, r3
    984a:	d34f      	bcc.n	98ec <__sfvwrite_r+0x254>
    984c:	6a60      	ldr	r0, [r4, #36]	; 0x24
    984e:	69e1      	ldr	r1, [r4, #28]
    9850:	4684      	mov	ip, r0
    9852:	464a      	mov	r2, r9
    9854:	9801      	ldr	r0, [sp, #4]
    9856:	f000 f8c0 	bl	99da <__sfvwrite_r+0x342>
    985a:	2100      	movs	r1, #0
    985c:	4680      	mov	r8, r0
    985e:	4588      	cmp	r8, r1
    9860:	ddac      	ble.n	97bc <__sfvwrite_r+0x124>
    9862:	4682      	mov	sl, r0
    9864:	e7d2      	b.n	980c <__sfvwrite_r+0x174>
    9866:	46bb      	mov	fp, r7
    9868:	6820      	ldr	r0, [r4, #0]
    986a:	46ba      	mov	sl, r7
    986c:	46b8      	mov	r8, r7
    986e:	e7c1      	b.n	97f4 <__sfvwrite_r+0x15c>
    9870:	4659      	mov	r1, fp
    9872:	464a      	mov	r2, r9
    9874:	f000 f9be 	bl	9bf4 <memmove>
    9878:	68a3      	ldr	r3, [r4, #8]
    987a:	464a      	mov	r2, r9
    987c:	1a9b      	subs	r3, r3, r2
    987e:	60a3      	str	r3, [r4, #8]
    9880:	6823      	ldr	r3, [r4, #0]
    9882:	46c8      	mov	r8, r9
    9884:	444b      	add	r3, r9
    9886:	6023      	str	r3, [r4, #0]
    9888:	4640      	mov	r0, r8
    988a:	4653      	mov	r3, sl
    988c:	1a1b      	subs	r3, r3, r0
    988e:	469a      	mov	sl, r3
    9890:	2100      	movs	r1, #0
    9892:	458a      	cmp	sl, r1
    9894:	d000      	beq.n	9898 <__sfvwrite_r+0x200>
    9896:	e77f      	b.n	9798 <__sfvwrite_r+0x100>
    9898:	9801      	ldr	r0, [sp, #4]
    989a:	1c21      	adds	r1, r4, #0
    989c:	f7fa fea4 	bl	45e8 <_fflush_r>
    98a0:	2800      	cmp	r0, #0
    98a2:	d18b      	bne.n	97bc <__sfvwrite_r+0x124>
    98a4:	4652      	mov	r2, sl
    98a6:	9200      	str	r2, [sp, #0]
    98a8:	e776      	b.n	9798 <__sfvwrite_r+0x100>
    98aa:	6922      	ldr	r2, [r4, #16]
    98ac:	4282      	cmp	r2, r0
    98ae:	d300      	bcc.n	98b2 <__sfvwrite_r+0x21a>
    98b0:	e75c      	b.n	976c <__sfvwrite_r+0xd4>
    98b2:	4659      	mov	r1, fp
    98b4:	4642      	mov	r2, r8
    98b6:	f000 f99d 	bl	9bf4 <memmove>
    98ba:	6823      	ldr	r3, [r4, #0]
    98bc:	4443      	add	r3, r8
    98be:	6023      	str	r3, [r4, #0]
    98c0:	9801      	ldr	r0, [sp, #4]
    98c2:	1c21      	adds	r1, r4, #0
    98c4:	f7fa fe90 	bl	45e8 <_fflush_r>
    98c8:	2800      	cmp	r0, #0
    98ca:	d100      	bne.n	98ce <__sfvwrite_r+0x236>
    98cc:	e75c      	b.n	9788 <__sfvwrite_r+0xf0>
    98ce:	e775      	b.n	97bc <__sfvwrite_r+0x124>
    98d0:	4658      	mov	r0, fp
    98d2:	210a      	movs	r1, #10
    98d4:	1c3a      	adds	r2, r7, #0
    98d6:	f000 f945 	bl	9b64 <memchr>
    98da:	2800      	cmp	r0, #0
    98dc:	d06b      	beq.n	99b6 <__sfvwrite_r+0x31e>
    98de:	3001      	adds	r0, #1
    98e0:	465b      	mov	r3, fp
    98e2:	1ac3      	subs	r3, r0, r3
    98e4:	2001      	movs	r0, #1
    98e6:	469a      	mov	sl, r3
    98e8:	9000      	str	r0, [sp, #0]
    98ea:	e72e      	b.n	974a <__sfvwrite_r+0xb2>
    98ec:	4649      	mov	r1, r9
    98ee:	1c3a      	adds	r2, r7, #0
    98f0:	f000 f980 	bl	9bf4 <memmove>
    98f4:	68a3      	ldr	r3, [r4, #8]
    98f6:	1bdb      	subs	r3, r3, r7
    98f8:	60a3      	str	r3, [r4, #8]
    98fa:	6823      	ldr	r3, [r4, #0]
    98fc:	19db      	adds	r3, r3, r7
    98fe:	46b8      	mov	r8, r7
    9900:	6023      	str	r3, [r4, #0]
    9902:	46ba      	mov	sl, r7
    9904:	e782      	b.n	980c <__sfvwrite_r+0x174>
    9906:	6923      	ldr	r3, [r4, #16]
    9908:	4283      	cmp	r3, r0
    990a:	d29c      	bcs.n	9846 <__sfvwrite_r+0x1ae>
    990c:	4649      	mov	r1, r9
    990e:	4642      	mov	r2, r8
    9910:	f000 f970 	bl	9bf4 <memmove>
    9914:	6823      	ldr	r3, [r4, #0]
    9916:	4443      	add	r3, r8
    9918:	6023      	str	r3, [r4, #0]
    991a:	9801      	ldr	r0, [sp, #4]
    991c:	1c21      	adds	r1, r4, #0
    991e:	f7fa fe63 	bl	45e8 <_fflush_r>
    9922:	2800      	cmp	r0, #0
    9924:	d100      	bne.n	9928 <__sfvwrite_r+0x290>
    9926:	e771      	b.n	980c <__sfvwrite_r+0x174>
    9928:	e748      	b.n	97bc <__sfvwrite_r+0x124>
    992a:	6921      	ldr	r1, [r4, #16]
    992c:	6822      	ldr	r2, [r4, #0]
    992e:	1a52      	subs	r2, r2, r1
    9930:	9200      	str	r2, [sp, #0]
    9932:	6962      	ldr	r2, [r4, #20]
    9934:	0050      	lsls	r0, r2, #1
    9936:	1882      	adds	r2, r0, r2
    9938:	0fd0      	lsrs	r0, r2, #31
    993a:	1882      	adds	r2, r0, r2
    993c:	9800      	ldr	r0, [sp, #0]
    993e:	1052      	asrs	r2, r2, #1
    9940:	3001      	adds	r0, #1
    9942:	4690      	mov	r8, r2
    9944:	19c0      	adds	r0, r0, r7
    9946:	4580      	cmp	r8, r0
    9948:	d201      	bcs.n	994e <__sfvwrite_r+0x2b6>
    994a:	4680      	mov	r8, r0
    994c:	1c02      	adds	r2, r0, #0
    994e:	2080      	movs	r0, #128	; 0x80
    9950:	00c0      	lsls	r0, r0, #3
    9952:	4203      	tst	r3, r0
    9954:	d020      	beq.n	9998 <__sfvwrite_r+0x300>
    9956:	1c11      	adds	r1, r2, #0
    9958:	9801      	ldr	r0, [sp, #4]
    995a:	f7fb f9c1 	bl	4ce0 <_malloc_r>
    995e:	2100      	movs	r1, #0
    9960:	4682      	mov	sl, r0
    9962:	458a      	cmp	sl, r1
    9964:	d100      	bne.n	9968 <__sfvwrite_r+0x2d0>
    9966:	e726      	b.n	97b6 <__sfvwrite_r+0x11e>
    9968:	9a00      	ldr	r2, [sp, #0]
    996a:	6921      	ldr	r1, [r4, #16]
    996c:	f7fb fc3e 	bl	51ec <memcpy>
    9970:	89a2      	ldrh	r2, [r4, #12]
    9972:	4b18      	ldr	r3, [pc, #96]	; (99d4 <__sfvwrite_r+0x33c>)
    9974:	4013      	ands	r3, r2
    9976:	2280      	movs	r2, #128	; 0x80
    9978:	4313      	orrs	r3, r2
    997a:	81a3      	strh	r3, [r4, #12]
    997c:	9a00      	ldr	r2, [sp, #0]
    997e:	4643      	mov	r3, r8
    9980:	1c10      	adds	r0, r2, #0
    9982:	4651      	mov	r1, sl
    9984:	4450      	add	r0, sl
    9986:	6163      	str	r3, [r4, #20]
    9988:	1a9b      	subs	r3, r3, r2
    998a:	6121      	str	r1, [r4, #16]
    998c:	6020      	str	r0, [r4, #0]
    998e:	46bb      	mov	fp, r7
    9990:	60a3      	str	r3, [r4, #8]
    9992:	46ba      	mov	sl, r7
    9994:	46b8      	mov	r8, r7
    9996:	e72d      	b.n	97f4 <__sfvwrite_r+0x15c>
    9998:	9801      	ldr	r0, [sp, #4]
    999a:	f000 fec1 	bl	a720 <_realloc_r>
    999e:	2300      	movs	r3, #0
    99a0:	4682      	mov	sl, r0
    99a2:	459a      	cmp	sl, r3
    99a4:	d1ea      	bne.n	997c <__sfvwrite_r+0x2e4>
    99a6:	9801      	ldr	r0, [sp, #4]
    99a8:	6921      	ldr	r1, [r4, #16]
    99aa:	f7fb f84f 	bl	4a4c <_free_r>
    99ae:	9801      	ldr	r0, [sp, #4]
    99b0:	230c      	movs	r3, #12
    99b2:	6003      	str	r3, [r0, #0]
    99b4:	e702      	b.n	97bc <__sfvwrite_r+0x124>
    99b6:	1c79      	adds	r1, r7, #1
    99b8:	2201      	movs	r2, #1
    99ba:	468a      	mov	sl, r1
    99bc:	9200      	str	r2, [sp, #0]
    99be:	e6c4      	b.n	974a <__sfvwrite_r+0xb2>
    99c0:	89a3      	ldrh	r3, [r4, #12]
    99c2:	2240      	movs	r2, #64	; 0x40
    99c4:	4313      	orrs	r3, r2
    99c6:	9901      	ldr	r1, [sp, #4]
    99c8:	81a3      	strh	r3, [r4, #12]
    99ca:	2001      	movs	r0, #1
    99cc:	2309      	movs	r3, #9
    99ce:	600b      	str	r3, [r1, #0]
    99d0:	4240      	negs	r0, r0
    99d2:	e697      	b.n	9704 <__sfvwrite_r+0x6c>
    99d4:	fffffb7f 	.word	0xfffffb7f
    99d8:	4730      	bx	r6
    99da:	4760      	bx	ip

000099dc <_setlocale_r>:
    99dc:	b538      	push	{r3, r4, r5, lr}
    99de:	1e14      	subs	r4, r2, #0
    99e0:	d005      	beq.n	99ee <_setlocale_r+0x12>
    99e2:	1c20      	adds	r0, r4, #0
    99e4:	490d      	ldr	r1, [pc, #52]	; (9a1c <_setlocale_r+0x40>)
    99e6:	f001 f8fb 	bl	abe0 <strcmp>
    99ea:	2800      	cmp	r0, #0
    99ec:	d103      	bne.n	99f6 <_setlocale_r+0x1a>
    99ee:	480c      	ldr	r0, [pc, #48]	; (9a20 <_setlocale_r+0x44>)
    99f0:	bc38      	pop	{r3, r4, r5}
    99f2:	bc02      	pop	{r1}
    99f4:	4708      	bx	r1
    99f6:	4d0a      	ldr	r5, [pc, #40]	; (9a20 <_setlocale_r+0x44>)
    99f8:	1c20      	adds	r0, r4, #0
    99fa:	1c29      	adds	r1, r5, #0
    99fc:	f001 f8f0 	bl	abe0 <strcmp>
    9a00:	1c03      	adds	r3, r0, #0
    9a02:	1c28      	adds	r0, r5, #0
    9a04:	2b00      	cmp	r3, #0
    9a06:	d0f3      	beq.n	99f0 <_setlocale_r+0x14>
    9a08:	1c20      	adds	r0, r4, #0
    9a0a:	4906      	ldr	r1, [pc, #24]	; (9a24 <_setlocale_r+0x48>)
    9a0c:	f001 f8e8 	bl	abe0 <strcmp>
    9a10:	1c03      	adds	r3, r0, #0
    9a12:	2000      	movs	r0, #0
    9a14:	4283      	cmp	r3, r0
    9a16:	d1eb      	bne.n	99f0 <_setlocale_r+0x14>
    9a18:	1c28      	adds	r0, r5, #0
    9a1a:	e7e9      	b.n	99f0 <_setlocale_r+0x14>
    9a1c:	0000e93c 	.word	0x0000e93c
    9a20:	0000e8e4 	.word	0x0000e8e4
    9a24:	0000e7fc 	.word	0x0000e7fc

00009a28 <__locale_charset>:
    9a28:	4800      	ldr	r0, [pc, #0]	; (9a2c <__locale_charset+0x4>)
    9a2a:	4770      	bx	lr
    9a2c:	40000840 	.word	0x40000840

00009a30 <__locale_mb_cur_max>:
    9a30:	4b01      	ldr	r3, [pc, #4]	; (9a38 <__locale_mb_cur_max+0x8>)
    9a32:	6a18      	ldr	r0, [r3, #32]
    9a34:	4770      	bx	lr
    9a36:	46c0      	nop			; (mov r8, r8)
    9a38:	40000840 	.word	0x40000840

00009a3c <__locale_msgcharset>:
    9a3c:	4801      	ldr	r0, [pc, #4]	; (9a44 <__locale_msgcharset+0x8>)
    9a3e:	3024      	adds	r0, #36	; 0x24
    9a40:	4770      	bx	lr
    9a42:	46c0      	nop			; (mov r8, r8)
    9a44:	40000840 	.word	0x40000840

00009a48 <__locale_cjk_lang>:
    9a48:	2000      	movs	r0, #0
    9a4a:	4770      	bx	lr

00009a4c <_localeconv_r>:
    9a4c:	4801      	ldr	r0, [pc, #4]	; (9a54 <_localeconv_r+0x8>)
    9a4e:	3044      	adds	r0, #68	; 0x44
    9a50:	4770      	bx	lr
    9a52:	46c0      	nop			; (mov r8, r8)
    9a54:	40000840 	.word	0x40000840

00009a58 <setlocale>:
    9a58:	b508      	push	{r3, lr}
    9a5a:	1c0a      	adds	r2, r1, #0
    9a5c:	4904      	ldr	r1, [pc, #16]	; (9a70 <setlocale+0x18>)
    9a5e:	1c03      	adds	r3, r0, #0
    9a60:	6808      	ldr	r0, [r1, #0]
    9a62:	1c19      	adds	r1, r3, #0
    9a64:	f7ff ffba 	bl	99dc <_setlocale_r>
    9a68:	bc08      	pop	{r3}
    9a6a:	bc02      	pop	{r1}
    9a6c:	4708      	bx	r1
    9a6e:	46c0      	nop			; (mov r8, r8)
    9a70:	40000000 	.word	0x40000000

00009a74 <localeconv>:
    9a74:	4801      	ldr	r0, [pc, #4]	; (9a7c <localeconv+0x8>)
    9a76:	3044      	adds	r0, #68	; 0x44
    9a78:	4770      	bx	lr
    9a7a:	46c0      	nop			; (mov r8, r8)
    9a7c:	40000840 	.word	0x40000840

00009a80 <__smakebuf_r>:
    9a80:	b5f0      	push	{r4, r5, r6, r7, lr}
    9a82:	898b      	ldrh	r3, [r1, #12]
    9a84:	b091      	sub	sp, #68	; 0x44
    9a86:	1c05      	adds	r5, r0, #0
    9a88:	1c0c      	adds	r4, r1, #0
    9a8a:	1c1a      	adds	r2, r3, #0
    9a8c:	0798      	lsls	r0, r3, #30
    9a8e:	d442      	bmi.n	9b16 <__smakebuf_r+0x96>
    9a90:	200e      	movs	r0, #14
    9a92:	5e09      	ldrsh	r1, [r1, r0]
    9a94:	2900      	cmp	r1, #0
    9a96:	db1b      	blt.n	9ad0 <__smakebuf_r+0x50>
    9a98:	1c28      	adds	r0, r5, #0
    9a9a:	aa01      	add	r2, sp, #4
    9a9c:	f7f8 f870 	bl	1b80 <_fstat_r>
    9aa0:	2800      	cmp	r0, #0
    9aa2:	db13      	blt.n	9acc <__smakebuf_r+0x4c>
    9aa4:	9a02      	ldr	r2, [sp, #8]
    9aa6:	23f0      	movs	r3, #240	; 0xf0
    9aa8:	021b      	lsls	r3, r3, #8
    9aaa:	4013      	ands	r3, r2
    9aac:	4a2a      	ldr	r2, [pc, #168]	; (9b58 <__smakebuf_r+0xd8>)
    9aae:	189f      	adds	r7, r3, r2
    9ab0:	427a      	negs	r2, r7
    9ab2:	4157      	adcs	r7, r2
    9ab4:	2280      	movs	r2, #128	; 0x80
    9ab6:	0212      	lsls	r2, r2, #8
    9ab8:	4293      	cmp	r3, r2
    9aba:	d042      	beq.n	9b42 <__smakebuf_r+0xc2>
    9abc:	89a2      	ldrh	r2, [r4, #12]
    9abe:	2380      	movs	r3, #128	; 0x80
    9ac0:	011b      	lsls	r3, r3, #4
    9ac2:	4313      	orrs	r3, r2
    9ac4:	2680      	movs	r6, #128	; 0x80
    9ac6:	81a3      	strh	r3, [r4, #12]
    9ac8:	00f6      	lsls	r6, r6, #3
    9aca:	e009      	b.n	9ae0 <__smakebuf_r+0x60>
    9acc:	89a3      	ldrh	r3, [r4, #12]
    9ace:	1c1a      	adds	r2, r3, #0
    9ad0:	2640      	movs	r6, #64	; 0x40
    9ad2:	0611      	lsls	r1, r2, #24
    9ad4:	d532      	bpl.n	9b3c <__smakebuf_r+0xbc>
    9ad6:	2280      	movs	r2, #128	; 0x80
    9ad8:	0112      	lsls	r2, r2, #4
    9ada:	4313      	orrs	r3, r2
    9adc:	81a3      	strh	r3, [r4, #12]
    9ade:	2700      	movs	r7, #0
    9ae0:	1c28      	adds	r0, r5, #0
    9ae2:	1c31      	adds	r1, r6, #0
    9ae4:	f7fb f8fc 	bl	4ce0 <_malloc_r>
    9ae8:	2800      	cmp	r0, #0
    9aea:	d00e      	beq.n	9b0a <__smakebuf_r+0x8a>
    9aec:	4b1b      	ldr	r3, [pc, #108]	; (9b5c <__smakebuf_r+0xdc>)
    9aee:	63eb      	str	r3, [r5, #60]	; 0x3c
    9af0:	89a3      	ldrh	r3, [r4, #12]
    9af2:	2280      	movs	r2, #128	; 0x80
    9af4:	4313      	orrs	r3, r2
    9af6:	81a3      	strh	r3, [r4, #12]
    9af8:	6020      	str	r0, [r4, #0]
    9afa:	6120      	str	r0, [r4, #16]
    9afc:	6166      	str	r6, [r4, #20]
    9afe:	2f00      	cmp	r7, #0
    9b00:	d110      	bne.n	9b24 <__smakebuf_r+0xa4>
    9b02:	b011      	add	sp, #68	; 0x44
    9b04:	bcf0      	pop	{r4, r5, r6, r7}
    9b06:	bc01      	pop	{r0}
    9b08:	4700      	bx	r0
    9b0a:	89a3      	ldrh	r3, [r4, #12]
    9b0c:	0598      	lsls	r0, r3, #22
    9b0e:	d4f8      	bmi.n	9b02 <__smakebuf_r+0x82>
    9b10:	2202      	movs	r2, #2
    9b12:	4313      	orrs	r3, r2
    9b14:	81a3      	strh	r3, [r4, #12]
    9b16:	1c23      	adds	r3, r4, #0
    9b18:	3343      	adds	r3, #67	; 0x43
    9b1a:	6023      	str	r3, [r4, #0]
    9b1c:	6123      	str	r3, [r4, #16]
    9b1e:	2301      	movs	r3, #1
    9b20:	6163      	str	r3, [r4, #20]
    9b22:	e7ee      	b.n	9b02 <__smakebuf_r+0x82>
    9b24:	220e      	movs	r2, #14
    9b26:	5ea1      	ldrsh	r1, [r4, r2]
    9b28:	1c28      	adds	r0, r5, #0
    9b2a:	f002 fdd5 	bl	c6d8 <_isatty_r>
    9b2e:	2800      	cmp	r0, #0
    9b30:	d0e7      	beq.n	9b02 <__smakebuf_r+0x82>
    9b32:	89a3      	ldrh	r3, [r4, #12]
    9b34:	2201      	movs	r2, #1
    9b36:	4313      	orrs	r3, r2
    9b38:	81a3      	strh	r3, [r4, #12]
    9b3a:	e7e2      	b.n	9b02 <__smakebuf_r+0x82>
    9b3c:	19b6      	adds	r6, r6, r6
    9b3e:	00f6      	lsls	r6, r6, #3
    9b40:	e7c9      	b.n	9ad6 <__smakebuf_r+0x56>
    9b42:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    9b44:	4b06      	ldr	r3, [pc, #24]	; (9b60 <__smakebuf_r+0xe0>)
    9b46:	429a      	cmp	r2, r3
    9b48:	d1b8      	bne.n	9abc <__smakebuf_r+0x3c>
    9b4a:	89a3      	ldrh	r3, [r4, #12]
    9b4c:	2680      	movs	r6, #128	; 0x80
    9b4e:	00f6      	lsls	r6, r6, #3
    9b50:	4333      	orrs	r3, r6
    9b52:	81a3      	strh	r3, [r4, #12]
    9b54:	64e6      	str	r6, [r4, #76]	; 0x4c
    9b56:	e7c3      	b.n	9ae0 <__smakebuf_r+0x60>
    9b58:	ffffe000 	.word	0xffffe000
    9b5c:	0000477d 	.word	0x0000477d
    9b60:	00005559 	.word	0x00005559

00009b64 <memchr>:
    9b64:	b5f0      	push	{r4, r5, r6, r7, lr}
    9b66:	0609      	lsls	r1, r1, #24
    9b68:	2403      	movs	r4, #3
    9b6a:	1c03      	adds	r3, r0, #0
    9b6c:	0e09      	lsrs	r1, r1, #24
    9b6e:	4220      	tst	r0, r4
    9b70:	d00f      	beq.n	9b92 <memchr+0x2e>
    9b72:	1e10      	subs	r0, r2, #0
    9b74:	d01f      	beq.n	9bb6 <memchr+0x52>
    9b76:	781d      	ldrb	r5, [r3, #0]
    9b78:	1c18      	adds	r0, r3, #0
    9b7a:	428d      	cmp	r5, r1
    9b7c:	d105      	bne.n	9b8a <memchr+0x26>
    9b7e:	e01a      	b.n	9bb6 <memchr+0x52>
    9b80:	2a00      	cmp	r2, #0
    9b82:	d017      	beq.n	9bb4 <memchr+0x50>
    9b84:	7818      	ldrb	r0, [r3, #0]
    9b86:	4288      	cmp	r0, r1
    9b88:	d018      	beq.n	9bbc <memchr+0x58>
    9b8a:	3301      	adds	r3, #1
    9b8c:	3a01      	subs	r2, #1
    9b8e:	4223      	tst	r3, r4
    9b90:	d1f6      	bne.n	9b80 <memchr+0x1c>
    9b92:	2a03      	cmp	r2, #3
    9b94:	d814      	bhi.n	9bc0 <memchr+0x5c>
    9b96:	1e10      	subs	r0, r2, #0
    9b98:	d00d      	beq.n	9bb6 <memchr+0x52>
    9b9a:	781c      	ldrb	r4, [r3, #0]
    9b9c:	1c18      	adds	r0, r3, #0
    9b9e:	3a01      	subs	r2, #1
    9ba0:	428c      	cmp	r4, r1
    9ba2:	d105      	bne.n	9bb0 <memchr+0x4c>
    9ba4:	e007      	b.n	9bb6 <memchr+0x52>
    9ba6:	3301      	adds	r3, #1
    9ba8:	7818      	ldrb	r0, [r3, #0]
    9baa:	3a01      	subs	r2, #1
    9bac:	4288      	cmp	r0, r1
    9bae:	d005      	beq.n	9bbc <memchr+0x58>
    9bb0:	2a00      	cmp	r2, #0
    9bb2:	d1f8      	bne.n	9ba6 <memchr+0x42>
    9bb4:	1c10      	adds	r0, r2, #0
    9bb6:	bcf0      	pop	{r4, r5, r6, r7}
    9bb8:	bc02      	pop	{r1}
    9bba:	4708      	bx	r1
    9bbc:	1c18      	adds	r0, r3, #0
    9bbe:	e7fa      	b.n	9bb6 <memchr+0x52>
    9bc0:	020f      	lsls	r7, r1, #8
    9bc2:	430f      	orrs	r7, r1
    9bc4:	0438      	lsls	r0, r7, #16
    9bc6:	4307      	orrs	r7, r0
    9bc8:	4808      	ldr	r0, [pc, #32]	; (9bec <memchr+0x88>)
    9bca:	4684      	mov	ip, r0
    9bcc:	1c18      	adds	r0, r3, #0
    9bce:	cb10      	ldmia	r3!, {r4}
    9bd0:	4e07      	ldr	r6, [pc, #28]	; (9bf0 <memchr+0x8c>)
    9bd2:	407c      	eors	r4, r7
    9bd4:	19a5      	adds	r5, r4, r6
    9bd6:	43a5      	bics	r5, r4
    9bd8:	1c2c      	adds	r4, r5, #0
    9bda:	4665      	mov	r5, ip
    9bdc:	422c      	tst	r4, r5
    9bde:	d103      	bne.n	9be8 <memchr+0x84>
    9be0:	3a04      	subs	r2, #4
    9be2:	1c18      	adds	r0, r3, #0
    9be4:	2a03      	cmp	r2, #3
    9be6:	d8f1      	bhi.n	9bcc <memchr+0x68>
    9be8:	1c03      	adds	r3, r0, #0
    9bea:	e7d4      	b.n	9b96 <memchr+0x32>
    9bec:	80808080 	.word	0x80808080
    9bf0:	fefefeff 	.word	0xfefefeff

00009bf4 <memmove>:
    9bf4:	b5f0      	push	{r4, r5, r6, r7, lr}
    9bf6:	1c05      	adds	r5, r0, #0
    9bf8:	1c0e      	adds	r6, r1, #0
    9bfa:	4288      	cmp	r0, r1
    9bfc:	d90f      	bls.n	9c1e <memmove+0x2a>
    9bfe:	188b      	adds	r3, r1, r2
    9c00:	4298      	cmp	r0, r3
    9c02:	d20c      	bcs.n	9c1e <memmove+0x2a>
    9c04:	2a00      	cmp	r2, #0
    9c06:	d007      	beq.n	9c18 <memmove+0x24>
    9c08:	1881      	adds	r1, r0, r2
    9c0a:	3b01      	subs	r3, #1
    9c0c:	781c      	ldrb	r4, [r3, #0]
    9c0e:	3901      	subs	r1, #1
    9c10:	3a01      	subs	r2, #1
    9c12:	700c      	strb	r4, [r1, #0]
    9c14:	2a00      	cmp	r2, #0
    9c16:	d1f8      	bne.n	9c0a <memmove+0x16>
    9c18:	bcf0      	pop	{r4, r5, r6, r7}
    9c1a:	bc02      	pop	{r1}
    9c1c:	4708      	bx	r1
    9c1e:	2a0f      	cmp	r2, #15
    9c20:	d92d      	bls.n	9c7e <memmove+0x8a>
    9c22:	1c0b      	adds	r3, r1, #0
    9c24:	4303      	orrs	r3, r0
    9c26:	079c      	lsls	r4, r3, #30
    9c28:	d12b      	bne.n	9c82 <memmove+0x8e>
    9c2a:	1c0c      	adds	r4, r1, #0
    9c2c:	1c03      	adds	r3, r0, #0
    9c2e:	1c15      	adds	r5, r2, #0
    9c30:	6826      	ldr	r6, [r4, #0]
    9c32:	601e      	str	r6, [r3, #0]
    9c34:	6866      	ldr	r6, [r4, #4]
    9c36:	605e      	str	r6, [r3, #4]
    9c38:	68a6      	ldr	r6, [r4, #8]
    9c3a:	609e      	str	r6, [r3, #8]
    9c3c:	68e6      	ldr	r6, [r4, #12]
    9c3e:	3d10      	subs	r5, #16
    9c40:	60de      	str	r6, [r3, #12]
    9c42:	3410      	adds	r4, #16
    9c44:	3310      	adds	r3, #16
    9c46:	2d0f      	cmp	r5, #15
    9c48:	d8f2      	bhi.n	9c30 <memmove+0x3c>
    9c4a:	3a10      	subs	r2, #16
    9c4c:	0916      	lsrs	r6, r2, #4
    9c4e:	3601      	adds	r6, #1
    9c50:	230f      	movs	r3, #15
    9c52:	0136      	lsls	r6, r6, #4
    9c54:	401a      	ands	r2, r3
    9c56:	1985      	adds	r5, r0, r6
    9c58:	198e      	adds	r6, r1, r6
    9c5a:	2a03      	cmp	r2, #3
    9c5c:	d90f      	bls.n	9c7e <memmove+0x8a>
    9c5e:	1c37      	adds	r7, r6, #0
    9c60:	1c2c      	adds	r4, r5, #0
    9c62:	1c13      	adds	r3, r2, #0
    9c64:	cf02      	ldmia	r7!, {r1}
    9c66:	3b04      	subs	r3, #4
    9c68:	c402      	stmia	r4!, {r1}
    9c6a:	2b03      	cmp	r3, #3
    9c6c:	d8fa      	bhi.n	9c64 <memmove+0x70>
    9c6e:	3a04      	subs	r2, #4
    9c70:	0893      	lsrs	r3, r2, #2
    9c72:	3301      	adds	r3, #1
    9c74:	009b      	lsls	r3, r3, #2
    9c76:	18ed      	adds	r5, r5, r3
    9c78:	18f6      	adds	r6, r6, r3
    9c7a:	2303      	movs	r3, #3
    9c7c:	401a      	ands	r2, r3
    9c7e:	2a00      	cmp	r2, #0
    9c80:	d0ca      	beq.n	9c18 <memmove+0x24>
    9c82:	2300      	movs	r3, #0
    9c84:	5cf4      	ldrb	r4, [r6, r3]
    9c86:	54ec      	strb	r4, [r5, r3]
    9c88:	3301      	adds	r3, #1
    9c8a:	4293      	cmp	r3, r2
    9c8c:	d1fa      	bne.n	9c84 <memmove+0x90>
    9c8e:	e7c3      	b.n	9c18 <memmove+0x24>

00009c90 <_Balloc>:
    9c90:	b570      	push	{r4, r5, r6, lr}
    9c92:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
    9c94:	1c04      	adds	r4, r0, #0
    9c96:	1c0d      	adds	r5, r1, #0
    9c98:	2b00      	cmp	r3, #0
    9c9a:	d00c      	beq.n	9cb6 <_Balloc+0x26>
    9c9c:	00aa      	lsls	r2, r5, #2
    9c9e:	189b      	adds	r3, r3, r2
    9ca0:	6818      	ldr	r0, [r3, #0]
    9ca2:	2800      	cmp	r0, #0
    9ca4:	d010      	beq.n	9cc8 <_Balloc+0x38>
    9ca6:	6802      	ldr	r2, [r0, #0]
    9ca8:	601a      	str	r2, [r3, #0]
    9caa:	2300      	movs	r3, #0
    9cac:	6103      	str	r3, [r0, #16]
    9cae:	60c3      	str	r3, [r0, #12]
    9cb0:	bc70      	pop	{r4, r5, r6}
    9cb2:	bc02      	pop	{r1}
    9cb4:	4708      	bx	r1
    9cb6:	2104      	movs	r1, #4
    9cb8:	2221      	movs	r2, #33	; 0x21
    9cba:	f002 fc61 	bl	c580 <_calloc_r>
    9cbe:	1c03      	adds	r3, r0, #0
    9cc0:	64e0      	str	r0, [r4, #76]	; 0x4c
    9cc2:	2800      	cmp	r0, #0
    9cc4:	d0f4      	beq.n	9cb0 <_Balloc+0x20>
    9cc6:	e7e9      	b.n	9c9c <_Balloc+0xc>
    9cc8:	2101      	movs	r1, #1
    9cca:	1c0e      	adds	r6, r1, #0
    9ccc:	40ae      	lsls	r6, r5
    9cce:	1d72      	adds	r2, r6, #5
    9cd0:	0092      	lsls	r2, r2, #2
    9cd2:	1c20      	adds	r0, r4, #0
    9cd4:	f002 fc54 	bl	c580 <_calloc_r>
    9cd8:	2800      	cmp	r0, #0
    9cda:	d0e9      	beq.n	9cb0 <_Balloc+0x20>
    9cdc:	6045      	str	r5, [r0, #4]
    9cde:	6086      	str	r6, [r0, #8]
    9ce0:	e7e3      	b.n	9caa <_Balloc+0x1a>
    9ce2:	46c0      	nop			; (mov r8, r8)

00009ce4 <_Bfree>:
    9ce4:	b500      	push	{lr}
    9ce6:	2900      	cmp	r1, #0
    9ce8:	d006      	beq.n	9cf8 <_Bfree+0x14>
    9cea:	684b      	ldr	r3, [r1, #4]
    9cec:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
    9cee:	009b      	lsls	r3, r3, #2
    9cf0:	18d3      	adds	r3, r2, r3
    9cf2:	681a      	ldr	r2, [r3, #0]
    9cf4:	600a      	str	r2, [r1, #0]
    9cf6:	6019      	str	r1, [r3, #0]
    9cf8:	bc01      	pop	{r0}
    9cfa:	4700      	bx	r0

00009cfc <__multadd>:
    9cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9cfe:	464f      	mov	r7, r9
    9d00:	4646      	mov	r6, r8
    9d02:	b4c0      	push	{r6, r7}
    9d04:	1c0e      	adds	r6, r1, #0
    9d06:	1c1c      	adds	r4, r3, #0
    9d08:	690d      	ldr	r5, [r1, #16]
    9d0a:	4681      	mov	r9, r0
    9d0c:	3114      	adds	r1, #20
    9d0e:	2300      	movs	r3, #0
    9d10:	6808      	ldr	r0, [r1, #0]
    9d12:	4680      	mov	r8, r0
    9d14:	0400      	lsls	r0, r0, #16
    9d16:	0c00      	lsrs	r0, r0, #16
    9d18:	4350      	muls	r0, r2
    9d1a:	1820      	adds	r0, r4, r0
    9d1c:	0c04      	lsrs	r4, r0, #16
    9d1e:	4647      	mov	r7, r8
    9d20:	46a4      	mov	ip, r4
    9d22:	0c3c      	lsrs	r4, r7, #16
    9d24:	4354      	muls	r4, r2
    9d26:	44a4      	add	ip, r4
    9d28:	4667      	mov	r7, ip
    9d2a:	0c3c      	lsrs	r4, r7, #16
    9d2c:	0400      	lsls	r0, r0, #16
    9d2e:	043f      	lsls	r7, r7, #16
    9d30:	46bc      	mov	ip, r7
    9d32:	0c00      	lsrs	r0, r0, #16
    9d34:	4460      	add	r0, ip
    9d36:	3301      	adds	r3, #1
    9d38:	c101      	stmia	r1!, {r0}
    9d3a:	429d      	cmp	r5, r3
    9d3c:	dce8      	bgt.n	9d10 <__multadd+0x14>
    9d3e:	2c00      	cmp	r4, #0
    9d40:	d008      	beq.n	9d54 <__multadd+0x58>
    9d42:	68b3      	ldr	r3, [r6, #8]
    9d44:	429d      	cmp	r5, r3
    9d46:	da0c      	bge.n	9d62 <__multadd+0x66>
    9d48:	1d2b      	adds	r3, r5, #4
    9d4a:	009b      	lsls	r3, r3, #2
    9d4c:	18f3      	adds	r3, r6, r3
    9d4e:	3501      	adds	r5, #1
    9d50:	605c      	str	r4, [r3, #4]
    9d52:	6135      	str	r5, [r6, #16]
    9d54:	1c30      	adds	r0, r6, #0
    9d56:	bc0c      	pop	{r2, r3}
    9d58:	4690      	mov	r8, r2
    9d5a:	4699      	mov	r9, r3
    9d5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    9d5e:	bc02      	pop	{r1}
    9d60:	4708      	bx	r1
    9d62:	6871      	ldr	r1, [r6, #4]
    9d64:	4648      	mov	r0, r9
    9d66:	3101      	adds	r1, #1
    9d68:	f7ff ff92 	bl	9c90 <_Balloc>
    9d6c:	6932      	ldr	r2, [r6, #16]
    9d6e:	210c      	movs	r1, #12
    9d70:	4680      	mov	r8, r0
    9d72:	3202      	adds	r2, #2
    9d74:	1c08      	adds	r0, r1, #0
    9d76:	1c31      	adds	r1, r6, #0
    9d78:	0092      	lsls	r2, r2, #2
    9d7a:	4440      	add	r0, r8
    9d7c:	310c      	adds	r1, #12
    9d7e:	f7fb fa35 	bl	51ec <memcpy>
    9d82:	464f      	mov	r7, r9
    9d84:	6873      	ldr	r3, [r6, #4]
    9d86:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
    9d88:	009b      	lsls	r3, r3, #2
    9d8a:	18d3      	adds	r3, r2, r3
    9d8c:	681a      	ldr	r2, [r3, #0]
    9d8e:	6032      	str	r2, [r6, #0]
    9d90:	601e      	str	r6, [r3, #0]
    9d92:	4646      	mov	r6, r8
    9d94:	e7d8      	b.n	9d48 <__multadd+0x4c>
    9d96:	46c0      	nop			; (mov r8, r8)

00009d98 <__s2b>:
    9d98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9d9a:	464f      	mov	r7, r9
    9d9c:	4646      	mov	r6, r8
    9d9e:	b4c0      	push	{r6, r7}
    9da0:	1c06      	adds	r6, r0, #0
    9da2:	1c18      	adds	r0, r3, #0
    9da4:	1c0d      	adds	r5, r1, #0
    9da6:	3008      	adds	r0, #8
    9da8:	2109      	movs	r1, #9
    9daa:	4690      	mov	r8, r2
    9dac:	1c1f      	adds	r7, r3, #0
    9dae:	f003 ff5b 	bl	dc68 <____aeabi_idiv_from_thumb>
    9db2:	2100      	movs	r1, #0
    9db4:	2801      	cmp	r0, #1
    9db6:	dd04      	ble.n	9dc2 <__s2b+0x2a>
    9db8:	2301      	movs	r3, #1
    9dba:	005b      	lsls	r3, r3, #1
    9dbc:	3101      	adds	r1, #1
    9dbe:	4298      	cmp	r0, r3
    9dc0:	dcfb      	bgt.n	9dba <__s2b+0x22>
    9dc2:	1c30      	adds	r0, r6, #0
    9dc4:	f7ff ff64 	bl	9c90 <_Balloc>
    9dc8:	9b08      	ldr	r3, [sp, #32]
    9dca:	6143      	str	r3, [r0, #20]
    9dcc:	2301      	movs	r3, #1
    9dce:	6103      	str	r3, [r0, #16]
    9dd0:	3308      	adds	r3, #8
    9dd2:	1c01      	adds	r1, r0, #0
    9dd4:	4598      	cmp	r8, r3
    9dd6:	dd23      	ble.n	9e20 <__s2b+0x88>
    9dd8:	195b      	adds	r3, r3, r5
    9dda:	4699      	mov	r9, r3
    9ddc:	2409      	movs	r4, #9
    9dde:	5d2b      	ldrb	r3, [r5, r4]
    9de0:	1c30      	adds	r0, r6, #0
    9de2:	3b30      	subs	r3, #48	; 0x30
    9de4:	220a      	movs	r2, #10
    9de6:	f7ff ff89 	bl	9cfc <__multadd>
    9dea:	3401      	adds	r4, #1
    9dec:	1c01      	adds	r1, r0, #0
    9dee:	45a0      	cmp	r8, r4
    9df0:	dcf5      	bgt.n	9dde <__s2b+0x46>
    9df2:	464d      	mov	r5, r9
    9df4:	4445      	add	r5, r8
    9df6:	3d08      	subs	r5, #8
    9df8:	4644      	mov	r4, r8
    9dfa:	e008      	b.n	9e0e <__s2b+0x76>
    9dfc:	782b      	ldrb	r3, [r5, #0]
    9dfe:	1c30      	adds	r0, r6, #0
    9e00:	3b30      	subs	r3, #48	; 0x30
    9e02:	220a      	movs	r2, #10
    9e04:	f7ff ff7a 	bl	9cfc <__multadd>
    9e08:	3501      	adds	r5, #1
    9e0a:	1c01      	adds	r1, r0, #0
    9e0c:	3401      	adds	r4, #1
    9e0e:	42a7      	cmp	r7, r4
    9e10:	dcf4      	bgt.n	9dfc <__s2b+0x64>
    9e12:	1c08      	adds	r0, r1, #0
    9e14:	bc0c      	pop	{r2, r3}
    9e16:	4690      	mov	r8, r2
    9e18:	4699      	mov	r9, r3
    9e1a:	bcf8      	pop	{r3, r4, r5, r6, r7}
    9e1c:	bc02      	pop	{r1}
    9e1e:	4708      	bx	r1
    9e20:	350a      	adds	r5, #10
    9e22:	2409      	movs	r4, #9
    9e24:	e7f3      	b.n	9e0e <__s2b+0x76>
    9e26:	46c0      	nop			; (mov r8, r8)

00009e28 <__hi0bits>:
    9e28:	b500      	push	{lr}
    9e2a:	1c03      	adds	r3, r0, #0
    9e2c:	0c02      	lsrs	r2, r0, #16
    9e2e:	2000      	movs	r0, #0
    9e30:	4282      	cmp	r2, r0
    9e32:	d101      	bne.n	9e38 <__hi0bits+0x10>
    9e34:	041b      	lsls	r3, r3, #16
    9e36:	3010      	adds	r0, #16
    9e38:	0e1a      	lsrs	r2, r3, #24
    9e3a:	2a00      	cmp	r2, #0
    9e3c:	d101      	bne.n	9e42 <__hi0bits+0x1a>
    9e3e:	3008      	adds	r0, #8
    9e40:	021b      	lsls	r3, r3, #8
    9e42:	0f1a      	lsrs	r2, r3, #28
    9e44:	2a00      	cmp	r2, #0
    9e46:	d101      	bne.n	9e4c <__hi0bits+0x24>
    9e48:	3004      	adds	r0, #4
    9e4a:	011b      	lsls	r3, r3, #4
    9e4c:	0f9a      	lsrs	r2, r3, #30
    9e4e:	2a00      	cmp	r2, #0
    9e50:	d101      	bne.n	9e56 <__hi0bits+0x2e>
    9e52:	3002      	adds	r0, #2
    9e54:	009b      	lsls	r3, r3, #2
    9e56:	2b00      	cmp	r3, #0
    9e58:	db03      	blt.n	9e62 <__hi0bits+0x3a>
    9e5a:	3001      	adds	r0, #1
    9e5c:	005a      	lsls	r2, r3, #1
    9e5e:	d400      	bmi.n	9e62 <__hi0bits+0x3a>
    9e60:	2020      	movs	r0, #32
    9e62:	bc02      	pop	{r1}
    9e64:	4708      	bx	r1
    9e66:	46c0      	nop			; (mov r8, r8)

00009e68 <__lo0bits>:
    9e68:	b500      	push	{lr}
    9e6a:	6803      	ldr	r3, [r0, #0]
    9e6c:	1c01      	adds	r1, r0, #0
    9e6e:	2207      	movs	r2, #7
    9e70:	1c18      	adds	r0, r3, #0
    9e72:	4010      	ands	r0, r2
    9e74:	d00a      	beq.n	9e8c <__lo0bits+0x24>
    9e76:	3a06      	subs	r2, #6
    9e78:	2000      	movs	r0, #0
    9e7a:	4213      	tst	r3, r2
    9e7c:	d104      	bne.n	9e88 <__lo0bits+0x20>
    9e7e:	3002      	adds	r0, #2
    9e80:	4203      	tst	r3, r0
    9e82:	d11f      	bne.n	9ec4 <__lo0bits+0x5c>
    9e84:	089b      	lsrs	r3, r3, #2
    9e86:	600b      	str	r3, [r1, #0]
    9e88:	bc02      	pop	{r1}
    9e8a:	4708      	bx	r1
    9e8c:	041a      	lsls	r2, r3, #16
    9e8e:	2a00      	cmp	r2, #0
    9e90:	d101      	bne.n	9e96 <__lo0bits+0x2e>
    9e92:	0c1b      	lsrs	r3, r3, #16
    9e94:	2010      	movs	r0, #16
    9e96:	22ff      	movs	r2, #255	; 0xff
    9e98:	4213      	tst	r3, r2
    9e9a:	d101      	bne.n	9ea0 <__lo0bits+0x38>
    9e9c:	3008      	adds	r0, #8
    9e9e:	0a1b      	lsrs	r3, r3, #8
    9ea0:	071a      	lsls	r2, r3, #28
    9ea2:	d101      	bne.n	9ea8 <__lo0bits+0x40>
    9ea4:	3004      	adds	r0, #4
    9ea6:	091b      	lsrs	r3, r3, #4
    9ea8:	079a      	lsls	r2, r3, #30
    9eaa:	d101      	bne.n	9eb0 <__lo0bits+0x48>
    9eac:	3002      	adds	r0, #2
    9eae:	089b      	lsrs	r3, r3, #2
    9eb0:	07da      	lsls	r2, r3, #31
    9eb2:	d403      	bmi.n	9ebc <__lo0bits+0x54>
    9eb4:	085b      	lsrs	r3, r3, #1
    9eb6:	2b00      	cmp	r3, #0
    9eb8:	d002      	beq.n	9ec0 <__lo0bits+0x58>
    9eba:	3001      	adds	r0, #1
    9ebc:	600b      	str	r3, [r1, #0]
    9ebe:	e7e3      	b.n	9e88 <__lo0bits+0x20>
    9ec0:	2020      	movs	r0, #32
    9ec2:	e7e1      	b.n	9e88 <__lo0bits+0x20>
    9ec4:	40d3      	lsrs	r3, r2
    9ec6:	600b      	str	r3, [r1, #0]
    9ec8:	1c10      	adds	r0, r2, #0
    9eca:	e7dd      	b.n	9e88 <__lo0bits+0x20>

00009ecc <__i2b>:
    9ecc:	b510      	push	{r4, lr}
    9ece:	1c0c      	adds	r4, r1, #0
    9ed0:	2101      	movs	r1, #1
    9ed2:	f7ff fedd 	bl	9c90 <_Balloc>
    9ed6:	2301      	movs	r3, #1
    9ed8:	6144      	str	r4, [r0, #20]
    9eda:	6103      	str	r3, [r0, #16]
    9edc:	bc10      	pop	{r4}
    9ede:	bc02      	pop	{r1}
    9ee0:	4708      	bx	r1
    9ee2:	46c0      	nop			; (mov r8, r8)

00009ee4 <__multiply>:
    9ee4:	b5f0      	push	{r4, r5, r6, r7, lr}
    9ee6:	465f      	mov	r7, fp
    9ee8:	4656      	mov	r6, sl
    9eea:	464d      	mov	r5, r9
    9eec:	4644      	mov	r4, r8
    9eee:	b4f0      	push	{r4, r5, r6, r7}
    9ef0:	1c0d      	adds	r5, r1, #0
    9ef2:	690f      	ldr	r7, [r1, #16]
    9ef4:	6911      	ldr	r1, [r2, #16]
    9ef6:	4688      	mov	r8, r1
    9ef8:	b085      	sub	sp, #20
    9efa:	1c16      	adds	r6, r2, #0
    9efc:	4547      	cmp	r7, r8
    9efe:	da05      	bge.n	9f0c <__multiply+0x28>
    9f00:	1c3b      	adds	r3, r7, #0
    9f02:	4698      	mov	r8, r3
    9f04:	1c2b      	adds	r3, r5, #0
    9f06:	1c0f      	adds	r7, r1, #0
    9f08:	1c15      	adds	r5, r2, #0
    9f0a:	1c1e      	adds	r6, r3, #0
    9f0c:	1c3c      	adds	r4, r7, #0
    9f0e:	68ab      	ldr	r3, [r5, #8]
    9f10:	4444      	add	r4, r8
    9f12:	6869      	ldr	r1, [r5, #4]
    9f14:	429c      	cmp	r4, r3
    9f16:	dd00      	ble.n	9f1a <__multiply+0x36>
    9f18:	3101      	adds	r1, #1
    9f1a:	f7ff feb9 	bl	9c90 <_Balloc>
    9f1e:	1d23      	adds	r3, r4, #4
    9f20:	009b      	lsls	r3, r3, #2
    9f22:	1c02      	adds	r2, r0, #0
    9f24:	181b      	adds	r3, r3, r0
    9f26:	3304      	adds	r3, #4
    9f28:	3214      	adds	r2, #20
    9f2a:	9002      	str	r0, [sp, #8]
    9f2c:	9303      	str	r3, [sp, #12]
    9f2e:	429a      	cmp	r2, r3
    9f30:	d205      	bcs.n	9f3e <__multiply+0x5a>
    9f32:	9803      	ldr	r0, [sp, #12]
    9f34:	1c13      	adds	r3, r2, #0
    9f36:	2100      	movs	r1, #0
    9f38:	c302      	stmia	r3!, {r1}
    9f3a:	4298      	cmp	r0, r3
    9f3c:	d8fc      	bhi.n	9f38 <__multiply+0x54>
    9f3e:	2314      	movs	r3, #20
    9f40:	195b      	adds	r3, r3, r5
    9f42:	2104      	movs	r1, #4
    9f44:	9300      	str	r3, [sp, #0]
    9f46:	1c0b      	adds	r3, r1, #0
    9f48:	3704      	adds	r7, #4
    9f4a:	4443      	add	r3, r8
    9f4c:	00bf      	lsls	r7, r7, #2
    9f4e:	009b      	lsls	r3, r3, #2
    9f50:	19ed      	adds	r5, r5, r7
    9f52:	1c37      	adds	r7, r6, #0
    9f54:	18f6      	adds	r6, r6, r3
    9f56:	1876      	adds	r6, r6, r1
    9f58:	3714      	adds	r7, #20
    9f5a:	46b4      	mov	ip, r6
    9f5c:	3504      	adds	r5, #4
    9f5e:	4567      	cmp	r7, ip
    9f60:	d26c      	bcs.n	a03c <__multiply+0x158>
    9f62:	1c23      	adds	r3, r4, #0
    9f64:	1c16      	adds	r6, r2, #0
    9f66:	4664      	mov	r4, ip
    9f68:	469c      	mov	ip, r3
    9f6a:	683b      	ldr	r3, [r7, #0]
    9f6c:	041a      	lsls	r2, r3, #16
    9f6e:	0c12      	lsrs	r2, r2, #16
    9f70:	4691      	mov	r9, r2
    9f72:	2200      	movs	r2, #0
    9f74:	4591      	cmp	r9, r2
    9f76:	d029      	beq.n	9fcc <__multiply+0xe8>
    9f78:	2100      	movs	r1, #0
    9f7a:	4688      	mov	r8, r1
    9f7c:	9a00      	ldr	r2, [sp, #0]
    9f7e:	4649      	mov	r1, r9
    9f80:	1c33      	adds	r3, r6, #0
    9f82:	46a1      	mov	r9, r4
    9f84:	46ba      	mov	sl, r7
    9f86:	4644      	mov	r4, r8
    9f88:	46b3      	mov	fp, r6
    9f8a:	46a8      	mov	r8, r5
    9f8c:	1c0d      	adds	r5, r1, #0
    9f8e:	ca01      	ldmia	r2!, {r0}
    9f90:	0407      	lsls	r7, r0, #16
    9f92:	0c3f      	lsrs	r7, r7, #16
    9f94:	436f      	muls	r7, r5
    9f96:	0c00      	lsrs	r0, r0, #16
    9f98:	4368      	muls	r0, r5
    9f9a:	6819      	ldr	r1, [r3, #0]
    9f9c:	040e      	lsls	r6, r1, #16
    9f9e:	0c36      	lsrs	r6, r6, #16
    9fa0:	19be      	adds	r6, r7, r6
    9fa2:	1936      	adds	r6, r6, r4
    9fa4:	0c09      	lsrs	r1, r1, #16
    9fa6:	0c34      	lsrs	r4, r6, #16
    9fa8:	1841      	adds	r1, r0, r1
    9faa:	1909      	adds	r1, r1, r4
    9fac:	0436      	lsls	r6, r6, #16
    9fae:	0c0c      	lsrs	r4, r1, #16
    9fb0:	0c36      	lsrs	r6, r6, #16
    9fb2:	0409      	lsls	r1, r1, #16
    9fb4:	4331      	orrs	r1, r6
    9fb6:	c302      	stmia	r3!, {r1}
    9fb8:	4590      	cmp	r8, r2
    9fba:	d8e8      	bhi.n	9f8e <__multiply+0xaa>
    9fbc:	4645      	mov	r5, r8
    9fbe:	46a0      	mov	r8, r4
    9fc0:	4642      	mov	r2, r8
    9fc2:	4657      	mov	r7, sl
    9fc4:	601a      	str	r2, [r3, #0]
    9fc6:	683b      	ldr	r3, [r7, #0]
    9fc8:	464c      	mov	r4, r9
    9fca:	465e      	mov	r6, fp
    9fcc:	0c1b      	lsrs	r3, r3, #16
    9fce:	4698      	mov	r8, r3
    9fd0:	2300      	movs	r3, #0
    9fd2:	4598      	cmp	r8, r3
    9fd4:	d02c      	beq.n	a030 <__multiply+0x14c>
    9fd6:	6832      	ldr	r2, [r6, #0]
    9fd8:	9b00      	ldr	r3, [sp, #0]
    9fda:	9401      	str	r4, [sp, #4]
    9fdc:	1c31      	adds	r1, r6, #0
    9fde:	46b3      	mov	fp, r6
    9fe0:	9e01      	ldr	r6, [sp, #4]
    9fe2:	469a      	mov	sl, r3
    9fe4:	46c1      	mov	r9, r8
    9fe6:	2300      	movs	r3, #0
    9fe8:	1c1c      	adds	r4, r3, #0
    9fea:	46a8      	mov	r8, r5
    9fec:	4653      	mov	r3, sl
    9fee:	464d      	mov	r5, r9
    9ff0:	1c10      	adds	r0, r2, #0
    9ff2:	46ba      	mov	sl, r7
    9ff4:	46b1      	mov	r9, r6
    9ff6:	1c1e      	adds	r6, r3, #0
    9ff8:	cb80      	ldmia	r3!, {r7}
    9ffa:	043f      	lsls	r7, r7, #16
    9ffc:	0c3f      	lsrs	r7, r7, #16
    9ffe:	436f      	muls	r7, r5
    a000:	0c00      	lsrs	r0, r0, #16
    a002:	19e4      	adds	r4, r4, r7
    a004:	1824      	adds	r4, r4, r0
    a006:	0412      	lsls	r2, r2, #16
    a008:	0420      	lsls	r0, r4, #16
    a00a:	0c12      	lsrs	r2, r2, #16
    a00c:	4302      	orrs	r2, r0
    a00e:	c104      	stmia	r1!, {r2}
    a010:	8876      	ldrh	r6, [r6, #2]
    a012:	436e      	muls	r6, r5
    a014:	6808      	ldr	r0, [r1, #0]
    a016:	0402      	lsls	r2, r0, #16
    a018:	0c12      	lsrs	r2, r2, #16
    a01a:	0c24      	lsrs	r4, r4, #16
    a01c:	18b2      	adds	r2, r6, r2
    a01e:	1912      	adds	r2, r2, r4
    a020:	0c14      	lsrs	r4, r2, #16
    a022:	4598      	cmp	r8, r3
    a024:	d8e7      	bhi.n	9ff6 <__multiply+0x112>
    a026:	600a      	str	r2, [r1, #0]
    a028:	4645      	mov	r5, r8
    a02a:	464c      	mov	r4, r9
    a02c:	4657      	mov	r7, sl
    a02e:	465e      	mov	r6, fp
    a030:	3704      	adds	r7, #4
    a032:	42bc      	cmp	r4, r7
    a034:	d901      	bls.n	a03a <__multiply+0x156>
    a036:	3604      	adds	r6, #4
    a038:	e797      	b.n	9f6a <__multiply+0x86>
    a03a:	4664      	mov	r4, ip
    a03c:	2c00      	cmp	r4, #0
    a03e:	dd08      	ble.n	a052 <__multiply+0x16e>
    a040:	9b03      	ldr	r3, [sp, #12]
    a042:	e002      	b.n	a04a <__multiply+0x166>
    a044:	3c01      	subs	r4, #1
    a046:	2c00      	cmp	r4, #0
    a048:	dd03      	ble.n	a052 <__multiply+0x16e>
    a04a:	3b04      	subs	r3, #4
    a04c:	681a      	ldr	r2, [r3, #0]
    a04e:	2a00      	cmp	r2, #0
    a050:	d0f8      	beq.n	a044 <__multiply+0x160>
    a052:	9902      	ldr	r1, [sp, #8]
    a054:	b005      	add	sp, #20
    a056:	1c08      	adds	r0, r1, #0
    a058:	610c      	str	r4, [r1, #16]
    a05a:	bc3c      	pop	{r2, r3, r4, r5}
    a05c:	4690      	mov	r8, r2
    a05e:	4699      	mov	r9, r3
    a060:	46a2      	mov	sl, r4
    a062:	46ab      	mov	fp, r5
    a064:	bcf0      	pop	{r4, r5, r6, r7}
    a066:	bc02      	pop	{r1}
    a068:	4708      	bx	r1
    a06a:	46c0      	nop			; (mov r8, r8)

0000a06c <__pow5mult>:
    a06c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a06e:	464f      	mov	r7, r9
    a070:	4646      	mov	r6, r8
    a072:	b4c0      	push	{r6, r7}
    a074:	2303      	movs	r3, #3
    a076:	4680      	mov	r8, r0
    a078:	1c0e      	adds	r6, r1, #0
    a07a:	1c14      	adds	r4, r2, #0
    a07c:	4013      	ands	r3, r2
    a07e:	d138      	bne.n	a0f2 <__pow5mult+0x86>
    a080:	10a4      	asrs	r4, r4, #2
    a082:	2c00      	cmp	r4, #0
    a084:	d023      	beq.n	a0ce <__pow5mult+0x62>
    a086:	4641      	mov	r1, r8
    a088:	6c8d      	ldr	r5, [r1, #72]	; 0x48
    a08a:	2d00      	cmp	r5, #0
    a08c:	d03a      	beq.n	a104 <__pow5mult+0x98>
    a08e:	2101      	movs	r1, #1
    a090:	4689      	mov	r9, r1
    a092:	e006      	b.n	a0a2 <__pow5mult+0x36>
    a094:	1064      	asrs	r4, r4, #1
    a096:	2c00      	cmp	r4, #0
    a098:	d019      	beq.n	a0ce <__pow5mult+0x62>
    a09a:	682f      	ldr	r7, [r5, #0]
    a09c:	2f00      	cmp	r7, #0
    a09e:	d01d      	beq.n	a0dc <__pow5mult+0x70>
    a0a0:	1c3d      	adds	r5, r7, #0
    a0a2:	464b      	mov	r3, r9
    a0a4:	421c      	tst	r4, r3
    a0a6:	d0f5      	beq.n	a094 <__pow5mult+0x28>
    a0a8:	4640      	mov	r0, r8
    a0aa:	1c31      	adds	r1, r6, #0
    a0ac:	1c2a      	adds	r2, r5, #0
    a0ae:	f7ff ff19 	bl	9ee4 <__multiply>
    a0b2:	2e00      	cmp	r6, #0
    a0b4:	d01b      	beq.n	a0ee <__pow5mult+0x82>
    a0b6:	6873      	ldr	r3, [r6, #4]
    a0b8:	4641      	mov	r1, r8
    a0ba:	6cca      	ldr	r2, [r1, #76]	; 0x4c
    a0bc:	009b      	lsls	r3, r3, #2
    a0be:	18d3      	adds	r3, r2, r3
    a0c0:	681a      	ldr	r2, [r3, #0]
    a0c2:	1064      	asrs	r4, r4, #1
    a0c4:	6032      	str	r2, [r6, #0]
    a0c6:	601e      	str	r6, [r3, #0]
    a0c8:	1c06      	adds	r6, r0, #0
    a0ca:	2c00      	cmp	r4, #0
    a0cc:	d1e5      	bne.n	a09a <__pow5mult+0x2e>
    a0ce:	1c30      	adds	r0, r6, #0
    a0d0:	bc0c      	pop	{r2, r3}
    a0d2:	4690      	mov	r8, r2
    a0d4:	4699      	mov	r9, r3
    a0d6:	bcf8      	pop	{r3, r4, r5, r6, r7}
    a0d8:	bc02      	pop	{r1}
    a0da:	4708      	bx	r1
    a0dc:	1c29      	adds	r1, r5, #0
    a0de:	1c2a      	adds	r2, r5, #0
    a0e0:	4640      	mov	r0, r8
    a0e2:	f7ff feff 	bl	9ee4 <__multiply>
    a0e6:	6028      	str	r0, [r5, #0]
    a0e8:	6007      	str	r7, [r0, #0]
    a0ea:	1c05      	adds	r5, r0, #0
    a0ec:	e7d9      	b.n	a0a2 <__pow5mult+0x36>
    a0ee:	1c06      	adds	r6, r0, #0
    a0f0:	e7d0      	b.n	a094 <__pow5mult+0x28>
    a0f2:	4a09      	ldr	r2, [pc, #36]	; (a118 <__pow5mult+0xac>)
    a0f4:	3b01      	subs	r3, #1
    a0f6:	009b      	lsls	r3, r3, #2
    a0f8:	589a      	ldr	r2, [r3, r2]
    a0fa:	2300      	movs	r3, #0
    a0fc:	f7ff fdfe 	bl	9cfc <__multadd>
    a100:	1c06      	adds	r6, r0, #0
    a102:	e7bd      	b.n	a080 <__pow5mult+0x14>
    a104:	4640      	mov	r0, r8
    a106:	4905      	ldr	r1, [pc, #20]	; (a11c <__pow5mult+0xb0>)
    a108:	f7ff fee0 	bl	9ecc <__i2b>
    a10c:	4643      	mov	r3, r8
    a10e:	6498      	str	r0, [r3, #72]	; 0x48
    a110:	2300      	movs	r3, #0
    a112:	1c05      	adds	r5, r0, #0
    a114:	6003      	str	r3, [r0, #0]
    a116:	e7ba      	b.n	a08e <__pow5mult+0x22>
    a118:	0000e060 	.word	0x0000e060
    a11c:	00000271 	.word	0x00000271

0000a120 <__lshift>:
    a120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a122:	465f      	mov	r7, fp
    a124:	4656      	mov	r6, sl
    a126:	464d      	mov	r5, r9
    a128:	4644      	mov	r4, r8
    a12a:	b4f0      	push	{r4, r5, r6, r7}
    a12c:	1c0e      	adds	r6, r1, #0
    a12e:	6934      	ldr	r4, [r6, #16]
    a130:	1155      	asrs	r5, r2, #5
    a132:	3401      	adds	r4, #1
    a134:	68b3      	ldr	r3, [r6, #8]
    a136:	1964      	adds	r4, r4, r5
    a138:	4683      	mov	fp, r0
    a13a:	4690      	mov	r8, r2
    a13c:	6849      	ldr	r1, [r1, #4]
    a13e:	429c      	cmp	r4, r3
    a140:	dd03      	ble.n	a14a <__lshift+0x2a>
    a142:	005b      	lsls	r3, r3, #1
    a144:	3101      	adds	r1, #1
    a146:	429c      	cmp	r4, r3
    a148:	dcfb      	bgt.n	a142 <__lshift+0x22>
    a14a:	4658      	mov	r0, fp
    a14c:	f7ff fda0 	bl	9c90 <_Balloc>
    a150:	4682      	mov	sl, r0
    a152:	2014      	movs	r0, #20
    a154:	1c02      	adds	r2, r0, #0
    a156:	4452      	add	r2, sl
    a158:	2d00      	cmp	r5, #0
    a15a:	dd09      	ble.n	a170 <__lshift+0x50>
    a15c:	2300      	movs	r3, #0
    a15e:	1c19      	adds	r1, r3, #0
    a160:	3301      	adds	r3, #1
    a162:	c202      	stmia	r2!, {r1}
    a164:	42ab      	cmp	r3, r5
    a166:	d1fb      	bne.n	a160 <__lshift+0x40>
    a168:	1d1a      	adds	r2, r3, #4
    a16a:	0092      	lsls	r2, r2, #2
    a16c:	4452      	add	r2, sl
    a16e:	3204      	adds	r2, #4
    a170:	6935      	ldr	r5, [r6, #16]
    a172:	211f      	movs	r1, #31
    a174:	3504      	adds	r5, #4
    a176:	468c      	mov	ip, r1
    a178:	1c33      	adds	r3, r6, #0
    a17a:	00ad      	lsls	r5, r5, #2
    a17c:	3314      	adds	r3, #20
    a17e:	1975      	adds	r5, r6, r5
    a180:	4647      	mov	r7, r8
    a182:	4660      	mov	r0, ip
    a184:	3504      	adds	r5, #4
    a186:	1c19      	adds	r1, r3, #0
    a188:	4007      	ands	r7, r0
    a18a:	46b8      	mov	r8, r7
    a18c:	d026      	beq.n	a1dc <__lshift+0xbc>
    a18e:	2120      	movs	r1, #32
    a190:	4647      	mov	r7, r8
    a192:	1bcf      	subs	r7, r1, r7
    a194:	46bc      	mov	ip, r7
    a196:	3920      	subs	r1, #32
    a198:	6818      	ldr	r0, [r3, #0]
    a19a:	1c07      	adds	r7, r0, #0
    a19c:	4640      	mov	r0, r8
    a19e:	4087      	lsls	r7, r0
    a1a0:	4339      	orrs	r1, r7
    a1a2:	c202      	stmia	r2!, {r1}
    a1a4:	cb02      	ldmia	r3!, {r1}
    a1a6:	4667      	mov	r7, ip
    a1a8:	40f9      	lsrs	r1, r7
    a1aa:	429d      	cmp	r5, r3
    a1ac:	d8f4      	bhi.n	a198 <__lshift+0x78>
    a1ae:	6011      	str	r1, [r2, #0]
    a1b0:	1e4b      	subs	r3, r1, #1
    a1b2:	4199      	sbcs	r1, r3
    a1b4:	1864      	adds	r4, r4, r1
    a1b6:	6873      	ldr	r3, [r6, #4]
    a1b8:	4659      	mov	r1, fp
    a1ba:	6cca      	ldr	r2, [r1, #76]	; 0x4c
    a1bc:	009b      	lsls	r3, r3, #2
    a1be:	18d3      	adds	r3, r2, r3
    a1c0:	681a      	ldr	r2, [r3, #0]
    a1c2:	4650      	mov	r0, sl
    a1c4:	3c01      	subs	r4, #1
    a1c6:	6032      	str	r2, [r6, #0]
    a1c8:	6104      	str	r4, [r0, #16]
    a1ca:	601e      	str	r6, [r3, #0]
    a1cc:	bc3c      	pop	{r2, r3, r4, r5}
    a1ce:	4690      	mov	r8, r2
    a1d0:	4699      	mov	r9, r3
    a1d2:	46a2      	mov	sl, r4
    a1d4:	46ab      	mov	fp, r5
    a1d6:	bcf8      	pop	{r3, r4, r5, r6, r7}
    a1d8:	bc02      	pop	{r1}
    a1da:	4708      	bx	r1
    a1dc:	c908      	ldmia	r1!, {r3}
    a1de:	c208      	stmia	r2!, {r3}
    a1e0:	428d      	cmp	r5, r1
    a1e2:	d9e8      	bls.n	a1b6 <__lshift+0x96>
    a1e4:	c908      	ldmia	r1!, {r3}
    a1e6:	c208      	stmia	r2!, {r3}
    a1e8:	428d      	cmp	r5, r1
    a1ea:	d8f7      	bhi.n	a1dc <__lshift+0xbc>
    a1ec:	e7e3      	b.n	a1b6 <__lshift+0x96>
    a1ee:	46c0      	nop			; (mov r8, r8)

0000a1f0 <__mcmp>:
    a1f0:	b570      	push	{r4, r5, r6, lr}
    a1f2:	1c03      	adds	r3, r0, #0
    a1f4:	690e      	ldr	r6, [r1, #16]
    a1f6:	6900      	ldr	r0, [r0, #16]
    a1f8:	1b80      	subs	r0, r0, r6
    a1fa:	2800      	cmp	r0, #0
    a1fc:	d10f      	bne.n	a21e <__mcmp+0x2e>
    a1fe:	3604      	adds	r6, #4
    a200:	00b6      	lsls	r6, r6, #2
    a202:	1c1d      	adds	r5, r3, #0
    a204:	1989      	adds	r1, r1, r6
    a206:	199b      	adds	r3, r3, r6
    a208:	3514      	adds	r5, #20
    a20a:	3304      	adds	r3, #4
    a20c:	3104      	adds	r1, #4
    a20e:	3b04      	subs	r3, #4
    a210:	3904      	subs	r1, #4
    a212:	681c      	ldr	r4, [r3, #0]
    a214:	680a      	ldr	r2, [r1, #0]
    a216:	4294      	cmp	r4, r2
    a218:	d104      	bne.n	a224 <__mcmp+0x34>
    a21a:	429d      	cmp	r5, r3
    a21c:	d3f7      	bcc.n	a20e <__mcmp+0x1e>
    a21e:	bc70      	pop	{r4, r5, r6}
    a220:	bc02      	pop	{r1}
    a222:	4708      	bx	r1
    a224:	4294      	cmp	r4, r2
    a226:	4192      	sbcs	r2, r2
    a228:	2001      	movs	r0, #1
    a22a:	4310      	orrs	r0, r2
    a22c:	e7f7      	b.n	a21e <__mcmp+0x2e>
    a22e:	46c0      	nop			; (mov r8, r8)

0000a230 <__mdiff>:
    a230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a232:	465f      	mov	r7, fp
    a234:	4656      	mov	r6, sl
    a236:	464d      	mov	r5, r9
    a238:	4644      	mov	r4, r8
    a23a:	b4f0      	push	{r4, r5, r6, r7}
    a23c:	1c07      	adds	r7, r0, #0
    a23e:	1c0c      	adds	r4, r1, #0
    a240:	1c08      	adds	r0, r1, #0
    a242:	1c11      	adds	r1, r2, #0
    a244:	1c15      	adds	r5, r2, #0
    a246:	f7ff ffd3 	bl	a1f0 <__mcmp>
    a24a:	1e06      	subs	r6, r0, #0
    a24c:	d067      	beq.n	a31e <__mdiff+0xee>
    a24e:	2e00      	cmp	r6, #0
    a250:	db60      	blt.n	a314 <__mdiff+0xe4>
    a252:	2600      	movs	r6, #0
    a254:	6861      	ldr	r1, [r4, #4]
    a256:	1c38      	adds	r0, r7, #0
    a258:	f7ff fd1a 	bl	9c90 <_Balloc>
    a25c:	6922      	ldr	r2, [r4, #16]
    a25e:	2704      	movs	r7, #4
    a260:	4694      	mov	ip, r2
    a262:	1c3b      	adds	r3, r7, #0
    a264:	4463      	add	r3, ip
    a266:	009b      	lsls	r3, r3, #2
    a268:	18e3      	adds	r3, r4, r3
    a26a:	19db      	adds	r3, r3, r7
    a26c:	692f      	ldr	r7, [r5, #16]
    a26e:	3704      	adds	r7, #4
    a270:	00bf      	lsls	r7, r7, #2
    a272:	19ef      	adds	r7, r5, r7
    a274:	2214      	movs	r2, #20
    a276:	3704      	adds	r7, #4
    a278:	1812      	adds	r2, r2, r0
    a27a:	60c6      	str	r6, [r0, #12]
    a27c:	4698      	mov	r8, r3
    a27e:	46bb      	mov	fp, r7
    a280:	3414      	adds	r4, #20
    a282:	3514      	adds	r5, #20
    a284:	4691      	mov	r9, r2
    a286:	2100      	movs	r1, #0
    a288:	cc40      	ldmia	r4!, {r6}
    a28a:	cd04      	ldmia	r5!, {r2}
    a28c:	0433      	lsls	r3, r6, #16
    a28e:	0c1b      	lsrs	r3, r3, #16
    a290:	469a      	mov	sl, r3
    a292:	0413      	lsls	r3, r2, #16
    a294:	0c1b      	lsrs	r3, r3, #16
    a296:	4657      	mov	r7, sl
    a298:	1afb      	subs	r3, r7, r3
    a29a:	185b      	adds	r3, r3, r1
    a29c:	0c12      	lsrs	r2, r2, #16
    a29e:	0c36      	lsrs	r6, r6, #16
    a2a0:	1419      	asrs	r1, r3, #16
    a2a2:	1ab6      	subs	r6, r6, r2
    a2a4:	1876      	adds	r6, r6, r1
    a2a6:	041b      	lsls	r3, r3, #16
    a2a8:	0c1b      	lsrs	r3, r3, #16
    a2aa:	1431      	asrs	r1, r6, #16
    a2ac:	0436      	lsls	r6, r6, #16
    a2ae:	431e      	orrs	r6, r3
    a2b0:	464b      	mov	r3, r9
    a2b2:	c340      	stmia	r3!, {r6}
    a2b4:	1c22      	adds	r2, r4, #0
    a2b6:	4699      	mov	r9, r3
    a2b8:	45ab      	cmp	fp, r5
    a2ba:	d8e5      	bhi.n	a288 <__mdiff+0x58>
    a2bc:	45a0      	cmp	r8, r4
    a2be:	d91b      	bls.n	a2f8 <__mdiff+0xc8>
    a2c0:	ca80      	ldmia	r2!, {r7}
    a2c2:	043d      	lsls	r5, r7, #16
    a2c4:	0c2d      	lsrs	r5, r5, #16
    a2c6:	194d      	adds	r5, r1, r5
    a2c8:	142e      	asrs	r6, r5, #16
    a2ca:	0c3f      	lsrs	r7, r7, #16
    a2cc:	19f6      	adds	r6, r6, r7
    a2ce:	042d      	lsls	r5, r5, #16
    a2d0:	1431      	asrs	r1, r6, #16
    a2d2:	0c2d      	lsrs	r5, r5, #16
    a2d4:	0436      	lsls	r6, r6, #16
    a2d6:	432e      	orrs	r6, r5
    a2d8:	c340      	stmia	r3!, {r6}
    a2da:	4590      	cmp	r8, r2
    a2dc:	d8f0      	bhi.n	a2c0 <__mdiff+0x90>
    a2de:	43e3      	mvns	r3, r4
    a2e0:	4443      	add	r3, r8
    a2e2:	089b      	lsrs	r3, r3, #2
    a2e4:	3301      	adds	r3, #1
    a2e6:	009b      	lsls	r3, r3, #2
    a2e8:	444b      	add	r3, r9
    a2ea:	3b04      	subs	r3, #4
    a2ec:	681a      	ldr	r2, [r3, #0]
    a2ee:	2a00      	cmp	r2, #0
    a2f0:	d106      	bne.n	a300 <__mdiff+0xd0>
    a2f2:	2201      	movs	r2, #1
    a2f4:	4252      	negs	r2, r2
    a2f6:	4494      	add	ip, r2
    a2f8:	3b04      	subs	r3, #4
    a2fa:	681a      	ldr	r2, [r3, #0]
    a2fc:	2a00      	cmp	r2, #0
    a2fe:	d0f8      	beq.n	a2f2 <__mdiff+0xc2>
    a300:	4663      	mov	r3, ip
    a302:	6103      	str	r3, [r0, #16]
    a304:	bc3c      	pop	{r2, r3, r4, r5}
    a306:	4690      	mov	r8, r2
    a308:	4699      	mov	r9, r3
    a30a:	46a2      	mov	sl, r4
    a30c:	46ab      	mov	fp, r5
    a30e:	bcf8      	pop	{r3, r4, r5, r6, r7}
    a310:	bc02      	pop	{r1}
    a312:	4708      	bx	r1
    a314:	1c23      	adds	r3, r4, #0
    a316:	2601      	movs	r6, #1
    a318:	1c2c      	adds	r4, r5, #0
    a31a:	1c1d      	adds	r5, r3, #0
    a31c:	e79a      	b.n	a254 <__mdiff+0x24>
    a31e:	1c38      	adds	r0, r7, #0
    a320:	1c31      	adds	r1, r6, #0
    a322:	f7ff fcb5 	bl	9c90 <_Balloc>
    a326:	2301      	movs	r3, #1
    a328:	6103      	str	r3, [r0, #16]
    a32a:	6146      	str	r6, [r0, #20]
    a32c:	e7ea      	b.n	a304 <__mdiff+0xd4>
    a32e:	46c0      	nop			; (mov r8, r8)

0000a330 <__ulp>:
    a330:	b510      	push	{r4, lr}
    a332:	4b10      	ldr	r3, [pc, #64]	; (a374 <__ulp+0x44>)
    a334:	4a10      	ldr	r2, [pc, #64]	; (a378 <__ulp+0x48>)
    a336:	400b      	ands	r3, r1
    a338:	189b      	adds	r3, r3, r2
    a33a:	2b00      	cmp	r3, #0
    a33c:	dd04      	ble.n	a348 <__ulp+0x18>
    a33e:	1c19      	adds	r1, r3, #0
    a340:	2000      	movs	r0, #0
    a342:	bc10      	pop	{r4}
    a344:	bc04      	pop	{r2}
    a346:	4710      	bx	r2
    a348:	425b      	negs	r3, r3
    a34a:	151b      	asrs	r3, r3, #20
    a34c:	2b13      	cmp	r3, #19
    a34e:	dd0a      	ble.n	a366 <__ulp+0x36>
    a350:	3b14      	subs	r3, #20
    a352:	2000      	movs	r0, #0
    a354:	2100      	movs	r1, #0
    a356:	2201      	movs	r2, #1
    a358:	2b1e      	cmp	r3, #30
    a35a:	dc02      	bgt.n	a362 <__ulp+0x32>
    a35c:	241f      	movs	r4, #31
    a35e:	1ae3      	subs	r3, r4, r3
    a360:	409a      	lsls	r2, r3
    a362:	1c10      	adds	r0, r2, #0
    a364:	e7ed      	b.n	a342 <__ulp+0x12>
    a366:	2280      	movs	r2, #128	; 0x80
    a368:	0312      	lsls	r2, r2, #12
    a36a:	1c11      	adds	r1, r2, #0
    a36c:	4119      	asrs	r1, r3
    a36e:	2000      	movs	r0, #0
    a370:	e7e7      	b.n	a342 <__ulp+0x12>
    a372:	46c0      	nop			; (mov r8, r8)
    a374:	7ff00000 	.word	0x7ff00000
    a378:	fcc00000 	.word	0xfcc00000

0000a37c <__b2d>:
    a37c:	b5f0      	push	{r4, r5, r6, r7, lr}
    a37e:	4647      	mov	r7, r8
    a380:	b480      	push	{r7}
    a382:	6904      	ldr	r4, [r0, #16]
    a384:	3404      	adds	r4, #4
    a386:	00a4      	lsls	r4, r4, #2
    a388:	1904      	adds	r4, r0, r4
    a38a:	6825      	ldr	r5, [r4, #0]
    a38c:	1c07      	adds	r7, r0, #0
    a38e:	1c28      	adds	r0, r5, #0
    a390:	1c0e      	adds	r6, r1, #0
    a392:	f7ff fd49 	bl	9e28 <__hi0bits>
    a396:	2320      	movs	r3, #32
    a398:	1a1b      	subs	r3, r3, r0
    a39a:	3714      	adds	r7, #20
    a39c:	6033      	str	r3, [r6, #0]
    a39e:	280a      	cmp	r0, #10
    a3a0:	dc19      	bgt.n	a3d6 <__b2d+0x5a>
    a3a2:	260b      	movs	r6, #11
    a3a4:	1a36      	subs	r6, r6, r0
    a3a6:	1c29      	adds	r1, r5, #0
    a3a8:	40f1      	lsrs	r1, r6
    a3aa:	4688      	mov	r8, r1
    a3ac:	491a      	ldr	r1, [pc, #104]	; (a418 <__b2d+0x9c>)
    a3ae:	1c0b      	adds	r3, r1, #0
    a3b0:	4641      	mov	r1, r8
    a3b2:	430b      	orrs	r3, r1
    a3b4:	2100      	movs	r1, #0
    a3b6:	42a7      	cmp	r7, r4
    a3b8:	d202      	bcs.n	a3c0 <__b2d+0x44>
    a3ba:	3c04      	subs	r4, #4
    a3bc:	6821      	ldr	r1, [r4, #0]
    a3be:	40f1      	lsrs	r1, r6
    a3c0:	3015      	adds	r0, #21
    a3c2:	4085      	lsls	r5, r0
    a3c4:	1c0a      	adds	r2, r1, #0
    a3c6:	432a      	orrs	r2, r5
    a3c8:	1c10      	adds	r0, r2, #0
    a3ca:	1c19      	adds	r1, r3, #0
    a3cc:	bc04      	pop	{r2}
    a3ce:	4690      	mov	r8, r2
    a3d0:	bcf0      	pop	{r4, r5, r6, r7}
    a3d2:	bc04      	pop	{r2}
    a3d4:	4710      	bx	r2
    a3d6:	2100      	movs	r1, #0
    a3d8:	42a7      	cmp	r7, r4
    a3da:	d201      	bcs.n	a3e0 <__b2d+0x64>
    a3dc:	3c04      	subs	r4, #4
    a3de:	6821      	ldr	r1, [r4, #0]
    a3e0:	380b      	subs	r0, #11
    a3e2:	2800      	cmp	r0, #0
    a3e4:	d013      	beq.n	a40e <__b2d+0x92>
    a3e6:	4b0c      	ldr	r3, [pc, #48]	; (a418 <__b2d+0x9c>)
    a3e8:	4085      	lsls	r5, r0
    a3ea:	432b      	orrs	r3, r5
    a3ec:	2620      	movs	r6, #32
    a3ee:	1a36      	subs	r6, r6, r0
    a3f0:	469c      	mov	ip, r3
    a3f2:	1c0d      	adds	r5, r1, #0
    a3f4:	40f5      	lsrs	r5, r6
    a3f6:	4663      	mov	r3, ip
    a3f8:	432b      	orrs	r3, r5
    a3fa:	2500      	movs	r5, #0
    a3fc:	42bc      	cmp	r4, r7
    a3fe:	d902      	bls.n	a406 <__b2d+0x8a>
    a400:	3c04      	subs	r4, #4
    a402:	6825      	ldr	r5, [r4, #0]
    a404:	40f5      	lsrs	r5, r6
    a406:	4081      	lsls	r1, r0
    a408:	1c2a      	adds	r2, r5, #0
    a40a:	430a      	orrs	r2, r1
    a40c:	e7dc      	b.n	a3c8 <__b2d+0x4c>
    a40e:	4802      	ldr	r0, [pc, #8]	; (a418 <__b2d+0x9c>)
    a410:	1c03      	adds	r3, r0, #0
    a412:	432b      	orrs	r3, r5
    a414:	1c0a      	adds	r2, r1, #0
    a416:	e7d7      	b.n	a3c8 <__b2d+0x4c>
    a418:	3ff00000 	.word	0x3ff00000

0000a41c <__d2b>:
    a41c:	b5f0      	push	{r4, r5, r6, r7, lr}
    a41e:	464f      	mov	r7, r9
    a420:	4646      	mov	r6, r8
    a422:	b4c0      	push	{r6, r7}
    a424:	b083      	sub	sp, #12
    a426:	990a      	ldr	r1, [sp, #40]	; 0x28
    a428:	4688      	mov	r8, r1
    a42a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    a42c:	4689      	mov	r9, r1
    a42e:	2101      	movs	r1, #1
    a430:	1c1f      	adds	r7, r3, #0
    a432:	1c16      	adds	r6, r2, #0
    a434:	f7ff fc2c 	bl	9c90 <_Balloc>
    a438:	007d      	lsls	r5, r7, #1
    a43a:	033b      	lsls	r3, r7, #12
    a43c:	0b1b      	lsrs	r3, r3, #12
    a43e:	0d6d      	lsrs	r5, r5, #21
    a440:	1c04      	adds	r4, r0, #0
    a442:	9300      	str	r3, [sp, #0]
    a444:	2d00      	cmp	r5, #0
    a446:	d003      	beq.n	a450 <__d2b+0x34>
    a448:	2280      	movs	r2, #128	; 0x80
    a44a:	0352      	lsls	r2, r2, #13
    a44c:	4313      	orrs	r3, r2
    a44e:	9300      	str	r3, [sp, #0]
    a450:	2e00      	cmp	r6, #0
    a452:	d01a      	beq.n	a48a <__d2b+0x6e>
    a454:	a801      	add	r0, sp, #4
    a456:	9601      	str	r6, [sp, #4]
    a458:	f7ff fd06 	bl	9e68 <__lo0bits>
    a45c:	2800      	cmp	r0, #0
    a45e:	d134      	bne.n	a4ca <__d2b+0xae>
    a460:	9b01      	ldr	r3, [sp, #4]
    a462:	9e00      	ldr	r6, [sp, #0]
    a464:	6163      	str	r3, [r4, #20]
    a466:	61a6      	str	r6, [r4, #24]
    a468:	4273      	negs	r3, r6
    a46a:	4173      	adcs	r3, r6
    a46c:	2602      	movs	r6, #2
    a46e:	1af6      	subs	r6, r6, r3
    a470:	6126      	str	r6, [r4, #16]
    a472:	2d00      	cmp	r5, #0
    a474:	d013      	beq.n	a49e <__d2b+0x82>
    a476:	4b1b      	ldr	r3, [pc, #108]	; (a4e4 <__d2b+0xc8>)
    a478:	18ed      	adds	r5, r5, r3
    a47a:	2335      	movs	r3, #53	; 0x35
    a47c:	182d      	adds	r5, r5, r0
    a47e:	4641      	mov	r1, r8
    a480:	1a18      	subs	r0, r3, r0
    a482:	464a      	mov	r2, r9
    a484:	600d      	str	r5, [r1, #0]
    a486:	6010      	str	r0, [r2, #0]
    a488:	e017      	b.n	a4ba <__d2b+0x9e>
    a48a:	4668      	mov	r0, sp
    a48c:	f7ff fcec 	bl	9e68 <__lo0bits>
    a490:	9b00      	ldr	r3, [sp, #0]
    a492:	2601      	movs	r6, #1
    a494:	6163      	str	r3, [r4, #20]
    a496:	6126      	str	r6, [r4, #16]
    a498:	3020      	adds	r0, #32
    a49a:	2d00      	cmp	r5, #0
    a49c:	d1eb      	bne.n	a476 <__d2b+0x5a>
    a49e:	4b12      	ldr	r3, [pc, #72]	; (a4e8 <__d2b+0xcc>)
    a4a0:	18c0      	adds	r0, r0, r3
    a4a2:	1cf3      	adds	r3, r6, #3
    a4a4:	009b      	lsls	r3, r3, #2
    a4a6:	4641      	mov	r1, r8
    a4a8:	18e3      	adds	r3, r4, r3
    a4aa:	6008      	str	r0, [r1, #0]
    a4ac:	6858      	ldr	r0, [r3, #4]
    a4ae:	f7ff fcbb 	bl	9e28 <__hi0bits>
    a4b2:	0176      	lsls	r6, r6, #5
    a4b4:	1a36      	subs	r6, r6, r0
    a4b6:	464a      	mov	r2, r9
    a4b8:	6016      	str	r6, [r2, #0]
    a4ba:	b003      	add	sp, #12
    a4bc:	1c20      	adds	r0, r4, #0
    a4be:	bc0c      	pop	{r2, r3}
    a4c0:	4690      	mov	r8, r2
    a4c2:	4699      	mov	r9, r3
    a4c4:	bcf0      	pop	{r4, r5, r6, r7}
    a4c6:	bc02      	pop	{r1}
    a4c8:	4708      	bx	r1
    a4ca:	9e00      	ldr	r6, [sp, #0]
    a4cc:	2320      	movs	r3, #32
    a4ce:	1a1b      	subs	r3, r3, r0
    a4d0:	1c32      	adds	r2, r6, #0
    a4d2:	409a      	lsls	r2, r3
    a4d4:	1c13      	adds	r3, r2, #0
    a4d6:	9a01      	ldr	r2, [sp, #4]
    a4d8:	40c6      	lsrs	r6, r0
    a4da:	4313      	orrs	r3, r2
    a4dc:	6163      	str	r3, [r4, #20]
    a4de:	9600      	str	r6, [sp, #0]
    a4e0:	e7c1      	b.n	a466 <__d2b+0x4a>
    a4e2:	46c0      	nop			; (mov r8, r8)
    a4e4:	fffffbcd 	.word	0xfffffbcd
    a4e8:	fffffbce 	.word	0xfffffbce

0000a4ec <__ratio>:
    a4ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    a4ee:	4647      	mov	r7, r8
    a4f0:	b480      	push	{r7}
    a4f2:	b086      	sub	sp, #24
    a4f4:	1c0f      	adds	r7, r1, #0
    a4f6:	a905      	add	r1, sp, #20
    a4f8:	1c06      	adds	r6, r0, #0
    a4fa:	f7ff ff3f 	bl	a37c <__b2d>
    a4fe:	1c04      	adds	r4, r0, #0
    a500:	1c0d      	adds	r5, r1, #0
    a502:	1c38      	adds	r0, r7, #0
    a504:	a904      	add	r1, sp, #16
    a506:	9402      	str	r4, [sp, #8]
    a508:	9503      	str	r5, [sp, #12]
    a50a:	f7ff ff37 	bl	a37c <__b2d>
    a50e:	6936      	ldr	r6, [r6, #16]
    a510:	1c02      	adds	r2, r0, #0
    a512:	1c0b      	adds	r3, r1, #0
    a514:	9804      	ldr	r0, [sp, #16]
    a516:	9905      	ldr	r1, [sp, #20]
    a518:	46b0      	mov	r8, r6
    a51a:	693e      	ldr	r6, [r7, #16]
    a51c:	1a09      	subs	r1, r1, r0
    a51e:	4640      	mov	r0, r8
    a520:	1b87      	subs	r7, r0, r6
    a522:	017f      	lsls	r7, r7, #5
    a524:	468c      	mov	ip, r1
    a526:	1c3e      	adds	r6, r7, #0
    a528:	4466      	add	r6, ip
    a52a:	9200      	str	r2, [sp, #0]
    a52c:	9301      	str	r3, [sp, #4]
    a52e:	2e00      	cmp	r6, #0
    a530:	dd0f      	ble.n	a552 <__ratio+0x66>
    a532:	9903      	ldr	r1, [sp, #12]
    a534:	0536      	lsls	r6, r6, #20
    a536:	1989      	adds	r1, r1, r6
    a538:	9103      	str	r1, [sp, #12]
    a53a:	9c02      	ldr	r4, [sp, #8]
    a53c:	9d03      	ldr	r5, [sp, #12]
    a53e:	1c29      	adds	r1, r5, #0
    a540:	1c20      	adds	r0, r4, #0
    a542:	f003 fbd5 	bl	dcf0 <____aeabi_ddiv_from_thumb>
    a546:	b006      	add	sp, #24
    a548:	bc04      	pop	{r2}
    a54a:	4690      	mov	r8, r2
    a54c:	bcf0      	pop	{r4, r5, r6, r7}
    a54e:	bc04      	pop	{r2}
    a550:	4710      	bx	r2
    a552:	9b01      	ldr	r3, [sp, #4]
    a554:	0536      	lsls	r6, r6, #20
    a556:	1b9e      	subs	r6, r3, r6
    a558:	9601      	str	r6, [sp, #4]
    a55a:	9a00      	ldr	r2, [sp, #0]
    a55c:	9b01      	ldr	r3, [sp, #4]
    a55e:	e7ee      	b.n	a53e <__ratio+0x52>

0000a560 <_mprec_log10>:
    a560:	b510      	push	{r4, lr}
    a562:	1c04      	adds	r4, r0, #0
    a564:	2817      	cmp	r0, #23
    a566:	dd0b      	ble.n	a580 <_mprec_log10+0x20>
    a568:	490a      	ldr	r1, [pc, #40]	; (a594 <_mprec_log10+0x34>)
    a56a:	4809      	ldr	r0, [pc, #36]	; (a590 <_mprec_log10+0x30>)
    a56c:	4a0a      	ldr	r2, [pc, #40]	; (a598 <_mprec_log10+0x38>)
    a56e:	4b0b      	ldr	r3, [pc, #44]	; (a59c <_mprec_log10+0x3c>)
    a570:	3c01      	subs	r4, #1
    a572:	f003 fb6d 	bl	dc50 <____aeabi_dmul_from_thumb>
    a576:	2c00      	cmp	r4, #0
    a578:	d1f8      	bne.n	a56c <_mprec_log10+0xc>
    a57a:	bc10      	pop	{r4}
    a57c:	bc04      	pop	{r2}
    a57e:	4710      	bx	r2
    a580:	4b07      	ldr	r3, [pc, #28]	; (a5a0 <_mprec_log10+0x40>)
    a582:	00c4      	lsls	r4, r0, #3
    a584:	191c      	adds	r4, r3, r4
    a586:	6920      	ldr	r0, [r4, #16]
    a588:	6961      	ldr	r1, [r4, #20]
    a58a:	e7f6      	b.n	a57a <_mprec_log10+0x1a>
    a58c:	46c0      	nop			; (mov r8, r8)
    a58e:	46c0      	nop			; (mov r8, r8)
    a590:	00000000 	.word	0x00000000
    a594:	3ff00000 	.word	0x3ff00000
    a598:	00000000 	.word	0x00000000
    a59c:	40240000 	.word	0x40240000
    a5a0:	0000e060 	.word	0x0000e060

0000a5a4 <__copybits>:
    a5a4:	b570      	push	{r4, r5, r6, lr}
    a5a6:	6915      	ldr	r5, [r2, #16]
    a5a8:	1e4e      	subs	r6, r1, #1
    a5aa:	3504      	adds	r5, #4
    a5ac:	1176      	asrs	r6, r6, #5
    a5ae:	00ad      	lsls	r5, r5, #2
    a5b0:	3601      	adds	r6, #1
    a5b2:	1c13      	adds	r3, r2, #0
    a5b4:	1955      	adds	r5, r2, r5
    a5b6:	00b6      	lsls	r6, r6, #2
    a5b8:	3314      	adds	r3, #20
    a5ba:	3504      	adds	r5, #4
    a5bc:	1986      	adds	r6, r0, r6
    a5be:	42ab      	cmp	r3, r5
    a5c0:	d20a      	bcs.n	a5d8 <__copybits+0x34>
    a5c2:	1c01      	adds	r1, r0, #0
    a5c4:	cb10      	ldmia	r3!, {r4}
    a5c6:	c110      	stmia	r1!, {r4}
    a5c8:	429d      	cmp	r5, r3
    a5ca:	d8fb      	bhi.n	a5c4 <__copybits+0x20>
    a5cc:	1aab      	subs	r3, r5, r2
    a5ce:	3b15      	subs	r3, #21
    a5d0:	089b      	lsrs	r3, r3, #2
    a5d2:	3301      	adds	r3, #1
    a5d4:	009b      	lsls	r3, r3, #2
    a5d6:	18c0      	adds	r0, r0, r3
    a5d8:	4286      	cmp	r6, r0
    a5da:	d903      	bls.n	a5e4 <__copybits+0x40>
    a5dc:	2300      	movs	r3, #0
    a5de:	c008      	stmia	r0!, {r3}
    a5e0:	4286      	cmp	r6, r0
    a5e2:	d8fc      	bhi.n	a5de <__copybits+0x3a>
    a5e4:	bc70      	pop	{r4, r5, r6}
    a5e6:	bc01      	pop	{r0}
    a5e8:	4700      	bx	r0
    a5ea:	46c0      	nop			; (mov r8, r8)

0000a5ec <__any_on>:
    a5ec:	b510      	push	{r4, lr}
    a5ee:	1c03      	adds	r3, r0, #0
    a5f0:	6900      	ldr	r0, [r0, #16]
    a5f2:	114a      	asrs	r2, r1, #5
    a5f4:	4290      	cmp	r0, r2
    a5f6:	da17      	bge.n	a628 <__any_on+0x3c>
    a5f8:	1c02      	adds	r2, r0, #0
    a5fa:	3204      	adds	r2, #4
    a5fc:	0092      	lsls	r2, r2, #2
    a5fe:	1c19      	adds	r1, r3, #0
    a600:	189b      	adds	r3, r3, r2
    a602:	3114      	adds	r1, #20
    a604:	1d1a      	adds	r2, r3, #4
    a606:	2000      	movs	r0, #0
    a608:	4291      	cmp	r1, r2
    a60a:	d20a      	bcs.n	a622 <__any_on+0x36>
    a60c:	681a      	ldr	r2, [r3, #0]
    a60e:	3001      	adds	r0, #1
    a610:	2a00      	cmp	r2, #0
    a612:	d106      	bne.n	a622 <__any_on+0x36>
    a614:	4299      	cmp	r1, r3
    a616:	d218      	bcs.n	a64a <__any_on+0x5e>
    a618:	3b04      	subs	r3, #4
    a61a:	681a      	ldr	r2, [r3, #0]
    a61c:	2a00      	cmp	r2, #0
    a61e:	d0f9      	beq.n	a614 <__any_on+0x28>
    a620:	2001      	movs	r0, #1
    a622:	bc10      	pop	{r4}
    a624:	bc02      	pop	{r1}
    a626:	4708      	bx	r1
    a628:	4290      	cmp	r0, r2
    a62a:	dde6      	ble.n	a5fa <__any_on+0xe>
    a62c:	201f      	movs	r0, #31
    a62e:	4001      	ands	r1, r0
    a630:	d0e3      	beq.n	a5fa <__any_on+0xe>
    a632:	1d10      	adds	r0, r2, #4
    a634:	0080      	lsls	r0, r0, #2
    a636:	1818      	adds	r0, r3, r0
    a638:	6844      	ldr	r4, [r0, #4]
    a63a:	1c20      	adds	r0, r4, #0
    a63c:	40c8      	lsrs	r0, r1
    a63e:	4088      	lsls	r0, r1
    a640:	1c01      	adds	r1, r0, #0
    a642:	2001      	movs	r0, #1
    a644:	42a1      	cmp	r1, r4
    a646:	d1ec      	bne.n	a622 <__any_on+0x36>
    a648:	e7d7      	b.n	a5fa <__any_on+0xe>
    a64a:	2000      	movs	r0, #0
    a64c:	e7e9      	b.n	a622 <__any_on+0x36>
    a64e:	46c0      	nop			; (mov r8, r8)

0000a650 <_putc_r>:
    a650:	b570      	push	{r4, r5, r6, lr}
    a652:	1c05      	adds	r5, r0, #0
    a654:	1c0e      	adds	r6, r1, #0
    a656:	1c14      	adds	r4, r2, #0
    a658:	2800      	cmp	r0, #0
    a65a:	d002      	beq.n	a662 <_putc_r+0x12>
    a65c:	6b83      	ldr	r3, [r0, #56]	; 0x38
    a65e:	2b00      	cmp	r3, #0
    a660:	d01a      	beq.n	a698 <_putc_r+0x48>
    a662:	68a3      	ldr	r3, [r4, #8]
    a664:	3b01      	subs	r3, #1
    a666:	60a3      	str	r3, [r4, #8]
    a668:	2b00      	cmp	r3, #0
    a66a:	db08      	blt.n	a67e <_putc_r+0x2e>
    a66c:	6823      	ldr	r3, [r4, #0]
    a66e:	701e      	strb	r6, [r3, #0]
    a670:	6823      	ldr	r3, [r4, #0]
    a672:	7818      	ldrb	r0, [r3, #0]
    a674:	3301      	adds	r3, #1
    a676:	6023      	str	r3, [r4, #0]
    a678:	bc70      	pop	{r4, r5, r6}
    a67a:	bc02      	pop	{r1}
    a67c:	4708      	bx	r1
    a67e:	69a2      	ldr	r2, [r4, #24]
    a680:	4293      	cmp	r3, r2
    a682:	db0c      	blt.n	a69e <_putc_r+0x4e>
    a684:	6823      	ldr	r3, [r4, #0]
    a686:	701e      	strb	r6, [r3, #0]
    a688:	6823      	ldr	r3, [r4, #0]
    a68a:	7819      	ldrb	r1, [r3, #0]
    a68c:	290a      	cmp	r1, #10
    a68e:	d00c      	beq.n	a6aa <_putc_r+0x5a>
    a690:	3301      	adds	r3, #1
    a692:	1c08      	adds	r0, r1, #0
    a694:	6023      	str	r3, [r4, #0]
    a696:	e7ef      	b.n	a678 <_putc_r+0x28>
    a698:	f7fa f89a 	bl	47d0 <__sinit>
    a69c:	e7e1      	b.n	a662 <_putc_r+0x12>
    a69e:	1c28      	adds	r0, r5, #0
    a6a0:	1c31      	adds	r1, r6, #0
    a6a2:	1c22      	adds	r2, r4, #0
    a6a4:	f7fd fe88 	bl	83b8 <__swbuf_r>
    a6a8:	e7e6      	b.n	a678 <_putc_r+0x28>
    a6aa:	1c28      	adds	r0, r5, #0
    a6ac:	1c22      	adds	r2, r4, #0
    a6ae:	f7fd fe83 	bl	83b8 <__swbuf_r>
    a6b2:	e7e1      	b.n	a678 <_putc_r+0x28>

0000a6b4 <putc>:
    a6b4:	b570      	push	{r4, r5, r6, lr}
    a6b6:	4d19      	ldr	r5, [pc, #100]	; (a71c <putc+0x68>)
    a6b8:	1c06      	adds	r6, r0, #0
    a6ba:	6828      	ldr	r0, [r5, #0]
    a6bc:	1c0c      	adds	r4, r1, #0
    a6be:	2800      	cmp	r0, #0
    a6c0:	d002      	beq.n	a6c8 <putc+0x14>
    a6c2:	6b83      	ldr	r3, [r0, #56]	; 0x38
    a6c4:	2b00      	cmp	r3, #0
    a6c6:	d01a      	beq.n	a6fe <putc+0x4a>
    a6c8:	68a3      	ldr	r3, [r4, #8]
    a6ca:	3b01      	subs	r3, #1
    a6cc:	60a3      	str	r3, [r4, #8]
    a6ce:	2b00      	cmp	r3, #0
    a6d0:	db08      	blt.n	a6e4 <putc+0x30>
    a6d2:	6823      	ldr	r3, [r4, #0]
    a6d4:	701e      	strb	r6, [r3, #0]
    a6d6:	6823      	ldr	r3, [r4, #0]
    a6d8:	7818      	ldrb	r0, [r3, #0]
    a6da:	3301      	adds	r3, #1
    a6dc:	6023      	str	r3, [r4, #0]
    a6de:	bc70      	pop	{r4, r5, r6}
    a6e0:	bc02      	pop	{r1}
    a6e2:	4708      	bx	r1
    a6e4:	69a2      	ldr	r2, [r4, #24]
    a6e6:	4293      	cmp	r3, r2
    a6e8:	db0c      	blt.n	a704 <putc+0x50>
    a6ea:	6823      	ldr	r3, [r4, #0]
    a6ec:	701e      	strb	r6, [r3, #0]
    a6ee:	6823      	ldr	r3, [r4, #0]
    a6f0:	7819      	ldrb	r1, [r3, #0]
    a6f2:	290a      	cmp	r1, #10
    a6f4:	d00c      	beq.n	a710 <putc+0x5c>
    a6f6:	3301      	adds	r3, #1
    a6f8:	1c08      	adds	r0, r1, #0
    a6fa:	6023      	str	r3, [r4, #0]
    a6fc:	e7ef      	b.n	a6de <putc+0x2a>
    a6fe:	f7fa f867 	bl	47d0 <__sinit>
    a702:	e7e1      	b.n	a6c8 <putc+0x14>
    a704:	6828      	ldr	r0, [r5, #0]
    a706:	1c31      	adds	r1, r6, #0
    a708:	1c22      	adds	r2, r4, #0
    a70a:	f7fd fe55 	bl	83b8 <__swbuf_r>
    a70e:	e7e6      	b.n	a6de <putc+0x2a>
    a710:	6828      	ldr	r0, [r5, #0]
    a712:	1c22      	adds	r2, r4, #0
    a714:	f7fd fe50 	bl	83b8 <__swbuf_r>
    a718:	e7e1      	b.n	a6de <putc+0x2a>
    a71a:	46c0      	nop			; (mov r8, r8)
    a71c:	40000000 	.word	0x40000000

0000a720 <_realloc_r>:
    a720:	b5f0      	push	{r4, r5, r6, r7, lr}
    a722:	465f      	mov	r7, fp
    a724:	4656      	mov	r6, sl
    a726:	464d      	mov	r5, r9
    a728:	4644      	mov	r4, r8
    a72a:	b4f0      	push	{r4, r5, r6, r7}
    a72c:	b085      	sub	sp, #20
    a72e:	4680      	mov	r8, r0
    a730:	1c0e      	adds	r6, r1, #0
    a732:	1c17      	adds	r7, r2, #0
    a734:	2900      	cmp	r1, #0
    a736:	d100      	bne.n	a73a <_realloc_r+0x1a>
    a738:	e15f      	b.n	a9fa <_realloc_r+0x2da>
    a73a:	1c34      	adds	r4, r6, #0
    a73c:	1c3d      	adds	r5, r7, #0
    a73e:	3c08      	subs	r4, #8
    a740:	350b      	adds	r5, #11
    a742:	f7fa fe17 	bl	5374 <__malloc_lock>
    a746:	6863      	ldr	r3, [r4, #4]
    a748:	2d16      	cmp	r5, #22
    a74a:	d900      	bls.n	a74e <_realloc_r+0x2e>
    a74c:	e085      	b.n	a85a <_realloc_r+0x13a>
    a74e:	2210      	movs	r2, #16
    a750:	2100      	movs	r1, #0
    a752:	9100      	str	r1, [sp, #0]
    a754:	9201      	str	r2, [sp, #4]
    a756:	1c15      	adds	r5, r2, #0
    a758:	42bd      	cmp	r5, r7
    a75a:	d200      	bcs.n	a75e <_realloc_r+0x3e>
    a75c:	e152      	b.n	aa04 <_realloc_r+0x2e4>
    a75e:	9800      	ldr	r0, [sp, #0]
    a760:	2800      	cmp	r0, #0
    a762:	d000      	beq.n	a766 <_realloc_r+0x46>
    a764:	e14e      	b.n	aa04 <_realloc_r+0x2e4>
    a766:	2203      	movs	r2, #3
    a768:	1c18      	adds	r0, r3, #0
    a76a:	4390      	bics	r0, r2
    a76c:	9901      	ldr	r1, [sp, #4]
    a76e:	4681      	mov	r9, r0
    a770:	4692      	mov	sl, r2
    a772:	4589      	cmp	r9, r1
    a774:	da77      	bge.n	a866 <_realloc_r+0x146>
    a776:	4abb      	ldr	r2, [pc, #748]	; (aa64 <_realloc_r+0x344>)
    a778:	6892      	ldr	r2, [r2, #8]
    a77a:	1c21      	adds	r1, r4, #0
    a77c:	4449      	add	r1, r9
    a77e:	4694      	mov	ip, r2
    a780:	458c      	cmp	ip, r1
    a782:	d100      	bne.n	a786 <_realloc_r+0x66>
    a784:	e143      	b.n	aa0e <_realloc_r+0x2ee>
    a786:	6848      	ldr	r0, [r1, #4]
    a788:	2201      	movs	r2, #1
    a78a:	9003      	str	r0, [sp, #12]
    a78c:	4390      	bics	r0, r2
    a78e:	4683      	mov	fp, r0
    a790:	448b      	add	fp, r1
    a792:	4658      	mov	r0, fp
    a794:	6840      	ldr	r0, [r0, #4]
    a796:	4210      	tst	r0, r2
    a798:	d100      	bne.n	a79c <_realloc_r+0x7c>
    a79a:	e081      	b.n	a8a0 <_realloc_r+0x180>
    a79c:	9800      	ldr	r0, [sp, #0]
    a79e:	1c01      	adds	r1, r0, #0
    a7a0:	07da      	lsls	r2, r3, #31
    a7a2:	d500      	bpl.n	a7a6 <_realloc_r+0x86>
    a7a4:	e09d      	b.n	a8e2 <_realloc_r+0x1c2>
    a7a6:	6823      	ldr	r3, [r4, #0]
    a7a8:	1ae3      	subs	r3, r4, r3
    a7aa:	469a      	mov	sl, r3
    a7ac:	685b      	ldr	r3, [r3, #4]
    a7ae:	469b      	mov	fp, r3
    a7b0:	465a      	mov	r2, fp
    a7b2:	2303      	movs	r3, #3
    a7b4:	439a      	bics	r2, r3
    a7b6:	1c13      	adds	r3, r2, #0
    a7b8:	2900      	cmp	r1, #0
    a7ba:	d100      	bne.n	a7be <_realloc_r+0x9e>
    a7bc:	e0d6      	b.n	a96c <_realloc_r+0x24c>
    a7be:	4561      	cmp	r1, ip
    a7c0:	d100      	bne.n	a7c4 <_realloc_r+0xa4>
    a7c2:	e151      	b.n	aa68 <_realloc_r+0x348>
    a7c4:	444b      	add	r3, r9
    a7c6:	9303      	str	r3, [sp, #12]
    a7c8:	181b      	adds	r3, r3, r0
    a7ca:	469b      	mov	fp, r3
    a7cc:	9b01      	ldr	r3, [sp, #4]
    a7ce:	455b      	cmp	r3, fp
    a7d0:	dd00      	ble.n	a7d4 <_realloc_r+0xb4>
    a7d2:	e0cd      	b.n	a970 <_realloc_r+0x250>
    a7d4:	68cb      	ldr	r3, [r1, #12]
    a7d6:	688a      	ldr	r2, [r1, #8]
    a7d8:	60d3      	str	r3, [r2, #12]
    a7da:	609a      	str	r2, [r3, #8]
    a7dc:	4650      	mov	r0, sl
    a7de:	68c3      	ldr	r3, [r0, #12]
    a7e0:	6882      	ldr	r2, [r0, #8]
    a7e2:	60d3      	str	r3, [r2, #12]
    a7e4:	609a      	str	r2, [r3, #8]
    a7e6:	2304      	movs	r3, #4
    a7e8:	425b      	negs	r3, r3
    a7ea:	2108      	movs	r1, #8
    a7ec:	1c1a      	adds	r2, r3, #0
    a7ee:	1c0f      	adds	r7, r1, #0
    a7f0:	444a      	add	r2, r9
    a7f2:	4457      	add	r7, sl
    a7f4:	2a24      	cmp	r2, #36	; 0x24
    a7f6:	d900      	bls.n	a7fa <_realloc_r+0xda>
    a7f8:	e194      	b.n	ab24 <_realloc_r+0x404>
    a7fa:	1c39      	adds	r1, r7, #0
    a7fc:	2a13      	cmp	r2, #19
    a7fe:	d920      	bls.n	a842 <_realloc_r+0x122>
    a800:	1c33      	adds	r3, r6, #0
    a802:	cb02      	ldmia	r3!, {r1}
    a804:	6081      	str	r1, [r0, #8]
    a806:	6871      	ldr	r1, [r6, #4]
    a808:	60c1      	str	r1, [r0, #12]
    a80a:	2010      	movs	r0, #16
    a80c:	1c01      	adds	r1, r0, #0
    a80e:	4451      	add	r1, sl
    a810:	1d1e      	adds	r6, r3, #4
    a812:	2a1b      	cmp	r2, #27
    a814:	d915      	bls.n	a842 <_realloc_r+0x122>
    a816:	685b      	ldr	r3, [r3, #4]
    a818:	4651      	mov	r1, sl
    a81a:	610b      	str	r3, [r1, #16]
    a81c:	6871      	ldr	r1, [r6, #4]
    a81e:	4650      	mov	r0, sl
    a820:	6141      	str	r1, [r0, #20]
    a822:	2018      	movs	r0, #24
    a824:	1c01      	adds	r1, r0, #0
    a826:	1d33      	adds	r3, r6, #4
    a828:	4451      	add	r1, sl
    a82a:	3608      	adds	r6, #8
    a82c:	2a24      	cmp	r2, #36	; 0x24
    a82e:	d108      	bne.n	a842 <_realloc_r+0x122>
    a830:	685b      	ldr	r3, [r3, #4]
    a832:	4651      	mov	r1, sl
    a834:	618b      	str	r3, [r1, #24]
    a836:	6873      	ldr	r3, [r6, #4]
    a838:	3a04      	subs	r2, #4
    a83a:	61cb      	str	r3, [r1, #28]
    a83c:	1c11      	adds	r1, r2, #0
    a83e:	4451      	add	r1, sl
    a840:	3608      	adds	r6, #8
    a842:	1c32      	adds	r2, r6, #0
    a844:	ca01      	ldmia	r2!, {r0}
    a846:	1c0b      	adds	r3, r1, #0
    a848:	c301      	stmia	r3!, {r0}
    a84a:	6870      	ldr	r0, [r6, #4]
    a84c:	6048      	str	r0, [r1, #4]
    a84e:	6852      	ldr	r2, [r2, #4]
    a850:	605a      	str	r2, [r3, #4]
    a852:	4650      	mov	r0, sl
    a854:	6843      	ldr	r3, [r0, #4]
    a856:	4654      	mov	r4, sl
    a858:	e008      	b.n	a86c <_realloc_r+0x14c>
    a85a:	2207      	movs	r2, #7
    a85c:	4395      	bics	r5, r2
    a85e:	0fe8      	lsrs	r0, r5, #31
    a860:	9501      	str	r5, [sp, #4]
    a862:	9000      	str	r0, [sp, #0]
    a864:	e778      	b.n	a758 <_realloc_r+0x38>
    a866:	1c27      	adds	r7, r4, #0
    a868:	3708      	adds	r7, #8
    a86a:	4683      	mov	fp, r0
    a86c:	4658      	mov	r0, fp
    a86e:	1b42      	subs	r2, r0, r5
    a870:	2a0f      	cmp	r2, #15
    a872:	d825      	bhi.n	a8c0 <_realloc_r+0x1a0>
    a874:	2201      	movs	r2, #1
    a876:	4013      	ands	r3, r2
    a878:	4659      	mov	r1, fp
    a87a:	430b      	orrs	r3, r1
    a87c:	6063      	str	r3, [r4, #4]
    a87e:	445c      	add	r4, fp
    a880:	6863      	ldr	r3, [r4, #4]
    a882:	431a      	orrs	r2, r3
    a884:	6062      	str	r2, [r4, #4]
    a886:	4640      	mov	r0, r8
    a888:	f7fa fd76 	bl	5378 <__malloc_unlock>
    a88c:	b005      	add	sp, #20
    a88e:	1c38      	adds	r0, r7, #0
    a890:	bc3c      	pop	{r2, r3, r4, r5}
    a892:	4690      	mov	r8, r2
    a894:	4699      	mov	r9, r3
    a896:	46a2      	mov	sl, r4
    a898:	46ab      	mov	fp, r5
    a89a:	bcf0      	pop	{r4, r5, r6, r7}
    a89c:	bc02      	pop	{r1}
    a89e:	4708      	bx	r1
    a8a0:	9803      	ldr	r0, [sp, #12]
    a8a2:	4652      	mov	r2, sl
    a8a4:	4390      	bics	r0, r2
    a8a6:	4683      	mov	fp, r0
    a8a8:	9a01      	ldr	r2, [sp, #4]
    a8aa:	44cb      	add	fp, r9
    a8ac:	455a      	cmp	r2, fp
    a8ae:	dd00      	ble.n	a8b2 <_realloc_r+0x192>
    a8b0:	e776      	b.n	a7a0 <_realloc_r+0x80>
    a8b2:	68ca      	ldr	r2, [r1, #12]
    a8b4:	6889      	ldr	r1, [r1, #8]
    a8b6:	1c27      	adds	r7, r4, #0
    a8b8:	60ca      	str	r2, [r1, #12]
    a8ba:	6091      	str	r1, [r2, #8]
    a8bc:	3708      	adds	r7, #8
    a8be:	e7d5      	b.n	a86c <_realloc_r+0x14c>
    a8c0:	2001      	movs	r0, #1
    a8c2:	4003      	ands	r3, r0
    a8c4:	1961      	adds	r1, r4, r5
    a8c6:	431d      	orrs	r5, r3
    a8c8:	1c03      	adds	r3, r0, #0
    a8ca:	4313      	orrs	r3, r2
    a8cc:	6065      	str	r5, [r4, #4]
    a8ce:	604b      	str	r3, [r1, #4]
    a8d0:	188a      	adds	r2, r1, r2
    a8d2:	6853      	ldr	r3, [r2, #4]
    a8d4:	4318      	orrs	r0, r3
    a8d6:	6050      	str	r0, [r2, #4]
    a8d8:	3108      	adds	r1, #8
    a8da:	4640      	mov	r0, r8
    a8dc:	f7fa f8b6 	bl	4a4c <_free_r>
    a8e0:	e7d1      	b.n	a886 <_realloc_r+0x166>
    a8e2:	1c39      	adds	r1, r7, #0
    a8e4:	4640      	mov	r0, r8
    a8e6:	f7fa f9fb 	bl	4ce0 <_malloc_r>
    a8ea:	1e07      	subs	r7, r0, #0
    a8ec:	d0cb      	beq.n	a886 <_realloc_r+0x166>
    a8ee:	6863      	ldr	r3, [r4, #4]
    a8f0:	2101      	movs	r1, #1
    a8f2:	1c18      	adds	r0, r3, #0
    a8f4:	1c3a      	adds	r2, r7, #0
    a8f6:	4388      	bics	r0, r1
    a8f8:	3a08      	subs	r2, #8
    a8fa:	1821      	adds	r1, r4, r0
    a8fc:	428a      	cmp	r2, r1
    a8fe:	d100      	bne.n	a902 <_realloc_r+0x1e2>
    a900:	e108      	b.n	ab14 <_realloc_r+0x3f4>
    a902:	2304      	movs	r3, #4
    a904:	425b      	negs	r3, r3
    a906:	1c1a      	adds	r2, r3, #0
    a908:	444a      	add	r2, r9
    a90a:	2a24      	cmp	r2, #36	; 0x24
    a90c:	d900      	bls.n	a910 <_realloc_r+0x1f0>
    a90e:	e0a4      	b.n	aa5a <_realloc_r+0x33a>
    a910:	1c31      	adds	r1, r6, #0
    a912:	1c3b      	adds	r3, r7, #0
    a914:	2a13      	cmp	r2, #19
    a916:	d919      	bls.n	a94c <_realloc_r+0x22c>
    a918:	1c34      	adds	r4, r6, #0
    a91a:	cc08      	ldmia	r4!, {r3}
    a91c:	1c38      	adds	r0, r7, #0
    a91e:	c008      	stmia	r0!, {r3}
    a920:	6873      	ldr	r3, [r6, #4]
    a922:	1d21      	adds	r1, r4, #4
    a924:	607b      	str	r3, [r7, #4]
    a926:	1d03      	adds	r3, r0, #4
    a928:	2a1b      	cmp	r2, #27
    a92a:	d90f      	bls.n	a94c <_realloc_r+0x22c>
    a92c:	6864      	ldr	r4, [r4, #4]
    a92e:	6044      	str	r4, [r0, #4]
    a930:	1d0c      	adds	r4, r1, #4
    a932:	6849      	ldr	r1, [r1, #4]
    a934:	1d18      	adds	r0, r3, #4
    a936:	6059      	str	r1, [r3, #4]
    a938:	3308      	adds	r3, #8
    a93a:	1d21      	adds	r1, r4, #4
    a93c:	2a24      	cmp	r2, #36	; 0x24
    a93e:	d105      	bne.n	a94c <_realloc_r+0x22c>
    a940:	6862      	ldr	r2, [r4, #4]
    a942:	6042      	str	r2, [r0, #4]
    a944:	684a      	ldr	r2, [r1, #4]
    a946:	3108      	adds	r1, #8
    a948:	605a      	str	r2, [r3, #4]
    a94a:	3308      	adds	r3, #8
    a94c:	1c08      	adds	r0, r1, #0
    a94e:	c810      	ldmia	r0!, {r4}
    a950:	1c1a      	adds	r2, r3, #0
    a952:	c210      	stmia	r2!, {r4}
    a954:	6849      	ldr	r1, [r1, #4]
    a956:	6059      	str	r1, [r3, #4]
    a958:	6843      	ldr	r3, [r0, #4]
    a95a:	6053      	str	r3, [r2, #4]
    a95c:	4640      	mov	r0, r8
    a95e:	1c31      	adds	r1, r6, #0
    a960:	f7fa f874 	bl	4a4c <_free_r>
    a964:	4640      	mov	r0, r8
    a966:	f7fa fd07 	bl	5378 <__malloc_unlock>
    a96a:	e78f      	b.n	a88c <_realloc_r+0x16c>
    a96c:	444b      	add	r3, r9
    a96e:	9303      	str	r3, [sp, #12]
    a970:	9b01      	ldr	r3, [sp, #4]
    a972:	9803      	ldr	r0, [sp, #12]
    a974:	4283      	cmp	r3, r0
    a976:	dcb4      	bgt.n	a8e2 <_realloc_r+0x1c2>
    a978:	4651      	mov	r1, sl
    a97a:	68cb      	ldr	r3, [r1, #12]
    a97c:	688a      	ldr	r2, [r1, #8]
    a97e:	60d3      	str	r3, [r2, #12]
    a980:	609a      	str	r2, [r3, #8]
    a982:	2304      	movs	r3, #4
    a984:	2208      	movs	r2, #8
    a986:	425b      	negs	r3, r3
    a988:	1c17      	adds	r7, r2, #0
    a98a:	1c1a      	adds	r2, r3, #0
    a98c:	444a      	add	r2, r9
    a98e:	4457      	add	r7, sl
    a990:	2a24      	cmp	r2, #36	; 0x24
    a992:	d858      	bhi.n	aa46 <_realloc_r+0x326>
    a994:	1c39      	adds	r1, r7, #0
    a996:	2a13      	cmp	r2, #19
    a998:	d921      	bls.n	a9de <_realloc_r+0x2be>
    a99a:	1c33      	adds	r3, r6, #0
    a99c:	cb02      	ldmia	r3!, {r1}
    a99e:	4650      	mov	r0, sl
    a9a0:	6081      	str	r1, [r0, #8]
    a9a2:	6871      	ldr	r1, [r6, #4]
    a9a4:	60c1      	str	r1, [r0, #12]
    a9a6:	2010      	movs	r0, #16
    a9a8:	1c01      	adds	r1, r0, #0
    a9aa:	4451      	add	r1, sl
    a9ac:	1d1e      	adds	r6, r3, #4
    a9ae:	2a1b      	cmp	r2, #27
    a9b0:	d915      	bls.n	a9de <_realloc_r+0x2be>
    a9b2:	685b      	ldr	r3, [r3, #4]
    a9b4:	4651      	mov	r1, sl
    a9b6:	610b      	str	r3, [r1, #16]
    a9b8:	6871      	ldr	r1, [r6, #4]
    a9ba:	4650      	mov	r0, sl
    a9bc:	6141      	str	r1, [r0, #20]
    a9be:	2018      	movs	r0, #24
    a9c0:	1c01      	adds	r1, r0, #0
    a9c2:	1d33      	adds	r3, r6, #4
    a9c4:	4451      	add	r1, sl
    a9c6:	3608      	adds	r6, #8
    a9c8:	2a24      	cmp	r2, #36	; 0x24
    a9ca:	d108      	bne.n	a9de <_realloc_r+0x2be>
    a9cc:	685b      	ldr	r3, [r3, #4]
    a9ce:	4651      	mov	r1, sl
    a9d0:	618b      	str	r3, [r1, #24]
    a9d2:	6873      	ldr	r3, [r6, #4]
    a9d4:	3a04      	subs	r2, #4
    a9d6:	61cb      	str	r3, [r1, #28]
    a9d8:	1c11      	adds	r1, r2, #0
    a9da:	4451      	add	r1, sl
    a9dc:	3608      	adds	r6, #8
    a9de:	1c32      	adds	r2, r6, #0
    a9e0:	ca01      	ldmia	r2!, {r0}
    a9e2:	1c0b      	adds	r3, r1, #0
    a9e4:	c301      	stmia	r3!, {r0}
    a9e6:	6870      	ldr	r0, [r6, #4]
    a9e8:	6048      	str	r0, [r1, #4]
    a9ea:	6852      	ldr	r2, [r2, #4]
    a9ec:	9903      	ldr	r1, [sp, #12]
    a9ee:	605a      	str	r2, [r3, #4]
    a9f0:	4650      	mov	r0, sl
    a9f2:	6843      	ldr	r3, [r0, #4]
    a9f4:	468b      	mov	fp, r1
    a9f6:	4654      	mov	r4, sl
    a9f8:	e738      	b.n	a86c <_realloc_r+0x14c>
    a9fa:	1c11      	adds	r1, r2, #0
    a9fc:	f7fa f970 	bl	4ce0 <_malloc_r>
    aa00:	1c07      	adds	r7, r0, #0
    aa02:	e743      	b.n	a88c <_realloc_r+0x16c>
    aa04:	230c      	movs	r3, #12
    aa06:	4641      	mov	r1, r8
    aa08:	600b      	str	r3, [r1, #0]
    aa0a:	2700      	movs	r7, #0
    aa0c:	e73e      	b.n	a88c <_realloc_r+0x16c>
    aa0e:	6850      	ldr	r0, [r2, #4]
    aa10:	1c11      	adds	r1, r2, #0
    aa12:	4652      	mov	r2, sl
    aa14:	4390      	bics	r0, r2
    aa16:	4682      	mov	sl, r0
    aa18:	2210      	movs	r2, #16
    aa1a:	44ca      	add	sl, r9
    aa1c:	1952      	adds	r2, r2, r5
    aa1e:	4592      	cmp	sl, r2
    aa20:	da00      	bge.n	aa24 <_realloc_r+0x304>
    aa22:	e6bd      	b.n	a7a0 <_realloc_r+0x80>
    aa24:	4b0f      	ldr	r3, [pc, #60]	; (aa64 <_realloc_r+0x344>)
    aa26:	1962      	adds	r2, r4, r5
    aa28:	4650      	mov	r0, sl
    aa2a:	609a      	str	r2, [r3, #8]
    aa2c:	1b41      	subs	r1, r0, r5
    aa2e:	2301      	movs	r3, #1
    aa30:	4319      	orrs	r1, r3
    aa32:	6051      	str	r1, [r2, #4]
    aa34:	6862      	ldr	r2, [r4, #4]
    aa36:	4013      	ands	r3, r2
    aa38:	431d      	orrs	r5, r3
    aa3a:	6065      	str	r5, [r4, #4]
    aa3c:	4640      	mov	r0, r8
    aa3e:	f7fa fc9b 	bl	5378 <__malloc_unlock>
    aa42:	1c37      	adds	r7, r6, #0
    aa44:	e722      	b.n	a88c <_realloc_r+0x16c>
    aa46:	1c38      	adds	r0, r7, #0
    aa48:	1c31      	adds	r1, r6, #0
    aa4a:	f7ff f8d3 	bl	9bf4 <memmove>
    aa4e:	9803      	ldr	r0, [sp, #12]
    aa50:	4652      	mov	r2, sl
    aa52:	6853      	ldr	r3, [r2, #4]
    aa54:	4683      	mov	fp, r0
    aa56:	4654      	mov	r4, sl
    aa58:	e708      	b.n	a86c <_realloc_r+0x14c>
    aa5a:	1c38      	adds	r0, r7, #0
    aa5c:	1c31      	adds	r1, r6, #0
    aa5e:	f7ff f8c9 	bl	9bf4 <memmove>
    aa62:	e77b      	b.n	a95c <_realloc_r+0x23c>
    aa64:	40000430 	.word	0x40000430
    aa68:	444b      	add	r3, r9
    aa6a:	9303      	str	r3, [sp, #12]
    aa6c:	181b      	adds	r3, r3, r0
    aa6e:	469b      	mov	fp, r3
    aa70:	1c2b      	adds	r3, r5, #0
    aa72:	3310      	adds	r3, #16
    aa74:	459b      	cmp	fp, r3
    aa76:	da00      	bge.n	aa7a <_realloc_r+0x35a>
    aa78:	e77a      	b.n	a970 <_realloc_r+0x250>
    aa7a:	4652      	mov	r2, sl
    aa7c:	68d3      	ldr	r3, [r2, #12]
    aa7e:	2004      	movs	r0, #4
    aa80:	6892      	ldr	r2, [r2, #8]
    aa82:	4240      	negs	r0, r0
    aa84:	60d3      	str	r3, [r2, #12]
    aa86:	609a      	str	r2, [r3, #8]
    aa88:	2308      	movs	r3, #8
    aa8a:	1c02      	adds	r2, r0, #0
    aa8c:	1c1f      	adds	r7, r3, #0
    aa8e:	444a      	add	r2, r9
    aa90:	4457      	add	r7, sl
    aa92:	2a24      	cmp	r2, #36	; 0x24
    aa94:	d84e      	bhi.n	ab34 <_realloc_r+0x414>
    aa96:	1c39      	adds	r1, r7, #0
    aa98:	2a13      	cmp	r2, #19
    aa9a:	d921      	bls.n	aae0 <_realloc_r+0x3c0>
    aa9c:	1c33      	adds	r3, r6, #0
    aa9e:	cb02      	ldmia	r3!, {r1}
    aaa0:	4650      	mov	r0, sl
    aaa2:	6081      	str	r1, [r0, #8]
    aaa4:	6871      	ldr	r1, [r6, #4]
    aaa6:	60c1      	str	r1, [r0, #12]
    aaa8:	2010      	movs	r0, #16
    aaaa:	1c01      	adds	r1, r0, #0
    aaac:	4451      	add	r1, sl
    aaae:	1d1e      	adds	r6, r3, #4
    aab0:	2a1b      	cmp	r2, #27
    aab2:	d915      	bls.n	aae0 <_realloc_r+0x3c0>
    aab4:	685b      	ldr	r3, [r3, #4]
    aab6:	4651      	mov	r1, sl
    aab8:	610b      	str	r3, [r1, #16]
    aaba:	6871      	ldr	r1, [r6, #4]
    aabc:	4650      	mov	r0, sl
    aabe:	6141      	str	r1, [r0, #20]
    aac0:	2018      	movs	r0, #24
    aac2:	1c01      	adds	r1, r0, #0
    aac4:	1d33      	adds	r3, r6, #4
    aac6:	4451      	add	r1, sl
    aac8:	3608      	adds	r6, #8
    aaca:	2a24      	cmp	r2, #36	; 0x24
    aacc:	d108      	bne.n	aae0 <_realloc_r+0x3c0>
    aace:	685b      	ldr	r3, [r3, #4]
    aad0:	4651      	mov	r1, sl
    aad2:	618b      	str	r3, [r1, #24]
    aad4:	6873      	ldr	r3, [r6, #4]
    aad6:	3a04      	subs	r2, #4
    aad8:	61cb      	str	r3, [r1, #28]
    aada:	1c11      	adds	r1, r2, #0
    aadc:	4451      	add	r1, sl
    aade:	3608      	adds	r6, #8
    aae0:	1c32      	adds	r2, r6, #0
    aae2:	ca01      	ldmia	r2!, {r0}
    aae4:	1c0b      	adds	r3, r1, #0
    aae6:	c301      	stmia	r3!, {r0}
    aae8:	6870      	ldr	r0, [r6, #4]
    aaea:	6048      	str	r0, [r1, #4]
    aaec:	6852      	ldr	r2, [r2, #4]
    aaee:	605a      	str	r2, [r3, #4]
    aaf0:	1c2a      	adds	r2, r5, #0
    aaf2:	4b13      	ldr	r3, [pc, #76]	; (ab40 <_realloc_r+0x420>)
    aaf4:	4452      	add	r2, sl
    aaf6:	4659      	mov	r1, fp
    aaf8:	1b48      	subs	r0, r1, r5
    aafa:	609a      	str	r2, [r3, #8]
    aafc:	2301      	movs	r3, #1
    aafe:	4318      	orrs	r0, r3
    ab00:	6050      	str	r0, [r2, #4]
    ab02:	4650      	mov	r0, sl
    ab04:	6842      	ldr	r2, [r0, #4]
    ab06:	4013      	ands	r3, r2
    ab08:	431d      	orrs	r5, r3
    ab0a:	6045      	str	r5, [r0, #4]
    ab0c:	4640      	mov	r0, r8
    ab0e:	f7fa fc33 	bl	5378 <__malloc_unlock>
    ab12:	e6bb      	b.n	a88c <_realloc_r+0x16c>
    ab14:	6852      	ldr	r2, [r2, #4]
    ab16:	2103      	movs	r1, #3
    ab18:	438a      	bics	r2, r1
    ab1a:	4693      	mov	fp, r2
    ab1c:	1c27      	adds	r7, r4, #0
    ab1e:	44cb      	add	fp, r9
    ab20:	3708      	adds	r7, #8
    ab22:	e6a3      	b.n	a86c <_realloc_r+0x14c>
    ab24:	1c31      	adds	r1, r6, #0
    ab26:	1c38      	adds	r0, r7, #0
    ab28:	f7ff f864 	bl	9bf4 <memmove>
    ab2c:	4651      	mov	r1, sl
    ab2e:	684b      	ldr	r3, [r1, #4]
    ab30:	4654      	mov	r4, sl
    ab32:	e69b      	b.n	a86c <_realloc_r+0x14c>
    ab34:	1c38      	adds	r0, r7, #0
    ab36:	1c31      	adds	r1, r6, #0
    ab38:	f7ff f85c 	bl	9bf4 <memmove>
    ab3c:	e7d8      	b.n	aaf0 <_realloc_r+0x3d0>
    ab3e:	46c0      	nop			; (mov r8, r8)
    ab40:	40000430 	.word	0x40000430

0000ab44 <__fpclassifyd>:
    ab44:	b530      	push	{r4, r5, lr}
    ab46:	1c02      	adds	r2, r0, #0
    ab48:	1c0b      	adds	r3, r1, #0
    ab4a:	1c11      	adds	r1, r2, #0
    ab4c:	2002      	movs	r0, #2
    ab4e:	4319      	orrs	r1, r3
    ab50:	d028      	beq.n	aba4 <__fpclassifyd+0x60>
    ab52:	4251      	negs	r1, r2
    ab54:	414a      	adcs	r2, r1
    ab56:	2a00      	cmp	r2, #0
    ab58:	d127      	bne.n	abaa <__fpclassifyd+0x66>
    ab5a:	4d1c      	ldr	r5, [pc, #112]	; (abcc <__fpclassifyd+0x88>)
    ab5c:	481c      	ldr	r0, [pc, #112]	; (abd0 <__fpclassifyd+0x8c>)
    ab5e:	195c      	adds	r4, r3, r5
    ab60:	2100      	movs	r1, #0
    ab62:	42a0      	cmp	r0, r4
    ab64:	4149      	adcs	r1, r1
    ab66:	2900      	cmp	r1, #0
    ab68:	d12c      	bne.n	abc4 <__fpclassifyd+0x80>
    ab6a:	4d1a      	ldr	r5, [pc, #104]	; (abd4 <__fpclassifyd+0x90>)
    ab6c:	195c      	adds	r4, r3, r5
    ab6e:	42a0      	cmp	r0, r4
    ab70:	4149      	adcs	r1, r1
    ab72:	2900      	cmp	r1, #0
    ab74:	d126      	bne.n	abc4 <__fpclassifyd+0x80>
    ab76:	2080      	movs	r0, #128	; 0x80
    ab78:	0600      	lsls	r0, r0, #24
    ab7a:	181c      	adds	r4, r3, r0
    ab7c:	4816      	ldr	r0, [pc, #88]	; (abd8 <__fpclassifyd+0x94>)
    ab7e:	42a0      	cmp	r0, r4
    ab80:	4149      	adcs	r1, r1
    ab82:	2900      	cmp	r1, #0
    ab84:	d120      	bne.n	abc8 <__fpclassifyd+0x84>
    ab86:	4298      	cmp	r0, r3
    ab88:	4149      	adcs	r1, r1
    ab8a:	2900      	cmp	r1, #0
    ab8c:	d11c      	bne.n	abc8 <__fpclassifyd+0x84>
    ab8e:	2180      	movs	r1, #128	; 0x80
    ab90:	4c12      	ldr	r4, [pc, #72]	; (abdc <__fpclassifyd+0x98>)
    ab92:	0349      	lsls	r1, r1, #13
    ab94:	1858      	adds	r0, r3, r1
    ab96:	191b      	adds	r3, r3, r4
    ab98:	4241      	negs	r1, r0
    ab9a:	4148      	adcs	r0, r1
    ab9c:	4259      	negs	r1, r3
    ab9e:	414b      	adcs	r3, r1
    aba0:	4318      	orrs	r0, r3
    aba2:	4010      	ands	r0, r2
    aba4:	bc30      	pop	{r4, r5}
    aba6:	bc02      	pop	{r1}
    aba8:	4708      	bx	r1
    abaa:	2480      	movs	r4, #128	; 0x80
    abac:	0624      	lsls	r4, r4, #24
    abae:	1919      	adds	r1, r3, r4
    abb0:	2900      	cmp	r1, #0
    abb2:	d0f7      	beq.n	aba4 <__fpclassifyd+0x60>
    abb4:	4d05      	ldr	r5, [pc, #20]	; (abcc <__fpclassifyd+0x88>)
    abb6:	4806      	ldr	r0, [pc, #24]	; (abd0 <__fpclassifyd+0x8c>)
    abb8:	195c      	adds	r4, r3, r5
    abba:	2100      	movs	r1, #0
    abbc:	42a0      	cmp	r0, r4
    abbe:	4149      	adcs	r1, r1
    abc0:	2900      	cmp	r1, #0
    abc2:	d0d2      	beq.n	ab6a <__fpclassifyd+0x26>
    abc4:	2004      	movs	r0, #4
    abc6:	e7ed      	b.n	aba4 <__fpclassifyd+0x60>
    abc8:	2003      	movs	r0, #3
    abca:	e7eb      	b.n	aba4 <__fpclassifyd+0x60>
    abcc:	7ff00000 	.word	0x7ff00000
    abd0:	7fdfffff 	.word	0x7fdfffff
    abd4:	fff00000 	.word	0xfff00000
    abd8:	000fffff 	.word	0x000fffff
    abdc:	80100000 	.word	0x80100000

0000abe0 <strcmp>:
    abe0:	7802      	ldrb	r2, [r0, #0]
    abe2:	780b      	ldrb	r3, [r1, #0]
    abe4:	3001      	adds	r0, #1
    abe6:	3101      	adds	r1, #1
    abe8:	2a00      	cmp	r2, #0
    abea:	d001      	beq.n	abf0 <strcmp+0x10>
    abec:	429a      	cmp	r2, r3
    abee:	d0f7      	beq.n	abe0 <strcmp>
    abf0:	1ad0      	subs	r0, r2, r3
    abf2:	4770      	bx	lr

0000abf4 <__ssprint_r>:
    abf4:	b5f0      	push	{r4, r5, r6, r7, lr}
    abf6:	465f      	mov	r7, fp
    abf8:	4656      	mov	r6, sl
    abfa:	464d      	mov	r5, r9
    abfc:	4644      	mov	r4, r8
    abfe:	b4f0      	push	{r4, r5, r6, r7}
    ac00:	6894      	ldr	r4, [r2, #8]
    ac02:	b083      	sub	sp, #12
    ac04:	9001      	str	r0, [sp, #4]
    ac06:	1c0d      	adds	r5, r1, #0
    ac08:	1c16      	adds	r6, r2, #0
    ac0a:	6817      	ldr	r7, [r2, #0]
    ac0c:	2c00      	cmp	r4, #0
    ac0e:	d076      	beq.n	acfe <__ssprint_r+0x10a>
    ac10:	6808      	ldr	r0, [r1, #0]
    ac12:	2100      	movs	r1, #0
    ac14:	1c0c      	adds	r4, r1, #0
    ac16:	468a      	mov	sl, r1
    ac18:	68ab      	ldr	r3, [r5, #8]
    ac1a:	2c00      	cmp	r4, #0
    ac1c:	d04a      	beq.n	acb4 <__ssprint_r+0xc0>
    ac1e:	4698      	mov	r8, r3
    ac20:	4699      	mov	r9, r3
    ac22:	4544      	cmp	r4, r8
    ac24:	d350      	bcc.n	acc8 <__ssprint_r+0xd4>
    ac26:	2190      	movs	r1, #144	; 0x90
    ac28:	89ab      	ldrh	r3, [r5, #12]
    ac2a:	00c9      	lsls	r1, r1, #3
    ac2c:	420b      	tst	r3, r1
    ac2e:	d031      	beq.n	ac94 <__ssprint_r+0xa0>
    ac30:	6929      	ldr	r1, [r5, #16]
    ac32:	696a      	ldr	r2, [r5, #20]
    ac34:	1a40      	subs	r0, r0, r1
    ac36:	4683      	mov	fp, r0
    ac38:	0050      	lsls	r0, r2, #1
    ac3a:	1882      	adds	r2, r0, r2
    ac3c:	0fd0      	lsrs	r0, r2, #31
    ac3e:	1882      	adds	r2, r0, r2
    ac40:	1052      	asrs	r2, r2, #1
    ac42:	1c60      	adds	r0, r4, #1
    ac44:	4691      	mov	r9, r2
    ac46:	4458      	add	r0, fp
    ac48:	4581      	cmp	r9, r0
    ac4a:	d201      	bcs.n	ac50 <__ssprint_r+0x5c>
    ac4c:	4681      	mov	r9, r0
    ac4e:	1c02      	adds	r2, r0, #0
    ac50:	2080      	movs	r0, #128	; 0x80
    ac52:	00c0      	lsls	r0, r0, #3
    ac54:	4203      	tst	r3, r0
    ac56:	d03a      	beq.n	acce <__ssprint_r+0xda>
    ac58:	1c11      	adds	r1, r2, #0
    ac5a:	9801      	ldr	r0, [sp, #4]
    ac5c:	f7fa f840 	bl	4ce0 <_malloc_r>
    ac60:	2100      	movs	r1, #0
    ac62:	4680      	mov	r8, r0
    ac64:	4588      	cmp	r8, r1
    ac66:	d03d      	beq.n	ace4 <__ssprint_r+0xf0>
    ac68:	465a      	mov	r2, fp
    ac6a:	6929      	ldr	r1, [r5, #16]
    ac6c:	f7fa fabe 	bl	51ec <memcpy>
    ac70:	89ab      	ldrh	r3, [r5, #12]
    ac72:	4828      	ldr	r0, [pc, #160]	; (ad14 <__ssprint_r+0x120>)
    ac74:	2280      	movs	r2, #128	; 0x80
    ac76:	4003      	ands	r3, r0
    ac78:	4313      	orrs	r3, r2
    ac7a:	81ab      	strh	r3, [r5, #12]
    ac7c:	4643      	mov	r3, r8
    ac7e:	464a      	mov	r2, r9
    ac80:	4640      	mov	r0, r8
    ac82:	4659      	mov	r1, fp
    ac84:	612b      	str	r3, [r5, #16]
    ac86:	4458      	add	r0, fp
    ac88:	1a53      	subs	r3, r2, r1
    ac8a:	6028      	str	r0, [r5, #0]
    ac8c:	616a      	str	r2, [r5, #20]
    ac8e:	60ab      	str	r3, [r5, #8]
    ac90:	46a0      	mov	r8, r4
    ac92:	46a1      	mov	r9, r4
    ac94:	464a      	mov	r2, r9
    ac96:	4651      	mov	r1, sl
    ac98:	f7fe ffac 	bl	9bf4 <memmove>
    ac9c:	68ab      	ldr	r3, [r5, #8]
    ac9e:	4642      	mov	r2, r8
    aca0:	6828      	ldr	r0, [r5, #0]
    aca2:	1a9b      	subs	r3, r3, r2
    aca4:	68b2      	ldr	r2, [r6, #8]
    aca6:	4448      	add	r0, r9
    aca8:	1b14      	subs	r4, r2, r4
    acaa:	60ab      	str	r3, [r5, #8]
    acac:	6028      	str	r0, [r5, #0]
    acae:	60b4      	str	r4, [r6, #8]
    acb0:	2c00      	cmp	r4, #0
    acb2:	d024      	beq.n	acfe <__ssprint_r+0x10a>
    acb4:	683a      	ldr	r2, [r7, #0]
    acb6:	687c      	ldr	r4, [r7, #4]
    acb8:	4692      	mov	sl, r2
    acba:	3708      	adds	r7, #8
    acbc:	2c00      	cmp	r4, #0
    acbe:	d0f9      	beq.n	acb4 <__ssprint_r+0xc0>
    acc0:	4698      	mov	r8, r3
    acc2:	4699      	mov	r9, r3
    acc4:	4544      	cmp	r4, r8
    acc6:	d2ae      	bcs.n	ac26 <__ssprint_r+0x32>
    acc8:	46a0      	mov	r8, r4
    acca:	46a1      	mov	r9, r4
    accc:	e7e2      	b.n	ac94 <__ssprint_r+0xa0>
    acce:	9801      	ldr	r0, [sp, #4]
    acd0:	f7ff fd26 	bl	a720 <_realloc_r>
    acd4:	2100      	movs	r1, #0
    acd6:	4680      	mov	r8, r0
    acd8:	4588      	cmp	r8, r1
    acda:	d1cf      	bne.n	ac7c <__ssprint_r+0x88>
    acdc:	6929      	ldr	r1, [r5, #16]
    acde:	9801      	ldr	r0, [sp, #4]
    ace0:	f7f9 feb4 	bl	4a4c <_free_r>
    ace4:	9a01      	ldr	r2, [sp, #4]
    ace6:	230c      	movs	r3, #12
    ace8:	6013      	str	r3, [r2, #0]
    acea:	89ab      	ldrh	r3, [r5, #12]
    acec:	2240      	movs	r2, #64	; 0x40
    acee:	4313      	orrs	r3, r2
    acf0:	81ab      	strh	r3, [r5, #12]
    acf2:	2001      	movs	r0, #1
    acf4:	2300      	movs	r3, #0
    acf6:	60b3      	str	r3, [r6, #8]
    acf8:	6073      	str	r3, [r6, #4]
    acfa:	4240      	negs	r0, r0
    acfc:	e001      	b.n	ad02 <__ssprint_r+0x10e>
    acfe:	6074      	str	r4, [r6, #4]
    ad00:	1c20      	adds	r0, r4, #0
    ad02:	b003      	add	sp, #12
    ad04:	bc3c      	pop	{r2, r3, r4, r5}
    ad06:	4690      	mov	r8, r2
    ad08:	4699      	mov	r9, r3
    ad0a:	46a2      	mov	sl, r4
    ad0c:	46ab      	mov	fp, r5
    ad0e:	bcf0      	pop	{r4, r5, r6, r7}
    ad10:	bc02      	pop	{r1}
    ad12:	4708      	bx	r1
    ad14:	fffffb7f 	.word	0xfffffb7f

0000ad18 <_svfiprintf_r>:
    ad18:	b5f0      	push	{r4, r5, r6, r7, lr}
    ad1a:	465f      	mov	r7, fp
    ad1c:	4656      	mov	r6, sl
    ad1e:	464d      	mov	r5, r9
    ad20:	4644      	mov	r4, r8
    ad22:	b4f0      	push	{r4, r5, r6, r7}
    ad24:	b0ad      	sub	sp, #180	; 0xb4
    ad26:	9002      	str	r0, [sp, #8]
    ad28:	9307      	str	r3, [sp, #28]
    ad2a:	898b      	ldrh	r3, [r1, #12]
    ad2c:	468b      	mov	fp, r1
    ad2e:	1c15      	adds	r5, r2, #0
    ad30:	0618      	lsls	r0, r3, #24
    ad32:	d504      	bpl.n	ad3e <_svfiprintf_r+0x26>
    ad34:	690b      	ldr	r3, [r1, #16]
    ad36:	2b00      	cmp	r3, #0
    ad38:	d101      	bne.n	ad3e <_svfiprintf_r+0x26>
    ad3a:	f000 fd30 	bl	b79e <_svfiprintf_r+0xa86>
    ad3e:	2300      	movs	r3, #0
    ad40:	ac28      	add	r4, sp, #160	; 0xa0
    ad42:	a90e      	add	r1, sp, #56	; 0x38
    ad44:	46aa      	mov	sl, r5
    ad46:	9128      	str	r1, [sp, #160]	; 0xa0
    ad48:	60a3      	str	r3, [r4, #8]
    ad4a:	6063      	str	r3, [r4, #4]
    ad4c:	930c      	str	r3, [sp, #48]	; 0x30
    ad4e:	9305      	str	r3, [sp, #20]
    ad50:	1c0d      	adds	r5, r1, #0
    ad52:	4657      	mov	r7, sl
    ad54:	783b      	ldrb	r3, [r7, #0]
    ad56:	2b00      	cmp	r3, #0
    ad58:	d100      	bne.n	ad5c <_svfiprintf_r+0x44>
    ad5a:	e32a      	b.n	b3b2 <_svfiprintf_r+0x69a>
    ad5c:	2b25      	cmp	r3, #37	; 0x25
    ad5e:	d100      	bne.n	ad62 <_svfiprintf_r+0x4a>
    ad60:	e327      	b.n	b3b2 <_svfiprintf_r+0x69a>
    ad62:	1c3e      	adds	r6, r7, #0
    ad64:	e001      	b.n	ad6a <_svfiprintf_r+0x52>
    ad66:	2b00      	cmp	r3, #0
    ad68:	d003      	beq.n	ad72 <_svfiprintf_r+0x5a>
    ad6a:	3601      	adds	r6, #1
    ad6c:	7833      	ldrb	r3, [r6, #0]
    ad6e:	2b25      	cmp	r3, #37	; 0x25
    ad70:	d1f9      	bne.n	ad66 <_svfiprintf_r+0x4e>
    ad72:	1bf2      	subs	r2, r6, r7
    ad74:	4690      	mov	r8, r2
    ad76:	2000      	movs	r0, #0
    ad78:	4580      	cmp	r8, r0
    ad7a:	d010      	beq.n	ad9e <_svfiprintf_r+0x86>
    ad7c:	68a3      	ldr	r3, [r4, #8]
    ad7e:	4443      	add	r3, r8
    ad80:	602f      	str	r7, [r5, #0]
    ad82:	606a      	str	r2, [r5, #4]
    ad84:	60a3      	str	r3, [r4, #8]
    ad86:	6863      	ldr	r3, [r4, #4]
    ad88:	3301      	adds	r3, #1
    ad8a:	6063      	str	r3, [r4, #4]
    ad8c:	3508      	adds	r5, #8
    ad8e:	2b07      	cmp	r3, #7
    ad90:	dd00      	ble.n	ad94 <_svfiprintf_r+0x7c>
    ad92:	e39f      	b.n	b4d4 <_svfiprintf_r+0x7bc>
    ad94:	9905      	ldr	r1, [sp, #20]
    ad96:	1c0a      	adds	r2, r1, #0
    ad98:	4442      	add	r2, r8
    ad9a:	9205      	str	r2, [sp, #20]
    ad9c:	7833      	ldrb	r3, [r6, #0]
    ad9e:	2b00      	cmp	r3, #0
    ada0:	d100      	bne.n	ada4 <_svfiprintf_r+0x8c>
    ada2:	e31a      	b.n	b3da <_svfiprintf_r+0x6c2>
    ada4:	23af      	movs	r3, #175	; 0xaf
    ada6:	2000      	movs	r0, #0
    ada8:	446b      	add	r3, sp
    adaa:	7018      	strb	r0, [r3, #0]
    adac:	2100      	movs	r1, #0
    adae:	2240      	movs	r2, #64	; 0x40
    adb0:	7873      	ldrb	r3, [r6, #1]
    adb2:	1c77      	adds	r7, r6, #1
    adb4:	9104      	str	r1, [sp, #16]
    adb6:	2601      	movs	r6, #1
    adb8:	9100      	str	r1, [sp, #0]
    adba:	4690      	mov	r8, r2
    adbc:	2080      	movs	r0, #128	; 0x80
    adbe:	3a15      	subs	r2, #21
    adc0:	49cf      	ldr	r1, [pc, #828]	; (b100 <_svfiprintf_r+0x3e8>)
    adc2:	4276      	negs	r6, r6
    adc4:	4684      	mov	ip, r0
    adc6:	4692      	mov	sl, r2
    adc8:	3701      	adds	r7, #1
    adca:	1c1a      	adds	r2, r3, #0
    adcc:	3a20      	subs	r2, #32
    adce:	2a58      	cmp	r2, #88	; 0x58
    add0:	d964      	bls.n	ae9c <_svfiprintf_r+0x184>
    add2:	2b00      	cmp	r3, #0
    add4:	d100      	bne.n	add8 <_svfiprintf_r+0xc0>
    add6:	e300      	b.n	b3da <_svfiprintf_r+0x6c2>
    add8:	aa1e      	add	r2, sp, #120	; 0x78
    adda:	7013      	strb	r3, [r2, #0]
    addc:	23af      	movs	r3, #175	; 0xaf
    adde:	2101      	movs	r1, #1
    ade0:	2000      	movs	r0, #0
    ade2:	446b      	add	r3, sp
    ade4:	7018      	strb	r0, [r3, #0]
    ade6:	9101      	str	r1, [sp, #4]
    ade8:	9103      	str	r1, [sp, #12]
    adea:	920b      	str	r2, [sp, #44]	; 0x2c
    adec:	2100      	movs	r1, #0
    adee:	9106      	str	r1, [sp, #24]
    adf0:	9900      	ldr	r1, [sp, #0]
    adf2:	2302      	movs	r3, #2
    adf4:	4019      	ands	r1, r3
    adf6:	4689      	mov	r9, r1
    adf8:	d002      	beq.n	ae00 <_svfiprintf_r+0xe8>
    adfa:	9a01      	ldr	r2, [sp, #4]
    adfc:	18d2      	adds	r2, r2, r3
    adfe:	9201      	str	r2, [sp, #4]
    ae00:	9800      	ldr	r0, [sp, #0]
    ae02:	2384      	movs	r3, #132	; 0x84
    ae04:	4018      	ands	r0, r3
    ae06:	900d      	str	r0, [sp, #52]	; 0x34
    ae08:	d000      	beq.n	ae0c <_svfiprintf_r+0xf4>
    ae0a:	e201      	b.n	b210 <_svfiprintf_r+0x4f8>
    ae0c:	9904      	ldr	r1, [sp, #16]
    ae0e:	9a01      	ldr	r2, [sp, #4]
    ae10:	1a8e      	subs	r6, r1, r2
    ae12:	2e00      	cmp	r6, #0
    ae14:	dc00      	bgt.n	ae18 <_svfiprintf_r+0x100>
    ae16:	e1fb      	b.n	b210 <_svfiprintf_r+0x4f8>
    ae18:	2e10      	cmp	r6, #16
    ae1a:	dc01      	bgt.n	ae20 <_svfiprintf_r+0x108>
    ae1c:	f000 fcd5 	bl	b7ca <_svfiprintf_r+0xab2>
    ae20:	4bb8      	ldr	r3, [pc, #736]	; (b104 <_svfiprintf_r+0x3ec>)
    ae22:	469a      	mov	sl, r3
    ae24:	4652      	mov	r2, sl
    ae26:	2010      	movs	r0, #16
    ae28:	1c2b      	adds	r3, r5, #0
    ae2a:	46ba      	mov	sl, r7
    ae2c:	4680      	mov	r8, r0
    ae2e:	465d      	mov	r5, fp
    ae30:	1c17      	adds	r7, r2, #0
    ae32:	e005      	b.n	ae40 <_svfiprintf_r+0x128>
    ae34:	3308      	adds	r3, #8
    ae36:	1c1a      	adds	r2, r3, #0
    ae38:	3e10      	subs	r6, #16
    ae3a:	3208      	adds	r2, #8
    ae3c:	2e10      	cmp	r6, #16
    ae3e:	dd18      	ble.n	ae72 <_svfiprintf_r+0x15a>
    ae40:	4642      	mov	r2, r8
    ae42:	605a      	str	r2, [r3, #4]
    ae44:	68a2      	ldr	r2, [r4, #8]
    ae46:	3210      	adds	r2, #16
    ae48:	601f      	str	r7, [r3, #0]
    ae4a:	60a2      	str	r2, [r4, #8]
    ae4c:	6862      	ldr	r2, [r4, #4]
    ae4e:	3201      	adds	r2, #1
    ae50:	6062      	str	r2, [r4, #4]
    ae52:	2a07      	cmp	r2, #7
    ae54:	ddee      	ble.n	ae34 <_svfiprintf_r+0x11c>
    ae56:	9802      	ldr	r0, [sp, #8]
    ae58:	1c29      	adds	r1, r5, #0
    ae5a:	1c22      	adds	r2, r4, #0
    ae5c:	f7ff feca 	bl	abf4 <__ssprint_r>
    ae60:	2800      	cmp	r0, #0
    ae62:	d001      	beq.n	ae68 <_svfiprintf_r+0x150>
    ae64:	f000 fbf0 	bl	b648 <_svfiprintf_r+0x930>
    ae68:	3e10      	subs	r6, #16
    ae6a:	aa10      	add	r2, sp, #64	; 0x40
    ae6c:	ab0e      	add	r3, sp, #56	; 0x38
    ae6e:	2e10      	cmp	r6, #16
    ae70:	dce6      	bgt.n	ae40 <_svfiprintf_r+0x128>
    ae72:	46ab      	mov	fp, r5
    ae74:	1c1d      	adds	r5, r3, #0
    ae76:	1c3b      	adds	r3, r7, #0
    ae78:	4657      	mov	r7, sl
    ae7a:	469a      	mov	sl, r3
    ae7c:	4653      	mov	r3, sl
    ae7e:	602b      	str	r3, [r5, #0]
    ae80:	68a3      	ldr	r3, [r4, #8]
    ae82:	18f3      	adds	r3, r6, r3
    ae84:	606e      	str	r6, [r5, #4]
    ae86:	60a3      	str	r3, [r4, #8]
    ae88:	6863      	ldr	r3, [r4, #4]
    ae8a:	3301      	adds	r3, #1
    ae8c:	6063      	str	r3, [r4, #4]
    ae8e:	2b07      	cmp	r3, #7
    ae90:	dd00      	ble.n	ae94 <_svfiprintf_r+0x17c>
    ae92:	e3ce      	b.n	b632 <_svfiprintf_r+0x91a>
    ae94:	1c13      	adds	r3, r2, #0
    ae96:	3308      	adds	r3, #8
    ae98:	1c15      	adds	r5, r2, #0
    ae9a:	e1bb      	b.n	b214 <_svfiprintf_r+0x4fc>
    ae9c:	0092      	lsls	r2, r2, #2
    ae9e:	588a      	ldr	r2, [r1, r2]
    aea0:	4697      	mov	pc, r2
    aea2:	9800      	ldr	r0, [sp, #0]
    aea4:	2310      	movs	r3, #16
    aea6:	4318      	orrs	r0, r3
    aea8:	9000      	str	r0, [sp, #0]
    aeaa:	9900      	ldr	r1, [sp, #0]
    aeac:	2220      	movs	r2, #32
    aeae:	400a      	ands	r2, r1
    aeb0:	d100      	bne.n	aeb4 <_svfiprintf_r+0x19c>
    aeb2:	e385      	b.n	b5c0 <_svfiprintf_r+0x8a8>
    aeb4:	9b07      	ldr	r3, [sp, #28]
    aeb6:	2207      	movs	r2, #7
    aeb8:	3307      	adds	r3, #7
    aeba:	4393      	bics	r3, r2
    aebc:	6818      	ldr	r0, [r3, #0]
    aebe:	6859      	ldr	r1, [r3, #4]
    aec0:	3201      	adds	r2, #1
    aec2:	18d2      	adds	r2, r2, r3
    aec4:	9008      	str	r0, [sp, #32]
    aec6:	9109      	str	r1, [sp, #36]	; 0x24
    aec8:	9207      	str	r2, [sp, #28]
    aeca:	9a09      	ldr	r2, [sp, #36]	; 0x24
    aecc:	1c01      	adds	r1, r0, #0
    aece:	4311      	orrs	r1, r2
    aed0:	1e4b      	subs	r3, r1, #1
    aed2:	4199      	sbcs	r1, r3
    aed4:	2301      	movs	r3, #1
    aed6:	22af      	movs	r2, #175	; 0xaf
    aed8:	2000      	movs	r0, #0
    aeda:	446a      	add	r2, sp
    aedc:	7010      	strb	r0, [r2, #0]
    aede:	2e00      	cmp	r6, #0
    aee0:	db03      	blt.n	aeea <_svfiprintf_r+0x1d2>
    aee2:	9800      	ldr	r0, [sp, #0]
    aee4:	2280      	movs	r2, #128	; 0x80
    aee6:	4390      	bics	r0, r2
    aee8:	9000      	str	r0, [sp, #0]
    aeea:	2e00      	cmp	r6, #0
    aeec:	d102      	bne.n	aef4 <_svfiprintf_r+0x1dc>
    aeee:	2900      	cmp	r1, #0
    aef0:	d100      	bne.n	aef4 <_svfiprintf_r+0x1dc>
    aef2:	e261      	b.n	b3b8 <_svfiprintf_r+0x6a0>
    aef4:	2b01      	cmp	r3, #1
    aef6:	d100      	bne.n	aefa <_svfiprintf_r+0x1e2>
    aef8:	e31a      	b.n	b530 <_svfiprintf_r+0x818>
    aefa:	2b02      	cmp	r3, #2
    aefc:	d100      	bne.n	af00 <_svfiprintf_r+0x1e8>
    aefe:	e340      	b.n	b582 <_svfiprintf_r+0x86a>
    af00:	2107      	movs	r1, #7
    af02:	940b      	str	r4, [sp, #44]	; 0x2c
    af04:	9701      	str	r7, [sp, #4]
    af06:	9a08      	ldr	r2, [sp, #32]
    af08:	9b09      	ldr	r3, [sp, #36]	; 0x24
    af0a:	4688      	mov	r8, r1
    af0c:	46ac      	mov	ip, r5
    af0e:	1c21      	adds	r1, r4, #0
    af10:	0758      	lsls	r0, r3, #29
    af12:	4682      	mov	sl, r0
    af14:	4645      	mov	r5, r8
    af16:	08d0      	lsrs	r0, r2, #3
    af18:	4657      	mov	r7, sl
    af1a:	4307      	orrs	r7, r0
    af1c:	4015      	ands	r5, r2
    af1e:	08d8      	lsrs	r0, r3, #3
    af20:	3901      	subs	r1, #1
    af22:	3530      	adds	r5, #48	; 0x30
    af24:	1c03      	adds	r3, r0, #0
    af26:	1c38      	adds	r0, r7, #0
    af28:	700d      	strb	r5, [r1, #0]
    af2a:	1c3a      	adds	r2, r7, #0
    af2c:	4318      	orrs	r0, r3
    af2e:	d1ef      	bne.n	af10 <_svfiprintf_r+0x1f8>
    af30:	910b      	str	r1, [sp, #44]	; 0x2c
    af32:	9900      	ldr	r1, [sp, #0]
    af34:	9208      	str	r2, [sp, #32]
    af36:	9309      	str	r3, [sp, #36]	; 0x24
    af38:	1c2b      	adds	r3, r5, #0
    af3a:	9f01      	ldr	r7, [sp, #4]
    af3c:	4665      	mov	r5, ip
    af3e:	469c      	mov	ip, r3
    af40:	07c9      	lsls	r1, r1, #31
    af42:	d400      	bmi.n	af46 <_svfiprintf_r+0x22e>
    af44:	e386      	b.n	b654 <_svfiprintf_r+0x93c>
    af46:	2330      	movs	r3, #48	; 0x30
    af48:	459c      	cmp	ip, r3
    af4a:	d101      	bne.n	af50 <_svfiprintf_r+0x238>
    af4c:	f000 fc43 	bl	b7d6 <_svfiprintf_r+0xabe>
    af50:	990b      	ldr	r1, [sp, #44]	; 0x2c
    af52:	3901      	subs	r1, #1
    af54:	2330      	movs	r3, #48	; 0x30
    af56:	1a62      	subs	r2, r4, r1
    af58:	910b      	str	r1, [sp, #44]	; 0x2c
    af5a:	700b      	strb	r3, [r1, #0]
    af5c:	9203      	str	r2, [sp, #12]
    af5e:	9606      	str	r6, [sp, #24]
    af60:	9803      	ldr	r0, [sp, #12]
    af62:	9906      	ldr	r1, [sp, #24]
    af64:	9001      	str	r0, [sp, #4]
    af66:	4288      	cmp	r0, r1
    af68:	da00      	bge.n	af6c <_svfiprintf_r+0x254>
    af6a:	9101      	str	r1, [sp, #4]
    af6c:	22af      	movs	r2, #175	; 0xaf
    af6e:	446a      	add	r2, sp
    af70:	7813      	ldrb	r3, [r2, #0]
    af72:	9801      	ldr	r0, [sp, #4]
    af74:	1e5a      	subs	r2, r3, #1
    af76:	4193      	sbcs	r3, r2
    af78:	18c0      	adds	r0, r0, r3
    af7a:	9001      	str	r0, [sp, #4]
    af7c:	e738      	b.n	adf0 <_svfiprintf_r+0xd8>
    af7e:	9900      	ldr	r1, [sp, #0]
    af80:	2310      	movs	r3, #16
    af82:	4319      	orrs	r1, r3
    af84:	9100      	str	r1, [sp, #0]
    af86:	9a00      	ldr	r2, [sp, #0]
    af88:	2320      	movs	r3, #32
    af8a:	4013      	ands	r3, r2
    af8c:	d100      	bne.n	af90 <_svfiprintf_r+0x278>
    af8e:	e32c      	b.n	b5ea <_svfiprintf_r+0x8d2>
    af90:	9b07      	ldr	r3, [sp, #28]
    af92:	2207      	movs	r2, #7
    af94:	3307      	adds	r3, #7
    af96:	4393      	bics	r3, r2
    af98:	6819      	ldr	r1, [r3, #0]
    af9a:	685a      	ldr	r2, [r3, #4]
    af9c:	9108      	str	r1, [sp, #32]
    af9e:	9209      	str	r2, [sp, #36]	; 0x24
    afa0:	9908      	ldr	r1, [sp, #32]
    afa2:	2008      	movs	r0, #8
    afa4:	18c0      	adds	r0, r0, r3
    afa6:	4311      	orrs	r1, r2
    afa8:	1e4b      	subs	r3, r1, #1
    afaa:	4199      	sbcs	r1, r3
    afac:	9007      	str	r0, [sp, #28]
    afae:	2300      	movs	r3, #0
    afb0:	e791      	b.n	aed6 <_svfiprintf_r+0x1be>
    afb2:	9a00      	ldr	r2, [sp, #0]
    afb4:	2310      	movs	r3, #16
    afb6:	431a      	orrs	r2, r3
    afb8:	9200      	str	r2, [sp, #0]
    afba:	9b00      	ldr	r3, [sp, #0]
    afbc:	069b      	lsls	r3, r3, #26
    afbe:	d400      	bmi.n	afc2 <_svfiprintf_r+0x2aa>
    afc0:	e327      	b.n	b612 <_svfiprintf_r+0x8fa>
    afc2:	9b07      	ldr	r3, [sp, #28]
    afc4:	2207      	movs	r2, #7
    afc6:	3307      	adds	r3, #7
    afc8:	4393      	bics	r3, r2
    afca:	6819      	ldr	r1, [r3, #0]
    afcc:	685a      	ldr	r2, [r3, #4]
    afce:	2008      	movs	r0, #8
    afd0:	18c0      	adds	r0, r0, r3
    afd2:	9108      	str	r1, [sp, #32]
    afd4:	9209      	str	r2, [sp, #36]	; 0x24
    afd6:	9007      	str	r0, [sp, #28]
    afd8:	9909      	ldr	r1, [sp, #36]	; 0x24
    afda:	2900      	cmp	r1, #0
    afdc:	da00      	bge.n	afe0 <_svfiprintf_r+0x2c8>
    afde:	e357      	b.n	b690 <_svfiprintf_r+0x978>
    afe0:	9908      	ldr	r1, [sp, #32]
    afe2:	9a09      	ldr	r2, [sp, #36]	; 0x24
    afe4:	4311      	orrs	r1, r2
    afe6:	1e4b      	subs	r3, r1, #1
    afe8:	4199      	sbcs	r1, r3
    afea:	2301      	movs	r3, #1
    afec:	e777      	b.n	aede <_svfiprintf_r+0x1c6>
    afee:	9b07      	ldr	r3, [sp, #28]
    aff0:	9a07      	ldr	r2, [sp, #28]
    aff2:	681b      	ldr	r3, [r3, #0]
    aff4:	3204      	adds	r2, #4
    aff6:	9304      	str	r3, [sp, #16]
    aff8:	2b00      	cmp	r3, #0
    affa:	db00      	blt.n	affe <_svfiprintf_r+0x2e6>
    affc:	e326      	b.n	b64c <_svfiprintf_r+0x934>
    affe:	9804      	ldr	r0, [sp, #16]
    b000:	4240      	negs	r0, r0
    b002:	9004      	str	r0, [sp, #16]
    b004:	9207      	str	r2, [sp, #28]
    b006:	9a00      	ldr	r2, [sp, #0]
    b008:	2304      	movs	r3, #4
    b00a:	431a      	orrs	r2, r3
    b00c:	9200      	str	r2, [sp, #0]
    b00e:	783b      	ldrb	r3, [r7, #0]
    b010:	e6da      	b.n	adc8 <_svfiprintf_r+0xb0>
    b012:	9b00      	ldr	r3, [sp, #0]
    b014:	069b      	lsls	r3, r3, #26
    b016:	d500      	bpl.n	b01a <_svfiprintf_r+0x302>
    b018:	e346      	b.n	b6a8 <_svfiprintf_r+0x990>
    b01a:	9a00      	ldr	r2, [sp, #0]
    b01c:	06d2      	lsls	r2, r2, #27
    b01e:	d400      	bmi.n	b022 <_svfiprintf_r+0x30a>
    b020:	e38c      	b.n	b73c <_svfiprintf_r+0xa24>
    b022:	9807      	ldr	r0, [sp, #28]
    b024:	9905      	ldr	r1, [sp, #20]
    b026:	6803      	ldr	r3, [r0, #0]
    b028:	3004      	adds	r0, #4
    b02a:	6019      	str	r1, [r3, #0]
    b02c:	9007      	str	r0, [sp, #28]
    b02e:	e691      	b.n	ad54 <_svfiprintf_r+0x3c>
    b030:	9b00      	ldr	r3, [sp, #0]
    b032:	2020      	movs	r0, #32
    b034:	4303      	orrs	r3, r0
    b036:	9300      	str	r3, [sp, #0]
    b038:	783b      	ldrb	r3, [r7, #0]
    b03a:	e6c5      	b.n	adc8 <_svfiprintf_r+0xb0>
    b03c:	9b07      	ldr	r3, [sp, #28]
    b03e:	1c18      	adds	r0, r3, #0
    b040:	681b      	ldr	r3, [r3, #0]
    b042:	9a00      	ldr	r2, [sp, #0]
    b044:	9308      	str	r3, [sp, #32]
    b046:	2302      	movs	r3, #2
    b048:	2100      	movs	r1, #0
    b04a:	431a      	orrs	r2, r3
    b04c:	9109      	str	r1, [sp, #36]	; 0x24
    b04e:	9200      	str	r2, [sp, #0]
    b050:	3130      	adds	r1, #48	; 0x30
    b052:	aa2b      	add	r2, sp, #172	; 0xac
    b054:	3004      	adds	r0, #4
    b056:	7011      	strb	r1, [r2, #0]
    b058:	3148      	adds	r1, #72	; 0x48
    b05a:	7051      	strb	r1, [r2, #1]
    b05c:	9007      	str	r0, [sp, #28]
    b05e:	9908      	ldr	r1, [sp, #32]
    b060:	4829      	ldr	r0, [pc, #164]	; (b108 <_svfiprintf_r+0x3f0>)
    b062:	1e4a      	subs	r2, r1, #1
    b064:	4191      	sbcs	r1, r2
    b066:	900c      	str	r0, [sp, #48]	; 0x30
    b068:	e735      	b.n	aed6 <_svfiprintf_r+0x1be>
    b06a:	4927      	ldr	r1, [pc, #156]	; (b108 <_svfiprintf_r+0x3f0>)
    b06c:	9800      	ldr	r0, [sp, #0]
    b06e:	910c      	str	r1, [sp, #48]	; 0x30
    b070:	2120      	movs	r1, #32
    b072:	4001      	ands	r1, r0
    b074:	d050      	beq.n	b118 <_svfiprintf_r+0x400>
    b076:	9a07      	ldr	r2, [sp, #28]
    b078:	2107      	movs	r1, #7
    b07a:	3207      	adds	r2, #7
    b07c:	438a      	bics	r2, r1
    b07e:	3101      	adds	r1, #1
    b080:	1889      	adds	r1, r1, r2
    b082:	9107      	str	r1, [sp, #28]
    b084:	6810      	ldr	r0, [r2, #0]
    b086:	6851      	ldr	r1, [r2, #4]
    b088:	9008      	str	r0, [sp, #32]
    b08a:	9109      	str	r1, [sp, #36]	; 0x24
    b08c:	9a09      	ldr	r2, [sp, #36]	; 0x24
    b08e:	9908      	ldr	r1, [sp, #32]
    b090:	4311      	orrs	r1, r2
    b092:	1e4a      	subs	r2, r1, #1
    b094:	4191      	sbcs	r1, r2
    b096:	2900      	cmp	r1, #0
    b098:	d00d      	beq.n	b0b6 <_svfiprintf_r+0x39e>
    b09a:	9800      	ldr	r0, [sp, #0]
    b09c:	2201      	movs	r2, #1
    b09e:	4210      	tst	r0, r2
    b0a0:	d009      	beq.n	b0b6 <_svfiprintf_r+0x39e>
    b0a2:	a92b      	add	r1, sp, #172	; 0xac
    b0a4:	2030      	movs	r0, #48	; 0x30
    b0a6:	704b      	strb	r3, [r1, #1]
    b0a8:	7008      	strb	r0, [r1, #0]
    b0aa:	9900      	ldr	r1, [sp, #0]
    b0ac:	2302      	movs	r3, #2
    b0ae:	4319      	orrs	r1, r3
    b0b0:	9100      	str	r1, [sp, #0]
    b0b2:	1c11      	adds	r1, r2, #0
    b0b4:	e70f      	b.n	aed6 <_svfiprintf_r+0x1be>
    b0b6:	2302      	movs	r3, #2
    b0b8:	e70d      	b.n	aed6 <_svfiprintf_r+0x1be>
    b0ba:	21af      	movs	r1, #175	; 0xaf
    b0bc:	2200      	movs	r2, #0
    b0be:	4469      	add	r1, sp
    b0c0:	9b07      	ldr	r3, [sp, #28]
    b0c2:	700a      	strb	r2, [r1, #0]
    b0c4:	1c18      	adds	r0, r3, #0
    b0c6:	681b      	ldr	r3, [r3, #0]
    b0c8:	3004      	adds	r0, #4
    b0ca:	9007      	str	r0, [sp, #28]
    b0cc:	930b      	str	r3, [sp, #44]	; 0x2c
    b0ce:	2b00      	cmp	r3, #0
    b0d0:	d100      	bne.n	b0d4 <_svfiprintf_r+0x3bc>
    b0d2:	e388      	b.n	b7e6 <_svfiprintf_r+0xace>
    b0d4:	2e00      	cmp	r6, #0
    b0d6:	da00      	bge.n	b0da <_svfiprintf_r+0x3c2>
    b0d8:	e313      	b.n	b702 <_svfiprintf_r+0x9ea>
    b0da:	980b      	ldr	r0, [sp, #44]	; 0x2c
    b0dc:	2100      	movs	r1, #0
    b0de:	1c32      	adds	r2, r6, #0
    b0e0:	f7fe fd40 	bl	9b64 <memchr>
    b0e4:	2800      	cmp	r0, #0
    b0e6:	d100      	bne.n	b0ea <_svfiprintf_r+0x3d2>
    b0e8:	e391      	b.n	b80e <_svfiprintf_r+0xaf6>
    b0ea:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b0ec:	1a40      	subs	r0, r0, r1
    b0ee:	9003      	str	r0, [sp, #12]
    b0f0:	42b0      	cmp	r0, r6
    b0f2:	dc00      	bgt.n	b0f6 <_svfiprintf_r+0x3de>
    b0f4:	e31e      	b.n	b734 <_svfiprintf_r+0xa1c>
    b0f6:	2300      	movs	r3, #0
    b0f8:	9603      	str	r6, [sp, #12]
    b0fa:	9306      	str	r3, [sp, #24]
    b0fc:	e730      	b.n	af60 <_svfiprintf_r+0x248>
    b0fe:	46c0      	nop			; (mov r8, r8)
    b100:	0000e188 	.word	0x0000e188
    b104:	0000e2ec 	.word	0x0000e2ec
    b108:	0000e90c 	.word	0x0000e90c
    b10c:	4abf      	ldr	r2, [pc, #764]	; (b40c <_svfiprintf_r+0x6f4>)
    b10e:	9800      	ldr	r0, [sp, #0]
    b110:	2120      	movs	r1, #32
    b112:	920c      	str	r2, [sp, #48]	; 0x30
    b114:	4001      	ands	r1, r0
    b116:	d1ae      	bne.n	b076 <_svfiprintf_r+0x35e>
    b118:	9800      	ldr	r0, [sp, #0]
    b11a:	2210      	movs	r2, #16
    b11c:	4002      	ands	r2, r0
    b11e:	d000      	beq.n	b122 <_svfiprintf_r+0x40a>
    b120:	e2cc      	b.n	b6bc <_svfiprintf_r+0x9a4>
    b122:	9800      	ldr	r0, [sp, #0]
    b124:	2140      	movs	r1, #64	; 0x40
    b126:	4001      	ands	r1, r0
    b128:	d100      	bne.n	b12c <_svfiprintf_r+0x414>
    b12a:	e324      	b.n	b776 <_svfiprintf_r+0xa5e>
    b12c:	9907      	ldr	r1, [sp, #28]
    b12e:	8809      	ldrh	r1, [r1, #0]
    b130:	9209      	str	r2, [sp, #36]	; 0x24
    b132:	9a07      	ldr	r2, [sp, #28]
    b134:	3204      	adds	r2, #4
    b136:	9108      	str	r1, [sp, #32]
    b138:	9207      	str	r2, [sp, #28]
    b13a:	e7a7      	b.n	b08c <_svfiprintf_r+0x374>
    b13c:	783b      	ldrb	r3, [r7, #0]
    b13e:	2b6c      	cmp	r3, #108	; 0x6c
    b140:	d100      	bne.n	b144 <_svfiprintf_r+0x42c>
    b142:	e2d6      	b.n	b6f2 <_svfiprintf_r+0x9da>
    b144:	9800      	ldr	r0, [sp, #0]
    b146:	2210      	movs	r2, #16
    b148:	4310      	orrs	r0, r2
    b14a:	9000      	str	r0, [sp, #0]
    b14c:	e63c      	b.n	adc8 <_svfiprintf_r+0xb0>
    b14e:	9b00      	ldr	r3, [sp, #0]
    b150:	4640      	mov	r0, r8
    b152:	4303      	orrs	r3, r0
    b154:	9300      	str	r3, [sp, #0]
    b156:	783b      	ldrb	r3, [r7, #0]
    b158:	e636      	b.n	adc8 <_svfiprintf_r+0xb0>
    b15a:	9a07      	ldr	r2, [sp, #28]
    b15c:	1c11      	adds	r1, r2, #0
    b15e:	6812      	ldr	r2, [r2, #0]
    b160:	ab1e      	add	r3, sp, #120	; 0x78
    b162:	3104      	adds	r1, #4
    b164:	701a      	strb	r2, [r3, #0]
    b166:	22af      	movs	r2, #175	; 0xaf
    b168:	9107      	str	r1, [sp, #28]
    b16a:	2000      	movs	r0, #0
    b16c:	2101      	movs	r1, #1
    b16e:	446a      	add	r2, sp
    b170:	7010      	strb	r0, [r2, #0]
    b172:	9101      	str	r1, [sp, #4]
    b174:	9103      	str	r1, [sp, #12]
    b176:	930b      	str	r3, [sp, #44]	; 0x2c
    b178:	e638      	b.n	adec <_svfiprintf_r+0xd4>
    b17a:	23af      	movs	r3, #175	; 0xaf
    b17c:	446b      	add	r3, sp
    b17e:	4650      	mov	r0, sl
    b180:	7018      	strb	r0, [r3, #0]
    b182:	783b      	ldrb	r3, [r7, #0]
    b184:	e620      	b.n	adc8 <_svfiprintf_r+0xb0>
    b186:	9800      	ldr	r0, [sp, #0]
    b188:	2301      	movs	r3, #1
    b18a:	4318      	orrs	r0, r3
    b18c:	9000      	str	r0, [sp, #0]
    b18e:	783b      	ldrb	r3, [r7, #0]
    b190:	e61a      	b.n	adc8 <_svfiprintf_r+0xb0>
    b192:	20af      	movs	r0, #175	; 0xaf
    b194:	4468      	add	r0, sp
    b196:	7803      	ldrb	r3, [r0, #0]
    b198:	2b00      	cmp	r3, #0
    b19a:	d000      	beq.n	b19e <_svfiprintf_r+0x486>
    b19c:	e2a6      	b.n	b6ec <_svfiprintf_r+0x9d4>
    b19e:	2220      	movs	r2, #32
    b1a0:	7002      	strb	r2, [r0, #0]
    b1a2:	783b      	ldrb	r3, [r7, #0]
    b1a4:	e610      	b.n	adc8 <_svfiprintf_r+0xb0>
    b1a6:	1c1a      	adds	r2, r3, #0
    b1a8:	2000      	movs	r0, #0
    b1aa:	3a30      	subs	r2, #48	; 0x30
    b1ac:	1c03      	adds	r3, r0, #0
    b1ae:	46a9      	mov	r9, r5
    b1b0:	009d      	lsls	r5, r3, #2
    b1b2:	18eb      	adds	r3, r5, r3
    b1b4:	783d      	ldrb	r5, [r7, #0]
    b1b6:	005b      	lsls	r3, r3, #1
    b1b8:	18d3      	adds	r3, r2, r3
    b1ba:	1c2a      	adds	r2, r5, #0
    b1bc:	3a30      	subs	r2, #48	; 0x30
    b1be:	3701      	adds	r7, #1
    b1c0:	2a09      	cmp	r2, #9
    b1c2:	d9f5      	bls.n	b1b0 <_svfiprintf_r+0x498>
    b1c4:	1c18      	adds	r0, r3, #0
    b1c6:	9004      	str	r0, [sp, #16]
    b1c8:	1c2b      	adds	r3, r5, #0
    b1ca:	464d      	mov	r5, r9
    b1cc:	e5fd      	b.n	adca <_svfiprintf_r+0xb2>
    b1ce:	9800      	ldr	r0, [sp, #0]
    b1d0:	4662      	mov	r2, ip
    b1d2:	4310      	orrs	r0, r2
    b1d4:	9000      	str	r0, [sp, #0]
    b1d6:	783b      	ldrb	r3, [r7, #0]
    b1d8:	e5f6      	b.n	adc8 <_svfiprintf_r+0xb0>
    b1da:	783b      	ldrb	r3, [r7, #0]
    b1dc:	3701      	adds	r7, #1
    b1de:	2b2a      	cmp	r3, #42	; 0x2a
    b1e0:	d100      	bne.n	b1e4 <_svfiprintf_r+0x4cc>
    b1e2:	e318      	b.n	b816 <_svfiprintf_r+0xafe>
    b1e4:	1c1a      	adds	r2, r3, #0
    b1e6:	3a30      	subs	r2, #48	; 0x30
    b1e8:	2600      	movs	r6, #0
    b1ea:	2a09      	cmp	r2, #9
    b1ec:	d900      	bls.n	b1f0 <_svfiprintf_r+0x4d8>
    b1ee:	e5ec      	b.n	adca <_svfiprintf_r+0xb2>
    b1f0:	00b3      	lsls	r3, r6, #2
    b1f2:	199e      	adds	r6, r3, r6
    b1f4:	783b      	ldrb	r3, [r7, #0]
    b1f6:	0076      	lsls	r6, r6, #1
    b1f8:	18b6      	adds	r6, r6, r2
    b1fa:	1c1a      	adds	r2, r3, #0
    b1fc:	3a30      	subs	r2, #48	; 0x30
    b1fe:	3701      	adds	r7, #1
    b200:	2a09      	cmp	r2, #9
    b202:	d9f5      	bls.n	b1f0 <_svfiprintf_r+0x4d8>
    b204:	2e00      	cmp	r6, #0
    b206:	db00      	blt.n	b20a <_svfiprintf_r+0x4f2>
    b208:	e5df      	b.n	adca <_svfiprintf_r+0xb2>
    b20a:	2601      	movs	r6, #1
    b20c:	4276      	negs	r6, r6
    b20e:	e5dc      	b.n	adca <_svfiprintf_r+0xb2>
    b210:	1c2b      	adds	r3, r5, #0
    b212:	3308      	adds	r3, #8
    b214:	20af      	movs	r0, #175	; 0xaf
    b216:	4468      	add	r0, sp
    b218:	7802      	ldrb	r2, [r0, #0]
    b21a:	2a00      	cmp	r2, #0
    b21c:	d00d      	beq.n	b23a <_svfiprintf_r+0x522>
    b21e:	2201      	movs	r2, #1
    b220:	606a      	str	r2, [r5, #4]
    b222:	68a2      	ldr	r2, [r4, #8]
    b224:	3201      	adds	r2, #1
    b226:	6028      	str	r0, [r5, #0]
    b228:	60a2      	str	r2, [r4, #8]
    b22a:	6862      	ldr	r2, [r4, #4]
    b22c:	3201      	adds	r2, #1
    b22e:	6062      	str	r2, [r4, #4]
    b230:	2a07      	cmp	r2, #7
    b232:	dd00      	ble.n	b236 <_svfiprintf_r+0x51e>
    b234:	e16e      	b.n	b514 <_svfiprintf_r+0x7fc>
    b236:	1c1d      	adds	r5, r3, #0
    b238:	3308      	adds	r3, #8
    b23a:	2100      	movs	r1, #0
    b23c:	4589      	cmp	r9, r1
    b23e:	d00e      	beq.n	b25e <_svfiprintf_r+0x546>
    b240:	aa2b      	add	r2, sp, #172	; 0xac
    b242:	602a      	str	r2, [r5, #0]
    b244:	2202      	movs	r2, #2
    b246:	606a      	str	r2, [r5, #4]
    b248:	68a2      	ldr	r2, [r4, #8]
    b24a:	3202      	adds	r2, #2
    b24c:	60a2      	str	r2, [r4, #8]
    b24e:	6862      	ldr	r2, [r4, #4]
    b250:	3201      	adds	r2, #1
    b252:	6062      	str	r2, [r4, #4]
    b254:	2a07      	cmp	r2, #7
    b256:	dd00      	ble.n	b25a <_svfiprintf_r+0x542>
    b258:	e151      	b.n	b4fe <_svfiprintf_r+0x7e6>
    b25a:	1c1d      	adds	r5, r3, #0
    b25c:	3308      	adds	r3, #8
    b25e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    b260:	2a80      	cmp	r2, #128	; 0x80
    b262:	d100      	bne.n	b266 <_svfiprintf_r+0x54e>
    b264:	e0d6      	b.n	b414 <_svfiprintf_r+0x6fc>
    b266:	9906      	ldr	r1, [sp, #24]
    b268:	9a03      	ldr	r2, [sp, #12]
    b26a:	1a8e      	subs	r6, r1, r2
    b26c:	2e00      	cmp	r6, #0
    b26e:	dd42      	ble.n	b2f6 <_svfiprintf_r+0x5de>
    b270:	2e10      	cmp	r6, #16
    b272:	dc00      	bgt.n	b276 <_svfiprintf_r+0x55e>
    b274:	e25a      	b.n	b72c <_svfiprintf_r+0xa14>
    b276:	4b66      	ldr	r3, [pc, #408]	; (b410 <_svfiprintf_r+0x6f8>)
    b278:	2010      	movs	r0, #16
    b27a:	469a      	mov	sl, r3
    b27c:	465a      	mov	r2, fp
    b27e:	4680      	mov	r8, r0
    b280:	1c2b      	adds	r3, r5, #0
    b282:	46bb      	mov	fp, r7
    b284:	44d0      	add	r8, sl
    b286:	4681      	mov	r9, r0
    b288:	9d02      	ldr	r5, [sp, #8]
    b28a:	1c17      	adds	r7, r2, #0
    b28c:	e005      	b.n	b29a <_svfiprintf_r+0x582>
    b28e:	3308      	adds	r3, #8
    b290:	1c1a      	adds	r2, r3, #0
    b292:	3e10      	subs	r6, #16
    b294:	3208      	adds	r2, #8
    b296:	2e10      	cmp	r6, #16
    b298:	dd18      	ble.n	b2cc <_svfiprintf_r+0x5b4>
    b29a:	464a      	mov	r2, r9
    b29c:	605a      	str	r2, [r3, #4]
    b29e:	68a2      	ldr	r2, [r4, #8]
    b2a0:	4641      	mov	r1, r8
    b2a2:	3210      	adds	r2, #16
    b2a4:	6019      	str	r1, [r3, #0]
    b2a6:	60a2      	str	r2, [r4, #8]
    b2a8:	6862      	ldr	r2, [r4, #4]
    b2aa:	3201      	adds	r2, #1
    b2ac:	6062      	str	r2, [r4, #4]
    b2ae:	2a07      	cmp	r2, #7
    b2b0:	dded      	ble.n	b28e <_svfiprintf_r+0x576>
    b2b2:	1c28      	adds	r0, r5, #0
    b2b4:	1c39      	adds	r1, r7, #0
    b2b6:	1c22      	adds	r2, r4, #0
    b2b8:	f7ff fc9c 	bl	abf4 <__ssprint_r>
    b2bc:	2800      	cmp	r0, #0
    b2be:	d000      	beq.n	b2c2 <_svfiprintf_r+0x5aa>
    b2c0:	e106      	b.n	b4d0 <_svfiprintf_r+0x7b8>
    b2c2:	3e10      	subs	r6, #16
    b2c4:	aa10      	add	r2, sp, #64	; 0x40
    b2c6:	ab0e      	add	r3, sp, #56	; 0x38
    b2c8:	2e10      	cmp	r6, #16
    b2ca:	dce6      	bgt.n	b29a <_svfiprintf_r+0x582>
    b2cc:	1c1d      	adds	r5, r3, #0
    b2ce:	1c3b      	adds	r3, r7, #0
    b2d0:	465f      	mov	r7, fp
    b2d2:	469b      	mov	fp, r3
    b2d4:	2010      	movs	r0, #16
    b2d6:	1c03      	adds	r3, r0, #0
    b2d8:	4453      	add	r3, sl
    b2da:	602b      	str	r3, [r5, #0]
    b2dc:	68a3      	ldr	r3, [r4, #8]
    b2de:	606e      	str	r6, [r5, #4]
    b2e0:	18f6      	adds	r6, r6, r3
    b2e2:	6863      	ldr	r3, [r4, #4]
    b2e4:	3301      	adds	r3, #1
    b2e6:	60a6      	str	r6, [r4, #8]
    b2e8:	6063      	str	r3, [r4, #4]
    b2ea:	2b07      	cmp	r3, #7
    b2ec:	dd00      	ble.n	b2f0 <_svfiprintf_r+0x5d8>
    b2ee:	e0fb      	b.n	b4e8 <_svfiprintf_r+0x7d0>
    b2f0:	1c13      	adds	r3, r2, #0
    b2f2:	3308      	adds	r3, #8
    b2f4:	1c15      	adds	r5, r2, #0
    b2f6:	9a03      	ldr	r2, [sp, #12]
    b2f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b2fa:	606a      	str	r2, [r5, #4]
    b2fc:	6029      	str	r1, [r5, #0]
    b2fe:	68a2      	ldr	r2, [r4, #8]
    b300:	9d03      	ldr	r5, [sp, #12]
    b302:	1952      	adds	r2, r2, r5
    b304:	60a2      	str	r2, [r4, #8]
    b306:	6862      	ldr	r2, [r4, #4]
    b308:	3201      	adds	r2, #1
    b30a:	6062      	str	r2, [r4, #4]
    b30c:	2a07      	cmp	r2, #7
    b30e:	dd00      	ble.n	b312 <_svfiprintf_r+0x5fa>
    b310:	e0c9      	b.n	b4a6 <_svfiprintf_r+0x78e>
    b312:	9800      	ldr	r0, [sp, #0]
    b314:	0740      	lsls	r0, r0, #29
    b316:	d539      	bpl.n	b38c <_svfiprintf_r+0x674>
    b318:	9904      	ldr	r1, [sp, #16]
    b31a:	9a01      	ldr	r2, [sp, #4]
    b31c:	1a8d      	subs	r5, r1, r2
    b31e:	2d00      	cmp	r5, #0
    b320:	dd34      	ble.n	b38c <_svfiprintf_r+0x674>
    b322:	2d10      	cmp	r5, #16
    b324:	dc00      	bgt.n	b328 <_svfiprintf_r+0x610>
    b326:	e25b      	b.n	b7e0 <_svfiprintf_r+0xac8>
    b328:	4939      	ldr	r1, [pc, #228]	; (b410 <_svfiprintf_r+0x6f8>)
    b32a:	46b8      	mov	r8, r7
    b32c:	2610      	movs	r6, #16
    b32e:	1c0f      	adds	r7, r1, #0
    b330:	e002      	b.n	b338 <_svfiprintf_r+0x620>
    b332:	3d10      	subs	r5, #16
    b334:	2d10      	cmp	r5, #16
    b336:	dd15      	ble.n	b364 <_svfiprintf_r+0x64c>
    b338:	68a2      	ldr	r2, [r4, #8]
    b33a:	3210      	adds	r2, #16
    b33c:	601f      	str	r7, [r3, #0]
    b33e:	605e      	str	r6, [r3, #4]
    b340:	60a2      	str	r2, [r4, #8]
    b342:	6862      	ldr	r2, [r4, #4]
    b344:	3201      	adds	r2, #1
    b346:	6062      	str	r2, [r4, #4]
    b348:	3308      	adds	r3, #8
    b34a:	2a07      	cmp	r2, #7
    b34c:	ddf1      	ble.n	b332 <_svfiprintf_r+0x61a>
    b34e:	9802      	ldr	r0, [sp, #8]
    b350:	4659      	mov	r1, fp
    b352:	1c22      	adds	r2, r4, #0
    b354:	f7ff fc4e 	bl	abf4 <__ssprint_r>
    b358:	2800      	cmp	r0, #0
    b35a:	d146      	bne.n	b3ea <_svfiprintf_r+0x6d2>
    b35c:	3d10      	subs	r5, #16
    b35e:	ab0e      	add	r3, sp, #56	; 0x38
    b360:	2d10      	cmp	r5, #16
    b362:	dce9      	bgt.n	b338 <_svfiprintf_r+0x620>
    b364:	46ba      	mov	sl, r7
    b366:	4647      	mov	r7, r8
    b368:	4652      	mov	r2, sl
    b36a:	605d      	str	r5, [r3, #4]
    b36c:	601a      	str	r2, [r3, #0]
    b36e:	68a3      	ldr	r3, [r4, #8]
    b370:	18ed      	adds	r5, r5, r3
    b372:	6863      	ldr	r3, [r4, #4]
    b374:	3301      	adds	r3, #1
    b376:	60a5      	str	r5, [r4, #8]
    b378:	6063      	str	r3, [r4, #4]
    b37a:	2b07      	cmp	r3, #7
    b37c:	dd07      	ble.n	b38e <_svfiprintf_r+0x676>
    b37e:	9802      	ldr	r0, [sp, #8]
    b380:	4659      	mov	r1, fp
    b382:	1c22      	adds	r2, r4, #0
    b384:	f7ff fc36 	bl	abf4 <__ssprint_r>
    b388:	2800      	cmp	r0, #0
    b38a:	d12e      	bne.n	b3ea <_svfiprintf_r+0x6d2>
    b38c:	68a5      	ldr	r5, [r4, #8]
    b38e:	9b01      	ldr	r3, [sp, #4]
    b390:	9804      	ldr	r0, [sp, #16]
    b392:	4283      	cmp	r3, r0
    b394:	da00      	bge.n	b398 <_svfiprintf_r+0x680>
    b396:	1c03      	adds	r3, r0, #0
    b398:	9905      	ldr	r1, [sp, #20]
    b39a:	18c9      	adds	r1, r1, r3
    b39c:	9105      	str	r1, [sp, #20]
    b39e:	2d00      	cmp	r5, #0
    b3a0:	d000      	beq.n	b3a4 <_svfiprintf_r+0x68c>
    b3a2:	e089      	b.n	b4b8 <_svfiprintf_r+0x7a0>
    b3a4:	2200      	movs	r2, #0
    b3a6:	6062      	str	r2, [r4, #4]
    b3a8:	783b      	ldrb	r3, [r7, #0]
    b3aa:	ad0e      	add	r5, sp, #56	; 0x38
    b3ac:	2b00      	cmp	r3, #0
    b3ae:	d000      	beq.n	b3b2 <_svfiprintf_r+0x69a>
    b3b0:	e4d4      	b.n	ad5c <_svfiprintf_r+0x44>
    b3b2:	1c3e      	adds	r6, r7, #0
    b3b4:	783b      	ldrb	r3, [r7, #0]
    b3b6:	e4f2      	b.n	ad9e <_svfiprintf_r+0x86>
    b3b8:	2b00      	cmp	r3, #0
    b3ba:	d000      	beq.n	b3be <_svfiprintf_r+0x6a6>
    b3bc:	e085      	b.n	b4ca <_svfiprintf_r+0x7b2>
    b3be:	9900      	ldr	r1, [sp, #0]
    b3c0:	07c9      	lsls	r1, r1, #31
    b3c2:	d400      	bmi.n	b3c6 <_svfiprintf_r+0x6ae>
    b3c4:	e0b1      	b.n	b52a <_svfiprintf_r+0x812>
    b3c6:	3327      	adds	r3, #39	; 0x27
    b3c8:	aa1e      	add	r2, sp, #120	; 0x78
    b3ca:	2130      	movs	r1, #48	; 0x30
    b3cc:	54d1      	strb	r1, [r2, r3]
    b3ce:	466b      	mov	r3, sp
    b3d0:	339f      	adds	r3, #159	; 0x9f
    b3d2:	1ae2      	subs	r2, r4, r3
    b3d4:	9203      	str	r2, [sp, #12]
    b3d6:	930b      	str	r3, [sp, #44]	; 0x2c
    b3d8:	e5c1      	b.n	af5e <_svfiprintf_r+0x246>
    b3da:	68a3      	ldr	r3, [r4, #8]
    b3dc:	2b00      	cmp	r3, #0
    b3de:	d004      	beq.n	b3ea <_svfiprintf_r+0x6d2>
    b3e0:	9802      	ldr	r0, [sp, #8]
    b3e2:	4659      	mov	r1, fp
    b3e4:	1c22      	adds	r2, r4, #0
    b3e6:	f7ff fc05 	bl	abf4 <__ssprint_r>
    b3ea:	465d      	mov	r5, fp
    b3ec:	89ab      	ldrh	r3, [r5, #12]
    b3ee:	0658      	lsls	r0, r3, #25
    b3f0:	d502      	bpl.n	b3f8 <_svfiprintf_r+0x6e0>
    b3f2:	2301      	movs	r3, #1
    b3f4:	425b      	negs	r3, r3
    b3f6:	9305      	str	r3, [sp, #20]
    b3f8:	9805      	ldr	r0, [sp, #20]
    b3fa:	b02d      	add	sp, #180	; 0xb4
    b3fc:	bc3c      	pop	{r2, r3, r4, r5}
    b3fe:	4690      	mov	r8, r2
    b400:	4699      	mov	r9, r3
    b402:	46a2      	mov	sl, r4
    b404:	46ab      	mov	fp, r5
    b406:	bcf0      	pop	{r4, r5, r6, r7}
    b408:	bc02      	pop	{r1}
    b40a:	4708      	bx	r1
    b40c:	0000e8f8 	.word	0x0000e8f8
    b410:	0000e2ec 	.word	0x0000e2ec
    b414:	9804      	ldr	r0, [sp, #16]
    b416:	9901      	ldr	r1, [sp, #4]
    b418:	1a46      	subs	r6, r0, r1
    b41a:	2e00      	cmp	r6, #0
    b41c:	dc00      	bgt.n	b420 <_svfiprintf_r+0x708>
    b41e:	e177      	b.n	b710 <_svfiprintf_r+0x9f8>
    b420:	2e10      	cmp	r6, #16
    b422:	dc00      	bgt.n	b426 <_svfiprintf_r+0x70e>
    b424:	e1ef      	b.n	b806 <_svfiprintf_r+0xaee>
    b426:	4acc      	ldr	r2, [pc, #816]	; (b758 <_svfiprintf_r+0xa40>)
    b428:	2310      	movs	r3, #16
    b42a:	4692      	mov	sl, r2
    b42c:	4698      	mov	r8, r3
    b42e:	465a      	mov	r2, fp
    b430:	4699      	mov	r9, r3
    b432:	46bb      	mov	fp, r7
    b434:	1c2b      	adds	r3, r5, #0
    b436:	44d0      	add	r8, sl
    b438:	9d02      	ldr	r5, [sp, #8]
    b43a:	1c17      	adds	r7, r2, #0
    b43c:	e005      	b.n	b44a <_svfiprintf_r+0x732>
    b43e:	3308      	adds	r3, #8
    b440:	1c1a      	adds	r2, r3, #0
    b442:	3e10      	subs	r6, #16
    b444:	3208      	adds	r2, #8
    b446:	2e10      	cmp	r6, #16
    b448:	dd17      	ble.n	b47a <_svfiprintf_r+0x762>
    b44a:	68a2      	ldr	r2, [r4, #8]
    b44c:	4640      	mov	r0, r8
    b44e:	3210      	adds	r2, #16
    b450:	4649      	mov	r1, r9
    b452:	6018      	str	r0, [r3, #0]
    b454:	6059      	str	r1, [r3, #4]
    b456:	60a2      	str	r2, [r4, #8]
    b458:	6862      	ldr	r2, [r4, #4]
    b45a:	3201      	adds	r2, #1
    b45c:	6062      	str	r2, [r4, #4]
    b45e:	2a07      	cmp	r2, #7
    b460:	dded      	ble.n	b43e <_svfiprintf_r+0x726>
    b462:	1c28      	adds	r0, r5, #0
    b464:	1c39      	adds	r1, r7, #0
    b466:	1c22      	adds	r2, r4, #0
    b468:	f7ff fbc4 	bl	abf4 <__ssprint_r>
    b46c:	2800      	cmp	r0, #0
    b46e:	d12f      	bne.n	b4d0 <_svfiprintf_r+0x7b8>
    b470:	3e10      	subs	r6, #16
    b472:	aa10      	add	r2, sp, #64	; 0x40
    b474:	ab0e      	add	r3, sp, #56	; 0x38
    b476:	2e10      	cmp	r6, #16
    b478:	dce7      	bgt.n	b44a <_svfiprintf_r+0x732>
    b47a:	1c1d      	adds	r5, r3, #0
    b47c:	1c3b      	adds	r3, r7, #0
    b47e:	465f      	mov	r7, fp
    b480:	469b      	mov	fp, r3
    b482:	2010      	movs	r0, #16
    b484:	1c03      	adds	r3, r0, #0
    b486:	4453      	add	r3, sl
    b488:	602b      	str	r3, [r5, #0]
    b48a:	68a3      	ldr	r3, [r4, #8]
    b48c:	18f3      	adds	r3, r6, r3
    b48e:	606e      	str	r6, [r5, #4]
    b490:	60a3      	str	r3, [r4, #8]
    b492:	6863      	ldr	r3, [r4, #4]
    b494:	3301      	adds	r3, #1
    b496:	6063      	str	r3, [r4, #4]
    b498:	2b07      	cmp	r3, #7
    b49a:	dd00      	ble.n	b49e <_svfiprintf_r+0x786>
    b49c:	e13b      	b.n	b716 <_svfiprintf_r+0x9fe>
    b49e:	1c13      	adds	r3, r2, #0
    b4a0:	3308      	adds	r3, #8
    b4a2:	1c15      	adds	r5, r2, #0
    b4a4:	e6df      	b.n	b266 <_svfiprintf_r+0x54e>
    b4a6:	9802      	ldr	r0, [sp, #8]
    b4a8:	4659      	mov	r1, fp
    b4aa:	1c22      	adds	r2, r4, #0
    b4ac:	f7ff fba2 	bl	abf4 <__ssprint_r>
    b4b0:	2800      	cmp	r0, #0
    b4b2:	d19a      	bne.n	b3ea <_svfiprintf_r+0x6d2>
    b4b4:	ab0e      	add	r3, sp, #56	; 0x38
    b4b6:	e72c      	b.n	b312 <_svfiprintf_r+0x5fa>
    b4b8:	9802      	ldr	r0, [sp, #8]
    b4ba:	4659      	mov	r1, fp
    b4bc:	1c22      	adds	r2, r4, #0
    b4be:	f7ff fb99 	bl	abf4 <__ssprint_r>
    b4c2:	2800      	cmp	r0, #0
    b4c4:	d100      	bne.n	b4c8 <_svfiprintf_r+0x7b0>
    b4c6:	e76d      	b.n	b3a4 <_svfiprintf_r+0x68c>
    b4c8:	e78f      	b.n	b3ea <_svfiprintf_r+0x6d2>
    b4ca:	9103      	str	r1, [sp, #12]
    b4cc:	940b      	str	r4, [sp, #44]	; 0x2c
    b4ce:	e546      	b.n	af5e <_svfiprintf_r+0x246>
    b4d0:	46bb      	mov	fp, r7
    b4d2:	e78a      	b.n	b3ea <_svfiprintf_r+0x6d2>
    b4d4:	9802      	ldr	r0, [sp, #8]
    b4d6:	4659      	mov	r1, fp
    b4d8:	1c22      	adds	r2, r4, #0
    b4da:	f7ff fb8b 	bl	abf4 <__ssprint_r>
    b4de:	2800      	cmp	r0, #0
    b4e0:	d000      	beq.n	b4e4 <_svfiprintf_r+0x7cc>
    b4e2:	e782      	b.n	b3ea <_svfiprintf_r+0x6d2>
    b4e4:	ad0e      	add	r5, sp, #56	; 0x38
    b4e6:	e455      	b.n	ad94 <_svfiprintf_r+0x7c>
    b4e8:	9802      	ldr	r0, [sp, #8]
    b4ea:	4659      	mov	r1, fp
    b4ec:	1c22      	adds	r2, r4, #0
    b4ee:	f7ff fb81 	bl	abf4 <__ssprint_r>
    b4f2:	2800      	cmp	r0, #0
    b4f4:	d000      	beq.n	b4f8 <_svfiprintf_r+0x7e0>
    b4f6:	e778      	b.n	b3ea <_svfiprintf_r+0x6d2>
    b4f8:	ab10      	add	r3, sp, #64	; 0x40
    b4fa:	ad0e      	add	r5, sp, #56	; 0x38
    b4fc:	e6fb      	b.n	b2f6 <_svfiprintf_r+0x5de>
    b4fe:	9802      	ldr	r0, [sp, #8]
    b500:	4659      	mov	r1, fp
    b502:	1c22      	adds	r2, r4, #0
    b504:	f7ff fb76 	bl	abf4 <__ssprint_r>
    b508:	2800      	cmp	r0, #0
    b50a:	d000      	beq.n	b50e <_svfiprintf_r+0x7f6>
    b50c:	e76d      	b.n	b3ea <_svfiprintf_r+0x6d2>
    b50e:	ab10      	add	r3, sp, #64	; 0x40
    b510:	ad0e      	add	r5, sp, #56	; 0x38
    b512:	e6a4      	b.n	b25e <_svfiprintf_r+0x546>
    b514:	9802      	ldr	r0, [sp, #8]
    b516:	4659      	mov	r1, fp
    b518:	1c22      	adds	r2, r4, #0
    b51a:	f7ff fb6b 	bl	abf4 <__ssprint_r>
    b51e:	2800      	cmp	r0, #0
    b520:	d000      	beq.n	b524 <_svfiprintf_r+0x80c>
    b522:	e762      	b.n	b3ea <_svfiprintf_r+0x6d2>
    b524:	ab10      	add	r3, sp, #64	; 0x40
    b526:	ad0e      	add	r5, sp, #56	; 0x38
    b528:	e687      	b.n	b23a <_svfiprintf_r+0x522>
    b52a:	9303      	str	r3, [sp, #12]
    b52c:	940b      	str	r4, [sp, #44]	; 0x2c
    b52e:	e516      	b.n	af5e <_svfiprintf_r+0x246>
    b530:	9b09      	ldr	r3, [sp, #36]	; 0x24
    b532:	2b00      	cmp	r3, #0
    b534:	d100      	bne.n	b538 <_svfiprintf_r+0x820>
    b536:	e091      	b.n	b65c <_svfiprintf_r+0x944>
    b538:	46a9      	mov	r9, r5
    b53a:	46b0      	mov	r8, r6
    b53c:	940b      	str	r4, [sp, #44]	; 0x2c
    b53e:	9d08      	ldr	r5, [sp, #32]
    b540:	9e09      	ldr	r6, [sp, #36]	; 0x24
    b542:	46ba      	mov	sl, r7
    b544:	1c27      	adds	r7, r4, #0
    b546:	1c28      	adds	r0, r5, #0
    b548:	1c31      	adds	r1, r6, #0
    b54a:	220a      	movs	r2, #10
    b54c:	2300      	movs	r3, #0
    b54e:	f002 fbad 	bl	dcac <____aeabi_uldivmod_from_thumb>
    b552:	3f01      	subs	r7, #1
    b554:	3230      	adds	r2, #48	; 0x30
    b556:	703a      	strb	r2, [r7, #0]
    b558:	1c28      	adds	r0, r5, #0
    b55a:	1c31      	adds	r1, r6, #0
    b55c:	220a      	movs	r2, #10
    b55e:	2300      	movs	r3, #0
    b560:	f002 fba4 	bl	dcac <____aeabi_uldivmod_from_thumb>
    b564:	1c02      	adds	r2, r0, #0
    b566:	1c05      	adds	r5, r0, #0
    b568:	1c0e      	adds	r6, r1, #0
    b56a:	430a      	orrs	r2, r1
    b56c:	d1eb      	bne.n	b546 <_svfiprintf_r+0x82e>
    b56e:	970b      	str	r7, [sp, #44]	; 0x2c
    b570:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b572:	1ae3      	subs	r3, r4, r3
    b574:	9508      	str	r5, [sp, #32]
    b576:	9609      	str	r6, [sp, #36]	; 0x24
    b578:	4657      	mov	r7, sl
    b57a:	464d      	mov	r5, r9
    b57c:	4646      	mov	r6, r8
    b57e:	9303      	str	r3, [sp, #12]
    b580:	e4ed      	b.n	af5e <_svfiprintf_r+0x246>
    b582:	200f      	movs	r0, #15
    b584:	940b      	str	r4, [sp, #44]	; 0x2c
    b586:	9a08      	ldr	r2, [sp, #32]
    b588:	9b09      	ldr	r3, [sp, #36]	; 0x24
    b58a:	4684      	mov	ip, r0
    b58c:	1c21      	adds	r1, r4, #0
    b58e:	46a8      	mov	r8, r5
    b590:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    b592:	4660      	mov	r0, ip
    b594:	4010      	ands	r0, r2
    b596:	5c28      	ldrb	r0, [r5, r0]
    b598:	3901      	subs	r1, #1
    b59a:	0915      	lsrs	r5, r2, #4
    b59c:	46a9      	mov	r9, r5
    b59e:	7008      	strb	r0, [r1, #0]
    b5a0:	0718      	lsls	r0, r3, #28
    b5a2:	1c05      	adds	r5, r0, #0
    b5a4:	4648      	mov	r0, r9
    b5a6:	4305      	orrs	r5, r0
    b5a8:	0918      	lsrs	r0, r3, #4
    b5aa:	1c2a      	adds	r2, r5, #0
    b5ac:	1c03      	adds	r3, r0, #0
    b5ae:	4305      	orrs	r5, r0
    b5b0:	d1ee      	bne.n	b590 <_svfiprintf_r+0x878>
    b5b2:	1a60      	subs	r0, r4, r1
    b5b4:	910b      	str	r1, [sp, #44]	; 0x2c
    b5b6:	4645      	mov	r5, r8
    b5b8:	9208      	str	r2, [sp, #32]
    b5ba:	9309      	str	r3, [sp, #36]	; 0x24
    b5bc:	9003      	str	r0, [sp, #12]
    b5be:	e4ce      	b.n	af5e <_svfiprintf_r+0x246>
    b5c0:	9800      	ldr	r0, [sp, #0]
    b5c2:	2310      	movs	r3, #16
    b5c4:	4003      	ands	r3, r0
    b5c6:	d000      	beq.n	b5ca <_svfiprintf_r+0x8b2>
    b5c8:	e08b      	b.n	b6e2 <_svfiprintf_r+0x9ca>
    b5ca:	9800      	ldr	r0, [sp, #0]
    b5cc:	2240      	movs	r2, #64	; 0x40
    b5ce:	4002      	ands	r2, r0
    b5d0:	d100      	bne.n	b5d4 <_svfiprintf_r+0x8bc>
    b5d2:	e0c3      	b.n	b75c <_svfiprintf_r+0xa44>
    b5d4:	9907      	ldr	r1, [sp, #28]
    b5d6:	8809      	ldrh	r1, [r1, #0]
    b5d8:	9309      	str	r3, [sp, #36]	; 0x24
    b5da:	9108      	str	r1, [sp, #32]
    b5dc:	9a07      	ldr	r2, [sp, #28]
    b5de:	3204      	adds	r2, #4
    b5e0:	1e4b      	subs	r3, r1, #1
    b5e2:	4199      	sbcs	r1, r3
    b5e4:	9207      	str	r2, [sp, #28]
    b5e6:	2301      	movs	r3, #1
    b5e8:	e475      	b.n	aed6 <_svfiprintf_r+0x1be>
    b5ea:	9800      	ldr	r0, [sp, #0]
    b5ec:	2210      	movs	r2, #16
    b5ee:	4002      	ands	r2, r0
    b5f0:	d16c      	bne.n	b6cc <_svfiprintf_r+0x9b4>
    b5f2:	9800      	ldr	r0, [sp, #0]
    b5f4:	2340      	movs	r3, #64	; 0x40
    b5f6:	4003      	ands	r3, r0
    b5f8:	d100      	bne.n	b5fc <_svfiprintf_r+0x8e4>
    b5fa:	e0c4      	b.n	b786 <_svfiprintf_r+0xa6e>
    b5fc:	9907      	ldr	r1, [sp, #28]
    b5fe:	8809      	ldrh	r1, [r1, #0]
    b600:	9108      	str	r1, [sp, #32]
    b602:	1e4b      	subs	r3, r1, #1
    b604:	4199      	sbcs	r1, r3
    b606:	9b07      	ldr	r3, [sp, #28]
    b608:	3304      	adds	r3, #4
    b60a:	9307      	str	r3, [sp, #28]
    b60c:	9209      	str	r2, [sp, #36]	; 0x24
    b60e:	1c13      	adds	r3, r2, #0
    b610:	e461      	b.n	aed6 <_svfiprintf_r+0x1be>
    b612:	9a00      	ldr	r2, [sp, #0]
    b614:	06d2      	lsls	r2, r2, #27
    b616:	d430      	bmi.n	b67a <_svfiprintf_r+0x962>
    b618:	9900      	ldr	r1, [sp, #0]
    b61a:	0649      	lsls	r1, r1, #25
    b61c:	d52d      	bpl.n	b67a <_svfiprintf_r+0x962>
    b61e:	9a07      	ldr	r2, [sp, #28]
    b620:	2300      	movs	r3, #0
    b622:	5ed3      	ldrsh	r3, [r2, r3]
    b624:	9308      	str	r3, [sp, #32]
    b626:	17db      	asrs	r3, r3, #31
    b628:	9309      	str	r3, [sp, #36]	; 0x24
    b62a:	9b07      	ldr	r3, [sp, #28]
    b62c:	3304      	adds	r3, #4
    b62e:	9307      	str	r3, [sp, #28]
    b630:	e4d2      	b.n	afd8 <_svfiprintf_r+0x2c0>
    b632:	9802      	ldr	r0, [sp, #8]
    b634:	4659      	mov	r1, fp
    b636:	1c22      	adds	r2, r4, #0
    b638:	f7ff fadc 	bl	abf4 <__ssprint_r>
    b63c:	2800      	cmp	r0, #0
    b63e:	d000      	beq.n	b642 <_svfiprintf_r+0x92a>
    b640:	e6d3      	b.n	b3ea <_svfiprintf_r+0x6d2>
    b642:	ab10      	add	r3, sp, #64	; 0x40
    b644:	ad0e      	add	r5, sp, #56	; 0x38
    b646:	e5e5      	b.n	b214 <_svfiprintf_r+0x4fc>
    b648:	46ab      	mov	fp, r5
    b64a:	e6ce      	b.n	b3ea <_svfiprintf_r+0x6d2>
    b64c:	783b      	ldrb	r3, [r7, #0]
    b64e:	9207      	str	r2, [sp, #28]
    b650:	f7ff fbba 	bl	adc8 <_svfiprintf_r+0xb0>
    b654:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    b656:	1aa2      	subs	r2, r4, r2
    b658:	9203      	str	r2, [sp, #12]
    b65a:	e480      	b.n	af5e <_svfiprintf_r+0x246>
    b65c:	9808      	ldr	r0, [sp, #32]
    b65e:	2809      	cmp	r0, #9
    b660:	d900      	bls.n	b664 <_svfiprintf_r+0x94c>
    b662:	e769      	b.n	b538 <_svfiprintf_r+0x820>
    b664:	1c01      	adds	r1, r0, #0
    b666:	3130      	adds	r1, #48	; 0x30
    b668:	3327      	adds	r3, #39	; 0x27
    b66a:	aa1e      	add	r2, sp, #120	; 0x78
    b66c:	54d1      	strb	r1, [r2, r3]
    b66e:	466b      	mov	r3, sp
    b670:	339f      	adds	r3, #159	; 0x9f
    b672:	1ae1      	subs	r1, r4, r3
    b674:	9103      	str	r1, [sp, #12]
    b676:	930b      	str	r3, [sp, #44]	; 0x2c
    b678:	e471      	b.n	af5e <_svfiprintf_r+0x246>
    b67a:	9807      	ldr	r0, [sp, #28]
    b67c:	6803      	ldr	r3, [r0, #0]
    b67e:	9308      	str	r3, [sp, #32]
    b680:	17db      	asrs	r3, r3, #31
    b682:	9309      	str	r3, [sp, #36]	; 0x24
    b684:	9909      	ldr	r1, [sp, #36]	; 0x24
    b686:	3004      	adds	r0, #4
    b688:	9007      	str	r0, [sp, #28]
    b68a:	2900      	cmp	r1, #0
    b68c:	db00      	blt.n	b690 <_svfiprintf_r+0x978>
    b68e:	e4a7      	b.n	afe0 <_svfiprintf_r+0x2c8>
    b690:	9a08      	ldr	r2, [sp, #32]
    b692:	9b09      	ldr	r3, [sp, #36]	; 0x24
    b694:	2100      	movs	r1, #0
    b696:	4250      	negs	r0, r2
    b698:	4199      	sbcs	r1, r3
    b69a:	9008      	str	r0, [sp, #32]
    b69c:	9109      	str	r1, [sp, #36]	; 0x24
    b69e:	20af      	movs	r0, #175	; 0xaf
    b6a0:	232d      	movs	r3, #45	; 0x2d
    b6a2:	4468      	add	r0, sp
    b6a4:	7003      	strb	r3, [r0, #0]
    b6a6:	e49b      	b.n	afe0 <_svfiprintf_r+0x2c8>
    b6a8:	9807      	ldr	r0, [sp, #28]
    b6aa:	9905      	ldr	r1, [sp, #20]
    b6ac:	6803      	ldr	r3, [r0, #0]
    b6ae:	17ca      	asrs	r2, r1, #31
    b6b0:	3004      	adds	r0, #4
    b6b2:	6019      	str	r1, [r3, #0]
    b6b4:	605a      	str	r2, [r3, #4]
    b6b6:	9007      	str	r0, [sp, #28]
    b6b8:	f7ff fb4c 	bl	ad54 <_svfiprintf_r+0x3c>
    b6bc:	9a07      	ldr	r2, [sp, #28]
    b6be:	9807      	ldr	r0, [sp, #28]
    b6c0:	6812      	ldr	r2, [r2, #0]
    b6c2:	3004      	adds	r0, #4
    b6c4:	9208      	str	r2, [sp, #32]
    b6c6:	9109      	str	r1, [sp, #36]	; 0x24
    b6c8:	9007      	str	r0, [sp, #28]
    b6ca:	e4df      	b.n	b08c <_svfiprintf_r+0x374>
    b6cc:	9907      	ldr	r1, [sp, #28]
    b6ce:	6809      	ldr	r1, [r1, #0]
    b6d0:	9108      	str	r1, [sp, #32]
    b6d2:	1e4a      	subs	r2, r1, #1
    b6d4:	4191      	sbcs	r1, r2
    b6d6:	9a07      	ldr	r2, [sp, #28]
    b6d8:	3204      	adds	r2, #4
    b6da:	9309      	str	r3, [sp, #36]	; 0x24
    b6dc:	9207      	str	r2, [sp, #28]
    b6de:	f7ff fbfa 	bl	aed6 <_svfiprintf_r+0x1be>
    b6e2:	9907      	ldr	r1, [sp, #28]
    b6e4:	6809      	ldr	r1, [r1, #0]
    b6e6:	9209      	str	r2, [sp, #36]	; 0x24
    b6e8:	9108      	str	r1, [sp, #32]
    b6ea:	e777      	b.n	b5dc <_svfiprintf_r+0x8c4>
    b6ec:	783b      	ldrb	r3, [r7, #0]
    b6ee:	f7ff fb6b 	bl	adc8 <_svfiprintf_r+0xb0>
    b6f2:	9a00      	ldr	r2, [sp, #0]
    b6f4:	3b4c      	subs	r3, #76	; 0x4c
    b6f6:	431a      	orrs	r2, r3
    b6f8:	9200      	str	r2, [sp, #0]
    b6fa:	3701      	adds	r7, #1
    b6fc:	783b      	ldrb	r3, [r7, #0]
    b6fe:	f7ff fb63 	bl	adc8 <_svfiprintf_r+0xb0>
    b702:	980b      	ldr	r0, [sp, #44]	; 0x2c
    b704:	f7f9 ff74 	bl	55f0 <strlen>
    b708:	2200      	movs	r2, #0
    b70a:	9003      	str	r0, [sp, #12]
    b70c:	9206      	str	r2, [sp, #24]
    b70e:	e427      	b.n	af60 <_svfiprintf_r+0x248>
    b710:	1c2b      	adds	r3, r5, #0
    b712:	3308      	adds	r3, #8
    b714:	e5a7      	b.n	b266 <_svfiprintf_r+0x54e>
    b716:	9802      	ldr	r0, [sp, #8]
    b718:	4659      	mov	r1, fp
    b71a:	1c22      	adds	r2, r4, #0
    b71c:	f7ff fa6a 	bl	abf4 <__ssprint_r>
    b720:	2800      	cmp	r0, #0
    b722:	d000      	beq.n	b726 <_svfiprintf_r+0xa0e>
    b724:	e661      	b.n	b3ea <_svfiprintf_r+0x6d2>
    b726:	ab10      	add	r3, sp, #64	; 0x40
    b728:	ad0e      	add	r5, sp, #56	; 0x38
    b72a:	e59c      	b.n	b266 <_svfiprintf_r+0x54e>
    b72c:	1c1a      	adds	r2, r3, #0
    b72e:	4b0a      	ldr	r3, [pc, #40]	; (b758 <_svfiprintf_r+0xa40>)
    b730:	469a      	mov	sl, r3
    b732:	e5cf      	b.n	b2d4 <_svfiprintf_r+0x5bc>
    b734:	2200      	movs	r2, #0
    b736:	9206      	str	r2, [sp, #24]
    b738:	f7ff fc12 	bl	af60 <_svfiprintf_r+0x248>
    b73c:	9a00      	ldr	r2, [sp, #0]
    b73e:	0652      	lsls	r2, r2, #25
    b740:	d53b      	bpl.n	b7ba <_svfiprintf_r+0xaa2>
    b742:	9807      	ldr	r0, [sp, #28]
    b744:	4669      	mov	r1, sp
    b746:	2214      	movs	r2, #20
    b748:	6803      	ldr	r3, [r0, #0]
    b74a:	5a51      	ldrh	r1, [r2, r1]
    b74c:	3004      	adds	r0, #4
    b74e:	8019      	strh	r1, [r3, #0]
    b750:	9007      	str	r0, [sp, #28]
    b752:	f7ff faff 	bl	ad54 <_svfiprintf_r+0x3c>
    b756:	46c0      	nop			; (mov r8, r8)
    b758:	0000e2ec 	.word	0x0000e2ec
    b75c:	9b07      	ldr	r3, [sp, #28]
    b75e:	9807      	ldr	r0, [sp, #28]
    b760:	681b      	ldr	r3, [r3, #0]
    b762:	3004      	adds	r0, #4
    b764:	1c19      	adds	r1, r3, #0
    b766:	9308      	str	r3, [sp, #32]
    b768:	9209      	str	r2, [sp, #36]	; 0x24
    b76a:	1e4b      	subs	r3, r1, #1
    b76c:	4199      	sbcs	r1, r3
    b76e:	9007      	str	r0, [sp, #28]
    b770:	2301      	movs	r3, #1
    b772:	f7ff fbb0 	bl	aed6 <_svfiprintf_r+0x1be>
    b776:	9807      	ldr	r0, [sp, #28]
    b778:	6800      	ldr	r0, [r0, #0]
    b77a:	9109      	str	r1, [sp, #36]	; 0x24
    b77c:	9907      	ldr	r1, [sp, #28]
    b77e:	3104      	adds	r1, #4
    b780:	9008      	str	r0, [sp, #32]
    b782:	9107      	str	r1, [sp, #28]
    b784:	e482      	b.n	b08c <_svfiprintf_r+0x374>
    b786:	9807      	ldr	r0, [sp, #28]
    b788:	6800      	ldr	r0, [r0, #0]
    b78a:	1c01      	adds	r1, r0, #0
    b78c:	1e4a      	subs	r2, r1, #1
    b78e:	4191      	sbcs	r1, r2
    b790:	9a07      	ldr	r2, [sp, #28]
    b792:	3204      	adds	r2, #4
    b794:	9008      	str	r0, [sp, #32]
    b796:	9309      	str	r3, [sp, #36]	; 0x24
    b798:	9207      	str	r2, [sp, #28]
    b79a:	f7ff fb9c 	bl	aed6 <_svfiprintf_r+0x1be>
    b79e:	2140      	movs	r1, #64	; 0x40
    b7a0:	9802      	ldr	r0, [sp, #8]
    b7a2:	f7f9 fa9d 	bl	4ce0 <_malloc_r>
    b7a6:	4659      	mov	r1, fp
    b7a8:	6008      	str	r0, [r1, #0]
    b7aa:	6108      	str	r0, [r1, #16]
    b7ac:	2800      	cmp	r0, #0
    b7ae:	d03f      	beq.n	b830 <_svfiprintf_r+0xb18>
    b7b0:	2340      	movs	r3, #64	; 0x40
    b7b2:	4658      	mov	r0, fp
    b7b4:	6143      	str	r3, [r0, #20]
    b7b6:	f7ff fac2 	bl	ad3e <_svfiprintf_r+0x26>
    b7ba:	9a07      	ldr	r2, [sp, #28]
    b7bc:	9805      	ldr	r0, [sp, #20]
    b7be:	6813      	ldr	r3, [r2, #0]
    b7c0:	3204      	adds	r2, #4
    b7c2:	6018      	str	r0, [r3, #0]
    b7c4:	9207      	str	r2, [sp, #28]
    b7c6:	f7ff fac5 	bl	ad54 <_svfiprintf_r+0x3c>
    b7ca:	491d      	ldr	r1, [pc, #116]	; (b840 <_svfiprintf_r+0xb28>)
    b7cc:	1c2a      	adds	r2, r5, #0
    b7ce:	3208      	adds	r2, #8
    b7d0:	468a      	mov	sl, r1
    b7d2:	f7ff fb53 	bl	ae7c <_svfiprintf_r+0x164>
    b7d6:	980b      	ldr	r0, [sp, #44]	; 0x2c
    b7d8:	1a20      	subs	r0, r4, r0
    b7da:	9003      	str	r0, [sp, #12]
    b7dc:	f7ff fbbf 	bl	af5e <_svfiprintf_r+0x246>
    b7e0:	4817      	ldr	r0, [pc, #92]	; (b840 <_svfiprintf_r+0xb28>)
    b7e2:	4682      	mov	sl, r0
    b7e4:	e5c0      	b.n	b368 <_svfiprintf_r+0x650>
    b7e6:	9603      	str	r6, [sp, #12]
    b7e8:	2e06      	cmp	r6, #6
    b7ea:	d906      	bls.n	b7fa <_svfiprintf_r+0xae2>
    b7ec:	2106      	movs	r1, #6
    b7ee:	9103      	str	r1, [sp, #12]
    b7f0:	9101      	str	r1, [sp, #4]
    b7f2:	4b14      	ldr	r3, [pc, #80]	; (b844 <_svfiprintf_r+0xb2c>)
    b7f4:	930b      	str	r3, [sp, #44]	; 0x2c
    b7f6:	f7ff faf9 	bl	adec <_svfiprintf_r+0xd4>
    b7fa:	9a03      	ldr	r2, [sp, #12]
    b7fc:	43d3      	mvns	r3, r2
    b7fe:	17db      	asrs	r3, r3, #31
    b800:	401a      	ands	r2, r3
    b802:	9201      	str	r2, [sp, #4]
    b804:	e7f5      	b.n	b7f2 <_svfiprintf_r+0xada>
    b806:	1c1a      	adds	r2, r3, #0
    b808:	4b0d      	ldr	r3, [pc, #52]	; (b840 <_svfiprintf_r+0xb28>)
    b80a:	469a      	mov	sl, r3
    b80c:	e639      	b.n	b482 <_svfiprintf_r+0x76a>
    b80e:	9603      	str	r6, [sp, #12]
    b810:	9006      	str	r0, [sp, #24]
    b812:	f7ff fba5 	bl	af60 <_svfiprintf_r+0x248>
    b816:	9b07      	ldr	r3, [sp, #28]
    b818:	9a07      	ldr	r2, [sp, #28]
    b81a:	681e      	ldr	r6, [r3, #0]
    b81c:	3204      	adds	r2, #4
    b81e:	2e00      	cmp	r6, #0
    b820:	db00      	blt.n	b824 <_svfiprintf_r+0xb0c>
    b822:	e713      	b.n	b64c <_svfiprintf_r+0x934>
    b824:	2601      	movs	r6, #1
    b826:	783b      	ldrb	r3, [r7, #0]
    b828:	4276      	negs	r6, r6
    b82a:	9207      	str	r2, [sp, #28]
    b82c:	f7ff facc 	bl	adc8 <_svfiprintf_r+0xb0>
    b830:	9a02      	ldr	r2, [sp, #8]
    b832:	230c      	movs	r3, #12
    b834:	6013      	str	r3, [r2, #0]
    b836:	3b0b      	subs	r3, #11
    b838:	425b      	negs	r3, r3
    b83a:	9305      	str	r3, [sp, #20]
    b83c:	e5dc      	b.n	b3f8 <_svfiprintf_r+0x6e0>
    b83e:	46c0      	nop			; (mov r8, r8)
    b840:	0000e2ec 	.word	0x0000e2ec
    b844:	0000e920 	.word	0x0000e920

0000b848 <__sprint_r>:
    b848:	b5f0      	push	{r4, r5, r6, r7, lr}
    b84a:	4657      	mov	r7, sl
    b84c:	464e      	mov	r6, r9
    b84e:	4645      	mov	r5, r8
    b850:	b4e0      	push	{r5, r6, r7}
    b852:	4680      	mov	r8, r0
    b854:	6890      	ldr	r0, [r2, #8]
    b856:	1c0e      	adds	r6, r1, #0
    b858:	4691      	mov	r9, r2
    b85a:	2800      	cmp	r0, #0
    b85c:	d02d      	beq.n	b8ba <__sprint_r+0x72>
    b85e:	6e4b      	ldr	r3, [r1, #100]	; 0x64
    b860:	049a      	lsls	r2, r3, #18
    b862:	d52c      	bpl.n	b8be <__sprint_r+0x76>
    b864:	464b      	mov	r3, r9
    b866:	681b      	ldr	r3, [r3, #0]
    b868:	469a      	mov	sl, r3
    b86a:	4652      	mov	r2, sl
    b86c:	6857      	ldr	r7, [r2, #4]
    b86e:	08bf      	lsrs	r7, r7, #2
    b870:	6815      	ldr	r5, [r2, #0]
    b872:	2f00      	cmp	r7, #0
    b874:	dd18      	ble.n	b8a8 <__sprint_r+0x60>
    b876:	2400      	movs	r4, #0
    b878:	e002      	b.n	b880 <__sprint_r+0x38>
    b87a:	3401      	adds	r4, #1
    b87c:	42a7      	cmp	r7, r4
    b87e:	dd11      	ble.n	b8a4 <__sprint_r+0x5c>
    b880:	cd02      	ldmia	r5!, {r1}
    b882:	4640      	mov	r0, r8
    b884:	1c32      	adds	r2, r6, #0
    b886:	f000 feab 	bl	c5e0 <_fputwc_r>
    b88a:	1c43      	adds	r3, r0, #1
    b88c:	d1f5      	bne.n	b87a <__sprint_r+0x32>
    b88e:	2300      	movs	r3, #0
    b890:	464a      	mov	r2, r9
    b892:	6093      	str	r3, [r2, #8]
    b894:	6053      	str	r3, [r2, #4]
    b896:	bc1c      	pop	{r2, r3, r4}
    b898:	4690      	mov	r8, r2
    b89a:	4699      	mov	r9, r3
    b89c:	46a2      	mov	sl, r4
    b89e:	bcf0      	pop	{r4, r5, r6, r7}
    b8a0:	bc02      	pop	{r1}
    b8a2:	4708      	bx	r1
    b8a4:	464a      	mov	r2, r9
    b8a6:	6890      	ldr	r0, [r2, #8]
    b8a8:	00bf      	lsls	r7, r7, #2
    b8aa:	1bc0      	subs	r0, r0, r7
    b8ac:	464b      	mov	r3, r9
    b8ae:	6098      	str	r0, [r3, #8]
    b8b0:	2800      	cmp	r0, #0
    b8b2:	d0ec      	beq.n	b88e <__sprint_r+0x46>
    b8b4:	2208      	movs	r2, #8
    b8b6:	4492      	add	sl, r2
    b8b8:	e7d7      	b.n	b86a <__sprint_r+0x22>
    b8ba:	6050      	str	r0, [r2, #4]
    b8bc:	e7eb      	b.n	b896 <__sprint_r+0x4e>
    b8be:	4640      	mov	r0, r8
    b8c0:	464a      	mov	r2, r9
    b8c2:	f7fd fee9 	bl	9698 <__sfvwrite_r>
    b8c6:	e7e2      	b.n	b88e <__sprint_r+0x46>

0000b8c8 <_vfiprintf_r>:
    b8c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    b8ca:	465f      	mov	r7, fp
    b8cc:	4656      	mov	r6, sl
    b8ce:	464d      	mov	r5, r9
    b8d0:	4644      	mov	r4, r8
    b8d2:	b4f0      	push	{r4, r5, r6, r7}
    b8d4:	4cd1      	ldr	r4, [pc, #836]	; (bc1c <_vfiprintf_r+0x354>)
    b8d6:	44a5      	add	sp, r4
    b8d8:	9001      	str	r0, [sp, #4]
    b8da:	468b      	mov	fp, r1
    b8dc:	1c15      	adds	r5, r2, #0
    b8de:	9307      	str	r3, [sp, #28]
    b8e0:	2800      	cmp	r0, #0
    b8e2:	d004      	beq.n	b8ee <_vfiprintf_r+0x26>
    b8e4:	6b83      	ldr	r3, [r0, #56]	; 0x38
    b8e6:	2b00      	cmp	r3, #0
    b8e8:	d101      	bne.n	b8ee <_vfiprintf_r+0x26>
    b8ea:	f000 fc91 	bl	c210 <_vfiprintf_r+0x948>
    b8ee:	4658      	mov	r0, fp
    b8f0:	8982      	ldrh	r2, [r0, #12]
    b8f2:	2180      	movs	r1, #128	; 0x80
    b8f4:	0189      	lsls	r1, r1, #6
    b8f6:	1c13      	adds	r3, r2, #0
    b8f8:	420a      	tst	r2, r1
    b8fa:	d107      	bne.n	b90c <_vfiprintf_r+0x44>
    b8fc:	430a      	orrs	r2, r1
    b8fe:	4659      	mov	r1, fp
    b900:	818a      	strh	r2, [r1, #12]
    b902:	4bc7      	ldr	r3, [pc, #796]	; (bc20 <_vfiprintf_r+0x358>)
    b904:	6e49      	ldr	r1, [r1, #100]	; 0x64
    b906:	400b      	ands	r3, r1
    b908:	6643      	str	r3, [r0, #100]	; 0x64
    b90a:	1c13      	adds	r3, r2, #0
    b90c:	0719      	lsls	r1, r3, #28
    b90e:	d401      	bmi.n	b914 <_vfiprintf_r+0x4c>
    b910:	f000 fdf8 	bl	c504 <_vfiprintf_r+0xc3c>
    b914:	4658      	mov	r0, fp
    b916:	6901      	ldr	r1, [r0, #16]
    b918:	2900      	cmp	r1, #0
    b91a:	d101      	bne.n	b920 <_vfiprintf_r+0x58>
    b91c:	f000 fdf2 	bl	c504 <_vfiprintf_r+0xc3c>
    b920:	211a      	movs	r1, #26
    b922:	400b      	ands	r3, r1
    b924:	2b0a      	cmp	r3, #10
    b926:	d101      	bne.n	b92c <_vfiprintf_r+0x64>
    b928:	f000 fc35 	bl	c196 <_vfiprintf_r+0x8ce>
    b92c:	2194      	movs	r1, #148	; 0x94
    b92e:	24a1      	movs	r4, #161	; 0xa1
    b930:	00c9      	lsls	r1, r1, #3
    b932:	00e4      	lsls	r4, r4, #3
    b934:	2300      	movs	r3, #0
    b936:	446c      	add	r4, sp
    b938:	4469      	add	r1, sp
    b93a:	46aa      	mov	sl, r5
    b93c:	6021      	str	r1, [r4, #0]
    b93e:	60a3      	str	r3, [r4, #8]
    b940:	6063      	str	r3, [r4, #4]
    b942:	930c      	str	r3, [sp, #48]	; 0x30
    b944:	9305      	str	r3, [sp, #20]
    b946:	1c0d      	adds	r5, r1, #0
    b948:	4657      	mov	r7, sl
    b94a:	783b      	ldrb	r3, [r7, #0]
    b94c:	2b00      	cmp	r3, #0
    b94e:	d100      	bne.n	b952 <_vfiprintf_r+0x8a>
    b950:	e352      	b.n	bff8 <_vfiprintf_r+0x730>
    b952:	2b25      	cmp	r3, #37	; 0x25
    b954:	d100      	bne.n	b958 <_vfiprintf_r+0x90>
    b956:	e34f      	b.n	bff8 <_vfiprintf_r+0x730>
    b958:	1c3e      	adds	r6, r7, #0
    b95a:	e001      	b.n	b960 <_vfiprintf_r+0x98>
    b95c:	2b00      	cmp	r3, #0
    b95e:	d003      	beq.n	b968 <_vfiprintf_r+0xa0>
    b960:	3601      	adds	r6, #1
    b962:	7833      	ldrb	r3, [r6, #0]
    b964:	2b25      	cmp	r3, #37	; 0x25
    b966:	d1f9      	bne.n	b95c <_vfiprintf_r+0x94>
    b968:	1bf2      	subs	r2, r6, r7
    b96a:	4690      	mov	r8, r2
    b96c:	2000      	movs	r0, #0
    b96e:	4580      	cmp	r8, r0
    b970:	d010      	beq.n	b994 <_vfiprintf_r+0xcc>
    b972:	68a3      	ldr	r3, [r4, #8]
    b974:	4443      	add	r3, r8
    b976:	602f      	str	r7, [r5, #0]
    b978:	606a      	str	r2, [r5, #4]
    b97a:	60a3      	str	r3, [r4, #8]
    b97c:	6863      	ldr	r3, [r4, #4]
    b97e:	3301      	adds	r3, #1
    b980:	6063      	str	r3, [r4, #4]
    b982:	3508      	adds	r5, #8
    b984:	2b07      	cmp	r3, #7
    b986:	dd00      	ble.n	b98a <_vfiprintf_r+0xc2>
    b988:	e3cc      	b.n	c124 <_vfiprintf_r+0x85c>
    b98a:	9905      	ldr	r1, [sp, #20]
    b98c:	1c0a      	adds	r2, r1, #0
    b98e:	4442      	add	r2, r8
    b990:	9205      	str	r2, [sp, #20]
    b992:	7833      	ldrb	r3, [r6, #0]
    b994:	2b00      	cmp	r3, #0
    b996:	d100      	bne.n	b99a <_vfiprintf_r+0xd2>
    b998:	e344      	b.n	c024 <_vfiprintf_r+0x75c>
    b99a:	4ba2      	ldr	r3, [pc, #648]	; (bc24 <_vfiprintf_r+0x35c>)
    b99c:	2000      	movs	r0, #0
    b99e:	446b      	add	r3, sp
    b9a0:	7018      	strb	r0, [r3, #0]
    b9a2:	2100      	movs	r1, #0
    b9a4:	2240      	movs	r2, #64	; 0x40
    b9a6:	7873      	ldrb	r3, [r6, #1]
    b9a8:	1c77      	adds	r7, r6, #1
    b9aa:	9104      	str	r1, [sp, #16]
    b9ac:	2601      	movs	r6, #1
    b9ae:	9100      	str	r1, [sp, #0]
    b9b0:	4690      	mov	r8, r2
    b9b2:	2080      	movs	r0, #128	; 0x80
    b9b4:	3a15      	subs	r2, #21
    b9b6:	499c      	ldr	r1, [pc, #624]	; (bc28 <_vfiprintf_r+0x360>)
    b9b8:	4276      	negs	r6, r6
    b9ba:	4684      	mov	ip, r0
    b9bc:	4692      	mov	sl, r2
    b9be:	3701      	adds	r7, #1
    b9c0:	1c1a      	adds	r2, r3, #0
    b9c2:	3a20      	subs	r2, #32
    b9c4:	2a58      	cmp	r2, #88	; 0x58
    b9c6:	d96b      	bls.n	baa0 <_vfiprintf_r+0x1d8>
    b9c8:	2b00      	cmp	r3, #0
    b9ca:	d100      	bne.n	b9ce <_vfiprintf_r+0x106>
    b9cc:	e32a      	b.n	c024 <_vfiprintf_r+0x75c>
    b9ce:	229c      	movs	r2, #156	; 0x9c
    b9d0:	00d2      	lsls	r2, r2, #3
    b9d2:	446a      	add	r2, sp
    b9d4:	7013      	strb	r3, [r2, #0]
    b9d6:	4b93      	ldr	r3, [pc, #588]	; (bc24 <_vfiprintf_r+0x35c>)
    b9d8:	2101      	movs	r1, #1
    b9da:	2000      	movs	r0, #0
    b9dc:	446b      	add	r3, sp
    b9de:	7018      	strb	r0, [r3, #0]
    b9e0:	9102      	str	r1, [sp, #8]
    b9e2:	9103      	str	r1, [sp, #12]
    b9e4:	920b      	str	r2, [sp, #44]	; 0x2c
    b9e6:	2100      	movs	r1, #0
    b9e8:	9106      	str	r1, [sp, #24]
    b9ea:	9900      	ldr	r1, [sp, #0]
    b9ec:	2302      	movs	r3, #2
    b9ee:	4019      	ands	r1, r3
    b9f0:	4689      	mov	r9, r1
    b9f2:	d002      	beq.n	b9fa <_vfiprintf_r+0x132>
    b9f4:	9a02      	ldr	r2, [sp, #8]
    b9f6:	18d2      	adds	r2, r2, r3
    b9f8:	9202      	str	r2, [sp, #8]
    b9fa:	9800      	ldr	r0, [sp, #0]
    b9fc:	2384      	movs	r3, #132	; 0x84
    b9fe:	4018      	ands	r0, r3
    ba00:	900d      	str	r0, [sp, #52]	; 0x34
    ba02:	d000      	beq.n	ba06 <_vfiprintf_r+0x13e>
    ba04:	e213      	b.n	be2e <_vfiprintf_r+0x566>
    ba06:	9904      	ldr	r1, [sp, #16]
    ba08:	9a02      	ldr	r2, [sp, #8]
    ba0a:	1a8e      	subs	r6, r1, r2
    ba0c:	2e00      	cmp	r6, #0
    ba0e:	dc00      	bgt.n	ba12 <_vfiprintf_r+0x14a>
    ba10:	e20d      	b.n	be2e <_vfiprintf_r+0x566>
    ba12:	2e10      	cmp	r6, #16
    ba14:	dc01      	bgt.n	ba1a <_vfiprintf_r+0x152>
    ba16:	f000 fd61 	bl	c4dc <_vfiprintf_r+0xc14>
    ba1a:	4b84      	ldr	r3, [pc, #528]	; (bc2c <_vfiprintf_r+0x364>)
    ba1c:	469a      	mov	sl, r3
    ba1e:	4652      	mov	r2, sl
    ba20:	2010      	movs	r0, #16
    ba22:	1c2b      	adds	r3, r5, #0
    ba24:	46ba      	mov	sl, r7
    ba26:	4680      	mov	r8, r0
    ba28:	465d      	mov	r5, fp
    ba2a:	1c17      	adds	r7, r2, #0
    ba2c:	e005      	b.n	ba3a <_vfiprintf_r+0x172>
    ba2e:	3308      	adds	r3, #8
    ba30:	1c1a      	adds	r2, r3, #0
    ba32:	3e10      	subs	r6, #16
    ba34:	3208      	adds	r2, #8
    ba36:	2e10      	cmp	r6, #16
    ba38:	dd1c      	ble.n	ba74 <_vfiprintf_r+0x1ac>
    ba3a:	4642      	mov	r2, r8
    ba3c:	605a      	str	r2, [r3, #4]
    ba3e:	68a2      	ldr	r2, [r4, #8]
    ba40:	3210      	adds	r2, #16
    ba42:	601f      	str	r7, [r3, #0]
    ba44:	60a2      	str	r2, [r4, #8]
    ba46:	6862      	ldr	r2, [r4, #4]
    ba48:	3201      	adds	r2, #1
    ba4a:	6062      	str	r2, [r4, #4]
    ba4c:	2a07      	cmp	r2, #7
    ba4e:	ddee      	ble.n	ba2e <_vfiprintf_r+0x166>
    ba50:	9801      	ldr	r0, [sp, #4]
    ba52:	1c29      	adds	r1, r5, #0
    ba54:	1c22      	adds	r2, r4, #0
    ba56:	f7ff fef7 	bl	b848 <__sprint_r>
    ba5a:	2800      	cmp	r0, #0
    ba5c:	d001      	beq.n	ba62 <_vfiprintf_r+0x19a>
    ba5e:	f000 fcd8 	bl	c412 <_vfiprintf_r+0xb4a>
    ba62:	2295      	movs	r2, #149	; 0x95
    ba64:	2394      	movs	r3, #148	; 0x94
    ba66:	00d2      	lsls	r2, r2, #3
    ba68:	00db      	lsls	r3, r3, #3
    ba6a:	3e10      	subs	r6, #16
    ba6c:	446a      	add	r2, sp
    ba6e:	446b      	add	r3, sp
    ba70:	2e10      	cmp	r6, #16
    ba72:	dce2      	bgt.n	ba3a <_vfiprintf_r+0x172>
    ba74:	46ab      	mov	fp, r5
    ba76:	1c1d      	adds	r5, r3, #0
    ba78:	1c3b      	adds	r3, r7, #0
    ba7a:	4657      	mov	r7, sl
    ba7c:	469a      	mov	sl, r3
    ba7e:	4653      	mov	r3, sl
    ba80:	602b      	str	r3, [r5, #0]
    ba82:	68a3      	ldr	r3, [r4, #8]
    ba84:	18f3      	adds	r3, r6, r3
    ba86:	606e      	str	r6, [r5, #4]
    ba88:	60a3      	str	r3, [r4, #8]
    ba8a:	6863      	ldr	r3, [r4, #4]
    ba8c:	3301      	adds	r3, #1
    ba8e:	6063      	str	r3, [r4, #4]
    ba90:	2b07      	cmp	r3, #7
    ba92:	dd01      	ble.n	ba98 <_vfiprintf_r+0x1d0>
    ba94:	f000 fc46 	bl	c324 <_vfiprintf_r+0xa5c>
    ba98:	1c13      	adds	r3, r2, #0
    ba9a:	3308      	adds	r3, #8
    ba9c:	1c15      	adds	r5, r2, #0
    ba9e:	e1c8      	b.n	be32 <_vfiprintf_r+0x56a>
    baa0:	0092      	lsls	r2, r2, #2
    baa2:	588a      	ldr	r2, [r1, r2]
    baa4:	4697      	mov	pc, r2
    baa6:	9800      	ldr	r0, [sp, #0]
    baa8:	2310      	movs	r3, #16
    baaa:	4318      	orrs	r0, r3
    baac:	9000      	str	r0, [sp, #0]
    baae:	9900      	ldr	r1, [sp, #0]
    bab0:	2220      	movs	r2, #32
    bab2:	400a      	ands	r2, r1
    bab4:	d101      	bne.n	baba <_vfiprintf_r+0x1f2>
    bab6:	f000 fc0a 	bl	c2ce <_vfiprintf_r+0xa06>
    baba:	9b07      	ldr	r3, [sp, #28]
    babc:	2207      	movs	r2, #7
    babe:	3307      	adds	r3, #7
    bac0:	4393      	bics	r3, r2
    bac2:	6818      	ldr	r0, [r3, #0]
    bac4:	6859      	ldr	r1, [r3, #4]
    bac6:	3201      	adds	r2, #1
    bac8:	18d2      	adds	r2, r2, r3
    baca:	9008      	str	r0, [sp, #32]
    bacc:	9109      	str	r1, [sp, #36]	; 0x24
    bace:	9207      	str	r2, [sp, #28]
    bad0:	9a09      	ldr	r2, [sp, #36]	; 0x24
    bad2:	1c01      	adds	r1, r0, #0
    bad4:	4311      	orrs	r1, r2
    bad6:	1e4b      	subs	r3, r1, #1
    bad8:	4199      	sbcs	r1, r3
    bada:	2301      	movs	r3, #1
    badc:	4a51      	ldr	r2, [pc, #324]	; (bc24 <_vfiprintf_r+0x35c>)
    bade:	2000      	movs	r0, #0
    bae0:	446a      	add	r2, sp
    bae2:	7010      	strb	r0, [r2, #0]
    bae4:	2e00      	cmp	r6, #0
    bae6:	db03      	blt.n	baf0 <_vfiprintf_r+0x228>
    bae8:	9800      	ldr	r0, [sp, #0]
    baea:	2280      	movs	r2, #128	; 0x80
    baec:	4390      	bics	r0, r2
    baee:	9000      	str	r0, [sp, #0]
    baf0:	2e00      	cmp	r6, #0
    baf2:	d102      	bne.n	bafa <_vfiprintf_r+0x232>
    baf4:	2900      	cmp	r1, #0
    baf6:	d100      	bne.n	bafa <_vfiprintf_r+0x232>
    baf8:	e281      	b.n	bffe <_vfiprintf_r+0x736>
    bafa:	2b01      	cmp	r3, #1
    bafc:	d100      	bne.n	bb00 <_vfiprintf_r+0x238>
    bafe:	e3ad      	b.n	c25c <_vfiprintf_r+0x994>
    bb00:	2b02      	cmp	r3, #2
    bb02:	d100      	bne.n	bb06 <_vfiprintf_r+0x23e>
    bb04:	e38b      	b.n	c21e <_vfiprintf_r+0x956>
    bb06:	2107      	movs	r1, #7
    bb08:	940b      	str	r4, [sp, #44]	; 0x2c
    bb0a:	9702      	str	r7, [sp, #8]
    bb0c:	9a08      	ldr	r2, [sp, #32]
    bb0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    bb10:	4688      	mov	r8, r1
    bb12:	46ac      	mov	ip, r5
    bb14:	1c21      	adds	r1, r4, #0
    bb16:	0758      	lsls	r0, r3, #29
    bb18:	4682      	mov	sl, r0
    bb1a:	4645      	mov	r5, r8
    bb1c:	08d0      	lsrs	r0, r2, #3
    bb1e:	4657      	mov	r7, sl
    bb20:	4307      	orrs	r7, r0
    bb22:	4015      	ands	r5, r2
    bb24:	08d8      	lsrs	r0, r3, #3
    bb26:	3901      	subs	r1, #1
    bb28:	3530      	adds	r5, #48	; 0x30
    bb2a:	1c03      	adds	r3, r0, #0
    bb2c:	1c38      	adds	r0, r7, #0
    bb2e:	700d      	strb	r5, [r1, #0]
    bb30:	1c3a      	adds	r2, r7, #0
    bb32:	4318      	orrs	r0, r3
    bb34:	d1ef      	bne.n	bb16 <_vfiprintf_r+0x24e>
    bb36:	910b      	str	r1, [sp, #44]	; 0x2c
    bb38:	9900      	ldr	r1, [sp, #0]
    bb3a:	9208      	str	r2, [sp, #32]
    bb3c:	9309      	str	r3, [sp, #36]	; 0x24
    bb3e:	1c2b      	adds	r3, r5, #0
    bb40:	9f02      	ldr	r7, [sp, #8]
    bb42:	4665      	mov	r5, ip
    bb44:	469c      	mov	ip, r3
    bb46:	07c9      	lsls	r1, r1, #31
    bb48:	d401      	bmi.n	bb4e <_vfiprintf_r+0x286>
    bb4a:	f000 fc05 	bl	c358 <_vfiprintf_r+0xa90>
    bb4e:	2330      	movs	r3, #48	; 0x30
    bb50:	459c      	cmp	ip, r3
    bb52:	d101      	bne.n	bb58 <_vfiprintf_r+0x290>
    bb54:	f000 fcc8 	bl	c4e8 <_vfiprintf_r+0xc20>
    bb58:	990b      	ldr	r1, [sp, #44]	; 0x2c
    bb5a:	3901      	subs	r1, #1
    bb5c:	2330      	movs	r3, #48	; 0x30
    bb5e:	1a62      	subs	r2, r4, r1
    bb60:	910b      	str	r1, [sp, #44]	; 0x2c
    bb62:	700b      	strb	r3, [r1, #0]
    bb64:	9203      	str	r2, [sp, #12]
    bb66:	9606      	str	r6, [sp, #24]
    bb68:	9803      	ldr	r0, [sp, #12]
    bb6a:	9906      	ldr	r1, [sp, #24]
    bb6c:	9002      	str	r0, [sp, #8]
    bb6e:	4288      	cmp	r0, r1
    bb70:	da00      	bge.n	bb74 <_vfiprintf_r+0x2ac>
    bb72:	9102      	str	r1, [sp, #8]
    bb74:	4a2b      	ldr	r2, [pc, #172]	; (bc24 <_vfiprintf_r+0x35c>)
    bb76:	446a      	add	r2, sp
    bb78:	7813      	ldrb	r3, [r2, #0]
    bb7a:	9802      	ldr	r0, [sp, #8]
    bb7c:	1e5a      	subs	r2, r3, #1
    bb7e:	4193      	sbcs	r3, r2
    bb80:	18c0      	adds	r0, r0, r3
    bb82:	9002      	str	r0, [sp, #8]
    bb84:	e731      	b.n	b9ea <_vfiprintf_r+0x122>
    bb86:	9a00      	ldr	r2, [sp, #0]
    bb88:	2310      	movs	r3, #16
    bb8a:	431a      	orrs	r2, r3
    bb8c:	9200      	str	r2, [sp, #0]
    bb8e:	9b00      	ldr	r3, [sp, #0]
    bb90:	069b      	lsls	r3, r3, #26
    bb92:	d400      	bmi.n	bb96 <_vfiprintf_r+0x2ce>
    bb94:	e38b      	b.n	c2ae <_vfiprintf_r+0x9e6>
    bb96:	9b07      	ldr	r3, [sp, #28]
    bb98:	2207      	movs	r2, #7
    bb9a:	3307      	adds	r3, #7
    bb9c:	4393      	bics	r3, r2
    bb9e:	6819      	ldr	r1, [r3, #0]
    bba0:	685a      	ldr	r2, [r3, #4]
    bba2:	2008      	movs	r0, #8
    bba4:	18c0      	adds	r0, r0, r3
    bba6:	9108      	str	r1, [sp, #32]
    bba8:	9209      	str	r2, [sp, #36]	; 0x24
    bbaa:	9007      	str	r0, [sp, #28]
    bbac:	9909      	ldr	r1, [sp, #36]	; 0x24
    bbae:	2900      	cmp	r1, #0
    bbb0:	da01      	bge.n	bbb6 <_vfiprintf_r+0x2ee>
    bbb2:	f000 fbf4 	bl	c39e <_vfiprintf_r+0xad6>
    bbb6:	9908      	ldr	r1, [sp, #32]
    bbb8:	9a09      	ldr	r2, [sp, #36]	; 0x24
    bbba:	4311      	orrs	r1, r2
    bbbc:	1e4b      	subs	r3, r1, #1
    bbbe:	4199      	sbcs	r1, r3
    bbc0:	2301      	movs	r3, #1
    bbc2:	e78f      	b.n	bae4 <_vfiprintf_r+0x21c>
    bbc4:	9900      	ldr	r1, [sp, #0]
    bbc6:	2310      	movs	r3, #16
    bbc8:	4319      	orrs	r1, r3
    bbca:	9100      	str	r1, [sp, #0]
    bbcc:	9a00      	ldr	r2, [sp, #0]
    bbce:	2320      	movs	r3, #32
    bbd0:	4013      	ands	r3, r2
    bbd2:	d100      	bne.n	bbd6 <_vfiprintf_r+0x30e>
    bbd4:	e391      	b.n	c2fa <_vfiprintf_r+0xa32>
    bbd6:	9b07      	ldr	r3, [sp, #28]
    bbd8:	2207      	movs	r2, #7
    bbda:	3307      	adds	r3, #7
    bbdc:	4393      	bics	r3, r2
    bbde:	6819      	ldr	r1, [r3, #0]
    bbe0:	685a      	ldr	r2, [r3, #4]
    bbe2:	9108      	str	r1, [sp, #32]
    bbe4:	9209      	str	r2, [sp, #36]	; 0x24
    bbe6:	9908      	ldr	r1, [sp, #32]
    bbe8:	2008      	movs	r0, #8
    bbea:	18c0      	adds	r0, r0, r3
    bbec:	4311      	orrs	r1, r2
    bbee:	1e4b      	subs	r3, r1, #1
    bbf0:	4199      	sbcs	r1, r3
    bbf2:	9007      	str	r0, [sp, #28]
    bbf4:	2300      	movs	r3, #0
    bbf6:	e771      	b.n	badc <_vfiprintf_r+0x214>
    bbf8:	9b07      	ldr	r3, [sp, #28]
    bbfa:	9a07      	ldr	r2, [sp, #28]
    bbfc:	681b      	ldr	r3, [r3, #0]
    bbfe:	3204      	adds	r2, #4
    bc00:	9304      	str	r3, [sp, #16]
    bc02:	2b00      	cmp	r3, #0
    bc04:	db00      	blt.n	bc08 <_vfiprintf_r+0x340>
    bc06:	e39c      	b.n	c342 <_vfiprintf_r+0xa7a>
    bc08:	9804      	ldr	r0, [sp, #16]
    bc0a:	4240      	negs	r0, r0
    bc0c:	9004      	str	r0, [sp, #16]
    bc0e:	9207      	str	r2, [sp, #28]
    bc10:	9a00      	ldr	r2, [sp, #0]
    bc12:	2304      	movs	r3, #4
    bc14:	431a      	orrs	r2, r3
    bc16:	9200      	str	r2, [sp, #0]
    bc18:	783b      	ldrb	r3, [r7, #0]
    bc1a:	e6d0      	b.n	b9be <_vfiprintf_r+0xf6>
    bc1c:	fffffae4 	.word	0xfffffae4
    bc20:	ffffdfff 	.word	0xffffdfff
    bc24:	00000517 	.word	0x00000517
    bc28:	0000e30c 	.word	0x0000e30c
    bc2c:	0000e470 	.word	0x0000e470
    bc30:	9a07      	ldr	r2, [sp, #28]
    bc32:	239c      	movs	r3, #156	; 0x9c
    bc34:	1c11      	adds	r1, r2, #0
    bc36:	00db      	lsls	r3, r3, #3
    bc38:	6812      	ldr	r2, [r2, #0]
    bc3a:	446b      	add	r3, sp
    bc3c:	701a      	strb	r2, [r3, #0]
    bc3e:	4ac7      	ldr	r2, [pc, #796]	; (bf5c <_vfiprintf_r+0x694>)
    bc40:	3104      	adds	r1, #4
    bc42:	9107      	str	r1, [sp, #28]
    bc44:	2000      	movs	r0, #0
    bc46:	2101      	movs	r1, #1
    bc48:	446a      	add	r2, sp
    bc4a:	7010      	strb	r0, [r2, #0]
    bc4c:	9102      	str	r1, [sp, #8]
    bc4e:	9103      	str	r1, [sp, #12]
    bc50:	930b      	str	r3, [sp, #44]	; 0x2c
    bc52:	e6c8      	b.n	b9e6 <_vfiprintf_r+0x11e>
    bc54:	49c1      	ldr	r1, [pc, #772]	; (bf5c <_vfiprintf_r+0x694>)
    bc56:	2200      	movs	r2, #0
    bc58:	4469      	add	r1, sp
    bc5a:	9b07      	ldr	r3, [sp, #28]
    bc5c:	700a      	strb	r2, [r1, #0]
    bc5e:	1c18      	adds	r0, r3, #0
    bc60:	681b      	ldr	r3, [r3, #0]
    bc62:	3004      	adds	r0, #4
    bc64:	9007      	str	r0, [sp, #28]
    bc66:	930b      	str	r3, [sp, #44]	; 0x2c
    bc68:	2b00      	cmp	r3, #0
    bc6a:	d101      	bne.n	bc70 <_vfiprintf_r+0x3a8>
    bc6c:	f000 fc24 	bl	c4b8 <_vfiprintf_r+0xbf0>
    bc70:	2e00      	cmp	r6, #0
    bc72:	da01      	bge.n	bc78 <_vfiprintf_r+0x3b0>
    bc74:	f000 fc18 	bl	c4a8 <_vfiprintf_r+0xbe0>
    bc78:	980b      	ldr	r0, [sp, #44]	; 0x2c
    bc7a:	2100      	movs	r1, #0
    bc7c:	1c32      	adds	r2, r6, #0
    bc7e:	f7fd ff71 	bl	9b64 <memchr>
    bc82:	2800      	cmp	r0, #0
    bc84:	d101      	bne.n	bc8a <_vfiprintf_r+0x3c2>
    bc86:	f000 fc4d 	bl	c524 <_vfiprintf_r+0xc5c>
    bc8a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    bc8c:	1a40      	subs	r0, r0, r1
    bc8e:	9003      	str	r0, [sp, #12]
    bc90:	42b0      	cmp	r0, r6
    bc92:	dc00      	bgt.n	bc96 <_vfiprintf_r+0x3ce>
    bc94:	e3d5      	b.n	c442 <_vfiprintf_r+0xb7a>
    bc96:	2300      	movs	r3, #0
    bc98:	9603      	str	r6, [sp, #12]
    bc9a:	9306      	str	r3, [sp, #24]
    bc9c:	e764      	b.n	bb68 <_vfiprintf_r+0x2a0>
    bc9e:	49b0      	ldr	r1, [pc, #704]	; (bf60 <_vfiprintf_r+0x698>)
    bca0:	9800      	ldr	r0, [sp, #0]
    bca2:	910c      	str	r1, [sp, #48]	; 0x30
    bca4:	2120      	movs	r1, #32
    bca6:	4001      	ands	r1, r0
    bca8:	d064      	beq.n	bd74 <_vfiprintf_r+0x4ac>
    bcaa:	9a07      	ldr	r2, [sp, #28]
    bcac:	2107      	movs	r1, #7
    bcae:	3207      	adds	r2, #7
    bcb0:	438a      	bics	r2, r1
    bcb2:	3101      	adds	r1, #1
    bcb4:	1889      	adds	r1, r1, r2
    bcb6:	9107      	str	r1, [sp, #28]
    bcb8:	6810      	ldr	r0, [r2, #0]
    bcba:	6851      	ldr	r1, [r2, #4]
    bcbc:	9008      	str	r0, [sp, #32]
    bcbe:	9109      	str	r1, [sp, #36]	; 0x24
    bcc0:	9a09      	ldr	r2, [sp, #36]	; 0x24
    bcc2:	9908      	ldr	r1, [sp, #32]
    bcc4:	4311      	orrs	r1, r2
    bcc6:	1e4a      	subs	r2, r1, #1
    bcc8:	4191      	sbcs	r1, r2
    bcca:	2900      	cmp	r1, #0
    bccc:	d00e      	beq.n	bcec <_vfiprintf_r+0x424>
    bcce:	9800      	ldr	r0, [sp, #0]
    bcd0:	2201      	movs	r2, #1
    bcd2:	4210      	tst	r0, r2
    bcd4:	d00a      	beq.n	bcec <_vfiprintf_r+0x424>
    bcd6:	49a3      	ldr	r1, [pc, #652]	; (bf64 <_vfiprintf_r+0x69c>)
    bcd8:	2030      	movs	r0, #48	; 0x30
    bcda:	4469      	add	r1, sp
    bcdc:	704b      	strb	r3, [r1, #1]
    bcde:	7008      	strb	r0, [r1, #0]
    bce0:	9900      	ldr	r1, [sp, #0]
    bce2:	2302      	movs	r3, #2
    bce4:	4319      	orrs	r1, r3
    bce6:	9100      	str	r1, [sp, #0]
    bce8:	1c11      	adds	r1, r2, #0
    bcea:	e6f7      	b.n	badc <_vfiprintf_r+0x214>
    bcec:	2302      	movs	r3, #2
    bcee:	e6f5      	b.n	badc <_vfiprintf_r+0x214>
    bcf0:	9b00      	ldr	r3, [sp, #0]
    bcf2:	2020      	movs	r0, #32
    bcf4:	4303      	orrs	r3, r0
    bcf6:	9300      	str	r3, [sp, #0]
    bcf8:	783b      	ldrb	r3, [r7, #0]
    bcfa:	e660      	b.n	b9be <_vfiprintf_r+0xf6>
    bcfc:	9b07      	ldr	r3, [sp, #28]
    bcfe:	1c18      	adds	r0, r3, #0
    bd00:	681b      	ldr	r3, [r3, #0]
    bd02:	9a00      	ldr	r2, [sp, #0]
    bd04:	9308      	str	r3, [sp, #32]
    bd06:	2302      	movs	r3, #2
    bd08:	431a      	orrs	r2, r3
    bd0a:	9200      	str	r2, [sp, #0]
    bd0c:	4a95      	ldr	r2, [pc, #596]	; (bf64 <_vfiprintf_r+0x69c>)
    bd0e:	2100      	movs	r1, #0
    bd10:	446a      	add	r2, sp
    bd12:	9109      	str	r1, [sp, #36]	; 0x24
    bd14:	3130      	adds	r1, #48	; 0x30
    bd16:	3004      	adds	r0, #4
    bd18:	7011      	strb	r1, [r2, #0]
    bd1a:	3148      	adds	r1, #72	; 0x48
    bd1c:	7051      	strb	r1, [r2, #1]
    bd1e:	9007      	str	r0, [sp, #28]
    bd20:	9908      	ldr	r1, [sp, #32]
    bd22:	488f      	ldr	r0, [pc, #572]	; (bf60 <_vfiprintf_r+0x698>)
    bd24:	1e4a      	subs	r2, r1, #1
    bd26:	4191      	sbcs	r1, r2
    bd28:	900c      	str	r0, [sp, #48]	; 0x30
    bd2a:	e6d7      	b.n	badc <_vfiprintf_r+0x214>
    bd2c:	9b00      	ldr	r3, [sp, #0]
    bd2e:	069b      	lsls	r3, r3, #26
    bd30:	d500      	bpl.n	bd34 <_vfiprintf_r+0x46c>
    bd32:	e359      	b.n	c3e8 <_vfiprintf_r+0xb20>
    bd34:	9a00      	ldr	r2, [sp, #0]
    bd36:	06d2      	lsls	r2, r2, #27
    bd38:	d400      	bmi.n	bd3c <_vfiprintf_r+0x474>
    bd3a:	e393      	b.n	c464 <_vfiprintf_r+0xb9c>
    bd3c:	9807      	ldr	r0, [sp, #28]
    bd3e:	9905      	ldr	r1, [sp, #20]
    bd40:	6803      	ldr	r3, [r0, #0]
    bd42:	3004      	adds	r0, #4
    bd44:	6019      	str	r1, [r3, #0]
    bd46:	9007      	str	r0, [sp, #28]
    bd48:	e5ff      	b.n	b94a <_vfiprintf_r+0x82>
    bd4a:	783b      	ldrb	r3, [r7, #0]
    bd4c:	2b6c      	cmp	r3, #108	; 0x6c
    bd4e:	d100      	bne.n	bd52 <_vfiprintf_r+0x48a>
    bd50:	e357      	b.n	c402 <_vfiprintf_r+0xb3a>
    bd52:	9800      	ldr	r0, [sp, #0]
    bd54:	2210      	movs	r2, #16
    bd56:	4310      	orrs	r0, r2
    bd58:	9000      	str	r0, [sp, #0]
    bd5a:	e630      	b.n	b9be <_vfiprintf_r+0xf6>
    bd5c:	9b00      	ldr	r3, [sp, #0]
    bd5e:	4640      	mov	r0, r8
    bd60:	4303      	orrs	r3, r0
    bd62:	9300      	str	r3, [sp, #0]
    bd64:	783b      	ldrb	r3, [r7, #0]
    bd66:	e62a      	b.n	b9be <_vfiprintf_r+0xf6>
    bd68:	4a7f      	ldr	r2, [pc, #508]	; (bf68 <_vfiprintf_r+0x6a0>)
    bd6a:	9800      	ldr	r0, [sp, #0]
    bd6c:	2120      	movs	r1, #32
    bd6e:	920c      	str	r2, [sp, #48]	; 0x30
    bd70:	4001      	ands	r1, r0
    bd72:	d19a      	bne.n	bcaa <_vfiprintf_r+0x3e2>
    bd74:	9800      	ldr	r0, [sp, #0]
    bd76:	2210      	movs	r2, #16
    bd78:	4002      	ands	r2, r0
    bd7a:	d000      	beq.n	bd7e <_vfiprintf_r+0x4b6>
    bd7c:	e31c      	b.n	c3b8 <_vfiprintf_r+0xaf0>
    bd7e:	9800      	ldr	r0, [sp, #0]
    bd80:	2140      	movs	r1, #64	; 0x40
    bd82:	4001      	ands	r1, r0
    bd84:	d100      	bne.n	bd88 <_vfiprintf_r+0x4c0>
    bd86:	e37a      	b.n	c47e <_vfiprintf_r+0xbb6>
    bd88:	9907      	ldr	r1, [sp, #28]
    bd8a:	8809      	ldrh	r1, [r1, #0]
    bd8c:	9209      	str	r2, [sp, #36]	; 0x24
    bd8e:	9a07      	ldr	r2, [sp, #28]
    bd90:	3204      	adds	r2, #4
    bd92:	9108      	str	r1, [sp, #32]
    bd94:	9207      	str	r2, [sp, #28]
    bd96:	e793      	b.n	bcc0 <_vfiprintf_r+0x3f8>
    bd98:	4b70      	ldr	r3, [pc, #448]	; (bf5c <_vfiprintf_r+0x694>)
    bd9a:	4650      	mov	r0, sl
    bd9c:	446b      	add	r3, sp
    bd9e:	7018      	strb	r0, [r3, #0]
    bda0:	783b      	ldrb	r3, [r7, #0]
    bda2:	e60c      	b.n	b9be <_vfiprintf_r+0xf6>
    bda4:	9800      	ldr	r0, [sp, #0]
    bda6:	2301      	movs	r3, #1
    bda8:	4318      	orrs	r0, r3
    bdaa:	9000      	str	r0, [sp, #0]
    bdac:	783b      	ldrb	r3, [r7, #0]
    bdae:	e606      	b.n	b9be <_vfiprintf_r+0xf6>
    bdb0:	486a      	ldr	r0, [pc, #424]	; (bf5c <_vfiprintf_r+0x694>)
    bdb2:	4468      	add	r0, sp
    bdb4:	7803      	ldrb	r3, [r0, #0]
    bdb6:	2b00      	cmp	r3, #0
    bdb8:	d000      	beq.n	bdbc <_vfiprintf_r+0x4f4>
    bdba:	e31f      	b.n	c3fc <_vfiprintf_r+0xb34>
    bdbc:	2220      	movs	r2, #32
    bdbe:	7002      	strb	r2, [r0, #0]
    bdc0:	783b      	ldrb	r3, [r7, #0]
    bdc2:	e5fc      	b.n	b9be <_vfiprintf_r+0xf6>
    bdc4:	1c1a      	adds	r2, r3, #0
    bdc6:	2000      	movs	r0, #0
    bdc8:	3a30      	subs	r2, #48	; 0x30
    bdca:	1c03      	adds	r3, r0, #0
    bdcc:	46a9      	mov	r9, r5
    bdce:	009d      	lsls	r5, r3, #2
    bdd0:	18eb      	adds	r3, r5, r3
    bdd2:	783d      	ldrb	r5, [r7, #0]
    bdd4:	005b      	lsls	r3, r3, #1
    bdd6:	18d3      	adds	r3, r2, r3
    bdd8:	1c2a      	adds	r2, r5, #0
    bdda:	3a30      	subs	r2, #48	; 0x30
    bddc:	3701      	adds	r7, #1
    bdde:	2a09      	cmp	r2, #9
    bde0:	d9f5      	bls.n	bdce <_vfiprintf_r+0x506>
    bde2:	1c18      	adds	r0, r3, #0
    bde4:	9004      	str	r0, [sp, #16]
    bde6:	1c2b      	adds	r3, r5, #0
    bde8:	464d      	mov	r5, r9
    bdea:	e5e9      	b.n	b9c0 <_vfiprintf_r+0xf8>
    bdec:	9800      	ldr	r0, [sp, #0]
    bdee:	4662      	mov	r2, ip
    bdf0:	4310      	orrs	r0, r2
    bdf2:	9000      	str	r0, [sp, #0]
    bdf4:	783b      	ldrb	r3, [r7, #0]
    bdf6:	e5e2      	b.n	b9be <_vfiprintf_r+0xf6>
    bdf8:	783b      	ldrb	r3, [r7, #0]
    bdfa:	3701      	adds	r7, #1
    bdfc:	2b2a      	cmp	r3, #42	; 0x2a
    bdfe:	d100      	bne.n	be02 <_vfiprintf_r+0x53a>
    be00:	e398      	b.n	c534 <_vfiprintf_r+0xc6c>
    be02:	1c1a      	adds	r2, r3, #0
    be04:	3a30      	subs	r2, #48	; 0x30
    be06:	2600      	movs	r6, #0
    be08:	2a09      	cmp	r2, #9
    be0a:	d900      	bls.n	be0e <_vfiprintf_r+0x546>
    be0c:	e5d8      	b.n	b9c0 <_vfiprintf_r+0xf8>
    be0e:	00b3      	lsls	r3, r6, #2
    be10:	199e      	adds	r6, r3, r6
    be12:	783b      	ldrb	r3, [r7, #0]
    be14:	0076      	lsls	r6, r6, #1
    be16:	18b6      	adds	r6, r6, r2
    be18:	1c1a      	adds	r2, r3, #0
    be1a:	3a30      	subs	r2, #48	; 0x30
    be1c:	3701      	adds	r7, #1
    be1e:	2a09      	cmp	r2, #9
    be20:	d9f5      	bls.n	be0e <_vfiprintf_r+0x546>
    be22:	2e00      	cmp	r6, #0
    be24:	db00      	blt.n	be28 <_vfiprintf_r+0x560>
    be26:	e5cb      	b.n	b9c0 <_vfiprintf_r+0xf8>
    be28:	2601      	movs	r6, #1
    be2a:	4276      	negs	r6, r6
    be2c:	e5c8      	b.n	b9c0 <_vfiprintf_r+0xf8>
    be2e:	1c2b      	adds	r3, r5, #0
    be30:	3308      	adds	r3, #8
    be32:	484a      	ldr	r0, [pc, #296]	; (bf5c <_vfiprintf_r+0x694>)
    be34:	4468      	add	r0, sp
    be36:	7802      	ldrb	r2, [r0, #0]
    be38:	2a00      	cmp	r2, #0
    be3a:	d00d      	beq.n	be58 <_vfiprintf_r+0x590>
    be3c:	2201      	movs	r2, #1
    be3e:	606a      	str	r2, [r5, #4]
    be40:	68a2      	ldr	r2, [r4, #8]
    be42:	3201      	adds	r2, #1
    be44:	6028      	str	r0, [r5, #0]
    be46:	60a2      	str	r2, [r4, #8]
    be48:	6862      	ldr	r2, [r4, #4]
    be4a:	3201      	adds	r2, #1
    be4c:	6062      	str	r2, [r4, #4]
    be4e:	2a07      	cmp	r2, #7
    be50:	dd00      	ble.n	be54 <_vfiprintf_r+0x58c>
    be52:	e191      	b.n	c178 <_vfiprintf_r+0x8b0>
    be54:	1c1d      	adds	r5, r3, #0
    be56:	3308      	adds	r3, #8
    be58:	2100      	movs	r1, #0
    be5a:	4589      	cmp	r9, r1
    be5c:	d00f      	beq.n	be7e <_vfiprintf_r+0x5b6>
    be5e:	4a41      	ldr	r2, [pc, #260]	; (bf64 <_vfiprintf_r+0x69c>)
    be60:	446a      	add	r2, sp
    be62:	602a      	str	r2, [r5, #0]
    be64:	2202      	movs	r2, #2
    be66:	606a      	str	r2, [r5, #4]
    be68:	68a2      	ldr	r2, [r4, #8]
    be6a:	3202      	adds	r2, #2
    be6c:	60a2      	str	r2, [r4, #8]
    be6e:	6862      	ldr	r2, [r4, #4]
    be70:	3201      	adds	r2, #1
    be72:	6062      	str	r2, [r4, #4]
    be74:	2a07      	cmp	r2, #7
    be76:	dd00      	ble.n	be7a <_vfiprintf_r+0x5b2>
    be78:	e16f      	b.n	c15a <_vfiprintf_r+0x892>
    be7a:	1c1d      	adds	r5, r3, #0
    be7c:	3308      	adds	r3, #8
    be7e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    be80:	2a80      	cmp	r2, #128	; 0x80
    be82:	d100      	bne.n	be86 <_vfiprintf_r+0x5be>
    be84:	e0e8      	b.n	c058 <_vfiprintf_r+0x790>
    be86:	9906      	ldr	r1, [sp, #24]
    be88:	9a03      	ldr	r2, [sp, #12]
    be8a:	1a8e      	subs	r6, r1, r2
    be8c:	2e00      	cmp	r6, #0
    be8e:	dd46      	ble.n	bf1e <_vfiprintf_r+0x656>
    be90:	2e10      	cmp	r6, #16
    be92:	dc00      	bgt.n	be96 <_vfiprintf_r+0x5ce>
    be94:	e2d1      	b.n	c43a <_vfiprintf_r+0xb72>
    be96:	4b35      	ldr	r3, [pc, #212]	; (bf6c <_vfiprintf_r+0x6a4>)
    be98:	2010      	movs	r0, #16
    be9a:	469a      	mov	sl, r3
    be9c:	465a      	mov	r2, fp
    be9e:	4680      	mov	r8, r0
    bea0:	1c2b      	adds	r3, r5, #0
    bea2:	46bb      	mov	fp, r7
    bea4:	44d0      	add	r8, sl
    bea6:	4681      	mov	r9, r0
    bea8:	9d01      	ldr	r5, [sp, #4]
    beaa:	1c17      	adds	r7, r2, #0
    beac:	e005      	b.n	beba <_vfiprintf_r+0x5f2>
    beae:	3308      	adds	r3, #8
    beb0:	1c1a      	adds	r2, r3, #0
    beb2:	3e10      	subs	r6, #16
    beb4:	3208      	adds	r2, #8
    beb6:	2e10      	cmp	r6, #16
    beb8:	dd1c      	ble.n	bef4 <_vfiprintf_r+0x62c>
    beba:	464a      	mov	r2, r9
    bebc:	605a      	str	r2, [r3, #4]
    bebe:	68a2      	ldr	r2, [r4, #8]
    bec0:	4641      	mov	r1, r8
    bec2:	3210      	adds	r2, #16
    bec4:	6019      	str	r1, [r3, #0]
    bec6:	60a2      	str	r2, [r4, #8]
    bec8:	6862      	ldr	r2, [r4, #4]
    beca:	3201      	adds	r2, #1
    becc:	6062      	str	r2, [r4, #4]
    bece:	2a07      	cmp	r2, #7
    bed0:	dded      	ble.n	beae <_vfiprintf_r+0x5e6>
    bed2:	1c28      	adds	r0, r5, #0
    bed4:	1c39      	adds	r1, r7, #0
    bed6:	1c22      	adds	r2, r4, #0
    bed8:	f7ff fcb6 	bl	b848 <__sprint_r>
    bedc:	2800      	cmp	r0, #0
    bede:	d000      	beq.n	bee2 <_vfiprintf_r+0x61a>
    bee0:	e11e      	b.n	c120 <_vfiprintf_r+0x858>
    bee2:	2295      	movs	r2, #149	; 0x95
    bee4:	2394      	movs	r3, #148	; 0x94
    bee6:	00d2      	lsls	r2, r2, #3
    bee8:	00db      	lsls	r3, r3, #3
    beea:	3e10      	subs	r6, #16
    beec:	446a      	add	r2, sp
    beee:	446b      	add	r3, sp
    bef0:	2e10      	cmp	r6, #16
    bef2:	dce2      	bgt.n	beba <_vfiprintf_r+0x5f2>
    bef4:	1c1d      	adds	r5, r3, #0
    bef6:	1c3b      	adds	r3, r7, #0
    bef8:	465f      	mov	r7, fp
    befa:	469b      	mov	fp, r3
    befc:	2010      	movs	r0, #16
    befe:	1c03      	adds	r3, r0, #0
    bf00:	4453      	add	r3, sl
    bf02:	602b      	str	r3, [r5, #0]
    bf04:	68a3      	ldr	r3, [r4, #8]
    bf06:	606e      	str	r6, [r5, #4]
    bf08:	18f6      	adds	r6, r6, r3
    bf0a:	6863      	ldr	r3, [r4, #4]
    bf0c:	3301      	adds	r3, #1
    bf0e:	60a6      	str	r6, [r4, #8]
    bf10:	6063      	str	r3, [r4, #4]
    bf12:	2b07      	cmp	r3, #7
    bf14:	dd00      	ble.n	bf18 <_vfiprintf_r+0x650>
    bf16:	e111      	b.n	c13c <_vfiprintf_r+0x874>
    bf18:	1c13      	adds	r3, r2, #0
    bf1a:	3308      	adds	r3, #8
    bf1c:	1c15      	adds	r5, r2, #0
    bf1e:	9a03      	ldr	r2, [sp, #12]
    bf20:	990b      	ldr	r1, [sp, #44]	; 0x2c
    bf22:	606a      	str	r2, [r5, #4]
    bf24:	6029      	str	r1, [r5, #0]
    bf26:	68a2      	ldr	r2, [r4, #8]
    bf28:	9d03      	ldr	r5, [sp, #12]
    bf2a:	1952      	adds	r2, r2, r5
    bf2c:	60a2      	str	r2, [r4, #8]
    bf2e:	6862      	ldr	r2, [r4, #4]
    bf30:	3201      	adds	r2, #1
    bf32:	6062      	str	r2, [r4, #4]
    bf34:	2a07      	cmp	r2, #7
    bf36:	dd00      	ble.n	bf3a <_vfiprintf_r+0x672>
    bf38:	e0db      	b.n	c0f2 <_vfiprintf_r+0x82a>
    bf3a:	9800      	ldr	r0, [sp, #0]
    bf3c:	0740      	lsls	r0, r0, #29
    bf3e:	d546      	bpl.n	bfce <_vfiprintf_r+0x706>
    bf40:	9904      	ldr	r1, [sp, #16]
    bf42:	9a02      	ldr	r2, [sp, #8]
    bf44:	1a8d      	subs	r5, r1, r2
    bf46:	2d00      	cmp	r5, #0
    bf48:	dd41      	ble.n	bfce <_vfiprintf_r+0x706>
    bf4a:	2d10      	cmp	r5, #16
    bf4c:	dc00      	bgt.n	bf50 <_vfiprintf_r+0x688>
    bf4e:	e2d6      	b.n	c4fe <_vfiprintf_r+0xc36>
    bf50:	4906      	ldr	r1, [pc, #24]	; (bf6c <_vfiprintf_r+0x6a4>)
    bf52:	46b8      	mov	r8, r7
    bf54:	2610      	movs	r6, #16
    bf56:	1c0f      	adds	r7, r1, #0
    bf58:	e00d      	b.n	bf76 <_vfiprintf_r+0x6ae>
    bf5a:	46c0      	nop			; (mov r8, r8)
    bf5c:	00000517 	.word	0x00000517
    bf60:	0000e90c 	.word	0x0000e90c
    bf64:	00000514 	.word	0x00000514
    bf68:	0000e8f8 	.word	0x0000e8f8
    bf6c:	0000e470 	.word	0x0000e470
    bf70:	3d10      	subs	r5, #16
    bf72:	2d10      	cmp	r5, #16
    bf74:	dd17      	ble.n	bfa6 <_vfiprintf_r+0x6de>
    bf76:	68a2      	ldr	r2, [r4, #8]
    bf78:	3210      	adds	r2, #16
    bf7a:	601f      	str	r7, [r3, #0]
    bf7c:	605e      	str	r6, [r3, #4]
    bf7e:	60a2      	str	r2, [r4, #8]
    bf80:	6862      	ldr	r2, [r4, #4]
    bf82:	3201      	adds	r2, #1
    bf84:	6062      	str	r2, [r4, #4]
    bf86:	3308      	adds	r3, #8
    bf88:	2a07      	cmp	r2, #7
    bf8a:	ddf1      	ble.n	bf70 <_vfiprintf_r+0x6a8>
    bf8c:	9801      	ldr	r0, [sp, #4]
    bf8e:	4659      	mov	r1, fp
    bf90:	1c22      	adds	r2, r4, #0
    bf92:	f7ff fc59 	bl	b848 <__sprint_r>
    bf96:	2800      	cmp	r0, #0
    bf98:	d14c      	bne.n	c034 <_vfiprintf_r+0x76c>
    bf9a:	2394      	movs	r3, #148	; 0x94
    bf9c:	00db      	lsls	r3, r3, #3
    bf9e:	3d10      	subs	r5, #16
    bfa0:	446b      	add	r3, sp
    bfa2:	2d10      	cmp	r5, #16
    bfa4:	dce7      	bgt.n	bf76 <_vfiprintf_r+0x6ae>
    bfa6:	46ba      	mov	sl, r7
    bfa8:	4647      	mov	r7, r8
    bfaa:	4652      	mov	r2, sl
    bfac:	605d      	str	r5, [r3, #4]
    bfae:	601a      	str	r2, [r3, #0]
    bfb0:	68a3      	ldr	r3, [r4, #8]
    bfb2:	18ed      	adds	r5, r5, r3
    bfb4:	6863      	ldr	r3, [r4, #4]
    bfb6:	3301      	adds	r3, #1
    bfb8:	60a5      	str	r5, [r4, #8]
    bfba:	6063      	str	r3, [r4, #4]
    bfbc:	2b07      	cmp	r3, #7
    bfbe:	dd07      	ble.n	bfd0 <_vfiprintf_r+0x708>
    bfc0:	9801      	ldr	r0, [sp, #4]
    bfc2:	4659      	mov	r1, fp
    bfc4:	1c22      	adds	r2, r4, #0
    bfc6:	f7ff fc3f 	bl	b848 <__sprint_r>
    bfca:	2800      	cmp	r0, #0
    bfcc:	d132      	bne.n	c034 <_vfiprintf_r+0x76c>
    bfce:	68a5      	ldr	r5, [r4, #8]
    bfd0:	9b02      	ldr	r3, [sp, #8]
    bfd2:	9804      	ldr	r0, [sp, #16]
    bfd4:	4283      	cmp	r3, r0
    bfd6:	da00      	bge.n	bfda <_vfiprintf_r+0x712>
    bfd8:	1c03      	adds	r3, r0, #0
    bfda:	9905      	ldr	r1, [sp, #20]
    bfdc:	18c9      	adds	r1, r1, r3
    bfde:	9105      	str	r1, [sp, #20]
    bfe0:	2d00      	cmp	r5, #0
    bfe2:	d000      	beq.n	bfe6 <_vfiprintf_r+0x71e>
    bfe4:	e090      	b.n	c108 <_vfiprintf_r+0x840>
    bfe6:	2200      	movs	r2, #0
    bfe8:	6062      	str	r2, [r4, #4]
    bfea:	2594      	movs	r5, #148	; 0x94
    bfec:	783b      	ldrb	r3, [r7, #0]
    bfee:	00ed      	lsls	r5, r5, #3
    bff0:	446d      	add	r5, sp
    bff2:	2b00      	cmp	r3, #0
    bff4:	d000      	beq.n	bff8 <_vfiprintf_r+0x730>
    bff6:	e4ac      	b.n	b952 <_vfiprintf_r+0x8a>
    bff8:	1c3e      	adds	r6, r7, #0
    bffa:	783b      	ldrb	r3, [r7, #0]
    bffc:	e4ca      	b.n	b994 <_vfiprintf_r+0xcc>
    bffe:	2b00      	cmp	r3, #0
    c000:	d000      	beq.n	c004 <_vfiprintf_r+0x73c>
    c002:	e08a      	b.n	c11a <_vfiprintf_r+0x852>
    c004:	9900      	ldr	r1, [sp, #0]
    c006:	07c9      	lsls	r1, r1, #31
    c008:	d400      	bmi.n	c00c <_vfiprintf_r+0x744>
    c00a:	e105      	b.n	c218 <_vfiprintf_r+0x950>
    c00c:	229c      	movs	r2, #156	; 0x9c
    c00e:	00d2      	lsls	r2, r2, #3
    c010:	3327      	adds	r3, #39	; 0x27
    c012:	446a      	add	r2, sp
    c014:	2130      	movs	r1, #48	; 0x30
    c016:	54d1      	strb	r1, [r2, r3]
    c018:	4bcc      	ldr	r3, [pc, #816]	; (c34c <_vfiprintf_r+0xa84>)
    c01a:	446b      	add	r3, sp
    c01c:	1ae2      	subs	r2, r4, r3
    c01e:	9203      	str	r2, [sp, #12]
    c020:	930b      	str	r3, [sp, #44]	; 0x2c
    c022:	e5a0      	b.n	bb66 <_vfiprintf_r+0x29e>
    c024:	68a3      	ldr	r3, [r4, #8]
    c026:	2b00      	cmp	r3, #0
    c028:	d004      	beq.n	c034 <_vfiprintf_r+0x76c>
    c02a:	9801      	ldr	r0, [sp, #4]
    c02c:	4659      	mov	r1, fp
    c02e:	1c22      	adds	r2, r4, #0
    c030:	f7ff fc0a 	bl	b848 <__sprint_r>
    c034:	465d      	mov	r5, fp
    c036:	89ab      	ldrh	r3, [r5, #12]
    c038:	0658      	lsls	r0, r3, #25
    c03a:	d502      	bpl.n	c042 <_vfiprintf_r+0x77a>
    c03c:	2301      	movs	r3, #1
    c03e:	425b      	negs	r3, r3
    c040:	9305      	str	r3, [sp, #20]
    c042:	4bc3      	ldr	r3, [pc, #780]	; (c350 <_vfiprintf_r+0xa88>)
    c044:	9805      	ldr	r0, [sp, #20]
    c046:	449d      	add	sp, r3
    c048:	bc3c      	pop	{r2, r3, r4, r5}
    c04a:	4690      	mov	r8, r2
    c04c:	4699      	mov	r9, r3
    c04e:	46a2      	mov	sl, r4
    c050:	46ab      	mov	fp, r5
    c052:	bcf0      	pop	{r4, r5, r6, r7}
    c054:	bc02      	pop	{r1}
    c056:	4708      	bx	r1
    c058:	9804      	ldr	r0, [sp, #16]
    c05a:	9902      	ldr	r1, [sp, #8]
    c05c:	1a46      	subs	r6, r0, r1
    c05e:	2e00      	cmp	r6, #0
    c060:	dc00      	bgt.n	c064 <_vfiprintf_r+0x79c>
    c062:	e1d8      	b.n	c416 <_vfiprintf_r+0xb4e>
    c064:	2e10      	cmp	r6, #16
    c066:	dc00      	bgt.n	c06a <_vfiprintf_r+0x7a2>
    c068:	e258      	b.n	c51c <_vfiprintf_r+0xc54>
    c06a:	4aba      	ldr	r2, [pc, #744]	; (c354 <_vfiprintf_r+0xa8c>)
    c06c:	2310      	movs	r3, #16
    c06e:	4692      	mov	sl, r2
    c070:	4698      	mov	r8, r3
    c072:	465a      	mov	r2, fp
    c074:	4699      	mov	r9, r3
    c076:	46bb      	mov	fp, r7
    c078:	1c2b      	adds	r3, r5, #0
    c07a:	44d0      	add	r8, sl
    c07c:	9d01      	ldr	r5, [sp, #4]
    c07e:	1c17      	adds	r7, r2, #0
    c080:	e005      	b.n	c08e <_vfiprintf_r+0x7c6>
    c082:	3308      	adds	r3, #8
    c084:	1c1a      	adds	r2, r3, #0
    c086:	3e10      	subs	r6, #16
    c088:	3208      	adds	r2, #8
    c08a:	2e10      	cmp	r6, #16
    c08c:	dd1b      	ble.n	c0c6 <_vfiprintf_r+0x7fe>
    c08e:	68a2      	ldr	r2, [r4, #8]
    c090:	4640      	mov	r0, r8
    c092:	3210      	adds	r2, #16
    c094:	4649      	mov	r1, r9
    c096:	6018      	str	r0, [r3, #0]
    c098:	6059      	str	r1, [r3, #4]
    c09a:	60a2      	str	r2, [r4, #8]
    c09c:	6862      	ldr	r2, [r4, #4]
    c09e:	3201      	adds	r2, #1
    c0a0:	6062      	str	r2, [r4, #4]
    c0a2:	2a07      	cmp	r2, #7
    c0a4:	dded      	ble.n	c082 <_vfiprintf_r+0x7ba>
    c0a6:	1c28      	adds	r0, r5, #0
    c0a8:	1c39      	adds	r1, r7, #0
    c0aa:	1c22      	adds	r2, r4, #0
    c0ac:	f7ff fbcc 	bl	b848 <__sprint_r>
    c0b0:	2800      	cmp	r0, #0
    c0b2:	d135      	bne.n	c120 <_vfiprintf_r+0x858>
    c0b4:	2295      	movs	r2, #149	; 0x95
    c0b6:	2394      	movs	r3, #148	; 0x94
    c0b8:	00d2      	lsls	r2, r2, #3
    c0ba:	00db      	lsls	r3, r3, #3
    c0bc:	3e10      	subs	r6, #16
    c0be:	446a      	add	r2, sp
    c0c0:	446b      	add	r3, sp
    c0c2:	2e10      	cmp	r6, #16
    c0c4:	dce3      	bgt.n	c08e <_vfiprintf_r+0x7c6>
    c0c6:	1c1d      	adds	r5, r3, #0
    c0c8:	1c3b      	adds	r3, r7, #0
    c0ca:	465f      	mov	r7, fp
    c0cc:	469b      	mov	fp, r3
    c0ce:	2010      	movs	r0, #16
    c0d0:	1c03      	adds	r3, r0, #0
    c0d2:	4453      	add	r3, sl
    c0d4:	602b      	str	r3, [r5, #0]
    c0d6:	68a3      	ldr	r3, [r4, #8]
    c0d8:	18f3      	adds	r3, r6, r3
    c0da:	606e      	str	r6, [r5, #4]
    c0dc:	60a3      	str	r3, [r4, #8]
    c0de:	6863      	ldr	r3, [r4, #4]
    c0e0:	3301      	adds	r3, #1
    c0e2:	6063      	str	r3, [r4, #4]
    c0e4:	2b07      	cmp	r3, #7
    c0e6:	dd00      	ble.n	c0ea <_vfiprintf_r+0x822>
    c0e8:	e198      	b.n	c41c <_vfiprintf_r+0xb54>
    c0ea:	1c13      	adds	r3, r2, #0
    c0ec:	3308      	adds	r3, #8
    c0ee:	1c15      	adds	r5, r2, #0
    c0f0:	e6c9      	b.n	be86 <_vfiprintf_r+0x5be>
    c0f2:	9801      	ldr	r0, [sp, #4]
    c0f4:	4659      	mov	r1, fp
    c0f6:	1c22      	adds	r2, r4, #0
    c0f8:	f7ff fba6 	bl	b848 <__sprint_r>
    c0fc:	2800      	cmp	r0, #0
    c0fe:	d199      	bne.n	c034 <_vfiprintf_r+0x76c>
    c100:	2394      	movs	r3, #148	; 0x94
    c102:	00db      	lsls	r3, r3, #3
    c104:	446b      	add	r3, sp
    c106:	e718      	b.n	bf3a <_vfiprintf_r+0x672>
    c108:	9801      	ldr	r0, [sp, #4]
    c10a:	4659      	mov	r1, fp
    c10c:	1c22      	adds	r2, r4, #0
    c10e:	f7ff fb9b 	bl	b848 <__sprint_r>
    c112:	2800      	cmp	r0, #0
    c114:	d100      	bne.n	c118 <_vfiprintf_r+0x850>
    c116:	e766      	b.n	bfe6 <_vfiprintf_r+0x71e>
    c118:	e78c      	b.n	c034 <_vfiprintf_r+0x76c>
    c11a:	9103      	str	r1, [sp, #12]
    c11c:	940b      	str	r4, [sp, #44]	; 0x2c
    c11e:	e522      	b.n	bb66 <_vfiprintf_r+0x29e>
    c120:	46bb      	mov	fp, r7
    c122:	e787      	b.n	c034 <_vfiprintf_r+0x76c>
    c124:	9801      	ldr	r0, [sp, #4]
    c126:	4659      	mov	r1, fp
    c128:	1c22      	adds	r2, r4, #0
    c12a:	f7ff fb8d 	bl	b848 <__sprint_r>
    c12e:	2800      	cmp	r0, #0
    c130:	d000      	beq.n	c134 <_vfiprintf_r+0x86c>
    c132:	e77f      	b.n	c034 <_vfiprintf_r+0x76c>
    c134:	2594      	movs	r5, #148	; 0x94
    c136:	00ed      	lsls	r5, r5, #3
    c138:	446d      	add	r5, sp
    c13a:	e426      	b.n	b98a <_vfiprintf_r+0xc2>
    c13c:	9801      	ldr	r0, [sp, #4]
    c13e:	4659      	mov	r1, fp
    c140:	1c22      	adds	r2, r4, #0
    c142:	f7ff fb81 	bl	b848 <__sprint_r>
    c146:	2800      	cmp	r0, #0
    c148:	d000      	beq.n	c14c <_vfiprintf_r+0x884>
    c14a:	e773      	b.n	c034 <_vfiprintf_r+0x76c>
    c14c:	2395      	movs	r3, #149	; 0x95
    c14e:	2594      	movs	r5, #148	; 0x94
    c150:	00db      	lsls	r3, r3, #3
    c152:	00ed      	lsls	r5, r5, #3
    c154:	446b      	add	r3, sp
    c156:	446d      	add	r5, sp
    c158:	e6e1      	b.n	bf1e <_vfiprintf_r+0x656>
    c15a:	9801      	ldr	r0, [sp, #4]
    c15c:	4659      	mov	r1, fp
    c15e:	1c22      	adds	r2, r4, #0
    c160:	f7ff fb72 	bl	b848 <__sprint_r>
    c164:	2800      	cmp	r0, #0
    c166:	d000      	beq.n	c16a <_vfiprintf_r+0x8a2>
    c168:	e764      	b.n	c034 <_vfiprintf_r+0x76c>
    c16a:	2395      	movs	r3, #149	; 0x95
    c16c:	2594      	movs	r5, #148	; 0x94
    c16e:	00db      	lsls	r3, r3, #3
    c170:	00ed      	lsls	r5, r5, #3
    c172:	446b      	add	r3, sp
    c174:	446d      	add	r5, sp
    c176:	e682      	b.n	be7e <_vfiprintf_r+0x5b6>
    c178:	9801      	ldr	r0, [sp, #4]
    c17a:	4659      	mov	r1, fp
    c17c:	1c22      	adds	r2, r4, #0
    c17e:	f7ff fb63 	bl	b848 <__sprint_r>
    c182:	2800      	cmp	r0, #0
    c184:	d000      	beq.n	c188 <_vfiprintf_r+0x8c0>
    c186:	e755      	b.n	c034 <_vfiprintf_r+0x76c>
    c188:	2395      	movs	r3, #149	; 0x95
    c18a:	2594      	movs	r5, #148	; 0x94
    c18c:	00db      	lsls	r3, r3, #3
    c18e:	00ed      	lsls	r5, r5, #3
    c190:	446b      	add	r3, sp
    c192:	446d      	add	r5, sp
    c194:	e660      	b.n	be58 <_vfiprintf_r+0x590>
    c196:	465b      	mov	r3, fp
    c198:	89d9      	ldrh	r1, [r3, #14]
    c19a:	040b      	lsls	r3, r1, #16
    c19c:	141b      	asrs	r3, r3, #16
    c19e:	2b00      	cmp	r3, #0
    c1a0:	da01      	bge.n	c1a6 <_vfiprintf_r+0x8de>
    c1a2:	f7ff fbc3 	bl	b92c <_vfiprintf_r+0x64>
    c1a6:	4658      	mov	r0, fp
    c1a8:	2302      	movs	r3, #2
    c1aa:	2487      	movs	r4, #135	; 0x87
    c1ac:	439a      	bics	r2, r3
    c1ae:	00e4      	lsls	r4, r4, #3
    c1b0:	6e43      	ldr	r3, [r0, #100]	; 0x64
    c1b2:	446c      	add	r4, sp
    c1b4:	6663      	str	r3, [r4, #100]	; 0x64
    c1b6:	69c3      	ldr	r3, [r0, #28]
    c1b8:	61e3      	str	r3, [r4, #28]
    c1ba:	6a43      	ldr	r3, [r0, #36]	; 0x24
    c1bc:	81a2      	strh	r2, [r4, #12]
    c1be:	81e1      	strh	r1, [r4, #14]
    c1c0:	6263      	str	r3, [r4, #36]	; 0x24
    c1c2:	2487      	movs	r4, #135	; 0x87
    c1c4:	00e4      	lsls	r4, r4, #3
    c1c6:	2380      	movs	r3, #128	; 0x80
    c1c8:	446c      	add	r4, sp
    c1ca:	00db      	lsls	r3, r3, #3
    c1cc:	a90e      	add	r1, sp, #56	; 0x38
    c1ce:	60a3      	str	r3, [r4, #8]
    c1d0:	6163      	str	r3, [r4, #20]
    c1d2:	2300      	movs	r3, #0
    c1d4:	6021      	str	r1, [r4, #0]
    c1d6:	6121      	str	r1, [r4, #16]
    c1d8:	61a3      	str	r3, [r4, #24]
    c1da:	9801      	ldr	r0, [sp, #4]
    c1dc:	1c21      	adds	r1, r4, #0
    c1de:	1c2a      	adds	r2, r5, #0
    c1e0:	9b07      	ldr	r3, [sp, #28]
    c1e2:	f7ff fb71 	bl	b8c8 <_vfiprintf_r>
    c1e6:	9005      	str	r0, [sp, #20]
    c1e8:	2800      	cmp	r0, #0
    c1ea:	db06      	blt.n	c1fa <_vfiprintf_r+0x932>
    c1ec:	9801      	ldr	r0, [sp, #4]
    c1ee:	1c21      	adds	r1, r4, #0
    c1f0:	f7f8 f9fa 	bl	45e8 <_fflush_r>
    c1f4:	2800      	cmp	r0, #0
    c1f6:	d000      	beq.n	c1fa <_vfiprintf_r+0x932>
    c1f8:	e198      	b.n	c52c <_vfiprintf_r+0xc64>
    c1fa:	89a2      	ldrh	r2, [r4, #12]
    c1fc:	2340      	movs	r3, #64	; 0x40
    c1fe:	421a      	tst	r2, r3
    c200:	d100      	bne.n	c204 <_vfiprintf_r+0x93c>
    c202:	e71e      	b.n	c042 <_vfiprintf_r+0x77a>
    c204:	465d      	mov	r5, fp
    c206:	89aa      	ldrh	r2, [r5, #12]
    c208:	4658      	mov	r0, fp
    c20a:	4313      	orrs	r3, r2
    c20c:	8183      	strh	r3, [r0, #12]
    c20e:	e718      	b.n	c042 <_vfiprintf_r+0x77a>
    c210:	f7f8 fade 	bl	47d0 <__sinit>
    c214:	f7ff fb6b 	bl	b8ee <_vfiprintf_r+0x26>
    c218:	9303      	str	r3, [sp, #12]
    c21a:	940b      	str	r4, [sp, #44]	; 0x2c
    c21c:	e4a3      	b.n	bb66 <_vfiprintf_r+0x29e>
    c21e:	200f      	movs	r0, #15
    c220:	940b      	str	r4, [sp, #44]	; 0x2c
    c222:	9a08      	ldr	r2, [sp, #32]
    c224:	9b09      	ldr	r3, [sp, #36]	; 0x24
    c226:	4684      	mov	ip, r0
    c228:	1c21      	adds	r1, r4, #0
    c22a:	46a8      	mov	r8, r5
    c22c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    c22e:	4660      	mov	r0, ip
    c230:	4010      	ands	r0, r2
    c232:	5c28      	ldrb	r0, [r5, r0]
    c234:	3901      	subs	r1, #1
    c236:	0915      	lsrs	r5, r2, #4
    c238:	46a9      	mov	r9, r5
    c23a:	7008      	strb	r0, [r1, #0]
    c23c:	0718      	lsls	r0, r3, #28
    c23e:	1c05      	adds	r5, r0, #0
    c240:	4648      	mov	r0, r9
    c242:	4305      	orrs	r5, r0
    c244:	0918      	lsrs	r0, r3, #4
    c246:	1c2a      	adds	r2, r5, #0
    c248:	1c03      	adds	r3, r0, #0
    c24a:	4305      	orrs	r5, r0
    c24c:	d1ee      	bne.n	c22c <_vfiprintf_r+0x964>
    c24e:	1a60      	subs	r0, r4, r1
    c250:	910b      	str	r1, [sp, #44]	; 0x2c
    c252:	4645      	mov	r5, r8
    c254:	9208      	str	r2, [sp, #32]
    c256:	9309      	str	r3, [sp, #36]	; 0x24
    c258:	9003      	str	r0, [sp, #12]
    c25a:	e484      	b.n	bb66 <_vfiprintf_r+0x29e>
    c25c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    c25e:	2b00      	cmp	r3, #0
    c260:	d100      	bne.n	c264 <_vfiprintf_r+0x99c>
    c262:	e07e      	b.n	c362 <_vfiprintf_r+0xa9a>
    c264:	46a9      	mov	r9, r5
    c266:	46b0      	mov	r8, r6
    c268:	940b      	str	r4, [sp, #44]	; 0x2c
    c26a:	9d08      	ldr	r5, [sp, #32]
    c26c:	9e09      	ldr	r6, [sp, #36]	; 0x24
    c26e:	46ba      	mov	sl, r7
    c270:	1c27      	adds	r7, r4, #0
    c272:	1c28      	adds	r0, r5, #0
    c274:	1c31      	adds	r1, r6, #0
    c276:	220a      	movs	r2, #10
    c278:	2300      	movs	r3, #0
    c27a:	f001 fd17 	bl	dcac <____aeabi_uldivmod_from_thumb>
    c27e:	3f01      	subs	r7, #1
    c280:	3230      	adds	r2, #48	; 0x30
    c282:	703a      	strb	r2, [r7, #0]
    c284:	1c28      	adds	r0, r5, #0
    c286:	1c31      	adds	r1, r6, #0
    c288:	220a      	movs	r2, #10
    c28a:	2300      	movs	r3, #0
    c28c:	f001 fd0e 	bl	dcac <____aeabi_uldivmod_from_thumb>
    c290:	1c02      	adds	r2, r0, #0
    c292:	1c05      	adds	r5, r0, #0
    c294:	1c0e      	adds	r6, r1, #0
    c296:	430a      	orrs	r2, r1
    c298:	d1eb      	bne.n	c272 <_vfiprintf_r+0x9aa>
    c29a:	970b      	str	r7, [sp, #44]	; 0x2c
    c29c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    c29e:	1ae3      	subs	r3, r4, r3
    c2a0:	9508      	str	r5, [sp, #32]
    c2a2:	9609      	str	r6, [sp, #36]	; 0x24
    c2a4:	4657      	mov	r7, sl
    c2a6:	464d      	mov	r5, r9
    c2a8:	4646      	mov	r6, r8
    c2aa:	9303      	str	r3, [sp, #12]
    c2ac:	e45b      	b.n	bb66 <_vfiprintf_r+0x29e>
    c2ae:	9a00      	ldr	r2, [sp, #0]
    c2b0:	06d2      	lsls	r2, r2, #27
    c2b2:	d468      	bmi.n	c386 <_vfiprintf_r+0xabe>
    c2b4:	9900      	ldr	r1, [sp, #0]
    c2b6:	0649      	lsls	r1, r1, #25
    c2b8:	d565      	bpl.n	c386 <_vfiprintf_r+0xabe>
    c2ba:	9a07      	ldr	r2, [sp, #28]
    c2bc:	2300      	movs	r3, #0
    c2be:	5ed3      	ldrsh	r3, [r2, r3]
    c2c0:	9308      	str	r3, [sp, #32]
    c2c2:	17db      	asrs	r3, r3, #31
    c2c4:	9309      	str	r3, [sp, #36]	; 0x24
    c2c6:	9b07      	ldr	r3, [sp, #28]
    c2c8:	3304      	adds	r3, #4
    c2ca:	9307      	str	r3, [sp, #28]
    c2cc:	e46e      	b.n	bbac <_vfiprintf_r+0x2e4>
    c2ce:	9800      	ldr	r0, [sp, #0]
    c2d0:	2310      	movs	r3, #16
    c2d2:	4003      	ands	r3, r0
    c2d4:	d000      	beq.n	c2d8 <_vfiprintf_r+0xa10>
    c2d6:	e082      	b.n	c3de <_vfiprintf_r+0xb16>
    c2d8:	9800      	ldr	r0, [sp, #0]
    c2da:	2240      	movs	r2, #64	; 0x40
    c2dc:	4002      	ands	r2, r0
    c2de:	d100      	bne.n	c2e2 <_vfiprintf_r+0xa1a>
    c2e0:	e0b3      	b.n	c44a <_vfiprintf_r+0xb82>
    c2e2:	9907      	ldr	r1, [sp, #28]
    c2e4:	8809      	ldrh	r1, [r1, #0]
    c2e6:	9309      	str	r3, [sp, #36]	; 0x24
    c2e8:	9108      	str	r1, [sp, #32]
    c2ea:	9a07      	ldr	r2, [sp, #28]
    c2ec:	3204      	adds	r2, #4
    c2ee:	1e4b      	subs	r3, r1, #1
    c2f0:	4199      	sbcs	r1, r3
    c2f2:	9207      	str	r2, [sp, #28]
    c2f4:	2301      	movs	r3, #1
    c2f6:	f7ff fbf1 	bl	badc <_vfiprintf_r+0x214>
    c2fa:	9800      	ldr	r0, [sp, #0]
    c2fc:	2210      	movs	r2, #16
    c2fe:	4002      	ands	r2, r0
    c300:	d162      	bne.n	c3c8 <_vfiprintf_r+0xb00>
    c302:	9800      	ldr	r0, [sp, #0]
    c304:	2340      	movs	r3, #64	; 0x40
    c306:	4003      	ands	r3, r0
    c308:	d100      	bne.n	c30c <_vfiprintf_r+0xa44>
    c30a:	e0c1      	b.n	c490 <_vfiprintf_r+0xbc8>
    c30c:	9907      	ldr	r1, [sp, #28]
    c30e:	8809      	ldrh	r1, [r1, #0]
    c310:	9108      	str	r1, [sp, #32]
    c312:	1e4b      	subs	r3, r1, #1
    c314:	4199      	sbcs	r1, r3
    c316:	9b07      	ldr	r3, [sp, #28]
    c318:	3304      	adds	r3, #4
    c31a:	9307      	str	r3, [sp, #28]
    c31c:	9209      	str	r2, [sp, #36]	; 0x24
    c31e:	1c13      	adds	r3, r2, #0
    c320:	f7ff fbdc 	bl	badc <_vfiprintf_r+0x214>
    c324:	9801      	ldr	r0, [sp, #4]
    c326:	4659      	mov	r1, fp
    c328:	1c22      	adds	r2, r4, #0
    c32a:	f7ff fa8d 	bl	b848 <__sprint_r>
    c32e:	2800      	cmp	r0, #0
    c330:	d000      	beq.n	c334 <_vfiprintf_r+0xa6c>
    c332:	e67f      	b.n	c034 <_vfiprintf_r+0x76c>
    c334:	2395      	movs	r3, #149	; 0x95
    c336:	2594      	movs	r5, #148	; 0x94
    c338:	00db      	lsls	r3, r3, #3
    c33a:	00ed      	lsls	r5, r5, #3
    c33c:	446b      	add	r3, sp
    c33e:	446d      	add	r5, sp
    c340:	e577      	b.n	be32 <_vfiprintf_r+0x56a>
    c342:	783b      	ldrb	r3, [r7, #0]
    c344:	9207      	str	r2, [sp, #28]
    c346:	f7ff fb3a 	bl	b9be <_vfiprintf_r+0xf6>
    c34a:	46c0      	nop			; (mov r8, r8)
    c34c:	00000507 	.word	0x00000507
    c350:	0000051c 	.word	0x0000051c
    c354:	0000e470 	.word	0x0000e470
    c358:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    c35a:	1aa2      	subs	r2, r4, r2
    c35c:	9203      	str	r2, [sp, #12]
    c35e:	f7ff fc02 	bl	bb66 <_vfiprintf_r+0x29e>
    c362:	9808      	ldr	r0, [sp, #32]
    c364:	2809      	cmp	r0, #9
    c366:	d900      	bls.n	c36a <_vfiprintf_r+0xaa2>
    c368:	e77c      	b.n	c264 <_vfiprintf_r+0x99c>
    c36a:	229c      	movs	r2, #156	; 0x9c
    c36c:	1c01      	adds	r1, r0, #0
    c36e:	00d2      	lsls	r2, r2, #3
    c370:	3130      	adds	r1, #48	; 0x30
    c372:	3327      	adds	r3, #39	; 0x27
    c374:	446a      	add	r2, sp
    c376:	54d1      	strb	r1, [r2, r3]
    c378:	4b75      	ldr	r3, [pc, #468]	; (c550 <_vfiprintf_r+0xc88>)
    c37a:	446b      	add	r3, sp
    c37c:	1ae1      	subs	r1, r4, r3
    c37e:	9103      	str	r1, [sp, #12]
    c380:	930b      	str	r3, [sp, #44]	; 0x2c
    c382:	f7ff fbf0 	bl	bb66 <_vfiprintf_r+0x29e>
    c386:	9807      	ldr	r0, [sp, #28]
    c388:	6803      	ldr	r3, [r0, #0]
    c38a:	9308      	str	r3, [sp, #32]
    c38c:	17db      	asrs	r3, r3, #31
    c38e:	9309      	str	r3, [sp, #36]	; 0x24
    c390:	9909      	ldr	r1, [sp, #36]	; 0x24
    c392:	3004      	adds	r0, #4
    c394:	9007      	str	r0, [sp, #28]
    c396:	2900      	cmp	r1, #0
    c398:	db01      	blt.n	c39e <_vfiprintf_r+0xad6>
    c39a:	f7ff fc0c 	bl	bbb6 <_vfiprintf_r+0x2ee>
    c39e:	9a08      	ldr	r2, [sp, #32]
    c3a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
    c3a2:	2100      	movs	r1, #0
    c3a4:	4250      	negs	r0, r2
    c3a6:	4199      	sbcs	r1, r3
    c3a8:	9008      	str	r0, [sp, #32]
    c3aa:	9109      	str	r1, [sp, #36]	; 0x24
    c3ac:	4869      	ldr	r0, [pc, #420]	; (c554 <_vfiprintf_r+0xc8c>)
    c3ae:	232d      	movs	r3, #45	; 0x2d
    c3b0:	4468      	add	r0, sp
    c3b2:	7003      	strb	r3, [r0, #0]
    c3b4:	f7ff fbff 	bl	bbb6 <_vfiprintf_r+0x2ee>
    c3b8:	9a07      	ldr	r2, [sp, #28]
    c3ba:	9807      	ldr	r0, [sp, #28]
    c3bc:	6812      	ldr	r2, [r2, #0]
    c3be:	3004      	adds	r0, #4
    c3c0:	9208      	str	r2, [sp, #32]
    c3c2:	9109      	str	r1, [sp, #36]	; 0x24
    c3c4:	9007      	str	r0, [sp, #28]
    c3c6:	e47b      	b.n	bcc0 <_vfiprintf_r+0x3f8>
    c3c8:	9907      	ldr	r1, [sp, #28]
    c3ca:	6809      	ldr	r1, [r1, #0]
    c3cc:	9108      	str	r1, [sp, #32]
    c3ce:	1e4a      	subs	r2, r1, #1
    c3d0:	4191      	sbcs	r1, r2
    c3d2:	9a07      	ldr	r2, [sp, #28]
    c3d4:	3204      	adds	r2, #4
    c3d6:	9309      	str	r3, [sp, #36]	; 0x24
    c3d8:	9207      	str	r2, [sp, #28]
    c3da:	f7ff fb7f 	bl	badc <_vfiprintf_r+0x214>
    c3de:	9907      	ldr	r1, [sp, #28]
    c3e0:	6809      	ldr	r1, [r1, #0]
    c3e2:	9209      	str	r2, [sp, #36]	; 0x24
    c3e4:	9108      	str	r1, [sp, #32]
    c3e6:	e780      	b.n	c2ea <_vfiprintf_r+0xa22>
    c3e8:	9807      	ldr	r0, [sp, #28]
    c3ea:	9905      	ldr	r1, [sp, #20]
    c3ec:	6803      	ldr	r3, [r0, #0]
    c3ee:	17ca      	asrs	r2, r1, #31
    c3f0:	3004      	adds	r0, #4
    c3f2:	6019      	str	r1, [r3, #0]
    c3f4:	605a      	str	r2, [r3, #4]
    c3f6:	9007      	str	r0, [sp, #28]
    c3f8:	f7ff faa7 	bl	b94a <_vfiprintf_r+0x82>
    c3fc:	783b      	ldrb	r3, [r7, #0]
    c3fe:	f7ff fade 	bl	b9be <_vfiprintf_r+0xf6>
    c402:	9a00      	ldr	r2, [sp, #0]
    c404:	3b4c      	subs	r3, #76	; 0x4c
    c406:	431a      	orrs	r2, r3
    c408:	9200      	str	r2, [sp, #0]
    c40a:	3701      	adds	r7, #1
    c40c:	783b      	ldrb	r3, [r7, #0]
    c40e:	f7ff fad6 	bl	b9be <_vfiprintf_r+0xf6>
    c412:	46ab      	mov	fp, r5
    c414:	e60e      	b.n	c034 <_vfiprintf_r+0x76c>
    c416:	1c2b      	adds	r3, r5, #0
    c418:	3308      	adds	r3, #8
    c41a:	e534      	b.n	be86 <_vfiprintf_r+0x5be>
    c41c:	9801      	ldr	r0, [sp, #4]
    c41e:	4659      	mov	r1, fp
    c420:	1c22      	adds	r2, r4, #0
    c422:	f7ff fa11 	bl	b848 <__sprint_r>
    c426:	2800      	cmp	r0, #0
    c428:	d000      	beq.n	c42c <_vfiprintf_r+0xb64>
    c42a:	e603      	b.n	c034 <_vfiprintf_r+0x76c>
    c42c:	2395      	movs	r3, #149	; 0x95
    c42e:	2594      	movs	r5, #148	; 0x94
    c430:	00db      	lsls	r3, r3, #3
    c432:	00ed      	lsls	r5, r5, #3
    c434:	446b      	add	r3, sp
    c436:	446d      	add	r5, sp
    c438:	e525      	b.n	be86 <_vfiprintf_r+0x5be>
    c43a:	1c1a      	adds	r2, r3, #0
    c43c:	4b46      	ldr	r3, [pc, #280]	; (c558 <_vfiprintf_r+0xc90>)
    c43e:	469a      	mov	sl, r3
    c440:	e55c      	b.n	befc <_vfiprintf_r+0x634>
    c442:	2200      	movs	r2, #0
    c444:	9206      	str	r2, [sp, #24]
    c446:	f7ff fb8f 	bl	bb68 <_vfiprintf_r+0x2a0>
    c44a:	9b07      	ldr	r3, [sp, #28]
    c44c:	9807      	ldr	r0, [sp, #28]
    c44e:	681b      	ldr	r3, [r3, #0]
    c450:	3004      	adds	r0, #4
    c452:	1c19      	adds	r1, r3, #0
    c454:	9308      	str	r3, [sp, #32]
    c456:	9209      	str	r2, [sp, #36]	; 0x24
    c458:	1e4b      	subs	r3, r1, #1
    c45a:	4199      	sbcs	r1, r3
    c45c:	9007      	str	r0, [sp, #28]
    c45e:	2301      	movs	r3, #1
    c460:	f7ff fb3c 	bl	badc <_vfiprintf_r+0x214>
    c464:	9a00      	ldr	r2, [sp, #0]
    c466:	0652      	lsls	r2, r2, #25
    c468:	d530      	bpl.n	c4cc <_vfiprintf_r+0xc04>
    c46a:	9807      	ldr	r0, [sp, #28]
    c46c:	4669      	mov	r1, sp
    c46e:	2214      	movs	r2, #20
    c470:	6803      	ldr	r3, [r0, #0]
    c472:	5a51      	ldrh	r1, [r2, r1]
    c474:	3004      	adds	r0, #4
    c476:	8019      	strh	r1, [r3, #0]
    c478:	9007      	str	r0, [sp, #28]
    c47a:	f7ff fa66 	bl	b94a <_vfiprintf_r+0x82>
    c47e:	9807      	ldr	r0, [sp, #28]
    c480:	6800      	ldr	r0, [r0, #0]
    c482:	9109      	str	r1, [sp, #36]	; 0x24
    c484:	9907      	ldr	r1, [sp, #28]
    c486:	3104      	adds	r1, #4
    c488:	9008      	str	r0, [sp, #32]
    c48a:	9107      	str	r1, [sp, #28]
    c48c:	f7ff fc18 	bl	bcc0 <_vfiprintf_r+0x3f8>
    c490:	9807      	ldr	r0, [sp, #28]
    c492:	6800      	ldr	r0, [r0, #0]
    c494:	1c01      	adds	r1, r0, #0
    c496:	1e4a      	subs	r2, r1, #1
    c498:	4191      	sbcs	r1, r2
    c49a:	9a07      	ldr	r2, [sp, #28]
    c49c:	3204      	adds	r2, #4
    c49e:	9008      	str	r0, [sp, #32]
    c4a0:	9309      	str	r3, [sp, #36]	; 0x24
    c4a2:	9207      	str	r2, [sp, #28]
    c4a4:	f7ff fb1a 	bl	badc <_vfiprintf_r+0x214>
    c4a8:	980b      	ldr	r0, [sp, #44]	; 0x2c
    c4aa:	f7f9 f8a1 	bl	55f0 <strlen>
    c4ae:	2200      	movs	r2, #0
    c4b0:	9003      	str	r0, [sp, #12]
    c4b2:	9206      	str	r2, [sp, #24]
    c4b4:	f7ff fb58 	bl	bb68 <_vfiprintf_r+0x2a0>
    c4b8:	9603      	str	r6, [sp, #12]
    c4ba:	2e06      	cmp	r6, #6
    c4bc:	d919      	bls.n	c4f2 <_vfiprintf_r+0xc2a>
    c4be:	2106      	movs	r1, #6
    c4c0:	9103      	str	r1, [sp, #12]
    c4c2:	9102      	str	r1, [sp, #8]
    c4c4:	4b25      	ldr	r3, [pc, #148]	; (c55c <_vfiprintf_r+0xc94>)
    c4c6:	930b      	str	r3, [sp, #44]	; 0x2c
    c4c8:	f7ff fa8d 	bl	b9e6 <_vfiprintf_r+0x11e>
    c4cc:	9a07      	ldr	r2, [sp, #28]
    c4ce:	9805      	ldr	r0, [sp, #20]
    c4d0:	6813      	ldr	r3, [r2, #0]
    c4d2:	3204      	adds	r2, #4
    c4d4:	6018      	str	r0, [r3, #0]
    c4d6:	9207      	str	r2, [sp, #28]
    c4d8:	f7ff fa37 	bl	b94a <_vfiprintf_r+0x82>
    c4dc:	491e      	ldr	r1, [pc, #120]	; (c558 <_vfiprintf_r+0xc90>)
    c4de:	1c2a      	adds	r2, r5, #0
    c4e0:	3208      	adds	r2, #8
    c4e2:	468a      	mov	sl, r1
    c4e4:	f7ff facb 	bl	ba7e <_vfiprintf_r+0x1b6>
    c4e8:	980b      	ldr	r0, [sp, #44]	; 0x2c
    c4ea:	1a20      	subs	r0, r4, r0
    c4ec:	9003      	str	r0, [sp, #12]
    c4ee:	f7ff fb3a 	bl	bb66 <_vfiprintf_r+0x29e>
    c4f2:	9a03      	ldr	r2, [sp, #12]
    c4f4:	43d3      	mvns	r3, r2
    c4f6:	17db      	asrs	r3, r3, #31
    c4f8:	401a      	ands	r2, r3
    c4fa:	9202      	str	r2, [sp, #8]
    c4fc:	e7e2      	b.n	c4c4 <_vfiprintf_r+0xbfc>
    c4fe:	4816      	ldr	r0, [pc, #88]	; (c558 <_vfiprintf_r+0xc90>)
    c500:	4682      	mov	sl, r0
    c502:	e552      	b.n	bfaa <_vfiprintf_r+0x6e2>
    c504:	9801      	ldr	r0, [sp, #4]
    c506:	4659      	mov	r1, fp
    c508:	f7fb ffc6 	bl	8498 <__swsetup_r>
    c50c:	2800      	cmp	r0, #0
    c50e:	d000      	beq.n	c512 <_vfiprintf_r+0xc4a>
    c510:	e594      	b.n	c03c <_vfiprintf_r+0x774>
    c512:	4659      	mov	r1, fp
    c514:	898a      	ldrh	r2, [r1, #12]
    c516:	1c13      	adds	r3, r2, #0
    c518:	f7ff fa02 	bl	b920 <_vfiprintf_r+0x58>
    c51c:	1c1a      	adds	r2, r3, #0
    c51e:	4b0e      	ldr	r3, [pc, #56]	; (c558 <_vfiprintf_r+0xc90>)
    c520:	469a      	mov	sl, r3
    c522:	e5d4      	b.n	c0ce <_vfiprintf_r+0x806>
    c524:	9603      	str	r6, [sp, #12]
    c526:	9006      	str	r0, [sp, #24]
    c528:	f7ff fb1e 	bl	bb68 <_vfiprintf_r+0x2a0>
    c52c:	2301      	movs	r3, #1
    c52e:	425b      	negs	r3, r3
    c530:	9305      	str	r3, [sp, #20]
    c532:	e662      	b.n	c1fa <_vfiprintf_r+0x932>
    c534:	9b07      	ldr	r3, [sp, #28]
    c536:	9a07      	ldr	r2, [sp, #28]
    c538:	681e      	ldr	r6, [r3, #0]
    c53a:	3204      	adds	r2, #4
    c53c:	2e00      	cmp	r6, #0
    c53e:	db00      	blt.n	c542 <_vfiprintf_r+0xc7a>
    c540:	e6ff      	b.n	c342 <_vfiprintf_r+0xa7a>
    c542:	2601      	movs	r6, #1
    c544:	783b      	ldrb	r3, [r7, #0]
    c546:	4276      	negs	r6, r6
    c548:	9207      	str	r2, [sp, #28]
    c54a:	f7ff fa38 	bl	b9be <_vfiprintf_r+0xf6>
    c54e:	46c0      	nop			; (mov r8, r8)
    c550:	00000507 	.word	0x00000507
    c554:	00000517 	.word	0x00000517
    c558:	0000e470 	.word	0x0000e470
    c55c:	0000e920 	.word	0x0000e920

0000c560 <vfiprintf>:
    c560:	b538      	push	{r3, r4, r5, lr}
    c562:	1c13      	adds	r3, r2, #0
    c564:	4a05      	ldr	r2, [pc, #20]	; (c57c <vfiprintf+0x1c>)
    c566:	1c05      	adds	r5, r0, #0
    c568:	1c0c      	adds	r4, r1, #0
    c56a:	6810      	ldr	r0, [r2, #0]
    c56c:	1c29      	adds	r1, r5, #0
    c56e:	1c22      	adds	r2, r4, #0
    c570:	f7ff f9aa 	bl	b8c8 <_vfiprintf_r>
    c574:	bc38      	pop	{r3, r4, r5}
    c576:	bc02      	pop	{r1}
    c578:	4708      	bx	r1
    c57a:	46c0      	nop			; (mov r8, r8)
    c57c:	40000000 	.word	0x40000000

0000c580 <_calloc_r>:
    c580:	b510      	push	{r4, lr}
    c582:	4351      	muls	r1, r2
    c584:	f7f8 fbac 	bl	4ce0 <_malloc_r>
    c588:	1e04      	subs	r4, r0, #0
    c58a:	d01f      	beq.n	c5cc <_calloc_r+0x4c>
    c58c:	1c23      	adds	r3, r4, #0
    c58e:	3b08      	subs	r3, #8
    c590:	685a      	ldr	r2, [r3, #4]
    c592:	2303      	movs	r3, #3
    c594:	439a      	bics	r2, r3
    c596:	3a04      	subs	r2, #4
    c598:	2a24      	cmp	r2, #36	; 0x24
    c59a:	d81b      	bhi.n	c5d4 <_calloc_r+0x54>
    c59c:	1c23      	adds	r3, r4, #0
    c59e:	2a13      	cmp	r2, #19
    c5a0:	d90f      	bls.n	c5c2 <_calloc_r+0x42>
    c5a2:	2100      	movs	r1, #0
    c5a4:	1c20      	adds	r0, r4, #0
    c5a6:	c002      	stmia	r0!, {r1}
    c5a8:	6061      	str	r1, [r4, #4]
    c5aa:	1d03      	adds	r3, r0, #4
    c5ac:	2a1b      	cmp	r2, #27
    c5ae:	d908      	bls.n	c5c2 <_calloc_r+0x42>
    c5b0:	6041      	str	r1, [r0, #4]
    c5b2:	1d18      	adds	r0, r3, #4
    c5b4:	6059      	str	r1, [r3, #4]
    c5b6:	3308      	adds	r3, #8
    c5b8:	2a24      	cmp	r2, #36	; 0x24
    c5ba:	d102      	bne.n	c5c2 <_calloc_r+0x42>
    c5bc:	6041      	str	r1, [r0, #4]
    c5be:	6059      	str	r1, [r3, #4]
    c5c0:	3308      	adds	r3, #8
    c5c2:	2100      	movs	r1, #0
    c5c4:	1c1a      	adds	r2, r3, #0
    c5c6:	c202      	stmia	r2!, {r1}
    c5c8:	6059      	str	r1, [r3, #4]
    c5ca:	6051      	str	r1, [r2, #4]
    c5cc:	1c20      	adds	r0, r4, #0
    c5ce:	bc10      	pop	{r4}
    c5d0:	bc02      	pop	{r1}
    c5d2:	4708      	bx	r1
    c5d4:	1c20      	adds	r0, r4, #0
    c5d6:	2100      	movs	r1, #0
    c5d8:	f7f8 fe86 	bl	52e8 <memset>
    c5dc:	e7f6      	b.n	c5cc <_calloc_r+0x4c>
    c5de:	46c0      	nop			; (mov r8, r8)

0000c5e0 <_fputwc_r>:
    c5e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    c5e2:	464f      	mov	r7, r9
    c5e4:	4646      	mov	r6, r8
    c5e6:	b4c0      	push	{r6, r7}
    c5e8:	1c14      	adds	r4, r2, #0
    c5ea:	2380      	movs	r3, #128	; 0x80
    c5ec:	8992      	ldrh	r2, [r2, #12]
    c5ee:	019b      	lsls	r3, r3, #6
    c5f0:	b083      	sub	sp, #12
    c5f2:	4681      	mov	r9, r0
    c5f4:	4688      	mov	r8, r1
    c5f6:	421a      	tst	r2, r3
    c5f8:	d104      	bne.n	c604 <_fputwc_r+0x24>
    c5fa:	431a      	orrs	r2, r3
    c5fc:	81a2      	strh	r2, [r4, #12]
    c5fe:	6e62      	ldr	r2, [r4, #100]	; 0x64
    c600:	4313      	orrs	r3, r2
    c602:	6663      	str	r3, [r4, #100]	; 0x64
    c604:	f7fd fa14 	bl	9a30 <__locale_mb_cur_max>
    c608:	2801      	cmp	r0, #1
    c60a:	d044      	beq.n	c696 <_fputwc_r+0xb6>
    c60c:	af01      	add	r7, sp, #4
    c60e:	1c23      	adds	r3, r4, #0
    c610:	335c      	adds	r3, #92	; 0x5c
    c612:	4648      	mov	r0, r9
    c614:	1c39      	adds	r1, r7, #0
    c616:	4642      	mov	r2, r8
    c618:	f000 f8fe 	bl	c818 <_wcrtomb_r>
    c61c:	1c06      	adds	r6, r0, #0
    c61e:	1c43      	adds	r3, r0, #1
    c620:	d023      	beq.n	c66a <_fputwc_r+0x8a>
    c622:	2800      	cmp	r0, #0
    c624:	d02c      	beq.n	c680 <_fputwc_r+0xa0>
    c626:	2500      	movs	r5, #0
    c628:	e008      	b.n	c63c <_fputwc_r+0x5c>
    c62a:	6823      	ldr	r3, [r4, #0]
    c62c:	5d7a      	ldrb	r2, [r7, r5]
    c62e:	701a      	strb	r2, [r3, #0]
    c630:	6823      	ldr	r3, [r4, #0]
    c632:	3301      	adds	r3, #1
    c634:	6023      	str	r3, [r4, #0]
    c636:	3501      	adds	r5, #1
    c638:	42b5      	cmp	r5, r6
    c63a:	d221      	bcs.n	c680 <_fputwc_r+0xa0>
    c63c:	68a3      	ldr	r3, [r4, #8]
    c63e:	3b01      	subs	r3, #1
    c640:	60a3      	str	r3, [r4, #8]
    c642:	2b00      	cmp	r3, #0
    c644:	daf1      	bge.n	c62a <_fputwc_r+0x4a>
    c646:	69a2      	ldr	r2, [r4, #24]
    c648:	4293      	cmp	r3, r2
    c64a:	db1b      	blt.n	c684 <_fputwc_r+0xa4>
    c64c:	6823      	ldr	r3, [r4, #0]
    c64e:	5d7a      	ldrb	r2, [r7, r5]
    c650:	701a      	strb	r2, [r3, #0]
    c652:	6823      	ldr	r3, [r4, #0]
    c654:	7819      	ldrb	r1, [r3, #0]
    c656:	290a      	cmp	r1, #10
    c658:	d015      	beq.n	c686 <_fputwc_r+0xa6>
    c65a:	3301      	adds	r3, #1
    c65c:	6023      	str	r3, [r4, #0]
    c65e:	2200      	movs	r2, #0
    c660:	2a00      	cmp	r2, #0
    c662:	d0e8      	beq.n	c636 <_fputwc_r+0x56>
    c664:	2001      	movs	r0, #1
    c666:	4240      	negs	r0, r0
    c668:	e003      	b.n	c672 <_fputwc_r+0x92>
    c66a:	89a3      	ldrh	r3, [r4, #12]
    c66c:	2240      	movs	r2, #64	; 0x40
    c66e:	4313      	orrs	r3, r2
    c670:	81a3      	strh	r3, [r4, #12]
    c672:	b003      	add	sp, #12
    c674:	bc0c      	pop	{r2, r3}
    c676:	4690      	mov	r8, r2
    c678:	4699      	mov	r9, r3
    c67a:	bcf0      	pop	{r4, r5, r6, r7}
    c67c:	bc02      	pop	{r1}
    c67e:	4708      	bx	r1
    c680:	4640      	mov	r0, r8
    c682:	e7f6      	b.n	c672 <_fputwc_r+0x92>
    c684:	5d79      	ldrb	r1, [r7, r5]
    c686:	1c22      	adds	r2, r4, #0
    c688:	4648      	mov	r0, r9
    c68a:	f7fb fe95 	bl	83b8 <__swbuf_r>
    c68e:	1c42      	adds	r2, r0, #1
    c690:	4253      	negs	r3, r2
    c692:	415a      	adcs	r2, r3
    c694:	e7e4      	b.n	c660 <_fputwc_r+0x80>
    c696:	23ff      	movs	r3, #255	; 0xff
    c698:	4598      	cmp	r8, r3
    c69a:	d8b7      	bhi.n	c60c <_fputwc_r+0x2c>
    c69c:	3bff      	subs	r3, #255	; 0xff
    c69e:	4598      	cmp	r8, r3
    c6a0:	d0b4      	beq.n	c60c <_fputwc_r+0x2c>
    c6a2:	af01      	add	r7, sp, #4
    c6a4:	4643      	mov	r3, r8
    c6a6:	703b      	strb	r3, [r7, #0]
    c6a8:	1c06      	adds	r6, r0, #0
    c6aa:	e7bc      	b.n	c626 <_fputwc_r+0x46>

0000c6ac <fputwc>:
    c6ac:	b570      	push	{r4, r5, r6, lr}
    c6ae:	4c09      	ldr	r4, [pc, #36]	; (c6d4 <fputwc+0x28>)
    c6b0:	1c06      	adds	r6, r0, #0
    c6b2:	6820      	ldr	r0, [r4, #0]
    c6b4:	1c0d      	adds	r5, r1, #0
    c6b6:	2800      	cmp	r0, #0
    c6b8:	d005      	beq.n	c6c6 <fputwc+0x1a>
    c6ba:	6b83      	ldr	r3, [r0, #56]	; 0x38
    c6bc:	2b00      	cmp	r3, #0
    c6be:	d102      	bne.n	c6c6 <fputwc+0x1a>
    c6c0:	f7f8 f886 	bl	47d0 <__sinit>
    c6c4:	6820      	ldr	r0, [r4, #0]
    c6c6:	1c31      	adds	r1, r6, #0
    c6c8:	1c2a      	adds	r2, r5, #0
    c6ca:	f7ff ff89 	bl	c5e0 <_fputwc_r>
    c6ce:	bc70      	pop	{r4, r5, r6}
    c6d0:	bc02      	pop	{r1}
    c6d2:	4708      	bx	r1
    c6d4:	40000000 	.word	0x40000000

0000c6d8 <_isatty_r>:
    c6d8:	b538      	push	{r3, r4, r5, lr}
    c6da:	4c08      	ldr	r4, [pc, #32]	; (c6fc <_isatty_r+0x24>)
    c6dc:	2300      	movs	r3, #0
    c6de:	1c05      	adds	r5, r0, #0
    c6e0:	6023      	str	r3, [r4, #0]
    c6e2:	1c08      	adds	r0, r1, #0
    c6e4:	f7f5 fa86 	bl	1bf4 <_isatty>
    c6e8:	1c43      	adds	r3, r0, #1
    c6ea:	d002      	beq.n	c6f2 <_isatty_r+0x1a>
    c6ec:	bc38      	pop	{r3, r4, r5}
    c6ee:	bc02      	pop	{r1}
    c6f0:	4708      	bx	r1
    c6f2:	6823      	ldr	r3, [r4, #0]
    c6f4:	2b00      	cmp	r3, #0
    c6f6:	d0f9      	beq.n	c6ec <_isatty_r+0x14>
    c6f8:	602b      	str	r3, [r5, #0]
    c6fa:	e7f7      	b.n	c6ec <_isatty_r+0x14>
    c6fc:	40000b8c 	.word	0x40000b8c

0000c700 <cleanup_glue>:
    c700:	b538      	push	{r3, r4, r5, lr}
    c702:	1c0c      	adds	r4, r1, #0
    c704:	6809      	ldr	r1, [r1, #0]
    c706:	1c05      	adds	r5, r0, #0
    c708:	2900      	cmp	r1, #0
    c70a:	d001      	beq.n	c710 <cleanup_glue+0x10>
    c70c:	f7ff fff8 	bl	c700 <cleanup_glue>
    c710:	1c28      	adds	r0, r5, #0
    c712:	1c21      	adds	r1, r4, #0
    c714:	f7f8 f99a 	bl	4a4c <_free_r>
    c718:	bc38      	pop	{r3, r4, r5}
    c71a:	bc01      	pop	{r0}
    c71c:	4700      	bx	r0
    c71e:	46c0      	nop			; (mov r8, r8)

0000c720 <_reclaim_reent>:
    c720:	b570      	push	{r4, r5, r6, lr}
    c722:	4b28      	ldr	r3, [pc, #160]	; (c7c4 <_reclaim_reent+0xa4>)
    c724:	681b      	ldr	r3, [r3, #0]
    c726:	1c05      	adds	r5, r0, #0
    c728:	4298      	cmp	r0, r3
    c72a:	d03a      	beq.n	c7a2 <_reclaim_reent+0x82>
    c72c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
    c72e:	2b00      	cmp	r3, #0
    c730:	d016      	beq.n	c760 <_reclaim_reent+0x40>
    c732:	2200      	movs	r2, #0
    c734:	1c16      	adds	r6, r2, #0
    c736:	0092      	lsls	r2, r2, #2
    c738:	5899      	ldr	r1, [r3, r2]
    c73a:	2900      	cmp	r1, #0
    c73c:	d101      	bne.n	c742 <_reclaim_reent+0x22>
    c73e:	e007      	b.n	c750 <_reclaim_reent+0x30>
    c740:	1c21      	adds	r1, r4, #0
    c742:	680c      	ldr	r4, [r1, #0]
    c744:	1c28      	adds	r0, r5, #0
    c746:	f7f8 f981 	bl	4a4c <_free_r>
    c74a:	2c00      	cmp	r4, #0
    c74c:	d1f8      	bne.n	c740 <_reclaim_reent+0x20>
    c74e:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
    c750:	3601      	adds	r6, #1
    c752:	1c32      	adds	r2, r6, #0
    c754:	2e20      	cmp	r6, #32
    c756:	d1ee      	bne.n	c736 <_reclaim_reent+0x16>
    c758:	1c28      	adds	r0, r5, #0
    c75a:	1c19      	adds	r1, r3, #0
    c75c:	f7f8 f976 	bl	4a4c <_free_r>
    c760:	6c29      	ldr	r1, [r5, #64]	; 0x40
    c762:	2900      	cmp	r1, #0
    c764:	d002      	beq.n	c76c <_reclaim_reent+0x4c>
    c766:	1c28      	adds	r0, r5, #0
    c768:	f7f8 f970 	bl	4a4c <_free_r>
    c76c:	23a4      	movs	r3, #164	; 0xa4
    c76e:	005b      	lsls	r3, r3, #1
    c770:	58e9      	ldr	r1, [r5, r3]
    c772:	2900      	cmp	r1, #0
    c774:	d00c      	beq.n	c790 <_reclaim_reent+0x70>
    c776:	1c2e      	adds	r6, r5, #0
    c778:	364d      	adds	r6, #77	; 0x4d
    c77a:	36ff      	adds	r6, #255	; 0xff
    c77c:	42b1      	cmp	r1, r6
    c77e:	d101      	bne.n	c784 <_reclaim_reent+0x64>
    c780:	e006      	b.n	c790 <_reclaim_reent+0x70>
    c782:	1c21      	adds	r1, r4, #0
    c784:	680c      	ldr	r4, [r1, #0]
    c786:	1c28      	adds	r0, r5, #0
    c788:	f7f8 f960 	bl	4a4c <_free_r>
    c78c:	42a6      	cmp	r6, r4
    c78e:	d1f8      	bne.n	c782 <_reclaim_reent+0x62>
    c790:	6d69      	ldr	r1, [r5, #84]	; 0x54
    c792:	2900      	cmp	r1, #0
    c794:	d002      	beq.n	c79c <_reclaim_reent+0x7c>
    c796:	1c28      	adds	r0, r5, #0
    c798:	f7f8 f958 	bl	4a4c <_free_r>
    c79c:	6bab      	ldr	r3, [r5, #56]	; 0x38
    c79e:	2b00      	cmp	r3, #0
    c7a0:	d102      	bne.n	c7a8 <_reclaim_reent+0x88>
    c7a2:	bc70      	pop	{r4, r5, r6}
    c7a4:	bc01      	pop	{r0}
    c7a6:	4700      	bx	r0
    c7a8:	6beb      	ldr	r3, [r5, #60]	; 0x3c
    c7aa:	1c28      	adds	r0, r5, #0
    c7ac:	f000 f832 	bl	c814 <_wrapup_reent+0x4c>
    c7b0:	23b8      	movs	r3, #184	; 0xb8
    c7b2:	009b      	lsls	r3, r3, #2
    c7b4:	58e9      	ldr	r1, [r5, r3]
    c7b6:	2900      	cmp	r1, #0
    c7b8:	d0f3      	beq.n	c7a2 <_reclaim_reent+0x82>
    c7ba:	1c28      	adds	r0, r5, #0
    c7bc:	f7ff ffa0 	bl	c700 <cleanup_glue>
    c7c0:	e7ef      	b.n	c7a2 <_reclaim_reent+0x82>
    c7c2:	46c0      	nop			; (mov r8, r8)
    c7c4:	40000000 	.word	0x40000000

0000c7c8 <_wrapup_reent>:
    c7c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c7ca:	1e07      	subs	r7, r0, #0
    c7cc:	d01c      	beq.n	c808 <_wrapup_reent+0x40>
    c7ce:	23a4      	movs	r3, #164	; 0xa4
    c7d0:	005b      	lsls	r3, r3, #1
    c7d2:	58fe      	ldr	r6, [r7, r3]
    c7d4:	2e00      	cmp	r6, #0
    c7d6:	d00e      	beq.n	c7f6 <_wrapup_reent+0x2e>
    c7d8:	6873      	ldr	r3, [r6, #4]
    c7da:	1e5c      	subs	r4, r3, #1
    c7dc:	d408      	bmi.n	c7f0 <_wrapup_reent+0x28>
    c7de:	1c5d      	adds	r5, r3, #1
    c7e0:	00ad      	lsls	r5, r5, #2
    c7e2:	1975      	adds	r5, r6, r5
    c7e4:	682b      	ldr	r3, [r5, #0]
    c7e6:	f000 f815 	bl	c814 <_wrapup_reent+0x4c>
    c7ea:	3d04      	subs	r5, #4
    c7ec:	3c01      	subs	r4, #1
    c7ee:	d5f9      	bpl.n	c7e4 <_wrapup_reent+0x1c>
    c7f0:	6836      	ldr	r6, [r6, #0]
    c7f2:	2e00      	cmp	r6, #0
    c7f4:	d1f0      	bne.n	c7d8 <_wrapup_reent+0x10>
    c7f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    c7f8:	2b00      	cmp	r3, #0
    c7fa:	d002      	beq.n	c802 <_wrapup_reent+0x3a>
    c7fc:	1c38      	adds	r0, r7, #0
    c7fe:	f000 f809 	bl	c814 <_wrapup_reent+0x4c>
    c802:	bcf8      	pop	{r3, r4, r5, r6, r7}
    c804:	bc01      	pop	{r0}
    c806:	4700      	bx	r0
    c808:	4b01      	ldr	r3, [pc, #4]	; (c810 <_wrapup_reent+0x48>)
    c80a:	681f      	ldr	r7, [r3, #0]
    c80c:	e7df      	b.n	c7ce <_wrapup_reent+0x6>
    c80e:	46c0      	nop			; (mov r8, r8)
    c810:	40000000 	.word	0x40000000
    c814:	4718      	bx	r3
    c816:	46c0      	nop			; (mov r8, r8)

0000c818 <_wcrtomb_r>:
    c818:	b5f0      	push	{r4, r5, r6, r7, lr}
    c81a:	4647      	mov	r7, r8
    c81c:	b480      	push	{r7}
    c81e:	b086      	sub	sp, #24
    c820:	1c05      	adds	r5, r0, #0
    c822:	1c0c      	adds	r4, r1, #0
    c824:	1c17      	adds	r7, r2, #0
    c826:	1c1e      	adds	r6, r3, #0
    c828:	2900      	cmp	r1, #0
    c82a:	d017      	beq.n	c85c <_wcrtomb_r+0x44>
    c82c:	4b11      	ldr	r3, [pc, #68]	; (c874 <_wcrtomb_r+0x5c>)
    c82e:	681b      	ldr	r3, [r3, #0]
    c830:	4698      	mov	r8, r3
    c832:	f7fd f8f9 	bl	9a28 <__locale_charset>
    c836:	9600      	str	r6, [sp, #0]
    c838:	1c03      	adds	r3, r0, #0
    c83a:	1c21      	adds	r1, r4, #0
    c83c:	1c28      	adds	r0, r5, #0
    c83e:	1c3a      	adds	r2, r7, #0
    c840:	f000 f855 	bl	c8ee <wcrtomb+0x76>
    c844:	1c43      	adds	r3, r0, #1
    c846:	d103      	bne.n	c850 <_wcrtomb_r+0x38>
    c848:	2300      	movs	r3, #0
    c84a:	6033      	str	r3, [r6, #0]
    c84c:	338a      	adds	r3, #138	; 0x8a
    c84e:	602b      	str	r3, [r5, #0]
    c850:	b006      	add	sp, #24
    c852:	bc04      	pop	{r2}
    c854:	4690      	mov	r8, r2
    c856:	bcf0      	pop	{r4, r5, r6, r7}
    c858:	bc02      	pop	{r1}
    c85a:	4708      	bx	r1
    c85c:	4b05      	ldr	r3, [pc, #20]	; (c874 <_wcrtomb_r+0x5c>)
    c85e:	681f      	ldr	r7, [r3, #0]
    c860:	f7fd f8e2 	bl	9a28 <__locale_charset>
    c864:	9600      	str	r6, [sp, #0]
    c866:	1c03      	adds	r3, r0, #0
    c868:	a903      	add	r1, sp, #12
    c86a:	1c28      	adds	r0, r5, #0
    c86c:	1c22      	adds	r2, r4, #0
    c86e:	f000 f83d 	bl	c8ec <wcrtomb+0x74>
    c872:	e7e7      	b.n	c844 <_wcrtomb_r+0x2c>
    c874:	400008bc 	.word	0x400008bc

0000c878 <wcrtomb>:
    c878:	b5f0      	push	{r4, r5, r6, r7, lr}
    c87a:	464f      	mov	r7, r9
    c87c:	4646      	mov	r6, r8
    c87e:	b4c0      	push	{r6, r7}
    c880:	b087      	sub	sp, #28
    c882:	1c04      	adds	r4, r0, #0
    c884:	1c0f      	adds	r7, r1, #0
    c886:	1c16      	adds	r6, r2, #0
    c888:	2800      	cmp	r0, #0
    c88a:	d01c      	beq.n	c8c6 <wcrtomb+0x4e>
    c88c:	4b15      	ldr	r3, [pc, #84]	; (c8e4 <wcrtomb+0x6c>)
    c88e:	4d16      	ldr	r5, [pc, #88]	; (c8e8 <wcrtomb+0x70>)
    c890:	681b      	ldr	r3, [r3, #0]
    c892:	4699      	mov	r9, r3
    c894:	682b      	ldr	r3, [r5, #0]
    c896:	4698      	mov	r8, r3
    c898:	f7fd f8c6 	bl	9a28 <__locale_charset>
    c89c:	9600      	str	r6, [sp, #0]
    c89e:	1c03      	adds	r3, r0, #0
    c8a0:	1c21      	adds	r1, r4, #0
    c8a2:	4640      	mov	r0, r8
    c8a4:	1c3a      	adds	r2, r7, #0
    c8a6:	f000 f823 	bl	c8f0 <wcrtomb+0x78>
    c8aa:	1c43      	adds	r3, r0, #1
    c8ac:	d104      	bne.n	c8b8 <wcrtomb+0x40>
    c8ae:	2300      	movs	r3, #0
    c8b0:	6033      	str	r3, [r6, #0]
    c8b2:	682b      	ldr	r3, [r5, #0]
    c8b4:	228a      	movs	r2, #138	; 0x8a
    c8b6:	601a      	str	r2, [r3, #0]
    c8b8:	b007      	add	sp, #28
    c8ba:	bc0c      	pop	{r2, r3}
    c8bc:	4690      	mov	r8, r2
    c8be:	4699      	mov	r9, r3
    c8c0:	bcf0      	pop	{r4, r5, r6, r7}
    c8c2:	bc02      	pop	{r1}
    c8c4:	4708      	bx	r1
    c8c6:	4b07      	ldr	r3, [pc, #28]	; (c8e4 <wcrtomb+0x6c>)
    c8c8:	4d07      	ldr	r5, [pc, #28]	; (c8e8 <wcrtomb+0x70>)
    c8ca:	681b      	ldr	r3, [r3, #0]
    c8cc:	682f      	ldr	r7, [r5, #0]
    c8ce:	4698      	mov	r8, r3
    c8d0:	f7fd f8aa 	bl	9a28 <__locale_charset>
    c8d4:	9600      	str	r6, [sp, #0]
    c8d6:	1c03      	adds	r3, r0, #0
    c8d8:	a903      	add	r1, sp, #12
    c8da:	1c38      	adds	r0, r7, #0
    c8dc:	1c22      	adds	r2, r4, #0
    c8de:	f000 f806 	bl	c8ee <wcrtomb+0x76>
    c8e2:	e7e2      	b.n	c8aa <wcrtomb+0x32>
    c8e4:	400008bc 	.word	0x400008bc
    c8e8:	40000000 	.word	0x40000000
    c8ec:	4738      	bx	r7
    c8ee:	4740      	bx	r8
    c8f0:	4748      	bx	r9
    c8f2:	46c0      	nop			; (mov r8, r8)

0000c8f4 <__ascii_wctomb>:
    c8f4:	b500      	push	{lr}
    c8f6:	1c03      	adds	r3, r0, #0
    c8f8:	1e08      	subs	r0, r1, #0
    c8fa:	d003      	beq.n	c904 <__ascii_wctomb+0x10>
    c8fc:	2aff      	cmp	r2, #255	; 0xff
    c8fe:	d803      	bhi.n	c908 <__ascii_wctomb+0x14>
    c900:	7002      	strb	r2, [r0, #0]
    c902:	2001      	movs	r0, #1
    c904:	bc02      	pop	{r1}
    c906:	4708      	bx	r1
    c908:	228a      	movs	r2, #138	; 0x8a
    c90a:	2001      	movs	r0, #1
    c90c:	601a      	str	r2, [r3, #0]
    c90e:	4240      	negs	r0, r0
    c910:	e7f8      	b.n	c904 <__ascii_wctomb+0x10>
    c912:	46c0      	nop			; (mov r8, r8)

0000c914 <_wctomb_r>:
    c914:	b5f0      	push	{r4, r5, r6, r7, lr}
    c916:	4647      	mov	r7, r8
    c918:	b480      	push	{r7}
    c91a:	1c1e      	adds	r6, r3, #0
    c91c:	4b0a      	ldr	r3, [pc, #40]	; (c948 <_wctomb_r+0x34>)
    c91e:	681b      	ldr	r3, [r3, #0]
    c920:	b082      	sub	sp, #8
    c922:	4698      	mov	r8, r3
    c924:	1c05      	adds	r5, r0, #0
    c926:	1c17      	adds	r7, r2, #0
    c928:	1c0c      	adds	r4, r1, #0
    c92a:	f7fd f87d 	bl	9a28 <__locale_charset>
    c92e:	9600      	str	r6, [sp, #0]
    c930:	1c03      	adds	r3, r0, #0
    c932:	1c3a      	adds	r2, r7, #0
    c934:	1c28      	adds	r0, r5, #0
    c936:	1c21      	adds	r1, r4, #0
    c938:	f000 f808 	bl	c94c <_wctomb_r+0x38>
    c93c:	b002      	add	sp, #8
    c93e:	bc04      	pop	{r2}
    c940:	4690      	mov	r8, r2
    c942:	bcf0      	pop	{r4, r5, r6, r7}
    c944:	bc02      	pop	{r1}
    c946:	4708      	bx	r1
    c948:	400008bc 	.word	0x400008bc
    c94c:	4740      	bx	r8
    c94e:	46c0      	nop			; (mov r8, r8)

0000c950 <__aeabi_drsub>:
    c950:	e2211102 	eor	r1, r1, #-2147483648	; 0x80000000
    c954:	ea000000 	b	c95c <__adddf3>

0000c958 <__aeabi_dsub>:
    c958:	e2233102 	eor	r3, r3, #-2147483648	; 0x80000000

0000c95c <__adddf3>:
    c95c:	e92d4030 	push	{r4, r5, lr}
    c960:	e1a04081 	lsl	r4, r1, #1
    c964:	e1a05083 	lsl	r5, r3, #1
    c968:	e1340005 	teq	r4, r5
    c96c:	01300002 	teqeq	r0, r2
    c970:	1194c000 	orrsne	ip, r4, r0
    c974:	1195c002 	orrsne	ip, r5, r2
    c978:	11f0cac4 	mvnsne	ip, r4, asr #21
    c97c:	11f0cac5 	mvnsne	ip, r5, asr #21
    c980:	0a00008c 	beq	cbb8 <__adddf3+0x25c>
    c984:	e1a04aa4 	lsr	r4, r4, #21
    c988:	e0745aa5 	rsbs	r5, r4, r5, lsr #21
    c98c:	b2655000 	rsblt	r5, r5, #0
    c990:	da000006 	ble	c9b0 <__adddf3+0x54>
    c994:	e0844005 	add	r4, r4, r5
    c998:	e0202002 	eor	r2, r0, r2
    c99c:	e0213003 	eor	r3, r1, r3
    c9a0:	e0220000 	eor	r0, r2, r0
    c9a4:	e0231001 	eor	r1, r3, r1
    c9a8:	e0202002 	eor	r2, r0, r2
    c9ac:	e0213003 	eor	r3, r1, r3
    c9b0:	e3550036 	cmp	r5, #54	; 0x36
    c9b4:	88bd4030 	pophi	{r4, r5, lr}
    c9b8:	812fff1e 	bxhi	lr
    c9bc:	e3110102 	tst	r1, #-2147483648	; 0x80000000
    c9c0:	e1a01601 	lsl	r1, r1, #12
    c9c4:	e3a0c601 	mov	ip, #1048576	; 0x100000
    c9c8:	e18c1621 	orr	r1, ip, r1, lsr #12
    c9cc:	0a000001 	beq	c9d8 <__adddf3+0x7c>
    c9d0:	e2700000 	rsbs	r0, r0, #0
    c9d4:	e2e11000 	rsc	r1, r1, #0
    c9d8:	e3130102 	tst	r3, #-2147483648	; 0x80000000
    c9dc:	e1a03603 	lsl	r3, r3, #12
    c9e0:	e18c3623 	orr	r3, ip, r3, lsr #12
    c9e4:	0a000001 	beq	c9f0 <__adddf3+0x94>
    c9e8:	e2722000 	rsbs	r2, r2, #0
    c9ec:	e2e33000 	rsc	r3, r3, #0
    c9f0:	e1340005 	teq	r4, r5
    c9f4:	0a000069 	beq	cba0 <__adddf3+0x244>
    c9f8:	e2444001 	sub	r4, r4, #1
    c9fc:	e275e020 	rsbs	lr, r5, #32
    ca00:	ba000005 	blt	ca1c <__adddf3+0xc0>
    ca04:	e1a0ce12 	lsl	ip, r2, lr
    ca08:	e0900532 	adds	r0, r0, r2, lsr r5
    ca0c:	e2a11000 	adc	r1, r1, #0
    ca10:	e0900e13 	adds	r0, r0, r3, lsl lr
    ca14:	e0b11553 	adcs	r1, r1, r3, asr r5
    ca18:	ea000006 	b	ca38 <__adddf3+0xdc>
    ca1c:	e2455020 	sub	r5, r5, #32
    ca20:	e28ee020 	add	lr, lr, #32
    ca24:	e3520001 	cmp	r2, #1
    ca28:	e1a0ce13 	lsl	ip, r3, lr
    ca2c:	238cc002 	orrcs	ip, ip, #2
    ca30:	e0900553 	adds	r0, r0, r3, asr r5
    ca34:	e0b11fc3 	adcs	r1, r1, r3, asr #31
    ca38:	e2015102 	and	r5, r1, #-2147483648	; 0x80000000
    ca3c:	5a000002 	bpl	ca4c <__adddf3+0xf0>
    ca40:	e27cc000 	rsbs	ip, ip, #0
    ca44:	e2f00000 	rscs	r0, r0, #0
    ca48:	e2e11000 	rsc	r1, r1, #0
    ca4c:	e3510601 	cmp	r1, #1048576	; 0x100000
    ca50:	3a00000f 	bcc	ca94 <__adddf3+0x138>
    ca54:	e3510602 	cmp	r1, #2097152	; 0x200000
    ca58:	3a000006 	bcc	ca78 <__adddf3+0x11c>
    ca5c:	e1b010a1 	lsrs	r1, r1, #1
    ca60:	e1b00060 	rrxs	r0, r0
    ca64:	e1a0c06c 	rrx	ip, ip
    ca68:	e2844001 	add	r4, r4, #1
    ca6c:	e1a02a84 	lsl	r2, r4, #21
    ca70:	e3720501 	cmn	r2, #4194304	; 0x400000
    ca74:	2a00006b 	bcs	cc28 <__adddf3+0x2cc>
    ca78:	e35c0102 	cmp	ip, #-2147483648	; 0x80000000
    ca7c:	01b0c0a0 	lsrseq	ip, r0, #1
    ca80:	e2b00000 	adcs	r0, r0, #0
    ca84:	e0a11a04 	adc	r1, r1, r4, lsl #20
    ca88:	e1811005 	orr	r1, r1, r5
    ca8c:	e8bd4030 	pop	{r4, r5, lr}
    ca90:	e12fff1e 	bx	lr
    ca94:	e1b0c08c 	lsls	ip, ip, #1
    ca98:	e0b00000 	adcs	r0, r0, r0
    ca9c:	e0a11001 	adc	r1, r1, r1
    caa0:	e3110601 	tst	r1, #1048576	; 0x100000
    caa4:	e2444001 	sub	r4, r4, #1
    caa8:	1afffff2 	bne	ca78 <__adddf3+0x11c>
    caac:	e3310000 	teq	r1, #0
    cab0:	13a03014 	movne	r3, #20
    cab4:	03a03034 	moveq	r3, #52	; 0x34
    cab8:	01a01000 	moveq	r1, r0
    cabc:	03a00000 	moveq	r0, #0
    cac0:	e1a02001 	mov	r2, r1
    cac4:	e3520801 	cmp	r2, #65536	; 0x10000
    cac8:	21a02822 	lsrcs	r2, r2, #16
    cacc:	22433010 	subcs	r3, r3, #16
    cad0:	e3520c01 	cmp	r2, #256	; 0x100
    cad4:	21a02422 	lsrcs	r2, r2, #8
    cad8:	22433008 	subcs	r3, r3, #8
    cadc:	e3520010 	cmp	r2, #16
    cae0:	21a02222 	lsrcs	r2, r2, #4
    cae4:	22433004 	subcs	r3, r3, #4
    cae8:	e3520004 	cmp	r2, #4
    caec:	22433002 	subcs	r3, r3, #2
    caf0:	304330a2 	subcc	r3, r3, r2, lsr #1
    caf4:	e04331a2 	sub	r3, r3, r2, lsr #3
    caf8:	e2532020 	subs	r2, r3, #32
    cafc:	aa000007 	bge	cb20 <__adddf3+0x1c4>
    cb00:	e292200c 	adds	r2, r2, #12
    cb04:	da000004 	ble	cb1c <__adddf3+0x1c0>
    cb08:	e282c014 	add	ip, r2, #20
    cb0c:	e262200c 	rsb	r2, r2, #12
    cb10:	e1a00c11 	lsl	r0, r1, ip
    cb14:	e1a01231 	lsr	r1, r1, r2
    cb18:	ea000004 	b	cb30 <__adddf3+0x1d4>
    cb1c:	e2822014 	add	r2, r2, #20
    cb20:	d262c020 	rsble	ip, r2, #32
    cb24:	e1a01211 	lsl	r1, r1, r2
    cb28:	d1811c30 	orrle	r1, r1, r0, lsr ip
    cb2c:	d1a00210 	lslle	r0, r0, r2
    cb30:	e0544003 	subs	r4, r4, r3
    cb34:	a0811a04 	addge	r1, r1, r4, lsl #20
    cb38:	a1811005 	orrge	r1, r1, r5
    cb3c:	a8bd4030 	popge	{r4, r5, lr}
    cb40:	a12fff1e 	bxge	lr
    cb44:	e1e04004 	mvn	r4, r4
    cb48:	e254401f 	subs	r4, r4, #31
    cb4c:	aa00000f 	bge	cb90 <__adddf3+0x234>
    cb50:	e294400c 	adds	r4, r4, #12
    cb54:	ca000006 	bgt	cb74 <__adddf3+0x218>
    cb58:	e2844014 	add	r4, r4, #20
    cb5c:	e2642020 	rsb	r2, r4, #32
    cb60:	e1a00430 	lsr	r0, r0, r4
    cb64:	e1800211 	orr	r0, r0, r1, lsl r2
    cb68:	e1851431 	orr	r1, r5, r1, lsr r4
    cb6c:	e8bd4030 	pop	{r4, r5, lr}
    cb70:	e12fff1e 	bx	lr
    cb74:	e264400c 	rsb	r4, r4, #12
    cb78:	e2642020 	rsb	r2, r4, #32
    cb7c:	e1a00230 	lsr	r0, r0, r2
    cb80:	e1800411 	orr	r0, r0, r1, lsl r4
    cb84:	e1a01005 	mov	r1, r5
    cb88:	e8bd4030 	pop	{r4, r5, lr}
    cb8c:	e12fff1e 	bx	lr
    cb90:	e1a00431 	lsr	r0, r1, r4
    cb94:	e1a01005 	mov	r1, r5
    cb98:	e8bd4030 	pop	{r4, r5, lr}
    cb9c:	e12fff1e 	bx	lr
    cba0:	e3340000 	teq	r4, #0
    cba4:	e2233601 	eor	r3, r3, #1048576	; 0x100000
    cba8:	02211601 	eoreq	r1, r1, #1048576	; 0x100000
    cbac:	02844001 	addeq	r4, r4, #1
    cbb0:	12455001 	subne	r5, r5, #1
    cbb4:	eaffff8f 	b	c9f8 <__adddf3+0x9c>
    cbb8:	e1f0cac4 	mvns	ip, r4, asr #21
    cbbc:	11f0cac5 	mvnsne	ip, r5, asr #21
    cbc0:	0a00001d 	beq	cc3c <__adddf3+0x2e0>
    cbc4:	e1340005 	teq	r4, r5
    cbc8:	01300002 	teqeq	r0, r2
    cbcc:	0a000004 	beq	cbe4 <__adddf3+0x288>
    cbd0:	e194c000 	orrs	ip, r4, r0
    cbd4:	01a01003 	moveq	r1, r3
    cbd8:	01a00002 	moveq	r0, r2
    cbdc:	e8bd4030 	pop	{r4, r5, lr}
    cbe0:	e12fff1e 	bx	lr
    cbe4:	e1310003 	teq	r1, r3
    cbe8:	13a01000 	movne	r1, #0
    cbec:	13a00000 	movne	r0, #0
    cbf0:	18bd4030 	popne	{r4, r5, lr}
    cbf4:	112fff1e 	bxne	lr
    cbf8:	e1b0caa4 	lsrs	ip, r4, #21
    cbfc:	1a000004 	bne	cc14 <__adddf3+0x2b8>
    cc00:	e1b00080 	lsls	r0, r0, #1
    cc04:	e0b11001 	adcs	r1, r1, r1
    cc08:	23811102 	orrcs	r1, r1, #-2147483648	; 0x80000000
    cc0c:	e8bd4030 	pop	{r4, r5, lr}
    cc10:	e12fff1e 	bx	lr
    cc14:	e2944501 	adds	r4, r4, #4194304	; 0x400000
    cc18:	32811601 	addcc	r1, r1, #1048576	; 0x100000
    cc1c:	38bd4030 	popcc	{r4, r5, lr}
    cc20:	312fff1e 	bxcc	lr
    cc24:	e2015102 	and	r5, r1, #-2147483648	; 0x80000000
    cc28:	e385147f 	orr	r1, r5, #2130706432	; 0x7f000000
    cc2c:	e381160f 	orr	r1, r1, #15728640	; 0xf00000
    cc30:	e3a00000 	mov	r0, #0
    cc34:	e8bd4030 	pop	{r4, r5, lr}
    cc38:	e12fff1e 	bx	lr
    cc3c:	e1f0cac4 	mvns	ip, r4, asr #21
    cc40:	11a01003 	movne	r1, r3
    cc44:	11a00002 	movne	r0, r2
    cc48:	01f0cac5 	mvnseq	ip, r5, asr #21
    cc4c:	11a03001 	movne	r3, r1
    cc50:	11a02000 	movne	r2, r0
    cc54:	e1904601 	orrs	r4, r0, r1, lsl #12
    cc58:	01925603 	orrseq	r5, r2, r3, lsl #12
    cc5c:	01310003 	teqeq	r1, r3
    cc60:	13811702 	orrne	r1, r1, #524288	; 0x80000
    cc64:	e8bd4030 	pop	{r4, r5, lr}
    cc68:	e12fff1e 	bx	lr

0000cc6c <__aeabi_ui2d>:
    cc6c:	e3300000 	teq	r0, #0
    cc70:	03a01000 	moveq	r1, #0
    cc74:	012fff1e 	bxeq	lr
    cc78:	e92d4030 	push	{r4, r5, lr}
    cc7c:	e3a04b01 	mov	r4, #1024	; 0x400
    cc80:	e2844032 	add	r4, r4, #50	; 0x32
    cc84:	e3a05000 	mov	r5, #0
    cc88:	e3a01000 	mov	r1, #0
    cc8c:	eaffff86 	b	caac <__adddf3+0x150>

0000cc90 <__aeabi_i2d>:
    cc90:	e3300000 	teq	r0, #0
    cc94:	03a01000 	moveq	r1, #0
    cc98:	012fff1e 	bxeq	lr
    cc9c:	e92d4030 	push	{r4, r5, lr}
    cca0:	e3a04b01 	mov	r4, #1024	; 0x400
    cca4:	e2844032 	add	r4, r4, #50	; 0x32
    cca8:	e2105102 	ands	r5, r0, #-2147483648	; 0x80000000
    ccac:	42600000 	rsbmi	r0, r0, #0
    ccb0:	e3a01000 	mov	r1, #0
    ccb4:	eaffff7c 	b	caac <__adddf3+0x150>

0000ccb8 <__aeabi_f2d>:
    ccb8:	e1b02080 	lsls	r2, r0, #1
    ccbc:	e1a011c2 	asr	r1, r2, #3
    ccc0:	e1a01061 	rrx	r1, r1
    ccc4:	e1a00e02 	lsl	r0, r2, #28
    ccc8:	121234ff 	andsne	r3, r2, #-16777216	; 0xff000000
    cccc:	133304ff 	teqne	r3, #-16777216	; 0xff000000
    ccd0:	1221130e 	eorne	r1, r1, #939524096	; 0x38000000
    ccd4:	112fff1e 	bxne	lr
    ccd8:	e3320000 	teq	r2, #0
    ccdc:	133304ff 	teqne	r3, #-16777216	; 0xff000000
    cce0:	012fff1e 	bxeq	lr
    cce4:	e92d4030 	push	{r4, r5, lr}
    cce8:	e3a04d0e 	mov	r4, #896	; 0x380
    ccec:	e2015102 	and	r5, r1, #-2147483648	; 0x80000000
    ccf0:	e3c11102 	bic	r1, r1, #-2147483648	; 0x80000000
    ccf4:	eaffff6c 	b	caac <__adddf3+0x150>

0000ccf8 <__aeabi_ul2d>:
    ccf8:	e1902001 	orrs	r2, r0, r1
    ccfc:	012fff1e 	bxeq	lr
    cd00:	e92d4030 	push	{r4, r5, lr}
    cd04:	e3a05000 	mov	r5, #0
    cd08:	ea000006 	b	cd28 <__aeabi_l2d+0x1c>

0000cd0c <__aeabi_l2d>:
    cd0c:	e1902001 	orrs	r2, r0, r1
    cd10:	012fff1e 	bxeq	lr
    cd14:	e92d4030 	push	{r4, r5, lr}
    cd18:	e2115102 	ands	r5, r1, #-2147483648	; 0x80000000
    cd1c:	5a000001 	bpl	cd28 <__aeabi_l2d+0x1c>
    cd20:	e2700000 	rsbs	r0, r0, #0
    cd24:	e2e11000 	rsc	r1, r1, #0
    cd28:	e3a04b01 	mov	r4, #1024	; 0x400
    cd2c:	e2844032 	add	r4, r4, #50	; 0x32
    cd30:	e1b0cb21 	lsrs	ip, r1, #22
    cd34:	0affff44 	beq	ca4c <__adddf3+0xf0>
    cd38:	e3a02003 	mov	r2, #3
    cd3c:	e1b0c1ac 	lsrs	ip, ip, #3
    cd40:	12822003 	addne	r2, r2, #3
    cd44:	e1b0c1ac 	lsrs	ip, ip, #3
    cd48:	12822003 	addne	r2, r2, #3
    cd4c:	e08221ac 	add	r2, r2, ip, lsr #3
    cd50:	e2623020 	rsb	r3, r2, #32
    cd54:	e1a0c310 	lsl	ip, r0, r3
    cd58:	e1a00230 	lsr	r0, r0, r2
    cd5c:	e1800311 	orr	r0, r0, r1, lsl r3
    cd60:	e1a01231 	lsr	r1, r1, r2
    cd64:	e0844002 	add	r4, r4, r2
    cd68:	eaffff37 	b	ca4c <__adddf3+0xf0>

0000cd6c <__aeabi_dmul>:
    cd6c:	e92d4070 	push	{r4, r5, r6, lr}
    cd70:	e3a0c0ff 	mov	ip, #255	; 0xff
    cd74:	e38ccc07 	orr	ip, ip, #1792	; 0x700
    cd78:	e01c4a21 	ands	r4, ip, r1, lsr #20
    cd7c:	101c5a23 	andsne	r5, ip, r3, lsr #20
    cd80:	1134000c 	teqne	r4, ip
    cd84:	1135000c 	teqne	r5, ip
    cd88:	0b000075 	bleq	cf64 <__aeabi_dmul+0x1f8>
    cd8c:	e0844005 	add	r4, r4, r5
    cd90:	e0216003 	eor	r6, r1, r3
    cd94:	e1c11a8c 	bic	r1, r1, ip, lsl #21
    cd98:	e1c33a8c 	bic	r3, r3, ip, lsl #21
    cd9c:	e1905601 	orrs	r5, r0, r1, lsl #12
    cda0:	11925603 	orrsne	r5, r2, r3, lsl #12
    cda4:	e3811601 	orr	r1, r1, #1048576	; 0x100000
    cda8:	e3833601 	orr	r3, r3, #1048576	; 0x100000
    cdac:	0a00001d 	beq	ce28 <__aeabi_dmul+0xbc>
    cdb0:	e08ec290 	umull	ip, lr, r0, r2
    cdb4:	e3a05000 	mov	r5, #0
    cdb8:	e0a5e291 	umlal	lr, r5, r1, r2
    cdbc:	e2062102 	and	r2, r6, #-2147483648	; 0x80000000
    cdc0:	e0a5e390 	umlal	lr, r5, r0, r3
    cdc4:	e3a06000 	mov	r6, #0
    cdc8:	e0a65391 	umlal	r5, r6, r1, r3
    cdcc:	e33c0000 	teq	ip, #0
    cdd0:	138ee001 	orrne	lr, lr, #1
    cdd4:	e24440ff 	sub	r4, r4, #255	; 0xff
    cdd8:	e3560c02 	cmp	r6, #512	; 0x200
    cddc:	e2c44c03 	sbc	r4, r4, #768	; 0x300
    cde0:	2a000002 	bcs	cdf0 <__aeabi_dmul+0x84>
    cde4:	e1b0e08e 	lsls	lr, lr, #1
    cde8:	e0b55005 	adcs	r5, r5, r5
    cdec:	e0a66006 	adc	r6, r6, r6
    cdf0:	e1821586 	orr	r1, r2, r6, lsl #11
    cdf4:	e1811aa5 	orr	r1, r1, r5, lsr #21
    cdf8:	e1a00585 	lsl	r0, r5, #11
    cdfc:	e1800aae 	orr	r0, r0, lr, lsr #21
    ce00:	e1a0e58e 	lsl	lr, lr, #11
    ce04:	e254c0fd 	subs	ip, r4, #253	; 0xfd
    ce08:	835c0c07 	cmphi	ip, #1792	; 0x700
    ce0c:	8a000011 	bhi	ce58 <__aeabi_dmul+0xec>
    ce10:	e35e0102 	cmp	lr, #-2147483648	; 0x80000000
    ce14:	01b0e0a0 	lsrseq	lr, r0, #1
    ce18:	e2b00000 	adcs	r0, r0, #0
    ce1c:	e0a11a04 	adc	r1, r1, r4, lsl #20
    ce20:	e8bd4070 	pop	{r4, r5, r6, lr}
    ce24:	e12fff1e 	bx	lr
    ce28:	e2066102 	and	r6, r6, #-2147483648	; 0x80000000
    ce2c:	e1861001 	orr	r1, r6, r1
    ce30:	e1800002 	orr	r0, r0, r2
    ce34:	e0211003 	eor	r1, r1, r3
    ce38:	e05440ac 	subs	r4, r4, ip, lsr #1
    ce3c:	c074500c 	rsbsgt	r5, r4, ip
    ce40:	c1811a04 	orrgt	r1, r1, r4, lsl #20
    ce44:	c8bd4070 	popgt	{r4, r5, r6, lr}
    ce48:	c12fff1e 	bxgt	lr
    ce4c:	e3811601 	orr	r1, r1, #1048576	; 0x100000
    ce50:	e3a0e000 	mov	lr, #0
    ce54:	e2544001 	subs	r4, r4, #1
    ce58:	ca00005d 	bgt	cfd4 <__aeabi_dmul+0x268>
    ce5c:	e3740036 	cmn	r4, #54	; 0x36
    ce60:	d3a00000 	movle	r0, #0
    ce64:	d2011102 	andle	r1, r1, #-2147483648	; 0x80000000
    ce68:	d8bd4070 	pople	{r4, r5, r6, lr}
    ce6c:	d12fff1e 	bxle	lr
    ce70:	e2644000 	rsb	r4, r4, #0
    ce74:	e2544020 	subs	r4, r4, #32
    ce78:	aa00001a 	bge	cee8 <__aeabi_dmul+0x17c>
    ce7c:	e294400c 	adds	r4, r4, #12
    ce80:	ca00000c 	bgt	ceb8 <__aeabi_dmul+0x14c>
    ce84:	e2844014 	add	r4, r4, #20
    ce88:	e2645020 	rsb	r5, r4, #32
    ce8c:	e1a03510 	lsl	r3, r0, r5
    ce90:	e1a00430 	lsr	r0, r0, r4
    ce94:	e1800511 	orr	r0, r0, r1, lsl r5
    ce98:	e2012102 	and	r2, r1, #-2147483648	; 0x80000000
    ce9c:	e3c11102 	bic	r1, r1, #-2147483648	; 0x80000000
    cea0:	e0900fa3 	adds	r0, r0, r3, lsr #31
    cea4:	e0a21431 	adc	r1, r2, r1, lsr r4
    cea8:	e19ee083 	orrs	lr, lr, r3, lsl #1
    ceac:	01c00fa3 	biceq	r0, r0, r3, lsr #31
    ceb0:	e8bd4070 	pop	{r4, r5, r6, lr}
    ceb4:	e12fff1e 	bx	lr
    ceb8:	e264400c 	rsb	r4, r4, #12
    cebc:	e2645020 	rsb	r5, r4, #32
    cec0:	e1a03410 	lsl	r3, r0, r4
    cec4:	e1a00530 	lsr	r0, r0, r5
    cec8:	e1800411 	orr	r0, r0, r1, lsl r4
    cecc:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
    ced0:	e0900fa3 	adds	r0, r0, r3, lsr #31
    ced4:	e2a11000 	adc	r1, r1, #0
    ced8:	e19ee083 	orrs	lr, lr, r3, lsl #1
    cedc:	01c00fa3 	biceq	r0, r0, r3, lsr #31
    cee0:	e8bd4070 	pop	{r4, r5, r6, lr}
    cee4:	e12fff1e 	bx	lr
    cee8:	e2645020 	rsb	r5, r4, #32
    ceec:	e18ee510 	orr	lr, lr, r0, lsl r5
    cef0:	e1a03430 	lsr	r3, r0, r4
    cef4:	e1833511 	orr	r3, r3, r1, lsl r5
    cef8:	e1a00431 	lsr	r0, r1, r4
    cefc:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
    cf00:	e1c00431 	bic	r0, r0, r1, lsr r4
    cf04:	e0800fa3 	add	r0, r0, r3, lsr #31
    cf08:	e19ee083 	orrs	lr, lr, r3, lsl #1
    cf0c:	01c00fa3 	biceq	r0, r0, r3, lsr #31
    cf10:	e8bd4070 	pop	{r4, r5, r6, lr}
    cf14:	e12fff1e 	bx	lr
    cf18:	e3340000 	teq	r4, #0
    cf1c:	1a000008 	bne	cf44 <__aeabi_dmul+0x1d8>
    cf20:	e2016102 	and	r6, r1, #-2147483648	; 0x80000000
    cf24:	e1b00080 	lsls	r0, r0, #1
    cf28:	e0a11001 	adc	r1, r1, r1
    cf2c:	e3110601 	tst	r1, #1048576	; 0x100000
    cf30:	02444001 	subeq	r4, r4, #1
    cf34:	0afffffa 	beq	cf24 <__aeabi_dmul+0x1b8>
    cf38:	e1811006 	orr	r1, r1, r6
    cf3c:	e3350000 	teq	r5, #0
    cf40:	112fff1e 	bxne	lr
    cf44:	e2036102 	and	r6, r3, #-2147483648	; 0x80000000
    cf48:	e1b02082 	lsls	r2, r2, #1
    cf4c:	e0a33003 	adc	r3, r3, r3
    cf50:	e3130601 	tst	r3, #1048576	; 0x100000
    cf54:	02455001 	subeq	r5, r5, #1
    cf58:	0afffffa 	beq	cf48 <__aeabi_dmul+0x1dc>
    cf5c:	e1833006 	orr	r3, r3, r6
    cf60:	e12fff1e 	bx	lr
    cf64:	e134000c 	teq	r4, ip
    cf68:	e00c5a23 	and	r5, ip, r3, lsr #20
    cf6c:	1135000c 	teqne	r5, ip
    cf70:	0a000007 	beq	cf94 <__aeabi_dmul+0x228>
    cf74:	e1906081 	orrs	r6, r0, r1, lsl #1
    cf78:	11926083 	orrsne	r6, r2, r3, lsl #1
    cf7c:	1affffe5 	bne	cf18 <__aeabi_dmul+0x1ac>
    cf80:	e0211003 	eor	r1, r1, r3
    cf84:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
    cf88:	e3a00000 	mov	r0, #0
    cf8c:	e8bd4070 	pop	{r4, r5, r6, lr}
    cf90:	e12fff1e 	bx	lr
    cf94:	e1906081 	orrs	r6, r0, r1, lsl #1
    cf98:	01a00002 	moveq	r0, r2
    cf9c:	01a01003 	moveq	r1, r3
    cfa0:	11926083 	orrsne	r6, r2, r3, lsl #1
    cfa4:	0a000010 	beq	cfec <__aeabi_dmul+0x280>
    cfa8:	e134000c 	teq	r4, ip
    cfac:	1a000001 	bne	cfb8 <__aeabi_dmul+0x24c>
    cfb0:	e1906601 	orrs	r6, r0, r1, lsl #12
    cfb4:	1a00000c 	bne	cfec <__aeabi_dmul+0x280>
    cfb8:	e135000c 	teq	r5, ip
    cfbc:	1a000003 	bne	cfd0 <__aeabi_dmul+0x264>
    cfc0:	e1926603 	orrs	r6, r2, r3, lsl #12
    cfc4:	11a00002 	movne	r0, r2
    cfc8:	11a01003 	movne	r1, r3
    cfcc:	1a000006 	bne	cfec <__aeabi_dmul+0x280>
    cfd0:	e0211003 	eor	r1, r1, r3
    cfd4:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
    cfd8:	e381147f 	orr	r1, r1, #2130706432	; 0x7f000000
    cfdc:	e381160f 	orr	r1, r1, #15728640	; 0xf00000
    cfe0:	e3a00000 	mov	r0, #0
    cfe4:	e8bd4070 	pop	{r4, r5, r6, lr}
    cfe8:	e12fff1e 	bx	lr
    cfec:	e381147f 	orr	r1, r1, #2130706432	; 0x7f000000
    cff0:	e381173e 	orr	r1, r1, #16252928	; 0xf80000
    cff4:	e8bd4070 	pop	{r4, r5, r6, lr}
    cff8:	e12fff1e 	bx	lr

0000cffc <__aeabi_ddiv>:
    cffc:	e92d4070 	push	{r4, r5, r6, lr}
    d000:	e3a0c0ff 	mov	ip, #255	; 0xff
    d004:	e38ccc07 	orr	ip, ip, #1792	; 0x700
    d008:	e01c4a21 	ands	r4, ip, r1, lsr #20
    d00c:	101c5a23 	andsne	r5, ip, r3, lsr #20
    d010:	1134000c 	teqne	r4, ip
    d014:	1135000c 	teqne	r5, ip
    d018:	0b00005e 	bleq	d198 <__aeabi_ddiv+0x19c>
    d01c:	e0444005 	sub	r4, r4, r5
    d020:	e021e003 	eor	lr, r1, r3
    d024:	e1925603 	orrs	r5, r2, r3, lsl #12
    d028:	e1a01601 	lsl	r1, r1, #12
    d02c:	0a00004c 	beq	d164 <__aeabi_ddiv+0x168>
    d030:	e1a03603 	lsl	r3, r3, #12
    d034:	e3a05201 	mov	r5, #268435456	; 0x10000000
    d038:	e1853223 	orr	r3, r5, r3, lsr #4
    d03c:	e1833c22 	orr	r3, r3, r2, lsr #24
    d040:	e1a02402 	lsl	r2, r2, #8
    d044:	e1855221 	orr	r5, r5, r1, lsr #4
    d048:	e1855c20 	orr	r5, r5, r0, lsr #24
    d04c:	e1a06400 	lsl	r6, r0, #8
    d050:	e20e1102 	and	r1, lr, #-2147483648	; 0x80000000
    d054:	e1550003 	cmp	r5, r3
    d058:	01560002 	cmpeq	r6, r2
    d05c:	e2a440fd 	adc	r4, r4, #253	; 0xfd
    d060:	e2844c03 	add	r4, r4, #768	; 0x300
    d064:	2a000001 	bcs	d070 <__aeabi_ddiv+0x74>
    d068:	e1b030a3 	lsrs	r3, r3, #1
    d06c:	e1a02062 	rrx	r2, r2
    d070:	e0566002 	subs	r6, r6, r2
    d074:	e0c55003 	sbc	r5, r5, r3
    d078:	e1b030a3 	lsrs	r3, r3, #1
    d07c:	e1a02062 	rrx	r2, r2
    d080:	e3a00601 	mov	r0, #1048576	; 0x100000
    d084:	e3a0c702 	mov	ip, #524288	; 0x80000
    d088:	e056e002 	subs	lr, r6, r2
    d08c:	e0d5e003 	sbcs	lr, r5, r3
    d090:	20466002 	subcs	r6, r6, r2
    d094:	21a0500e 	movcs	r5, lr
    d098:	2180000c 	orrcs	r0, r0, ip
    d09c:	e1b030a3 	lsrs	r3, r3, #1
    d0a0:	e1a02062 	rrx	r2, r2
    d0a4:	e056e002 	subs	lr, r6, r2
    d0a8:	e0d5e003 	sbcs	lr, r5, r3
    d0ac:	20466002 	subcs	r6, r6, r2
    d0b0:	21a0500e 	movcs	r5, lr
    d0b4:	218000ac 	orrcs	r0, r0, ip, lsr #1
    d0b8:	e1b030a3 	lsrs	r3, r3, #1
    d0bc:	e1a02062 	rrx	r2, r2
    d0c0:	e056e002 	subs	lr, r6, r2
    d0c4:	e0d5e003 	sbcs	lr, r5, r3
    d0c8:	20466002 	subcs	r6, r6, r2
    d0cc:	21a0500e 	movcs	r5, lr
    d0d0:	2180012c 	orrcs	r0, r0, ip, lsr #2
    d0d4:	e1b030a3 	lsrs	r3, r3, #1
    d0d8:	e1a02062 	rrx	r2, r2
    d0dc:	e056e002 	subs	lr, r6, r2
    d0e0:	e0d5e003 	sbcs	lr, r5, r3
    d0e4:	20466002 	subcs	r6, r6, r2
    d0e8:	21a0500e 	movcs	r5, lr
    d0ec:	218001ac 	orrcs	r0, r0, ip, lsr #3
    d0f0:	e195e006 	orrs	lr, r5, r6
    d0f4:	0a00000d 	beq	d130 <__aeabi_ddiv+0x134>
    d0f8:	e1a05205 	lsl	r5, r5, #4
    d0fc:	e1855e26 	orr	r5, r5, r6, lsr #28
    d100:	e1a06206 	lsl	r6, r6, #4
    d104:	e1a03183 	lsl	r3, r3, #3
    d108:	e1833ea2 	orr	r3, r3, r2, lsr #29
    d10c:	e1a02182 	lsl	r2, r2, #3
    d110:	e1b0c22c 	lsrs	ip, ip, #4
    d114:	1affffdb 	bne	d088 <__aeabi_ddiv+0x8c>
    d118:	e3110601 	tst	r1, #1048576	; 0x100000
    d11c:	1a000006 	bne	d13c <__aeabi_ddiv+0x140>
    d120:	e1811000 	orr	r1, r1, r0
    d124:	e3a00000 	mov	r0, #0
    d128:	e3a0c102 	mov	ip, #-2147483648	; 0x80000000
    d12c:	eaffffd5 	b	d088 <__aeabi_ddiv+0x8c>
    d130:	e3110601 	tst	r1, #1048576	; 0x100000
    d134:	01811000 	orreq	r1, r1, r0
    d138:	03a00000 	moveq	r0, #0
    d13c:	e254c0fd 	subs	ip, r4, #253	; 0xfd
    d140:	835c0c07 	cmphi	ip, #1792	; 0x700
    d144:	8affff43 	bhi	ce58 <__aeabi_dmul+0xec>
    d148:	e055c003 	subs	ip, r5, r3
    d14c:	0056c002 	subseq	ip, r6, r2
    d150:	01b0c0a0 	lsrseq	ip, r0, #1
    d154:	e2b00000 	adcs	r0, r0, #0
    d158:	e0a11a04 	adc	r1, r1, r4, lsl #20
    d15c:	e8bd4070 	pop	{r4, r5, r6, lr}
    d160:	e12fff1e 	bx	lr
    d164:	e20ee102 	and	lr, lr, #-2147483648	; 0x80000000
    d168:	e18e1621 	orr	r1, lr, r1, lsr #12
    d16c:	e09440ac 	adds	r4, r4, ip, lsr #1
    d170:	c074500c 	rsbsgt	r5, r4, ip
    d174:	c1811a04 	orrgt	r1, r1, r4, lsl #20
    d178:	c8bd4070 	popgt	{r4, r5, r6, lr}
    d17c:	c12fff1e 	bxgt	lr
    d180:	e3811601 	orr	r1, r1, #1048576	; 0x100000
    d184:	e3a0e000 	mov	lr, #0
    d188:	e2544001 	subs	r4, r4, #1
    d18c:	eaffff31 	b	ce58 <__aeabi_dmul+0xec>
    d190:	e185e006 	orr	lr, r5, r6
    d194:	eaffff2f 	b	ce58 <__aeabi_dmul+0xec>
    d198:	e00c5a23 	and	r5, ip, r3, lsr #20
    d19c:	e134000c 	teq	r4, ip
    d1a0:	0135000c 	teqeq	r5, ip
    d1a4:	0affff90 	beq	cfec <__aeabi_dmul+0x280>
    d1a8:	e134000c 	teq	r4, ip
    d1ac:	1a000006 	bne	d1cc <__aeabi_ddiv+0x1d0>
    d1b0:	e1904601 	orrs	r4, r0, r1, lsl #12
    d1b4:	1affff8c 	bne	cfec <__aeabi_dmul+0x280>
    d1b8:	e135000c 	teq	r5, ip
    d1bc:	1affff83 	bne	cfd0 <__aeabi_dmul+0x264>
    d1c0:	e1a00002 	mov	r0, r2
    d1c4:	e1a01003 	mov	r1, r3
    d1c8:	eaffff87 	b	cfec <__aeabi_dmul+0x280>
    d1cc:	e135000c 	teq	r5, ip
    d1d0:	1a000004 	bne	d1e8 <__aeabi_ddiv+0x1ec>
    d1d4:	e1925603 	orrs	r5, r2, r3, lsl #12
    d1d8:	0affff68 	beq	cf80 <__aeabi_dmul+0x214>
    d1dc:	e1a00002 	mov	r0, r2
    d1e0:	e1a01003 	mov	r1, r3
    d1e4:	eaffff80 	b	cfec <__aeabi_dmul+0x280>
    d1e8:	e1906081 	orrs	r6, r0, r1, lsl #1
    d1ec:	11926083 	orrsne	r6, r2, r3, lsl #1
    d1f0:	1affff48 	bne	cf18 <__aeabi_dmul+0x1ac>
    d1f4:	e1904081 	orrs	r4, r0, r1, lsl #1
    d1f8:	1affff74 	bne	cfd0 <__aeabi_dmul+0x264>
    d1fc:	e1925083 	orrs	r5, r2, r3, lsl #1
    d200:	1affff5e 	bne	cf80 <__aeabi_dmul+0x214>
    d204:	eaffff78 	b	cfec <__aeabi_dmul+0x280>

0000d208 <__gedf2>:
    d208:	e3e0c000 	mvn	ip, #0
    d20c:	ea000002 	b	d21c <__cmpdf2+0x4>

0000d210 <__ledf2>:
    d210:	e3a0c001 	mov	ip, #1
    d214:	ea000000 	b	d21c <__cmpdf2+0x4>

0000d218 <__cmpdf2>:
    d218:	e3a0c001 	mov	ip, #1
    d21c:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
    d220:	e1a0c081 	lsl	ip, r1, #1
    d224:	e1f0cacc 	mvns	ip, ip, asr #21
    d228:	e1a0c083 	lsl	ip, r3, #1
    d22c:	11f0cacc 	mvnsne	ip, ip, asr #21
    d230:	0a00000e 	beq	d270 <__cmpdf2+0x58>
    d234:	e28dd004 	add	sp, sp, #4
    d238:	e190c081 	orrs	ip, r0, r1, lsl #1
    d23c:	0192c083 	orrseq	ip, r2, r3, lsl #1
    d240:	11310003 	teqne	r1, r3
    d244:	01300002 	teqeq	r0, r2
    d248:	03a00000 	moveq	r0, #0
    d24c:	012fff1e 	bxeq	lr
    d250:	e3700000 	cmn	r0, #0
    d254:	e1310003 	teq	r1, r3
    d258:	51510003 	cmppl	r1, r3
    d25c:	01500002 	cmpeq	r0, r2
    d260:	21a00fc3 	asrcs	r0, r3, #31
    d264:	31e00fc3 	mvncc	r0, r3, asr #31
    d268:	e3800001 	orr	r0, r0, #1
    d26c:	e12fff1e 	bx	lr
    d270:	e1a0c081 	lsl	ip, r1, #1
    d274:	e1f0cacc 	mvns	ip, ip, asr #21
    d278:	1a000001 	bne	d284 <__cmpdf2+0x6c>
    d27c:	e190c601 	orrs	ip, r0, r1, lsl #12
    d280:	1a000004 	bne	d298 <__cmpdf2+0x80>
    d284:	e1a0c083 	lsl	ip, r3, #1
    d288:	e1f0cacc 	mvns	ip, ip, asr #21
    d28c:	1affffe8 	bne	d234 <__cmpdf2+0x1c>
    d290:	e192c603 	orrs	ip, r2, r3, lsl #12
    d294:	0affffe6 	beq	d234 <__cmpdf2+0x1c>
    d298:	e49d0004 	pop	{r0}		; (ldr r0, [sp], #4)
    d29c:	e12fff1e 	bx	lr

0000d2a0 <__aeabi_cdrcmple>:
    d2a0:	e1a0c000 	mov	ip, r0
    d2a4:	e1a00002 	mov	r0, r2
    d2a8:	e1a0200c 	mov	r2, ip
    d2ac:	e1a0c001 	mov	ip, r1
    d2b0:	e1a01003 	mov	r1, r3
    d2b4:	e1a0300c 	mov	r3, ip
    d2b8:	eaffffff 	b	d2bc <__aeabi_cdcmpeq>

0000d2bc <__aeabi_cdcmpeq>:
    d2bc:	e92d4001 	push	{r0, lr}
    d2c0:	ebffffd4 	bl	d218 <__cmpdf2>
    d2c4:	e3500000 	cmp	r0, #0
    d2c8:	43700000 	cmnmi	r0, #0
    d2cc:	e8bd4001 	pop	{r0, lr}
    d2d0:	e12fff1e 	bx	lr

0000d2d4 <__aeabi_dcmpeq>:
    d2d4:	e52de008 	str	lr, [sp, #-8]!
    d2d8:	ebfffff7 	bl	d2bc <__aeabi_cdcmpeq>
    d2dc:	03a00001 	moveq	r0, #1
    d2e0:	13a00000 	movne	r0, #0
    d2e4:	e49de008 	ldr	lr, [sp], #8
    d2e8:	e12fff1e 	bx	lr

0000d2ec <__aeabi_dcmplt>:
    d2ec:	e52de008 	str	lr, [sp, #-8]!
    d2f0:	ebfffff1 	bl	d2bc <__aeabi_cdcmpeq>
    d2f4:	33a00001 	movcc	r0, #1
    d2f8:	23a00000 	movcs	r0, #0
    d2fc:	e49de008 	ldr	lr, [sp], #8
    d300:	e12fff1e 	bx	lr

0000d304 <__aeabi_dcmple>:
    d304:	e52de008 	str	lr, [sp, #-8]!
    d308:	ebffffeb 	bl	d2bc <__aeabi_cdcmpeq>
    d30c:	93a00001 	movls	r0, #1
    d310:	83a00000 	movhi	r0, #0
    d314:	e49de008 	ldr	lr, [sp], #8
    d318:	e12fff1e 	bx	lr

0000d31c <__aeabi_dcmpge>:
    d31c:	e52de008 	str	lr, [sp, #-8]!
    d320:	ebffffde 	bl	d2a0 <__aeabi_cdrcmple>
    d324:	93a00001 	movls	r0, #1
    d328:	83a00000 	movhi	r0, #0
    d32c:	e49de008 	ldr	lr, [sp], #8
    d330:	e12fff1e 	bx	lr

0000d334 <__aeabi_dcmpgt>:
    d334:	e52de008 	str	lr, [sp, #-8]!
    d338:	ebffffd8 	bl	d2a0 <__aeabi_cdrcmple>
    d33c:	33a00001 	movcc	r0, #1
    d340:	23a00000 	movcs	r0, #0
    d344:	e49de008 	ldr	lr, [sp], #8
    d348:	e12fff1e 	bx	lr

0000d34c <__aeabi_d2iz>:
    d34c:	e1a02081 	lsl	r2, r1, #1
    d350:	e2922602 	adds	r2, r2, #2097152	; 0x200000
    d354:	2a00000c 	bcs	d38c <__aeabi_d2iz+0x40>
    d358:	5a000009 	bpl	d384 <__aeabi_d2iz+0x38>
    d35c:	e3e03e3e 	mvn	r3, #992	; 0x3e0
    d360:	e0532ac2 	subs	r2, r3, r2, asr #21
    d364:	9a00000a 	bls	d394 <__aeabi_d2iz+0x48>
    d368:	e1a03581 	lsl	r3, r1, #11
    d36c:	e3833102 	orr	r3, r3, #-2147483648	; 0x80000000
    d370:	e1833aa0 	orr	r3, r3, r0, lsr #21
    d374:	e3110102 	tst	r1, #-2147483648	; 0x80000000
    d378:	e1a00233 	lsr	r0, r3, r2
    d37c:	12600000 	rsbne	r0, r0, #0
    d380:	e12fff1e 	bx	lr
    d384:	e3a00000 	mov	r0, #0
    d388:	e12fff1e 	bx	lr
    d38c:	e1900601 	orrs	r0, r0, r1, lsl #12
    d390:	1a000002 	bne	d3a0 <__aeabi_d2iz+0x54>
    d394:	e2110102 	ands	r0, r1, #-2147483648	; 0x80000000
    d398:	03e00102 	mvneq	r0, #-2147483648	; 0x80000000
    d39c:	e12fff1e 	bx	lr
    d3a0:	e3a00000 	mov	r0, #0
    d3a4:	e12fff1e 	bx	lr

0000d3a8 <__aeabi_uldivmod>:
    d3a8:	e3530000 	cmp	r3, #0
    d3ac:	03520000 	cmpeq	r2, #0
    d3b0:	1a000004 	bne	d3c8 <__aeabi_uldivmod+0x20>
    d3b4:	e3510000 	cmp	r1, #0
    d3b8:	03500000 	cmpeq	r0, #0
    d3bc:	13e01000 	mvnne	r1, #0
    d3c0:	13e00000 	mvnne	r0, #0
    d3c4:	ea00021e 	b	dc44 <____aeabi_ldiv0_from_arm>
    d3c8:	e24dd008 	sub	sp, sp, #8
    d3cc:	e92d6000 	push	{sp, lr}
    d3d0:	eb000228 	bl	dc78 <____gnu_uldivmod_helper_from_arm>
    d3d4:	e59de004 	ldr	lr, [sp, #4]
    d3d8:	e28dd008 	add	sp, sp, #8
    d3dc:	e8bd000c 	pop	{r2, r3}
    d3e0:	e12fff1e 	bx	lr

0000d3e4 <__gnu_ldivmod_helper>:
    d3e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    d3e6:	b083      	sub	sp, #12
    d3e8:	1c1d      	adds	r5, r3, #0
    d3ea:	1c14      	adds	r4, r2, #0
    d3ec:	9000      	str	r0, [sp, #0]
    d3ee:	9101      	str	r1, [sp, #4]
    d3f0:	f000 f856 	bl	d4a0 <__divdi3>
    d3f4:	1c2b      	adds	r3, r5, #0
    d3f6:	1c22      	adds	r2, r4, #0
    d3f8:	1c06      	adds	r6, r0, #0
    d3fa:	1c0f      	adds	r7, r1, #0
    d3fc:	f000 f82a 	bl	d454 <__aeabi_lmul>
    d400:	9b00      	ldr	r3, [sp, #0]
    d402:	9c01      	ldr	r4, [sp, #4]
    d404:	9a08      	ldr	r2, [sp, #32]
    d406:	1a1b      	subs	r3, r3, r0
    d408:	418c      	sbcs	r4, r1
    d40a:	b003      	add	sp, #12
    d40c:	1c30      	adds	r0, r6, #0
    d40e:	1c39      	adds	r1, r7, #0
    d410:	6013      	str	r3, [r2, #0]
    d412:	6054      	str	r4, [r2, #4]
    d414:	bcf0      	pop	{r4, r5, r6, r7}
    d416:	bc04      	pop	{r2}
    d418:	4710      	bx	r2
    d41a:	46c0      	nop			; (mov r8, r8)

0000d41c <__gnu_uldivmod_helper>:
    d41c:	b5f0      	push	{r4, r5, r6, r7, lr}
    d41e:	b083      	sub	sp, #12
    d420:	1c1d      	adds	r5, r3, #0
    d422:	1c14      	adds	r4, r2, #0
    d424:	9000      	str	r0, [sp, #0]
    d426:	9101      	str	r1, [sp, #4]
    d428:	f000 fa0e 	bl	d848 <__udivdi3>
    d42c:	1c2b      	adds	r3, r5, #0
    d42e:	1c22      	adds	r2, r4, #0
    d430:	1c06      	adds	r6, r0, #0
    d432:	1c0f      	adds	r7, r1, #0
    d434:	f000 f80e 	bl	d454 <__aeabi_lmul>
    d438:	9b00      	ldr	r3, [sp, #0]
    d43a:	9c01      	ldr	r4, [sp, #4]
    d43c:	9a08      	ldr	r2, [sp, #32]
    d43e:	1a1b      	subs	r3, r3, r0
    d440:	418c      	sbcs	r4, r1
    d442:	b003      	add	sp, #12
    d444:	1c30      	adds	r0, r6, #0
    d446:	1c39      	adds	r1, r7, #0
    d448:	6013      	str	r3, [r2, #0]
    d44a:	6054      	str	r4, [r2, #4]
    d44c:	bcf0      	pop	{r4, r5, r6, r7}
    d44e:	bc04      	pop	{r2}
    d450:	4710      	bx	r2
    d452:	46c0      	nop			; (mov r8, r8)

0000d454 <__aeabi_lmul>:
    d454:	b5f0      	push	{r4, r5, r6, r7, lr}
    d456:	0406      	lsls	r6, r0, #16
    d458:	0415      	lsls	r5, r2, #16
    d45a:	0c2f      	lsrs	r7, r5, #16
    d45c:	1c04      	adds	r4, r0, #0
    d45e:	0c15      	lsrs	r5, r2, #16
    d460:	0c00      	lsrs	r0, r0, #16
    d462:	469c      	mov	ip, r3
    d464:	0c33      	lsrs	r3, r6, #16
    d466:	1c1e      	adds	r6, r3, #0
    d468:	437e      	muls	r6, r7
    d46a:	436b      	muls	r3, r5
    d46c:	4347      	muls	r7, r0
    d46e:	4345      	muls	r5, r0
    d470:	18fb      	adds	r3, r7, r3
    d472:	0c30      	lsrs	r0, r6, #16
    d474:	1818      	adds	r0, r3, r0
    d476:	4287      	cmp	r7, r0
    d478:	d902      	bls.n	d480 <__aeabi_lmul+0x2c>
    d47a:	2380      	movs	r3, #128	; 0x80
    d47c:	025f      	lsls	r7, r3, #9
    d47e:	19ed      	adds	r5, r5, r7
    d480:	0433      	lsls	r3, r6, #16
    d482:	1c26      	adds	r6, r4, #0
    d484:	4664      	mov	r4, ip
    d486:	4374      	muls	r4, r6
    d488:	4351      	muls	r1, r2
    d48a:	0c07      	lsrs	r7, r0, #16
    d48c:	19ed      	adds	r5, r5, r7
    d48e:	1861      	adds	r1, r4, r1
    d490:	0c1f      	lsrs	r7, r3, #16
    d492:	0400      	lsls	r0, r0, #16
    d494:	19c0      	adds	r0, r0, r7
    d496:	1949      	adds	r1, r1, r5
    d498:	bcf0      	pop	{r4, r5, r6, r7}
    d49a:	bc04      	pop	{r2}
    d49c:	4710      	bx	r2
    d49e:	46c0      	nop			; (mov r8, r8)

0000d4a0 <__divdi3>:
    d4a0:	b5f0      	push	{r4, r5, r6, r7, lr}
    d4a2:	465f      	mov	r7, fp
    d4a4:	4656      	mov	r6, sl
    d4a6:	464d      	mov	r5, r9
    d4a8:	4644      	mov	r4, r8
    d4aa:	b4f0      	push	{r4, r5, r6, r7}
    d4ac:	1c04      	adds	r4, r0, #0
    d4ae:	2000      	movs	r0, #0
    d4b0:	1c0d      	adds	r5, r1, #0
    d4b2:	4680      	mov	r8, r0
    d4b4:	b085      	sub	sp, #20
    d4b6:	1c19      	adds	r1, r3, #0
    d4b8:	4545      	cmp	r5, r8
    d4ba:	da00      	bge.n	d4be <__divdi3+0x1e>
    d4bc:	e0df      	b.n	d67e <__divdi3+0x1de>
    d4be:	2900      	cmp	r1, #0
    d4c0:	da00      	bge.n	d4c4 <__divdi3+0x24>
    d4c2:	e0d3      	b.n	d66c <__divdi3+0x1cc>
    d4c4:	46a3      	mov	fp, r4
    d4c6:	1c27      	adds	r7, r4, #0
    d4c8:	46a9      	mov	r9, r5
    d4ca:	4692      	mov	sl, r2
    d4cc:	1c16      	adds	r6, r2, #0
    d4ce:	1c2c      	adds	r4, r5, #0
    d4d0:	1e1d      	subs	r5, r3, #0
    d4d2:	d14f      	bne.n	d574 <__divdi3+0xd4>
    d4d4:	454a      	cmp	r2, r9
    d4d6:	d800      	bhi.n	d4da <__divdi3+0x3a>
    d4d8:	e07a      	b.n	d5d0 <__divdi3+0x130>
    d4da:	1c10      	adds	r0, r2, #0
    d4dc:	f000 fbd8 	bl	dc90 <____clzsi2_from_thumb>
    d4e0:	2800      	cmp	r0, #0
    d4e2:	d007      	beq.n	d4f4 <__divdi3+0x54>
    d4e4:	2520      	movs	r5, #32
    d4e6:	1a2a      	subs	r2, r5, r0
    d4e8:	4659      	mov	r1, fp
    d4ea:	4084      	lsls	r4, r0
    d4ec:	40d1      	lsrs	r1, r2
    d4ee:	4086      	lsls	r6, r0
    d4f0:	430c      	orrs	r4, r1
    d4f2:	4087      	lsls	r7, r0
    d4f4:	0c35      	lsrs	r5, r6, #16
    d4f6:	0430      	lsls	r0, r6, #16
    d4f8:	0c03      	lsrs	r3, r0, #16
    d4fa:	1c29      	adds	r1, r5, #0
    d4fc:	1c20      	adds	r0, r4, #0
    d4fe:	469b      	mov	fp, r3
    d500:	f000 fb98 	bl	dc34 <____aeabi_uidiv_from_thumb>
    d504:	465a      	mov	r2, fp
    d506:	4342      	muls	r2, r0
    d508:	4681      	mov	r9, r0
    d50a:	1c29      	adds	r1, r5, #0
    d50c:	1c20      	adds	r0, r4, #0
    d50e:	4692      	mov	sl, r2
    d510:	f000 fc00 	bl	dd14 <____aeabi_uidivmod_from_thumb>
    d514:	0c3c      	lsrs	r4, r7, #16
    d516:	0409      	lsls	r1, r1, #16
    d518:	4321      	orrs	r1, r4
    d51a:	458a      	cmp	sl, r1
    d51c:	d909      	bls.n	d532 <__divdi3+0x92>
    d51e:	2401      	movs	r4, #1
    d520:	4263      	negs	r3, r4
    d522:	1989      	adds	r1, r1, r6
    d524:	4499      	add	r9, r3
    d526:	428e      	cmp	r6, r1
    d528:	d803      	bhi.n	d532 <__divdi3+0x92>
    d52a:	458a      	cmp	sl, r1
    d52c:	d901      	bls.n	d532 <__divdi3+0x92>
    d52e:	4499      	add	r9, r3
    d530:	1989      	adds	r1, r1, r6
    d532:	4650      	mov	r0, sl
    d534:	1a08      	subs	r0, r1, r0
    d536:	1c29      	adds	r1, r5, #0
    d538:	4682      	mov	sl, r0
    d53a:	f000 fb7b 	bl	dc34 <____aeabi_uidiv_from_thumb>
    d53e:	4659      	mov	r1, fp
    d540:	4341      	muls	r1, r0
    d542:	1c04      	adds	r4, r0, #0
    d544:	468b      	mov	fp, r1
    d546:	4650      	mov	r0, sl
    d548:	1c29      	adds	r1, r5, #0
    d54a:	f000 fbe3 	bl	dd14 <____aeabi_uidivmod_from_thumb>
    d54e:	043f      	lsls	r7, r7, #16
    d550:	0409      	lsls	r1, r1, #16
    d552:	0c3f      	lsrs	r7, r7, #16
    d554:	430f      	orrs	r7, r1
    d556:	45bb      	cmp	fp, r7
    d558:	d907      	bls.n	d56a <__divdi3+0xca>
    d55a:	19bf      	adds	r7, r7, r6
    d55c:	3c01      	subs	r4, #1
    d55e:	42be      	cmp	r6, r7
    d560:	d803      	bhi.n	d56a <__divdi3+0xca>
    d562:	455f      	cmp	r7, fp
    d564:	41ad      	sbcs	r5, r5
    d566:	426e      	negs	r6, r5
    d568:	1ba4      	subs	r4, r4, r6
    d56a:	464b      	mov	r3, r9
    d56c:	041a      	lsls	r2, r3, #16
    d56e:	4322      	orrs	r2, r4
    d570:	2500      	movs	r5, #0
    d572:	e003      	b.n	d57c <__divdi3+0xdc>
    d574:	454d      	cmp	r5, r9
    d576:	d916      	bls.n	d5a6 <__divdi3+0x106>
    d578:	2500      	movs	r5, #0
    d57a:	1c2a      	adds	r2, r5, #0
    d57c:	1c13      	adds	r3, r2, #0
    d57e:	2200      	movs	r2, #0
    d580:	1c2c      	adds	r4, r5, #0
    d582:	4590      	cmp	r8, r2
    d584:	d004      	beq.n	d590 <__divdi3+0xf0>
    d586:	1c19      	adds	r1, r3, #0
    d588:	1c2a      	adds	r2, r5, #0
    d58a:	2400      	movs	r4, #0
    d58c:	424b      	negs	r3, r1
    d58e:	4194      	sbcs	r4, r2
    d590:	b005      	add	sp, #20
    d592:	1c18      	adds	r0, r3, #0
    d594:	1c21      	adds	r1, r4, #0
    d596:	bc3c      	pop	{r2, r3, r4, r5}
    d598:	4690      	mov	r8, r2
    d59a:	4699      	mov	r9, r3
    d59c:	46a2      	mov	sl, r4
    d59e:	46ab      	mov	fp, r5
    d5a0:	bcf0      	pop	{r4, r5, r6, r7}
    d5a2:	bc04      	pop	{r2}
    d5a4:	4710      	bx	r2
    d5a6:	1c18      	adds	r0, r3, #0
    d5a8:	f000 fb72 	bl	dc90 <____clzsi2_from_thumb>
    d5ac:	1e04      	subs	r4, r0, #0
    d5ae:	d000      	beq.n	d5b2 <__divdi3+0x112>
    d5b0:	e0c1      	b.n	d736 <__divdi3+0x296>
    d5b2:	465f      	mov	r7, fp
    d5b4:	4650      	mov	r0, sl
    d5b6:	4287      	cmp	r7, r0
    d5b8:	4164      	adcs	r4, r4
    d5ba:	0624      	lsls	r4, r4, #24
    d5bc:	2c00      	cmp	r4, #0
    d5be:	d104      	bne.n	d5ca <__divdi3+0x12a>
    d5c0:	454d      	cmp	r5, r9
    d5c2:	41ad      	sbcs	r5, r5
    d5c4:	426d      	negs	r5, r5
    d5c6:	2d00      	cmp	r5, #0
    d5c8:	d0d7      	beq.n	d57a <__divdi3+0xda>
    d5ca:	2500      	movs	r5, #0
    d5cc:	2201      	movs	r2, #1
    d5ce:	e7d5      	b.n	d57c <__divdi3+0xdc>
    d5d0:	2a00      	cmp	r2, #0
    d5d2:	d104      	bne.n	d5de <__divdi3+0x13e>
    d5d4:	2001      	movs	r0, #1
    d5d6:	1c11      	adds	r1, r2, #0
    d5d8:	f000 fb2c 	bl	dc34 <____aeabi_uidiv_from_thumb>
    d5dc:	1c06      	adds	r6, r0, #0
    d5de:	1c30      	adds	r0, r6, #0
    d5e0:	f000 fb56 	bl	dc90 <____clzsi2_from_thumb>
    d5e4:	2800      	cmp	r0, #0
    d5e6:	d153      	bne.n	d690 <__divdi3+0x1f0>
    d5e8:	0432      	lsls	r2, r6, #16
    d5ea:	3001      	adds	r0, #1
    d5ec:	1ba4      	subs	r4, r4, r6
    d5ee:	0c13      	lsrs	r3, r2, #16
    d5f0:	9000      	str	r0, [sp, #0]
    d5f2:	46a3      	mov	fp, r4
    d5f4:	0c35      	lsrs	r5, r6, #16
    d5f6:	469a      	mov	sl, r3
    d5f8:	1c29      	adds	r1, r5, #0
    d5fa:	4658      	mov	r0, fp
    d5fc:	f000 fb1a 	bl	dc34 <____aeabi_uidiv_from_thumb>
    d600:	1c29      	adds	r1, r5, #0
    d602:	4681      	mov	r9, r0
    d604:	4654      	mov	r4, sl
    d606:	4344      	muls	r4, r0
    d608:	4658      	mov	r0, fp
    d60a:	f000 fb83 	bl	dd14 <____aeabi_uidivmod_from_thumb>
    d60e:	0c3a      	lsrs	r2, r7, #16
    d610:	0409      	lsls	r1, r1, #16
    d612:	4311      	orrs	r1, r2
    d614:	428c      	cmp	r4, r1
    d616:	d908      	bls.n	d62a <__divdi3+0x18a>
    d618:	2001      	movs	r0, #1
    d61a:	4242      	negs	r2, r0
    d61c:	1989      	adds	r1, r1, r6
    d61e:	4491      	add	r9, r2
    d620:	428e      	cmp	r6, r1
    d622:	d802      	bhi.n	d62a <__divdi3+0x18a>
    d624:	428c      	cmp	r4, r1
    d626:	d900      	bls.n	d62a <__divdi3+0x18a>
    d628:	e10a      	b.n	d840 <__divdi3+0x3a0>
    d62a:	1b09      	subs	r1, r1, r4
    d62c:	468b      	mov	fp, r1
    d62e:	1c08      	adds	r0, r1, #0
    d630:	1c29      	adds	r1, r5, #0
    d632:	f000 faff 	bl	dc34 <____aeabi_uidiv_from_thumb>
    d636:	4653      	mov	r3, sl
    d638:	4343      	muls	r3, r0
    d63a:	1c29      	adds	r1, r5, #0
    d63c:	1c04      	adds	r4, r0, #0
    d63e:	4658      	mov	r0, fp
    d640:	469a      	mov	sl, r3
    d642:	f000 fb67 	bl	dd14 <____aeabi_uidivmod_from_thumb>
    d646:	043f      	lsls	r7, r7, #16
    d648:	040d      	lsls	r5, r1, #16
    d64a:	0c3f      	lsrs	r7, r7, #16
    d64c:	432f      	orrs	r7, r5
    d64e:	45ba      	cmp	sl, r7
    d650:	d907      	bls.n	d662 <__divdi3+0x1c2>
    d652:	19bf      	adds	r7, r7, r6
    d654:	3c01      	subs	r4, #1
    d656:	42be      	cmp	r6, r7
    d658:	d803      	bhi.n	d662 <__divdi3+0x1c2>
    d65a:	4557      	cmp	r7, sl
    d65c:	4192      	sbcs	r2, r2
    d65e:	4256      	negs	r6, r2
    d660:	1ba4      	subs	r4, r4, r6
    d662:	464e      	mov	r6, r9
    d664:	0432      	lsls	r2, r6, #16
    d666:	4322      	orrs	r2, r4
    d668:	9d00      	ldr	r5, [sp, #0]
    d66a:	e787      	b.n	d57c <__divdi3+0xdc>
    d66c:	4647      	mov	r7, r8
    d66e:	43ff      	mvns	r7, r7
    d670:	1c10      	adds	r0, r2, #0
    d672:	1c19      	adds	r1, r3, #0
    d674:	46b8      	mov	r8, r7
    d676:	2300      	movs	r3, #0
    d678:	4242      	negs	r2, r0
    d67a:	418b      	sbcs	r3, r1
    d67c:	e722      	b.n	d4c4 <__divdi3+0x24>
    d67e:	3001      	adds	r0, #1
    d680:	1c26      	adds	r6, r4, #0
    d682:	1c2f      	adds	r7, r5, #0
    d684:	4240      	negs	r0, r0
    d686:	2500      	movs	r5, #0
    d688:	4274      	negs	r4, r6
    d68a:	41bd      	sbcs	r5, r7
    d68c:	4680      	mov	r8, r0
    d68e:	e716      	b.n	d4be <__divdi3+0x1e>
    d690:	2520      	movs	r5, #32
    d692:	1a2b      	subs	r3, r5, r0
    d694:	1c3a      	adds	r2, r7, #0
    d696:	40da      	lsrs	r2, r3
    d698:	1c15      	adds	r5, r2, #0
    d69a:	1c21      	adds	r1, r4, #0
    d69c:	4084      	lsls	r4, r0
    d69e:	4086      	lsls	r6, r0
    d6a0:	40d9      	lsrs	r1, r3
    d6a2:	4325      	orrs	r5, r4
    d6a4:	468b      	mov	fp, r1
    d6a6:	9500      	str	r5, [sp, #0]
    d6a8:	0431      	lsls	r1, r6, #16
    d6aa:	0c35      	lsrs	r5, r6, #16
    d6ac:	0c0b      	lsrs	r3, r1, #16
    d6ae:	4087      	lsls	r7, r0
    d6b0:	1c29      	adds	r1, r5, #0
    d6b2:	4658      	mov	r0, fp
    d6b4:	469a      	mov	sl, r3
    d6b6:	f000 fabd 	bl	dc34 <____aeabi_uidiv_from_thumb>
    d6ba:	4653      	mov	r3, sl
    d6bc:	4343      	muls	r3, r0
    d6be:	1c04      	adds	r4, r0, #0
    d6c0:	1c29      	adds	r1, r5, #0
    d6c2:	4658      	mov	r0, fp
    d6c4:	4699      	mov	r9, r3
    d6c6:	f000 fb25 	bl	dd14 <____aeabi_uidivmod_from_thumb>
    d6ca:	9b00      	ldr	r3, [sp, #0]
    d6cc:	0409      	lsls	r1, r1, #16
    d6ce:	0c18      	lsrs	r0, r3, #16
    d6d0:	4301      	orrs	r1, r0
    d6d2:	4589      	cmp	r9, r1
    d6d4:	d907      	bls.n	d6e6 <__divdi3+0x246>
    d6d6:	1989      	adds	r1, r1, r6
    d6d8:	3c01      	subs	r4, #1
    d6da:	428e      	cmp	r6, r1
    d6dc:	d803      	bhi.n	d6e6 <__divdi3+0x246>
    d6de:	4589      	cmp	r9, r1
    d6e0:	d901      	bls.n	d6e6 <__divdi3+0x246>
    d6e2:	3c01      	subs	r4, #1
    d6e4:	1989      	adds	r1, r1, r6
    d6e6:	464a      	mov	r2, r9
    d6e8:	1a89      	subs	r1, r1, r2
    d6ea:	9101      	str	r1, [sp, #4]
    d6ec:	1c08      	adds	r0, r1, #0
    d6ee:	1c29      	adds	r1, r5, #0
    d6f0:	f000 faa0 	bl	dc34 <____aeabi_uidiv_from_thumb>
    d6f4:	4653      	mov	r3, sl
    d6f6:	4343      	muls	r3, r0
    d6f8:	4681      	mov	r9, r0
    d6fa:	1c29      	adds	r1, r5, #0
    d6fc:	9801      	ldr	r0, [sp, #4]
    d6fe:	469b      	mov	fp, r3
    d700:	f000 fb08 	bl	dd14 <____aeabi_uidivmod_from_thumb>
    d704:	9b00      	ldr	r3, [sp, #0]
    d706:	041a      	lsls	r2, r3, #16
    d708:	0409      	lsls	r1, r1, #16
    d70a:	0c10      	lsrs	r0, r2, #16
    d70c:	4301      	orrs	r1, r0
    d70e:	458b      	cmp	fp, r1
    d710:	d909      	bls.n	d726 <__divdi3+0x286>
    d712:	2001      	movs	r0, #1
    d714:	4242      	negs	r2, r0
    d716:	1989      	adds	r1, r1, r6
    d718:	4491      	add	r9, r2
    d71a:	428e      	cmp	r6, r1
    d71c:	d803      	bhi.n	d726 <__divdi3+0x286>
    d71e:	458b      	cmp	fp, r1
    d720:	d901      	bls.n	d726 <__divdi3+0x286>
    d722:	4491      	add	r9, r2
    d724:	1989      	adds	r1, r1, r6
    d726:	465b      	mov	r3, fp
    d728:	0424      	lsls	r4, r4, #16
    d72a:	4648      	mov	r0, r9
    d72c:	1acb      	subs	r3, r1, r3
    d72e:	4320      	orrs	r0, r4
    d730:	469b      	mov	fp, r3
    d732:	9000      	str	r0, [sp, #0]
    d734:	e760      	b.n	d5f8 <__divdi3+0x158>
    d736:	2620      	movs	r6, #32
    d738:	1b33      	subs	r3, r6, r4
    d73a:	4656      	mov	r6, sl
    d73c:	40a5      	lsls	r5, r4
    d73e:	40de      	lsrs	r6, r3
    d740:	4651      	mov	r1, sl
    d742:	1c38      	adds	r0, r7, #0
    d744:	432e      	orrs	r6, r5
    d746:	40d8      	lsrs	r0, r3
    d748:	40a1      	lsls	r1, r4
    d74a:	464a      	mov	r2, r9
    d74c:	464d      	mov	r5, r9
    d74e:	40da      	lsrs	r2, r3
    d750:	9100      	str	r1, [sp, #0]
    d752:	40a5      	lsls	r5, r4
    d754:	1c01      	adds	r1, r0, #0
    d756:	4693      	mov	fp, r2
    d758:	4329      	orrs	r1, r5
    d75a:	0432      	lsls	r2, r6, #16
    d75c:	0c35      	lsrs	r5, r6, #16
    d75e:	0c13      	lsrs	r3, r2, #16
    d760:	9101      	str	r1, [sp, #4]
    d762:	4658      	mov	r0, fp
    d764:	1c29      	adds	r1, r5, #0
    d766:	9302      	str	r3, [sp, #8]
    d768:	f000 fa64 	bl	dc34 <____aeabi_uidiv_from_thumb>
    d76c:	4682      	mov	sl, r0
    d76e:	9802      	ldr	r0, [sp, #8]
    d770:	4651      	mov	r1, sl
    d772:	4341      	muls	r1, r0
    d774:	4658      	mov	r0, fp
    d776:	4689      	mov	r9, r1
    d778:	1c29      	adds	r1, r5, #0
    d77a:	f000 facb 	bl	dd14 <____aeabi_uidivmod_from_thumb>
    d77e:	9a01      	ldr	r2, [sp, #4]
    d780:	0409      	lsls	r1, r1, #16
    d782:	0c13      	lsrs	r3, r2, #16
    d784:	4319      	orrs	r1, r3
    d786:	4589      	cmp	r9, r1
    d788:	d909      	bls.n	d79e <__divdi3+0x2fe>
    d78a:	2001      	movs	r0, #1
    d78c:	4242      	negs	r2, r0
    d78e:	1989      	adds	r1, r1, r6
    d790:	4492      	add	sl, r2
    d792:	428e      	cmp	r6, r1
    d794:	d803      	bhi.n	d79e <__divdi3+0x2fe>
    d796:	4589      	cmp	r9, r1
    d798:	d901      	bls.n	d79e <__divdi3+0x2fe>
    d79a:	4492      	add	sl, r2
    d79c:	1989      	adds	r1, r1, r6
    d79e:	464b      	mov	r3, r9
    d7a0:	1acb      	subs	r3, r1, r3
    d7a2:	1c18      	adds	r0, r3, #0
    d7a4:	1c29      	adds	r1, r5, #0
    d7a6:	9303      	str	r3, [sp, #12]
    d7a8:	f000 fa44 	bl	dc34 <____aeabi_uidiv_from_thumb>
    d7ac:	9902      	ldr	r1, [sp, #8]
    d7ae:	4683      	mov	fp, r0
    d7b0:	4658      	mov	r0, fp
    d7b2:	4348      	muls	r0, r1
    d7b4:	1c29      	adds	r1, r5, #0
    d7b6:	4681      	mov	r9, r0
    d7b8:	9803      	ldr	r0, [sp, #12]
    d7ba:	f000 faab 	bl	dd14 <____aeabi_uidivmod_from_thumb>
    d7be:	9a01      	ldr	r2, [sp, #4]
    d7c0:	0413      	lsls	r3, r2, #16
    d7c2:	0409      	lsls	r1, r1, #16
    d7c4:	0c1d      	lsrs	r5, r3, #16
    d7c6:	4329      	orrs	r1, r5
    d7c8:	4589      	cmp	r9, r1
    d7ca:	d905      	bls.n	d7d8 <__divdi3+0x338>
    d7cc:	2501      	movs	r5, #1
    d7ce:	426b      	negs	r3, r5
    d7d0:	1989      	adds	r1, r1, r6
    d7d2:	449b      	add	fp, r3
    d7d4:	428e      	cmp	r6, r1
    d7d6:	d92e      	bls.n	d836 <__divdi3+0x396>
    d7d8:	464e      	mov	r6, r9
    d7da:	4650      	mov	r0, sl
    d7dc:	1b8e      	subs	r6, r1, r6
    d7de:	0402      	lsls	r2, r0, #16
    d7e0:	4659      	mov	r1, fp
    d7e2:	430a      	orrs	r2, r1
    d7e4:	9900      	ldr	r1, [sp, #0]
    d7e6:	0415      	lsls	r5, r2, #16
    d7e8:	0408      	lsls	r0, r1, #16
    d7ea:	0c2b      	lsrs	r3, r5, #16
    d7ec:	0c00      	lsrs	r0, r0, #16
    d7ee:	0c15      	lsrs	r5, r2, #16
    d7f0:	46b1      	mov	r9, r6
    d7f2:	0c0e      	lsrs	r6, r1, #16
    d7f4:	1c01      	adds	r1, r0, #0
    d7f6:	4359      	muls	r1, r3
    d7f8:	4373      	muls	r3, r6
    d7fa:	4368      	muls	r0, r5
    d7fc:	4375      	muls	r5, r6
    d7fe:	18c3      	adds	r3, r0, r3
    d800:	0c0e      	lsrs	r6, r1, #16
    d802:	199b      	adds	r3, r3, r6
    d804:	468c      	mov	ip, r1
    d806:	4298      	cmp	r0, r3
    d808:	d902      	bls.n	d810 <__divdi3+0x370>
    d80a:	2080      	movs	r0, #128	; 0x80
    d80c:	0241      	lsls	r1, r0, #9
    d80e:	186d      	adds	r5, r5, r1
    d810:	0c1e      	lsrs	r6, r3, #16
    d812:	19ad      	adds	r5, r5, r6
    d814:	45a9      	cmp	r9, r5
    d816:	d30b      	bcc.n	d830 <__divdi3+0x390>
    d818:	d001      	beq.n	d81e <__divdi3+0x37e>
    d81a:	2500      	movs	r5, #0
    d81c:	e6ae      	b.n	d57c <__divdi3+0xdc>
    d81e:	40a7      	lsls	r7, r4
    d820:	1c3c      	adds	r4, r7, #0
    d822:	4667      	mov	r7, ip
    d824:	0439      	lsls	r1, r7, #16
    d826:	041d      	lsls	r5, r3, #16
    d828:	0c0f      	lsrs	r7, r1, #16
    d82a:	19eb      	adds	r3, r5, r7
    d82c:	429c      	cmp	r4, r3
    d82e:	d2f4      	bcs.n	d81a <__divdi3+0x37a>
    d830:	3a01      	subs	r2, #1
    d832:	2500      	movs	r5, #0
    d834:	e6a2      	b.n	d57c <__divdi3+0xdc>
    d836:	4589      	cmp	r9, r1
    d838:	d9ce      	bls.n	d7d8 <__divdi3+0x338>
    d83a:	449b      	add	fp, r3
    d83c:	1989      	adds	r1, r1, r6
    d83e:	e7cb      	b.n	d7d8 <__divdi3+0x338>
    d840:	4491      	add	r9, r2
    d842:	1989      	adds	r1, r1, r6
    d844:	e6f1      	b.n	d62a <__divdi3+0x18a>
    d846:	46c0      	nop			; (mov r8, r8)

0000d848 <__udivdi3>:
    d848:	b5f0      	push	{r4, r5, r6, r7, lr}
    d84a:	465f      	mov	r7, fp
    d84c:	4656      	mov	r6, sl
    d84e:	464d      	mov	r5, r9
    d850:	4644      	mov	r4, r8
    d852:	b4f0      	push	{r4, r5, r6, r7}
    d854:	b083      	sub	sp, #12
    d856:	4680      	mov	r8, r0
    d858:	1c0d      	adds	r5, r1, #0
    d85a:	1c17      	adds	r7, r2, #0
    d85c:	1c1e      	adds	r6, r3, #0
    d85e:	1c14      	adds	r4, r2, #0
    d860:	4681      	mov	r9, r0
    d862:	468a      	mov	sl, r1
    d864:	2b00      	cmp	r3, #0
    d866:	d15b      	bne.n	d920 <__udivdi3+0xd8>
    d868:	4552      	cmp	r2, sl
    d86a:	d96e      	bls.n	d94a <__udivdi3+0x102>
    d86c:	1c10      	adds	r0, r2, #0
    d86e:	f000 fa0f 	bl	dc90 <____clzsi2_from_thumb>
    d872:	2800      	cmp	r0, #0
    d874:	d00c      	beq.n	d890 <__udivdi3+0x48>
    d876:	2620      	movs	r6, #32
    d878:	1c2b      	adds	r3, r5, #0
    d87a:	4641      	mov	r1, r8
    d87c:	1a35      	subs	r5, r6, r0
    d87e:	40e9      	lsrs	r1, r5
    d880:	4083      	lsls	r3, r0
    d882:	1c0a      	adds	r2, r1, #0
    d884:	431a      	orrs	r2, r3
    d886:	4692      	mov	sl, r2
    d888:	4642      	mov	r2, r8
    d88a:	4082      	lsls	r2, r0
    d88c:	4084      	lsls	r4, r0
    d88e:	4691      	mov	r9, r2
    d890:	0c25      	lsrs	r5, r4, #16
    d892:	0427      	lsls	r7, r4, #16
    d894:	0c3b      	lsrs	r3, r7, #16
    d896:	1c29      	adds	r1, r5, #0
    d898:	4650      	mov	r0, sl
    d89a:	469b      	mov	fp, r3
    d89c:	f000 f9ca 	bl	dc34 <____aeabi_uidiv_from_thumb>
    d8a0:	1c29      	adds	r1, r5, #0
    d8a2:	1c07      	adds	r7, r0, #0
    d8a4:	465e      	mov	r6, fp
    d8a6:	4346      	muls	r6, r0
    d8a8:	4650      	mov	r0, sl
    d8aa:	f000 fa33 	bl	dd14 <____aeabi_uidivmod_from_thumb>
    d8ae:	464a      	mov	r2, r9
    d8b0:	0409      	lsls	r1, r1, #16
    d8b2:	0c10      	lsrs	r0, r2, #16
    d8b4:	4301      	orrs	r1, r0
    d8b6:	428e      	cmp	r6, r1
    d8b8:	d907      	bls.n	d8ca <__udivdi3+0x82>
    d8ba:	1909      	adds	r1, r1, r4
    d8bc:	3f01      	subs	r7, #1
    d8be:	428c      	cmp	r4, r1
    d8c0:	d803      	bhi.n	d8ca <__udivdi3+0x82>
    d8c2:	428e      	cmp	r6, r1
    d8c4:	d901      	bls.n	d8ca <__udivdi3+0x82>
    d8c6:	3f01      	subs	r7, #1
    d8c8:	1909      	adds	r1, r1, r4
    d8ca:	1b89      	subs	r1, r1, r6
    d8cc:	4688      	mov	r8, r1
    d8ce:	1c08      	adds	r0, r1, #0
    d8d0:	1c29      	adds	r1, r5, #0
    d8d2:	f000 f9af 	bl	dc34 <____aeabi_uidiv_from_thumb>
    d8d6:	465b      	mov	r3, fp
    d8d8:	4343      	muls	r3, r0
    d8da:	1c29      	adds	r1, r5, #0
    d8dc:	1c06      	adds	r6, r0, #0
    d8de:	4640      	mov	r0, r8
    d8e0:	469b      	mov	fp, r3
    d8e2:	f000 fa17 	bl	dd14 <____aeabi_uidivmod_from_thumb>
    d8e6:	464d      	mov	r5, r9
    d8e8:	0428      	lsls	r0, r5, #16
    d8ea:	0409      	lsls	r1, r1, #16
    d8ec:	0c05      	lsrs	r5, r0, #16
    d8ee:	4329      	orrs	r1, r5
    d8f0:	458b      	cmp	fp, r1
    d8f2:	d907      	bls.n	d904 <__udivdi3+0xbc>
    d8f4:	1909      	adds	r1, r1, r4
    d8f6:	3e01      	subs	r6, #1
    d8f8:	428c      	cmp	r4, r1
    d8fa:	d803      	bhi.n	d904 <__udivdi3+0xbc>
    d8fc:	4559      	cmp	r1, fp
    d8fe:	4192      	sbcs	r2, r2
    d900:	4254      	negs	r4, r2
    d902:	1b36      	subs	r6, r6, r4
    d904:	043f      	lsls	r7, r7, #16
    d906:	433e      	orrs	r6, r7
    d908:	2300      	movs	r3, #0
    d90a:	b003      	add	sp, #12
    d90c:	1c30      	adds	r0, r6, #0
    d90e:	1c19      	adds	r1, r3, #0
    d910:	bc3c      	pop	{r2, r3, r4, r5}
    d912:	4690      	mov	r8, r2
    d914:	4699      	mov	r9, r3
    d916:	46a2      	mov	sl, r4
    d918:	46ab      	mov	fp, r5
    d91a:	bcf0      	pop	{r4, r5, r6, r7}
    d91c:	bc04      	pop	{r2}
    d91e:	4710      	bx	r2
    d920:	42ab      	cmp	r3, r5
    d922:	d860      	bhi.n	d9e6 <__udivdi3+0x19e>
    d924:	1c18      	adds	r0, r3, #0
    d926:	f000 f9b3 	bl	dc90 <____clzsi2_from_thumb>
    d92a:	1e04      	subs	r4, r0, #0
    d92c:	d15e      	bne.n	d9ec <__udivdi3+0x1a4>
    d92e:	4643      	mov	r3, r8
    d930:	42bb      	cmp	r3, r7
    d932:	4164      	adcs	r4, r4
    d934:	0627      	lsls	r7, r4, #24
    d936:	2f00      	cmp	r7, #0
    d938:	d104      	bne.n	d944 <__udivdi3+0xfc>
    d93a:	42ae      	cmp	r6, r5
    d93c:	41ad      	sbcs	r5, r5
    d93e:	426b      	negs	r3, r5
    d940:	2b00      	cmp	r3, #0
    d942:	d051      	beq.n	d9e8 <__udivdi3+0x1a0>
    d944:	2300      	movs	r3, #0
    d946:	2601      	movs	r6, #1
    d948:	e7df      	b.n	d90a <__udivdi3+0xc2>
    d94a:	2a00      	cmp	r2, #0
    d94c:	d104      	bne.n	d958 <__udivdi3+0x110>
    d94e:	2001      	movs	r0, #1
    d950:	1c11      	adds	r1, r2, #0
    d952:	f000 f96f 	bl	dc34 <____aeabi_uidiv_from_thumb>
    d956:	1c04      	adds	r4, r0, #0
    d958:	1c20      	adds	r0, r4, #0
    d95a:	f000 f999 	bl	dc90 <____clzsi2_from_thumb>
    d95e:	2800      	cmp	r0, #0
    d960:	d000      	beq.n	d964 <__udivdi3+0x11c>
    d962:	e0b8      	b.n	dad6 <__udivdi3+0x28e>
    d964:	0426      	lsls	r6, r4, #16
    d966:	1b2d      	subs	r5, r5, r4
    d968:	0c33      	lsrs	r3, r6, #16
    d96a:	2101      	movs	r1, #1
    d96c:	46aa      	mov	sl, r5
    d96e:	0c27      	lsrs	r7, r4, #16
    d970:	4698      	mov	r8, r3
    d972:	468b      	mov	fp, r1
    d974:	1c39      	adds	r1, r7, #0
    d976:	4650      	mov	r0, sl
    d978:	f000 f95c 	bl	dc34 <____aeabi_uidiv_from_thumb>
    d97c:	1c39      	adds	r1, r7, #0
    d97e:	1c06      	adds	r6, r0, #0
    d980:	4645      	mov	r5, r8
    d982:	4345      	muls	r5, r0
    d984:	4650      	mov	r0, sl
    d986:	f000 f9c5 	bl	dd14 <____aeabi_uidivmod_from_thumb>
    d98a:	464a      	mov	r2, r9
    d98c:	0409      	lsls	r1, r1, #16
    d98e:	0c10      	lsrs	r0, r2, #16
    d990:	4301      	orrs	r1, r0
    d992:	428d      	cmp	r5, r1
    d994:	d906      	bls.n	d9a4 <__udivdi3+0x15c>
    d996:	1909      	adds	r1, r1, r4
    d998:	3e01      	subs	r6, #1
    d99a:	428c      	cmp	r4, r1
    d99c:	d802      	bhi.n	d9a4 <__udivdi3+0x15c>
    d99e:	428d      	cmp	r5, r1
    d9a0:	d900      	bls.n	d9a4 <__udivdi3+0x15c>
    d9a2:	e0ed      	b.n	db80 <__udivdi3+0x338>
    d9a4:	1b49      	subs	r1, r1, r5
    d9a6:	468a      	mov	sl, r1
    d9a8:	1c08      	adds	r0, r1, #0
    d9aa:	1c39      	adds	r1, r7, #0
    d9ac:	f000 f942 	bl	dc34 <____aeabi_uidiv_from_thumb>
    d9b0:	4643      	mov	r3, r8
    d9b2:	4343      	muls	r3, r0
    d9b4:	1c39      	adds	r1, r7, #0
    d9b6:	1c05      	adds	r5, r0, #0
    d9b8:	4650      	mov	r0, sl
    d9ba:	4698      	mov	r8, r3
    d9bc:	f000 f9aa 	bl	dd14 <____aeabi_uidivmod_from_thumb>
    d9c0:	464a      	mov	r2, r9
    d9c2:	0413      	lsls	r3, r2, #16
    d9c4:	0409      	lsls	r1, r1, #16
    d9c6:	0c1f      	lsrs	r7, r3, #16
    d9c8:	4339      	orrs	r1, r7
    d9ca:	4588      	cmp	r8, r1
    d9cc:	d907      	bls.n	d9de <__udivdi3+0x196>
    d9ce:	1909      	adds	r1, r1, r4
    d9d0:	3d01      	subs	r5, #1
    d9d2:	428c      	cmp	r4, r1
    d9d4:	d803      	bhi.n	d9de <__udivdi3+0x196>
    d9d6:	4541      	cmp	r1, r8
    d9d8:	4180      	sbcs	r0, r0
    d9da:	4244      	negs	r4, r0
    d9dc:	1b2d      	subs	r5, r5, r4
    d9de:	0436      	lsls	r6, r6, #16
    d9e0:	432e      	orrs	r6, r5
    d9e2:	465b      	mov	r3, fp
    d9e4:	e791      	b.n	d90a <__udivdi3+0xc2>
    d9e6:	2300      	movs	r3, #0
    d9e8:	1c1e      	adds	r6, r3, #0
    d9ea:	e78e      	b.n	d90a <__udivdi3+0xc2>
    d9ec:	2220      	movs	r2, #32
    d9ee:	1b10      	subs	r0, r2, r4
    d9f0:	1c3b      	adds	r3, r7, #0
    d9f2:	4642      	mov	r2, r8
    d9f4:	40c2      	lsrs	r2, r0
    d9f6:	40c3      	lsrs	r3, r0
    d9f8:	40a7      	lsls	r7, r4
    d9fa:	1c29      	adds	r1, r5, #0
    d9fc:	40a6      	lsls	r6, r4
    d9fe:	431e      	orrs	r6, r3
    da00:	40c1      	lsrs	r1, r0
    da02:	9700      	str	r7, [sp, #0]
    da04:	40a5      	lsls	r5, r4
    da06:	1c17      	adds	r7, r2, #0
    da08:	468b      	mov	fp, r1
    da0a:	432f      	orrs	r7, r5
    da0c:	0431      	lsls	r1, r6, #16
    da0e:	0c35      	lsrs	r5, r6, #16
    da10:	0c0b      	lsrs	r3, r1, #16
    da12:	4658      	mov	r0, fp
    da14:	1c29      	adds	r1, r5, #0
    da16:	9701      	str	r7, [sp, #4]
    da18:	469a      	mov	sl, r3
    da1a:	f000 f90b 	bl	dc34 <____aeabi_uidiv_from_thumb>
    da1e:	4653      	mov	r3, sl
    da20:	4343      	muls	r3, r0
    da22:	1c07      	adds	r7, r0, #0
    da24:	1c29      	adds	r1, r5, #0
    da26:	4658      	mov	r0, fp
    da28:	4699      	mov	r9, r3
    da2a:	f000 f973 	bl	dd14 <____aeabi_uidivmod_from_thumb>
    da2e:	9801      	ldr	r0, [sp, #4]
    da30:	0409      	lsls	r1, r1, #16
    da32:	0c02      	lsrs	r2, r0, #16
    da34:	4311      	orrs	r1, r2
    da36:	4589      	cmp	r9, r1
    da38:	d907      	bls.n	da4a <__udivdi3+0x202>
    da3a:	1989      	adds	r1, r1, r6
    da3c:	3f01      	subs	r7, #1
    da3e:	428e      	cmp	r6, r1
    da40:	d803      	bhi.n	da4a <__udivdi3+0x202>
    da42:	4589      	cmp	r9, r1
    da44:	d901      	bls.n	da4a <__udivdi3+0x202>
    da46:	3f01      	subs	r7, #1
    da48:	1989      	adds	r1, r1, r6
    da4a:	464b      	mov	r3, r9
    da4c:	1acb      	subs	r3, r1, r3
    da4e:	1c18      	adds	r0, r3, #0
    da50:	1c29      	adds	r1, r5, #0
    da52:	469b      	mov	fp, r3
    da54:	f000 f8ee 	bl	dc34 <____aeabi_uidiv_from_thumb>
    da58:	4651      	mov	r1, sl
    da5a:	4341      	muls	r1, r0
    da5c:	4681      	mov	r9, r0
    da5e:	468a      	mov	sl, r1
    da60:	4658      	mov	r0, fp
    da62:	1c29      	adds	r1, r5, #0
    da64:	f000 f956 	bl	dd14 <____aeabi_uidivmod_from_thumb>
    da68:	9b01      	ldr	r3, [sp, #4]
    da6a:	0418      	lsls	r0, r3, #16
    da6c:	0409      	lsls	r1, r1, #16
    da6e:	0c05      	lsrs	r5, r0, #16
    da70:	4329      	orrs	r1, r5
    da72:	458a      	cmp	sl, r1
    da74:	d905      	bls.n	da82 <__udivdi3+0x23a>
    da76:	2201      	movs	r2, #1
    da78:	4253      	negs	r3, r2
    da7a:	1989      	adds	r1, r1, r6
    da7c:	4499      	add	r9, r3
    da7e:	428e      	cmp	r6, r1
    da80:	d979      	bls.n	db76 <__udivdi3+0x32e>
    da82:	043e      	lsls	r6, r7, #16
    da84:	464a      	mov	r2, r9
    da86:	9f00      	ldr	r7, [sp, #0]
    da88:	4655      	mov	r5, sl
    da8a:	4316      	orrs	r6, r2
    da8c:	0432      	lsls	r2, r6, #16
    da8e:	1b49      	subs	r1, r1, r5
    da90:	043d      	lsls	r5, r7, #16
    da92:	0c13      	lsrs	r3, r2, #16
    da94:	0c30      	lsrs	r0, r6, #16
    da96:	0c2a      	lsrs	r2, r5, #16
    da98:	0c3f      	lsrs	r7, r7, #16
    da9a:	1c15      	adds	r5, r2, #0
    da9c:	435d      	muls	r5, r3
    da9e:	437b      	muls	r3, r7
    daa0:	4342      	muls	r2, r0
    daa2:	4347      	muls	r7, r0
    daa4:	18d3      	adds	r3, r2, r3
    daa6:	0c28      	lsrs	r0, r5, #16
    daa8:	181b      	adds	r3, r3, r0
    daaa:	429a      	cmp	r2, r3
    daac:	d902      	bls.n	dab4 <__udivdi3+0x26c>
    daae:	2280      	movs	r2, #128	; 0x80
    dab0:	0250      	lsls	r0, r2, #9
    dab2:	183f      	adds	r7, r7, r0
    dab4:	0c18      	lsrs	r0, r3, #16
    dab6:	183f      	adds	r7, r7, r0
    dab8:	42b9      	cmp	r1, r7
    daba:	d309      	bcc.n	dad0 <__udivdi3+0x288>
    dabc:	d109      	bne.n	dad2 <__udivdi3+0x28a>
    dabe:	4641      	mov	r1, r8
    dac0:	40a1      	lsls	r1, r4
    dac2:	042d      	lsls	r5, r5, #16
    dac4:	1c0c      	adds	r4, r1, #0
    dac6:	0c2f      	lsrs	r7, r5, #16
    dac8:	0419      	lsls	r1, r3, #16
    daca:	19cb      	adds	r3, r1, r7
    dacc:	429c      	cmp	r4, r3
    dace:	d200      	bcs.n	dad2 <__udivdi3+0x28a>
    dad0:	3e01      	subs	r6, #1
    dad2:	2300      	movs	r3, #0
    dad4:	e719      	b.n	d90a <__udivdi3+0xc2>
    dad6:	2320      	movs	r3, #32
    dad8:	1a1e      	subs	r6, r3, r0
    dada:	4641      	mov	r1, r8
    dadc:	40f1      	lsrs	r1, r6
    dade:	1c2a      	adds	r2, r5, #0
    dae0:	1c0f      	adds	r7, r1, #0
    dae2:	4085      	lsls	r5, r0
    dae4:	4084      	lsls	r4, r0
    dae6:	40f2      	lsrs	r2, r6
    dae8:	432f      	orrs	r7, r5
    daea:	4692      	mov	sl, r2
    daec:	9700      	str	r7, [sp, #0]
    daee:	4642      	mov	r2, r8
    daf0:	0c27      	lsrs	r7, r4, #16
    daf2:	0421      	lsls	r1, r4, #16
    daf4:	4082      	lsls	r2, r0
    daf6:	0c0b      	lsrs	r3, r1, #16
    daf8:	4650      	mov	r0, sl
    dafa:	1c39      	adds	r1, r7, #0
    dafc:	4691      	mov	r9, r2
    dafe:	4698      	mov	r8, r3
    db00:	f000 f898 	bl	dc34 <____aeabi_uidiv_from_thumb>
    db04:	1c39      	adds	r1, r7, #0
    db06:	1c06      	adds	r6, r0, #0
    db08:	4645      	mov	r5, r8
    db0a:	4345      	muls	r5, r0
    db0c:	4650      	mov	r0, sl
    db0e:	f000 f901 	bl	dd14 <____aeabi_uidivmod_from_thumb>
    db12:	9a00      	ldr	r2, [sp, #0]
    db14:	0409      	lsls	r1, r1, #16
    db16:	0c10      	lsrs	r0, r2, #16
    db18:	4301      	orrs	r1, r0
    db1a:	428d      	cmp	r5, r1
    db1c:	d907      	bls.n	db2e <__udivdi3+0x2e6>
    db1e:	1909      	adds	r1, r1, r4
    db20:	3e01      	subs	r6, #1
    db22:	428c      	cmp	r4, r1
    db24:	d803      	bhi.n	db2e <__udivdi3+0x2e6>
    db26:	428d      	cmp	r5, r1
    db28:	d901      	bls.n	db2e <__udivdi3+0x2e6>
    db2a:	3e01      	subs	r6, #1
    db2c:	1909      	adds	r1, r1, r4
    db2e:	1b49      	subs	r1, r1, r5
    db30:	468a      	mov	sl, r1
    db32:	1c08      	adds	r0, r1, #0
    db34:	1c39      	adds	r1, r7, #0
    db36:	f000 f87d 	bl	dc34 <____aeabi_uidiv_from_thumb>
    db3a:	4643      	mov	r3, r8
    db3c:	4343      	muls	r3, r0
    db3e:	1c05      	adds	r5, r0, #0
    db40:	1c39      	adds	r1, r7, #0
    db42:	4650      	mov	r0, sl
    db44:	469b      	mov	fp, r3
    db46:	f000 f8e5 	bl	dd14 <____aeabi_uidivmod_from_thumb>
    db4a:	9b00      	ldr	r3, [sp, #0]
    db4c:	041a      	lsls	r2, r3, #16
    db4e:	0409      	lsls	r1, r1, #16
    db50:	0c10      	lsrs	r0, r2, #16
    db52:	4301      	orrs	r1, r0
    db54:	458b      	cmp	fp, r1
    db56:	d907      	bls.n	db68 <__udivdi3+0x320>
    db58:	1909      	adds	r1, r1, r4
    db5a:	3d01      	subs	r5, #1
    db5c:	428c      	cmp	r4, r1
    db5e:	d803      	bhi.n	db68 <__udivdi3+0x320>
    db60:	458b      	cmp	fp, r1
    db62:	d901      	bls.n	db68 <__udivdi3+0x320>
    db64:	3d01      	subs	r5, #1
    db66:	1909      	adds	r1, r1, r4
    db68:	465b      	mov	r3, fp
    db6a:	0436      	lsls	r6, r6, #16
    db6c:	1acb      	subs	r3, r1, r3
    db6e:	4335      	orrs	r5, r6
    db70:	469a      	mov	sl, r3
    db72:	46ab      	mov	fp, r5
    db74:	e6fe      	b.n	d974 <__udivdi3+0x12c>
    db76:	458a      	cmp	sl, r1
    db78:	d983      	bls.n	da82 <__udivdi3+0x23a>
    db7a:	4499      	add	r9, r3
    db7c:	1989      	adds	r1, r1, r6
    db7e:	e780      	b.n	da82 <__udivdi3+0x23a>
    db80:	3e01      	subs	r6, #1
    db82:	1909      	adds	r1, r1, r4
    db84:	e70e      	b.n	d9a4 <__udivdi3+0x15c>
    db86:	46c0      	nop			; (mov r8, r8)

0000db88 <__clzsi2>:
    db88:	e3a0101c 	mov	r1, #28
    db8c:	e3500801 	cmp	r0, #65536	; 0x10000
    db90:	21a00820 	lsrcs	r0, r0, #16
    db94:	22411010 	subcs	r1, r1, #16
    db98:	e3500c01 	cmp	r0, #256	; 0x100
    db9c:	21a00420 	lsrcs	r0, r0, #8
    dba0:	22411008 	subcs	r1, r1, #8
    dba4:	e3500010 	cmp	r0, #16
    dba8:	21a00220 	lsrcs	r0, r0, #4
    dbac:	22411004 	subcs	r1, r1, #4
    dbb0:	e28f2008 	add	r2, pc, #8
    dbb4:	e7d20000 	ldrb	r0, [r2, r0]
    dbb8:	e0800001 	add	r0, r0, r1
    dbbc:	e12fff1e 	bx	lr
    dbc0:	02020304 	.word	0x02020304
    dbc4:	01010101 	.word	0x01010101
	...

0000dbd0 <__vPortDisableInterruptsFromThumb_from_thumb>:
    dbd0:	4778      	bx	pc
    dbd2:	46c0      	nop			; (mov r8, r8)
    dbd4:	eaffc98c 	b	20c <vPortDisableInterruptsFromThumb>

0000dbd8 <__vPortExitCritical_from_thumb>:
    dbd8:	4778      	bx	pc
    dbda:	46c0      	nop			; (mov r8, r8)
    dbdc:	eaffc9a1 	b	268 <vPortExitCritical>

0000dbe0 <____aeabi_idivmod_from_thumb>:
    dbe0:	4778      	bx	pc
    dbe2:	46c0      	nop			; (mov r8, r8)
    dbe4:	eaffda76 	b	45c4 <__aeabi_idivmod>

0000dbe8 <____aeabi_dcmpeq_from_thumb>:
    dbe8:	4778      	bx	pc
    dbea:	46c0      	nop			; (mov r8, r8)
    dbec:	eafffdb8 	b	d2d4 <__aeabi_dcmpeq>

0000dbf0 <____aeabi_dcmpge_from_thumb>:
    dbf0:	4778      	bx	pc
    dbf2:	46c0      	nop			; (mov r8, r8)
    dbf4:	eafffdc8 	b	d31c <__aeabi_dcmpge>

0000dbf8 <____aeabi_dcmplt_from_thumb>:
    dbf8:	4778      	bx	pc
    dbfa:	46c0      	nop			; (mov r8, r8)
    dbfc:	eafffdba 	b	d2ec <__aeabi_dcmplt>

0000dc00 <__putchar_from_arm>:
    dc00:	e59fc000 	ldr	ip, [pc]	; dc08 <__putchar_from_arm+0x8>
    dc04:	e12fff1c 	bx	ip
    dc08:	000053cd 	.word	0x000053cd

0000dc0c <__fflush_from_arm>:
    dc0c:	e59fc000 	ldr	ip, [pc]	; dc14 <__fflush_from_arm+0x8>
    dc10:	e12fff1c 	bx	ip
    dc14:	00004745 	.word	0x00004745

0000dc18 <__i2enable_from_thumb>:
    dc18:	4778      	bx	pc
    dc1a:	46c0      	nop			; (mov r8, r8)
    dc1c:	eaffc9a2 	b	2ac <i2enable>

0000dc20 <____aeabi_ui2d_from_thumb>:
    dc20:	4778      	bx	pc
    dc22:	46c0      	nop			; (mov r8, r8)
    dc24:	eafffc10 	b	cc6c <__aeabi_ui2d>

0000dc28 <__vTaskDelay_from_arm>:
    dc28:	e59fc000 	ldr	ip, [pc]	; dc30 <__vTaskDelay_from_arm+0x8>
    dc2c:	e12fff1c 	bx	ip
    dc30:	00003d15 	.word	0x00003d15

0000dc34 <____aeabi_uidiv_from_thumb>:
    dc34:	4778      	bx	pc
    dc36:	46c0      	nop			; (mov r8, r8)
    dc38:	eaffd9ce 	b	4378 <__aeabi_uidiv>

0000dc3c <__vPortEnterCritical_from_thumb>:
    dc3c:	4778      	bx	pc
    dc3e:	46c0      	nop			; (mov r8, r8)
    dc40:	eaffc97d 	b	23c <vPortEnterCritical>

0000dc44 <____aeabi_ldiv0_from_arm>:
    dc44:	e59fc000 	ldr	ip, [pc]	; dc4c <____aeabi_ldiv0_from_arm+0x8>
    dc48:	e12fff1c 	bx	ip
    dc4c:	000045e5 	.word	0x000045e5

0000dc50 <____aeabi_dmul_from_thumb>:
    dc50:	4778      	bx	pc
    dc52:	46c0      	nop			; (mov r8, r8)
    dc54:	eafffc44 	b	cd6c <__aeabi_dmul>

0000dc58 <__vPortISRStartFirstTask_from_thumb>:
    dc58:	4778      	bx	pc
    dc5a:	46c0      	nop			; (mov r8, r8)
    dc5c:	eaffc8f8 	b	44 <vPortISRStartFirstTask>

0000dc60 <____aeabi_dadd_from_thumb>:
    dc60:	4778      	bx	pc
    dc62:	46c0      	nop			; (mov r8, r8)
    dc64:	eafffb3c 	b	c95c <__adddf3>

0000dc68 <____aeabi_idiv_from_thumb>:
    dc68:	4778      	bx	pc
    dc6a:	46c0      	nop			; (mov r8, r8)
    dc6c:	eaffda08 	b	4494 <__aeabi_idiv>

0000dc70 <____aeabi_d2iz_from_thumb>:
    dc70:	4778      	bx	pc
    dc72:	46c0      	nop			; (mov r8, r8)
    dc74:	eafffdb4 	b	d34c <__aeabi_d2iz>

0000dc78 <____gnu_uldivmod_helper_from_arm>:
    dc78:	e59fc000 	ldr	ip, [pc]	; dc80 <____gnu_uldivmod_helper_from_arm+0x8>
    dc7c:	e12fff1c 	bx	ip
    dc80:	0000d41d 	.word	0x0000d41d

0000dc84 <__xQueueGenericSend_from_arm>:
    dc84:	e59fc000 	ldr	ip, [pc]	; dc8c <__xQueueGenericSend_from_arm+0x8>
    dc88:	e12fff1c 	bx	ip
    dc8c:	0000302d 	.word	0x0000302d

0000dc90 <____clzsi2_from_thumb>:
    dc90:	4778      	bx	pc
    dc92:	46c0      	nop			; (mov r8, r8)
    dc94:	eaffffbb 	b	db88 <__clzsi2>

0000dc98 <____aeabi_dcmpgt_from_thumb>:
    dc98:	4778      	bx	pc
    dc9a:	46c0      	nop			; (mov r8, r8)
    dc9c:	eafffda4 	b	d334 <__aeabi_dcmpgt>

0000dca0 <__vTaskIncrementTick_from_arm>:
    dca0:	e59fc000 	ldr	ip, [pc]	; dca8 <__vTaskIncrementTick_from_arm+0x8>
    dca4:	e12fff1c 	bx	ip
    dca8:	000039d1 	.word	0x000039d1

0000dcac <____aeabi_uldivmod_from_thumb>:
    dcac:	4778      	bx	pc
    dcae:	46c0      	nop			; (mov r8, r8)
    dcb0:	eafffdbc 	b	d3a8 <__aeabi_uldivmod>

0000dcb4 <__vTaskSwitchContext_from_arm>:
    dcb4:	e59fc000 	ldr	ip, [pc]	; dcbc <__vTaskSwitchContext_from_arm+0x8>
    dcb8:	e12fff1c 	bx	ip
    dcbc:	00003dfd 	.word	0x00003dfd

0000dcc0 <__xQueueGenericReceive_from_arm>:
    dcc0:	e59fc000 	ldr	ip, [pc]	; dcc8 <__xQueueGenericReceive_from_arm+0x8>
    dcc4:	e12fff1c 	bx	ip
    dcc8:	000031cd 	.word	0x000031cd

0000dccc <____aeabi_idiv0_from_arm>:
    dccc:	e59fc000 	ldr	ip, [pc]	; dcd4 <____aeabi_idiv0_from_arm+0x8>
    dcd0:	e12fff1c 	bx	ip
    dcd4:	000045e5 	.word	0x000045e5

0000dcd8 <__puts_from_arm>:
    dcd8:	e59fc000 	ldr	ip, [pc]	; dce0 <__puts_from_arm+0x8>
    dcdc:	e12fff1c 	bx	ip
    dce0:	00005451 	.word	0x00005451

0000dce4 <__main_from_arm>:
    dce4:	e59fc000 	ldr	ip, [pc]	; dcec <__main_from_arm+0x8>
    dce8:	e12fff1c 	bx	ip
    dcec:	00000d7d 	.word	0x00000d7d

0000dcf0 <____aeabi_ddiv_from_thumb>:
    dcf0:	4778      	bx	pc
    dcf2:	46c0      	nop			; (mov r8, r8)
    dcf4:	eafffcc0 	b	cffc <__aeabi_ddiv>

0000dcf8 <____aeabi_i2d_from_thumb>:
    dcf8:	4778      	bx	pc
    dcfa:	46c0      	nop			; (mov r8, r8)
    dcfc:	eafffbe3 	b	cc90 <__aeabi_i2d>

0000dd00 <__printf_from_arm>:
    dd00:	e59fc000 	ldr	ip, [pc]	; dd08 <__printf_from_arm+0x8>
    dd04:	e12fff1c 	bx	ip
    dd08:	00005399 	.word	0x00005399

0000dd0c <____aeabi_dsub_from_thumb>:
    dd0c:	4778      	bx	pc
    dd0e:	46c0      	nop			; (mov r8, r8)
    dd10:	eafffb10 	b	c958 <__aeabi_dsub>

0000dd14 <____aeabi_uidivmod_from_thumb>:
    dd14:	4778      	bx	pc
    dd16:	46c0      	nop			; (mov r8, r8)
    dd18:	eaffd9d5 	b	4474 <__aeabi_uidivmod>
	...

0000dd50 <_global_impure_ptr>:
    dd50:	40000008 00005cec 00005746 00005746     ...@.\..FW..FW..
    dd60:	00005cfc 00005746 00005746 00005746     .\..FW..FW..FW..
    dd70:	00005746 00005746 00005746 00005c96     FW..FW..FW...\..
    dd80:	00005cac 00005746 000059b0 00005c3a     .\..FW...Y..:\..
    dd90:	00005746 00005cb6 00005cc2 00005cc2     FW...\...\...\..
    dda0:	00005cc2 00005cc2 00005cc2 00005cc2     .\...\...\...\..
    ddb0:	00005cc2 00005cc2 00005cc2 00005746     .\...\...\..FW..
    ddc0:	00005746 00005746 00005746 00005746     FW..FW..FW..FW..
    ddd0:	00005746 00005746 00005746 00005746     FW..FW..FW..FW..
    dde0:	00005746 00005a0c 00005ae4 00005746     FW...Z...Z..FW..
    ddf0:	00005ae4 00005746 00005746 00005746     .Z..FW..FW..FW..
    de00:	00005746 00005b58 00005746 00005746     FW..X[..FW..FW..
    de10:	00005b64 00005746 00005746 00005746     d[..FW..FW..FW..
    de20:	00005746 00005746 00005ba4 00005746     FW..FW...[..FW..
    de30:	00005746 00005bde 00005746 00005746     FW...[..FW..FW..
    de40:	00005746 00005746 00005746 00005746     FW..FW..FW..FW..
    de50:	00005746 00005746 00005746 00005746     FW..FW..FW..FW..
    de60:	00005d08 00005e26 00005ae4 00005ae4     .]..&^...Z...Z..
    de70:	00005ae4 00005c8a 00005e26 00005746     .Z...\..&^..FW..
    de80:	00005746 00005df4 00005746 00005e08     FW...]..FW...^..
    de90:	00005e36 00005d30 00005d64 00005746     6^..0]..d]..FW..
    dea0:	00005d6e 00005746 00005e2e 00005746     n]..FW...^..FW..
    deb0:	00005746 00005dc6                       FW...]..

0000deb8 <blanks.3930>:
    deb8:	20202020 20202020 20202020 20202020                     

0000dec8 <zeroes.3931>:
    dec8:	30303030 30303030 30303030 30303030     0000000000000000
    ded8:	00007352 00006cde 00006cde 00007366     Rs...l...l..fs..
    dee8:	00006cde 00006cde 00006cde 00006cde     .l...l...l...l..
    def8:	00006cde 00006cde 000072f0 00007308     .l...l...r...s..
    df08:	00006cde 00006f88 000072aa 00006cde     .l...o...r...l..
    df18:	00007314 00007322 00007322 00007322     .s.."s.."s.."s..
    df28:	00007322 00007322 00007322 00007322     "s.."s.."s.."s..
    df38:	00007322 00007322 00006cde 00006cde     "s.."s...l...l..
    df48:	00006cde 00006cde 00006cde 00006cde     .l...l...l...l..
    df58:	00006cde 00006cde 00006cde 00006cde     .l...l...l...l..
    df68:	00007058 00007122 00006cde 00007122     Xp.."q...l.."q..
    df78:	00006cde 00006cde 00006cde 00006cde     .l...l...l...l..
    df88:	00007192 00006cde 00006cde 00007218     .q...l...l...r..
    df98:	00006cde 00006cde 00006cde 00006cde     .l...l...l...l..
    dfa8:	00006cde 00007274 00006cde 00006cde     .l..tr...l...l..
    dfb8:	000071a0 00006cde 00006cde 00006cde     .q...l...l...l..
    dfc8:	00006cde 00006cde 00006cde 00006cde     .l...l...l...l..
    dfd8:	00006cde 00006cde 00006cde 000071fe     .l...l...l...q..
    dfe8:	00007476 00007122 00007122 00007122     vt.."q.."q.."q..
    dff8:	00007468 00007476 00006cde 00006cde     ht..vt...l...l..
    e008:	00007432 00006cde 00007448 0000747a     2t...l..Ht..zt..
    e018:	00007374 000073a6 00006cde 000073b2     ts...s...l...s..
    e028:	00006cde 0000747e 00006cde 00006cde     .l..~t...l...l..
    e038:	00007406                                .t..

0000e03c <blanks.3945>:
    e03c:	20202020 20202020 20202020 20202020                     

0000e04c <zeroes.3946>:
    e04c:	30303030 30303030 30303030 30303030     0000000000000000
    e05c:	00000000                                ....

0000e060 <p05.2452>:
    e060:	00000005 00000019 0000007d 00000000     ........}.......

0000e070 <__mprec_tens>:
    e070:	00000000 3ff00000 00000000 40240000     .......?......$@
    e080:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    e090:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    e0a0:	00000000 412e8480 00000000 416312d0     .......A......cA
    e0b0:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    e0c0:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    e0d0:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    e0e0:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    e0f0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    e100:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    e110:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    e120:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    e130:	79d99db4 44ea7843                       ...yCx.D

0000e138 <__mprec_bigtens>:
    e138:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    e148:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    e158:	7f73bf3c 75154fdd                       <.s..O.u

0000e160 <__mprec_tinytens>:
    e160:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
    e170:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
    e180:	64ac6f43 0ac80628 0000b192 0000add2     Co.d(...........
    e190:	0000add2 0000b186 0000add2 0000add2     ................
    e1a0:	0000add2 0000add2 0000add2 0000add2     ................
    e1b0:	0000afee 0000b17a 0000add2 0000b006     ....z...........
    e1c0:	0000b1da 0000add2 0000b1ce 0000b1a6     ................
    e1d0:	0000b1a6 0000b1a6 0000b1a6 0000b1a6     ................
    e1e0:	0000b1a6 0000b1a6 0000b1a6 0000b1a6     ................
    e1f0:	0000add2 0000add2 0000add2 0000add2     ................
    e200:	0000add2 0000add2 0000add2 0000add2     ................
    e210:	0000add2 0000add2 0000afb2 0000add2     ................
    e220:	0000add2 0000add2 0000add2 0000add2     ................
    e230:	0000add2 0000add2 0000add2 0000add2     ................
    e240:	0000add2 0000af7e 0000add2 0000add2     ....~...........
    e250:	0000add2 0000add2 0000add2 0000aea2     ................
    e260:	0000add2 0000add2 0000b10c 0000add2     ................
    e270:	0000add2 0000add2 0000add2 0000add2     ................
    e280:	0000add2 0000add2 0000add2 0000add2     ................
    e290:	0000add2 0000b15a 0000afba 0000add2     ....Z...........
    e2a0:	0000add2 0000add2 0000b14e 0000afba     ........N.......
    e2b0:	0000add2 0000add2 0000b13c 0000add2     ........<.......
    e2c0:	0000b012 0000af86 0000b03c 0000b030     ........<...0...
    e2d0:	0000add2 0000b0ba 0000add2 0000aeaa     ................
    e2e0:	0000add2 0000add2 0000b06a              ........j...

0000e2ec <blanks.3874>:
    e2ec:	20202020 20202020 20202020 20202020                     

0000e2fc <zeroes.3875>:
    e2fc:	30303030 30303030 30303030 30303030     0000000000000000
    e30c:	0000bdb0 0000b9c8 0000b9c8 0000bda4     ................
    e31c:	0000b9c8 0000b9c8 0000b9c8 0000b9c8     ................
    e32c:	0000b9c8 0000b9c8 0000bbf8 0000bd98     ................
    e33c:	0000b9c8 0000bc10 0000bdf8 0000b9c8     ................
    e34c:	0000bdec 0000bdc4 0000bdc4 0000bdc4     ................
    e35c:	0000bdc4 0000bdc4 0000bdc4 0000bdc4     ................
    e36c:	0000bdc4 0000bdc4 0000b9c8 0000b9c8     ................
    e37c:	0000b9c8 0000b9c8 0000b9c8 0000b9c8     ................
    e38c:	0000b9c8 0000b9c8 0000b9c8 0000b9c8     ................
    e39c:	0000bb86 0000b9c8 0000b9c8 0000b9c8     ................
    e3ac:	0000b9c8 0000b9c8 0000b9c8 0000b9c8     ................
    e3bc:	0000b9c8 0000b9c8 0000b9c8 0000bbc4     ................
    e3cc:	0000b9c8 0000b9c8 0000b9c8 0000b9c8     ................
    e3dc:	0000b9c8 0000baa6 0000b9c8 0000b9c8     ................
    e3ec:	0000bd68 0000b9c8 0000b9c8 0000b9c8     h...............
    e3fc:	0000b9c8 0000b9c8 0000b9c8 0000b9c8     ................
    e40c:	0000b9c8 0000b9c8 0000b9c8 0000bc30     ............0...
    e41c:	0000bb8e 0000b9c8 0000b9c8 0000b9c8     ................
    e42c:	0000bd5c 0000bb8e 0000b9c8 0000b9c8     \...............
    e43c:	0000bd4a 0000b9c8 0000bd2c 0000bbcc     J.......,.......
    e44c:	0000bcfc 0000bcf0 0000b9c8 0000bc54     ............T...
    e45c:	0000b9c8 0000baae 0000b9c8 0000b9c8     ................
    e46c:	0000bc9e                                ....

0000e470 <blanks.3888>:
    e470:	20202020 20202020 20202020 20202020                     

0000e480 <zeroes.3889>:
    e480:	30303030 30303030 30303030 30303030     0000000000000000
    e490:	74736572 65747261 65722072 74726f70     restarter report
    e4a0:	252e2e2e 00000078 73206f4e 20686375     ...%x...No such 
    e4b0:	69766564 34256563 00000a78 61206f6e     device%4x...no a
    e4c0:	6f6e6b63 67656c77 78252865 00000a29     cknowlege(%x)...
    e4d0:	64616572 2e676e69 0020202e 74696157     reading..  .Wait
    e4e0:	00000009 65727825 78250967 00000000     ....%xreg.%x....
    e4f0:	74617453 69207375 78252073 0000000a     Status is %x....
    e500:	64616552 67656220 3e5b6e69 00002020     Read begin[>  ..
    e510:	3d080808 0063253e 656e6f64 2e2e2e2e     ...=>%c.done....
    e520:	0000002e 61746166 0000006c 75626544     ....fatal...Debu
    e530:	67313333 00000000 69676552 72657473     331g....Register
    e540:	73655220 00007465 75746553 65622070      Reset..Setup be
    e550:	5b6e6967 0000203e 7461440d 72742061     gin[> ...Data tr
    e560:	6d736e61 6f697469 6e45206e 00002164     ansmition End!..

0000e570 <OV7670>:
    e570:	00001204 000040d0 00008c02 0000703a     .....@......:p..
    e580:	00007211 000040d0 00008c02 0000703a     .r...@......:p..
    e590:	00007135 00007211 000073f0 0000a202     5q...r...s......
    e5a0:	00001500 00007a20 00007b10 00007c1e     .... z...{...|..
    e5b0:	00007d35 00007e5a 00007f69 00008076     5}..Z~..i...v...
    e5c0:	00008180 00008288 0000838f 00008496     ................
    e5d0:	000085a3 000086af 000087c4 000088d7     ................
    e5e0:	000089e8 000013e0 00000000 00001000     ................
    e5f0:	00000d40 00001418 0000a505 0000ab07     @...............
    e600:	00002495 00002533 000026e3 00009f78     .$..3%...&..x...
    e610:	0000a068 0000a103 0000a6d8 0000a7d8     h...............
    e620:	0000a8f0 0000a990 0000aa94 000013e5     ................
    e630:	00000e61 00000f4b 00001602 00001e07     a...K...........
    e640:	00002102 00002291 00002907 0000330b     .!..."...)...3..
    e650:	0000350b 0000371d 00003871 0000392a     .5...7..q8..*9..
    e660:	00003c78 00004d34 00004e20 00006900     x<..4M.. N...i..
    e670:	00006b0a 00007410 00008d4f 00008e00     .k...t..O.......
    e680:	00008f00 00009000 00009100 00009600     ................
    e690:	00009a00 0000b084 0000b10c 0000b20e     ................
    e6a0:	0000b382 0000b80a 0000430a 000044f0     .........C...D..
    e6b0:	00004534 0000483a 00005999 00005a88     4E..:H...Y...Z..
    e6c0:	00005b44 00005c67 00005d49 00005e0e     D[..g\..I]...^..
    e6d0:	00006c0a 00006d55 00006e11 00006f9f     .l..Um...n...o..
    e6e0:	00006a40 00000140 00000260 000013e7     @j..@...`.......
    e6f0:	00004f80 00005080 00005100 00005222     .O...P...Q.."R..
    e700:	0000535e 00005480 0000589e 00004108     ^S...T...X...A..
    e710:	00003f00 00007505 000076e1 00004c00     .?...u...v...L..
    e720:	00007701 00003dc3 00004b09 0000c960     .w...=...K..`...
    e730:	00004138 00005640 00003411 00003b12     8A..@V...4...;..
    e740:	0000a488 00009600 00009730 00009820     ........0... ...
    e750:	00009930 00009a84 00009b29 00009c03     0.......).......
    e760:	00009d4c 00009e3f 00007804 00007901     L...?....x...y..
    e770:	0000c8f0 00001004 00000ffa 00000ff4     ................
    e780:	00000ff0 00000fec 00000fe8 00000fd8     ................
    e790:	00001000 6c6c6548 00002c6f 726f7720     ....Hello,.. wor
    e7a0:	0021646c 72737369 00000000 0000444c     ld!.issr....LD..
    e7b0:	72617473 53492074 63204953 656e6e6f     start ISSI conne
    e7c0:	6f697463 0000006e 3d767270 00007825     ction...prv=%x..
    e7d0:	253d7243 00000064 0964252d 000a6425     Cr=%d...-%d.%d..
    e7e0:	6967696d 00000000 6f757974 00000075     migi....tyuou...
    e7f0:	78252020 2e2e2e2e 09783425 00000000       %x....%4x.....
    e800:	00096425 58383025 00000000 32302520     %d..%08X.... %02
    e810:	00000058 6e6f4351 00314273 6f725051     X...QConsB1.QPro
    e820:	00324264 6f725051 00334264 6e6f4351     dB2.QProdB3.QCon
    e830:	00344273 6f725051 00354264 6e6f4351     sB4.QProdB5.QCon
    e840:	00364273 73655442 00003174 73655442     sB6.BTest1..BTes
    e850:	00003274 4d746e49 00687461 516e6547     t2..IntMath.GenQ
    e860:	00000000 6f4c754d 00000077 654d754d     ....MuLow...MuMe
    e870:	00000064 6948754d 00006867 6b656550     d...MuHigh..Peek
    e880:	0000004c 6b656550 0000004d 6b656550     L...PeekM...Peek
    e890:	00003148 6b656550 00003248 5f544e43     H1..PeekH2..CNT_
    e8a0:	00434e49 5f4d494c 00434e49 54435f43     INC.LIM_INC.C_CT
    e8b0:	00004c52 50535553 0058545f 50535553     RL..SUSP_TX.SUSP
    e8c0:	0058525f 09097325 25096325 75250975     _RX.%s..%c.%u.%u
    e8d0:	0d752509 0000000a 454c4449 00000000     .%u.....IDLE....
    e8e0:	00000a0d 00000043 00464e49 00666e69     ....C...INF.inf.
    e8f0:	004e414e 006e616e 33323130 37363534     NAN.nan.01234567
    e900:	42413938 46454443 00000000 33323130     89ABCDEF....0123
    e910:	37363534 62613938 66656463 00000000     456789abcdef....
    e920:	6c756e28 0000296c 00000030 69666e49     (null)..0...Infi
    e930:	7974696e 00000000 004e614e 49534f50     nity....NaN.POSI
    e940:	00000058                                X...
