###############################################################
#  Generated by:      Cadence Encounter 13.13-s017_1
#  OS:                Linux x86_64(Host ID microelnsys)
#  Generated on:      Wed Sep 14 17:34:55 2016
#  Design:            DLX
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix DLX_postRoute -outDir timingReports
###############################################################
Path 1: MET Removal Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[31]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[31]/RN (^) checked with 
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q        (v) triggered by 
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.114
+ Removal                       0.302
+ Phase Shift                   0.000
= Required Time                 0.416
  Arrival Time                  0.429
  Slack Time                    0.013
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                   |           |       |   0.000 |   -0.013 | 
     | clk__L1_I0/A                                       |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.012 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.039 | 
     | clk__L2_I7/A                                       |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.042 | 
     | clk__L2_I7/Z                                       |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.099 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK       |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.100 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q        |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.199 | 
     | u_DataPath/u_memory/U1/A2                          |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.199 | 
     | u_DataPath/u_memory/U1/ZN                          |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.261 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A            |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.261 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z            |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.291 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A            |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.291 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z            |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.330 | 
     | u_DataPath/u_ifidreg/U14/A                         |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.330 | 
     | u_DataPath/u_ifidreg/U14/ZN                        |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.411 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[31]/RN |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.005 |   0.429 |    0.416 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |           |       |   0.000 |    0.013 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.013 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.065 | 
     | clk__L2_I8/A                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.067 | 
     | clk__L2_I8/Z                                       |   ^   | clk__L2_N8 | CLKBUF_X3 | 0.058 |   0.113 |    0.126 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[31]/CK |   ^   | clk__L2_N8 | DFFR_X1   | 0.001 |   0.114 |    0.127 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Removal Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[27]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[27]/RN (^) checked with 
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q        (v) triggered by 
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.114
+ Removal                       0.302
+ Phase Shift                   0.000
= Required Time                 0.416
  Arrival Time                  0.429
  Slack Time                    0.013
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                   |           |       |   0.000 |   -0.013 | 
     | clk__L1_I0/A                                       |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.012 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.039 | 
     | clk__L2_I7/A                                       |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.042 | 
     | clk__L2_I7/Z                                       |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.099 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK       |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.100 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q        |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.199 | 
     | u_DataPath/u_memory/U1/A2                          |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.199 | 
     | u_DataPath/u_memory/U1/ZN                          |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.261 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A            |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.261 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z            |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.290 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A            |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.290 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z            |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.330 | 
     | u_DataPath/u_ifidreg/U14/A                         |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.330 | 
     | u_DataPath/u_ifidreg/U14/ZN                        |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.411 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[27]/RN |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.005 |   0.429 |    0.416 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |           |       |   0.000 |    0.013 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.014 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.065 | 
     | clk__L2_I8/A                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.068 | 
     | clk__L2_I8/Z                                       |   ^   | clk__L2_N8 | CLKBUF_X3 | 0.058 |   0.113 |    0.126 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[27]/CK |   ^   | clk__L2_N8 | DFFR_X1   | 0.001 |   0.114 |    0.127 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Removal Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[29]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[29]/RN (^) checked with 
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q        (v) triggered by 
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.114
+ Removal                       0.302
+ Phase Shift                   0.000
= Required Time                 0.416
  Arrival Time                  0.429
  Slack Time                    0.013
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                   |           |       |   0.000 |   -0.013 | 
     | clk__L1_I0/A                                       |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.012 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.039 | 
     | clk__L2_I7/A                                       |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.041 | 
     | clk__L2_I7/Z                                       |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.099 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK       |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.100 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q        |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.198 | 
     | u_DataPath/u_memory/U1/A2                          |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.198 | 
     | u_DataPath/u_memory/U1/ZN                          |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.261 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A            |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.261 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z            |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.290 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A            |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.290 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z            |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.329 | 
     | u_DataPath/u_ifidreg/U14/A                         |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.329 | 
     | u_DataPath/u_ifidreg/U14/ZN                        |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.410 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[29]/RN |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.006 |   0.429 |    0.416 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |           |       |   0.000 |    0.013 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.014 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.065 | 
     | clk__L2_I8/A                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.068 | 
     | clk__L2_I8/Z                                       |   ^   | clk__L2_N8 | CLKBUF_X3 | 0.058 |   0.113 |    0.126 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[29]/CK |   ^   | clk__L2_N8 | DFFR_X1   | 0.001 |   0.114 |    0.127 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Removal Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[7]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[7]/RN (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q       (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.114
+ Removal                       0.302
+ Phase Shift                   0.000
= Required Time                 0.416
  Arrival Time                  0.430
  Slack Time                    0.014
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                       |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                               |   ^   | clk                                   |           |       |   0.000 |   -0.013 | 
     | clk__L1_I0/A                                      |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.013 | 
     | clk__L1_I0/Z                                      |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.039 | 
     | clk__L2_I7/A                                      |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.041 | 
     | clk__L2_I7/Z                                      |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.098 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK      |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.099 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q       |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.198 | 
     | u_DataPath/u_memory/U1/A2                         |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.198 | 
     | u_DataPath/u_memory/U1/ZN                         |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.260 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A           |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.260 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z           |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.290 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A           |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.290 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z           |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.329 | 
     | u_DataPath/u_ifidreg/U14/A                        |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.329 | 
     | u_DataPath/u_ifidreg/U14/ZN                       |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.410 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[7]/RN |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.006 |   0.430 |    0.416 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |            |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                               |   ^   | clk        |           |       |   0.000 |    0.014 | 
     | clk__L1_I0/A                                      |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.014 | 
     | clk__L1_I0/Z                                      |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.066 | 
     | clk__L2_I8/A                                      |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.068 | 
     | clk__L2_I8/Z                                      |   ^   | clk__L2_N8 | CLKBUF_X3 | 0.058 |   0.113 |    0.127 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[7]/CK |   ^   | clk__L2_N8 | DFFR_X1   | 0.001 |   0.114 |    0.128 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Removal Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[8]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[8]/RN (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q       (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.114
+ Removal                       0.302
+ Phase Shift                   0.000
= Required Time                 0.416
  Arrival Time                  0.430
  Slack Time                    0.014
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                       |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                               |   ^   | clk                                   |           |       |   0.000 |   -0.014 | 
     | clk__L1_I0/A                                      |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.013 | 
     | clk__L1_I0/Z                                      |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.039 | 
     | clk__L2_I7/A                                      |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.041 | 
     | clk__L2_I7/Z                                      |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.098 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK      |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.099 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q       |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.198 | 
     | u_DataPath/u_memory/U1/A2                         |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.198 | 
     | u_DataPath/u_memory/U1/ZN                         |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.260 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A           |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.260 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z           |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.290 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A           |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.290 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z           |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.329 | 
     | u_DataPath/u_ifidreg/U14/A                        |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.329 | 
     | u_DataPath/u_ifidreg/U14/ZN                       |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.410 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[8]/RN |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.006 |   0.430 |    0.416 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |            |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                               |   ^   | clk        |           |       |   0.000 |    0.014 | 
     | clk__L1_I0/A                                      |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.014 | 
     | clk__L1_I0/Z                                      |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.066 | 
     | clk__L2_I8/A                                      |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.068 | 
     | clk__L2_I8/Z                                      |   ^   | clk__L2_N8 | CLKBUF_X3 | 0.058 |   0.113 |    0.127 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[8]/CK |   ^   | clk__L2_N8 | DFFR_X1   | 0.001 |   0.114 |    0.128 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Removal Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[9]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[9]/RN (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q       (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.114
+ Removal                       0.302
+ Phase Shift                   0.000
= Required Time                 0.416
  Arrival Time                  0.430
  Slack Time                    0.014
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                       |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                               |   ^   | clk                                   |           |       |   0.000 |   -0.014 | 
     | clk__L1_I0/A                                      |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.013 | 
     | clk__L1_I0/Z                                      |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.039 | 
     | clk__L2_I7/A                                      |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.041 | 
     | clk__L2_I7/Z                                      |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.098 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK      |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.099 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q       |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.198 | 
     | u_DataPath/u_memory/U1/A2                         |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.198 | 
     | u_DataPath/u_memory/U1/ZN                         |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.260 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A           |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.260 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z           |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.290 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A           |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.290 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z           |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.329 | 
     | u_DataPath/u_ifidreg/U14/A                        |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.329 | 
     | u_DataPath/u_ifidreg/U14/ZN                       |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.410 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[9]/RN |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.006 |   0.430 |    0.416 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |            |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                               |   ^   | clk        |           |       |   0.000 |    0.014 | 
     | clk__L1_I0/A                                      |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.014 | 
     | clk__L1_I0/Z                                      |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.066 | 
     | clk__L2_I8/A                                      |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.068 | 
     | clk__L2_I8/Z                                      |   ^   | clk__L2_N8 | CLKBUF_X3 | 0.058 |   0.113 |    0.127 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[9]/CK |   ^   | clk__L2_N8 | DFFR_X1   | 0.001 |   0.114 |    0.128 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Removal Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[6]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[6]/RN (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q       (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.114
+ Removal                       0.302
+ Phase Shift                   0.000
= Required Time                 0.416
  Arrival Time                  0.430
  Slack Time                    0.014
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                       |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                               |   ^   | clk                                   |           |       |   0.000 |   -0.014 | 
     | clk__L1_I0/A                                      |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.013 | 
     | clk__L1_I0/Z                                      |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.038 | 
     | clk__L2_I7/A                                      |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.040 | 
     | clk__L2_I7/Z                                      |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.098 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK      |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.099 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q       |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.197 | 
     | u_DataPath/u_memory/U1/A2                         |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.198 | 
     | u_DataPath/u_memory/U1/ZN                         |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.260 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A           |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.260 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z           |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.289 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A           |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.289 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z           |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.329 | 
     | u_DataPath/u_ifidreg/U14/A                        |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.329 | 
     | u_DataPath/u_ifidreg/U14/ZN                       |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.410 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[6]/RN |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.006 |   0.430 |    0.416 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |            |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                               |   ^   | clk        |           |       |   0.000 |    0.014 | 
     | clk__L1_I0/A                                      |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.015 | 
     | clk__L1_I0/Z                                      |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.066 | 
     | clk__L2_I8/A                                      |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.069 | 
     | clk__L2_I8/Z                                      |   ^   | clk__L2_N8 | CLKBUF_X3 | 0.058 |   0.113 |    0.127 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[6]/CK |   ^   | clk__L2_N8 | DFFR_X1   | 0.001 |   0.114 |    0.128 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Removal Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[10]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[10]/RN (^) checked with 
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q        (v) triggered by 
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.114
+ Removal                       0.302
+ Phase Shift                   0.000
= Required Time                 0.416
  Arrival Time                  0.430
  Slack Time                    0.014
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                   |           |       |   0.000 |   -0.014 | 
     | clk__L1_I0/A                                       |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.013 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.038 | 
     | clk__L2_I7/A                                       |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.040 | 
     | clk__L2_I7/Z                                       |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.098 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK       |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.099 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q        |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.197 | 
     | u_DataPath/u_memory/U1/A2                          |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.198 | 
     | u_DataPath/u_memory/U1/ZN                          |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.260 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A            |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.260 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z            |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.289 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A            |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.289 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z            |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.329 | 
     | u_DataPath/u_ifidreg/U14/A                         |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.329 | 
     | u_DataPath/u_ifidreg/U14/ZN                        |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.410 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[10]/RN |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.006 |   0.430 |    0.416 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |           |       |   0.000 |    0.014 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.015 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.066 | 
     | clk__L2_I8/A                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.069 | 
     | clk__L2_I8/Z                                       |   ^   | clk__L2_N8 | CLKBUF_X3 | 0.058 |   0.113 |    0.127 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[10]/CK |   ^   | clk__L2_N8 | DFFR_X1   | 0.001 |   0.114 |    0.128 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Removal Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[21]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[21]/RN (^) checked with 
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q        (v) triggered by 
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.115
+ Removal                       0.307
+ Phase Shift                   0.000
= Required Time                 0.422
  Arrival Time                  0.436
  Slack Time                    0.014
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                   |           |       |   0.000 |   -0.014 | 
     | clk__L1_I0/A                                       |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.013 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.038 | 
     | clk__L2_I7/A                                       |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.040 | 
     | clk__L2_I7/Z                                       |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.098 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK       |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.099 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q        |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.197 | 
     | u_DataPath/u_memory/U1/A2                          |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.198 | 
     | u_DataPath/u_memory/U1/ZN                          |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.260 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A            |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.260 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z            |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.289 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A            |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.289 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z            |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.329 | 
     | u_DataPath/u_ifidreg/U14/A                         |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.329 | 
     | u_DataPath/u_ifidreg/U14/ZN                        |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.410 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[21]/RN |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.012 |   0.436 |    0.422 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |           |       |   0.000 |    0.014 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.015 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.066 | 
     | clk__L2_I6/A                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.053 |    0.067 | 
     | clk__L2_I6/Z                                       |   ^   | clk__L2_N6 | CLKBUF_X3 | 0.060 |   0.113 |    0.127 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[21]/CK |   ^   | clk__L2_N6 | DFFR_X1   | 0.002 |   0.115 |    0.129 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Removal Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[2]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[2]/RN (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q       (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.114
+ Removal                       0.302
+ Phase Shift                   0.000
= Required Time                 0.416
  Arrival Time                  0.430
  Slack Time                    0.014
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                       |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                               |   ^   | clk                                   |           |       |   0.000 |   -0.014 | 
     | clk__L1_I0/A                                      |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.013 | 
     | clk__L1_I0/Z                                      |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.038 | 
     | clk__L2_I7/A                                      |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.040 | 
     | clk__L2_I7/Z                                      |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.098 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK      |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.099 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q       |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.197 | 
     | u_DataPath/u_memory/U1/A2                         |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.197 | 
     | u_DataPath/u_memory/U1/ZN                         |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.260 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A           |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.260 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z           |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.289 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A           |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.289 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z           |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.328 | 
     | u_DataPath/u_ifidreg/U14/A                        |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.328 | 
     | u_DataPath/u_ifidreg/U14/ZN                       |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.409 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[2]/RN |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.006 |   0.430 |    0.416 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |            |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                               |   ^   | clk        |           |       |   0.000 |    0.014 | 
     | clk__L1_I0/A                                      |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.015 | 
     | clk__L1_I0/Z                                      |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.066 | 
     | clk__L2_I8/A                                      |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.069 | 
     | clk__L2_I8/Z                                      |   ^   | clk__L2_N8 | CLKBUF_X3 | 0.058 |   0.113 |    0.127 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[2]/CK |   ^   | clk__L2_N8 | DFFR_X1   | 0.001 |   0.114 |    0.128 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Removal Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[4]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[4]/RN (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q       (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.112
+ Removal                       0.304
+ Phase Shift                   0.000
= Required Time                 0.416
  Arrival Time                  0.431
  Slack Time                    0.015
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                       |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                               |   ^   | clk                                   |           |       |   0.000 |   -0.015 | 
     | clk__L1_I0/A                                      |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.014 | 
     | clk__L1_I0/Z                                      |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.037 | 
     | clk__L2_I7/A                                      |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.040 | 
     | clk__L2_I7/Z                                      |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.097 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK      |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.098 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q       |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.197 | 
     | u_DataPath/u_memory/U1/A2                         |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.197 | 
     | u_DataPath/u_memory/U1/ZN                         |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.259 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A           |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.259 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z           |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.289 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A           |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.289 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z           |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.328 | 
     | u_DataPath/u_ifidreg/U14/A                        |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.328 | 
     | u_DataPath/u_ifidreg/U14/ZN                       |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.409 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[4]/RN |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.007 |   0.431 |    0.416 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |            |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                               |   ^   | clk        |           |       |   0.000 |    0.015 | 
     | clk__L1_I0/A                                      |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.016 | 
     | clk__L1_I0/Z                                      |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.067 | 
     | clk__L2_I9/A                                      |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.070 | 
     | clk__L2_I9/Z                                      |   ^   | clk__L2_N9 | CLKBUF_X3 | 0.057 |   0.112 |    0.127 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[4]/CK |   ^   | clk__L2_N9 | DFFR_X1   | 0.001 |   0.112 |    0.127 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Removal Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[1]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[1]/RN (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q       (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.112
+ Removal                       0.304
+ Phase Shift                   0.000
= Required Time                 0.416
  Arrival Time                  0.431
  Slack Time                    0.015
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                       |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                               |   ^   | clk                                   |           |       |   0.000 |   -0.015 | 
     | clk__L1_I0/A                                      |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.014 | 
     | clk__L1_I0/Z                                      |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.037 | 
     | clk__L2_I7/A                                      |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.039 | 
     | clk__L2_I7/Z                                      |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.097 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK      |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.098 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q       |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.196 | 
     | u_DataPath/u_memory/U1/A2                         |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.197 | 
     | u_DataPath/u_memory/U1/ZN                         |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.259 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A           |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.259 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z           |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.288 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A           |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.288 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z           |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.328 | 
     | u_DataPath/u_ifidreg/U14/A                        |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.328 | 
     | u_DataPath/u_ifidreg/U14/ZN                       |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.409 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[1]/RN |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.007 |   0.431 |    0.416 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |            |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                               |   ^   | clk        |           |       |   0.000 |    0.015 | 
     | clk__L1_I0/A                                      |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.016 | 
     | clk__L1_I0/Z                                      |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.067 | 
     | clk__L2_I9/A                                      |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.070 | 
     | clk__L2_I9/Z                                      |   ^   | clk__L2_N9 | CLKBUF_X3 | 0.057 |   0.112 |    0.127 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[1]/CK |   ^   | clk__L2_N9 | DFFR_X1   | 0.001 |   0.112 |    0.127 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Removal Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[3]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[3]/RN (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q       (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.112
+ Removal                       0.304
+ Phase Shift                   0.000
= Required Time                 0.416
  Arrival Time                  0.431
  Slack Time                    0.015
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                       |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                               |   ^   | clk                                   |           |       |   0.000 |   -0.015 | 
     | clk__L1_I0/A                                      |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.014 | 
     | clk__L1_I0/Z                                      |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.037 | 
     | clk__L2_I7/A                                      |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.039 | 
     | clk__L2_I7/Z                                      |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.097 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK      |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.098 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q       |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.196 | 
     | u_DataPath/u_memory/U1/A2                         |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.197 | 
     | u_DataPath/u_memory/U1/ZN                         |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.259 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A           |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.259 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z           |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.288 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A           |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.288 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z           |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.328 | 
     | u_DataPath/u_ifidreg/U14/A                        |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.328 | 
     | u_DataPath/u_ifidreg/U14/ZN                       |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.409 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[3]/RN |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.007 |   0.431 |    0.416 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |            |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                               |   ^   | clk        |           |       |   0.000 |    0.015 | 
     | clk__L1_I0/A                                      |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.016 | 
     | clk__L1_I0/Z                                      |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.067 | 
     | clk__L2_I9/A                                      |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.070 | 
     | clk__L2_I9/Z                                      |   ^   | clk__L2_N9 | CLKBUF_X3 | 0.057 |   0.112 |    0.127 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[3]/CK |   ^   | clk__L2_N9 | DFFR_X1   | 0.001 |   0.112 |    0.127 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Removal Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[5]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[5]/RN (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q       (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.112
+ Removal                       0.304
+ Phase Shift                   0.000
= Required Time                 0.416
  Arrival Time                  0.431
  Slack Time                    0.015
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                       |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                               |   ^   | clk                                   |           |       |   0.000 |   -0.015 | 
     | clk__L1_I0/A                                      |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.014 | 
     | clk__L1_I0/Z                                      |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.037 | 
     | clk__L2_I7/A                                      |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.039 | 
     | clk__L2_I7/Z                                      |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.097 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK      |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.098 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q       |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.196 | 
     | u_DataPath/u_memory/U1/A2                         |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.197 | 
     | u_DataPath/u_memory/U1/ZN                         |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.259 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A           |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.259 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z           |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.288 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A           |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.288 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z           |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.328 | 
     | u_DataPath/u_ifidreg/U14/A                        |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.328 | 
     | u_DataPath/u_ifidreg/U14/ZN                       |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.409 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[5]/RN |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.007 |   0.431 |    0.416 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |            |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                               |   ^   | clk        |           |       |   0.000 |    0.015 | 
     | clk__L1_I0/A                                      |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.016 | 
     | clk__L1_I0/Z                                      |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.067 | 
     | clk__L2_I9/A                                      |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.070 | 
     | clk__L2_I9/Z                                      |   ^   | clk__L2_N9 | CLKBUF_X3 | 0.057 |   0.112 |    0.127 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[5]/CK |   ^   | clk__L2_N9 | DFFR_X1   | 0.001 |   0.112 |    0.127 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Removal Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[0]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[0]/RN (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q       (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.112
+ Removal                       0.304
+ Phase Shift                   0.000
= Required Time                 0.416
  Arrival Time                  0.431
  Slack Time                    0.015
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                       |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                               |   ^   | clk                                   |           |       |   0.000 |   -0.015 | 
     | clk__L1_I0/A                                      |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.015 | 
     | clk__L1_I0/Z                                      |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.037 | 
     | clk__L2_I7/A                                      |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.039 | 
     | clk__L2_I7/Z                                      |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.097 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK      |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.098 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q       |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.196 | 
     | u_DataPath/u_memory/U1/A2                         |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.196 | 
     | u_DataPath/u_memory/U1/ZN                         |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.259 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A           |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.259 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z           |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.288 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A           |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.288 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z           |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.327 | 
     | u_DataPath/u_ifidreg/U14/A                        |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.327 | 
     | u_DataPath/u_ifidreg/U14/ZN                       |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.408 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[0]/RN |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.007 |   0.431 |    0.416 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |            |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                               |   ^   | clk        |           |       |   0.000 |    0.015 | 
     | clk__L1_I0/A                                      |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.016 | 
     | clk__L1_I0/Z                                      |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.067 | 
     | clk__L2_I9/A                                      |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.070 | 
     | clk__L2_I9/Z                                      |   ^   | clk__L2_N9 | CLKBUF_X3 | 0.057 |   0.112 |    0.127 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[0]/CK |   ^   | clk__L2_N9 | DFFR_X1   | 0.000 |   0.112 |    0.127 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Removal Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[15]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[15]/RN (^) checked with 
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q        (v) triggered by 
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.112
+ Removal                       0.302
+ Phase Shift                   0.000
= Required Time                 0.414
  Arrival Time                  0.430
  Slack Time                    0.015
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                   |           |       |   0.000 |   -0.015 | 
     | clk__L1_I0/A                                       |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.015 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.037 | 
     | clk__L2_I7/A                                       |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.039 | 
     | clk__L2_I7/Z                                       |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.096 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK       |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.097 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q        |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.196 | 
     | u_DataPath/u_memory/U1/A2                          |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.196 | 
     | u_DataPath/u_memory/U1/ZN                          |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.258 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A            |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.258 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z            |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.288 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A            |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.288 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z            |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.327 | 
     | u_DataPath/u_ifidreg/U14/A                         |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.327 | 
     | u_DataPath/u_ifidreg/U14/ZN                        |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.408 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[15]/RN |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.006 |   0.430 |    0.414 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |           |       |   0.000 |    0.015 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.016 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.068 | 
     | clk__L2_I7/A                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |    0.070 | 
     | clk__L2_I7/Z                                       |   ^   | clk__L2_N7 | CLKBUF_X3 | 0.057 |   0.112 |    0.127 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[15]/CK |   ^   | clk__L2_N7 | DFFR_X1   | 0.001 |   0.112 |    0.128 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Removal Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[11]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[11]/RN (^) checked with 
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q        (v) triggered by 
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.113
+ Removal                       0.302
+ Phase Shift                   0.000
= Required Time                 0.414
  Arrival Time                  0.430
  Slack Time                    0.016
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                   |           |       |   0.000 |   -0.015 | 
     | clk__L1_I0/A                                       |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.015 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.037 | 
     | clk__L2_I7/A                                       |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.039 | 
     | clk__L2_I7/Z                                       |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.096 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK       |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.097 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q        |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.196 | 
     | u_DataPath/u_memory/U1/A2                          |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.196 | 
     | u_DataPath/u_memory/U1/ZN                          |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.258 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A            |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.258 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z            |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.288 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A            |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.288 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z            |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.327 | 
     | u_DataPath/u_ifidreg/U14/A                         |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.327 | 
     | u_DataPath/u_ifidreg/U14/ZN                        |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.408 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[11]/RN |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.006 |   0.430 |    0.414 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |           |       |   0.000 |    0.016 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.016 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.068 | 
     | clk__L2_I7/A                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |    0.070 | 
     | clk__L2_I7/Z                                       |   ^   | clk__L2_N7 | CLKBUF_X3 | 0.057 |   0.112 |    0.127 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[11]/CK |   ^   | clk__L2_N7 | DFFR_X1   | 0.001 |   0.113 |    0.128 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Removal Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[12]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[12]/RN (^) checked with 
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q        (v) triggered by 
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.112
+ Removal                       0.302
+ Phase Shift                   0.000
= Required Time                 0.414
  Arrival Time                  0.430
  Slack Time                    0.016
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                   |           |       |   0.000 |   -0.015 | 
     | clk__L1_I0/A                                       |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.015 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.037 | 
     | clk__L2_I7/A                                       |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.039 | 
     | clk__L2_I7/Z                                       |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.096 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK       |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.097 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q        |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.196 | 
     | u_DataPath/u_memory/U1/A2                          |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.196 | 
     | u_DataPath/u_memory/U1/ZN                          |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.258 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A            |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.258 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z            |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.288 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A            |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.288 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z            |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.327 | 
     | u_DataPath/u_ifidreg/U14/A                         |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.327 | 
     | u_DataPath/u_ifidreg/U14/ZN                        |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.408 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[12]/RN |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.006 |   0.430 |    0.414 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |           |       |   0.000 |    0.016 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.016 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.068 | 
     | clk__L2_I7/A                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |    0.070 | 
     | clk__L2_I7/Z                                       |   ^   | clk__L2_N7 | CLKBUF_X3 | 0.057 |   0.112 |    0.127 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[12]/CK |   ^   | clk__L2_N7 | DFFR_X1   | 0.001 |   0.112 |    0.128 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Removal Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[13]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[13]/RN (^) checked with 
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q        (v) triggered by 
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.113
+ Removal                       0.302
+ Phase Shift                   0.000
= Required Time                 0.414
  Arrival Time                  0.430
  Slack Time                    0.016
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                   |           |       |   0.000 |   -0.015 | 
     | clk__L1_I0/A                                       |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.015 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.037 | 
     | clk__L2_I7/A                                       |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.039 | 
     | clk__L2_I7/Z                                       |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.096 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK       |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.097 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q        |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.196 | 
     | u_DataPath/u_memory/U1/A2                          |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.196 | 
     | u_DataPath/u_memory/U1/ZN                          |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.258 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A            |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.258 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z            |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.288 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A            |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.288 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z            |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.327 | 
     | u_DataPath/u_ifidreg/U14/A                         |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.327 | 
     | u_DataPath/u_ifidreg/U14/ZN                        |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.408 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[13]/RN |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.006 |   0.430 |    0.414 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |           |       |   0.000 |    0.016 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.016 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.068 | 
     | clk__L2_I7/A                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |    0.070 | 
     | clk__L2_I7/Z                                       |   ^   | clk__L2_N7 | CLKBUF_X3 | 0.057 |   0.112 |    0.127 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[13]/CK |   ^   | clk__L2_N7 | DFFR_X1   | 0.001 |   0.113 |    0.128 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Removal Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[16]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[16]/RN (^) checked with 
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q        (v) triggered by 
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.115
+ Removal                       0.307
+ Phase Shift                   0.000
= Required Time                 0.422
  Arrival Time                  0.438
  Slack Time                    0.016
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                   |           |       |   0.000 |   -0.016 | 
     | clk__L1_I0/A                                       |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.015 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.037 | 
     | clk__L2_I7/A                                       |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.039 | 
     | clk__L2_I7/Z                                       |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.096 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK       |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.097 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q        |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.196 | 
     | u_DataPath/u_memory/U1/A2                          |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.196 | 
     | u_DataPath/u_memory/U1/ZN                          |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.258 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A            |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.258 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z            |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.288 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A            |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.288 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z            |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.327 | 
     | u_DataPath/u_ifidreg/U14/A                         |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.327 | 
     | u_DataPath/u_ifidreg/U14/ZN                        |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.408 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/RN |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.014 |   0.438 |    0.422 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |           |       |   0.000 |    0.016 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.016 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.068 | 
     | clk__L2_I6/A                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.053 |    0.069 | 
     | clk__L2_I6/Z                                       |   ^   | clk__L2_N6 | CLKBUF_X3 | 0.060 |   0.113 |    0.129 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[16]/CK |   ^   | clk__L2_N6 | DFFR_X1   | 0.002 |   0.115 |    0.130 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Removal Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[22]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[22]/RN (^) checked with 
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q        (v) triggered by 
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.115
+ Removal                       0.308
+ Phase Shift                   0.000
= Required Time                 0.423
  Arrival Time                  0.440
  Slack Time                    0.017
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                   |           |       |   0.000 |   -0.017 | 
     | clk__L1_I0/A                                       |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.017 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.035 | 
     | clk__L2_I7/A                                       |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.037 | 
     | clk__L2_I7/Z                                       |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.095 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK       |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.096 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q        |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.194 | 
     | u_DataPath/u_memory/U1/A2                          |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.194 | 
     | u_DataPath/u_memory/U1/ZN                          |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.257 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A            |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.257 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z            |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.286 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A            |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.286 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z            |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.325 | 
     | u_DataPath/u_ifidreg/U14/A                         |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.325 | 
     | u_DataPath/u_ifidreg/U14/ZN                        |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.406 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[22]/RN |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.016 |   0.440 |    0.423 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |           |       |   0.000 |    0.017 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.018 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.069 | 
     | clk__L2_I6/A                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.053 |    0.071 | 
     | clk__L2_I6/Z                                       |   ^   | clk__L2_N6 | CLKBUF_X3 | 0.060 |   0.113 |    0.130 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[22]/CK |   ^   | clk__L2_N6 | DFFR_X1   | 0.002 |   0.115 |    0.132 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Removal Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[18]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[18]/RN (^) checked with 
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q        (v) triggered by 
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.116
+ Removal                       0.309
+ Phase Shift                   0.000
= Required Time                 0.425
  Arrival Time                  0.446
  Slack Time                    0.021
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                   |           |       |   0.000 |   -0.021 | 
     | clk__L1_I0/A                                       |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.020 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.031 | 
     | clk__L2_I7/A                                       |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.034 | 
     | clk__L2_I7/Z                                       |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.091 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK       |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.092 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q        |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.191 | 
     | u_DataPath/u_memory/U1/A2                          |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.191 | 
     | u_DataPath/u_memory/U1/ZN                          |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.253 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A            |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.253 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z            |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.282 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A            |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.282 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z            |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.322 | 
     | u_DataPath/u_ifidreg/U14/A                         |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.322 | 
     | u_DataPath/u_ifidreg/U14/ZN                        |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.403 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[18]/RN |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.022 |   0.446 |    0.425 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |           |       |   0.000 |    0.021 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.022 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.073 | 
     | clk__L2_I6/A                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.053 |    0.074 | 
     | clk__L2_I6/Z                                       |   ^   | clk__L2_N6 | CLKBUF_X3 | 0.060 |   0.113 |    0.134 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[18]/CK |   ^   | clk__L2_N6 | DFFR_X1   | 0.003 |   0.116 |    0.137 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Removal Check with Pin u_DataPath/u_ifidreg/new_pc_reg[15]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[15]/RN      (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.116
+ Removal                       0.309
+ Phase Shift                   0.000
= Required Time                 0.424
  Arrival Time                  0.447
  Slack Time                    0.023
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                       |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                   |           |       |   0.000 |   -0.023 | 
     | clk__L1_I0/A                                 |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.022 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.030 | 
     | clk__L2_I7/A                                 |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.032 | 
     | clk__L2_I7/Z                                 |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.089 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.090 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q  |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.189 | 
     | u_DataPath/u_memory/U1/A2                    |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.189 | 
     | u_DataPath/u_memory/U1/ZN                    |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.251 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A      |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.251 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z      |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.281 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A      |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.281 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z      |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.320 | 
     | u_DataPath/u_ifidreg/U14/A                   |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.320 | 
     | u_DataPath/u_ifidreg/U14/ZN                  |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.401 | 
     | u_DataPath/u_ifidreg/new_pc_reg[15]/RN       |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.023 |   0.447 |    0.424 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |    0.023 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.023 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.075 | 
     | clk__L2_I0/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.078 | 
     | clk__L2_I0/Z                           |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.059 |   0.114 |    0.137 | 
     | u_DataPath/u_ifidreg/new_pc_reg[15]/CK |   ^   | clk__L2_N0 | DFFR_X1   | 0.002 |   0.116 |    0.138 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 24: MET Removal Check with Pin u_DataPath/u_ifidreg/new_pc_reg[0]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[0]/RN       (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.116
+ Removal                       0.309
+ Phase Shift                   0.000
= Required Time                 0.424
  Arrival Time                  0.447
  Slack Time                    0.023
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                       |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                   |           |       |   0.000 |   -0.023 | 
     | clk__L1_I0/A                                 |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.022 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.029 | 
     | clk__L2_I7/A                                 |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.032 | 
     | clk__L2_I7/Z                                 |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.089 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.090 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q  |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.189 | 
     | u_DataPath/u_memory/U1/A2                    |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.189 | 
     | u_DataPath/u_memory/U1/ZN                    |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.251 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A      |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.251 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z      |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.281 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A      |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.281 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z      |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.320 | 
     | u_DataPath/u_ifidreg/U14/A                   |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.320 | 
     | u_DataPath/u_ifidreg/U14/ZN                  |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.401 | 
     | u_DataPath/u_ifidreg/new_pc_reg[0]/RN        |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.023 |   0.447 |    0.424 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                       |       |            |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                   |   ^   | clk        |           |       |   0.000 |    0.023 | 
     | clk__L1_I0/A                          |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.023 | 
     | clk__L1_I0/Z                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.075 | 
     | clk__L2_I0/A                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.078 | 
     | clk__L2_I0/Z                          |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.059 |   0.114 |    0.137 | 
     | u_DataPath/u_ifidreg/new_pc_reg[0]/CK |   ^   | clk__L2_N0 | DFFR_X1   | 0.002 |   0.116 |    0.138 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 25: MET Removal Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[17]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[17]/RN (^) checked with 
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q        (v) triggered by 
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.116
+ Removal                       0.309
+ Phase Shift                   0.000
= Required Time                 0.425
  Arrival Time                  0.448
  Slack Time                    0.023
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                   |           |       |   0.000 |   -0.023 | 
     | clk__L1_I0/A                                       |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.022 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.029 | 
     | clk__L2_I7/A                                       |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.032 | 
     | clk__L2_I7/Z                                       |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.089 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK       |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.090 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q        |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.189 | 
     | u_DataPath/u_memory/U1/A2                          |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.189 | 
     | u_DataPath/u_memory/U1/ZN                          |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.251 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A            |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.251 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z            |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.281 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A            |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.281 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z            |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.320 | 
     | u_DataPath/u_ifidreg/U14/A                         |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.320 | 
     | u_DataPath/u_ifidreg/U14/ZN                        |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.401 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[17]/RN |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.025 |   0.448 |    0.425 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |           |       |   0.000 |    0.023 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.023 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.075 | 
     | clk__L2_I6/A                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.053 |    0.076 | 
     | clk__L2_I6/Z                                       |   ^   | clk__L2_N6 | CLKBUF_X3 | 0.060 |   0.113 |    0.136 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[17]/CK |   ^   | clk__L2_N6 | DFFR_X1   | 0.003 |   0.116 |    0.139 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Removal Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[20]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[20]/RN (^) checked with 
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q        (v) triggered by 
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.116
+ Removal                       0.310
+ Phase Shift                   0.000
= Required Time                 0.426
  Arrival Time                  0.450
  Slack Time                    0.024
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                   |           |       |   0.000 |   -0.024 | 
     | clk__L1_I0/A                                       |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.023 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.028 | 
     | clk__L2_I7/A                                       |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.031 | 
     | clk__L2_I7/Z                                       |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.088 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK       |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.089 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q        |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.187 | 
     | u_DataPath/u_memory/U1/A2                          |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.188 | 
     | u_DataPath/u_memory/U1/ZN                          |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.250 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A            |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.250 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z            |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.279 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A            |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.279 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z            |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.319 | 
     | u_DataPath/u_ifidreg/U14/A                         |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.319 | 
     | u_DataPath/u_ifidreg/U14/ZN                        |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.400 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[20]/RN |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.026 |   0.450 |    0.426 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |           |       |   0.000 |    0.024 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.025 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.076 | 
     | clk__L2_I6/A                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.053 |    0.077 | 
     | clk__L2_I6/Z                                       |   ^   | clk__L2_N6 | CLKBUF_X3 | 0.060 |   0.113 |    0.137 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[20]/CK |   ^   | clk__L2_N6 | DFFR_X1   | 0.003 |   0.116 |    0.140 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Removal Check with Pin u_DataPath/u_ifidreg/new_pc_reg[13]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[13]/RN      (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.114
+ Removal                       0.308
+ Phase Shift                   0.000
= Required Time                 0.422
  Arrival Time                  0.447
  Slack Time                    0.024
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                       |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                   |           |       |   0.000 |   -0.024 | 
     | clk__L1_I0/A                                 |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.024 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.028 | 
     | clk__L2_I7/A                                 |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.030 | 
     | clk__L2_I7/Z                                 |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.088 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.089 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q  |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.187 | 
     | u_DataPath/u_memory/U1/A2                    |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.187 | 
     | u_DataPath/u_memory/U1/ZN                    |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.250 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A      |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.250 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z      |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.279 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A      |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.279 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z      |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.318 | 
     | u_DataPath/u_ifidreg/U14/A                   |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.318 | 
     | u_DataPath/u_ifidreg/U14/ZN                  |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.399 | 
     | u_DataPath/u_ifidreg/new_pc_reg[13]/RN       |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.023 |   0.447 |    0.422 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |    0.024 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.025 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.076 | 
     | clk__L2_I4/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.079 | 
     | clk__L2_I4/Z                           |   ^   | clk__L2_N4 | CLKBUF_X3 | 0.058 |   0.112 |    0.137 | 
     | u_DataPath/u_ifidreg/new_pc_reg[13]/CK |   ^   | clk__L2_N4 | DFFR_X1   | 0.002 |   0.114 |    0.138 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 28: MET Removal Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[19]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[19]/RN (^) checked with 
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q        (v) triggered by 
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.116
+ Removal                       0.310
+ Phase Shift                   0.000
= Required Time                 0.426
  Arrival Time                  0.450
  Slack Time                    0.024
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                   |           |       |   0.000 |   -0.024 | 
     | clk__L1_I0/A                                       |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.024 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.028 | 
     | clk__L2_I7/A                                       |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.030 | 
     | clk__L2_I7/Z                                       |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.087 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK       |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.089 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q        |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.187 | 
     | u_DataPath/u_memory/U1/A2                          |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.187 | 
     | u_DataPath/u_memory/U1/ZN                          |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.249 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A            |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.249 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z            |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.279 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A            |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.279 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z            |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.318 | 
     | u_DataPath/u_ifidreg/U14/A                         |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.318 | 
     | u_DataPath/u_ifidreg/U14/ZN                        |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.399 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[19]/RN |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.027 |   0.450 |    0.426 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |           |       |   0.000 |    0.024 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.025 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.076 | 
     | clk__L2_I6/A                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.001 |   0.053 |    0.078 | 
     | clk__L2_I6/Z                                       |   ^   | clk__L2_N6 | CLKBUF_X3 | 0.060 |   0.113 |    0.137 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[19]/CK |   ^   | clk__L2_N6 | DFFR_X1   | 0.003 |   0.116 |    0.140 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Removal Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[14]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[14]/RN (^) checked with 
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q        (v) triggered by 
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.113
+ Removal                       0.308
+ Phase Shift                   0.000
= Required Time                 0.422
  Arrival Time                  0.446
  Slack Time                    0.024
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                   |           |       |   0.000 |   -0.024 | 
     | clk__L1_I0/A                                       |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.024 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.028 | 
     | clk__L2_I7/A                                       |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.030 | 
     | clk__L2_I7/Z                                       |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.087 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK       |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.088 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q        |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.187 | 
     | u_DataPath/u_memory/U1/A2                          |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.187 | 
     | u_DataPath/u_memory/U1/ZN                          |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.249 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A            |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.249 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z            |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.279 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A            |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.279 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z            |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.318 | 
     | u_DataPath/u_ifidreg/U14/A                         |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.318 | 
     | u_DataPath/u_ifidreg/U14/ZN                        |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.399 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[14]/RN |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.023 |   0.446 |    0.422 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |           |       |   0.000 |    0.024 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.025 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.077 | 
     | clk__L2_I5/A                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |    0.079 | 
     | clk__L2_I5/Z                                       |   ^   | clk__L2_N5 | CLKBUF_X3 | 0.058 |   0.112 |    0.137 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[14]/CK |   ^   | clk__L2_N5 | DFFR_X1   | 0.001 |   0.113 |    0.138 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Removal Check with Pin u_DataPath/u_ifidreg/new_pc_reg[12]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[12]/RN      (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.113
+ Removal                       0.308
+ Phase Shift                   0.000
= Required Time                 0.422
  Arrival Time                  0.447
  Slack Time                    0.025
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                       |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                   |           |       |   0.000 |   -0.025 | 
     | clk__L1_I0/A                                 |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.024 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.027 | 
     | clk__L2_I7/A                                 |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.030 | 
     | clk__L2_I7/Z                                 |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.087 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.088 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q  |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.186 | 
     | u_DataPath/u_memory/U1/A2                    |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.187 | 
     | u_DataPath/u_memory/U1/ZN                    |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.249 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A      |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.249 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z      |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.278 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A      |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.278 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z      |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.318 | 
     | u_DataPath/u_ifidreg/U14/A                   |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.318 | 
     | u_DataPath/u_ifidreg/U14/ZN                  |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.399 | 
     | u_DataPath/u_ifidreg/new_pc_reg[12]/RN       |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.023 |   0.447 |    0.422 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |    0.025 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.026 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.077 | 
     | clk__L2_I2/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.080 | 
     | clk__L2_I2/Z                           |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.057 |   0.112 |    0.137 | 
     | u_DataPath/u_ifidreg/new_pc_reg[12]/CK |   ^   | clk__L2_N2 | DFFR_X1   | 0.001 |   0.113 |    0.138 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 31: MET Removal Check with Pin u_DataPath/u_ifidreg/new_pc_reg[14]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[14]/RN      (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.113
+ Removal                       0.308
+ Phase Shift                   0.000
= Required Time                 0.421
  Arrival Time                  0.447
  Slack Time                    0.025
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                       |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                   |           |       |   0.000 |   -0.025 | 
     | clk__L1_I0/A                                 |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.024 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.027 | 
     | clk__L2_I7/A                                 |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.029 | 
     | clk__L2_I7/Z                                 |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.087 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.088 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q  |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.186 | 
     | u_DataPath/u_memory/U1/A2                    |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.186 | 
     | u_DataPath/u_memory/U1/ZN                    |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.249 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A      |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.249 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z      |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.278 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A      |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.278 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z      |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.317 | 
     | u_DataPath/u_ifidreg/U14/A                   |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.317 | 
     | u_DataPath/u_ifidreg/U14/ZN                  |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.398 | 
     | u_DataPath/u_ifidreg/new_pc_reg[14]/RN       |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.023 |   0.447 |    0.421 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |    0.025 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.026 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.077 | 
     | clk__L2_I3/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.080 | 
     | clk__L2_I3/Z                           |   ^   | clk__L2_N3 | CLKBUF_X3 | 0.057 |   0.112 |    0.137 | 
     | u_DataPath/u_ifidreg/new_pc_reg[14]/CK |   ^   | clk__L2_N3 | DFFR_X1   | 0.001 |   0.113 |    0.138 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 32: MET Removal Check with Pin u_DataPath/u_ifidreg/new_pc_reg[11]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[11]/RN      (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.113
+ Removal                       0.308
+ Phase Shift                   0.000
= Required Time                 0.422
  Arrival Time                  0.447
  Slack Time                    0.025
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                       |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                   |           |       |   0.000 |   -0.025 | 
     | clk__L1_I0/A                                 |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.025 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.027 | 
     | clk__L2_I7/A                                 |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.029 | 
     | clk__L2_I7/Z                                 |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.087 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.088 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q  |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.186 | 
     | u_DataPath/u_memory/U1/A2                    |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.186 | 
     | u_DataPath/u_memory/U1/ZN                    |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.249 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A      |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.249 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z      |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.278 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A      |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.278 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z      |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.317 | 
     | u_DataPath/u_ifidreg/U14/A                   |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.317 | 
     | u_DataPath/u_ifidreg/U14/ZN                  |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.398 | 
     | u_DataPath/u_ifidreg/new_pc_reg[11]/RN       |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.023 |   0.447 |    0.422 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |    0.025 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.026 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.077 | 
     | clk__L2_I1/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.080 | 
     | clk__L2_I1/Z                           |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.057 |   0.112 |    0.138 | 
     | u_DataPath/u_ifidreg/new_pc_reg[11]/CK |   ^   | clk__L2_N1 | DFFR_X1   | 0.001 |   0.113 |    0.139 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 33: MET Removal Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[25]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[25]/RN (^) checked with 
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q        (v) triggered by 
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.114
+ Removal                       0.309
+ Phase Shift                   0.000
= Required Time                 0.423
  Arrival Time                  0.452
  Slack Time                    0.029
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                   |           |       |   0.000 |   -0.029 | 
     | clk__L1_I0/A                                       |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.028 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.023 | 
     | clk__L2_I7/A                                       |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.025 | 
     | clk__L2_I7/Z                                       |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.083 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK       |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.084 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q        |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.182 | 
     | u_DataPath/u_memory/U1/A2                          |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.182 | 
     | u_DataPath/u_memory/U1/ZN                          |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.245 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A            |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.245 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z            |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.274 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A            |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.274 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z            |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.313 | 
     | u_DataPath/u_ifidreg/U14/A                         |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.313 | 
     | u_DataPath/u_ifidreg/U14/ZN                        |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.394 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[25]/RN |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.029 |   0.452 |    0.423 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |           |       |   0.000 |    0.029 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.030 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.081 | 
     | clk__L2_I4/A                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.084 | 
     | clk__L2_I4/Z                                       |   ^   | clk__L2_N4 | CLKBUF_X3 | 0.058 |   0.112 |    0.141 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[25]/CK |   ^   | clk__L2_N4 | DFFR_X1   | 0.002 |   0.114 |    0.143 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Removal Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[24]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[24]/RN (^) checked with 
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q        (v) triggered by 
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.113
+ Removal                       0.309
+ Phase Shift                   0.000
= Required Time                 0.423
  Arrival Time                  0.452
  Slack Time                    0.030
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                   |           |       |   0.000 |   -0.030 | 
     | clk__L1_I0/A                                       |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.029 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.023 | 
     | clk__L2_I7/A                                       |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.025 | 
     | clk__L2_I7/Z                                       |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.082 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK       |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.083 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q        |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.182 | 
     | u_DataPath/u_memory/U1/A2                          |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.182 | 
     | u_DataPath/u_memory/U1/ZN                          |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.244 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A            |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.244 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z            |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.274 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A            |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.274 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z            |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.313 | 
     | u_DataPath/u_ifidreg/U14/A                         |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.313 | 
     | u_DataPath/u_ifidreg/U14/ZN                        |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.394 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[24]/RN |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.028 |   0.452 |    0.423 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |           |       |   0.000 |    0.030 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.030 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.082 | 
     | clk__L2_I5/A                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |    0.084 | 
     | clk__L2_I5/Z                                       |   ^   | clk__L2_N5 | CLKBUF_X3 | 0.058 |   0.112 |    0.142 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[24]/CK |   ^   | clk__L2_N5 | DFFR_X1   | 0.001 |   0.113 |    0.143 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Removal Check with Pin u_DataPath/u_ifidreg/instruction_decode_
reg[23]/CK 
Endpoint:   u_DataPath/u_ifidreg/instruction_decode_reg[23]/RN (^) checked with 
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q        (v) triggered by 
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.113
+ Removal                       0.309
+ Phase Shift                   0.000
= Required Time                 0.423
  Arrival Time                  0.452
  Slack Time                    0.030
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                   |           |       |   0.000 |   -0.030 | 
     | clk__L1_I0/A                                       |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.029 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.022 | 
     | clk__L2_I7/A                                       |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.025 | 
     | clk__L2_I7/Z                                       |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.082 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK       |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.083 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q        |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.182 | 
     | u_DataPath/u_memory/U1/A2                          |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.182 | 
     | u_DataPath/u_memory/U1/ZN                          |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.244 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A            |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.244 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z            |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.274 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A            |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.274 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z            |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.313 | 
     | u_DataPath/u_ifidreg/U14/A                         |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.313 | 
     | u_DataPath/u_ifidreg/U14/ZN                        |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.394 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[23]/RN |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.029 |   0.452 |    0.423 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |           |       |   0.000 |    0.030 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.030 | 
     | clk__L1_I0/Z                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.082 | 
     | clk__L2_I5/A                                       |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |    0.084 | 
     | clk__L2_I5/Z                                       |   ^   | clk__L2_N5 | CLKBUF_X3 | 0.058 |   0.112 |    0.142 | 
     | u_DataPath/u_ifidreg/instruction_decode_reg[23]/CK |   ^   | clk__L2_N5 | DFFR_X1   | 0.001 |   0.113 |    0.143 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Removal Check with Pin u_DataPath/u_ifidreg/new_pc_reg[8]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[8]/RN       (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.113
+ Removal                       0.310
+ Phase Shift                   0.000
= Required Time                 0.423
  Arrival Time                  0.456
  Slack Time                    0.034
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                       |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                   |           |       |   0.000 |   -0.034 | 
     | clk__L1_I0/A                                 |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.033 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.019 | 
     | clk__L2_I7/A                                 |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.021 | 
     | clk__L2_I7/Z                                 |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.078 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.079 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q  |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.178 | 
     | u_DataPath/u_memory/U1/A2                    |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.178 | 
     | u_DataPath/u_memory/U1/ZN                    |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.240 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A      |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.240 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z      |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.270 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A      |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.270 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z      |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.309 | 
     | u_DataPath/u_ifidreg/U14/A                   |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.309 | 
     | u_DataPath/u_ifidreg/U14/ZN                  |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.390 | 
     | u_DataPath/u_ifidreg/new_pc_reg[8]/RN        |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.033 |   0.456 |    0.423 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                       |       |            |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                   |   ^   | clk        |           |       |   0.000 |    0.034 | 
     | clk__L1_I0/A                          |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.034 | 
     | clk__L1_I0/Z                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.086 | 
     | clk__L2_I5/A                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |    0.088 | 
     | clk__L2_I5/Z                          |   ^   | clk__L2_N5 | CLKBUF_X3 | 0.058 |   0.112 |    0.146 | 
     | u_DataPath/u_ifidreg/new_pc_reg[8]/CK |   ^   | clk__L2_N5 | DFFR_X1   | 0.001 |   0.113 |    0.147 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 37: MET Removal Check with Pin u_DataPath/u_ifidreg/new_pc_reg[19]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[19]/RN      (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.113
+ Removal                       0.310
+ Phase Shift                   0.000
= Required Time                 0.423
  Arrival Time                  0.458
  Slack Time                    0.035
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                       |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                   |           |       |   0.000 |   -0.035 | 
     | clk__L1_I0/A                                 |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.035 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.017 | 
     | clk__L2_I7/A                                 |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.019 | 
     | clk__L2_I7/Z                                 |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.076 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.078 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q  |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.176 | 
     | u_DataPath/u_memory/U1/A2                    |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.176 | 
     | u_DataPath/u_memory/U1/ZN                    |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.238 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A      |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.238 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z      |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.268 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A      |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.268 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z      |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.307 | 
     | u_DataPath/u_ifidreg/U14/A                   |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.307 | 
     | u_DataPath/u_ifidreg/U14/ZN                  |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.388 | 
     | u_DataPath/u_ifidreg/new_pc_reg[19]/RN       |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.034 |   0.458 |    0.423 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |    0.035 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.036 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.087 | 
     | clk__L2_I5/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |    0.090 | 
     | clk__L2_I5/Z                           |   ^   | clk__L2_N5 | CLKBUF_X3 | 0.058 |   0.112 |    0.148 | 
     | u_DataPath/u_ifidreg/new_pc_reg[19]/CK |   ^   | clk__L2_N5 | DFFR_X1   | 0.001 |   0.113 |    0.148 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 38: MET Removal Check with Pin u_DataPath/u_ifidreg/new_pc_reg[7]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[7]/RN       (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.113
+ Removal                       0.310
+ Phase Shift                   0.000
= Required Time                 0.423
  Arrival Time                  0.461
  Slack Time                    0.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                       |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                   |           |       |   0.000 |   -0.038 | 
     | clk__L1_I0/A                                 |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.037 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.014 | 
     | clk__L2_I7/A                                 |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.017 | 
     | clk__L2_I7/Z                                 |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.074 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.075 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q  |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.174 | 
     | u_DataPath/u_memory/U1/A2                    |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.174 | 
     | u_DataPath/u_memory/U1/ZN                    |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.236 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A      |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.236 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z      |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.265 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A      |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.265 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z      |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.305 | 
     | u_DataPath/u_ifidreg/U14/A                   |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.305 | 
     | u_DataPath/u_ifidreg/U14/ZN                  |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.386 | 
     | u_DataPath/u_ifidreg/new_pc_reg[7]/RN        |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.037 |   0.461 |    0.423 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                       |       |            |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                   |   ^   | clk        |           |       |   0.000 |    0.038 | 
     | clk__L1_I0/A                          |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.039 | 
     | clk__L1_I0/Z                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.090 | 
     | clk__L2_I5/A                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |    0.092 | 
     | clk__L2_I5/Z                          |   ^   | clk__L2_N5 | CLKBUF_X3 | 0.058 |   0.112 |    0.150 | 
     | u_DataPath/u_ifidreg/new_pc_reg[7]/CK |   ^   | clk__L2_N5 | DFFR_X1   | 0.001 |   0.113 |    0.151 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 39: MET Removal Check with Pin u_DataPath/u_ifidreg/new_pc_reg[16]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[16]/RN      (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.115
+ Removal                       0.310
+ Phase Shift                   0.000
= Required Time                 0.426
  Arrival Time                  0.464
  Slack Time                    0.039
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                       |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                   |           |       |   0.000 |   -0.038 | 
     | clk__L1_I0/A                                 |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.038 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.014 | 
     | clk__L2_I7/A                                 |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.016 | 
     | clk__L2_I7/Z                                 |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.073 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.074 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q  |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.173 | 
     | u_DataPath/u_memory/U1/A2                    |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.173 | 
     | u_DataPath/u_memory/U1/ZN                    |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.235 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A      |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.235 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z      |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.265 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A      |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.265 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z      |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.304 | 
     | u_DataPath/u_ifidreg/U14/A                   |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.304 | 
     | u_DataPath/u_ifidreg/U14/ZN                  |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.385 | 
     | u_DataPath/u_ifidreg/new_pc_reg[16]/RN       |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.040 |   0.464 |    0.426 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |    0.039 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.039 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.091 | 
     | clk__L2_I0/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.093 | 
     | clk__L2_I0/Z                           |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.059 |   0.114 |    0.152 | 
     | u_DataPath/u_ifidreg/new_pc_reg[16]/CK |   ^   | clk__L2_N0 | DFFR_X1   | 0.002 |   0.116 |    0.154 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 40: MET Removal Check with Pin u_DataPath/u_ifidreg/new_pc_reg[10]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[10]/RN      (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.115
+ Removal                       0.310
+ Phase Shift                   0.000
= Required Time                 0.425
  Arrival Time                  0.464
  Slack Time                    0.039
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                       |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                   |           |       |   0.000 |   -0.039 | 
     | clk__L1_I0/A                                 |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.038 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.013 | 
     | clk__L2_I7/A                                 |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.016 | 
     | clk__L2_I7/Z                                 |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.073 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.074 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q  |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.173 | 
     | u_DataPath/u_memory/U1/A2                    |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.173 | 
     | u_DataPath/u_memory/U1/ZN                    |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.235 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A      |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.235 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z      |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.265 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A      |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.265 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z      |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.304 | 
     | u_DataPath/u_ifidreg/U14/A                   |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.304 | 
     | u_DataPath/u_ifidreg/U14/ZN                  |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.385 | 
     | u_DataPath/u_ifidreg/new_pc_reg[10]/RN       |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.040 |   0.464 |    0.425 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |    0.039 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.040 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.091 | 
     | clk__L2_I0/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.094 | 
     | clk__L2_I0/Z                           |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.059 |   0.114 |    0.153 | 
     | u_DataPath/u_ifidreg/new_pc_reg[10]/CK |   ^   | clk__L2_N0 | DFFR_X1   | 0.001 |   0.115 |    0.154 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 41: MET Removal Check with Pin u_DataPath/u_ifidreg/new_pc_reg[23]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[23]/RN      (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.115
+ Removal                       0.310
+ Phase Shift                   0.000
= Required Time                 0.425
  Arrival Time                  0.464
  Slack Time                    0.039
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                       |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                   |           |       |   0.000 |   -0.039 | 
     | clk__L1_I0/A                                 |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.038 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.013 | 
     | clk__L2_I7/A                                 |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.016 | 
     | clk__L2_I7/Z                                 |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.073 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.074 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q  |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.172 | 
     | u_DataPath/u_memory/U1/A2                    |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.173 | 
     | u_DataPath/u_memory/U1/ZN                    |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.235 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A      |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.235 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z      |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.264 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A      |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.264 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z      |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.304 | 
     | u_DataPath/u_ifidreg/U14/A                   |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.304 | 
     | u_DataPath/u_ifidreg/U14/ZN                  |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.385 | 
     | u_DataPath/u_ifidreg/new_pc_reg[23]/RN       |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.040 |   0.464 |    0.425 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |    0.039 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.040 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.091 | 
     | clk__L2_I0/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.094 | 
     | clk__L2_I0/Z                           |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.059 |   0.114 |    0.153 | 
     | u_DataPath/u_ifidreg/new_pc_reg[23]/CK |   ^   | clk__L2_N0 | DFFR_X1   | 0.001 |   0.115 |    0.154 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 42: MET Removal Check with Pin u_DataPath/u_ifidreg/new_pc_reg[4]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[4]/RN       (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.115
+ Removal                       0.310
+ Phase Shift                   0.000
= Required Time                 0.425
  Arrival Time                  0.464
  Slack Time                    0.039
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                       |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                   |           |       |   0.000 |   -0.039 | 
     | clk__L1_I0/A                                 |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.038 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.013 | 
     | clk__L2_I7/A                                 |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.015 | 
     | clk__L2_I7/Z                                 |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.073 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.074 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q  |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.172 | 
     | u_DataPath/u_memory/U1/A2                    |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.173 | 
     | u_DataPath/u_memory/U1/ZN                    |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.235 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A      |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.235 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z      |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.264 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A      |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.264 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z      |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.304 | 
     | u_DataPath/u_ifidreg/U14/A                   |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.304 | 
     | u_DataPath/u_ifidreg/U14/ZN                  |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.385 | 
     | u_DataPath/u_ifidreg/new_pc_reg[4]/RN        |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.040 |   0.464 |    0.425 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                       |       |            |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                   |   ^   | clk        |           |       |   0.000 |    0.039 | 
     | clk__L1_I0/A                          |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.040 | 
     | clk__L1_I0/Z                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.091 | 
     | clk__L2_I0/A                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.094 | 
     | clk__L2_I0/Z                          |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.059 |   0.114 |    0.153 | 
     | u_DataPath/u_ifidreg/new_pc_reg[4]/CK |   ^   | clk__L2_N0 | DFFR_X1   | 0.001 |   0.115 |    0.154 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 43: MET Removal Check with Pin u_DataPath/u_ifidreg/new_pc_reg[20]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[20]/RN      (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.113
+ Removal                       0.310
+ Phase Shift                   0.000
= Required Time                 0.423
  Arrival Time                  0.462
  Slack Time                    0.039
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                       |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                   |           |       |   0.000 |   -0.039 | 
     | clk__L1_I0/A                                 |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.038 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.013 | 
     | clk__L2_I7/A                                 |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.015 | 
     | clk__L2_I7/Z                                 |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.073 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.074 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q  |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.172 | 
     | u_DataPath/u_memory/U1/A2                    |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.173 | 
     | u_DataPath/u_memory/U1/ZN                    |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.235 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A      |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.235 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z      |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.264 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A      |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.264 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z      |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.304 | 
     | u_DataPath/u_ifidreg/U14/A                   |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.304 | 
     | u_DataPath/u_ifidreg/U14/ZN                  |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.385 | 
     | u_DataPath/u_ifidreg/new_pc_reg[20]/RN       |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.038 |   0.462 |    0.423 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |    0.039 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.040 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.091 | 
     | clk__L2_I5/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |    0.093 | 
     | clk__L2_I5/Z                           |   ^   | clk__L2_N5 | CLKBUF_X3 | 0.058 |   0.112 |    0.151 | 
     | u_DataPath/u_ifidreg/new_pc_reg[20]/CK |   ^   | clk__L2_N5 | DFFR_X1   | 0.001 |   0.113 |    0.152 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 44: MET Removal Check with Pin u_DataPath/u_ifidreg/new_pc_reg[1]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[1]/RN       (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.114
+ Removal                       0.310
+ Phase Shift                   0.000
= Required Time                 0.424
  Arrival Time                  0.464
  Slack Time                    0.039
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                       |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                   |           |       |   0.000 |   -0.039 | 
     | clk__L1_I0/A                                 |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.038 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.013 | 
     | clk__L2_I7/A                                 |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.015 | 
     | clk__L2_I7/Z                                 |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.073 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.074 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q  |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.172 | 
     | u_DataPath/u_memory/U1/A2                    |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.172 | 
     | u_DataPath/u_memory/U1/ZN                    |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.235 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A      |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.235 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z      |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.264 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A      |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.264 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z      |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.303 | 
     | u_DataPath/u_ifidreg/U14/A                   |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.303 | 
     | u_DataPath/u_ifidreg/U14/ZN                  |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.384 | 
     | u_DataPath/u_ifidreg/new_pc_reg[1]/RN        |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.040 |   0.464 |    0.424 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                       |       |            |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                   |   ^   | clk        |           |       |   0.000 |    0.039 | 
     | clk__L1_I0/A                          |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.040 | 
     | clk__L1_I0/Z                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.091 | 
     | clk__L2_I0/A                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.094 | 
     | clk__L2_I0/Z                          |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.059 |   0.114 |    0.153 | 
     | u_DataPath/u_ifidreg/new_pc_reg[1]/CK |   ^   | clk__L2_N0 | DFFR_X1   | 0.001 |   0.114 |    0.154 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 45: MET Removal Check with Pin u_DataPath/u_ifidreg/new_pc_reg[22]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[22]/RN      (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.114
+ Removal                       0.310
+ Phase Shift                   0.000
= Required Time                 0.424
  Arrival Time                  0.464
  Slack Time                    0.039
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                       |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                   |           |       |   0.000 |   -0.039 | 
     | clk__L1_I0/A                                 |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.038 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.013 | 
     | clk__L2_I7/A                                 |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.015 | 
     | clk__L2_I7/Z                                 |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.073 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.074 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q  |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.172 | 
     | u_DataPath/u_memory/U1/A2                    |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.172 | 
     | u_DataPath/u_memory/U1/ZN                    |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.235 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A      |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.235 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z      |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.264 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A      |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.264 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z      |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.303 | 
     | u_DataPath/u_ifidreg/U14/A                   |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.303 | 
     | u_DataPath/u_ifidreg/U14/ZN                  |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.384 | 
     | u_DataPath/u_ifidreg/new_pc_reg[22]/RN       |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.040 |   0.464 |    0.424 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |    0.039 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.040 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.091 | 
     | clk__L2_I0/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.094 | 
     | clk__L2_I0/Z                           |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.059 |   0.114 |    0.153 | 
     | u_DataPath/u_ifidreg/new_pc_reg[22]/CK |   ^   | clk__L2_N0 | DFFR_X1   | 0.001 |   0.114 |    0.154 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 46: MET Removal Check with Pin u_DataPath/u_ifidreg/new_pc_reg[17]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[17]/RN      (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.115
+ Removal                       0.310
+ Phase Shift                   0.000
= Required Time                 0.425
  Arrival Time                  0.464
  Slack Time                    0.039
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                       |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                   |           |       |   0.000 |   -0.039 | 
     | clk__L1_I0/A                                 |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.038 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.013 | 
     | clk__L2_I7/A                                 |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.015 | 
     | clk__L2_I7/Z                                 |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.073 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.074 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q  |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.172 | 
     | u_DataPath/u_memory/U1/A2                    |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.172 | 
     | u_DataPath/u_memory/U1/ZN                    |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.235 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A      |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.235 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z      |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.264 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A      |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.264 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z      |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.303 | 
     | u_DataPath/u_ifidreg/U14/A                   |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.303 | 
     | u_DataPath/u_ifidreg/U14/ZN                  |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.384 | 
     | u_DataPath/u_ifidreg/new_pc_reg[17]/RN       |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.040 |   0.464 |    0.425 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |    0.039 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.040 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.091 | 
     | clk__L2_I0/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.094 | 
     | clk__L2_I0/Z                           |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.059 |   0.114 |    0.153 | 
     | u_DataPath/u_ifidreg/new_pc_reg[17]/CK |   ^   | clk__L2_N0 | DFFR_X1   | 0.001 |   0.115 |    0.154 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 47: MET Removal Check with Pin u_DataPath/u_ifidreg/new_pc_reg[6]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[6]/RN       (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.113
+ Removal                       0.310
+ Phase Shift                   0.000
= Required Time                 0.423
  Arrival Time                  0.463
  Slack Time                    0.040
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                       |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                   |           |       |   0.000 |   -0.040 | 
     | clk__L1_I0/A                                 |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.040 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.012 | 
     | clk__L2_I7/A                                 |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.014 | 
     | clk__L2_I7/Z                                 |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.072 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.073 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q  |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.171 | 
     | u_DataPath/u_memory/U1/A2                    |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.171 | 
     | u_DataPath/u_memory/U1/ZN                    |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.234 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A      |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.234 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z      |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.263 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A      |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.263 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z      |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.302 | 
     | u_DataPath/u_ifidreg/U14/A                   |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.302 | 
     | u_DataPath/u_ifidreg/U14/ZN                  |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.383 | 
     | u_DataPath/u_ifidreg/new_pc_reg[6]/RN        |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.039 |   0.463 |    0.423 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                       |       |            |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                   |   ^   | clk        |           |       |   0.000 |    0.040 | 
     | clk__L1_I0/A                          |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.041 | 
     | clk__L1_I0/Z                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.092 | 
     | clk__L2_I5/A                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |    0.095 | 
     | clk__L2_I5/Z                          |   ^   | clk__L2_N5 | CLKBUF_X3 | 0.058 |   0.112 |    0.152 | 
     | u_DataPath/u_ifidreg/new_pc_reg[6]/CK |   ^   | clk__L2_N5 | DFFR_X1   | 0.001 |   0.113 |    0.153 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 48: MET Removal Check with Pin u_DataPath/u_ifidreg/new_pc_reg[21]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[21]/RN      (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.113
+ Removal                       0.310
+ Phase Shift                   0.000
= Required Time                 0.423
  Arrival Time                  0.463
  Slack Time                    0.041
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                       |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                   |           |       |   0.000 |   -0.041 | 
     | clk__L1_I0/A                                 |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.040 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.011 | 
     | clk__L2_I7/A                                 |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.014 | 
     | clk__L2_I7/Z                                 |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.071 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.072 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q  |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.171 | 
     | u_DataPath/u_memory/U1/A2                    |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.171 | 
     | u_DataPath/u_memory/U1/ZN                    |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.233 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A      |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.233 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z      |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.263 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A      |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.263 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z      |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.302 | 
     | u_DataPath/u_ifidreg/U14/A                   |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.302 | 
     | u_DataPath/u_ifidreg/U14/ZN                  |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.383 | 
     | u_DataPath/u_ifidreg/new_pc_reg[21]/RN       |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.040 |   0.463 |    0.423 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk        |           |       |   0.000 |    0.041 | 
     | clk__L1_I0/A                           |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.041 | 
     | clk__L1_I0/Z                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.093 | 
     | clk__L2_I5/A                           |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |    0.095 | 
     | clk__L2_I5/Z                           |   ^   | clk__L2_N5 | CLKBUF_X3 | 0.058 |   0.112 |    0.153 | 
     | u_DataPath/u_ifidreg/new_pc_reg[21]/CK |   ^   | clk__L2_N5 | DFFR_X1   | 0.001 |   0.113 |    0.154 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 49: MET Removal Check with Pin u_DataPath/u_ifidreg/new_pc_reg[9]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[9]/RN       (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.113
+ Removal                       0.310
+ Phase Shift                   0.000
= Required Time                 0.422
  Arrival Time                  0.463
  Slack Time                    0.041
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                       |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                   |           |       |   0.000 |   -0.041 | 
     | clk__L1_I0/A                                 |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.040 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.011 | 
     | clk__L2_I7/A                                 |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.014 | 
     | clk__L2_I7/Z                                 |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.071 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.072 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q  |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.171 | 
     | u_DataPath/u_memory/U1/A2                    |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.171 | 
     | u_DataPath/u_memory/U1/ZN                    |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.233 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A      |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.233 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z      |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.263 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A      |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.263 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z      |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.302 | 
     | u_DataPath/u_ifidreg/U14/A                   |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.302 | 
     | u_DataPath/u_ifidreg/U14/ZN                  |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.383 | 
     | u_DataPath/u_ifidreg/new_pc_reg[9]/RN        |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.039 |   0.463 |    0.422 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                       |       |            |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                   |   ^   | clk        |           |       |   0.000 |    0.041 | 
     | clk__L1_I0/A                          |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.042 | 
     | clk__L1_I0/Z                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.093 | 
     | clk__L2_I3/A                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.055 |    0.096 | 
     | clk__L2_I3/Z                          |   ^   | clk__L2_N3 | CLKBUF_X3 | 0.057 |   0.112 |    0.153 | 
     | u_DataPath/u_ifidreg/new_pc_reg[9]/CK |   ^   | clk__L2_N3 | DFFR_X1   | 0.000 |   0.113 |    0.153 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 50: MET Removal Check with Pin u_DataPath/u_ifidreg/new_pc_reg[5]/CK 
Endpoint:   u_DataPath/u_ifidreg/new_pc_reg[5]/RN       (^) checked with  
leading edge of 'clk'
Beginpoint: u_DataPath/u_exmemreg/controls_out_reg[1]/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.113
+ Removal                       0.310
+ Phase Shift                   0.000
= Required Time                 0.423
  Arrival Time                  0.464
  Slack Time                    0.041
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                       |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                   |           |       |   0.000 |   -0.041 | 
     | clk__L1_I0/A                                 |   ^   | clk                                   | CLKBUF_X3 | 0.001 |   0.001 |   -0.040 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.051 |   0.052 |    0.011 | 
     | clk__L2_I7/A                                 |   ^   | clk__L1_N0                            | CLKBUF_X3 | 0.002 |   0.055 |    0.014 | 
     | clk__L2_I7/Z                                 |   ^   | clk__L2_N7                            | CLKBUF_X3 | 0.057 |   0.112 |    0.071 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/CK |   ^   | clk__L2_N7                            | DFF_X1    | 0.001 |   0.113 |    0.072 | 
     | u_DataPath/u_exmemreg/controls_out_reg[1]/Q  |   v   | u_DataPath/cw_tomem_i[1]              | DFF_X1    | 0.098 |   0.211 |    0.170 | 
     | u_DataPath/u_memory/U1/A2                    |   v   | u_DataPath/cw_tomem_i[1]              | OR2_X1    | 0.000 |   0.212 |    0.171 | 
     | u_DataPath/u_memory/U1/ZN                    |   v   | u_DataPath/flush_i                    | OR2_X1    | 0.062 |   0.274 |    0.233 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/A      |   v   | u_DataPath/flush_i                    | CLKBUF_X1 | 0.000 |   0.274 |    0.233 | 
     | u_DataPath/u_ifidreg/FE_PHC11_flush_i/Z      |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.030 |   0.303 |    0.262 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/A      |   v   | u_DataPath/u_ifidreg/FE_PHN11_flush_i | CLKBUF_X1 | 0.000 |   0.303 |    0.262 | 
     | u_DataPath/u_ifidreg/FE_PHC45_flush_i/Z      |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | CLKBUF_X1 | 0.039 |   0.343 |    0.302 | 
     | u_DataPath/u_ifidreg/U14/A                   |   v   | u_DataPath/u_ifidreg/FE_PHN45_flush_i | INV_X4    | 0.000 |   0.343 |    0.302 | 
     | u_DataPath/u_ifidreg/U14/ZN                  |   ^   | u_DataPath/u_ifidreg/n202             | INV_X4    | 0.081 |   0.424 |    0.383 | 
     | u_DataPath/u_ifidreg/new_pc_reg[5]/RN        |   ^   | u_DataPath/u_ifidreg/n202             | DFFR_X1   | 0.040 |   0.464 |    0.423 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                       |       |            |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                   |   ^   | clk        |           |       |   0.000 |    0.041 | 
     | clk__L1_I0/A                          |   ^   | clk        | CLKBUF_X3 | 0.001 |   0.001 |    0.042 | 
     | clk__L1_I0/Z                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.051 |   0.052 |    0.093 | 
     | clk__L2_I5/A                          |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.054 |    0.095 | 
     | clk__L2_I5/Z                          |   ^   | clk__L2_N5 | CLKBUF_X3 | 0.058 |   0.112 |    0.153 | 
     | u_DataPath/u_ifidreg/new_pc_reg[5]/CK |   ^   | clk__L2_N5 | DFFR_X1   | 0.001 |   0.113 |    0.154 | 
     +-----------------------------------------------------------------------------------------------------+ 

