,Parameter,,Nominal,,,,,,,FS,,SF,,SS,,FF
,c018bcd_gen2_v1d6_usage.scs,,tt_lib,,,,,,,fs_lib,,sf_lib,,ss_lib,,ff_lib
,c018bcd_gen2_v1d6_usage.scs,,pre_simu,,,,,,,nom,,nom,,nom,,nom
,param_test,,,,,,,,,<unspecified section>,,<unspecified section>,,<unspecified section>,,<unspecified section>


Test,Output,Nominal Spec,Nominal,Spec,Weight,Pass/Fail,Min,Max,FS Spec,FS,SF Spec,SF,SS Spec,SS,FF Spec,FF
THESIS:TB_TOP_64_64_8:1,/clk,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/EN,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/RW,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/X_ADDRESS_IN<2:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/Y_ADDRESS_IN<5:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/reset,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/Z_BUS<7:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/SA_IN<1:8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/SA_IN<9:16>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/SA_VO<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/net1<0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/SA_VO<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/net1<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/SA_VO<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/net1<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/SA_VO<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/net1<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/SA_VO<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/net1<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/SA_VO<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/net1<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/SA_VO<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/net1<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/SA_VO<8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/net1<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/WRITE_L,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/READ_L_1,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/DVLP_L,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/PRE_L,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/SA_EN_L,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/Z_SA<0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/Z_SA<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/Z_SA<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/Z_SA<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/Z_SA<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/Z_SA<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/Z_SA<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/Z_SA<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/P<55>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/P<54>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/P<53>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/P<52>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/P<51>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/P<50>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/P<49>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/P<48>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/N<56>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/N<55>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/N<54>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/N<53>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/N<52>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/N<51>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/N<50>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,/TOP/RRAM_ANALOG/N<49>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,READ_2,,10,,,,10,14,,10,,10,,10,,14
THESIS:TB_TOP_64_64_8:1,WRITE_1_7,< -2.31,-3.117,"< (-0.7 * VAR(""VDDW""))",,pass,-3.179,-3.013,< -2.31,-3.146,< -2.31,-3.115,< -2.31,-3.013,< -2.31,-3.179
THESIS:TB_TOP_64_64_8:1,WRITE_1_6,> 2.31,2.6,"> (0.7 * VAR(""VDDW""))",,pass,2.555,2.626,> 2.31,2.616,> 2.31,2.577,> 2.31,2.555,> 2.31,2.626
THESIS:TB_TOP_64_64_8:1,WRITE_1_5,< -2.31,-3.116,"< (-0.7 * VAR(""VDDW""))",,pass,-3.18,-3.01,< -2.31,-3.147,< -2.31,-3.114,< -2.31,-3.01,< -2.31,-3.18
THESIS:TB_TOP_64_64_8:1,WRITE_1_4,> 2.31,2.6,"> (0.7 * VAR(""VDDW""))",,pass,2.555,2.627,> 2.31,2.617,> 2.31,2.577,> 2.31,2.555,> 2.31,2.627
THESIS:TB_TOP_64_64_8:1,WRITE_1_3,< -2.31,-3.117,"< (-0.7 * VAR(""VDDW""))",,pass,-3.181,-3.011,< -2.31,-3.147,< -2.31,-3.115,< -2.31,-3.011,< -2.31,-3.181
THESIS:TB_TOP_64_64_8:1,WRITE_1_2,> 2.31,2.6,"> (0.7 * VAR(""VDDW""))",,pass,2.555,2.627,> 2.31,2.617,> 2.31,2.578,> 2.31,2.555,> 2.31,2.627
THESIS:TB_TOP_64_64_8:1,WRITE_1_1,< -2.31,-3.118,"< (-0.7 * VAR(""VDDW""))",,pass,-3.182,-3.012,< -2.31,-3.148,< -2.31,-3.116,< -2.31,-3.012,< -2.31,-3.182
THESIS:TB_TOP_64_64_8:1,WRITE_1_0,> 2.31,2.601,"> (0.7 * VAR(""VDDW""))",,pass,2.555,2.628,> 2.31,2.617,> 2.31,2.579,> 2.31,2.555,> 2.31,2.628
THESIS:TB_TOP_64_64_8:1,WRITE_2_7,> 2.31,2.6,"> (0.7 * VAR(""VDDW""))",,pass,2.557,2.627,> 2.31,2.616,> 2.31,2.578,> 2.31,2.557,> 2.31,2.627
THESIS:TB_TOP_64_64_8:1,WRITE_2_6,< -2.31,-3.123,"< (-0.7 * VAR(""VDDW""))",,pass,-3.178,-3.015,< -2.31,-3.144,< -2.31,-3.113,< -2.31,-3.015,< -2.31,-3.178
THESIS:TB_TOP_64_64_8:1,WRITE_2_5,> 2.31,2.601,"> (0.7 * VAR(""VDDW""))",,pass,2.556,2.627,> 2.31,2.616,> 2.31,2.577,> 2.31,2.556,> 2.31,2.627
THESIS:TB_TOP_64_64_8:1,WRITE_2_4,< -2.31,-3.124,"< (-0.7 * VAR(""VDDW""))",,pass,-3.179,-3.015,< -2.31,-3.145,< -2.31,-3.114,< -2.31,-3.015,< -2.31,-3.179
THESIS:TB_TOP_64_64_8:1,WRITE_2_3,> 2.31,2.601,"> (0.7 * VAR(""VDDW""))",,pass,2.556,2.627,> 2.31,2.616,> 2.31,2.577,> 2.31,2.556,> 2.31,2.627
THESIS:TB_TOP_64_64_8:1,WRITE_2_2,< -2.31,-3.125,"< (-0.7 * VAR(""VDDW""))",,pass,-3.181,-3.016,< -2.31,-3.146,< -2.31,-3.115,< -2.31,-3.016,< -2.31,-3.181
THESIS:TB_TOP_64_64_8:1,WRITE_2_1,> 2.31,2.602,"> (0.7 * VAR(""VDDW""))",,pass,2.557,2.628,> 2.31,2.617,> 2.31,2.578,> 2.31,2.557,> 2.31,2.628
THESIS:TB_TOP_64_64_8:1,WRITE_2_0,< -2.31,-3.126,"< (-0.7 * VAR(""VDDW""))",,pass,-3.183,-3.021,< -2.31,-3.147,< -2.31,-3.119,< -2.31,-3.021,< -2.31,-3.183
THESIS:TB_TOP_64_64_8:1,READ_1_0,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_64_8:1,READ_1_1,,-8.925e-6,< 0.3,,fail,-14.52e-6,1.799,,1.799,,-14.52e-6,,-8.94e-6,,1.799
THESIS:TB_TOP_64_64_8:1,READ_1_2,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_64_8:1,READ_1_3,,37.96e-6,< 0.3,,pass,-13.36e-6,37.96e-6,,2.926e-6,,-13.36e-6,,-968.2e-9,,6.412e-6
THESIS:TB_TOP_64_64_8:1,READ_1_4,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_64_8:1,READ_1_5,,7.812e-6,< 0.3,,pass,-19.98e-6,18.64e-6,,10.03e-6,,-19.98e-6,,18.45e-6,,18.64e-6
THESIS:TB_TOP_64_64_8:1,READ_1_6,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_64_8:1,READ_1_7,,-16.56e-6,< 0.3,,pass,-16.56e-6,6.529e-6,,1.648e-6,,-15.67e-6,,-14.9e-6,,6.529e-6
THESIS:TB_TOP_64_64_8:1,READ_2_0,,1.431e-6,< 0.3,,pass,-41.08e-6,17.12e-6,,17.12e-6,,-3.532e-6,,6.866e-6,,-41.08e-6
THESIS:TB_TOP_64_64_8:1,READ_2_1,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_64_8:1,READ_2_2,,65.6e-6,< 0.3,,fail,-11.39e-6,1.799,,-11.39e-6,,61.56e-6,,2.368e-6,,1.799
THESIS:TB_TOP_64_64_8:1,READ_2_3,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_64_8:1,READ_2_4,,-11.73e-6,< 0.3,,fail,-25.19e-6,1.799,,-25.19e-6,,-13.28e-6,,9.998e-6,,1.799
THESIS:TB_TOP_64_64_8:1,READ_2_5,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_64_8:1,READ_2_6,,-11.75e-6,< 0.3,,fail,-11.75e-6,1.799,,1.799,,6.017e-6,,5.35e-6,,1.799
THESIS:TB_TOP_64_64_8:1,READ_2_7,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_64_8:1,READ_1,,5,,,,5,7,,7,,5,,5,,7
THESIS:TB_TOP_64_64_8:1,"VT(""/TOP/SA_EN_L"")",,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,"VT(""/TOP/PRE_L"")",,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,"VT(""/TOP/DVLP_L"")",,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,"VT(""/TOP/READ_L_1"")",,,,,,,,,,,,,,,
THESIS:TB_TOP_64_64_8:1,"VT(""/TOP/WRITE_L"")",,,,,,,,,,,,,,,

