library verilog;
use verilog.vl_types.all;
entity top is
    port(
        clk             : in     vl_logic;
        rst             : in     vl_logic;
        data_in         : in     vl_logic_vector(7 downto 0);
        duty_high       : out    vl_logic;
        duty_low        : out    vl_logic;
        convst_bar      : out    vl_logic
    );
end top;
