ARM GAS  /tmp/ccRXVz1I.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"usbh_ctlreq.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.USBH_ParseDevDesc,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv4-sp-d16
  24              	USBH_ParseDevDesc:
  25              	.LFB142:
  26              		.file 1 "Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c"
   1:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
   2:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   ******************************************************************************
   3:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @file    usbh_ctlreq.c
   4:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @author  MCD Application Team
   5:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief   This file implements the control requests for device enumeration
   6:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   ******************************************************************************
   7:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @attention
   8:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *
   9:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * <h2><center>&copy; Copyright (c) 2015 STMicroelectronics.
  10:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * All rights reserved.</center></h2>
  11:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *
  12:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * the License. You may obtain a copy of the License at:
  15:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *                      http://www.st.com/SLA0044
  16:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *
  17:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   ******************************************************************************
  18:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
  19:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  20:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /* Includes ------------------------------------------------------------------*/
  21:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  22:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #include "usbh_ctlreq.h"
  23:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  24:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /** @addtogroup USBH_LIB
  25:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** * @{
  26:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** */
  27:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  28:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /** @addtogroup USBH_LIB_CORE
  29:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** * @{
  30:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** */
  31:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  32:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /** @defgroup USBH_CTLREQ
ARM GAS  /tmp/ccRXVz1I.s 			page 2


  33:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** * @brief This file implements the standard requests for device enumeration
  34:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** * @{
  35:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** */
  36:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  37:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  38:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /** @defgroup USBH_CTLREQ_Private_Defines
  39:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** * @{
  40:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** */
  41:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
  42:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** * @}
  43:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** */
  44:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  45:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  46:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /** @defgroup USBH_CTLREQ_Private_TypesDefinitions
  47:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** * @{
  48:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** */
  49:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
  50:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** * @}
  51:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** */
  52:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  53:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  54:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  55:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /** @defgroup USBH_CTLREQ_Private_Macros
  56:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** * @{
  57:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** */
  58:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
  59:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** * @}
  60:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** */
  61:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  62:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  63:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /** @defgroup USBH_CTLREQ_Private_Variables
  64:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** * @{
  65:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** */
  66:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
  67:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** * @}
  68:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** */
  69:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  70:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /** @defgroup USBH_CTLREQ_Private_FunctionPrototypes
  71:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** * @{
  72:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** */
  73:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** static USBH_StatusTypeDef USBH_HandleControl (USBH_HandleTypeDef *phost);
  74:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  75:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** static void USBH_ParseDevDesc (USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
  76:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                uint16_t length);
  77:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  78:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** static void USBH_ParseCfgDesc (USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
  79:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                uint16_t length);
  80:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  81:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** static void USBH_ParseEPDesc (USBH_EpDescTypeDef  *ep_descriptor, uint8_t *buf);
  82:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** static void USBH_ParseStringDesc (uint8_t* psrc, uint8_t* pdest, uint16_t length);
  83:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** static void USBH_ParseInterfaceDesc (USBH_InterfaceDescTypeDef  *if_descriptor, uint8_t *buf);
  84:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  85:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  86:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
  87:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** * @}
  88:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** */
  89:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
ARM GAS  /tmp/ccRXVz1I.s 			page 3


  90:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  91:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /** @defgroup USBH_CTLREQ_Private_Functions
  92:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** * @{
  93:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** */
  94:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  95:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
  96:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
  97:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_Get_DevDesc
  98:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         Issue Get Device Descriptor command to the device. Once the response
  99:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         received, it parses the device descriptor and updates the status.
 100:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  phost: Host Handle
 101:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  length: Length of the descriptor
 102:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval USBH Status
 103:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 104:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
 105:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** {
 106:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_StatusTypeDef status;
 107:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 108:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if((status = USBH_GetDescriptor(phost,
 109:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
 110:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   USB_DESC_DEVICE,
 111:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   phost->device.Data,
 112:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   (uint16_t)length)) == USBH_OK)
 113:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 114:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     /* Commands successfully sent and Response Received */
 115:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 116:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                       (uint16_t)length);
 117:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 118:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   return status;
 119:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 120:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 121:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 122:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_Get_CfgDesc
 123:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         Issues Configuration Descriptor to the device. Once the response
 124:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         received, it parses the configuration descriptor and updates the
 125:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         status.
 126:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  phost: Host Handle
 127:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  length: Length of the descriptor
 128:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval USBH Status
 129:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 130:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
 131:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                              uint16_t length)
 132:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 133:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** {
 134:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_StatusTypeDef status;
 135:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   uint8_t *pData;
 136:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_KEEP_CFG_DESCRIPTOR == 1U)
 137:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   pData = phost->device.CfgDesc_Raw;
 138:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #else
 139:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   pData = phost->device.Data;
 140:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif
 141:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if((status = USBH_GetDescriptor(phost,
 142:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
 143:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   USB_DESC_CONFIGURATION,
 144:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   pData,
 145:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   length)) == USBH_OK)
 146:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
ARM GAS  /tmp/ccRXVz1I.s 			page 4


 147:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 148:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     /* Commands successfully sent and Response Received  */
 149:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     USBH_ParseCfgDesc (&phost->device.CfgDesc,
 150:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                        pData,
 151:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                        length);
 152:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 153:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 154:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   return status;
 155:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 156:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 157:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 158:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 159:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_Get_StringDesc
 160:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         Issues string Descriptor command to the device. Once the response
 161:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         received, it parses the string descriptor and updates the status.
 162:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  phost: Host Handle
 163:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  string_index: String index for the descriptor
 164:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  buff: Buffer address for the descriptor
 165:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  length: Length of the descriptor
 166:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval USBH Status
 167:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 168:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
 169:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                 uint8_t string_index,
 170:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                 uint8_t *buff,
 171:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                 uint16_t length)
 172:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** {
 173:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_StatusTypeDef status;
 174:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if((status = USBH_GetDescriptor(phost,
 175:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
 176:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   USB_DESC_STRING | string_index,
 177:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   phost->device.Data,
 178:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   length)) == USBH_OK)
 179:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 180:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     /* Commands successfully sent and Response Received  */
 181:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     USBH_ParseStringDesc(phost->device.Data,buff, length);
 182:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 183:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   return status;
 184:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 185:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 186:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 187:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_GetDescriptor
 188:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         Issues Descriptor command to the device. Once the response received,
 189:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         it parses the descriptor and updates the status.
 190:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  phost: Host Handle
 191:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  req_type: Descriptor type
 192:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  value_idx: Value for the GetDescriptr request
 193:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  buff: Buffer to store the descriptor
 194:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  length: Length of the descriptor
 195:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval USBH Status
 196:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 197:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
 198:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                uint8_t  req_type,
 199:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                uint16_t value_idx,
 200:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                uint8_t* buff,
 201:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                uint16_t length)
 202:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** {
 203:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if(phost->RequestState == CMD_SEND)
ARM GAS  /tmp/ccRXVz1I.s 			page 5


 204:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 205:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 206:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 207:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wValue.w = value_idx;
 208:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 209:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     if ((value_idx & 0xff00U) == USB_DESC_STRING)
 210:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 211:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.setup.b.wIndex.w = 0x0409U;
 212:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 213:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     else
 214:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 215:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.setup.b.wIndex.w = 0U;
 216:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 217:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wLength.w = length;
 218:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 219:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   return USBH_CtlReq(phost, buff, length);
 220:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 221:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 222:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 223:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_SetAddress
 224:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         This command sets the address to the connected device
 225:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  phost: Host Handle
 226:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  DeviceAddress: Device address to assign
 227:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval USBH Status
 228:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 229:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
 230:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                    uint8_t DeviceAddress)
 231:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** {
 232:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if(phost->RequestState == CMD_SEND)
 233:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 234:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 235:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       USB_REQ_TYPE_STANDARD;
 236:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 237:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 238:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 239:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 240:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wIndex.w = 0U;
 241:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wLength.w = 0U;
 242:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 243:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   return USBH_CtlReq(phost, 0U, 0U);
 244:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 245:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 246:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 247:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_SetCfg
 248:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         The command sets the configuration value to the connected device
 249:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  phost: Host Handle
 250:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  cfg_idx: Configuration value
 251:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval USBH Status
 252:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 253:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
 254:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** {
 255:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if(phost->RequestState == CMD_SEND)
 256:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 257:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 258:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                                    | USB_REQ_TYPE_STANDARD;
 259:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 260:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
ARM GAS  /tmp/ccRXVz1I.s 			page 6


 261:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wValue.w = cfg_idx;
 262:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wIndex.w = 0U;
 263:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wLength.w = 0U;
 264:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 265:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 266:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   return USBH_CtlReq(phost, 0U , 0U);
 267:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 268:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 269:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 270:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_SetInterface
 271:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         The command sets the Interface value to the connected device
 272:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  phost: Host Handle
 273:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  altSetting: Interface value
 274:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval USBH Status
 275:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 276:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** USBH_StatusTypeDef USBH_SetInterface(USBH_HandleTypeDef *phost, uint8_t ep_num,
 277:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                      uint8_t altSetting)
 278:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** {
 279:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if(phost->RequestState == CMD_SEND)
 280:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 281:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_INTERFACE
 282:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                                    | USB_REQ_TYPE_STANDARD;
 283:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 284:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.bRequest = USB_REQ_SET_INTERFACE;
 285:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wValue.w = altSetting;
 286:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wIndex.w = ep_num;
 287:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wLength.w = 0U;
 288:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 289:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   return USBH_CtlReq(phost, 0U , 0U);
 290:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 291:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 292:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 293:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_SetFeature
 294:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         The command sets the device features (remote wakeup feature,..)
 295:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  pdev: Selected device
 296:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  itf_idx
 297:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval Status
 298:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** */
 299:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
 300:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** {
 301:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if(phost->RequestState == CMD_SEND)
 302:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 303:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 304:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                                    | USB_REQ_TYPE_STANDARD;
 305:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 306:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 307:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wValue.w = wValue;
 308:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wIndex.w = 0U;
 309:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wLength.w = 0U;
 310:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 311:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 312:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   return USBH_CtlReq(phost, 0U, 0U);
 313:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 314:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 315:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 316:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_ClrFeature
 317:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         This request is used to clear or disable a specific feature.
ARM GAS  /tmp/ccRXVz1I.s 			page 7


 318:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  phost: Host Handle
 319:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  ep_num: endpoint number
 320:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  hc_num: Host channel number
 321:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval USBH Status
 322:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 323:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
 324:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** {
 325:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if(phost->RequestState == CMD_SEND)
 326:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 327:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 328:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                                    | USB_REQ_TYPE_STANDARD;
 329:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 330:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 331:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 332:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wIndex.w = ep_num;
 333:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wLength.w = 0U;
 334:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 335:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   return USBH_CtlReq(phost, 0U , 0U);
 336:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 337:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 338:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 339:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_ParseDevDesc
 340:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         This function Parses the device descriptor
 341:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  dev_desc: device_descriptor destination address
 342:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  buf: Buffer where the source descriptor is available
 343:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  length: Length of the descriptor
 344:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval None
 345:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 346:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** static void  USBH_ParseDevDesc (USBH_DevDescTypeDef* dev_desc, uint8_t *buf,
 347:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                 uint16_t length)
 348:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** {
  27              		.loc 1 348 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32              	.LVL0:
  33 0000 10B4     		push	{r4}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 4, -4
 349:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   dev_desc->bLength            = *(uint8_t  *) (buf +  0);
  37              		.loc 1 349 0
  38 0002 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
  39 0004 0370     		strb	r3, [r0]
 350:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   dev_desc->bDescriptorType    = *(uint8_t  *) (buf +  1);
  40              		.loc 1 350 0
  41 0006 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
  42 0008 4370     		strb	r3, [r0, #1]
 351:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   dev_desc->bcdUSB             = LE16 (buf +  2);
  43              		.loc 1 351 0
  44 000a 8B78     		ldrb	r3, [r1, #2]	@ zero_extendqisi2
  45 000c CC78     		ldrb	r4, [r1, #3]	@ zero_extendqisi2
  46 000e 43EA0423 		orr	r3, r3, r4, lsl #8
  47 0012 4380     		strh	r3, [r0, #2]	@ movhi
 352:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   dev_desc->bDeviceClass       = *(uint8_t  *) (buf +  4);
  48              		.loc 1 352 0
ARM GAS  /tmp/ccRXVz1I.s 			page 8


  49 0014 0B79     		ldrb	r3, [r1, #4]	@ zero_extendqisi2
  50 0016 0371     		strb	r3, [r0, #4]
 353:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   dev_desc->bDeviceSubClass    = *(uint8_t  *) (buf +  5);
  51              		.loc 1 353 0
  52 0018 4B79     		ldrb	r3, [r1, #5]	@ zero_extendqisi2
  53 001a 4371     		strb	r3, [r0, #5]
 354:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   dev_desc->bDeviceProtocol    = *(uint8_t  *) (buf +  6);
  54              		.loc 1 354 0
  55 001c 8B79     		ldrb	r3, [r1, #6]	@ zero_extendqisi2
  56 001e 8371     		strb	r3, [r0, #6]
 355:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   dev_desc->bMaxPacketSize     = *(uint8_t  *) (buf +  7);
  57              		.loc 1 355 0
  58 0020 CB79     		ldrb	r3, [r1, #7]	@ zero_extendqisi2
  59 0022 C371     		strb	r3, [r0, #7]
 356:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 357:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if (length > 8U)
  60              		.loc 1 357 0
  61 0024 082A     		cmp	r2, #8
  62 0026 16D9     		bls	.L1
 358:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   { /* For 1st time after device connection, Host may issue only 8 bytes for
 359:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     Device Descriptor Length  */
 360:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     dev_desc->idVendor           = LE16 (buf +  8);
  63              		.loc 1 360 0
  64 0028 0B7A     		ldrb	r3, [r1, #8]	@ zero_extendqisi2
  65 002a 4A7A     		ldrb	r2, [r1, #9]	@ zero_extendqisi2
  66              	.LVL1:
  67 002c 43EA0223 		orr	r3, r3, r2, lsl #8
  68 0030 0381     		strh	r3, [r0, #8]	@ movhi
 361:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     dev_desc->idProduct          = LE16 (buf + 10);
  69              		.loc 1 361 0
  70 0032 8B7A     		ldrb	r3, [r1, #10]	@ zero_extendqisi2
  71 0034 CA7A     		ldrb	r2, [r1, #11]	@ zero_extendqisi2
  72 0036 43EA0223 		orr	r3, r3, r2, lsl #8
  73 003a 4381     		strh	r3, [r0, #10]	@ movhi
 362:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     dev_desc->bcdDevice          = LE16 (buf + 12);
  74              		.loc 1 362 0
  75 003c 0B7B     		ldrb	r3, [r1, #12]	@ zero_extendqisi2
  76 003e 4A7B     		ldrb	r2, [r1, #13]	@ zero_extendqisi2
  77 0040 43EA0223 		orr	r3, r3, r2, lsl #8
  78 0044 8381     		strh	r3, [r0, #12]	@ movhi
 363:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     dev_desc->iManufacturer      = *(uint8_t  *) (buf + 14);
  79              		.loc 1 363 0
  80 0046 8B7B     		ldrb	r3, [r1, #14]	@ zero_extendqisi2
  81 0048 8373     		strb	r3, [r0, #14]
 364:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     dev_desc->iProduct           = *(uint8_t  *) (buf + 15);
  82              		.loc 1 364 0
  83 004a CB7B     		ldrb	r3, [r1, #15]	@ zero_extendqisi2
  84 004c C373     		strb	r3, [r0, #15]
 365:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     dev_desc->iSerialNumber      = *(uint8_t  *) (buf + 16);
  85              		.loc 1 365 0
  86 004e 0B7C     		ldrb	r3, [r1, #16]	@ zero_extendqisi2
  87 0050 0374     		strb	r3, [r0, #16]
 366:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     dev_desc->bNumConfigurations = *(uint8_t  *) (buf + 17);
  88              		.loc 1 366 0
  89 0052 4B7C     		ldrb	r3, [r1, #17]	@ zero_extendqisi2
  90 0054 4374     		strb	r3, [r0, #17]
  91              	.L1:
ARM GAS  /tmp/ccRXVz1I.s 			page 9


 367:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 368:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
  92              		.loc 1 368 0
  93 0056 5DF8044B 		ldr	r4, [sp], #4
  94              	.LCFI1:
  95              		.cfi_restore 4
  96              		.cfi_def_cfa_offset 0
  97 005a 7047     		bx	lr
  98              		.cfi_endproc
  99              	.LFE142:
 101              		.section	.text.USBH_ParseInterfaceDesc,"ax",%progbits
 102              		.align	1
 103              		.syntax unified
 104              		.thumb
 105              		.thumb_func
 106              		.fpu fpv4-sp-d16
 108              	USBH_ParseInterfaceDesc:
 109              	.LFB144:
 369:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 370:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 371:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_ParseCfgDesc
 372:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         This function Parses the configuration descriptor
 373:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  cfg_desc: Configuration Descriptor address
 374:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  buf: Buffer where the source descriptor is available
 375:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  length: Length of the descriptor
 376:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval None
 377:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 378:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** static void USBH_ParseCfgDesc (USBH_CfgDescTypeDef* cfg_desc, uint8_t *buf,
 379:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                uint16_t length)
 380:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** {
 381:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_InterfaceDescTypeDef    *pif ;
 382:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_EpDescTypeDef           *pep;
 383:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 384:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   uint16_t                     ptr;
 385:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   uint8_t                      if_ix = 0U;
 386:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   uint8_t                      ep_ix = 0U;
 387:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 388:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   pdesc   = (USBH_DescHeader_t *)(void *)buf;
 389:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 390:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   /* Parse configuration descriptor */
 391:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   cfg_desc->bLength             = *(uint8_t  *) (buf + 0);
 392:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   cfg_desc->bDescriptorType     = *(uint8_t  *) (buf + 1);
 393:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   cfg_desc->wTotalLength        = LE16 (buf + 2);
 394:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   cfg_desc->bNumInterfaces      = *(uint8_t  *) (buf + 4);
 395:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   cfg_desc->bConfigurationValue = *(uint8_t  *) (buf + 5);
 396:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   cfg_desc->iConfiguration      = *(uint8_t  *) (buf + 6);
 397:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   cfg_desc->bmAttributes        = *(uint8_t  *) (buf + 7);
 398:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   cfg_desc->bMaxPower           = *(uint8_t  *) (buf + 8);
 399:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 400:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 401:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if (length > USB_CONFIGURATION_DESC_SIZE)
 402:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 403:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     ptr = USB_LEN_CFG_DESC;
 404:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     pif = (USBH_InterfaceDescTypeDef *)0;
 405:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 406:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 407:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
ARM GAS  /tmp/ccRXVz1I.s 			page 10


 408:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 409:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 410:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 411:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       {
 412:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         pif = &cfg_desc->Itf_Desc[if_ix];
 413:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         USBH_ParseInterfaceDesc (pif, (uint8_t *)(void *)pdesc);
 414:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 415:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         ep_ix = 0U;
 416:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         pep = (USBH_EpDescTypeDef *)0;
 417:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 418:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         {
 419:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****           pdesc = USBH_GetNextDesc((uint8_t*)(void *)pdesc, &ptr);
 420:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****           if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 421:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****           {
 422:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****             pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 423:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****             USBH_ParseEPDesc (pep, (uint8_t *)(void *)pdesc);
 424:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****             ep_ix++;
 425:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****           }
 426:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         }
 427:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         if_ix++;
 428:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       }
 429:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 430:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 431:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 432:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 433:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 434:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 435:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 436:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_ParseInterfaceDesc
 437:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         This function Parses the interface descriptor
 438:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  if_descriptor : Interface descriptor destination
 439:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  buf: Buffer where the descriptor data is available
 440:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval None
 441:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 442:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** static void  USBH_ParseInterfaceDesc (USBH_InterfaceDescTypeDef *if_descriptor,
 443:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                       uint8_t *buf)
 444:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** {
 110              		.loc 1 444 0
 111              		.cfi_startproc
 112              		@ args = 0, pretend = 0, frame = 0
 113              		@ frame_needed = 0, uses_anonymous_args = 0
 114              		@ link register save eliminated.
 115              	.LVL2:
 445:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
 116              		.loc 1 445 0
 117 0000 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 118 0002 0370     		strb	r3, [r0]
 446:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
 119              		.loc 1 446 0
 120 0004 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 121 0006 4370     		strb	r3, [r0, #1]
 447:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
 122              		.loc 1 447 0
 123 0008 8B78     		ldrb	r3, [r1, #2]	@ zero_extendqisi2
 124 000a 8370     		strb	r3, [r0, #2]
 448:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
 125              		.loc 1 448 0
ARM GAS  /tmp/ccRXVz1I.s 			page 11


 126 000c CB78     		ldrb	r3, [r1, #3]	@ zero_extendqisi2
 127 000e C370     		strb	r3, [r0, #3]
 449:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
 128              		.loc 1 449 0
 129 0010 0B79     		ldrb	r3, [r1, #4]	@ zero_extendqisi2
 130 0012 0371     		strb	r3, [r0, #4]
 450:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
 131              		.loc 1 450 0
 132 0014 4B79     		ldrb	r3, [r1, #5]	@ zero_extendqisi2
 133 0016 4371     		strb	r3, [r0, #5]
 451:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
 134              		.loc 1 451 0
 135 0018 8B79     		ldrb	r3, [r1, #6]	@ zero_extendqisi2
 136 001a 8371     		strb	r3, [r0, #6]
 452:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if_descriptor->bInterfaceProtocol = *(uint8_t  *) (buf + 7);
 137              		.loc 1 452 0
 138 001c CB79     		ldrb	r3, [r1, #7]	@ zero_extendqisi2
 139 001e C371     		strb	r3, [r0, #7]
 453:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if_descriptor->iInterface         = *(uint8_t  *) (buf + 8);
 140              		.loc 1 453 0
 141 0020 0B7A     		ldrb	r3, [r1, #8]	@ zero_extendqisi2
 142 0022 0372     		strb	r3, [r0, #8]
 454:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 143              		.loc 1 454 0
 144 0024 7047     		bx	lr
 145              		.cfi_endproc
 146              	.LFE144:
 148              		.section	.text.USBH_ParseEPDesc,"ax",%progbits
 149              		.align	1
 150              		.syntax unified
 151              		.thumb
 152              		.thumb_func
 153              		.fpu fpv4-sp-d16
 155              	USBH_ParseEPDesc:
 156              	.LFB145:
 455:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 456:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 457:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_ParseEPDesc
 458:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         This function Parses the endpoint descriptor
 459:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  ep_descriptor: Endpoint descriptor destination address
 460:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  buf: Buffer where the parsed descriptor stored
 461:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval None
 462:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 463:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** static void  USBH_ParseEPDesc (USBH_EpDescTypeDef  *ep_descriptor,
 464:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                uint8_t *buf)
 465:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** {
 157              		.loc 1 465 0
 158              		.cfi_startproc
 159              		@ args = 0, pretend = 0, frame = 0
 160              		@ frame_needed = 0, uses_anonymous_args = 0
 161              		@ link register save eliminated.
 162              	.LVL3:
 466:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 467:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   ep_descriptor->bLength          = *(uint8_t  *) (buf + 0);
 163              		.loc 1 467 0
 164 0000 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 165 0002 0370     		strb	r3, [r0]
ARM GAS  /tmp/ccRXVz1I.s 			page 12


 468:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   ep_descriptor->bDescriptorType  = *(uint8_t  *) (buf + 1);
 166              		.loc 1 468 0
 167 0004 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 168 0006 4370     		strb	r3, [r0, #1]
 469:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   ep_descriptor->bEndpointAddress = *(uint8_t  *) (buf + 2);
 169              		.loc 1 469 0
 170 0008 8B78     		ldrb	r3, [r1, #2]	@ zero_extendqisi2
 171 000a 8370     		strb	r3, [r0, #2]
 470:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   ep_descriptor->bmAttributes     = *(uint8_t  *) (buf + 3);
 172              		.loc 1 470 0
 173 000c CB78     		ldrb	r3, [r1, #3]	@ zero_extendqisi2
 174 000e C370     		strb	r3, [r0, #3]
 471:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   ep_descriptor->wMaxPacketSize   = LE16 (buf + 4);
 175              		.loc 1 471 0
 176 0010 0B79     		ldrb	r3, [r1, #4]	@ zero_extendqisi2
 177 0012 4A79     		ldrb	r2, [r1, #5]	@ zero_extendqisi2
 178 0014 43EA0223 		orr	r3, r3, r2, lsl #8
 179 0018 8380     		strh	r3, [r0, #4]	@ movhi
 472:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   ep_descriptor->bInterval        = *(uint8_t  *) (buf + 6);
 180              		.loc 1 472 0
 181 001a 8B79     		ldrb	r3, [r1, #6]	@ zero_extendqisi2
 182 001c 8371     		strb	r3, [r0, #6]
 473:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 183              		.loc 1 473 0
 184 001e 7047     		bx	lr
 185              		.cfi_endproc
 186              	.LFE145:
 188              		.section	.text.USBH_ParseStringDesc,"ax",%progbits
 189              		.align	1
 190              		.syntax unified
 191              		.thumb
 192              		.thumb_func
 193              		.fpu fpv4-sp-d16
 195              	USBH_ParseStringDesc:
 196              	.LFB146:
 474:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 475:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 476:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_ParseStringDesc
 477:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         This function Parses the string descriptor
 478:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  psrc: Source pointer containing the descriptor data
 479:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  pdest: Destination address pointer
 480:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  length: Length of the descriptor
 481:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval None
 482:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 483:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** static void USBH_ParseStringDesc (uint8_t* psrc, uint8_t* pdest, uint16_t length)
 484:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** {
 197              		.loc 1 484 0
 198              		.cfi_startproc
 199              		@ args = 0, pretend = 0, frame = 0
 200              		@ frame_needed = 0, uses_anonymous_args = 0
 201              		@ link register save eliminated.
 202              	.LVL4:
 485:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   uint16_t strlength;
 486:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   uint16_t idx;
 487:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 488:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   /* The UNICODE string descriptor is not NULL-terminated. The string length is
 489:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   computed by substracting two from the value of the first byte of the descriptor.
ARM GAS  /tmp/ccRXVz1I.s 			page 13


 490:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 491:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 492:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   /* Check which is lower size, the Size of string or the length of bytes read
 493:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   from the device */
 494:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 495:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if (psrc[1] == USB_DESC_TYPE_STRING)
 203              		.loc 1 495 0
 204 0000 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 205 0002 032B     		cmp	r3, #3
 206 0004 00D0     		beq	.L16
 207 0006 7047     		bx	lr
 208              	.L16:
 496:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 497:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     /* Make sure the Descriptor is String Type */
 498:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 499:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
 500:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 209              		.loc 1 500 0
 210 0008 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 211 000a 023B     		subs	r3, r3, #2
 212 000c 9A42     		cmp	r2, r3
 213 000e 28BF     		it	cs
 214 0010 1A46     		movcs	r2, r3
 215              	.LVL5:
 216 0012 92B2     		uxth	r2, r2
 217              	.LVL6:
 501:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 502:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     /* Adjust the offset ignoring the String Len and Descriptor type */
 503:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     psrc += 2U;
 504:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 505:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     for (idx = 0U; idx < strlength; idx += 2U)
 218              		.loc 1 505 0
 219 0014 0023     		movs	r3, #0
 220              	.LVL7:
 221 0016 9342     		cmp	r3, r2
 222 0018 0DD2     		bcs	.L17
 484:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   uint16_t strlength;
 223              		.loc 1 484 0
 224 001a 10B4     		push	{r4}
 225              	.LCFI2:
 226              		.cfi_def_cfa_offset 4
 227              		.cfi_offset 4, -4
 228              	.L9:
 506:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 507:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       /* Copy Only the string and ignore the UNICODE ID, hence add the src */
 508:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       *pdest =  psrc[idx];
 229              		.loc 1 508 0 discriminator 3
 230 001c C418     		adds	r4, r0, r3
 231 001e A478     		ldrb	r4, [r4, #2]	@ zero_extendqisi2
 232 0020 01F8014B 		strb	r4, [r1], #1
 233              	.LVL8:
 505:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 234              		.loc 1 505 0 discriminator 3
 235 0024 0233     		adds	r3, r3, #2
 236              	.LVL9:
 237 0026 9BB2     		uxth	r3, r3
 238              	.LVL10:
ARM GAS  /tmp/ccRXVz1I.s 			page 14


 239 0028 9342     		cmp	r3, r2
 240 002a F7D3     		bcc	.L9
 509:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       pdest++;
 510:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 511:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     *pdest = 0U; /* mark end of string */
 241              		.loc 1 511 0
 242 002c 0023     		movs	r3, #0
 243              	.LVL11:
 244 002e 0B70     		strb	r3, [r1]
 512:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 513:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 245              		.loc 1 513 0
 246 0030 5DF8044B 		ldr	r4, [sp], #4
 247              	.LCFI3:
 248              		.cfi_restore 4
 249              		.cfi_def_cfa_offset 0
 250 0034 7047     		bx	lr
 251              	.LVL12:
 252              	.L17:
 511:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 253              		.loc 1 511 0
 254 0036 0023     		movs	r3, #0
 255 0038 0B70     		strb	r3, [r1]
 256 003a 7047     		bx	lr
 257              		.cfi_endproc
 258              	.LFE146:
 260              		.section	.text.USBH_HandleControl,"ax",%progbits
 261              		.align	1
 262              		.syntax unified
 263              		.thumb
 264              		.thumb_func
 265              		.fpu fpv4-sp-d16
 267              	USBH_HandleControl:
 268              	.LFB149:
 514:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 515:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 516:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_GetNextDesc
 517:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         This function return the next descriptor header
 518:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  buf: Buffer where the cfg descriptor is available
 519:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  ptr: data pointer inside the cfg descriptor
 520:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval next header
 521:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 522:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** USBH_DescHeader_t  *USBH_GetNextDesc (uint8_t   *pbuf, uint16_t  *ptr)
 523:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** {
 524:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_DescHeader_t  *pnext;
 525:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 526:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 527:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 528:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****          ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 529:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 530:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   return(pnext);
 531:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 532:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 533:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 534:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 535:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_CtlReq
 536:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         USBH_CtlReq sends a control request and provide the status after
ARM GAS  /tmp/ccRXVz1I.s 			page 15


 537:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *            completion of the request
 538:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  phost: Host Handle
 539:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  req: Setup Request Structure
 540:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  buff: data buffer address to store the response
 541:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  length: length of the response
 542:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval USBH Status
 543:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 544:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** USBH_StatusTypeDef USBH_CtlReq     (USBH_HandleTypeDef *phost,
 545:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                              uint8_t             *buff,
 546:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                              uint16_t            length)
 547:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** {
 548:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_StatusTypeDef status;
 549:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   status = USBH_BUSY;
 550:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 551:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   switch (phost->RequestState)
 552:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 553:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   case CMD_SEND:
 554:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     /* Start a SETUP transfer */
 555:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.buff = buff;
 556:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.length = length;
 557:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.state = CTRL_SETUP;
 558:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->RequestState = CMD_WAIT;
 559:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     status = USBH_BUSY;
 560:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 561:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1U)
 562:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 563:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (osCMSIS < 0x20000U)
 564:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 565:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #else
 566:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 567:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif
 568:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif
 569:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break;
 570:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 571:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   case CMD_WAIT:
 572:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     status = USBH_HandleControl(phost);
 573:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     if (status == USBH_OK)
 574:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 575:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       /* Commands successfully sent and Response Received  */
 576:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->RequestState = CMD_SEND;
 577:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.state =CTRL_IDLE;
 578:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       status = USBH_OK;
 579:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 580:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     else if (status == USBH_NOT_SUPPORTED)
 581:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 582:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       /* Commands successfully sent and Response Received  */
 583:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->RequestState = CMD_SEND;
 584:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.state = CTRL_IDLE;
 585:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       status = USBH_NOT_SUPPORTED;
 586:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 587:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     else
 588:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 589:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       if (status == USBH_FAIL)
 590:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       {
 591:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         /* Failure Mode */
 592:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         phost->RequestState = CMD_SEND;
 593:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         status = USBH_FAIL;
ARM GAS  /tmp/ccRXVz1I.s 			page 16


 594:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       }
 595:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 596:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break;
 597:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 598:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   default:
 599:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break;
 600:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 601:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   return status;
 602:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 603:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 604:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** /**
 605:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @brief  USBH_HandleControl
 606:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   *         Handles the USB control transfer state machine
 607:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @param  phost: Host Handle
 608:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   * @retval USBH Status
 609:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   */
 610:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** static USBH_StatusTypeDef USBH_HandleControl (USBH_HandleTypeDef *phost)
 611:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** {
 269              		.loc 1 611 0
 270              		.cfi_startproc
 271              		@ args = 0, pretend = 0, frame = 0
 272              		@ frame_needed = 0, uses_anonymous_args = 0
 273              	.LVL13:
 274 0000 30B5     		push	{r4, r5, lr}
 275              	.LCFI4:
 276              		.cfi_def_cfa_offset 12
 277              		.cfi_offset 4, -12
 278              		.cfi_offset 5, -8
 279              		.cfi_offset 14, -4
 280 0002 83B0     		sub	sp, sp, #12
 281              	.LCFI5:
 282              		.cfi_def_cfa_offset 24
 283 0004 0446     		mov	r4, r0
 284              	.LVL14:
 612:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   uint8_t direction;
 613:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_StatusTypeDef status = USBH_BUSY;
 614:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 615:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 616:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   switch (phost->Control.state)
 285              		.loc 1 616 0
 286 0006 037E     		ldrb	r3, [r0, #24]	@ zero_extendqisi2
 287 0008 013B     		subs	r3, r3, #1
 288 000a 0A2B     		cmp	r3, #10
 289 000c 00F2DA80 		bhi	.L46
 290 0010 DFE803F0 		tbb	[pc, r3]
 291              	.L21:
 292 0014 06       		.byte	(.L20-.L21)/2
 293 0015 10       		.byte	(.L22-.L21)/2
 294 0016 37       		.byte	(.L23-.L21)/2
 295 0017 43       		.byte	(.L24-.L21)/2
 296 0018 56       		.byte	(.L25-.L21)/2
 297 0019 64       		.byte	(.L26-.L21)/2
 298 001a 80       		.byte	(.L27-.L21)/2
 299 001b 8C       		.byte	(.L28-.L21)/2
 300 001c 9F       		.byte	(.L29-.L21)/2
 301 001d AD       		.byte	(.L30-.L21)/2
 302 001e C4       		.byte	(.L31-.L21)/2
ARM GAS  /tmp/ccRXVz1I.s 			page 17


 303 001f 00       		.p2align 1
 304              	.L20:
 617:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 618:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   case CTRL_SETUP:
 619:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     /* send a SETUP packet */
 620:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     USBH_CtlSendSetup (phost, (uint8_t *)(void *)phost->Control.setup.d8,
 305              		.loc 1 620 0
 306 0020 4279     		ldrb	r2, [r0, #5]	@ zero_extendqisi2
 307 0022 00F11001 		add	r1, r0, #16
 308 0026 FFF7FEFF 		bl	USBH_CtlSendSetup
 309              	.LVL15:
 621:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 	                     phost->Control.pipe_out);
 622:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 623:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.state = CTRL_SETUP_WAIT;
 310              		.loc 1 623 0
 311 002a 0223     		movs	r3, #2
 312 002c 2376     		strb	r3, [r4, #24]
 613:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 313              		.loc 1 613 0
 314 002e 0120     		movs	r0, #1
 315              	.LVL16:
 316              	.L19:
 624:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break;
 625:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 626:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   case CTRL_SETUP_WAIT:
 627:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 628:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 629:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     /* case SETUP packet sent successfully */
 630:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     if(URB_Status == USBH_URB_DONE)
 631:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 632:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 633:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 634:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       /* check if there is a data stage */
 635:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       if (phost->Control.setup.b.wLength.w != 0U)
 636:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       {
 637:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         if (direction == USB_D2H)
 638:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         {
 639:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****           /* Data Direction is IN */
 640:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****           phost->Control.state = CTRL_DATA_IN;
 641:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         }
 642:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         else
 643:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         {
 644:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****           /* Data Direction is OUT */
 645:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****           phost->Control.state = CTRL_DATA_OUT;
 646:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         }
 647:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       }
 648:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       /* No DATA stage */
 649:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       else
 650:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       {
 651:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         /* If there is No Data Transfer Stage */
 652:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         if (direction == USB_D2H)
 653:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         {
 654:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****           /* Data Direction is IN */
 655:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****           phost->Control.state = CTRL_STATUS_OUT;
 656:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         }
 657:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         else
 658:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         {
ARM GAS  /tmp/ccRXVz1I.s 			page 18


 659:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****           /* Data Direction is OUT */
 660:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****           phost->Control.state = CTRL_STATUS_IN;
 661:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         }
 662:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       }
 663:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 664:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1U)
 665:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 666:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (osCMSIS < 0x20000U)
 667:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 668:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #else
 669:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 670:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif
 671:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif
 672:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 673:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     else
 674:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 675:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       if((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 676:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       {
 677:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         phost->Control.state = CTRL_ERROR;
 678:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 679:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1U)
 680:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 681:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (osCMSIS < 0x20000U)
 682:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 683:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #else
 684:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 685:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif
 686:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif
 687:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       }
 688:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 689:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break;
 690:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 691:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   case CTRL_DATA_IN:
 692:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     /* Issue an IN token */
 693:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.timer = (uint16_t)phost->Timer;
 694:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     USBH_CtlReceiveData(phost,
 695:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                         phost->Control.buff,
 696:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                         phost->Control.length,
 697:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                         phost->Control.pipe_in);
 698:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 699:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.state = CTRL_DATA_IN_WAIT;
 700:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break;
 701:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 702:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   case CTRL_DATA_IN_WAIT:
 703:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 704:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 705:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 706:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     /* check is DATA packet transferred successfully */
 707:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     if  (URB_Status == USBH_URB_DONE)
 708:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 709:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.state = CTRL_STATUS_OUT;
 710:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 711:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1U)
 712:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 713:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (osCMSIS < 0x20000U)
 714:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 715:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #else
ARM GAS  /tmp/ccRXVz1I.s 			page 19


 716:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 717:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif
 718:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif
 719:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 720:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 721:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     /* manage error cases*/
 722:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     if  (URB_Status == USBH_URB_STALL)
 723:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 724:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       /* In stall case, return to previous machine state*/
 725:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       status = USBH_NOT_SUPPORTED;
 726:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 727:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1U)
 728:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 729:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (osCMSIS < 0x20000U)
 730:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 731:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #else
 732:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 733:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif
 734:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif
 735:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 736:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     else
 737:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 738:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       if (URB_Status == USBH_URB_ERROR)
 739:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       {
 740:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         /* Device error */
 741:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         phost->Control.state = CTRL_ERROR;
 742:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 743:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1U)
 744:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 745:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (osCMSIS < 0x20000U)
 746:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 747:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #else
 748:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 749:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif
 750:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif
 751:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       }
 752:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 753:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break;
 754:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 755:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   case CTRL_DATA_OUT:
 756:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 757:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     USBH_CtlSendData (phost,
 758:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                       phost->Control.buff,
 759:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                       phost->Control.length ,
 760:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                       phost->Control.pipe_out,
 761:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                       1U);
 762:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****      phost->Control.timer = (uint16_t)phost->Timer;
 763:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.state = CTRL_DATA_OUT_WAIT;
 764:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break;
 765:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 766:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   case CTRL_DATA_OUT_WAIT:
 767:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 768:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 769:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 770:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     if  (URB_Status == USBH_URB_DONE)
 771:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     { /* If the Setup Pkt is sent successful, then change the state */
 772:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.state = CTRL_STATUS_IN;
ARM GAS  /tmp/ccRXVz1I.s 			page 20


 773:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 774:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1U)
 775:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 776:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (osCMSIS < 0x20000U)
 777:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 778:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #else
 779:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 780:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif
 781:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif
 782:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 783:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 784:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     /* handle error cases */
 785:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     else if  (URB_Status == USBH_URB_STALL)
 786:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 787:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       /* In stall case, return to previous machine state*/
 788:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.state = CTRL_STALLED;
 789:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       status = USBH_NOT_SUPPORTED;
 790:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 791:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1U)
 792:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 793:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (osCMSIS < 0x20000U)
 794:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 795:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #else
 796:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 797:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif
 798:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif
 799:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 800:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     else if  (URB_Status == USBH_URB_NOTREADY)
 801:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 802:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       /* Nack received from device */
 803:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.state = CTRL_DATA_OUT;
 804:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 805:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1U)
 806:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 807:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (osCMSIS < 0x20000U)
 808:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 809:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #else
 810:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 811:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif
 812:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif
 813:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 814:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     else
 815:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 816:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       if (URB_Status == USBH_URB_ERROR)
 817:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       {
 818:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         /* device error */
 819:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         phost->Control.state = CTRL_ERROR;
 820:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         status = USBH_FAIL;
 821:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 822:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1U)
 823:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 824:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (osCMSIS < 0x20000U)
 825:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 826:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #else
 827:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 828:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif
 829:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif
ARM GAS  /tmp/ccRXVz1I.s 			page 21


 830:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       }
 831:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 832:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break;
 833:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 834:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 835:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   case CTRL_STATUS_IN:
 836:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     /* Send 0 bytes out packet */
 837:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     USBH_CtlReceiveData (phost,
 838:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                          0U,
 839:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                          0U,
 840:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                          phost->Control.pipe_in);
 841:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.timer = (uint16_t)phost->Timer;
 842:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.state = CTRL_STATUS_IN_WAIT;
 843:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 844:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break;
 845:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 846:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   case CTRL_STATUS_IN_WAIT:
 847:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 848:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 849:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 850:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     if  ( URB_Status == USBH_URB_DONE)
 851:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     { /* Control transfers completed, Exit the State Machine */
 852:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.state = CTRL_COMPLETE;
 853:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       status = USBH_OK;
 854:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 855:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1U)
 856:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 857:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (osCMSIS < 0x20000U)
 858:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 859:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #else
 860:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 861:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif
 862:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif
 863:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 864:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     else if (URB_Status == USBH_URB_ERROR)
 865:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 866:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.state = CTRL_ERROR;
 867:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 868:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1U)
 869:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 870:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (osCMSIS < 0x20000U)
 871:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 872:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #else
 873:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 874:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif
 875:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif
 876:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 877:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     else
 878:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 879:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       if(URB_Status == USBH_URB_STALL)
 880:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       {
 881:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         /* Control transfers completed, Exit the State Machine */
 882:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         status = USBH_NOT_SUPPORTED;
 883:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 884:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1U)
 885:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 886:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (osCMSIS < 0x20000U)
ARM GAS  /tmp/ccRXVz1I.s 			page 22


 887:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 888:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #else
 889:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 890:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif
 891:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif
 892:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       }
 893:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 894:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break;
 895:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 896:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   case CTRL_STATUS_OUT:
 897:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     USBH_CtlSendData (phost,
 898:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                       0U,
 899:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                       0U,
 900:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                       phost->Control.pipe_out,
 901:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                       1U);
 902:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****      phost->Control.timer = (uint16_t)phost->Timer;
 903:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.state = CTRL_STATUS_OUT_WAIT;
 904:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break;
 905:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 906:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   case CTRL_STATUS_OUT_WAIT:
 907:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 908:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 909:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     if  (URB_Status == USBH_URB_DONE)
 910:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 911:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       status = USBH_OK;
 912:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.state = CTRL_COMPLETE;
 913:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 914:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1U)
 915:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 916:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (osCMSIS < 0x20000U)
 917:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 918:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #else
 919:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 920:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif
 921:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif
 922:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 923:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     else if  (URB_Status == USBH_URB_NOTREADY)
 924:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 925:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.state = CTRL_STATUS_OUT;
 926:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 927:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1U)
 928:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 929:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (osCMSIS < 0x20000U)
 930:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 931:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #else
 932:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 933:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif
 934:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif
 935:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 936:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     else
 937:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 938:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       if (URB_Status == USBH_URB_ERROR)
 939:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       {
 940:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         phost->Control.state = CTRL_ERROR;
 941:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 942:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (USBH_USE_OS == 1U)
 943:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
ARM GAS  /tmp/ccRXVz1I.s 			page 23


 944:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #if (osCMSIS < 0x20000U)
 945:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 946:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #else
 947:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
 948:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif
 949:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #endif
 950:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       }
 951:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 952:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 953:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break;
 954:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 955:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   case CTRL_ERROR:
 956:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     /*
 957:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     After a halt condition is encountered or an error is detected by the
 958:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     host, a control endpoint is allowed to recover by accepting the next Setup
 959:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     PID; i.e., recovery actions via some other pipe are not required for control
 960:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     endpoints. For the Default Control Pipe, a device reset will ultimately be
 961:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     required to clear the halt or error condition if the next Setup PID is not
 962:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     accepted.
 963:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     */
 964:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     if (++ phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 965:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 966:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       /* try to recover control */
 967:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       USBH_LL_Stop(phost);
 968:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 969:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       /* Do the transmission again, starting from SETUP Packet */
 970:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.state = CTRL_SETUP;
 971:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->RequestState = CMD_SEND;
 972:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 973:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     else
 974:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 975:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 976:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.errorcount = 0U;
 977:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       USBH_ErrLog("Control error");
 978:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       status = USBH_FAIL;
 979:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 980:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break;
 981:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 982:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   default:
 983:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break;
 984:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 985:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   return status;
 986:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 317              		.loc 1 986 0
 318 0030 03B0     		add	sp, sp, #12
 319              	.LCFI6:
 320              		.cfi_remember_state
 321              		.cfi_def_cfa_offset 12
 322              		@ sp needed
 323 0032 30BD     		pop	{r4, r5, pc}
 324              	.LVL17:
 325              	.L22:
 326              	.LCFI7:
 327              		.cfi_restore_state
 628:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     /* case SETUP packet sent successfully */
 328              		.loc 1 628 0
 329 0034 4179     		ldrb	r1, [r0, #5]	@ zero_extendqisi2
ARM GAS  /tmp/ccRXVz1I.s 			page 24


 330 0036 FFF7FEFF 		bl	USBH_LL_GetURBState
 331              	.LVL18:
 630:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 332              		.loc 1 630 0
 333 003a 0128     		cmp	r0, #1
 334 003c 05D0     		beq	.L54
 675:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       {
 335              		.loc 1 675 0
 336 003e 0428     		cmp	r0, #4
 337 0040 1BD0     		beq	.L36
 675:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       {
 338              		.loc 1 675 0 is_stmt 0 discriminator 1
 339 0042 0228     		cmp	r0, #2
 340 0044 19D0     		beq	.L36
 613:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 341              		.loc 1 613 0 is_stmt 1
 342 0046 0120     		movs	r0, #1
 343              	.LVL19:
 344 0048 F2E7     		b	.L19
 345              	.LVL20:
 346              	.L54:
 632:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 347              		.loc 1 632 0
 348 004a 237C     		ldrb	r3, [r4, #16]	@ zero_extendqisi2
 349              	.LVL21:
 635:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       {
 350              		.loc 1 635 0
 351 004c E28A     		ldrh	r2, [r4, #22]
 352 004e 4AB1     		cbz	r2, .L33
 637:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         {
 353              		.loc 1 637 0
 354 0050 13F0800F 		tst	r3, #128
 355 0054 03D1     		bne	.L55
 645:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         }
 356              		.loc 1 645 0
 357 0056 0523     		movs	r3, #5
 358              	.LVL22:
 359 0058 2376     		strb	r3, [r4, #24]
 613:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 360              		.loc 1 613 0
 361 005a 0120     		movs	r0, #1
 362              	.LVL23:
 363 005c E8E7     		b	.L19
 364              	.LVL24:
 365              	.L55:
 640:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         }
 366              		.loc 1 640 0
 367 005e 0323     		movs	r3, #3
 368              	.LVL25:
 369 0060 2376     		strb	r3, [r4, #24]
 370 0062 E5E7     		b	.L19
 371              	.LVL26:
 372              	.L33:
 652:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         {
 373              		.loc 1 652 0
 374 0064 13F0800F 		tst	r3, #128
 375 0068 03D1     		bne	.L56
ARM GAS  /tmp/ccRXVz1I.s 			page 25


 660:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         }
 376              		.loc 1 660 0
 377 006a 0723     		movs	r3, #7
 378              	.LVL27:
 379 006c 2376     		strb	r3, [r4, #24]
 613:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 380              		.loc 1 613 0
 381 006e 0120     		movs	r0, #1
 382              	.LVL28:
 383 0070 DEE7     		b	.L19
 384              	.LVL29:
 385              	.L56:
 655:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         }
 386              		.loc 1 655 0
 387 0072 0923     		movs	r3, #9
 388              	.LVL30:
 389 0074 2376     		strb	r3, [r4, #24]
 613:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 390              		.loc 1 613 0
 391 0076 0120     		movs	r0, #1
 392              	.LVL31:
 393 0078 DAE7     		b	.L19
 394              	.LVL32:
 395              	.L36:
 677:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 396              		.loc 1 677 0
 397 007a 0B23     		movs	r3, #11
 398 007c 2376     		strb	r3, [r4, #24]
 613:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 399              		.loc 1 613 0
 400 007e 0120     		movs	r0, #1
 401              	.LVL33:
 402 0080 D6E7     		b	.L19
 403              	.LVL34:
 404              	.L23:
 693:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     USBH_CtlReceiveData(phost,
 405              		.loc 1 693 0
 406 0082 D0F8BC33 		ldr	r3, [r0, #956]
 407 0086 C381     		strh	r3, [r0, #14]	@ movhi
 694:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                         phost->Control.buff,
 408              		.loc 1 694 0
 409 0088 0379     		ldrb	r3, [r0, #4]	@ zero_extendqisi2
 410 008a 8289     		ldrh	r2, [r0, #12]
 411 008c 8168     		ldr	r1, [r0, #8]
 412 008e FFF7FEFF 		bl	USBH_CtlReceiveData
 413              	.LVL35:
 699:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break;
 414              		.loc 1 699 0
 415 0092 0423     		movs	r3, #4
 416 0094 2376     		strb	r3, [r4, #24]
 613:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 417              		.loc 1 613 0
 418 0096 0120     		movs	r0, #1
 700:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 419              		.loc 1 700 0
 420 0098 CAE7     		b	.L19
 421              	.LVL36:
ARM GAS  /tmp/ccRXVz1I.s 			page 26


 422              	.L24:
 704:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 423              		.loc 1 704 0
 424 009a 0179     		ldrb	r1, [r0, #4]	@ zero_extendqisi2
 425 009c FFF7FEFF 		bl	USBH_LL_GetURBState
 426              	.LVL37:
 707:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 427              		.loc 1 707 0
 428 00a0 0128     		cmp	r0, #1
 429 00a2 06D0     		beq	.L57
 430              	.L37:
 722:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 431              		.loc 1 722 0
 432 00a4 0528     		cmp	r0, #5
 433 00a6 00F08F80 		beq	.L48
 738:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       {
 434              		.loc 1 738 0
 435 00aa 0428     		cmp	r0, #4
 436 00ac 04D0     		beq	.L58
 613:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 437              		.loc 1 613 0
 438 00ae 0120     		movs	r0, #1
 439              	.LVL38:
 440 00b0 BEE7     		b	.L19
 441              	.LVL39:
 442              	.L57:
 709:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 443              		.loc 1 709 0
 444 00b2 0923     		movs	r3, #9
 445 00b4 2376     		strb	r3, [r4, #24]
 446 00b6 F5E7     		b	.L37
 447              	.L58:
 741:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 448              		.loc 1 741 0
 449 00b8 0B23     		movs	r3, #11
 450 00ba 2376     		strb	r3, [r4, #24]
 613:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 451              		.loc 1 613 0
 452 00bc 0120     		movs	r0, #1
 453              	.LVL40:
 454 00be B7E7     		b	.L19
 455              	.LVL41:
 456              	.L25:
 757:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                       phost->Control.buff,
 457              		.loc 1 757 0
 458 00c0 4379     		ldrb	r3, [r0, #5]	@ zero_extendqisi2
 459 00c2 8289     		ldrh	r2, [r0, #12]
 460 00c4 0125     		movs	r5, #1
 461 00c6 0095     		str	r5, [sp]
 462 00c8 8168     		ldr	r1, [r0, #8]
 463 00ca FFF7FEFF 		bl	USBH_CtlSendData
 464              	.LVL42:
 762:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.state = CTRL_DATA_OUT_WAIT;
 465              		.loc 1 762 0
 466 00ce D4F8BC33 		ldr	r3, [r4, #956]
 467 00d2 E381     		strh	r3, [r4, #14]	@ movhi
 763:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break;
ARM GAS  /tmp/ccRXVz1I.s 			page 27


 468              		.loc 1 763 0
 469 00d4 0623     		movs	r3, #6
 470 00d6 2376     		strb	r3, [r4, #24]
 613:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 471              		.loc 1 613 0
 472 00d8 2846     		mov	r0, r5
 764:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 473              		.loc 1 764 0
 474 00da A9E7     		b	.L19
 475              	.LVL43:
 476              	.L26:
 768:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 477              		.loc 1 768 0
 478 00dc 4179     		ldrb	r1, [r0, #5]	@ zero_extendqisi2
 479 00de FFF7FEFF 		bl	USBH_LL_GetURBState
 480              	.LVL44:
 770:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     { /* If the Setup Pkt is sent successful, then change the state */
 481              		.loc 1 770 0
 482 00e2 0128     		cmp	r0, #1
 483 00e4 07D0     		beq	.L59
 785:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 484              		.loc 1 785 0
 485 00e6 0528     		cmp	r0, #5
 486 00e8 08D0     		beq	.L60
 800:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 487              		.loc 1 800 0
 488 00ea 0228     		cmp	r0, #2
 489 00ec 0AD0     		beq	.L61
 816:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       {
 490              		.loc 1 816 0
 491 00ee 0428     		cmp	r0, #4
 492 00f0 0CD0     		beq	.L62
 613:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 493              		.loc 1 613 0
 494 00f2 0120     		movs	r0, #1
 495              	.LVL45:
 496 00f4 9CE7     		b	.L19
 497              	.LVL46:
 498              	.L59:
 772:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 499              		.loc 1 772 0
 500 00f6 0723     		movs	r3, #7
 501 00f8 2376     		strb	r3, [r4, #24]
 502 00fa 99E7     		b	.L19
 503              	.L60:
 788:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       status = USBH_NOT_SUPPORTED;
 504              		.loc 1 788 0
 505 00fc 0C23     		movs	r3, #12
 506 00fe 2376     		strb	r3, [r4, #24]
 507              	.LVL47:
 789:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 508              		.loc 1 789 0
 509 0100 0320     		movs	r0, #3
 510              	.LVL48:
 511 0102 95E7     		b	.L19
 512              	.LVL49:
 513              	.L61:
ARM GAS  /tmp/ccRXVz1I.s 			page 28


 803:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 514              		.loc 1 803 0
 515 0104 0523     		movs	r3, #5
 516 0106 2376     		strb	r3, [r4, #24]
 613:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 517              		.loc 1 613 0
 518 0108 0120     		movs	r0, #1
 519              	.LVL50:
 520 010a 91E7     		b	.L19
 521              	.LVL51:
 522              	.L62:
 819:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         status = USBH_FAIL;
 523              		.loc 1 819 0
 524 010c 0B23     		movs	r3, #11
 525 010e 2376     		strb	r3, [r4, #24]
 526              	.LVL52:
 820:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 527              		.loc 1 820 0
 528 0110 0220     		movs	r0, #2
 529              	.LVL53:
 530 0112 8DE7     		b	.L19
 531              	.LVL54:
 532              	.L27:
 837:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                          0U,
 533              		.loc 1 837 0
 534 0114 0379     		ldrb	r3, [r0, #4]	@ zero_extendqisi2
 535 0116 0022     		movs	r2, #0
 536 0118 1146     		mov	r1, r2
 537 011a FFF7FEFF 		bl	USBH_CtlReceiveData
 538              	.LVL55:
 841:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.state = CTRL_STATUS_IN_WAIT;
 539              		.loc 1 841 0
 540 011e D4F8BC33 		ldr	r3, [r4, #956]
 541 0122 E381     		strh	r3, [r4, #14]	@ movhi
 842:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 542              		.loc 1 842 0
 543 0124 0823     		movs	r3, #8
 544 0126 2376     		strb	r3, [r4, #24]
 613:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 545              		.loc 1 613 0
 546 0128 0120     		movs	r0, #1
 844:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 547              		.loc 1 844 0
 548 012a 81E7     		b	.L19
 549              	.LVL56:
 550              	.L28:
 848:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 551              		.loc 1 848 0
 552 012c 0179     		ldrb	r1, [r0, #4]	@ zero_extendqisi2
 553 012e FFF7FEFF 		bl	USBH_LL_GetURBState
 554              	.LVL57:
 850:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     { /* Control transfers completed, Exit the State Machine */
 555              		.loc 1 850 0
 556 0132 0128     		cmp	r0, #1
 557 0134 05D0     		beq	.L63
 864:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 558              		.loc 1 864 0
ARM GAS  /tmp/ccRXVz1I.s 			page 29


 559 0136 0428     		cmp	r0, #4
 560 0138 07D0     		beq	.L64
 879:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       {
 561              		.loc 1 879 0
 562 013a 0528     		cmp	r0, #5
 563 013c 46D0     		beq	.L51
 613:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 564              		.loc 1 613 0
 565 013e 0120     		movs	r0, #1
 566              	.LVL58:
 567 0140 76E7     		b	.L19
 568              	.LVL59:
 569              	.L63:
 852:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       status = USBH_OK;
 570              		.loc 1 852 0
 571 0142 0D23     		movs	r3, #13
 572 0144 2376     		strb	r3, [r4, #24]
 573              	.LVL60:
 853:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 574              		.loc 1 853 0
 575 0146 0020     		movs	r0, #0
 576              	.LVL61:
 577 0148 72E7     		b	.L19
 578              	.LVL62:
 579              	.L64:
 866:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 580              		.loc 1 866 0
 581 014a 0B23     		movs	r3, #11
 582 014c 2376     		strb	r3, [r4, #24]
 613:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 583              		.loc 1 613 0
 584 014e 0120     		movs	r0, #1
 585              	.LVL63:
 586 0150 6EE7     		b	.L19
 587              	.LVL64:
 588              	.L29:
 897:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                       0U,
 589              		.loc 1 897 0
 590 0152 4379     		ldrb	r3, [r0, #5]	@ zero_extendqisi2
 591 0154 0125     		movs	r5, #1
 592 0156 0095     		str	r5, [sp]
 593 0158 0022     		movs	r2, #0
 594 015a 1146     		mov	r1, r2
 595 015c FFF7FEFF 		bl	USBH_CtlSendData
 596              	.LVL65:
 902:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.state = CTRL_STATUS_OUT_WAIT;
 597              		.loc 1 902 0
 598 0160 D4F8BC33 		ldr	r3, [r4, #956]
 599 0164 E381     		strh	r3, [r4, #14]	@ movhi
 903:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     break;
 600              		.loc 1 903 0
 601 0166 0A23     		movs	r3, #10
 602 0168 2376     		strb	r3, [r4, #24]
 613:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 603              		.loc 1 613 0
 604 016a 2846     		mov	r0, r5
 904:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
ARM GAS  /tmp/ccRXVz1I.s 			page 30


 605              		.loc 1 904 0
 606 016c 60E7     		b	.L19
 607              	.LVL66:
 608              	.L30:
 908:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     if  (URB_Status == USBH_URB_DONE)
 609              		.loc 1 908 0
 610 016e 4179     		ldrb	r1, [r0, #5]	@ zero_extendqisi2
 611 0170 FFF7FEFF 		bl	USBH_LL_GetURBState
 612              	.LVL67:
 909:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 613              		.loc 1 909 0
 614 0174 0128     		cmp	r0, #1
 615 0176 05D0     		beq	.L65
 923:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 616              		.loc 1 923 0
 617 0178 0228     		cmp	r0, #2
 618 017a 07D0     		beq	.L66
 938:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       {
 619              		.loc 1 938 0
 620 017c 0428     		cmp	r0, #4
 621 017e 09D0     		beq	.L67
 613:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 622              		.loc 1 613 0
 623 0180 0120     		movs	r0, #1
 624              	.LVL68:
 625 0182 55E7     		b	.L19
 626              	.LVL69:
 627              	.L65:
 912:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 628              		.loc 1 912 0
 629 0184 0D23     		movs	r3, #13
 630 0186 2376     		strb	r3, [r4, #24]
 911:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.state = CTRL_COMPLETE;
 631              		.loc 1 911 0
 632 0188 0020     		movs	r0, #0
 633              	.LVL70:
 634 018a 51E7     		b	.L19
 635              	.LVL71:
 636              	.L66:
 925:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 637              		.loc 1 925 0
 638 018c 0923     		movs	r3, #9
 639 018e 2376     		strb	r3, [r4, #24]
 613:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 640              		.loc 1 613 0
 641 0190 0120     		movs	r0, #1
 642              	.LVL72:
 643 0192 4DE7     		b	.L19
 644              	.LVL73:
 645              	.L67:
 940:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 646              		.loc 1 940 0
 647 0194 0B23     		movs	r3, #11
 648 0196 2376     		strb	r3, [r4, #24]
 613:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 649              		.loc 1 613 0
 650 0198 0120     		movs	r0, #1
ARM GAS  /tmp/ccRXVz1I.s 			page 31


 651              	.LVL74:
 652 019a 49E7     		b	.L19
 653              	.LVL75:
 654              	.L31:
 964:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 655              		.loc 1 964 0
 656 019c 437E     		ldrb	r3, [r0, #25]	@ zero_extendqisi2
 657 019e 0133     		adds	r3, r3, #1
 658 01a0 DBB2     		uxtb	r3, r3
 659 01a2 4376     		strb	r3, [r0, #25]
 660 01a4 022B     		cmp	r3, #2
 661 01a6 07D9     		bls	.L68
 975:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.errorcount = 0U;
 662              		.loc 1 975 0
 663 01a8 D0F8C833 		ldr	r3, [r0, #968]
 664 01ac 0621     		movs	r1, #6
 665 01ae 9847     		blx	r3
 666              	.LVL76:
 976:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       USBH_ErrLog("Control error");
 667              		.loc 1 976 0
 668 01b0 0023     		movs	r3, #0
 669 01b2 6376     		strb	r3, [r4, #25]
 670              	.LVL77:
 978:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 671              		.loc 1 978 0
 672 01b4 0220     		movs	r0, #2
 673 01b6 3BE7     		b	.L19
 674              	.LVL78:
 675              	.L68:
 967:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 676              		.loc 1 967 0
 677 01b8 FFF7FEFF 		bl	USBH_LL_Stop
 678              	.LVL79:
 970:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->RequestState = CMD_SEND;
 679              		.loc 1 970 0
 680 01bc 0120     		movs	r0, #1
 681 01be 2076     		strb	r0, [r4, #24]
 971:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 682              		.loc 1 971 0
 683 01c0 A070     		strb	r0, [r4, #2]
 684 01c2 35E7     		b	.L19
 685              	.LVL80:
 686              	.L46:
 613:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 687              		.loc 1 613 0
 688 01c4 0120     		movs	r0, #1
 689              	.LVL81:
 690 01c6 33E7     		b	.L19
 691              	.LVL82:
 692              	.L48:
 725:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 693              		.loc 1 725 0
 694 01c8 0320     		movs	r0, #3
 695              	.LVL83:
 696 01ca 31E7     		b	.L19
 697              	.LVL84:
 698              	.L51:
ARM GAS  /tmp/ccRXVz1I.s 			page 32


 882:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 699              		.loc 1 882 0
 700 01cc 0320     		movs	r0, #3
 701              	.LVL85:
 702 01ce 2FE7     		b	.L19
 703              		.cfi_endproc
 704              	.LFE149:
 706              		.section	.text.USBH_GetNextDesc,"ax",%progbits
 707              		.align	1
 708              		.global	USBH_GetNextDesc
 709              		.syntax unified
 710              		.thumb
 711              		.thumb_func
 712              		.fpu fpv4-sp-d16
 714              	USBH_GetNextDesc:
 715              	.LFB147:
 523:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_DescHeader_t  *pnext;
 716              		.loc 1 523 0
 717              		.cfi_startproc
 718              		@ args = 0, pretend = 0, frame = 0
 719              		@ frame_needed = 0, uses_anonymous_args = 0
 720              		@ link register save eliminated.
 721              	.LVL86:
 526:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 722              		.loc 1 526 0
 723 0000 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 724 0002 0A88     		ldrh	r2, [r1]
 725 0004 1344     		add	r3, r3, r2
 726 0006 0B80     		strh	r3, [r1]	@ movhi
 528:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 727              		.loc 1 528 0
 728 0008 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 729              	.LVL87:
 531:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 730              		.loc 1 531 0
 731 000a 1844     		add	r0, r0, r3
 732              	.LVL88:
 733 000c 7047     		bx	lr
 734              		.cfi_endproc
 735              	.LFE147:
 737              		.section	.text.USBH_ParseCfgDesc,"ax",%progbits
 738              		.align	1
 739              		.syntax unified
 740              		.thumb
 741              		.thumb_func
 742              		.fpu fpv4-sp-d16
 744              	USBH_ParseCfgDesc:
 745              	.LFB143:
 380:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_InterfaceDescTypeDef    *pif ;
 746              		.loc 1 380 0
 747              		.cfi_startproc
 748              		@ args = 0, pretend = 0, frame = 8
 749              		@ frame_needed = 0, uses_anonymous_args = 0
 750              	.LVL89:
 751 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 752              	.LCFI8:
 753              		.cfi_def_cfa_offset 24
ARM GAS  /tmp/ccRXVz1I.s 			page 33


 754              		.cfi_offset 4, -24
 755              		.cfi_offset 5, -20
 756              		.cfi_offset 6, -16
 757              		.cfi_offset 7, -12
 758              		.cfi_offset 8, -8
 759              		.cfi_offset 14, -4
 760 0004 82B0     		sub	sp, sp, #8
 761              	.LCFI9:
 762              		.cfi_def_cfa_offset 32
 763 0006 0C46     		mov	r4, r1
 764              	.LVL90:
 391:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   cfg_desc->bDescriptorType     = *(uint8_t  *) (buf + 1);
 765              		.loc 1 391 0
 766 0008 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 767 000a 0370     		strb	r3, [r0]
 392:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   cfg_desc->wTotalLength        = LE16 (buf + 2);
 768              		.loc 1 392 0
 769 000c 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 770 000e 4370     		strb	r3, [r0, #1]
 393:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   cfg_desc->bNumInterfaces      = *(uint8_t  *) (buf + 4);
 771              		.loc 1 393 0
 772 0010 8B78     		ldrb	r3, [r1, #2]	@ zero_extendqisi2
 773 0012 C978     		ldrb	r1, [r1, #3]	@ zero_extendqisi2
 774              	.LVL91:
 775 0014 43EA0123 		orr	r3, r3, r1, lsl #8
 776 0018 4380     		strh	r3, [r0, #2]	@ movhi
 394:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   cfg_desc->bConfigurationValue = *(uint8_t  *) (buf + 5);
 777              		.loc 1 394 0
 778 001a 2379     		ldrb	r3, [r4, #4]	@ zero_extendqisi2
 779 001c 0371     		strb	r3, [r0, #4]
 395:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   cfg_desc->iConfiguration      = *(uint8_t  *) (buf + 6);
 780              		.loc 1 395 0
 781 001e 6379     		ldrb	r3, [r4, #5]	@ zero_extendqisi2
 782 0020 4371     		strb	r3, [r0, #5]
 396:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   cfg_desc->bmAttributes        = *(uint8_t  *) (buf + 7);
 783              		.loc 1 396 0
 784 0022 A379     		ldrb	r3, [r4, #6]	@ zero_extendqisi2
 785 0024 8371     		strb	r3, [r0, #6]
 397:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   cfg_desc->bMaxPower           = *(uint8_t  *) (buf + 8);
 786              		.loc 1 397 0
 787 0026 E379     		ldrb	r3, [r4, #7]	@ zero_extendqisi2
 788 0028 C371     		strb	r3, [r0, #7]
 398:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 789              		.loc 1 398 0
 790 002a 237A     		ldrb	r3, [r4, #8]	@ zero_extendqisi2
 791 002c 0372     		strb	r3, [r0, #8]
 401:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 792              		.loc 1 401 0
 793 002e 092A     		cmp	r2, #9
 794 0030 44D9     		bls	.L70
 795 0032 0546     		mov	r5, r0
 403:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     pif = (USBH_InterfaceDescTypeDef *)0;
 796              		.loc 1 403 0
 797 0034 0923     		movs	r3, #9
 798 0036 ADF80630 		strh	r3, [sp, #6]	@ movhi
 799              	.LVL92:
 385:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   uint8_t                      ep_ix = 0U;
ARM GAS  /tmp/ccRXVz1I.s 			page 34


 800              		.loc 1 385 0
 801 003a 0026     		movs	r6, #0
 802              	.LVL93:
 803              	.L73:
 407:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 804              		.loc 1 407 0
 805 003c 012E     		cmp	r6, #1
 806 003e 3DD8     		bhi	.L70
 407:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 807              		.loc 1 407 0 is_stmt 0 discriminator 1
 808 0040 6A88     		ldrh	r2, [r5, #2]
 809 0042 BDF80630 		ldrh	r3, [sp, #6]
 810 0046 9A42     		cmp	r2, r3
 811 0048 38D9     		bls	.L70
 409:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 812              		.loc 1 409 0 is_stmt 1
 813 004a 0DF10601 		add	r1, sp, #6
 814 004e 2046     		mov	r0, r4
 815 0050 FFF7FEFF 		bl	USBH_GetNextDesc
 816              	.LVL94:
 817 0054 0446     		mov	r4, r0
 818              	.LVL95:
 410:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       {
 819              		.loc 1 410 0
 820 0056 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 821 0058 042B     		cmp	r3, #4
 822 005a EFD1     		bne	.L73
 412:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         USBH_ParseInterfaceDesc (pif, (uint8_t *)(void *)pdesc);
 823              		.loc 1 412 0
 824 005c B046     		mov	r8, r6
 825 005e 1A20     		movs	r0, #26
 826              	.LVL96:
 827 0060 00FB06F0 		mul	r0, r0, r6
 828 0064 0830     		adds	r0, r0, #8
 829 0066 2844     		add	r0, r0, r5
 830              	.LVL97:
 413:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 831              		.loc 1 413 0
 832 0068 2146     		mov	r1, r4
 833 006a 0230     		adds	r0, r0, #2
 834              	.LVL98:
 835 006c FFF7FEFF 		bl	USBH_ParseInterfaceDesc
 836              	.LVL99:
 415:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         pep = (USBH_EpDescTypeDef *)0;
 837              		.loc 1 415 0
 838 0070 0027     		movs	r7, #0
 839              	.LVL100:
 840              	.L74:
 417:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         {
 841              		.loc 1 417 0
 842 0072 1A23     		movs	r3, #26
 843              	.LVL101:
 844 0074 03FB0853 		mla	r3, r3, r8, r5
 845              	.LVL102:
 846 0078 9B7B     		ldrb	r3, [r3, #14]	@ zero_extendqisi2
 847 007a BB42     		cmp	r3, r7
 848 007c 1BD9     		bls	.L76
ARM GAS  /tmp/ccRXVz1I.s 			page 35


 417:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         {
 849              		.loc 1 417 0 is_stmt 0 discriminator 1
 850 007e 6A88     		ldrh	r2, [r5, #2]
 851 0080 BDF80630 		ldrh	r3, [sp, #6]
 852 0084 9A42     		cmp	r2, r3
 853 0086 16D9     		bls	.L76
 419:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****           if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 854              		.loc 1 419 0 is_stmt 1
 855 0088 0DF10601 		add	r1, sp, #6
 856 008c 2046     		mov	r0, r4
 857 008e FFF7FEFF 		bl	USBH_GetNextDesc
 858              	.LVL103:
 859 0092 0446     		mov	r4, r0
 860              	.LVL104:
 420:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****           {
 861              		.loc 1 420 0
 862 0094 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 863 0096 052B     		cmp	r3, #5
 864 0098 EBD1     		bne	.L74
 422:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****             USBH_ParseEPDesc (pep, (uint8_t *)(void *)pdesc);
 865              		.loc 1 422 0
 866 009a 0137     		adds	r7, r7, #1
 867              	.LVL105:
 868 009c 1A20     		movs	r0, #26
 869              	.LVL106:
 870 009e 00FB08F0 		mul	r0, r0, r8
 871              	.LVL107:
 872 00a2 00EBC700 		add	r0, r0, r7, lsl #3
 873 00a6 0830     		adds	r0, r0, #8
 874 00a8 2844     		add	r0, r0, r5
 875              	.LVL108:
 423:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****             ep_ix++;
 876              		.loc 1 423 0
 877 00aa 2146     		mov	r1, r4
 878 00ac 0430     		adds	r0, r0, #4
 879              	.LVL109:
 880 00ae FFF7FEFF 		bl	USBH_ParseEPDesc
 881              	.LVL110:
 424:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****           }
 882              		.loc 1 424 0
 883 00b2 FFB2     		uxtb	r7, r7
 884              	.LVL111:
 885 00b4 DDE7     		b	.L74
 886              	.L76:
 427:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       }
 887              		.loc 1 427 0
 888 00b6 0136     		adds	r6, r6, #1
 889              	.LVL112:
 890 00b8 F6B2     		uxtb	r6, r6
 891              	.LVL113:
 892 00ba BFE7     		b	.L73
 893              	.LVL114:
 894              	.L70:
 431:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 895              		.loc 1 431 0
 896 00bc 02B0     		add	sp, sp, #8
 897              	.LCFI10:
ARM GAS  /tmp/ccRXVz1I.s 			page 36


 898              		.cfi_def_cfa_offset 24
 899              		@ sp needed
 900 00be BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 901              		.cfi_endproc
 902              	.LFE143:
 904              		.section	.text.USBH_CtlReq,"ax",%progbits
 905              		.align	1
 906              		.global	USBH_CtlReq
 907              		.syntax unified
 908              		.thumb
 909              		.thumb_func
 910              		.fpu fpv4-sp-d16
 912              	USBH_CtlReq:
 913              	.LFB148:
 547:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_StatusTypeDef status;
 914              		.loc 1 547 0
 915              		.cfi_startproc
 916              		@ args = 0, pretend = 0, frame = 0
 917              		@ frame_needed = 0, uses_anonymous_args = 0
 918              	.LVL115:
 551:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 919              		.loc 1 551 0
 920 0000 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
 921 0002 012B     		cmp	r3, #1
 922 0004 03D0     		beq	.L82
 923 0006 022B     		cmp	r3, #2
 924 0008 09D0     		beq	.L83
 549:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 925              		.loc 1 549 0
 926 000a 0123     		movs	r3, #1
 927 000c 05E0     		b	.L89
 928              	.L82:
 555:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.length = length;
 929              		.loc 1 555 0
 930 000e 8160     		str	r1, [r0, #8]
 556:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.state = CTRL_SETUP;
 931              		.loc 1 556 0
 932 0010 8281     		strh	r2, [r0, #12]	@ movhi
 557:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->RequestState = CMD_WAIT;
 933              		.loc 1 557 0
 934 0012 0123     		movs	r3, #1
 935 0014 0376     		strb	r3, [r0, #24]
 558:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     status = USBH_BUSY;
 936              		.loc 1 558 0
 937 0016 0222     		movs	r2, #2
 938              	.LVL116:
 939 0018 8270     		strb	r2, [r0, #2]
 940              	.LVL117:
 941              	.L89:
 602:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 942              		.loc 1 602 0
 943 001a 1846     		mov	r0, r3
 944              	.LVL118:
 945 001c 7047     		bx	lr
 946              	.LVL119:
 947              	.L83:
 547:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_StatusTypeDef status;
ARM GAS  /tmp/ccRXVz1I.s 			page 37


 948              		.loc 1 547 0
 949 001e 10B5     		push	{r4, lr}
 950              	.LCFI11:
 951              		.cfi_def_cfa_offset 8
 952              		.cfi_offset 4, -8
 953              		.cfi_offset 14, -4
 954 0020 0446     		mov	r4, r0
 572:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     if (status == USBH_OK)
 955              		.loc 1 572 0
 956 0022 FFF7FEFF 		bl	USBH_HandleControl
 957              	.LVL120:
 573:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 958              		.loc 1 573 0
 959 0026 0346     		mov	r3, r0
 960 0028 30B1     		cbz	r0, .L91
 580:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 961              		.loc 1 580 0
 962 002a 0328     		cmp	r0, #3
 963 002c 0AD0     		beq	.L92
 589:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       {
 964              		.loc 1 589 0
 965 002e 0228     		cmp	r0, #2
 966 0030 06D1     		bne	.L81
 592:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****         status = USBH_FAIL;
 967              		.loc 1 592 0
 968 0032 0122     		movs	r2, #1
 969 0034 A270     		strb	r2, [r4, #2]
 970              	.LVL121:
 971 0036 03E0     		b	.L81
 972              	.LVL122:
 973              	.L91:
 576:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.state =CTRL_IDLE;
 974              		.loc 1 576 0
 975 0038 0122     		movs	r2, #1
 976 003a A270     		strb	r2, [r4, #2]
 577:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       status = USBH_OK;
 977              		.loc 1 577 0
 978 003c 0022     		movs	r2, #0
 979 003e 2276     		strb	r2, [r4, #24]
 980              	.LVL123:
 981              	.L81:
 602:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 982              		.loc 1 602 0
 983 0040 1846     		mov	r0, r3
 984 0042 10BD     		pop	{r4, pc}
 985              	.LVL124:
 986              	.L92:
 583:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       phost->Control.state = CTRL_IDLE;
 987              		.loc 1 583 0
 988 0044 0122     		movs	r2, #1
 989 0046 A270     		strb	r2, [r4, #2]
 584:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       status = USBH_NOT_SUPPORTED;
 990              		.loc 1 584 0
 991 0048 0022     		movs	r2, #0
 992 004a 2276     		strb	r2, [r4, #24]
 993              	.LVL125:
 994 004c F8E7     		b	.L81
ARM GAS  /tmp/ccRXVz1I.s 			page 38


 995              		.cfi_endproc
 996              	.LFE148:
 998              		.section	.text.USBH_GetDescriptor,"ax",%progbits
 999              		.align	1
 1000              		.global	USBH_GetDescriptor
 1001              		.syntax unified
 1002              		.thumb
 1003              		.thumb_func
 1004              		.fpu fpv4-sp-d16
 1006              	USBH_GetDescriptor:
 1007              	.LFB136:
 202:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if(phost->RequestState == CMD_SEND)
 1008              		.loc 1 202 0
 1009              		.cfi_startproc
 1010              		@ args = 4, pretend = 0, frame = 0
 1011              		@ frame_needed = 0, uses_anonymous_args = 0
 1012              	.LVL126:
 1013 0000 38B5     		push	{r3, r4, r5, lr}
 1014              	.LCFI12:
 1015              		.cfi_def_cfa_offset 16
 1016              		.cfi_offset 3, -16
 1017              		.cfi_offset 4, -12
 1018              		.cfi_offset 5, -8
 1019              		.cfi_offset 14, -4
 1020 0002 BDF81050 		ldrh	r5, [sp, #16]
 203:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 1021              		.loc 1 203 0
 1022 0006 8478     		ldrb	r4, [r0, #2]	@ zero_extendqisi2
 1023 0008 012C     		cmp	r4, #1
 1024 000a 04D0     		beq	.L98
 1025              	.LVL127:
 1026              	.L94:
 219:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 1027              		.loc 1 219 0
 1028 000c 2A46     		mov	r2, r5
 1029 000e 1946     		mov	r1, r3
 1030 0010 FFF7FEFF 		bl	USBH_CtlReq
 1031              	.LVL128:
 220:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 1032              		.loc 1 220 0
 1033 0014 38BD     		pop	{r3, r4, r5, pc}
 1034              	.LVL129:
 1035              	.L98:
 205:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 1036              		.loc 1 205 0
 1037 0016 61F07F04 		orn	r4, r1, #127
 1038 001a 0474     		strb	r4, [r0, #16]
 206:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wValue.w = value_idx;
 1039              		.loc 1 206 0
 1040 001c 0621     		movs	r1, #6
 1041              	.LVL130:
 1042 001e 4174     		strb	r1, [r0, #17]
 207:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 1043              		.loc 1 207 0
 1044 0020 4282     		strh	r2, [r0, #18]	@ movhi
 209:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     {
 1045              		.loc 1 209 0
ARM GAS  /tmp/ccRXVz1I.s 			page 39


 1046 0022 02F47F44 		and	r4, r2, #65280
 1047 0026 B4F5407F 		cmp	r4, #768
 1048 002a 03D0     		beq	.L99
 215:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 1049              		.loc 1 215 0
 1050 002c 0022     		movs	r2, #0
 1051              	.LVL131:
 1052 002e 8282     		strh	r2, [r0, #20]	@ movhi
 1053              	.L96:
 217:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 1054              		.loc 1 217 0
 1055 0030 C582     		strh	r5, [r0, #22]	@ movhi
 1056 0032 EBE7     		b	.L94
 1057              	.LVL132:
 1058              	.L99:
 211:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     }
 1059              		.loc 1 211 0
 1060 0034 40F20942 		movw	r2, #1033
 1061              	.LVL133:
 1062 0038 8282     		strh	r2, [r0, #20]	@ movhi
 1063 003a F9E7     		b	.L96
 1064              		.cfi_endproc
 1065              	.LFE136:
 1067              		.section	.text.USBH_Get_DevDesc,"ax",%progbits
 1068              		.align	1
 1069              		.global	USBH_Get_DevDesc
 1070              		.syntax unified
 1071              		.thumb
 1072              		.thumb_func
 1073              		.fpu fpv4-sp-d16
 1075              	USBH_Get_DevDesc:
 1076              	.LFB133:
 105:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_StatusTypeDef status;
 1077              		.loc 1 105 0
 1078              		.cfi_startproc
 1079              		@ args = 0, pretend = 0, frame = 0
 1080              		@ frame_needed = 0, uses_anonymous_args = 0
 1081              	.LVL134:
 1082 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1083              	.LCFI13:
 1084              		.cfi_def_cfa_offset 20
 1085              		.cfi_offset 4, -20
 1086              		.cfi_offset 5, -16
 1087              		.cfi_offset 6, -12
 1088              		.cfi_offset 7, -8
 1089              		.cfi_offset 14, -4
 1090 0002 83B0     		sub	sp, sp, #12
 1091              	.LCFI14:
 1092              		.cfi_def_cfa_offset 32
 1093 0004 0446     		mov	r4, r0
 111:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   (uint16_t)length)) == USBH_OK)
 1094              		.loc 1 111 0
 1095 0006 00F58E75 		add	r5, r0, #284
 108:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
 1096              		.loc 1 108 0
 1097 000a 0E46     		mov	r6, r1
 1098 000c 0091     		str	r1, [sp]
ARM GAS  /tmp/ccRXVz1I.s 			page 40


 1099 000e 2B46     		mov	r3, r5
 1100 0010 4FF48072 		mov	r2, #256
 1101 0014 0021     		movs	r1, #0
 1102              	.LVL135:
 1103 0016 FFF7FEFF 		bl	USBH_GetDescriptor
 1104              	.LVL136:
 1105 001a 0746     		mov	r7, r0
 1106 001c 10B1     		cbz	r0, .L103
 1107              	.LVL137:
 1108              	.L101:
 119:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 1109              		.loc 1 119 0
 1110 001e 3846     		mov	r0, r7
 1111 0020 03B0     		add	sp, sp, #12
 1112              	.LCFI15:
 1113              		.cfi_remember_state
 1114              		.cfi_def_cfa_offset 20
 1115              		@ sp needed
 1116 0022 F0BD     		pop	{r4, r5, r6, r7, pc}
 1117              	.LVL138:
 1118              	.L103:
 1119              	.LCFI16:
 1120              		.cfi_restore_state
 115:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                       (uint16_t)length);
 1121              		.loc 1 115 0
 1122 0024 3246     		mov	r2, r6
 1123 0026 2946     		mov	r1, r5
 1124 0028 04F22230 		addw	r0, r4, #802
 1125              	.LVL139:
 1126 002c FFF7FEFF 		bl	USBH_ParseDevDesc
 1127              	.LVL140:
 1128 0030 F5E7     		b	.L101
 1129              		.cfi_endproc
 1130              	.LFE133:
 1132              		.section	.text.USBH_Get_CfgDesc,"ax",%progbits
 1133              		.align	1
 1134              		.global	USBH_Get_CfgDesc
 1135              		.syntax unified
 1136              		.thumb
 1137              		.thumb_func
 1138              		.fpu fpv4-sp-d16
 1140              	USBH_Get_CfgDesc:
 1141              	.LFB134:
 133:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_StatusTypeDef status;
 1142              		.loc 1 133 0
 1143              		.cfi_startproc
 1144              		@ args = 0, pretend = 0, frame = 0
 1145              		@ frame_needed = 0, uses_anonymous_args = 0
 1146              	.LVL141:
 1147 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1148              	.LCFI17:
 1149              		.cfi_def_cfa_offset 20
 1150              		.cfi_offset 4, -20
 1151              		.cfi_offset 5, -16
 1152              		.cfi_offset 6, -12
 1153              		.cfi_offset 7, -8
 1154              		.cfi_offset 14, -4
ARM GAS  /tmp/ccRXVz1I.s 			page 41


 1155 0002 83B0     		sub	sp, sp, #12
 1156              	.LCFI18:
 1157              		.cfi_def_cfa_offset 32
 1158 0004 0446     		mov	r4, r0
 1159 0006 0E46     		mov	r6, r1
 137:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** #else
 1160              		.loc 1 137 0
 1161 0008 00F11C05 		add	r5, r0, #28
 1162              	.LVL142:
 141:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
 1163              		.loc 1 141 0
 1164 000c 0091     		str	r1, [sp]
 1165 000e 2B46     		mov	r3, r5
 1166 0010 4FF40072 		mov	r2, #512
 1167 0014 0021     		movs	r1, #0
 1168              	.LVL143:
 1169 0016 FFF7FEFF 		bl	USBH_GetDescriptor
 1170              	.LVL144:
 1171 001a 0746     		mov	r7, r0
 1172 001c 10B1     		cbz	r0, .L107
 1173              	.LVL145:
 1174              	.L105:
 155:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 1175              		.loc 1 155 0
 1176 001e 3846     		mov	r0, r7
 1177 0020 03B0     		add	sp, sp, #12
 1178              	.LCFI19:
 1179              		.cfi_remember_state
 1180              		.cfi_def_cfa_offset 20
 1181              		@ sp needed
 1182 0022 F0BD     		pop	{r4, r5, r6, r7, pc}
 1183              	.LVL146:
 1184              	.L107:
 1185              	.LCFI20:
 1186              		.cfi_restore_state
 149:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                        pData,
 1187              		.loc 1 149 0
 1188 0024 3246     		mov	r2, r6
 1189 0026 2946     		mov	r1, r5
 1190 0028 04F54D70 		add	r0, r4, #820
 1191              	.LVL147:
 1192 002c FFF7FEFF 		bl	USBH_ParseCfgDesc
 1193              	.LVL148:
 1194 0030 F5E7     		b	.L105
 1195              		.cfi_endproc
 1196              	.LFE134:
 1198              		.section	.text.USBH_Get_StringDesc,"ax",%progbits
 1199              		.align	1
 1200              		.global	USBH_Get_StringDesc
 1201              		.syntax unified
 1202              		.thumb
 1203              		.thumb_func
 1204              		.fpu fpv4-sp-d16
 1206              	USBH_Get_StringDesc:
 1207              	.LFB135:
 172:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   USBH_StatusTypeDef status;
 1208              		.loc 1 172 0
ARM GAS  /tmp/ccRXVz1I.s 			page 42


 1209              		.cfi_startproc
 1210              		@ args = 0, pretend = 0, frame = 0
 1211              		@ frame_needed = 0, uses_anonymous_args = 0
 1212              	.LVL149:
 1213 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1214              	.LCFI21:
 1215              		.cfi_def_cfa_offset 20
 1216              		.cfi_offset 4, -20
 1217              		.cfi_offset 5, -16
 1218              		.cfi_offset 6, -12
 1219              		.cfi_offset 7, -8
 1220              		.cfi_offset 14, -4
 1221 0002 83B0     		sub	sp, sp, #12
 1222              	.LCFI22:
 1223              		.cfi_def_cfa_offset 32
 1224 0004 1746     		mov	r7, r2
 1225 0006 1D46     		mov	r5, r3
 177:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   length)) == USBH_OK)
 1226              		.loc 1 177 0
 1227 0008 00F58E74 		add	r4, r0, #284
 174:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
 1228              		.loc 1 174 0
 1229 000c 0093     		str	r3, [sp]
 1230 000e 2346     		mov	r3, r4
 1231              	.LVL150:
 1232 0010 41F44072 		orr	r2, r1, #768
 1233              	.LVL151:
 1234 0014 0021     		movs	r1, #0
 1235              	.LVL152:
 1236 0016 FFF7FEFF 		bl	USBH_GetDescriptor
 1237              	.LVL153:
 1238 001a 0646     		mov	r6, r0
 1239 001c 10B1     		cbz	r0, .L111
 1240              	.LVL154:
 1241              	.L109:
 184:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 1242              		.loc 1 184 0
 1243 001e 3046     		mov	r0, r6
 1244 0020 03B0     		add	sp, sp, #12
 1245              	.LCFI23:
 1246              		.cfi_remember_state
 1247              		.cfi_def_cfa_offset 20
 1248              		@ sp needed
 1249 0022 F0BD     		pop	{r4, r5, r6, r7, pc}
 1250              	.LVL155:
 1251              	.L111:
 1252              	.LCFI24:
 1253              		.cfi_restore_state
 181:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 1254              		.loc 1 181 0
 1255 0024 2A46     		mov	r2, r5
 1256 0026 3946     		mov	r1, r7
 1257 0028 2046     		mov	r0, r4
 1258              	.LVL156:
 1259 002a FFF7FEFF 		bl	USBH_ParseStringDesc
 1260              	.LVL157:
 1261 002e F6E7     		b	.L109
ARM GAS  /tmp/ccRXVz1I.s 			page 43


 1262              		.cfi_endproc
 1263              	.LFE135:
 1265              		.section	.text.USBH_SetAddress,"ax",%progbits
 1266              		.align	1
 1267              		.global	USBH_SetAddress
 1268              		.syntax unified
 1269              		.thumb
 1270              		.thumb_func
 1271              		.fpu fpv4-sp-d16
 1273              	USBH_SetAddress:
 1274              	.LFB137:
 231:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if(phost->RequestState == CMD_SEND)
 1275              		.loc 1 231 0
 1276              		.cfi_startproc
 1277              		@ args = 0, pretend = 0, frame = 0
 1278              		@ frame_needed = 0, uses_anonymous_args = 0
 1279              	.LVL158:
 1280 0000 08B5     		push	{r3, lr}
 1281              	.LCFI25:
 1282              		.cfi_def_cfa_offset 8
 1283              		.cfi_offset 3, -8
 1284              		.cfi_offset 14, -4
 232:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 1285              		.loc 1 232 0
 1286 0002 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
 1287 0004 012B     		cmp	r3, #1
 1288 0006 04D0     		beq	.L115
 1289              	.L113:
 243:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 1290              		.loc 1 243 0
 1291 0008 0022     		movs	r2, #0
 1292 000a 1146     		mov	r1, r2
 1293              	.LVL159:
 1294 000c FFF7FEFF 		bl	USBH_CtlReq
 1295              	.LVL160:
 244:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 1296              		.loc 1 244 0
 1297 0010 08BD     		pop	{r3, pc}
 1298              	.LVL161:
 1299              	.L115:
 234:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****       USB_REQ_TYPE_STANDARD;
 1300              		.loc 1 234 0
 1301 0012 0023     		movs	r3, #0
 1302 0014 0374     		strb	r3, [r0, #16]
 237:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 1303              		.loc 1 237 0
 1304 0016 0522     		movs	r2, #5
 1305 0018 4274     		strb	r2, [r0, #17]
 239:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wIndex.w = 0U;
 1306              		.loc 1 239 0
 1307 001a 4182     		strh	r1, [r0, #18]	@ movhi
 240:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wLength.w = 0U;
 1308              		.loc 1 240 0
 1309 001c 8382     		strh	r3, [r0, #20]	@ movhi
 241:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 1310              		.loc 1 241 0
 1311 001e C382     		strh	r3, [r0, #22]	@ movhi
ARM GAS  /tmp/ccRXVz1I.s 			page 44


 1312 0020 F2E7     		b	.L113
 1313              		.cfi_endproc
 1314              	.LFE137:
 1316              		.section	.text.USBH_SetCfg,"ax",%progbits
 1317              		.align	1
 1318              		.global	USBH_SetCfg
 1319              		.syntax unified
 1320              		.thumb
 1321              		.thumb_func
 1322              		.fpu fpv4-sp-d16
 1324              	USBH_SetCfg:
 1325              	.LFB138:
 254:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if(phost->RequestState == CMD_SEND)
 1326              		.loc 1 254 0
 1327              		.cfi_startproc
 1328              		@ args = 0, pretend = 0, frame = 0
 1329              		@ frame_needed = 0, uses_anonymous_args = 0
 1330              	.LVL162:
 1331 0000 08B5     		push	{r3, lr}
 1332              	.LCFI26:
 1333              		.cfi_def_cfa_offset 8
 1334              		.cfi_offset 3, -8
 1335              		.cfi_offset 14, -4
 255:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 1336              		.loc 1 255 0
 1337 0002 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
 1338 0004 012B     		cmp	r3, #1
 1339 0006 04D0     		beq	.L119
 1340              	.L117:
 266:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 1341              		.loc 1 266 0
 1342 0008 0022     		movs	r2, #0
 1343 000a 1146     		mov	r1, r2
 1344              	.LVL163:
 1345 000c FFF7FEFF 		bl	USBH_CtlReq
 1346              	.LVL164:
 267:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 1347              		.loc 1 267 0
 1348 0010 08BD     		pop	{r3, pc}
 1349              	.LVL165:
 1350              	.L119:
 257:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                                    | USB_REQ_TYPE_STANDARD;
 1351              		.loc 1 257 0
 1352 0012 0023     		movs	r3, #0
 1353 0014 0374     		strb	r3, [r0, #16]
 260:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wValue.w = cfg_idx;
 1354              		.loc 1 260 0
 1355 0016 0922     		movs	r2, #9
 1356 0018 4274     		strb	r2, [r0, #17]
 261:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wIndex.w = 0U;
 1357              		.loc 1 261 0
 1358 001a 4182     		strh	r1, [r0, #18]	@ movhi
 262:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wLength.w = 0U;
 1359              		.loc 1 262 0
 1360 001c 8382     		strh	r3, [r0, #20]	@ movhi
 263:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 1361              		.loc 1 263 0
ARM GAS  /tmp/ccRXVz1I.s 			page 45


 1362 001e C382     		strh	r3, [r0, #22]	@ movhi
 1363 0020 F2E7     		b	.L117
 1364              		.cfi_endproc
 1365              	.LFE138:
 1367              		.section	.text.USBH_SetInterface,"ax",%progbits
 1368              		.align	1
 1369              		.global	USBH_SetInterface
 1370              		.syntax unified
 1371              		.thumb
 1372              		.thumb_func
 1373              		.fpu fpv4-sp-d16
 1375              	USBH_SetInterface:
 1376              	.LFB139:
 278:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if(phost->RequestState == CMD_SEND)
 1377              		.loc 1 278 0
 1378              		.cfi_startproc
 1379              		@ args = 0, pretend = 0, frame = 0
 1380              		@ frame_needed = 0, uses_anonymous_args = 0
 1381              	.LVL166:
 1382 0000 08B5     		push	{r3, lr}
 1383              	.LCFI27:
 1384              		.cfi_def_cfa_offset 8
 1385              		.cfi_offset 3, -8
 1386              		.cfi_offset 14, -4
 279:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 1387              		.loc 1 279 0
 1388 0002 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
 1389 0004 012B     		cmp	r3, #1
 1390 0006 04D0     		beq	.L123
 1391              	.L121:
 289:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 1392              		.loc 1 289 0
 1393 0008 0022     		movs	r2, #0
 1394              	.LVL167:
 1395 000a 1146     		mov	r1, r2
 1396              	.LVL168:
 1397 000c FFF7FEFF 		bl	USBH_CtlReq
 1398              	.LVL169:
 290:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 1399              		.loc 1 290 0
 1400 0010 08BD     		pop	{r3, pc}
 1401              	.LVL170:
 1402              	.L123:
 281:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                                    | USB_REQ_TYPE_STANDARD;
 1403              		.loc 1 281 0
 1404 0012 0374     		strb	r3, [r0, #16]
 284:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wValue.w = altSetting;
 1405              		.loc 1 284 0
 1406 0014 0B23     		movs	r3, #11
 1407 0016 4374     		strb	r3, [r0, #17]
 285:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wIndex.w = ep_num;
 1408              		.loc 1 285 0
 1409 0018 4282     		strh	r2, [r0, #18]	@ movhi
 286:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wLength.w = 0U;
 1410              		.loc 1 286 0
 1411 001a 8182     		strh	r1, [r0, #20]	@ movhi
 287:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
ARM GAS  /tmp/ccRXVz1I.s 			page 46


 1412              		.loc 1 287 0
 1413 001c 0023     		movs	r3, #0
 1414 001e C382     		strh	r3, [r0, #22]	@ movhi
 1415 0020 F2E7     		b	.L121
 1416              		.cfi_endproc
 1417              	.LFE139:
 1419              		.section	.text.USBH_SetFeature,"ax",%progbits
 1420              		.align	1
 1421              		.global	USBH_SetFeature
 1422              		.syntax unified
 1423              		.thumb
 1424              		.thumb_func
 1425              		.fpu fpv4-sp-d16
 1427              	USBH_SetFeature:
 1428              	.LFB140:
 300:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if(phost->RequestState == CMD_SEND)
 1429              		.loc 1 300 0
 1430              		.cfi_startproc
 1431              		@ args = 0, pretend = 0, frame = 0
 1432              		@ frame_needed = 0, uses_anonymous_args = 0
 1433              	.LVL171:
 1434 0000 08B5     		push	{r3, lr}
 1435              	.LCFI28:
 1436              		.cfi_def_cfa_offset 8
 1437              		.cfi_offset 3, -8
 1438              		.cfi_offset 14, -4
 301:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 1439              		.loc 1 301 0
 1440 0002 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
 1441 0004 012B     		cmp	r3, #1
 1442 0006 04D0     		beq	.L127
 1443              	.L125:
 312:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 1444              		.loc 1 312 0
 1445 0008 0022     		movs	r2, #0
 1446 000a 1146     		mov	r1, r2
 1447              	.LVL172:
 1448 000c FFF7FEFF 		bl	USBH_CtlReq
 1449              	.LVL173:
 313:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 1450              		.loc 1 313 0
 1451 0010 08BD     		pop	{r3, pc}
 1452              	.LVL174:
 1453              	.L127:
 303:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                                    | USB_REQ_TYPE_STANDARD;
 1454              		.loc 1 303 0
 1455 0012 0023     		movs	r3, #0
 1456 0014 0374     		strb	r3, [r0, #16]
 306:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wValue.w = wValue;
 1457              		.loc 1 306 0
 1458 0016 0322     		movs	r2, #3
 1459 0018 4274     		strb	r2, [r0, #17]
 307:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wIndex.w = 0U;
 1460              		.loc 1 307 0
 1461 001a 4182     		strh	r1, [r0, #18]	@ movhi
 308:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wLength.w = 0U;
 1462              		.loc 1 308 0
ARM GAS  /tmp/ccRXVz1I.s 			page 47


 1463 001c 8382     		strh	r3, [r0, #20]	@ movhi
 309:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 1464              		.loc 1 309 0
 1465 001e C382     		strh	r3, [r0, #22]	@ movhi
 1466 0020 F2E7     		b	.L125
 1467              		.cfi_endproc
 1468              	.LFE140:
 1470              		.section	.text.USBH_ClrFeature,"ax",%progbits
 1471              		.align	1
 1472              		.global	USBH_ClrFeature
 1473              		.syntax unified
 1474              		.thumb
 1475              		.thumb_func
 1476              		.fpu fpv4-sp-d16
 1478              	USBH_ClrFeature:
 1479              	.LFB141:
 324:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   if(phost->RequestState == CMD_SEND)
 1480              		.loc 1 324 0
 1481              		.cfi_startproc
 1482              		@ args = 0, pretend = 0, frame = 0
 1483              		@ frame_needed = 0, uses_anonymous_args = 0
 1484              	.LVL175:
 1485 0000 08B5     		push	{r3, lr}
 1486              	.LCFI29:
 1487              		.cfi_def_cfa_offset 8
 1488              		.cfi_offset 3, -8
 1489              		.cfi_offset 14, -4
 325:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   {
 1490              		.loc 1 325 0
 1491 0002 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
 1492 0004 012B     		cmp	r3, #1
 1493 0006 04D0     		beq	.L131
 1494              	.L129:
 335:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** }
 1495              		.loc 1 335 0
 1496 0008 0022     		movs	r2, #0
 1497 000a 1146     		mov	r1, r2
 1498              	.LVL176:
 1499 000c FFF7FEFF 		bl	USBH_CtlReq
 1500              	.LVL177:
 336:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c **** 
 1501              		.loc 1 336 0
 1502 0010 08BD     		pop	{r3, pc}
 1503              	.LVL178:
 1504              	.L131:
 327:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****                                                    | USB_REQ_TYPE_STANDARD;
 1505              		.loc 1 327 0
 1506 0012 0223     		movs	r3, #2
 1507 0014 0374     		strb	r3, [r0, #16]
 330:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 1508              		.loc 1 330 0
 1509 0016 0123     		movs	r3, #1
 1510 0018 4374     		strb	r3, [r0, #17]
 331:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wIndex.w = ep_num;
 1511              		.loc 1 331 0
 1512 001a 0023     		movs	r3, #0
 1513 001c 4382     		strh	r3, [r0, #18]	@ movhi
ARM GAS  /tmp/ccRXVz1I.s 			page 48


 332:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****     phost->Control.setup.b.wLength.w = 0U;
 1514              		.loc 1 332 0
 1515 001e 8182     		strh	r1, [r0, #20]	@ movhi
 333:Middlewares/ST/STM32_USB_Host_Library/Core/Src/usbh_ctlreq.c ****   }
 1516              		.loc 1 333 0
 1517 0020 C382     		strh	r3, [r0, #22]	@ movhi
 1518 0022 F1E7     		b	.L129
 1519              		.cfi_endproc
 1520              	.LFE141:
 1522              		.text
 1523              	.Letext0:
 1524              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 1525              		.file 3 "/usr/arm-none-eabi/include/sys/lock.h"
 1526              		.file 4 "/usr/arm-none-eabi/include/sys/_types.h"
 1527              		.file 5 "/usr/lib/gcc/arm-none-eabi/7.3.1/include/stddef.h"
 1528              		.file 6 "/usr/arm-none-eabi/include/sys/reent.h"
 1529              		.file 7 "/usr/arm-none-eabi/include/sys/_stdint.h"
 1530              		.file 8 "/usr/arm-none-eabi/include/stdlib.h"
 1531              		.file 9 "Drivers/CMSIS/Include/core_cm4.h"
 1532              		.file 10 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 1533              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1534              		.file 12 "Middlewares/ST/STM32_USB_Host_Library/Core/Inc/usbh_def.h"
 1535              		.file 13 "Middlewares/ST/STM32_USB_Host_Library/Core/Inc/usbh_ctlreq.h"
 1536              		.file 14 "Middlewares/ST/STM32_USB_Host_Library/Core/Inc/usbh_ioreq.h"
 1537              		.file 15 "Middlewares/ST/STM32_USB_Host_Library/Core/Inc/usbh_core.h"
ARM GAS  /tmp/ccRXVz1I.s 			page 49


DEFINED SYMBOLS
                            *ABS*:0000000000000000 usbh_ctlreq.c
     /tmp/ccRXVz1I.s:18     .text.USBH_ParseDevDesc:0000000000000000 $t
     /tmp/ccRXVz1I.s:24     .text.USBH_ParseDevDesc:0000000000000000 USBH_ParseDevDesc
     /tmp/ccRXVz1I.s:102    .text.USBH_ParseInterfaceDesc:0000000000000000 $t
     /tmp/ccRXVz1I.s:108    .text.USBH_ParseInterfaceDesc:0000000000000000 USBH_ParseInterfaceDesc
     /tmp/ccRXVz1I.s:149    .text.USBH_ParseEPDesc:0000000000000000 $t
     /tmp/ccRXVz1I.s:155    .text.USBH_ParseEPDesc:0000000000000000 USBH_ParseEPDesc
     /tmp/ccRXVz1I.s:189    .text.USBH_ParseStringDesc:0000000000000000 $t
     /tmp/ccRXVz1I.s:195    .text.USBH_ParseStringDesc:0000000000000000 USBH_ParseStringDesc
     /tmp/ccRXVz1I.s:261    .text.USBH_HandleControl:0000000000000000 $t
     /tmp/ccRXVz1I.s:267    .text.USBH_HandleControl:0000000000000000 USBH_HandleControl
     /tmp/ccRXVz1I.s:292    .text.USBH_HandleControl:0000000000000014 $d
     /tmp/ccRXVz1I.s:707    .text.USBH_GetNextDesc:0000000000000000 $t
     /tmp/ccRXVz1I.s:714    .text.USBH_GetNextDesc:0000000000000000 USBH_GetNextDesc
     /tmp/ccRXVz1I.s:738    .text.USBH_ParseCfgDesc:0000000000000000 $t
     /tmp/ccRXVz1I.s:744    .text.USBH_ParseCfgDesc:0000000000000000 USBH_ParseCfgDesc
     /tmp/ccRXVz1I.s:905    .text.USBH_CtlReq:0000000000000000 $t
     /tmp/ccRXVz1I.s:912    .text.USBH_CtlReq:0000000000000000 USBH_CtlReq
     /tmp/ccRXVz1I.s:999    .text.USBH_GetDescriptor:0000000000000000 $t
     /tmp/ccRXVz1I.s:1006   .text.USBH_GetDescriptor:0000000000000000 USBH_GetDescriptor
     /tmp/ccRXVz1I.s:1068   .text.USBH_Get_DevDesc:0000000000000000 $t
     /tmp/ccRXVz1I.s:1075   .text.USBH_Get_DevDesc:0000000000000000 USBH_Get_DevDesc
     /tmp/ccRXVz1I.s:1133   .text.USBH_Get_CfgDesc:0000000000000000 $t
     /tmp/ccRXVz1I.s:1140   .text.USBH_Get_CfgDesc:0000000000000000 USBH_Get_CfgDesc
     /tmp/ccRXVz1I.s:1199   .text.USBH_Get_StringDesc:0000000000000000 $t
     /tmp/ccRXVz1I.s:1206   .text.USBH_Get_StringDesc:0000000000000000 USBH_Get_StringDesc
     /tmp/ccRXVz1I.s:1266   .text.USBH_SetAddress:0000000000000000 $t
     /tmp/ccRXVz1I.s:1273   .text.USBH_SetAddress:0000000000000000 USBH_SetAddress
     /tmp/ccRXVz1I.s:1317   .text.USBH_SetCfg:0000000000000000 $t
     /tmp/ccRXVz1I.s:1324   .text.USBH_SetCfg:0000000000000000 USBH_SetCfg
     /tmp/ccRXVz1I.s:1368   .text.USBH_SetInterface:0000000000000000 $t
     /tmp/ccRXVz1I.s:1375   .text.USBH_SetInterface:0000000000000000 USBH_SetInterface
     /tmp/ccRXVz1I.s:1420   .text.USBH_SetFeature:0000000000000000 $t
     /tmp/ccRXVz1I.s:1427   .text.USBH_SetFeature:0000000000000000 USBH_SetFeature
     /tmp/ccRXVz1I.s:1471   .text.USBH_ClrFeature:0000000000000000 $t
     /tmp/ccRXVz1I.s:1478   .text.USBH_ClrFeature:0000000000000000 USBH_ClrFeature
     /tmp/ccRXVz1I.s:303    .text.USBH_HandleControl:000000000000001f $d
     /tmp/ccRXVz1I.s:303    .text.USBH_HandleControl:0000000000000020 $t

UNDEFINED SYMBOLS
USBH_CtlSendSetup
USBH_LL_GetURBState
USBH_CtlReceiveData
USBH_CtlSendData
USBH_LL_Stop
