Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Dec 11 15:42:45 2021
| Host         : DESKTOP-AAGVBOR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Mod_exp_timing_summary_routed.rpt -pb Mod_exp_timing_summary_routed.pb -rpx Mod_exp_timing_summary_routed.rpx -warn_on_violation
| Design       : Mod_exp
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  64          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.704        0.000                      0                31004        0.051        0.000                      0                31004       29.500        0.000                       0                 14449  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK_1  {0.000 30.000}     60.000          16.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_1               2.704        0.000                      0                31004        0.051        0.000                      0                31004       29.500        0.000                       0                 14449  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_1
  To Clock:  CLK_1

Setup :            0  Failing Endpoints,  Worst Slack        2.704ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.704ns  (required time - arrival time)
  Source:                 inst_sqr/counter_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            inst_sqr/inst1/SS_reg[913]/D
                            (falling edge-triggered cell FDRE clocked by CLK_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             CLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (CLK_1 fall@30.000ns - CLK_1 rise@0.000ns)
  Data Path Delay:        27.168ns  (logic 7.992ns (29.417%)  route 19.176ns (70.583%))
  Logic Levels:           53  (CARRY4=36 LUT3=5 LUT4=1 LUT6=7 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.655ns = ( 34.655 - 30.000 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_1 rise edge)      0.000     0.000 r  
    G20                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    G20                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.114    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.210 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14448, routed)       1.834     5.044    inst_sqr/CLK_IBUF_BUFG
    SLICE_X103Y73        FDRE                                         r  inst_sqr/counter_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y73        FDRE (Prop_fdre_C_Q)         0.456     5.500 r  inst_sqr/counter_reg[1]_rep/Q
                         net (fo=89, routed)          2.129     7.629    inst_sqr/inst1/SS_reg[144]_0
    SLICE_X107Y101       LUT6 (Prop_lut6_I2_O)        0.124     7.753 r  inst_sqr/inst1/SS[1023]_i_459/O
                         net (fo=1, routed)           0.000     7.753    inst_sqr/inst1/SS[1023]_i_459_n_0
    SLICE_X107Y101       MUXF7 (Prop_muxf7_I1_O)      0.245     7.998 r  inst_sqr/inst1/SS_reg[1023]_i_286/O
                         net (fo=1, routed)           0.000     7.998    inst_sqr/inst1/SS_reg[1023]_i_286_n_0
    SLICE_X107Y101       MUXF8 (Prop_muxf8_I0_O)      0.104     8.102 r  inst_sqr/inst1/SS_reg[1023]_i_136/O
                         net (fo=1, routed)           1.752     9.854    inst_sqr/inst1/SS_reg[1023]_i_136_n_0
    SLICE_X102Y71        LUT6 (Prop_lut6_I3_O)        0.316    10.170 r  inst_sqr/inst1/SS[1023]_i_63/O
                         net (fo=1, routed)           0.000    10.170    inst_sqr/inst1/SS[1023]_i_63_n_0
    SLICE_X102Y71        MUXF7 (Prop_muxf7_I1_O)      0.247    10.417 r  inst_sqr/inst1/SS_reg[1023]_i_36/O
                         net (fo=1, routed)           0.000    10.417    inst_sqr/inst1/SS_reg[1023]_i_36_n_0
    SLICE_X102Y71        MUXF8 (Prop_muxf8_I0_O)      0.098    10.515 r  inst_sqr/inst1/SS_reg[1023]_i_27/O
                         net (fo=1, routed)           0.829    11.344    inst_sqr/inst1/SS_reg[1023]_i_27_n_0
    SLICE_X91Y69         LUT6 (Prop_lut6_I5_O)        0.319    11.663 r  inst_sqr/inst1/SS[1023]_i_22/O
                         net (fo=23, routed)          1.567    13.229    inst_sqr/inst1/SS[1023]_i_22_n_0
    SLICE_X65Y62         LUT6 (Prop_lut6_I0_O)        0.124    13.353 r  inst_sqr/inst1/SS[62]_i_11__0/O
                         net (fo=122, routed)         1.132    14.485    inst_sqr/inst1/SS[62]_i_11__0_n_0
    SLICE_X54Y53         LUT4 (Prop_lut4_I3_O)        0.124    14.609 r  inst_sqr/inst1/SS[62]_i_12/O
                         net (fo=121, routed)         1.152    15.761    inst_sqr/inst1/SS[62]_i_12_n_0
    SLICE_X51Y44         LUT6 (Prop_lut6_I3_O)        0.124    15.885 r  inst_sqr/inst1/SS[6]_i_5/O
                         net (fo=2, routed)           0.771    16.656    inst_sqr/inst1/B_temp_reg[6][1]
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124    16.780 r  inst_sqr/inst1/SS[6]_i_9/O
                         net (fo=1, routed)           0.000    16.780    inst_sqr_n_1059
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.330 r  inst1/SS_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.330    inst1/SS_reg[6]_i_2_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.444 r  inst1/SS_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.444    inst1/SS_reg[10]_i_2_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.558 r  inst1/SS_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.558    inst1/SS_reg[14]_i_2_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.672 r  inst1/SS_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.001    17.673    inst1/SS_reg[18]_i_2_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.787 r  inst1/SS_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.787    inst1/SS_reg[22]_i_2_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.901 r  inst1/SS_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.901    inst1/SS_reg[26]_i_2_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.015 r  inst1/SS_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.015    inst1/SS_reg[30]_i_2_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.129 r  inst1/SS_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.129    inst1/SS_reg[34]_i_2_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.243 r  inst1/SS_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.243    inst1/SS_reg[38]_i_2_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.357 r  inst1/SS_reg[42]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.357    inst1/SS_reg[42]_i_2_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.471 r  inst1/SS_reg[46]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.471    inst1/SS_reg[46]_i_2_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.585 r  inst1/SS_reg[50]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.585    inst1/SS_reg[50]_i_2_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.699 r  inst1/SS_reg[54]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.699    inst1/SS_reg[54]_i_2_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.813 r  inst1/SS_reg[58]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.813    inst1/SS_reg[58]_i_2_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.927 r  inst1/SS_reg[62]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.927    inst1/SS_reg[62]_i_2_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.041 r  inst1/SS_reg[66]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.041    inst1/SS_reg[66]_i_2_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.155 r  inst1/SS_reg[70]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.155    inst1/SS_reg[70]_i_2_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.269 r  inst1/SS_reg[74]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.269    inst1/SS_reg[74]_i_2_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.383 r  inst1/SS_reg[78]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.383    inst1/SS_reg[78]_i_2_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.497 r  inst1/SS_reg[82]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.497    inst1/SS_reg[82]_i_2_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.611 r  inst1/SS_reg[86]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.611    inst1/SS_reg[86]_i_2_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.725 r  inst1/SS_reg[90]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.725    inst1/SS_reg[90]_i_2_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.839 r  inst1/SS_reg[94]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.839    inst1/SS_reg[94]_i_2_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.953 r  inst1/SS_reg[98]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.953    inst1/SS_reg[98]_i_2_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.067 r  inst1/SS_reg[102]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.067    inst1/SS_reg[102]_i_2_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.181 r  inst1/SS_reg[106]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.181    inst1/SS_reg[106]_i_2_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.295 r  inst1/SS_reg[110]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.295    inst1/SS_reg[110]_i_2_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.409 r  inst1/SS_reg[114]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.409    inst1/SS_reg[114]_i_2_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.523 r  inst1/SS_reg[118]_i_2/CO[3]
                         net (fo=1, routed)           0.009    20.532    inst1/SS_reg[118]_i_2_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.646 r  inst1/SS_reg[122]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.646    inst1/SS_reg[122]_i_2_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.760 r  inst1/SS_reg[126]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.760    inst1/SS_reg[126]_i_2_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.874 r  inst1/SS_reg[130]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.874    inst1/SS_reg[130]_i_2_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.988 r  inst1/SS_reg[134]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.988    inst1/SS_reg[134]_i_2_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.102 r  inst1/SS_reg[138]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.102    inst1/SS_reg[138]_i_2_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.216 r  inst1/SS_reg[142]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.216    inst_sqr/inst1/CO[0]
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.444 r  inst_sqr/inst1/SS_reg[290]_i_3/CO[2]
                         net (fo=147, routed)         2.625    24.069    inst_sqr/inst1/SS_reg[290]_i_3_n_1
    SLICE_X106Y90        LUT3 (Prop_lut3_I1_O)        0.313    24.382 r  inst_sqr/inst1/SS[436]_i_3/O
                         net (fo=147, routed)         1.220    25.602    inst_sqr/inst1/SS[436]_i_3_n_0
    SLICE_X93Y100        LUT3 (Prop_lut3_I1_O)        0.124    25.726 r  inst_sqr/inst1/SS[582]_i_3/O
                         net (fo=147, routed)         1.232    26.958    inst_sqr/inst1/SS[582]_i_3_n_0
    SLICE_X74Y92         LUT3 (Prop_lut3_I1_O)        0.124    27.082 r  inst_sqr/inst1/SS[729]_i_3/O
                         net (fo=148, routed)         1.464    28.546    inst_sqr/inst1/SS[729]_i_3_n_0
    SLICE_X83Y106        LUT3 (Prop_lut3_I1_O)        0.124    28.670 r  inst_sqr/inst1/SS[876]_i_3/O
                         net (fo=148, routed)         0.769    29.439    inst_sqr/inst1/SS[876]_i_3_n_0
    SLICE_X91Y106        LUT3 (Prop_lut3_I1_O)        0.124    29.563 r  inst_sqr/inst1/SS[1023]_i_5/O
                         net (fo=147, routed)         2.525    32.087    inst_sqr/inst1/SS[1023]_i_5_n_0
    SLICE_X81Y56         LUT6 (Prop_lut6_I4_O)        0.124    32.211 r  inst_sqr/inst1/SS[913]_i_1/O
                         net (fo=1, routed)           0.000    32.211    inst_sqr/inst1/p_0_in[913]
    SLICE_X81Y56         FDRE                                         r  inst_sqr/inst1/SS_reg[913]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_1 fall edge)     30.000    30.000 f  
    G20                                               0.000    30.000 f  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    G20                  IBUF (Prop_ibuf_I_O)         0.831    30.831 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    32.872    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    32.963 f  CLK_IBUF_BUFG_inst/O
                         net (fo=14448, routed)       1.692    34.655    inst_sqr/inst1/CLK
    SLICE_X81Y56         FDRE                                         r  inst_sqr/inst1/SS_reg[913]/C  (IS_INVERTED)
                         clock pessimism              0.261    34.917    
                         clock uncertainty           -0.035    34.882    
    SLICE_X81Y56         FDRE (Setup_fdre_C_D)        0.034    34.916    inst_sqr/inst1/SS_reg[913]
  -------------------------------------------------------------------
                         required time                         34.916    
                         arrival time                         -32.211    
  -------------------------------------------------------------------
                         slack                                  2.704    

Slack (MET) :             2.722ns  (required time - arrival time)
  Source:                 inst_sqr/counter_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            inst_sqr/inst1/SS_reg[934]/D
                            (falling edge-triggered cell FDRE clocked by CLK_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             CLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (CLK_1 fall@30.000ns - CLK_1 rise@0.000ns)
  Data Path Delay:        27.199ns  (logic 7.992ns (29.383%)  route 19.207ns (70.617%))
  Logic Levels:           53  (CARRY4=36 LUT3=5 LUT4=1 LUT6=7 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.654ns = ( 34.654 - 30.000 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_1 rise edge)      0.000     0.000 r  
    G20                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    G20                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.114    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.210 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14448, routed)       1.834     5.044    inst_sqr/CLK_IBUF_BUFG
    SLICE_X103Y73        FDRE                                         r  inst_sqr/counter_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y73        FDRE (Prop_fdre_C_Q)         0.456     5.500 r  inst_sqr/counter_reg[1]_rep/Q
                         net (fo=89, routed)          2.129     7.629    inst_sqr/inst1/SS_reg[144]_0
    SLICE_X107Y101       LUT6 (Prop_lut6_I2_O)        0.124     7.753 r  inst_sqr/inst1/SS[1023]_i_459/O
                         net (fo=1, routed)           0.000     7.753    inst_sqr/inst1/SS[1023]_i_459_n_0
    SLICE_X107Y101       MUXF7 (Prop_muxf7_I1_O)      0.245     7.998 r  inst_sqr/inst1/SS_reg[1023]_i_286/O
                         net (fo=1, routed)           0.000     7.998    inst_sqr/inst1/SS_reg[1023]_i_286_n_0
    SLICE_X107Y101       MUXF8 (Prop_muxf8_I0_O)      0.104     8.102 r  inst_sqr/inst1/SS_reg[1023]_i_136/O
                         net (fo=1, routed)           1.752     9.854    inst_sqr/inst1/SS_reg[1023]_i_136_n_0
    SLICE_X102Y71        LUT6 (Prop_lut6_I3_O)        0.316    10.170 r  inst_sqr/inst1/SS[1023]_i_63/O
                         net (fo=1, routed)           0.000    10.170    inst_sqr/inst1/SS[1023]_i_63_n_0
    SLICE_X102Y71        MUXF7 (Prop_muxf7_I1_O)      0.247    10.417 r  inst_sqr/inst1/SS_reg[1023]_i_36/O
                         net (fo=1, routed)           0.000    10.417    inst_sqr/inst1/SS_reg[1023]_i_36_n_0
    SLICE_X102Y71        MUXF8 (Prop_muxf8_I0_O)      0.098    10.515 r  inst_sqr/inst1/SS_reg[1023]_i_27/O
                         net (fo=1, routed)           0.829    11.344    inst_sqr/inst1/SS_reg[1023]_i_27_n_0
    SLICE_X91Y69         LUT6 (Prop_lut6_I5_O)        0.319    11.663 r  inst_sqr/inst1/SS[1023]_i_22/O
                         net (fo=23, routed)          1.567    13.229    inst_sqr/inst1/SS[1023]_i_22_n_0
    SLICE_X65Y62         LUT6 (Prop_lut6_I0_O)        0.124    13.353 r  inst_sqr/inst1/SS[62]_i_11__0/O
                         net (fo=122, routed)         1.132    14.485    inst_sqr/inst1/SS[62]_i_11__0_n_0
    SLICE_X54Y53         LUT4 (Prop_lut4_I3_O)        0.124    14.609 r  inst_sqr/inst1/SS[62]_i_12/O
                         net (fo=121, routed)         1.152    15.761    inst_sqr/inst1/SS[62]_i_12_n_0
    SLICE_X51Y44         LUT6 (Prop_lut6_I3_O)        0.124    15.885 r  inst_sqr/inst1/SS[6]_i_5/O
                         net (fo=2, routed)           0.771    16.656    inst_sqr/inst1/B_temp_reg[6][1]
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124    16.780 r  inst_sqr/inst1/SS[6]_i_9/O
                         net (fo=1, routed)           0.000    16.780    inst_sqr_n_1059
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.330 r  inst1/SS_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.330    inst1/SS_reg[6]_i_2_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.444 r  inst1/SS_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.444    inst1/SS_reg[10]_i_2_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.558 r  inst1/SS_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.558    inst1/SS_reg[14]_i_2_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.672 r  inst1/SS_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.001    17.673    inst1/SS_reg[18]_i_2_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.787 r  inst1/SS_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.787    inst1/SS_reg[22]_i_2_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.901 r  inst1/SS_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.901    inst1/SS_reg[26]_i_2_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.015 r  inst1/SS_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.015    inst1/SS_reg[30]_i_2_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.129 r  inst1/SS_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.129    inst1/SS_reg[34]_i_2_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.243 r  inst1/SS_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.243    inst1/SS_reg[38]_i_2_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.357 r  inst1/SS_reg[42]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.357    inst1/SS_reg[42]_i_2_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.471 r  inst1/SS_reg[46]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.471    inst1/SS_reg[46]_i_2_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.585 r  inst1/SS_reg[50]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.585    inst1/SS_reg[50]_i_2_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.699 r  inst1/SS_reg[54]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.699    inst1/SS_reg[54]_i_2_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.813 r  inst1/SS_reg[58]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.813    inst1/SS_reg[58]_i_2_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.927 r  inst1/SS_reg[62]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.927    inst1/SS_reg[62]_i_2_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.041 r  inst1/SS_reg[66]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.041    inst1/SS_reg[66]_i_2_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.155 r  inst1/SS_reg[70]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.155    inst1/SS_reg[70]_i_2_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.269 r  inst1/SS_reg[74]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.269    inst1/SS_reg[74]_i_2_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.383 r  inst1/SS_reg[78]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.383    inst1/SS_reg[78]_i_2_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.497 r  inst1/SS_reg[82]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.497    inst1/SS_reg[82]_i_2_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.611 r  inst1/SS_reg[86]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.611    inst1/SS_reg[86]_i_2_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.725 r  inst1/SS_reg[90]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.725    inst1/SS_reg[90]_i_2_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.839 r  inst1/SS_reg[94]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.839    inst1/SS_reg[94]_i_2_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.953 r  inst1/SS_reg[98]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.953    inst1/SS_reg[98]_i_2_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.067 r  inst1/SS_reg[102]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.067    inst1/SS_reg[102]_i_2_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.181 r  inst1/SS_reg[106]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.181    inst1/SS_reg[106]_i_2_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.295 r  inst1/SS_reg[110]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.295    inst1/SS_reg[110]_i_2_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.409 r  inst1/SS_reg[114]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.409    inst1/SS_reg[114]_i_2_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.523 r  inst1/SS_reg[118]_i_2/CO[3]
                         net (fo=1, routed)           0.009    20.532    inst1/SS_reg[118]_i_2_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.646 r  inst1/SS_reg[122]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.646    inst1/SS_reg[122]_i_2_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.760 r  inst1/SS_reg[126]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.760    inst1/SS_reg[126]_i_2_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.874 r  inst1/SS_reg[130]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.874    inst1/SS_reg[130]_i_2_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.988 r  inst1/SS_reg[134]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.988    inst1/SS_reg[134]_i_2_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.102 r  inst1/SS_reg[138]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.102    inst1/SS_reg[138]_i_2_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.216 r  inst1/SS_reg[142]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.216    inst_sqr/inst1/CO[0]
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.444 r  inst_sqr/inst1/SS_reg[290]_i_3/CO[2]
                         net (fo=147, routed)         2.625    24.069    inst_sqr/inst1/SS_reg[290]_i_3_n_1
    SLICE_X106Y90        LUT3 (Prop_lut3_I1_O)        0.313    24.382 r  inst_sqr/inst1/SS[436]_i_3/O
                         net (fo=147, routed)         1.220    25.602    inst_sqr/inst1/SS[436]_i_3_n_0
    SLICE_X93Y100        LUT3 (Prop_lut3_I1_O)        0.124    25.726 r  inst_sqr/inst1/SS[582]_i_3/O
                         net (fo=147, routed)         1.232    26.958    inst_sqr/inst1/SS[582]_i_3_n_0
    SLICE_X74Y92         LUT3 (Prop_lut3_I1_O)        0.124    27.082 r  inst_sqr/inst1/SS[729]_i_3/O
                         net (fo=148, routed)         1.464    28.546    inst_sqr/inst1/SS[729]_i_3_n_0
    SLICE_X83Y106        LUT3 (Prop_lut3_I1_O)        0.124    28.670 r  inst_sqr/inst1/SS[876]_i_3/O
                         net (fo=148, routed)         0.769    29.439    inst_sqr/inst1/SS[876]_i_3_n_0
    SLICE_X91Y106        LUT3 (Prop_lut3_I1_O)        0.124    29.563 r  inst_sqr/inst1/SS[1023]_i_5/O
                         net (fo=147, routed)         2.556    32.119    inst_sqr/inst1/SS[1023]_i_5_n_0
    SLICE_X80Y57         LUT6 (Prop_lut6_I4_O)        0.124    32.243 r  inst_sqr/inst1/SS[934]_i_1/O
                         net (fo=1, routed)           0.000    32.243    inst_sqr/inst1/p_0_in[934]
    SLICE_X80Y57         FDRE                                         r  inst_sqr/inst1/SS_reg[934]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_1 fall edge)     30.000    30.000 f  
    G20                                               0.000    30.000 f  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    G20                  IBUF (Prop_ibuf_I_O)         0.831    30.831 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    32.872    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    32.963 f  CLK_IBUF_BUFG_inst/O
                         net (fo=14448, routed)       1.691    34.654    inst_sqr/inst1/CLK
    SLICE_X80Y57         FDRE                                         r  inst_sqr/inst1/SS_reg[934]/C  (IS_INVERTED)
                         clock pessimism              0.261    34.916    
                         clock uncertainty           -0.035    34.881    
    SLICE_X80Y57         FDRE (Setup_fdre_C_D)        0.084    34.965    inst_sqr/inst1/SS_reg[934]
  -------------------------------------------------------------------
                         required time                         34.965    
                         arrival time                         -32.243    
  -------------------------------------------------------------------
                         slack                                  2.722    

Slack (MET) :             2.724ns  (required time - arrival time)
  Source:                 inst_sqr/counter_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            inst_sqr/inst1/SS_reg[881]/D
                            (falling edge-triggered cell FDRE clocked by CLK_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             CLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (CLK_1 fall@30.000ns - CLK_1 rise@0.000ns)
  Data Path Delay:        27.149ns  (logic 7.992ns (29.438%)  route 19.157ns (70.562%))
  Logic Levels:           53  (CARRY4=36 LUT3=5 LUT4=1 LUT6=7 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.656ns = ( 34.656 - 30.000 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_1 rise edge)      0.000     0.000 r  
    G20                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    G20                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.114    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.210 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14448, routed)       1.834     5.044    inst_sqr/CLK_IBUF_BUFG
    SLICE_X103Y73        FDRE                                         r  inst_sqr/counter_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y73        FDRE (Prop_fdre_C_Q)         0.456     5.500 r  inst_sqr/counter_reg[1]_rep/Q
                         net (fo=89, routed)          2.129     7.629    inst_sqr/inst1/SS_reg[144]_0
    SLICE_X107Y101       LUT6 (Prop_lut6_I2_O)        0.124     7.753 r  inst_sqr/inst1/SS[1023]_i_459/O
                         net (fo=1, routed)           0.000     7.753    inst_sqr/inst1/SS[1023]_i_459_n_0
    SLICE_X107Y101       MUXF7 (Prop_muxf7_I1_O)      0.245     7.998 r  inst_sqr/inst1/SS_reg[1023]_i_286/O
                         net (fo=1, routed)           0.000     7.998    inst_sqr/inst1/SS_reg[1023]_i_286_n_0
    SLICE_X107Y101       MUXF8 (Prop_muxf8_I0_O)      0.104     8.102 r  inst_sqr/inst1/SS_reg[1023]_i_136/O
                         net (fo=1, routed)           1.752     9.854    inst_sqr/inst1/SS_reg[1023]_i_136_n_0
    SLICE_X102Y71        LUT6 (Prop_lut6_I3_O)        0.316    10.170 r  inst_sqr/inst1/SS[1023]_i_63/O
                         net (fo=1, routed)           0.000    10.170    inst_sqr/inst1/SS[1023]_i_63_n_0
    SLICE_X102Y71        MUXF7 (Prop_muxf7_I1_O)      0.247    10.417 r  inst_sqr/inst1/SS_reg[1023]_i_36/O
                         net (fo=1, routed)           0.000    10.417    inst_sqr/inst1/SS_reg[1023]_i_36_n_0
    SLICE_X102Y71        MUXF8 (Prop_muxf8_I0_O)      0.098    10.515 r  inst_sqr/inst1/SS_reg[1023]_i_27/O
                         net (fo=1, routed)           0.829    11.344    inst_sqr/inst1/SS_reg[1023]_i_27_n_0
    SLICE_X91Y69         LUT6 (Prop_lut6_I5_O)        0.319    11.663 r  inst_sqr/inst1/SS[1023]_i_22/O
                         net (fo=23, routed)          1.567    13.229    inst_sqr/inst1/SS[1023]_i_22_n_0
    SLICE_X65Y62         LUT6 (Prop_lut6_I0_O)        0.124    13.353 r  inst_sqr/inst1/SS[62]_i_11__0/O
                         net (fo=122, routed)         1.132    14.485    inst_sqr/inst1/SS[62]_i_11__0_n_0
    SLICE_X54Y53         LUT4 (Prop_lut4_I3_O)        0.124    14.609 r  inst_sqr/inst1/SS[62]_i_12/O
                         net (fo=121, routed)         1.152    15.761    inst_sqr/inst1/SS[62]_i_12_n_0
    SLICE_X51Y44         LUT6 (Prop_lut6_I3_O)        0.124    15.885 r  inst_sqr/inst1/SS[6]_i_5/O
                         net (fo=2, routed)           0.771    16.656    inst_sqr/inst1/B_temp_reg[6][1]
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124    16.780 r  inst_sqr/inst1/SS[6]_i_9/O
                         net (fo=1, routed)           0.000    16.780    inst_sqr_n_1059
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.330 r  inst1/SS_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.330    inst1/SS_reg[6]_i_2_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.444 r  inst1/SS_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.444    inst1/SS_reg[10]_i_2_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.558 r  inst1/SS_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.558    inst1/SS_reg[14]_i_2_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.672 r  inst1/SS_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.001    17.673    inst1/SS_reg[18]_i_2_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.787 r  inst1/SS_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.787    inst1/SS_reg[22]_i_2_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.901 r  inst1/SS_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.901    inst1/SS_reg[26]_i_2_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.015 r  inst1/SS_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.015    inst1/SS_reg[30]_i_2_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.129 r  inst1/SS_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.129    inst1/SS_reg[34]_i_2_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.243 r  inst1/SS_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.243    inst1/SS_reg[38]_i_2_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.357 r  inst1/SS_reg[42]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.357    inst1/SS_reg[42]_i_2_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.471 r  inst1/SS_reg[46]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.471    inst1/SS_reg[46]_i_2_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.585 r  inst1/SS_reg[50]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.585    inst1/SS_reg[50]_i_2_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.699 r  inst1/SS_reg[54]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.699    inst1/SS_reg[54]_i_2_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.813 r  inst1/SS_reg[58]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.813    inst1/SS_reg[58]_i_2_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.927 r  inst1/SS_reg[62]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.927    inst1/SS_reg[62]_i_2_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.041 r  inst1/SS_reg[66]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.041    inst1/SS_reg[66]_i_2_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.155 r  inst1/SS_reg[70]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.155    inst1/SS_reg[70]_i_2_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.269 r  inst1/SS_reg[74]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.269    inst1/SS_reg[74]_i_2_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.383 r  inst1/SS_reg[78]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.383    inst1/SS_reg[78]_i_2_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.497 r  inst1/SS_reg[82]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.497    inst1/SS_reg[82]_i_2_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.611 r  inst1/SS_reg[86]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.611    inst1/SS_reg[86]_i_2_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.725 r  inst1/SS_reg[90]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.725    inst1/SS_reg[90]_i_2_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.839 r  inst1/SS_reg[94]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.839    inst1/SS_reg[94]_i_2_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.953 r  inst1/SS_reg[98]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.953    inst1/SS_reg[98]_i_2_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.067 r  inst1/SS_reg[102]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.067    inst1/SS_reg[102]_i_2_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.181 r  inst1/SS_reg[106]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.181    inst1/SS_reg[106]_i_2_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.295 r  inst1/SS_reg[110]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.295    inst1/SS_reg[110]_i_2_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.409 r  inst1/SS_reg[114]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.409    inst1/SS_reg[114]_i_2_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.523 r  inst1/SS_reg[118]_i_2/CO[3]
                         net (fo=1, routed)           0.009    20.532    inst1/SS_reg[118]_i_2_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.646 r  inst1/SS_reg[122]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.646    inst1/SS_reg[122]_i_2_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.760 r  inst1/SS_reg[126]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.760    inst1/SS_reg[126]_i_2_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.874 r  inst1/SS_reg[130]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.874    inst1/SS_reg[130]_i_2_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.988 r  inst1/SS_reg[134]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.988    inst1/SS_reg[134]_i_2_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.102 r  inst1/SS_reg[138]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.102    inst1/SS_reg[138]_i_2_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.216 r  inst1/SS_reg[142]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.216    inst_sqr/inst1/CO[0]
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.444 r  inst_sqr/inst1/SS_reg[290]_i_3/CO[2]
                         net (fo=147, routed)         2.625    24.069    inst_sqr/inst1/SS_reg[290]_i_3_n_1
    SLICE_X106Y90        LUT3 (Prop_lut3_I1_O)        0.313    24.382 r  inst_sqr/inst1/SS[436]_i_3/O
                         net (fo=147, routed)         1.220    25.602    inst_sqr/inst1/SS[436]_i_3_n_0
    SLICE_X93Y100        LUT3 (Prop_lut3_I1_O)        0.124    25.726 r  inst_sqr/inst1/SS[582]_i_3/O
                         net (fo=147, routed)         1.232    26.958    inst_sqr/inst1/SS[582]_i_3_n_0
    SLICE_X74Y92         LUT3 (Prop_lut3_I1_O)        0.124    27.082 r  inst_sqr/inst1/SS[729]_i_3/O
                         net (fo=148, routed)         1.464    28.546    inst_sqr/inst1/SS[729]_i_3_n_0
    SLICE_X83Y106        LUT3 (Prop_lut3_I1_O)        0.124    28.670 r  inst_sqr/inst1/SS[876]_i_3/O
                         net (fo=148, routed)         0.769    29.439    inst_sqr/inst1/SS[876]_i_3_n_0
    SLICE_X91Y106        LUT3 (Prop_lut3_I1_O)        0.124    29.563 r  inst_sqr/inst1/SS[1023]_i_5/O
                         net (fo=147, routed)         2.506    32.069    inst_sqr/inst1/SS[1023]_i_5_n_0
    SLICE_X81Y50         LUT6 (Prop_lut6_I4_O)        0.124    32.193 r  inst_sqr/inst1/SS[881]_i_1/O
                         net (fo=1, routed)           0.000    32.193    inst_sqr/inst1/p_0_in[881]
    SLICE_X81Y50         FDRE                                         r  inst_sqr/inst1/SS_reg[881]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_1 fall edge)     30.000    30.000 f  
    G20                                               0.000    30.000 f  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    G20                  IBUF (Prop_ibuf_I_O)         0.831    30.831 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    32.872    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    32.963 f  CLK_IBUF_BUFG_inst/O
                         net (fo=14448, routed)       1.693    34.656    inst_sqr/inst1/CLK
    SLICE_X81Y50         FDRE                                         r  inst_sqr/inst1/SS_reg[881]/C  (IS_INVERTED)
                         clock pessimism              0.261    34.918    
                         clock uncertainty           -0.035    34.883    
    SLICE_X81Y50         FDRE (Setup_fdre_C_D)        0.034    34.917    inst_sqr/inst1/SS_reg[881]
  -------------------------------------------------------------------
                         required time                         34.917    
                         arrival time                         -32.193    
  -------------------------------------------------------------------
                         slack                                  2.724    

Slack (MET) :             2.732ns  (required time - arrival time)
  Source:                 inst_sqr/counter_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            inst_sqr/inst1/SS_reg[931]/D
                            (falling edge-triggered cell FDRE clocked by CLK_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             CLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (CLK_1 fall@30.000ns - CLK_1 rise@0.000ns)
  Data Path Delay:        27.189ns  (logic 7.992ns (29.394%)  route 19.197ns (70.606%))
  Logic Levels:           53  (CARRY4=36 LUT3=5 LUT4=1 LUT6=7 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.654ns = ( 34.654 - 30.000 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_1 rise edge)      0.000     0.000 r  
    G20                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    G20                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.114    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.210 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14448, routed)       1.834     5.044    inst_sqr/CLK_IBUF_BUFG
    SLICE_X103Y73        FDRE                                         r  inst_sqr/counter_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y73        FDRE (Prop_fdre_C_Q)         0.456     5.500 r  inst_sqr/counter_reg[1]_rep/Q
                         net (fo=89, routed)          2.129     7.629    inst_sqr/inst1/SS_reg[144]_0
    SLICE_X107Y101       LUT6 (Prop_lut6_I2_O)        0.124     7.753 r  inst_sqr/inst1/SS[1023]_i_459/O
                         net (fo=1, routed)           0.000     7.753    inst_sqr/inst1/SS[1023]_i_459_n_0
    SLICE_X107Y101       MUXF7 (Prop_muxf7_I1_O)      0.245     7.998 r  inst_sqr/inst1/SS_reg[1023]_i_286/O
                         net (fo=1, routed)           0.000     7.998    inst_sqr/inst1/SS_reg[1023]_i_286_n_0
    SLICE_X107Y101       MUXF8 (Prop_muxf8_I0_O)      0.104     8.102 r  inst_sqr/inst1/SS_reg[1023]_i_136/O
                         net (fo=1, routed)           1.752     9.854    inst_sqr/inst1/SS_reg[1023]_i_136_n_0
    SLICE_X102Y71        LUT6 (Prop_lut6_I3_O)        0.316    10.170 r  inst_sqr/inst1/SS[1023]_i_63/O
                         net (fo=1, routed)           0.000    10.170    inst_sqr/inst1/SS[1023]_i_63_n_0
    SLICE_X102Y71        MUXF7 (Prop_muxf7_I1_O)      0.247    10.417 r  inst_sqr/inst1/SS_reg[1023]_i_36/O
                         net (fo=1, routed)           0.000    10.417    inst_sqr/inst1/SS_reg[1023]_i_36_n_0
    SLICE_X102Y71        MUXF8 (Prop_muxf8_I0_O)      0.098    10.515 r  inst_sqr/inst1/SS_reg[1023]_i_27/O
                         net (fo=1, routed)           0.829    11.344    inst_sqr/inst1/SS_reg[1023]_i_27_n_0
    SLICE_X91Y69         LUT6 (Prop_lut6_I5_O)        0.319    11.663 r  inst_sqr/inst1/SS[1023]_i_22/O
                         net (fo=23, routed)          1.567    13.229    inst_sqr/inst1/SS[1023]_i_22_n_0
    SLICE_X65Y62         LUT6 (Prop_lut6_I0_O)        0.124    13.353 r  inst_sqr/inst1/SS[62]_i_11__0/O
                         net (fo=122, routed)         1.132    14.485    inst_sqr/inst1/SS[62]_i_11__0_n_0
    SLICE_X54Y53         LUT4 (Prop_lut4_I3_O)        0.124    14.609 r  inst_sqr/inst1/SS[62]_i_12/O
                         net (fo=121, routed)         1.152    15.761    inst_sqr/inst1/SS[62]_i_12_n_0
    SLICE_X51Y44         LUT6 (Prop_lut6_I3_O)        0.124    15.885 r  inst_sqr/inst1/SS[6]_i_5/O
                         net (fo=2, routed)           0.771    16.656    inst_sqr/inst1/B_temp_reg[6][1]
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124    16.780 r  inst_sqr/inst1/SS[6]_i_9/O
                         net (fo=1, routed)           0.000    16.780    inst_sqr_n_1059
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.330 r  inst1/SS_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.330    inst1/SS_reg[6]_i_2_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.444 r  inst1/SS_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.444    inst1/SS_reg[10]_i_2_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.558 r  inst1/SS_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.558    inst1/SS_reg[14]_i_2_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.672 r  inst1/SS_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.001    17.673    inst1/SS_reg[18]_i_2_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.787 r  inst1/SS_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.787    inst1/SS_reg[22]_i_2_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.901 r  inst1/SS_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.901    inst1/SS_reg[26]_i_2_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.015 r  inst1/SS_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.015    inst1/SS_reg[30]_i_2_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.129 r  inst1/SS_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.129    inst1/SS_reg[34]_i_2_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.243 r  inst1/SS_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.243    inst1/SS_reg[38]_i_2_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.357 r  inst1/SS_reg[42]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.357    inst1/SS_reg[42]_i_2_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.471 r  inst1/SS_reg[46]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.471    inst1/SS_reg[46]_i_2_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.585 r  inst1/SS_reg[50]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.585    inst1/SS_reg[50]_i_2_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.699 r  inst1/SS_reg[54]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.699    inst1/SS_reg[54]_i_2_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.813 r  inst1/SS_reg[58]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.813    inst1/SS_reg[58]_i_2_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.927 r  inst1/SS_reg[62]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.927    inst1/SS_reg[62]_i_2_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.041 r  inst1/SS_reg[66]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.041    inst1/SS_reg[66]_i_2_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.155 r  inst1/SS_reg[70]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.155    inst1/SS_reg[70]_i_2_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.269 r  inst1/SS_reg[74]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.269    inst1/SS_reg[74]_i_2_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.383 r  inst1/SS_reg[78]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.383    inst1/SS_reg[78]_i_2_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.497 r  inst1/SS_reg[82]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.497    inst1/SS_reg[82]_i_2_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.611 r  inst1/SS_reg[86]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.611    inst1/SS_reg[86]_i_2_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.725 r  inst1/SS_reg[90]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.725    inst1/SS_reg[90]_i_2_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.839 r  inst1/SS_reg[94]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.839    inst1/SS_reg[94]_i_2_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.953 r  inst1/SS_reg[98]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.953    inst1/SS_reg[98]_i_2_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.067 r  inst1/SS_reg[102]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.067    inst1/SS_reg[102]_i_2_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.181 r  inst1/SS_reg[106]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.181    inst1/SS_reg[106]_i_2_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.295 r  inst1/SS_reg[110]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.295    inst1/SS_reg[110]_i_2_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.409 r  inst1/SS_reg[114]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.409    inst1/SS_reg[114]_i_2_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.523 r  inst1/SS_reg[118]_i_2/CO[3]
                         net (fo=1, routed)           0.009    20.532    inst1/SS_reg[118]_i_2_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.646 r  inst1/SS_reg[122]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.646    inst1/SS_reg[122]_i_2_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.760 r  inst1/SS_reg[126]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.760    inst1/SS_reg[126]_i_2_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.874 r  inst1/SS_reg[130]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.874    inst1/SS_reg[130]_i_2_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.988 r  inst1/SS_reg[134]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.988    inst1/SS_reg[134]_i_2_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.102 r  inst1/SS_reg[138]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.102    inst1/SS_reg[138]_i_2_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.216 r  inst1/SS_reg[142]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.216    inst_sqr/inst1/CO[0]
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.444 r  inst_sqr/inst1/SS_reg[290]_i_3/CO[2]
                         net (fo=147, routed)         2.625    24.069    inst_sqr/inst1/SS_reg[290]_i_3_n_1
    SLICE_X106Y90        LUT3 (Prop_lut3_I1_O)        0.313    24.382 r  inst_sqr/inst1/SS[436]_i_3/O
                         net (fo=147, routed)         1.220    25.602    inst_sqr/inst1/SS[436]_i_3_n_0
    SLICE_X93Y100        LUT3 (Prop_lut3_I1_O)        0.124    25.726 r  inst_sqr/inst1/SS[582]_i_3/O
                         net (fo=147, routed)         1.232    26.958    inst_sqr/inst1/SS[582]_i_3_n_0
    SLICE_X74Y92         LUT3 (Prop_lut3_I1_O)        0.124    27.082 r  inst_sqr/inst1/SS[729]_i_3/O
                         net (fo=148, routed)         1.464    28.546    inst_sqr/inst1/SS[729]_i_3_n_0
    SLICE_X83Y106        LUT3 (Prop_lut3_I1_O)        0.124    28.670 r  inst_sqr/inst1/SS[876]_i_3/O
                         net (fo=148, routed)         0.769    29.439    inst_sqr/inst1/SS[876]_i_3_n_0
    SLICE_X91Y106        LUT3 (Prop_lut3_I1_O)        0.124    29.563 r  inst_sqr/inst1/SS[1023]_i_5/O
                         net (fo=147, routed)         2.546    32.109    inst_sqr/inst1/SS[1023]_i_5_n_0
    SLICE_X80Y57         LUT6 (Prop_lut6_I4_O)        0.124    32.233 r  inst_sqr/inst1/SS[931]_i_1/O
                         net (fo=1, routed)           0.000    32.233    inst_sqr/inst1/p_0_in[931]
    SLICE_X80Y57         FDRE                                         r  inst_sqr/inst1/SS_reg[931]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_1 fall edge)     30.000    30.000 f  
    G20                                               0.000    30.000 f  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    G20                  IBUF (Prop_ibuf_I_O)         0.831    30.831 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    32.872    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    32.963 f  CLK_IBUF_BUFG_inst/O
                         net (fo=14448, routed)       1.691    34.654    inst_sqr/inst1/CLK
    SLICE_X80Y57         FDRE                                         r  inst_sqr/inst1/SS_reg[931]/C  (IS_INVERTED)
                         clock pessimism              0.261    34.916    
                         clock uncertainty           -0.035    34.881    
    SLICE_X80Y57         FDRE (Setup_fdre_C_D)        0.084    34.965    inst_sqr/inst1/SS_reg[931]
  -------------------------------------------------------------------
                         required time                         34.965    
                         arrival time                         -32.233    
  -------------------------------------------------------------------
                         slack                                  2.732    

Slack (MET) :             2.737ns  (required time - arrival time)
  Source:                 inst_sqr/counter_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            inst_sqr/inst1/SS_reg[920]/D
                            (falling edge-triggered cell FDRE clocked by CLK_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             CLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (CLK_1 fall@30.000ns - CLK_1 rise@0.000ns)
  Data Path Delay:        27.136ns  (logic 7.992ns (29.452%)  route 19.144ns (70.548%))
  Logic Levels:           53  (CARRY4=36 LUT3=5 LUT4=1 LUT6=7 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.655ns = ( 34.655 - 30.000 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_1 rise edge)      0.000     0.000 r  
    G20                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    G20                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.114    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.210 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14448, routed)       1.834     5.044    inst_sqr/CLK_IBUF_BUFG
    SLICE_X103Y73        FDRE                                         r  inst_sqr/counter_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y73        FDRE (Prop_fdre_C_Q)         0.456     5.500 r  inst_sqr/counter_reg[1]_rep/Q
                         net (fo=89, routed)          2.129     7.629    inst_sqr/inst1/SS_reg[144]_0
    SLICE_X107Y101       LUT6 (Prop_lut6_I2_O)        0.124     7.753 r  inst_sqr/inst1/SS[1023]_i_459/O
                         net (fo=1, routed)           0.000     7.753    inst_sqr/inst1/SS[1023]_i_459_n_0
    SLICE_X107Y101       MUXF7 (Prop_muxf7_I1_O)      0.245     7.998 r  inst_sqr/inst1/SS_reg[1023]_i_286/O
                         net (fo=1, routed)           0.000     7.998    inst_sqr/inst1/SS_reg[1023]_i_286_n_0
    SLICE_X107Y101       MUXF8 (Prop_muxf8_I0_O)      0.104     8.102 r  inst_sqr/inst1/SS_reg[1023]_i_136/O
                         net (fo=1, routed)           1.752     9.854    inst_sqr/inst1/SS_reg[1023]_i_136_n_0
    SLICE_X102Y71        LUT6 (Prop_lut6_I3_O)        0.316    10.170 r  inst_sqr/inst1/SS[1023]_i_63/O
                         net (fo=1, routed)           0.000    10.170    inst_sqr/inst1/SS[1023]_i_63_n_0
    SLICE_X102Y71        MUXF7 (Prop_muxf7_I1_O)      0.247    10.417 r  inst_sqr/inst1/SS_reg[1023]_i_36/O
                         net (fo=1, routed)           0.000    10.417    inst_sqr/inst1/SS_reg[1023]_i_36_n_0
    SLICE_X102Y71        MUXF8 (Prop_muxf8_I0_O)      0.098    10.515 r  inst_sqr/inst1/SS_reg[1023]_i_27/O
                         net (fo=1, routed)           0.829    11.344    inst_sqr/inst1/SS_reg[1023]_i_27_n_0
    SLICE_X91Y69         LUT6 (Prop_lut6_I5_O)        0.319    11.663 r  inst_sqr/inst1/SS[1023]_i_22/O
                         net (fo=23, routed)          1.567    13.229    inst_sqr/inst1/SS[1023]_i_22_n_0
    SLICE_X65Y62         LUT6 (Prop_lut6_I0_O)        0.124    13.353 r  inst_sqr/inst1/SS[62]_i_11__0/O
                         net (fo=122, routed)         1.132    14.485    inst_sqr/inst1/SS[62]_i_11__0_n_0
    SLICE_X54Y53         LUT4 (Prop_lut4_I3_O)        0.124    14.609 r  inst_sqr/inst1/SS[62]_i_12/O
                         net (fo=121, routed)         1.152    15.761    inst_sqr/inst1/SS[62]_i_12_n_0
    SLICE_X51Y44         LUT6 (Prop_lut6_I3_O)        0.124    15.885 r  inst_sqr/inst1/SS[6]_i_5/O
                         net (fo=2, routed)           0.771    16.656    inst_sqr/inst1/B_temp_reg[6][1]
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124    16.780 r  inst_sqr/inst1/SS[6]_i_9/O
                         net (fo=1, routed)           0.000    16.780    inst_sqr_n_1059
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.330 r  inst1/SS_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.330    inst1/SS_reg[6]_i_2_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.444 r  inst1/SS_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.444    inst1/SS_reg[10]_i_2_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.558 r  inst1/SS_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.558    inst1/SS_reg[14]_i_2_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.672 r  inst1/SS_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.001    17.673    inst1/SS_reg[18]_i_2_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.787 r  inst1/SS_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.787    inst1/SS_reg[22]_i_2_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.901 r  inst1/SS_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.901    inst1/SS_reg[26]_i_2_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.015 r  inst1/SS_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.015    inst1/SS_reg[30]_i_2_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.129 r  inst1/SS_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.129    inst1/SS_reg[34]_i_2_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.243 r  inst1/SS_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.243    inst1/SS_reg[38]_i_2_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.357 r  inst1/SS_reg[42]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.357    inst1/SS_reg[42]_i_2_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.471 r  inst1/SS_reg[46]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.471    inst1/SS_reg[46]_i_2_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.585 r  inst1/SS_reg[50]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.585    inst1/SS_reg[50]_i_2_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.699 r  inst1/SS_reg[54]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.699    inst1/SS_reg[54]_i_2_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.813 r  inst1/SS_reg[58]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.813    inst1/SS_reg[58]_i_2_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.927 r  inst1/SS_reg[62]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.927    inst1/SS_reg[62]_i_2_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.041 r  inst1/SS_reg[66]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.041    inst1/SS_reg[66]_i_2_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.155 r  inst1/SS_reg[70]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.155    inst1/SS_reg[70]_i_2_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.269 r  inst1/SS_reg[74]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.269    inst1/SS_reg[74]_i_2_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.383 r  inst1/SS_reg[78]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.383    inst1/SS_reg[78]_i_2_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.497 r  inst1/SS_reg[82]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.497    inst1/SS_reg[82]_i_2_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.611 r  inst1/SS_reg[86]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.611    inst1/SS_reg[86]_i_2_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.725 r  inst1/SS_reg[90]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.725    inst1/SS_reg[90]_i_2_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.839 r  inst1/SS_reg[94]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.839    inst1/SS_reg[94]_i_2_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.953 r  inst1/SS_reg[98]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.953    inst1/SS_reg[98]_i_2_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.067 r  inst1/SS_reg[102]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.067    inst1/SS_reg[102]_i_2_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.181 r  inst1/SS_reg[106]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.181    inst1/SS_reg[106]_i_2_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.295 r  inst1/SS_reg[110]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.295    inst1/SS_reg[110]_i_2_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.409 r  inst1/SS_reg[114]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.409    inst1/SS_reg[114]_i_2_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.523 r  inst1/SS_reg[118]_i_2/CO[3]
                         net (fo=1, routed)           0.009    20.532    inst1/SS_reg[118]_i_2_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.646 r  inst1/SS_reg[122]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.646    inst1/SS_reg[122]_i_2_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.760 r  inst1/SS_reg[126]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.760    inst1/SS_reg[126]_i_2_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.874 r  inst1/SS_reg[130]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.874    inst1/SS_reg[130]_i_2_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.988 r  inst1/SS_reg[134]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.988    inst1/SS_reg[134]_i_2_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.102 r  inst1/SS_reg[138]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.102    inst1/SS_reg[138]_i_2_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.216 r  inst1/SS_reg[142]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.216    inst_sqr/inst1/CO[0]
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.444 r  inst_sqr/inst1/SS_reg[290]_i_3/CO[2]
                         net (fo=147, routed)         2.625    24.069    inst_sqr/inst1/SS_reg[290]_i_3_n_1
    SLICE_X106Y90        LUT3 (Prop_lut3_I1_O)        0.313    24.382 r  inst_sqr/inst1/SS[436]_i_3/O
                         net (fo=147, routed)         1.220    25.602    inst_sqr/inst1/SS[436]_i_3_n_0
    SLICE_X93Y100        LUT3 (Prop_lut3_I1_O)        0.124    25.726 r  inst_sqr/inst1/SS[582]_i_3/O
                         net (fo=147, routed)         1.232    26.958    inst_sqr/inst1/SS[582]_i_3_n_0
    SLICE_X74Y92         LUT3 (Prop_lut3_I1_O)        0.124    27.082 r  inst_sqr/inst1/SS[729]_i_3/O
                         net (fo=148, routed)         1.464    28.546    inst_sqr/inst1/SS[729]_i_3_n_0
    SLICE_X83Y106        LUT3 (Prop_lut3_I1_O)        0.124    28.670 r  inst_sqr/inst1/SS[876]_i_3/O
                         net (fo=148, routed)         0.769    29.439    inst_sqr/inst1/SS[876]_i_3_n_0
    SLICE_X91Y106        LUT3 (Prop_lut3_I1_O)        0.124    29.563 r  inst_sqr/inst1/SS[1023]_i_5/O
                         net (fo=147, routed)         2.493    32.056    inst_sqr/inst1/SS[1023]_i_5_n_0
    SLICE_X81Y53         LUT6 (Prop_lut6_I4_O)        0.124    32.180 r  inst_sqr/inst1/SS[920]_i_1/O
                         net (fo=1, routed)           0.000    32.180    inst_sqr/inst1/p_0_in[920]
    SLICE_X81Y53         FDRE                                         r  inst_sqr/inst1/SS_reg[920]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_1 fall edge)     30.000    30.000 f  
    G20                                               0.000    30.000 f  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    G20                  IBUF (Prop_ibuf_I_O)         0.831    30.831 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    32.872    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    32.963 f  CLK_IBUF_BUFG_inst/O
                         net (fo=14448, routed)       1.692    34.655    inst_sqr/inst1/CLK
    SLICE_X81Y53         FDRE                                         r  inst_sqr/inst1/SS_reg[920]/C  (IS_INVERTED)
                         clock pessimism              0.261    34.917    
                         clock uncertainty           -0.035    34.882    
    SLICE_X81Y53         FDRE (Setup_fdre_C_D)        0.035    34.917    inst_sqr/inst1/SS_reg[920]
  -------------------------------------------------------------------
                         required time                         34.917    
                         arrival time                         -32.180    
  -------------------------------------------------------------------
                         slack                                  2.737    

Slack (MET) :             2.737ns  (required time - arrival time)
  Source:                 inst_sqr/counter_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            inst_sqr/inst1/SS_reg[927]/D
                            (falling edge-triggered cell FDRE clocked by CLK_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             CLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (CLK_1 fall@30.000ns - CLK_1 rise@0.000ns)
  Data Path Delay:        27.182ns  (logic 7.992ns (29.402%)  route 19.190ns (70.598%))
  Logic Levels:           53  (CARRY4=36 LUT3=5 LUT4=1 LUT6=7 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.654ns = ( 34.654 - 30.000 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_1 rise edge)      0.000     0.000 r  
    G20                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    G20                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.114    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.210 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14448, routed)       1.834     5.044    inst_sqr/CLK_IBUF_BUFG
    SLICE_X103Y73        FDRE                                         r  inst_sqr/counter_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y73        FDRE (Prop_fdre_C_Q)         0.456     5.500 r  inst_sqr/counter_reg[1]_rep/Q
                         net (fo=89, routed)          2.129     7.629    inst_sqr/inst1/SS_reg[144]_0
    SLICE_X107Y101       LUT6 (Prop_lut6_I2_O)        0.124     7.753 r  inst_sqr/inst1/SS[1023]_i_459/O
                         net (fo=1, routed)           0.000     7.753    inst_sqr/inst1/SS[1023]_i_459_n_0
    SLICE_X107Y101       MUXF7 (Prop_muxf7_I1_O)      0.245     7.998 r  inst_sqr/inst1/SS_reg[1023]_i_286/O
                         net (fo=1, routed)           0.000     7.998    inst_sqr/inst1/SS_reg[1023]_i_286_n_0
    SLICE_X107Y101       MUXF8 (Prop_muxf8_I0_O)      0.104     8.102 r  inst_sqr/inst1/SS_reg[1023]_i_136/O
                         net (fo=1, routed)           1.752     9.854    inst_sqr/inst1/SS_reg[1023]_i_136_n_0
    SLICE_X102Y71        LUT6 (Prop_lut6_I3_O)        0.316    10.170 r  inst_sqr/inst1/SS[1023]_i_63/O
                         net (fo=1, routed)           0.000    10.170    inst_sqr/inst1/SS[1023]_i_63_n_0
    SLICE_X102Y71        MUXF7 (Prop_muxf7_I1_O)      0.247    10.417 r  inst_sqr/inst1/SS_reg[1023]_i_36/O
                         net (fo=1, routed)           0.000    10.417    inst_sqr/inst1/SS_reg[1023]_i_36_n_0
    SLICE_X102Y71        MUXF8 (Prop_muxf8_I0_O)      0.098    10.515 r  inst_sqr/inst1/SS_reg[1023]_i_27/O
                         net (fo=1, routed)           0.829    11.344    inst_sqr/inst1/SS_reg[1023]_i_27_n_0
    SLICE_X91Y69         LUT6 (Prop_lut6_I5_O)        0.319    11.663 r  inst_sqr/inst1/SS[1023]_i_22/O
                         net (fo=23, routed)          1.567    13.229    inst_sqr/inst1/SS[1023]_i_22_n_0
    SLICE_X65Y62         LUT6 (Prop_lut6_I0_O)        0.124    13.353 r  inst_sqr/inst1/SS[62]_i_11__0/O
                         net (fo=122, routed)         1.132    14.485    inst_sqr/inst1/SS[62]_i_11__0_n_0
    SLICE_X54Y53         LUT4 (Prop_lut4_I3_O)        0.124    14.609 r  inst_sqr/inst1/SS[62]_i_12/O
                         net (fo=121, routed)         1.152    15.761    inst_sqr/inst1/SS[62]_i_12_n_0
    SLICE_X51Y44         LUT6 (Prop_lut6_I3_O)        0.124    15.885 r  inst_sqr/inst1/SS[6]_i_5/O
                         net (fo=2, routed)           0.771    16.656    inst_sqr/inst1/B_temp_reg[6][1]
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124    16.780 r  inst_sqr/inst1/SS[6]_i_9/O
                         net (fo=1, routed)           0.000    16.780    inst_sqr_n_1059
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.330 r  inst1/SS_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.330    inst1/SS_reg[6]_i_2_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.444 r  inst1/SS_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.444    inst1/SS_reg[10]_i_2_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.558 r  inst1/SS_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.558    inst1/SS_reg[14]_i_2_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.672 r  inst1/SS_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.001    17.673    inst1/SS_reg[18]_i_2_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.787 r  inst1/SS_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.787    inst1/SS_reg[22]_i_2_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.901 r  inst1/SS_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.901    inst1/SS_reg[26]_i_2_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.015 r  inst1/SS_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.015    inst1/SS_reg[30]_i_2_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.129 r  inst1/SS_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.129    inst1/SS_reg[34]_i_2_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.243 r  inst1/SS_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.243    inst1/SS_reg[38]_i_2_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.357 r  inst1/SS_reg[42]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.357    inst1/SS_reg[42]_i_2_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.471 r  inst1/SS_reg[46]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.471    inst1/SS_reg[46]_i_2_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.585 r  inst1/SS_reg[50]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.585    inst1/SS_reg[50]_i_2_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.699 r  inst1/SS_reg[54]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.699    inst1/SS_reg[54]_i_2_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.813 r  inst1/SS_reg[58]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.813    inst1/SS_reg[58]_i_2_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.927 r  inst1/SS_reg[62]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.927    inst1/SS_reg[62]_i_2_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.041 r  inst1/SS_reg[66]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.041    inst1/SS_reg[66]_i_2_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.155 r  inst1/SS_reg[70]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.155    inst1/SS_reg[70]_i_2_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.269 r  inst1/SS_reg[74]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.269    inst1/SS_reg[74]_i_2_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.383 r  inst1/SS_reg[78]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.383    inst1/SS_reg[78]_i_2_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.497 r  inst1/SS_reg[82]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.497    inst1/SS_reg[82]_i_2_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.611 r  inst1/SS_reg[86]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.611    inst1/SS_reg[86]_i_2_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.725 r  inst1/SS_reg[90]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.725    inst1/SS_reg[90]_i_2_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.839 r  inst1/SS_reg[94]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.839    inst1/SS_reg[94]_i_2_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.953 r  inst1/SS_reg[98]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.953    inst1/SS_reg[98]_i_2_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.067 r  inst1/SS_reg[102]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.067    inst1/SS_reg[102]_i_2_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.181 r  inst1/SS_reg[106]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.181    inst1/SS_reg[106]_i_2_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.295 r  inst1/SS_reg[110]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.295    inst1/SS_reg[110]_i_2_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.409 r  inst1/SS_reg[114]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.409    inst1/SS_reg[114]_i_2_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.523 r  inst1/SS_reg[118]_i_2/CO[3]
                         net (fo=1, routed)           0.009    20.532    inst1/SS_reg[118]_i_2_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.646 r  inst1/SS_reg[122]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.646    inst1/SS_reg[122]_i_2_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.760 r  inst1/SS_reg[126]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.760    inst1/SS_reg[126]_i_2_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.874 r  inst1/SS_reg[130]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.874    inst1/SS_reg[130]_i_2_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.988 r  inst1/SS_reg[134]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.988    inst1/SS_reg[134]_i_2_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.102 r  inst1/SS_reg[138]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.102    inst1/SS_reg[138]_i_2_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.216 r  inst1/SS_reg[142]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.216    inst_sqr/inst1/CO[0]
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.444 r  inst_sqr/inst1/SS_reg[290]_i_3/CO[2]
                         net (fo=147, routed)         2.625    24.069    inst_sqr/inst1/SS_reg[290]_i_3_n_1
    SLICE_X106Y90        LUT3 (Prop_lut3_I1_O)        0.313    24.382 r  inst_sqr/inst1/SS[436]_i_3/O
                         net (fo=147, routed)         1.220    25.602    inst_sqr/inst1/SS[436]_i_3_n_0
    SLICE_X93Y100        LUT3 (Prop_lut3_I1_O)        0.124    25.726 r  inst_sqr/inst1/SS[582]_i_3/O
                         net (fo=147, routed)         1.232    26.958    inst_sqr/inst1/SS[582]_i_3_n_0
    SLICE_X74Y92         LUT3 (Prop_lut3_I1_O)        0.124    27.082 r  inst_sqr/inst1/SS[729]_i_3/O
                         net (fo=148, routed)         1.464    28.546    inst_sqr/inst1/SS[729]_i_3_n_0
    SLICE_X83Y106        LUT3 (Prop_lut3_I1_O)        0.124    28.670 r  inst_sqr/inst1/SS[876]_i_3/O
                         net (fo=148, routed)         0.769    29.439    inst_sqr/inst1/SS[876]_i_3_n_0
    SLICE_X91Y106        LUT3 (Prop_lut3_I1_O)        0.124    29.563 r  inst_sqr/inst1/SS[1023]_i_5/O
                         net (fo=147, routed)         2.539    32.101    inst_sqr/inst1/SS[1023]_i_5_n_0
    SLICE_X80Y57         LUT6 (Prop_lut6_I4_O)        0.124    32.225 r  inst_sqr/inst1/SS[927]_i_1/O
                         net (fo=1, routed)           0.000    32.225    inst_sqr/inst1/p_0_in[927]
    SLICE_X80Y57         FDRE                                         r  inst_sqr/inst1/SS_reg[927]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_1 fall edge)     30.000    30.000 f  
    G20                                               0.000    30.000 f  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    G20                  IBUF (Prop_ibuf_I_O)         0.831    30.831 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    32.872    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    32.963 f  CLK_IBUF_BUFG_inst/O
                         net (fo=14448, routed)       1.691    34.654    inst_sqr/inst1/CLK
    SLICE_X80Y57         FDRE                                         r  inst_sqr/inst1/SS_reg[927]/C  (IS_INVERTED)
                         clock pessimism              0.261    34.916    
                         clock uncertainty           -0.035    34.881    
    SLICE_X80Y57         FDRE (Setup_fdre_C_D)        0.082    34.963    inst_sqr/inst1/SS_reg[927]
  -------------------------------------------------------------------
                         required time                         34.963    
                         arrival time                         -32.225    
  -------------------------------------------------------------------
                         slack                                  2.737    

Slack (MET) :             2.756ns  (required time - arrival time)
  Source:                 inst_sqr/counter_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            inst_sqr/inst1/SS_reg[901]/D
                            (falling edge-triggered cell FDRE clocked by CLK_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             CLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (CLK_1 fall@30.000ns - CLK_1 rise@0.000ns)
  Data Path Delay:        27.169ns  (logic 7.992ns (29.416%)  route 19.177ns (70.584%))
  Logic Levels:           53  (CARRY4=36 LUT3=5 LUT4=1 LUT6=7 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.656ns = ( 34.656 - 30.000 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_1 rise edge)      0.000     0.000 r  
    G20                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    G20                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.114    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.210 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14448, routed)       1.834     5.044    inst_sqr/CLK_IBUF_BUFG
    SLICE_X103Y73        FDRE                                         r  inst_sqr/counter_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y73        FDRE (Prop_fdre_C_Q)         0.456     5.500 r  inst_sqr/counter_reg[1]_rep/Q
                         net (fo=89, routed)          2.129     7.629    inst_sqr/inst1/SS_reg[144]_0
    SLICE_X107Y101       LUT6 (Prop_lut6_I2_O)        0.124     7.753 r  inst_sqr/inst1/SS[1023]_i_459/O
                         net (fo=1, routed)           0.000     7.753    inst_sqr/inst1/SS[1023]_i_459_n_0
    SLICE_X107Y101       MUXF7 (Prop_muxf7_I1_O)      0.245     7.998 r  inst_sqr/inst1/SS_reg[1023]_i_286/O
                         net (fo=1, routed)           0.000     7.998    inst_sqr/inst1/SS_reg[1023]_i_286_n_0
    SLICE_X107Y101       MUXF8 (Prop_muxf8_I0_O)      0.104     8.102 r  inst_sqr/inst1/SS_reg[1023]_i_136/O
                         net (fo=1, routed)           1.752     9.854    inst_sqr/inst1/SS_reg[1023]_i_136_n_0
    SLICE_X102Y71        LUT6 (Prop_lut6_I3_O)        0.316    10.170 r  inst_sqr/inst1/SS[1023]_i_63/O
                         net (fo=1, routed)           0.000    10.170    inst_sqr/inst1/SS[1023]_i_63_n_0
    SLICE_X102Y71        MUXF7 (Prop_muxf7_I1_O)      0.247    10.417 r  inst_sqr/inst1/SS_reg[1023]_i_36/O
                         net (fo=1, routed)           0.000    10.417    inst_sqr/inst1/SS_reg[1023]_i_36_n_0
    SLICE_X102Y71        MUXF8 (Prop_muxf8_I0_O)      0.098    10.515 r  inst_sqr/inst1/SS_reg[1023]_i_27/O
                         net (fo=1, routed)           0.829    11.344    inst_sqr/inst1/SS_reg[1023]_i_27_n_0
    SLICE_X91Y69         LUT6 (Prop_lut6_I5_O)        0.319    11.663 r  inst_sqr/inst1/SS[1023]_i_22/O
                         net (fo=23, routed)          1.567    13.229    inst_sqr/inst1/SS[1023]_i_22_n_0
    SLICE_X65Y62         LUT6 (Prop_lut6_I0_O)        0.124    13.353 r  inst_sqr/inst1/SS[62]_i_11__0/O
                         net (fo=122, routed)         1.132    14.485    inst_sqr/inst1/SS[62]_i_11__0_n_0
    SLICE_X54Y53         LUT4 (Prop_lut4_I3_O)        0.124    14.609 r  inst_sqr/inst1/SS[62]_i_12/O
                         net (fo=121, routed)         1.152    15.761    inst_sqr/inst1/SS[62]_i_12_n_0
    SLICE_X51Y44         LUT6 (Prop_lut6_I3_O)        0.124    15.885 r  inst_sqr/inst1/SS[6]_i_5/O
                         net (fo=2, routed)           0.771    16.656    inst_sqr/inst1/B_temp_reg[6][1]
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124    16.780 r  inst_sqr/inst1/SS[6]_i_9/O
                         net (fo=1, routed)           0.000    16.780    inst_sqr_n_1059
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.330 r  inst1/SS_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.330    inst1/SS_reg[6]_i_2_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.444 r  inst1/SS_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.444    inst1/SS_reg[10]_i_2_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.558 r  inst1/SS_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.558    inst1/SS_reg[14]_i_2_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.672 r  inst1/SS_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.001    17.673    inst1/SS_reg[18]_i_2_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.787 r  inst1/SS_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.787    inst1/SS_reg[22]_i_2_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.901 r  inst1/SS_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.901    inst1/SS_reg[26]_i_2_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.015 r  inst1/SS_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.015    inst1/SS_reg[30]_i_2_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.129 r  inst1/SS_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.129    inst1/SS_reg[34]_i_2_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.243 r  inst1/SS_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.243    inst1/SS_reg[38]_i_2_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.357 r  inst1/SS_reg[42]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.357    inst1/SS_reg[42]_i_2_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.471 r  inst1/SS_reg[46]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.471    inst1/SS_reg[46]_i_2_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.585 r  inst1/SS_reg[50]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.585    inst1/SS_reg[50]_i_2_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.699 r  inst1/SS_reg[54]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.699    inst1/SS_reg[54]_i_2_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.813 r  inst1/SS_reg[58]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.813    inst1/SS_reg[58]_i_2_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.927 r  inst1/SS_reg[62]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.927    inst1/SS_reg[62]_i_2_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.041 r  inst1/SS_reg[66]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.041    inst1/SS_reg[66]_i_2_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.155 r  inst1/SS_reg[70]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.155    inst1/SS_reg[70]_i_2_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.269 r  inst1/SS_reg[74]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.269    inst1/SS_reg[74]_i_2_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.383 r  inst1/SS_reg[78]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.383    inst1/SS_reg[78]_i_2_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.497 r  inst1/SS_reg[82]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.497    inst1/SS_reg[82]_i_2_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.611 r  inst1/SS_reg[86]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.611    inst1/SS_reg[86]_i_2_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.725 r  inst1/SS_reg[90]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.725    inst1/SS_reg[90]_i_2_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.839 r  inst1/SS_reg[94]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.839    inst1/SS_reg[94]_i_2_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.953 r  inst1/SS_reg[98]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.953    inst1/SS_reg[98]_i_2_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.067 r  inst1/SS_reg[102]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.067    inst1/SS_reg[102]_i_2_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.181 r  inst1/SS_reg[106]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.181    inst1/SS_reg[106]_i_2_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.295 r  inst1/SS_reg[110]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.295    inst1/SS_reg[110]_i_2_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.409 r  inst1/SS_reg[114]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.409    inst1/SS_reg[114]_i_2_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.523 r  inst1/SS_reg[118]_i_2/CO[3]
                         net (fo=1, routed)           0.009    20.532    inst1/SS_reg[118]_i_2_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.646 r  inst1/SS_reg[122]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.646    inst1/SS_reg[122]_i_2_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.760 r  inst1/SS_reg[126]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.760    inst1/SS_reg[126]_i_2_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.874 r  inst1/SS_reg[130]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.874    inst1/SS_reg[130]_i_2_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.988 r  inst1/SS_reg[134]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.988    inst1/SS_reg[134]_i_2_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.102 r  inst1/SS_reg[138]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.102    inst1/SS_reg[138]_i_2_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.216 r  inst1/SS_reg[142]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.216    inst_sqr/inst1/CO[0]
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.444 r  inst_sqr/inst1/SS_reg[290]_i_3/CO[2]
                         net (fo=147, routed)         2.625    24.069    inst_sqr/inst1/SS_reg[290]_i_3_n_1
    SLICE_X106Y90        LUT3 (Prop_lut3_I1_O)        0.313    24.382 r  inst_sqr/inst1/SS[436]_i_3/O
                         net (fo=147, routed)         1.220    25.602    inst_sqr/inst1/SS[436]_i_3_n_0
    SLICE_X93Y100        LUT3 (Prop_lut3_I1_O)        0.124    25.726 r  inst_sqr/inst1/SS[582]_i_3/O
                         net (fo=147, routed)         1.232    26.958    inst_sqr/inst1/SS[582]_i_3_n_0
    SLICE_X74Y92         LUT3 (Prop_lut3_I1_O)        0.124    27.082 r  inst_sqr/inst1/SS[729]_i_3/O
                         net (fo=148, routed)         1.464    28.546    inst_sqr/inst1/SS[729]_i_3_n_0
    SLICE_X83Y106        LUT3 (Prop_lut3_I1_O)        0.124    28.670 r  inst_sqr/inst1/SS[876]_i_3/O
                         net (fo=148, routed)         0.769    29.439    inst_sqr/inst1/SS[876]_i_3_n_0
    SLICE_X91Y106        LUT3 (Prop_lut3_I1_O)        0.124    29.563 r  inst_sqr/inst1/SS[1023]_i_5/O
                         net (fo=147, routed)         2.526    32.089    inst_sqr/inst1/SS[1023]_i_5_n_0
    SLICE_X80Y51         LUT6 (Prop_lut6_I4_O)        0.124    32.213 r  inst_sqr/inst1/SS[901]_i_1/O
                         net (fo=1, routed)           0.000    32.213    inst_sqr/inst1/p_0_in[901]
    SLICE_X80Y51         FDRE                                         r  inst_sqr/inst1/SS_reg[901]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_1 fall edge)     30.000    30.000 f  
    G20                                               0.000    30.000 f  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    G20                  IBUF (Prop_ibuf_I_O)         0.831    30.831 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    32.872    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    32.963 f  CLK_IBUF_BUFG_inst/O
                         net (fo=14448, routed)       1.693    34.656    inst_sqr/inst1/CLK
    SLICE_X80Y51         FDRE                                         r  inst_sqr/inst1/SS_reg[901]/C  (IS_INVERTED)
                         clock pessimism              0.261    34.918    
                         clock uncertainty           -0.035    34.883    
    SLICE_X80Y51         FDRE (Setup_fdre_C_D)        0.086    34.969    inst_sqr/inst1/SS_reg[901]
  -------------------------------------------------------------------
                         required time                         34.969    
                         arrival time                         -32.213    
  -------------------------------------------------------------------
                         slack                                  2.756    

Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 inst_sqr/counter_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            inst_sqr/inst1/SS_reg[937]/D
                            (falling edge-triggered cell FDRE clocked by CLK_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             CLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (CLK_1 fall@30.000ns - CLK_1 rise@0.000ns)
  Data Path Delay:        27.100ns  (logic 7.992ns (29.490%)  route 19.108ns (70.510%))
  Logic Levels:           53  (CARRY4=36 LUT3=5 LUT4=1 LUT6=7 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.656ns = ( 34.656 - 30.000 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_1 rise edge)      0.000     0.000 r  
    G20                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    G20                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.114    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.210 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14448, routed)       1.834     5.044    inst_sqr/CLK_IBUF_BUFG
    SLICE_X103Y73        FDRE                                         r  inst_sqr/counter_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y73        FDRE (Prop_fdre_C_Q)         0.456     5.500 r  inst_sqr/counter_reg[1]_rep/Q
                         net (fo=89, routed)          2.129     7.629    inst_sqr/inst1/SS_reg[144]_0
    SLICE_X107Y101       LUT6 (Prop_lut6_I2_O)        0.124     7.753 r  inst_sqr/inst1/SS[1023]_i_459/O
                         net (fo=1, routed)           0.000     7.753    inst_sqr/inst1/SS[1023]_i_459_n_0
    SLICE_X107Y101       MUXF7 (Prop_muxf7_I1_O)      0.245     7.998 r  inst_sqr/inst1/SS_reg[1023]_i_286/O
                         net (fo=1, routed)           0.000     7.998    inst_sqr/inst1/SS_reg[1023]_i_286_n_0
    SLICE_X107Y101       MUXF8 (Prop_muxf8_I0_O)      0.104     8.102 r  inst_sqr/inst1/SS_reg[1023]_i_136/O
                         net (fo=1, routed)           1.752     9.854    inst_sqr/inst1/SS_reg[1023]_i_136_n_0
    SLICE_X102Y71        LUT6 (Prop_lut6_I3_O)        0.316    10.170 r  inst_sqr/inst1/SS[1023]_i_63/O
                         net (fo=1, routed)           0.000    10.170    inst_sqr/inst1/SS[1023]_i_63_n_0
    SLICE_X102Y71        MUXF7 (Prop_muxf7_I1_O)      0.247    10.417 r  inst_sqr/inst1/SS_reg[1023]_i_36/O
                         net (fo=1, routed)           0.000    10.417    inst_sqr/inst1/SS_reg[1023]_i_36_n_0
    SLICE_X102Y71        MUXF8 (Prop_muxf8_I0_O)      0.098    10.515 r  inst_sqr/inst1/SS_reg[1023]_i_27/O
                         net (fo=1, routed)           0.829    11.344    inst_sqr/inst1/SS_reg[1023]_i_27_n_0
    SLICE_X91Y69         LUT6 (Prop_lut6_I5_O)        0.319    11.663 r  inst_sqr/inst1/SS[1023]_i_22/O
                         net (fo=23, routed)          1.567    13.229    inst_sqr/inst1/SS[1023]_i_22_n_0
    SLICE_X65Y62         LUT6 (Prop_lut6_I0_O)        0.124    13.353 r  inst_sqr/inst1/SS[62]_i_11__0/O
                         net (fo=122, routed)         1.132    14.485    inst_sqr/inst1/SS[62]_i_11__0_n_0
    SLICE_X54Y53         LUT4 (Prop_lut4_I3_O)        0.124    14.609 r  inst_sqr/inst1/SS[62]_i_12/O
                         net (fo=121, routed)         1.152    15.761    inst_sqr/inst1/SS[62]_i_12_n_0
    SLICE_X51Y44         LUT6 (Prop_lut6_I3_O)        0.124    15.885 r  inst_sqr/inst1/SS[6]_i_5/O
                         net (fo=2, routed)           0.771    16.656    inst_sqr/inst1/B_temp_reg[6][1]
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124    16.780 r  inst_sqr/inst1/SS[6]_i_9/O
                         net (fo=1, routed)           0.000    16.780    inst_sqr_n_1059
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.330 r  inst1/SS_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.330    inst1/SS_reg[6]_i_2_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.444 r  inst1/SS_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.444    inst1/SS_reg[10]_i_2_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.558 r  inst1/SS_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.558    inst1/SS_reg[14]_i_2_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.672 r  inst1/SS_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.001    17.673    inst1/SS_reg[18]_i_2_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.787 r  inst1/SS_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.787    inst1/SS_reg[22]_i_2_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.901 r  inst1/SS_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.901    inst1/SS_reg[26]_i_2_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.015 r  inst1/SS_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.015    inst1/SS_reg[30]_i_2_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.129 r  inst1/SS_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.129    inst1/SS_reg[34]_i_2_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.243 r  inst1/SS_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.243    inst1/SS_reg[38]_i_2_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.357 r  inst1/SS_reg[42]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.357    inst1/SS_reg[42]_i_2_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.471 r  inst1/SS_reg[46]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.471    inst1/SS_reg[46]_i_2_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.585 r  inst1/SS_reg[50]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.585    inst1/SS_reg[50]_i_2_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.699 r  inst1/SS_reg[54]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.699    inst1/SS_reg[54]_i_2_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.813 r  inst1/SS_reg[58]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.813    inst1/SS_reg[58]_i_2_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.927 r  inst1/SS_reg[62]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.927    inst1/SS_reg[62]_i_2_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.041 r  inst1/SS_reg[66]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.041    inst1/SS_reg[66]_i_2_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.155 r  inst1/SS_reg[70]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.155    inst1/SS_reg[70]_i_2_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.269 r  inst1/SS_reg[74]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.269    inst1/SS_reg[74]_i_2_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.383 r  inst1/SS_reg[78]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.383    inst1/SS_reg[78]_i_2_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.497 r  inst1/SS_reg[82]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.497    inst1/SS_reg[82]_i_2_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.611 r  inst1/SS_reg[86]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.611    inst1/SS_reg[86]_i_2_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.725 r  inst1/SS_reg[90]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.725    inst1/SS_reg[90]_i_2_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.839 r  inst1/SS_reg[94]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.839    inst1/SS_reg[94]_i_2_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.953 r  inst1/SS_reg[98]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.953    inst1/SS_reg[98]_i_2_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.067 r  inst1/SS_reg[102]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.067    inst1/SS_reg[102]_i_2_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.181 r  inst1/SS_reg[106]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.181    inst1/SS_reg[106]_i_2_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.295 r  inst1/SS_reg[110]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.295    inst1/SS_reg[110]_i_2_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.409 r  inst1/SS_reg[114]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.409    inst1/SS_reg[114]_i_2_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.523 r  inst1/SS_reg[118]_i_2/CO[3]
                         net (fo=1, routed)           0.009    20.532    inst1/SS_reg[118]_i_2_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.646 r  inst1/SS_reg[122]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.646    inst1/SS_reg[122]_i_2_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.760 r  inst1/SS_reg[126]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.760    inst1/SS_reg[126]_i_2_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.874 r  inst1/SS_reg[130]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.874    inst1/SS_reg[130]_i_2_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.988 r  inst1/SS_reg[134]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.988    inst1/SS_reg[134]_i_2_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.102 r  inst1/SS_reg[138]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.102    inst1/SS_reg[138]_i_2_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.216 r  inst1/SS_reg[142]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.216    inst_sqr/inst1/CO[0]
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.444 r  inst_sqr/inst1/SS_reg[290]_i_3/CO[2]
                         net (fo=147, routed)         2.625    24.069    inst_sqr/inst1/SS_reg[290]_i_3_n_1
    SLICE_X106Y90        LUT3 (Prop_lut3_I1_O)        0.313    24.382 r  inst_sqr/inst1/SS[436]_i_3/O
                         net (fo=147, routed)         1.220    25.602    inst_sqr/inst1/SS[436]_i_3_n_0
    SLICE_X93Y100        LUT3 (Prop_lut3_I1_O)        0.124    25.726 r  inst_sqr/inst1/SS[582]_i_3/O
                         net (fo=147, routed)         1.232    26.958    inst_sqr/inst1/SS[582]_i_3_n_0
    SLICE_X74Y92         LUT3 (Prop_lut3_I1_O)        0.124    27.082 r  inst_sqr/inst1/SS[729]_i_3/O
                         net (fo=148, routed)         1.464    28.546    inst_sqr/inst1/SS[729]_i_3_n_0
    SLICE_X83Y106        LUT3 (Prop_lut3_I1_O)        0.124    28.670 r  inst_sqr/inst1/SS[876]_i_3/O
                         net (fo=148, routed)         0.769    29.439    inst_sqr/inst1/SS[876]_i_3_n_0
    SLICE_X91Y106        LUT3 (Prop_lut3_I1_O)        0.124    29.563 r  inst_sqr/inst1/SS[1023]_i_5/O
                         net (fo=147, routed)         2.458    32.020    inst_sqr/inst1/SS[1023]_i_5_n_0
    SLICE_X81Y51         LUT6 (Prop_lut6_I4_O)        0.124    32.144 r  inst_sqr/inst1/SS[937]_i_1/O
                         net (fo=1, routed)           0.000    32.144    inst_sqr/inst1/p_0_in[937]
    SLICE_X81Y51         FDRE                                         r  inst_sqr/inst1/SS_reg[937]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_1 fall edge)     30.000    30.000 f  
    G20                                               0.000    30.000 f  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    G20                  IBUF (Prop_ibuf_I_O)         0.831    30.831 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    32.872    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    32.963 f  CLK_IBUF_BUFG_inst/O
                         net (fo=14448, routed)       1.693    34.656    inst_sqr/inst1/CLK
    SLICE_X81Y51         FDRE                                         r  inst_sqr/inst1/SS_reg[937]/C  (IS_INVERTED)
                         clock pessimism              0.261    34.918    
                         clock uncertainty           -0.035    34.883    
    SLICE_X81Y51         FDRE (Setup_fdre_C_D)        0.035    34.918    inst_sqr/inst1/SS_reg[937]
  -------------------------------------------------------------------
                         required time                         34.918    
                         arrival time                         -32.144    
  -------------------------------------------------------------------
                         slack                                  2.773    

Slack (MET) :             2.777ns  (required time - arrival time)
  Source:                 inst_sqr/counter_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            inst_sqr/inst1/SS_reg[887]/D
                            (falling edge-triggered cell FDRE clocked by CLK_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             CLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (CLK_1 fall@30.000ns - CLK_1 rise@0.000ns)
  Data Path Delay:        27.095ns  (logic 7.992ns (29.496%)  route 19.103ns (70.504%))
  Logic Levels:           53  (CARRY4=36 LUT3=5 LUT4=1 LUT6=7 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.656ns = ( 34.656 - 30.000 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_1 rise edge)      0.000     0.000 r  
    G20                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    G20                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.114    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.210 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14448, routed)       1.834     5.044    inst_sqr/CLK_IBUF_BUFG
    SLICE_X103Y73        FDRE                                         r  inst_sqr/counter_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y73        FDRE (Prop_fdre_C_Q)         0.456     5.500 r  inst_sqr/counter_reg[1]_rep/Q
                         net (fo=89, routed)          2.129     7.629    inst_sqr/inst1/SS_reg[144]_0
    SLICE_X107Y101       LUT6 (Prop_lut6_I2_O)        0.124     7.753 r  inst_sqr/inst1/SS[1023]_i_459/O
                         net (fo=1, routed)           0.000     7.753    inst_sqr/inst1/SS[1023]_i_459_n_0
    SLICE_X107Y101       MUXF7 (Prop_muxf7_I1_O)      0.245     7.998 r  inst_sqr/inst1/SS_reg[1023]_i_286/O
                         net (fo=1, routed)           0.000     7.998    inst_sqr/inst1/SS_reg[1023]_i_286_n_0
    SLICE_X107Y101       MUXF8 (Prop_muxf8_I0_O)      0.104     8.102 r  inst_sqr/inst1/SS_reg[1023]_i_136/O
                         net (fo=1, routed)           1.752     9.854    inst_sqr/inst1/SS_reg[1023]_i_136_n_0
    SLICE_X102Y71        LUT6 (Prop_lut6_I3_O)        0.316    10.170 r  inst_sqr/inst1/SS[1023]_i_63/O
                         net (fo=1, routed)           0.000    10.170    inst_sqr/inst1/SS[1023]_i_63_n_0
    SLICE_X102Y71        MUXF7 (Prop_muxf7_I1_O)      0.247    10.417 r  inst_sqr/inst1/SS_reg[1023]_i_36/O
                         net (fo=1, routed)           0.000    10.417    inst_sqr/inst1/SS_reg[1023]_i_36_n_0
    SLICE_X102Y71        MUXF8 (Prop_muxf8_I0_O)      0.098    10.515 r  inst_sqr/inst1/SS_reg[1023]_i_27/O
                         net (fo=1, routed)           0.829    11.344    inst_sqr/inst1/SS_reg[1023]_i_27_n_0
    SLICE_X91Y69         LUT6 (Prop_lut6_I5_O)        0.319    11.663 r  inst_sqr/inst1/SS[1023]_i_22/O
                         net (fo=23, routed)          1.567    13.229    inst_sqr/inst1/SS[1023]_i_22_n_0
    SLICE_X65Y62         LUT6 (Prop_lut6_I0_O)        0.124    13.353 r  inst_sqr/inst1/SS[62]_i_11__0/O
                         net (fo=122, routed)         1.132    14.485    inst_sqr/inst1/SS[62]_i_11__0_n_0
    SLICE_X54Y53         LUT4 (Prop_lut4_I3_O)        0.124    14.609 r  inst_sqr/inst1/SS[62]_i_12/O
                         net (fo=121, routed)         1.152    15.761    inst_sqr/inst1/SS[62]_i_12_n_0
    SLICE_X51Y44         LUT6 (Prop_lut6_I3_O)        0.124    15.885 r  inst_sqr/inst1/SS[6]_i_5/O
                         net (fo=2, routed)           0.771    16.656    inst_sqr/inst1/B_temp_reg[6][1]
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124    16.780 r  inst_sqr/inst1/SS[6]_i_9/O
                         net (fo=1, routed)           0.000    16.780    inst_sqr_n_1059
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.330 r  inst1/SS_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.330    inst1/SS_reg[6]_i_2_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.444 r  inst1/SS_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.444    inst1/SS_reg[10]_i_2_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.558 r  inst1/SS_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.558    inst1/SS_reg[14]_i_2_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.672 r  inst1/SS_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.001    17.673    inst1/SS_reg[18]_i_2_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.787 r  inst1/SS_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.787    inst1/SS_reg[22]_i_2_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.901 r  inst1/SS_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.901    inst1/SS_reg[26]_i_2_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.015 r  inst1/SS_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.015    inst1/SS_reg[30]_i_2_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.129 r  inst1/SS_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.129    inst1/SS_reg[34]_i_2_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.243 r  inst1/SS_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.243    inst1/SS_reg[38]_i_2_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.357 r  inst1/SS_reg[42]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.357    inst1/SS_reg[42]_i_2_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.471 r  inst1/SS_reg[46]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.471    inst1/SS_reg[46]_i_2_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.585 r  inst1/SS_reg[50]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.585    inst1/SS_reg[50]_i_2_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.699 r  inst1/SS_reg[54]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.699    inst1/SS_reg[54]_i_2_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.813 r  inst1/SS_reg[58]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.813    inst1/SS_reg[58]_i_2_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.927 r  inst1/SS_reg[62]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.927    inst1/SS_reg[62]_i_2_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.041 r  inst1/SS_reg[66]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.041    inst1/SS_reg[66]_i_2_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.155 r  inst1/SS_reg[70]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.155    inst1/SS_reg[70]_i_2_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.269 r  inst1/SS_reg[74]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.269    inst1/SS_reg[74]_i_2_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.383 r  inst1/SS_reg[78]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.383    inst1/SS_reg[78]_i_2_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.497 r  inst1/SS_reg[82]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.497    inst1/SS_reg[82]_i_2_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.611 r  inst1/SS_reg[86]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.611    inst1/SS_reg[86]_i_2_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.725 r  inst1/SS_reg[90]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.725    inst1/SS_reg[90]_i_2_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.839 r  inst1/SS_reg[94]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.839    inst1/SS_reg[94]_i_2_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.953 r  inst1/SS_reg[98]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.953    inst1/SS_reg[98]_i_2_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.067 r  inst1/SS_reg[102]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.067    inst1/SS_reg[102]_i_2_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.181 r  inst1/SS_reg[106]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.181    inst1/SS_reg[106]_i_2_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.295 r  inst1/SS_reg[110]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.295    inst1/SS_reg[110]_i_2_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.409 r  inst1/SS_reg[114]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.409    inst1/SS_reg[114]_i_2_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.523 r  inst1/SS_reg[118]_i_2/CO[3]
                         net (fo=1, routed)           0.009    20.532    inst1/SS_reg[118]_i_2_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.646 r  inst1/SS_reg[122]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.646    inst1/SS_reg[122]_i_2_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.760 r  inst1/SS_reg[126]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.760    inst1/SS_reg[126]_i_2_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.874 r  inst1/SS_reg[130]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.874    inst1/SS_reg[130]_i_2_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.988 r  inst1/SS_reg[134]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.988    inst1/SS_reg[134]_i_2_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.102 r  inst1/SS_reg[138]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.102    inst1/SS_reg[138]_i_2_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.216 r  inst1/SS_reg[142]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.216    inst_sqr/inst1/CO[0]
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.444 r  inst_sqr/inst1/SS_reg[290]_i_3/CO[2]
                         net (fo=147, routed)         2.625    24.069    inst_sqr/inst1/SS_reg[290]_i_3_n_1
    SLICE_X106Y90        LUT3 (Prop_lut3_I1_O)        0.313    24.382 r  inst_sqr/inst1/SS[436]_i_3/O
                         net (fo=147, routed)         1.220    25.602    inst_sqr/inst1/SS[436]_i_3_n_0
    SLICE_X93Y100        LUT3 (Prop_lut3_I1_O)        0.124    25.726 r  inst_sqr/inst1/SS[582]_i_3/O
                         net (fo=147, routed)         1.232    26.958    inst_sqr/inst1/SS[582]_i_3_n_0
    SLICE_X74Y92         LUT3 (Prop_lut3_I1_O)        0.124    27.082 r  inst_sqr/inst1/SS[729]_i_3/O
                         net (fo=148, routed)         1.464    28.546    inst_sqr/inst1/SS[729]_i_3_n_0
    SLICE_X83Y106        LUT3 (Prop_lut3_I1_O)        0.124    28.670 r  inst_sqr/inst1/SS[876]_i_3/O
                         net (fo=148, routed)         0.769    29.439    inst_sqr/inst1/SS[876]_i_3_n_0
    SLICE_X91Y106        LUT3 (Prop_lut3_I1_O)        0.124    29.563 r  inst_sqr/inst1/SS[1023]_i_5/O
                         net (fo=147, routed)         2.453    32.015    inst_sqr/inst1/SS[1023]_i_5_n_0
    SLICE_X81Y51         LUT6 (Prop_lut6_I4_O)        0.124    32.139 r  inst_sqr/inst1/SS[887]_i_1/O
                         net (fo=1, routed)           0.000    32.139    inst_sqr/inst1/p_0_in[887]
    SLICE_X81Y51         FDRE                                         r  inst_sqr/inst1/SS_reg[887]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_1 fall edge)     30.000    30.000 f  
    G20                                               0.000    30.000 f  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    G20                  IBUF (Prop_ibuf_I_O)         0.831    30.831 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    32.872    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    32.963 f  CLK_IBUF_BUFG_inst/O
                         net (fo=14448, routed)       1.693    34.656    inst_sqr/inst1/CLK
    SLICE_X81Y51         FDRE                                         r  inst_sqr/inst1/SS_reg[887]/C  (IS_INVERTED)
                         clock pessimism              0.261    34.918    
                         clock uncertainty           -0.035    34.883    
    SLICE_X81Y51         FDRE (Setup_fdre_C_D)        0.034    34.917    inst_sqr/inst1/SS_reg[887]
  -------------------------------------------------------------------
                         required time                         34.917    
                         arrival time                         -32.139    
  -------------------------------------------------------------------
                         slack                                  2.777    

Slack (MET) :             2.809ns  (required time - arrival time)
  Source:                 inst_sqr/counter_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by CLK_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            inst_sqr/inst1/SS_reg[900]/D
                            (falling edge-triggered cell FDRE clocked by CLK_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             CLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (CLK_1 fall@30.000ns - CLK_1 rise@0.000ns)
  Data Path Delay:        27.111ns  (logic 7.992ns (29.478%)  route 19.119ns (70.522%))
  Logic Levels:           53  (CARRY4=36 LUT3=5 LUT4=1 LUT6=7 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.656ns = ( 34.656 - 30.000 ) 
    Source Clock Delay      (SCD):    5.044ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_1 rise edge)      0.000     0.000 r  
    G20                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    G20                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.114    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.210 r  CLK_IBUF_BUFG_inst/O
                         net (fo=14448, routed)       1.834     5.044    inst_sqr/CLK_IBUF_BUFG
    SLICE_X103Y73        FDRE                                         r  inst_sqr/counter_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y73        FDRE (Prop_fdre_C_Q)         0.456     5.500 r  inst_sqr/counter_reg[1]_rep/Q
                         net (fo=89, routed)          2.129     7.629    inst_sqr/inst1/SS_reg[144]_0
    SLICE_X107Y101       LUT6 (Prop_lut6_I2_O)        0.124     7.753 r  inst_sqr/inst1/SS[1023]_i_459/O
                         net (fo=1, routed)           0.000     7.753    inst_sqr/inst1/SS[1023]_i_459_n_0
    SLICE_X107Y101       MUXF7 (Prop_muxf7_I1_O)      0.245     7.998 r  inst_sqr/inst1/SS_reg[1023]_i_286/O
                         net (fo=1, routed)           0.000     7.998    inst_sqr/inst1/SS_reg[1023]_i_286_n_0
    SLICE_X107Y101       MUXF8 (Prop_muxf8_I0_O)      0.104     8.102 r  inst_sqr/inst1/SS_reg[1023]_i_136/O
                         net (fo=1, routed)           1.752     9.854    inst_sqr/inst1/SS_reg[1023]_i_136_n_0
    SLICE_X102Y71        LUT6 (Prop_lut6_I3_O)        0.316    10.170 r  inst_sqr/inst1/SS[1023]_i_63/O
                         net (fo=1, routed)           0.000    10.170    inst_sqr/inst1/SS[1023]_i_63_n_0
    SLICE_X102Y71        MUXF7 (Prop_muxf7_I1_O)      0.247    10.417 r  inst_sqr/inst1/SS_reg[1023]_i_36/O
                         net (fo=1, routed)           0.000    10.417    inst_sqr/inst1/SS_reg[1023]_i_36_n_0
    SLICE_X102Y71        MUXF8 (Prop_muxf8_I0_O)      0.098    10.515 r  inst_sqr/inst1/SS_reg[1023]_i_27/O
                         net (fo=1, routed)           0.829    11.344    inst_sqr/inst1/SS_reg[1023]_i_27_n_0
    SLICE_X91Y69         LUT6 (Prop_lut6_I5_O)        0.319    11.663 r  inst_sqr/inst1/SS[1023]_i_22/O
                         net (fo=23, routed)          1.567    13.229    inst_sqr/inst1/SS[1023]_i_22_n_0
    SLICE_X65Y62         LUT6 (Prop_lut6_I0_O)        0.124    13.353 r  inst_sqr/inst1/SS[62]_i_11__0/O
                         net (fo=122, routed)         1.132    14.485    inst_sqr/inst1/SS[62]_i_11__0_n_0
    SLICE_X54Y53         LUT4 (Prop_lut4_I3_O)        0.124    14.609 r  inst_sqr/inst1/SS[62]_i_12/O
                         net (fo=121, routed)         1.152    15.761    inst_sqr/inst1/SS[62]_i_12_n_0
    SLICE_X51Y44         LUT6 (Prop_lut6_I3_O)        0.124    15.885 r  inst_sqr/inst1/SS[6]_i_5/O
                         net (fo=2, routed)           0.771    16.656    inst_sqr/inst1/B_temp_reg[6][1]
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124    16.780 r  inst_sqr/inst1/SS[6]_i_9/O
                         net (fo=1, routed)           0.000    16.780    inst_sqr_n_1059
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.330 r  inst1/SS_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.330    inst1/SS_reg[6]_i_2_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.444 r  inst1/SS_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.444    inst1/SS_reg[10]_i_2_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.558 r  inst1/SS_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.558    inst1/SS_reg[14]_i_2_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.672 r  inst1/SS_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.001    17.673    inst1/SS_reg[18]_i_2_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.787 r  inst1/SS_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.787    inst1/SS_reg[22]_i_2_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.901 r  inst1/SS_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.901    inst1/SS_reg[26]_i_2_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.015 r  inst1/SS_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.015    inst1/SS_reg[30]_i_2_n_0
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.129 r  inst1/SS_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.129    inst1/SS_reg[34]_i_2_n_0
    SLICE_X51Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.243 r  inst1/SS_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.243    inst1/SS_reg[38]_i_2_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.357 r  inst1/SS_reg[42]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.357    inst1/SS_reg[42]_i_2_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.471 r  inst1/SS_reg[46]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.471    inst1/SS_reg[46]_i_2_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.585 r  inst1/SS_reg[50]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.585    inst1/SS_reg[50]_i_2_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.699 r  inst1/SS_reg[54]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.699    inst1/SS_reg[54]_i_2_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.813 r  inst1/SS_reg[58]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.813    inst1/SS_reg[58]_i_2_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.927 r  inst1/SS_reg[62]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.927    inst1/SS_reg[62]_i_2_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.041 r  inst1/SS_reg[66]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.041    inst1/SS_reg[66]_i_2_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.155 r  inst1/SS_reg[70]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.155    inst1/SS_reg[70]_i_2_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.269 r  inst1/SS_reg[74]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.269    inst1/SS_reg[74]_i_2_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.383 r  inst1/SS_reg[78]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.383    inst1/SS_reg[78]_i_2_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.497 r  inst1/SS_reg[82]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.497    inst1/SS_reg[82]_i_2_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.611 r  inst1/SS_reg[86]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.611    inst1/SS_reg[86]_i_2_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.725 r  inst1/SS_reg[90]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.725    inst1/SS_reg[90]_i_2_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.839 r  inst1/SS_reg[94]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.839    inst1/SS_reg[94]_i_2_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.953 r  inst1/SS_reg[98]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.953    inst1/SS_reg[98]_i_2_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.067 r  inst1/SS_reg[102]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.067    inst1/SS_reg[102]_i_2_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.181 r  inst1/SS_reg[106]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.181    inst1/SS_reg[106]_i_2_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.295 r  inst1/SS_reg[110]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.295    inst1/SS_reg[110]_i_2_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.409 r  inst1/SS_reg[114]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.409    inst1/SS_reg[114]_i_2_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.523 r  inst1/SS_reg[118]_i_2/CO[3]
                         net (fo=1, routed)           0.009    20.532    inst1/SS_reg[118]_i_2_n_0
    SLICE_X51Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.646 r  inst1/SS_reg[122]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.646    inst1/SS_reg[122]_i_2_n_0
    SLICE_X51Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.760 r  inst1/SS_reg[126]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.760    inst1/SS_reg[126]_i_2_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.874 r  inst1/SS_reg[130]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.874    inst1/SS_reg[130]_i_2_n_0
    SLICE_X51Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.988 r  inst1/SS_reg[134]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.988    inst1/SS_reg[134]_i_2_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.102 r  inst1/SS_reg[138]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.102    inst1/SS_reg[138]_i_2_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.216 r  inst1/SS_reg[142]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.216    inst_sqr/inst1/CO[0]
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.444 r  inst_sqr/inst1/SS_reg[290]_i_3/CO[2]
                         net (fo=147, routed)         2.625    24.069    inst_sqr/inst1/SS_reg[290]_i_3_n_1
    SLICE_X106Y90        LUT3 (Prop_lut3_I1_O)        0.313    24.382 r  inst_sqr/inst1/SS[436]_i_3/O
                         net (fo=147, routed)         1.220    25.602    inst_sqr/inst1/SS[436]_i_3_n_0
    SLICE_X93Y100        LUT3 (Prop_lut3_I1_O)        0.124    25.726 r  inst_sqr/inst1/SS[582]_i_3/O
                         net (fo=147, routed)         1.232    26.958    inst_sqr/inst1/SS[582]_i_3_n_0
    SLICE_X74Y92         LUT3 (Prop_lut3_I1_O)        0.124    27.082 r  inst_sqr/inst1/SS[729]_i_3/O
                         net (fo=148, routed)         1.464    28.546    inst_sqr/inst1/SS[729]_i_3_n_0
    SLICE_X83Y106        LUT3 (Prop_lut3_I1_O)        0.124    28.670 r  inst_sqr/inst1/SS[876]_i_3/O
                         net (fo=148, routed)         0.769    29.439    inst_sqr/inst1/SS[876]_i_3_n_0
    SLICE_X91Y106        LUT3 (Prop_lut3_I1_O)        0.124    29.563 r  inst_sqr/inst1/SS[1023]_i_5/O
                         net (fo=147, routed)         2.469    32.031    inst_sqr/inst1/SS[1023]_i_5_n_0
    SLICE_X80Y51         LUT6 (Prop_lut6_I4_O)        0.124    32.155 r  inst_sqr/inst1/SS[900]_i_1/O
                         net (fo=1, routed)           0.000    32.155    inst_sqr/inst1/p_0_in[900]
    SLICE_X80Y51         FDRE                                         r  inst_sqr/inst1/SS_reg[900]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_1 fall edge)     30.000    30.000 f  
    G20                                               0.000    30.000 f  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    G20                  IBUF (Prop_ibuf_I_O)         0.831    30.831 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.041    32.872    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    32.963 f  CLK_IBUF_BUFG_inst/O
                         net (fo=14448, routed)       1.693    34.656    inst_sqr/inst1/CLK
    SLICE_X80Y51         FDRE                                         r  inst_sqr/inst1/SS_reg[900]/C  (IS_INVERTED)
                         clock pessimism              0.261    34.918    
                         clock uncertainty           -0.035    34.883    
    SLICE_X80Y51         FDRE (Setup_fdre_C_D)        0.082    34.965    inst_sqr/inst1/SS_reg[900]
  -------------------------------------------------------------------
                         required time                         34.965    
                         arrival time                         -32.155    
  -------------------------------------------------------------------
                         slack                                  2.809    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 N_data_reg[897]/C
                            (falling edge-triggered cell FDRE clocked by CLK_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            inst_mul/M_temp_reg[897]/D
                            (falling edge-triggered cell FDRE clocked by CLK_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             CLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_1 fall@30.000ns - CLK_1 fall@30.000ns)
  Data Path Delay:        0.452ns  (logic 0.167ns (36.970%)  route 0.285ns (63.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns = ( 32.163 - 30.000 ) 
    Source Clock Delay      (SCD):    1.565ns = ( 31.565 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_1 fall edge)     30.000    30.000 f  
    G20                                               0.000    30.000 f  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    G20                  IBUF (Prop_ibuf_I_O)         0.194    30.194 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690    30.884    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    30.910 f  CLK_IBUF_BUFG_inst/O
                         net (fo=14448, routed)       0.655    31.565    CLK_IBUF_BUFG
    SLICE_X48Y51         FDRE                                         r  N_data_reg[897]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.167    31.732 r  N_data_reg[897]/Q
                         net (fo=2, routed)           0.285    32.017    inst_mul/M_temp_reg[1023]_0[897]
    SLICE_X46Y38         FDRE                                         r  inst_mul/M_temp_reg[897]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_1 fall edge)     30.000    30.000 f  
    G20                                               0.000    30.000 f  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    G20                  IBUF (Prop_ibuf_I_O)         0.383    30.383 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750    31.132    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    31.161 f  CLK_IBUF_BUFG_inst/O
                         net (fo=14448, routed)       1.002    32.163    inst_mul/CLK_IBUF_BUFG
    SLICE_X46Y38         FDRE                                         r  inst_mul/M_temp_reg[897]/C  (IS_INVERTED)
                         clock pessimism             -0.260    31.903    
    SLICE_X46Y38         FDRE (Hold_fdre_C_D)         0.063    31.966    inst_mul/M_temp_reg[897]
  -------------------------------------------------------------------
                         required time                        -31.966    
                         arrival time                          32.017    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 E[23]
                            (input port clocked by CLK_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            E_data_reg[983]/D
                            (falling edge-triggered cell FDRE clocked by CLK_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             CLK_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_1 fall@30.000ns - CLK_1 fall@30.000ns)
  Data Path Delay:        5.575ns  (logic 0.960ns (17.215%)  route 4.615ns (82.785%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.050ns
  Clock Path Skew:        5.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.262ns = ( 35.262 - 30.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 30.000 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_1 fall edge)     30.000    30.000 f  
                         input delay                  0.050    30.050    
    AB4                                               0.000    30.050 r  E[23] (IN)
                         net (fo=0)                   0.000    30.050    E[23]
    AB4                  IBUF (Prop_ibuf_I_O)         0.860    30.910 r  E_IBUF[23]_inst/O
                         net (fo=7, routed)           4.615    35.525    E_IBUF[23]
    SLICE_X115Y49        LUT5 (Prop_lut5_I3_O)        0.100    35.625 r  E_data[983]_i_1/O
                         net (fo=2, routed)           0.000    35.625    E_data[983]_i_1_n_0
    SLICE_X115Y49        FDRE                                         r  E_data_reg[983]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_1 fall edge)     30.000    30.000 f  
    G20                                               0.000    30.000 f  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    G20                  IBUF (Prop_ibuf_I_O)         0.965    30.965 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148    33.114    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.210 f  CLK_IBUF_BUFG_inst/O
                         net (fo=14448, routed)       2.052    35.262    CLK_IBUF_BUFG
    SLICE_X115Y49        FDRE                                         r  E_data_reg[983]/C  (IS_INVERTED)
                         clock pessimism              0.000    35.262    
                         clock uncertainty            0.035    35.297    
    SLICE_X115Y49        FDRE (Hold_fdre_C_D)         0.273    35.570    E_data_reg[983]
  -------------------------------------------------------------------
                         required time                        -35.570    
                         arrival time                          35.625    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 M_data_reg[643]/C
                            (falling edge-triggered cell FDRE clocked by CLK_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            inst_sqr/B_temp_reg[643]/D
                            (falling edge-triggered cell FDRE clocked by CLK_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             CLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_1 fall@30.000ns - CLK_1 fall@30.000ns)
  Data Path Delay:        0.446ns  (logic 0.191ns (42.867%)  route 0.255ns (57.133%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns = ( 32.067 - 30.000 ) 
    Source Clock Delay      (SCD):    1.542ns = ( 31.542 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_1 fall edge)     30.000    30.000 f  
    G20                                               0.000    30.000 f  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    G20                  IBUF (Prop_ibuf_I_O)         0.194    30.194 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690    30.884    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    30.910 f  CLK_IBUF_BUFG_inst/O
                         net (fo=14448, routed)       0.632    31.542    CLK_IBUF_BUFG
    SLICE_X81Y88         FDRE                                         r  M_data_reg[643]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y88         FDRE (Prop_fdre_C_Q)         0.146    31.688 r  M_data_reg[643]/Q
                         net (fo=1, routed)           0.255    31.943    mux2/B_temp_reg[643]
    SLICE_X84Y88         LUT3 (Prop_lut3_I1_O)        0.045    31.988 r  mux2/B_temp[643]_i_1/O
                         net (fo=1, routed)           0.000    31.988    inst_sqr/B_temp_reg[1023]_0[643]
    SLICE_X84Y88         FDRE                                         r  inst_sqr/B_temp_reg[643]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_1 fall edge)     30.000    30.000 f  
    G20                                               0.000    30.000 f  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    G20                  IBUF (Prop_ibuf_I_O)         0.383    30.383 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750    31.132    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    31.161 f  CLK_IBUF_BUFG_inst/O
                         net (fo=14448, routed)       0.906    32.067    inst_sqr/CLK_IBUF_BUFG
    SLICE_X84Y88         FDRE                                         r  inst_sqr/B_temp_reg[643]/C  (IS_INVERTED)
                         clock pessimism             -0.260    31.807    
    SLICE_X84Y88         FDRE (Hold_fdre_C_D)         0.125    31.932    inst_sqr/B_temp_reg[643]
  -------------------------------------------------------------------
                         required time                        -31.932    
                         arrival time                          31.988    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 E[17]
                            (input port clocked by CLK_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            E_data_reg[849]/D
                            (falling edge-triggered cell FDRE clocked by CLK_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             CLK_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_1 fall@30.000ns - CLK_1 fall@30.000ns)
  Data Path Delay:        5.390ns  (logic 0.990ns (18.367%)  route 4.400ns (81.633%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.050ns
  Clock Path Skew:        5.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.072ns = ( 35.072 - 30.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 30.000 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_1 fall edge)     30.000    30.000 f  
                         input delay                  0.050    30.050    
    AF3                                               0.000    30.050 r  E[17] (IN)
                         net (fo=0)                   0.000    30.050    E[17]
    AF3                  IBUF (Prop_ibuf_I_O)         0.890    30.940 r  E_IBUF[17]_inst/O
                         net (fo=7, routed)           4.400    35.340    E_IBUF[17]
    SLICE_X119Y53        LUT5 (Prop_lut5_I3_O)        0.100    35.440 r  E_data[849]_i_1/O
                         net (fo=2, routed)           0.000    35.440    E_data[849]_i_1_n_0
    SLICE_X119Y53        FDRE                                         r  E_data_reg[849]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_1 fall edge)     30.000    30.000 f  
    G20                                               0.000    30.000 f  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    G20                  IBUF (Prop_ibuf_I_O)         0.965    30.965 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148    33.114    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.210 f  CLK_IBUF_BUFG_inst/O
                         net (fo=14448, routed)       1.862    35.072    CLK_IBUF_BUFG
    SLICE_X119Y53        FDRE                                         r  E_data_reg[849]/C  (IS_INVERTED)
                         clock pessimism              0.000    35.072    
                         clock uncertainty            0.035    35.107    
    SLICE_X119Y53        FDRE (Hold_fdre_C_D)         0.273    35.380    E_data_reg[849]
  -------------------------------------------------------------------
                         required time                        -35.380    
                         arrival time                          35.440    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 N_data_reg[918]/C
                            (falling edge-triggered cell FDRE clocked by CLK_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            inst_mul/M_temp_reg[918]/D
                            (falling edge-triggered cell FDRE clocked by CLK_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             CLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_1 fall@30.000ns - CLK_1 fall@30.000ns)
  Data Path Delay:        0.420ns  (logic 0.151ns (35.969%)  route 0.269ns (64.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns = ( 32.165 - 30.000 ) 
    Source Clock Delay      (SCD):    1.565ns = ( 31.565 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_1 fall edge)     30.000    30.000 f  
    G20                                               0.000    30.000 f  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    G20                  IBUF (Prop_ibuf_I_O)         0.194    30.194 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690    30.884    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    30.910 f  CLK_IBUF_BUFG_inst/O
                         net (fo=14448, routed)       0.655    31.565    CLK_IBUF_BUFG
    SLICE_X48Y51         FDRE                                         r  N_data_reg[918]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.151    31.716 r  N_data_reg[918]/Q
                         net (fo=2, routed)           0.269    31.985    inst_mul/M_temp_reg[1023]_0[918]
    SLICE_X47Y44         FDRE                                         r  inst_mul/M_temp_reg[918]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_1 fall edge)     30.000    30.000 f  
    G20                                               0.000    30.000 f  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    G20                  IBUF (Prop_ibuf_I_O)         0.383    30.383 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750    31.132    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    31.161 f  CLK_IBUF_BUFG_inst/O
                         net (fo=14448, routed)       1.004    32.165    inst_mul/CLK_IBUF_BUFG
    SLICE_X47Y44         FDRE                                         r  inst_mul/M_temp_reg[918]/C  (IS_INVERTED)
                         clock pessimism             -0.260    31.905    
    SLICE_X47Y44         FDRE (Hold_fdre_C_D)         0.019    31.924    inst_mul/M_temp_reg[918]
  -------------------------------------------------------------------
                         required time                        -31.924    
                         arrival time                          31.985    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 M_data_reg[466]/C
                            (falling edge-triggered cell FDRE clocked by CLK_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            inst_sqr/B_temp_reg[466]/D
                            (falling edge-triggered cell FDRE clocked by CLK_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             CLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_1 fall@30.000ns - CLK_1 fall@30.000ns)
  Data Path Delay:        0.444ns  (logic 0.216ns (48.611%)  route 0.228ns (51.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns = ( 32.068 - 30.000 ) 
    Source Clock Delay      (SCD):    1.542ns = ( 31.542 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_1 fall edge)     30.000    30.000 f  
    G20                                               0.000    30.000 f  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    G20                  IBUF (Prop_ibuf_I_O)         0.194    30.194 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690    30.884    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    30.910 f  CLK_IBUF_BUFG_inst/O
                         net (fo=14448, routed)       0.632    31.542    CLK_IBUF_BUFG
    SLICE_X84Y60         FDRE                                         r  M_data_reg[466]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y60         FDRE (Prop_fdre_C_Q)         0.167    31.709 r  M_data_reg[466]/Q
                         net (fo=1, routed)           0.228    31.938    mux2/B_temp_reg[466]
    SLICE_X78Y61         LUT3 (Prop_lut3_I1_O)        0.049    31.987 r  mux2/B_temp[466]_i_1/O
                         net (fo=1, routed)           0.000    31.987    inst_sqr/B_temp_reg[1023]_0[466]
    SLICE_X78Y61         FDRE                                         r  inst_sqr/B_temp_reg[466]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_1 fall edge)     30.000    30.000 f  
    G20                                               0.000    30.000 f  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    G20                  IBUF (Prop_ibuf_I_O)         0.383    30.383 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750    31.132    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    31.161 f  CLK_IBUF_BUFG_inst/O
                         net (fo=14448, routed)       0.907    32.068    inst_sqr/CLK_IBUF_BUFG
    SLICE_X78Y61         FDRE                                         r  inst_sqr/B_temp_reg[466]/C  (IS_INVERTED)
                         clock pessimism             -0.260    31.808    
    SLICE_X78Y61         FDRE (Hold_fdre_C_D)         0.114    31.922    inst_sqr/B_temp_reg[466]
  -------------------------------------------------------------------
                         required time                        -31.922    
                         arrival time                          31.987    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 r2_data_reg[850]/C
                            (falling edge-triggered cell FDRE clocked by CLK_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            inst_mul/A_temp_reg[850]/D
                            (falling edge-triggered cell FDRE clocked by CLK_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             CLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_1 fall@30.000ns - CLK_1 fall@30.000ns)
  Data Path Delay:        0.365ns  (logic 0.191ns (52.362%)  route 0.174ns (47.639%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 32.024 - 30.000 ) 
    Source Clock Delay      (SCD):    1.568ns = ( 31.568 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_1 fall edge)     30.000    30.000 f  
    G20                                               0.000    30.000 f  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    G20                  IBUF (Prop_ibuf_I_O)         0.194    30.194 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690    30.884    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    30.910 f  CLK_IBUF_BUFG_inst/O
                         net (fo=14448, routed)       0.658    31.568    CLK_IBUF_BUFG
    SLICE_X105Y99        FDRE                                         r  r2_data_reg[850]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y99        FDRE (Prop_fdre_C_Q)         0.146    31.714 r  r2_data_reg[850]/Q
                         net (fo=2, routed)           0.174    31.888    inst_mul/r2_data[850]
    SLICE_X106Y100       LUT4 (Prop_lut4_I3_O)        0.045    31.933 r  inst_mul/A_temp[850]_i_1/O
                         net (fo=1, routed)           0.000    31.933    inst_mul/A_2[850]
    SLICE_X106Y100       FDRE                                         r  inst_mul/A_temp_reg[850]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_1 fall edge)     30.000    30.000 f  
    G20                                               0.000    30.000 f  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    G20                  IBUF (Prop_ibuf_I_O)         0.383    30.383 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750    31.132    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    31.161 f  CLK_IBUF_BUFG_inst/O
                         net (fo=14448, routed)       0.863    32.024    inst_mul/CLK_IBUF_BUFG
    SLICE_X106Y100       FDRE                                         r  inst_mul/A_temp_reg[850]/C  (IS_INVERTED)
                         clock pessimism             -0.256    31.768    
    SLICE_X106Y100       FDRE (Hold_fdre_C_D)         0.098    31.866    inst_mul/A_temp_reg[850]
  -------------------------------------------------------------------
                         required time                        -31.866    
                         arrival time                          31.933    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 r2_data_reg[548]/C
                            (falling edge-triggered cell FDRE clocked by CLK_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            inst_mul/A_temp_reg[548]/D
                            (falling edge-triggered cell FDRE clocked by CLK_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             CLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_1 fall@30.000ns - CLK_1 fall@30.000ns)
  Data Path Delay:        0.431ns  (logic 0.191ns (44.355%)  route 0.240ns (55.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns = ( 32.062 - 30.000 ) 
    Source Clock Delay      (SCD):    1.539ns = ( 31.539 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_1 fall edge)     30.000    30.000 f  
    G20                                               0.000    30.000 f  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    G20                  IBUF (Prop_ibuf_I_O)         0.194    30.194 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690    30.884    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    30.910 f  CLK_IBUF_BUFG_inst/O
                         net (fo=14448, routed)       0.629    31.539    CLK_IBUF_BUFG
    SLICE_X86Y66         FDRE                                         r  r2_data_reg[548]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y66         FDRE (Prop_fdre_C_Q)         0.146    31.685 r  r2_data_reg[548]/Q
                         net (fo=2, routed)           0.240    31.925    inst_mul/r2_data[548]
    SLICE_X79Y67         LUT4 (Prop_lut4_I3_O)        0.045    31.970 r  inst_mul/A_temp[548]_i_1/O
                         net (fo=1, routed)           0.000    31.970    inst_mul/A_2[548]
    SLICE_X79Y67         FDRE                                         r  inst_mul/A_temp_reg[548]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_1 fall edge)     30.000    30.000 f  
    G20                                               0.000    30.000 f  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    G20                  IBUF (Prop_ibuf_I_O)         0.383    30.383 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750    31.132    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    31.161 f  CLK_IBUF_BUFG_inst/O
                         net (fo=14448, routed)       0.901    32.062    inst_mul/CLK_IBUF_BUFG
    SLICE_X79Y67         FDRE                                         r  inst_mul/A_temp_reg[548]/C  (IS_INVERTED)
                         clock pessimism             -0.260    31.802    
    SLICE_X79Y67         FDRE (Hold_fdre_C_D)         0.099    31.901    inst_mul/A_temp_reg[548]
  -------------------------------------------------------------------
                         required time                        -31.901    
                         arrival time                          31.970    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 r2_data_reg[848]/C
                            (falling edge-triggered cell FDRE clocked by CLK_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            inst_sqr/A_temp_reg[848]/D
                            (falling edge-triggered cell FDRE clocked by CLK_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             CLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_1 fall@30.000ns - CLK_1 fall@30.000ns)
  Data Path Delay:        0.395ns  (logic 0.191ns (48.348%)  route 0.204ns (51.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns = ( 32.026 - 30.000 ) 
    Source Clock Delay      (SCD):    1.568ns = ( 31.568 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_1 fall edge)     30.000    30.000 f  
    G20                                               0.000    30.000 f  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    G20                  IBUF (Prop_ibuf_I_O)         0.194    30.194 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690    30.884    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    30.910 f  CLK_IBUF_BUFG_inst/O
                         net (fo=14448, routed)       0.658    31.568    CLK_IBUF_BUFG
    SLICE_X105Y98        FDRE                                         r  r2_data_reg[848]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y98        FDRE (Prop_fdre_C_Q)         0.146    31.714 r  r2_data_reg[848]/Q
                         net (fo=2, routed)           0.204    31.918    mux1/r2_data[848]
    SLICE_X108Y100       LUT3 (Prop_lut3_I1_O)        0.045    31.963 r  mux1/A_temp[848]_i_1/O
                         net (fo=1, routed)           0.000    31.963    inst_sqr/A_temp_reg[1023]_0[848]
    SLICE_X108Y100       FDRE                                         r  inst_sqr/A_temp_reg[848]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_1 fall edge)     30.000    30.000 f  
    G20                                               0.000    30.000 f  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    G20                  IBUF (Prop_ibuf_I_O)         0.383    30.383 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750    31.132    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    31.161 f  CLK_IBUF_BUFG_inst/O
                         net (fo=14448, routed)       0.865    32.026    inst_sqr/CLK_IBUF_BUFG
    SLICE_X108Y100       FDRE                                         r  inst_sqr/A_temp_reg[848]/C  (IS_INVERTED)
                         clock pessimism             -0.256    31.770    
    SLICE_X108Y100       FDRE (Hold_fdre_C_D)         0.124    31.894    inst_sqr/A_temp_reg[848]
  -------------------------------------------------------------------
                         required time                        -31.894    
                         arrival time                          31.963    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 E[56]
                            (input port clocked by CLK_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            E_data_reg[760]/D
                            (falling edge-triggered cell FDRE clocked by CLK_1  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             CLK_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_1 fall@30.000ns - CLK_1 fall@30.000ns)
  Data Path Delay:        5.399ns  (logic 0.956ns (17.708%)  route 4.443ns (82.292%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.050ns
  Clock Path Skew:        5.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.069ns = ( 35.069 - 30.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 30.000 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_1 fall edge)     30.000    30.000 f  
                         input delay                  0.050    30.050    
    R1                                                0.000    30.050 r  E[56] (IN)
                         net (fo=0)                   0.000    30.050    E[56]
    R1                   IBUF (Prop_ibuf_I_O)         0.856    30.906 r  E_IBUF[56]_inst/O
                         net (fo=7, routed)           4.443    35.349    E_IBUF[56]
    SLICE_X134Y65        LUT5 (Prop_lut5_I4_O)        0.100    35.449 r  E_data[760]_i_1/O
                         net (fo=2, routed)           0.000    35.449    E_data[760]_i_1_n_0
    SLICE_X134Y65        FDRE                                         r  E_data_reg[760]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_1 fall edge)     30.000    30.000 f  
    G20                                               0.000    30.000 f  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    G20                  IBUF (Prop_ibuf_I_O)         0.965    30.965 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.148    33.114    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.210 f  CLK_IBUF_BUFG_inst/O
                         net (fo=14448, routed)       1.859    35.069    CLK_IBUF_BUFG
    SLICE_X134Y65        FDRE                                         r  E_data_reg[760]/C  (IS_INVERTED)
                         clock pessimism              0.000    35.069    
                         clock uncertainty            0.035    35.104    
    SLICE_X134Y65        FDRE (Hold_fdre_C_D)         0.272    35.376    E_data_reg[760]
  -------------------------------------------------------------------
                         required time                        -35.376    
                         arrival time                          35.449    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_1
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         60.000      57.845     BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         60.000      59.000     SLICE_X18Y39    C_data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         60.000      59.000     SLICE_X46Y64    C_data_reg[1000]/C
Min Period        n/a     FDRE/C   n/a            1.000         60.000      59.000     SLICE_X46Y64    C_data_reg[1001]/C
Min Period        n/a     FDRE/C   n/a            1.000         60.000      59.000     SLICE_X47Y65    C_data_reg[1002]/C
Min Period        n/a     FDRE/C   n/a            1.000         60.000      59.000     SLICE_X47Y65    C_data_reg[1003]/C
Min Period        n/a     FDRE/C   n/a            1.000         60.000      59.000     SLICE_X47Y65    C_data_reg[1004]/C
Min Period        n/a     FDRE/C   n/a            1.000         60.000      59.000     SLICE_X47Y65    C_data_reg[1005]/C
Min Period        n/a     FDRE/C   n/a            1.000         60.000      59.000     SLICE_X48Y61    C_data_reg[1006]/C
Min Period        n/a     FDRE/C   n/a            1.000         60.000      59.000     SLICE_X48Y61    C_data_reg[1007]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         30.000      29.500     SLICE_X18Y39    C_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         30.000      29.500     SLICE_X18Y39    C_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         30.000      29.500     SLICE_X46Y64    C_data_reg[1000]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         30.000      29.500     SLICE_X46Y64    C_data_reg[1000]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         30.000      29.500     SLICE_X46Y64    C_data_reg[1001]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         30.000      29.500     SLICE_X46Y64    C_data_reg[1001]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         30.000      29.500     SLICE_X47Y65    C_data_reg[1002]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         30.000      29.500     SLICE_X47Y65    C_data_reg[1002]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         30.000      29.500     SLICE_X47Y65    C_data_reg[1003]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         30.000      29.500     SLICE_X47Y65    C_data_reg[1003]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         30.000      29.500     SLICE_X18Y39    C_data_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         30.000      29.500     SLICE_X18Y39    C_data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         30.000      29.500     SLICE_X46Y64    C_data_reg[1000]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         30.000      29.500     SLICE_X46Y64    C_data_reg[1000]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         30.000      29.500     SLICE_X46Y64    C_data_reg[1001]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         30.000      29.500     SLICE_X46Y64    C_data_reg[1001]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         30.000      29.500     SLICE_X47Y65    C_data_reg[1002]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         30.000      29.500     SLICE_X47Y65    C_data_reg[1002]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         30.000      29.500     SLICE_X47Y65    C_data_reg[1003]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         30.000      29.500     SLICE_X47Y65    C_data_reg[1003]/C



