Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab system_tb -debug typical 
Multi-threading is on. Using 18 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.clk_divider_default
Compiling module work.uart_receiver
Compiling module work.uart_transmitter
Compiling module work.uart
Compiling module work.fifo_rx_default
Compiling module work.fifo_tx_default
Compiling module work.pe
Compiling module work.pe_array(ARRAY_SIZE_WIDTH=3,NUM_...
Compiling module work.pe_controller(ARRAY_SIZE_WIDTH=3...
Compiling module work.quantizer
Compiling module work.quantizer_array(QUANTIZER_SIZE=6...
Compiling module work.leaky_relu
Compiling module work.leaky_relu_array(RELU_SIZE_WIDTH...
Compiling module work.unified_buffer(BUFFER_SIZE=512,A...
Compiling module work.top_default
Compiling module work.system_tb
Built simulation snapshot work.system_tb
