#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Oct 11 07:35:09 2020
# Process ID: 1867
# Current directory: /home/op/fpga/one
# Command line: vivado
# Log file: /home/op/fpga/one/vivado.log
# Journal file: /home/op/fpga/one/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/op/fpga/one/blink/blink.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7283.227 ; gain = 0.000 ; free physical = 10097 ; free virtual = 14716
Restored from archive | CPU: 0.010000 secs | Memory: 0.080620 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7283.227 ; gain = 0.000 ; free physical = 10097 ; free virtual = 14716
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7283.227 ; gain = 0.000 ; free physical = 10098 ; free virtual = 14717
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 7465.727 ; gain = 899.805 ; free physical = 9994 ; free virtual = 14616
create_bd_design "design_1"
Wrote  : </home/op/fpga/one/blink/blink.srcs/sources_1/bd/design_1/design_1.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:lte_ul_channel_decoder:4.0 lte_ul_channel_decod_0
WARNING: [IP_Flow 19-2162] IP 'design_1_lte_ul_channel_decod_0_0' is locked:
* IP 'design_1_lte_ul_channel_decod_0_0' requires one or more mandatory licenses but no valid licenses were found. However license checkpoints may prevent use of this IP in some tool flows.
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mii_to_rmii:2.0 mii_to_rmii_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:c_addsub:12.0 c_addsub_0
endgroup
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mii_to_rmii_0/rst_n'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mii_to_rmii_0/rst_n'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mii_to_rmii_0/rst_n'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mii_to_rmii_0/rst_n'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mii_to_rmii_0/rst_n'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mii_to_rmii_0/rst_n'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mii_to_rmii_0/rst_n'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mii_to_rmii_0/ref_clk'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mii_to_rmii_0/ref_clk'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mii_to_rmii_0/ref_clk'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mii_to_rmii_0/ref_clk'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mii_to_rmii_0/ref_clk'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mii_to_rmii_0/ref_clk'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /mii_to_rmii_0/ref_clk'
delete_bd_objs [get_bd_cells c_addsub_0]
delete_bd_objs [get_bd_cells mii_to_rmii_0]
