INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/edgar/OneDrive/Documents/GitHub/LMUL-Hardware-Acceleration-Fork/Vivado/Lmul_speed_test/Lmul_speed_test/lmul_bf16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lmul_bf16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/edgar/OneDrive/Documents/GitHub/LMUL-Hardware-Acceleration-Fork/Vivado/Lmul_speed_test/Lmul_speed_test/top_lmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_lmul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/edgar/OneDrive/Documents/GitHub/LMUL-Hardware-Acceleration-Fork/Vivado/Lmul_speed_test/Lmul_speed_test/Lmul_speed_test.srcs/sources_1/new/systolic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic
ERROR: [VRFC 10-4982] syntax error near 'logic' [C:/Users/edgar/OneDrive/Documents/GitHub/LMUL-Hardware-Acceleration-Fork/Vivado/Lmul_speed_test/Lmul_speed_test/Lmul_speed_test.srcs/sources_1/new/systolic.v:25]
ERROR: [VRFC 10-4982] syntax error near '}' [C:/Users/edgar/OneDrive/Documents/GitHub/LMUL-Hardware-Acceleration-Fork/Vivado/Lmul_speed_test/Lmul_speed_test/Lmul_speed_test.srcs/sources_1/new/systolic.v:30]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/Users/edgar/OneDrive/Documents/GitHub/LMUL-Hardware-Acceleration-Fork/Vivado/Lmul_speed_test/Lmul_speed_test/Lmul_speed_test.srcs/sources_1/new/systolic.v:165]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/Users/edgar/OneDrive/Documents/GitHub/LMUL-Hardware-Acceleration-Fork/Vivado/Lmul_speed_test/Lmul_speed_test/Lmul_speed_test.srcs/sources_1/new/systolic.v:171]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/Users/edgar/OneDrive/Documents/GitHub/LMUL-Hardware-Acceleration-Fork/Vivado/Lmul_speed_test/Lmul_speed_test/Lmul_speed_test.srcs/sources_1/new/systolic.v:170]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/Users/edgar/OneDrive/Documents/GitHub/LMUL-Hardware-Acceleration-Fork/Vivado/Lmul_speed_test/Lmul_speed_test/Lmul_speed_test.srcs/sources_1/new/systolic.v:181]
ERROR: [VRFC 10-2939] 'state_t' is an unknown type [C:/Users/edgar/OneDrive/Documents/GitHub/LMUL-Hardware-Acceleration-Fork/Vivado/Lmul_speed_test/Lmul_speed_test/Lmul_speed_test.srcs/sources_1/new/systolic.v:32]
ERROR: [VRFC 10-2989] 'IDLE' is not declared [C:/Users/edgar/OneDrive/Documents/GitHub/LMUL-Hardware-Acceleration-Fork/Vivado/Lmul_speed_test/Lmul_speed_test/Lmul_speed_test.srcs/sources_1/new/systolic.v:117]
ERROR: [VRFC 10-2989] 'IDLE' is not declared [C:/Users/edgar/OneDrive/Documents/GitHub/LMUL-Hardware-Acceleration-Fork/Vivado/Lmul_speed_test/Lmul_speed_test/Lmul_speed_test.srcs/sources_1/new/systolic.v:127]
ERROR: [VRFC 10-2989] 'IDLE' is not declared [C:/Users/edgar/OneDrive/Documents/GitHub/LMUL-Hardware-Acceleration-Fork/Vivado/Lmul_speed_test/Lmul_speed_test/Lmul_speed_test.srcs/sources_1/new/systolic.v:131]
ERROR: [VRFC 10-2989] 'IDLE' is not declared [C:/Users/edgar/OneDrive/Documents/GitHub/LMUL-Hardware-Acceleration-Fork/Vivado/Lmul_speed_test/Lmul_speed_test/Lmul_speed_test.srcs/sources_1/new/systolic.v:143]
ERROR: [VRFC 10-2989] 'IDLE' is not declared [C:/Users/edgar/OneDrive/Documents/GitHub/LMUL-Hardware-Acceleration-Fork/Vivado/Lmul_speed_test/Lmul_speed_test/Lmul_speed_test.srcs/sources_1/new/systolic.v:145]
ERROR: [VRFC 10-2989] 'IDLE' is not declared [C:/Users/edgar/OneDrive/Documents/GitHub/LMUL-Hardware-Acceleration-Fork/Vivado/Lmul_speed_test/Lmul_speed_test/Lmul_speed_test.srcs/sources_1/new/systolic.v:155]
ERROR: [VRFC 10-8530] module 'systolic' is ignored due to previous errors [C:/Users/edgar/OneDrive/Documents/GitHub/LMUL-Hardware-Acceleration-Fork/Vivado/Lmul_speed_test/Lmul_speed_test/Lmul_speed_test.srcs/sources_1/new/systolic.v:3]
