Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Expetiment8_1_DigitalOutput.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Expetiment8_1_DigitalOutput.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Expetiment8_1_DigitalOutput"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Expetiment8_1_DigitalOutput
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\ComputerOrganazationHomework\Homework8_1\ipcore_dir\Inst_Rom_8_1.v" into library work
Parsing module <Inst_Rom_8_1>.
Analyzing Verilog file "C:\ComputerOrganazationHomework\Homework8_1\translateInstructAndFunction.v" into library work
Parsing module <translateInstructAndFunction>.
Analyzing Verilog file "C:\ComputerOrganazationHomework\Homework8_1\Register_8_1jicunqiDui.v" into library work
Parsing module <Register_jicunqiDui>.
Analyzing Verilog file "C:\ComputerOrganazationHomework\Homework8_1\instruct_Register_8_1.v" into library work
Parsing module <Ins>.
Analyzing Verilog file "C:\ComputerOrganazationHomework\Homework8_1\ALU_8_1fromExperiment3.v" into library work
Parsing module <ALU_8_1fromExperiment3>.
Analyzing Verilog file "C:\ComputerOrganazationHomework\Homework8_1\Integration_8_1.v" into library work
Parsing module <Integration_8_1>.
Analyzing Verilog file "C:\ComputerOrganazationHomework\Homework8_1\Expetiment8_1_DigitalOutput.v" into library work
Parsing module <Expetiment8_1_DigitalOutput>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Expetiment8_1_DigitalOutput>.

Elaborating module <Integration_8_1>.

Elaborating module <Register_jicunqiDui>.

Elaborating module <ALU_8_1fromExperiment3>.

Elaborating module <Ins>.

Elaborating module <Inst_Rom_8_1>.
WARNING:HDLCompiler:1499 - "C:\ComputerOrganazationHomework\Homework8_1\ipcore_dir\Inst_Rom_8_1.v" Line 39: Empty module <Inst_Rom_8_1> remains a black box.

Elaborating module <translateInstructAndFunction>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Expetiment8_1_DigitalOutput>.
    Related source file is "C:\ComputerOrganazationHomework\Homework8_1\Expetiment8_1_DigitalOutput.v".
    Found 1-bit 5-to-1 multiplexer for signal <Choose_light[2]_Digital_light[1]_Mux_13_o> created at line 33.
    Found 1-bit 5-to-1 multiplexer for signal <Choose_light[2]_Digital_light[0]_Mux_15_o> created at line 33.
    Found 1-bit 4-to-1 multiplexer for signal <Choose_light[2]_Digital_light[7]_Mux_1_o> created at line 33.
    Found 1-bit 4-to-1 multiplexer for signal <Choose_light[2]_Digital_light[6]_Mux_3_o> created at line 33.
    Found 1-bit 4-to-1 multiplexer for signal <Choose_light[2]_Digital_light[5]_Mux_5_o> created at line 33.
    Found 1-bit 4-to-1 multiplexer for signal <Choose_light[2]_Digital_light[4]_Mux_7_o> created at line 33.
    Found 1-bit 4-to-1 multiplexer for signal <Choose_light[2]_Digital_light[3]_Mux_9_o> created at line 33.
    Found 1-bit 4-to-1 multiplexer for signal <Choose_light[2]_Digital_light[2]_Mux_11_o> created at line 33.
WARNING:Xst:737 - Found 1-bit latch for signal <Digital_light<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Digital_light<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Digital_light<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Digital_light<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Digital_light<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Digital_light<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Digital_light<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Digital_light<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   8 Latch(s).
	inferred   8 Multiplexer(s).
Unit <Expetiment8_1_DigitalOutput> synthesized.

Synthesizing Unit <Integration_8_1>.
    Related source file is "C:\ComputerOrganazationHomework\Homework8_1\Integration_8_1.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Integration_8_1> synthesized.

Synthesizing Unit <Register_jicunqiDui>.
    Related source file is "C:\ComputerOrganazationHomework\Homework8_1\Register_8_1jicunqiDui.v".
    Found 1024-bit register for signal <n0047[1023:0]>.
    Found 32-bit 32-to-1 multiplexer for signal <R_Data_A> created at line 36.
    Found 32-bit 32-to-1 multiplexer for signal <R_Data_B> created at line 36.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
Unit <Register_jicunqiDui> synthesized.

Synthesizing Unit <ALU_8_1fromExperiment3>.
    Related source file is "C:\ComputerOrganazationHomework\Homework8_1\ALU_8_1fromExperiment3.v".
    Found 33-bit subtractor for signal <GND_12_o_GND_12_o_sub_7_OUT> created at line 43.
    Found 33-bit adder for signal <n0027> created at line 39.
    Found 32-bit shifter logical left for signal <B[31]_A[31]_shift_left_9_OUT> created at line 56
    Found 32-bit 8-to-1 multiplexer for signal <FOUT> created at line 32.
    Found 32-bit comparator greater for signal <A[31]_B[31]_LessThan_8_o> created at line 47
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <ALU_8_1fromExperiment3> synthesized.

Synthesizing Unit <Ins>.
    Related source file is "C:\ComputerOrganazationHomework\Homework8_1\instruct_Register_8_1.v".
    Found 32-bit register for signal <PC>.
    Found 32-bit adder for signal <PC_NEW> created at line 31.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <Ins> synthesized.

Synthesizing Unit <translateInstructAndFunction>.
    Related source file is "C:\ComputerOrganazationHomework\Homework8_1\translateInstructAndFunction.v".
WARNING:Xst:737 - Found 1-bit latch for signal <ALU_OP<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALU_OP<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALU_OP<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   3 Latch(s).
Unit <translateInstructAndFunction> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 1
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
# Registers                                            : 2
 1024-bit register                                     : 1
 32-bit register                                       : 1
# Latches                                              : 11
 1-bit latch                                           : 11
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 48
 1-bit 2-to-1 multiplexer                              : 4
 1-bit 4-to-1 multiplexer                              : 6
 1-bit 5-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 33
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 8-to-1 multiplexer                             : 1
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1
# Xors                                                 : 2
 1-bit xor4                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/Inst_Rom_8_1.ngc>.
Loading core <Inst_Rom_8_1> for timing and area information for instance <My_inst_rom_8_1>.

Synthesizing (advanced) Unit <Ins>.
The following registers are absorbed into accumulator <PC>: 1 register on signal <PC>.
Unit <Ins> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
# Accumulators                                         : 1
 32-bit up accumulator                                 : 1
# Registers                                            : 1024
 Flip-Flops                                            : 1024
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 47
 1-bit 2-to-1 multiplexer                              : 3
 1-bit 4-to-1 multiplexer                              : 6
 1-bit 5-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 33
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 8-to-1 multiplexer                             : 1
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1
# Xors                                                 : 2
 1-bit xor4                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <Ins1/PC_0> of sequential type is unconnected in block <Integration_8_1>.
WARNING:Xst:2677 - Node <Ins1/PC_1> of sequential type is unconnected in block <Integration_8_1>.
WARNING:Xst:2677 - Node <Ins1/PC_8> of sequential type is unconnected in block <Integration_8_1>.
WARNING:Xst:2677 - Node <Ins1/PC_9> of sequential type is unconnected in block <Integration_8_1>.
WARNING:Xst:2677 - Node <Ins1/PC_10> of sequential type is unconnected in block <Integration_8_1>.
WARNING:Xst:2677 - Node <Ins1/PC_11> of sequential type is unconnected in block <Integration_8_1>.
WARNING:Xst:2677 - Node <Ins1/PC_12> of sequential type is unconnected in block <Integration_8_1>.
WARNING:Xst:2677 - Node <Ins1/PC_13> of sequential type is unconnected in block <Integration_8_1>.
WARNING:Xst:2677 - Node <Ins1/PC_14> of sequential type is unconnected in block <Integration_8_1>.
WARNING:Xst:2677 - Node <Ins1/PC_15> of sequential type is unconnected in block <Integration_8_1>.
WARNING:Xst:2677 - Node <Ins1/PC_16> of sequential type is unconnected in block <Integration_8_1>.
WARNING:Xst:2677 - Node <Ins1/PC_17> of sequential type is unconnected in block <Integration_8_1>.
WARNING:Xst:2677 - Node <Ins1/PC_18> of sequential type is unconnected in block <Integration_8_1>.
WARNING:Xst:2677 - Node <Ins1/PC_19> of sequential type is unconnected in block <Integration_8_1>.
WARNING:Xst:2677 - Node <Ins1/PC_20> of sequential type is unconnected in block <Integration_8_1>.
WARNING:Xst:2677 - Node <Ins1/PC_21> of sequential type is unconnected in block <Integration_8_1>.
WARNING:Xst:2677 - Node <Ins1/PC_22> of sequential type is unconnected in block <Integration_8_1>.
WARNING:Xst:2677 - Node <Ins1/PC_23> of sequential type is unconnected in block <Integration_8_1>.
WARNING:Xst:2677 - Node <Ins1/PC_24> of sequential type is unconnected in block <Integration_8_1>.
WARNING:Xst:2677 - Node <Ins1/PC_25> of sequential type is unconnected in block <Integration_8_1>.
WARNING:Xst:2677 - Node <Ins1/PC_26> of sequential type is unconnected in block <Integration_8_1>.
WARNING:Xst:2677 - Node <Ins1/PC_27> of sequential type is unconnected in block <Integration_8_1>.
WARNING:Xst:2677 - Node <Ins1/PC_28> of sequential type is unconnected in block <Integration_8_1>.
WARNING:Xst:2677 - Node <Ins1/PC_29> of sequential type is unconnected in block <Integration_8_1>.
WARNING:Xst:2677 - Node <Ins1/PC_30> of sequential type is unconnected in block <Integration_8_1>.
WARNING:Xst:2677 - Node <Ins1/PC_31> of sequential type is unconnected in block <Integration_8_1>.

Optimizing unit <Expetiment8_1_DigitalOutput> ...

Optimizing unit <Integration_8_1> ...

Optimizing unit <Register_jicunqiDui> ...

Optimizing unit <ALU_8_1fromExperiment3> ...

Optimizing unit <translateInstructAndFunction> ...
WARNING:Xst:1710 - FF/Latch <UpInt/regfile1/REG_Files_31_992> (without init value) has a constant value of 0 in block <Expetiment8_1_DigitalOutput>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UpInt/regfile1/REG_Files_31_993> (without init value) has a constant value of 0 in block <Expetiment8_1_DigitalOutput>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UpInt/regfile1/REG_Files_31_994> (without init value) has a constant value of 0 in block <Expetiment8_1_DigitalOutput>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UpInt/regfile1/REG_Files_31_995> (without init value) has a constant value of 0 in block <Expetiment8_1_DigitalOutput>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UpInt/regfile1/REG_Files_31_996> (without init value) has a constant value of 0 in block <Expetiment8_1_DigitalOutput>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UpInt/regfile1/REG_Files_31_997> (without init value) has a constant value of 0 in block <Expetiment8_1_DigitalOutput>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UpInt/regfile1/REG_Files_31_998> (without init value) has a constant value of 0 in block <Expetiment8_1_DigitalOutput>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UpInt/regfile1/REG_Files_31_999> (without init value) has a constant value of 0 in block <Expetiment8_1_DigitalOutput>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UpInt/regfile1/REG_Files_31_1000> (without init value) has a constant value of 0 in block <Expetiment8_1_DigitalOutput>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UpInt/regfile1/REG_Files_31_1001> (without init value) has a constant value of 0 in block <Expetiment8_1_DigitalOutput>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UpInt/regfile1/REG_Files_31_1002> (without init value) has a constant value of 0 in block <Expetiment8_1_DigitalOutput>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UpInt/regfile1/REG_Files_31_1003> (without init value) has a constant value of 0 in block <Expetiment8_1_DigitalOutput>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UpInt/regfile1/REG_Files_31_1004> (without init value) has a constant value of 0 in block <Expetiment8_1_DigitalOutput>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UpInt/regfile1/REG_Files_31_1005> (without init value) has a constant value of 0 in block <Expetiment8_1_DigitalOutput>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UpInt/regfile1/REG_Files_31_1006> (without init value) has a constant value of 0 in block <Expetiment8_1_DigitalOutput>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UpInt/regfile1/REG_Files_31_1007> (without init value) has a constant value of 0 in block <Expetiment8_1_DigitalOutput>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UpInt/regfile1/REG_Files_31_1008> (without init value) has a constant value of 0 in block <Expetiment8_1_DigitalOutput>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UpInt/regfile1/REG_Files_31_1009> (without init value) has a constant value of 0 in block <Expetiment8_1_DigitalOutput>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UpInt/regfile1/REG_Files_31_1010> (without init value) has a constant value of 0 in block <Expetiment8_1_DigitalOutput>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UpInt/regfile1/REG_Files_31_1011> (without init value) has a constant value of 0 in block <Expetiment8_1_DigitalOutput>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UpInt/regfile1/REG_Files_31_1012> (without init value) has a constant value of 0 in block <Expetiment8_1_DigitalOutput>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UpInt/regfile1/REG_Files_31_1013> (without init value) has a constant value of 0 in block <Expetiment8_1_DigitalOutput>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UpInt/regfile1/REG_Files_31_1014> (without init value) has a constant value of 0 in block <Expetiment8_1_DigitalOutput>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UpInt/regfile1/REG_Files_31_1015> (without init value) has a constant value of 0 in block <Expetiment8_1_DigitalOutput>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UpInt/regfile1/REG_Files_31_1016> (without init value) has a constant value of 0 in block <Expetiment8_1_DigitalOutput>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UpInt/regfile1/REG_Files_31_1017> (without init value) has a constant value of 0 in block <Expetiment8_1_DigitalOutput>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UpInt/regfile1/REG_Files_31_1018> (without init value) has a constant value of 0 in block <Expetiment8_1_DigitalOutput>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UpInt/regfile1/REG_Files_31_1019> (without init value) has a constant value of 0 in block <Expetiment8_1_DigitalOutput>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UpInt/regfile1/REG_Files_31_1020> (without init value) has a constant value of 0 in block <Expetiment8_1_DigitalOutput>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UpInt/regfile1/REG_Files_31_1021> (without init value) has a constant value of 0 in block <Expetiment8_1_DigitalOutput>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UpInt/regfile1/REG_Files_31_1022> (without init value) has a constant value of 0 in block <Expetiment8_1_DigitalOutput>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UpInt/regfile1/REG_Files_31_1023> (without init value) has a constant value of 0 in block <Expetiment8_1_DigitalOutput>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Expetiment8_1_DigitalOutput, actual ratio is 29.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 998
 Flip-Flops                                            : 998

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Expetiment8_1_DigitalOutput.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2256
#      GND                         : 2
#      INV                         : 3
#      LUT1                        : 4
#      LUT2                        : 65
#      LUT3                        : 723
#      LUT4                        : 48
#      LUT5                        : 114
#      LUT6                        : 1047
#      MUXCY                       : 87
#      MUXF7                       : 90
#      VCC                         : 2
#      XORCY                       : 71
# FlipFlops/Latches                : 1009
#      FDC                         : 6
#      FDCE_1                      : 992
#      LD                          : 8
#      LDE                         : 3
# RAMS                             : 1
#      RAMB8BWER                   : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 4
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1001  out of  18224     5%  
 Number of Slice LUTs:                 2004  out of   9112    21%  
    Number used as Logic:              2004  out of   9112    21%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2005
   Number with an unused Flip Flop:    1004  out of   2005    50%  
   Number with an unused LUT:             1  out of   2005     0%  
   Number of fully used LUT-FF pairs:  1000  out of   2005    49%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    232     5%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------+----------------------------------------------+-------+
Clock Signal                                                | Clock buffer(FF name)                        | Load  |
------------------------------------------------------------+----------------------------------------------+-------+
_n0029<1>(_n0029<0>1:O)                                     | NONE(*)(Digital_light_1)                     | 2     |
Choose_light<2>                                             | IBUF+BUFG                                    | 6     |
Up_clk                                                      | BUFGP                                        | 999   |
UpInt/Write_Reg(UpInt/My_Instruct_translate/Write_Reg<5>1:O)| NONE(*)(UpInt/My_Instruct_translate/ALU_OP_0)| 3     |
------------------------------------------------------------+----------------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 22.691ns (Maximum Frequency: 44.070MHz)
   Minimum input arrival time before clock: 3.858ns
   Maximum output required time after clock: 3.648ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Up_clk'
  Clock period: 22.691ns (frequency: 44.070MHz)
  Total number of paths / destination ports: 8952213 / 2002
-------------------------------------------------------------------------
Delay:               11.345ns (Levels of Logic = 9)
  Source:            UpInt/Ins1/My_inst_rom_8_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:       UpInt/regfile1/REG_Files_31_987 (FF)
  Source Clock:      Up_clk rising
  Destination Clock: Up_clk falling

  Data Path: UpInt/Ins1/My_inst_rom_8_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to UpInt/regfile1/REG_Files_31_987
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKBRDCLK->DOBDO5  256   1.850   2.171  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (douta<21>)
     end scope: 'UpInt/Ins1/My_inst_rom_8_1:douta<21>'
     LUT6:I4->O            1   0.203   0.827  UpInt/regfile1/Mmux_R_Data_A_834 (UpInt/regfile1/Mmux_R_Data_A_834)
     LUT6:I2->O            1   0.203   0.000  UpInt/regfile1/Mmux_R_Data_A_311 (UpInt/regfile1/Mmux_R_Data_A_311)
     MUXF7:I1->O          51   0.140   1.659  UpInt/regfile1/Mmux_R_Data_A_2_f7_10 (UpInt/A<1>)
     LUT4:I2->O            5   0.203   0.943  UpInt/ALU1/Sh12 (UpInt/ALU1/Sh1)
     LUT5:I2->O            1   0.205   0.580  UpInt/ALU1/Sh411 (UpInt/ALU1/Sh41)
     LUT5:I4->O            2   0.205   0.617  UpInt/ALU1/Mmux_FOUT173 (UpInt/ALU1/Mmux_FOUT172)
     LUT6:I5->O           17   0.205   1.028  UpInt/ALU1/Mmux_FOUT174 (Up_Fout<25>)
     LUT3:I2->O            1   0.205   0.000  UpInt/regfile1/Mmux_REG_Files[1][31]_W_Data[31]_mux_34_OUT181 (UpInt/regfile1/REG_Files[1][31]_W_Data[31]_mux_34_OUT<25>)
     FDCE_1:D                  0.102          UpInt/regfile1/REG_Files_31_985
    ----------------------------------------
    Total                     11.345ns (3.521ns logic, 7.824ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock '_n0029<1>'
  Total number of paths / destination ports: 6 / 2
-------------------------------------------------------------------------
Offset:              3.669ns (Levels of Logic = 3)
  Source:            Choose_light<0> (PAD)
  Destination:       Digital_light_0 (LATCH)
  Destination Clock: _n0029<1> falling

  Data Path: Choose_light<0> to Digital_light_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.222   1.194  Choose_light_0_IBUF (Choose_light_0_IBUF)
     LUT6:I0->O            1   0.203   0.808  Mmux_Choose_light[2]_Digital_light[0]_Mux_15_o17 (Mmux_Choose_light[2]_Digital_light[0]_Mux_15_o16)
     LUT4:I1->O            1   0.205   0.000  Mmux_Choose_light[2]_Digital_light[0]_Mux_15_o18 (Choose_light[2]_Digital_light[0]_Mux_15_o)
     LD:D                      0.037          Digital_light_0
    ----------------------------------------
    Total                      3.669ns (1.667ns logic, 2.002ns route)
                                       (45.4% logic, 54.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Choose_light<2>'
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Offset:              2.656ns (Levels of Logic = 2)
  Source:            Choose_light<0> (PAD)
  Destination:       Digital_light_7 (LATCH)
  Destination Clock: Choose_light<2> rising

  Data Path: Choose_light<0> to Digital_light_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.222   1.194  Choose_light_0_IBUF (Choose_light_0_IBUF)
     LUT6:I0->O            1   0.203   0.000  Mmux_Choose_light[2]_Digital_light[2]_Mux_11_o11 (Choose_light[2]_Digital_light[2]_Mux_11_o)
     LD:D                      0.037          Digital_light_2
    ----------------------------------------
    Total                      2.656ns (1.462ns logic, 1.194ns route)
                                       (55.1% logic, 44.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Up_clk'
  Total number of paths / destination ports: 998 / 998
-------------------------------------------------------------------------
Offset:              3.858ns (Levels of Logic = 1)
  Source:            Up_reset (PAD)
  Destination:       UpInt/Ins1/PC_7 (FF)
  Destination Clock: Up_clk falling

  Data Path: Up_reset to UpInt/Ins1/PC_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           998   1.222   2.206  Up_reset_IBUF (Up_reset_IBUF)
     FDC:CLR                   0.430          UpInt/Ins1/PC_2
    ----------------------------------------
    Total                      3.858ns (1.652ns logic, 2.206ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Choose_light<2>'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            Digital_light_7 (LATCH)
  Destination:       Digital_light<7> (PAD)
  Source Clock:      Choose_light<2> rising

  Data Path: Digital_light_7 to Digital_light<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  Digital_light_7 (Digital_light_7)
     OBUF:I->O                 2.571          Digital_light_7_OBUF (Digital_light<7>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_n0029<1>'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            Digital_light_1 (LATCH)
  Destination:       Digital_light<1> (PAD)
  Source Clock:      _n0029<1> falling

  Data Path: Digital_light_1 to Digital_light<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  Digital_light_1 (Digital_light_1)
     OBUF:I->O                 2.571          Digital_light_1_OBUF (Digital_light<1>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Choose_light<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
UpInt/Write_Reg|         |    7.551|         |         |
Up_clk         |   11.990|    9.431|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock UpInt/Write_Reg
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Up_clk         |         |         |    3.873|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Up_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
UpInt/Write_Reg|         |         |    7.514|         |
Up_clk         |         |    1.447|   11.345|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock _n0029<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
UpInt/Write_Reg|         |         |   11.144|         |
Up_clk         |         |         |   17.128|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 18.08 secs
 
--> 

Total memory usage is 240176 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   70 (   0 filtered)
Number of infos    :    1 (   0 filtered)

