<profile>

<section name = "Vitis HLS Report for 'upsamp4'" level="0">
<item name = "Date">Tue Feb 27 15:10:52 2024
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">decode_11</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.075 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">516, 516, 5.160 us, 5.160 us, 516, 516, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- UHeight_UWidth">514, 514, 11, 8, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 126, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">2, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 335, -</column>
<column name="Register">-, -, 242, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="upsam_buf4_V_U">upsamp4_upsam_buf4_V_Rbkb, 2, 0, 0, 0, 32, 32, 1, 1024</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln108_3_fu_303_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln108_fu_277_p2">+, 0, 0, 14, 7, 1</column>
<column name="cona_col_3_fu_351_p2">+, 0, 0, 12, 4, 1</column>
<column name="grp_fu_228_p2">+, 0, 0, 12, 5, 5</column>
<column name="ap_block_pp0_stage4_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage6_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage7_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage1_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage2_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_469">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op106_write_state6">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op112_write_state6">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln108_fu_271_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="icmp_ln109_fu_289_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage1_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage3_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage4_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage5_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_pp0_stage6_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8_pp0_stage7_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state9_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="empty_46_fu_345_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln108_3_fu_309_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln108_fu_295_p3">select, 0, 0, 4, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="grp_fu_223_p2">xor, 0, 0, 4, 3, 4</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">49, 9, 1, 9</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_cona_col_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_cona_row_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 7, 14</column>
<column name="cona_col_fu_70">9, 2, 4, 8</column>
<column name="cona_row_fu_74">9, 2, 4, 8</column>
<column name="conv4_out10_blk_n">9, 2, 1, 2</column>
<column name="grp_fu_223_p0">14, 3, 3, 9</column>
<column name="grp_fu_228_p0">14, 3, 5, 15</column>
<column name="indvar_flatten_fu_78">9, 2, 7, 14</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="upsam_buf4_V_address0">49, 9, 5, 45</column>
<column name="upsam_buf4_V_address1">49, 9, 5, 45</column>
<column name="upsamp4_out11_blk_n">9, 2, 1, 2</column>
<column name="upsamp4_out11_din">43, 8, 32, 256</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="cona_col_fu_70">4, 0, 4, 0</column>
<column name="cona_row_fu_74">4, 0, 4, 0</column>
<column name="div15_i_udiv_cast1_reg_599">3, 0, 5, 2</column>
<column name="div15_i_udiv_cast_cast_reg_554">2, 0, 2, 0</column>
<column name="div15_i_udiv_reg_542">3, 0, 3, 0</column>
<column name="div15_i_udiv_reg_542_pp0_iter1_reg">3, 0, 3, 0</column>
<column name="empty_46_reg_560">1, 0, 1, 0</column>
<column name="empty_46_reg_560_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln108_reg_538">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_78">7, 0, 7, 0</column>
<column name="reg_233">32, 0, 32, 0</column>
<column name="reg_238">32, 0, 32, 0</column>
<column name="reg_243">32, 0, 32, 0</column>
<column name="reg_248">32, 0, 32, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="upsam_buf_V_load_26_reg_609">32, 0, 32, 0</column>
<column name="upsam_buf_V_load_28_reg_624">32, 0, 32, 0</column>
<column name="xor_ln114_reg_604">3, 0, 3, 0</column>
<column name="zext_ln114_24_cast_reg_584">3, 0, 4, 1</column>
<column name="zext_ln116_24_cast_reg_574">3, 0, 4, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, upsamp4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, upsamp4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, upsamp4, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, upsamp4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, upsamp4, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, upsamp4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, upsamp4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, upsamp4, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, upsamp4, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, upsamp4, return value</column>
<column name="conv4_out10_dout">in, 32, ap_fifo, conv4_out10, pointer</column>
<column name="conv4_out10_num_data_valid">in, 2, ap_fifo, conv4_out10, pointer</column>
<column name="conv4_out10_fifo_cap">in, 2, ap_fifo, conv4_out10, pointer</column>
<column name="conv4_out10_empty_n">in, 1, ap_fifo, conv4_out10, pointer</column>
<column name="conv4_out10_read">out, 1, ap_fifo, conv4_out10, pointer</column>
<column name="upsamp4_out11_din">out, 32, ap_fifo, upsamp4_out11, pointer</column>
<column name="upsamp4_out11_num_data_valid">in, 2, ap_fifo, upsamp4_out11, pointer</column>
<column name="upsamp4_out11_fifo_cap">in, 2, ap_fifo, upsamp4_out11, pointer</column>
<column name="upsamp4_out11_full_n">in, 1, ap_fifo, upsamp4_out11, pointer</column>
<column name="upsamp4_out11_write">out, 1, ap_fifo, upsamp4_out11, pointer</column>
</table>
</item>
</section>
</profile>
