Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/current/bin/unwrapped/lnx64.o/xelab -wto dbd10fecf0de4dce99bcb9cd80cc23cf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot assembly_testbench_behav xil_defaultlib.assembly_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/mem_control.v:41]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/mem_control.v:46]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/mem_control.v:51]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/mem_control.v:56]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/mem_control.v:70]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/mem_control.v:75]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/mem_control.v:80]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/mem_control.v:85]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/mem_read_decoder.v:38]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/mem_read_decoder.v:39]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/mem_read_decoder.v:40]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/mem_read_decoder.v:41]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/mem_read_decoder.v:42]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/mem_read_decoder.v:48]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/mem_read_decoder.v:49]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/mem_read_decoder.v:50]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/mem_read_decoder.v:51]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
