##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for RS232_Debug_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. RS232_Debug_IntClock:R)
		5.2::Critical Path Report for (RS232_Debug_IntClock:R vs. RS232_Debug_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: CyBUS_CLK             | Frequency: 61.75 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                 | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                 | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK          | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT             | N/A                   | Target: 24.00 MHz  | 
Clock: RS232_Debug_IntClock  | Frequency: 58.52 MHz  | Target: 0.46 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock          Capture Clock         Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------  --------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK             RS232_Debug_IntClock  41666.7          25473       N/A              N/A         N/A              N/A         N/A              N/A         
RS232_Debug_IntClock  RS232_Debug_IntClock  2.16667e+006     2149578     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name        Clock to Out  Clock Name:Phase        
---------------  ------------  ----------------------  
Tx_Debug(0)_PAD  30948         RS232_Debug_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 61.75 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Debug(0)/fb
Path End       : \RS232_Debug:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \RS232_Debug:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25473p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. RS232_Debug_IntClock:R#2)   41667
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12724
-------------------------------------   ----- 
End-of-path arrival time (ps)           12724
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Debug(0)/in_clock                                        iocell2             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Debug(0)/fb                                 iocell2         1250   1250  25473  RISE       1
\RS232_Debug:BUART:rx_postpoll\/main_1         macrocell6      5274   6524  25473  RISE       1
\RS232_Debug:BUART:rx_postpoll\/q              macrocell6      3350   9874  25473  RISE       1
\RS232_Debug:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2850  12724  25473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for RS232_Debug_IntClock
**************************************************
Clock: RS232_Debug_IntClock
Frequency: 58.52 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:tx_state_0\/q
Path End       : \RS232_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \RS232_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2149578p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -6190
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10898
-------------------------------------   ----- 
End-of-path arrival time (ps)           10898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:tx_state_0\/q                      macrocell11     1250   1250  2149578  RISE       1
\RS232_Debug:BUART:counter_load_not\/main_1           macrocell2      4062   5312  2149578  RISE       1
\RS232_Debug:BUART:counter_load_not\/q                macrocell2      3350   8662  2149578  RISE       1
\RS232_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2236  10898  2149578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. RS232_Debug_IntClock:R)
**********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Debug(0)/fb
Path End       : \RS232_Debug:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \RS232_Debug:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25473p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. RS232_Debug_IntClock:R#2)   41667
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12724
-------------------------------------   ----- 
End-of-path arrival time (ps)           12724
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Debug(0)/in_clock                                        iocell2             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Debug(0)/fb                                 iocell2         1250   1250  25473  RISE       1
\RS232_Debug:BUART:rx_postpoll\/main_1         macrocell6      5274   6524  25473  RISE       1
\RS232_Debug:BUART:rx_postpoll\/q              macrocell6      3350   9874  25473  RISE       1
\RS232_Debug:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2850  12724  25473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (RS232_Debug_IntClock:R vs. RS232_Debug_IntClock:R)
*********************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:tx_state_0\/q
Path End       : \RS232_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \RS232_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2149578p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -6190
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10898
-------------------------------------   ----- 
End-of-path arrival time (ps)           10898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:tx_state_0\/q                      macrocell11     1250   1250  2149578  RISE       1
\RS232_Debug:BUART:counter_load_not\/main_1           macrocell2      4062   5312  2149578  RISE       1
\RS232_Debug:BUART:counter_load_not\/q                macrocell2      3350   8662  2149578  RISE       1
\RS232_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2236  10898  2149578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Debug(0)/fb
Path End       : \RS232_Debug:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \RS232_Debug:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25473p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. RS232_Debug_IntClock:R#2)   41667
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12724
-------------------------------------   ----- 
End-of-path arrival time (ps)           12724
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Debug(0)/in_clock                                        iocell2             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Debug(0)/fb                                 iocell2         1250   1250  25473  RISE       1
\RS232_Debug:BUART:rx_postpoll\/main_1         macrocell6      5274   6524  25473  RISE       1
\RS232_Debug:BUART:rx_postpoll\/q              macrocell6      3350   9874  25473  RISE       1
\RS232_Debug:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2850  12724  25473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Debug(0)/fb
Path End       : \RS232_Debug:BUART:rx_state_2\/main_8
Capture Clock  : \RS232_Debug:BUART:rx_state_2\/clock_0
Path slack     : 30717p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. RS232_Debug_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7440
-------------------------------------   ---- 
End-of-path arrival time (ps)           7440
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Debug(0)/in_clock                                        iocell2             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Debug(0)/fb                         iocell2       1250   1250  25473  RISE       1
\RS232_Debug:BUART:rx_state_2\/main_8  macrocell18   6190   7440  30717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Debug(0)/fb
Path End       : \RS232_Debug:BUART:rx_status_3\/main_6
Capture Clock  : \RS232_Debug:BUART:rx_status_3\/clock_0
Path slack     : 30717p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. RS232_Debug_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7440
-------------------------------------   ---- 
End-of-path arrival time (ps)           7440
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Debug(0)/in_clock                                        iocell2             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Debug(0)/fb                          iocell2       1250   1250  25473  RISE       1
\RS232_Debug:BUART:rx_status_3\/main_6  macrocell23   6190   7440  30717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_status_3\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Debug(0)/fb
Path End       : \RS232_Debug:BUART:pollcount_1\/main_3
Capture Clock  : \RS232_Debug:BUART:pollcount_1\/clock_0
Path slack     : 30733p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. RS232_Debug_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7423
-------------------------------------   ---- 
End-of-path arrival time (ps)           7423
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Debug(0)/in_clock                                        iocell2             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Debug(0)/fb                          iocell2       1250   1250  25473  RISE       1
\RS232_Debug:BUART:pollcount_1\/main_3  macrocell21   6173   7423  30733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:pollcount_1\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Debug(0)/fb
Path End       : \RS232_Debug:BUART:rx_state_0\/main_9
Capture Clock  : \RS232_Debug:BUART:rx_state_0\/clock_0
Path slack     : 30891p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. RS232_Debug_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7265
-------------------------------------   ---- 
End-of-path arrival time (ps)           7265
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Debug(0)/in_clock                                        iocell2             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Debug(0)/fb                         iocell2       1250   1250  25473  RISE       1
\RS232_Debug:BUART:rx_state_0\/main_9  macrocell15   6015   7265  30891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Debug(0)/fb
Path End       : \RS232_Debug:BUART:pollcount_0\/main_2
Capture Clock  : \RS232_Debug:BUART:pollcount_0\/clock_0
Path slack     : 31633p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. RS232_Debug_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6524
-------------------------------------   ---- 
End-of-path arrival time (ps)           6524
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Debug(0)/in_clock                                        iocell2             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Debug(0)/fb                          iocell2       1250   1250  25473  RISE       1
\RS232_Debug:BUART:pollcount_0\/main_2  macrocell22   5274   6524  31633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:pollcount_0\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Debug(0)/fb
Path End       : \RS232_Debug:BUART:rx_last\/main_0
Capture Clock  : \RS232_Debug:BUART:rx_last\/clock_0
Path slack     : 31633p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#52 vs. RS232_Debug_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6524
-------------------------------------   ---- 
End-of-path arrival time (ps)           6524
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Debug(0)/in_clock                                        iocell2             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Debug(0)/fb                      iocell2       1250   1250  25473  RISE       1
\RS232_Debug:BUART:rx_last\/main_0  macrocell24   5274   6524  31633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_last\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:tx_state_0\/q
Path End       : \RS232_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \RS232_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2149578p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -6190
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10898
-------------------------------------   ----- 
End-of-path arrival time (ps)           10898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:tx_state_0\/q                      macrocell11     1250   1250  2149578  RISE       1
\RS232_Debug:BUART:counter_load_not\/main_1           macrocell2      4062   5312  2149578  RISE       1
\RS232_Debug:BUART:counter_load_not\/q                macrocell2      3350   8662  2149578  RISE       1
\RS232_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2236  10898  2149578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \RS232_Debug:BUART:sTX:TxSts\/status_0
Capture Clock  : \RS232_Debug:BUART:sTX:TxSts\/clock
Path slack     : 2150338p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15828
-------------------------------------   ----- 
End-of-path arrival time (ps)           15828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2150338  RISE       1
\RS232_Debug:BUART:tx_status_0\/main_3                 macrocell3      3481   7061  2150338  RISE       1
\RS232_Debug:BUART:tx_status_0\/q                      macrocell3      3350  10411  2150338  RISE       1
\RS232_Debug:BUART:sTX:TxSts\/status_0                 statusicell1    5417  15828  2150338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sTX:TxSts\/clock                        statusicell1        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \RS232_Debug:BUART:sRX:RxSts\/status_4
Capture Clock  : \RS232_Debug:BUART:sRX:RxSts\/clock
Path slack     : 2150944p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15222
-------------------------------------   ----- 
End-of-path arrival time (ps)           15222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  2150944  RISE       1
\RS232_Debug:BUART:rx_status_4\/main_1                 macrocell7      2880   6460  2150944  RISE       1
\RS232_Debug:BUART:rx_status_4\/q                      macrocell7      3350   9810  2150944  RISE       1
\RS232_Debug:BUART:sRX:RxSts\/status_4                 statusicell2    5413  15222  2150944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:tx_ctrl_mark_last\/q
Path End       : \RS232_Debug:BUART:sRX:RxBitCounter\/load
Capture Clock  : \RS232_Debug:BUART:sRX:RxBitCounter\/clock
Path slack     : 2151495p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -5360
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2161307

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9812
-------------------------------------   ---- 
End-of-path arrival time (ps)           9812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_ctrl_mark_last\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:tx_ctrl_mark_last\/q     macrocell14   1250   1250  2151495  RISE       1
\RS232_Debug:BUART:rx_counter_load\/main_0  macrocell5    2900   4150  2151495  RISE       1
\RS232_Debug:BUART:rx_counter_load\/q       macrocell5    3350   7500  2151495  RISE       1
\RS232_Debug:BUART:sRX:RxBitCounter\/load   count7cell    2312   9812  2151495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:pollcount_0\/q
Path End       : \RS232_Debug:BUART:rx_status_3\/main_7
Capture Clock  : \RS232_Debug:BUART:rx_status_3\/clock_0
Path slack     : 2153098p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10058
-------------------------------------   ----- 
End-of-path arrival time (ps)           10058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:pollcount_0\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:pollcount_0\/q       macrocell22   1250   1250  2150966  RISE       1
\RS232_Debug:BUART:rx_status_3\/main_7  macrocell23   8808  10058  2153098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_status_3\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:pollcount_0\/q
Path End       : \RS232_Debug:BUART:rx_state_0\/main_10
Capture Clock  : \RS232_Debug:BUART:rx_state_0\/clock_0
Path slack     : 2153112p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10045
-------------------------------------   ----- 
End-of-path arrival time (ps)           10045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:pollcount_0\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:pollcount_0\/q       macrocell22   1250   1250  2150966  RISE       1
\RS232_Debug:BUART:rx_state_0\/main_10  macrocell15   8795  10045  2153112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:tx_state_0\/q
Path End       : \RS232_Debug:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \RS232_Debug:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154821p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5836
-------------------------------------   ---- 
End-of-path arrival time (ps)           5836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:tx_state_0\/q                macrocell11     1250   1250  2149578  RISE       1
\RS232_Debug:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   4586   5836  2154821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:pollcount_0\/q
Path End       : \RS232_Debug:BUART:pollcount_1\/main_4
Capture Clock  : \RS232_Debug:BUART:pollcount_1\/clock_0
Path slack     : 2154925p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8232
-------------------------------------   ---- 
End-of-path arrival time (ps)           8232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:pollcount_0\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:pollcount_0\/q       macrocell22   1250   1250  2150966  RISE       1
\RS232_Debug:BUART:pollcount_1\/main_4  macrocell21   6982   8232  2154925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:pollcount_1\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:rx_bitclk_enable\/q
Path End       : \RS232_Debug:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \RS232_Debug:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155319p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5338
-------------------------------------   ---- 
End-of-path arrival time (ps)           5338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_bitclk_enable\/clock_0               macrocell19         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:rx_bitclk_enable\/q          macrocell19     1250   1250  2155319  RISE       1
\RS232_Debug:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4088   5338  2155319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:tx_state_1\/q
Path End       : \RS232_Debug:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \RS232_Debug:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155351p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5306
-------------------------------------   ---- 
End-of-path arrival time (ps)           5306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:tx_state_1\/q                macrocell10     1250   1250  2149989  RISE       1
\RS232_Debug:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   4056   5306  2155351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \RS232_Debug:BUART:tx_state_0\/main_3
Capture Clock  : \RS232_Debug:BUART:tx_state_0\/clock_0
Path slack     : 2156096p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7061
-------------------------------------   ---- 
End-of-path arrival time (ps)           7061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2150338  RISE       1
\RS232_Debug:BUART:tx_state_0\/main_3                  macrocell11     3481   7061  2156096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:tx_ctrl_mark_last\/q
Path End       : \RS232_Debug:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \RS232_Debug:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156491p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_ctrl_mark_last\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:tx_ctrl_mark_last\/q         macrocell14     1250   1250  2151495  RISE       1
\RS232_Debug:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   2916   4166  2156491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:rx_state_0\/q
Path End       : \RS232_Debug:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \RS232_Debug:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156521p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           4136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:rx_state_0\/q                macrocell15     1250   1250  2151523  RISE       1
\RS232_Debug:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   2886   4136  2156521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \RS232_Debug:BUART:txn\/main_3
Capture Clock  : \RS232_Debug:BUART:txn\/clock_0
Path slack     : 2156536p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6621
-------------------------------------   ---- 
End-of-path arrival time (ps)           6621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  2156536  RISE       1
\RS232_Debug:BUART:txn\/main_3                macrocell9      2251   6621  2156536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:txn\/clock_0                            macrocell9          0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:rx_bitclk_enable\/q
Path End       : \RS232_Debug:BUART:rx_state_0\/main_2
Capture Clock  : \RS232_Debug:BUART:rx_state_0\/clock_0
Path slack     : 2157120p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6037
-------------------------------------   ---- 
End-of-path arrival time (ps)           6037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_bitclk_enable\/clock_0               macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  2155319  RISE       1
\RS232_Debug:BUART:rx_state_0\/main_2   macrocell15   4787   6037  2157120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:rx_bitclk_enable\/q
Path End       : \RS232_Debug:BUART:rx_state_3\/main_2
Capture Clock  : \RS232_Debug:BUART:rx_state_3\/clock_0
Path slack     : 2157120p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6037
-------------------------------------   ---- 
End-of-path arrival time (ps)           6037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_bitclk_enable\/clock_0               macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  2155319  RISE       1
\RS232_Debug:BUART:rx_state_3\/main_2   macrocell17   4787   6037  2157120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:pollcount_0\/q
Path End       : \RS232_Debug:BUART:pollcount_0\/main_3
Capture Clock  : \RS232_Debug:BUART:pollcount_0\/clock_0
Path slack     : 2157126p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6031
-------------------------------------   ---- 
End-of-path arrival time (ps)           6031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:pollcount_0\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:pollcount_0\/q       macrocell22   1250   1250  2150966  RISE       1
\RS232_Debug:BUART:pollcount_0\/main_3  macrocell22   4781   6031  2157126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:pollcount_0\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:rx_bitclk_enable\/q
Path End       : \RS232_Debug:BUART:rx_load_fifo\/main_2
Capture Clock  : \RS232_Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 2157129p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6028
-------------------------------------   ---- 
End-of-path arrival time (ps)           6028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_bitclk_enable\/clock_0               macrocell19         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:rx_bitclk_enable\/q   macrocell19   1250   1250  2155319  RISE       1
\RS232_Debug:BUART:rx_load_fifo\/main_2  macrocell16   4778   6028  2157129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_load_fifo\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:rx_bitclk_enable\/q
Path End       : \RS232_Debug:BUART:rx_state_2\/main_2
Capture Clock  : \RS232_Debug:BUART:rx_state_2\/clock_0
Path slack     : 2157129p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6028
-------------------------------------   ---- 
End-of-path arrival time (ps)           6028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_bitclk_enable\/clock_0               macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  2155319  RISE       1
\RS232_Debug:BUART:rx_state_2\/main_2   macrocell18   4778   6028  2157129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:rx_bitclk_enable\/q
Path End       : \RS232_Debug:BUART:rx_status_3\/main_2
Capture Clock  : \RS232_Debug:BUART:rx_status_3\/clock_0
Path slack     : 2157129p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6028
-------------------------------------   ---- 
End-of-path arrival time (ps)           6028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_bitclk_enable\/clock_0               macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  2155319  RISE       1
\RS232_Debug:BUART:rx_status_3\/main_2  macrocell23   4778   6028  2157129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_status_3\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RS232_Debug:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \RS232_Debug:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2157171p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2151279  RISE       1
\RS232_Debug:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3296   3486  2157171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:tx_bitclk\/q
Path End       : \RS232_Debug:BUART:txn\/main_6
Capture Clock  : \RS232_Debug:BUART:txn\/clock_0
Path slack     : 2157276p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5880
-------------------------------------   ---- 
End-of-path arrival time (ps)           5880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_bitclk\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:tx_bitclk\/q  macrocell13   1250   1250  2157276  RISE       1
\RS232_Debug:BUART:txn\/main_6   macrocell9    4630   5880  2157276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:txn\/clock_0                            macrocell9          0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:tx_bitclk\/q
Path End       : \RS232_Debug:BUART:tx_state_1\/main_5
Capture Clock  : \RS232_Debug:BUART:tx_state_1\/clock_0
Path slack     : 2157276p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5880
-------------------------------------   ---- 
End-of-path arrival time (ps)           5880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_bitclk\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:tx_bitclk\/q        macrocell13   1250   1250  2157276  RISE       1
\RS232_Debug:BUART:tx_state_1\/main_5  macrocell10   4630   5880  2157276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:tx_bitclk\/q
Path End       : \RS232_Debug:BUART:tx_state_0\/main_5
Capture Clock  : \RS232_Debug:BUART:tx_state_0\/clock_0
Path slack     : 2157279p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5878
-------------------------------------   ---- 
End-of-path arrival time (ps)           5878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_bitclk\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:tx_bitclk\/q        macrocell13   1250   1250  2157276  RISE       1
\RS232_Debug:BUART:tx_state_0\/main_5  macrocell11   4628   5878  2157279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:tx_state_1\/q
Path End       : \RS232_Debug:BUART:txn\/main_1
Capture Clock  : \RS232_Debug:BUART:txn\/clock_0
Path slack     : 2157327p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5830
-------------------------------------   ---- 
End-of-path arrival time (ps)           5830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:tx_state_1\/q  macrocell10   1250   1250  2149989  RISE       1
\RS232_Debug:BUART:txn\/main_1    macrocell9    4580   5830  2157327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:txn\/clock_0                            macrocell9          0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:tx_state_1\/q
Path End       : \RS232_Debug:BUART:tx_state_1\/main_0
Capture Clock  : \RS232_Debug:BUART:tx_state_1\/clock_0
Path slack     : 2157327p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5830
-------------------------------------   ---- 
End-of-path arrival time (ps)           5830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:tx_state_1\/q       macrocell10   1250   1250  2149989  RISE       1
\RS232_Debug:BUART:tx_state_1\/main_0  macrocell10   4580   5830  2157327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:sRX:RxBitCounter\/count_2
Path End       : \RS232_Debug:BUART:pollcount_0\/main_0
Capture Clock  : \RS232_Debug:BUART:pollcount_0\/clock_0
Path slack     : 2157834p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5323
-------------------------------------   ---- 
End-of-path arrival time (ps)           5323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157834  RISE       1
\RS232_Debug:BUART:pollcount_0\/main_0        macrocell22   3383   5323  2157834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:pollcount_0\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:tx_state_0\/q
Path End       : \RS232_Debug:BUART:tx_state_2\/main_1
Capture Clock  : \RS232_Debug:BUART:tx_state_2\/clock_0
Path slack     : 2157844p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5312
-------------------------------------   ---- 
End-of-path arrival time (ps)           5312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:tx_state_0\/q       macrocell11   1250   1250  2149578  RISE       1
\RS232_Debug:BUART:tx_state_2\/main_1  macrocell12   4062   5312  2157844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:tx_bitclk\/q
Path End       : \RS232_Debug:BUART:tx_state_2\/main_5
Capture Clock  : \RS232_Debug:BUART:tx_state_2\/clock_0
Path slack     : 2157972p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5185
-------------------------------------   ---- 
End-of-path arrival time (ps)           5185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_bitclk\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:tx_bitclk\/q        macrocell13   1250   1250  2157276  RISE       1
\RS232_Debug:BUART:tx_state_2\/main_5  macrocell12   3935   5185  2157972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:sRX:RxBitCounter\/count_1
Path End       : \RS232_Debug:BUART:pollcount_0\/main_1
Capture Clock  : \RS232_Debug:BUART:pollcount_0\/clock_0
Path slack     : 2158017p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5139
-------------------------------------   ---- 
End-of-path arrival time (ps)           5139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158017  RISE       1
\RS232_Debug:BUART:pollcount_0\/main_1        macrocell22   3199   5139  2158017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:pollcount_0\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:tx_state_0\/q
Path End       : \RS232_Debug:BUART:txn\/main_2
Capture Clock  : \RS232_Debug:BUART:txn\/clock_0
Path slack     : 2158244p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:tx_state_0\/q  macrocell11   1250   1250  2149578  RISE       1
\RS232_Debug:BUART:txn\/main_2    macrocell9    3662   4912  2158244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:txn\/clock_0                            macrocell9          0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:tx_state_0\/q
Path End       : \RS232_Debug:BUART:tx_state_1\/main_1
Capture Clock  : \RS232_Debug:BUART:tx_state_1\/clock_0
Path slack     : 2158244p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:tx_state_0\/q       macrocell11   1250   1250  2149578  RISE       1
\RS232_Debug:BUART:tx_state_1\/main_1  macrocell10   3662   4912  2158244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:tx_state_0\/q
Path End       : \RS232_Debug:BUART:tx_state_0\/main_1
Capture Clock  : \RS232_Debug:BUART:tx_state_0\/clock_0
Path slack     : 2158246p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4911
-------------------------------------   ---- 
End-of-path arrival time (ps)           4911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:tx_state_0\/q       macrocell11   1250   1250  2149578  RISE       1
\RS232_Debug:BUART:tx_state_0\/main_1  macrocell11   3661   4911  2158246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:tx_state_0\/q
Path End       : \RS232_Debug:BUART:tx_bitclk\/main_1
Capture Clock  : \RS232_Debug:BUART:tx_bitclk\/clock_0
Path slack     : 2158246p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4911
-------------------------------------   ---- 
End-of-path arrival time (ps)           4911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:tx_state_0\/q      macrocell11   1250   1250  2149578  RISE       1
\RS232_Debug:BUART:tx_bitclk\/main_1  macrocell13   3661   4911  2158246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_bitclk\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:tx_state_1\/q
Path End       : \RS232_Debug:BUART:tx_state_2\/main_0
Capture Clock  : \RS232_Debug:BUART:tx_state_2\/clock_0
Path slack     : 2158255p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4902
-------------------------------------   ---- 
End-of-path arrival time (ps)           4902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:tx_state_1\/q       macrocell10   1250   1250  2149989  RISE       1
\RS232_Debug:BUART:tx_state_2\/main_0  macrocell12   3652   4902  2158255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:tx_state_1\/q
Path End       : \RS232_Debug:BUART:tx_state_0\/main_0
Capture Clock  : \RS232_Debug:BUART:tx_state_0\/clock_0
Path slack     : 2158262p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4895
-------------------------------------   ---- 
End-of-path arrival time (ps)           4895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:tx_state_1\/q       macrocell10   1250   1250  2149989  RISE       1
\RS232_Debug:BUART:tx_state_0\/main_0  macrocell11   3645   4895  2158262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:tx_state_1\/q
Path End       : \RS232_Debug:BUART:tx_bitclk\/main_0
Capture Clock  : \RS232_Debug:BUART:tx_bitclk\/clock_0
Path slack     : 2158262p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4895
-------------------------------------   ---- 
End-of-path arrival time (ps)           4895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:tx_state_1\/q      macrocell10   1250   1250  2149989  RISE       1
\RS232_Debug:BUART:tx_bitclk\/main_0  macrocell13   3645   4895  2158262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_bitclk\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:sRX:RxBitCounter\/count_4
Path End       : \RS232_Debug:BUART:rx_state_0\/main_7
Capture Clock  : \RS232_Debug:BUART:rx_state_0\/clock_0
Path slack     : 2158414p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158414  RISE       1
\RS232_Debug:BUART:rx_state_0\/main_7         macrocell15   2802   4742  2158414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:sRX:RxBitCounter\/count_4
Path End       : \RS232_Debug:BUART:rx_state_3\/main_7
Capture Clock  : \RS232_Debug:BUART:rx_state_3\/clock_0
Path slack     : 2158414p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158414  RISE       1
\RS232_Debug:BUART:rx_state_3\/main_7         macrocell17   2802   4742  2158414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:sRX:RxBitCounter\/count_4
Path End       : \RS232_Debug:BUART:rx_load_fifo\/main_7
Capture Clock  : \RS232_Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 2158417p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158414  RISE       1
\RS232_Debug:BUART:rx_load_fifo\/main_7       macrocell16   2800   4740  2158417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_load_fifo\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:sRX:RxBitCounter\/count_4
Path End       : \RS232_Debug:BUART:rx_state_2\/main_7
Capture Clock  : \RS232_Debug:BUART:rx_state_2\/clock_0
Path slack     : 2158417p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158414  RISE       1
\RS232_Debug:BUART:rx_state_2\/main_7         macrocell18   2800   4740  2158417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:sRX:RxBitCounter\/count_5
Path End       : \RS232_Debug:BUART:rx_state_0\/main_6
Capture Clock  : \RS232_Debug:BUART:rx_state_0\/clock_0
Path slack     : 2158418p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158418  RISE       1
\RS232_Debug:BUART:rx_state_0\/main_6         macrocell15   2798   4738  2158418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:sRX:RxBitCounter\/count_5
Path End       : \RS232_Debug:BUART:rx_state_3\/main_6
Capture Clock  : \RS232_Debug:BUART:rx_state_3\/clock_0
Path slack     : 2158418p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158418  RISE       1
\RS232_Debug:BUART:rx_state_3\/main_6         macrocell17   2798   4738  2158418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:sRX:RxBitCounter\/count_6
Path End       : \RS232_Debug:BUART:rx_load_fifo\/main_5
Capture Clock  : \RS232_Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 2158420p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4736
-------------------------------------   ---- 
End-of-path arrival time (ps)           4736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158420  RISE       1
\RS232_Debug:BUART:rx_load_fifo\/main_5       macrocell16   2796   4736  2158420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_load_fifo\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:sRX:RxBitCounter\/count_6
Path End       : \RS232_Debug:BUART:rx_state_2\/main_5
Capture Clock  : \RS232_Debug:BUART:rx_state_2\/clock_0
Path slack     : 2158420p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4736
-------------------------------------   ---- 
End-of-path arrival time (ps)           4736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158420  RISE       1
\RS232_Debug:BUART:rx_state_2\/main_5         macrocell18   2796   4736  2158420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:sRX:RxBitCounter\/count_6
Path End       : \RS232_Debug:BUART:rx_state_0\/main_5
Capture Clock  : \RS232_Debug:BUART:rx_state_0\/clock_0
Path slack     : 2158421p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158420  RISE       1
\RS232_Debug:BUART:rx_state_0\/main_5         macrocell15   2795   4735  2158421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:sRX:RxBitCounter\/count_6
Path End       : \RS232_Debug:BUART:rx_state_3\/main_5
Capture Clock  : \RS232_Debug:BUART:rx_state_3\/clock_0
Path slack     : 2158421p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158420  RISE       1
\RS232_Debug:BUART:rx_state_3\/main_5         macrocell17   2795   4735  2158421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:sRX:RxBitCounter\/count_5
Path End       : \RS232_Debug:BUART:rx_load_fifo\/main_6
Capture Clock  : \RS232_Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 2158431p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158418  RISE       1
\RS232_Debug:BUART:rx_load_fifo\/main_6       macrocell16   2786   4726  2158431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_load_fifo\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:sRX:RxBitCounter\/count_5
Path End       : \RS232_Debug:BUART:rx_state_2\/main_6
Capture Clock  : \RS232_Debug:BUART:rx_state_2\/clock_0
Path slack     : 2158431p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158418  RISE       1
\RS232_Debug:BUART:rx_state_2\/main_6         macrocell18   2786   4726  2158431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:sRX:RxBitCounter\/count_2
Path End       : \RS232_Debug:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \RS232_Debug:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158571p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4586
-------------------------------------   ---- 
End-of-path arrival time (ps)           4586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157834  RISE       1
\RS232_Debug:BUART:rx_bitclk_enable\/main_0   macrocell19   2646   4586  2158571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_bitclk_enable\/clock_0               macrocell19         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:sRX:RxBitCounter\/count_2
Path End       : \RS232_Debug:BUART:pollcount_1\/main_0
Capture Clock  : \RS232_Debug:BUART:pollcount_1\/clock_0
Path slack     : 2158571p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4586
-------------------------------------   ---- 
End-of-path arrival time (ps)           4586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157834  RISE       1
\RS232_Debug:BUART:pollcount_1\/main_0        macrocell21   2646   4586  2158571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:pollcount_1\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:pollcount_1\/q
Path End       : \RS232_Debug:BUART:rx_state_0\/main_8
Capture Clock  : \RS232_Debug:BUART:rx_state_0\/clock_0
Path slack     : 2158820p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:pollcount_1\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:pollcount_1\/q      macrocell21   1250   1250  2151913  RISE       1
\RS232_Debug:BUART:rx_state_0\/main_8  macrocell15   3086   4336  2158820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:pollcount_1\/q
Path End       : \RS232_Debug:BUART:pollcount_1\/main_2
Capture Clock  : \RS232_Debug:BUART:pollcount_1\/clock_0
Path slack     : 2158821p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:pollcount_1\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:pollcount_1\/q       macrocell21   1250   1250  2151913  RISE       1
\RS232_Debug:BUART:pollcount_1\/main_2  macrocell21   3085   4335  2158821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:pollcount_1\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:sRX:RxBitCounter\/count_0
Path End       : \RS232_Debug:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \RS232_Debug:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158894p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4263
-------------------------------------   ---- 
End-of-path arrival time (ps)           4263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158894  RISE       1
\RS232_Debug:BUART:rx_bitclk_enable\/main_2   macrocell19   2323   4263  2158894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_bitclk_enable\/clock_0               macrocell19         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:sRX:RxBitCounter\/count_1
Path End       : \RS232_Debug:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \RS232_Debug:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158895p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4261
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158017  RISE       1
\RS232_Debug:BUART:rx_bitclk_enable\/main_1   macrocell19   2321   4261  2158895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_bitclk_enable\/clock_0               macrocell19         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:sRX:RxBitCounter\/count_1
Path End       : \RS232_Debug:BUART:pollcount_1\/main_1
Capture Clock  : \RS232_Debug:BUART:pollcount_1\/clock_0
Path slack     : 2158895p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4261
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158017  RISE       1
\RS232_Debug:BUART:pollcount_1\/main_1        macrocell21   2321   4261  2158895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:pollcount_1\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:tx_state_2\/q
Path End       : \RS232_Debug:BUART:tx_state_0\/main_4
Capture Clock  : \RS232_Debug:BUART:tx_state_0\/clock_0
Path slack     : 2158922p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4235
-------------------------------------   ---- 
End-of-path arrival time (ps)           4235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:tx_state_2\/q       macrocell12   1250   1250  2150796  RISE       1
\RS232_Debug:BUART:tx_state_0\/main_4  macrocell11   2985   4235  2158922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:tx_state_2\/q
Path End       : \RS232_Debug:BUART:tx_bitclk\/main_3
Capture Clock  : \RS232_Debug:BUART:tx_bitclk\/clock_0
Path slack     : 2158922p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4235
-------------------------------------   ---- 
End-of-path arrival time (ps)           4235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:tx_state_2\/q      macrocell12   1250   1250  2150796  RISE       1
\RS232_Debug:BUART:tx_bitclk\/main_3  macrocell13   2985   4235  2158922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_bitclk\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:tx_state_2\/q
Path End       : \RS232_Debug:BUART:txn\/main_4
Capture Clock  : \RS232_Debug:BUART:txn\/clock_0
Path slack     : 2158924p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4232
-------------------------------------   ---- 
End-of-path arrival time (ps)           4232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:tx_state_2\/q  macrocell12   1250   1250  2150796  RISE       1
\RS232_Debug:BUART:txn\/main_4    macrocell9    2982   4232  2158924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:txn\/clock_0                            macrocell9          0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:tx_state_2\/q
Path End       : \RS232_Debug:BUART:tx_state_1\/main_3
Capture Clock  : \RS232_Debug:BUART:tx_state_1\/clock_0
Path slack     : 2158924p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4232
-------------------------------------   ---- 
End-of-path arrival time (ps)           4232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:tx_state_2\/q       macrocell12   1250   1250  2150796  RISE       1
\RS232_Debug:BUART:tx_state_1\/main_3  macrocell10   2982   4232  2158924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:pollcount_1\/q
Path End       : \RS232_Debug:BUART:rx_status_3\/main_5
Capture Clock  : \RS232_Debug:BUART:rx_status_3\/clock_0
Path slack     : 2158949p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4207
-------------------------------------   ---- 
End-of-path arrival time (ps)           4207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:pollcount_1\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:pollcount_1\/q       macrocell21   1250   1250  2151913  RISE       1
\RS232_Debug:BUART:rx_status_3\/main_5  macrocell23   2957   4207  2158949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_status_3\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:tx_ctrl_mark_last\/q
Path End       : \RS232_Debug:BUART:rx_load_fifo\/main_0
Capture Clock  : \RS232_Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 2158997p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4160
-------------------------------------   ---- 
End-of-path arrival time (ps)           4160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_ctrl_mark_last\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  2151495  RISE       1
\RS232_Debug:BUART:rx_load_fifo\/main_0  macrocell16   2910   4160  2158997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_load_fifo\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:tx_ctrl_mark_last\/q
Path End       : \RS232_Debug:BUART:rx_state_2\/main_0
Capture Clock  : \RS232_Debug:BUART:rx_state_2\/clock_0
Path slack     : 2158997p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4160
-------------------------------------   ---- 
End-of-path arrival time (ps)           4160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_ctrl_mark_last\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  2151495  RISE       1
\RS232_Debug:BUART:rx_state_2\/main_0    macrocell18   2910   4160  2158997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:tx_ctrl_mark_last\/q
Path End       : \RS232_Debug:BUART:rx_status_3\/main_0
Capture Clock  : \RS232_Debug:BUART:rx_status_3\/clock_0
Path slack     : 2158997p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4160
-------------------------------------   ---- 
End-of-path arrival time (ps)           4160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_ctrl_mark_last\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  2151495  RISE       1
\RS232_Debug:BUART:rx_status_3\/main_0   macrocell23   2910   4160  2158997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_status_3\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:tx_ctrl_mark_last\/q
Path End       : \RS232_Debug:BUART:rx_state_0\/main_0
Capture Clock  : \RS232_Debug:BUART:rx_state_0\/clock_0
Path slack     : 2159006p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_ctrl_mark_last\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  2151495  RISE       1
\RS232_Debug:BUART:rx_state_0\/main_0    macrocell15   2900   4150  2159006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:tx_ctrl_mark_last\/q
Path End       : \RS232_Debug:BUART:rx_state_3\/main_0
Capture Clock  : \RS232_Debug:BUART:rx_state_3\/clock_0
Path slack     : 2159006p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_ctrl_mark_last\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  2151495  RISE       1
\RS232_Debug:BUART:rx_state_3\/main_0    macrocell17   2900   4150  2159006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:tx_ctrl_mark_last\/q
Path End       : \RS232_Debug:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \RS232_Debug:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159006p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_ctrl_mark_last\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:tx_ctrl_mark_last\/q        macrocell14   1250   1250  2151495  RISE       1
\RS232_Debug:BUART:rx_state_stop1_reg\/main_0  macrocell20   2900   4150  2159006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_stop1_reg\/clock_0             macrocell20         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:rx_state_0\/q
Path End       : \RS232_Debug:BUART:rx_load_fifo\/main_1
Capture Clock  : \RS232_Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 2159023p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4134
-------------------------------------   ---- 
End-of-path arrival time (ps)           4134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:rx_state_0\/q         macrocell15   1250   1250  2151523  RISE       1
\RS232_Debug:BUART:rx_load_fifo\/main_1  macrocell16   2884   4134  2159023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_load_fifo\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:rx_state_0\/q
Path End       : \RS232_Debug:BUART:rx_state_2\/main_1
Capture Clock  : \RS232_Debug:BUART:rx_state_2\/clock_0
Path slack     : 2159023p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4134
-------------------------------------   ---- 
End-of-path arrival time (ps)           4134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:rx_state_0\/q       macrocell15   1250   1250  2151523  RISE       1
\RS232_Debug:BUART:rx_state_2\/main_1  macrocell18   2884   4134  2159023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:rx_state_0\/q
Path End       : \RS232_Debug:BUART:rx_status_3\/main_1
Capture Clock  : \RS232_Debug:BUART:rx_status_3\/clock_0
Path slack     : 2159023p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4134
-------------------------------------   ---- 
End-of-path arrival time (ps)           4134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:rx_state_0\/q        macrocell15   1250   1250  2151523  RISE       1
\RS232_Debug:BUART:rx_status_3\/main_1  macrocell23   2884   4134  2159023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_status_3\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:rx_state_0\/q
Path End       : \RS232_Debug:BUART:rx_state_0\/main_1
Capture Clock  : \RS232_Debug:BUART:rx_state_0\/clock_0
Path slack     : 2159034p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4122
-------------------------------------   ---- 
End-of-path arrival time (ps)           4122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:rx_state_0\/q       macrocell15   1250   1250  2151523  RISE       1
\RS232_Debug:BUART:rx_state_0\/main_1  macrocell15   2872   4122  2159034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:rx_state_0\/q
Path End       : \RS232_Debug:BUART:rx_state_3\/main_1
Capture Clock  : \RS232_Debug:BUART:rx_state_3\/clock_0
Path slack     : 2159034p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4122
-------------------------------------   ---- 
End-of-path arrival time (ps)           4122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:rx_state_0\/q       macrocell15   1250   1250  2151523  RISE       1
\RS232_Debug:BUART:rx_state_3\/main_1  macrocell17   2872   4122  2159034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:rx_state_0\/q
Path End       : \RS232_Debug:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \RS232_Debug:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159034p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4122
-------------------------------------   ---- 
End-of-path arrival time (ps)           4122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:rx_state_0\/q               macrocell15   1250   1250  2151523  RISE       1
\RS232_Debug:BUART:rx_state_stop1_reg\/main_1  macrocell20   2872   4122  2159034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_stop1_reg\/clock_0             macrocell20         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:rx_last\/q
Path End       : \RS232_Debug:BUART:rx_state_2\/main_9
Capture Clock  : \RS232_Debug:BUART:rx_state_2\/clock_0
Path slack     : 2159048p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4109
-------------------------------------   ---- 
End-of-path arrival time (ps)           4109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_last\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:rx_last\/q          macrocell24   1250   1250  2159048  RISE       1
\RS232_Debug:BUART:rx_state_2\/main_9  macrocell18   2859   4109  2159048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:tx_state_2\/q
Path End       : \RS232_Debug:BUART:tx_state_2\/main_3
Capture Clock  : \RS232_Debug:BUART:tx_state_2\/clock_0
Path slack     : 2159062p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4094
-------------------------------------   ---- 
End-of-path arrival time (ps)           4094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:tx_state_2\/q       macrocell12   1250   1250  2150796  RISE       1
\RS232_Debug:BUART:tx_state_2\/main_3  macrocell12   2844   4094  2159062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:rx_state_2\/q
Path End       : \RS232_Debug:BUART:rx_load_fifo\/main_4
Capture Clock  : \RS232_Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 2159106p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4051
-------------------------------------   ---- 
End-of-path arrival time (ps)           4051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:rx_state_2\/q         macrocell18   1250   1250  2151619  RISE       1
\RS232_Debug:BUART:rx_load_fifo\/main_4  macrocell16   2801   4051  2159106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_load_fifo\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:rx_state_2\/q
Path End       : \RS232_Debug:BUART:rx_state_2\/main_4
Capture Clock  : \RS232_Debug:BUART:rx_state_2\/clock_0
Path slack     : 2159106p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4051
-------------------------------------   ---- 
End-of-path arrival time (ps)           4051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:rx_state_2\/q       macrocell18   1250   1250  2151619  RISE       1
\RS232_Debug:BUART:rx_state_2\/main_4  macrocell18   2801   4051  2159106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:rx_state_2\/q
Path End       : \RS232_Debug:BUART:rx_status_3\/main_4
Capture Clock  : \RS232_Debug:BUART:rx_status_3\/clock_0
Path slack     : 2159106p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4051
-------------------------------------   ---- 
End-of-path arrival time (ps)           4051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:rx_state_2\/q        macrocell18   1250   1250  2151619  RISE       1
\RS232_Debug:BUART:rx_status_3\/main_4  macrocell23   2801   4051  2159106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_status_3\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:rx_state_2\/q
Path End       : \RS232_Debug:BUART:rx_state_0\/main_4
Capture Clock  : \RS232_Debug:BUART:rx_state_0\/clock_0
Path slack     : 2159131p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:rx_state_2\/q       macrocell18   1250   1250  2151619  RISE       1
\RS232_Debug:BUART:rx_state_0\/main_4  macrocell15   2776   4026  2159131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:rx_state_2\/q
Path End       : \RS232_Debug:BUART:rx_state_3\/main_4
Capture Clock  : \RS232_Debug:BUART:rx_state_3\/clock_0
Path slack     : 2159131p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:rx_state_2\/q       macrocell18   1250   1250  2151619  RISE       1
\RS232_Debug:BUART:rx_state_3\/main_4  macrocell17   2776   4026  2159131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:rx_state_2\/q
Path End       : \RS232_Debug:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \RS232_Debug:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159131p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:rx_state_2\/q               macrocell18   1250   1250  2151619  RISE       1
\RS232_Debug:BUART:rx_state_stop1_reg\/main_3  macrocell20   2776   4026  2159131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_stop1_reg\/clock_0             macrocell20         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:rx_state_3\/q
Path End       : \RS232_Debug:BUART:rx_load_fifo\/main_3
Capture Clock  : \RS232_Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 2159291p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:rx_state_3\/q         macrocell17   1250   1250  2151780  RISE       1
\RS232_Debug:BUART:rx_load_fifo\/main_3  macrocell16   2616   3866  2159291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_load_fifo\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:rx_state_3\/q
Path End       : \RS232_Debug:BUART:rx_state_2\/main_3
Capture Clock  : \RS232_Debug:BUART:rx_state_2\/clock_0
Path slack     : 2159291p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:rx_state_3\/q       macrocell17   1250   1250  2151780  RISE       1
\RS232_Debug:BUART:rx_state_2\/main_3  macrocell18   2616   3866  2159291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:rx_state_3\/q
Path End       : \RS232_Debug:BUART:rx_status_3\/main_3
Capture Clock  : \RS232_Debug:BUART:rx_status_3\/clock_0
Path slack     : 2159291p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:rx_state_3\/q        macrocell17   1250   1250  2151780  RISE       1
\RS232_Debug:BUART:rx_status_3\/main_3  macrocell23   2616   3866  2159291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_status_3\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:rx_state_3\/q
Path End       : \RS232_Debug:BUART:rx_state_0\/main_3
Capture Clock  : \RS232_Debug:BUART:rx_state_0\/clock_0
Path slack     : 2159292p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:rx_state_3\/q       macrocell17   1250   1250  2151780  RISE       1
\RS232_Debug:BUART:rx_state_0\/main_3  macrocell15   2615   3865  2159292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_0\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:rx_state_3\/q
Path End       : \RS232_Debug:BUART:rx_state_3\/main_3
Capture Clock  : \RS232_Debug:BUART:rx_state_3\/clock_0
Path slack     : 2159292p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:rx_state_3\/q       macrocell17   1250   1250  2151780  RISE       1
\RS232_Debug:BUART:rx_state_3\/main_3  macrocell17   2615   3865  2159292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:rx_state_3\/q
Path End       : \RS232_Debug:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \RS232_Debug:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159292p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_3\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:rx_state_3\/q               macrocell17   1250   1250  2151780  RISE       1
\RS232_Debug:BUART:rx_state_stop1_reg\/main_2  macrocell20   2615   3865  2159292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_state_stop1_reg\/clock_0             macrocell20         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RS232_Debug:BUART:tx_state_1\/main_2
Capture Clock  : \RS232_Debug:BUART:tx_state_1\/clock_0
Path slack     : 2159533p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3624
-------------------------------------   ---- 
End-of-path arrival time (ps)           3624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2151279  RISE       1
\RS232_Debug:BUART:tx_state_1\/main_2               macrocell10     3434   3624  2159533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RS232_Debug:BUART:tx_state_2\/main_2
Capture Clock  : \RS232_Debug:BUART:tx_state_2\/clock_0
Path slack     : 2159545p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3612
-------------------------------------   ---- 
End-of-path arrival time (ps)           3612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2151279  RISE       1
\RS232_Debug:BUART:tx_state_2\/main_2               macrocell12     3422   3612  2159545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RS232_Debug:BUART:tx_state_0\/main_2
Capture Clock  : \RS232_Debug:BUART:tx_state_0\/clock_0
Path slack     : 2159646p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3511
-------------------------------------   ---- 
End-of-path arrival time (ps)           3511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2151279  RISE       1
\RS232_Debug:BUART:tx_state_0\/main_2               macrocell11     3321   3511  2159646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_state_0\/clock_0                     macrocell11         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RS232_Debug:BUART:tx_bitclk\/main_2
Capture Clock  : \RS232_Debug:BUART:tx_bitclk\/clock_0
Path slack     : 2159646p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3511
-------------------------------------   ---- 
End-of-path arrival time (ps)           3511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2151279  RISE       1
\RS232_Debug:BUART:tx_bitclk\/main_2                macrocell13     3321   3511  2159646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_bitclk\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:txn\/q
Path End       : \RS232_Debug:BUART:txn\/main_0
Capture Clock  : \RS232_Debug:BUART:txn\/clock_0
Path slack     : 2159654p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3503
-------------------------------------   ---- 
End-of-path arrival time (ps)           3503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:txn\/clock_0                            macrocell9          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:txn\/q       macrocell9    1250   1250  2159654  RISE       1
\RS232_Debug:BUART:txn\/main_0  macrocell9    2253   3503  2159654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:txn\/clock_0                            macrocell9          0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:rx_load_fifo\/q
Path End       : \RS232_Debug:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \RS232_Debug:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2159671p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3130
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_load_fifo\/clock_0                   macrocell16         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:rx_load_fifo\/q            macrocell16     1250   1250  2152795  RISE       1
\RS232_Debug:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2616   3866  2159671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \RS232_Debug:BUART:txn\/main_5
Capture Clock  : \RS232_Debug:BUART:txn\/clock_0
Path slack     : 2160425p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2732
-------------------------------------   ---- 
End-of-path arrival time (ps)           2732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2160425  RISE       1
\RS232_Debug:BUART:txn\/main_5                      macrocell9      2542   2732  2160425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:txn\/clock_0                            macrocell9          0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \RS232_Debug:BUART:tx_state_1\/main_4
Capture Clock  : \RS232_Debug:BUART:tx_state_1\/clock_0
Path slack     : 2160425p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2732
-------------------------------------   ---- 
End-of-path arrival time (ps)           2732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2160425  RISE       1
\RS232_Debug:BUART:tx_state_1\/main_4               macrocell10     2542   2732  2160425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_state_1\/clock_0                     macrocell10         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \RS232_Debug:BUART:tx_state_2\/main_4
Capture Clock  : \RS232_Debug:BUART:tx_state_2\/clock_0
Path slack     : 2160437p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2720
-------------------------------------   ---- 
End-of-path arrival time (ps)           2720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2160425  RISE       1
\RS232_Debug:BUART:tx_state_2\/main_4               macrocell12     2530   2720  2160437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:tx_state_2\/clock_0                     macrocell12         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RS232_Debug:BUART:rx_status_3\/q
Path End       : \RS232_Debug:BUART:sRX:RxSts\/status_3
Capture Clock  : \RS232_Debug:BUART:sRX:RxSts\/clock
Path slack     : 2162044p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (RS232_Debug_IntClock:R#1 vs. RS232_Debug_IntClock:R#2)   2166667
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4122
-------------------------------------   ---- 
End-of-path arrival time (ps)           4122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:rx_status_3\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\RS232_Debug:BUART:rx_status_3\/q       macrocell23    1250   1250  2162044  RISE       1
\RS232_Debug:BUART:sRX:RxSts\/status_3  statusicell2   2872   4122  2162044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RS232_Debug:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

